
usb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013b08  0800024c  0800024c  0000124c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a8  08013d54  08013d54  00014d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013efc  08013efc  0001506c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013efc  08013efc  00014efc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013f04  08013f04  0001506c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013f04  08013f04  00014f04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013f08  08013f08  00014f08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08013f0c  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000041c4  2000006c  08013f78  0001506c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004230  08013f78  00015230  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0001506c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0005ebd4  00000000  00000000  000150a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000d7ff  00000000  00000000  00073c76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002520  00000000  00000000  00081478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a11  00000000  00000000  00083998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0004682a  00000000  00000000  000853a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00054bc2  00000000  00000000  000cbbd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0015fecd  00000000  00000000  00120795  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00280662  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000076cc  00000000  00000000  002806a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000100  00000000  00000000  00287d74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800024c <__do_global_dtors_aux>:
 800024c:	b510      	push	{r4, lr}
 800024e:	4c05      	ldr	r4, [pc, #20]	@ (8000264 <__do_global_dtors_aux+0x18>)
 8000250:	7823      	ldrb	r3, [r4, #0]
 8000252:	b933      	cbnz	r3, 8000262 <__do_global_dtors_aux+0x16>
 8000254:	4b04      	ldr	r3, [pc, #16]	@ (8000268 <__do_global_dtors_aux+0x1c>)
 8000256:	b113      	cbz	r3, 800025e <__do_global_dtors_aux+0x12>
 8000258:	4804      	ldr	r0, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x20>)
 800025a:	f3af 8000 	nop.w
 800025e:	2301      	movs	r3, #1
 8000260:	7023      	strb	r3, [r4, #0]
 8000262:	bd10      	pop	{r4, pc}
 8000264:	2000006c 	.word	0x2000006c
 8000268:	00000000 	.word	0x00000000
 800026c:	08013d3c 	.word	0x08013d3c

08000270 <frame_dummy>:
 8000270:	b508      	push	{r3, lr}
 8000272:	4b03      	ldr	r3, [pc, #12]	@ (8000280 <frame_dummy+0x10>)
 8000274:	b11b      	cbz	r3, 800027e <frame_dummy+0xe>
 8000276:	4903      	ldr	r1, [pc, #12]	@ (8000284 <frame_dummy+0x14>)
 8000278:	4803      	ldr	r0, [pc, #12]	@ (8000288 <frame_dummy+0x18>)
 800027a:	f3af 8000 	nop.w
 800027e:	bd08      	pop	{r3, pc}
 8000280:	00000000 	.word	0x00000000
 8000284:	20000070 	.word	0x20000070
 8000288:	08013d3c 	.word	0x08013d3c

0800028c <_tx_initialize_low_level>:
    .thumb_func
.type _tx_initialize_low_level, function
_tx_initialize_low_level:

    /* Disable interrupts during ThreadX initialization.  */
    CPSID   i
 800028c:	b672      	cpsid	i
    LDR     r1, =__RAM_segment_used_end__           // Build first free address
    ADD     r1, r1, #4                              //
    STR     r1, [r0]                                // Setup first unused memory pointer
#endif
    /* Setup Vector Table Offset Register.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 800028e:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 8000292:	4917      	ldr	r1, [pc, #92]	@ (80002f0 <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        // Set vector table address
 8000294:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08

    /* Enable the cycle count register.  */
    LDR     r0, =0xE0001000                         // Build address of DWT register
 8000298:	4816      	ldr	r0, [pc, #88]	@ (80002f4 <__tx_DBGHandler+0x8>)
    LDR     r1, [r0]                                // Pickup the current value
 800029a:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              // Set the CYCCNTENA bit
 800029c:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                // Enable the cycle count register
 80002a0:	6001      	str	r1, [r0, #0]

    /* Set system stack pointer from vector value.  */
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 80002a2:	4815      	ldr	r0, [pc, #84]	@ (80002f8 <__tx_DBGHandler+0xc>)
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 80002a4:	4912      	ldr	r1, [pc, #72]	@ (80002f0 <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                // Pickup reset stack pointer
 80002a6:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                // Save system stack pointer
 80002a8:	6001      	str	r1, [r0, #0]

    /* Configure SysTick.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 80002aa:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 80002ae:	4913      	ldr	r1, [pc, #76]	@ (80002fc <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         // Setup SysTick Reload Value
 80002b0:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                // Build SysTick Control Enable Value
 80002b2:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         // Setup SysTick Control
 80002b6:	6101      	str	r1, [r0, #16]

    /* Configure handler priorities.  */
    LDR     r1, =0x00000000                         // Rsrv, UsgF, BusF, MemM
 80002b8:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        // Setup System Handlers 4-7 Priority Registers
 80002bc:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         // SVCl, Rsrv, Rsrv, Rsrv
 80002c0:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        // Setup System Handlers 8-11 Priority Registers
 80002c4:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    // Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 80002c8:	490d      	ldr	r1, [pc, #52]	@ (8000300 <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        // Setup System Handlers 12-15 Priority Registers
 80002ca:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    // Note: PnSV must be lowest priority, which is 0xFF

    /* Return to caller.  */
    BX      lr
 80002ce:	4770      	bx	lr

080002d0 <__tx_BadHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_BadHandler
    .thumb_func
.type __tx_BadHandler, function
__tx_BadHandler:
    B       __tx_BadHandler
 80002d0:	f7ff bffe 	b.w	80002d0 <__tx_BadHandler>

080002d4 <__tx_IntHandler>:
    .thumb_func
.type __tx_IntHandler, function
__tx_IntHandler:
// VOID InterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002d4:	b501      	push	{r0, lr}
    /* Do interrupt handler work here */
    /* .... */
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002d6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002da:	4770      	bx	lr

080002dc <SysTick_Handler>:
    .thumb_func
.type SysTick_Handler, function
SysTick_Handler:
// VOID TimerInterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002dc:	b501      	push	{r0, lr}
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_enter             // Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 80002de:	f000 f897 	bl	8000410 <_tx_timer_interrupt>
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002e2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002e6:	4770      	bx	lr

080002e8 <__tx_NMIHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_NMIHandler
    .thumb_func
.type __tx_NMIHandler, function
__tx_NMIHandler:
    B       __tx_NMIHandler
 80002e8:	f7ff bffe 	b.w	80002e8 <__tx_NMIHandler>

080002ec <__tx_DBGHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_DBGHandler
    .thumb_func
.type __tx_DBGHandler, function
__tx_DBGHandler:
    B       __tx_DBGHandler
 80002ec:	f7ff bffe 	b.w	80002ec <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 80002f0:	08000000 	.word	0x08000000
    LDR     r0, =0xE0001000                         // Build address of DWT register
 80002f4:	e0001000 	.word	0xe0001000
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 80002f8:	200034ec 	.word	0x200034ec
    LDR     r1, =SYSTICK_CYCLES
 80002fc:	0026259f 	.word	0x0026259f
    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 8000300:	40ff0000 	.word	0x40ff0000

08000304 <_tx_thread_schedule>:
    /* This function should only ever be called on Cortex-M
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */
    MOV     r0, #0                                  // Build value for TX_FALSE
 8000304:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000308:	4a2d      	ldr	r2, [pc, #180]	@ (80003c0 <_tx_vfp_access+0x4>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 800030a:	6010      	str	r0, [r2, #0]

#ifdef __ARM_FP
    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 800030c:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 8000310:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 8000314:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 8000318:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */
    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 800031a:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 800031e:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 8000322:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 8000326:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 800032a:	f3bf 8f6f 	isb	sy

0800032e <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 800032e:	e7fe      	b.n	800032e <__tx_wait_here>

08000330 <PendSV_Handler>:
#else
    CPSIE   i                                       // Enable interrupts
#endif  /* TX_PORT_USE_BASEPRI */
#endif  /* EXECUTION PROFILE */

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000330:	4824      	ldr	r0, [pc, #144]	@ (80003c4 <_tx_vfp_access+0x8>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000332:	4a25      	ldr	r2, [pc, #148]	@ (80003c8 <_tx_vfp_access+0xc>)
    MOV     r3, #0                                  // Build NULL value
 8000334:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 8000338:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 800033a:	b191      	cbz	r1, 8000362 <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 800033c:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 800033e:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 8000342:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 8000346:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 800034a:	d101      	bne.n	8000350 <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 800034c:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

08000350 <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 8000350:	4c1e      	ldr	r4, [pc, #120]	@ (80003cc <_tx_vfp_access+0x10>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 8000352:	f84c ed04 	str.w	lr, [ip, #-4]!
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 8000356:	f8c1 c008 	str.w	ip, [r1, #8]
_skip_secure_save:
#endif

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 800035a:	6825      	ldr	r5, [r4, #0]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 800035c:	b10d      	cbz	r5, 8000362 <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 800035e:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 8000360:	6023      	str	r3, [r4, #0]

08000362 <__tx_ts_new>:

#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 8000362:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 8000364:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 8000366:	b1d1      	cbz	r1, 800039e <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 8000368:	6001      	str	r1, [r0, #0]
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 800036a:	b662      	cpsie	i

0800036c <__tx_ts_restore>:
#endif

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 800036c:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800036e:	4c17      	ldr	r4, [pc, #92]	@ (80003cc <_tx_vfp_access+0x10>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 8000370:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 8000372:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000376:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000378:	6025      	str	r5, [r4, #0]
    POP     {r0,r1}                                 // Restore r1 (and dummy r0)
_skip_secure_restore:
#endif

    /* Restore the thread context and PSP.  */
    LDR     r12, [r1, #12]                          // Get stack start
 800037a:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    MSR     PSPLIM, r12                             // Set stack limit
 800037e:	f38c 880b 	msr	PSPLIM, ip
    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 8000382:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 8000386:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800038a:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 800038e:	d101      	bne.n	8000394 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000390:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000394 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000394:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 8000398:	f38c 8809 	msr	PSP, ip

    BX      lr                                      // Return to thread!
 800039c:	4770      	bx	lr

0800039e <__tx_ts_wait>:
__tx_ts_wait:
#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 800039e:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 80003a0:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 80003a2:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 80003a4:	b909      	cbnz	r1, 80003aa <__tx_ts_ready>

#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80003a6:	b662      	cpsie	i
#endif
    B       __tx_ts_wait                            // Loop to continue waiting
 80003a8:	e7f9      	b.n	800039e <__tx_ts_wait>

080003aa <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */
__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 80003aa:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 80003ae:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 80003b2:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04
    /* Re-enable interrupts and restore new thread.  */
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80003b6:	b662      	cpsie	i
#endif
    B       __tx_ts_restore                         // Restore the thread
 80003b8:	e7d8      	b.n	800036c <__tx_ts_restore>
 80003ba:	bf00      	nop

080003bc <_tx_vfp_access>:
.type _tx_vfp_access, function
_tx_vfp_access:
#if TX_ENABLE_FPU_SUPPORT
    VMOV.F32 s0, s0                                 // Simply access the VFP
#endif
    BX       lr                                     // Return to caller
 80003bc:	4770      	bx	lr
 80003be:	0000      	.short	0x0000
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80003c0:	20003588 	.word	0x20003588
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80003c4:	200034f0 	.word	0x200034f0
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80003c8:	200034f4 	.word	0x200034f4
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003cc:	20003af4 	.word	0x20003af4

080003d0 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 80003d0:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 80003d2:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 80003d6:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
#ifdef TX_SINGLE_MODE_SECURE
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value for secure mode
#else
    LDR     r3, =0xFFFFFFBC                         // Build initial LR value to return to non-secure PSP
 80003da:	f06f 0343 	mvn.w	r3, #67	@ 0x43
#endif
    STR     r3, [r2, #0]                            // Save on the stack
 80003de:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 80003e0:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 80003e4:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 80003e6:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 80003e8:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 80003ea:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 80003ec:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 80003ee:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 80003f0:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 80003f2:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 80003f4:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 80003f6:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 80003f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 80003fa:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 80003fc:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 80003fe:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 8000402:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000404:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000406:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800040a:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800040c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800040e:	4770      	bx	lr

08000410 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000410:	4922      	ldr	r1, [pc, #136]	@ (800049c <__tx_timer_nothing_expired+0x8>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 8000412:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 8000414:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000418:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 800041a:	4b21      	ldr	r3, [pc, #132]	@ (80004a0 <__tx_timer_nothing_expired+0xc>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 800041c:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 800041e:	b13a      	cbz	r2, 8000430 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 8000420:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 8000424:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 8000426:	b91a      	cbnz	r2, 8000430 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000428:	4b1e      	ldr	r3, [pc, #120]	@ (80004a4 <__tx_timer_nothing_expired+0x10>)
    MOV     r0, #1                                  // Build expired value
 800042a:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 800042e:	6018      	str	r0, [r3, #0]

08000430 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000430:	491d      	ldr	r1, [pc, #116]	@ (80004a8 <__tx_timer_nothing_expired+0x14>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 8000432:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 8000434:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 8000436:	b122      	cbz	r2, 8000442 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000438:	4b1c      	ldr	r3, [pc, #112]	@ (80004ac <__tx_timer_nothing_expired+0x18>)
    MOV     r2, #1                                  // Build expired value
 800043a:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 800043e:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 8000440:	e008      	b.n	8000454 <__tx_timer_done>

08000442 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 8000442:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000446:	4b1a      	ldr	r3, [pc, #104]	@ (80004b0 <__tx_timer_nothing_expired+0x1c>)
    LDR     r2, [r3, #0]                            // Pickup list end
 8000448:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 800044a:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 800044c:	d101      	bne.n	8000452 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 800044e:	4b19      	ldr	r3, [pc, #100]	@ (80004b4 <__tx_timer_nothing_expired+0x20>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 8000450:	6818      	ldr	r0, [r3, #0]

08000452 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 8000452:	6008      	str	r0, [r1, #0]

08000454 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 8000454:	4b13      	ldr	r3, [pc, #76]	@ (80004a4 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 8000456:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 8000458:	b912      	cbnz	r2, 8000460 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 800045a:	4914      	ldr	r1, [pc, #80]	@ (80004ac <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 800045c:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 800045e:	b1c8      	cbz	r0, 8000494 <__tx_timer_nothing_expired>

08000460 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    PUSH    {r0, lr}                                // Save the lr register on the stack
 8000460:	b501      	push	{r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 8000462:	4912      	ldr	r1, [pc, #72]	@ (80004ac <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 8000464:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 8000466:	b108      	cbz	r0, 800046c <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 8000468:	f00e f87a 	bl	800e560 <_tx_timer_expiration_process>

0800046c <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 800046c:	4b0d      	ldr	r3, [pc, #52]	@ (80004a4 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 800046e:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 8000470:	b172      	cbz	r2, 8000490 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 8000472:	f00d ffe7 	bl	800e444 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000476:	4810      	ldr	r0, [pc, #64]	@ (80004b8 <__tx_timer_nothing_expired+0x24>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 8000478:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 800047a:	b949      	cbnz	r1, 8000490 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800047c:	480f      	ldr	r0, [pc, #60]	@ (80004bc <__tx_timer_nothing_expired+0x28>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 800047e:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000480:	4a0f      	ldr	r2, [pc, #60]	@ (80004c0 <__tx_timer_nothing_expired+0x2c>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 8000482:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000484:	480f      	ldr	r0, [pc, #60]	@ (80004c4 <__tx_timer_nothing_expired+0x30>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000486:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 800048a:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 800048c:	d000      	beq.n	8000490 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 800048e:	6002      	str	r2, [r0, #0]

08000490 <__tx_timer_not_ts_expiration>:
__tx_timer_skip_time_slice:
    // }

__tx_timer_not_ts_expiration:

    POP     {r0, lr}                                // Recover lr register (r0 is just there for
 8000490:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000494 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000494:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 8000498:	4770      	bx	lr
 800049a:	0000      	.short	0x0000
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 800049c:	20003594 	.word	0x20003594
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 80004a0:	20003af4 	.word	0x20003af4
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80004a4:	20003598 	.word	0x20003598
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80004a8:	20003624 	.word	0x20003624
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80004ac:	20003628 	.word	0x20003628
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80004b0:	20003620 	.word	0x20003620
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80004b4:	2000361c 	.word	0x2000361c
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80004b8:	20003588 	.word	0x20003588
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80004bc:	200034f0 	.word	0x200034f0
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80004c0:	200034f4 	.word	0x200034f4
    LDR     r0, =0xE000ED04                         // Build address of control register
 80004c4:	e000ed04 	.word	0xe000ed04

080004c8 <strlen>:
 80004c8:	4603      	mov	r3, r0
 80004ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80004ce:	2a00      	cmp	r2, #0
 80004d0:	d1fb      	bne.n	80004ca <strlen+0x2>
 80004d2:	1a18      	subs	r0, r3, r0
 80004d4:	3801      	subs	r0, #1
 80004d6:	4770      	bx	lr

080004d8 <__aeabi_uldivmod>:
 80004d8:	b953      	cbnz	r3, 80004f0 <__aeabi_uldivmod+0x18>
 80004da:	b94a      	cbnz	r2, 80004f0 <__aeabi_uldivmod+0x18>
 80004dc:	2900      	cmp	r1, #0
 80004de:	bf08      	it	eq
 80004e0:	2800      	cmpeq	r0, #0
 80004e2:	bf1c      	itt	ne
 80004e4:	f04f 31ff 	movne.w	r1, #4294967295
 80004e8:	f04f 30ff 	movne.w	r0, #4294967295
 80004ec:	f000 b9b0 	b.w	8000850 <__aeabi_idiv0>
 80004f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80004f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80004f8:	f000 f806 	bl	8000508 <__udivmoddi4>
 80004fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000500:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000504:	b004      	add	sp, #16
 8000506:	4770      	bx	lr

08000508 <__udivmoddi4>:
 8000508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800050c:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800050e:	4688      	mov	r8, r1
 8000510:	4604      	mov	r4, r0
 8000512:	468e      	mov	lr, r1
 8000514:	2b00      	cmp	r3, #0
 8000516:	d14a      	bne.n	80005ae <__udivmoddi4+0xa6>
 8000518:	428a      	cmp	r2, r1
 800051a:	4617      	mov	r7, r2
 800051c:	d95f      	bls.n	80005de <__udivmoddi4+0xd6>
 800051e:	fab2 f682 	clz	r6, r2
 8000522:	b14e      	cbz	r6, 8000538 <__udivmoddi4+0x30>
 8000524:	f1c6 0320 	rsb	r3, r6, #32
 8000528:	fa01 fe06 	lsl.w	lr, r1, r6
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b4      	lsls	r4, r6
 8000530:	fa20 f303 	lsr.w	r3, r0, r3
 8000534:	ea43 0e0e 	orr.w	lr, r3, lr
 8000538:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800053c:	fa1f fc87 	uxth.w	ip, r7
 8000540:	0c23      	lsrs	r3, r4, #16
 8000542:	fbbe f1f8 	udiv	r1, lr, r8
 8000546:	fb08 ee11 	mls	lr, r8, r1, lr
 800054a:	fb01 f20c 	mul.w	r2, r1, ip
 800054e:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000552:	429a      	cmp	r2, r3
 8000554:	d907      	bls.n	8000566 <__udivmoddi4+0x5e>
 8000556:	18fb      	adds	r3, r7, r3
 8000558:	f101 30ff 	add.w	r0, r1, #4294967295
 800055c:	d202      	bcs.n	8000564 <__udivmoddi4+0x5c>
 800055e:	429a      	cmp	r2, r3
 8000560:	f200 8154 	bhi.w	800080c <__udivmoddi4+0x304>
 8000564:	4601      	mov	r1, r0
 8000566:	1a9b      	subs	r3, r3, r2
 8000568:	b2a2      	uxth	r2, r4
 800056a:	fbb3 f0f8 	udiv	r0, r3, r8
 800056e:	fb08 3310 	mls	r3, r8, r0, r3
 8000572:	fb00 fc0c 	mul.w	ip, r0, ip
 8000576:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800057a:	4594      	cmp	ip, r2
 800057c:	d90b      	bls.n	8000596 <__udivmoddi4+0x8e>
 800057e:	18ba      	adds	r2, r7, r2
 8000580:	f100 33ff 	add.w	r3, r0, #4294967295
 8000584:	bf2c      	ite	cs
 8000586:	2401      	movcs	r4, #1
 8000588:	2400      	movcc	r4, #0
 800058a:	4594      	cmp	ip, r2
 800058c:	d902      	bls.n	8000594 <__udivmoddi4+0x8c>
 800058e:	2c00      	cmp	r4, #0
 8000590:	f000 813f 	beq.w	8000812 <__udivmoddi4+0x30a>
 8000594:	4618      	mov	r0, r3
 8000596:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800059a:	eba2 020c 	sub.w	r2, r2, ip
 800059e:	2100      	movs	r1, #0
 80005a0:	b11d      	cbz	r5, 80005aa <__udivmoddi4+0xa2>
 80005a2:	40f2      	lsrs	r2, r6
 80005a4:	2300      	movs	r3, #0
 80005a6:	e9c5 2300 	strd	r2, r3, [r5]
 80005aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80005ae:	428b      	cmp	r3, r1
 80005b0:	d905      	bls.n	80005be <__udivmoddi4+0xb6>
 80005b2:	b10d      	cbz	r5, 80005b8 <__udivmoddi4+0xb0>
 80005b4:	e9c5 0100 	strd	r0, r1, [r5]
 80005b8:	2100      	movs	r1, #0
 80005ba:	4608      	mov	r0, r1
 80005bc:	e7f5      	b.n	80005aa <__udivmoddi4+0xa2>
 80005be:	fab3 f183 	clz	r1, r3
 80005c2:	2900      	cmp	r1, #0
 80005c4:	d14e      	bne.n	8000664 <__udivmoddi4+0x15c>
 80005c6:	4543      	cmp	r3, r8
 80005c8:	f0c0 8112 	bcc.w	80007f0 <__udivmoddi4+0x2e8>
 80005cc:	4282      	cmp	r2, r0
 80005ce:	f240 810f 	bls.w	80007f0 <__udivmoddi4+0x2e8>
 80005d2:	4608      	mov	r0, r1
 80005d4:	2d00      	cmp	r5, #0
 80005d6:	d0e8      	beq.n	80005aa <__udivmoddi4+0xa2>
 80005d8:	e9c5 4e00 	strd	r4, lr, [r5]
 80005dc:	e7e5      	b.n	80005aa <__udivmoddi4+0xa2>
 80005de:	2a00      	cmp	r2, #0
 80005e0:	f000 80ac 	beq.w	800073c <__udivmoddi4+0x234>
 80005e4:	fab2 f682 	clz	r6, r2
 80005e8:	2e00      	cmp	r6, #0
 80005ea:	f040 80bb 	bne.w	8000764 <__udivmoddi4+0x25c>
 80005ee:	1a8b      	subs	r3, r1, r2
 80005f0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80005f4:	b2bc      	uxth	r4, r7
 80005f6:	2101      	movs	r1, #1
 80005f8:	0c02      	lsrs	r2, r0, #16
 80005fa:	b280      	uxth	r0, r0
 80005fc:	fbb3 fcfe 	udiv	ip, r3, lr
 8000600:	fb0e 331c 	mls	r3, lr, ip, r3
 8000604:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000608:	fb04 f20c 	mul.w	r2, r4, ip
 800060c:	429a      	cmp	r2, r3
 800060e:	d90e      	bls.n	800062e <__udivmoddi4+0x126>
 8000610:	18fb      	adds	r3, r7, r3
 8000612:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000616:	bf2c      	ite	cs
 8000618:	f04f 0901 	movcs.w	r9, #1
 800061c:	f04f 0900 	movcc.w	r9, #0
 8000620:	429a      	cmp	r2, r3
 8000622:	d903      	bls.n	800062c <__udivmoddi4+0x124>
 8000624:	f1b9 0f00 	cmp.w	r9, #0
 8000628:	f000 80ec 	beq.w	8000804 <__udivmoddi4+0x2fc>
 800062c:	46c4      	mov	ip, r8
 800062e:	1a9b      	subs	r3, r3, r2
 8000630:	fbb3 f8fe 	udiv	r8, r3, lr
 8000634:	fb0e 3318 	mls	r3, lr, r8, r3
 8000638:	fb04 f408 	mul.w	r4, r4, r8
 800063c:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000640:	4294      	cmp	r4, r2
 8000642:	d90b      	bls.n	800065c <__udivmoddi4+0x154>
 8000644:	18ba      	adds	r2, r7, r2
 8000646:	f108 33ff 	add.w	r3, r8, #4294967295
 800064a:	bf2c      	ite	cs
 800064c:	2001      	movcs	r0, #1
 800064e:	2000      	movcc	r0, #0
 8000650:	4294      	cmp	r4, r2
 8000652:	d902      	bls.n	800065a <__udivmoddi4+0x152>
 8000654:	2800      	cmp	r0, #0
 8000656:	f000 80d1 	beq.w	80007fc <__udivmoddi4+0x2f4>
 800065a:	4698      	mov	r8, r3
 800065c:	1b12      	subs	r2, r2, r4
 800065e:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000662:	e79d      	b.n	80005a0 <__udivmoddi4+0x98>
 8000664:	f1c1 0620 	rsb	r6, r1, #32
 8000668:	408b      	lsls	r3, r1
 800066a:	fa08 f401 	lsl.w	r4, r8, r1
 800066e:	fa00 f901 	lsl.w	r9, r0, r1
 8000672:	fa22 f706 	lsr.w	r7, r2, r6
 8000676:	fa28 f806 	lsr.w	r8, r8, r6
 800067a:	408a      	lsls	r2, r1
 800067c:	431f      	orrs	r7, r3
 800067e:	fa20 f306 	lsr.w	r3, r0, r6
 8000682:	0c38      	lsrs	r0, r7, #16
 8000684:	4323      	orrs	r3, r4
 8000686:	fa1f fc87 	uxth.w	ip, r7
 800068a:	0c1c      	lsrs	r4, r3, #16
 800068c:	fbb8 fef0 	udiv	lr, r8, r0
 8000690:	fb00 881e 	mls	r8, r0, lr, r8
 8000694:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000698:	fb0e f80c 	mul.w	r8, lr, ip
 800069c:	45a0      	cmp	r8, r4
 800069e:	d90e      	bls.n	80006be <__udivmoddi4+0x1b6>
 80006a0:	193c      	adds	r4, r7, r4
 80006a2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80006a6:	bf2c      	ite	cs
 80006a8:	f04f 0b01 	movcs.w	fp, #1
 80006ac:	f04f 0b00 	movcc.w	fp, #0
 80006b0:	45a0      	cmp	r8, r4
 80006b2:	d903      	bls.n	80006bc <__udivmoddi4+0x1b4>
 80006b4:	f1bb 0f00 	cmp.w	fp, #0
 80006b8:	f000 80b8 	beq.w	800082c <__udivmoddi4+0x324>
 80006bc:	46d6      	mov	lr, sl
 80006be:	eba4 0408 	sub.w	r4, r4, r8
 80006c2:	fa1f f883 	uxth.w	r8, r3
 80006c6:	fbb4 f3f0 	udiv	r3, r4, r0
 80006ca:	fb00 4413 	mls	r4, r0, r3, r4
 80006ce:	fb03 fc0c 	mul.w	ip, r3, ip
 80006d2:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 80006d6:	45a4      	cmp	ip, r4
 80006d8:	d90e      	bls.n	80006f8 <__udivmoddi4+0x1f0>
 80006da:	193c      	adds	r4, r7, r4
 80006dc:	f103 30ff 	add.w	r0, r3, #4294967295
 80006e0:	bf2c      	ite	cs
 80006e2:	f04f 0801 	movcs.w	r8, #1
 80006e6:	f04f 0800 	movcc.w	r8, #0
 80006ea:	45a4      	cmp	ip, r4
 80006ec:	d903      	bls.n	80006f6 <__udivmoddi4+0x1ee>
 80006ee:	f1b8 0f00 	cmp.w	r8, #0
 80006f2:	f000 809f 	beq.w	8000834 <__udivmoddi4+0x32c>
 80006f6:	4603      	mov	r3, r0
 80006f8:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80006fc:	eba4 040c 	sub.w	r4, r4, ip
 8000700:	fba0 ec02 	umull	lr, ip, r0, r2
 8000704:	4564      	cmp	r4, ip
 8000706:	4673      	mov	r3, lr
 8000708:	46e0      	mov	r8, ip
 800070a:	d302      	bcc.n	8000712 <__udivmoddi4+0x20a>
 800070c:	d107      	bne.n	800071e <__udivmoddi4+0x216>
 800070e:	45f1      	cmp	r9, lr
 8000710:	d205      	bcs.n	800071e <__udivmoddi4+0x216>
 8000712:	ebbe 0302 	subs.w	r3, lr, r2
 8000716:	eb6c 0c07 	sbc.w	ip, ip, r7
 800071a:	3801      	subs	r0, #1
 800071c:	46e0      	mov	r8, ip
 800071e:	b15d      	cbz	r5, 8000738 <__udivmoddi4+0x230>
 8000720:	ebb9 0203 	subs.w	r2, r9, r3
 8000724:	eb64 0408 	sbc.w	r4, r4, r8
 8000728:	fa04 f606 	lsl.w	r6, r4, r6
 800072c:	fa22 f301 	lsr.w	r3, r2, r1
 8000730:	40cc      	lsrs	r4, r1
 8000732:	431e      	orrs	r6, r3
 8000734:	e9c5 6400 	strd	r6, r4, [r5]
 8000738:	2100      	movs	r1, #0
 800073a:	e736      	b.n	80005aa <__udivmoddi4+0xa2>
 800073c:	fbb1 fcf2 	udiv	ip, r1, r2
 8000740:	0c01      	lsrs	r1, r0, #16
 8000742:	4614      	mov	r4, r2
 8000744:	b280      	uxth	r0, r0
 8000746:	4696      	mov	lr, r2
 8000748:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800074c:	2620      	movs	r6, #32
 800074e:	4690      	mov	r8, r2
 8000750:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000754:	4610      	mov	r0, r2
 8000756:	fbb1 f1f2 	udiv	r1, r1, r2
 800075a:	eba3 0308 	sub.w	r3, r3, r8
 800075e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000762:	e74b      	b.n	80005fc <__udivmoddi4+0xf4>
 8000764:	40b7      	lsls	r7, r6
 8000766:	f1c6 0320 	rsb	r3, r6, #32
 800076a:	fa01 f206 	lsl.w	r2, r1, r6
 800076e:	fa21 f803 	lsr.w	r8, r1, r3
 8000772:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000776:	fa20 f303 	lsr.w	r3, r0, r3
 800077a:	b2bc      	uxth	r4, r7
 800077c:	40b0      	lsls	r0, r6
 800077e:	4313      	orrs	r3, r2
 8000780:	0c02      	lsrs	r2, r0, #16
 8000782:	0c19      	lsrs	r1, r3, #16
 8000784:	b280      	uxth	r0, r0
 8000786:	fbb8 f9fe 	udiv	r9, r8, lr
 800078a:	fb0e 8819 	mls	r8, lr, r9, r8
 800078e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000792:	fb09 f804 	mul.w	r8, r9, r4
 8000796:	4588      	cmp	r8, r1
 8000798:	d951      	bls.n	800083e <__udivmoddi4+0x336>
 800079a:	1879      	adds	r1, r7, r1
 800079c:	f109 3cff 	add.w	ip, r9, #4294967295
 80007a0:	bf2c      	ite	cs
 80007a2:	f04f 0a01 	movcs.w	sl, #1
 80007a6:	f04f 0a00 	movcc.w	sl, #0
 80007aa:	4588      	cmp	r8, r1
 80007ac:	d902      	bls.n	80007b4 <__udivmoddi4+0x2ac>
 80007ae:	f1ba 0f00 	cmp.w	sl, #0
 80007b2:	d031      	beq.n	8000818 <__udivmoddi4+0x310>
 80007b4:	eba1 0108 	sub.w	r1, r1, r8
 80007b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80007bc:	fb09 f804 	mul.w	r8, r9, r4
 80007c0:	fb0e 1119 	mls	r1, lr, r9, r1
 80007c4:	b29b      	uxth	r3, r3
 80007c6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007ca:	4543      	cmp	r3, r8
 80007cc:	d235      	bcs.n	800083a <__udivmoddi4+0x332>
 80007ce:	18fb      	adds	r3, r7, r3
 80007d0:	f109 31ff 	add.w	r1, r9, #4294967295
 80007d4:	bf2c      	ite	cs
 80007d6:	f04f 0a01 	movcs.w	sl, #1
 80007da:	f04f 0a00 	movcc.w	sl, #0
 80007de:	4543      	cmp	r3, r8
 80007e0:	d2bb      	bcs.n	800075a <__udivmoddi4+0x252>
 80007e2:	f1ba 0f00 	cmp.w	sl, #0
 80007e6:	d1b8      	bne.n	800075a <__udivmoddi4+0x252>
 80007e8:	f1a9 0102 	sub.w	r1, r9, #2
 80007ec:	443b      	add	r3, r7
 80007ee:	e7b4      	b.n	800075a <__udivmoddi4+0x252>
 80007f0:	1a84      	subs	r4, r0, r2
 80007f2:	eb68 0203 	sbc.w	r2, r8, r3
 80007f6:	2001      	movs	r0, #1
 80007f8:	4696      	mov	lr, r2
 80007fa:	e6eb      	b.n	80005d4 <__udivmoddi4+0xcc>
 80007fc:	443a      	add	r2, r7
 80007fe:	f1a8 0802 	sub.w	r8, r8, #2
 8000802:	e72b      	b.n	800065c <__udivmoddi4+0x154>
 8000804:	f1ac 0c02 	sub.w	ip, ip, #2
 8000808:	443b      	add	r3, r7
 800080a:	e710      	b.n	800062e <__udivmoddi4+0x126>
 800080c:	3902      	subs	r1, #2
 800080e:	443b      	add	r3, r7
 8000810:	e6a9      	b.n	8000566 <__udivmoddi4+0x5e>
 8000812:	443a      	add	r2, r7
 8000814:	3802      	subs	r0, #2
 8000816:	e6be      	b.n	8000596 <__udivmoddi4+0x8e>
 8000818:	eba7 0808 	sub.w	r8, r7, r8
 800081c:	f1a9 0c02 	sub.w	ip, r9, #2
 8000820:	4441      	add	r1, r8
 8000822:	fbb1 f9fe 	udiv	r9, r1, lr
 8000826:	fb09 f804 	mul.w	r8, r9, r4
 800082a:	e7c9      	b.n	80007c0 <__udivmoddi4+0x2b8>
 800082c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000830:	443c      	add	r4, r7
 8000832:	e744      	b.n	80006be <__udivmoddi4+0x1b6>
 8000834:	3b02      	subs	r3, #2
 8000836:	443c      	add	r4, r7
 8000838:	e75e      	b.n	80006f8 <__udivmoddi4+0x1f0>
 800083a:	4649      	mov	r1, r9
 800083c:	e78d      	b.n	800075a <__udivmoddi4+0x252>
 800083e:	eba1 0108 	sub.w	r1, r1, r8
 8000842:	46cc      	mov	ip, r9
 8000844:	fbb1 f9fe 	udiv	r9, r1, lr
 8000848:	fb09 f804 	mul.w	r8, r9, r4
 800084c:	e7b8      	b.n	80007c0 <__udivmoddi4+0x2b8>
 800084e:	bf00      	nop

08000850 <__aeabi_idiv0>:
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop

08000854 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b086      	sub	sp, #24
 8000858:	af02      	add	r7, sp, #8
 800085a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 800085c:	2300      	movs	r3, #0
 800085e:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8000860:	2334      	movs	r3, #52	@ 0x34
 8000862:	9300      	str	r3, [sp, #0]
 8000864:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000868:	4a16      	ldr	r2, [pc, #88]	@ (80008c4 <tx_application_define+0x70>)
 800086a:	4917      	ldr	r1, [pc, #92]	@ (80008c8 <tx_application_define+0x74>)
 800086c:	4817      	ldr	r0, [pc, #92]	@ (80008cc <tx_application_define+0x78>)
 800086e:	f00e f921 	bl	800eab4 <_txe_byte_pool_create>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d10a      	bne.n	800088e <tx_application_define+0x3a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8000878:	4b14      	ldr	r3, [pc, #80]	@ (80008cc <tx_application_define+0x78>)
 800087a:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 800087c:	68b8      	ldr	r0, [r7, #8]
 800087e:	f000 f82d 	bl	80008dc <App_ThreadX_Init>
 8000882:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <tx_application_define+0x3a>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 800088a:	bf00      	nop
 800088c:	e7fd      	b.n	800088a <tx_application_define+0x36>

    /* USER CODE END  App_ThreadX_Init_Success */

  }

  if (tx_byte_pool_create(&ux_device_app_byte_pool, "Ux App memory pool", ux_device_byte_pool_buffer, UX_DEVICE_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 800088e:	2334      	movs	r3, #52	@ 0x34
 8000890:	9300      	str	r3, [sp, #0]
 8000892:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8000896:	4a0e      	ldr	r2, [pc, #56]	@ (80008d0 <tx_application_define+0x7c>)
 8000898:	490e      	ldr	r1, [pc, #56]	@ (80008d4 <tx_application_define+0x80>)
 800089a:	480f      	ldr	r0, [pc, #60]	@ (80008d8 <tx_application_define+0x84>)
 800089c:	f00e f90a 	bl	800eab4 <_txe_byte_pool_create>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d10a      	bne.n	80008bc <tx_application_define+0x68>
  {
    /* USER CODE BEGIN UX_Device_Byte_Pool_Success */

    /* USER CODE END UX_Device_Byte_Pool_Success */

    memory_ptr = (VOID *)&ux_device_app_byte_pool;
 80008a6:	4b0c      	ldr	r3, [pc, #48]	@ (80008d8 <tx_application_define+0x84>)
 80008a8:	60bb      	str	r3, [r7, #8]
    status = MX_USBX_Device_Init(memory_ptr);
 80008aa:	68b8      	ldr	r0, [r7, #8]
 80008ac:	f012 f9e4 	bl	8012c78 <MX_USBX_Device_Init>
 80008b0:	60f8      	str	r0, [r7, #12]
    if (status != UX_SUCCESS)
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <tx_application_define+0x68>
    {
      /* USER CODE BEGIN  MX_USBX_Device_Init_Error */
      while(1)
 80008b8:	bf00      	nop
 80008ba:	e7fd      	b.n	80008b8 <tx_application_define+0x64>
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 80008bc:	bf00      	nop
 80008be:	3710      	adds	r7, #16
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	20000088 	.word	0x20000088
 80008c8:	08013d54 	.word	0x08013d54
 80008cc:	20000488 	.word	0x20000488
 80008d0:	200004bc 	.word	0x200004bc
 80008d4:	08013d68 	.word	0x08013d68
 80008d8:	200030bc 	.word	0x200030bc

080008dc <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 80008dc:	b480      	push	{r7}
 80008de:	b085      	sub	sp, #20
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 80008e4:	2300      	movs	r3, #0
 80008e6:	60fb      	str	r3, [r7, #12]

  /* USER CODE END App_ThreadX_MEM_POOL */
  /* USER CODE BEGIN App_ThreadX_Init */
  /* USER CODE END App_ThreadX_Init */

  return ret;
 80008e8:	68fb      	ldr	r3, [r7, #12]
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	3714      	adds	r7, #20
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr

080008f6 <MX_ThreadX_Init>:
  * @brief  Function that implements the kernel's initialization.
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 80008f6:	b580      	push	{r7, lr}
 80008f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Before_Kernel_Start */

  /* USER CODE END Before_Kernel_Start */

  tx_kernel_enter();
 80008fa:	f00c f809 	bl	800c910 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN Kernel_Start_Error */

  /* USER CODE END Kernel_Start_Error */
}
 80008fe:	bf00      	nop
 8000900:	bd80      	pop	{r7, pc}
	...

08000904 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN(PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT(PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b088      	sub	sp, #32
 8000908:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800090a:	f107 030c 	add.w	r3, r7, #12
 800090e:	2200      	movs	r2, #0
 8000910:	601a      	str	r2, [r3, #0]
 8000912:	605a      	str	r2, [r3, #4]
 8000914:	609a      	str	r2, [r3, #8]
 8000916:	60da      	str	r2, [r3, #12]
 8000918:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800091a:	4b23      	ldr	r3, [pc, #140]	@ (80009a8 <MX_GPIO_Init+0xa4>)
 800091c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000920:	4a21      	ldr	r2, [pc, #132]	@ (80009a8 <MX_GPIO_Init+0xa4>)
 8000922:	f043 0301 	orr.w	r3, r3, #1
 8000926:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800092a:	4b1f      	ldr	r3, [pc, #124]	@ (80009a8 <MX_GPIO_Init+0xa4>)
 800092c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000930:	f003 0301 	and.w	r3, r3, #1
 8000934:	60bb      	str	r3, [r7, #8]
 8000936:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000938:	4b1b      	ldr	r3, [pc, #108]	@ (80009a8 <MX_GPIO_Init+0xa4>)
 800093a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800093e:	4a1a      	ldr	r2, [pc, #104]	@ (80009a8 <MX_GPIO_Init+0xa4>)
 8000940:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000944:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000948:	4b17      	ldr	r3, [pc, #92]	@ (80009a8 <MX_GPIO_Init+0xa4>)
 800094a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800094e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000952:	607b      	str	r3, [r7, #4]
 8000954:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000956:	4b14      	ldr	r3, [pc, #80]	@ (80009a8 <MX_GPIO_Init+0xa4>)
 8000958:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800095c:	4a12      	ldr	r2, [pc, #72]	@ (80009a8 <MX_GPIO_Init+0xa4>)
 800095e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000962:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000966:	4b10      	ldr	r3, [pc, #64]	@ (80009a8 <MX_GPIO_Init+0xa4>)
 8000968:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800096c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000970:	603b      	str	r3, [r7, #0]
 8000972:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_9|GPIO_PIN_8, GPIO_PIN_RESET);
 8000974:	2200      	movs	r2, #0
 8000976:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800097a:	480c      	ldr	r0, [pc, #48]	@ (80009ac <MX_GPIO_Init+0xa8>)
 800097c:	f000 fe6c 	bl	8001658 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PI9 PI8 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8000980:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000984:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000986:	2301      	movs	r3, #1
 8000988:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098a:	2300      	movs	r3, #0
 800098c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800098e:	2300      	movs	r3, #0
 8000990:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000992:	f107 030c 	add.w	r3, r7, #12
 8000996:	4619      	mov	r1, r3
 8000998:	4804      	ldr	r0, [pc, #16]	@ (80009ac <MX_GPIO_Init+0xa8>)
 800099a:	f000 fcff 	bl	800139c <HAL_GPIO_Init>

}
 800099e:	bf00      	nop
 80009a0:	3720      	adds	r7, #32
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	44020c00 	.word	0x44020c00
 80009ac:	42022000 	.word	0x42022000

080009b0 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80009b4:	2000      	movs	r0, #0
 80009b6:	f000 fe67 	bl	8001688 <HAL_ICACHE_ConfigAssociativityMode>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 80009c0:	f000 f8a4 	bl	8000b0c <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 80009c4:	f000 fe80 	bl	80016c8 <HAL_ICACHE_Enable>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 80009ce:	f000 f89d 	bl	8000b0c <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80009d2:	bf00      	nop
 80009d4:	bd80      	pop	{r7, pc}

080009d6 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009d6:	b580      	push	{r7, lr}
 80009d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009da:	f000 fb5f 	bl	800109c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009de:	f000 f80b 	bl	80009f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009e2:	f7ff ff8f 	bl	8000904 <MX_GPIO_Init>
  MX_ICACHE_Init();
 80009e6:	f7ff ffe3 	bl	80009b0 <MX_ICACHE_Init>
  MX_USART1_UART_Init();
 80009ea:	f000 f9bf 	bl	8000d6c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 80009ee:	f7ff ff82 	bl	80008f6 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009f2:	bf00      	nop
 80009f4:	e7fd      	b.n	80009f2 <main+0x1c>
	...

080009f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b09c      	sub	sp, #112	@ 0x70
 80009fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009fe:	f107 0320 	add.w	r3, r7, #32
 8000a02:	2250      	movs	r2, #80	@ 0x50
 8000a04:	2100      	movs	r1, #0
 8000a06:	4618      	mov	r0, r3
 8000a08:	f013 f96c 	bl	8013ce4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a0c:	f107 0308 	add.w	r3, r7, #8
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	605a      	str	r2, [r3, #4]
 8000a16:	609a      	str	r2, [r3, #8]
 8000a18:	60da      	str	r2, [r3, #12]
 8000a1a:	611a      	str	r2, [r3, #16]
 8000a1c:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000a1e:	4b30      	ldr	r3, [pc, #192]	@ (8000ae0 <SystemClock_Config+0xe8>)
 8000a20:	691b      	ldr	r3, [r3, #16]
 8000a22:	4a2f      	ldr	r2, [pc, #188]	@ (8000ae0 <SystemClock_Config+0xe8>)
 8000a24:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8000a28:	6113      	str	r3, [r2, #16]
 8000a2a:	4b2d      	ldr	r3, [pc, #180]	@ (8000ae0 <SystemClock_Config+0xe8>)
 8000a2c:	691b      	ldr	r3, [r3, #16]
 8000a2e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000a32:	607b      	str	r3, [r7, #4]
 8000a34:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a36:	bf00      	nop
 8000a38:	4b29      	ldr	r3, [pc, #164]	@ (8000ae0 <SystemClock_Config+0xe8>)
 8000a3a:	695b      	ldr	r3, [r3, #20]
 8000a3c:	f003 0308 	and.w	r3, r3, #8
 8000a40:	2b08      	cmp	r3, #8
 8000a42:	d1f9      	bne.n	8000a38 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8000a44:	2322      	movs	r3, #34	@ 0x22
 8000a46:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a48:	2301      	movs	r3, #1
 8000a4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a50:	2340      	movs	r3, #64	@ 0x40
 8000a52:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000a54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a58:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a5a:	2302      	movs	r3, #2
 8000a5c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSI;
 8000a5e:	2301      	movs	r3, #1
 8000a60:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a62:	2304      	movs	r3, #4
 8000a64:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 31;
 8000a66:	231f      	movs	r3, #31
 8000a68:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000a6a:	2302      	movs	r3, #2
 8000a6c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 20;
 8000a6e:	2314      	movs	r3, #20
 8000a70:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a72:	2302      	movs	r3, #2
 8000a74:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 8000a76:	230c      	movs	r3, #12
 8000a78:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 2048;
 8000a7e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000a82:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a84:	f107 0320 	add.w	r3, r7, #32
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f002 fbd1 	bl	8003230 <HAL_RCC_OscConfig>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000a94:	f000 f83a 	bl	8000b0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a98:	231f      	movs	r3, #31
 8000a9a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a9c:	2303      	movs	r3, #3
 8000a9e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000aac:	2300      	movs	r3, #0
 8000aae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ab0:	f107 0308 	add.w	r3, r7, #8
 8000ab4:	2105      	movs	r1, #5
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f002 fff2 	bl	8003aa0 <HAL_RCC_ClockConfig>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000ac2:	f000 f823 	bl	8000b0c <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8000ac6:	4b07      	ldr	r3, [pc, #28]	@ (8000ae4 <SystemClock_Config+0xec>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000ace:	4a05      	ldr	r2, [pc, #20]	@ (8000ae4 <SystemClock_Config+0xec>)
 8000ad0:	f043 0320 	orr.w	r3, r3, #32
 8000ad4:	6013      	str	r3, [r2, #0]
}
 8000ad6:	bf00      	nop
 8000ad8:	3770      	adds	r7, #112	@ 0x70
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	44020800 	.word	0x44020800
 8000ae4:	40022000 	.word	0x40022000

08000ae8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a04      	ldr	r2, [pc, #16]	@ (8000b08 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000af6:	4293      	cmp	r3, r2
 8000af8:	d101      	bne.n	8000afe <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000afa:	f000 faf7 	bl	80010ec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000afe:	bf00      	nop
 8000b00:	3708      	adds	r7, #8
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	40001000 	.word	0x40001000

08000b0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b10:	b672      	cpsid	i
}
 8000b12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b14:	bf00      	nop
 8000b16:	e7fd      	b.n	8000b14 <Error_Handler+0x8>

08000b18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b1c:	bf00      	nop
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr
	...

08000b28 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b08e      	sub	sp, #56	@ 0x38
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b30:	4b33      	ldr	r3, [pc, #204]	@ (8000c00 <HAL_InitTick+0xd8>)
 8000b32:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000b36:	4a32      	ldr	r2, [pc, #200]	@ (8000c00 <HAL_InitTick+0xd8>)
 8000b38:	f043 0310 	orr.w	r3, r3, #16
 8000b3c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000b40:	4b2f      	ldr	r3, [pc, #188]	@ (8000c00 <HAL_InitTick+0xd8>)
 8000b42:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000b46:	f003 0310 	and.w	r3, r3, #16
 8000b4a:	60bb      	str	r3, [r7, #8]
 8000b4c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b4e:	f107 020c 	add.w	r2, r7, #12
 8000b52:	f107 0310 	add.w	r3, r7, #16
 8000b56:	4611      	mov	r1, r2
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f003 fae3 	bl	8004124 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000b5e:	69fb      	ldr	r3, [r7, #28]
 8000b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d103      	bne.n	8000b70 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000b68:	f003 fa9a 	bl	80040a0 <HAL_RCC_GetPCLK1Freq>
 8000b6c:	6378      	str	r0, [r7, #52]	@ 0x34
 8000b6e:	e004      	b.n	8000b7a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000b70:	f003 fa96 	bl	80040a0 <HAL_RCC_GetPCLK1Freq>
 8000b74:	4603      	mov	r3, r0
 8000b76:	005b      	lsls	r3, r3, #1
 8000b78:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 100KHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 100000U) - 1U);
 8000b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b7c:	095b      	lsrs	r3, r3, #5
 8000b7e:	4a21      	ldr	r2, [pc, #132]	@ (8000c04 <HAL_InitTick+0xdc>)
 8000b80:	fba2 2303 	umull	r2, r3, r2, r3
 8000b84:	09db      	lsrs	r3, r3, #7
 8000b86:	3b01      	subs	r3, #1
 8000b88:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b8a:	4b1f      	ldr	r3, [pc, #124]	@ (8000c08 <HAL_InitTick+0xe0>)
 8000b8c:	4a1f      	ldr	r2, [pc, #124]	@ (8000c0c <HAL_InitTick+0xe4>)
 8000b8e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/100000 - 1) to have a 100KHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (100000U / 1000U) - 1U;
 8000b90:	4b1d      	ldr	r3, [pc, #116]	@ (8000c08 <HAL_InitTick+0xe0>)
 8000b92:	2263      	movs	r2, #99	@ 0x63
 8000b94:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b96:	4a1c      	ldr	r2, [pc, #112]	@ (8000c08 <HAL_InitTick+0xe0>)
 8000b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b9a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b9c:	4b1a      	ldr	r3, [pc, #104]	@ (8000c08 <HAL_InitTick+0xe0>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ba2:	4b19      	ldr	r3, [pc, #100]	@ (8000c08 <HAL_InitTick+0xe0>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000ba8:	4817      	ldr	r0, [pc, #92]	@ (8000c08 <HAL_InitTick+0xe0>)
 8000baa:	f008 fb4b 	bl	8009244 <HAL_TIM_Base_Init>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000bb4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d118      	bne.n	8000bee <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000bbc:	4812      	ldr	r0, [pc, #72]	@ (8000c08 <HAL_InitTick+0xe0>)
 8000bbe:	f008 fba3 	bl	8009308 <HAL_TIM_Base_Start_IT>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000bc8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d10e      	bne.n	8000bee <HAL_InitTick+0xc6>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2b0f      	cmp	r3, #15
 8000bd4:	d808      	bhi.n	8000be8 <HAL_InitTick+0xc0>
      {
        /* Enable the TIM6 global Interrupt */
        HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority, 0U);
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	6879      	ldr	r1, [r7, #4]
 8000bda:	2031      	movs	r0, #49	@ 0x31
 8000bdc:	f000 fb5e 	bl	800129c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000be0:	4a0b      	ldr	r2, [pc, #44]	@ (8000c10 <HAL_InitTick+0xe8>)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6013      	str	r3, [r2, #0]
 8000be6:	e002      	b.n	8000bee <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8000be8:	2301      	movs	r3, #1
 8000bea:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
}

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8000bee:	2031      	movs	r0, #49	@ 0x31
 8000bf0:	f000 fb6e 	bl	80012d0 <HAL_NVIC_EnableIRQ>

  /* Return function status */
  return status;
 8000bf4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	3738      	adds	r7, #56	@ 0x38
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	44020c00 	.word	0x44020c00
 8000c04:	0a7c5ac5 	.word	0x0a7c5ac5
 8000c08:	200030f0 	.word	0x200030f0
 8000c0c:	40001000 	.word	0x40001000
 8000c10:	20000004 	.word	0x20000004

08000c14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c18:	bf00      	nop
 8000c1a:	e7fd      	b.n	8000c18 <NMI_Handler+0x4>

08000c1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c20:	bf00      	nop
 8000c22:	e7fd      	b.n	8000c20 <HardFault_Handler+0x4>

08000c24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c28:	bf00      	nop
 8000c2a:	e7fd      	b.n	8000c28 <MemManage_Handler+0x4>

08000c2c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c30:	bf00      	nop
 8000c32:	e7fd      	b.n	8000c30 <BusFault_Handler+0x4>

08000c34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c38:	bf00      	nop
 8000c3a:	e7fd      	b.n	8000c38 <UsageFault_Handler+0x4>

08000c3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c40:	bf00      	nop
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
	...

08000c4c <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000c50:	4802      	ldr	r0, [pc, #8]	@ (8000c5c <TIM6_IRQHandler+0x10>)
 8000c52:	f008 fc07 	bl	8009464 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8000c56:	bf00      	nop
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	200030f0 	.word	0x200030f0

08000c60 <USB_DRD_FS_IRQHandler>:

/**
  * @brief This function handles USB FS global interrupt.
  */
void USB_DRD_FS_IRQHandler(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DRD_FS_IRQn 0 */

  /* USER CODE END USB_DRD_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 8000c64:	4802      	ldr	r0, [pc, #8]	@ (8000c70 <USB_DRD_FS_IRQHandler+0x10>)
 8000c66:	f000 fee7 	bl	8001a38 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_DRD_FS_IRQn 1 */

  /* USER CODE END USB_DRD_FS_IRQn 1 */
}
 8000c6a:	bf00      	nop
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	200031d0 	.word	0x200031d0

08000c74 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c7a:	4b35      	ldr	r3, [pc, #212]	@ (8000d50 <SystemInit+0xdc>)
 8000c7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c80:	4a33      	ldr	r2, [pc, #204]	@ (8000d50 <SystemInit+0xdc>)
 8000c82:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c86:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000c8a:	4b32      	ldr	r3, [pc, #200]	@ (8000d54 <SystemInit+0xe0>)
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000c90:	4b30      	ldr	r3, [pc, #192]	@ (8000d54 <SystemInit+0xe0>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000c96:	4b2f      	ldr	r3, [pc, #188]	@ (8000d54 <SystemInit+0xe0>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000c9c:	4b2d      	ldr	r3, [pc, #180]	@ (8000d54 <SystemInit+0xe0>)
 8000c9e:	681a      	ldr	r2, [r3, #0]
 8000ca0:	492c      	ldr	r1, [pc, #176]	@ (8000d54 <SystemInit+0xe0>)
 8000ca2:	4b2d      	ldr	r3, [pc, #180]	@ (8000d58 <SystemInit+0xe4>)
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000ca8:	4b2a      	ldr	r3, [pc, #168]	@ (8000d54 <SystemInit+0xe0>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000cae:	4b29      	ldr	r3, [pc, #164]	@ (8000d54 <SystemInit+0xe0>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8000cb4:	4b27      	ldr	r3, [pc, #156]	@ (8000d54 <SystemInit+0xe0>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000cba:	4b26      	ldr	r3, [pc, #152]	@ (8000d54 <SystemInit+0xe0>)
 8000cbc:	4a27      	ldr	r2, [pc, #156]	@ (8000d5c <SystemInit+0xe8>)
 8000cbe:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000cc0:	4b24      	ldr	r3, [pc, #144]	@ (8000d54 <SystemInit+0xe0>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000cc6:	4b23      	ldr	r3, [pc, #140]	@ (8000d54 <SystemInit+0xe0>)
 8000cc8:	4a24      	ldr	r2, [pc, #144]	@ (8000d5c <SystemInit+0xe8>)
 8000cca:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000ccc:	4b21      	ldr	r3, [pc, #132]	@ (8000d54 <SystemInit+0xe0>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8000cd2:	4b20      	ldr	r3, [pc, #128]	@ (8000d54 <SystemInit+0xe0>)
 8000cd4:	4a21      	ldr	r2, [pc, #132]	@ (8000d5c <SystemInit+0xe8>)
 8000cd6:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8000cd8:	4b1e      	ldr	r3, [pc, #120]	@ (8000d54 <SystemInit+0xe0>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000cde:	4b1d      	ldr	r3, [pc, #116]	@ (8000d54 <SystemInit+0xe0>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	4a1c      	ldr	r2, [pc, #112]	@ (8000d54 <SystemInit+0xe0>)
 8000ce4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ce8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000cea:	4b1a      	ldr	r3, [pc, #104]	@ (8000d54 <SystemInit+0xe0>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000cf0:	4b17      	ldr	r3, [pc, #92]	@ (8000d50 <SystemInit+0xdc>)
 8000cf2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000cf6:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000cf8:	4b19      	ldr	r3, [pc, #100]	@ (8000d60 <SystemInit+0xec>)
 8000cfa:	699b      	ldr	r3, [r3, #24]
 8000cfc:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000d00:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000d08:	d003      	beq.n	8000d12 <SystemInit+0x9e>
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000d10:	d117      	bne.n	8000d42 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000d12:	4b13      	ldr	r3, [pc, #76]	@ (8000d60 <SystemInit+0xec>)
 8000d14:	69db      	ldr	r3, [r3, #28]
 8000d16:	f003 0301 	and.w	r3, r3, #1
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d005      	beq.n	8000d2a <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8000d1e:	4b10      	ldr	r3, [pc, #64]	@ (8000d60 <SystemInit+0xec>)
 8000d20:	4a10      	ldr	r2, [pc, #64]	@ (8000d64 <SystemInit+0xf0>)
 8000d22:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000d24:	4b0e      	ldr	r3, [pc, #56]	@ (8000d60 <SystemInit+0xec>)
 8000d26:	4a10      	ldr	r2, [pc, #64]	@ (8000d68 <SystemInit+0xf4>)
 8000d28:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000d60 <SystemInit+0xec>)
 8000d2c:	69db      	ldr	r3, [r3, #28]
 8000d2e:	4a0c      	ldr	r2, [pc, #48]	@ (8000d60 <SystemInit+0xec>)
 8000d30:	f043 0302 	orr.w	r3, r3, #2
 8000d34:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000d36:	4b0a      	ldr	r3, [pc, #40]	@ (8000d60 <SystemInit+0xec>)
 8000d38:	69db      	ldr	r3, [r3, #28]
 8000d3a:	4a09      	ldr	r2, [pc, #36]	@ (8000d60 <SystemInit+0xec>)
 8000d3c:	f043 0301 	orr.w	r3, r3, #1
 8000d40:	61d3      	str	r3, [r2, #28]
  }
}
 8000d42:	bf00      	nop
 8000d44:	370c      	adds	r7, #12
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	e000ed00 	.word	0xe000ed00
 8000d54:	44020c00 	.word	0x44020c00
 8000d58:	eae2eae3 	.word	0xeae2eae3
 8000d5c:	01010280 	.word	0x01010280
 8000d60:	40022000 	.word	0x40022000
 8000d64:	08192a3b 	.word	0x08192a3b
 8000d68:	4c5d6e7f 	.word	0x4c5d6e7f

08000d6c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d70:	4b22      	ldr	r3, [pc, #136]	@ (8000dfc <MX_USART1_UART_Init+0x90>)
 8000d72:	4a23      	ldr	r2, [pc, #140]	@ (8000e00 <MX_USART1_UART_Init+0x94>)
 8000d74:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000d76:	4b21      	ldr	r3, [pc, #132]	@ (8000dfc <MX_USART1_UART_Init+0x90>)
 8000d78:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d7c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d7e:	4b1f      	ldr	r3, [pc, #124]	@ (8000dfc <MX_USART1_UART_Init+0x90>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d84:	4b1d      	ldr	r3, [pc, #116]	@ (8000dfc <MX_USART1_UART_Init+0x90>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d8a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dfc <MX_USART1_UART_Init+0x90>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d90:	4b1a      	ldr	r3, [pc, #104]	@ (8000dfc <MX_USART1_UART_Init+0x90>)
 8000d92:	220c      	movs	r2, #12
 8000d94:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d96:	4b19      	ldr	r3, [pc, #100]	@ (8000dfc <MX_USART1_UART_Init+0x90>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d9c:	4b17      	ldr	r3, [pc, #92]	@ (8000dfc <MX_USART1_UART_Init+0x90>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000da2:	4b16      	ldr	r3, [pc, #88]	@ (8000dfc <MX_USART1_UART_Init+0x90>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000da8:	4b14      	ldr	r3, [pc, #80]	@ (8000dfc <MX_USART1_UART_Init+0x90>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dae:	4b13      	ldr	r3, [pc, #76]	@ (8000dfc <MX_USART1_UART_Init+0x90>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000db4:	4811      	ldr	r0, [pc, #68]	@ (8000dfc <MX_USART1_UART_Init+0x90>)
 8000db6:	f008 fe3d 	bl	8009a34 <HAL_UART_Init>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000dc0:	f7ff fea4 	bl	8000b0c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	480d      	ldr	r0, [pc, #52]	@ (8000dfc <MX_USART1_UART_Init+0x90>)
 8000dc8:	f009 faca 	bl	800a360 <HAL_UARTEx_SetTxFifoThreshold>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d001      	beq.n	8000dd6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000dd2:	f7ff fe9b 	bl	8000b0c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	4808      	ldr	r0, [pc, #32]	@ (8000dfc <MX_USART1_UART_Init+0x90>)
 8000dda:	f009 faff 	bl	800a3dc <HAL_UARTEx_SetRxFifoThreshold>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000de4:	f7ff fe92 	bl	8000b0c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000de8:	4804      	ldr	r0, [pc, #16]	@ (8000dfc <MX_USART1_UART_Init+0x90>)
 8000dea:	f009 fa80 	bl	800a2ee <HAL_UARTEx_DisableFifoMode>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000df4:	f7ff fe8a 	bl	8000b0c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000df8:	bf00      	nop
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	2000313c 	.word	0x2000313c
 8000e00:	40013800 	.word	0x40013800

08000e04 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b0cc      	sub	sp, #304	@ 0x130
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000e0e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000e12:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e14:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
 8000e1c:	605a      	str	r2, [r3, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
 8000e20:	60da      	str	r2, [r3, #12]
 8000e22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e24:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000e28:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8000e32:	461a      	mov	r2, r3
 8000e34:	2100      	movs	r1, #0
 8000e36:	f012 ff55 	bl	8013ce4 <memset>
  if(uartHandle->Instance==USART1)
 8000e3a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000e3e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a33      	ldr	r2, [pc, #204]	@ (8000f14 <HAL_UART_MspInit+0x110>)
 8000e48:	4293      	cmp	r3, r2
 8000e4a:	d15d      	bne.n	8000f08 <HAL_UART_MspInit+0x104>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000e4c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000e50:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8000e54:	f04f 0201 	mov.w	r2, #1
 8000e58:	f04f 0300 	mov.w	r3, #0
 8000e5c:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000e60:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000e64:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000e68:	2200      	movs	r2, #0
 8000e6a:	65da      	str	r2, [r3, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e6c:	f107 0310 	add.w	r3, r7, #16
 8000e70:	4618      	mov	r0, r3
 8000e72:	f003 f98f 	bl	8004194 <HAL_RCCEx_PeriphCLKConfig>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8000e7c:	f7ff fe46 	bl	8000b0c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e80:	4b25      	ldr	r3, [pc, #148]	@ (8000f18 <HAL_UART_MspInit+0x114>)
 8000e82:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000e86:	4a24      	ldr	r2, [pc, #144]	@ (8000f18 <HAL_UART_MspInit+0x114>)
 8000e88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e8c:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000e90:	4b21      	ldr	r3, [pc, #132]	@ (8000f18 <HAL_UART_MspInit+0x114>)
 8000e92:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000e96:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8000e9a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000e9e:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000ea2:	601a      	str	r2, [r3, #0]
 8000ea4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ea8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000eac:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eae:	4b1a      	ldr	r3, [pc, #104]	@ (8000f18 <HAL_UART_MspInit+0x114>)
 8000eb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000eb4:	4a18      	ldr	r2, [pc, #96]	@ (8000f18 <HAL_UART_MspInit+0x114>)
 8000eb6:	f043 0301 	orr.w	r3, r3, #1
 8000eba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000ebe:	4b16      	ldr	r3, [pc, #88]	@ (8000f18 <HAL_UART_MspInit+0x114>)
 8000ec0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ec4:	f003 0201 	and.w	r2, r3, #1
 8000ec8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ecc:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000ed0:	601a      	str	r2, [r3, #0]
 8000ed2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ed6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000eda:	681b      	ldr	r3, [r3, #0]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9;
 8000edc:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000ee0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eea:	2300      	movs	r3, #0
 8000eec:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ef6:	2307      	movs	r3, #7
 8000ef8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000efc:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000f00:	4619      	mov	r1, r3
 8000f02:	4806      	ldr	r0, [pc, #24]	@ (8000f1c <HAL_UART_MspInit+0x118>)
 8000f04:	f000 fa4a 	bl	800139c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000f08:	bf00      	nop
 8000f0a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	40013800 	.word	0x40013800
 8000f18:	44020c00 	.word	0x44020c00
 8000f1c:	42020000 	.word	0x42020000

08000f20 <MX_USB_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_DRD_FS;

/* USB init function */

void MX_USB_PCD_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8000f24:	4b15      	ldr	r3, [pc, #84]	@ (8000f7c <MX_USB_PCD_Init+0x5c>)
 8000f26:	4a16      	ldr	r2, [pc, #88]	@ (8000f80 <MX_USB_PCD_Init+0x60>)
 8000f28:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 8000f2a:	4b14      	ldr	r3, [pc, #80]	@ (8000f7c <MX_USB_PCD_Init+0x5c>)
 8000f2c:	2208      	movs	r2, #8
 8000f2e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
 8000f30:	4b12      	ldr	r3, [pc, #72]	@ (8000f7c <MX_USB_PCD_Init+0x5c>)
 8000f32:	2202      	movs	r2, #2
 8000f34:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000f36:	4b11      	ldr	r3, [pc, #68]	@ (8000f7c <MX_USB_PCD_Init+0x5c>)
 8000f38:	2202      	movs	r2, #2
 8000f3a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 8000f3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f7c <MX_USB_PCD_Init+0x5c>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 8000f42:	4b0e      	ldr	r3, [pc, #56]	@ (8000f7c <MX_USB_PCD_Init+0x5c>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 8000f48:	4b0c      	ldr	r3, [pc, #48]	@ (8000f7c <MX_USB_PCD_Init+0x5c>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 8000f4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f7c <MX_USB_PCD_Init+0x5c>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	735a      	strb	r2, [r3, #13]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 8000f54:	4b09      	ldr	r3, [pc, #36]	@ (8000f7c <MX_USB_PCD_Init+0x5c>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 8000f5a:	4b08      	ldr	r3, [pc, #32]	@ (8000f7c <MX_USB_PCD_Init+0x5c>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	73da      	strb	r2, [r3, #15]
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 8000f60:	4b06      	ldr	r3, [pc, #24]	@ (8000f7c <MX_USB_PCD_Init+0x5c>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 8000f66:	4805      	ldr	r0, [pc, #20]	@ (8000f7c <MX_USB_PCD_Init+0x5c>)
 8000f68:	f000 fc21 	bl	80017ae <HAL_PCD_Init>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_USB_PCD_Init+0x56>
  {
    Error_Handler();
 8000f72:	f7ff fdcb 	bl	8000b0c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	200031d0 	.word	0x200031d0
 8000f80:	40016000 	.word	0x40016000

08000f84 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b0c6      	sub	sp, #280	@ 0x118
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000f8e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000f92:	6018      	str	r0, [r3, #0]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f94:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000f98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	f012 fe9d 	bl	8013ce4 <memset>
  if(pcdHandle->Instance==USB_DRD_FS)
 8000faa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000fae:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4a22      	ldr	r2, [pc, #136]	@ (8001040 <HAL_PCD_MspInit+0xbc>)
 8000fb8:	4293      	cmp	r3, r2
 8000fba:	d13b      	bne.n	8001034 <HAL_PCD_MspInit+0xb0>

  /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000fbc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000fc0:	f5a3 7184 	sub.w	r1, r3, #264	@ 0x108
 8000fc4:	f04f 0200 	mov.w	r2, #0
 8000fc8:	f04f 0310 	mov.w	r3, #16
 8000fcc:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000fd0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000fd4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000fd8:	2230      	movs	r2, #48	@ 0x30
 8000fda:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fde:	f107 0310 	add.w	r3, r7, #16
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f003 f8d6 	bl	8004194 <HAL_RCCEx_PeriphCLKConfig>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <HAL_PCD_MspInit+0x6e>
    {
      Error_Handler();
 8000fee:	f7ff fd8d 	bl	8000b0c <Error_Handler>
    }

    /* Enable VDDUSB */
    HAL_PWREx_EnableVddUSB();
 8000ff2:	f002 f90d 	bl	8003210 <HAL_PWREx_EnableVddUSB>
    /* USB_DRD_FS clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000ff6:	4b13      	ldr	r3, [pc, #76]	@ (8001044 <HAL_PCD_MspInit+0xc0>)
 8000ff8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000ffc:	4a11      	ldr	r2, [pc, #68]	@ (8001044 <HAL_PCD_MspInit+0xc0>)
 8000ffe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001002:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001006:	4b0f      	ldr	r3, [pc, #60]	@ (8001044 <HAL_PCD_MspInit+0xc0>)
 8001008:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800100c:	f003 7280 	and.w	r2, r3, #16777216	@ 0x1000000
 8001010:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001014:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800101e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001022:	681b      	ldr	r3, [r3, #0]

    /* USB_DRD_FS interrupt Init */
    HAL_NVIC_SetPriority(USB_DRD_FS_IRQn, 5, 0);
 8001024:	2200      	movs	r2, #0
 8001026:	2105      	movs	r1, #5
 8001028:	204a      	movs	r0, #74	@ 0x4a
 800102a:	f000 f937 	bl	800129c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_DRD_FS_IRQn);
 800102e:	204a      	movs	r0, #74	@ 0x4a
 8001030:	f000 f94e 	bl	80012d0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */

  /* USER CODE END USB_DRD_FS_MspInit 1 */
  }
}
 8001034:	bf00      	nop
 8001036:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	40016000 	.word	0x40016000
 8001044:	44020c00 	.word	0x44020c00

08001048 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001048:	480d      	ldr	r0, [pc, #52]	@ (8001080 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800104a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800104c:	f7ff fe12 	bl	8000c74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001050:	480c      	ldr	r0, [pc, #48]	@ (8001084 <LoopForever+0x6>)
  ldr r1, =_edata
 8001052:	490d      	ldr	r1, [pc, #52]	@ (8001088 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001054:	4a0d      	ldr	r2, [pc, #52]	@ (800108c <LoopForever+0xe>)
  movs r3, #0
 8001056:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001058:	e002      	b.n	8001060 <LoopCopyDataInit>

0800105a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800105a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800105c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800105e:	3304      	adds	r3, #4

08001060 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001060:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001062:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001064:	d3f9      	bcc.n	800105a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001066:	4a0a      	ldr	r2, [pc, #40]	@ (8001090 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001068:	4c0a      	ldr	r4, [pc, #40]	@ (8001094 <LoopForever+0x16>)
  movs r3, #0
 800106a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800106c:	e001      	b.n	8001072 <LoopFillZerobss>

0800106e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800106e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001070:	3204      	adds	r2, #4

08001072 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001072:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001074:	d3fb      	bcc.n	800106e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001076:	f012 fe3d 	bl	8013cf4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800107a:	f7ff fcac 	bl	80009d6 <main>

0800107e <LoopForever>:

LoopForever:
    b LoopForever
 800107e:	e7fe      	b.n	800107e <LoopForever>
  ldr   r0, =_estack
 8001080:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001084:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001088:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 800108c:	08013f0c 	.word	0x08013f0c
  ldr r2, =_sbss
 8001090:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001094:	20004230 	.word	0x20004230

08001098 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001098:	e7fe      	b.n	8001098 <ADC1_IRQHandler>
	...

0800109c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010a0:	2003      	movs	r0, #3
 80010a2:	f000 f8f0 	bl	8001286 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80010a6:	f002 feb3 	bl	8003e10 <HAL_RCC_GetSysClockFreq>
 80010aa:	4602      	mov	r2, r0
 80010ac:	4b0c      	ldr	r3, [pc, #48]	@ (80010e0 <HAL_Init+0x44>)
 80010ae:	6a1b      	ldr	r3, [r3, #32]
 80010b0:	f003 030f 	and.w	r3, r3, #15
 80010b4:	490b      	ldr	r1, [pc, #44]	@ (80010e4 <HAL_Init+0x48>)
 80010b6:	5ccb      	ldrb	r3, [r1, r3]
 80010b8:	fa22 f303 	lsr.w	r3, r2, r3
 80010bc:	4a0a      	ldr	r2, [pc, #40]	@ (80010e8 <HAL_Init+0x4c>)
 80010be:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80010c0:	2004      	movs	r0, #4
 80010c2:	f000 f913 	bl	80012ec <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010c6:	200f      	movs	r0, #15
 80010c8:	f7ff fd2e 	bl	8000b28 <HAL_InitTick>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e002      	b.n	80010dc <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80010d6:	f7ff fd1f 	bl	8000b18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010da:	2300      	movs	r3, #0
}
 80010dc:	4618      	mov	r0, r3
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	44020c00 	.word	0x44020c00
 80010e4:	08013ebc 	.word	0x08013ebc
 80010e8:	20000000 	.word	0x20000000

080010ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010f0:	4b06      	ldr	r3, [pc, #24]	@ (800110c <HAL_IncTick+0x20>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	461a      	mov	r2, r3
 80010f6:	4b06      	ldr	r3, [pc, #24]	@ (8001110 <HAL_IncTick+0x24>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4413      	add	r3, r2
 80010fc:	4a04      	ldr	r2, [pc, #16]	@ (8001110 <HAL_IncTick+0x24>)
 80010fe:	6013      	str	r3, [r2, #0]
}
 8001100:	bf00      	nop
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	20000008 	.word	0x20000008
 8001110:	200034b4 	.word	0x200034b4

08001114 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  return uwTick;
 8001118:	4b03      	ldr	r3, [pc, #12]	@ (8001128 <HAL_GetTick+0x14>)
 800111a:	681b      	ldr	r3, [r3, #0]
}
 800111c:	4618      	mov	r0, r3
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	200034b4 	.word	0x200034b4

0800112c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800112c:	b480      	push	{r7}
 800112e:	b085      	sub	sp, #20
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	f003 0307 	and.w	r3, r3, #7
 800113a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800113c:	4b0c      	ldr	r3, [pc, #48]	@ (8001170 <__NVIC_SetPriorityGrouping+0x44>)
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001142:	68ba      	ldr	r2, [r7, #8]
 8001144:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001148:	4013      	ands	r3, r2
 800114a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001154:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001158:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800115c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800115e:	4a04      	ldr	r2, [pc, #16]	@ (8001170 <__NVIC_SetPriorityGrouping+0x44>)
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	60d3      	str	r3, [r2, #12]
}
 8001164:	bf00      	nop
 8001166:	3714      	adds	r7, #20
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr
 8001170:	e000ed00 	.word	0xe000ed00

08001174 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001178:	4b04      	ldr	r3, [pc, #16]	@ (800118c <__NVIC_GetPriorityGrouping+0x18>)
 800117a:	68db      	ldr	r3, [r3, #12]
 800117c:	0a1b      	lsrs	r3, r3, #8
 800117e:	f003 0307 	and.w	r3, r3, #7
}
 8001182:	4618      	mov	r0, r3
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr
 800118c:	e000ed00 	.word	0xe000ed00

08001190 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
 8001196:	4603      	mov	r3, r0
 8001198:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800119a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	db0b      	blt.n	80011ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011a2:	88fb      	ldrh	r3, [r7, #6]
 80011a4:	f003 021f 	and.w	r2, r3, #31
 80011a8:	4907      	ldr	r1, [pc, #28]	@ (80011c8 <__NVIC_EnableIRQ+0x38>)
 80011aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011ae:	095b      	lsrs	r3, r3, #5
 80011b0:	2001      	movs	r0, #1
 80011b2:	fa00 f202 	lsl.w	r2, r0, r2
 80011b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	e000e100 	.word	0xe000e100

080011cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	6039      	str	r1, [r7, #0]
 80011d6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	db0a      	blt.n	80011f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	b2da      	uxtb	r2, r3
 80011e4:	490c      	ldr	r1, [pc, #48]	@ (8001218 <__NVIC_SetPriority+0x4c>)
 80011e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011ea:	0112      	lsls	r2, r2, #4
 80011ec:	b2d2      	uxtb	r2, r2
 80011ee:	440b      	add	r3, r1
 80011f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011f4:	e00a      	b.n	800120c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	b2da      	uxtb	r2, r3
 80011fa:	4908      	ldr	r1, [pc, #32]	@ (800121c <__NVIC_SetPriority+0x50>)
 80011fc:	88fb      	ldrh	r3, [r7, #6]
 80011fe:	f003 030f 	and.w	r3, r3, #15
 8001202:	3b04      	subs	r3, #4
 8001204:	0112      	lsls	r2, r2, #4
 8001206:	b2d2      	uxtb	r2, r2
 8001208:	440b      	add	r3, r1
 800120a:	761a      	strb	r2, [r3, #24]
}
 800120c:	bf00      	nop
 800120e:	370c      	adds	r7, #12
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr
 8001218:	e000e100 	.word	0xe000e100
 800121c:	e000ed00 	.word	0xe000ed00

08001220 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001220:	b480      	push	{r7}
 8001222:	b089      	sub	sp, #36	@ 0x24
 8001224:	af00      	add	r7, sp, #0
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	f003 0307 	and.w	r3, r3, #7
 8001232:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	f1c3 0307 	rsb	r3, r3, #7
 800123a:	2b04      	cmp	r3, #4
 800123c:	bf28      	it	cs
 800123e:	2304      	movcs	r3, #4
 8001240:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	3304      	adds	r3, #4
 8001246:	2b06      	cmp	r3, #6
 8001248:	d902      	bls.n	8001250 <NVIC_EncodePriority+0x30>
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	3b03      	subs	r3, #3
 800124e:	e000      	b.n	8001252 <NVIC_EncodePriority+0x32>
 8001250:	2300      	movs	r3, #0
 8001252:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001254:	f04f 32ff 	mov.w	r2, #4294967295
 8001258:	69bb      	ldr	r3, [r7, #24]
 800125a:	fa02 f303 	lsl.w	r3, r2, r3
 800125e:	43da      	mvns	r2, r3
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	401a      	ands	r2, r3
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001268:	f04f 31ff 	mov.w	r1, #4294967295
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	fa01 f303 	lsl.w	r3, r1, r3
 8001272:	43d9      	mvns	r1, r3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001278:	4313      	orrs	r3, r2
         );
}
 800127a:	4618      	mov	r0, r3
 800127c:	3724      	adds	r7, #36	@ 0x24
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr

08001286 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001286:	b580      	push	{r7, lr}
 8001288:	b082      	sub	sp, #8
 800128a:	af00      	add	r7, sp, #0
 800128c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f7ff ff4c 	bl	800112c <__NVIC_SetPriorityGrouping>
}
 8001294:	bf00      	nop
 8001296:	3708      	adds	r7, #8
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}

0800129c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	607a      	str	r2, [r7, #4]
 80012a8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012aa:	f7ff ff63 	bl	8001174 <__NVIC_GetPriorityGrouping>
 80012ae:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012b0:	687a      	ldr	r2, [r7, #4]
 80012b2:	68b9      	ldr	r1, [r7, #8]
 80012b4:	6978      	ldr	r0, [r7, #20]
 80012b6:	f7ff ffb3 	bl	8001220 <NVIC_EncodePriority>
 80012ba:	4602      	mov	r2, r0
 80012bc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012c0:	4611      	mov	r1, r2
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff ff82 	bl	80011cc <__NVIC_SetPriority>
}
 80012c8:	bf00      	nop
 80012ca:	3718      	adds	r7, #24
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff ff56 	bl	8001190 <__NVIC_EnableIRQ>
}
 80012e4:	bf00      	nop
 80012e6:	3708      	adds	r7, #8
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}

080012ec <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2b04      	cmp	r3, #4
 80012f8:	d844      	bhi.n	8001384 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80012fa:	a201      	add	r2, pc, #4	@ (adr r2, 8001300 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80012fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001300:	08001323 	.word	0x08001323
 8001304:	08001341 	.word	0x08001341
 8001308:	08001363 	.word	0x08001363
 800130c:	08001385 	.word	0x08001385
 8001310:	08001315 	.word	0x08001315
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001314:	4b1f      	ldr	r3, [pc, #124]	@ (8001394 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a1e      	ldr	r2, [pc, #120]	@ (8001394 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800131a:	f043 0304 	orr.w	r3, r3, #4
 800131e:	6013      	str	r3, [r2, #0]
      break;
 8001320:	e031      	b.n	8001386 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001322:	4b1c      	ldr	r3, [pc, #112]	@ (8001394 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a1b      	ldr	r2, [pc, #108]	@ (8001394 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001328:	f023 0304 	bic.w	r3, r3, #4
 800132c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 800132e:	4b1a      	ldr	r3, [pc, #104]	@ (8001398 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001330:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001334:	4a18      	ldr	r2, [pc, #96]	@ (8001398 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001336:	f023 030c 	bic.w	r3, r3, #12
 800133a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800133e:	e022      	b.n	8001386 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001340:	4b14      	ldr	r3, [pc, #80]	@ (8001394 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a13      	ldr	r2, [pc, #76]	@ (8001394 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001346:	f023 0304 	bic.w	r3, r3, #4
 800134a:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 800134c:	4b12      	ldr	r3, [pc, #72]	@ (8001398 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800134e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001352:	f023 030c 	bic.w	r3, r3, #12
 8001356:	4a10      	ldr	r2, [pc, #64]	@ (8001398 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001358:	f043 0304 	orr.w	r3, r3, #4
 800135c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001360:	e011      	b.n	8001386 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001362:	4b0c      	ldr	r3, [pc, #48]	@ (8001394 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a0b      	ldr	r2, [pc, #44]	@ (8001394 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001368:	f023 0304 	bic.w	r3, r3, #4
 800136c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 800136e:	4b0a      	ldr	r3, [pc, #40]	@ (8001398 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001370:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001374:	f023 030c 	bic.w	r3, r3, #12
 8001378:	4a07      	ldr	r2, [pc, #28]	@ (8001398 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800137a:	f043 0308 	orr.w	r3, r3, #8
 800137e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001382:	e000      	b.n	8001386 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001384:	bf00      	nop
  }
}
 8001386:	bf00      	nop
 8001388:	370c      	adds	r7, #12
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	e000e010 	.word	0xe000e010
 8001398:	44020c00 	.word	0x44020c00

0800139c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800139c:	b480      	push	{r7}
 800139e:	b087      	sub	sp, #28
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80013a6:	2300      	movs	r3, #0
 80013a8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80013aa:	e142      	b.n	8001632 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	2101      	movs	r1, #1
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	fa01 f303 	lsl.w	r3, r1, r3
 80013b8:	4013      	ands	r3, r2
 80013ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	f000 8134 	beq.w	800162c <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	2b02      	cmp	r3, #2
 80013ca:	d003      	beq.n	80013d4 <HAL_GPIO_Init+0x38>
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	2b12      	cmp	r3, #18
 80013d2:	d125      	bne.n	8001420 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	08da      	lsrs	r2, r3, #3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	3208      	adds	r2, #8
 80013dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013e0:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80013e2:	693b      	ldr	r3, [r7, #16]
 80013e4:	f003 0307 	and.w	r3, r3, #7
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	220f      	movs	r2, #15
 80013ec:	fa02 f303 	lsl.w	r3, r2, r3
 80013f0:	43db      	mvns	r3, r3
 80013f2:	697a      	ldr	r2, [r7, #20]
 80013f4:	4013      	ands	r3, r2
 80013f6:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	691b      	ldr	r3, [r3, #16]
 80013fc:	f003 020f 	and.w	r2, r3, #15
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	f003 0307 	and.w	r3, r3, #7
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	fa02 f303 	lsl.w	r3, r2, r3
 800140c:	697a      	ldr	r2, [r7, #20]
 800140e:	4313      	orrs	r3, r2
 8001410:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	08da      	lsrs	r2, r3, #3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	3208      	adds	r2, #8
 800141a:	6979      	ldr	r1, [r7, #20]
 800141c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	2203      	movs	r2, #3
 800142c:	fa02 f303 	lsl.w	r3, r2, r3
 8001430:	43db      	mvns	r3, r3
 8001432:	697a      	ldr	r2, [r7, #20]
 8001434:	4013      	ands	r3, r2
 8001436:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f003 0203 	and.w	r2, r3, #3
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	005b      	lsls	r3, r3, #1
 8001444:	fa02 f303 	lsl.w	r3, r2, r3
 8001448:	697a      	ldr	r2, [r7, #20]
 800144a:	4313      	orrs	r3, r2
 800144c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	697a      	ldr	r2, [r7, #20]
 8001452:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	2b01      	cmp	r3, #1
 800145a:	d00b      	beq.n	8001474 <HAL_GPIO_Init+0xd8>
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	2b02      	cmp	r3, #2
 8001462:	d007      	beq.n	8001474 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001468:	2b11      	cmp	r3, #17
 800146a:	d003      	beq.n	8001474 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	2b12      	cmp	r3, #18
 8001472:	d130      	bne.n	80014d6 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	005b      	lsls	r3, r3, #1
 800147e:	2203      	movs	r2, #3
 8001480:	fa02 f303 	lsl.w	r3, r2, r3
 8001484:	43db      	mvns	r3, r3
 8001486:	697a      	ldr	r2, [r7, #20]
 8001488:	4013      	ands	r3, r2
 800148a:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	68da      	ldr	r2, [r3, #12]
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	005b      	lsls	r3, r3, #1
 8001494:	fa02 f303 	lsl.w	r3, r2, r3
 8001498:	697a      	ldr	r2, [r7, #20]
 800149a:	4313      	orrs	r3, r2
 800149c:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	697a      	ldr	r2, [r7, #20]
 80014a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80014aa:	2201      	movs	r2, #1
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	fa02 f303 	lsl.w	r3, r2, r3
 80014b2:	43db      	mvns	r3, r3
 80014b4:	697a      	ldr	r2, [r7, #20]
 80014b6:	4013      	ands	r3, r2
 80014b8:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	091b      	lsrs	r3, r3, #4
 80014c0:	f003 0201 	and.w	r2, r3, #1
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ca:	697a      	ldr	r2, [r7, #20]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	697a      	ldr	r2, [r7, #20]
 80014d4:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	f003 0303 	and.w	r3, r3, #3
 80014de:	2b03      	cmp	r3, #3
 80014e0:	d109      	bne.n	80014f6 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80014ea:	2b03      	cmp	r3, #3
 80014ec:	d11b      	bne.n	8001526 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	689b      	ldr	r3, [r3, #8]
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	d017      	beq.n	8001526 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	68db      	ldr	r3, [r3, #12]
 80014fa:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	005b      	lsls	r3, r3, #1
 8001500:	2203      	movs	r2, #3
 8001502:	fa02 f303 	lsl.w	r3, r2, r3
 8001506:	43db      	mvns	r3, r3
 8001508:	697a      	ldr	r2, [r7, #20]
 800150a:	4013      	ands	r3, r2
 800150c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	689a      	ldr	r2, [r3, #8]
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	005b      	lsls	r3, r3, #1
 8001516:	fa02 f303 	lsl.w	r3, r2, r3
 800151a:	697a      	ldr	r2, [r7, #20]
 800151c:	4313      	orrs	r3, r2
 800151e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	697a      	ldr	r2, [r7, #20]
 8001524:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d07c      	beq.n	800162c <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001532:	4a47      	ldr	r2, [pc, #284]	@ (8001650 <HAL_GPIO_Init+0x2b4>)
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	089b      	lsrs	r3, r3, #2
 8001538:	3318      	adds	r3, #24
 800153a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800153e:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	f003 0303 	and.w	r3, r3, #3
 8001546:	00db      	lsls	r3, r3, #3
 8001548:	220f      	movs	r2, #15
 800154a:	fa02 f303 	lsl.w	r3, r2, r3
 800154e:	43db      	mvns	r3, r3
 8001550:	697a      	ldr	r2, [r7, #20]
 8001552:	4013      	ands	r3, r2
 8001554:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	0a9a      	lsrs	r2, r3, #10
 800155a:	4b3e      	ldr	r3, [pc, #248]	@ (8001654 <HAL_GPIO_Init+0x2b8>)
 800155c:	4013      	ands	r3, r2
 800155e:	693a      	ldr	r2, [r7, #16]
 8001560:	f002 0203 	and.w	r2, r2, #3
 8001564:	00d2      	lsls	r2, r2, #3
 8001566:	4093      	lsls	r3, r2
 8001568:	697a      	ldr	r2, [r7, #20]
 800156a:	4313      	orrs	r3, r2
 800156c:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800156e:	4938      	ldr	r1, [pc, #224]	@ (8001650 <HAL_GPIO_Init+0x2b4>)
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	089b      	lsrs	r3, r3, #2
 8001574:	3318      	adds	r3, #24
 8001576:	697a      	ldr	r2, [r7, #20]
 8001578:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 800157c:	4b34      	ldr	r3, [pc, #208]	@ (8001650 <HAL_GPIO_Init+0x2b4>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	43db      	mvns	r3, r3
 8001586:	697a      	ldr	r2, [r7, #20]
 8001588:	4013      	ands	r3, r2
 800158a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001594:	2b00      	cmp	r3, #0
 8001596:	d003      	beq.n	80015a0 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8001598:	697a      	ldr	r2, [r7, #20]
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	4313      	orrs	r3, r2
 800159e:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80015a0:	4a2b      	ldr	r2, [pc, #172]	@ (8001650 <HAL_GPIO_Init+0x2b4>)
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80015a6:	4b2a      	ldr	r3, [pc, #168]	@ (8001650 <HAL_GPIO_Init+0x2b4>)
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	43db      	mvns	r3, r3
 80015b0:	697a      	ldr	r2, [r7, #20]
 80015b2:	4013      	ands	r3, r2
 80015b4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d003      	beq.n	80015ca <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 80015c2:	697a      	ldr	r2, [r7, #20]
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	4313      	orrs	r3, r2
 80015c8:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80015ca:	4a21      	ldr	r2, [pc, #132]	@ (8001650 <HAL_GPIO_Init+0x2b4>)
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80015d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001650 <HAL_GPIO_Init+0x2b4>)
 80015d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80015d6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	43db      	mvns	r3, r3
 80015dc:	697a      	ldr	r2, [r7, #20]
 80015de:	4013      	ands	r3, r2
 80015e0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d003      	beq.n	80015f6 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 80015ee:	697a      	ldr	r2, [r7, #20]
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80015f6:	4a16      	ldr	r2, [pc, #88]	@ (8001650 <HAL_GPIO_Init+0x2b4>)
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80015fe:	4b14      	ldr	r3, [pc, #80]	@ (8001650 <HAL_GPIO_Init+0x2b4>)
 8001600:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001604:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	43db      	mvns	r3, r3
 800160a:	697a      	ldr	r2, [r7, #20]
 800160c:	4013      	ands	r3, r2
 800160e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001618:	2b00      	cmp	r3, #0
 800161a:	d003      	beq.n	8001624 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 800161c:	697a      	ldr	r2, [r7, #20]
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	4313      	orrs	r3, r2
 8001622:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001624:	4a0a      	ldr	r2, [pc, #40]	@ (8001650 <HAL_GPIO_Init+0x2b4>)
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	3301      	adds	r3, #1
 8001630:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	fa22 f303 	lsr.w	r3, r2, r3
 800163c:	2b00      	cmp	r3, #0
 800163e:	f47f aeb5 	bne.w	80013ac <HAL_GPIO_Init+0x10>
  }
}
 8001642:	bf00      	nop
 8001644:	bf00      	nop
 8001646:	371c      	adds	r7, #28
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr
 8001650:	44022000 	.word	0x44022000
 8001654:	002f7f7f 	.word	0x002f7f7f

08001658 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	460b      	mov	r3, r1
 8001662:	807b      	strh	r3, [r7, #2]
 8001664:	4613      	mov	r3, r2
 8001666:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001668:	787b      	ldrb	r3, [r7, #1]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d003      	beq.n	8001676 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800166e:	887a      	ldrh	r2, [r7, #2]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001674:	e002      	b.n	800167c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001676:	887a      	ldrh	r2, [r7, #2]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800167c:	bf00      	nop
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr

08001688 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8001688:	b480      	push	{r7}
 800168a:	b085      	sub	sp, #20
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001690:	2300      	movs	r3, #0
 8001692:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8001694:	4b0b      	ldr	r3, [pc, #44]	@ (80016c4 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f003 0301 	and.w	r3, r3, #1
 800169c:	2b00      	cmp	r3, #0
 800169e:	d002      	beq.n	80016a6 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 80016a0:	2301      	movs	r3, #1
 80016a2:	73fb      	strb	r3, [r7, #15]
 80016a4:	e007      	b.n	80016b6 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80016a6:	4b07      	ldr	r3, [pc, #28]	@ (80016c4 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f023 0204 	bic.w	r2, r3, #4
 80016ae:	4905      	ldr	r1, [pc, #20]	@ (80016c4 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	4313      	orrs	r3, r2
 80016b4:	600b      	str	r3, [r1, #0]
  }

  return status;
 80016b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3714      	adds	r7, #20
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	40030400 	.word	0x40030400

080016c8 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80016cc:	4b05      	ldr	r3, [pc, #20]	@ (80016e4 <HAL_ICACHE_Enable+0x1c>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a04      	ldr	r2, [pc, #16]	@ (80016e4 <HAL_ICACHE_Enable+0x1c>)
 80016d2:	f043 0301 	orr.w	r3, r3, #1
 80016d6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80016d8:	2300      	movs	r3, #0
}
 80016da:	4618      	mov	r0, r3
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr
 80016e4:	40030400 	.word	0x40030400

080016e8 <PCD_GET_EP_RX_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b085      	sub	sp, #20
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
 80016f0:	460b      	mov	r3, r1
 80016f2:	807b      	strh	r3, [r7, #2]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 80016f4:	230a      	movs	r3, #10
 80016f6:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 80016f8:	e002      	b.n	8001700 <PCD_GET_EP_RX_CNT+0x18>
  {
    count--;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	3b01      	subs	r3, #1
 80016fe:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d1f9      	bne.n	80016fa <PCD_GET_EP_RX_CNT+0x12>
  }

  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8001706:	887b      	ldrh	r3, [r7, #2]
 8001708:	00db      	lsls	r3, r3, #3
 800170a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800170e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	0c1b      	lsrs	r3, r3, #16
 8001716:	b29b      	uxth	r3, r3
 8001718:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800171c:	b29b      	uxth	r3, r3
}
 800171e:	4618      	mov	r0, r3
 8001720:	3714      	adds	r7, #20
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr

0800172a <PCD_GET_EP_DBUF0_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 800172a:	b480      	push	{r7}
 800172c:	b085      	sub	sp, #20
 800172e:	af00      	add	r7, sp, #0
 8001730:	6078      	str	r0, [r7, #4]
 8001732:	460b      	mov	r3, r1
 8001734:	807b      	strh	r3, [r7, #2]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8001736:	230a      	movs	r3, #10
 8001738:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 800173a:	e002      	b.n	8001742 <PCD_GET_EP_DBUF0_CNT+0x18>
  {
    count--;
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	3b01      	subs	r3, #1
 8001740:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d1f9      	bne.n	800173c <PCD_GET_EP_DBUF0_CNT+0x12>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 8001748:	887b      	ldrh	r3, [r7, #2]
 800174a:	00db      	lsls	r3, r3, #3
 800174c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001750:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	0c1b      	lsrs	r3, r3, #16
 8001758:	b29b      	uxth	r3, r3
 800175a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800175e:	b29b      	uxth	r3, r3
}
 8001760:	4618      	mov	r0, r3
 8001762:	3714      	adds	r7, #20
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr

0800176c <PCD_GET_EP_DBUF1_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 800176c:	b480      	push	{r7}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	460b      	mov	r3, r1
 8001776:	807b      	strh	r3, [r7, #2]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8001778:	230a      	movs	r3, #10
 800177a:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 800177c:	e002      	b.n	8001784 <PCD_GET_EP_DBUF1_CNT+0x18>
  {
    count--;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	3b01      	subs	r3, #1
 8001782:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d1f9      	bne.n	800177e <PCD_GET_EP_DBUF1_CNT+0x12>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
 800178a:	887b      	ldrh	r3, [r7, #2]
 800178c:	00db      	lsls	r3, r3, #3
 800178e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001792:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	0c1b      	lsrs	r3, r3, #16
 800179a:	b29b      	uxth	r3, r3
 800179c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80017a0:	b29b      	uxth	r3, r3
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3714      	adds	r7, #20
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr

080017ae <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b086      	sub	sp, #24
 80017b2:	af02      	add	r7, sp, #8
 80017b4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d101      	bne.n	80017c0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e0f3      	b.n	80019a8 <HAL_PCD_Init+0x1fa>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	f893 3295 	ldrb.w	r3, [r3, #661]	@ 0x295
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d106      	bne.n	80017da <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2200      	movs	r2, #0
 80017d0:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80017d4:	6878      	ldr	r0, [r7, #4]
 80017d6:	f7ff fbd5 	bl	8000f84 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2203      	movs	r2, #3
 80017de:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4618      	mov	r0, r3
 80017e8:	f008 fecd 	bl	800a586 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6818      	ldr	r0, [r3, #0]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	7c1a      	ldrb	r2, [r3, #16]
 80017f4:	f88d 2000 	strb.w	r2, [sp]
 80017f8:	3304      	adds	r3, #4
 80017fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017fc:	f008 fe91 	bl	800a522 <USB_CoreInit>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d005      	beq.n	8001812 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2202      	movs	r2, #2
 800180a:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295
    return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e0ca      	b.n	80019a8 <HAL_PCD_Init+0x1fa>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	2100      	movs	r1, #0
 8001818:	4618      	mov	r0, r3
 800181a:	f008 fec9 	bl	800a5b0 <USB_SetCurrentMode>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d005      	beq.n	8001830 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2202      	movs	r2, #2
 8001828:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295
    return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e0bb      	b.n	80019a8 <HAL_PCD_Init+0x1fa>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001830:	2300      	movs	r3, #0
 8001832:	73fb      	strb	r3, [r7, #15]
 8001834:	e03f      	b.n	80018b6 <HAL_PCD_Init+0x108>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001836:	7bfa      	ldrb	r2, [r7, #15]
 8001838:	6879      	ldr	r1, [r7, #4]
 800183a:	4613      	mov	r3, r2
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	4413      	add	r3, r2
 8001840:	00db      	lsls	r3, r3, #3
 8001842:	440b      	add	r3, r1
 8001844:	3315      	adds	r3, #21
 8001846:	2201      	movs	r2, #1
 8001848:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800184a:	7bfa      	ldrb	r2, [r7, #15]
 800184c:	6879      	ldr	r1, [r7, #4]
 800184e:	4613      	mov	r3, r2
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	4413      	add	r3, r2
 8001854:	00db      	lsls	r3, r3, #3
 8001856:	440b      	add	r3, r1
 8001858:	3314      	adds	r3, #20
 800185a:	7bfa      	ldrb	r2, [r7, #15]
 800185c:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800185e:	7bfa      	ldrb	r2, [r7, #15]
 8001860:	6879      	ldr	r1, [r7, #4]
 8001862:	4613      	mov	r3, r2
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	4413      	add	r3, r2
 8001868:	00db      	lsls	r3, r3, #3
 800186a:	440b      	add	r3, r1
 800186c:	3317      	adds	r3, #23
 800186e:	2200      	movs	r2, #0
 8001870:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001872:	7bfa      	ldrb	r2, [r7, #15]
 8001874:	6879      	ldr	r1, [r7, #4]
 8001876:	4613      	mov	r3, r2
 8001878:	009b      	lsls	r3, r3, #2
 800187a:	4413      	add	r3, r2
 800187c:	00db      	lsls	r3, r3, #3
 800187e:	440b      	add	r3, r1
 8001880:	3324      	adds	r3, #36	@ 0x24
 8001882:	2200      	movs	r2, #0
 8001884:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001886:	7bfa      	ldrb	r2, [r7, #15]
 8001888:	6879      	ldr	r1, [r7, #4]
 800188a:	4613      	mov	r3, r2
 800188c:	009b      	lsls	r3, r3, #2
 800188e:	4413      	add	r3, r2
 8001890:	00db      	lsls	r3, r3, #3
 8001892:	440b      	add	r3, r1
 8001894:	3328      	adds	r3, #40	@ 0x28
 8001896:	2200      	movs	r2, #0
 8001898:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800189a:	7bfb      	ldrb	r3, [r7, #15]
 800189c:	6879      	ldr	r1, [r7, #4]
 800189e:	1c5a      	adds	r2, r3, #1
 80018a0:	4613      	mov	r3, r2
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	4413      	add	r3, r2
 80018a6:	00db      	lsls	r3, r3, #3
 80018a8:	440b      	add	r3, r1
 80018aa:	3304      	adds	r3, #4
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80018b0:	7bfb      	ldrb	r3, [r7, #15]
 80018b2:	3301      	adds	r3, #1
 80018b4:	73fb      	strb	r3, [r7, #15]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	791b      	ldrb	r3, [r3, #4]
 80018ba:	7bfa      	ldrb	r2, [r7, #15]
 80018bc:	429a      	cmp	r2, r3
 80018be:	d3ba      	bcc.n	8001836 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80018c0:	2300      	movs	r3, #0
 80018c2:	73fb      	strb	r3, [r7, #15]
 80018c4:	e044      	b.n	8001950 <HAL_PCD_Init+0x1a2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80018c6:	7bfa      	ldrb	r2, [r7, #15]
 80018c8:	6879      	ldr	r1, [r7, #4]
 80018ca:	4613      	mov	r3, r2
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	4413      	add	r3, r2
 80018d0:	00db      	lsls	r3, r3, #3
 80018d2:	440b      	add	r3, r1
 80018d4:	f203 1355 	addw	r3, r3, #341	@ 0x155
 80018d8:	2200      	movs	r2, #0
 80018da:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80018dc:	7bfa      	ldrb	r2, [r7, #15]
 80018de:	6879      	ldr	r1, [r7, #4]
 80018e0:	4613      	mov	r3, r2
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	4413      	add	r3, r2
 80018e6:	00db      	lsls	r3, r3, #3
 80018e8:	440b      	add	r3, r1
 80018ea:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80018ee:	7bfa      	ldrb	r2, [r7, #15]
 80018f0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80018f2:	7bfa      	ldrb	r2, [r7, #15]
 80018f4:	6879      	ldr	r1, [r7, #4]
 80018f6:	4613      	mov	r3, r2
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	4413      	add	r3, r2
 80018fc:	00db      	lsls	r3, r3, #3
 80018fe:	440b      	add	r3, r1
 8001900:	f203 1357 	addw	r3, r3, #343	@ 0x157
 8001904:	2200      	movs	r2, #0
 8001906:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001908:	7bfa      	ldrb	r2, [r7, #15]
 800190a:	6879      	ldr	r1, [r7, #4]
 800190c:	4613      	mov	r3, r2
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	4413      	add	r3, r2
 8001912:	00db      	lsls	r3, r3, #3
 8001914:	440b      	add	r3, r1
 8001916:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800191a:	2200      	movs	r2, #0
 800191c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800191e:	7bfa      	ldrb	r2, [r7, #15]
 8001920:	6879      	ldr	r1, [r7, #4]
 8001922:	4613      	mov	r3, r2
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	4413      	add	r3, r2
 8001928:	00db      	lsls	r3, r3, #3
 800192a:	440b      	add	r3, r1
 800192c:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001934:	7bfa      	ldrb	r2, [r7, #15]
 8001936:	6879      	ldr	r1, [r7, #4]
 8001938:	4613      	mov	r3, r2
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	4413      	add	r3, r2
 800193e:	00db      	lsls	r3, r3, #3
 8001940:	440b      	add	r3, r1
 8001942:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8001946:	2200      	movs	r2, #0
 8001948:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800194a:	7bfb      	ldrb	r3, [r7, #15]
 800194c:	3301      	adds	r3, #1
 800194e:	73fb      	strb	r3, [r7, #15]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	791b      	ldrb	r3, [r3, #4]
 8001954:	7bfa      	ldrb	r2, [r7, #15]
 8001956:	429a      	cmp	r2, r3
 8001958:	d3b5      	bcc.n	80018c6 <HAL_PCD_Init+0x118>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6818      	ldr	r0, [r3, #0]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	7c1a      	ldrb	r2, [r3, #16]
 8001962:	f88d 2000 	strb.w	r2, [sp]
 8001966:	3304      	adds	r3, #4
 8001968:	cb0e      	ldmia	r3, {r1, r2, r3}
 800196a:	f008 fe44 	bl	800a5f6 <USB_DevInit>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d005      	beq.n	8001980 <HAL_PCD_Init+0x1d2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2202      	movs	r2, #2
 8001978:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295
    return HAL_ERROR;
 800197c:	2301      	movs	r3, #1
 800197e:	e013      	b.n	80019a8 <HAL_PCD_Init+0x1fa>
  }

  hpcd->USB_Address = 0U;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2200      	movs	r2, #0
 8001984:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2201      	movs	r2, #1
 800198a:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	7b1b      	ldrb	r3, [r3, #12]
 8001992:	2b01      	cmp	r3, #1
 8001994:	d102      	bne.n	800199c <HAL_PCD_Init+0x1ee>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f001 fc0b 	bl	80031b2 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4618      	mov	r0, r3
 80019a2:	f00a fbad 	bl	800c100 <USB_DevDisconnect>

  return HAL_OK;
 80019a6:	2300      	movs	r3, #0
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	3710      	adds	r7, #16
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d101      	bne.n	80019c6 <HAL_PCD_Start+0x16>
 80019c2:	2302      	movs	r3, #2
 80019c4:	e012      	b.n	80019ec <HAL_PCD_Start+0x3c>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2201      	movs	r2, #1
 80019ca:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4618      	mov	r0, r3
 80019d4:	f008 fdc3 	bl	800a55e <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4618      	mov	r0, r3
 80019de:	f00a fb7e 	bl	800c0de <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  return HAL_OK;
 80019ea:	2300      	movs	r3, #0
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3708      	adds	r7, #8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 8001a02:	2b01      	cmp	r3, #1
 8001a04:	d101      	bne.n	8001a0a <HAL_PCD_Stop+0x16>
 8001a06:	2302      	movs	r3, #2
 8001a08:	e012      	b.n	8001a30 <HAL_PCD_Stop+0x3c>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
  __HAL_PCD_DISABLE(hpcd);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f008 fdb5 	bl	800a586 <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4618      	mov	r0, r3
 8001a22:	f00a fb6d 	bl	800c100 <USB_DevDisconnect>
    /* Disable USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
  }
#endif /* defined (USB_OTG_FS) */

  __HAL_UNLOCK(hpcd);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  return HAL_OK;
 8001a2e:	2300      	movs	r3, #0
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4618      	mov	r0, r3
 8001a46:	f00a fb6c 	bl	800c122 <USB_ReadInterrupts>
 8001a4a:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d003      	beq.n	8001a5e <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001a56:	6878      	ldr	r0, [r7, #4]
 8001a58:	f000 fb3c 	bl	80020d4 <PCD_EP_ISR_Handler>

    return;
 8001a5c:	e0de      	b.n	8001c1c <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d010      	beq.n	8001a8a <HAL_PCD_IRQHandler+0x52>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	f64f 33ff 	movw	r3, #64511	@ 0xfbff
 8001a76:	400b      	ands	r3, r1
 8001a78:	6453      	str	r3, [r2, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f010 fd22 	bl	80124c4 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001a80:	2100      	movs	r1, #0
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f000 f8cd 	bl	8001c22 <HAL_PCD_SetAddress>

    return;
 8001a88:	e0c8      	b.n	8001c1c <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d009      	beq.n	8001aa8 <HAL_PCD_IRQHandler+0x70>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	f64b 73ff 	movw	r3, #49151	@ 0xbfff
 8001aa2:	400b      	ands	r3, r1
 8001aa4:	6453      	str	r3, [r2, #68]	@ 0x44

    return;
 8001aa6:	e0b9      	b.n	8001c1c <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d009      	beq.n	8001ac6 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	f64d 73ff 	movw	r3, #57343	@ 0xdfff
 8001ac0:	400b      	ands	r3, r1
 8001ac2:	6453      	str	r3, [r2, #68]	@ 0x44

    return;
 8001ac4:	e0aa      	b.n	8001c1c <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d029      	beq.n	8001b24 <HAL_PCD_IRQHandler+0xec>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f022 0204 	bic.w	r2, r2, #4
 8001ade:	641a      	str	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f022 0208 	bic.w	r2, r2, #8
 8001aee:	641a      	str	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	f893 32cc 	ldrb.w	r3, [r3, #716]	@ 0x2cc
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d107      	bne.n	8001b0a <HAL_PCD_IRQHandler+0xd2>
    {
      hpcd->LPM_State = LPM_L0;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2200      	movs	r2, #0
 8001afe:	f883 22cc 	strb.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001b02:	2100      	movs	r1, #0
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f001 fb76 	bl	80031f6 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f010 fd20 	bl	8012550 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8001b1e:	400b      	ands	r3, r1
 8001b20:	6453      	str	r3, [r2, #68]	@ 0x44

    return;
 8001b22:	e07b      	b.n	8001c1c <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d01c      	beq.n	8001b68 <HAL_PCD_IRQHandler+0x130>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f042 0208 	orr.w	r2, r2, #8
 8001b3c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	f24f 73ff 	movw	r3, #63487	@ 0xf7ff
 8001b4c:	400b      	ands	r3, r1
 8001b4e:	6453      	str	r3, [r2, #68]	@ 0x44

    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f042 0204 	orr.w	r2, r2, #4
 8001b5e:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f010 fcdf 	bl	8012524 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001b66:	e059      	b.n	8001c1c <HAL_PCD_IRQHandler+0x1e4>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d033      	beq.n	8001bda <HAL_PCD_IRQHandler+0x1a2>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681a      	ldr	r2, [r3, #0]
 8001b7c:	f64f 737f 	movw	r3, #65407	@ 0xff7f
 8001b80:	400b      	ands	r3, r1
 8001b82:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	f893 32cc 	ldrb.w	r3, [r3, #716]	@ 0x2cc
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d121      	bne.n	8001bd2 <HAL_PCD_IRQHandler+0x19a>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f042 0204 	orr.w	r2, r2, #4
 8001b9c:	641a      	str	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f042 0208 	orr.w	r2, r2, #8
 8001bac:	641a      	str	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	f883 22cc 	strb.w	r2, [r3, #716]	@ 0x2cc
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bbc:	089b      	lsrs	r3, r3, #2
 8001bbe:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001bc8:	2101      	movs	r1, #1
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f001 fb13 	bl	80031f6 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8001bd0:	e024      	b.n	8001c1c <HAL_PCD_IRQHandler+0x1e4>
      HAL_PCD_SuspendCallback(hpcd);
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f010 fca6 	bl	8012524 <HAL_PCD_SuspendCallback>
    return;
 8001bd8:	e020      	b.n	8001c1c <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d00c      	beq.n	8001bfe <HAL_PCD_IRQHandler+0x1c6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	f64f 53ff 	movw	r3, #65023	@ 0xfdff
 8001bf2:	400b      	ands	r3, r1
 8001bf4:	6453      	str	r3, [r2, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f010 fcc0 	bl	801257c <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001bfc:	e00e      	b.n	8001c1c <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d009      	beq.n	8001c1c <HAL_PCD_IRQHandler+0x1e4>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	f64f 63ff 	movw	r3, #65279	@ 0xfeff
 8001c16:	400b      	ands	r3, r1
 8001c18:	6453      	str	r3, [r2, #68]	@ 0x44

    return;
 8001c1a:	bf00      	nop
  }
}
 8001c1c:	3710      	adds	r7, #16
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001c22:	b580      	push	{r7, lr}
 8001c24:	b082      	sub	sp, #8
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
 8001c2a:	460b      	mov	r3, r1
 8001c2c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d101      	bne.n	8001c3c <HAL_PCD_SetAddress+0x1a>
 8001c38:	2302      	movs	r3, #2
 8001c3a:	e012      	b.n	8001c62 <HAL_PCD_SetAddress+0x40>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
  hpcd->USB_Address = address;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	78fa      	ldrb	r2, [r7, #3]
 8001c48:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	78fa      	ldrb	r2, [r7, #3]
 8001c50:	4611      	mov	r1, r2
 8001c52:	4618      	mov	r0, r3
 8001c54:	f00a fa30 	bl	800c0b8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  return HAL_OK;
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}

08001c6a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	b084      	sub	sp, #16
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	6078      	str	r0, [r7, #4]
 8001c72:	4608      	mov	r0, r1
 8001c74:	4611      	mov	r1, r2
 8001c76:	461a      	mov	r2, r3
 8001c78:	4603      	mov	r3, r0
 8001c7a:	70fb      	strb	r3, [r7, #3]
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	803b      	strh	r3, [r7, #0]
 8001c80:	4613      	mov	r3, r2
 8001c82:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001c84:	2300      	movs	r3, #0
 8001c86:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001c88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	da0f      	bge.n	8001cb0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c90:	78fb      	ldrb	r3, [r7, #3]
 8001c92:	f003 0207 	and.w	r2, r3, #7
 8001c96:	4613      	mov	r3, r2
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	4413      	add	r3, r2
 8001c9c:	00db      	lsls	r3, r3, #3
 8001c9e:	3310      	adds	r3, #16
 8001ca0:	687a      	ldr	r2, [r7, #4]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	3304      	adds	r3, #4
 8001ca6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	2201      	movs	r2, #1
 8001cac:	705a      	strb	r2, [r3, #1]
 8001cae:	e00f      	b.n	8001cd0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001cb0:	78fb      	ldrb	r3, [r7, #3]
 8001cb2:	f003 0207 	and.w	r2, r3, #7
 8001cb6:	4613      	mov	r3, r2
 8001cb8:	009b      	lsls	r3, r3, #2
 8001cba:	4413      	add	r3, r2
 8001cbc:	00db      	lsls	r3, r3, #3
 8001cbe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001cc2:	687a      	ldr	r2, [r7, #4]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	3304      	adds	r3, #4
 8001cc8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001cd0:	78fb      	ldrb	r3, [r7, #3]
 8001cd2:	f003 0307 	and.w	r3, r3, #7
 8001cd6:	b2da      	uxtb	r2, r3
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001cdc:	883b      	ldrh	r3, [r7, #0]
 8001cde:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	78ba      	ldrb	r2, [r7, #2]
 8001cea:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001cec:	78bb      	ldrb	r3, [r7, #2]
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d102      	bne.n	8001cf8 <HAL_PCD_EP_Open+0x8e>
  {
    ep->data_pid_start = 0U;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d101      	bne.n	8001d06 <HAL_PCD_EP_Open+0x9c>
 8001d02:	2302      	movs	r3, #2
 8001d04:	e00e      	b.n	8001d24 <HAL_PCD_EP_Open+0xba>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2201      	movs	r2, #1
 8001d0a:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	68f9      	ldr	r1, [r7, #12]
 8001d14:	4618      	mov	r0, r3
 8001d16:	f008 fca9 	bl	800a66c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  return ret;
 8001d22:	7afb      	ldrb	r3, [r7, #11]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3710      	adds	r7, #16
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}

08001d2c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b084      	sub	sp, #16
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	460b      	mov	r3, r1
 8001d36:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001d38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	da0f      	bge.n	8001d60 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d40:	78fb      	ldrb	r3, [r7, #3]
 8001d42:	f003 0207 	and.w	r2, r3, #7
 8001d46:	4613      	mov	r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	4413      	add	r3, r2
 8001d4c:	00db      	lsls	r3, r3, #3
 8001d4e:	3310      	adds	r3, #16
 8001d50:	687a      	ldr	r2, [r7, #4]
 8001d52:	4413      	add	r3, r2
 8001d54:	3304      	adds	r3, #4
 8001d56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	705a      	strb	r2, [r3, #1]
 8001d5e:	e00f      	b.n	8001d80 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d60:	78fb      	ldrb	r3, [r7, #3]
 8001d62:	f003 0207 	and.w	r2, r3, #7
 8001d66:	4613      	mov	r3, r2
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	4413      	add	r3, r2
 8001d6c:	00db      	lsls	r3, r3, #3
 8001d6e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001d72:	687a      	ldr	r2, [r7, #4]
 8001d74:	4413      	add	r3, r2
 8001d76:	3304      	adds	r3, #4
 8001d78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d80:	78fb      	ldrb	r3, [r7, #3]
 8001d82:	f003 0307 	and.w	r3, r3, #7
 8001d86:	b2da      	uxtb	r2, r3
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d101      	bne.n	8001d9a <HAL_PCD_EP_Close+0x6e>
 8001d96:	2302      	movs	r3, #2
 8001d98:	e00e      	b.n	8001db8 <HAL_PCD_EP_Close+0x8c>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	68f9      	ldr	r1, [r7, #12]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f009 f8fb 	bl	800afa4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2200      	movs	r2, #0
 8001db2:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
  return HAL_OK;
 8001db6:	2300      	movs	r3, #0
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3710      	adds	r7, #16
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b086      	sub	sp, #24
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	60f8      	str	r0, [r7, #12]
 8001dc8:	607a      	str	r2, [r7, #4]
 8001dca:	603b      	str	r3, [r7, #0]
 8001dcc:	460b      	mov	r3, r1
 8001dce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001dd0:	7afb      	ldrb	r3, [r7, #11]
 8001dd2:	f003 0207 	and.w	r2, r3, #7
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	4413      	add	r3, r2
 8001ddc:	00db      	lsls	r3, r3, #3
 8001dde:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001de2:	68fa      	ldr	r2, [r7, #12]
 8001de4:	4413      	add	r3, r2
 8001de6:	3304      	adds	r3, #4
 8001de8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	683a      	ldr	r2, [r7, #0]
 8001df4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e02:	7afb      	ldrb	r3, [r7, #11]
 8001e04:	f003 0307 	and.w	r3, r3, #7
 8001e08:	b2da      	uxtb	r2, r3
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	701a      	strb	r2, [r3, #0]
    ep->dma_addr = (uint32_t)pBuf;
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
#else
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	6979      	ldr	r1, [r7, #20]
 8001e14:	4618      	mov	r0, r3
 8001e16:	f009 fa4f 	bl	800b2b8 <USB_EPStartXfer>
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  return HAL_OK;
 8001e1a:	2300      	movs	r3, #0
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3718      	adds	r7, #24
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001e30:	78fb      	ldrb	r3, [r7, #3]
 8001e32:	f003 0207 	and.w	r2, r3, #7
 8001e36:	6879      	ldr	r1, [r7, #4]
 8001e38:	4613      	mov	r3, r2
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	4413      	add	r3, r2
 8001e3e:	00db      	lsls	r3, r3, #3
 8001e40:	440b      	add	r3, r1
 8001e42:	f503 73b8 	add.w	r3, r3, #368	@ 0x170
 8001e46:	681b      	ldr	r3, [r3, #0]
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b086      	sub	sp, #24
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	60f8      	str	r0, [r7, #12]
 8001e5c:	607a      	str	r2, [r7, #4]
 8001e5e:	603b      	str	r3, [r7, #0]
 8001e60:	460b      	mov	r3, r1
 8001e62:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e64:	7afb      	ldrb	r3, [r7, #11]
 8001e66:	f003 0207 	and.w	r2, r3, #7
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	4413      	add	r3, r2
 8001e70:	00db      	lsls	r3, r3, #3
 8001e72:	3310      	adds	r3, #16
 8001e74:	68fa      	ldr	r2, [r7, #12]
 8001e76:	4413      	add	r3, r2
 8001e78:	3304      	adds	r3, #4
 8001e7a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	683a      	ldr	r2, [r7, #0]
 8001e86:	619a      	str	r2, [r3, #24]
#if defined (USB_DRD_FS)
  ep->xfer_fill_db = 1U;
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	683a      	ldr	r2, [r7, #0]
 8001e94:	621a      	str	r2, [r3, #32]
#endif /* defined (USB_DRD_FS) */
  ep->xfer_count = 0U;
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ea2:	7afb      	ldrb	r3, [r7, #11]
 8001ea4:	f003 0307 	and.w	r3, r3, #7
 8001ea8:	b2da      	uxtb	r2, r3
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	701a      	strb	r2, [r3, #0]
    ep->dma_addr = (uint32_t)pBuf;
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
#else
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	6979      	ldr	r1, [r7, #20]
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f009 f9ff 	bl	800b2b8 <USB_EPStartXfer>
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  return HAL_OK;
 8001eba:	2300      	movs	r3, #0
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3718      	adds	r7, #24
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	460b      	mov	r3, r1
 8001ece:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001ed0:	78fb      	ldrb	r3, [r7, #3]
 8001ed2:	f003 0307 	and.w	r3, r3, #7
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	7912      	ldrb	r2, [r2, #4]
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d901      	bls.n	8001ee2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e040      	b.n	8001f64 <HAL_PCD_EP_SetStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001ee2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	da0f      	bge.n	8001f0a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001eea:	78fb      	ldrb	r3, [r7, #3]
 8001eec:	f003 0207 	and.w	r2, r3, #7
 8001ef0:	4613      	mov	r3, r2
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	4413      	add	r3, r2
 8001ef6:	00db      	lsls	r3, r3, #3
 8001ef8:	3310      	adds	r3, #16
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	4413      	add	r3, r2
 8001efe:	3304      	adds	r3, #4
 8001f00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2201      	movs	r2, #1
 8001f06:	705a      	strb	r2, [r3, #1]
 8001f08:	e00d      	b.n	8001f26 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001f0a:	78fa      	ldrb	r2, [r7, #3]
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	009b      	lsls	r3, r3, #2
 8001f10:	4413      	add	r3, r2
 8001f12:	00db      	lsls	r3, r3, #3
 8001f14:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	3304      	adds	r3, #4
 8001f1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2200      	movs	r2, #0
 8001f24:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	2201      	movs	r2, #1
 8001f2a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f2c:	78fb      	ldrb	r3, [r7, #3]
 8001f2e:	f003 0307 	and.w	r3, r3, #7
 8001f32:	b2da      	uxtb	r2, r3
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 8001f3e:	2b01      	cmp	r3, #1
 8001f40:	d101      	bne.n	8001f46 <HAL_PCD_EP_SetStall+0x82>
 8001f42:	2302      	movs	r3, #2
 8001f44:	e00e      	b.n	8001f64 <HAL_PCD_EP_SetStall+0xa0>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2201      	movs	r2, #1
 8001f4a:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	68f9      	ldr	r1, [r7, #12]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f009 ff59 	bl	800be0c <USB_EPSetStall>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_UNLOCK(hpcd);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  return HAL_OK;
 8001f62:	2300      	movs	r3, #0
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3710      	adds	r7, #16
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	460b      	mov	r3, r1
 8001f76:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001f78:	78fb      	ldrb	r3, [r7, #3]
 8001f7a:	f003 030f 	and.w	r3, r3, #15
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	7912      	ldrb	r2, [r2, #4]
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d901      	bls.n	8001f8a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e042      	b.n	8002010 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001f8a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	da0f      	bge.n	8001fb2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f92:	78fb      	ldrb	r3, [r7, #3]
 8001f94:	f003 0207 	and.w	r2, r3, #7
 8001f98:	4613      	mov	r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	4413      	add	r3, r2
 8001f9e:	00db      	lsls	r3, r3, #3
 8001fa0:	3310      	adds	r3, #16
 8001fa2:	687a      	ldr	r2, [r7, #4]
 8001fa4:	4413      	add	r3, r2
 8001fa6:	3304      	adds	r3, #4
 8001fa8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	2201      	movs	r2, #1
 8001fae:	705a      	strb	r2, [r3, #1]
 8001fb0:	e00f      	b.n	8001fd2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fb2:	78fb      	ldrb	r3, [r7, #3]
 8001fb4:	f003 0207 	and.w	r2, r3, #7
 8001fb8:	4613      	mov	r3, r2
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	4413      	add	r3, r2
 8001fbe:	00db      	lsls	r3, r3, #3
 8001fc0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	3304      	adds	r3, #4
 8001fca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	2200      	movs	r2, #0
 8001fd0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001fd8:	78fb      	ldrb	r3, [r7, #3]
 8001fda:	f003 0307 	and.w	r3, r3, #7
 8001fde:	b2da      	uxtb	r2, r3
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d101      	bne.n	8001ff2 <HAL_PCD_EP_ClrStall+0x86>
 8001fee:	2302      	movs	r3, #2
 8001ff0:	e00e      	b.n	8002010 <HAL_PCD_EP_ClrStall+0xa4>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	68f9      	ldr	r1, [r7, #12]
 8002000:	4618      	mov	r0, r3
 8002002:	f009 ff49 	bl	800be98 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2200      	movs	r2, #0
 800200a:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  return HAL_OK;
 800200e:	2300      	movs	r3, #0
}
 8002010:	4618      	mov	r0, r3
 8002012:	3710      	adds	r7, #16
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	460b      	mov	r3, r1
 8002022:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002024:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002028:	2b00      	cmp	r3, #0
 800202a:	da0c      	bge.n	8002046 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800202c:	78fb      	ldrb	r3, [r7, #3]
 800202e:	f003 0207 	and.w	r2, r3, #7
 8002032:	4613      	mov	r3, r2
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	4413      	add	r3, r2
 8002038:	00db      	lsls	r3, r3, #3
 800203a:	3310      	adds	r3, #16
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	4413      	add	r3, r2
 8002040:	3304      	adds	r3, #4
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	e00c      	b.n	8002060 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002046:	78fb      	ldrb	r3, [r7, #3]
 8002048:	f003 0207 	and.w	r2, r3, #7
 800204c:	4613      	mov	r3, r2
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	4413      	add	r3, r2
 8002052:	00db      	lsls	r3, r3, #3
 8002054:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	4413      	add	r3, r2
 800205c:	3304      	adds	r3, #4
 800205e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	68f9      	ldr	r1, [r7, #12]
 8002066:	4618      	mov	r0, r3
 8002068:	f009 ffa6 	bl	800bfb8 <USB_EPStopXfer>
 800206c:	4603      	mov	r3, r0
 800206e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002070:	7afb      	ldrb	r3, [r7, #11]
}
 8002072:	4618      	mov	r0, r3
 8002074:	3710      	adds	r7, #16
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}

0800207a <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800207a:	b580      	push	{r7, lr}
 800207c:	b082      	sub	sp, #8
 800207e:	af00      	add	r7, sp, #0
 8002080:	6078      	str	r0, [r7, #4]
 8002082:	460b      	mov	r3, r1
 8002084:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 800208c:	2b01      	cmp	r3, #1
 800208e:	d101      	bne.n	8002094 <HAL_PCD_EP_Flush+0x1a>
 8002090:	2302      	movs	r3, #2
 8002092:	e01b      	b.n	80020cc <HAL_PCD_EP_Flush+0x52>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2201      	movs	r2, #1
 8002098:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  if ((ep_addr & 0x80U) == 0x80U)
 800209c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	da09      	bge.n	80020b8 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	78fb      	ldrb	r3, [r7, #3]
 80020aa:	f003 0307 	and.w	r3, r3, #7
 80020ae:	4619      	mov	r1, r3
 80020b0:	4610      	mov	r0, r2
 80020b2:	f008 fac3 	bl	800a63c <USB_FlushTxFifo>
 80020b6:	e004      	b.n	80020c2 <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4618      	mov	r0, r3
 80020be:	f008 fac9 	bl	800a654 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  return HAL_OK;
 80020ca:	2300      	movs	r3, #0
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3708      	adds	r7, #8
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}

080020d4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b092      	sub	sp, #72	@ 0x48
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80020dc:	e316      	b.n	800270c <PCD_EP_ISR_Handler+0x638>
  {
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
 80020e6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	f003 030f 	and.w	r3, r3, #15
 80020ee:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    if (epindex == 0U)
 80020f2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	f040 810e 	bne.w	8002318 <PCD_EP_ISR_Handler+0x244>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80020fc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80020fe:	f003 0310 	and.w	r3, r3, #16
 8002102:	2b00      	cmp	r3, #0
 8002104:	d13e      	bne.n	8002184 <PCD_EP_ISR_Handler+0xb0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	4b7e      	ldr	r3, [pc, #504]	@ (8002308 <PCD_EP_ISR_Handler+0x234>)
 800210e:	4013      	ands	r3, r2
 8002110:	60fb      	str	r3, [r7, #12]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	68fa      	ldr	r2, [r7, #12]
 8002118:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800211c:	601a      	str	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	3314      	adds	r3, #20
 8002122:	647b      	str	r3, [r7, #68]	@ 0x44

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002124:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	00db      	lsls	r3, r3, #3
 800212a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800212e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	0c1b      	lsrs	r3, r3, #16
 8002136:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800213a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800213c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800213e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002140:	695a      	ldr	r2, [r3, #20]
 8002142:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002144:	69db      	ldr	r3, [r3, #28]
 8002146:	441a      	add	r2, r3
 8002148:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800214a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800214c:	2100      	movs	r1, #0
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f010 f880 	bl	8012254 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	7c5b      	ldrb	r3, [r3, #17]
 8002158:	b2db      	uxtb	r3, r3
 800215a:	2b00      	cmp	r3, #0
 800215c:	f000 82d6 	beq.w	800270c <PCD_EP_ISR_Handler+0x638>
 8002160:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002162:	699b      	ldr	r3, [r3, #24]
 8002164:	2b00      	cmp	r3, #0
 8002166:	f040 82d1 	bne.w	800270c <PCD_EP_ISR_Handler+0x638>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	7c5b      	ldrb	r3, [r3, #17]
 800216e:	b2db      	uxtb	r3, r3
 8002170:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002174:	b2da      	uxtb	r2, r3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	64da      	str	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2200      	movs	r2, #0
 8002180:	745a      	strb	r2, [r3, #17]
 8002182:	e2c3      	b.n	800270c <PCD_EP_ISR_Handler+0x638>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800218a:	647b      	str	r3, [r7, #68]	@ 0x44
        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002196:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800219a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d05d      	beq.n	800225e <PCD_EP_ISR_Handler+0x18a>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021a8:	781b      	ldrb	r3, [r3, #0]
 80021aa:	4619      	mov	r1, r3
 80021ac:	4610      	mov	r0, r2
 80021ae:	f7ff fa9b 	bl	80016e8 <PCD_GET_EP_RX_CNT>
 80021b2:	4603      	mov	r3, r0
 80021b4:	461a      	mov	r2, r3
 80021b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021b8:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count != 8U)
 80021ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021bc:	69db      	ldr	r3, [r3, #28]
 80021be:	2b08      	cmp	r3, #8
 80021c0:	d031      	beq.n	8002226 <PCD_EP_ISR_Handler+0x152>
          {
            /* Set Stall condition for EP0 IN/OUT */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_STALL);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	4b50      	ldr	r3, [pc, #320]	@ (800230c <PCD_EP_ISR_Handler+0x238>)
 80021ca:	4013      	ands	r3, r2
 80021cc:	61bb      	str	r3, [r7, #24]
 80021ce:	69bb      	ldr	r3, [r7, #24]
 80021d0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80021d4:	61bb      	str	r3, [r7, #24]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021e4:	6013      	str	r3, [r2, #0]
            PCD_SET_EP_TX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_TX_STALL);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	4b48      	ldr	r3, [pc, #288]	@ (8002310 <PCD_EP_ISR_Handler+0x23c>)
 80021ee:	4013      	ands	r3, r2
 80021f0:	617b      	str	r3, [r7, #20]
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	f083 0310 	eor.w	r3, r3, #16
 80021f8:	617b      	str	r3, [r7, #20]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002204:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002208:	6013      	str	r3, [r2, #0]

            /* SETUP bit kept frozen while CTR_RX = 1 */
            PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	4b40      	ldr	r3, [pc, #256]	@ (8002314 <PCD_EP_ISR_Handler+0x240>)
 8002212:	4013      	ands	r3, r2
 8002214:	613b      	str	r3, [r7, #16]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002220:	601a      	str	r2, [r3, #0]

            return HAL_OK;
 8002222:	2300      	movs	r3, #0
 8002224:	e27b      	b.n	800271e <PCD_EP_ISR_Handler+0x64a>
          }

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6818      	ldr	r0, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f503 7127 	add.w	r1, r3, #668	@ 0x29c
 8002230:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002232:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002234:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002236:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002238:	b29b      	uxth	r3, r3
 800223a:	f009 ffe1 	bl	800c200 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	4b33      	ldr	r3, [pc, #204]	@ (8002314 <PCD_EP_ISR_Handler+0x240>)
 8002246:	4013      	ands	r3, r2
 8002248:	61fb      	str	r3, [r7, #28]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	69fa      	ldr	r2, [r7, #28]
 8002250:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002254:	601a      	str	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f00f ff82 	bl	8012160 <HAL_PCD_SetupStageCallback>
 800225c:	e256      	b.n	800270c <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 800225e:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	@ 0x42
 8002262:	2b00      	cmp	r3, #0
 8002264:	f280 8252 	bge.w	800270c <PCD_EP_ISR_Handler+0x638>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	4b29      	ldr	r3, [pc, #164]	@ (8002314 <PCD_EP_ISR_Handler+0x240>)
 8002270:	4013      	ands	r3, r2
 8002272:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800227a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800227e:	601a      	str	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	4619      	mov	r1, r3
 800228a:	4610      	mov	r0, r2
 800228c:	f7ff fa2c 	bl	80016e8 <PCD_GET_EP_RX_CNT>
 8002290:	4603      	mov	r3, r0
 8002292:	461a      	mov	r2, r3
 8002294:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002296:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count == 0U)
 8002298:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800229a:	69db      	ldr	r3, [r3, #28]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d116      	bne.n	80022ce <PCD_EP_ISR_Handler+0x1fa>
          {
            /* Status phase re-arm for next setup */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	4b19      	ldr	r3, [pc, #100]	@ (800230c <PCD_EP_ISR_Handler+0x238>)
 80022a8:	4013      	ands	r3, r2
 80022aa:	623b      	str	r3, [r7, #32]
 80022ac:	6a3b      	ldr	r3, [r7, #32]
 80022ae:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80022b2:	623b      	str	r3, [r7, #32]
 80022b4:	6a3b      	ldr	r3, [r7, #32]
 80022b6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80022ba:	623b      	str	r3, [r7, #32]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	6a3b      	ldr	r3, [r7, #32]
 80022c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80022c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022ca:	6013      	str	r3, [r2, #0]
 80022cc:	e21e      	b.n	800270c <PCD_EP_ISR_Handler+0x638>
          }
          else
          {
            if (ep->xfer_buff != 0U)
 80022ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022d0:	695b      	ldr	r3, [r3, #20]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	f000 821a 	beq.w	800270c <PCD_EP_ISR_Handler+0x638>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6818      	ldr	r0, [r3, #0]
 80022dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022de:	6959      	ldr	r1, [r3, #20]
 80022e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022e2:	88da      	ldrh	r2, [r3, #6]
                          ep->pmaadress, (uint16_t)ep->xfer_count);  /* max 64bytes */
 80022e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022e6:	69db      	ldr	r3, [r3, #28]
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80022e8:	b29b      	uxth	r3, r3
 80022ea:	f009 ff89 	bl	800c200 <USB_ReadPMA>

              ep->xfer_buff += ep->xfer_count;
 80022ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022f0:	695a      	ldr	r2, [r3, #20]
 80022f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022f4:	69db      	ldr	r3, [r3, #28]
 80022f6:	441a      	add	r2, r3
 80022f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022fa:	615a      	str	r2, [r3, #20]

              /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataOutStageCallback(hpcd, 0U);
#else
              HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80022fc:	2100      	movs	r1, #0
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f010 f860 	bl	80123c4 <HAL_PCD_DataOutStageCallback>
 8002304:	e202      	b.n	800270c <PCD_EP_ISR_Handler+0x638>
 8002306:	bf00      	nop
 8002308:	07ff8f0f 	.word	0x07ff8f0f
 800230c:	07ffbf8f 	.word	0x07ffbf8f
 8002310:	07ff8fbf 	.word	0x07ff8fbf
 8002314:	07ff0f8f 	.word	0x07ff0f8f
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	461a      	mov	r2, r3
 800231e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	4413      	add	r3, r2
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      if ((wEPVal & USB_EP_VTRX) != 0U)
 800232c:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	@ 0x42
 8002330:	2b00      	cmp	r3, #0
 8002332:	f280 80be 	bge.w	80024b2 <PCD_EP_ISR_Handler+0x3de>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	461a      	mov	r2, r3
 800233c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	4413      	add	r3, r2
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	4ba0      	ldr	r3, [pc, #640]	@ (80025c8 <PCD_EP_ISR_Handler+0x4f4>)
 8002348:	4013      	ands	r3, r2
 800234a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	461a      	mov	r2, r3
 8002352:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	4413      	add	r3, r2
 800235a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800235c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002360:	601a      	str	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002362:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8002366:	4613      	mov	r3, r2
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	4413      	add	r3, r2
 800236c:	00db      	lsls	r3, r3, #3
 800236e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	4413      	add	r3, r2
 8002376:	3304      	adds	r3, #4
 8002378:	647b      	str	r3, [r7, #68]	@ 0x44

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800237a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800237c:	7b1b      	ldrb	r3, [r3, #12]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d116      	bne.n	80023b0 <PCD_EP_ISR_Handler+0x2dc>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	4619      	mov	r1, r3
 800238c:	4610      	mov	r0, r2
 800238e:	f7ff f9ab 	bl	80016e8 <PCD_GET_EP_RX_CNT>
 8002392:	4603      	mov	r3, r0
 8002394:	86bb      	strh	r3, [r7, #52]	@ 0x34

          if (count != 0U)
 8002396:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002398:	2b00      	cmp	r3, #0
 800239a:	d068      	beq.n	800246e <PCD_EP_ISR_Handler+0x39a>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6818      	ldr	r0, [r3, #0]
 80023a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023a2:	6959      	ldr	r1, [r3, #20]
 80023a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023a6:	88da      	ldrh	r2, [r3, #6]
 80023a8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80023aa:	f009 ff29 	bl	800c200 <USB_ReadPMA>
 80023ae:	e05e      	b.n	800246e <PCD_EP_ISR_Handler+0x39a>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80023b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023b2:	78db      	ldrb	r3, [r3, #3]
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d109      	bne.n	80023cc <PCD_EP_ISR_Handler+0x2f8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80023b8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80023bc:	461a      	mov	r2, r3
 80023be:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f000 f9b1 	bl	8002728 <HAL_PCD_EP_DB_Receive>
 80023c6:	4603      	mov	r3, r0
 80023c8:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80023ca:	e050      	b.n	800246e <PCD_EP_ISR_Handler+0x39a>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	461a      	mov	r2, r3
 80023d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	4413      	add	r3, r2
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	4b7b      	ldr	r3, [pc, #492]	@ (80025cc <PCD_EP_ISR_Handler+0x4f8>)
 80023de:	4013      	ands	r3, r2
 80023e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	461a      	mov	r2, r3
 80023e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	441a      	add	r2, r3
 80023f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023f6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80023fa:	6013      	str	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	461a      	mov	r2, r3
 8002402:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	4413      	add	r3, r2
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d016      	beq.n	8002442 <PCD_EP_ISR_Handler+0x36e>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	4619      	mov	r1, r3
 800241e:	4610      	mov	r0, r2
 8002420:	f7ff f983 	bl	800172a <PCD_GET_EP_DBUF0_CNT>
 8002424:	4603      	mov	r3, r0
 8002426:	86bb      	strh	r3, [r7, #52]	@ 0x34

              if (count != 0U)
 8002428:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800242a:	2b00      	cmp	r3, #0
 800242c:	d01f      	beq.n	800246e <PCD_EP_ISR_Handler+0x39a>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6818      	ldr	r0, [r3, #0]
 8002432:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002434:	6959      	ldr	r1, [r3, #20]
 8002436:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002438:	891a      	ldrh	r2, [r3, #8]
 800243a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800243c:	f009 fee0 	bl	800c200 <USB_ReadPMA>
 8002440:	e015      	b.n	800246e <PCD_EP_ISR_Handler+0x39a>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	4619      	mov	r1, r3
 800244c:	4610      	mov	r0, r2
 800244e:	f7ff f98d 	bl	800176c <PCD_GET_EP_DBUF1_CNT>
 8002452:	4603      	mov	r3, r0
 8002454:	86bb      	strh	r3, [r7, #52]	@ 0x34

              if (count != 0U)
 8002456:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002458:	2b00      	cmp	r3, #0
 800245a:	d008      	beq.n	800246e <PCD_EP_ISR_Handler+0x39a>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6818      	ldr	r0, [r3, #0]
 8002460:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002462:	6959      	ldr	r1, [r3, #20]
 8002464:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002466:	895a      	ldrh	r2, [r3, #10]
 8002468:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800246a:	f009 fec9 	bl	800c200 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800246e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002470:	69da      	ldr	r2, [r3, #28]
 8002472:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002474:	441a      	add	r2, r3
 8002476:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002478:	61da      	str	r2, [r3, #28]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800247a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800247c:	699b      	ldr	r3, [r3, #24]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d004      	beq.n	800248c <PCD_EP_ISR_Handler+0x3b8>
 8002482:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002484:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002486:	691b      	ldr	r3, [r3, #16]
 8002488:	429a      	cmp	r2, r3
 800248a:	d206      	bcs.n	800249a <PCD_EP_ISR_Handler+0x3c6>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800248c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	4619      	mov	r1, r3
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f00f ff96 	bl	80123c4 <HAL_PCD_DataOutStageCallback>
 8002498:	e00b      	b.n	80024b2 <PCD_EP_ISR_Handler+0x3de>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
           ep->xfer_buff += count;
 800249a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800249c:	695a      	ldr	r2, [r3, #20]
 800249e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80024a0:	441a      	add	r2, r3
 80024a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024a4:	615a      	str	r2, [r3, #20]
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80024ac:	4618      	mov	r0, r3
 80024ae:	f008 ff03 	bl	800b2b8 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_VTTX) != 0U)
 80024b2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80024b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	f000 8126 	beq.w	800270c <PCD_EP_ISR_Handler+0x638>
      {
        ep = &hpcd->IN_ep[epindex];
 80024c0:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80024c4:	4613      	mov	r3, r2
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	4413      	add	r3, r2
 80024ca:	00db      	lsls	r3, r3, #3
 80024cc:	3310      	adds	r3, #16
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	4413      	add	r3, r2
 80024d2:	3304      	adds	r3, #4
 80024d4:	647b      	str	r3, [r7, #68]	@ 0x44

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	461a      	mov	r2, r3
 80024dc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	4413      	add	r3, r2
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	4b3a      	ldr	r3, [pc, #232]	@ (80025d0 <PCD_EP_ISR_Handler+0x4fc>)
 80024e8:	4013      	ands	r3, r2
 80024ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	461a      	mov	r2, r3
 80024f2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	4413      	add	r3, r2
 80024fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80024fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002500:	601a      	str	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002502:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002504:	78db      	ldrb	r3, [r3, #3]
 8002506:	2b01      	cmp	r3, #1
 8002508:	f040 80b9 	bne.w	800267e <PCD_EP_ISR_Handler+0x5aa>
        {
          ep->xfer_len = 0U;
 800250c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800250e:	2200      	movs	r2, #0
 8002510:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002512:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002514:	7b1b      	ldrb	r3, [r3, #12]
 8002516:	2b00      	cmp	r3, #0
 8002518:	f000 80aa 	beq.w	8002670 <PCD_EP_ISR_Handler+0x59c>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800251c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002520:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002524:	2b00      	cmp	r3, #0
 8002526:	d055      	beq.n	80025d4 <PCD_EP_ISR_Handler+0x500>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002528:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800252a:	785b      	ldrb	r3, [r3, #1]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d124      	bne.n	800257a <PCD_EP_ISR_Handler+0x4a6>
 8002530:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	00db      	lsls	r3, r3, #3
 8002536:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800253a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	00db      	lsls	r3, r3, #3
 8002546:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800254a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800254e:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8002552:	601a      	str	r2, [r3, #0]
 8002554:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	00db      	lsls	r3, r3, #3
 800255a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800255e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	00db      	lsls	r3, r3, #3
 800256a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800256e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002572:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002576:	601a      	str	r2, [r3, #0]
 8002578:	e07a      	b.n	8002670 <PCD_EP_ISR_Handler+0x59c>
 800257a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800257c:	785b      	ldrb	r3, [r3, #1]
 800257e:	2b01      	cmp	r3, #1
 8002580:	d176      	bne.n	8002670 <PCD_EP_ISR_Handler+0x59c>
 8002582:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	00db      	lsls	r3, r3, #3
 8002588:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800258c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	00db      	lsls	r3, r3, #3
 8002598:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800259c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80025a0:	b292      	uxth	r2, r2
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	00db      	lsls	r3, r3, #3
 80025aa:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 80025ae:	f502 32b2 	add.w	r2, r2, #91136	@ 0x16400
 80025b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	00db      	lsls	r3, r3, #3
 80025b8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80025bc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80025c0:	6812      	ldr	r2, [r2, #0]
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	e054      	b.n	8002670 <PCD_EP_ISR_Handler+0x59c>
 80025c6:	bf00      	nop
 80025c8:	07ff0f8f 	.word	0x07ff0f8f
 80025cc:	07ff8f8f 	.word	0x07ff8f8f
 80025d0:	07ff8f0f 	.word	0x07ff8f0f
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80025d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025d6:	785b      	ldrb	r3, [r3, #1]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d124      	bne.n	8002626 <PCD_EP_ISR_Handler+0x552>
 80025dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	00db      	lsls	r3, r3, #3
 80025e2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80025e6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80025ea:	685a      	ldr	r2, [r3, #4]
 80025ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	00db      	lsls	r3, r3, #3
 80025f2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80025f6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80025fa:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 80025fe:	605a      	str	r2, [r3, #4]
 8002600:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	00db      	lsls	r3, r3, #3
 8002606:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800260a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800260e:	685a      	ldr	r2, [r3, #4]
 8002610:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	00db      	lsls	r3, r3, #3
 8002616:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800261a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800261e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002622:	605a      	str	r2, [r3, #4]
 8002624:	e024      	b.n	8002670 <PCD_EP_ISR_Handler+0x59c>
 8002626:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002628:	785b      	ldrb	r3, [r3, #1]
 800262a:	2b01      	cmp	r3, #1
 800262c:	d120      	bne.n	8002670 <PCD_EP_ISR_Handler+0x59c>
 800262e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	00db      	lsls	r3, r3, #3
 8002634:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002638:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800263c:	685a      	ldr	r2, [r3, #4]
 800263e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	00db      	lsls	r3, r3, #3
 8002644:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002648:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800264c:	b292      	uxth	r2, r2
 800264e:	605a      	str	r2, [r3, #4]
 8002650:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	00db      	lsls	r3, r3, #3
 8002656:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 800265a:	f502 32b2 	add.w	r2, r2, #91136	@ 0x16400
 800265e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	00db      	lsls	r3, r3, #3
 8002664:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002668:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800266c:	6852      	ldr	r2, [r2, #4]
 800266e:	605a      	str	r2, [r3, #4]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002670:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	4619      	mov	r1, r3
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f00f fdec 	bl	8012254 <HAL_PCD_DataInStageCallback>
 800267c:	e046      	b.n	800270c <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800267e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002682:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002686:	2b00      	cmp	r3, #0
 8002688:	d139      	bne.n	80026fe <PCD_EP_ISR_Handler+0x62a>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800268a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	00db      	lsls	r3, r3, #3
 8002690:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002694:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	0c1b      	lsrs	r3, r3, #16
 800269c:	b29b      	uxth	r3, r3
 800269e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026a2:	86fb      	strh	r3, [r7, #54]	@ 0x36

            if (ep->xfer_len > TxPctSize)
 80026a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026a6:	699a      	ldr	r2, [r3, #24]
 80026a8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d906      	bls.n	80026bc <PCD_EP_ISR_Handler+0x5e8>
            {
              ep->xfer_len -= TxPctSize;
 80026ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026b0:	699a      	ldr	r2, [r3, #24]
 80026b2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80026b4:	1ad2      	subs	r2, r2, r3
 80026b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026b8:	619a      	str	r2, [r3, #24]
 80026ba:	e002      	b.n	80026c2 <PCD_EP_ISR_Handler+0x5ee>
            }
            else
            {
              ep->xfer_len = 0U;
 80026bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026be:	2200      	movs	r2, #0
 80026c0:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80026c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026c4:	699b      	ldr	r3, [r3, #24]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d106      	bne.n	80026d8 <PCD_EP_ISR_Handler+0x604>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80026ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	4619      	mov	r1, r3
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	f00f fdbf 	bl	8012254 <HAL_PCD_DataInStageCallback>
 80026d6:	e019      	b.n	800270c <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80026d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026da:	695a      	ldr	r2, [r3, #20]
 80026dc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80026de:	441a      	add	r2, r3
 80026e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026e2:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80026e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026e6:	69da      	ldr	r2, [r3, #28]
 80026e8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80026ea:	441a      	add	r2, r3
 80026ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026ee:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80026f6:	4618      	mov	r0, r3
 80026f8:	f008 fdde 	bl	800b2b8 <USB_EPStartXfer>
 80026fc:	e006      	b.n	800270c <PCD_EP_ISR_Handler+0x638>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80026fe:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002702:	461a      	mov	r2, r3
 8002704:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f000 f8e8 	bl	80028dc <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002712:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002716:	2b00      	cmp	r3, #0
 8002718:	f47f ace1 	bne.w	80020de <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800271c:	2300      	movs	r3, #0
}
 800271e:	4618      	mov	r0, r3
 8002720:	3748      	adds	r7, #72	@ 0x48
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop

08002728 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b08a      	sub	sp, #40	@ 0x28
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	4613      	mov	r3, r2
 8002734:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002736:	88fb      	ldrh	r3, [r7, #6]
 8002738:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800273c:	2b00      	cmp	r3, #0
 800273e:	d062      	beq.n	8002806 <HAL_PCD_EP_DB_Receive+0xde>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	4619      	mov	r1, r3
 800274a:	4610      	mov	r0, r2
 800274c:	f7fe ffed 	bl	800172a <PCD_GET_EP_DBUF0_CNT>
 8002750:	4603      	mov	r3, r0
 8002752:	83fb      	strh	r3, [r7, #30]

    if (ep->xfer_len >= count)
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	699a      	ldr	r2, [r3, #24]
 8002758:	8bfb      	ldrh	r3, [r7, #30]
 800275a:	429a      	cmp	r2, r3
 800275c:	d306      	bcc.n	800276c <HAL_PCD_EP_DB_Receive+0x44>
    {
      ep->xfer_len -= count;
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	699a      	ldr	r2, [r3, #24]
 8002762:	8bfb      	ldrh	r3, [r7, #30]
 8002764:	1ad2      	subs	r2, r2, r3
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	619a      	str	r2, [r3, #24]
 800276a:	e002      	b.n	8002772 <HAL_PCD_EP_DB_Receive+0x4a>
    }
    else
    {
      ep->xfer_len = 0U;
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	2200      	movs	r2, #0
 8002770:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	699b      	ldr	r3, [r3, #24]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d11b      	bne.n	80027b2 <HAL_PCD_EP_DB_Receive+0x8a>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	461a      	mov	r2, r3
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	4413      	add	r3, r2
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	4b52      	ldr	r3, [pc, #328]	@ (80028d4 <HAL_PCD_EP_DB_Receive+0x1ac>)
 800278c:	4013      	ands	r3, r2
 800278e:	61bb      	str	r3, [r7, #24]
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002796:	61bb      	str	r3, [r7, #24]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	461a      	mov	r2, r3
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	441a      	add	r2, r3
 80027a6:	69bb      	ldr	r3, [r7, #24]
 80027a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027b0:	6013      	str	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80027b2:	88fb      	ldrh	r3, [r7, #6]
 80027b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d017      	beq.n	80027ec <HAL_PCD_EP_DB_Receive+0xc4>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	461a      	mov	r2, r3
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	4413      	add	r3, r2
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	4b42      	ldr	r3, [pc, #264]	@ (80028d8 <HAL_PCD_EP_DB_Receive+0x1b0>)
 80027ce:	4013      	ands	r3, r2
 80027d0:	617b      	str	r3, [r7, #20]
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	461a      	mov	r2, r3
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	441a      	add	r2, r3
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027e6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80027ea:	6013      	str	r3, [r2, #0]
    }

    if (count != 0U)
 80027ec:	8bfb      	ldrh	r3, [r7, #30]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d06b      	beq.n	80028ca <HAL_PCD_EP_DB_Receive+0x1a2>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	6818      	ldr	r0, [r3, #0]
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	6959      	ldr	r1, [r3, #20]
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	891a      	ldrh	r2, [r3, #8]
 80027fe:	8bfb      	ldrh	r3, [r7, #30]
 8002800:	f009 fcfe 	bl	800c200 <USB_ReadPMA>
 8002804:	e061      	b.n	80028ca <HAL_PCD_EP_DB_Receive+0x1a2>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	4619      	mov	r1, r3
 8002810:	4610      	mov	r0, r2
 8002812:	f7fe ffab 	bl	800176c <PCD_GET_EP_DBUF1_CNT>
 8002816:	4603      	mov	r3, r0
 8002818:	83fb      	strh	r3, [r7, #30]

    if (ep->xfer_len >= count)
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	699a      	ldr	r2, [r3, #24]
 800281e:	8bfb      	ldrh	r3, [r7, #30]
 8002820:	429a      	cmp	r2, r3
 8002822:	d306      	bcc.n	8002832 <HAL_PCD_EP_DB_Receive+0x10a>
    {
      ep->xfer_len -= count;
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	699a      	ldr	r2, [r3, #24]
 8002828:	8bfb      	ldrh	r3, [r7, #30]
 800282a:	1ad2      	subs	r2, r2, r3
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	619a      	str	r2, [r3, #24]
 8002830:	e002      	b.n	8002838 <HAL_PCD_EP_DB_Receive+0x110>
    }
    else
    {
      ep->xfer_len = 0U;
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	2200      	movs	r2, #0
 8002836:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	699b      	ldr	r3, [r3, #24]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d11b      	bne.n	8002878 <HAL_PCD_EP_DB_Receive+0x150>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	461a      	mov	r2, r3
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	4413      	add	r3, r2
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	4b20      	ldr	r3, [pc, #128]	@ (80028d4 <HAL_PCD_EP_DB_Receive+0x1ac>)
 8002852:	4013      	ands	r3, r2
 8002854:	627b      	str	r3, [r7, #36]	@ 0x24
 8002856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002858:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800285c:	627b      	str	r3, [r7, #36]	@ 0x24
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	461a      	mov	r2, r3
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	441a      	add	r2, r3
 800286c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800286e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002872:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002876:	6013      	str	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002878:	88fb      	ldrh	r3, [r7, #6]
 800287a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800287e:	2b00      	cmp	r3, #0
 8002880:	d117      	bne.n	80028b2 <HAL_PCD_EP_DB_Receive+0x18a>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	461a      	mov	r2, r3
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	781b      	ldrb	r3, [r3, #0]
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	4413      	add	r3, r2
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	4b11      	ldr	r3, [pc, #68]	@ (80028d8 <HAL_PCD_EP_DB_Receive+0x1b0>)
 8002894:	4013      	ands	r3, r2
 8002896:	623b      	str	r3, [r7, #32]
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	461a      	mov	r2, r3
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	441a      	add	r2, r3
 80028a6:	6a3b      	ldr	r3, [r7, #32]
 80028a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80028ac:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80028b0:	6013      	str	r3, [r2, #0]
    }

    if (count != 0U)
 80028b2:	8bfb      	ldrh	r3, [r7, #30]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d008      	beq.n	80028ca <HAL_PCD_EP_DB_Receive+0x1a2>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6818      	ldr	r0, [r3, #0]
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	6959      	ldr	r1, [r3, #20]
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	895a      	ldrh	r2, [r3, #10]
 80028c4:	8bfb      	ldrh	r3, [r7, #30]
 80028c6:	f009 fc9b 	bl	800c200 <USB_ReadPMA>
    }
  }

  return count;
 80028ca:	8bfb      	ldrh	r3, [r7, #30]
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3728      	adds	r7, #40	@ 0x28
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	07ffbf8f 	.word	0x07ffbf8f
 80028d8:	07ff8f8f 	.word	0x07ff8f8f

080028dc <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b090      	sub	sp, #64	@ 0x40
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	4613      	mov	r3, r2
 80028e8:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80028ea:	88fb      	ldrh	r3, [r7, #6]
 80028ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	f000 81f5 	beq.w	8002ce0 <HAL_PCD_EP_DB_Transmit+0x404>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	781b      	ldrb	r3, [r3, #0]
 80028fe:	4619      	mov	r1, r3
 8002900:	4610      	mov	r0, r2
 8002902:	f7fe ff12 	bl	800172a <PCD_GET_EP_DBUF0_CNT>
 8002906:	4603      	mov	r3, r0
 8002908:	83fb      	strh	r3, [r7, #30]

    if (ep->xfer_len > TxPctSize)
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	699a      	ldr	r2, [r3, #24]
 800290e:	8bfb      	ldrh	r3, [r7, #30]
 8002910:	429a      	cmp	r2, r3
 8002912:	d906      	bls.n	8002922 <HAL_PCD_EP_DB_Transmit+0x46>
    {
      ep->xfer_len -= TxPctSize;
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	699a      	ldr	r2, [r3, #24]
 8002918:	8bfb      	ldrh	r3, [r7, #30]
 800291a:	1ad2      	subs	r2, r2, r3
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	619a      	str	r2, [r3, #24]
 8002920:	e002      	b.n	8002928 <HAL_PCD_EP_DB_Transmit+0x4c>
    }
    else
    {
      ep->xfer_len = 0U;
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	2200      	movs	r2, #0
 8002926:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	699b      	ldr	r3, [r3, #24]
 800292c:	2b00      	cmp	r3, #0
 800292e:	f040 80e1 	bne.w	8002af4 <HAL_PCD_EP_DB_Transmit+0x218>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	785b      	ldrb	r3, [r3, #1]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d124      	bne.n	8002984 <HAL_PCD_EP_DB_Transmit+0xa8>
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	00db      	lsls	r3, r3, #3
 8002940:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002944:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002954:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002958:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800295c:	601a      	str	r2, [r3, #0]
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	00db      	lsls	r3, r3, #3
 8002964:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002968:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	781b      	ldrb	r3, [r3, #0]
 8002972:	00db      	lsls	r3, r3, #3
 8002974:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002978:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800297c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002980:	601a      	str	r2, [r3, #0]
 8002982:	e024      	b.n	80029ce <HAL_PCD_EP_DB_Transmit+0xf2>
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	785b      	ldrb	r3, [r3, #1]
 8002988:	2b01      	cmp	r3, #1
 800298a:	d120      	bne.n	80029ce <HAL_PCD_EP_DB_Transmit+0xf2>
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	00db      	lsls	r3, r3, #3
 8002992:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002996:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	00db      	lsls	r3, r3, #3
 80029a2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80029a6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80029aa:	b292      	uxth	r2, r2
 80029ac:	601a      	str	r2, [r3, #0]
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	00db      	lsls	r3, r3, #3
 80029b4:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 80029b8:	f502 32b2 	add.w	r2, r2, #91136	@ 0x16400
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	00db      	lsls	r3, r3, #3
 80029c2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80029c6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80029ca:	6812      	ldr	r2, [r2, #0]
 80029cc:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	785b      	ldrb	r3, [r3, #1]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d124      	bne.n	8002a20 <HAL_PCD_EP_DB_Transmit+0x144>
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	00db      	lsls	r3, r3, #3
 80029dc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80029e0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80029e4:	685a      	ldr	r2, [r3, #4]
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	00db      	lsls	r3, r3, #3
 80029ec:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80029f0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80029f4:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 80029f8:	605a      	str	r2, [r3, #4]
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	00db      	lsls	r3, r3, #3
 8002a00:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002a04:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002a08:	685a      	ldr	r2, [r3, #4]
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	00db      	lsls	r3, r3, #3
 8002a10:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002a14:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002a18:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002a1c:	605a      	str	r2, [r3, #4]
 8002a1e:	e024      	b.n	8002a6a <HAL_PCD_EP_DB_Transmit+0x18e>
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	785b      	ldrb	r3, [r3, #1]
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d120      	bne.n	8002a6a <HAL_PCD_EP_DB_Transmit+0x18e>
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	00db      	lsls	r3, r3, #3
 8002a2e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002a32:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002a36:	685a      	ldr	r2, [r3, #4]
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	00db      	lsls	r3, r3, #3
 8002a3e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002a42:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002a46:	b292      	uxth	r2, r2
 8002a48:	605a      	str	r2, [r3, #4]
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	00db      	lsls	r3, r3, #3
 8002a50:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 8002a54:	f502 32b2 	add.w	r2, r2, #91136	@ 0x16400
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	00db      	lsls	r3, r3, #3
 8002a5e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002a62:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002a66:	6852      	ldr	r2, [r2, #4]
 8002a68:	605a      	str	r2, [r3, #4]

      if (ep->type == EP_TYPE_BULK)
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	78db      	ldrb	r3, [r3, #3]
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d11b      	bne.n	8002aaa <HAL_PCD_EP_DB_Transmit+0x1ce>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	461a      	mov	r2, r3
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	4413      	add	r3, r2
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	4ba2      	ldr	r3, [pc, #648]	@ (8002d0c <HAL_PCD_EP_DB_Transmit+0x430>)
 8002a84:	4013      	ands	r3, r2
 8002a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a8a:	f083 0320 	eor.w	r3, r3, #32
 8002a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	461a      	mov	r2, r3
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	441a      	add	r2, r3
 8002a9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002aa0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002aa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002aa8:	6013      	str	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	4619      	mov	r1, r3
 8002ab0:	68f8      	ldr	r0, [r7, #12]
 8002ab2:	f00f fbcf 	bl	8012254 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002ab6:	88fb      	ldrh	r3, [r7, #6]
 8002ab8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d017      	beq.n	8002af0 <HAL_PCD_EP_DB_Transmit+0x214>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	4413      	add	r3, r2
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	4b8f      	ldr	r3, [pc, #572]	@ (8002d10 <HAL_PCD_EP_DB_Transmit+0x434>)
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	461a      	mov	r2, r3
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	441a      	add	r2, r3
 8002ae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ae6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002aea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002aee:	6013      	str	r3, [r2, #0]
      }

      return HAL_OK;
 8002af0:	2300      	movs	r3, #0
 8002af2:	e312      	b.n	800311a <HAL_PCD_EP_DB_Transmit+0x83e>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002af4:	88fb      	ldrh	r3, [r7, #6]
 8002af6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d017      	beq.n	8002b2e <HAL_PCD_EP_DB_Transmit+0x252>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	461a      	mov	r2, r3
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	4413      	add	r3, r2
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	4b80      	ldr	r3, [pc, #512]	@ (8002d10 <HAL_PCD_EP_DB_Transmit+0x434>)
 8002b10:	4013      	ands	r3, r2
 8002b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	461a      	mov	r2, r3
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	441a      	add	r2, r3
 8002b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b24:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b2c:	6013      	str	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	f040 82cf 	bne.w	80030d8 <HAL_PCD_EP_DB_Transmit+0x7fc>
      {
        ep->xfer_buff += TxPctSize;
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	695a      	ldr	r2, [r3, #20]
 8002b3e:	8bfb      	ldrh	r3, [r7, #30]
 8002b40:	441a      	add	r2, r3
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	69da      	ldr	r2, [r3, #28]
 8002b4a:	8bfb      	ldrh	r3, [r7, #30]
 8002b4c:	441a      	add	r2, r3
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	6a1a      	ldr	r2, [r3, #32]
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	691b      	ldr	r3, [r3, #16]
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d309      	bcc.n	8002b72 <HAL_PCD_EP_DB_Transmit+0x296>
        {
          len = ep->maxpacket;
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	691b      	ldr	r3, [r3, #16]
 8002b62:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db -= len;
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	6a1a      	ldr	r2, [r3, #32]
 8002b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b6a:	1ad2      	subs	r2, r2, r3
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	621a      	str	r2, [r3, #32]
 8002b70:	e014      	b.n	8002b9c <HAL_PCD_EP_DB_Transmit+0x2c0>
        }
        else if (ep->xfer_len_db == 0U)
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	6a1b      	ldr	r3, [r3, #32]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d106      	bne.n	8002b88 <HAL_PCD_EP_DB_Transmit+0x2ac>
        {
          len = TxPctSize;
 8002b7a:	8bfb      	ldrh	r3, [r7, #30]
 8002b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_fill_db = 0U;
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	2200      	movs	r2, #0
 8002b82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002b86:	e009      	b.n	8002b9c <HAL_PCD_EP_DB_Transmit+0x2c0>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	6a1b      	ldr	r3, [r3, #32]
 8002b94:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db = 0U;
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	785b      	ldrb	r3, [r3, #1]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d16a      	bne.n	8002c7a <HAL_PCD_EP_DB_Transmit+0x39e>
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	00db      	lsls	r3, r3, #3
 8002baa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002bae:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	00db      	lsls	r3, r3, #3
 8002bba:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002bbe:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002bc2:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8002bc6:	601a      	str	r2, [r3, #0]
 8002bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d112      	bne.n	8002bf4 <HAL_PCD_EP_DB_Transmit+0x318>
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	00db      	lsls	r3, r3, #3
 8002bd4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002bd8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	00db      	lsls	r3, r3, #3
 8002be4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002be8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002bec:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002bf0:	601a      	str	r2, [r3, #0]
 8002bf2:	e06a      	b.n	8002cca <HAL_PCD_EP_DB_Transmit+0x3ee>
 8002bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bf6:	2b3e      	cmp	r3, #62	@ 0x3e
 8002bf8:	d81e      	bhi.n	8002c38 <HAL_PCD_EP_DB_Transmit+0x35c>
 8002bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bfc:	085b      	lsrs	r3, r3, #1
 8002bfe:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c02:	f003 0301 	and.w	r3, r3, #1
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d002      	beq.n	8002c10 <HAL_PCD_EP_DB_Transmit+0x334>
 8002c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	00db      	lsls	r3, r3, #3
 8002c16:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002c1a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002c1e:	6819      	ldr	r1, [r3, #0]
 8002c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c22:	069a      	lsls	r2, r3, #26
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	00db      	lsls	r3, r3, #3
 8002c2a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002c2e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002c32:	430a      	orrs	r2, r1
 8002c34:	601a      	str	r2, [r3, #0]
 8002c36:	e048      	b.n	8002cca <HAL_PCD_EP_DB_Transmit+0x3ee>
 8002c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c3a:	095b      	lsrs	r3, r3, #5
 8002c3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c40:	f003 031f 	and.w	r3, r3, #31
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d102      	bne.n	8002c4e <HAL_PCD_EP_DB_Transmit+0x372>
 8002c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c4a:	3b01      	subs	r3, #1
 8002c4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	00db      	lsls	r3, r3, #3
 8002c54:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002c58:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c60:	069b      	lsls	r3, r3, #26
 8002c62:	431a      	orrs	r2, r3
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	00db      	lsls	r3, r3, #3
 8002c6a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002c6e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002c72:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002c76:	601a      	str	r2, [r3, #0]
 8002c78:	e027      	b.n	8002cca <HAL_PCD_EP_DB_Transmit+0x3ee>
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	785b      	ldrb	r3, [r3, #1]
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d123      	bne.n	8002cca <HAL_PCD_EP_DB_Transmit+0x3ee>
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	00db      	lsls	r3, r3, #3
 8002c88:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002c8c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	00db      	lsls	r3, r3, #3
 8002c98:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002c9c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002ca0:	b292      	uxth	r2, r2
 8002ca2:	601a      	str	r2, [r3, #0]
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	00db      	lsls	r3, r3, #3
 8002caa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002cae:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002cb2:	6819      	ldr	r1, [r3, #0]
 8002cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cb6:	041a      	lsls	r2, r3, #16
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	00db      	lsls	r3, r3, #3
 8002cbe:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002cc2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	601a      	str	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6818      	ldr	r0, [r3, #0]
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	6959      	ldr	r1, [r3, #20]
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	891a      	ldrh	r2, [r3, #8]
 8002cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	f009 fa30 	bl	800c13e <USB_WritePMA>
 8002cde:	e1fb      	b.n	80030d8 <HAL_PCD_EP_DB_Transmit+0x7fc>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	4619      	mov	r1, r3
 8002cea:	4610      	mov	r0, r2
 8002cec:	f7fe fd3e 	bl	800176c <PCD_GET_EP_DBUF1_CNT>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	83fb      	strh	r3, [r7, #30]

    if (ep->xfer_len >= TxPctSize)
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	699a      	ldr	r2, [r3, #24]
 8002cf8:	8bfb      	ldrh	r3, [r7, #30]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d30a      	bcc.n	8002d14 <HAL_PCD_EP_DB_Transmit+0x438>
    {
      ep->xfer_len -= TxPctSize;
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	699a      	ldr	r2, [r3, #24]
 8002d02:	8bfb      	ldrh	r3, [r7, #30]
 8002d04:	1ad2      	subs	r2, r2, r3
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	619a      	str	r2, [r3, #24]
 8002d0a:	e006      	b.n	8002d1a <HAL_PCD_EP_DB_Transmit+0x43e>
 8002d0c:	07ff8fbf 	.word	0x07ff8fbf
 8002d10:	07ff8f8f 	.word	0x07ff8f8f
    }
    else
    {
      ep->xfer_len = 0U;
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	2200      	movs	r2, #0
 8002d18:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	699b      	ldr	r3, [r3, #24]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	f040 80e1 	bne.w	8002ee6 <HAL_PCD_EP_DB_Transmit+0x60a>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	785b      	ldrb	r3, [r3, #1]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d124      	bne.n	8002d76 <HAL_PCD_EP_DB_Transmit+0x49a>
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	00db      	lsls	r3, r3, #3
 8002d32:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002d36:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	00db      	lsls	r3, r3, #3
 8002d42:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002d46:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002d4a:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8002d4e:	601a      	str	r2, [r3, #0]
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	00db      	lsls	r3, r3, #3
 8002d56:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002d5a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	00db      	lsls	r3, r3, #3
 8002d66:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002d6a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002d6e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002d72:	601a      	str	r2, [r3, #0]
 8002d74:	e024      	b.n	8002dc0 <HAL_PCD_EP_DB_Transmit+0x4e4>
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	785b      	ldrb	r3, [r3, #1]
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d120      	bne.n	8002dc0 <HAL_PCD_EP_DB_Transmit+0x4e4>
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	00db      	lsls	r3, r3, #3
 8002d84:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002d88:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	781b      	ldrb	r3, [r3, #0]
 8002d92:	00db      	lsls	r3, r3, #3
 8002d94:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002d98:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002d9c:	b292      	uxth	r2, r2
 8002d9e:	601a      	str	r2, [r3, #0]
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	00db      	lsls	r3, r3, #3
 8002da6:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 8002daa:	f502 32b2 	add.w	r2, r2, #91136	@ 0x16400
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	00db      	lsls	r3, r3, #3
 8002db4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002db8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002dbc:	6812      	ldr	r2, [r2, #0]
 8002dbe:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	785b      	ldrb	r3, [r3, #1]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d124      	bne.n	8002e12 <HAL_PCD_EP_DB_Transmit+0x536>
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	781b      	ldrb	r3, [r3, #0]
 8002dcc:	00db      	lsls	r3, r3, #3
 8002dce:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002dd2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002dd6:	685a      	ldr	r2, [r3, #4]
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	00db      	lsls	r3, r3, #3
 8002dde:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002de2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002de6:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8002dea:	605a      	str	r2, [r3, #4]
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	00db      	lsls	r3, r3, #3
 8002df2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002df6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002dfa:	685a      	ldr	r2, [r3, #4]
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	00db      	lsls	r3, r3, #3
 8002e02:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002e06:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002e0a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002e0e:	605a      	str	r2, [r3, #4]
 8002e10:	e024      	b.n	8002e5c <HAL_PCD_EP_DB_Transmit+0x580>
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	785b      	ldrb	r3, [r3, #1]
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d120      	bne.n	8002e5c <HAL_PCD_EP_DB_Transmit+0x580>
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	00db      	lsls	r3, r3, #3
 8002e20:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002e24:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002e28:	685a      	ldr	r2, [r3, #4]
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	00db      	lsls	r3, r3, #3
 8002e30:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002e34:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002e38:	b292      	uxth	r2, r2
 8002e3a:	605a      	str	r2, [r3, #4]
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	781b      	ldrb	r3, [r3, #0]
 8002e40:	00db      	lsls	r3, r3, #3
 8002e42:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 8002e46:	f502 32b2 	add.w	r2, r2, #91136	@ 0x16400
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	00db      	lsls	r3, r3, #3
 8002e50:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002e54:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002e58:	6852      	ldr	r2, [r2, #4]
 8002e5a:	605a      	str	r2, [r3, #4]

      if (ep->type == EP_TYPE_BULK)
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	78db      	ldrb	r3, [r3, #3]
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d11b      	bne.n	8002e9c <HAL_PCD_EP_DB_Transmit+0x5c0>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	461a      	mov	r2, r3
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	781b      	ldrb	r3, [r3, #0]
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	4413      	add	r3, r2
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	4b7d      	ldr	r3, [pc, #500]	@ (800306c <HAL_PCD_EP_DB_Transmit+0x790>)
 8002e76:	4013      	ands	r3, r2
 8002e78:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7c:	f083 0320 	eor.w	r3, r3, #32
 8002e80:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	461a      	mov	r2, r3
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	781b      	ldrb	r3, [r3, #0]
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	441a      	add	r2, r3
 8002e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e9a:	6013      	str	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	68f8      	ldr	r0, [r7, #12]
 8002ea4:	f00f f9d6 	bl	8012254 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002ea8:	88fb      	ldrh	r3, [r7, #6]
 8002eaa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d117      	bne.n	8002ee2 <HAL_PCD_EP_DB_Transmit+0x606>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	461a      	mov	r2, r3
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	781b      	ldrb	r3, [r3, #0]
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	4413      	add	r3, r2
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	4b6b      	ldr	r3, [pc, #428]	@ (8003070 <HAL_PCD_EP_DB_Transmit+0x794>)
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	623b      	str	r3, [r7, #32]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	461a      	mov	r2, r3
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	441a      	add	r2, r3
 8002ed6:	6a3b      	ldr	r3, [r7, #32]
 8002ed8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002edc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ee0:	6013      	str	r3, [r2, #0]
      }

      return HAL_OK;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	e119      	b.n	800311a <HAL_PCD_EP_DB_Transmit+0x83e>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002ee6:	88fb      	ldrh	r3, [r7, #6]
 8002ee8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d117      	bne.n	8002f20 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	4413      	add	r3, r2
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	4b5b      	ldr	r3, [pc, #364]	@ (8003070 <HAL_PCD_EP_DB_Transmit+0x794>)
 8002f02:	4013      	ands	r3, r2
 8002f04:	617b      	str	r3, [r7, #20]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	441a      	add	r2, r3
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f1e:	6013      	str	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	f040 80d6 	bne.w	80030d8 <HAL_PCD_EP_DB_Transmit+0x7fc>
      {
        ep->xfer_buff += TxPctSize;
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	695a      	ldr	r2, [r3, #20]
 8002f30:	8bfb      	ldrh	r3, [r7, #30]
 8002f32:	441a      	add	r2, r3
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	69da      	ldr	r2, [r3, #28]
 8002f3c:	8bfb      	ldrh	r3, [r7, #30]
 8002f3e:	441a      	add	r2, r3
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	6a1a      	ldr	r2, [r3, #32]
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	691b      	ldr	r3, [r3, #16]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d309      	bcc.n	8002f64 <HAL_PCD_EP_DB_Transmit+0x688>
        {
          len = ep->maxpacket;
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db -= len;
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	6a1a      	ldr	r2, [r3, #32]
 8002f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f5c:	1ad2      	subs	r2, r2, r3
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	621a      	str	r2, [r3, #32]
 8002f62:	e014      	b.n	8002f8e <HAL_PCD_EP_DB_Transmit+0x6b2>
        }
        else if (ep->xfer_len_db == 0U)
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	6a1b      	ldr	r3, [r3, #32]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d106      	bne.n	8002f7a <HAL_PCD_EP_DB_Transmit+0x69e>
        {
          len = TxPctSize;
 8002f6c:	8bfb      	ldrh	r3, [r7, #30]
 8002f6e:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_fill_db = 0U;
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	2200      	movs	r2, #0
 8002f74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002f78:	e009      	b.n	8002f8e <HAL_PCD_EP_DB_Transmit+0x6b2>
        }
        else
        {
          len = ep->xfer_len_db;
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	6a1b      	ldr	r3, [r3, #32]
 8002f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db = 0U;
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	2200      	movs	r2, #0
 8002f84:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	785b      	ldrb	r3, [r3, #1]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d16e      	bne.n	8003074 <HAL_PCD_EP_DB_Transmit+0x798>
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	00db      	lsls	r3, r3, #3
 8002f9c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002fa0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002fa4:	685a      	ldr	r2, [r3, #4]
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	781b      	ldrb	r3, [r3, #0]
 8002faa:	00db      	lsls	r3, r3, #3
 8002fac:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002fb0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002fb4:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8002fb8:	605a      	str	r2, [r3, #4]
 8002fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d112      	bne.n	8002fe6 <HAL_PCD_EP_DB_Transmit+0x70a>
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	781b      	ldrb	r3, [r3, #0]
 8002fc4:	00db      	lsls	r3, r3, #3
 8002fc6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002fca:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002fce:	685a      	ldr	r2, [r3, #4]
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	781b      	ldrb	r3, [r3, #0]
 8002fd4:	00db      	lsls	r3, r3, #3
 8002fd6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002fda:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8002fde:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002fe2:	605a      	str	r2, [r3, #4]
 8002fe4:	e06e      	b.n	80030c4 <HAL_PCD_EP_DB_Transmit+0x7e8>
 8002fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fe8:	2b3e      	cmp	r3, #62	@ 0x3e
 8002fea:	d81e      	bhi.n	800302a <HAL_PCD_EP_DB_Transmit+0x74e>
 8002fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fee:	085b      	lsrs	r3, r3, #1
 8002ff0:	61bb      	str	r3, [r7, #24]
 8002ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ff4:	f003 0301 	and.w	r3, r3, #1
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d002      	beq.n	8003002 <HAL_PCD_EP_DB_Transmit+0x726>
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	3301      	adds	r3, #1
 8003000:	61bb      	str	r3, [r7, #24]
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	00db      	lsls	r3, r3, #3
 8003008:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800300c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8003010:	6859      	ldr	r1, [r3, #4]
 8003012:	69bb      	ldr	r3, [r7, #24]
 8003014:	069a      	lsls	r2, r3, #26
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	00db      	lsls	r3, r3, #3
 800301c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003020:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8003024:	430a      	orrs	r2, r1
 8003026:	605a      	str	r2, [r3, #4]
 8003028:	e04c      	b.n	80030c4 <HAL_PCD_EP_DB_Transmit+0x7e8>
 800302a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800302c:	095b      	lsrs	r3, r3, #5
 800302e:	61bb      	str	r3, [r7, #24]
 8003030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003032:	f003 031f 	and.w	r3, r3, #31
 8003036:	2b00      	cmp	r3, #0
 8003038:	d102      	bne.n	8003040 <HAL_PCD_EP_DB_Transmit+0x764>
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	3b01      	subs	r3, #1
 800303e:	61bb      	str	r3, [r7, #24]
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	781b      	ldrb	r3, [r3, #0]
 8003044:	00db      	lsls	r3, r3, #3
 8003046:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800304a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800304e:	685a      	ldr	r2, [r3, #4]
 8003050:	69bb      	ldr	r3, [r7, #24]
 8003052:	069b      	lsls	r3, r3, #26
 8003054:	431a      	orrs	r2, r3
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	00db      	lsls	r3, r3, #3
 800305c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003060:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8003064:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003068:	605a      	str	r2, [r3, #4]
 800306a:	e02b      	b.n	80030c4 <HAL_PCD_EP_DB_Transmit+0x7e8>
 800306c:	07ff8fbf 	.word	0x07ff8fbf
 8003070:	07ff8f8f 	.word	0x07ff8f8f
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	785b      	ldrb	r3, [r3, #1]
 8003078:	2b01      	cmp	r3, #1
 800307a:	d123      	bne.n	80030c4 <HAL_PCD_EP_DB_Transmit+0x7e8>
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	781b      	ldrb	r3, [r3, #0]
 8003080:	00db      	lsls	r3, r3, #3
 8003082:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003086:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800308a:	685a      	ldr	r2, [r3, #4]
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	00db      	lsls	r3, r3, #3
 8003092:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003096:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800309a:	b292      	uxth	r2, r2
 800309c:	605a      	str	r2, [r3, #4]
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	00db      	lsls	r3, r3, #3
 80030a4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80030a8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80030ac:	6859      	ldr	r1, [r3, #4]
 80030ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030b0:	041a      	lsls	r2, r3, #16
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	00db      	lsls	r3, r3, #3
 80030b8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80030bc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80030c0:	430a      	orrs	r2, r1
 80030c2:	605a      	str	r2, [r3, #4]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6818      	ldr	r0, [r3, #0]
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	6959      	ldr	r1, [r3, #20]
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	895a      	ldrh	r2, [r3, #10]
 80030d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	f009 f833 	bl	800c13e <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	461a      	mov	r2, r3
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	781b      	ldrb	r3, [r3, #0]
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	4413      	add	r3, r2
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	4b0e      	ldr	r3, [pc, #56]	@ (8003124 <HAL_PCD_EP_DB_Transmit+0x848>)
 80030ea:	4013      	ands	r3, r2
 80030ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80030ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030f0:	f083 0310 	eor.w	r3, r3, #16
 80030f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80030f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030f8:	f083 0320 	eor.w	r3, r3, #32
 80030fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	461a      	mov	r2, r3
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	441a      	add	r2, r3
 800310c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800310e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003112:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003116:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8003118:	2300      	movs	r3, #0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3740      	adds	r7, #64	@ 0x40
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	07ff8fbf 	.word	0x07ff8fbf

08003128 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003128:	b480      	push	{r7}
 800312a:	b087      	sub	sp, #28
 800312c:	af00      	add	r7, sp, #0
 800312e:	60f8      	str	r0, [r7, #12]
 8003130:	607b      	str	r3, [r7, #4]
 8003132:	460b      	mov	r3, r1
 8003134:	817b      	strh	r3, [r7, #10]
 8003136:	4613      	mov	r3, r2
 8003138:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800313a:	897b      	ldrh	r3, [r7, #10]
 800313c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003140:	b29b      	uxth	r3, r3
 8003142:	2b00      	cmp	r3, #0
 8003144:	d00c      	beq.n	8003160 <HAL_PCDEx_PMAConfig+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003146:	897b      	ldrh	r3, [r7, #10]
 8003148:	f003 0207 	and.w	r2, r3, #7
 800314c:	4613      	mov	r3, r2
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	4413      	add	r3, r2
 8003152:	00db      	lsls	r3, r3, #3
 8003154:	3310      	adds	r3, #16
 8003156:	68fa      	ldr	r2, [r7, #12]
 8003158:	4413      	add	r3, r2
 800315a:	3304      	adds	r3, #4
 800315c:	617b      	str	r3, [r7, #20]
 800315e:	e00a      	b.n	8003176 <HAL_PCDEx_PMAConfig+0x4e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003160:	897a      	ldrh	r2, [r7, #10]
 8003162:	4613      	mov	r3, r2
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	4413      	add	r3, r2
 8003168:	00db      	lsls	r3, r3, #3
 800316a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800316e:	68fa      	ldr	r2, [r7, #12]
 8003170:	4413      	add	r3, r2
 8003172:	3304      	adds	r3, #4
 8003174:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003176:	893b      	ldrh	r3, [r7, #8]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d107      	bne.n	800318c <HAL_PCDEx_PMAConfig+0x64>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	2200      	movs	r2, #0
 8003180:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	b29a      	uxth	r2, r3
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	80da      	strh	r2, [r3, #6]
 800318a:	e00b      	b.n	80031a4 <HAL_PCDEx_PMAConfig+0x7c>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	2201      	movs	r2, #1
 8003190:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	b29a      	uxth	r2, r3
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	0c1b      	lsrs	r3, r3, #16
 800319e:	b29a      	uxth	r2, r3
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80031a4:	2300      	movs	r3, #0
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	371c      	adds	r7, #28
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr

080031b2 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80031b2:	b480      	push	{r7}
 80031b4:	b085      	sub	sp, #20
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2201      	movs	r2, #1
 80031c4:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8
  hpcd->LPM_State = LPM_L0;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 22cc 	strb.w	r2, [r3, #716]	@ 0x2cc

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031d4:	f043 0201 	orr.w	r2, r3, #1
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031e0:	f043 0202 	orr.w	r2, r3, #2
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80031e8:	2300      	movs	r3, #0
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3714      	adds	r7, #20
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr

080031f6 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80031f6:	b480      	push	{r7}
 80031f8:	b083      	sub	sp, #12
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	6078      	str	r0, [r7, #4]
 80031fe:	460b      	mov	r3, r1
 8003200:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003202:	bf00      	nop
 8003204:	370c      	adds	r7, #12
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr
	...

08003210 <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8003210:	b480      	push	{r7}
 8003212:	af00      	add	r7, sp, #0
  SET_BIT(PWR->USBSCR, PWR_USBSCR_USB33SV);
 8003214:	4b05      	ldr	r3, [pc, #20]	@ (800322c <HAL_PWREx_EnableVddUSB+0x1c>)
 8003216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003218:	4a04      	ldr	r2, [pc, #16]	@ (800322c <HAL_PWREx_EnableVddUSB+0x1c>)
 800321a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800321e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003220:	bf00      	nop
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
 800322a:	bf00      	nop
 800322c:	44020800 	.word	0x44020800

08003230 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b088      	sub	sp, #32
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d102      	bne.n	8003244 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	f000 bc28 	b.w	8003a94 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003244:	4b94      	ldr	r3, [pc, #592]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 8003246:	69db      	ldr	r3, [r3, #28]
 8003248:	f003 0318 	and.w	r3, r3, #24
 800324c:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 800324e:	4b92      	ldr	r3, [pc, #584]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 8003250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003252:	f003 0303 	and.w	r3, r3, #3
 8003256:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 0310 	and.w	r3, r3, #16
 8003260:	2b00      	cmp	r3, #0
 8003262:	d05b      	beq.n	800331c <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	2b08      	cmp	r3, #8
 8003268:	d005      	beq.n	8003276 <HAL_RCC_OscConfig+0x46>
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	2b18      	cmp	r3, #24
 800326e:	d114      	bne.n	800329a <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	2b02      	cmp	r3, #2
 8003274:	d111      	bne.n	800329a <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	69db      	ldr	r3, [r3, #28]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d102      	bne.n	8003284 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	f000 bc08 	b.w	8003a94 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003284:	4b84      	ldr	r3, [pc, #528]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 8003286:	699b      	ldr	r3, [r3, #24]
 8003288:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a1b      	ldr	r3, [r3, #32]
 8003290:	041b      	lsls	r3, r3, #16
 8003292:	4981      	ldr	r1, [pc, #516]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 8003294:	4313      	orrs	r3, r2
 8003296:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003298:	e040      	b.n	800331c <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	69db      	ldr	r3, [r3, #28]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d023      	beq.n	80032ea <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80032a2:	4b7d      	ldr	r3, [pc, #500]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a7c      	ldr	r2, [pc, #496]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80032a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ae:	f7fd ff31 	bl	8001114 <HAL_GetTick>
 80032b2:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80032b4:	e008      	b.n	80032c8 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80032b6:	f7fd ff2d 	bl	8001114 <HAL_GetTick>
 80032ba:	4602      	mov	r2, r0
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d901      	bls.n	80032c8 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e3e5      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80032c8:	4b73      	ldr	r3, [pc, #460]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d0f0      	beq.n	80032b6 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80032d4:	4b70      	ldr	r3, [pc, #448]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80032d6:	699b      	ldr	r3, [r3, #24]
 80032d8:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6a1b      	ldr	r3, [r3, #32]
 80032e0:	041b      	lsls	r3, r3, #16
 80032e2:	496d      	ldr	r1, [pc, #436]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	618b      	str	r3, [r1, #24]
 80032e8:	e018      	b.n	800331c <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80032ea:	4b6b      	ldr	r3, [pc, #428]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a6a      	ldr	r2, [pc, #424]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80032f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f6:	f7fd ff0d 	bl	8001114 <HAL_GetTick>
 80032fa:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80032fc:	e008      	b.n	8003310 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80032fe:	f7fd ff09 	bl	8001114 <HAL_GetTick>
 8003302:	4602      	mov	r2, r0
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	1ad3      	subs	r3, r2, r3
 8003308:	2b02      	cmp	r3, #2
 800330a:	d901      	bls.n	8003310 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800330c:	2303      	movs	r3, #3
 800330e:	e3c1      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003310:	4b61      	ldr	r3, [pc, #388]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003318:	2b00      	cmp	r3, #0
 800331a:	d1f0      	bne.n	80032fe <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0301 	and.w	r3, r3, #1
 8003324:	2b00      	cmp	r3, #0
 8003326:	f000 80a0 	beq.w	800346a <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	2b10      	cmp	r3, #16
 800332e:	d005      	beq.n	800333c <HAL_RCC_OscConfig+0x10c>
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	2b18      	cmp	r3, #24
 8003334:	d109      	bne.n	800334a <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8003336:	69bb      	ldr	r3, [r7, #24]
 8003338:	2b03      	cmp	r3, #3
 800333a:	d106      	bne.n	800334a <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	2b00      	cmp	r3, #0
 8003342:	f040 8092 	bne.w	800346a <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e3a4      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003352:	d106      	bne.n	8003362 <HAL_RCC_OscConfig+0x132>
 8003354:	4b50      	ldr	r3, [pc, #320]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a4f      	ldr	r2, [pc, #316]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 800335a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800335e:	6013      	str	r3, [r2, #0]
 8003360:	e058      	b.n	8003414 <HAL_RCC_OscConfig+0x1e4>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d112      	bne.n	8003390 <HAL_RCC_OscConfig+0x160>
 800336a:	4b4b      	ldr	r3, [pc, #300]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a4a      	ldr	r2, [pc, #296]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 8003370:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003374:	6013      	str	r3, [r2, #0]
 8003376:	4b48      	ldr	r3, [pc, #288]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a47      	ldr	r2, [pc, #284]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 800337c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003380:	6013      	str	r3, [r2, #0]
 8003382:	4b45      	ldr	r3, [pc, #276]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a44      	ldr	r2, [pc, #272]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 8003388:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800338c:	6013      	str	r3, [r2, #0]
 800338e:	e041      	b.n	8003414 <HAL_RCC_OscConfig+0x1e4>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003398:	d112      	bne.n	80033c0 <HAL_RCC_OscConfig+0x190>
 800339a:	4b3f      	ldr	r3, [pc, #252]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a3e      	ldr	r2, [pc, #248]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80033a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033a4:	6013      	str	r3, [r2, #0]
 80033a6:	4b3c      	ldr	r3, [pc, #240]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a3b      	ldr	r2, [pc, #236]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80033ac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80033b0:	6013      	str	r3, [r2, #0]
 80033b2:	4b39      	ldr	r3, [pc, #228]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a38      	ldr	r2, [pc, #224]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80033b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033bc:	6013      	str	r3, [r2, #0]
 80033be:	e029      	b.n	8003414 <HAL_RCC_OscConfig+0x1e4>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80033c8:	d112      	bne.n	80033f0 <HAL_RCC_OscConfig+0x1c0>
 80033ca:	4b33      	ldr	r3, [pc, #204]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a32      	ldr	r2, [pc, #200]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80033d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033d4:	6013      	str	r3, [r2, #0]
 80033d6:	4b30      	ldr	r3, [pc, #192]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a2f      	ldr	r2, [pc, #188]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80033dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033e0:	6013      	str	r3, [r2, #0]
 80033e2:	4b2d      	ldr	r3, [pc, #180]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a2c      	ldr	r2, [pc, #176]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80033e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033ec:	6013      	str	r3, [r2, #0]
 80033ee:	e011      	b.n	8003414 <HAL_RCC_OscConfig+0x1e4>
 80033f0:	4b29      	ldr	r3, [pc, #164]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a28      	ldr	r2, [pc, #160]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80033f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033fa:	6013      	str	r3, [r2, #0]
 80033fc:	4b26      	ldr	r3, [pc, #152]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a25      	ldr	r2, [pc, #148]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 8003402:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003406:	6013      	str	r3, [r2, #0]
 8003408:	4b23      	ldr	r3, [pc, #140]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a22      	ldr	r2, [pc, #136]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 800340e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003412:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d013      	beq.n	8003444 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800341c:	f7fd fe7a 	bl	8001114 <HAL_GetTick>
 8003420:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003422:	e008      	b.n	8003436 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003424:	f7fd fe76 	bl	8001114 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	2b64      	cmp	r3, #100	@ 0x64
 8003430:	d901      	bls.n	8003436 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003432:	2303      	movs	r3, #3
 8003434:	e32e      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003436:	4b18      	ldr	r3, [pc, #96]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d0f0      	beq.n	8003424 <HAL_RCC_OscConfig+0x1f4>
 8003442:	e012      	b.n	800346a <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003444:	f7fd fe66 	bl	8001114 <HAL_GetTick>
 8003448:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800344a:	e008      	b.n	800345e <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800344c:	f7fd fe62 	bl	8001114 <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	2b64      	cmp	r3, #100	@ 0x64
 8003458:	d901      	bls.n	800345e <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e31a      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800345e:	4b0e      	ldr	r3, [pc, #56]	@ (8003498 <HAL_RCC_OscConfig+0x268>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d1f0      	bne.n	800344c <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0302 	and.w	r3, r3, #2
 8003472:	2b00      	cmp	r3, #0
 8003474:	f000 809a 	beq.w	80035ac <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d005      	beq.n	800348a <HAL_RCC_OscConfig+0x25a>
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	2b18      	cmp	r3, #24
 8003482:	d149      	bne.n	8003518 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8003484:	69bb      	ldr	r3, [r7, #24]
 8003486:	2b01      	cmp	r3, #1
 8003488:	d146      	bne.n	8003518 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d104      	bne.n	800349c <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e2fe      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
 8003496:	bf00      	nop
 8003498:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d11c      	bne.n	80034dc <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80034a2:	4b9a      	ldr	r3, [pc, #616]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0218 	and.w	r2, r3, #24
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	691b      	ldr	r3, [r3, #16]
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d014      	beq.n	80034dc <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80034b2:	4b96      	ldr	r3, [pc, #600]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f023 0218 	bic.w	r2, r3, #24
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	691b      	ldr	r3, [r3, #16]
 80034be:	4993      	ldr	r1, [pc, #588]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 80034c0:	4313      	orrs	r3, r2
 80034c2:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 80034c4:	f000 fdd0 	bl	8004068 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80034c8:	4b91      	ldr	r3, [pc, #580]	@ (8003710 <HAL_RCC_OscConfig+0x4e0>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7fd fb2b 	bl	8000b28 <HAL_InitTick>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d001      	beq.n	80034dc <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	e2db      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034dc:	f7fd fe1a 	bl	8001114 <HAL_GetTick>
 80034e0:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034e2:	e008      	b.n	80034f6 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80034e4:	f7fd fe16 	bl	8001114 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d901      	bls.n	80034f6 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e2ce      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034f6:	4b85      	ldr	r3, [pc, #532]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0302 	and.w	r3, r3, #2
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d0f0      	beq.n	80034e4 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003502:	4b82      	ldr	r3, [pc, #520]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 8003504:	691b      	ldr	r3, [r3, #16]
 8003506:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	695b      	ldr	r3, [r3, #20]
 800350e:	041b      	lsls	r3, r3, #16
 8003510:	497e      	ldr	r1, [pc, #504]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 8003512:	4313      	orrs	r3, r2
 8003514:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8003516:	e049      	b.n	80035ac <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d02c      	beq.n	800357a <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8003520:	4b7a      	ldr	r3, [pc, #488]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f023 0218 	bic.w	r2, r3, #24
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	691b      	ldr	r3, [r3, #16]
 800352c:	4977      	ldr	r1, [pc, #476]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 800352e:	4313      	orrs	r3, r2
 8003530:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8003532:	4b76      	ldr	r3, [pc, #472]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a75      	ldr	r2, [pc, #468]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 8003538:	f043 0301 	orr.w	r3, r3, #1
 800353c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800353e:	f7fd fde9 	bl	8001114 <HAL_GetTick>
 8003542:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003544:	e008      	b.n	8003558 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003546:	f7fd fde5 	bl	8001114 <HAL_GetTick>
 800354a:	4602      	mov	r2, r0
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	1ad3      	subs	r3, r2, r3
 8003550:	2b02      	cmp	r3, #2
 8003552:	d901      	bls.n	8003558 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8003554:	2303      	movs	r3, #3
 8003556:	e29d      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003558:	4b6c      	ldr	r3, [pc, #432]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 0302 	and.w	r3, r3, #2
 8003560:	2b00      	cmp	r3, #0
 8003562:	d0f0      	beq.n	8003546 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8003564:	4b69      	ldr	r3, [pc, #420]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 8003566:	691b      	ldr	r3, [r3, #16]
 8003568:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	695b      	ldr	r3, [r3, #20]
 8003570:	041b      	lsls	r3, r3, #16
 8003572:	4966      	ldr	r1, [pc, #408]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 8003574:	4313      	orrs	r3, r2
 8003576:	610b      	str	r3, [r1, #16]
 8003578:	e018      	b.n	80035ac <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800357a:	4b64      	ldr	r3, [pc, #400]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a63      	ldr	r2, [pc, #396]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 8003580:	f023 0301 	bic.w	r3, r3, #1
 8003584:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003586:	f7fd fdc5 	bl	8001114 <HAL_GetTick>
 800358a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800358c:	e008      	b.n	80035a0 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800358e:	f7fd fdc1 	bl	8001114 <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	2b02      	cmp	r3, #2
 800359a:	d901      	bls.n	80035a0 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 800359c:	2303      	movs	r3, #3
 800359e:	e279      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80035a0:	4b5a      	ldr	r3, [pc, #360]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0302 	and.w	r3, r3, #2
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1f0      	bne.n	800358e <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 0308 	and.w	r3, r3, #8
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d03c      	beq.n	8003632 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d01c      	beq.n	80035fa <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035c0:	4b52      	ldr	r3, [pc, #328]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 80035c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80035c6:	4a51      	ldr	r2, [pc, #324]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 80035c8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80035cc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035d0:	f7fd fda0 	bl	8001114 <HAL_GetTick>
 80035d4:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80035d6:	e008      	b.n	80035ea <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80035d8:	f7fd fd9c 	bl	8001114 <HAL_GetTick>
 80035dc:	4602      	mov	r2, r0
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d901      	bls.n	80035ea <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	e254      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80035ea:	4b48      	ldr	r3, [pc, #288]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 80035ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80035f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d0ef      	beq.n	80035d8 <HAL_RCC_OscConfig+0x3a8>
 80035f8:	e01b      	b.n	8003632 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035fa:	4b44      	ldr	r3, [pc, #272]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 80035fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003600:	4a42      	ldr	r2, [pc, #264]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 8003602:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003606:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800360a:	f7fd fd83 	bl	8001114 <HAL_GetTick>
 800360e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003610:	e008      	b.n	8003624 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003612:	f7fd fd7f 	bl	8001114 <HAL_GetTick>
 8003616:	4602      	mov	r2, r0
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	1ad3      	subs	r3, r2, r3
 800361c:	2b02      	cmp	r3, #2
 800361e:	d901      	bls.n	8003624 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8003620:	2303      	movs	r3, #3
 8003622:	e237      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003624:	4b39      	ldr	r3, [pc, #228]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 8003626:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800362a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d1ef      	bne.n	8003612 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 0304 	and.w	r3, r3, #4
 800363a:	2b00      	cmp	r3, #0
 800363c:	f000 80d2 	beq.w	80037e4 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003640:	4b34      	ldr	r3, [pc, #208]	@ (8003714 <HAL_RCC_OscConfig+0x4e4>)
 8003642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003644:	f003 0301 	and.w	r3, r3, #1
 8003648:	2b00      	cmp	r3, #0
 800364a:	d118      	bne.n	800367e <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 800364c:	4b31      	ldr	r3, [pc, #196]	@ (8003714 <HAL_RCC_OscConfig+0x4e4>)
 800364e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003650:	4a30      	ldr	r2, [pc, #192]	@ (8003714 <HAL_RCC_OscConfig+0x4e4>)
 8003652:	f043 0301 	orr.w	r3, r3, #1
 8003656:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003658:	f7fd fd5c 	bl	8001114 <HAL_GetTick>
 800365c:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800365e:	e008      	b.n	8003672 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003660:	f7fd fd58 	bl	8001114 <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	2b02      	cmp	r3, #2
 800366c:	d901      	bls.n	8003672 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e210      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003672:	4b28      	ldr	r3, [pc, #160]	@ (8003714 <HAL_RCC_OscConfig+0x4e4>)
 8003674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003676:	f003 0301 	and.w	r3, r3, #1
 800367a:	2b00      	cmp	r3, #0
 800367c:	d0f0      	beq.n	8003660 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	2b01      	cmp	r3, #1
 8003684:	d108      	bne.n	8003698 <HAL_RCC_OscConfig+0x468>
 8003686:	4b21      	ldr	r3, [pc, #132]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 8003688:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800368c:	4a1f      	ldr	r2, [pc, #124]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 800368e:	f043 0301 	orr.w	r3, r3, #1
 8003692:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003696:	e074      	b.n	8003782 <HAL_RCC_OscConfig+0x552>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d118      	bne.n	80036d2 <HAL_RCC_OscConfig+0x4a2>
 80036a0:	4b1a      	ldr	r3, [pc, #104]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 80036a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036a6:	4a19      	ldr	r2, [pc, #100]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 80036a8:	f023 0301 	bic.w	r3, r3, #1
 80036ac:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80036b0:	4b16      	ldr	r3, [pc, #88]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 80036b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036b6:	4a15      	ldr	r2, [pc, #84]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 80036b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80036bc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80036c0:	4b12      	ldr	r3, [pc, #72]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 80036c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036c6:	4a11      	ldr	r2, [pc, #68]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 80036c8:	f023 0304 	bic.w	r3, r3, #4
 80036cc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80036d0:	e057      	b.n	8003782 <HAL_RCC_OscConfig+0x552>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	2b05      	cmp	r3, #5
 80036d8:	d11e      	bne.n	8003718 <HAL_RCC_OscConfig+0x4e8>
 80036da:	4b0c      	ldr	r3, [pc, #48]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 80036dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036e0:	4a0a      	ldr	r2, [pc, #40]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 80036e2:	f043 0304 	orr.w	r3, r3, #4
 80036e6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80036ea:	4b08      	ldr	r3, [pc, #32]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 80036ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036f0:	4a06      	ldr	r2, [pc, #24]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 80036f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80036f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80036fa:	4b04      	ldr	r3, [pc, #16]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 80036fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003700:	4a02      	ldr	r2, [pc, #8]	@ (800370c <HAL_RCC_OscConfig+0x4dc>)
 8003702:	f043 0301 	orr.w	r3, r3, #1
 8003706:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800370a:	e03a      	b.n	8003782 <HAL_RCC_OscConfig+0x552>
 800370c:	44020c00 	.word	0x44020c00
 8003710:	20000004 	.word	0x20000004
 8003714:	44020800 	.word	0x44020800
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	2b85      	cmp	r3, #133	@ 0x85
 800371e:	d118      	bne.n	8003752 <HAL_RCC_OscConfig+0x522>
 8003720:	4ba2      	ldr	r3, [pc, #648]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003722:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003726:	4aa1      	ldr	r2, [pc, #644]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003728:	f043 0304 	orr.w	r3, r3, #4
 800372c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003730:	4b9e      	ldr	r3, [pc, #632]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003732:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003736:	4a9d      	ldr	r2, [pc, #628]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003738:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800373c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003740:	4b9a      	ldr	r3, [pc, #616]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003742:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003746:	4a99      	ldr	r2, [pc, #612]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003748:	f043 0301 	orr.w	r3, r3, #1
 800374c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003750:	e017      	b.n	8003782 <HAL_RCC_OscConfig+0x552>
 8003752:	4b96      	ldr	r3, [pc, #600]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003754:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003758:	4a94      	ldr	r2, [pc, #592]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 800375a:	f023 0301 	bic.w	r3, r3, #1
 800375e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003762:	4b92      	ldr	r3, [pc, #584]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003764:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003768:	4a90      	ldr	r2, [pc, #576]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 800376a:	f023 0304 	bic.w	r3, r3, #4
 800376e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003772:	4b8e      	ldr	r3, [pc, #568]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003774:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003778:	4a8c      	ldr	r2, [pc, #560]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 800377a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800377e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d016      	beq.n	80037b8 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800378a:	f7fd fcc3 	bl	8001114 <HAL_GetTick>
 800378e:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003790:	e00a      	b.n	80037a8 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003792:	f7fd fcbf 	bl	8001114 <HAL_GetTick>
 8003796:	4602      	mov	r2, r0
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	1ad3      	subs	r3, r2, r3
 800379c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d901      	bls.n	80037a8 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	e175      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037a8:	4b80      	ldr	r3, [pc, #512]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 80037aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80037ae:	f003 0302 	and.w	r3, r3, #2
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d0ed      	beq.n	8003792 <HAL_RCC_OscConfig+0x562>
 80037b6:	e015      	b.n	80037e4 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037b8:	f7fd fcac 	bl	8001114 <HAL_GetTick>
 80037bc:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037be:	e00a      	b.n	80037d6 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037c0:	f7fd fca8 	bl	8001114 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d901      	bls.n	80037d6 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e15e      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037d6:	4b75      	ldr	r3, [pc, #468]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 80037d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80037dc:	f003 0302 	and.w	r3, r3, #2
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d1ed      	bne.n	80037c0 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 0320 	and.w	r3, r3, #32
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d036      	beq.n	800385e <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d019      	beq.n	800382c <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80037f8:	4b6c      	ldr	r3, [pc, #432]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a6b      	ldr	r2, [pc, #428]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 80037fe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003802:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003804:	f7fd fc86 	bl	8001114 <HAL_GetTick>
 8003808:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800380a:	e008      	b.n	800381e <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 800380c:	f7fd fc82 	bl	8001114 <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b02      	cmp	r3, #2
 8003818:	d901      	bls.n	800381e <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e13a      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800381e:	4b63      	ldr	r3, [pc, #396]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d0f0      	beq.n	800380c <HAL_RCC_OscConfig+0x5dc>
 800382a:	e018      	b.n	800385e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800382c:	4b5f      	ldr	r3, [pc, #380]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a5e      	ldr	r2, [pc, #376]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003832:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003836:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003838:	f7fd fc6c 	bl	8001114 <HAL_GetTick>
 800383c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800383e:	e008      	b.n	8003852 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8003840:	f7fd fc68 	bl	8001114 <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	2b02      	cmp	r3, #2
 800384c:	d901      	bls.n	8003852 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	e120      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003852:	4b56      	ldr	r3, [pc, #344]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d1f0      	bne.n	8003840 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003862:	2b00      	cmp	r3, #0
 8003864:	f000 8115 	beq.w	8003a92 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	2b18      	cmp	r3, #24
 800386c:	f000 80af 	beq.w	80039ce <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003874:	2b02      	cmp	r3, #2
 8003876:	f040 8086 	bne.w	8003986 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800387a:	4b4c      	ldr	r3, [pc, #304]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a4b      	ldr	r2, [pc, #300]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003880:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003884:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003886:	f7fd fc45 	bl	8001114 <HAL_GetTick>
 800388a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800388c:	e008      	b.n	80038a0 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800388e:	f7fd fc41 	bl	8001114 <HAL_GetTick>
 8003892:	4602      	mov	r2, r0
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	2b02      	cmp	r3, #2
 800389a:	d901      	bls.n	80038a0 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e0f9      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80038a0:	4b42      	ldr	r3, [pc, #264]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d1f0      	bne.n	800388e <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 80038ac:	4b3f      	ldr	r3, [pc, #252]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 80038ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038b0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80038b4:	f023 0303 	bic.w	r3, r3, #3
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80038bc:	687a      	ldr	r2, [r7, #4]
 80038be:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80038c0:	0212      	lsls	r2, r2, #8
 80038c2:	430a      	orrs	r2, r1
 80038c4:	4939      	ldr	r1, [pc, #228]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 80038c6:	4313      	orrs	r3, r2
 80038c8:	628b      	str	r3, [r1, #40]	@ 0x28
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038ce:	3b01      	subs	r3, #1
 80038d0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038d8:	3b01      	subs	r3, #1
 80038da:	025b      	lsls	r3, r3, #9
 80038dc:	b29b      	uxth	r3, r3
 80038de:	431a      	orrs	r2, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038e4:	3b01      	subs	r3, #1
 80038e6:	041b      	lsls	r3, r3, #16
 80038e8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80038ec:	431a      	orrs	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f2:	3b01      	subs	r3, #1
 80038f4:	061b      	lsls	r3, r3, #24
 80038f6:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80038fa:	492c      	ldr	r1, [pc, #176]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 80038fc:	4313      	orrs	r3, r2
 80038fe:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8003900:	4b2a      	ldr	r3, [pc, #168]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003904:	4a29      	ldr	r2, [pc, #164]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003906:	f023 0310 	bic.w	r3, r3, #16
 800390a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003910:	4a26      	ldr	r2, [pc, #152]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003912:	00db      	lsls	r3, r3, #3
 8003914:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003916:	4b25      	ldr	r3, [pc, #148]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800391a:	4a24      	ldr	r2, [pc, #144]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 800391c:	f043 0310 	orr.w	r3, r3, #16
 8003920:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8003922:	4b22      	ldr	r3, [pc, #136]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003926:	f023 020c 	bic.w	r2, r3, #12
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800392e:	491f      	ldr	r1, [pc, #124]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003930:	4313      	orrs	r3, r2
 8003932:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8003934:	4b1d      	ldr	r3, [pc, #116]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003938:	f023 0220 	bic.w	r2, r3, #32
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003940:	491a      	ldr	r1, [pc, #104]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003942:	4313      	orrs	r3, r2
 8003944:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003946:	4b19      	ldr	r3, [pc, #100]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800394a:	4a18      	ldr	r2, [pc, #96]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 800394c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003950:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8003952:	4b16      	ldr	r3, [pc, #88]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a15      	ldr	r2, [pc, #84]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003958:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800395c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800395e:	f7fd fbd9 	bl	8001114 <HAL_GetTick>
 8003962:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003964:	e008      	b.n	8003978 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003966:	f7fd fbd5 	bl	8001114 <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	2b02      	cmp	r3, #2
 8003972:	d901      	bls.n	8003978 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e08d      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003978:	4b0c      	ldr	r3, [pc, #48]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003980:	2b00      	cmp	r3, #0
 8003982:	d0f0      	beq.n	8003966 <HAL_RCC_OscConfig+0x736>
 8003984:	e085      	b.n	8003a92 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8003986:	4b09      	ldr	r3, [pc, #36]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a08      	ldr	r2, [pc, #32]	@ (80039ac <HAL_RCC_OscConfig+0x77c>)
 800398c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003990:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003992:	f7fd fbbf 	bl	8001114 <HAL_GetTick>
 8003996:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003998:	e00a      	b.n	80039b0 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800399a:	f7fd fbbb 	bl	8001114 <HAL_GetTick>
 800399e:	4602      	mov	r2, r0
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	1ad3      	subs	r3, r2, r3
 80039a4:	2b02      	cmp	r3, #2
 80039a6:	d903      	bls.n	80039b0 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 80039a8:	2303      	movs	r3, #3
 80039aa:	e073      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
 80039ac:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80039b0:	4b3a      	ldr	r3, [pc, #232]	@ (8003a9c <HAL_RCC_OscConfig+0x86c>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d1ee      	bne.n	800399a <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80039bc:	4b37      	ldr	r3, [pc, #220]	@ (8003a9c <HAL_RCC_OscConfig+0x86c>)
 80039be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c0:	4a36      	ldr	r2, [pc, #216]	@ (8003a9c <HAL_RCC_OscConfig+0x86c>)
 80039c2:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80039c6:	f023 0303 	bic.w	r3, r3, #3
 80039ca:	6293      	str	r3, [r2, #40]	@ 0x28
 80039cc:	e061      	b.n	8003a92 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80039ce:	4b33      	ldr	r3, [pc, #204]	@ (8003a9c <HAL_RCC_OscConfig+0x86c>)
 80039d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d2:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80039d4:	4b31      	ldr	r3, [pc, #196]	@ (8003a9c <HAL_RCC_OscConfig+0x86c>)
 80039d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039d8:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d031      	beq.n	8003a46 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	f003 0203 	and.w	r2, r3, #3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d12a      	bne.n	8003a46 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	0a1b      	lsrs	r3, r3, #8
 80039f4:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d122      	bne.n	8003a46 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a0a:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d11a      	bne.n	8003a46 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	0a5b      	lsrs	r3, r3, #9
 8003a14:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a1c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d111      	bne.n	8003a46 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	0c1b      	lsrs	r3, r3, #16
 8003a26:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a2e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d108      	bne.n	8003a46 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	0e1b      	lsrs	r3, r3, #24
 8003a38:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a40:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d001      	beq.n	8003a4a <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e024      	b.n	8003a94 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003a4a:	4b14      	ldr	r3, [pc, #80]	@ (8003a9c <HAL_RCC_OscConfig+0x86c>)
 8003a4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a4e:	08db      	lsrs	r3, r3, #3
 8003a50:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d01a      	beq.n	8003a92 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8003a5c:	4b0f      	ldr	r3, [pc, #60]	@ (8003a9c <HAL_RCC_OscConfig+0x86c>)
 8003a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a60:	4a0e      	ldr	r2, [pc, #56]	@ (8003a9c <HAL_RCC_OscConfig+0x86c>)
 8003a62:	f023 0310 	bic.w	r3, r3, #16
 8003a66:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a68:	f7fd fb54 	bl	8001114 <HAL_GetTick>
 8003a6c:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8003a6e:	bf00      	nop
 8003a70:	f7fd fb50 	bl	8001114 <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d0f9      	beq.n	8003a70 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a80:	4a06      	ldr	r2, [pc, #24]	@ (8003a9c <HAL_RCC_OscConfig+0x86c>)
 8003a82:	00db      	lsls	r3, r3, #3
 8003a84:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003a86:	4b05      	ldr	r3, [pc, #20]	@ (8003a9c <HAL_RCC_OscConfig+0x86c>)
 8003a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a8a:	4a04      	ldr	r2, [pc, #16]	@ (8003a9c <HAL_RCC_OscConfig+0x86c>)
 8003a8c:	f043 0310 	orr.w	r3, r3, #16
 8003a90:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8003a92:	2300      	movs	r3, #0
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3720      	adds	r7, #32
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	44020c00 	.word	0x44020c00

08003aa0 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d101      	bne.n	8003ab4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e19e      	b.n	8003df2 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ab4:	4b83      	ldr	r3, [pc, #524]	@ (8003cc4 <HAL_RCC_ClockConfig+0x224>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 030f 	and.w	r3, r3, #15
 8003abc:	683a      	ldr	r2, [r7, #0]
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	d910      	bls.n	8003ae4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ac2:	4b80      	ldr	r3, [pc, #512]	@ (8003cc4 <HAL_RCC_ClockConfig+0x224>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f023 020f 	bic.w	r2, r3, #15
 8003aca:	497e      	ldr	r1, [pc, #504]	@ (8003cc4 <HAL_RCC_ClockConfig+0x224>)
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ad2:	4b7c      	ldr	r3, [pc, #496]	@ (8003cc4 <HAL_RCC_ClockConfig+0x224>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 030f 	and.w	r3, r3, #15
 8003ada:	683a      	ldr	r2, [r7, #0]
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d001      	beq.n	8003ae4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e186      	b.n	8003df2 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0310 	and.w	r3, r3, #16
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d012      	beq.n	8003b16 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	695a      	ldr	r2, [r3, #20]
 8003af4:	4b74      	ldr	r3, [pc, #464]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003af6:	6a1b      	ldr	r3, [r3, #32]
 8003af8:	0a1b      	lsrs	r3, r3, #8
 8003afa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003afe:	429a      	cmp	r2, r3
 8003b00:	d909      	bls.n	8003b16 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003b02:	4b71      	ldr	r3, [pc, #452]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003b04:	6a1b      	ldr	r3, [r3, #32]
 8003b06:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	695b      	ldr	r3, [r3, #20]
 8003b0e:	021b      	lsls	r3, r3, #8
 8003b10:	496d      	ldr	r1, [pc, #436]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003b12:	4313      	orrs	r3, r2
 8003b14:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0308 	and.w	r3, r3, #8
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d012      	beq.n	8003b48 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	691a      	ldr	r2, [r3, #16]
 8003b26:	4b68      	ldr	r3, [pc, #416]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003b28:	6a1b      	ldr	r3, [r3, #32]
 8003b2a:	091b      	lsrs	r3, r3, #4
 8003b2c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d909      	bls.n	8003b48 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003b34:	4b64      	ldr	r3, [pc, #400]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003b36:	6a1b      	ldr	r3, [r3, #32]
 8003b38:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	691b      	ldr	r3, [r3, #16]
 8003b40:	011b      	lsls	r3, r3, #4
 8003b42:	4961      	ldr	r1, [pc, #388]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003b44:	4313      	orrs	r3, r2
 8003b46:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0304 	and.w	r3, r3, #4
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d010      	beq.n	8003b76 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	68da      	ldr	r2, [r3, #12]
 8003b58:	4b5b      	ldr	r3, [pc, #364]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003b5a:	6a1b      	ldr	r3, [r3, #32]
 8003b5c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d908      	bls.n	8003b76 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003b64:	4b58      	ldr	r3, [pc, #352]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003b66:	6a1b      	ldr	r3, [r3, #32]
 8003b68:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	68db      	ldr	r3, [r3, #12]
 8003b70:	4955      	ldr	r1, [pc, #340]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003b72:	4313      	orrs	r3, r2
 8003b74:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 0302 	and.w	r3, r3, #2
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d010      	beq.n	8003ba4 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	689a      	ldr	r2, [r3, #8]
 8003b86:	4b50      	ldr	r3, [pc, #320]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003b88:	6a1b      	ldr	r3, [r3, #32]
 8003b8a:	f003 030f 	and.w	r3, r3, #15
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d908      	bls.n	8003ba4 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003b92:	4b4d      	ldr	r3, [pc, #308]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003b94:	6a1b      	ldr	r3, [r3, #32]
 8003b96:	f023 020f 	bic.w	r2, r3, #15
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	494a      	ldr	r1, [pc, #296]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 0301 	and.w	r3, r3, #1
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	f000 8093 	beq.w	8003cd8 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	2b03      	cmp	r3, #3
 8003bb8:	d107      	bne.n	8003bca <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003bba:	4b43      	ldr	r3, [pc, #268]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d121      	bne.n	8003c0a <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e113      	b.n	8003df2 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	d107      	bne.n	8003be2 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bd2:	4b3d      	ldr	r3, [pc, #244]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d115      	bne.n	8003c0a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e107      	b.n	8003df2 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	2b01      	cmp	r3, #1
 8003be8:	d107      	bne.n	8003bfa <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003bea:	4b37      	ldr	r3, [pc, #220]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d109      	bne.n	8003c0a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e0fb      	b.n	8003df2 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bfa:	4b33      	ldr	r3, [pc, #204]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 0302 	and.w	r3, r3, #2
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d101      	bne.n	8003c0a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e0f3      	b.n	8003df2 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8003c0a:	4b2f      	ldr	r3, [pc, #188]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003c0c:	69db      	ldr	r3, [r3, #28]
 8003c0e:	f023 0203 	bic.w	r2, r3, #3
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	492c      	ldr	r1, [pc, #176]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c1c:	f7fd fa7a 	bl	8001114 <HAL_GetTick>
 8003c20:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	2b03      	cmp	r3, #3
 8003c28:	d112      	bne.n	8003c50 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c2a:	e00a      	b.n	8003c42 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003c2c:	f7fd fa72 	bl	8001114 <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d901      	bls.n	8003c42 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e0d7      	b.n	8003df2 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c42:	4b21      	ldr	r3, [pc, #132]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003c44:	69db      	ldr	r3, [r3, #28]
 8003c46:	f003 0318 	and.w	r3, r3, #24
 8003c4a:	2b18      	cmp	r3, #24
 8003c4c:	d1ee      	bne.n	8003c2c <HAL_RCC_ClockConfig+0x18c>
 8003c4e:	e043      	b.n	8003cd8 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	2b02      	cmp	r3, #2
 8003c56:	d112      	bne.n	8003c7e <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c58:	e00a      	b.n	8003c70 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003c5a:	f7fd fa5b 	bl	8001114 <HAL_GetTick>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d901      	bls.n	8003c70 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e0c0      	b.n	8003df2 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c70:	4b15      	ldr	r3, [pc, #84]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003c72:	69db      	ldr	r3, [r3, #28]
 8003c74:	f003 0318 	and.w	r3, r3, #24
 8003c78:	2b10      	cmp	r3, #16
 8003c7a:	d1ee      	bne.n	8003c5a <HAL_RCC_ClockConfig+0x1ba>
 8003c7c:	e02c      	b.n	8003cd8 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d122      	bne.n	8003ccc <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8003c86:	e00a      	b.n	8003c9e <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003c88:	f7fd fa44 	bl	8001114 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d901      	bls.n	8003c9e <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e0a9      	b.n	8003df2 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8003c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8003cc8 <HAL_RCC_ClockConfig+0x228>)
 8003ca0:	69db      	ldr	r3, [r3, #28]
 8003ca2:	f003 0318 	and.w	r3, r3, #24
 8003ca6:	2b08      	cmp	r3, #8
 8003ca8:	d1ee      	bne.n	8003c88 <HAL_RCC_ClockConfig+0x1e8>
 8003caa:	e015      	b.n	8003cd8 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003cac:	f7fd fa32 	bl	8001114 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d906      	bls.n	8003ccc <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e097      	b.n	8003df2 <HAL_RCC_ClockConfig+0x352>
 8003cc2:	bf00      	nop
 8003cc4:	40022000 	.word	0x40022000
 8003cc8:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ccc:	4b4b      	ldr	r3, [pc, #300]	@ (8003dfc <HAL_RCC_ClockConfig+0x35c>)
 8003cce:	69db      	ldr	r3, [r3, #28]
 8003cd0:	f003 0318 	and.w	r3, r3, #24
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d1e9      	bne.n	8003cac <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0302 	and.w	r3, r3, #2
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d010      	beq.n	8003d06 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	689a      	ldr	r2, [r3, #8]
 8003ce8:	4b44      	ldr	r3, [pc, #272]	@ (8003dfc <HAL_RCC_ClockConfig+0x35c>)
 8003cea:	6a1b      	ldr	r3, [r3, #32]
 8003cec:	f003 030f 	and.w	r3, r3, #15
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d208      	bcs.n	8003d06 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003cf4:	4b41      	ldr	r3, [pc, #260]	@ (8003dfc <HAL_RCC_ClockConfig+0x35c>)
 8003cf6:	6a1b      	ldr	r3, [r3, #32]
 8003cf8:	f023 020f 	bic.w	r2, r3, #15
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	493e      	ldr	r1, [pc, #248]	@ (8003dfc <HAL_RCC_ClockConfig+0x35c>)
 8003d02:	4313      	orrs	r3, r2
 8003d04:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d06:	4b3e      	ldr	r3, [pc, #248]	@ (8003e00 <HAL_RCC_ClockConfig+0x360>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 030f 	and.w	r3, r3, #15
 8003d0e:	683a      	ldr	r2, [r7, #0]
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d210      	bcs.n	8003d36 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d14:	4b3a      	ldr	r3, [pc, #232]	@ (8003e00 <HAL_RCC_ClockConfig+0x360>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f023 020f 	bic.w	r2, r3, #15
 8003d1c:	4938      	ldr	r1, [pc, #224]	@ (8003e00 <HAL_RCC_ClockConfig+0x360>)
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d24:	4b36      	ldr	r3, [pc, #216]	@ (8003e00 <HAL_RCC_ClockConfig+0x360>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 030f 	and.w	r3, r3, #15
 8003d2c:	683a      	ldr	r2, [r7, #0]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d001      	beq.n	8003d36 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e05d      	b.n	8003df2 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0304 	and.w	r3, r3, #4
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d010      	beq.n	8003d64 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	68da      	ldr	r2, [r3, #12]
 8003d46:	4b2d      	ldr	r3, [pc, #180]	@ (8003dfc <HAL_RCC_ClockConfig+0x35c>)
 8003d48:	6a1b      	ldr	r3, [r3, #32]
 8003d4a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d208      	bcs.n	8003d64 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003d52:	4b2a      	ldr	r3, [pc, #168]	@ (8003dfc <HAL_RCC_ClockConfig+0x35c>)
 8003d54:	6a1b      	ldr	r3, [r3, #32]
 8003d56:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	4927      	ldr	r1, [pc, #156]	@ (8003dfc <HAL_RCC_ClockConfig+0x35c>)
 8003d60:	4313      	orrs	r3, r2
 8003d62:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0308 	and.w	r3, r3, #8
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d012      	beq.n	8003d96 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	691a      	ldr	r2, [r3, #16]
 8003d74:	4b21      	ldr	r3, [pc, #132]	@ (8003dfc <HAL_RCC_ClockConfig+0x35c>)
 8003d76:	6a1b      	ldr	r3, [r3, #32]
 8003d78:	091b      	lsrs	r3, r3, #4
 8003d7a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d209      	bcs.n	8003d96 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003d82:	4b1e      	ldr	r3, [pc, #120]	@ (8003dfc <HAL_RCC_ClockConfig+0x35c>)
 8003d84:	6a1b      	ldr	r3, [r3, #32]
 8003d86:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	691b      	ldr	r3, [r3, #16]
 8003d8e:	011b      	lsls	r3, r3, #4
 8003d90:	491a      	ldr	r1, [pc, #104]	@ (8003dfc <HAL_RCC_ClockConfig+0x35c>)
 8003d92:	4313      	orrs	r3, r2
 8003d94:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 0310 	and.w	r3, r3, #16
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d012      	beq.n	8003dc8 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	695a      	ldr	r2, [r3, #20]
 8003da6:	4b15      	ldr	r3, [pc, #84]	@ (8003dfc <HAL_RCC_ClockConfig+0x35c>)
 8003da8:	6a1b      	ldr	r3, [r3, #32]
 8003daa:	0a1b      	lsrs	r3, r3, #8
 8003dac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003db0:	429a      	cmp	r2, r3
 8003db2:	d209      	bcs.n	8003dc8 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003db4:	4b11      	ldr	r3, [pc, #68]	@ (8003dfc <HAL_RCC_ClockConfig+0x35c>)
 8003db6:	6a1b      	ldr	r3, [r3, #32]
 8003db8:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	695b      	ldr	r3, [r3, #20]
 8003dc0:	021b      	lsls	r3, r3, #8
 8003dc2:	490e      	ldr	r1, [pc, #56]	@ (8003dfc <HAL_RCC_ClockConfig+0x35c>)
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003dc8:	f000 f822 	bl	8003e10 <HAL_RCC_GetSysClockFreq>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	4b0b      	ldr	r3, [pc, #44]	@ (8003dfc <HAL_RCC_ClockConfig+0x35c>)
 8003dd0:	6a1b      	ldr	r3, [r3, #32]
 8003dd2:	f003 030f 	and.w	r3, r3, #15
 8003dd6:	490b      	ldr	r1, [pc, #44]	@ (8003e04 <HAL_RCC_ClockConfig+0x364>)
 8003dd8:	5ccb      	ldrb	r3, [r1, r3]
 8003dda:	fa22 f303 	lsr.w	r3, r2, r3
 8003dde:	4a0a      	ldr	r2, [pc, #40]	@ (8003e08 <HAL_RCC_ClockConfig+0x368>)
 8003de0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003de2:	4b0a      	ldr	r3, [pc, #40]	@ (8003e0c <HAL_RCC_ClockConfig+0x36c>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4618      	mov	r0, r3
 8003de8:	f7fc fe9e 	bl	8000b28 <HAL_InitTick>
 8003dec:	4603      	mov	r3, r0
 8003dee:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8003df0:	7afb      	ldrb	r3, [r7, #11]
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3710      	adds	r7, #16
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	44020c00 	.word	0x44020c00
 8003e00:	40022000 	.word	0x40022000
 8003e04:	08013ebc 	.word	0x08013ebc
 8003e08:	20000000 	.word	0x20000000
 8003e0c:	20000004 	.word	0x20000004

08003e10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b089      	sub	sp, #36	@ 0x24
 8003e14:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8003e16:	4b8c      	ldr	r3, [pc, #560]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x238>)
 8003e18:	69db      	ldr	r3, [r3, #28]
 8003e1a:	f003 0318 	and.w	r3, r3, #24
 8003e1e:	2b08      	cmp	r3, #8
 8003e20:	d102      	bne.n	8003e28 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8003e22:	4b8a      	ldr	r3, [pc, #552]	@ (800404c <HAL_RCC_GetSysClockFreq+0x23c>)
 8003e24:	61fb      	str	r3, [r7, #28]
 8003e26:	e107      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e28:	4b87      	ldr	r3, [pc, #540]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x238>)
 8003e2a:	69db      	ldr	r3, [r3, #28]
 8003e2c:	f003 0318 	and.w	r3, r3, #24
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d112      	bne.n	8003e5a <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8003e34:	4b84      	ldr	r3, [pc, #528]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x238>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0320 	and.w	r3, r3, #32
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d009      	beq.n	8003e54 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003e40:	4b81      	ldr	r3, [pc, #516]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x238>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	08db      	lsrs	r3, r3, #3
 8003e46:	f003 0303 	and.w	r3, r3, #3
 8003e4a:	4a81      	ldr	r2, [pc, #516]	@ (8004050 <HAL_RCC_GetSysClockFreq+0x240>)
 8003e4c:	fa22 f303 	lsr.w	r3, r2, r3
 8003e50:	61fb      	str	r3, [r7, #28]
 8003e52:	e0f1      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8003e54:	4b7e      	ldr	r3, [pc, #504]	@ (8004050 <HAL_RCC_GetSysClockFreq+0x240>)
 8003e56:	61fb      	str	r3, [r7, #28]
 8003e58:	e0ee      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e5a:	4b7b      	ldr	r3, [pc, #492]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x238>)
 8003e5c:	69db      	ldr	r3, [r3, #28]
 8003e5e:	f003 0318 	and.w	r3, r3, #24
 8003e62:	2b10      	cmp	r3, #16
 8003e64:	d102      	bne.n	8003e6c <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003e66:	4b7b      	ldr	r3, [pc, #492]	@ (8004054 <HAL_RCC_GetSysClockFreq+0x244>)
 8003e68:	61fb      	str	r3, [r7, #28]
 8003e6a:	e0e5      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e6c:	4b76      	ldr	r3, [pc, #472]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x238>)
 8003e6e:	69db      	ldr	r3, [r3, #28]
 8003e70:	f003 0318 	and.w	r3, r3, #24
 8003e74:	2b18      	cmp	r3, #24
 8003e76:	f040 80dd 	bne.w	8004034 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8003e7a:	4b73      	ldr	r3, [pc, #460]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x238>)
 8003e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e7e:	f003 0303 	and.w	r3, r3, #3
 8003e82:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8003e84:	4b70      	ldr	r3, [pc, #448]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x238>)
 8003e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e88:	0a1b      	lsrs	r3, r3, #8
 8003e8a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e8e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003e90:	4b6d      	ldr	r3, [pc, #436]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x238>)
 8003e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e94:	091b      	lsrs	r3, r3, #4
 8003e96:	f003 0301 	and.w	r3, r3, #1
 8003e9a:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8003e9c:	4b6a      	ldr	r3, [pc, #424]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x238>)
 8003e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8003ea0:	08db      	lsrs	r3, r3, #3
 8003ea2:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8003ea6:	68fa      	ldr	r2, [r7, #12]
 8003ea8:	fb02 f303 	mul.w	r3, r2, r3
 8003eac:	ee07 3a90 	vmov	s15, r3
 8003eb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003eb4:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	f000 80b7 	beq.w	800402e <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d003      	beq.n	8003ece <HAL_RCC_GetSysClockFreq+0xbe>
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	2b03      	cmp	r3, #3
 8003eca:	d056      	beq.n	8003f7a <HAL_RCC_GetSysClockFreq+0x16a>
 8003ecc:	e077      	b.n	8003fbe <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8003ece:	4b5e      	ldr	r3, [pc, #376]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x238>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0320 	and.w	r3, r3, #32
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d02d      	beq.n	8003f36 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003eda:	4b5b      	ldr	r3, [pc, #364]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x238>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	08db      	lsrs	r3, r3, #3
 8003ee0:	f003 0303 	and.w	r3, r3, #3
 8003ee4:	4a5a      	ldr	r2, [pc, #360]	@ (8004050 <HAL_RCC_GetSysClockFreq+0x240>)
 8003ee6:	fa22 f303 	lsr.w	r3, r2, r3
 8003eea:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	ee07 3a90 	vmov	s15, r3
 8003ef2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	ee07 3a90 	vmov	s15, r3
 8003efc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f00:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f04:	4b50      	ldr	r3, [pc, #320]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x238>)
 8003f06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f0c:	ee07 3a90 	vmov	s15, r3
 8003f10:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f14:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f18:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8004058 <HAL_RCC_GetSysClockFreq+0x248>
 8003f1c:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f20:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f24:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f28:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f30:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8003f34:	e065      	b.n	8004002 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	ee07 3a90 	vmov	s15, r3
 8003f3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f40:	eddf 6a46 	vldr	s13, [pc, #280]	@ 800405c <HAL_RCC_GetSysClockFreq+0x24c>
 8003f44:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f48:	4b3f      	ldr	r3, [pc, #252]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x238>)
 8003f4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f50:	ee07 3a90 	vmov	s15, r3
 8003f54:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f58:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f5c:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004058 <HAL_RCC_GetSysClockFreq+0x248>
 8003f60:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f64:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f68:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f74:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8003f78:	e043      	b.n	8004002 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	ee07 3a90 	vmov	s15, r3
 8003f80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f84:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8004060 <HAL_RCC_GetSysClockFreq+0x250>
 8003f88:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f8c:	4b2e      	ldr	r3, [pc, #184]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x238>)
 8003f8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f94:	ee07 3a90 	vmov	s15, r3
 8003f98:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f9c:	ed97 6a02 	vldr	s12, [r7, #8]
 8003fa0:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8004058 <HAL_RCC_GetSysClockFreq+0x248>
 8003fa4:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003fa8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003fac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fb0:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003fb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fb8:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8003fbc:	e021      	b.n	8004002 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	ee07 3a90 	vmov	s15, r3
 8003fc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fc8:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004064 <HAL_RCC_GetSysClockFreq+0x254>
 8003fcc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fd0:	4b1d      	ldr	r3, [pc, #116]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x238>)
 8003fd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fd8:	ee07 3a90 	vmov	s15, r3
 8003fdc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003fe0:	ed97 6a02 	vldr	s12, [r7, #8]
 8003fe4:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8004058 <HAL_RCC_GetSysClockFreq+0x248>
 8003fe8:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003fec:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ff0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ff4:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003ff8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ffc:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8004000:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8004002:	4b11      	ldr	r3, [pc, #68]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x238>)
 8004004:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004006:	0a5b      	lsrs	r3, r3, #9
 8004008:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800400c:	3301      	adds	r3, #1
 800400e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	ee07 3a90 	vmov	s15, r3
 8004016:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800401a:	edd7 6a06 	vldr	s13, [r7, #24]
 800401e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004022:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004026:	ee17 3a90 	vmov	r3, s15
 800402a:	61fb      	str	r3, [r7, #28]
 800402c:	e004      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 800402e:	2300      	movs	r3, #0
 8004030:	61fb      	str	r3, [r7, #28]
 8004032:	e001      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8004034:	4b06      	ldr	r3, [pc, #24]	@ (8004050 <HAL_RCC_GetSysClockFreq+0x240>)
 8004036:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8004038:	69fb      	ldr	r3, [r7, #28]
}
 800403a:	4618      	mov	r0, r3
 800403c:	3724      	adds	r7, #36	@ 0x24
 800403e:	46bd      	mov	sp, r7
 8004040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop
 8004048:	44020c00 	.word	0x44020c00
 800404c:	003d0900 	.word	0x003d0900
 8004050:	03d09000 	.word	0x03d09000
 8004054:	017d7840 	.word	0x017d7840
 8004058:	46000000 	.word	0x46000000
 800405c:	4c742400 	.word	0x4c742400
 8004060:	4bbebc20 	.word	0x4bbebc20
 8004064:	4a742400 	.word	0x4a742400

08004068 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800406c:	f7ff fed0 	bl	8003e10 <HAL_RCC_GetSysClockFreq>
 8004070:	4602      	mov	r2, r0
 8004072:	4b08      	ldr	r3, [pc, #32]	@ (8004094 <HAL_RCC_GetHCLKFreq+0x2c>)
 8004074:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8004076:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800407a:	4907      	ldr	r1, [pc, #28]	@ (8004098 <HAL_RCC_GetHCLKFreq+0x30>)
 800407c:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800407e:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004082:	fa22 f303 	lsr.w	r3, r2, r3
 8004086:	4a05      	ldr	r2, [pc, #20]	@ (800409c <HAL_RCC_GetHCLKFreq+0x34>)
 8004088:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 800408a:	4b04      	ldr	r3, [pc, #16]	@ (800409c <HAL_RCC_GetHCLKFreq+0x34>)
 800408c:	681b      	ldr	r3, [r3, #0]
}
 800408e:	4618      	mov	r0, r3
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	44020c00 	.word	0x44020c00
 8004098:	08013ebc 	.word	0x08013ebc
 800409c:	20000000 	.word	0x20000000

080040a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 80040a4:	f7ff ffe0 	bl	8004068 <HAL_RCC_GetHCLKFreq>
 80040a8:	4602      	mov	r2, r0
 80040aa:	4b06      	ldr	r3, [pc, #24]	@ (80040c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80040ac:	6a1b      	ldr	r3, [r3, #32]
 80040ae:	091b      	lsrs	r3, r3, #4
 80040b0:	f003 0307 	and.w	r3, r3, #7
 80040b4:	4904      	ldr	r1, [pc, #16]	@ (80040c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80040b6:	5ccb      	ldrb	r3, [r1, r3]
 80040b8:	f003 031f 	and.w	r3, r3, #31
 80040bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	bd80      	pop	{r7, pc}
 80040c4:	44020c00 	.word	0x44020c00
 80040c8:	08013ecc 	.word	0x08013ecc

080040cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 80040d0:	f7ff ffca 	bl	8004068 <HAL_RCC_GetHCLKFreq>
 80040d4:	4602      	mov	r2, r0
 80040d6:	4b06      	ldr	r3, [pc, #24]	@ (80040f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040d8:	6a1b      	ldr	r3, [r3, #32]
 80040da:	0a1b      	lsrs	r3, r3, #8
 80040dc:	f003 0307 	and.w	r3, r3, #7
 80040e0:	4904      	ldr	r1, [pc, #16]	@ (80040f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80040e2:	5ccb      	ldrb	r3, [r1, r3]
 80040e4:	f003 031f 	and.w	r3, r3, #31
 80040e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	bd80      	pop	{r7, pc}
 80040f0:	44020c00 	.word	0x44020c00
 80040f4:	08013ecc 	.word	0x08013ecc

080040f8 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 80040fc:	f7ff ffb4 	bl	8004068 <HAL_RCC_GetHCLKFreq>
 8004100:	4602      	mov	r2, r0
 8004102:	4b06      	ldr	r3, [pc, #24]	@ (800411c <HAL_RCC_GetPCLK3Freq+0x24>)
 8004104:	6a1b      	ldr	r3, [r3, #32]
 8004106:	0b1b      	lsrs	r3, r3, #12
 8004108:	f003 0307 	and.w	r3, r3, #7
 800410c:	4904      	ldr	r1, [pc, #16]	@ (8004120 <HAL_RCC_GetPCLK3Freq+0x28>)
 800410e:	5ccb      	ldrb	r3, [r1, r3]
 8004110:	f003 031f 	and.w	r3, r3, #31
 8004114:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004118:	4618      	mov	r0, r3
 800411a:	bd80      	pop	{r7, pc}
 800411c:	44020c00 	.word	0x44020c00
 8004120:	08013ecc 	.word	0x08013ecc

08004124 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t *pFLatency)
{
 8004124:	b480      	push	{r7}
 8004126:	b085      	sub	sp, #20
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | \
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	221f      	movs	r2, #31
 8004132:	601a      	str	r2, [r3, #0]
                              RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 8004134:	4b15      	ldr	r3, [pc, #84]	@ (800418c <HAL_RCC_GetClockConfig+0x68>)
 8004136:	69db      	ldr	r3, [r3, #28]
 8004138:	f003 0203 	and.w	r2, r3, #3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  regval = RCC->CFGR2;
 8004140:	4b12      	ldr	r3, [pc, #72]	@ (800418c <HAL_RCC_GetClockConfig+0x68>)
 8004142:	6a1b      	ldr	r3, [r3, #32]
 8004144:	60fb      	str	r3, [r7, #12]
  pClkInitStruct->AHBCLKDivider = (uint32_t)(regval & RCC_CFGR2_HPRE);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f003 020f 	and.w	r2, r3, #15
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pClkInitStruct->APB1CLKDivider = (uint32_t)(regval & RCC_CFGR2_PPRE1);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pClkInitStruct->APB2CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE2) >> 4);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	091b      	lsrs	r3, r3, #4
 800415e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pClkInitStruct->APB3CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE3) >> 8);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	0a1b      	lsrs	r3, r3, #8
 800416a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004172:	4b07      	ldr	r3, [pc, #28]	@ (8004190 <HAL_RCC_GetClockConfig+0x6c>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 020f 	and.w	r2, r3, #15
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	601a      	str	r2, [r3, #0]
}
 800417e:	bf00      	nop
 8004180:	3714      	adds	r7, #20
 8004182:	46bd      	mov	sp, r7
 8004184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004188:	4770      	bx	lr
 800418a:	bf00      	nop
 800418c:	44020c00 	.word	0x44020c00
 8004190:	40022000 	.word	0x40022000

08004194 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004194:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004198:	b0d8      	sub	sp, #352	@ 0x160
 800419a:	af00      	add	r7, sp, #0
 800419c:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80041a0:	2300      	movs	r3, #0
 80041a2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80041a6:	2300      	movs	r3, #0
 80041a8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80041ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041b4:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 80041b8:	2500      	movs	r5, #0
 80041ba:	ea54 0305 	orrs.w	r3, r4, r5
 80041be:	d00b      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80041c0:	4bcd      	ldr	r3, [pc, #820]	@ (80044f8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80041c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80041c6:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 80041ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041d0:	4ac9      	ldr	r2, [pc, #804]	@ (80044f8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80041d2:	430b      	orrs	r3, r1
 80041d4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80041d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041e0:	f002 0801 	and.w	r8, r2, #1
 80041e4:	f04f 0900 	mov.w	r9, #0
 80041e8:	ea58 0309 	orrs.w	r3, r8, r9
 80041ec:	d042      	beq.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 80041ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041f4:	2b05      	cmp	r3, #5
 80041f6:	d823      	bhi.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0xac>
 80041f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004200 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80041fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041fe:	bf00      	nop
 8004200:	08004249 	.word	0x08004249
 8004204:	08004219 	.word	0x08004219
 8004208:	0800422d 	.word	0x0800422d
 800420c:	08004249 	.word	0x08004249
 8004210:	08004249 	.word	0x08004249
 8004214:	08004249 	.word	0x08004249
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004218:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800421c:	3308      	adds	r3, #8
 800421e:	4618      	mov	r0, r3
 8004220:	f004 fee0 	bl	8008fe4 <RCCEx_PLL2_Config>
 8004224:	4603      	mov	r3, r0
 8004226:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800422a:	e00e      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800422c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004230:	3330      	adds	r3, #48	@ 0x30
 8004232:	4618      	mov	r0, r3
 8004234:	f004 ff6e 	bl	8009114 <RCCEx_PLL3_Config>
 8004238:	4603      	mov	r3, r0
 800423a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800423e:	e004      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004246:	e000      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8004248:	bf00      	nop
    }

    if (ret == HAL_OK)
 800424a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800424e:	2b00      	cmp	r3, #0
 8004250:	d10c      	bne.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8004252:	4ba9      	ldr	r3, [pc, #676]	@ (80044f8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004254:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004258:	f023 0107 	bic.w	r1, r3, #7
 800425c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004260:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004262:	4aa5      	ldr	r2, [pc, #660]	@ (80044f8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004264:	430b      	orrs	r3, r1
 8004266:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800426a:	e003      	b.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800426c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004270:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004274:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800427c:	f002 0a02 	and.w	sl, r2, #2
 8004280:	f04f 0b00 	mov.w	fp, #0
 8004284:	ea5a 030b 	orrs.w	r3, sl, fp
 8004288:	f000 8088 	beq.w	800439c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 800428c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004290:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004292:	2b28      	cmp	r3, #40	@ 0x28
 8004294:	d868      	bhi.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8004296:	a201      	add	r2, pc, #4	@ (adr r2, 800429c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8004298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800429c:	08004371 	.word	0x08004371
 80042a0:	08004369 	.word	0x08004369
 80042a4:	08004369 	.word	0x08004369
 80042a8:	08004369 	.word	0x08004369
 80042ac:	08004369 	.word	0x08004369
 80042b0:	08004369 	.word	0x08004369
 80042b4:	08004369 	.word	0x08004369
 80042b8:	08004369 	.word	0x08004369
 80042bc:	08004341 	.word	0x08004341
 80042c0:	08004369 	.word	0x08004369
 80042c4:	08004369 	.word	0x08004369
 80042c8:	08004369 	.word	0x08004369
 80042cc:	08004369 	.word	0x08004369
 80042d0:	08004369 	.word	0x08004369
 80042d4:	08004369 	.word	0x08004369
 80042d8:	08004369 	.word	0x08004369
 80042dc:	08004355 	.word	0x08004355
 80042e0:	08004369 	.word	0x08004369
 80042e4:	08004369 	.word	0x08004369
 80042e8:	08004369 	.word	0x08004369
 80042ec:	08004369 	.word	0x08004369
 80042f0:	08004369 	.word	0x08004369
 80042f4:	08004369 	.word	0x08004369
 80042f8:	08004369 	.word	0x08004369
 80042fc:	08004371 	.word	0x08004371
 8004300:	08004369 	.word	0x08004369
 8004304:	08004369 	.word	0x08004369
 8004308:	08004369 	.word	0x08004369
 800430c:	08004369 	.word	0x08004369
 8004310:	08004369 	.word	0x08004369
 8004314:	08004369 	.word	0x08004369
 8004318:	08004369 	.word	0x08004369
 800431c:	08004371 	.word	0x08004371
 8004320:	08004369 	.word	0x08004369
 8004324:	08004369 	.word	0x08004369
 8004328:	08004369 	.word	0x08004369
 800432c:	08004369 	.word	0x08004369
 8004330:	08004369 	.word	0x08004369
 8004334:	08004369 	.word	0x08004369
 8004338:	08004369 	.word	0x08004369
 800433c:	08004371 	.word	0x08004371
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004340:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004344:	3308      	adds	r3, #8
 8004346:	4618      	mov	r0, r3
 8004348:	f004 fe4c 	bl	8008fe4 <RCCEx_PLL2_Config>
 800434c:	4603      	mov	r3, r0
 800434e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8004352:	e00e      	b.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004354:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004358:	3330      	adds	r3, #48	@ 0x30
 800435a:	4618      	mov	r0, r3
 800435c:	f004 feda 	bl	8009114 <RCCEx_PLL3_Config>
 8004360:	4603      	mov	r3, r0
 8004362:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8004366:	e004      	b.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800436e:	e000      	b.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8004370:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004372:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004376:	2b00      	cmp	r3, #0
 8004378:	d10c      	bne.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800437a:	4b5f      	ldr	r3, [pc, #380]	@ (80044f8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800437c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004380:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004384:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004388:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800438a:	4a5b      	ldr	r2, [pc, #364]	@ (80044f8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800438c:	430b      	orrs	r3, r1
 800438e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004392:	e003      	b.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004394:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004398:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800439c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043a4:	f002 0304 	and.w	r3, r2, #4
 80043a8:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 80043ac:	2300      	movs	r3, #0
 80043ae:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80043b2:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 80043b6:	460b      	mov	r3, r1
 80043b8:	4313      	orrs	r3, r2
 80043ba:	d04e      	beq.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80043bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80043c2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80043c6:	d02c      	beq.n	8004422 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 80043c8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80043cc:	d825      	bhi.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x286>
 80043ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043d2:	d028      	beq.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80043d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043d8:	d81f      	bhi.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x286>
 80043da:	2bc0      	cmp	r3, #192	@ 0xc0
 80043dc:	d025      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x296>
 80043de:	2bc0      	cmp	r3, #192	@ 0xc0
 80043e0:	d81b      	bhi.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x286>
 80043e2:	2b80      	cmp	r3, #128	@ 0x80
 80043e4:	d00f      	beq.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x272>
 80043e6:	2b80      	cmp	r3, #128	@ 0x80
 80043e8:	d817      	bhi.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x286>
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d01f      	beq.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x29a>
 80043ee:	2b40      	cmp	r3, #64	@ 0x40
 80043f0:	d113      	bne.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80043f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043f6:	3308      	adds	r3, #8
 80043f8:	4618      	mov	r0, r3
 80043fa:	f004 fdf3 	bl	8008fe4 <RCCEx_PLL2_Config>
 80043fe:	4603      	mov	r3, r0
 8004400:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8004404:	e014      	b.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004406:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800440a:	3330      	adds	r3, #48	@ 0x30
 800440c:	4618      	mov	r0, r3
 800440e:	f004 fe81 	bl	8009114 <RCCEx_PLL3_Config>
 8004412:	4603      	mov	r3, r0
 8004414:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8004418:	e00a      	b.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004420:	e006      	b.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004422:	bf00      	nop
 8004424:	e004      	b.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8004426:	bf00      	nop
 8004428:	e002      	b.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800442a:	bf00      	nop
 800442c:	e000      	b.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800442e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004430:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004434:	2b00      	cmp	r3, #0
 8004436:	d10c      	bne.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8004438:	4b2f      	ldr	r3, [pc, #188]	@ (80044f8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800443a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800443e:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004442:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004446:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004448:	4a2b      	ldr	r2, [pc, #172]	@ (80044f8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800444a:	430b      	orrs	r3, r1
 800444c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004450:	e003      	b.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004452:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004456:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800445a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800445e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004462:	f002 0308 	and.w	r3, r2, #8
 8004466:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800446a:	2300      	movs	r3, #0
 800446c:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8004470:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 8004474:	460b      	mov	r3, r1
 8004476:	4313      	orrs	r3, r2
 8004478:	d056      	beq.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 800447a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800447e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004480:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004484:	d031      	beq.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x356>
 8004486:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800448a:	d82a      	bhi.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800448c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004490:	d02d      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8004492:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004496:	d824      	bhi.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004498:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800449c:	d029      	beq.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 800449e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80044a2:	d81e      	bhi.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80044a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044a8:	d011      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80044aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044ae:	d818      	bhi.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d023      	beq.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x368>
 80044b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044b8:	d113      	bne.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80044ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044be:	3308      	adds	r3, #8
 80044c0:	4618      	mov	r0, r3
 80044c2:	f004 fd8f 	bl	8008fe4 <RCCEx_PLL2_Config>
 80044c6:	4603      	mov	r3, r0
 80044c8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 80044cc:	e017      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80044ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044d2:	3330      	adds	r3, #48	@ 0x30
 80044d4:	4618      	mov	r0, r3
 80044d6:	f004 fe1d 	bl	8009114 <RCCEx_PLL3_Config>
 80044da:	4603      	mov	r3, r0
 80044dc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 80044e0:	e00d      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80044e8:	e009      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80044ea:	bf00      	nop
 80044ec:	e007      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80044ee:	bf00      	nop
 80044f0:	e005      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80044f2:	bf00      	nop
 80044f4:	e003      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x36a>
 80044f6:	bf00      	nop
 80044f8:	44020c00 	.word	0x44020c00
        break;
 80044fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044fe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004502:	2b00      	cmp	r3, #0
 8004504:	d10c      	bne.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8004506:	4bbb      	ldr	r3, [pc, #748]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004508:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800450c:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8004510:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004514:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004516:	4ab7      	ldr	r2, [pc, #732]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004518:	430b      	orrs	r3, r1
 800451a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800451e:	e003      	b.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004520:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004524:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004528:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800452c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004530:	f002 0310 	and.w	r3, r2, #16
 8004534:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8004538:	2300      	movs	r3, #0
 800453a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800453e:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 8004542:	460b      	mov	r3, r1
 8004544:	4313      	orrs	r3, r2
 8004546:	d053      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8004548:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800454c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800454e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004552:	d031      	beq.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8004554:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004558:	d82a      	bhi.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800455a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800455e:	d02d      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x428>
 8004560:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004564:	d824      	bhi.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004566:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800456a:	d029      	beq.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 800456c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004570:	d81e      	bhi.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004572:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004576:	d011      	beq.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x408>
 8004578:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800457c:	d818      	bhi.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800457e:	2b00      	cmp	r3, #0
 8004580:	d020      	beq.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8004582:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004586:	d113      	bne.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004588:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800458c:	3308      	adds	r3, #8
 800458e:	4618      	mov	r0, r3
 8004590:	f004 fd28 	bl	8008fe4 <RCCEx_PLL2_Config>
 8004594:	4603      	mov	r3, r0
 8004596:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 800459a:	e014      	b.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800459c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045a0:	3330      	adds	r3, #48	@ 0x30
 80045a2:	4618      	mov	r0, r3
 80045a4:	f004 fdb6 	bl	8009114 <RCCEx_PLL3_Config>
 80045a8:	4603      	mov	r3, r0
 80045aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 80045ae:	e00a      	b.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80045b6:	e006      	b.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80045b8:	bf00      	nop
 80045ba:	e004      	b.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80045bc:	bf00      	nop
 80045be:	e002      	b.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80045c0:	bf00      	nop
 80045c2:	e000      	b.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80045c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045c6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d10c      	bne.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80045ce:	4b89      	ldr	r3, [pc, #548]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80045d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80045d4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80045d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045de:	4a85      	ldr	r2, [pc, #532]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80045e0:	430b      	orrs	r3, r1
 80045e2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80045e6:	e003      	b.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045e8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80045ec:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80045f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045f8:	f002 0320 	and.w	r3, r2, #32
 80045fc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8004600:	2300      	movs	r3, #0
 8004602:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8004606:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 800460a:	460b      	mov	r3, r1
 800460c:	4313      	orrs	r3, r2
 800460e:	d053      	beq.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8004610:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004616:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800461a:	d031      	beq.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 800461c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004620:	d82a      	bhi.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004622:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004626:	d02d      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004628:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800462c:	d824      	bhi.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800462e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004632:	d029      	beq.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8004634:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004638:	d81e      	bhi.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800463a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800463e:	d011      	beq.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8004640:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004644:	d818      	bhi.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8004646:	2b00      	cmp	r3, #0
 8004648:	d020      	beq.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 800464a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800464e:	d113      	bne.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004650:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004654:	3308      	adds	r3, #8
 8004656:	4618      	mov	r0, r3
 8004658:	f004 fcc4 	bl	8008fe4 <RCCEx_PLL2_Config>
 800465c:	4603      	mov	r3, r0
 800465e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8004662:	e014      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004664:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004668:	3330      	adds	r3, #48	@ 0x30
 800466a:	4618      	mov	r0, r3
 800466c:	f004 fd52 	bl	8009114 <RCCEx_PLL3_Config>
 8004670:	4603      	mov	r3, r0
 8004672:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8004676:	e00a      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800467e:	e006      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004680:	bf00      	nop
 8004682:	e004      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004684:	bf00      	nop
 8004686:	e002      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8004688:	bf00      	nop
 800468a:	e000      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800468c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800468e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004692:	2b00      	cmp	r3, #0
 8004694:	d10c      	bne.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8004696:	4b57      	ldr	r3, [pc, #348]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004698:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800469c:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 80046a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046a6:	4a53      	ldr	r2, [pc, #332]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80046a8:	430b      	orrs	r3, r1
 80046aa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80046ae:	e003      	b.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046b0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80046b4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80046b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c0:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80046c4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80046c8:	2300      	movs	r3, #0
 80046ca:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80046ce:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 80046d2:	460b      	mov	r3, r1
 80046d4:	4313      	orrs	r3, r2
 80046d6:	d053      	beq.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 80046d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046de:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80046e2:	d031      	beq.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 80046e4:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80046e8:	d82a      	bhi.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80046ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80046ee:	d02d      	beq.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 80046f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80046f4:	d824      	bhi.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80046f6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80046fa:	d029      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80046fc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004700:	d81e      	bhi.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004702:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004706:	d011      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x598>
 8004708:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800470c:	d818      	bhi.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800470e:	2b00      	cmp	r3, #0
 8004710:	d020      	beq.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004712:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004716:	d113      	bne.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004718:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800471c:	3308      	adds	r3, #8
 800471e:	4618      	mov	r0, r3
 8004720:	f004 fc60 	bl	8008fe4 <RCCEx_PLL2_Config>
 8004724:	4603      	mov	r3, r0
 8004726:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 800472a:	e014      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800472c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004730:	3330      	adds	r3, #48	@ 0x30
 8004732:	4618      	mov	r0, r3
 8004734:	f004 fcee 	bl	8009114 <RCCEx_PLL3_Config>
 8004738:	4603      	mov	r3, r0
 800473a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 800473e:	e00a      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004746:	e006      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004748:	bf00      	nop
 800474a:	e004      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800474c:	bf00      	nop
 800474e:	e002      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004750:	bf00      	nop
 8004752:	e000      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8004754:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004756:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800475a:	2b00      	cmp	r3, #0
 800475c:	d10c      	bne.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 800475e:	4b25      	ldr	r3, [pc, #148]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004760:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004764:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8004768:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800476c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800476e:	4a21      	ldr	r2, [pc, #132]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8004770:	430b      	orrs	r3, r1
 8004772:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004776:	e003      	b.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004778:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800477c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004780:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004788:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800478c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8004790:	2300      	movs	r3, #0
 8004792:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8004796:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 800479a:	460b      	mov	r3, r1
 800479c:	4313      	orrs	r3, r2
 800479e:	d055      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 80047a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80047a6:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80047aa:	d033      	beq.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x680>
 80047ac:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80047b0:	d82c      	bhi.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x678>
 80047b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80047b6:	d02f      	beq.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x684>
 80047b8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80047bc:	d826      	bhi.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x678>
 80047be:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80047c2:	d02b      	beq.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x688>
 80047c4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80047c8:	d820      	bhi.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x678>
 80047ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047ce:	d013      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80047d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047d4:	d81a      	bhi.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x678>
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d022      	beq.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 80047da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80047de:	d115      	bne.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80047e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047e4:	3308      	adds	r3, #8
 80047e6:	4618      	mov	r0, r3
 80047e8:	f004 fbfc 	bl	8008fe4 <RCCEx_PLL2_Config>
 80047ec:	4603      	mov	r3, r0
 80047ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 80047f2:	e016      	b.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 80047f4:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80047f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80047fc:	3330      	adds	r3, #48	@ 0x30
 80047fe:	4618      	mov	r0, r3
 8004800:	f004 fc88 	bl	8009114 <RCCEx_PLL3_Config>
 8004804:	4603      	mov	r3, r0
 8004806:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 800480a:	e00a      	b.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004812:	e006      	b.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004814:	bf00      	nop
 8004816:	e004      	b.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004818:	bf00      	nop
 800481a:	e002      	b.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800481c:	bf00      	nop
 800481e:	e000      	b.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8004820:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004822:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004826:	2b00      	cmp	r3, #0
 8004828:	d10c      	bne.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 800482a:	4bbb      	ldr	r3, [pc, #748]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800482c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004830:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004834:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004838:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800483a:	4ab7      	ldr	r2, [pc, #732]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800483c:	430b      	orrs	r3, r1
 800483e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004842:	e003      	b.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004844:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004848:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 800484c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004854:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8004858:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 800485c:	2300      	movs	r3, #0
 800485e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8004862:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8004866:	460b      	mov	r3, r1
 8004868:	4313      	orrs	r3, r2
 800486a:	d053      	beq.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 800486c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004870:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004872:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004876:	d031      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x748>
 8004878:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800487c:	d82a      	bhi.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x740>
 800487e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004882:	d02d      	beq.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8004884:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004888:	d824      	bhi.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x740>
 800488a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800488e:	d029      	beq.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x750>
 8004890:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004894:	d81e      	bhi.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8004896:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800489a:	d011      	beq.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 800489c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80048a0:	d818      	bhi.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x740>
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d020      	beq.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x754>
 80048a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80048aa:	d113      	bne.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80048ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048b0:	3308      	adds	r3, #8
 80048b2:	4618      	mov	r0, r3
 80048b4:	f004 fb96 	bl	8008fe4 <RCCEx_PLL2_Config>
 80048b8:	4603      	mov	r3, r0
 80048ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 80048be:	e014      	b.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80048c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80048c4:	3330      	adds	r3, #48	@ 0x30
 80048c6:	4618      	mov	r0, r3
 80048c8:	f004 fc24 	bl	8009114 <RCCEx_PLL3_Config>
 80048cc:	4603      	mov	r3, r0
 80048ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 80048d2:	e00a      	b.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80048da:	e006      	b.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80048dc:	bf00      	nop
 80048de:	e004      	b.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80048e0:	bf00      	nop
 80048e2:	e002      	b.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80048e4:	bf00      	nop
 80048e6:	e000      	b.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80048e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048ea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d10c      	bne.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 80048f2:	4b89      	ldr	r3, [pc, #548]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80048f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80048f8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80048fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004900:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004902:	4a85      	ldr	r2, [pc, #532]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004904:	430b      	orrs	r3, r1
 8004906:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800490a:	e003      	b.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800490c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004910:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8004914:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800491c:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8004920:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004924:	2300      	movs	r3, #0
 8004926:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800492a:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800492e:	460b      	mov	r3, r1
 8004930:	4313      	orrs	r3, r2
 8004932:	d055      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8004934:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004938:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800493c:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8004940:	d031      	beq.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0x812>
 8004942:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8004946:	d82a      	bhi.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004948:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800494c:	d02d      	beq.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0x816>
 800494e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004952:	d824      	bhi.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004954:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8004958:	d029      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x81a>
 800495a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800495e:	d81e      	bhi.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8004960:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004964:	d011      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8004966:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800496a:	d818      	bhi.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800496c:	2b00      	cmp	r3, #0
 800496e:	d020      	beq.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8004970:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004974:	d113      	bne.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004976:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800497a:	3308      	adds	r3, #8
 800497c:	4618      	mov	r0, r3
 800497e:	f004 fb31 	bl	8008fe4 <RCCEx_PLL2_Config>
 8004982:	4603      	mov	r3, r0
 8004984:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8004988:	e014      	b.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800498a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800498e:	3330      	adds	r3, #48	@ 0x30
 8004990:	4618      	mov	r0, r3
 8004992:	f004 fbbf 	bl	8009114 <RCCEx_PLL3_Config>
 8004996:	4603      	mov	r3, r0
 8004998:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 800499c:	e00a      	b.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80049a4:	e006      	b.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80049a6:	bf00      	nop
 80049a8:	e004      	b.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80049aa:	bf00      	nop
 80049ac:	e002      	b.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80049ae:	bf00      	nop
 80049b0:	e000      	b.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80049b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049b4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d10d      	bne.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 80049bc:	4b56      	ldr	r3, [pc, #344]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80049be:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80049c2:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 80049c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049ce:	4a52      	ldr	r2, [pc, #328]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80049d0:	430b      	orrs	r3, r1
 80049d2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80049d6:	e003      	b.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049d8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80049dc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 80049e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80049e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e8:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80049ec:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80049f0:	2300      	movs	r3, #0
 80049f2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80049f6:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80049fa:	460b      	mov	r3, r1
 80049fc:	4313      	orrs	r3, r2
 80049fe:	d044      	beq.n	8004a8a <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8004a00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a08:	2b05      	cmp	r3, #5
 8004a0a:	d823      	bhi.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8004a0c:	a201      	add	r2, pc, #4	@ (adr r2, 8004a14 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8004a0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a12:	bf00      	nop
 8004a14:	08004a5d 	.word	0x08004a5d
 8004a18:	08004a2d 	.word	0x08004a2d
 8004a1c:	08004a41 	.word	0x08004a41
 8004a20:	08004a5d 	.word	0x08004a5d
 8004a24:	08004a5d 	.word	0x08004a5d
 8004a28:	08004a5d 	.word	0x08004a5d
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004a2c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a30:	3308      	adds	r3, #8
 8004a32:	4618      	mov	r0, r3
 8004a34:	f004 fad6 	bl	8008fe4 <RCCEx_PLL2_Config>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8004a3e:	e00e      	b.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004a40:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a44:	3330      	adds	r3, #48	@ 0x30
 8004a46:	4618      	mov	r0, r3
 8004a48:	f004 fb64 	bl	8009114 <RCCEx_PLL3_Config>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8004a52:	e004      	b.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004a5a:	e000      	b.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8004a5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a5e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d10d      	bne.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8004a66:	4b2c      	ldr	r3, [pc, #176]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004a68:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004a6c:	f023 0107 	bic.w	r1, r3, #7
 8004a70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a78:	4a27      	ldr	r2, [pc, #156]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8004a7a:	430b      	orrs	r3, r1
 8004a7c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004a80:	e003      	b.n	8004a8a <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a82:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004a86:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8004a8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a92:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004a96:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004aa0:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	d04f      	beq.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8004aaa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ab2:	2b50      	cmp	r3, #80	@ 0x50
 8004ab4:	d029      	beq.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x976>
 8004ab6:	2b50      	cmp	r3, #80	@ 0x50
 8004ab8:	d823      	bhi.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004aba:	2b40      	cmp	r3, #64	@ 0x40
 8004abc:	d027      	beq.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8004abe:	2b40      	cmp	r3, #64	@ 0x40
 8004ac0:	d81f      	bhi.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004ac2:	2b30      	cmp	r3, #48	@ 0x30
 8004ac4:	d025      	beq.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8004ac6:	2b30      	cmp	r3, #48	@ 0x30
 8004ac8:	d81b      	bhi.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004aca:	2b20      	cmp	r3, #32
 8004acc:	d00f      	beq.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8004ace:	2b20      	cmp	r3, #32
 8004ad0:	d817      	bhi.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d022      	beq.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x988>
 8004ad6:	2b10      	cmp	r3, #16
 8004ad8:	d113      	bne.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004ada:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ade:	3308      	adds	r3, #8
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f004 fa7f 	bl	8008fe4 <RCCEx_PLL2_Config>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8004aec:	e017      	b.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004aee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004af2:	3330      	adds	r3, #48	@ 0x30
 8004af4:	4618      	mov	r0, r3
 8004af6:	f004 fb0d 	bl	8009114 <RCCEx_PLL3_Config>
 8004afa:	4603      	mov	r3, r0
 8004afc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8004b00:	e00d      	b.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004b08:	e009      	b.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004b0a:	bf00      	nop
 8004b0c:	e007      	b.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004b0e:	bf00      	nop
 8004b10:	e005      	b.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8004b12:	bf00      	nop
 8004b14:	e003      	b.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8004b16:	bf00      	nop
 8004b18:	44020c00 	.word	0x44020c00
        break;
 8004b1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b1e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d10d      	bne.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8004b26:	4baf      	ldr	r3, [pc, #700]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004b28:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004b2c:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004b30:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b38:	4aaa      	ldr	r2, [pc, #680]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004b3a:	430b      	orrs	r3, r1
 8004b3c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8004b40:	e003      	b.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b42:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004b46:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004b4a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b52:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004b56:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004b60:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004b64:	460b      	mov	r3, r1
 8004b66:	4313      	orrs	r3, r2
 8004b68:	d055      	beq.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8004b6a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b72:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004b76:	d031      	beq.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8004b78:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004b7c:	d82a      	bhi.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004b7e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b82:	d02d      	beq.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8004b84:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b88:	d824      	bhi.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004b8a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004b8e:	d029      	beq.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8004b90:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004b94:	d81e      	bhi.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004b96:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004b9a:	d011      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8004b9c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ba0:	d818      	bhi.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d020      	beq.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8004ba6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004baa:	d113      	bne.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004bac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bb0:	3308      	adds	r3, #8
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f004 fa16 	bl	8008fe4 <RCCEx_PLL2_Config>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8004bbe:	e014      	b.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004bc0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004bc4:	3330      	adds	r3, #48	@ 0x30
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f004 faa4 	bl	8009114 <RCCEx_PLL3_Config>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8004bd2:	e00a      	b.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004bda:	e006      	b.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004bdc:	bf00      	nop
 8004bde:	e004      	b.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004be0:	bf00      	nop
 8004be2:	e002      	b.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004be4:	bf00      	nop
 8004be6:	e000      	b.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8004be8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d10d      	bne.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8004bf2:	4b7c      	ldr	r3, [pc, #496]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004bf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004bf8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004bfc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c04:	4a77      	ldr	r2, [pc, #476]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004c06:	430b      	orrs	r3, r1
 8004c08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004c0c:	e003      	b.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c0e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c12:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004c16:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c1e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004c22:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004c26:	2300      	movs	r3, #0
 8004c28:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004c2c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004c30:	460b      	mov	r3, r1
 8004c32:	4313      	orrs	r3, r2
 8004c34:	d03d      	beq.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8004c36:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c3e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004c42:	d01b      	beq.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8004c44:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004c48:	d814      	bhi.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8004c4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c4e:	d017      	beq.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8004c50:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c54:	d80e      	bhi.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d014      	beq.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8004c5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c5e:	d109      	bne.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004c60:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c64:	3330      	adds	r3, #48	@ 0x30
 8004c66:	4618      	mov	r0, r3
 8004c68:	f004 fa54 	bl	8009114 <RCCEx_PLL3_Config>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8004c72:	e008      	b.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004c7a:	e004      	b.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004c7c:	bf00      	nop
 8004c7e:	e002      	b.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004c80:	bf00      	nop
 8004c82:	e000      	b.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8004c84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c86:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d10d      	bne.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8004c8e:	4b55      	ldr	r3, [pc, #340]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004c90:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004c94:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004c98:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ca0:	4a50      	ldr	r2, [pc, #320]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004ca2:	430b      	orrs	r3, r1
 8004ca4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004ca8:	e003      	b.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004caa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004cae:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004cb2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cba:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004cbe:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004cc8:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004ccc:	460b      	mov	r3, r1
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	d03d      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8004cd2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004cd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cda:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004cde:	d01b      	beq.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8004ce0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004ce4:	d814      	bhi.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8004ce6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004cea:	d017      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8004cec:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004cf0:	d80e      	bhi.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d014      	beq.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 8004cf6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004cfa:	d109      	bne.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004cfc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d00:	3330      	adds	r3, #48	@ 0x30
 8004d02:	4618      	mov	r0, r3
 8004d04:	f004 fa06 	bl	8009114 <RCCEx_PLL3_Config>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8004d0e:	e008      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004d16:	e004      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8004d18:	bf00      	nop
 8004d1a:	e002      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8004d1c:	bf00      	nop
 8004d1e:	e000      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8004d20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d22:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d10d      	bne.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8004d2a:	4b2e      	ldr	r3, [pc, #184]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004d2c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004d30:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8004d34:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d3c:	4a29      	ldr	r2, [pc, #164]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004d3e:	430b      	orrs	r3, r1
 8004d40:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004d44:	e003      	b.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d46:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004d4a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004d4e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d56:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004d5a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004d5e:	2300      	movs	r3, #0
 8004d60:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004d64:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004d68:	460b      	mov	r3, r1
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	d040      	beq.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8004d6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d72:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d76:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004d7a:	d01b      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8004d7c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004d80:	d814      	bhi.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8004d82:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004d86:	d017      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8004d88:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004d8c:	d80e      	bhi.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d014      	beq.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8004d92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d96:	d109      	bne.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004d98:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004d9c:	3330      	adds	r3, #48	@ 0x30
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f004 f9b8 	bl	8009114 <RCCEx_PLL3_Config>
 8004da4:	4603      	mov	r3, r0
 8004da6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 8004daa:	e008      	b.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004db2:	e004      	b.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8004db4:	bf00      	nop
 8004db6:	e002      	b.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8004db8:	bf00      	nop
 8004dba:	e000      	b.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8004dbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dbe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d110      	bne.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8004dc6:	4b07      	ldr	r3, [pc, #28]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004dc8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004dcc:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004dd0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004dd4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004dd8:	4a02      	ldr	r2, [pc, #8]	@ (8004de4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8004dda:	430b      	orrs	r3, r1
 8004ddc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004de0:	e006      	b.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 8004de2:	bf00      	nop
 8004de4:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004de8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004dec:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004df0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004df8:	2100      	movs	r1, #0
 8004dfa:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 8004dfe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e02:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004e06:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004e0a:	460b      	mov	r3, r1
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	d03d      	beq.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8004e10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e14:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e18:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004e1c:	d01b      	beq.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8004e1e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004e22:	d814      	bhi.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8004e24:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e28:	d017      	beq.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8004e2a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e2e:	d80e      	bhi.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d014      	beq.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0xcca>
 8004e34:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e38:	d109      	bne.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004e3a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e3e:	3330      	adds	r3, #48	@ 0x30
 8004e40:	4618      	mov	r0, r3
 8004e42:	f004 f967 	bl	8009114 <RCCEx_PLL3_Config>
 8004e46:	4603      	mov	r3, r0
 8004e48:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 8004e4c:	e008      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004e54:	e004      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8004e56:	bf00      	nop
 8004e58:	e002      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8004e5a:	bf00      	nop
 8004e5c:	e000      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8004e5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e60:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d10d      	bne.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8004e68:	4bbe      	ldr	r3, [pc, #760]	@ (8005164 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004e6a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004e6e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004e72:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e76:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e7a:	4aba      	ldr	r2, [pc, #744]	@ (8005164 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004e7c:	430b      	orrs	r3, r1
 8004e7e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004e82:	e003      	b.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e84:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e88:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8004e8c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e94:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004e98:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004ea2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004ea6:	460b      	mov	r3, r1
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	d035      	beq.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8004eac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004eb0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004eb4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004eb8:	d015      	beq.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0xd52>
 8004eba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ebe:	d80e      	bhi.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d012      	beq.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0xd56>
 8004ec4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ec8:	d109      	bne.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004eca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ece:	3330      	adds	r3, #48	@ 0x30
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f004 f91f 	bl	8009114 <RCCEx_PLL3_Config>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8004edc:	e006      	b.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004ee4:	e002      	b.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8004ee6:	bf00      	nop
 8004ee8:	e000      	b.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8004eea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eec:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d10d      	bne.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8004ef4:	4b9b      	ldr	r3, [pc, #620]	@ (8005164 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004ef6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004efa:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8004efe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f02:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004f06:	4a97      	ldr	r2, [pc, #604]	@ (8005164 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004f08:	430b      	orrs	r3, r1
 8004f0a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004f0e:	e003      	b.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f10:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f14:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004f18:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f20:	2100      	movs	r1, #0
 8004f22:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 8004f26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f2a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004f2e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004f32:	460b      	mov	r3, r1
 8004f34:	4313      	orrs	r3, r2
 8004f36:	d00e      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8004f38:	4b8a      	ldr	r3, [pc, #552]	@ (8005164 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004f3a:	69db      	ldr	r3, [r3, #28]
 8004f3c:	4a89      	ldr	r2, [pc, #548]	@ (8005164 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004f3e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004f42:	61d3      	str	r3, [r2, #28]
 8004f44:	4b87      	ldr	r3, [pc, #540]	@ (8005164 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004f46:	69d9      	ldr	r1, [r3, #28]
 8004f48:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f4c:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8004f50:	4a84      	ldr	r2, [pc, #528]	@ (8005164 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8004f52:	430b      	orrs	r3, r1
 8004f54:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004f56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f5e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004f62:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004f66:	2300      	movs	r3, #0
 8004f68:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004f6c:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004f70:	460b      	mov	r3, r1
 8004f72:	4313      	orrs	r3, r2
 8004f74:	d055      	beq.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8004f76:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f7a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004f7e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004f82:	d031      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 8004f84:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004f88:	d82a      	bhi.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8004f8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f8e:	d02d      	beq.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8004f90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f94:	d824      	bhi.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8004f96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f9a:	d029      	beq.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8004f9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004fa0:	d81e      	bhi.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8004fa2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fa6:	d011      	beq.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0xe38>
 8004fa8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fac:	d818      	bhi.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d020      	beq.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8004fb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fb6:	d113      	bne.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004fb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fbc:	3308      	adds	r3, #8
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f004 f810 	bl	8008fe4 <RCCEx_PLL2_Config>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8004fca:	e014      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004fcc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fd0:	3330      	adds	r3, #48	@ 0x30
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f004 f89e 	bl	8009114 <RCCEx_PLL3_Config>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8004fde:	e00a      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004fe6:	e006      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8004fe8:	bf00      	nop
 8004fea:	e004      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8004fec:	bf00      	nop
 8004fee:	e002      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8004ff0:	bf00      	nop
 8004ff2:	e000      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8004ff4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ff6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d10d      	bne.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8004ffe:	4b59      	ldr	r3, [pc, #356]	@ (8005164 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005000:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005004:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8005008:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800500c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005010:	4a54      	ldr	r2, [pc, #336]	@ (8005164 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005012:	430b      	orrs	r3, r1
 8005014:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005018:	e003      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800501a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800501e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005022:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800502e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005032:	2300      	movs	r3, #0
 8005034:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005038:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800503c:	460b      	mov	r3, r1
 800503e:	4313      	orrs	r3, r2
 8005040:	d055      	beq.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8005042:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005046:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800504a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800504e:	d031      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 8005050:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005054:	d82a      	bhi.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8005056:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800505a:	d02d      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 800505c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005060:	d824      	bhi.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8005062:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005066:	d029      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0xf28>
 8005068:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800506c:	d81e      	bhi.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800506e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005072:	d011      	beq.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 8005074:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005078:	d818      	bhi.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800507a:	2b00      	cmp	r3, #0
 800507c:	d020      	beq.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800507e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005082:	d113      	bne.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005084:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005088:	3308      	adds	r3, #8
 800508a:	4618      	mov	r0, r3
 800508c:	f003 ffaa 	bl	8008fe4 <RCCEx_PLL2_Config>
 8005090:	4603      	mov	r3, r0
 8005092:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8005096:	e014      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005098:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800509c:	3330      	adds	r3, #48	@ 0x30
 800509e:	4618      	mov	r0, r3
 80050a0:	f004 f838 	bl	8009114 <RCCEx_PLL3_Config>
 80050a4:	4603      	mov	r3, r0
 80050a6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80050aa:	e00a      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80050b2:	e006      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80050b4:	bf00      	nop
 80050b6:	e004      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80050b8:	bf00      	nop
 80050ba:	e002      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80050bc:	bf00      	nop
 80050be:	e000      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80050c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050c2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d10d      	bne.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80050ca:	4b26      	ldr	r3, [pc, #152]	@ (8005164 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80050cc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80050d0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80050d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050d8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80050dc:	4a21      	ldr	r2, [pc, #132]	@ (8005164 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80050de:	430b      	orrs	r3, r1
 80050e0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80050e4:	e003      	b.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050e6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80050ea:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 80050ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f6:	2100      	movs	r1, #0
 80050f8:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 80050fc:	f003 0320 	and.w	r3, r3, #32
 8005100:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005104:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005108:	460b      	mov	r3, r1
 800510a:	4313      	orrs	r3, r2
 800510c:	d057      	beq.n	80051be <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 800510e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005112:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005116:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800511a:	d033      	beq.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 800511c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005120:	d82c      	bhi.n	800517c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005122:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005126:	d02f      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8005128:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800512c:	d826      	bhi.n	800517c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800512e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005132:	d02b      	beq.n	800518c <HAL_RCCEx_PeriphCLKConfig+0xff8>
 8005134:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005138:	d820      	bhi.n	800517c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800513a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800513e:	d013      	beq.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005140:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005144:	d81a      	bhi.n	800517c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005146:	2b00      	cmp	r3, #0
 8005148:	d022      	beq.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 800514a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800514e:	d115      	bne.n	800517c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005150:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005154:	3308      	adds	r3, #8
 8005156:	4618      	mov	r0, r3
 8005158:	f003 ff44 	bl	8008fe4 <RCCEx_PLL2_Config>
 800515c:	4603      	mov	r3, r0
 800515e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8005162:	e016      	b.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0xffe>
 8005164:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005168:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800516c:	3330      	adds	r3, #48	@ 0x30
 800516e:	4618      	mov	r0, r3
 8005170:	f003 ffd0 	bl	8009114 <RCCEx_PLL3_Config>
 8005174:	4603      	mov	r3, r0
 8005176:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800517a:	e00a      	b.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005182:	e006      	b.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005184:	bf00      	nop
 8005186:	e004      	b.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005188:	bf00      	nop
 800518a:	e002      	b.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800518c:	bf00      	nop
 800518e:	e000      	b.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005190:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005192:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005196:	2b00      	cmp	r3, #0
 8005198:	d10d      	bne.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 800519a:	4bbb      	ldr	r3, [pc, #748]	@ (8005488 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800519c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80051a0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80051a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051a8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80051ac:	4ab6      	ldr	r2, [pc, #728]	@ (8005488 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80051ae:	430b      	orrs	r3, r1
 80051b0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80051b4:	e003      	b.n	80051be <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051b6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80051ba:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 80051be:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c6:	2100      	movs	r1, #0
 80051c8:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 80051cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051d0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80051d4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80051d8:	460b      	mov	r3, r1
 80051da:	4313      	orrs	r3, r2
 80051dc:	d055      	beq.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 80051de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051e2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80051e6:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80051ea:	d031      	beq.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 80051ec:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80051f0:	d82a      	bhi.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80051f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80051f6:	d02d      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 80051f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80051fc:	d824      	bhi.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80051fe:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005202:	d029      	beq.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 8005204:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005208:	d81e      	bhi.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800520a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800520e:	d011      	beq.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8005210:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005214:	d818      	bhi.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005216:	2b00      	cmp	r3, #0
 8005218:	d020      	beq.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 800521a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800521e:	d113      	bne.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005220:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005224:	3308      	adds	r3, #8
 8005226:	4618      	mov	r0, r3
 8005228:	f003 fedc 	bl	8008fe4 <RCCEx_PLL2_Config>
 800522c:	4603      	mov	r3, r0
 800522e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8005232:	e014      	b.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005234:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005238:	3330      	adds	r3, #48	@ 0x30
 800523a:	4618      	mov	r0, r3
 800523c:	f003 ff6a 	bl	8009114 <RCCEx_PLL3_Config>
 8005240:	4603      	mov	r3, r0
 8005242:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8005246:	e00a      	b.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800524e:	e006      	b.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005250:	bf00      	nop
 8005252:	e004      	b.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005254:	bf00      	nop
 8005256:	e002      	b.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005258:	bf00      	nop
 800525a:	e000      	b.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800525c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800525e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005262:	2b00      	cmp	r3, #0
 8005264:	d10d      	bne.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 8005266:	4b88      	ldr	r3, [pc, #544]	@ (8005488 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005268:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800526c:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 8005270:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005274:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005278:	4a83      	ldr	r2, [pc, #524]	@ (8005488 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800527a:	430b      	orrs	r3, r1
 800527c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005280:	e003      	b.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005282:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005286:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 800528a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800528e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005292:	2100      	movs	r1, #0
 8005294:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8005298:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800529c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80052a0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80052a4:	460b      	mov	r3, r1
 80052a6:	4313      	orrs	r3, r2
 80052a8:	d055      	beq.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 80052aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052ae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80052b2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80052b6:	d031      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x1188>
 80052b8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80052bc:	d82a      	bhi.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80052be:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052c2:	d02d      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 80052c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052c8:	d824      	bhi.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80052ca:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80052ce:	d029      	beq.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 80052d0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80052d4:	d81e      	bhi.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80052d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80052da:	d011      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 80052dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80052e0:	d818      	bhi.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d020      	beq.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 80052e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80052ea:	d113      	bne.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80052ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052f0:	3308      	adds	r3, #8
 80052f2:	4618      	mov	r0, r3
 80052f4:	f003 fe76 	bl	8008fe4 <RCCEx_PLL2_Config>
 80052f8:	4603      	mov	r3, r0
 80052fa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 80052fe:	e014      	b.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005300:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005304:	3330      	adds	r3, #48	@ 0x30
 8005306:	4618      	mov	r0, r3
 8005308:	f003 ff04 	bl	8009114 <RCCEx_PLL3_Config>
 800530c:	4603      	mov	r3, r0
 800530e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8005312:	e00a      	b.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800531a:	e006      	b.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800531c:	bf00      	nop
 800531e:	e004      	b.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005320:	bf00      	nop
 8005322:	e002      	b.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005324:	bf00      	nop
 8005326:	e000      	b.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005328:	bf00      	nop
    }

    if (ret == HAL_OK)
 800532a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800532e:	2b00      	cmp	r3, #0
 8005330:	d10d      	bne.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 8005332:	4b55      	ldr	r3, [pc, #340]	@ (8005488 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005334:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005338:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800533c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005340:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005344:	4a50      	ldr	r2, [pc, #320]	@ (8005488 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005346:	430b      	orrs	r3, r1
 8005348:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800534c:	e003      	b.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800534e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005352:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8005356:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800535a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800535e:	2100      	movs	r1, #0
 8005360:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8005364:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005368:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800536c:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005370:	460b      	mov	r3, r1
 8005372:	4313      	orrs	r3, r2
 8005374:	d055      	beq.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 8005376:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800537a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800537e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005382:	d031      	beq.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 8005384:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005388:	d82a      	bhi.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800538a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800538e:	d02d      	beq.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x1258>
 8005390:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005394:	d824      	bhi.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005396:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800539a:	d029      	beq.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 800539c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80053a0:	d81e      	bhi.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80053a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80053a6:	d011      	beq.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0x1238>
 80053a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80053ac:	d818      	bhi.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d020      	beq.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 80053b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80053b6:	d113      	bne.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80053b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053bc:	3308      	adds	r3, #8
 80053be:	4618      	mov	r0, r3
 80053c0:	f003 fe10 	bl	8008fe4 <RCCEx_PLL2_Config>
 80053c4:	4603      	mov	r3, r0
 80053c6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 80053ca:	e014      	b.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80053cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053d0:	3330      	adds	r3, #48	@ 0x30
 80053d2:	4618      	mov	r0, r3
 80053d4:	f003 fe9e 	bl	8009114 <RCCEx_PLL3_Config>
 80053d8:	4603      	mov	r3, r0
 80053da:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 80053de:	e00a      	b.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80053e6:	e006      	b.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80053e8:	bf00      	nop
 80053ea:	e004      	b.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80053ec:	bf00      	nop
 80053ee:	e002      	b.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80053f0:	bf00      	nop
 80053f2:	e000      	b.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80053f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053f6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d10d      	bne.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 80053fe:	4b22      	ldr	r3, [pc, #136]	@ (8005488 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005400:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005404:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005408:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800540c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005410:	4a1d      	ldr	r2, [pc, #116]	@ (8005488 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005412:	430b      	orrs	r3, r1
 8005414:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005418:	e003      	b.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800541a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800541e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005422:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800542a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800542e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005432:	2300      	movs	r3, #0
 8005434:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005438:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800543c:	460b      	mov	r3, r1
 800543e:	4313      	orrs	r3, r2
 8005440:	d055      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8005442:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005446:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800544a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800544e:	d035      	beq.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8005450:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005454:	d82e      	bhi.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8005456:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800545a:	d031      	beq.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 800545c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005460:	d828      	bhi.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8005462:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005466:	d01b      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 8005468:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800546c:	d822      	bhi.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800546e:	2b00      	cmp	r3, #0
 8005470:	d003      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 8005472:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005476:	d009      	beq.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 8005478:	e01c      	b.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800547a:	4b03      	ldr	r3, [pc, #12]	@ (8005488 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800547c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800547e:	4a02      	ldr	r2, [pc, #8]	@ (8005488 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005480:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005484:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005486:	e01c      	b.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
 8005488:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800548c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005490:	3308      	adds	r3, #8
 8005492:	4618      	mov	r0, r3
 8005494:	f003 fda6 	bl	8008fe4 <RCCEx_PLL2_Config>
 8005498:	4603      	mov	r3, r0
 800549a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800549e:	e010      	b.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80054a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054a4:	3330      	adds	r3, #48	@ 0x30
 80054a6:	4618      	mov	r0, r3
 80054a8:	f003 fe34 	bl	8009114 <RCCEx_PLL3_Config>
 80054ac:	4603      	mov	r3, r0
 80054ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80054b2:	e006      	b.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80054ba:	e002      	b.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80054bc:	bf00      	nop
 80054be:	e000      	b.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80054c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054c2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d10d      	bne.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80054ca:	4bc3      	ldr	r3, [pc, #780]	@ (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80054cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80054d0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80054d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054d8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80054dc:	4abe      	ldr	r2, [pc, #760]	@ (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80054de:	430b      	orrs	r3, r1
 80054e0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80054e4:	e003      	b.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054e6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80054ea:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 80054ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f6:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80054fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80054fe:	2300      	movs	r3, #0
 8005500:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005504:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005508:	460b      	mov	r3, r1
 800550a:	4313      	orrs	r3, r2
 800550c:	d051      	beq.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800550e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005512:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005516:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800551a:	d033      	beq.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 800551c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005520:	d82c      	bhi.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8005522:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005526:	d02d      	beq.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8005528:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800552c:	d826      	bhi.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800552e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005532:	d019      	beq.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 8005534:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005538:	d820      	bhi.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800553a:	2b00      	cmp	r3, #0
 800553c:	d003      	beq.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 800553e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005542:	d007      	beq.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 8005544:	e01a      	b.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005546:	4ba4      	ldr	r3, [pc, #656]	@ (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800554a:	4aa3      	ldr	r2, [pc, #652]	@ (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800554c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005550:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005552:	e018      	b.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005554:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005558:	3308      	adds	r3, #8
 800555a:	4618      	mov	r0, r3
 800555c:	f003 fd42 	bl	8008fe4 <RCCEx_PLL2_Config>
 8005560:	4603      	mov	r3, r0
 8005562:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005566:	e00e      	b.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005568:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800556c:	3330      	adds	r3, #48	@ 0x30
 800556e:	4618      	mov	r0, r3
 8005570:	f003 fdd0 	bl	8009114 <RCCEx_PLL3_Config>
 8005574:	4603      	mov	r3, r0
 8005576:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800557a:	e004      	b.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005582:	e000      	b.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 8005584:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005586:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800558a:	2b00      	cmp	r3, #0
 800558c:	d10d      	bne.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800558e:	4b92      	ldr	r3, [pc, #584]	@ (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005590:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005594:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 8005598:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800559c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80055a0:	4a8d      	ldr	r2, [pc, #564]	@ (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80055a2:	430b      	orrs	r3, r1
 80055a4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80055a8:	e003      	b.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055aa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80055ae:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80055b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ba:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80055be:	67bb      	str	r3, [r7, #120]	@ 0x78
 80055c0:	2300      	movs	r3, #0
 80055c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80055c4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80055c8:	460b      	mov	r3, r1
 80055ca:	4313      	orrs	r3, r2
 80055cc:	d032      	beq.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80055ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055d2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80055d6:	2b05      	cmp	r3, #5
 80055d8:	d80f      	bhi.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x1466>
 80055da:	2b03      	cmp	r3, #3
 80055dc:	d211      	bcs.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x146e>
 80055de:	2b01      	cmp	r3, #1
 80055e0:	d911      	bls.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x1472>
 80055e2:	2b02      	cmp	r3, #2
 80055e4:	d109      	bne.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80055e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055ea:	3308      	adds	r3, #8
 80055ec:	4618      	mov	r0, r3
 80055ee:	f003 fcf9 	bl	8008fe4 <RCCEx_PLL2_Config>
 80055f2:	4603      	mov	r3, r0
 80055f4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80055f8:	e006      	b.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005600:	e002      	b.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8005602:	bf00      	nop
 8005604:	e000      	b.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8005606:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005608:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800560c:	2b00      	cmp	r3, #0
 800560e:	d10d      	bne.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005610:	4b71      	ldr	r3, [pc, #452]	@ (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005612:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005616:	f023 0107 	bic.w	r1, r3, #7
 800561a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800561e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005622:	4a6d      	ldr	r2, [pc, #436]	@ (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005624:	430b      	orrs	r3, r1
 8005626:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800562a:	e003      	b.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800562c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005630:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8005634:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800563c:	2100      	movs	r1, #0
 800563e:	6739      	str	r1, [r7, #112]	@ 0x70
 8005640:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005644:	677b      	str	r3, [r7, #116]	@ 0x74
 8005646:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800564a:	460b      	mov	r3, r1
 800564c:	4313      	orrs	r3, r2
 800564e:	d024      	beq.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8005650:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005654:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005658:	2b00      	cmp	r3, #0
 800565a:	d005      	beq.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 800565c:	2b08      	cmp	r3, #8
 800565e:	d005      	beq.n	800566c <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005666:	e002      	b.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8005668:	bf00      	nop
 800566a:	e000      	b.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 800566c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800566e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005672:	2b00      	cmp	r3, #0
 8005674:	d10d      	bne.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8005676:	4b58      	ldr	r3, [pc, #352]	@ (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005678:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800567c:	f023 0108 	bic.w	r1, r3, #8
 8005680:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005684:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005688:	4a53      	ldr	r2, [pc, #332]	@ (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800568a:	430b      	orrs	r3, r1
 800568c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005690:	e003      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005692:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005696:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800569a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800569e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056a2:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80056a6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80056a8:	2300      	movs	r3, #0
 80056aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80056ac:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80056b0:	460b      	mov	r3, r1
 80056b2:	4313      	orrs	r3, r2
 80056b4:	f000 80b9 	beq.w	800582a <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80056b8:	4b48      	ldr	r3, [pc, #288]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80056ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056bc:	4a47      	ldr	r2, [pc, #284]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80056be:	f043 0301 	orr.w	r3, r3, #1
 80056c2:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80056c4:	f7fb fd26 	bl	8001114 <HAL_GetTick>
 80056c8:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80056cc:	e00b      	b.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056ce:	f7fb fd21 	bl	8001114 <HAL_GetTick>
 80056d2:	4602      	mov	r2, r0
 80056d4:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80056d8:	1ad3      	subs	r3, r2, r3
 80056da:	2b02      	cmp	r3, #2
 80056dc:	d903      	bls.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 80056de:	2303      	movs	r3, #3
 80056e0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80056e4:	e005      	b.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80056e6:	4b3d      	ldr	r3, [pc, #244]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80056e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ea:	f003 0301 	and.w	r3, r3, #1
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d0ed      	beq.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 80056f2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	f040 8093 	bne.w	8005822 <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80056fc:	4b36      	ldr	r3, [pc, #216]	@ (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80056fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005702:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005706:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800570a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800570e:	2b00      	cmp	r3, #0
 8005710:	d023      	beq.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 8005712:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005716:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 800571a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800571e:	4293      	cmp	r3, r2
 8005720:	d01b      	beq.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005722:	4b2d      	ldr	r3, [pc, #180]	@ (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005724:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005728:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800572c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005730:	4b29      	ldr	r3, [pc, #164]	@ (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005732:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005736:	4a28      	ldr	r2, [pc, #160]	@ (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005738:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800573c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005740:	4b25      	ldr	r3, [pc, #148]	@ (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005742:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005746:	4a24      	ldr	r2, [pc, #144]	@ (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005748:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800574c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005750:	4a21      	ldr	r2, [pc, #132]	@ (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8005752:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005756:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800575a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800575e:	f003 0301 	and.w	r3, r3, #1
 8005762:	2b00      	cmp	r3, #0
 8005764:	d019      	beq.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005766:	f7fb fcd5 	bl	8001114 <HAL_GetTick>
 800576a:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800576e:	e00d      	b.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005770:	f7fb fcd0 	bl	8001114 <HAL_GetTick>
 8005774:	4602      	mov	r2, r0
 8005776:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800577a:	1ad2      	subs	r2, r2, r3
 800577c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005780:	429a      	cmp	r2, r3
 8005782:	d903      	bls.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 8005784:	2303      	movs	r3, #3
 8005786:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 800578a:	e006      	b.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800578c:	4b12      	ldr	r3, [pc, #72]	@ (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800578e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005792:	f003 0302 	and.w	r3, r3, #2
 8005796:	2b00      	cmp	r3, #0
 8005798:	d0ea      	beq.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 800579a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d13a      	bne.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80057a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057a6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80057aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057b2:	d115      	bne.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 80057b4:	4b08      	ldr	r3, [pc, #32]	@ (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80057b6:	69db      	ldr	r3, [r3, #28]
 80057b8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80057bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057c0:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80057c4:	091b      	lsrs	r3, r3, #4
 80057c6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80057ca:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80057ce:	4a02      	ldr	r2, [pc, #8]	@ (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80057d0:	430b      	orrs	r3, r1
 80057d2:	61d3      	str	r3, [r2, #28]
 80057d4:	e00a      	b.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x1658>
 80057d6:	bf00      	nop
 80057d8:	44020c00 	.word	0x44020c00
 80057dc:	44020800 	.word	0x44020800
 80057e0:	4b9f      	ldr	r3, [pc, #636]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80057e2:	69db      	ldr	r3, [r3, #28]
 80057e4:	4a9e      	ldr	r2, [pc, #632]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80057e6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80057ea:	61d3      	str	r3, [r2, #28]
 80057ec:	4b9c      	ldr	r3, [pc, #624]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80057ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057f2:	4a9b      	ldr	r2, [pc, #620]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80057f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057f8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80057fc:	4b98      	ldr	r3, [pc, #608]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80057fe:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8005802:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005806:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800580a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800580e:	4a94      	ldr	r2, [pc, #592]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005810:	430b      	orrs	r3, r1
 8005812:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005816:	e008      	b.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005818:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800581c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8005820:	e003      	b.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005822:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005826:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800582a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800582e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005832:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8005836:	663b      	str	r3, [r7, #96]	@ 0x60
 8005838:	2300      	movs	r3, #0
 800583a:	667b      	str	r3, [r7, #100]	@ 0x64
 800583c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005840:	460b      	mov	r3, r1
 8005842:	4313      	orrs	r3, r2
 8005844:	d035      	beq.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8005846:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800584a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800584e:	2b30      	cmp	r3, #48	@ 0x30
 8005850:	d014      	beq.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8005852:	2b30      	cmp	r3, #48	@ 0x30
 8005854:	d80e      	bhi.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8005856:	2b20      	cmp	r3, #32
 8005858:	d012      	beq.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 800585a:	2b20      	cmp	r3, #32
 800585c:	d80a      	bhi.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 800585e:	2b00      	cmp	r3, #0
 8005860:	d010      	beq.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8005862:	2b10      	cmp	r3, #16
 8005864:	d106      	bne.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005866:	4b7e      	ldr	r3, [pc, #504]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800586a:	4a7d      	ldr	r2, [pc, #500]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800586c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005870:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8005872:	e008      	b.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005874:	2301      	movs	r3, #1
 8005876:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800587a:	e004      	b.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 800587c:	bf00      	nop
 800587e:	e002      	b.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8005880:	bf00      	nop
 8005882:	e000      	b.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8005884:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005886:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800588a:	2b00      	cmp	r3, #0
 800588c:	d10d      	bne.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800588e:	4b74      	ldr	r3, [pc, #464]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005890:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005894:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005898:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800589c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80058a0:	4a6f      	ldr	r2, [pc, #444]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80058a2:	430b      	orrs	r3, r1
 80058a4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80058a8:	e003      	b.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058aa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80058ae:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80058b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ba:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80058be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80058c0:	2300      	movs	r3, #0
 80058c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80058c4:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80058c8:	460b      	mov	r3, r1
 80058ca:	4313      	orrs	r3, r2
 80058cc:	d033      	beq.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 80058ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058d2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d002      	beq.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 80058da:	2b40      	cmp	r3, #64	@ 0x40
 80058dc:	d007      	beq.n	80058ee <HAL_RCCEx_PeriphCLKConfig+0x175a>
 80058de:	e010      	b.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058e0:	4b5f      	ldr	r3, [pc, #380]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80058e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058e4:	4a5e      	ldr	r2, [pc, #376]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80058e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058ea:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 80058ec:	e00d      	b.n	800590a <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80058ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058f2:	3308      	adds	r3, #8
 80058f4:	4618      	mov	r0, r3
 80058f6:	f003 fb75 	bl	8008fe4 <RCCEx_PLL2_Config>
 80058fa:	4603      	mov	r3, r0
 80058fc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8005900:	e003      	b.n	800590a <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8005902:	2301      	movs	r3, #1
 8005904:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005908:	bf00      	nop
    }

    if (ret == HAL_OK)
 800590a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800590e:	2b00      	cmp	r3, #0
 8005910:	d10d      	bne.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8005912:	4b53      	ldr	r3, [pc, #332]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005914:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005918:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 800591c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005920:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8005924:	4a4e      	ldr	r2, [pc, #312]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005926:	430b      	orrs	r3, r1
 8005928:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800592c:	e003      	b.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800592e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005932:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005936:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800593a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800593e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005942:	653b      	str	r3, [r7, #80]	@ 0x50
 8005944:	2300      	movs	r3, #0
 8005946:	657b      	str	r3, [r7, #84]	@ 0x54
 8005948:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800594c:	460b      	mov	r3, r1
 800594e:	4313      	orrs	r3, r2
 8005950:	d033      	beq.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8005952:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005956:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800595a:	2b00      	cmp	r3, #0
 800595c:	d002      	beq.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 800595e:	2b80      	cmp	r3, #128	@ 0x80
 8005960:	d007      	beq.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8005962:	e010      	b.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005964:	4b3e      	ldr	r3, [pc, #248]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005968:	4a3d      	ldr	r2, [pc, #244]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800596a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800596e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8005970:	e00d      	b.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005972:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005976:	3308      	adds	r3, #8
 8005978:	4618      	mov	r0, r3
 800597a:	f003 fb33 	bl	8008fe4 <RCCEx_PLL2_Config>
 800597e:	4603      	mov	r3, r0
 8005980:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8005984:	e003      	b.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800598c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800598e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005992:	2b00      	cmp	r3, #0
 8005994:	d10d      	bne.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8005996:	4b32      	ldr	r3, [pc, #200]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005998:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800599c:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80059a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059a4:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80059a8:	4a2d      	ldr	r2, [pc, #180]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80059aa:	430b      	orrs	r3, r1
 80059ac:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80059b0:	e003      	b.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059b2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80059b6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80059ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059c2:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80059c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059c8:	2300      	movs	r3, #0
 80059ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059cc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80059d0:	460b      	mov	r3, r1
 80059d2:	4313      	orrs	r3, r2
 80059d4:	d04a      	beq.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 80059d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80059de:	2b04      	cmp	r3, #4
 80059e0:	d827      	bhi.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x189e>
 80059e2:	a201      	add	r2, pc, #4	@ (adr r2, 80059e8 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 80059e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059e8:	080059fd 	.word	0x080059fd
 80059ec:	08005a0b 	.word	0x08005a0b
 80059f0:	08005a1f 	.word	0x08005a1f
 80059f4:	08005a3b 	.word	0x08005a3b
 80059f8:	08005a3b 	.word	0x08005a3b
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059fc:	4b18      	ldr	r3, [pc, #96]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80059fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a00:	4a17      	ldr	r2, [pc, #92]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a06:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005a08:	e018      	b.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005a0a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a0e:	3308      	adds	r3, #8
 8005a10:	4618      	mov	r0, r3
 8005a12:	f003 fae7 	bl	8008fe4 <RCCEx_PLL2_Config>
 8005a16:	4603      	mov	r3, r0
 8005a18:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005a1c:	e00e      	b.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005a1e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a22:	3330      	adds	r3, #48	@ 0x30
 8005a24:	4618      	mov	r0, r3
 8005a26:	f003 fb75 	bl	8009114 <RCCEx_PLL3_Config>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005a30:	e004      	b.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005a38:	e000      	b.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8005a3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a3c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d10f      	bne.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8005a44:	4b06      	ldr	r3, [pc, #24]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a4a:	f023 0107 	bic.w	r1, r3, #7
 8005a4e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a56:	4a02      	ldr	r2, [pc, #8]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8005a58:	430b      	orrs	r3, r1
 8005a5a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005a5e:	e005      	b.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8005a60:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a64:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a68:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8005a6c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a74:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005a78:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a7e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005a82:	460b      	mov	r3, r1
 8005a84:	4313      	orrs	r3, r2
 8005a86:	f000 8081 	beq.w	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8005a8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a8e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005a92:	2b20      	cmp	r3, #32
 8005a94:	d85f      	bhi.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 8005a96:	a201      	add	r2, pc, #4	@ (adr r2, 8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8005a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a9c:	08005b21 	.word	0x08005b21
 8005aa0:	08005b57 	.word	0x08005b57
 8005aa4:	08005b57 	.word	0x08005b57
 8005aa8:	08005b57 	.word	0x08005b57
 8005aac:	08005b57 	.word	0x08005b57
 8005ab0:	08005b57 	.word	0x08005b57
 8005ab4:	08005b57 	.word	0x08005b57
 8005ab8:	08005b57 	.word	0x08005b57
 8005abc:	08005b2f 	.word	0x08005b2f
 8005ac0:	08005b57 	.word	0x08005b57
 8005ac4:	08005b57 	.word	0x08005b57
 8005ac8:	08005b57 	.word	0x08005b57
 8005acc:	08005b57 	.word	0x08005b57
 8005ad0:	08005b57 	.word	0x08005b57
 8005ad4:	08005b57 	.word	0x08005b57
 8005ad8:	08005b57 	.word	0x08005b57
 8005adc:	08005b43 	.word	0x08005b43
 8005ae0:	08005b57 	.word	0x08005b57
 8005ae4:	08005b57 	.word	0x08005b57
 8005ae8:	08005b57 	.word	0x08005b57
 8005aec:	08005b57 	.word	0x08005b57
 8005af0:	08005b57 	.word	0x08005b57
 8005af4:	08005b57 	.word	0x08005b57
 8005af8:	08005b57 	.word	0x08005b57
 8005afc:	08005b5f 	.word	0x08005b5f
 8005b00:	08005b57 	.word	0x08005b57
 8005b04:	08005b57 	.word	0x08005b57
 8005b08:	08005b57 	.word	0x08005b57
 8005b0c:	08005b57 	.word	0x08005b57
 8005b10:	08005b57 	.word	0x08005b57
 8005b14:	08005b57 	.word	0x08005b57
 8005b18:	08005b57 	.word	0x08005b57
 8005b1c:	08005b5f 	.word	0x08005b5f
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b20:	4bab      	ldr	r3, [pc, #684]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b24:	4aaa      	ldr	r2, [pc, #680]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005b26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b2a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005b2c:	e018      	b.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005b2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b32:	3308      	adds	r3, #8
 8005b34:	4618      	mov	r0, r3
 8005b36:	f003 fa55 	bl	8008fe4 <RCCEx_PLL2_Config>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005b40:	e00e      	b.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005b42:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b46:	3330      	adds	r3, #48	@ 0x30
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f003 fae3 	bl	8009114 <RCCEx_PLL3_Config>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8005b54:	e004      	b.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005b5c:	e000      	b.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 8005b5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b60:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d10d      	bne.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8005b68:	4b99      	ldr	r3, [pc, #612]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005b6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005b6e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005b72:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b76:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005b7a:	4a95      	ldr	r2, [pc, #596]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005b7c:	430b      	orrs	r3, r1
 8005b7e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005b82:	e003      	b.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b84:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b88:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005b8c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b94:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005b98:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b9e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005ba2:	460b      	mov	r3, r1
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	d04e      	beq.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8005ba8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005bb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bb4:	d02e      	beq.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 8005bb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bba:	d827      	bhi.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8005bbc:	2bc0      	cmp	r3, #192	@ 0xc0
 8005bbe:	d02b      	beq.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 8005bc0:	2bc0      	cmp	r3, #192	@ 0xc0
 8005bc2:	d823      	bhi.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8005bc4:	2b80      	cmp	r3, #128	@ 0x80
 8005bc6:	d017      	beq.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8005bc8:	2b80      	cmp	r3, #128	@ 0x80
 8005bca:	d81f      	bhi.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d002      	beq.n	8005bd6 <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8005bd0:	2b40      	cmp	r3, #64	@ 0x40
 8005bd2:	d007      	beq.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 8005bd4:	e01a      	b.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bd6:	4b7e      	ldr	r3, [pc, #504]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bda:	4a7d      	ldr	r2, [pc, #500]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005bdc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005be0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005be2:	e01a      	b.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005be4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005be8:	3308      	adds	r3, #8
 8005bea:	4618      	mov	r0, r3
 8005bec:	f003 f9fa 	bl	8008fe4 <RCCEx_PLL2_Config>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005bf6:	e010      	b.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005bf8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bfc:	3330      	adds	r3, #48	@ 0x30
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f003 fa88 	bl	8009114 <RCCEx_PLL3_Config>
 8005c04:	4603      	mov	r3, r0
 8005c06:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8005c0a:	e006      	b.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005c12:	e002      	b.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8005c14:	bf00      	nop
 8005c16:	e000      	b.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8005c18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c1a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d10d      	bne.n	8005c3e <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8005c22:	4b6b      	ldr	r3, [pc, #428]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005c24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c28:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005c2c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c30:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005c34:	4a66      	ldr	r2, [pc, #408]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005c36:	430b      	orrs	r3, r1
 8005c38:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005c3c:	e003      	b.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c3e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005c42:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8005c46:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c4e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005c52:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c54:	2300      	movs	r3, #0
 8005c56:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c58:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005c5c:	460b      	mov	r3, r1
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	d055      	beq.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8005c62:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c66:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8005c6a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005c6e:	d031      	beq.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 8005c70:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005c74:	d82a      	bhi.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005c76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c7a:	d02d      	beq.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 8005c7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c80:	d824      	bhi.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005c82:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005c86:	d029      	beq.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 8005c88:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005c8c:	d81e      	bhi.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005c8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c92:	d011      	beq.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 8005c94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c98:	d818      	bhi.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d020      	beq.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 8005c9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ca2:	d113      	bne.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005ca4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ca8:	3308      	adds	r3, #8
 8005caa:	4618      	mov	r0, r3
 8005cac:	f003 f99a 	bl	8008fe4 <RCCEx_PLL2_Config>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8005cb6:	e014      	b.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005cb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cbc:	3330      	adds	r3, #48	@ 0x30
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f003 fa28 	bl	8009114 <RCCEx_PLL3_Config>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8005cca:	e00a      	b.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005cd2:	e006      	b.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005cd4:	bf00      	nop
 8005cd6:	e004      	b.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005cd8:	bf00      	nop
 8005cda:	e002      	b.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005cdc:	bf00      	nop
 8005cde:	e000      	b.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8005ce0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ce2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d10d      	bne.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8005cea:	4b39      	ldr	r3, [pc, #228]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005cec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005cf0:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8005cf4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cf8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8005cfc:	4a34      	ldr	r2, [pc, #208]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005cfe:	430b      	orrs	r3, r1
 8005d00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005d04:	e003      	b.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d06:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d0a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8005d0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d16:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005d1a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d20:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005d24:	460b      	mov	r3, r1
 8005d26:	4313      	orrs	r3, r2
 8005d28:	d058      	beq.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 8005d2a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d32:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005d36:	d031      	beq.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 8005d38:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005d3c:	d82a      	bhi.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005d3e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005d42:	d02d      	beq.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 8005d44:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005d48:	d824      	bhi.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005d4a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005d4e:	d029      	beq.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 8005d50:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005d54:	d81e      	bhi.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005d56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d5a:	d011      	beq.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 8005d5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d60:	d818      	bhi.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d020      	beq.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 8005d66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d6a:	d113      	bne.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005d6c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d70:	3308      	adds	r3, #8
 8005d72:	4618      	mov	r0, r3
 8005d74:	f003 f936 	bl	8008fe4 <RCCEx_PLL2_Config>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8005d7e:	e014      	b.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005d80:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d84:	3330      	adds	r3, #48	@ 0x30
 8005d86:	4618      	mov	r0, r3
 8005d88:	f003 f9c4 	bl	8009114 <RCCEx_PLL3_Config>
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8005d92:	e00a      	b.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005d9a:	e006      	b.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8005d9c:	bf00      	nop
 8005d9e:	e004      	b.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8005da0:	bf00      	nop
 8005da2:	e002      	b.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8005da4:	bf00      	nop
 8005da6:	e000      	b.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8005da8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005daa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d110      	bne.n	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 8005db2:	4b07      	ldr	r3, [pc, #28]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005db4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005db8:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8005dbc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005dc0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005dc4:	4902      	ldr	r1, [pc, #8]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8005dcc:	e006      	b.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 8005dce:	bf00      	nop
 8005dd0:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dd4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005dd8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005ddc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005de4:	2100      	movs	r1, #0
 8005de6:	6239      	str	r1, [r7, #32]
 8005de8:	f003 0301 	and.w	r3, r3, #1
 8005dec:	627b      	str	r3, [r7, #36]	@ 0x24
 8005dee:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005df2:	460b      	mov	r3, r1
 8005df4:	4313      	orrs	r3, r2
 8005df6:	d055      	beq.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8005df8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005dfc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005e00:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005e04:	d031      	beq.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 8005e06:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005e0a:	d82a      	bhi.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8005e0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e10:	d02d      	beq.n	8005e6e <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 8005e12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e16:	d824      	bhi.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8005e18:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005e1c:	d029      	beq.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 8005e1e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005e22:	d81e      	bhi.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8005e24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e28:	d011      	beq.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 8005e2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e2e:	d818      	bhi.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d020      	beq.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 8005e34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e38:	d113      	bne.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005e3a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e3e:	3308      	adds	r3, #8
 8005e40:	4618      	mov	r0, r3
 8005e42:	f003 f8cf 	bl	8008fe4 <RCCEx_PLL2_Config>
 8005e46:	4603      	mov	r3, r0
 8005e48:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005e4c:	e014      	b.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005e4e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e52:	3330      	adds	r3, #48	@ 0x30
 8005e54:	4618      	mov	r0, r3
 8005e56:	f003 f95d 	bl	8009114 <RCCEx_PLL3_Config>
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005e60:	e00a      	b.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005e68:	e006      	b.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8005e6a:	bf00      	nop
 8005e6c:	e004      	b.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8005e6e:	bf00      	nop
 8005e70:	e002      	b.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8005e72:	bf00      	nop
 8005e74:	e000      	b.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8005e76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e78:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d10d      	bne.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 8005e80:	4b88      	ldr	r3, [pc, #544]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005e82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e86:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 8005e8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e8e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005e92:	4984      	ldr	r1, [pc, #528]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005e94:	4313      	orrs	r3, r2
 8005e96:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8005e9a:	e003      	b.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e9c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005ea0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005ea4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eac:	2100      	movs	r1, #0
 8005eae:	61b9      	str	r1, [r7, #24]
 8005eb0:	f003 0302 	and.w	r3, r3, #2
 8005eb4:	61fb      	str	r3, [r7, #28]
 8005eb6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005eba:	460b      	mov	r3, r1
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	d03d      	beq.n	8005f3c <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8005ec0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ec4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005ec8:	2b03      	cmp	r3, #3
 8005eca:	d81c      	bhi.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 8005ecc:	a201      	add	r2, pc, #4	@ (adr r2, 8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 8005ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ed2:	bf00      	nop
 8005ed4:	08005f0f 	.word	0x08005f0f
 8005ed8:	08005ee5 	.word	0x08005ee5
 8005edc:	08005ef3 	.word	0x08005ef3
 8005ee0:	08005f0f 	.word	0x08005f0f
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ee4:	4b6f      	ldr	r3, [pc, #444]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ee8:	4a6e      	ldr	r2, [pc, #440]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005eea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005eee:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005ef0:	e00e      	b.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005ef2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ef6:	3308      	adds	r3, #8
 8005ef8:	4618      	mov	r0, r3
 8005efa:	f003 f873 	bl	8008fe4 <RCCEx_PLL2_Config>
 8005efe:	4603      	mov	r3, r0
 8005f00:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8005f04:	e004      	b.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005f0c:	e000      	b.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 8005f0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f10:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d10d      	bne.n	8005f34 <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8005f18:	4b62      	ldr	r3, [pc, #392]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005f1a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005f1e:	f023 0203 	bic.w	r2, r3, #3
 8005f22:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f26:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005f2a:	495e      	ldr	r1, [pc, #376]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8005f32:	e003      	b.n	8005f3c <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f34:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f38:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005f3c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f44:	2100      	movs	r1, #0
 8005f46:	6139      	str	r1, [r7, #16]
 8005f48:	f003 0304 	and.w	r3, r3, #4
 8005f4c:	617b      	str	r3, [r7, #20]
 8005f4e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005f52:	460b      	mov	r3, r1
 8005f54:	4313      	orrs	r3, r2
 8005f56:	d03a      	beq.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8005f58:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f5c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005f60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f64:	d00e      	beq.n	8005f84 <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 8005f66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f6a:	d815      	bhi.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d017      	beq.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 8005f70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f74:	d110      	bne.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f76:	4b4b      	ldr	r3, [pc, #300]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005f78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f7a:	4a4a      	ldr	r2, [pc, #296]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005f7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f80:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8005f82:	e00e      	b.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005f84:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f88:	3308      	adds	r3, #8
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f003 f82a 	bl	8008fe4 <RCCEx_PLL2_Config>
 8005f90:	4603      	mov	r3, r0
 8005f92:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8005f96:	e004      	b.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005f9e:	e000      	b.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 8005fa0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fa2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d10d      	bne.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8005faa:	4b3e      	ldr	r3, [pc, #248]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005fac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005fb0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005fb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fb8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005fbc:	4939      	ldr	r1, [pc, #228]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8005fc4:	e003      	b.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fc6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005fca:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005fce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd6:	2100      	movs	r1, #0
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	f003 0310 	and.w	r3, r3, #16
 8005fde:	60fb      	str	r3, [r7, #12]
 8005fe0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005fe4:	460b      	mov	r3, r1
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	d038      	beq.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8005fea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fee:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005ff2:	2b30      	cmp	r3, #48	@ 0x30
 8005ff4:	d01b      	beq.n	800602e <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 8005ff6:	2b30      	cmp	r3, #48	@ 0x30
 8005ff8:	d815      	bhi.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 8005ffa:	2b10      	cmp	r3, #16
 8005ffc:	d002      	beq.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 8005ffe:	2b20      	cmp	r3, #32
 8006000:	d007      	beq.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 8006002:	e010      	b.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006004:	4b27      	ldr	r3, [pc, #156]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006008:	4a26      	ldr	r2, [pc, #152]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800600a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800600e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8006010:	e00e      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006012:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006016:	3330      	adds	r3, #48	@ 0x30
 8006018:	4618      	mov	r0, r3
 800601a:	f003 f87b 	bl	8009114 <RCCEx_PLL3_Config>
 800601e:	4603      	mov	r3, r0
 8006020:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8006024:	e004      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800602c:	e000      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 800602e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006030:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006034:	2b00      	cmp	r3, #0
 8006036:	d10d      	bne.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8006038:	4b1a      	ldr	r3, [pc, #104]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800603a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800603e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006042:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006046:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800604a:	4916      	ldr	r1, [pc, #88]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800604c:	4313      	orrs	r3, r2
 800604e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006052:	e003      	b.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006054:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006058:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800605c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006064:	2100      	movs	r1, #0
 8006066:	6039      	str	r1, [r7, #0]
 8006068:	f003 0308 	and.w	r3, r3, #8
 800606c:	607b      	str	r3, [r7, #4]
 800606e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006072:	460b      	mov	r3, r1
 8006074:	4313      	orrs	r3, r2
 8006076:	d00c      	beq.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8006078:	4b0a      	ldr	r3, [pc, #40]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800607a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800607e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006082:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006086:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 800608a:	4906      	ldr	r1, [pc, #24]	@ (80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800608c:	4313      	orrs	r3, r2
 800608e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 8006092:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 8006096:	4618      	mov	r0, r3
 8006098:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 800609c:	46bd      	mov	sp, r7
 800609e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060a2:	bf00      	nop
 80060a4:	44020c00 	.word	0x44020c00

080060a8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b08b      	sub	sp, #44	@ 0x2c
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80060b0:	4bae      	ldr	r3, [pc, #696]	@ (800636c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80060b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060b8:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80060ba:	4bac      	ldr	r3, [pc, #688]	@ (800636c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80060bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060be:	f003 0303 	and.w	r3, r3, #3
 80060c2:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80060c4:	4ba9      	ldr	r3, [pc, #676]	@ (800636c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80060c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060c8:	0a1b      	lsrs	r3, r3, #8
 80060ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80060ce:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80060d0:	4ba6      	ldr	r3, [pc, #664]	@ (800636c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80060d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060d4:	091b      	lsrs	r3, r3, #4
 80060d6:	f003 0301 	and.w	r3, r3, #1
 80060da:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80060dc:	4ba3      	ldr	r3, [pc, #652]	@ (800636c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80060de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060e0:	08db      	lsrs	r3, r3, #3
 80060e2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80060e6:	697a      	ldr	r2, [r7, #20]
 80060e8:	fb02 f303 	mul.w	r3, r2, r3
 80060ec:	ee07 3a90 	vmov	s15, r3
 80060f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060f4:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	f000 8126 	beq.w	800634c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8006100:	69fb      	ldr	r3, [r7, #28]
 8006102:	2b03      	cmp	r3, #3
 8006104:	d053      	beq.n	80061ae <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8006106:	69fb      	ldr	r3, [r7, #28]
 8006108:	2b03      	cmp	r3, #3
 800610a:	d86f      	bhi.n	80061ec <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 800610c:	69fb      	ldr	r3, [r7, #28]
 800610e:	2b01      	cmp	r3, #1
 8006110:	d003      	beq.n	800611a <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	2b02      	cmp	r3, #2
 8006116:	d02b      	beq.n	8006170 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8006118:	e068      	b.n	80061ec <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800611a:	4b94      	ldr	r3, [pc, #592]	@ (800636c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	08db      	lsrs	r3, r3, #3
 8006120:	f003 0303 	and.w	r3, r3, #3
 8006124:	4a92      	ldr	r2, [pc, #584]	@ (8006370 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8006126:	fa22 f303 	lsr.w	r3, r2, r3
 800612a:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	ee07 3a90 	vmov	s15, r3
 8006132:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006136:	69bb      	ldr	r3, [r7, #24]
 8006138:	ee07 3a90 	vmov	s15, r3
 800613c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006140:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006144:	6a3b      	ldr	r3, [r7, #32]
 8006146:	ee07 3a90 	vmov	s15, r3
 800614a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800614e:	ed97 6a04 	vldr	s12, [r7, #16]
 8006152:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006374 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006156:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800615a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800615e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006162:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006166:	ee67 7a27 	vmul.f32	s15, s14, s15
 800616a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800616e:	e068      	b.n	8006242 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006170:	69bb      	ldr	r3, [r7, #24]
 8006172:	ee07 3a90 	vmov	s15, r3
 8006176:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800617a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006378 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 800617e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006182:	6a3b      	ldr	r3, [r7, #32]
 8006184:	ee07 3a90 	vmov	s15, r3
 8006188:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800618c:	ed97 6a04 	vldr	s12, [r7, #16]
 8006190:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006374 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006194:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006198:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800619c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061a8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80061ac:	e049      	b.n	8006242 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80061ae:	69bb      	ldr	r3, [r7, #24]
 80061b0:	ee07 3a90 	vmov	s15, r3
 80061b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061b8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800637c <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 80061bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061c0:	6a3b      	ldr	r3, [r7, #32]
 80061c2:	ee07 3a90 	vmov	s15, r3
 80061c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061ca:	ed97 6a04 	vldr	s12, [r7, #16]
 80061ce:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006374 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80061d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061e6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80061ea:	e02a      	b.n	8006242 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80061ec:	4b5f      	ldr	r3, [pc, #380]	@ (800636c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	08db      	lsrs	r3, r3, #3
 80061f2:	f003 0303 	and.w	r3, r3, #3
 80061f6:	4a5e      	ldr	r2, [pc, #376]	@ (8006370 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 80061f8:	fa22 f303 	lsr.w	r3, r2, r3
 80061fc:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	ee07 3a90 	vmov	s15, r3
 8006204:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006208:	69bb      	ldr	r3, [r7, #24]
 800620a:	ee07 3a90 	vmov	s15, r3
 800620e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006212:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006216:	6a3b      	ldr	r3, [r7, #32]
 8006218:	ee07 3a90 	vmov	s15, r3
 800621c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006220:	ed97 6a04 	vldr	s12, [r7, #16]
 8006224:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006374 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006228:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800622c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006230:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006234:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006238:	ee67 7a27 	vmul.f32	s15, s14, s15
 800623c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006240:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006242:	4b4a      	ldr	r3, [pc, #296]	@ (800636c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800624a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800624e:	d121      	bne.n	8006294 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8006250:	4b46      	ldr	r3, [pc, #280]	@ (800636c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006254:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006258:	2b00      	cmp	r3, #0
 800625a:	d017      	beq.n	800628c <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800625c:	4b43      	ldr	r3, [pc, #268]	@ (800636c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800625e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006260:	0a5b      	lsrs	r3, r3, #9
 8006262:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006266:	ee07 3a90 	vmov	s15, r3
 800626a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 800626e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006272:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006276:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800627a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800627e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006282:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	601a      	str	r2, [r3, #0]
 800628a:	e006      	b.n	800629a <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2200      	movs	r2, #0
 8006290:	601a      	str	r2, [r3, #0]
 8006292:	e002      	b.n	800629a <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800629a:	4b34      	ldr	r3, [pc, #208]	@ (800636c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80062a6:	d121      	bne.n	80062ec <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80062a8:	4b30      	ldr	r3, [pc, #192]	@ (800636c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80062aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d017      	beq.n	80062e4 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80062b4:	4b2d      	ldr	r3, [pc, #180]	@ (800636c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80062b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062b8:	0c1b      	lsrs	r3, r3, #16
 80062ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062be:	ee07 3a90 	vmov	s15, r3
 80062c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80062c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80062ca:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80062ce:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80062d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80062da:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	605a      	str	r2, [r3, #4]
 80062e2:	e006      	b.n	80062f2 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	605a      	str	r2, [r3, #4]
 80062ea:	e002      	b.n	80062f2 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2200      	movs	r2, #0
 80062f0:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80062f2:	4b1e      	ldr	r3, [pc, #120]	@ (800636c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80062fe:	d121      	bne.n	8006344 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8006300:	4b1a      	ldr	r3, [pc, #104]	@ (800636c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006304:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006308:	2b00      	cmp	r3, #0
 800630a:	d017      	beq.n	800633c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800630c:	4b17      	ldr	r3, [pc, #92]	@ (800636c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800630e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006310:	0e1b      	lsrs	r3, r3, #24
 8006312:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006316:	ee07 3a90 	vmov	s15, r3
 800631a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 800631e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006322:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006326:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800632a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800632e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006332:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800633a:	e010      	b.n	800635e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2200      	movs	r2, #0
 8006340:	609a      	str	r2, [r3, #8]
}
 8006342:	e00c      	b.n	800635e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2200      	movs	r2, #0
 8006348:	609a      	str	r2, [r3, #8]
}
 800634a:	e008      	b.n	800635e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2200      	movs	r2, #0
 8006350:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2200      	movs	r2, #0
 8006356:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2200      	movs	r2, #0
 800635c:	609a      	str	r2, [r3, #8]
}
 800635e:	bf00      	nop
 8006360:	372c      	adds	r7, #44	@ 0x2c
 8006362:	46bd      	mov	sp, r7
 8006364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006368:	4770      	bx	lr
 800636a:	bf00      	nop
 800636c:	44020c00 	.word	0x44020c00
 8006370:	03d09000 	.word	0x03d09000
 8006374:	46000000 	.word	0x46000000
 8006378:	4a742400 	.word	0x4a742400
 800637c:	4bbebc20 	.word	0x4bbebc20

08006380 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8006380:	b480      	push	{r7}
 8006382:	b08b      	sub	sp, #44	@ 0x2c
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8006388:	4bae      	ldr	r3, [pc, #696]	@ (8006644 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800638a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800638c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006390:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8006392:	4bac      	ldr	r3, [pc, #688]	@ (8006644 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006396:	f003 0303 	and.w	r3, r3, #3
 800639a:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 800639c:	4ba9      	ldr	r3, [pc, #676]	@ (8006644 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800639e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063a0:	0a1b      	lsrs	r3, r3, #8
 80063a2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80063a6:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80063a8:	4ba6      	ldr	r3, [pc, #664]	@ (8006644 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80063aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063ac:	091b      	lsrs	r3, r3, #4
 80063ae:	f003 0301 	and.w	r3, r3, #1
 80063b2:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80063b4:	4ba3      	ldr	r3, [pc, #652]	@ (8006644 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80063b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063b8:	08db      	lsrs	r3, r3, #3
 80063ba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80063be:	697a      	ldr	r2, [r7, #20]
 80063c0:	fb02 f303 	mul.w	r3, r2, r3
 80063c4:	ee07 3a90 	vmov	s15, r3
 80063c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063cc:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 80063d0:	69bb      	ldr	r3, [r7, #24]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	f000 8126 	beq.w	8006624 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 80063d8:	69fb      	ldr	r3, [r7, #28]
 80063da:	2b03      	cmp	r3, #3
 80063dc:	d053      	beq.n	8006486 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 80063de:	69fb      	ldr	r3, [r7, #28]
 80063e0:	2b03      	cmp	r3, #3
 80063e2:	d86f      	bhi.n	80064c4 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 80063e4:	69fb      	ldr	r3, [r7, #28]
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d003      	beq.n	80063f2 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	2b02      	cmp	r3, #2
 80063ee:	d02b      	beq.n	8006448 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 80063f0:	e068      	b.n	80064c4 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80063f2:	4b94      	ldr	r3, [pc, #592]	@ (8006644 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	08db      	lsrs	r3, r3, #3
 80063f8:	f003 0303 	and.w	r3, r3, #3
 80063fc:	4a92      	ldr	r2, [pc, #584]	@ (8006648 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80063fe:	fa22 f303 	lsr.w	r3, r2, r3
 8006402:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	ee07 3a90 	vmov	s15, r3
 800640a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800640e:	69bb      	ldr	r3, [r7, #24]
 8006410:	ee07 3a90 	vmov	s15, r3
 8006414:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006418:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800641c:	6a3b      	ldr	r3, [r7, #32]
 800641e:	ee07 3a90 	vmov	s15, r3
 8006422:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006426:	ed97 6a04 	vldr	s12, [r7, #16]
 800642a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800664c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800642e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006432:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006436:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800643a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800643e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006442:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006446:	e068      	b.n	800651a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006448:	69bb      	ldr	r3, [r7, #24]
 800644a:	ee07 3a90 	vmov	s15, r3
 800644e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006452:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006650 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8006456:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800645a:	6a3b      	ldr	r3, [r7, #32]
 800645c:	ee07 3a90 	vmov	s15, r3
 8006460:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006464:	ed97 6a04 	vldr	s12, [r7, #16]
 8006468:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800664c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800646c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006470:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006474:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006478:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800647c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006480:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006484:	e049      	b.n	800651a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8006486:	69bb      	ldr	r3, [r7, #24]
 8006488:	ee07 3a90 	vmov	s15, r3
 800648c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006490:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006654 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8006494:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006498:	6a3b      	ldr	r3, [r7, #32]
 800649a:	ee07 3a90 	vmov	s15, r3
 800649e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064a2:	ed97 6a04 	vldr	s12, [r7, #16]
 80064a6:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800664c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80064aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064be:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80064c2:	e02a      	b.n	800651a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80064c4:	4b5f      	ldr	r3, [pc, #380]	@ (8006644 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	08db      	lsrs	r3, r3, #3
 80064ca:	f003 0303 	and.w	r3, r3, #3
 80064ce:	4a5e      	ldr	r2, [pc, #376]	@ (8006648 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80064d0:	fa22 f303 	lsr.w	r3, r2, r3
 80064d4:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	ee07 3a90 	vmov	s15, r3
 80064dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064e0:	69bb      	ldr	r3, [r7, #24]
 80064e2:	ee07 3a90 	vmov	s15, r3
 80064e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064ee:	6a3b      	ldr	r3, [r7, #32]
 80064f0:	ee07 3a90 	vmov	s15, r3
 80064f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064f8:	ed97 6a04 	vldr	s12, [r7, #16]
 80064fc:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800664c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8006500:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006504:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006508:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800650c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006510:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006514:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006518:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800651a:	4b4a      	ldr	r3, [pc, #296]	@ (8006644 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006522:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006526:	d121      	bne.n	800656c <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8006528:	4b46      	ldr	r3, [pc, #280]	@ (8006644 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800652a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800652c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006530:	2b00      	cmp	r3, #0
 8006532:	d017      	beq.n	8006564 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006534:	4b43      	ldr	r3, [pc, #268]	@ (8006644 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006536:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006538:	0a5b      	lsrs	r3, r3, #9
 800653a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800653e:	ee07 3a90 	vmov	s15, r3
 8006542:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8006546:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800654a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800654e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006552:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006556:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800655a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	601a      	str	r2, [r3, #0]
 8006562:	e006      	b.n	8006572 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2200      	movs	r2, #0
 8006568:	601a      	str	r2, [r3, #0]
 800656a:	e002      	b.n	8006572 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2200      	movs	r2, #0
 8006570:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006572:	4b34      	ldr	r3, [pc, #208]	@ (8006644 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800657a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800657e:	d121      	bne.n	80065c4 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8006580:	4b30      	ldr	r3, [pc, #192]	@ (8006644 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006584:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d017      	beq.n	80065bc <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800658c:	4b2d      	ldr	r3, [pc, #180]	@ (8006644 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800658e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006590:	0c1b      	lsrs	r3, r3, #16
 8006592:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006596:	ee07 3a90 	vmov	s15, r3
 800659a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 800659e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80065a2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80065a6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80065aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80065ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065b2:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	605a      	str	r2, [r3, #4]
 80065ba:	e006      	b.n	80065ca <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2200      	movs	r2, #0
 80065c0:	605a      	str	r2, [r3, #4]
 80065c2:	e002      	b.n	80065ca <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2200      	movs	r2, #0
 80065c8:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80065ca:	4b1e      	ldr	r3, [pc, #120]	@ (8006644 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80065d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80065d6:	d121      	bne.n	800661c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80065d8:	4b1a      	ldr	r3, [pc, #104]	@ (8006644 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80065da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d017      	beq.n	8006614 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80065e4:	4b17      	ldr	r3, [pc, #92]	@ (8006644 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80065e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065e8:	0e1b      	lsrs	r3, r3, #24
 80065ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065ee:	ee07 3a90 	vmov	s15, r3
 80065f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 80065f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80065fa:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80065fe:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006602:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006606:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800660a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006612:	e010      	b.n	8006636 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	609a      	str	r2, [r3, #8]
}
 800661a:	e00c      	b.n	8006636 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2200      	movs	r2, #0
 8006620:	609a      	str	r2, [r3, #8]
}
 8006622:	e008      	b.n	8006636 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2200      	movs	r2, #0
 8006628:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2200      	movs	r2, #0
 800662e:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2200      	movs	r2, #0
 8006634:	609a      	str	r2, [r3, #8]
}
 8006636:	bf00      	nop
 8006638:	372c      	adds	r7, #44	@ 0x2c
 800663a:	46bd      	mov	sp, r7
 800663c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006640:	4770      	bx	lr
 8006642:	bf00      	nop
 8006644:	44020c00 	.word	0x44020c00
 8006648:	03d09000 	.word	0x03d09000
 800664c:	46000000 	.word	0x46000000
 8006650:	4a742400 	.word	0x4a742400
 8006654:	4bbebc20 	.word	0x4bbebc20

08006658 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8006658:	b480      	push	{r7}
 800665a:	b08b      	sub	sp, #44	@ 0x2c
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8006660:	4bae      	ldr	r3, [pc, #696]	@ (800691c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006662:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006664:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006668:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800666a:	4bac      	ldr	r3, [pc, #688]	@ (800691c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800666c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800666e:	f003 0303 	and.w	r3, r3, #3
 8006672:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8006674:	4ba9      	ldr	r3, [pc, #676]	@ (800691c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006678:	0a1b      	lsrs	r3, r3, #8
 800667a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800667e:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8006680:	4ba6      	ldr	r3, [pc, #664]	@ (800691c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006684:	091b      	lsrs	r3, r3, #4
 8006686:	f003 0301 	and.w	r3, r3, #1
 800668a:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800668c:	4ba3      	ldr	r3, [pc, #652]	@ (800691c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800668e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006690:	08db      	lsrs	r3, r3, #3
 8006692:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006696:	697a      	ldr	r2, [r7, #20]
 8006698:	fb02 f303 	mul.w	r3, r2, r3
 800669c:	ee07 3a90 	vmov	s15, r3
 80066a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066a4:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 80066a8:	69bb      	ldr	r3, [r7, #24]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	f000 8126 	beq.w	80068fc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	2b03      	cmp	r3, #3
 80066b4:	d053      	beq.n	800675e <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 80066b6:	69fb      	ldr	r3, [r7, #28]
 80066b8:	2b03      	cmp	r3, #3
 80066ba:	d86f      	bhi.n	800679c <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 80066bc:	69fb      	ldr	r3, [r7, #28]
 80066be:	2b01      	cmp	r3, #1
 80066c0:	d003      	beq.n	80066ca <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 80066c2:	69fb      	ldr	r3, [r7, #28]
 80066c4:	2b02      	cmp	r3, #2
 80066c6:	d02b      	beq.n	8006720 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 80066c8:	e068      	b.n	800679c <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80066ca:	4b94      	ldr	r3, [pc, #592]	@ (800691c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	08db      	lsrs	r3, r3, #3
 80066d0:	f003 0303 	and.w	r3, r3, #3
 80066d4:	4a92      	ldr	r2, [pc, #584]	@ (8006920 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80066d6:	fa22 f303 	lsr.w	r3, r2, r3
 80066da:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	ee07 3a90 	vmov	s15, r3
 80066e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066e6:	69bb      	ldr	r3, [r7, #24]
 80066e8:	ee07 3a90 	vmov	s15, r3
 80066ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066f4:	6a3b      	ldr	r3, [r7, #32]
 80066f6:	ee07 3a90 	vmov	s15, r3
 80066fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066fe:	ed97 6a04 	vldr	s12, [r7, #16]
 8006702:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006924 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006706:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800670a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800670e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006712:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006716:	ee67 7a27 	vmul.f32	s15, s14, s15
 800671a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800671e:	e068      	b.n	80067f2 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8006720:	69bb      	ldr	r3, [r7, #24]
 8006722:	ee07 3a90 	vmov	s15, r3
 8006726:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800672a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006928 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 800672e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006732:	6a3b      	ldr	r3, [r7, #32]
 8006734:	ee07 3a90 	vmov	s15, r3
 8006738:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800673c:	ed97 6a04 	vldr	s12, [r7, #16]
 8006740:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006924 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006744:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006748:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800674c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006750:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006754:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006758:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800675c:	e049      	b.n	80067f2 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800675e:	69bb      	ldr	r3, [r7, #24]
 8006760:	ee07 3a90 	vmov	s15, r3
 8006764:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006768:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800692c <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 800676c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006770:	6a3b      	ldr	r3, [r7, #32]
 8006772:	ee07 3a90 	vmov	s15, r3
 8006776:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800677a:	ed97 6a04 	vldr	s12, [r7, #16]
 800677e:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006924 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8006782:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006786:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800678a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800678e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006792:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006796:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800679a:	e02a      	b.n	80067f2 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800679c:	4b5f      	ldr	r3, [pc, #380]	@ (800691c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	08db      	lsrs	r3, r3, #3
 80067a2:	f003 0303 	and.w	r3, r3, #3
 80067a6:	4a5e      	ldr	r2, [pc, #376]	@ (8006920 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80067a8:	fa22 f303 	lsr.w	r3, r2, r3
 80067ac:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	ee07 3a90 	vmov	s15, r3
 80067b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067b8:	69bb      	ldr	r3, [r7, #24]
 80067ba:	ee07 3a90 	vmov	s15, r3
 80067be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067c6:	6a3b      	ldr	r3, [r7, #32]
 80067c8:	ee07 3a90 	vmov	s15, r3
 80067cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067d0:	ed97 6a04 	vldr	s12, [r7, #16]
 80067d4:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006924 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80067d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067ec:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80067f0:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80067f2:	4b4a      	ldr	r3, [pc, #296]	@ (800691c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80067fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067fe:	d121      	bne.n	8006844 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8006800:	4b46      	ldr	r3, [pc, #280]	@ (800691c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006804:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006808:	2b00      	cmp	r3, #0
 800680a:	d017      	beq.n	800683c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800680c:	4b43      	ldr	r3, [pc, #268]	@ (800691c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800680e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006810:	0a5b      	lsrs	r3, r3, #9
 8006812:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006816:	ee07 3a90 	vmov	s15, r3
 800681a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 800681e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006822:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8006826:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800682a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800682e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006832:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	601a      	str	r2, [r3, #0]
 800683a:	e006      	b.n	800684a <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2200      	movs	r2, #0
 8006840:	601a      	str	r2, [r3, #0]
 8006842:	e002      	b.n	800684a <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2200      	movs	r2, #0
 8006848:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800684a:	4b34      	ldr	r3, [pc, #208]	@ (800691c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006852:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006856:	d121      	bne.n	800689c <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8006858:	4b30      	ldr	r3, [pc, #192]	@ (800691c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800685a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800685c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006860:	2b00      	cmp	r3, #0
 8006862:	d017      	beq.n	8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006864:	4b2d      	ldr	r3, [pc, #180]	@ (800691c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8006866:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006868:	0c1b      	lsrs	r3, r3, #16
 800686a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800686e:	ee07 3a90 	vmov	s15, r3
 8006872:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8006876:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800687a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800687e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006882:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006886:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800688a:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	605a      	str	r2, [r3, #4]
 8006892:	e006      	b.n	80068a2 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2200      	movs	r2, #0
 8006898:	605a      	str	r2, [r3, #4]
 800689a:	e002      	b.n	80068a2 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2200      	movs	r2, #0
 80068a0:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80068a2:	4b1e      	ldr	r3, [pc, #120]	@ (800691c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80068aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80068ae:	d121      	bne.n	80068f4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80068b0:	4b1a      	ldr	r3, [pc, #104]	@ (800691c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80068b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d017      	beq.n	80068ec <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80068bc:	4b17      	ldr	r3, [pc, #92]	@ (800691c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80068be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068c0:	0e1b      	lsrs	r3, r3, #24
 80068c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068c6:	ee07 3a90 	vmov	s15, r3
 80068ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 80068ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80068d2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 80068d6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80068da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068e2:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 80068ea:	e010      	b.n	800690e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2200      	movs	r2, #0
 80068f0:	609a      	str	r2, [r3, #8]
}
 80068f2:	e00c      	b.n	800690e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2200      	movs	r2, #0
 80068f8:	609a      	str	r2, [r3, #8]
}
 80068fa:	e008      	b.n	800690e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2200      	movs	r2, #0
 8006900:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	609a      	str	r2, [r3, #8]
}
 800690e:	bf00      	nop
 8006910:	372c      	adds	r7, #44	@ 0x2c
 8006912:	46bd      	mov	sp, r7
 8006914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006918:	4770      	bx	lr
 800691a:	bf00      	nop
 800691c:	44020c00 	.word	0x44020c00
 8006920:	03d09000 	.word	0x03d09000
 8006924:	46000000 	.word	0x46000000
 8006928:	4a742400 	.word	0x4a742400
 800692c:	4bbebc20 	.word	0x4bbebc20

08006930 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006930:	b590      	push	{r4, r7, lr}
 8006932:	b08f      	sub	sp, #60	@ 0x3c
 8006934:	af00      	add	r7, sp, #0
 8006936:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800693a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800693e:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8006942:	4321      	orrs	r1, r4
 8006944:	d150      	bne.n	80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006946:	4b26      	ldr	r3, [pc, #152]	@ (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006948:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800694c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006950:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8006952:	4b23      	ldr	r3, [pc, #140]	@ (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006954:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006958:	f003 0302 	and.w	r3, r3, #2
 800695c:	2b02      	cmp	r3, #2
 800695e:	d108      	bne.n	8006972 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006962:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006966:	d104      	bne.n	8006972 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8006968:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800696c:	637b      	str	r3, [r7, #52]	@ 0x34
 800696e:	f002 bb2a 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006972:	4b1b      	ldr	r3, [pc, #108]	@ (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006974:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006978:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800697c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006980:	d108      	bne.n	8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8006982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006984:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006988:	d104      	bne.n	8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 800698a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800698e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006990:	f002 bb19 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8006994:	4b12      	ldr	r3, [pc, #72]	@ (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800699c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80069a0:	d119      	bne.n	80069d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80069a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80069a8:	d115      	bne.n	80069d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80069aa:	4b0d      	ldr	r3, [pc, #52]	@ (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80069ac:	69db      	ldr	r3, [r3, #28]
 80069ae:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 80069b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069b6:	d30a      	bcc.n	80069ce <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 80069b8:	4b09      	ldr	r3, [pc, #36]	@ (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80069ba:	69db      	ldr	r3, [r3, #28]
 80069bc:	0a1b      	lsrs	r3, r3, #8
 80069be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80069c2:	4a08      	ldr	r2, [pc, #32]	@ (80069e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80069c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80069c8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80069ca:	f002 bafc 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 80069ce:	2300      	movs	r3, #0
 80069d0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80069d2:	f002 baf8 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80069d6:	2300      	movs	r3, #0
 80069d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80069da:	f002 baf4 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80069de:	bf00      	nop
 80069e0:	44020c00 	.word	0x44020c00
 80069e4:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 80069e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80069ec:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 80069f0:	ea50 0104 	orrs.w	r1, r0, r4
 80069f4:	f001 8275 	beq.w	8007ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 80069f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80069fc:	2801      	cmp	r0, #1
 80069fe:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8006a02:	f082 82dd 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006a06:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006a0a:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8006a0e:	ea50 0104 	orrs.w	r1, r0, r4
 8006a12:	f001 816c 	beq.w	8007cee <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 8006a16:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006a1a:	2801      	cmp	r0, #1
 8006a1c:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8006a20:	f082 82ce 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006a24:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006a28:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8006a2c:	ea50 0104 	orrs.w	r1, r0, r4
 8006a30:	f001 8602 	beq.w	8008638 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8006a34:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006a38:	2801      	cmp	r0, #1
 8006a3a:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8006a3e:	f082 82bf 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006a42:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006a46:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8006a4a:	ea50 0104 	orrs.w	r1, r0, r4
 8006a4e:	f001 854c 	beq.w	80084ea <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 8006a52:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006a56:	2801      	cmp	r0, #1
 8006a58:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8006a5c:	f082 82b0 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006a60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006a64:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8006a68:	ea50 0104 	orrs.w	r1, r0, r4
 8006a6c:	f001 849e 	beq.w	80083ac <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 8006a70:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006a74:	2801      	cmp	r0, #1
 8006a76:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8006a7a:	f082 82a1 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006a7e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006a82:	f1a1 0420 	sub.w	r4, r1, #32
 8006a86:	ea50 0104 	orrs.w	r1, r0, r4
 8006a8a:	f001 83e8 	beq.w	800825e <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 8006a8e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006a92:	2801      	cmp	r0, #1
 8006a94:	f171 0120 	sbcs.w	r1, r1, #32
 8006a98:	f082 8292 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006a9c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006aa0:	f1a1 0410 	sub.w	r4, r1, #16
 8006aa4:	ea50 0104 	orrs.w	r1, r0, r4
 8006aa8:	f002 8256 	beq.w	8008f58 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8006aac:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ab0:	2801      	cmp	r0, #1
 8006ab2:	f171 0110 	sbcs.w	r1, r1, #16
 8006ab6:	f082 8283 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006aba:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006abe:	f1a1 0408 	sub.w	r4, r1, #8
 8006ac2:	ea50 0104 	orrs.w	r1, r0, r4
 8006ac6:	f002 81cc 	beq.w	8008e62 <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 8006aca:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ace:	2801      	cmp	r0, #1
 8006ad0:	f171 0108 	sbcs.w	r1, r1, #8
 8006ad4:	f082 8274 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ad8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006adc:	1f0c      	subs	r4, r1, #4
 8006ade:	ea50 0104 	orrs.w	r1, r0, r4
 8006ae2:	f001 8648 	beq.w	8008776 <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 8006ae6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006aea:	2801      	cmp	r0, #1
 8006aec:	f171 0104 	sbcs.w	r1, r1, #4
 8006af0:	f082 8266 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006af4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006af8:	1e8c      	subs	r4, r1, #2
 8006afa:	ea50 0104 	orrs.w	r1, r0, r4
 8006afe:	f002 8143 	beq.w	8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 8006b02:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b06:	2801      	cmp	r0, #1
 8006b08:	f171 0102 	sbcs.w	r1, r1, #2
 8006b0c:	f082 8258 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006b10:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b14:	1e4c      	subs	r4, r1, #1
 8006b16:	ea50 0104 	orrs.w	r1, r0, r4
 8006b1a:	f002 80ce 	beq.w	8008cba <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 8006b1e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b22:	2801      	cmp	r0, #1
 8006b24:	f171 0101 	sbcs.w	r1, r1, #1
 8006b28:	f082 824a 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006b2c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b30:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8006b34:	4321      	orrs	r1, r4
 8006b36:	f002 8059 	beq.w	8008bec <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 8006b3a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b3e:	4cd9      	ldr	r4, [pc, #868]	@ (8006ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8006b40:	42a0      	cmp	r0, r4
 8006b42:	f171 0100 	sbcs.w	r1, r1, #0
 8006b46:	f082 823b 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006b4a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b4e:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8006b52:	4321      	orrs	r1, r4
 8006b54:	f001 87d9 	beq.w	8008b0a <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 8006b58:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b5c:	4cd2      	ldr	r4, [pc, #840]	@ (8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8006b5e:	42a0      	cmp	r0, r4
 8006b60:	f171 0100 	sbcs.w	r1, r1, #0
 8006b64:	f082 822c 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006b68:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b6c:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8006b70:	4321      	orrs	r1, r4
 8006b72:	f001 8751 	beq.w	8008a18 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 8006b76:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b7a:	4ccc      	ldr	r4, [pc, #816]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8006b7c:	42a0      	cmp	r0, r4
 8006b7e:	f171 0100 	sbcs.w	r1, r1, #0
 8006b82:	f082 821d 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006b86:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b8a:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8006b8e:	4321      	orrs	r1, r4
 8006b90:	f001 869a 	beq.w	80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 8006b94:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b98:	4cc5      	ldr	r4, [pc, #788]	@ (8006eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8006b9a:	42a0      	cmp	r0, r4
 8006b9c:	f171 0100 	sbcs.w	r1, r1, #0
 8006ba0:	f082 820e 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006ba4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ba8:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8006bac:	4321      	orrs	r1, r4
 8006bae:	f001 8612 	beq.w	80087d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 8006bb2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bb6:	4cbf      	ldr	r4, [pc, #764]	@ (8006eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 8006bb8:	42a0      	cmp	r0, r4
 8006bba:	f171 0100 	sbcs.w	r1, r1, #0
 8006bbe:	f082 81ff 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006bc2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bc6:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8006bca:	4321      	orrs	r1, r4
 8006bcc:	f002 817e 	beq.w	8008ecc <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 8006bd0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bd4:	4cb8      	ldr	r4, [pc, #736]	@ (8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006bd6:	42a0      	cmp	r0, r4
 8006bd8:	f171 0100 	sbcs.w	r1, r1, #0
 8006bdc:	f082 81f0 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006be0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006be4:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 8006be8:	4321      	orrs	r1, r4
 8006bea:	f000 829e 	beq.w	800712a <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 8006bee:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bf2:	4cb2      	ldr	r4, [pc, #712]	@ (8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006bf4:	42a0      	cmp	r0, r4
 8006bf6:	f171 0100 	sbcs.w	r1, r1, #0
 8006bfa:	f082 81e1 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006bfe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c02:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8006c06:	4321      	orrs	r1, r4
 8006c08:	f000 826d 	beq.w	80070e6 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8006c0c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c10:	4cab      	ldr	r4, [pc, #684]	@ (8006ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006c12:	42a0      	cmp	r0, r4
 8006c14:	f171 0100 	sbcs.w	r1, r1, #0
 8006c18:	f082 81d2 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c1c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c20:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8006c24:	4321      	orrs	r1, r4
 8006c26:	f001 800d 	beq.w	8007c44 <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 8006c2a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c2e:	4ca5      	ldr	r4, [pc, #660]	@ (8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006c30:	42a0      	cmp	r0, r4
 8006c32:	f171 0100 	sbcs.w	r1, r1, #0
 8006c36:	f082 81c3 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c3a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c3e:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 8006c42:	4321      	orrs	r1, r4
 8006c44:	f000 81d0 	beq.w	8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 8006c48:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c4c:	4c9e      	ldr	r4, [pc, #632]	@ (8006ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006c4e:	42a0      	cmp	r0, r4
 8006c50:	f171 0100 	sbcs.w	r1, r1, #0
 8006c54:	f082 81b4 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c58:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c5c:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 8006c60:	4321      	orrs	r1, r4
 8006c62:	f000 8142 	beq.w	8006eea <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 8006c66:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c6a:	4c98      	ldr	r4, [pc, #608]	@ (8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006c6c:	42a0      	cmp	r0, r4
 8006c6e:	f171 0100 	sbcs.w	r1, r1, #0
 8006c72:	f082 81a5 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c76:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c7a:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 8006c7e:	4321      	orrs	r1, r4
 8006c80:	f001 824e 	beq.w	8008120 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 8006c84:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c88:	4c91      	ldr	r4, [pc, #580]	@ (8006ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8006c8a:	42a0      	cmp	r0, r4
 8006c8c:	f171 0100 	sbcs.w	r1, r1, #0
 8006c90:	f082 8196 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006c94:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006c98:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 8006c9c:	4321      	orrs	r1, r4
 8006c9e:	f001 8197 	beq.w	8007fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 8006ca2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ca6:	4c8b      	ldr	r4, [pc, #556]	@ (8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8006ca8:	42a0      	cmp	r0, r4
 8006caa:	f171 0100 	sbcs.w	r1, r1, #0
 8006cae:	f082 8187 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006cb2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cb6:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 8006cba:	4321      	orrs	r1, r4
 8006cbc:	f001 8154 	beq.w	8007f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 8006cc0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cc4:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8006cc8:	f171 0100 	sbcs.w	r1, r1, #0
 8006ccc:	f082 8178 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006cd0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cd4:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8006cd8:	4321      	orrs	r1, r4
 8006cda:	f001 80b7 	beq.w	8007e4c <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8006cde:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ce2:	f248 0401 	movw	r4, #32769	@ 0x8001
 8006ce6:	42a0      	cmp	r0, r4
 8006ce8:	f171 0100 	sbcs.w	r1, r1, #0
 8006cec:	f082 8168 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006cf0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cf4:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8006cf8:	4321      	orrs	r1, r4
 8006cfa:	f001 8064 	beq.w	8007dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 8006cfe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d02:	f244 0401 	movw	r4, #16385	@ 0x4001
 8006d06:	42a0      	cmp	r0, r4
 8006d08:	f171 0100 	sbcs.w	r1, r1, #0
 8006d0c:	f082 8158 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d10:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d14:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8006d18:	4321      	orrs	r1, r4
 8006d1a:	f001 8011 	beq.w	8007d40 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 8006d1e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d22:	f242 0401 	movw	r4, #8193	@ 0x2001
 8006d26:	42a0      	cmp	r0, r4
 8006d28:	f171 0100 	sbcs.w	r1, r1, #0
 8006d2c:	f082 8148 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d34:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 8006d38:	4321      	orrs	r1, r4
 8006d3a:	f000 871e 	beq.w	8007b7a <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 8006d3e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d42:	f241 0401 	movw	r4, #4097	@ 0x1001
 8006d46:	42a0      	cmp	r0, r4
 8006d48:	f171 0100 	sbcs.w	r1, r1, #0
 8006d4c:	f082 8138 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d50:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d54:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 8006d58:	4321      	orrs	r1, r4
 8006d5a:	f000 86a8 	beq.w	8007aae <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 8006d5e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d62:	f640 0401 	movw	r4, #2049	@ 0x801
 8006d66:	42a0      	cmp	r0, r4
 8006d68:	f171 0100 	sbcs.w	r1, r1, #0
 8006d6c:	f082 8128 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d70:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d74:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 8006d78:	4321      	orrs	r1, r4
 8006d7a:	f000 8632 	beq.w	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 8006d7e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d82:	f240 4401 	movw	r4, #1025	@ 0x401
 8006d86:	42a0      	cmp	r0, r4
 8006d88:	f171 0100 	sbcs.w	r1, r1, #0
 8006d8c:	f082 8118 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006d90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d94:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 8006d98:	4321      	orrs	r1, r4
 8006d9a:	f000 85b0 	beq.w	80078fe <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 8006d9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006da2:	f240 2401 	movw	r4, #513	@ 0x201
 8006da6:	42a0      	cmp	r0, r4
 8006da8:	f171 0100 	sbcs.w	r1, r1, #0
 8006dac:	f082 8108 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006db0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006db4:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 8006db8:	4321      	orrs	r1, r4
 8006dba:	f000 8535 	beq.w	8007828 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8006dbe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dc2:	f240 1401 	movw	r4, #257	@ 0x101
 8006dc6:	42a0      	cmp	r0, r4
 8006dc8:	f171 0100 	sbcs.w	r1, r1, #0
 8006dcc:	f082 80f8 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006dd0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dd4:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 8006dd8:	4321      	orrs	r1, r4
 8006dda:	f000 84ba 	beq.w	8007752 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 8006dde:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006de2:	2881      	cmp	r0, #129	@ 0x81
 8006de4:	f171 0100 	sbcs.w	r1, r1, #0
 8006de8:	f082 80ea 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006dec:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006df0:	2821      	cmp	r0, #33	@ 0x21
 8006df2:	f171 0100 	sbcs.w	r1, r1, #0
 8006df6:	d26f      	bcs.n	8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8006df8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006dfc:	4301      	orrs	r1, r0
 8006dfe:	f002 80df 	beq.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e02:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e06:	1e42      	subs	r2, r0, #1
 8006e08:	f141 33ff 	adc.w	r3, r1, #4294967295
 8006e0c:	2a20      	cmp	r2, #32
 8006e0e:	f173 0100 	sbcs.w	r1, r3, #0
 8006e12:	f082 80d5 	bcs.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e16:	2a1f      	cmp	r2, #31
 8006e18:	f202 80d2 	bhi.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8006e1c:	a101      	add	r1, pc, #4	@ (adr r1, 8006e24 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 8006e1e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006e22:	bf00      	nop
 8006e24:	08007185 	.word	0x08007185
 8006e28:	08007251 	.word	0x08007251
 8006e2c:	08008fc1 	.word	0x08008fc1
 8006e30:	08007311 	.word	0x08007311
 8006e34:	08008fc1 	.word	0x08008fc1
 8006e38:	08008fc1 	.word	0x08008fc1
 8006e3c:	08008fc1 	.word	0x08008fc1
 8006e40:	080073e1 	.word	0x080073e1
 8006e44:	08008fc1 	.word	0x08008fc1
 8006e48:	08008fc1 	.word	0x08008fc1
 8006e4c:	08008fc1 	.word	0x08008fc1
 8006e50:	08008fc1 	.word	0x08008fc1
 8006e54:	08008fc1 	.word	0x08008fc1
 8006e58:	08008fc1 	.word	0x08008fc1
 8006e5c:	08008fc1 	.word	0x08008fc1
 8006e60:	080074c3 	.word	0x080074c3
 8006e64:	08008fc1 	.word	0x08008fc1
 8006e68:	08008fc1 	.word	0x08008fc1
 8006e6c:	08008fc1 	.word	0x08008fc1
 8006e70:	08008fc1 	.word	0x08008fc1
 8006e74:	08008fc1 	.word	0x08008fc1
 8006e78:	08008fc1 	.word	0x08008fc1
 8006e7c:	08008fc1 	.word	0x08008fc1
 8006e80:	08008fc1 	.word	0x08008fc1
 8006e84:	08008fc1 	.word	0x08008fc1
 8006e88:	08008fc1 	.word	0x08008fc1
 8006e8c:	08008fc1 	.word	0x08008fc1
 8006e90:	08008fc1 	.word	0x08008fc1
 8006e94:	08008fc1 	.word	0x08008fc1
 8006e98:	08008fc1 	.word	0x08008fc1
 8006e9c:	08008fc1 	.word	0x08008fc1
 8006ea0:	08007599 	.word	0x08007599
 8006ea4:	80000001 	.word	0x80000001
 8006ea8:	40000001 	.word	0x40000001
 8006eac:	20000001 	.word	0x20000001
 8006eb0:	10000001 	.word	0x10000001
 8006eb4:	08000001 	.word	0x08000001
 8006eb8:	04000001 	.word	0x04000001
 8006ebc:	00800001 	.word	0x00800001
 8006ec0:	00400001 	.word	0x00400001
 8006ec4:	00200001 	.word	0x00200001
 8006ec8:	00100001 	.word	0x00100001
 8006ecc:	00080001 	.word	0x00080001
 8006ed0:	00040001 	.word	0x00040001
 8006ed4:	00020001 	.word	0x00020001
 8006ed8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006edc:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8006ee0:	430b      	orrs	r3, r1
 8006ee2:	f000 83c4 	beq.w	800766e <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 8006ee6:	f002 b86b 	b.w	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8006eea:	4ba1      	ldr	r3, [pc, #644]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006eec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006ef0:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006ef4:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8006ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ef8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006efc:	d036      	beq.n	8006f6c <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 8006efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f00:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006f04:	d86b      	bhi.n	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8006f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f08:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006f0c:	d02b      	beq.n	8006f66 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8006f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f10:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006f14:	d863      	bhi.n	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8006f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f1c:	d01b      	beq.n	8006f56 <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 8006f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f24:	d85b      	bhi.n	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8006f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d004      	beq.n	8006f36 <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 8006f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f32:	d008      	beq.n	8006f46 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 8006f34:	e053      	b.n	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006f36:	f107 0320 	add.w	r3, r7, #32
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	f7ff f8b4 	bl	80060a8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f42:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006f44:	e04e      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f46:	f107 0314 	add.w	r3, r7, #20
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	f7ff fa18 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006f54:	e046      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f56:	f107 0308 	add.w	r3, r7, #8
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f7ff fb7c 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006f64:	e03e      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006f66:	4b83      	ldr	r3, [pc, #524]	@ (8007174 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8006f68:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006f6a:	e03b      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006f6c:	4b80      	ldr	r3, [pc, #512]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006f6e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006f72:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006f76:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006f78:	4b7d      	ldr	r3, [pc, #500]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f003 0302 	and.w	r3, r3, #2
 8006f80:	2b02      	cmp	r3, #2
 8006f82:	d10c      	bne.n	8006f9e <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 8006f84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d109      	bne.n	8006f9e <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006f8a:	4b79      	ldr	r3, [pc, #484]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	08db      	lsrs	r3, r3, #3
 8006f90:	f003 0303 	and.w	r3, r3, #3
 8006f94:	4a78      	ldr	r2, [pc, #480]	@ (8007178 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 8006f96:	fa22 f303 	lsr.w	r3, r2, r3
 8006f9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f9c:	e01e      	b.n	8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006f9e:	4b74      	ldr	r3, [pc, #464]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006fa6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006faa:	d106      	bne.n	8006fba <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fb2:	d102      	bne.n	8006fba <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006fb4:	4b71      	ldr	r3, [pc, #452]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 8006fb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fb8:	e010      	b.n	8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006fba:	4b6d      	ldr	r3, [pc, #436]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fc2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006fc6:	d106      	bne.n	8006fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 8006fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006fce:	d102      	bne.n	8006fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006fd0:	4b6b      	ldr	r3, [pc, #428]	@ (8007180 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8006fd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fd4:	e002      	b.n	8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006fda:	e003      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 8006fdc:	e002      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006fe2:	bf00      	nop
          }
        }
        break;
 8006fe4:	f001 bfef 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8006fe8:	4b61      	ldr	r3, [pc, #388]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006fea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006fee:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 8006ff2:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8006ff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ff6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006ffa:	d036      	beq.n	800706a <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 8006ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ffe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007002:	d86b      	bhi.n	80070dc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007006:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800700a:	d02b      	beq.n	8007064 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 800700c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800700e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007012:	d863      	bhi.n	80070dc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007016:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800701a:	d01b      	beq.n	8007054 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800701c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800701e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007022:	d85b      	bhi.n	80070dc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007026:	2b00      	cmp	r3, #0
 8007028:	d004      	beq.n	8007034 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800702a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800702c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007030:	d008      	beq.n	8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 8007032:	e053      	b.n	80070dc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007034:	f107 0320 	add.w	r3, r7, #32
 8007038:	4618      	mov	r0, r3
 800703a:	f7ff f835 	bl	80060a8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800703e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007040:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007042:	e04e      	b.n	80070e2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007044:	f107 0314 	add.w	r3, r7, #20
 8007048:	4618      	mov	r0, r3
 800704a:	f7ff f999 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007052:	e046      	b.n	80070e2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007054:	f107 0308 	add.w	r3, r7, #8
 8007058:	4618      	mov	r0, r3
 800705a:	f7ff fafd 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007062:	e03e      	b.n	80070e2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007064:	4b43      	ldr	r3, [pc, #268]	@ (8007174 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007066:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007068:	e03b      	b.n	80070e2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800706a:	4b41      	ldr	r3, [pc, #260]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800706c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007070:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007074:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007076:	4b3e      	ldr	r3, [pc, #248]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f003 0302 	and.w	r3, r3, #2
 800707e:	2b02      	cmp	r3, #2
 8007080:	d10c      	bne.n	800709c <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 8007082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007084:	2b00      	cmp	r3, #0
 8007086:	d109      	bne.n	800709c <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007088:	4b39      	ldr	r3, [pc, #228]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	08db      	lsrs	r3, r3, #3
 800708e:	f003 0303 	and.w	r3, r3, #3
 8007092:	4a39      	ldr	r2, [pc, #228]	@ (8007178 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 8007094:	fa22 f303 	lsr.w	r3, r2, r3
 8007098:	637b      	str	r3, [r7, #52]	@ 0x34
 800709a:	e01e      	b.n	80070da <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800709c:	4b34      	ldr	r3, [pc, #208]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80070a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070a8:	d106      	bne.n	80070b8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80070aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070b0:	d102      	bne.n	80070b8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80070b2:	4b32      	ldr	r3, [pc, #200]	@ (800717c <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 80070b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80070b6:	e010      	b.n	80070da <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80070b8:	4b2d      	ldr	r3, [pc, #180]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80070c4:	d106      	bne.n	80070d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 80070c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070cc:	d102      	bne.n	80070d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80070ce:	4b2c      	ldr	r3, [pc, #176]	@ (8007180 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 80070d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80070d2:	e002      	b.n	80070da <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 80070d4:	2300      	movs	r3, #0
 80070d6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80070d8:	e003      	b.n	80070e2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 80070da:	e002      	b.n	80070e2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 80070dc:	2300      	movs	r3, #0
 80070de:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80070e0:	bf00      	nop
          }
        }
        break;
 80070e2:	f001 bf70 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 80070e6:	4b22      	ldr	r3, [pc, #136]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80070e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80070ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070f0:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 80070f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d108      	bne.n	800710a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80070f8:	f107 0320 	add.w	r3, r7, #32
 80070fc:	4618      	mov	r0, r3
 80070fe:	f7fe ffd3 	bl	80060a8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007104:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007106:	f001 bf5e 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 800710a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800710c:	2b40      	cmp	r3, #64	@ 0x40
 800710e:	d108      	bne.n	8007122 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007110:	f107 0314 	add.w	r3, r7, #20
 8007114:	4618      	mov	r0, r3
 8007116:	f7ff f933 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800711a:	69fb      	ldr	r3, [r7, #28]
 800711c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800711e:	f001 bf52 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8007122:	2300      	movs	r3, #0
 8007124:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007126:	f001 bf4e 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 800712a:	4b11      	ldr	r3, [pc, #68]	@ (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800712c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007130:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007134:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 8007136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007138:	2b00      	cmp	r3, #0
 800713a:	d108      	bne.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800713c:	f107 0320 	add.w	r3, r7, #32
 8007140:	4618      	mov	r0, r3
 8007142:	f7fe ffb1 	bl	80060a8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007148:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800714a:	f001 bf3c 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 800714e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007150:	2b80      	cmp	r3, #128	@ 0x80
 8007152:	d108      	bne.n	8007166 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007154:	f107 0314 	add.w	r3, r7, #20
 8007158:	4618      	mov	r0, r3
 800715a:	f7ff f911 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800715e:	69fb      	ldr	r3, [r7, #28]
 8007160:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007162:	f001 bf30 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8007166:	2300      	movs	r3, #0
 8007168:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800716a:	f001 bf2c 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800716e:	bf00      	nop
 8007170:	44020c00 	.word	0x44020c00
 8007174:	00bb8000 	.word	0x00bb8000
 8007178:	03d09000 	.word	0x03d09000
 800717c:	003d0900 	.word	0x003d0900
 8007180:	017d7840 	.word	0x017d7840
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007184:	4b9d      	ldr	r3, [pc, #628]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007186:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800718a:	f003 0307 	and.w	r3, r3, #7
 800718e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8007190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007192:	2b00      	cmp	r3, #0
 8007194:	d104      	bne.n	80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8007196:	f7fc ff99 	bl	80040cc <HAL_RCC_GetPCLK2Freq>
 800719a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800719c:	f001 bf13 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 80071a0:	4b96      	ldr	r3, [pc, #600]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80071ac:	d10a      	bne.n	80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 80071ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d107      	bne.n	80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80071b4:	f107 0314 	add.w	r3, r7, #20
 80071b8:	4618      	mov	r0, r3
 80071ba:	f7ff f8e1 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80071be:	69bb      	ldr	r3, [r7, #24]
 80071c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80071c2:	e043      	b.n	800724c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 80071c4:	4b8d      	ldr	r3, [pc, #564]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80071cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80071d0:	d10a      	bne.n	80071e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 80071d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071d4:	2b02      	cmp	r3, #2
 80071d6:	d107      	bne.n	80071e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80071d8:	f107 0308 	add.w	r3, r7, #8
 80071dc:	4618      	mov	r0, r3
 80071de:	f7ff fa3b 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80071e6:	e031      	b.n	800724c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80071e8:	4b84      	ldr	r3, [pc, #528]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f003 0302 	and.w	r3, r3, #2
 80071f0:	2b02      	cmp	r3, #2
 80071f2:	d10c      	bne.n	800720e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 80071f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f6:	2b03      	cmp	r3, #3
 80071f8:	d109      	bne.n	800720e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80071fa:	4b80      	ldr	r3, [pc, #512]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	08db      	lsrs	r3, r3, #3
 8007200:	f003 0303 	and.w	r3, r3, #3
 8007204:	4a7e      	ldr	r2, [pc, #504]	@ (8007400 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8007206:	fa22 f303 	lsr.w	r3, r2, r3
 800720a:	637b      	str	r3, [r7, #52]	@ 0x34
 800720c:	e01e      	b.n	800724c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800720e:	4b7b      	ldr	r3, [pc, #492]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007216:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800721a:	d105      	bne.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 800721c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800721e:	2b04      	cmp	r3, #4
 8007220:	d102      	bne.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 8007222:	4b78      	ldr	r3, [pc, #480]	@ (8007404 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007224:	637b      	str	r3, [r7, #52]	@ 0x34
 8007226:	e011      	b.n	800724c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8007228:	4b74      	ldr	r3, [pc, #464]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800722a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800722e:	f003 0302 	and.w	r3, r3, #2
 8007232:	2b02      	cmp	r3, #2
 8007234:	d106      	bne.n	8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 8007236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007238:	2b05      	cmp	r3, #5
 800723a:	d103      	bne.n	8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 800723c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007240:	637b      	str	r3, [r7, #52]	@ 0x34
 8007242:	e003      	b.n	800724c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 8007244:	2300      	movs	r3, #0
 8007246:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007248:	f001 bebd 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800724c:	f001 bebb 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8007250:	4b6a      	ldr	r3, [pc, #424]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007252:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007256:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800725a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800725c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800725e:	2b00      	cmp	r3, #0
 8007260:	d104      	bne.n	800726c <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007262:	f7fc ff1d 	bl	80040a0 <HAL_RCC_GetPCLK1Freq>
 8007266:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007268:	f001 bead 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 800726c:	4b63      	ldr	r3, [pc, #396]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007274:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007278:	d10a      	bne.n	8007290 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 800727a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800727c:	2b08      	cmp	r3, #8
 800727e:	d107      	bne.n	8007290 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007280:	f107 0314 	add.w	r3, r7, #20
 8007284:	4618      	mov	r0, r3
 8007286:	f7ff f87b 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800728a:	69bb      	ldr	r3, [r7, #24]
 800728c:	637b      	str	r3, [r7, #52]	@ 0x34
 800728e:	e03d      	b.n	800730c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 8007290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007292:	2b10      	cmp	r3, #16
 8007294:	d108      	bne.n	80072a8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007296:	f107 0308 	add.w	r3, r7, #8
 800729a:	4618      	mov	r0, r3
 800729c:	f7ff f9dc 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80072a4:	f001 be8f 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80072a8:	4b54      	ldr	r3, [pc, #336]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f003 0302 	and.w	r3, r3, #2
 80072b0:	2b02      	cmp	r3, #2
 80072b2:	d10c      	bne.n	80072ce <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 80072b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b6:	2b18      	cmp	r3, #24
 80072b8:	d109      	bne.n	80072ce <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80072ba:	4b50      	ldr	r3, [pc, #320]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	08db      	lsrs	r3, r3, #3
 80072c0:	f003 0303 	and.w	r3, r3, #3
 80072c4:	4a4e      	ldr	r2, [pc, #312]	@ (8007400 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80072c6:	fa22 f303 	lsr.w	r3, r2, r3
 80072ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80072cc:	e01e      	b.n	800730c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 80072ce:	4b4b      	ldr	r3, [pc, #300]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072da:	d105      	bne.n	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80072dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072de:	2b20      	cmp	r3, #32
 80072e0:	d102      	bne.n	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 80072e2:	4b48      	ldr	r3, [pc, #288]	@ (8007404 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80072e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80072e6:	e011      	b.n	800730c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 80072e8:	4b44      	ldr	r3, [pc, #272]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80072ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80072ee:	f003 0302 	and.w	r3, r3, #2
 80072f2:	2b02      	cmp	r3, #2
 80072f4:	d106      	bne.n	8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 80072f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072f8:	2b28      	cmp	r3, #40	@ 0x28
 80072fa:	d103      	bne.n	8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 80072fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007300:	637b      	str	r3, [r7, #52]	@ 0x34
 8007302:	e003      	b.n	800730c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 8007304:	2300      	movs	r3, #0
 8007306:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007308:	f001 be5d 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800730c:	f001 be5b 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007310:	4b3a      	ldr	r3, [pc, #232]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007312:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007316:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800731a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800731c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800731e:	2b00      	cmp	r3, #0
 8007320:	d104      	bne.n	800732c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007322:	f7fc febd 	bl	80040a0 <HAL_RCC_GetPCLK1Freq>
 8007326:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8007328:	f001 be4d 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 800732c:	4b33      	ldr	r3, [pc, #204]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007334:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007338:	d10a      	bne.n	8007350 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 800733a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800733c:	2b40      	cmp	r3, #64	@ 0x40
 800733e:	d107      	bne.n	8007350 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007340:	f107 0314 	add.w	r3, r7, #20
 8007344:	4618      	mov	r0, r3
 8007346:	f7ff f81b 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800734a:	69bb      	ldr	r3, [r7, #24]
 800734c:	637b      	str	r3, [r7, #52]	@ 0x34
 800734e:	e045      	b.n	80073dc <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8007350:	4b2a      	ldr	r3, [pc, #168]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007358:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800735c:	d10a      	bne.n	8007374 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 800735e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007360:	2b80      	cmp	r3, #128	@ 0x80
 8007362:	d107      	bne.n	8007374 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007364:	f107 0308 	add.w	r3, r7, #8
 8007368:	4618      	mov	r0, r3
 800736a:	f7ff f975 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	637b      	str	r3, [r7, #52]	@ 0x34
 8007372:	e033      	b.n	80073dc <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8007374:	4b21      	ldr	r3, [pc, #132]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f003 0302 	and.w	r3, r3, #2
 800737c:	2b02      	cmp	r3, #2
 800737e:	d10c      	bne.n	800739a <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 8007380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007382:	2bc0      	cmp	r3, #192	@ 0xc0
 8007384:	d109      	bne.n	800739a <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007386:	4b1d      	ldr	r3, [pc, #116]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	08db      	lsrs	r3, r3, #3
 800738c:	f003 0303 	and.w	r3, r3, #3
 8007390:	4a1b      	ldr	r2, [pc, #108]	@ (8007400 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8007392:	fa22 f303 	lsr.w	r3, r2, r3
 8007396:	637b      	str	r3, [r7, #52]	@ 0x34
 8007398:	e020      	b.n	80073dc <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800739a:	4b18      	ldr	r3, [pc, #96]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073a6:	d106      	bne.n	80073b6 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 80073a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073ae:	d102      	bne.n	80073b6 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 80073b0:	4b14      	ldr	r3, [pc, #80]	@ (8007404 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80073b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80073b4:	e012      	b.n	80073dc <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80073b6:	4b11      	ldr	r3, [pc, #68]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80073b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80073bc:	f003 0302 	and.w	r3, r3, #2
 80073c0:	2b02      	cmp	r3, #2
 80073c2:	d107      	bne.n	80073d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 80073c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073c6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80073ca:	d103      	bne.n	80073d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 80073cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80073d2:	e003      	b.n	80073dc <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 80073d4:	2300      	movs	r3, #0
 80073d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80073d8:	f001 bdf5 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80073dc:	f001 bdf3 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80073e0:	4b06      	ldr	r3, [pc, #24]	@ (80073fc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80073e2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80073e6:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 80073ea:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 80073ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d10a      	bne.n	8007408 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80073f2:	f7fc fe55 	bl	80040a0 <HAL_RCC_GetPCLK1Freq>
 80073f6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 80073f8:	f001 bde5 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80073fc:	44020c00 	.word	0x44020c00
 8007400:	03d09000 	.word	0x03d09000
 8007404:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8007408:	4ba0      	ldr	r3, [pc, #640]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007410:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007414:	d10b      	bne.n	800742e <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 8007416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007418:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800741c:	d107      	bne.n	800742e <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800741e:	f107 0314 	add.w	r3, r7, #20
 8007422:	4618      	mov	r0, r3
 8007424:	f7fe ffac 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007428:	69bb      	ldr	r3, [r7, #24]
 800742a:	637b      	str	r3, [r7, #52]	@ 0x34
 800742c:	e047      	b.n	80074be <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 800742e:	4b97      	ldr	r3, [pc, #604]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007436:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800743a:	d10b      	bne.n	8007454 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 800743c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800743e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007442:	d107      	bne.n	8007454 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007444:	f107 0308 	add.w	r3, r7, #8
 8007448:	4618      	mov	r0, r3
 800744a:	f7ff f905 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	637b      	str	r3, [r7, #52]	@ 0x34
 8007452:	e034      	b.n	80074be <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8007454:	4b8d      	ldr	r3, [pc, #564]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f003 0302 	and.w	r3, r3, #2
 800745c:	2b02      	cmp	r3, #2
 800745e:	d10d      	bne.n	800747c <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8007460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007462:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007466:	d109      	bne.n	800747c <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007468:	4b88      	ldr	r3, [pc, #544]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	08db      	lsrs	r3, r3, #3
 800746e:	f003 0303 	and.w	r3, r3, #3
 8007472:	4a87      	ldr	r2, [pc, #540]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007474:	fa22 f303 	lsr.w	r3, r2, r3
 8007478:	637b      	str	r3, [r7, #52]	@ 0x34
 800747a:	e020      	b.n	80074be <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 800747c:	4b83      	ldr	r3, [pc, #524]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007484:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007488:	d106      	bne.n	8007498 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 800748a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800748c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007490:	d102      	bne.n	8007498 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 8007492:	4b80      	ldr	r3, [pc, #512]	@ (8007694 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8007494:	637b      	str	r3, [r7, #52]	@ 0x34
 8007496:	e012      	b.n	80074be <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8007498:	4b7c      	ldr	r3, [pc, #496]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800749a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800749e:	f003 0302 	and.w	r3, r3, #2
 80074a2:	2b02      	cmp	r3, #2
 80074a4:	d107      	bne.n	80074b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 80074a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074a8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80074ac:	d103      	bne.n	80074b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 80074ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80074b4:	e003      	b.n	80074be <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 80074b6:	2300      	movs	r3, #0
 80074b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80074ba:	f001 bd84 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80074be:	f001 bd82 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80074c2:	4b72      	ldr	r3, [pc, #456]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80074c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80074c8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80074cc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 80074ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d104      	bne.n	80074de <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80074d4:	f7fc fde4 	bl	80040a0 <HAL_RCC_GetPCLK1Freq>
 80074d8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 80074da:	f001 bd74 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 80074de:	4b6b      	ldr	r3, [pc, #428]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80074ea:	d10b      	bne.n	8007504 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 80074ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074f2:	d107      	bne.n	8007504 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80074f4:	f107 0314 	add.w	r3, r7, #20
 80074f8:	4618      	mov	r0, r3
 80074fa:	f7fe ff41 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80074fe:	69bb      	ldr	r3, [r7, #24]
 8007500:	637b      	str	r3, [r7, #52]	@ 0x34
 8007502:	e047      	b.n	8007594 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8007504:	4b61      	ldr	r3, [pc, #388]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800750c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007510:	d10b      	bne.n	800752a <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 8007512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007514:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007518:	d107      	bne.n	800752a <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800751a:	f107 0308 	add.w	r3, r7, #8
 800751e:	4618      	mov	r0, r3
 8007520:	f7ff f89a 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	637b      	str	r3, [r7, #52]	@ 0x34
 8007528:	e034      	b.n	8007594 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800752a:	4b58      	ldr	r3, [pc, #352]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f003 0302 	and.w	r3, r3, #2
 8007532:	2b02      	cmp	r3, #2
 8007534:	d10d      	bne.n	8007552 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8007536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007538:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800753c:	d109      	bne.n	8007552 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800753e:	4b53      	ldr	r3, [pc, #332]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	08db      	lsrs	r3, r3, #3
 8007544:	f003 0303 	and.w	r3, r3, #3
 8007548:	4a51      	ldr	r2, [pc, #324]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800754a:	fa22 f303 	lsr.w	r3, r2, r3
 800754e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007550:	e020      	b.n	8007594 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 8007552:	4b4e      	ldr	r3, [pc, #312]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800755a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800755e:	d106      	bne.n	800756e <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8007560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007562:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007566:	d102      	bne.n	800756e <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 8007568:	4b4a      	ldr	r3, [pc, #296]	@ (8007694 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800756a:	637b      	str	r3, [r7, #52]	@ 0x34
 800756c:	e012      	b.n	8007594 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800756e:	4b47      	ldr	r3, [pc, #284]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007570:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007574:	f003 0302 	and.w	r3, r3, #2
 8007578:	2b02      	cmp	r3, #2
 800757a:	d107      	bne.n	800758c <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 800757c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800757e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007582:	d103      	bne.n	800758c <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 8007584:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007588:	637b      	str	r3, [r7, #52]	@ 0x34
 800758a:	e003      	b.n	8007594 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 800758c:	2300      	movs	r3, #0
 800758e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007590:	f001 bd19 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007594:	f001 bd17 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8007598:	4b3c      	ldr	r3, [pc, #240]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800759a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800759e:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 80075a2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 80075a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d104      	bne.n	80075b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80075aa:	f7fc fd79 	bl	80040a0 <HAL_RCC_GetPCLK1Freq>
 80075ae:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 80075b0:	f001 bd09 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 80075b4:	4b35      	ldr	r3, [pc, #212]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80075c0:	d10b      	bne.n	80075da <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 80075c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80075c8:	d107      	bne.n	80075da <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075ca:	f107 0314 	add.w	r3, r7, #20
 80075ce:	4618      	mov	r0, r3
 80075d0:	f7fe fed6 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80075d4:	69bb      	ldr	r3, [r7, #24]
 80075d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80075d8:	e047      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 80075da:	4b2c      	ldr	r3, [pc, #176]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80075e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075e6:	d10b      	bne.n	8007600 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 80075e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075ee:	d107      	bne.n	8007600 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80075f0:	f107 0308 	add.w	r3, r7, #8
 80075f4:	4618      	mov	r0, r3
 80075f6:	f7ff f82f 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80075fe:	e034      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8007600:	4b22      	ldr	r3, [pc, #136]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f003 0302 	and.w	r3, r3, #2
 8007608:	2b02      	cmp	r3, #2
 800760a:	d10d      	bne.n	8007628 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 800760c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800760e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8007612:	d109      	bne.n	8007628 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007614:	4b1d      	ldr	r3, [pc, #116]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	08db      	lsrs	r3, r3, #3
 800761a:	f003 0303 	and.w	r3, r3, #3
 800761e:	4a1c      	ldr	r2, [pc, #112]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8007620:	fa22 f303 	lsr.w	r3, r2, r3
 8007624:	637b      	str	r3, [r7, #52]	@ 0x34
 8007626:	e020      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8007628:	4b18      	ldr	r3, [pc, #96]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007630:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007634:	d106      	bne.n	8007644 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8007636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007638:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800763c:	d102      	bne.n	8007644 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 800763e:	4b15      	ldr	r3, [pc, #84]	@ (8007694 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8007640:	637b      	str	r3, [r7, #52]	@ 0x34
 8007642:	e012      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8007644:	4b11      	ldr	r3, [pc, #68]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007646:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800764a:	f003 0302 	and.w	r3, r3, #2
 800764e:	2b02      	cmp	r3, #2
 8007650:	d107      	bne.n	8007662 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8007652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007654:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8007658:	d103      	bne.n	8007662 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 800765a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800765e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007660:	e003      	b.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 8007662:	2300      	movs	r3, #0
 8007664:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007666:	f001 bcae 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800766a:	f001 bcac 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 800766e:	4b07      	ldr	r3, [pc, #28]	@ (800768c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8007670:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007674:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 8007678:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 800767a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800767c:	2b00      	cmp	r3, #0
 800767e:	d10b      	bne.n	8007698 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007680:	f7fc fd0e 	bl	80040a0 <HAL_RCC_GetPCLK1Freq>
 8007684:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 8007686:	f001 bc9e 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800768a:	bf00      	nop
 800768c:	44020c00 	.word	0x44020c00
 8007690:	03d09000 	.word	0x03d09000
 8007694:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 8007698:	4ba0      	ldr	r3, [pc, #640]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80076a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076a4:	d10b      	bne.n	80076be <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 80076a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80076ac:	d107      	bne.n	80076be <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80076ae:	f107 0314 	add.w	r3, r7, #20
 80076b2:	4618      	mov	r0, r3
 80076b4:	f7fe fe64 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80076b8:	69bb      	ldr	r3, [r7, #24]
 80076ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80076bc:	e047      	b.n	800774e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 80076be:	4b97      	ldr	r3, [pc, #604]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80076c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076ca:	d10b      	bne.n	80076e4 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 80076cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ce:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80076d2:	d107      	bne.n	80076e4 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80076d4:	f107 0308 	add.w	r3, r7, #8
 80076d8:	4618      	mov	r0, r3
 80076da:	f7fe ffbd 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80076e2:	e034      	b.n	800774e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 80076e4:	4b8d      	ldr	r3, [pc, #564]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f003 0302 	and.w	r3, r3, #2
 80076ec:	2b02      	cmp	r3, #2
 80076ee:	d10d      	bne.n	800770c <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 80076f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076f2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80076f6:	d109      	bne.n	800770c <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80076f8:	4b88      	ldr	r3, [pc, #544]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	08db      	lsrs	r3, r3, #3
 80076fe:	f003 0303 	and.w	r3, r3, #3
 8007702:	4a87      	ldr	r2, [pc, #540]	@ (8007920 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8007704:	fa22 f303 	lsr.w	r3, r2, r3
 8007708:	637b      	str	r3, [r7, #52]	@ 0x34
 800770a:	e020      	b.n	800774e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 800770c:	4b83      	ldr	r3, [pc, #524]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007714:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007718:	d106      	bne.n	8007728 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 800771a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800771c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007720:	d102      	bne.n	8007728 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 8007722:	4b80      	ldr	r3, [pc, #512]	@ (8007924 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8007724:	637b      	str	r3, [r7, #52]	@ 0x34
 8007726:	e012      	b.n	800774e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8007728:	4b7c      	ldr	r3, [pc, #496]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800772a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800772e:	f003 0302 	and.w	r3, r3, #2
 8007732:	2b02      	cmp	r3, #2
 8007734:	d107      	bne.n	8007746 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8007736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007738:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800773c:	d103      	bne.n	8007746 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 800773e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007742:	637b      	str	r3, [r7, #52]	@ 0x34
 8007744:	e003      	b.n	800774e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 8007746:	2300      	movs	r3, #0
 8007748:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800774a:	f001 bc3c 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800774e:	f001 bc3a 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 8007752:	4b72      	ldr	r3, [pc, #456]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007754:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007758:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800775c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 800775e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007760:	2b00      	cmp	r3, #0
 8007762:	d104      	bne.n	800776e <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007764:	f7fc fc9c 	bl	80040a0 <HAL_RCC_GetPCLK1Freq>
 8007768:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 800776a:	f001 bc2c 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 800776e:	4b6b      	ldr	r3, [pc, #428]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007776:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800777a:	d10b      	bne.n	8007794 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800777c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800777e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007782:	d107      	bne.n	8007794 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007784:	f107 0314 	add.w	r3, r7, #20
 8007788:	4618      	mov	r0, r3
 800778a:	f7fe fdf9 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800778e:	69bb      	ldr	r3, [r7, #24]
 8007790:	637b      	str	r3, [r7, #52]	@ 0x34
 8007792:	e047      	b.n	8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 8007794:	4b61      	ldr	r3, [pc, #388]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800779c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077a0:	d10b      	bne.n	80077ba <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 80077a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80077a8:	d107      	bne.n	80077ba <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80077aa:	f107 0308 	add.w	r3, r7, #8
 80077ae:	4618      	mov	r0, r3
 80077b0:	f7fe ff52 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80077b8:	e034      	b.n	8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 80077ba:	4b58      	ldr	r3, [pc, #352]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f003 0302 	and.w	r3, r3, #2
 80077c2:	2b02      	cmp	r3, #2
 80077c4:	d10d      	bne.n	80077e2 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 80077c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80077cc:	d109      	bne.n	80077e2 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80077ce:	4b53      	ldr	r3, [pc, #332]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	08db      	lsrs	r3, r3, #3
 80077d4:	f003 0303 	and.w	r3, r3, #3
 80077d8:	4a51      	ldr	r2, [pc, #324]	@ (8007920 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 80077da:	fa22 f303 	lsr.w	r3, r2, r3
 80077de:	637b      	str	r3, [r7, #52]	@ 0x34
 80077e0:	e020      	b.n	8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 80077e2:	4b4e      	ldr	r3, [pc, #312]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80077ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077ee:	d106      	bne.n	80077fe <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 80077f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80077f6:	d102      	bne.n	80077fe <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 80077f8:	4b4a      	ldr	r3, [pc, #296]	@ (8007924 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 80077fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80077fc:	e012      	b.n	8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 80077fe:	4b47      	ldr	r3, [pc, #284]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007800:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007804:	f003 0302 	and.w	r3, r3, #2
 8007808:	2b02      	cmp	r3, #2
 800780a:	d107      	bne.n	800781c <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 800780c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800780e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007812:	d103      	bne.n	800781c <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 8007814:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007818:	637b      	str	r3, [r7, #52]	@ 0x34
 800781a:	e003      	b.n	8007824 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 800781c:	2300      	movs	r3, #0
 800781e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007820:	f001 bbd1 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007824:	f001 bbcf 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8007828:	4b3c      	ldr	r3, [pc, #240]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800782a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800782e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007832:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 8007834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007836:	2b00      	cmp	r3, #0
 8007838:	d104      	bne.n	8007844 <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800783a:	f7fc fc31 	bl	80040a0 <HAL_RCC_GetPCLK1Freq>
 800783e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8007840:	f001 bbc1 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8007844:	4b35      	ldr	r3, [pc, #212]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800784c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007850:	d10b      	bne.n	800786a <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 8007852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007854:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007858:	d107      	bne.n	800786a <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800785a:	f107 0314 	add.w	r3, r7, #20
 800785e:	4618      	mov	r0, r3
 8007860:	f7fe fd8e 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007864:	69bb      	ldr	r3, [r7, #24]
 8007866:	637b      	str	r3, [r7, #52]	@ 0x34
 8007868:	e047      	b.n	80078fa <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 800786a:	4b2c      	ldr	r3, [pc, #176]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007872:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007876:	d10b      	bne.n	8007890 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 8007878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800787a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800787e:	d107      	bne.n	8007890 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007880:	f107 0308 	add.w	r3, r7, #8
 8007884:	4618      	mov	r0, r3
 8007886:	f7fe fee7 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	637b      	str	r3, [r7, #52]	@ 0x34
 800788e:	e034      	b.n	80078fa <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 8007890:	4b22      	ldr	r3, [pc, #136]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f003 0302 	and.w	r3, r3, #2
 8007898:	2b02      	cmp	r3, #2
 800789a:	d10d      	bne.n	80078b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 800789c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800789e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80078a2:	d109      	bne.n	80078b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80078a4:	4b1d      	ldr	r3, [pc, #116]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	08db      	lsrs	r3, r3, #3
 80078aa:	f003 0303 	and.w	r3, r3, #3
 80078ae:	4a1c      	ldr	r2, [pc, #112]	@ (8007920 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 80078b0:	fa22 f303 	lsr.w	r3, r2, r3
 80078b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80078b6:	e020      	b.n	80078fa <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 80078b8:	4b18      	ldr	r3, [pc, #96]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80078c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078c4:	d106      	bne.n	80078d4 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 80078c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80078cc:	d102      	bne.n	80078d4 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 80078ce:	4b15      	ldr	r3, [pc, #84]	@ (8007924 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 80078d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80078d2:	e012      	b.n	80078fa <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 80078d4:	4b11      	ldr	r3, [pc, #68]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80078d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80078da:	f003 0302 	and.w	r3, r3, #2
 80078de:	2b02      	cmp	r3, #2
 80078e0:	d107      	bne.n	80078f2 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 80078e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078e4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80078e8:	d103      	bne.n	80078f2 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 80078ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80078ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80078f0:	e003      	b.n	80078fa <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 80078f2:	2300      	movs	r3, #0
 80078f4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80078f6:	f001 bb66 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80078fa:	f001 bb64 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 80078fe:	4b07      	ldr	r3, [pc, #28]	@ (800791c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007900:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007904:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8007908:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 800790a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800790c:	2b00      	cmp	r3, #0
 800790e:	d10b      	bne.n	8007928 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007910:	f7fc fbc6 	bl	80040a0 <HAL_RCC_GetPCLK1Freq>
 8007914:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 8007916:	f001 bb56 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800791a:	bf00      	nop
 800791c:	44020c00 	.word	0x44020c00
 8007920:	03d09000 	.word	0x03d09000
 8007924:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8007928:	4ba1      	ldr	r3, [pc, #644]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007930:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007934:	d10b      	bne.n	800794e <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 8007936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007938:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800793c:	d107      	bne.n	800794e <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800793e:	f107 0314 	add.w	r3, r7, #20
 8007942:	4618      	mov	r0, r3
 8007944:	f7fe fd1c 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007948:	69bb      	ldr	r3, [r7, #24]
 800794a:	637b      	str	r3, [r7, #52]	@ 0x34
 800794c:	e047      	b.n	80079de <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 800794e:	4b98      	ldr	r3, [pc, #608]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007956:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800795a:	d10b      	bne.n	8007974 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 800795c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800795e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007962:	d107      	bne.n	8007974 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007964:	f107 0308 	add.w	r3, r7, #8
 8007968:	4618      	mov	r0, r3
 800796a:	f7fe fe75 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	637b      	str	r3, [r7, #52]	@ 0x34
 8007972:	e034      	b.n	80079de <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8007974:	4b8e      	ldr	r3, [pc, #568]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f003 0302 	and.w	r3, r3, #2
 800797c:	2b02      	cmp	r3, #2
 800797e:	d10d      	bne.n	800799c <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 8007980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007982:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8007986:	d109      	bne.n	800799c <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007988:	4b89      	ldr	r3, [pc, #548]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	08db      	lsrs	r3, r3, #3
 800798e:	f003 0303 	and.w	r3, r3, #3
 8007992:	4a88      	ldr	r2, [pc, #544]	@ (8007bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007994:	fa22 f303 	lsr.w	r3, r2, r3
 8007998:	637b      	str	r3, [r7, #52]	@ 0x34
 800799a:	e020      	b.n	80079de <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 800799c:	4b84      	ldr	r3, [pc, #528]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079a8:	d106      	bne.n	80079b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 80079aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80079b0:	d102      	bne.n	80079b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 80079b2:	4b81      	ldr	r3, [pc, #516]	@ (8007bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 80079b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80079b6:	e012      	b.n	80079de <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 80079b8:	4b7d      	ldr	r3, [pc, #500]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80079ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80079be:	f003 0302 	and.w	r3, r3, #2
 80079c2:	2b02      	cmp	r3, #2
 80079c4:	d107      	bne.n	80079d6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 80079c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c8:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 80079cc:	d103      	bne.n	80079d6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 80079ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80079d4:	e003      	b.n	80079de <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 80079d6:	2300      	movs	r3, #0
 80079d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80079da:	f001 baf4 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80079de:	f001 baf2 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 80079e2:	4b73      	ldr	r3, [pc, #460]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80079e4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80079e8:	f003 0307 	and.w	r3, r3, #7
 80079ec:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 80079ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d104      	bne.n	80079fe <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80079f4:	f7fc fb54 	bl	80040a0 <HAL_RCC_GetPCLK1Freq>
 80079f8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 80079fa:	f001 bae4 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 80079fe:	4b6c      	ldr	r3, [pc, #432]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a06:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a0a:	d10a      	bne.n	8007a22 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 8007a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	d107      	bne.n	8007a22 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a12:	f107 0314 	add.w	r3, r7, #20
 8007a16:	4618      	mov	r0, r3
 8007a18:	f7fe fcb2 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007a1c:	69bb      	ldr	r3, [r7, #24]
 8007a1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a20:	e043      	b.n	8007aaa <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8007a22:	4b63      	ldr	r3, [pc, #396]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007a2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a2e:	d10a      	bne.n	8007a46 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8007a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a32:	2b02      	cmp	r3, #2
 8007a34:	d107      	bne.n	8007a46 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a36:	f107 0308 	add.w	r3, r7, #8
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	f7fe fe0c 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a44:	e031      	b.n	8007aaa <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8007a46:	4b5a      	ldr	r3, [pc, #360]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f003 0302 	and.w	r3, r3, #2
 8007a4e:	2b02      	cmp	r3, #2
 8007a50:	d10c      	bne.n	8007a6c <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 8007a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a54:	2b03      	cmp	r3, #3
 8007a56:	d109      	bne.n	8007a6c <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007a58:	4b55      	ldr	r3, [pc, #340]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	08db      	lsrs	r3, r3, #3
 8007a5e:	f003 0303 	and.w	r3, r3, #3
 8007a62:	4a54      	ldr	r2, [pc, #336]	@ (8007bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007a64:	fa22 f303 	lsr.w	r3, r2, r3
 8007a68:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a6a:	e01e      	b.n	8007aaa <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8007a6c:	4b50      	ldr	r3, [pc, #320]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a78:	d105      	bne.n	8007a86 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 8007a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a7c:	2b04      	cmp	r3, #4
 8007a7e:	d102      	bne.n	8007a86 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 8007a80:	4b4d      	ldr	r3, [pc, #308]	@ (8007bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007a82:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a84:	e011      	b.n	8007aaa <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8007a86:	4b4a      	ldr	r3, [pc, #296]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007a88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a8c:	f003 0302 	and.w	r3, r3, #2
 8007a90:	2b02      	cmp	r3, #2
 8007a92:	d106      	bne.n	8007aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 8007a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a96:	2b05      	cmp	r3, #5
 8007a98:	d103      	bne.n	8007aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 8007a9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007aa0:	e003      	b.n	8007aaa <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007aa6:	f001 ba8e 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007aaa:	f001 ba8c 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 8007aae:	4b40      	ldr	r3, [pc, #256]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007ab0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007ab4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007ab8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 8007aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d104      	bne.n	8007aca <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007ac0:	f7fc faee 	bl	80040a0 <HAL_RCC_GetPCLK1Freq>
 8007ac4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 8007ac6:	f001 ba7e 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 8007aca:	4b39      	ldr	r3, [pc, #228]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ad2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ad6:	d10a      	bne.n	8007aee <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 8007ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ada:	2b10      	cmp	r3, #16
 8007adc:	d107      	bne.n	8007aee <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007ade:	f107 0314 	add.w	r3, r7, #20
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f7fe fc4c 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007ae8:	69bb      	ldr	r3, [r7, #24]
 8007aea:	637b      	str	r3, [r7, #52]	@ 0x34
 8007aec:	e043      	b.n	8007b76 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8007aee:	4b30      	ldr	r3, [pc, #192]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007af6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007afa:	d10a      	bne.n	8007b12 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8007afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007afe:	2b20      	cmp	r3, #32
 8007b00:	d107      	bne.n	8007b12 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b02:	f107 0308 	add.w	r3, r7, #8
 8007b06:	4618      	mov	r0, r3
 8007b08:	f7fe fda6 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b10:	e031      	b.n	8007b76 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8007b12:	4b27      	ldr	r3, [pc, #156]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f003 0302 	and.w	r3, r3, #2
 8007b1a:	2b02      	cmp	r3, #2
 8007b1c:	d10c      	bne.n	8007b38 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 8007b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b20:	2b30      	cmp	r3, #48	@ 0x30
 8007b22:	d109      	bne.n	8007b38 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007b24:	4b22      	ldr	r3, [pc, #136]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	08db      	lsrs	r3, r3, #3
 8007b2a:	f003 0303 	and.w	r3, r3, #3
 8007b2e:	4a21      	ldr	r2, [pc, #132]	@ (8007bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8007b30:	fa22 f303 	lsr.w	r3, r2, r3
 8007b34:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b36:	e01e      	b.n	8007b76 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8007b38:	4b1d      	ldr	r3, [pc, #116]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007b40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b44:	d105      	bne.n	8007b52 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 8007b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b48:	2b40      	cmp	r3, #64	@ 0x40
 8007b4a:	d102      	bne.n	8007b52 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 8007b4c:	4b1a      	ldr	r3, [pc, #104]	@ (8007bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007b4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b50:	e011      	b.n	8007b76 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 8007b52:	4b17      	ldr	r3, [pc, #92]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b58:	f003 0302 	and.w	r3, r3, #2
 8007b5c:	2b02      	cmp	r3, #2
 8007b5e:	d106      	bne.n	8007b6e <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 8007b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b62:	2b50      	cmp	r3, #80	@ 0x50
 8007b64:	d103      	bne.n	8007b6e <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 8007b66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b6c:	e003      	b.n	8007b76 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b72:	f001 ba28 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007b76:	f001 ba26 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8007b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007b7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007b80:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007b84:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8007b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d104      	bne.n	8007b96 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007b8c:	f7fc fab4 	bl	80040f8 <HAL_RCC_GetPCLK3Freq>
 8007b90:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007b92:	f001 ba18 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8007b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b9c:	d10e      	bne.n	8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b9e:	f107 0314 	add.w	r3, r7, #20
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f7fe fbec 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007ba8:	69bb      	ldr	r3, [r7, #24]
 8007baa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007bac:	f001 ba0b 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007bb0:	44020c00 	.word	0x44020c00
 8007bb4:	03d09000 	.word	0x03d09000
 8007bb8:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8007bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bbe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007bc2:	d108      	bne.n	8007bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007bc4:	f107 0308 	add.w	r3, r7, #8
 8007bc8:	4618      	mov	r0, r3
 8007bca:	f7fe fd45 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007bd2:	f001 b9f8 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8007bd6:	4ba4      	ldr	r3, [pc, #656]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f003 0302 	and.w	r3, r3, #2
 8007bde:	2b02      	cmp	r3, #2
 8007be0:	d10d      	bne.n	8007bfe <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 8007be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007be8:	d109      	bne.n	8007bfe <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007bea:	4b9f      	ldr	r3, [pc, #636]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	08db      	lsrs	r3, r3, #3
 8007bf0:	f003 0303 	and.w	r3, r3, #3
 8007bf4:	4a9d      	ldr	r2, [pc, #628]	@ (8007e6c <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007bf6:	fa22 f303 	lsr.w	r3, r2, r3
 8007bfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bfc:	e020      	b.n	8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8007bfe:	4b9a      	ldr	r3, [pc, #616]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c0a:	d106      	bne.n	8007c1a <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 8007c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c0e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007c12:	d102      	bne.n	8007c1a <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 8007c14:	4b96      	ldr	r3, [pc, #600]	@ (8007e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007c16:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c18:	e012      	b.n	8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8007c1a:	4b93      	ldr	r3, [pc, #588]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007c1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c20:	f003 0302 	and.w	r3, r3, #2
 8007c24:	2b02      	cmp	r3, #2
 8007c26:	d107      	bne.n	8007c38 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 8007c28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c2a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007c2e:	d103      	bne.n	8007c38 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 8007c30:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c34:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c36:	e003      	b.n	8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c3c:	f001 b9c3 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007c40:	f001 b9c1 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8007c44:	4b88      	ldr	r3, [pc, #544]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007c46:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007c4a:	f003 0307 	and.w	r3, r3, #7
 8007c4e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8007c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d104      	bne.n	8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8007c56:	f7fc fa07 	bl	8004068 <HAL_RCC_GetHCLKFreq>
 8007c5a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8007c5c:	f001 b9b3 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8007c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c62:	2b01      	cmp	r3, #1
 8007c64:	d104      	bne.n	8007c70 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 8007c66:	f7fc f8d3 	bl	8003e10 <HAL_RCC_GetSysClockFreq>
 8007c6a:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007c6c:	f001 b9ab 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8007c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c72:	2b02      	cmp	r3, #2
 8007c74:	d108      	bne.n	8007c88 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c76:	f107 0314 	add.w	r3, r7, #20
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	f7fe fb80 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007c80:	69fb      	ldr	r3, [r7, #28]
 8007c82:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c84:	f001 b99f 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8007c88:	4b77      	ldr	r3, [pc, #476]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007c94:	d105      	bne.n	8007ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 8007c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c98:	2b03      	cmp	r3, #3
 8007c9a:	d102      	bne.n	8007ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 8007c9c:	4b75      	ldr	r3, [pc, #468]	@ (8007e74 <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 8007c9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ca0:	e023      	b.n	8007cea <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8007ca2:	4b71      	ldr	r3, [pc, #452]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f003 0302 	and.w	r3, r3, #2
 8007caa:	2b02      	cmp	r3, #2
 8007cac:	d10c      	bne.n	8007cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 8007cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cb0:	2b04      	cmp	r3, #4
 8007cb2:	d109      	bne.n	8007cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007cb4:	4b6c      	ldr	r3, [pc, #432]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	08db      	lsrs	r3, r3, #3
 8007cba:	f003 0303 	and.w	r3, r3, #3
 8007cbe:	4a6b      	ldr	r2, [pc, #428]	@ (8007e6c <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007cc0:	fa22 f303 	lsr.w	r3, r2, r3
 8007cc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cc6:	e010      	b.n	8007cea <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8007cc8:	4b67      	ldr	r3, [pc, #412]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007cd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cd4:	d105      	bne.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 8007cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd8:	2b05      	cmp	r3, #5
 8007cda:	d102      	bne.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 8007cdc:	4b64      	ldr	r3, [pc, #400]	@ (8007e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007cde:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ce0:	e003      	b.n	8007cea <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ce6:	f001 b96e 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007cea:	f001 b96c 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8007cee:	4b5e      	ldr	r3, [pc, #376]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007cf0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007cf4:	f003 0308 	and.w	r3, r3, #8
 8007cf8:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8007cfa:	4b5b      	ldr	r3, [pc, #364]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007cfc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d00:	f003 0302 	and.w	r3, r3, #2
 8007d04:	2b02      	cmp	r3, #2
 8007d06:	d106      	bne.n	8007d16 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 8007d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d103      	bne.n	8007d16 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 8007d0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d12:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d14:	e012      	b.n	8007d3c <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8007d16:	4b54      	ldr	r3, [pc, #336]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007d18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d20:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d24:	d106      	bne.n	8007d34 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 8007d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d28:	2b08      	cmp	r3, #8
 8007d2a:	d103      	bne.n	8007d34 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 8007d2c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007d30:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d32:	e003      	b.n	8007d3c <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8007d34:	2300      	movs	r3, #0
 8007d36:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8007d38:	f001 b945 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007d3c:	f001 b943 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007d40:	4b49      	ldr	r3, [pc, #292]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007d42:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007d46:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007d4a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8007d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d104      	bne.n	8007d5c <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007d52:	f7fc f9a5 	bl	80040a0 <HAL_RCC_GetPCLK1Freq>
 8007d56:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007d58:	f001 b935 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8007d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d62:	d108      	bne.n	8007d76 <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d64:	f107 0308 	add.w	r3, r7, #8
 8007d68:	4618      	mov	r0, r3
 8007d6a:	f7fe fc75 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d72:	f001 b928 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8007d76:	4b3c      	ldr	r3, [pc, #240]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f003 0302 	and.w	r3, r3, #2
 8007d7e:	2b02      	cmp	r3, #2
 8007d80:	d10d      	bne.n	8007d9e <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 8007d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007d88:	d109      	bne.n	8007d9e <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007d8a:	4b37      	ldr	r3, [pc, #220]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	08db      	lsrs	r3, r3, #3
 8007d90:	f003 0303 	and.w	r3, r3, #3
 8007d94:	4a35      	ldr	r2, [pc, #212]	@ (8007e6c <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007d96:	fa22 f303 	lsr.w	r3, r2, r3
 8007d9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d9c:	e011      	b.n	8007dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8007d9e:	4b32      	ldr	r3, [pc, #200]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007da6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007daa:	d106      	bne.n	8007dba <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 8007dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dae:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007db2:	d102      	bne.n	8007dba <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 8007db4:	4b2e      	ldr	r3, [pc, #184]	@ (8007e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007db6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007db8:	e003      	b.n	8007dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007dbe:	f001 b902 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007dc2:	f001 b900 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007dc6:	4b28      	ldr	r3, [pc, #160]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007dc8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007dcc:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8007dd0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8007dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d104      	bne.n	8007de2 <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007dd8:	f7fc f962 	bl	80040a0 <HAL_RCC_GetPCLK1Freq>
 8007ddc:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007dde:	f001 b8f2 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 8007de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007de4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007de8:	d108      	bne.n	8007dfc <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007dea:	f107 0308 	add.w	r3, r7, #8
 8007dee:	4618      	mov	r0, r3
 8007df0:	f7fe fc32 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007df4:	693b      	ldr	r3, [r7, #16]
 8007df6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007df8:	f001 b8e5 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8007dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f003 0302 	and.w	r3, r3, #2
 8007e04:	2b02      	cmp	r3, #2
 8007e06:	d10d      	bne.n	8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 8007e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e0a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007e0e:	d109      	bne.n	8007e24 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007e10:	4b15      	ldr	r3, [pc, #84]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	08db      	lsrs	r3, r3, #3
 8007e16:	f003 0303 	and.w	r3, r3, #3
 8007e1a:	4a14      	ldr	r2, [pc, #80]	@ (8007e6c <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8007e1c:	fa22 f303 	lsr.w	r3, r2, r3
 8007e20:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e22:	e011      	b.n	8007e48 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8007e24:	4b10      	ldr	r3, [pc, #64]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e30:	d106      	bne.n	8007e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 8007e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e34:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007e38:	d102      	bne.n	8007e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 8007e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8007e70 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8007e3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e3e:	e003      	b.n	8007e48 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 8007e40:	2300      	movs	r3, #0
 8007e42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e44:	f001 b8bf 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007e48:	f001 b8bd 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8007e4c:	4b06      	ldr	r3, [pc, #24]	@ (8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8007e4e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007e52:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007e56:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8007e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d10c      	bne.n	8007e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007e5e:	f7fc f94b 	bl	80040f8 <HAL_RCC_GetPCLK3Freq>
 8007e62:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 8007e64:	f001 b8af 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007e68:	44020c00 	.word	0x44020c00
 8007e6c:	03d09000 	.word	0x03d09000
 8007e70:	003d0900 	.word	0x003d0900
 8007e74:	017d7840 	.word	0x017d7840
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 8007e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e7e:	d108      	bne.n	8007e92 <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e80:	f107 0308 	add.w	r3, r7, #8
 8007e84:	4618      	mov	r0, r3
 8007e86:	f7fe fbe7 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007e8a:	693b      	ldr	r3, [r7, #16]
 8007e8c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e8e:	f001 b89a 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 8007e92:	4b9f      	ldr	r3, [pc, #636]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f003 0302 	and.w	r3, r3, #2
 8007e9a:	2b02      	cmp	r3, #2
 8007e9c:	d10d      	bne.n	8007eba <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 8007e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007ea4:	d109      	bne.n	8007eba <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007ea6:	4b9a      	ldr	r3, [pc, #616]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	08db      	lsrs	r3, r3, #3
 8007eac:	f003 0303 	and.w	r3, r3, #3
 8007eb0:	4a98      	ldr	r2, [pc, #608]	@ (8008114 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8007eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8007eb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007eb8:	e011      	b.n	8007ede <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 8007eba:	4b95      	ldr	r3, [pc, #596]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ec2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ec6:	d106      	bne.n	8007ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 8007ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eca:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007ece:	d102      	bne.n	8007ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 8007ed0:	4b91      	ldr	r3, [pc, #580]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8007ed2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ed4:	e003      	b.n	8007ede <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007eda:	f001 b874 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007ede:	f001 b872 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8007ee2:	4b8b      	ldr	r3, [pc, #556]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007ee4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007ee8:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8007eec:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 8007eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d104      	bne.n	8007efe <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007ef4:	f7fc f900 	bl	80040f8 <HAL_RCC_GetPCLK3Freq>
 8007ef8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 8007efa:	f001 b864 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 8007efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007f04:	d108      	bne.n	8007f18 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f06:	f107 0308 	add.w	r3, r7, #8
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f7fe fba4 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007f10:	693b      	ldr	r3, [r7, #16]
 8007f12:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f14:	f001 b857 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8007f18:	4b7d      	ldr	r3, [pc, #500]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f003 0302 	and.w	r3, r3, #2
 8007f20:	2b02      	cmp	r3, #2
 8007f22:	d10d      	bne.n	8007f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 8007f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f26:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007f2a:	d109      	bne.n	8007f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007f2c:	4b78      	ldr	r3, [pc, #480]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	08db      	lsrs	r3, r3, #3
 8007f32:	f003 0303 	and.w	r3, r3, #3
 8007f36:	4a77      	ldr	r2, [pc, #476]	@ (8008114 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8007f38:	fa22 f303 	lsr.w	r3, r2, r3
 8007f3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f3e:	e011      	b.n	8007f64 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 8007f40:	4b73      	ldr	r3, [pc, #460]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f4c:	d106      	bne.n	8007f5c <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 8007f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f50:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007f54:	d102      	bne.n	8007f5c <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 8007f56:	4b70      	ldr	r3, [pc, #448]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8007f58:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f5a:	e003      	b.n	8007f64 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f60:	f001 b831 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007f64:	f001 b82f 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8007f68:	4b69      	ldr	r3, [pc, #420]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007f6a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007f6e:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8007f72:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8007f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d104      	bne.n	8007f84 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007f7a:	f7fc f891 	bl	80040a0 <HAL_RCC_GetPCLK1Freq>
 8007f7e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007f80:	f001 b821 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 8007f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f86:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f8a:	d108      	bne.n	8007f9e <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f8c:	f107 0308 	add.w	r3, r7, #8
 8007f90:	4618      	mov	r0, r3
 8007f92:	f7fe fb61 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f9a:	f001 b814 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8007f9e:	4b5c      	ldr	r3, [pc, #368]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f003 0302 	and.w	r3, r3, #2
 8007fa6:	2b02      	cmp	r3, #2
 8007fa8:	d10e      	bne.n	8007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 8007faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007fb0:	d10a      	bne.n	8007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007fb2:	4b57      	ldr	r3, [pc, #348]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	08db      	lsrs	r3, r3, #3
 8007fb8:	f003 0303 	and.w	r3, r3, #3
 8007fbc:	4a55      	ldr	r2, [pc, #340]	@ (8008114 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8007fbe:	fa22 f303 	lsr.w	r3, r2, r3
 8007fc2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007fc4:	f000 bfff 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8007fc8:	2300      	movs	r3, #0
 8007fca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007fcc:	f000 bffb 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007fd0:	4b4f      	ldr	r3, [pc, #316]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8007fd2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007fd6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007fda:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fde:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8007fe2:	d056      	beq.n	8008092 <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 8007fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fe6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8007fea:	f200 808b 	bhi.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8007fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ff0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ff4:	d03e      	beq.n	8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 8007ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ff8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ffc:	f200 8082 	bhi.w	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008002:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008006:	d027      	beq.n	8008058 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 8008008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800800a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800800e:	d879      	bhi.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008012:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008016:	d017      	beq.n	8008048 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 8008018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800801a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800801e:	d871      	bhi.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008022:	2b00      	cmp	r3, #0
 8008024:	d004      	beq.n	8008030 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 8008026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008028:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800802c:	d004      	beq.n	8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 800802e:	e069      	b.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008030:	f7fc f862 	bl	80040f8 <HAL_RCC_GetPCLK3Freq>
 8008034:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008036:	e068      	b.n	800810a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008038:	f107 0314 	add.w	r3, r7, #20
 800803c:	4618      	mov	r0, r3
 800803e:	f7fe f99f 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008042:	697b      	ldr	r3, [r7, #20]
 8008044:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008046:	e060      	b.n	800810a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008048:	f107 0308 	add.w	r3, r7, #8
 800804c:	4618      	mov	r0, r3
 800804e:	f7fe fb03 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008052:	693b      	ldr	r3, [r7, #16]
 8008054:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008056:	e058      	b.n	800810a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008058:	4b2d      	ldr	r3, [pc, #180]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800805a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800805e:	f003 0302 	and.w	r3, r3, #2
 8008062:	2b02      	cmp	r3, #2
 8008064:	d103      	bne.n	800806e <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 8008066:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800806a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800806c:	e04d      	b.n	800810a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 800806e:	2300      	movs	r3, #0
 8008070:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008072:	e04a      	b.n	800810a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008074:	4b26      	ldr	r3, [pc, #152]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008076:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800807a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800807e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008082:	d103      	bne.n	800808c <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 8008084:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008088:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800808a:	e03e      	b.n	800810a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 800808c:	2300      	movs	r3, #0
 800808e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008090:	e03b      	b.n	800810a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008092:	4b1f      	ldr	r3, [pc, #124]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008094:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008098:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800809c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800809e:	4b1c      	ldr	r3, [pc, #112]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f003 0302 	and.w	r3, r3, #2
 80080a6:	2b02      	cmp	r3, #2
 80080a8:	d10c      	bne.n	80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 80080aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d109      	bne.n	80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80080b0:	4b17      	ldr	r3, [pc, #92]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	08db      	lsrs	r3, r3, #3
 80080b6:	f003 0303 	and.w	r3, r3, #3
 80080ba:	4a16      	ldr	r2, [pc, #88]	@ (8008114 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80080bc:	fa22 f303 	lsr.w	r3, r2, r3
 80080c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80080c2:	e01e      	b.n	8008102 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80080c4:	4b12      	ldr	r3, [pc, #72]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80080cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080d0:	d106      	bne.n	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 80080d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080d8:	d102      	bne.n	80080e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80080da:	4b0f      	ldr	r3, [pc, #60]	@ (8008118 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80080dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80080de:	e010      	b.n	8008102 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80080e0:	4b0b      	ldr	r3, [pc, #44]	@ (8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80080ec:	d106      	bne.n	80080fc <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 80080ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80080f4:	d102      	bne.n	80080fc <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80080f6:	4b09      	ldr	r3, [pc, #36]	@ (800811c <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 80080f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80080fa:	e002      	b.n	8008102 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80080fc:	2300      	movs	r3, #0
 80080fe:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008100:	e003      	b.n	800810a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 8008102:	e002      	b.n	800810a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 8008104:	2300      	movs	r3, #0
 8008106:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008108:	bf00      	nop
          }
        }
        break;
 800810a:	f000 bf5c 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800810e:	bf00      	nop
 8008110:	44020c00 	.word	0x44020c00
 8008114:	03d09000 	.word	0x03d09000
 8008118:	003d0900 	.word	0x003d0900
 800811c:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008120:	4b9e      	ldr	r3, [pc, #632]	@ (800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008122:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008126:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800812a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800812c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800812e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008132:	d056      	beq.n	80081e2 <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 8008134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008136:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800813a:	f200 808b 	bhi.w	8008254 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800813e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008140:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008144:	d03e      	beq.n	80081c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 8008146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008148:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800814c:	f200 8082 	bhi.w	8008254 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008152:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008156:	d027      	beq.n	80081a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 8008158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800815a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800815e:	d879      	bhi.n	8008254 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008162:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008166:	d017      	beq.n	8008198 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 8008168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800816a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800816e:	d871      	bhi.n	8008254 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008172:	2b00      	cmp	r3, #0
 8008174:	d004      	beq.n	8008180 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 8008176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008178:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800817c:	d004      	beq.n	8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 800817e:	e069      	b.n	8008254 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8008180:	f7fb ff8e 	bl	80040a0 <HAL_RCC_GetPCLK1Freq>
 8008184:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008186:	e068      	b.n	800825a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008188:	f107 0314 	add.w	r3, r7, #20
 800818c:	4618      	mov	r0, r3
 800818e:	f7fe f8f7 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008192:	697b      	ldr	r3, [r7, #20]
 8008194:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008196:	e060      	b.n	800825a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008198:	f107 0308 	add.w	r3, r7, #8
 800819c:	4618      	mov	r0, r3
 800819e:	f7fe fa5b 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80081a6:	e058      	b.n	800825a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80081a8:	4b7c      	ldr	r3, [pc, #496]	@ (800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80081aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80081ae:	f003 0302 	and.w	r3, r3, #2
 80081b2:	2b02      	cmp	r3, #2
 80081b4:	d103      	bne.n	80081be <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 80081b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80081ba:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80081bc:	e04d      	b.n	800825a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 80081be:	2300      	movs	r3, #0
 80081c0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80081c2:	e04a      	b.n	800825a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80081c4:	4b75      	ldr	r3, [pc, #468]	@ (800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80081c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80081ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80081ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80081d2:	d103      	bne.n	80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 80081d4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80081d8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80081da:	e03e      	b.n	800825a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 80081dc:	2300      	movs	r3, #0
 80081de:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80081e0:	e03b      	b.n	800825a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80081e2:	4b6e      	ldr	r3, [pc, #440]	@ (800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80081e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80081e8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80081ec:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80081ee:	4b6b      	ldr	r3, [pc, #428]	@ (800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f003 0302 	and.w	r3, r3, #2
 80081f6:	2b02      	cmp	r3, #2
 80081f8:	d10c      	bne.n	8008214 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 80081fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d109      	bne.n	8008214 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008200:	4b66      	ldr	r3, [pc, #408]	@ (800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	08db      	lsrs	r3, r3, #3
 8008206:	f003 0303 	and.w	r3, r3, #3
 800820a:	4a65      	ldr	r2, [pc, #404]	@ (80083a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800820c:	fa22 f303 	lsr.w	r3, r2, r3
 8008210:	637b      	str	r3, [r7, #52]	@ 0x34
 8008212:	e01e      	b.n	8008252 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008214:	4b61      	ldr	r3, [pc, #388]	@ (800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800821c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008220:	d106      	bne.n	8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 8008222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008224:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008228:	d102      	bne.n	8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800822a:	4b5e      	ldr	r3, [pc, #376]	@ (80083a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800822c:	637b      	str	r3, [r7, #52]	@ 0x34
 800822e:	e010      	b.n	8008252 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008230:	4b5a      	ldr	r3, [pc, #360]	@ (800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008238:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800823c:	d106      	bne.n	800824c <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 800823e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008240:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008244:	d102      	bne.n	800824c <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008246:	4b58      	ldr	r3, [pc, #352]	@ (80083a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8008248:	637b      	str	r3, [r7, #52]	@ 0x34
 800824a:	e002      	b.n	8008252 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800824c:	2300      	movs	r3, #0
 800824e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008250:	e003      	b.n	800825a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 8008252:	e002      	b.n	800825a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 8008254:	2300      	movs	r3, #0
 8008256:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008258:	bf00      	nop
          }
        }
        break;
 800825a:	f000 beb4 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 800825e:	4b4f      	ldr	r3, [pc, #316]	@ (800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008260:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008264:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008268:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800826a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800826c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008270:	d056      	beq.n	8008320 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 8008272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008274:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008278:	f200 808b 	bhi.w	8008392 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800827c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800827e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008282:	d03e      	beq.n	8008302 <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 8008284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008286:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800828a:	f200 8082 	bhi.w	8008392 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800828e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008290:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008294:	d027      	beq.n	80082e6 <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 8008296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008298:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800829c:	d879      	bhi.n	8008392 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800829e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80082a4:	d017      	beq.n	80082d6 <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 80082a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80082ac:	d871      	bhi.n	8008392 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80082ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d004      	beq.n	80082be <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 80082b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082ba:	d004      	beq.n	80082c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 80082bc:	e069      	b.n	8008392 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80082be:	f7fb ff1b 	bl	80040f8 <HAL_RCC_GetPCLK3Freq>
 80082c2:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80082c4:	e068      	b.n	8008398 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082c6:	f107 0314 	add.w	r3, r7, #20
 80082ca:	4618      	mov	r0, r3
 80082cc:	f7fe f858 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80082d4:	e060      	b.n	8008398 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80082d6:	f107 0308 	add.w	r3, r7, #8
 80082da:	4618      	mov	r0, r3
 80082dc:	f7fe f9bc 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80082e0:	693b      	ldr	r3, [r7, #16]
 80082e2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80082e4:	e058      	b.n	8008398 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80082e6:	4b2d      	ldr	r3, [pc, #180]	@ (800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80082e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80082ec:	f003 0302 	and.w	r3, r3, #2
 80082f0:	2b02      	cmp	r3, #2
 80082f2:	d103      	bne.n	80082fc <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 80082f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80082f8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80082fa:	e04d      	b.n	8008398 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 80082fc:	2300      	movs	r3, #0
 80082fe:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008300:	e04a      	b.n	8008398 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008302:	4b26      	ldr	r3, [pc, #152]	@ (800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008304:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008308:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800830c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008310:	d103      	bne.n	800831a <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 8008312:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008316:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008318:	e03e      	b.n	8008398 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 800831a:	2300      	movs	r3, #0
 800831c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800831e:	e03b      	b.n	8008398 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008320:	4b1e      	ldr	r3, [pc, #120]	@ (800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008322:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008326:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800832a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800832c:	4b1b      	ldr	r3, [pc, #108]	@ (800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f003 0302 	and.w	r3, r3, #2
 8008334:	2b02      	cmp	r3, #2
 8008336:	d10c      	bne.n	8008352 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 8008338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800833a:	2b00      	cmp	r3, #0
 800833c:	d109      	bne.n	8008352 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800833e:	4b17      	ldr	r3, [pc, #92]	@ (800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	08db      	lsrs	r3, r3, #3
 8008344:	f003 0303 	and.w	r3, r3, #3
 8008348:	4a15      	ldr	r2, [pc, #84]	@ (80083a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800834a:	fa22 f303 	lsr.w	r3, r2, r3
 800834e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008350:	e01e      	b.n	8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008352:	4b12      	ldr	r3, [pc, #72]	@ (800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800835a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800835e:	d106      	bne.n	800836e <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 8008360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008362:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008366:	d102      	bne.n	800836e <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008368:	4b0e      	ldr	r3, [pc, #56]	@ (80083a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800836a:	637b      	str	r3, [r7, #52]	@ 0x34
 800836c:	e010      	b.n	8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800836e:	4b0b      	ldr	r3, [pc, #44]	@ (800839c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008376:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800837a:	d106      	bne.n	800838a <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 800837c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800837e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008382:	d102      	bne.n	800838a <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008384:	4b08      	ldr	r3, [pc, #32]	@ (80083a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8008386:	637b      	str	r3, [r7, #52]	@ 0x34
 8008388:	e002      	b.n	8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800838a:	2300      	movs	r3, #0
 800838c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800838e:	e003      	b.n	8008398 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 8008390:	e002      	b.n	8008398 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 8008392:	2300      	movs	r3, #0
 8008394:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008396:	bf00      	nop
          }
        }
        break;
 8008398:	f000 be15 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800839c:	44020c00 	.word	0x44020c00
 80083a0:	03d09000 	.word	0x03d09000
 80083a4:	003d0900 	.word	0x003d0900
 80083a8:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 80083ac:	4b9e      	ldr	r3, [pc, #632]	@ (8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80083ae:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80083b2:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 80083b6:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80083b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ba:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80083be:	d056      	beq.n	800846e <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 80083c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c2:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80083c6:	f200 808b 	bhi.w	80084e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80083ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80083d0:	d03e      	beq.n	8008450 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 80083d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80083d8:	f200 8082 	bhi.w	80084e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80083dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083de:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80083e2:	d027      	beq.n	8008434 <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 80083e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083e6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80083ea:	d879      	bhi.n	80084e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80083ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80083f2:	d017      	beq.n	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 80083f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80083fa:	d871      	bhi.n	80084e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 80083fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d004      	beq.n	800840c <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 8008402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008404:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008408:	d004      	beq.n	8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 800840a:	e069      	b.n	80084e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800840c:	f7fb fe74 	bl	80040f8 <HAL_RCC_GetPCLK3Freq>
 8008410:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008412:	e068      	b.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008414:	f107 0314 	add.w	r3, r7, #20
 8008418:	4618      	mov	r0, r3
 800841a:	f7fd ffb1 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800841e:	697b      	ldr	r3, [r7, #20]
 8008420:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008422:	e060      	b.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008424:	f107 0308 	add.w	r3, r7, #8
 8008428:	4618      	mov	r0, r3
 800842a:	f7fe f915 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800842e:	693b      	ldr	r3, [r7, #16]
 8008430:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008432:	e058      	b.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008434:	4b7c      	ldr	r3, [pc, #496]	@ (8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008436:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800843a:	f003 0302 	and.w	r3, r3, #2
 800843e:	2b02      	cmp	r3, #2
 8008440:	d103      	bne.n	800844a <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 8008442:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008446:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008448:	e04d      	b.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 800844a:	2300      	movs	r3, #0
 800844c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800844e:	e04a      	b.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008450:	4b75      	ldr	r3, [pc, #468]	@ (8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008452:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008456:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800845a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800845e:	d103      	bne.n	8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 8008460:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008464:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008466:	e03e      	b.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8008468:	2300      	movs	r3, #0
 800846a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800846c:	e03b      	b.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800846e:	4b6e      	ldr	r3, [pc, #440]	@ (8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008470:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008474:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008478:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800847a:	4b6b      	ldr	r3, [pc, #428]	@ (8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f003 0302 	and.w	r3, r3, #2
 8008482:	2b02      	cmp	r3, #2
 8008484:	d10c      	bne.n	80084a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 8008486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008488:	2b00      	cmp	r3, #0
 800848a:	d109      	bne.n	80084a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800848c:	4b66      	ldr	r3, [pc, #408]	@ (8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	08db      	lsrs	r3, r3, #3
 8008492:	f003 0303 	and.w	r3, r3, #3
 8008496:	4a65      	ldr	r2, [pc, #404]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 8008498:	fa22 f303 	lsr.w	r3, r2, r3
 800849c:	637b      	str	r3, [r7, #52]	@ 0x34
 800849e:	e01e      	b.n	80084de <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80084a0:	4b61      	ldr	r3, [pc, #388]	@ (8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80084a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084ac:	d106      	bne.n	80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 80084ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084b4:	d102      	bne.n	80084bc <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80084b6:	4b5e      	ldr	r3, [pc, #376]	@ (8008630 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 80084b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80084ba:	e010      	b.n	80084de <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80084bc:	4b5a      	ldr	r3, [pc, #360]	@ (8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084c8:	d106      	bne.n	80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 80084ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084d0:	d102      	bne.n	80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80084d2:	4b58      	ldr	r3, [pc, #352]	@ (8008634 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 80084d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80084d6:	e002      	b.n	80084de <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80084d8:	2300      	movs	r3, #0
 80084da:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80084dc:	e003      	b.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 80084de:	e002      	b.n	80084e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 80084e0:	2300      	movs	r3, #0
 80084e2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80084e4:	bf00      	nop
          }
        }
        break;
 80084e6:	f000 bd6e 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 80084ea:	4b4f      	ldr	r3, [pc, #316]	@ (8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80084ec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80084f0:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80084f4:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80084f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084f8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80084fc:	d056      	beq.n	80085ac <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 80084fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008500:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008504:	f200 808b 	bhi.w	800861e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8008508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800850a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800850e:	d03e      	beq.n	800858e <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 8008510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008512:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008516:	f200 8082 	bhi.w	800861e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800851a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800851c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008520:	d027      	beq.n	8008572 <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 8008522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008524:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008528:	d879      	bhi.n	800861e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800852a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800852c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008530:	d017      	beq.n	8008562 <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 8008532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008534:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008538:	d871      	bhi.n	800861e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800853a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800853c:	2b00      	cmp	r3, #0
 800853e:	d004      	beq.n	800854a <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 8008540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008542:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008546:	d004      	beq.n	8008552 <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 8008548:	e069      	b.n	800861e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800854a:	f7fb fdd5 	bl	80040f8 <HAL_RCC_GetPCLK3Freq>
 800854e:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008550:	e068      	b.n	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008552:	f107 0314 	add.w	r3, r7, #20
 8008556:	4618      	mov	r0, r3
 8008558:	f7fd ff12 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800855c:	697b      	ldr	r3, [r7, #20]
 800855e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008560:	e060      	b.n	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008562:	f107 0308 	add.w	r3, r7, #8
 8008566:	4618      	mov	r0, r3
 8008568:	f7fe f876 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800856c:	693b      	ldr	r3, [r7, #16]
 800856e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008570:	e058      	b.n	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008572:	4b2d      	ldr	r3, [pc, #180]	@ (8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008574:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008578:	f003 0302 	and.w	r3, r3, #2
 800857c:	2b02      	cmp	r3, #2
 800857e:	d103      	bne.n	8008588 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 8008580:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008584:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008586:	e04d      	b.n	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 8008588:	2300      	movs	r3, #0
 800858a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800858c:	e04a      	b.n	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800858e:	4b26      	ldr	r3, [pc, #152]	@ (8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008590:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008594:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008598:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800859c:	d103      	bne.n	80085a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 800859e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80085a2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80085a4:	e03e      	b.n	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 80085a6:	2300      	movs	r3, #0
 80085a8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80085aa:	e03b      	b.n	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80085ac:	4b1e      	ldr	r3, [pc, #120]	@ (8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80085ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80085b2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80085b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80085b8:	4b1b      	ldr	r3, [pc, #108]	@ (8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f003 0302 	and.w	r3, r3, #2
 80085c0:	2b02      	cmp	r3, #2
 80085c2:	d10c      	bne.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 80085c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d109      	bne.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80085ca:	4b17      	ldr	r3, [pc, #92]	@ (8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	08db      	lsrs	r3, r3, #3
 80085d0:	f003 0303 	and.w	r3, r3, #3
 80085d4:	4a15      	ldr	r2, [pc, #84]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 80085d6:	fa22 f303 	lsr.w	r3, r2, r3
 80085da:	637b      	str	r3, [r7, #52]	@ 0x34
 80085dc:	e01e      	b.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80085de:	4b12      	ldr	r3, [pc, #72]	@ (8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80085e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085ea:	d106      	bne.n	80085fa <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 80085ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085f2:	d102      	bne.n	80085fa <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80085f4:	4b0e      	ldr	r3, [pc, #56]	@ (8008630 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 80085f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80085f8:	e010      	b.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80085fa:	4b0b      	ldr	r3, [pc, #44]	@ (8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008602:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008606:	d106      	bne.n	8008616 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 8008608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800860a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800860e:	d102      	bne.n	8008616 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008610:	4b08      	ldr	r3, [pc, #32]	@ (8008634 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8008612:	637b      	str	r3, [r7, #52]	@ 0x34
 8008614:	e002      	b.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008616:	2300      	movs	r3, #0
 8008618:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800861a:	e003      	b.n	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 800861c:	e002      	b.n	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 800861e:	2300      	movs	r3, #0
 8008620:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008622:	bf00      	nop
          }
        }
        break;
 8008624:	f000 bccf 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008628:	44020c00 	.word	0x44020c00
 800862c:	03d09000 	.word	0x03d09000
 8008630:	003d0900 	.word	0x003d0900
 8008634:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 8008638:	4b9e      	ldr	r3, [pc, #632]	@ (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800863a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800863e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008642:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008646:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800864a:	d056      	beq.n	80086fa <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 800864c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800864e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008652:	f200 808b 	bhi.w	800876c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008658:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800865c:	d03e      	beq.n	80086dc <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 800865e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008660:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008664:	f200 8082 	bhi.w	800876c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800866a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800866e:	d027      	beq.n	80086c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 8008670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008672:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008676:	d879      	bhi.n	800876c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800867a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800867e:	d017      	beq.n	80086b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 8008680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008682:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008686:	d871      	bhi.n	800876c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8008688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800868a:	2b00      	cmp	r3, #0
 800868c:	d004      	beq.n	8008698 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 800868e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008690:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008694:	d004      	beq.n	80086a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 8008696:	e069      	b.n	800876c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008698:	f7fb fd2e 	bl	80040f8 <HAL_RCC_GetPCLK3Freq>
 800869c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800869e:	e068      	b.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086a0:	f107 0314 	add.w	r3, r7, #20
 80086a4:	4618      	mov	r0, r3
 80086a6:	f7fd fe6b 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80086ae:	e060      	b.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80086b0:	f107 0308 	add.w	r3, r7, #8
 80086b4:	4618      	mov	r0, r3
 80086b6:	f7fd ffcf 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80086ba:	693b      	ldr	r3, [r7, #16]
 80086bc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80086be:	e058      	b.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80086c0:	4b7c      	ldr	r3, [pc, #496]	@ (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80086c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80086c6:	f003 0302 	and.w	r3, r3, #2
 80086ca:	2b02      	cmp	r3, #2
 80086cc:	d103      	bne.n	80086d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 80086ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80086d2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80086d4:	e04d      	b.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 80086d6:	2300      	movs	r3, #0
 80086d8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80086da:	e04a      	b.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80086dc:	4b75      	ldr	r3, [pc, #468]	@ (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80086de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80086e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80086ea:	d103      	bne.n	80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 80086ec:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80086f0:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80086f2:	e03e      	b.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 80086f4:	2300      	movs	r3, #0
 80086f6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80086f8:	e03b      	b.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80086fa:	4b6e      	ldr	r3, [pc, #440]	@ (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80086fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008700:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008704:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008706:	4b6b      	ldr	r3, [pc, #428]	@ (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f003 0302 	and.w	r3, r3, #2
 800870e:	2b02      	cmp	r3, #2
 8008710:	d10c      	bne.n	800872c <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 8008712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008714:	2b00      	cmp	r3, #0
 8008716:	d109      	bne.n	800872c <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008718:	4b66      	ldr	r3, [pc, #408]	@ (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	08db      	lsrs	r3, r3, #3
 800871e:	f003 0303 	and.w	r3, r3, #3
 8008722:	4a65      	ldr	r2, [pc, #404]	@ (80088b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8008724:	fa22 f303 	lsr.w	r3, r2, r3
 8008728:	637b      	str	r3, [r7, #52]	@ 0x34
 800872a:	e01e      	b.n	800876a <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800872c:	4b61      	ldr	r3, [pc, #388]	@ (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008734:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008738:	d106      	bne.n	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 800873a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800873c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008740:	d102      	bne.n	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008742:	4b5e      	ldr	r3, [pc, #376]	@ (80088bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8008744:	637b      	str	r3, [r7, #52]	@ 0x34
 8008746:	e010      	b.n	800876a <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008748:	4b5a      	ldr	r3, [pc, #360]	@ (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008750:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008754:	d106      	bne.n	8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 8008756:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008758:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800875c:	d102      	bne.n	8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800875e:	4b58      	ldr	r3, [pc, #352]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8008760:	637b      	str	r3, [r7, #52]	@ 0x34
 8008762:	e002      	b.n	800876a <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008764:	2300      	movs	r3, #0
 8008766:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008768:	e003      	b.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 800876a:	e002      	b.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 800876c:	2300      	movs	r3, #0
 800876e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008770:	bf00      	nop
          }
        }
        break;
 8008772:	f000 bc28 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008776:	4b4f      	ldr	r3, [pc, #316]	@ (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008778:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800877c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008780:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8008782:	4b4c      	ldr	r3, [pc, #304]	@ (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800878a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800878e:	d106      	bne.n	800879e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 8008790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008792:	2b00      	cmp	r3, #0
 8008794:	d103      	bne.n	800879e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 8008796:	4b4a      	ldr	r3, [pc, #296]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8008798:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 800879a:	f000 bc14 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800879e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087a4:	d108      	bne.n	80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80087a6:	f107 0320 	add.w	r3, r7, #32
 80087aa:	4618      	mov	r0, r3
 80087ac:	f7fd fc7c 	bl	80060a8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80087b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80087b4:	f000 bc07 	b.w	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 80087b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087be:	d107      	bne.n	80087d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80087c0:	f107 0314 	add.w	r3, r7, #20
 80087c4:	4618      	mov	r0, r3
 80087c6:	f7fd fddb 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80087ca:	69bb      	ldr	r3, [r7, #24]
 80087cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80087ce:	e3fa      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80087d0:	2300      	movs	r3, #0
 80087d2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80087d4:	e3f7      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80087d6:	4b37      	ldr	r3, [pc, #220]	@ (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80087d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80087dc:	f003 0307 	and.w	r3, r3, #7
 80087e0:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 80087e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e4:	2b04      	cmp	r3, #4
 80087e6:	d861      	bhi.n	80088ac <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 80087e8:	a201      	add	r2, pc, #4	@ (adr r2, 80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 80087ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087ee:	bf00      	nop
 80087f0:	08008805 	.word	0x08008805
 80087f4:	08008815 	.word	0x08008815
 80087f8:	08008825 	.word	0x08008825
 80087fc:	08008835 	.word	0x08008835
 8008800:	0800883b 	.word	0x0800883b
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008804:	f107 0320 	add.w	r3, r7, #32
 8008808:	4618      	mov	r0, r3
 800880a:	f7fd fc4d 	bl	80060a8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800880e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008810:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008812:	e04e      	b.n	80088b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008814:	f107 0314 	add.w	r3, r7, #20
 8008818:	4618      	mov	r0, r3
 800881a:	f7fd fdb1 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008822:	e046      	b.n	80088b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008824:	f107 0308 	add.w	r3, r7, #8
 8008828:	4618      	mov	r0, r3
 800882a:	f7fd ff15 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008832:	e03e      	b.n	80088b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008834:	4b23      	ldr	r3, [pc, #140]	@ (80088c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 8008836:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008838:	e03b      	b.n	80088b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800883a:	4b1e      	ldr	r3, [pc, #120]	@ (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800883c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008840:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008844:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008846:	4b1b      	ldr	r3, [pc, #108]	@ (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f003 0302 	and.w	r3, r3, #2
 800884e:	2b02      	cmp	r3, #2
 8008850:	d10c      	bne.n	800886c <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 8008852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008854:	2b00      	cmp	r3, #0
 8008856:	d109      	bne.n	800886c <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008858:	4b16      	ldr	r3, [pc, #88]	@ (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	08db      	lsrs	r3, r3, #3
 800885e:	f003 0303 	and.w	r3, r3, #3
 8008862:	4a15      	ldr	r2, [pc, #84]	@ (80088b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8008864:	fa22 f303 	lsr.w	r3, r2, r3
 8008868:	637b      	str	r3, [r7, #52]	@ 0x34
 800886a:	e01e      	b.n	80088aa <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800886c:	4b11      	ldr	r3, [pc, #68]	@ (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008874:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008878:	d106      	bne.n	8008888 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 800887a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800887c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008880:	d102      	bne.n	8008888 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008882:	4b0e      	ldr	r3, [pc, #56]	@ (80088bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8008884:	637b      	str	r3, [r7, #52]	@ 0x34
 8008886:	e010      	b.n	80088aa <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008888:	4b0a      	ldr	r3, [pc, #40]	@ (80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008890:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008894:	d106      	bne.n	80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 8008896:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008898:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800889c:	d102      	bne.n	80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800889e:	4b08      	ldr	r3, [pc, #32]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 80088a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80088a2:	e002      	b.n	80088aa <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80088a4:	2300      	movs	r3, #0
 80088a6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80088a8:	e003      	b.n	80088b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 80088aa:	e002      	b.n	80088b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 80088ac:	2300      	movs	r3, #0
 80088ae:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80088b0:	bf00      	nop
          }
        }
        break;
 80088b2:	e388      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80088b4:	44020c00 	.word	0x44020c00
 80088b8:	03d09000 	.word	0x03d09000
 80088bc:	003d0900 	.word	0x003d0900
 80088c0:	017d7840 	.word	0x017d7840
 80088c4:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80088c8:	4ba9      	ldr	r3, [pc, #676]	@ (8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80088ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80088ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80088d2:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 80088d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088d6:	2b20      	cmp	r3, #32
 80088d8:	f200 809a 	bhi.w	8008a10 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 80088dc:	a201      	add	r2, pc, #4	@ (adr r2, 80088e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 80088de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088e2:	bf00      	nop
 80088e4:	08008969 	.word	0x08008969
 80088e8:	08008a11 	.word	0x08008a11
 80088ec:	08008a11 	.word	0x08008a11
 80088f0:	08008a11 	.word	0x08008a11
 80088f4:	08008a11 	.word	0x08008a11
 80088f8:	08008a11 	.word	0x08008a11
 80088fc:	08008a11 	.word	0x08008a11
 8008900:	08008a11 	.word	0x08008a11
 8008904:	08008979 	.word	0x08008979
 8008908:	08008a11 	.word	0x08008a11
 800890c:	08008a11 	.word	0x08008a11
 8008910:	08008a11 	.word	0x08008a11
 8008914:	08008a11 	.word	0x08008a11
 8008918:	08008a11 	.word	0x08008a11
 800891c:	08008a11 	.word	0x08008a11
 8008920:	08008a11 	.word	0x08008a11
 8008924:	08008989 	.word	0x08008989
 8008928:	08008a11 	.word	0x08008a11
 800892c:	08008a11 	.word	0x08008a11
 8008930:	08008a11 	.word	0x08008a11
 8008934:	08008a11 	.word	0x08008a11
 8008938:	08008a11 	.word	0x08008a11
 800893c:	08008a11 	.word	0x08008a11
 8008940:	08008a11 	.word	0x08008a11
 8008944:	08008999 	.word	0x08008999
 8008948:	08008a11 	.word	0x08008a11
 800894c:	08008a11 	.word	0x08008a11
 8008950:	08008a11 	.word	0x08008a11
 8008954:	08008a11 	.word	0x08008a11
 8008958:	08008a11 	.word	0x08008a11
 800895c:	08008a11 	.word	0x08008a11
 8008960:	08008a11 	.word	0x08008a11
 8008964:	0800899f 	.word	0x0800899f
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008968:	f107 0320 	add.w	r3, r7, #32
 800896c:	4618      	mov	r0, r3
 800896e:	f7fd fb9b 	bl	80060a8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008974:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008976:	e04e      	b.n	8008a16 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008978:	f107 0314 	add.w	r3, r7, #20
 800897c:	4618      	mov	r0, r3
 800897e:	f7fd fcff 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008982:	697b      	ldr	r3, [r7, #20]
 8008984:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008986:	e046      	b.n	8008a16 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008988:	f107 0308 	add.w	r3, r7, #8
 800898c:	4618      	mov	r0, r3
 800898e:	f7fd fe63 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008996:	e03e      	b.n	8008a16 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008998:	4b76      	ldr	r3, [pc, #472]	@ (8008b74 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 800899a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800899c:	e03b      	b.n	8008a16 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800899e:	4b74      	ldr	r3, [pc, #464]	@ (8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80089a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80089a4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80089a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80089aa:	4b71      	ldr	r3, [pc, #452]	@ (8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f003 0302 	and.w	r3, r3, #2
 80089b2:	2b02      	cmp	r3, #2
 80089b4:	d10c      	bne.n	80089d0 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 80089b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d109      	bne.n	80089d0 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80089bc:	4b6c      	ldr	r3, [pc, #432]	@ (8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	08db      	lsrs	r3, r3, #3
 80089c2:	f003 0303 	and.w	r3, r3, #3
 80089c6:	4a6c      	ldr	r2, [pc, #432]	@ (8008b78 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 80089c8:	fa22 f303 	lsr.w	r3, r2, r3
 80089cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80089ce:	e01e      	b.n	8008a0e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80089d0:	4b67      	ldr	r3, [pc, #412]	@ (8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80089d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089dc:	d106      	bne.n	80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 80089de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089e4:	d102      	bne.n	80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80089e6:	4b65      	ldr	r3, [pc, #404]	@ (8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 80089e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80089ea:	e010      	b.n	8008a0e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80089ec:	4b60      	ldr	r3, [pc, #384]	@ (8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089f8:	d106      	bne.n	8008a08 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 80089fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a00:	d102      	bne.n	8008a08 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008a02:	4b5f      	ldr	r3, [pc, #380]	@ (8008b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8008a04:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a06:	e002      	b.n	8008a0e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008a08:	2300      	movs	r3, #0
 8008a0a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008a0c:	e003      	b.n	8008a16 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 8008a0e:	e002      	b.n	8008a16 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 8008a10:	2300      	movs	r3, #0
 8008a12:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a14:	bf00      	nop
          }
        }
        break;
 8008a16:	e2d6      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8008a18:	4b55      	ldr	r3, [pc, #340]	@ (8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008a1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008a1e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8008a22:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8008a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a2a:	d031      	beq.n	8008a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 8008a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a32:	d866      	bhi.n	8008b02 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a36:	2bc0      	cmp	r3, #192	@ 0xc0
 8008a38:	d027      	beq.n	8008a8a <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 8008a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a3c:	2bc0      	cmp	r3, #192	@ 0xc0
 8008a3e:	d860      	bhi.n	8008b02 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a42:	2b80      	cmp	r3, #128	@ 0x80
 8008a44:	d019      	beq.n	8008a7a <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 8008a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a48:	2b80      	cmp	r3, #128	@ 0x80
 8008a4a:	d85a      	bhi.n	8008b02 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8008a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d003      	beq.n	8008a5a <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 8008a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a54:	2b40      	cmp	r3, #64	@ 0x40
 8008a56:	d008      	beq.n	8008a6a <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 8008a58:	e053      	b.n	8008b02 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008a5a:	f107 0320 	add.w	r3, r7, #32
 8008a5e:	4618      	mov	r0, r3
 8008a60:	f7fd fb22 	bl	80060a8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a66:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a68:	e04e      	b.n	8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a6a:	f107 0314 	add.w	r3, r7, #20
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f7fd fc86 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008a74:	697b      	ldr	r3, [r7, #20]
 8008a76:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a78:	e046      	b.n	8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a7a:	f107 0308 	add.w	r3, r7, #8
 8008a7e:	4618      	mov	r0, r3
 8008a80:	f7fd fdea 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a88:	e03e      	b.n	8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008a8a:	4b3a      	ldr	r3, [pc, #232]	@ (8008b74 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8008a8c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008a8e:	e03b      	b.n	8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008a90:	4b37      	ldr	r3, [pc, #220]	@ (8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008a92:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008a96:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008a9a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008a9c:	4b34      	ldr	r3, [pc, #208]	@ (8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f003 0302 	and.w	r3, r3, #2
 8008aa4:	2b02      	cmp	r3, #2
 8008aa6:	d10c      	bne.n	8008ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 8008aa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d109      	bne.n	8008ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008aae:	4b30      	ldr	r3, [pc, #192]	@ (8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	08db      	lsrs	r3, r3, #3
 8008ab4:	f003 0303 	and.w	r3, r3, #3
 8008ab8:	4a2f      	ldr	r2, [pc, #188]	@ (8008b78 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8008aba:	fa22 f303 	lsr.w	r3, r2, r3
 8008abe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ac0:	e01e      	b.n	8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008ac2:	4b2b      	ldr	r3, [pc, #172]	@ (8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008aca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ace:	d106      	bne.n	8008ade <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 8008ad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ad2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ad6:	d102      	bne.n	8008ade <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008ad8:	4b28      	ldr	r3, [pc, #160]	@ (8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8008ada:	637b      	str	r3, [r7, #52]	@ 0x34
 8008adc:	e010      	b.n	8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008ade:	4b24      	ldr	r3, [pc, #144]	@ (8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ae6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008aea:	d106      	bne.n	8008afa <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 8008aec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008af2:	d102      	bne.n	8008afa <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008af4:	4b22      	ldr	r3, [pc, #136]	@ (8008b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8008af6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008af8:	e002      	b.n	8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008afa:	2300      	movs	r3, #0
 8008afc:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008afe:	e003      	b.n	8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 8008b00:	e002      	b.n	8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 8008b02:	2300      	movs	r3, #0
 8008b04:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008b06:	bf00      	nop
          }
        }
        break;
 8008b08:	e25d      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 8008b0a:	4b19      	ldr	r3, [pc, #100]	@ (8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008b0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008b10:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8008b14:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 8008b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d103      	bne.n	8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8008b1c:	f7fb fad6 	bl	80040cc <HAL_RCC_GetPCLK2Freq>
 8008b20:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008b22:	e250      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8008b24:	4b12      	ldr	r3, [pc, #72]	@ (8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b2c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b30:	d10b      	bne.n	8008b4a <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 8008b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b38:	d107      	bne.n	8008b4a <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b3a:	f107 0314 	add.w	r3, r7, #20
 8008b3e:	4618      	mov	r0, r3
 8008b40:	f7fd fc1e 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008b44:	69bb      	ldr	r3, [r7, #24]
 8008b46:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b48:	e04f      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 8008b4a:	4b09      	ldr	r3, [pc, #36]	@ (8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b56:	d115      	bne.n	8008b84 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8008b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b5e:	d111      	bne.n	8008b84 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b60:	f107 0308 	add.w	r3, r7, #8
 8008b64:	4618      	mov	r0, r3
 8008b66:	f7fd fd77 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b6e:	e03c      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 8008b70:	44020c00 	.word	0x44020c00
 8008b74:	00bb8000 	.word	0x00bb8000
 8008b78:	03d09000 	.word	0x03d09000
 8008b7c:	003d0900 	.word	0x003d0900
 8008b80:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8008b84:	4b94      	ldr	r3, [pc, #592]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f003 0302 	and.w	r3, r3, #2
 8008b8c:	2b02      	cmp	r3, #2
 8008b8e:	d10d      	bne.n	8008bac <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 8008b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b92:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008b96:	d109      	bne.n	8008bac <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008b98:	4b8f      	ldr	r3, [pc, #572]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	08db      	lsrs	r3, r3, #3
 8008b9e:	f003 0303 	and.w	r3, r3, #3
 8008ba2:	4a8e      	ldr	r2, [pc, #568]	@ (8008ddc <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8008ba4:	fa22 f303 	lsr.w	r3, r2, r3
 8008ba8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008baa:	e01e      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 8008bac:	4b8a      	ldr	r3, [pc, #552]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008bb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bb8:	d106      	bne.n	8008bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 8008bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008bc0:	d102      	bne.n	8008bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 8008bc2:	4b87      	ldr	r3, [pc, #540]	@ (8008de0 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8008bc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bc6:	e010      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 8008bc8:	4b83      	ldr	r3, [pc, #524]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008bd0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008bd4:	d106      	bne.n	8008be4 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 8008bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bd8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008bdc:	d102      	bne.n	8008be4 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 8008bde:	4b81      	ldr	r3, [pc, #516]	@ (8008de4 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8008be0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008be2:	e002      	b.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 8008be4:	2300      	movs	r3, #0
 8008be6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008be8:	e1ed      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008bea:	e1ec      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 8008bec:	4b7a      	ldr	r3, [pc, #488]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008bee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008bf2:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008bf6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 8008bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d103      	bne.n	8008c06 <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8008bfe:	f7fb fa7b 	bl	80040f8 <HAL_RCC_GetPCLK3Freq>
 8008c02:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008c04:	e1df      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 8008c06:	4b74      	ldr	r3, [pc, #464]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c12:	d10b      	bne.n	8008c2c <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 8008c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c1a:	d107      	bne.n	8008c2c <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c1c:	f107 0314 	add.w	r3, r7, #20
 8008c20:	4618      	mov	r0, r3
 8008c22:	f7fd fbad 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008c26:	69bb      	ldr	r3, [r7, #24]
 8008c28:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c2a:	e045      	b.n	8008cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 8008c2c:	4b6a      	ldr	r3, [pc, #424]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c38:	d10b      	bne.n	8008c52 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 8008c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c40:	d107      	bne.n	8008c52 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c42:	f107 0308 	add.w	r3, r7, #8
 8008c46:	4618      	mov	r0, r3
 8008c48:	f7fd fd06 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c50:	e032      	b.n	8008cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 8008c52:	4b61      	ldr	r3, [pc, #388]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f003 0302 	and.w	r3, r3, #2
 8008c5a:	2b02      	cmp	r3, #2
 8008c5c:	d10d      	bne.n	8008c7a <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 8008c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c60:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008c64:	d109      	bne.n	8008c7a <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008c66:	4b5c      	ldr	r3, [pc, #368]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	08db      	lsrs	r3, r3, #3
 8008c6c:	f003 0303 	and.w	r3, r3, #3
 8008c70:	4a5a      	ldr	r2, [pc, #360]	@ (8008ddc <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8008c72:	fa22 f303 	lsr.w	r3, r2, r3
 8008c76:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c78:	e01e      	b.n	8008cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 8008c7a:	4b57      	ldr	r3, [pc, #348]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008c82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c86:	d106      	bne.n	8008c96 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 8008c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008c8e:	d102      	bne.n	8008c96 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 8008c90:	4b53      	ldr	r3, [pc, #332]	@ (8008de0 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8008c92:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c94:	e010      	b.n	8008cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 8008c96:	4b50      	ldr	r3, [pc, #320]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c9e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ca2:	d106      	bne.n	8008cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 8008ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ca6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008caa:	d102      	bne.n	8008cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 8008cac:	4b4d      	ldr	r3, [pc, #308]	@ (8008de4 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8008cae:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cb0:	e002      	b.n	8008cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008cb6:	e186      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008cb8:	e185      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008cba:	4b47      	ldr	r3, [pc, #284]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008cbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008cc0:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8008cc4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 8008cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d103      	bne.n	8008cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8008ccc:	f7fb f9fe 	bl	80040cc <HAL_RCC_GetPCLK2Freq>
 8008cd0:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8008cd2:	e178      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 8008cd4:	4b40      	ldr	r3, [pc, #256]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008cdc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ce0:	d10b      	bne.n	8008cfa <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 8008ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ce4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ce8:	d107      	bne.n	8008cfa <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008cea:	f107 0314 	add.w	r3, r7, #20
 8008cee:	4618      	mov	r0, r3
 8008cf0:	f7fd fb46 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008cf4:	69bb      	ldr	r3, [r7, #24]
 8008cf6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cf8:	e045      	b.n	8008d86 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 8008cfa:	4b37      	ldr	r3, [pc, #220]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d06:	d10b      	bne.n	8008d20 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 8008d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d0e:	d107      	bne.n	8008d20 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d10:	f107 0308 	add.w	r3, r7, #8
 8008d14:	4618      	mov	r0, r3
 8008d16:	f7fd fc9f 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d1e:	e032      	b.n	8008d86 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 8008d20:	4b2d      	ldr	r3, [pc, #180]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f003 0302 	and.w	r3, r3, #2
 8008d28:	2b02      	cmp	r3, #2
 8008d2a:	d10d      	bne.n	8008d48 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 8008d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d2e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8008d32:	d109      	bne.n	8008d48 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008d34:	4b28      	ldr	r3, [pc, #160]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	08db      	lsrs	r3, r3, #3
 8008d3a:	f003 0303 	and.w	r3, r3, #3
 8008d3e:	4a27      	ldr	r2, [pc, #156]	@ (8008ddc <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8008d40:	fa22 f303 	lsr.w	r3, r2, r3
 8008d44:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d46:	e01e      	b.n	8008d86 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 8008d48:	4b23      	ldr	r3, [pc, #140]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008d50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d54:	d106      	bne.n	8008d64 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 8008d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d5c:	d102      	bne.n	8008d64 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 8008d5e:	4b20      	ldr	r3, [pc, #128]	@ (8008de0 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8008d60:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d62:	e010      	b.n	8008d86 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 8008d64:	4b1c      	ldr	r3, [pc, #112]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d70:	d106      	bne.n	8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 8008d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d74:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8008d78:	d102      	bne.n	8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 8008d7a:	4b1a      	ldr	r3, [pc, #104]	@ (8008de4 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8008d7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d7e:	e002      	b.n	8008d86 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 8008d80:	2300      	movs	r3, #0
 8008d82:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008d84:	e11f      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008d86:	e11e      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8008d88:	4b13      	ldr	r3, [pc, #76]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8008d8a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008d8e:	f003 0303 	and.w	r3, r3, #3
 8008d92:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d96:	2b03      	cmp	r3, #3
 8008d98:	d85f      	bhi.n	8008e5a <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 8008d9a:	a201      	add	r2, pc, #4	@ (adr r2, 8008da0 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 8008d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008da0:	08008db1 	.word	0x08008db1
 8008da4:	08008db9 	.word	0x08008db9
 8008da8:	08008dc9 	.word	0x08008dc9
 8008dac:	08008de9 	.word	0x08008de9
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 8008db0:	f7fb f95a 	bl	8004068 <HAL_RCC_GetHCLKFreq>
 8008db4:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008db6:	e053      	b.n	8008e60 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008db8:	f107 0320 	add.w	r3, r7, #32
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	f7fd f973 	bl	80060a8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8008dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dc4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008dc6:	e04b      	b.n	8008e60 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008dc8:	f107 0314 	add.w	r3, r7, #20
 8008dcc:	4618      	mov	r0, r3
 8008dce:	f7fd fad7 	bl	8006380 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 8008dd2:	69fb      	ldr	r3, [r7, #28]
 8008dd4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008dd6:	e043      	b.n	8008e60 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8008dd8:	44020c00 	.word	0x44020c00
 8008ddc:	03d09000 	.word	0x03d09000
 8008de0:	003d0900 	.word	0x003d0900
 8008de4:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008de8:	4b79      	ldr	r3, [pc, #484]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008dea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008dee:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008df2:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008df4:	4b76      	ldr	r3, [pc, #472]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f003 0302 	and.w	r3, r3, #2
 8008dfc:	2b02      	cmp	r3, #2
 8008dfe:	d10c      	bne.n	8008e1a <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 8008e00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d109      	bne.n	8008e1a <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008e06:	4b72      	ldr	r3, [pc, #456]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	08db      	lsrs	r3, r3, #3
 8008e0c:	f003 0303 	and.w	r3, r3, #3
 8008e10:	4a70      	ldr	r2, [pc, #448]	@ (8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 8008e12:	fa22 f303 	lsr.w	r3, r2, r3
 8008e16:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e18:	e01e      	b.n	8008e58 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008e1a:	4b6d      	ldr	r3, [pc, #436]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e26:	d106      	bne.n	8008e36 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 8008e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e2e:	d102      	bne.n	8008e36 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008e30:	4b69      	ldr	r3, [pc, #420]	@ (8008fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 8008e32:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e34:	e010      	b.n	8008e58 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008e36:	4b66      	ldr	r3, [pc, #408]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e3e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e42:	d106      	bne.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 8008e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e46:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e4a:	d102      	bne.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008e4c:	4b63      	ldr	r3, [pc, #396]	@ (8008fdc <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 8008e4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e50:	e002      	b.n	8008e58 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8008e52:	2300      	movs	r3, #0
 8008e54:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008e56:	e003      	b.n	8008e60 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8008e58:	e002      	b.n	8008e60 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008e5e:	bf00      	nop
          }
        }
        break;
 8008e60:	e0b1      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8008e62:	4b5b      	ldr	r3, [pc, #364]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008e64:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008e68:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008e6c:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8008e6e:	4b58      	ldr	r3, [pc, #352]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008e70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e74:	f003 0302 	and.w	r3, r3, #2
 8008e78:	2b02      	cmp	r3, #2
 8008e7a:	d106      	bne.n	8008e8a <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 8008e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d103      	bne.n	8008e8a <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 8008e82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e86:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e88:	e01f      	b.n	8008eca <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 8008e8a:	4b51      	ldr	r3, [pc, #324]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008e8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e94:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e98:	d106      	bne.n	8008ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 8008e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e9c:	2b40      	cmp	r3, #64	@ 0x40
 8008e9e:	d103      	bne.n	8008ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 8008ea0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008ea4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ea6:	e010      	b.n	8008eca <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 8008ea8:	4b49      	ldr	r3, [pc, #292]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008eb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008eb4:	d106      	bne.n	8008ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 8008eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb8:	2b80      	cmp	r3, #128	@ 0x80
 8008eba:	d103      	bne.n	8008ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 8008ebc:	f248 0312 	movw	r3, #32786	@ 0x8012
 8008ec0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ec2:	e002      	b.n	8008eca <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8008ec8:	e07d      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008eca:	e07c      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8008ecc:	4b40      	ldr	r3, [pc, #256]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008ece:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008ed2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008ed6:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8008ed8:	4b3d      	ldr	r3, [pc, #244]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008ee0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ee4:	d105      	bne.n	8008ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 8008ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d102      	bne.n	8008ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 8008eec:	4b3c      	ldr	r3, [pc, #240]	@ (8008fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 8008eee:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ef0:	e031      	b.n	8008f56 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8008ef2:	4b37      	ldr	r3, [pc, #220]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008efa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008efe:	d10a      	bne.n	8008f16 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 8008f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f02:	2b10      	cmp	r3, #16
 8008f04:	d107      	bne.n	8008f16 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008f06:	f107 0320 	add.w	r3, r7, #32
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	f7fd f8cc 	bl	80060a8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f12:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f14:	e01f      	b.n	8008f56 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8008f16:	4b2e      	ldr	r3, [pc, #184]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008f18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008f1c:	f003 0302 	and.w	r3, r3, #2
 8008f20:	2b02      	cmp	r3, #2
 8008f22:	d106      	bne.n	8008f32 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 8008f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f26:	2b20      	cmp	r3, #32
 8008f28:	d103      	bne.n	8008f32 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 8008f2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f30:	e011      	b.n	8008f56 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8008f32:	4b27      	ldr	r3, [pc, #156]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008f34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008f38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008f40:	d106      	bne.n	8008f50 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 8008f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f44:	2b30      	cmp	r3, #48	@ 0x30
 8008f46:	d103      	bne.n	8008f50 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 8008f48:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008f4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f4e:	e002      	b.n	8008f56 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8008f50:	2300      	movs	r3, #0
 8008f52:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8008f54:	e037      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008f56:	e036      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8008f58:	4b1d      	ldr	r3, [pc, #116]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008f5a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008f5e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008f62:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8008f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f66:	2b10      	cmp	r3, #16
 8008f68:	d107      	bne.n	8008f7a <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008f6a:	f107 0320 	add.w	r3, r7, #32
 8008f6e:	4618      	mov	r0, r3
 8008f70:	f7fd f89a 	bl	80060a8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f76:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8008f78:	e025      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 8008f7a:	4b15      	ldr	r3, [pc, #84]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008f82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f86:	d10a      	bne.n	8008f9e <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 8008f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f8a:	2b20      	cmp	r3, #32
 8008f8c:	d107      	bne.n	8008f9e <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008f8e:	f107 0308 	add.w	r3, r7, #8
 8008f92:	4618      	mov	r0, r3
 8008f94:	f7fd fb60 	bl	8006658 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f9c:	e00f      	b.n	8008fbe <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8008f9e:	4b0c      	ldr	r3, [pc, #48]	@ (8008fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008fa6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008faa:	d105      	bne.n	8008fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 8008fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fae:	2b30      	cmp	r3, #48	@ 0x30
 8008fb0:	d102      	bne.n	8008fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 8008fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8008fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 8008fb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fb6:	e002      	b.n	8008fbe <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 8008fbc:	e003      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008fbe:	e002      	b.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008fc4:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 8008fc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008fc8:	4618      	mov	r0, r3
 8008fca:	373c      	adds	r7, #60	@ 0x3c
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd90      	pop	{r4, r7, pc}
 8008fd0:	44020c00 	.word	0x44020c00
 8008fd4:	03d09000 	.word	0x03d09000
 8008fd8:	003d0900 	.word	0x003d0900
 8008fdc:	017d7840 	.word	0x017d7840
 8008fe0:	02dc6c00 	.word	0x02dc6c00

08008fe4 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b084      	sub	sp, #16
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8008fec:	4b48      	ldr	r3, [pc, #288]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	4a47      	ldr	r2, [pc, #284]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 8008ff2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008ff6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008ff8:	f7f8 f88c 	bl	8001114 <HAL_GetTick>
 8008ffc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008ffe:	e008      	b.n	8009012 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009000:	f7f8 f888 	bl	8001114 <HAL_GetTick>
 8009004:	4602      	mov	r2, r0
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	1ad3      	subs	r3, r2, r3
 800900a:	2b02      	cmp	r3, #2
 800900c:	d901      	bls.n	8009012 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800900e:	2303      	movs	r3, #3
 8009010:	e07a      	b.n	8009108 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009012:	4b3f      	ldr	r3, [pc, #252]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800901a:	2b00      	cmp	r3, #0
 800901c:	d1f0      	bne.n	8009000 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800901e:	4b3c      	ldr	r3, [pc, #240]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 8009020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009022:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009026:	f023 0303 	bic.w	r3, r3, #3
 800902a:	687a      	ldr	r2, [r7, #4]
 800902c:	6811      	ldr	r1, [r2, #0]
 800902e:	687a      	ldr	r2, [r7, #4]
 8009030:	6852      	ldr	r2, [r2, #4]
 8009032:	0212      	lsls	r2, r2, #8
 8009034:	430a      	orrs	r2, r1
 8009036:	4936      	ldr	r1, [pc, #216]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 8009038:	4313      	orrs	r3, r2
 800903a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	689b      	ldr	r3, [r3, #8]
 8009040:	3b01      	subs	r3, #1
 8009042:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	68db      	ldr	r3, [r3, #12]
 800904a:	3b01      	subs	r3, #1
 800904c:	025b      	lsls	r3, r3, #9
 800904e:	b29b      	uxth	r3, r3
 8009050:	431a      	orrs	r2, r3
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	691b      	ldr	r3, [r3, #16]
 8009056:	3b01      	subs	r3, #1
 8009058:	041b      	lsls	r3, r3, #16
 800905a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800905e:	431a      	orrs	r2, r3
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	695b      	ldr	r3, [r3, #20]
 8009064:	3b01      	subs	r3, #1
 8009066:	061b      	lsls	r3, r3, #24
 8009068:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800906c:	4928      	ldr	r1, [pc, #160]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 800906e:	4313      	orrs	r3, r2
 8009070:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8009072:	4b27      	ldr	r3, [pc, #156]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 8009074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009076:	f023 020c 	bic.w	r2, r3, #12
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	699b      	ldr	r3, [r3, #24]
 800907e:	4924      	ldr	r1, [pc, #144]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 8009080:	4313      	orrs	r3, r2
 8009082:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8009084:	4b22      	ldr	r3, [pc, #136]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 8009086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009088:	f023 0220 	bic.w	r2, r3, #32
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	69db      	ldr	r3, [r3, #28]
 8009090:	491f      	ldr	r1, [pc, #124]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 8009092:	4313      	orrs	r3, r2
 8009094:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8009096:	4b1e      	ldr	r3, [pc, #120]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 8009098:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800909e:	491c      	ldr	r1, [pc, #112]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 80090a0:	4313      	orrs	r3, r2
 80090a2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 80090a4:	4b1a      	ldr	r3, [pc, #104]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 80090a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090a8:	4a19      	ldr	r2, [pc, #100]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 80090aa:	f023 0310 	bic.w	r3, r3, #16
 80090ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80090b0:	4b17      	ldr	r3, [pc, #92]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 80090b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090b4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80090b8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80090bc:	687a      	ldr	r2, [r7, #4]
 80090be:	6a12      	ldr	r2, [r2, #32]
 80090c0:	00d2      	lsls	r2, r2, #3
 80090c2:	4913      	ldr	r1, [pc, #76]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 80090c4:	4313      	orrs	r3, r2
 80090c6:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 80090c8:	4b11      	ldr	r3, [pc, #68]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 80090ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090cc:	4a10      	ldr	r2, [pc, #64]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 80090ce:	f043 0310 	orr.w	r3, r3, #16
 80090d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80090d4:	4b0e      	ldr	r3, [pc, #56]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	4a0d      	ldr	r2, [pc, #52]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 80090da:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80090de:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80090e0:	f7f8 f818 	bl	8001114 <HAL_GetTick>
 80090e4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80090e6:	e008      	b.n	80090fa <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80090e8:	f7f8 f814 	bl	8001114 <HAL_GetTick>
 80090ec:	4602      	mov	r2, r0
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	1ad3      	subs	r3, r2, r3
 80090f2:	2b02      	cmp	r3, #2
 80090f4:	d901      	bls.n	80090fa <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 80090f6:	2303      	movs	r3, #3
 80090f8:	e006      	b.n	8009108 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80090fa:	4b05      	ldr	r3, [pc, #20]	@ (8009110 <RCCEx_PLL2_Config+0x12c>)
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009102:	2b00      	cmp	r3, #0
 8009104:	d0f0      	beq.n	80090e8 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8009106:	2300      	movs	r3, #0

}
 8009108:	4618      	mov	r0, r3
 800910a:	3710      	adds	r7, #16
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}
 8009110:	44020c00 	.word	0x44020c00

08009114 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b084      	sub	sp, #16
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 800911c:	4b48      	ldr	r3, [pc, #288]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	4a47      	ldr	r2, [pc, #284]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 8009122:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009126:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009128:	f7f7 fff4 	bl	8001114 <HAL_GetTick>
 800912c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800912e:	e008      	b.n	8009142 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009130:	f7f7 fff0 	bl	8001114 <HAL_GetTick>
 8009134:	4602      	mov	r2, r0
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	1ad3      	subs	r3, r2, r3
 800913a:	2b02      	cmp	r3, #2
 800913c:	d901      	bls.n	8009142 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800913e:	2303      	movs	r3, #3
 8009140:	e07a      	b.n	8009238 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009142:	4b3f      	ldr	r3, [pc, #252]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800914a:	2b00      	cmp	r3, #0
 800914c:	d1f0      	bne.n	8009130 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800914e:	4b3c      	ldr	r3, [pc, #240]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 8009150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009152:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009156:	f023 0303 	bic.w	r3, r3, #3
 800915a:	687a      	ldr	r2, [r7, #4]
 800915c:	6811      	ldr	r1, [r2, #0]
 800915e:	687a      	ldr	r2, [r7, #4]
 8009160:	6852      	ldr	r2, [r2, #4]
 8009162:	0212      	lsls	r2, r2, #8
 8009164:	430a      	orrs	r2, r1
 8009166:	4936      	ldr	r1, [pc, #216]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 8009168:	4313      	orrs	r3, r2
 800916a:	630b      	str	r3, [r1, #48]	@ 0x30
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	689b      	ldr	r3, [r3, #8]
 8009170:	3b01      	subs	r3, #1
 8009172:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	68db      	ldr	r3, [r3, #12]
 800917a:	3b01      	subs	r3, #1
 800917c:	025b      	lsls	r3, r3, #9
 800917e:	b29b      	uxth	r3, r3
 8009180:	431a      	orrs	r2, r3
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	691b      	ldr	r3, [r3, #16]
 8009186:	3b01      	subs	r3, #1
 8009188:	041b      	lsls	r3, r3, #16
 800918a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800918e:	431a      	orrs	r2, r3
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	695b      	ldr	r3, [r3, #20]
 8009194:	3b01      	subs	r3, #1
 8009196:	061b      	lsls	r3, r3, #24
 8009198:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800919c:	4928      	ldr	r1, [pc, #160]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 800919e:	4313      	orrs	r3, r2
 80091a0:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80091a2:	4b27      	ldr	r3, [pc, #156]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 80091a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091a6:	f023 020c 	bic.w	r2, r3, #12
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	699b      	ldr	r3, [r3, #24]
 80091ae:	4924      	ldr	r1, [pc, #144]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 80091b0:	4313      	orrs	r3, r2
 80091b2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 80091b4:	4b22      	ldr	r3, [pc, #136]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 80091b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091b8:	f023 0220 	bic.w	r2, r3, #32
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	69db      	ldr	r3, [r3, #28]
 80091c0:	491f      	ldr	r1, [pc, #124]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 80091c2:	4313      	orrs	r3, r2
 80091c4:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80091c6:	4b1e      	ldr	r3, [pc, #120]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 80091c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091ce:	491c      	ldr	r1, [pc, #112]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 80091d0:	4313      	orrs	r3, r2
 80091d2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 80091d4:	4b1a      	ldr	r3, [pc, #104]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 80091d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091d8:	4a19      	ldr	r2, [pc, #100]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 80091da:	f023 0310 	bic.w	r3, r3, #16
 80091de:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 80091e0:	4b17      	ldr	r3, [pc, #92]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 80091e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091e4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80091e8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80091ec:	687a      	ldr	r2, [r7, #4]
 80091ee:	6a12      	ldr	r2, [r2, #32]
 80091f0:	00d2      	lsls	r2, r2, #3
 80091f2:	4913      	ldr	r1, [pc, #76]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 80091f4:	4313      	orrs	r3, r2
 80091f6:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 80091f8:	4b11      	ldr	r3, [pc, #68]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 80091fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091fc:	4a10      	ldr	r2, [pc, #64]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 80091fe:	f043 0310 	orr.w	r3, r3, #16
 8009202:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8009204:	4b0e      	ldr	r3, [pc, #56]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	4a0d      	ldr	r2, [pc, #52]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 800920a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800920e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009210:	f7f7 ff80 	bl	8001114 <HAL_GetTick>
 8009214:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009216:	e008      	b.n	800922a <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009218:	f7f7 ff7c 	bl	8001114 <HAL_GetTick>
 800921c:	4602      	mov	r2, r0
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	1ad3      	subs	r3, r2, r3
 8009222:	2b02      	cmp	r3, #2
 8009224:	d901      	bls.n	800922a <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 8009226:	2303      	movs	r3, #3
 8009228:	e006      	b.n	8009238 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800922a:	4b05      	ldr	r3, [pc, #20]	@ (8009240 <RCCEx_PLL3_Config+0x12c>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009232:	2b00      	cmp	r3, #0
 8009234:	d0f0      	beq.n	8009218 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 8009236:	2300      	movs	r3, #0
}
 8009238:	4618      	mov	r0, r3
 800923a:	3710      	adds	r7, #16
 800923c:	46bd      	mov	sp, r7
 800923e:	bd80      	pop	{r7, pc}
 8009240:	44020c00 	.word	0x44020c00

08009244 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b082      	sub	sp, #8
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d101      	bne.n	8009256 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009252:	2301      	movs	r3, #1
 8009254:	e049      	b.n	80092ea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800925c:	b2db      	uxtb	r3, r3
 800925e:	2b00      	cmp	r3, #0
 8009260:	d106      	bne.n	8009270 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2200      	movs	r2, #0
 8009266:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f000 f841 	bl	80092f2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2202      	movs	r2, #2
 8009274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681a      	ldr	r2, [r3, #0]
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	3304      	adds	r3, #4
 8009280:	4619      	mov	r1, r3
 8009282:	4610      	mov	r0, r2
 8009284:	f000 fa66 	bl	8009754 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2201      	movs	r2, #1
 800928c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2201      	movs	r2, #1
 8009294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2201      	movs	r2, #1
 800929c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2201      	movs	r2, #1
 80092a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2201      	movs	r2, #1
 80092ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2201      	movs	r2, #1
 80092b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2201      	movs	r2, #1
 80092bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2201      	movs	r2, #1
 80092c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2201      	movs	r2, #1
 80092cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2201      	movs	r2, #1
 80092d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2201      	movs	r2, #1
 80092dc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2201      	movs	r2, #1
 80092e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80092e8:	2300      	movs	r3, #0
}
 80092ea:	4618      	mov	r0, r3
 80092ec:	3708      	adds	r7, #8
 80092ee:	46bd      	mov	sp, r7
 80092f0:	bd80      	pop	{r7, pc}

080092f2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80092f2:	b480      	push	{r7}
 80092f4:	b083      	sub	sp, #12
 80092f6:	af00      	add	r7, sp, #0
 80092f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80092fa:	bf00      	nop
 80092fc:	370c      	adds	r7, #12
 80092fe:	46bd      	mov	sp, r7
 8009300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009304:	4770      	bx	lr
	...

08009308 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009308:	b480      	push	{r7}
 800930a:	b085      	sub	sp, #20
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009316:	b2db      	uxtb	r3, r3
 8009318:	2b01      	cmp	r3, #1
 800931a:	d001      	beq.n	8009320 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800931c:	2301      	movs	r3, #1
 800931e:	e07c      	b.n	800941a <HAL_TIM_Base_Start_IT+0x112>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2202      	movs	r2, #2
 8009324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	68da      	ldr	r2, [r3, #12]
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f042 0201 	orr.w	r2, r2, #1
 8009336:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4a3a      	ldr	r2, [pc, #232]	@ (8009428 <HAL_TIM_Base_Start_IT+0x120>)
 800933e:	4293      	cmp	r3, r2
 8009340:	d04a      	beq.n	80093d8 <HAL_TIM_Base_Start_IT+0xd0>
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	4a39      	ldr	r2, [pc, #228]	@ (800942c <HAL_TIM_Base_Start_IT+0x124>)
 8009348:	4293      	cmp	r3, r2
 800934a:	d045      	beq.n	80093d8 <HAL_TIM_Base_Start_IT+0xd0>
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009354:	d040      	beq.n	80093d8 <HAL_TIM_Base_Start_IT+0xd0>
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800935e:	d03b      	beq.n	80093d8 <HAL_TIM_Base_Start_IT+0xd0>
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	4a32      	ldr	r2, [pc, #200]	@ (8009430 <HAL_TIM_Base_Start_IT+0x128>)
 8009366:	4293      	cmp	r3, r2
 8009368:	d036      	beq.n	80093d8 <HAL_TIM_Base_Start_IT+0xd0>
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	4a31      	ldr	r2, [pc, #196]	@ (8009434 <HAL_TIM_Base_Start_IT+0x12c>)
 8009370:	4293      	cmp	r3, r2
 8009372:	d031      	beq.n	80093d8 <HAL_TIM_Base_Start_IT+0xd0>
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	4a2f      	ldr	r2, [pc, #188]	@ (8009438 <HAL_TIM_Base_Start_IT+0x130>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d02c      	beq.n	80093d8 <HAL_TIM_Base_Start_IT+0xd0>
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	4a2e      	ldr	r2, [pc, #184]	@ (800943c <HAL_TIM_Base_Start_IT+0x134>)
 8009384:	4293      	cmp	r3, r2
 8009386:	d027      	beq.n	80093d8 <HAL_TIM_Base_Start_IT+0xd0>
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	4a2c      	ldr	r2, [pc, #176]	@ (8009440 <HAL_TIM_Base_Start_IT+0x138>)
 800938e:	4293      	cmp	r3, r2
 8009390:	d022      	beq.n	80093d8 <HAL_TIM_Base_Start_IT+0xd0>
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	4a2b      	ldr	r2, [pc, #172]	@ (8009444 <HAL_TIM_Base_Start_IT+0x13c>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d01d      	beq.n	80093d8 <HAL_TIM_Base_Start_IT+0xd0>
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	4a29      	ldr	r2, [pc, #164]	@ (8009448 <HAL_TIM_Base_Start_IT+0x140>)
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d018      	beq.n	80093d8 <HAL_TIM_Base_Start_IT+0xd0>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	4a28      	ldr	r2, [pc, #160]	@ (800944c <HAL_TIM_Base_Start_IT+0x144>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d013      	beq.n	80093d8 <HAL_TIM_Base_Start_IT+0xd0>
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4a26      	ldr	r2, [pc, #152]	@ (8009450 <HAL_TIM_Base_Start_IT+0x148>)
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d00e      	beq.n	80093d8 <HAL_TIM_Base_Start_IT+0xd0>
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	4a25      	ldr	r2, [pc, #148]	@ (8009454 <HAL_TIM_Base_Start_IT+0x14c>)
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d009      	beq.n	80093d8 <HAL_TIM_Base_Start_IT+0xd0>
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	4a23      	ldr	r2, [pc, #140]	@ (8009458 <HAL_TIM_Base_Start_IT+0x150>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d004      	beq.n	80093d8 <HAL_TIM_Base_Start_IT+0xd0>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	4a22      	ldr	r2, [pc, #136]	@ (800945c <HAL_TIM_Base_Start_IT+0x154>)
 80093d4:	4293      	cmp	r3, r2
 80093d6:	d115      	bne.n	8009404 <HAL_TIM_Base_Start_IT+0xfc>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	689a      	ldr	r2, [r3, #8]
 80093de:	4b20      	ldr	r3, [pc, #128]	@ (8009460 <HAL_TIM_Base_Start_IT+0x158>)
 80093e0:	4013      	ands	r3, r2
 80093e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	2b06      	cmp	r3, #6
 80093e8:	d015      	beq.n	8009416 <HAL_TIM_Base_Start_IT+0x10e>
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80093f0:	d011      	beq.n	8009416 <HAL_TIM_Base_Start_IT+0x10e>
    {
      __HAL_TIM_ENABLE(htim);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	681a      	ldr	r2, [r3, #0]
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f042 0201 	orr.w	r2, r2, #1
 8009400:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009402:	e008      	b.n	8009416 <HAL_TIM_Base_Start_IT+0x10e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	681a      	ldr	r2, [r3, #0]
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	f042 0201 	orr.w	r2, r2, #1
 8009412:	601a      	str	r2, [r3, #0]
 8009414:	e000      	b.n	8009418 <HAL_TIM_Base_Start_IT+0x110>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009416:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009418:	2300      	movs	r3, #0
}
 800941a:	4618      	mov	r0, r3
 800941c:	3714      	adds	r7, #20
 800941e:	46bd      	mov	sp, r7
 8009420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009424:	4770      	bx	lr
 8009426:	bf00      	nop
 8009428:	40012c00 	.word	0x40012c00
 800942c:	50012c00 	.word	0x50012c00
 8009430:	40000400 	.word	0x40000400
 8009434:	50000400 	.word	0x50000400
 8009438:	40000800 	.word	0x40000800
 800943c:	50000800 	.word	0x50000800
 8009440:	40000c00 	.word	0x40000c00
 8009444:	50000c00 	.word	0x50000c00
 8009448:	40013400 	.word	0x40013400
 800944c:	50013400 	.word	0x50013400
 8009450:	40001800 	.word	0x40001800
 8009454:	50001800 	.word	0x50001800
 8009458:	40014000 	.word	0x40014000
 800945c:	50014000 	.word	0x50014000
 8009460:	00010007 	.word	0x00010007

08009464 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b084      	sub	sp, #16
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	68db      	ldr	r3, [r3, #12]
 8009472:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	691b      	ldr	r3, [r3, #16]
 800947a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	f003 0302 	and.w	r3, r3, #2
 8009482:	2b00      	cmp	r3, #0
 8009484:	d020      	beq.n	80094c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	f003 0302 	and.w	r3, r3, #2
 800948c:	2b00      	cmp	r3, #0
 800948e:	d01b      	beq.n	80094c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f06f 0202 	mvn.w	r2, #2
 8009498:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	2201      	movs	r2, #1
 800949e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	699b      	ldr	r3, [r3, #24]
 80094a6:	f003 0303 	and.w	r3, r3, #3
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d003      	beq.n	80094b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f000 f931 	bl	8009716 <HAL_TIM_IC_CaptureCallback>
 80094b4:	e005      	b.n	80094c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80094b6:	6878      	ldr	r0, [r7, #4]
 80094b8:	f000 f923 	bl	8009702 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80094bc:	6878      	ldr	r0, [r7, #4]
 80094be:	f000 f934 	bl	800972a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2200      	movs	r2, #0
 80094c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80094c8:	68bb      	ldr	r3, [r7, #8]
 80094ca:	f003 0304 	and.w	r3, r3, #4
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d020      	beq.n	8009514 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	f003 0304 	and.w	r3, r3, #4
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d01b      	beq.n	8009514 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	f06f 0204 	mvn.w	r2, #4
 80094e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2202      	movs	r2, #2
 80094ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	699b      	ldr	r3, [r3, #24]
 80094f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d003      	beq.n	8009502 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80094fa:	6878      	ldr	r0, [r7, #4]
 80094fc:	f000 f90b 	bl	8009716 <HAL_TIM_IC_CaptureCallback>
 8009500:	e005      	b.n	800950e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f000 f8fd 	bl	8009702 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009508:	6878      	ldr	r0, [r7, #4]
 800950a:	f000 f90e 	bl	800972a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2200      	movs	r2, #0
 8009512:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	f003 0308 	and.w	r3, r3, #8
 800951a:	2b00      	cmp	r3, #0
 800951c:	d020      	beq.n	8009560 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	f003 0308 	and.w	r3, r3, #8
 8009524:	2b00      	cmp	r3, #0
 8009526:	d01b      	beq.n	8009560 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f06f 0208 	mvn.w	r2, #8
 8009530:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2204      	movs	r2, #4
 8009536:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	69db      	ldr	r3, [r3, #28]
 800953e:	f003 0303 	and.w	r3, r3, #3
 8009542:	2b00      	cmp	r3, #0
 8009544:	d003      	beq.n	800954e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	f000 f8e5 	bl	8009716 <HAL_TIM_IC_CaptureCallback>
 800954c:	e005      	b.n	800955a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800954e:	6878      	ldr	r0, [r7, #4]
 8009550:	f000 f8d7 	bl	8009702 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009554:	6878      	ldr	r0, [r7, #4]
 8009556:	f000 f8e8 	bl	800972a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2200      	movs	r2, #0
 800955e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	f003 0310 	and.w	r3, r3, #16
 8009566:	2b00      	cmp	r3, #0
 8009568:	d020      	beq.n	80095ac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	f003 0310 	and.w	r3, r3, #16
 8009570:	2b00      	cmp	r3, #0
 8009572:	d01b      	beq.n	80095ac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f06f 0210 	mvn.w	r2, #16
 800957c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2208      	movs	r2, #8
 8009582:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	69db      	ldr	r3, [r3, #28]
 800958a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800958e:	2b00      	cmp	r3, #0
 8009590:	d003      	beq.n	800959a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f000 f8bf 	bl	8009716 <HAL_TIM_IC_CaptureCallback>
 8009598:	e005      	b.n	80095a6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800959a:	6878      	ldr	r0, [r7, #4]
 800959c:	f000 f8b1 	bl	8009702 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f000 f8c2 	bl	800972a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2200      	movs	r2, #0
 80095aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80095ac:	68bb      	ldr	r3, [r7, #8]
 80095ae:	f003 0301 	and.w	r3, r3, #1
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d00c      	beq.n	80095d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	f003 0301 	and.w	r3, r3, #1
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d007      	beq.n	80095d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f06f 0201 	mvn.w	r2, #1
 80095c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	f7f7 fa8c 	bl	8000ae8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80095d0:	68bb      	ldr	r3, [r7, #8]
 80095d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d104      	bne.n	80095e4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80095da:	68bb      	ldr	r3, [r7, #8]
 80095dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d00c      	beq.n	80095fe <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d007      	beq.n	80095fe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80095f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	f000 f9df 	bl	80099bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80095fe:	68bb      	ldr	r3, [r7, #8]
 8009600:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009604:	2b00      	cmp	r3, #0
 8009606:	d00c      	beq.n	8009622 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800960e:	2b00      	cmp	r3, #0
 8009610:	d007      	beq.n	8009622 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800961a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f000 f9d7 	bl	80099d0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009622:	68bb      	ldr	r3, [r7, #8]
 8009624:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009628:	2b00      	cmp	r3, #0
 800962a:	d00c      	beq.n	8009646 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009632:	2b00      	cmp	r3, #0
 8009634:	d007      	beq.n	8009646 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800963e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009640:	6878      	ldr	r0, [r7, #4]
 8009642:	f000 f87c 	bl	800973e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009646:	68bb      	ldr	r3, [r7, #8]
 8009648:	f003 0320 	and.w	r3, r3, #32
 800964c:	2b00      	cmp	r3, #0
 800964e:	d00c      	beq.n	800966a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	f003 0320 	and.w	r3, r3, #32
 8009656:	2b00      	cmp	r3, #0
 8009658:	d007      	beq.n	800966a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	f06f 0220 	mvn.w	r2, #32
 8009662:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009664:	6878      	ldr	r0, [r7, #4]
 8009666:	f000 f99f 	bl	80099a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800966a:	68bb      	ldr	r3, [r7, #8]
 800966c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009670:	2b00      	cmp	r3, #0
 8009672:	d00c      	beq.n	800968e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800967a:	2b00      	cmp	r3, #0
 800967c:	d007      	beq.n	800968e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8009686:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8009688:	6878      	ldr	r0, [r7, #4]
 800968a:	f000 f9ab 	bl	80099e4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800968e:	68bb      	ldr	r3, [r7, #8]
 8009690:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009694:	2b00      	cmp	r3, #0
 8009696:	d00c      	beq.n	80096b2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d007      	beq.n	80096b2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80096aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80096ac:	6878      	ldr	r0, [r7, #4]
 80096ae:	f000 f9a3 	bl	80099f8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d00c      	beq.n	80096d6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d007      	beq.n	80096d6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80096ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80096d0:	6878      	ldr	r0, [r7, #4]
 80096d2:	f000 f99b 	bl	8009a0c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80096d6:	68bb      	ldr	r3, [r7, #8]
 80096d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d00c      	beq.n	80096fa <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d007      	beq.n	80096fa <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80096f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f000 f993 	bl	8009a20 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80096fa:	bf00      	nop
 80096fc:	3710      	adds	r7, #16
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd80      	pop	{r7, pc}

08009702 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009702:	b480      	push	{r7}
 8009704:	b083      	sub	sp, #12
 8009706:	af00      	add	r7, sp, #0
 8009708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800970a:	bf00      	nop
 800970c:	370c      	adds	r7, #12
 800970e:	46bd      	mov	sp, r7
 8009710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009714:	4770      	bx	lr

08009716 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009716:	b480      	push	{r7}
 8009718:	b083      	sub	sp, #12
 800971a:	af00      	add	r7, sp, #0
 800971c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800971e:	bf00      	nop
 8009720:	370c      	adds	r7, #12
 8009722:	46bd      	mov	sp, r7
 8009724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009728:	4770      	bx	lr

0800972a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800972a:	b480      	push	{r7}
 800972c:	b083      	sub	sp, #12
 800972e:	af00      	add	r7, sp, #0
 8009730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009732:	bf00      	nop
 8009734:	370c      	adds	r7, #12
 8009736:	46bd      	mov	sp, r7
 8009738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973c:	4770      	bx	lr

0800973e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800973e:	b480      	push	{r7}
 8009740:	b083      	sub	sp, #12
 8009742:	af00      	add	r7, sp, #0
 8009744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009746:	bf00      	nop
 8009748:	370c      	adds	r7, #12
 800974a:	46bd      	mov	sp, r7
 800974c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009750:	4770      	bx	lr
	...

08009754 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009754:	b480      	push	{r7}
 8009756:	b085      	sub	sp, #20
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
 800975c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	4a7a      	ldr	r2, [pc, #488]	@ (8009950 <TIM_Base_SetConfig+0x1fc>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d02b      	beq.n	80097c4 <TIM_Base_SetConfig+0x70>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	4a79      	ldr	r2, [pc, #484]	@ (8009954 <TIM_Base_SetConfig+0x200>)
 8009770:	4293      	cmp	r3, r2
 8009772:	d027      	beq.n	80097c4 <TIM_Base_SetConfig+0x70>
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800977a:	d023      	beq.n	80097c4 <TIM_Base_SetConfig+0x70>
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009782:	d01f      	beq.n	80097c4 <TIM_Base_SetConfig+0x70>
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	4a74      	ldr	r2, [pc, #464]	@ (8009958 <TIM_Base_SetConfig+0x204>)
 8009788:	4293      	cmp	r3, r2
 800978a:	d01b      	beq.n	80097c4 <TIM_Base_SetConfig+0x70>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	4a73      	ldr	r2, [pc, #460]	@ (800995c <TIM_Base_SetConfig+0x208>)
 8009790:	4293      	cmp	r3, r2
 8009792:	d017      	beq.n	80097c4 <TIM_Base_SetConfig+0x70>
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	4a72      	ldr	r2, [pc, #456]	@ (8009960 <TIM_Base_SetConfig+0x20c>)
 8009798:	4293      	cmp	r3, r2
 800979a:	d013      	beq.n	80097c4 <TIM_Base_SetConfig+0x70>
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	4a71      	ldr	r2, [pc, #452]	@ (8009964 <TIM_Base_SetConfig+0x210>)
 80097a0:	4293      	cmp	r3, r2
 80097a2:	d00f      	beq.n	80097c4 <TIM_Base_SetConfig+0x70>
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	4a70      	ldr	r2, [pc, #448]	@ (8009968 <TIM_Base_SetConfig+0x214>)
 80097a8:	4293      	cmp	r3, r2
 80097aa:	d00b      	beq.n	80097c4 <TIM_Base_SetConfig+0x70>
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	4a6f      	ldr	r2, [pc, #444]	@ (800996c <TIM_Base_SetConfig+0x218>)
 80097b0:	4293      	cmp	r3, r2
 80097b2:	d007      	beq.n	80097c4 <TIM_Base_SetConfig+0x70>
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	4a6e      	ldr	r2, [pc, #440]	@ (8009970 <TIM_Base_SetConfig+0x21c>)
 80097b8:	4293      	cmp	r3, r2
 80097ba:	d003      	beq.n	80097c4 <TIM_Base_SetConfig+0x70>
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	4a6d      	ldr	r2, [pc, #436]	@ (8009974 <TIM_Base_SetConfig+0x220>)
 80097c0:	4293      	cmp	r3, r2
 80097c2:	d108      	bne.n	80097d6 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80097cc:	683b      	ldr	r3, [r7, #0]
 80097ce:	685b      	ldr	r3, [r3, #4]
 80097d0:	68fa      	ldr	r2, [r7, #12]
 80097d2:	4313      	orrs	r3, r2
 80097d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	4a5d      	ldr	r2, [pc, #372]	@ (8009950 <TIM_Base_SetConfig+0x1fc>)
 80097da:	4293      	cmp	r3, r2
 80097dc:	d05b      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	4a5c      	ldr	r2, [pc, #368]	@ (8009954 <TIM_Base_SetConfig+0x200>)
 80097e2:	4293      	cmp	r3, r2
 80097e4:	d057      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80097ec:	d053      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80097f4:	d04f      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	4a57      	ldr	r2, [pc, #348]	@ (8009958 <TIM_Base_SetConfig+0x204>)
 80097fa:	4293      	cmp	r3, r2
 80097fc:	d04b      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	4a56      	ldr	r2, [pc, #344]	@ (800995c <TIM_Base_SetConfig+0x208>)
 8009802:	4293      	cmp	r3, r2
 8009804:	d047      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	4a55      	ldr	r2, [pc, #340]	@ (8009960 <TIM_Base_SetConfig+0x20c>)
 800980a:	4293      	cmp	r3, r2
 800980c:	d043      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	4a54      	ldr	r2, [pc, #336]	@ (8009964 <TIM_Base_SetConfig+0x210>)
 8009812:	4293      	cmp	r3, r2
 8009814:	d03f      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	4a53      	ldr	r2, [pc, #332]	@ (8009968 <TIM_Base_SetConfig+0x214>)
 800981a:	4293      	cmp	r3, r2
 800981c:	d03b      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	4a52      	ldr	r2, [pc, #328]	@ (800996c <TIM_Base_SetConfig+0x218>)
 8009822:	4293      	cmp	r3, r2
 8009824:	d037      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	4a51      	ldr	r2, [pc, #324]	@ (8009970 <TIM_Base_SetConfig+0x21c>)
 800982a:	4293      	cmp	r3, r2
 800982c:	d033      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	4a50      	ldr	r2, [pc, #320]	@ (8009974 <TIM_Base_SetConfig+0x220>)
 8009832:	4293      	cmp	r3, r2
 8009834:	d02f      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	4a4f      	ldr	r2, [pc, #316]	@ (8009978 <TIM_Base_SetConfig+0x224>)
 800983a:	4293      	cmp	r3, r2
 800983c:	d02b      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	4a4e      	ldr	r2, [pc, #312]	@ (800997c <TIM_Base_SetConfig+0x228>)
 8009842:	4293      	cmp	r3, r2
 8009844:	d027      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	4a4d      	ldr	r2, [pc, #308]	@ (8009980 <TIM_Base_SetConfig+0x22c>)
 800984a:	4293      	cmp	r3, r2
 800984c:	d023      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	4a4c      	ldr	r2, [pc, #304]	@ (8009984 <TIM_Base_SetConfig+0x230>)
 8009852:	4293      	cmp	r3, r2
 8009854:	d01f      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	4a4b      	ldr	r2, [pc, #300]	@ (8009988 <TIM_Base_SetConfig+0x234>)
 800985a:	4293      	cmp	r3, r2
 800985c:	d01b      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	4a4a      	ldr	r2, [pc, #296]	@ (800998c <TIM_Base_SetConfig+0x238>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d017      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	4a49      	ldr	r2, [pc, #292]	@ (8009990 <TIM_Base_SetConfig+0x23c>)
 800986a:	4293      	cmp	r3, r2
 800986c:	d013      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	4a48      	ldr	r2, [pc, #288]	@ (8009994 <TIM_Base_SetConfig+0x240>)
 8009872:	4293      	cmp	r3, r2
 8009874:	d00f      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	4a47      	ldr	r2, [pc, #284]	@ (8009998 <TIM_Base_SetConfig+0x244>)
 800987a:	4293      	cmp	r3, r2
 800987c:	d00b      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	4a46      	ldr	r2, [pc, #280]	@ (800999c <TIM_Base_SetConfig+0x248>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d007      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	4a45      	ldr	r2, [pc, #276]	@ (80099a0 <TIM_Base_SetConfig+0x24c>)
 800988a:	4293      	cmp	r3, r2
 800988c:	d003      	beq.n	8009896 <TIM_Base_SetConfig+0x142>
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	4a44      	ldr	r2, [pc, #272]	@ (80099a4 <TIM_Base_SetConfig+0x250>)
 8009892:	4293      	cmp	r3, r2
 8009894:	d108      	bne.n	80098a8 <TIM_Base_SetConfig+0x154>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800989c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	68db      	ldr	r3, [r3, #12]
 80098a2:	68fa      	ldr	r2, [r7, #12]
 80098a4:	4313      	orrs	r3, r2
 80098a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	695b      	ldr	r3, [r3, #20]
 80098b2:	4313      	orrs	r3, r2
 80098b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	68fa      	ldr	r2, [r7, #12]
 80098ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80098bc:	683b      	ldr	r3, [r7, #0]
 80098be:	689a      	ldr	r2, [r3, #8]
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	681a      	ldr	r2, [r3, #0]
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	4a20      	ldr	r2, [pc, #128]	@ (8009950 <TIM_Base_SetConfig+0x1fc>)
 80098d0:	4293      	cmp	r3, r2
 80098d2:	d023      	beq.n	800991c <TIM_Base_SetConfig+0x1c8>
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	4a1f      	ldr	r2, [pc, #124]	@ (8009954 <TIM_Base_SetConfig+0x200>)
 80098d8:	4293      	cmp	r3, r2
 80098da:	d01f      	beq.n	800991c <TIM_Base_SetConfig+0x1c8>
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	4a24      	ldr	r2, [pc, #144]	@ (8009970 <TIM_Base_SetConfig+0x21c>)
 80098e0:	4293      	cmp	r3, r2
 80098e2:	d01b      	beq.n	800991c <TIM_Base_SetConfig+0x1c8>
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	4a23      	ldr	r2, [pc, #140]	@ (8009974 <TIM_Base_SetConfig+0x220>)
 80098e8:	4293      	cmp	r3, r2
 80098ea:	d017      	beq.n	800991c <TIM_Base_SetConfig+0x1c8>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	4a28      	ldr	r2, [pc, #160]	@ (8009990 <TIM_Base_SetConfig+0x23c>)
 80098f0:	4293      	cmp	r3, r2
 80098f2:	d013      	beq.n	800991c <TIM_Base_SetConfig+0x1c8>
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	4a27      	ldr	r2, [pc, #156]	@ (8009994 <TIM_Base_SetConfig+0x240>)
 80098f8:	4293      	cmp	r3, r2
 80098fa:	d00f      	beq.n	800991c <TIM_Base_SetConfig+0x1c8>
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	4a26      	ldr	r2, [pc, #152]	@ (8009998 <TIM_Base_SetConfig+0x244>)
 8009900:	4293      	cmp	r3, r2
 8009902:	d00b      	beq.n	800991c <TIM_Base_SetConfig+0x1c8>
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	4a25      	ldr	r2, [pc, #148]	@ (800999c <TIM_Base_SetConfig+0x248>)
 8009908:	4293      	cmp	r3, r2
 800990a:	d007      	beq.n	800991c <TIM_Base_SetConfig+0x1c8>
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	4a24      	ldr	r2, [pc, #144]	@ (80099a0 <TIM_Base_SetConfig+0x24c>)
 8009910:	4293      	cmp	r3, r2
 8009912:	d003      	beq.n	800991c <TIM_Base_SetConfig+0x1c8>
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	4a23      	ldr	r2, [pc, #140]	@ (80099a4 <TIM_Base_SetConfig+0x250>)
 8009918:	4293      	cmp	r3, r2
 800991a:	d103      	bne.n	8009924 <TIM_Base_SetConfig+0x1d0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	691a      	ldr	r2, [r3, #16]
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2201      	movs	r2, #1
 8009928:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	691b      	ldr	r3, [r3, #16]
 800992e:	f003 0301 	and.w	r3, r3, #1
 8009932:	2b01      	cmp	r3, #1
 8009934:	d105      	bne.n	8009942 <TIM_Base_SetConfig+0x1ee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	691b      	ldr	r3, [r3, #16]
 800993a:	f023 0201 	bic.w	r2, r3, #1
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	611a      	str	r2, [r3, #16]
  }
}
 8009942:	bf00      	nop
 8009944:	3714      	adds	r7, #20
 8009946:	46bd      	mov	sp, r7
 8009948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994c:	4770      	bx	lr
 800994e:	bf00      	nop
 8009950:	40012c00 	.word	0x40012c00
 8009954:	50012c00 	.word	0x50012c00
 8009958:	40000400 	.word	0x40000400
 800995c:	50000400 	.word	0x50000400
 8009960:	40000800 	.word	0x40000800
 8009964:	50000800 	.word	0x50000800
 8009968:	40000c00 	.word	0x40000c00
 800996c:	50000c00 	.word	0x50000c00
 8009970:	40013400 	.word	0x40013400
 8009974:	50013400 	.word	0x50013400
 8009978:	40001800 	.word	0x40001800
 800997c:	50001800 	.word	0x50001800
 8009980:	40001c00 	.word	0x40001c00
 8009984:	50001c00 	.word	0x50001c00
 8009988:	40002000 	.word	0x40002000
 800998c:	50002000 	.word	0x50002000
 8009990:	40014000 	.word	0x40014000
 8009994:	50014000 	.word	0x50014000
 8009998:	40014400 	.word	0x40014400
 800999c:	50014400 	.word	0x50014400
 80099a0:	40014800 	.word	0x40014800
 80099a4:	50014800 	.word	0x50014800

080099a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80099a8:	b480      	push	{r7}
 80099aa:	b083      	sub	sp, #12
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80099b0:	bf00      	nop
 80099b2:	370c      	adds	r7, #12
 80099b4:	46bd      	mov	sp, r7
 80099b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ba:	4770      	bx	lr

080099bc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80099bc:	b480      	push	{r7}
 80099be:	b083      	sub	sp, #12
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80099c4:	bf00      	nop
 80099c6:	370c      	adds	r7, #12
 80099c8:	46bd      	mov	sp, r7
 80099ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ce:	4770      	bx	lr

080099d0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80099d0:	b480      	push	{r7}
 80099d2:	b083      	sub	sp, #12
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80099d8:	bf00      	nop
 80099da:	370c      	adds	r7, #12
 80099dc:	46bd      	mov	sp, r7
 80099de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e2:	4770      	bx	lr

080099e4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80099e4:	b480      	push	{r7}
 80099e6:	b083      	sub	sp, #12
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80099ec:	bf00      	nop
 80099ee:	370c      	adds	r7, #12
 80099f0:	46bd      	mov	sp, r7
 80099f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f6:	4770      	bx	lr

080099f8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80099f8:	b480      	push	{r7}
 80099fa:	b083      	sub	sp, #12
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8009a00:	bf00      	nop
 8009a02:	370c      	adds	r7, #12
 8009a04:	46bd      	mov	sp, r7
 8009a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0a:	4770      	bx	lr

08009a0c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009a0c:	b480      	push	{r7}
 8009a0e:	b083      	sub	sp, #12
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8009a14:	bf00      	nop
 8009a16:	370c      	adds	r7, #12
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1e:	4770      	bx	lr

08009a20 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8009a20:	b480      	push	{r7}
 8009a22:	b083      	sub	sp, #12
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009a28:	bf00      	nop
 8009a2a:	370c      	adds	r7, #12
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a32:	4770      	bx	lr

08009a34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b082      	sub	sp, #8
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d101      	bne.n	8009a46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009a42:	2301      	movs	r3, #1
 8009a44:	e042      	b.n	8009acc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d106      	bne.n	8009a5e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2200      	movs	r2, #0
 8009a54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f7f7 f9d3 	bl	8000e04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	2224      	movs	r2, #36	@ 0x24
 8009a62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	681a      	ldr	r2, [r3, #0]
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f022 0201 	bic.w	r2, r2, #1
 8009a74:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d002      	beq.n	8009a84 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009a7e:	6878      	ldr	r0, [r7, #4]
 8009a80:	f000 fa16 	bl	8009eb0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009a84:	6878      	ldr	r0, [r7, #4]
 8009a86:	f000 f825 	bl	8009ad4 <UART_SetConfig>
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	2b01      	cmp	r3, #1
 8009a8e:	d101      	bne.n	8009a94 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009a90:	2301      	movs	r3, #1
 8009a92:	e01b      	b.n	8009acc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	685a      	ldr	r2, [r3, #4]
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009aa2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	689a      	ldr	r2, [r3, #8]
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009ab2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	681a      	ldr	r2, [r3, #0]
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	f042 0201 	orr.w	r2, r2, #1
 8009ac2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009ac4:	6878      	ldr	r0, [r7, #4]
 8009ac6:	f000 fa95 	bl	8009ff4 <UART_CheckIdleState>
 8009aca:	4603      	mov	r3, r0
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	3708      	adds	r7, #8
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}

08009ad4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ad4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009ad8:	b094      	sub	sp, #80	@ 0x50
 8009ada:	af00      	add	r7, sp, #0
 8009adc:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009ade:	2300      	movs	r3, #0
 8009ae0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8009ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ae6:	681a      	ldr	r2, [r3, #0]
 8009ae8:	4b78      	ldr	r3, [pc, #480]	@ (8009ccc <UART_SetConfig+0x1f8>)
 8009aea:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009aec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009aee:	689a      	ldr	r2, [r3, #8]
 8009af0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009af2:	691b      	ldr	r3, [r3, #16]
 8009af4:	431a      	orrs	r2, r3
 8009af6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009af8:	695b      	ldr	r3, [r3, #20]
 8009afa:	431a      	orrs	r2, r3
 8009afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009afe:	69db      	ldr	r3, [r3, #28]
 8009b00:	4313      	orrs	r3, r2
 8009b02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	4971      	ldr	r1, [pc, #452]	@ (8009cd0 <UART_SetConfig+0x1fc>)
 8009b0c:	4019      	ands	r1, r3
 8009b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b10:	681a      	ldr	r2, [r3, #0]
 8009b12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b14:	430b      	orrs	r3, r1
 8009b16:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009b18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	685b      	ldr	r3, [r3, #4]
 8009b1e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b24:	68d9      	ldr	r1, [r3, #12]
 8009b26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b28:	681a      	ldr	r2, [r3, #0]
 8009b2a:	ea40 0301 	orr.w	r3, r0, r1
 8009b2e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b32:	699b      	ldr	r3, [r3, #24]
 8009b34:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b38:	681a      	ldr	r2, [r3, #0]
 8009b3a:	4b64      	ldr	r3, [pc, #400]	@ (8009ccc <UART_SetConfig+0x1f8>)
 8009b3c:	429a      	cmp	r2, r3
 8009b3e:	d009      	beq.n	8009b54 <UART_SetConfig+0x80>
 8009b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b42:	681a      	ldr	r2, [r3, #0]
 8009b44:	4b63      	ldr	r3, [pc, #396]	@ (8009cd4 <UART_SetConfig+0x200>)
 8009b46:	429a      	cmp	r2, r3
 8009b48:	d004      	beq.n	8009b54 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009b4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b4c:	6a1a      	ldr	r2, [r3, #32]
 8009b4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b50:	4313      	orrs	r3, r2
 8009b52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	689b      	ldr	r3, [r3, #8]
 8009b5a:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8009b5e:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8009b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b64:	681a      	ldr	r2, [r3, #0]
 8009b66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b68:	430b      	orrs	r3, r1
 8009b6a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b72:	f023 000f 	bic.w	r0, r3, #15
 8009b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b78:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8009b7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b7c:	681a      	ldr	r2, [r3, #0]
 8009b7e:	ea40 0301 	orr.w	r3, r0, r1
 8009b82:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b86:	681a      	ldr	r2, [r3, #0]
 8009b88:	4b53      	ldr	r3, [pc, #332]	@ (8009cd8 <UART_SetConfig+0x204>)
 8009b8a:	429a      	cmp	r2, r3
 8009b8c:	d102      	bne.n	8009b94 <UART_SetConfig+0xc0>
 8009b8e:	2301      	movs	r3, #1
 8009b90:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009b92:	e066      	b.n	8009c62 <UART_SetConfig+0x18e>
 8009b94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b96:	681a      	ldr	r2, [r3, #0]
 8009b98:	4b50      	ldr	r3, [pc, #320]	@ (8009cdc <UART_SetConfig+0x208>)
 8009b9a:	429a      	cmp	r2, r3
 8009b9c:	d102      	bne.n	8009ba4 <UART_SetConfig+0xd0>
 8009b9e:	2302      	movs	r3, #2
 8009ba0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ba2:	e05e      	b.n	8009c62 <UART_SetConfig+0x18e>
 8009ba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ba6:	681a      	ldr	r2, [r3, #0]
 8009ba8:	4b4d      	ldr	r3, [pc, #308]	@ (8009ce0 <UART_SetConfig+0x20c>)
 8009baa:	429a      	cmp	r2, r3
 8009bac:	d102      	bne.n	8009bb4 <UART_SetConfig+0xe0>
 8009bae:	2304      	movs	r3, #4
 8009bb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009bb2:	e056      	b.n	8009c62 <UART_SetConfig+0x18e>
 8009bb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bb6:	681a      	ldr	r2, [r3, #0]
 8009bb8:	4b4a      	ldr	r3, [pc, #296]	@ (8009ce4 <UART_SetConfig+0x210>)
 8009bba:	429a      	cmp	r2, r3
 8009bbc:	d102      	bne.n	8009bc4 <UART_SetConfig+0xf0>
 8009bbe:	2308      	movs	r3, #8
 8009bc0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009bc2:	e04e      	b.n	8009c62 <UART_SetConfig+0x18e>
 8009bc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bc6:	681a      	ldr	r2, [r3, #0]
 8009bc8:	4b47      	ldr	r3, [pc, #284]	@ (8009ce8 <UART_SetConfig+0x214>)
 8009bca:	429a      	cmp	r2, r3
 8009bcc:	d102      	bne.n	8009bd4 <UART_SetConfig+0x100>
 8009bce:	2310      	movs	r3, #16
 8009bd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009bd2:	e046      	b.n	8009c62 <UART_SetConfig+0x18e>
 8009bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bd6:	681a      	ldr	r2, [r3, #0]
 8009bd8:	4b44      	ldr	r3, [pc, #272]	@ (8009cec <UART_SetConfig+0x218>)
 8009bda:	429a      	cmp	r2, r3
 8009bdc:	d102      	bne.n	8009be4 <UART_SetConfig+0x110>
 8009bde:	2320      	movs	r3, #32
 8009be0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009be2:	e03e      	b.n	8009c62 <UART_SetConfig+0x18e>
 8009be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009be6:	681a      	ldr	r2, [r3, #0]
 8009be8:	4b41      	ldr	r3, [pc, #260]	@ (8009cf0 <UART_SetConfig+0x21c>)
 8009bea:	429a      	cmp	r2, r3
 8009bec:	d102      	bne.n	8009bf4 <UART_SetConfig+0x120>
 8009bee:	2340      	movs	r3, #64	@ 0x40
 8009bf0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009bf2:	e036      	b.n	8009c62 <UART_SetConfig+0x18e>
 8009bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bf6:	681a      	ldr	r2, [r3, #0]
 8009bf8:	4b3e      	ldr	r3, [pc, #248]	@ (8009cf4 <UART_SetConfig+0x220>)
 8009bfa:	429a      	cmp	r2, r3
 8009bfc:	d102      	bne.n	8009c04 <UART_SetConfig+0x130>
 8009bfe:	2380      	movs	r3, #128	@ 0x80
 8009c00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c02:	e02e      	b.n	8009c62 <UART_SetConfig+0x18e>
 8009c04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c06:	681a      	ldr	r2, [r3, #0]
 8009c08:	4b3b      	ldr	r3, [pc, #236]	@ (8009cf8 <UART_SetConfig+0x224>)
 8009c0a:	429a      	cmp	r2, r3
 8009c0c:	d103      	bne.n	8009c16 <UART_SetConfig+0x142>
 8009c0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009c12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c14:	e025      	b.n	8009c62 <UART_SetConfig+0x18e>
 8009c16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c18:	681a      	ldr	r2, [r3, #0]
 8009c1a:	4b38      	ldr	r3, [pc, #224]	@ (8009cfc <UART_SetConfig+0x228>)
 8009c1c:	429a      	cmp	r2, r3
 8009c1e:	d103      	bne.n	8009c28 <UART_SetConfig+0x154>
 8009c20:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009c24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c26:	e01c      	b.n	8009c62 <UART_SetConfig+0x18e>
 8009c28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c2a:	681a      	ldr	r2, [r3, #0]
 8009c2c:	4b34      	ldr	r3, [pc, #208]	@ (8009d00 <UART_SetConfig+0x22c>)
 8009c2e:	429a      	cmp	r2, r3
 8009c30:	d103      	bne.n	8009c3a <UART_SetConfig+0x166>
 8009c32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009c36:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c38:	e013      	b.n	8009c62 <UART_SetConfig+0x18e>
 8009c3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c3c:	681a      	ldr	r2, [r3, #0]
 8009c3e:	4b31      	ldr	r3, [pc, #196]	@ (8009d04 <UART_SetConfig+0x230>)
 8009c40:	429a      	cmp	r2, r3
 8009c42:	d103      	bne.n	8009c4c <UART_SetConfig+0x178>
 8009c44:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009c48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c4a:	e00a      	b.n	8009c62 <UART_SetConfig+0x18e>
 8009c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c4e:	681a      	ldr	r2, [r3, #0]
 8009c50:	4b1e      	ldr	r3, [pc, #120]	@ (8009ccc <UART_SetConfig+0x1f8>)
 8009c52:	429a      	cmp	r2, r3
 8009c54:	d103      	bne.n	8009c5e <UART_SetConfig+0x18a>
 8009c56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009c5a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c5c:	e001      	b.n	8009c62 <UART_SetConfig+0x18e>
 8009c5e:	2300      	movs	r3, #0
 8009c60:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009c62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c64:	681a      	ldr	r2, [r3, #0]
 8009c66:	4b19      	ldr	r3, [pc, #100]	@ (8009ccc <UART_SetConfig+0x1f8>)
 8009c68:	429a      	cmp	r2, r3
 8009c6a:	d005      	beq.n	8009c78 <UART_SetConfig+0x1a4>
 8009c6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c6e:	681a      	ldr	r2, [r3, #0]
 8009c70:	4b18      	ldr	r3, [pc, #96]	@ (8009cd4 <UART_SetConfig+0x200>)
 8009c72:	429a      	cmp	r2, r3
 8009c74:	f040 8094 	bne.w	8009da0 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009c78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	623b      	str	r3, [r7, #32]
 8009c7e:	627a      	str	r2, [r7, #36]	@ 0x24
 8009c80:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009c84:	f7fc fe54 	bl	8006930 <HAL_RCCEx_GetPeriphCLKFreq>
 8009c88:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8009c8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	f000 80f7 	beq.w	8009e80 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009c92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c96:	4a1c      	ldr	r2, [pc, #112]	@ (8009d08 <UART_SetConfig+0x234>)
 8009c98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c9c:	461a      	mov	r2, r3
 8009c9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ca0:	fbb3 f3f2 	udiv	r3, r3, r2
 8009ca4:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009ca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ca8:	685a      	ldr	r2, [r3, #4]
 8009caa:	4613      	mov	r3, r2
 8009cac:	005b      	lsls	r3, r3, #1
 8009cae:	4413      	add	r3, r2
 8009cb0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009cb2:	429a      	cmp	r2, r3
 8009cb4:	d305      	bcc.n	8009cc2 <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cb8:	685b      	ldr	r3, [r3, #4]
 8009cba:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009cbc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009cbe:	429a      	cmp	r2, r3
 8009cc0:	d924      	bls.n	8009d0c <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 8009cc2:	2301      	movs	r3, #1
 8009cc4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009cc8:	e069      	b.n	8009d9e <UART_SetConfig+0x2ca>
 8009cca:	bf00      	nop
 8009ccc:	44002400 	.word	0x44002400
 8009cd0:	cfff69f3 	.word	0xcfff69f3
 8009cd4:	54002400 	.word	0x54002400
 8009cd8:	40013800 	.word	0x40013800
 8009cdc:	40004400 	.word	0x40004400
 8009ce0:	40004800 	.word	0x40004800
 8009ce4:	40004c00 	.word	0x40004c00
 8009ce8:	40005000 	.word	0x40005000
 8009cec:	40006400 	.word	0x40006400
 8009cf0:	40007800 	.word	0x40007800
 8009cf4:	40007c00 	.word	0x40007c00
 8009cf8:	40008000 	.word	0x40008000
 8009cfc:	40006800 	.word	0x40006800
 8009d00:	40006c00 	.word	0x40006c00
 8009d04:	40008400 	.word	0x40008400
 8009d08:	08013ed4 	.word	0x08013ed4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009d0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d0e:	2200      	movs	r2, #0
 8009d10:	61bb      	str	r3, [r7, #24]
 8009d12:	61fa      	str	r2, [r7, #28]
 8009d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d18:	4a64      	ldr	r2, [pc, #400]	@ (8009eac <UART_SetConfig+0x3d8>)
 8009d1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d1e:	b29b      	uxth	r3, r3
 8009d20:	2200      	movs	r2, #0
 8009d22:	613b      	str	r3, [r7, #16]
 8009d24:	617a      	str	r2, [r7, #20]
 8009d26:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009d2a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009d2e:	f7f6 fbd3 	bl	80004d8 <__aeabi_uldivmod>
 8009d32:	4602      	mov	r2, r0
 8009d34:	460b      	mov	r3, r1
 8009d36:	4610      	mov	r0, r2
 8009d38:	4619      	mov	r1, r3
 8009d3a:	f04f 0200 	mov.w	r2, #0
 8009d3e:	f04f 0300 	mov.w	r3, #0
 8009d42:	020b      	lsls	r3, r1, #8
 8009d44:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009d48:	0202      	lsls	r2, r0, #8
 8009d4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d4c:	6849      	ldr	r1, [r1, #4]
 8009d4e:	0849      	lsrs	r1, r1, #1
 8009d50:	2000      	movs	r0, #0
 8009d52:	460c      	mov	r4, r1
 8009d54:	4605      	mov	r5, r0
 8009d56:	eb12 0804 	adds.w	r8, r2, r4
 8009d5a:	eb43 0905 	adc.w	r9, r3, r5
 8009d5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d60:	685b      	ldr	r3, [r3, #4]
 8009d62:	2200      	movs	r2, #0
 8009d64:	60bb      	str	r3, [r7, #8]
 8009d66:	60fa      	str	r2, [r7, #12]
 8009d68:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009d6c:	4640      	mov	r0, r8
 8009d6e:	4649      	mov	r1, r9
 8009d70:	f7f6 fbb2 	bl	80004d8 <__aeabi_uldivmod>
 8009d74:	4602      	mov	r2, r0
 8009d76:	460b      	mov	r3, r1
 8009d78:	4613      	mov	r3, r2
 8009d7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009d7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009d82:	d308      	bcc.n	8009d96 <UART_SetConfig+0x2c2>
 8009d84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009d8a:	d204      	bcs.n	8009d96 <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 8009d8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009d92:	60da      	str	r2, [r3, #12]
 8009d94:	e003      	b.n	8009d9e <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 8009d96:	2301      	movs	r3, #1
 8009d98:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8009d9c:	e070      	b.n	8009e80 <UART_SetConfig+0x3ac>
 8009d9e:	e06f      	b.n	8009e80 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009da2:	69db      	ldr	r3, [r3, #28]
 8009da4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009da8:	d13c      	bne.n	8009e24 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009daa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009dac:	2200      	movs	r2, #0
 8009dae:	603b      	str	r3, [r7, #0]
 8009db0:	607a      	str	r2, [r7, #4]
 8009db2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009db6:	f7fc fdbb 	bl	8006930 <HAL_RCCEx_GetPeriphCLKFreq>
 8009dba:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009dbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d05e      	beq.n	8009e80 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dc6:	4a39      	ldr	r2, [pc, #228]	@ (8009eac <UART_SetConfig+0x3d8>)
 8009dc8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009dcc:	461a      	mov	r2, r3
 8009dce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009dd0:	fbb3 f3f2 	udiv	r3, r3, r2
 8009dd4:	005a      	lsls	r2, r3, #1
 8009dd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dd8:	685b      	ldr	r3, [r3, #4]
 8009dda:	085b      	lsrs	r3, r3, #1
 8009ddc:	441a      	add	r2, r3
 8009dde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009de0:	685b      	ldr	r3, [r3, #4]
 8009de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009de8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009dea:	2b0f      	cmp	r3, #15
 8009dec:	d916      	bls.n	8009e1c <UART_SetConfig+0x348>
 8009dee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009df0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009df4:	d212      	bcs.n	8009e1c <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009df6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009df8:	b29b      	uxth	r3, r3
 8009dfa:	f023 030f 	bic.w	r3, r3, #15
 8009dfe:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009e00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e02:	085b      	lsrs	r3, r3, #1
 8009e04:	b29b      	uxth	r3, r3
 8009e06:	f003 0307 	and.w	r3, r3, #7
 8009e0a:	b29a      	uxth	r2, r3
 8009e0c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009e0e:	4313      	orrs	r3, r2
 8009e10:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8009e12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8009e18:	60da      	str	r2, [r3, #12]
 8009e1a:	e031      	b.n	8009e80 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 8009e1c:	2301      	movs	r3, #1
 8009e1e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009e22:	e02d      	b.n	8009e80 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009e24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e26:	2200      	movs	r2, #0
 8009e28:	469a      	mov	sl, r3
 8009e2a:	4693      	mov	fp, r2
 8009e2c:	4650      	mov	r0, sl
 8009e2e:	4659      	mov	r1, fp
 8009e30:	f7fc fd7e 	bl	8006930 <HAL_RCCEx_GetPeriphCLKFreq>
 8009e34:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8009e36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d021      	beq.n	8009e80 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e40:	4a1a      	ldr	r2, [pc, #104]	@ (8009eac <UART_SetConfig+0x3d8>)
 8009e42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009e46:	461a      	mov	r2, r3
 8009e48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e4a:	fbb3 f2f2 	udiv	r2, r3, r2
 8009e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e50:	685b      	ldr	r3, [r3, #4]
 8009e52:	085b      	lsrs	r3, r3, #1
 8009e54:	441a      	add	r2, r3
 8009e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e58:	685b      	ldr	r3, [r3, #4]
 8009e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e62:	2b0f      	cmp	r3, #15
 8009e64:	d909      	bls.n	8009e7a <UART_SetConfig+0x3a6>
 8009e66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e6c:	d205      	bcs.n	8009e7a <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009e6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e70:	b29a      	uxth	r2, r3
 8009e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	60da      	str	r2, [r3, #12]
 8009e78:	e002      	b.n	8009e80 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e82:	2201      	movs	r2, #1
 8009e84:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e8a:	2201      	movs	r2, #1
 8009e8c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e92:	2200      	movs	r2, #0
 8009e94:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e98:	2200      	movs	r2, #0
 8009e9a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009e9c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	3750      	adds	r7, #80	@ 0x50
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009eaa:	bf00      	nop
 8009eac:	08013ed4 	.word	0x08013ed4

08009eb0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009eb0:	b480      	push	{r7}
 8009eb2:	b083      	sub	sp, #12
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ebc:	f003 0308 	and.w	r3, r3, #8
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d00a      	beq.n	8009eda <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	685b      	ldr	r3, [r3, #4]
 8009eca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	430a      	orrs	r2, r1
 8009ed8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ede:	f003 0301 	and.w	r3, r3, #1
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d00a      	beq.n	8009efc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	685b      	ldr	r3, [r3, #4]
 8009eec:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	430a      	orrs	r2, r1
 8009efa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f00:	f003 0302 	and.w	r3, r3, #2
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d00a      	beq.n	8009f1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	685b      	ldr	r3, [r3, #4]
 8009f0e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	430a      	orrs	r2, r1
 8009f1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f22:	f003 0304 	and.w	r3, r3, #4
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d00a      	beq.n	8009f40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	685b      	ldr	r3, [r3, #4]
 8009f30:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	430a      	orrs	r2, r1
 8009f3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f44:	f003 0310 	and.w	r3, r3, #16
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d00a      	beq.n	8009f62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	689b      	ldr	r3, [r3, #8]
 8009f52:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	430a      	orrs	r2, r1
 8009f60:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f66:	f003 0320 	and.w	r3, r3, #32
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d00a      	beq.n	8009f84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	689b      	ldr	r3, [r3, #8]
 8009f74:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	430a      	orrs	r2, r1
 8009f82:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d01a      	beq.n	8009fc6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	685b      	ldr	r3, [r3, #4]
 8009f96:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	430a      	orrs	r2, r1
 8009fa4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009faa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009fae:	d10a      	bne.n	8009fc6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	685b      	ldr	r3, [r3, #4]
 8009fb6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	430a      	orrs	r2, r1
 8009fc4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d00a      	beq.n	8009fe8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	685b      	ldr	r3, [r3, #4]
 8009fd8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	430a      	orrs	r2, r1
 8009fe6:	605a      	str	r2, [r3, #4]
  }
}
 8009fe8:	bf00      	nop
 8009fea:	370c      	adds	r7, #12
 8009fec:	46bd      	mov	sp, r7
 8009fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff2:	4770      	bx	lr

08009ff4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b098      	sub	sp, #96	@ 0x60
 8009ff8:	af02      	add	r7, sp, #8
 8009ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2200      	movs	r2, #0
 800a000:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a004:	f7f7 f886 	bl	8001114 <HAL_GetTick>
 800a008:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	f003 0308 	and.w	r3, r3, #8
 800a014:	2b08      	cmp	r3, #8
 800a016:	d12f      	bne.n	800a078 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a018:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a01c:	9300      	str	r3, [sp, #0]
 800a01e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a020:	2200      	movs	r2, #0
 800a022:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a026:	6878      	ldr	r0, [r7, #4]
 800a028:	f000 f88e 	bl	800a148 <UART_WaitOnFlagUntilTimeout>
 800a02c:	4603      	mov	r3, r0
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d022      	beq.n	800a078 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a03a:	e853 3f00 	ldrex	r3, [r3]
 800a03e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a040:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a042:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a046:	653b      	str	r3, [r7, #80]	@ 0x50
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	461a      	mov	r2, r3
 800a04e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a050:	647b      	str	r3, [r7, #68]	@ 0x44
 800a052:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a054:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a056:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a058:	e841 2300 	strex	r3, r2, [r1]
 800a05c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a05e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a060:	2b00      	cmp	r3, #0
 800a062:	d1e6      	bne.n	800a032 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2220      	movs	r2, #32
 800a068:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	2200      	movs	r2, #0
 800a070:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a074:	2303      	movs	r3, #3
 800a076:	e063      	b.n	800a140 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	f003 0304 	and.w	r3, r3, #4
 800a082:	2b04      	cmp	r3, #4
 800a084:	d149      	bne.n	800a11a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a086:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a08a:	9300      	str	r3, [sp, #0]
 800a08c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a08e:	2200      	movs	r2, #0
 800a090:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a094:	6878      	ldr	r0, [r7, #4]
 800a096:	f000 f857 	bl	800a148 <UART_WaitOnFlagUntilTimeout>
 800a09a:	4603      	mov	r3, r0
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d03c      	beq.n	800a11a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0a8:	e853 3f00 	ldrex	r3, [r3]
 800a0ac:	623b      	str	r3, [r7, #32]
   return(result);
 800a0ae:	6a3b      	ldr	r3, [r7, #32]
 800a0b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a0b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	461a      	mov	r2, r3
 800a0bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a0be:	633b      	str	r3, [r7, #48]	@ 0x30
 800a0c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a0c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a0c6:	e841 2300 	strex	r3, r2, [r1]
 800a0ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a0cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d1e6      	bne.n	800a0a0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	3308      	adds	r3, #8
 800a0d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0da:	693b      	ldr	r3, [r7, #16]
 800a0dc:	e853 3f00 	ldrex	r3, [r3]
 800a0e0:	60fb      	str	r3, [r7, #12]
   return(result);
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	f023 0301 	bic.w	r3, r3, #1
 800a0e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	3308      	adds	r3, #8
 800a0f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a0f2:	61fa      	str	r2, [r7, #28]
 800a0f4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0f6:	69b9      	ldr	r1, [r7, #24]
 800a0f8:	69fa      	ldr	r2, [r7, #28]
 800a0fa:	e841 2300 	strex	r3, r2, [r1]
 800a0fe:	617b      	str	r3, [r7, #20]
   return(result);
 800a100:	697b      	ldr	r3, [r7, #20]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d1e5      	bne.n	800a0d2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	2220      	movs	r2, #32
 800a10a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2200      	movs	r2, #0
 800a112:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a116:	2303      	movs	r3, #3
 800a118:	e012      	b.n	800a140 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	2220      	movs	r2, #32
 800a11e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	2220      	movs	r2, #32
 800a126:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	2200      	movs	r2, #0
 800a12e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2200      	movs	r2, #0
 800a134:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	2200      	movs	r2, #0
 800a13a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a13e:	2300      	movs	r3, #0
}
 800a140:	4618      	mov	r0, r3
 800a142:	3758      	adds	r7, #88	@ 0x58
 800a144:	46bd      	mov	sp, r7
 800a146:	bd80      	pop	{r7, pc}

0800a148 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b084      	sub	sp, #16
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	60f8      	str	r0, [r7, #12]
 800a150:	60b9      	str	r1, [r7, #8]
 800a152:	603b      	str	r3, [r7, #0]
 800a154:	4613      	mov	r3, r2
 800a156:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a158:	e04f      	b.n	800a1fa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a15a:	69bb      	ldr	r3, [r7, #24]
 800a15c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a160:	d04b      	beq.n	800a1fa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a162:	f7f6 ffd7 	bl	8001114 <HAL_GetTick>
 800a166:	4602      	mov	r2, r0
 800a168:	683b      	ldr	r3, [r7, #0]
 800a16a:	1ad3      	subs	r3, r2, r3
 800a16c:	69ba      	ldr	r2, [r7, #24]
 800a16e:	429a      	cmp	r2, r3
 800a170:	d302      	bcc.n	800a178 <UART_WaitOnFlagUntilTimeout+0x30>
 800a172:	69bb      	ldr	r3, [r7, #24]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d101      	bne.n	800a17c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a178:	2303      	movs	r3, #3
 800a17a:	e04e      	b.n	800a21a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	f003 0304 	and.w	r3, r3, #4
 800a186:	2b00      	cmp	r3, #0
 800a188:	d037      	beq.n	800a1fa <UART_WaitOnFlagUntilTimeout+0xb2>
 800a18a:	68bb      	ldr	r3, [r7, #8]
 800a18c:	2b80      	cmp	r3, #128	@ 0x80
 800a18e:	d034      	beq.n	800a1fa <UART_WaitOnFlagUntilTimeout+0xb2>
 800a190:	68bb      	ldr	r3, [r7, #8]
 800a192:	2b40      	cmp	r3, #64	@ 0x40
 800a194:	d031      	beq.n	800a1fa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	69db      	ldr	r3, [r3, #28]
 800a19c:	f003 0308 	and.w	r3, r3, #8
 800a1a0:	2b08      	cmp	r3, #8
 800a1a2:	d110      	bne.n	800a1c6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	2208      	movs	r2, #8
 800a1aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a1ac:	68f8      	ldr	r0, [r7, #12]
 800a1ae:	f000 f838 	bl	800a222 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	2208      	movs	r2, #8
 800a1b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	2200      	movs	r2, #0
 800a1be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a1c2:	2301      	movs	r3, #1
 800a1c4:	e029      	b.n	800a21a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	69db      	ldr	r3, [r3, #28]
 800a1cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a1d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a1d4:	d111      	bne.n	800a1fa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a1de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a1e0:	68f8      	ldr	r0, [r7, #12]
 800a1e2:	f000 f81e 	bl	800a222 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	2220      	movs	r2, #32
 800a1ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a1f6:	2303      	movs	r3, #3
 800a1f8:	e00f      	b.n	800a21a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	69da      	ldr	r2, [r3, #28]
 800a200:	68bb      	ldr	r3, [r7, #8]
 800a202:	4013      	ands	r3, r2
 800a204:	68ba      	ldr	r2, [r7, #8]
 800a206:	429a      	cmp	r2, r3
 800a208:	bf0c      	ite	eq
 800a20a:	2301      	moveq	r3, #1
 800a20c:	2300      	movne	r3, #0
 800a20e:	b2db      	uxtb	r3, r3
 800a210:	461a      	mov	r2, r3
 800a212:	79fb      	ldrb	r3, [r7, #7]
 800a214:	429a      	cmp	r2, r3
 800a216:	d0a0      	beq.n	800a15a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a218:	2300      	movs	r3, #0
}
 800a21a:	4618      	mov	r0, r3
 800a21c:	3710      	adds	r7, #16
 800a21e:	46bd      	mov	sp, r7
 800a220:	bd80      	pop	{r7, pc}

0800a222 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a222:	b480      	push	{r7}
 800a224:	b095      	sub	sp, #84	@ 0x54
 800a226:	af00      	add	r7, sp, #0
 800a228:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a230:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a232:	e853 3f00 	ldrex	r3, [r3]
 800a236:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a23a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a23e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	461a      	mov	r2, r3
 800a246:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a248:	643b      	str	r3, [r7, #64]	@ 0x40
 800a24a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a24c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a24e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a250:	e841 2300 	strex	r3, r2, [r1]
 800a254:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d1e6      	bne.n	800a22a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	3308      	adds	r3, #8
 800a262:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a264:	6a3b      	ldr	r3, [r7, #32]
 800a266:	e853 3f00 	ldrex	r3, [r3]
 800a26a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a26c:	69fb      	ldr	r3, [r7, #28]
 800a26e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a272:	f023 0301 	bic.w	r3, r3, #1
 800a276:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	3308      	adds	r3, #8
 800a27e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a280:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a282:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a284:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a286:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a288:	e841 2300 	strex	r3, r2, [r1]
 800a28c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a28e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a290:	2b00      	cmp	r3, #0
 800a292:	d1e3      	bne.n	800a25c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a298:	2b01      	cmp	r3, #1
 800a29a:	d118      	bne.n	800a2ce <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	e853 3f00 	ldrex	r3, [r3]
 800a2a8:	60bb      	str	r3, [r7, #8]
   return(result);
 800a2aa:	68bb      	ldr	r3, [r7, #8]
 800a2ac:	f023 0310 	bic.w	r3, r3, #16
 800a2b0:	647b      	str	r3, [r7, #68]	@ 0x44
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	461a      	mov	r2, r3
 800a2b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a2ba:	61bb      	str	r3, [r7, #24]
 800a2bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2be:	6979      	ldr	r1, [r7, #20]
 800a2c0:	69ba      	ldr	r2, [r7, #24]
 800a2c2:	e841 2300 	strex	r3, r2, [r1]
 800a2c6:	613b      	str	r3, [r7, #16]
   return(result);
 800a2c8:	693b      	ldr	r3, [r7, #16]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d1e6      	bne.n	800a29c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	2220      	movs	r2, #32
 800a2d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	2200      	movs	r2, #0
 800a2da:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	2200      	movs	r2, #0
 800a2e0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a2e2:	bf00      	nop
 800a2e4:	3754      	adds	r7, #84	@ 0x54
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ec:	4770      	bx	lr

0800a2ee <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a2ee:	b480      	push	{r7}
 800a2f0:	b085      	sub	sp, #20
 800a2f2:	af00      	add	r7, sp, #0
 800a2f4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a2fc:	2b01      	cmp	r3, #1
 800a2fe:	d101      	bne.n	800a304 <HAL_UARTEx_DisableFifoMode+0x16>
 800a300:	2302      	movs	r3, #2
 800a302:	e027      	b.n	800a354 <HAL_UARTEx_DisableFifoMode+0x66>
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2201      	movs	r2, #1
 800a308:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	2224      	movs	r2, #36	@ 0x24
 800a310:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	681a      	ldr	r2, [r3, #0]
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	f022 0201 	bic.w	r2, r2, #1
 800a32a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a332:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2200      	movs	r2, #0
 800a338:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	68fa      	ldr	r2, [r7, #12]
 800a340:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	2220      	movs	r2, #32
 800a346:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	2200      	movs	r2, #0
 800a34e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a352:	2300      	movs	r3, #0
}
 800a354:	4618      	mov	r0, r3
 800a356:	3714      	adds	r7, #20
 800a358:	46bd      	mov	sp, r7
 800a35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35e:	4770      	bx	lr

0800a360 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b084      	sub	sp, #16
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
 800a368:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a370:	2b01      	cmp	r3, #1
 800a372:	d101      	bne.n	800a378 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a374:	2302      	movs	r3, #2
 800a376:	e02d      	b.n	800a3d4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2201      	movs	r2, #1
 800a37c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2224      	movs	r2, #36	@ 0x24
 800a384:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	681a      	ldr	r2, [r3, #0]
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	f022 0201 	bic.w	r2, r2, #1
 800a39e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	689b      	ldr	r3, [r3, #8]
 800a3a6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	683a      	ldr	r2, [r7, #0]
 800a3b0:	430a      	orrs	r2, r1
 800a3b2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a3b4:	6878      	ldr	r0, [r7, #4]
 800a3b6:	f000 f84f 	bl	800a458 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	68fa      	ldr	r2, [r7, #12]
 800a3c0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	2220      	movs	r2, #32
 800a3c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a3d2:	2300      	movs	r3, #0
}
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	3710      	adds	r7, #16
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	bd80      	pop	{r7, pc}

0800a3dc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b084      	sub	sp, #16
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
 800a3e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a3ec:	2b01      	cmp	r3, #1
 800a3ee:	d101      	bne.n	800a3f4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a3f0:	2302      	movs	r3, #2
 800a3f2:	e02d      	b.n	800a450 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	2201      	movs	r2, #1
 800a3f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	2224      	movs	r2, #36	@ 0x24
 800a400:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	681a      	ldr	r2, [r3, #0]
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	f022 0201 	bic.w	r2, r2, #1
 800a41a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	689b      	ldr	r3, [r3, #8]
 800a422:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	683a      	ldr	r2, [r7, #0]
 800a42c:	430a      	orrs	r2, r1
 800a42e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a430:	6878      	ldr	r0, [r7, #4]
 800a432:	f000 f811 	bl	800a458 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	68fa      	ldr	r2, [r7, #12]
 800a43c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2220      	movs	r2, #32
 800a442:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2200      	movs	r2, #0
 800a44a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a44e:	2300      	movs	r3, #0
}
 800a450:	4618      	mov	r0, r3
 800a452:	3710      	adds	r7, #16
 800a454:	46bd      	mov	sp, r7
 800a456:	bd80      	pop	{r7, pc}

0800a458 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a458:	b480      	push	{r7}
 800a45a:	b085      	sub	sp, #20
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a464:	2b00      	cmp	r3, #0
 800a466:	d108      	bne.n	800a47a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	2201      	movs	r2, #1
 800a46c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	2201      	movs	r2, #1
 800a474:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a478:	e031      	b.n	800a4de <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a47a:	2308      	movs	r3, #8
 800a47c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a47e:	2308      	movs	r3, #8
 800a480:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	689b      	ldr	r3, [r3, #8]
 800a488:	0e5b      	lsrs	r3, r3, #25
 800a48a:	b2db      	uxtb	r3, r3
 800a48c:	f003 0307 	and.w	r3, r3, #7
 800a490:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	689b      	ldr	r3, [r3, #8]
 800a498:	0f5b      	lsrs	r3, r3, #29
 800a49a:	b2db      	uxtb	r3, r3
 800a49c:	f003 0307 	and.w	r3, r3, #7
 800a4a0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a4a2:	7bbb      	ldrb	r3, [r7, #14]
 800a4a4:	7b3a      	ldrb	r2, [r7, #12]
 800a4a6:	4911      	ldr	r1, [pc, #68]	@ (800a4ec <UARTEx_SetNbDataToProcess+0x94>)
 800a4a8:	5c8a      	ldrb	r2, [r1, r2]
 800a4aa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a4ae:	7b3a      	ldrb	r2, [r7, #12]
 800a4b0:	490f      	ldr	r1, [pc, #60]	@ (800a4f0 <UARTEx_SetNbDataToProcess+0x98>)
 800a4b2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a4b4:	fb93 f3f2 	sdiv	r3, r3, r2
 800a4b8:	b29a      	uxth	r2, r3
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a4c0:	7bfb      	ldrb	r3, [r7, #15]
 800a4c2:	7b7a      	ldrb	r2, [r7, #13]
 800a4c4:	4909      	ldr	r1, [pc, #36]	@ (800a4ec <UARTEx_SetNbDataToProcess+0x94>)
 800a4c6:	5c8a      	ldrb	r2, [r1, r2]
 800a4c8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a4cc:	7b7a      	ldrb	r2, [r7, #13]
 800a4ce:	4908      	ldr	r1, [pc, #32]	@ (800a4f0 <UARTEx_SetNbDataToProcess+0x98>)
 800a4d0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a4d2:	fb93 f3f2 	sdiv	r3, r3, r2
 800a4d6:	b29a      	uxth	r2, r3
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a4de:	bf00      	nop
 800a4e0:	3714      	adds	r7, #20
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e8:	4770      	bx	lr
 800a4ea:	bf00      	nop
 800a4ec:	08013eec 	.word	0x08013eec
 800a4f0:	08013ef4 	.word	0x08013ef4

0800a4f4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_DRD_TypeDef *USBx)
{
 800a4f4:	b480      	push	{r7}
 800a4f6:	b083      	sub	sp, #12
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
  /* Disable Host Mode */
  USBx->CNTR &= ~USB_CNTR_HOST;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a500:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Force Reset IP */
  USBx->CNTR |= USB_CNTR_USBRST;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a50c:	f043 0201 	orr.w	r2, r3, #1
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a514:	2300      	movs	r3, #0
}
 800a516:	4618      	mov	r0, r3
 800a518:	370c      	adds	r7, #12
 800a51a:	46bd      	mov	sp, r7
 800a51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a520:	4770      	bx	lr

0800a522 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 800a522:	b084      	sub	sp, #16
 800a524:	b580      	push	{r7, lr}
 800a526:	b084      	sub	sp, #16
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
 800a52c:	f107 001c 	add.w	r0, r7, #28
 800a530:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  UNUSED(cfg);

  if (USBx == NULL)
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d101      	bne.n	800a53e <USB_CoreInit+0x1c>
  {
    return HAL_ERROR;
 800a53a:	2301      	movs	r3, #1
 800a53c:	e008      	b.n	800a550 <USB_CoreInit+0x2e>
  }

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800a53e:	6878      	ldr	r0, [r7, #4]
 800a540:	f7ff ffd8 	bl	800a4f4 <USB_CoreReset>
 800a544:	4603      	mov	r3, r0
 800a546:	73fb      	strb	r3, [r7, #15]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	2200      	movs	r2, #0
 800a54c:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 800a54e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a550:	4618      	mov	r0, r3
 800a552:	3710      	adds	r7, #16
 800a554:	46bd      	mov	sp, r7
 800a556:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a55a:	b004      	add	sp, #16
 800a55c:	4770      	bx	lr

0800a55e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 800a55e:	b480      	push	{r7}
 800a560:	b085      	sub	sp, #20
 800a562:	af00      	add	r7, sp, #0
 800a564:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2200      	movs	r2, #0
 800a56a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a56c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800a570:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	68fa      	ldr	r2, [r7, #12]
 800a576:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a578:	2300      	movs	r3, #0
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	3714      	adds	r7, #20
 800a57e:	46bd      	mov	sp, r7
 800a580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a584:	4770      	bx	lr

0800a586 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 800a586:	b480      	push	{r7}
 800a588:	b085      	sub	sp, #20
 800a58a:	af00      	add	r7, sp, #0
 800a58c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a58e:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800a592:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	43db      	mvns	r3, r3
 800a59c:	401a      	ands	r2, r3
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a5a2:	2300      	movs	r3, #0
}
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	3714      	adds	r7, #20
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ae:	4770      	bx	lr

0800a5b0 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 800a5b0:	b480      	push	{r7}
 800a5b2:	b083      	sub	sp, #12
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
 800a5b8:	460b      	mov	r3, r1
 800a5ba:	70fb      	strb	r3, [r7, #3]
  if (mode == USB_DEVICE_MODE)
 800a5bc:	78fb      	ldrb	r3, [r7, #3]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d106      	bne.n	800a5d0 <USB_SetCurrentMode+0x20>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5c6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	641a      	str	r2, [r3, #64]	@ 0x40
 800a5ce:	e00b      	b.n	800a5e8 <USB_SetCurrentMode+0x38>
  }
  else if (mode == USB_HOST_MODE)
 800a5d0:	78fb      	ldrb	r3, [r7, #3]
 800a5d2:	2b01      	cmp	r3, #1
 800a5d4:	d106      	bne.n	800a5e4 <USB_SetCurrentMode+0x34>
  {
    USBx->CNTR |= USB_CNTR_HOST;
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5da:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	641a      	str	r2, [r3, #64]	@ 0x40
 800a5e2:	e001      	b.n	800a5e8 <USB_SetCurrentMode+0x38>
  }
  else
  {
    return HAL_ERROR;
 800a5e4:	2301      	movs	r3, #1
 800a5e6:	e000      	b.n	800a5ea <USB_SetCurrentMode+0x3a>
  }

  return HAL_OK;
 800a5e8:	2300      	movs	r3, #0
}
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	370c      	adds	r7, #12
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f4:	4770      	bx	lr

0800a5f6 <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 800a5f6:	b084      	sub	sp, #16
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	b084      	sub	sp, #16
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	6078      	str	r0, [r7, #4]
 800a600:	f107 001c 	add.w	r0, r7, #28
 800a604:	e880 000e 	stmia.w	r0, {r1, r2, r3}

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2201      	movs	r2, #1
 800a60c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a612:	f023 0201 	bic.w	r2, r3, #1
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 800a61a:	2100      	movs	r1, #0
 800a61c:	6878      	ldr	r0, [r7, #4]
 800a61e:	f7ff ffc7 	bl	800a5b0 <USB_SetCurrentMode>
 800a622:	4603      	mov	r3, r0
 800a624:	73fb      	strb	r3, [r7, #15]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	2200      	movs	r2, #0
 800a62a:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 800a62c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a62e:	4618      	mov	r0, r3
 800a630:	3710      	adds	r7, #16
 800a632:	46bd      	mov	sp, r7
 800a634:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a638:	b004      	add	sp, #16
 800a63a:	4770      	bx	lr

0800a63c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_DRD_TypeDef const *USBx, uint32_t num)
{
 800a63c:	b480      	push	{r7}
 800a63e:	b083      	sub	sp, #12
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
 800a644:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800a646:	2300      	movs	r3, #0
}
 800a648:	4618      	mov	r0, r3
 800a64a:	370c      	adds	r7, #12
 800a64c:	46bd      	mov	sp, r7
 800a64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a652:	4770      	bx	lr

0800a654 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_DRD_TypeDef const *USBx)
{
 800a654:	b480      	push	{r7}
 800a656:	b083      	sub	sp, #12
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800a65c:	2300      	movs	r3, #0
}
 800a65e:	4618      	mov	r0, r3
 800a660:	370c      	adds	r7, #12
 800a662:	46bd      	mov	sp, r7
 800a664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a668:	4770      	bx	lr
	...

0800a66c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800a66c:	b480      	push	{r7}
 800a66e:	b0a1      	sub	sp, #132	@ 0x84
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
 800a674:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800a676:	2300      	movs	r3, #0
 800a678:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800a67c:	687a      	ldr	r2, [r7, #4]
 800a67e:	683b      	ldr	r3, [r7, #0]
 800a680:	781b      	ldrb	r3, [r3, #0]
 800a682:	009b      	lsls	r3, r3, #2
 800a684:	4413      	add	r3, r2
 800a686:	681a      	ldr	r2, [r3, #0]
 800a688:	4ba0      	ldr	r3, [pc, #640]	@ (800a90c <USB_ActivateEndpoint+0x2a0>)
 800a68a:	4013      	ands	r3, r2
 800a68c:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* initialize Endpoint */
  switch (ep->type)
 800a68e:	683b      	ldr	r3, [r7, #0]
 800a690:	78db      	ldrb	r3, [r3, #3]
 800a692:	2b03      	cmp	r3, #3
 800a694:	d819      	bhi.n	800a6ca <USB_ActivateEndpoint+0x5e>
 800a696:	a201      	add	r2, pc, #4	@ (adr r2, 800a69c <USB_ActivateEndpoint+0x30>)
 800a698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a69c:	0800a6ad 	.word	0x0800a6ad
 800a6a0:	0800a6c1 	.word	0x0800a6c1
 800a6a4:	0800a6d3 	.word	0x0800a6d3
 800a6a8:	0800a6b7 	.word	0x0800a6b7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800a6ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a6ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a6b2:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 800a6b4:	e00e      	b.n	800a6d4 <USB_ActivateEndpoint+0x68>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800a6b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a6b8:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800a6bc:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 800a6be:	e009      	b.n	800a6d4 <USB_ActivateEndpoint+0x68>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800a6c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a6c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a6c6:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 800a6c8:	e004      	b.n	800a6d4 <USB_ActivateEndpoint+0x68>

    default:
      ret = HAL_ERROR;
 800a6ca:	2301      	movs	r3, #1
 800a6cc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
      break;
 800a6d0:	e000      	b.n	800a6d4 <USB_ActivateEndpoint+0x68>
      break;
 800a6d2:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 800a6d4:	687a      	ldr	r2, [r7, #4]
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	781b      	ldrb	r3, [r3, #0]
 800a6da:	009b      	lsls	r3, r3, #2
 800a6dc:	441a      	add	r2, r3
 800a6de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a6e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a6e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6e8:	6013      	str	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800a6ea:	687a      	ldr	r2, [r7, #4]
 800a6ec:	683b      	ldr	r3, [r7, #0]
 800a6ee:	781b      	ldrb	r3, [r3, #0]
 800a6f0:	009b      	lsls	r3, r3, #2
 800a6f2:	4413      	add	r3, r2
 800a6f4:	681a      	ldr	r2, [r3, #0]
 800a6f6:	4b86      	ldr	r3, [pc, #536]	@ (800a910 <USB_ActivateEndpoint+0x2a4>)
 800a6f8:	4013      	ands	r3, r2
 800a6fa:	683a      	ldr	r2, [r7, #0]
 800a6fc:	7812      	ldrb	r2, [r2, #0]
 800a6fe:	4313      	orrs	r3, r2
 800a700:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a702:	687a      	ldr	r2, [r7, #4]
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	781b      	ldrb	r3, [r3, #0]
 800a708:	009b      	lsls	r3, r3, #2
 800a70a:	441a      	add	r2, r3
 800a70c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a70e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a712:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a716:	6013      	str	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800a718:	683b      	ldr	r3, [r7, #0]
 800a71a:	7b1b      	ldrb	r3, [r3, #12]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	f040 8177 	bne.w	800aa10 <USB_ActivateEndpoint+0x3a4>
  {
    if (ep->is_in != 0U)
 800a722:	683b      	ldr	r3, [r7, #0]
 800a724:	785b      	ldrb	r3, [r3, #1]
 800a726:	2b00      	cmp	r3, #0
 800a728:	d079      	beq.n	800a81e <USB_ActivateEndpoint+0x1b2>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	781b      	ldrb	r3, [r3, #0]
 800a72e:	00db      	lsls	r3, r3, #3
 800a730:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a734:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a738:	681a      	ldr	r2, [r3, #0]
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	781b      	ldrb	r3, [r3, #0]
 800a73e:	00db      	lsls	r3, r3, #3
 800a740:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a744:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a748:	0c12      	lsrs	r2, r2, #16
 800a74a:	0412      	lsls	r2, r2, #16
 800a74c:	601a      	str	r2, [r3, #0]
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	781b      	ldrb	r3, [r3, #0]
 800a752:	00db      	lsls	r3, r3, #3
 800a754:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a758:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a75c:	6819      	ldr	r1, [r3, #0]
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	88db      	ldrh	r3, [r3, #6]
 800a762:	089b      	lsrs	r3, r3, #2
 800a764:	b29b      	uxth	r3, r3
 800a766:	009a      	lsls	r2, r3, #2
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	781b      	ldrb	r3, [r3, #0]
 800a76c:	00db      	lsls	r3, r3, #3
 800a76e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a772:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a776:	430a      	orrs	r2, r1
 800a778:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a77a:	687a      	ldr	r2, [r7, #4]
 800a77c:	683b      	ldr	r3, [r7, #0]
 800a77e:	781b      	ldrb	r3, [r3, #0]
 800a780:	009b      	lsls	r3, r3, #2
 800a782:	4413      	add	r3, r2
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	61bb      	str	r3, [r7, #24]
 800a788:	69bb      	ldr	r3, [r7, #24]
 800a78a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d013      	beq.n	800a7ba <USB_ActivateEndpoint+0x14e>
 800a792:	687a      	ldr	r2, [r7, #4]
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	781b      	ldrb	r3, [r3, #0]
 800a798:	009b      	lsls	r3, r3, #2
 800a79a:	4413      	add	r3, r2
 800a79c:	681a      	ldr	r2, [r3, #0]
 800a79e:	4b5c      	ldr	r3, [pc, #368]	@ (800a910 <USB_ActivateEndpoint+0x2a4>)
 800a7a0:	4013      	ands	r3, r2
 800a7a2:	617b      	str	r3, [r7, #20]
 800a7a4:	687a      	ldr	r2, [r7, #4]
 800a7a6:	683b      	ldr	r3, [r7, #0]
 800a7a8:	781b      	ldrb	r3, [r3, #0]
 800a7aa:	009b      	lsls	r3, r3, #2
 800a7ac:	441a      	add	r2, r3
 800a7ae:	697b      	ldr	r3, [r7, #20]
 800a7b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a7b4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a7b8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	78db      	ldrb	r3, [r3, #3]
 800a7be:	2b01      	cmp	r3, #1
 800a7c0:	d018      	beq.n	800a7f4 <USB_ActivateEndpoint+0x188>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a7c2:	687a      	ldr	r2, [r7, #4]
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	781b      	ldrb	r3, [r3, #0]
 800a7c8:	009b      	lsls	r3, r3, #2
 800a7ca:	4413      	add	r3, r2
 800a7cc:	681a      	ldr	r2, [r3, #0]
 800a7ce:	4b51      	ldr	r3, [pc, #324]	@ (800a914 <USB_ActivateEndpoint+0x2a8>)
 800a7d0:	4013      	ands	r3, r2
 800a7d2:	60fb      	str	r3, [r7, #12]
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	f083 0320 	eor.w	r3, r3, #32
 800a7da:	60fb      	str	r3, [r7, #12]
 800a7dc:	687a      	ldr	r2, [r7, #4]
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	781b      	ldrb	r3, [r3, #0]
 800a7e2:	009b      	lsls	r3, r3, #2
 800a7e4:	441a      	add	r2, r3
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a7ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7f0:	6013      	str	r3, [r2, #0]
 800a7f2:	e3c8      	b.n	800af86 <USB_ActivateEndpoint+0x91a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a7f4:	687a      	ldr	r2, [r7, #4]
 800a7f6:	683b      	ldr	r3, [r7, #0]
 800a7f8:	781b      	ldrb	r3, [r3, #0]
 800a7fa:	009b      	lsls	r3, r3, #2
 800a7fc:	4413      	add	r3, r2
 800a7fe:	681a      	ldr	r2, [r3, #0]
 800a800:	4b44      	ldr	r3, [pc, #272]	@ (800a914 <USB_ActivateEndpoint+0x2a8>)
 800a802:	4013      	ands	r3, r2
 800a804:	613b      	str	r3, [r7, #16]
 800a806:	687a      	ldr	r2, [r7, #4]
 800a808:	683b      	ldr	r3, [r7, #0]
 800a80a:	781b      	ldrb	r3, [r3, #0]
 800a80c:	009b      	lsls	r3, r3, #2
 800a80e:	441a      	add	r2, r3
 800a810:	693b      	ldr	r3, [r7, #16]
 800a812:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a816:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a81a:	6013      	str	r3, [r2, #0]
 800a81c:	e3b3      	b.n	800af86 <USB_ActivateEndpoint+0x91a>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a81e:	683b      	ldr	r3, [r7, #0]
 800a820:	781b      	ldrb	r3, [r3, #0]
 800a822:	00db      	lsls	r3, r3, #3
 800a824:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a828:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a82c:	685a      	ldr	r2, [r3, #4]
 800a82e:	683b      	ldr	r3, [r7, #0]
 800a830:	781b      	ldrb	r3, [r3, #0]
 800a832:	00db      	lsls	r3, r3, #3
 800a834:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a838:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a83c:	0c12      	lsrs	r2, r2, #16
 800a83e:	0412      	lsls	r2, r2, #16
 800a840:	605a      	str	r2, [r3, #4]
 800a842:	683b      	ldr	r3, [r7, #0]
 800a844:	781b      	ldrb	r3, [r3, #0]
 800a846:	00db      	lsls	r3, r3, #3
 800a848:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a84c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a850:	6859      	ldr	r1, [r3, #4]
 800a852:	683b      	ldr	r3, [r7, #0]
 800a854:	88db      	ldrh	r3, [r3, #6]
 800a856:	089b      	lsrs	r3, r3, #2
 800a858:	b29b      	uxth	r3, r3
 800a85a:	009a      	lsls	r2, r3, #2
 800a85c:	683b      	ldr	r3, [r7, #0]
 800a85e:	781b      	ldrb	r3, [r3, #0]
 800a860:	00db      	lsls	r3, r3, #3
 800a862:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a866:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a86a:	430a      	orrs	r2, r1
 800a86c:	605a      	str	r2, [r3, #4]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	781b      	ldrb	r3, [r3, #0]
 800a872:	00db      	lsls	r3, r3, #3
 800a874:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a878:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a87c:	685a      	ldr	r2, [r3, #4]
 800a87e:	683b      	ldr	r3, [r7, #0]
 800a880:	781b      	ldrb	r3, [r3, #0]
 800a882:	00db      	lsls	r3, r3, #3
 800a884:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a888:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a88c:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800a890:	605a      	str	r2, [r3, #4]
 800a892:	683b      	ldr	r3, [r7, #0]
 800a894:	691b      	ldr	r3, [r3, #16]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d112      	bne.n	800a8c0 <USB_ActivateEndpoint+0x254>
 800a89a:	683b      	ldr	r3, [r7, #0]
 800a89c:	781b      	ldrb	r3, [r3, #0]
 800a89e:	00db      	lsls	r3, r3, #3
 800a8a0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a8a4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a8a8:	685a      	ldr	r2, [r3, #4]
 800a8aa:	683b      	ldr	r3, [r7, #0]
 800a8ac:	781b      	ldrb	r3, [r3, #0]
 800a8ae:	00db      	lsls	r3, r3, #3
 800a8b0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a8b4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a8b8:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a8bc:	605a      	str	r2, [r3, #4]
 800a8be:	e04d      	b.n	800a95c <USB_ActivateEndpoint+0x2f0>
 800a8c0:	683b      	ldr	r3, [r7, #0]
 800a8c2:	691b      	ldr	r3, [r3, #16]
 800a8c4:	2b3e      	cmp	r3, #62	@ 0x3e
 800a8c6:	d827      	bhi.n	800a918 <USB_ActivateEndpoint+0x2ac>
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	691b      	ldr	r3, [r3, #16]
 800a8cc:	085b      	lsrs	r3, r3, #1
 800a8ce:	677b      	str	r3, [r7, #116]	@ 0x74
 800a8d0:	683b      	ldr	r3, [r7, #0]
 800a8d2:	691b      	ldr	r3, [r3, #16]
 800a8d4:	f003 0301 	and.w	r3, r3, #1
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d002      	beq.n	800a8e2 <USB_ActivateEndpoint+0x276>
 800a8dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a8de:	3301      	adds	r3, #1
 800a8e0:	677b      	str	r3, [r7, #116]	@ 0x74
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	781b      	ldrb	r3, [r3, #0]
 800a8e6:	00db      	lsls	r3, r3, #3
 800a8e8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a8ec:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a8f0:	6859      	ldr	r1, [r3, #4]
 800a8f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a8f4:	069a      	lsls	r2, r3, #26
 800a8f6:	683b      	ldr	r3, [r7, #0]
 800a8f8:	781b      	ldrb	r3, [r3, #0]
 800a8fa:	00db      	lsls	r3, r3, #3
 800a8fc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a900:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a904:	430a      	orrs	r2, r1
 800a906:	605a      	str	r2, [r3, #4]
 800a908:	e028      	b.n	800a95c <USB_ActivateEndpoint+0x2f0>
 800a90a:	bf00      	nop
 800a90c:	07ff898f 	.word	0x07ff898f
 800a910:	07ff8f8f 	.word	0x07ff8f8f
 800a914:	07ff8fbf 	.word	0x07ff8fbf
 800a918:	683b      	ldr	r3, [r7, #0]
 800a91a:	691b      	ldr	r3, [r3, #16]
 800a91c:	095b      	lsrs	r3, r3, #5
 800a91e:	677b      	str	r3, [r7, #116]	@ 0x74
 800a920:	683b      	ldr	r3, [r7, #0]
 800a922:	691b      	ldr	r3, [r3, #16]
 800a924:	f003 031f 	and.w	r3, r3, #31
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d102      	bne.n	800a932 <USB_ActivateEndpoint+0x2c6>
 800a92c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a92e:	3b01      	subs	r3, #1
 800a930:	677b      	str	r3, [r7, #116]	@ 0x74
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	781b      	ldrb	r3, [r3, #0]
 800a936:	00db      	lsls	r3, r3, #3
 800a938:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a93c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a940:	685a      	ldr	r2, [r3, #4]
 800a942:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a944:	069b      	lsls	r3, r3, #26
 800a946:	431a      	orrs	r2, r3
 800a948:	683b      	ldr	r3, [r7, #0]
 800a94a:	781b      	ldrb	r3, [r3, #0]
 800a94c:	00db      	lsls	r3, r3, #3
 800a94e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a952:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800a956:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800a95a:	605a      	str	r2, [r3, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a95c:	687a      	ldr	r2, [r7, #4]
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	781b      	ldrb	r3, [r3, #0]
 800a962:	009b      	lsls	r3, r3, #2
 800a964:	4413      	add	r3, r2
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a96a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a96c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a970:	2b00      	cmp	r3, #0
 800a972:	d013      	beq.n	800a99c <USB_ActivateEndpoint+0x330>
 800a974:	687a      	ldr	r2, [r7, #4]
 800a976:	683b      	ldr	r3, [r7, #0]
 800a978:	781b      	ldrb	r3, [r3, #0]
 800a97a:	009b      	lsls	r3, r3, #2
 800a97c:	4413      	add	r3, r2
 800a97e:	681a      	ldr	r2, [r3, #0]
 800a980:	4b9b      	ldr	r3, [pc, #620]	@ (800abf0 <USB_ActivateEndpoint+0x584>)
 800a982:	4013      	ands	r3, r2
 800a984:	627b      	str	r3, [r7, #36]	@ 0x24
 800a986:	687a      	ldr	r2, [r7, #4]
 800a988:	683b      	ldr	r3, [r7, #0]
 800a98a:	781b      	ldrb	r3, [r3, #0]
 800a98c:	009b      	lsls	r3, r3, #2
 800a98e:	441a      	add	r2, r3
 800a990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a992:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a996:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a99a:	6013      	str	r3, [r2, #0]

      if (ep->num == 0U)
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	781b      	ldrb	r3, [r3, #0]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d11c      	bne.n	800a9de <USB_ActivateEndpoint+0x372>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a9a4:	687a      	ldr	r2, [r7, #4]
 800a9a6:	683b      	ldr	r3, [r7, #0]
 800a9a8:	781b      	ldrb	r3, [r3, #0]
 800a9aa:	009b      	lsls	r3, r3, #2
 800a9ac:	4413      	add	r3, r2
 800a9ae:	681a      	ldr	r2, [r3, #0]
 800a9b0:	4b90      	ldr	r3, [pc, #576]	@ (800abf4 <USB_ActivateEndpoint+0x588>)
 800a9b2:	4013      	ands	r3, r2
 800a9b4:	61fb      	str	r3, [r7, #28]
 800a9b6:	69fb      	ldr	r3, [r7, #28]
 800a9b8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a9bc:	61fb      	str	r3, [r7, #28]
 800a9be:	69fb      	ldr	r3, [r7, #28]
 800a9c0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a9c4:	61fb      	str	r3, [r7, #28]
 800a9c6:	687a      	ldr	r2, [r7, #4]
 800a9c8:	683b      	ldr	r3, [r7, #0]
 800a9ca:	781b      	ldrb	r3, [r3, #0]
 800a9cc:	009b      	lsls	r3, r3, #2
 800a9ce:	441a      	add	r2, r3
 800a9d0:	69fb      	ldr	r3, [r7, #28]
 800a9d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a9d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a9da:	6013      	str	r3, [r2, #0]
 800a9dc:	e2d3      	b.n	800af86 <USB_ActivateEndpoint+0x91a>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800a9de:	687a      	ldr	r2, [r7, #4]
 800a9e0:	683b      	ldr	r3, [r7, #0]
 800a9e2:	781b      	ldrb	r3, [r3, #0]
 800a9e4:	009b      	lsls	r3, r3, #2
 800a9e6:	4413      	add	r3, r2
 800a9e8:	681a      	ldr	r2, [r3, #0]
 800a9ea:	4b82      	ldr	r3, [pc, #520]	@ (800abf4 <USB_ActivateEndpoint+0x588>)
 800a9ec:	4013      	ands	r3, r2
 800a9ee:	623b      	str	r3, [r7, #32]
 800a9f0:	6a3b      	ldr	r3, [r7, #32]
 800a9f2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a9f6:	623b      	str	r3, [r7, #32]
 800a9f8:	687a      	ldr	r2, [r7, #4]
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	781b      	ldrb	r3, [r3, #0]
 800a9fe:	009b      	lsls	r3, r3, #2
 800aa00:	441a      	add	r2, r3
 800aa02:	6a3b      	ldr	r3, [r7, #32]
 800aa04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa0c:	6013      	str	r3, [r2, #0]
 800aa0e:	e2ba      	b.n	800af86 <USB_ActivateEndpoint+0x91a>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800aa10:	683b      	ldr	r3, [r7, #0]
 800aa12:	78db      	ldrb	r3, [r3, #3]
 800aa14:	2b02      	cmp	r3, #2
 800aa16:	d114      	bne.n	800aa42 <USB_ActivateEndpoint+0x3d6>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800aa18:	687a      	ldr	r2, [r7, #4]
 800aa1a:	683b      	ldr	r3, [r7, #0]
 800aa1c:	781b      	ldrb	r3, [r3, #0]
 800aa1e:	009b      	lsls	r3, r3, #2
 800aa20:	4413      	add	r3, r2
 800aa22:	681a      	ldr	r2, [r3, #0]
 800aa24:	4b72      	ldr	r3, [pc, #456]	@ (800abf0 <USB_ActivateEndpoint+0x584>)
 800aa26:	4013      	ands	r3, r2
 800aa28:	663b      	str	r3, [r7, #96]	@ 0x60
 800aa2a:	687a      	ldr	r2, [r7, #4]
 800aa2c:	683b      	ldr	r3, [r7, #0]
 800aa2e:	781b      	ldrb	r3, [r3, #0]
 800aa30:	009b      	lsls	r3, r3, #2
 800aa32:	441a      	add	r2, r3
 800aa34:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aa36:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800aa3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa3e:	6013      	str	r3, [r2, #0]
 800aa40:	e013      	b.n	800aa6a <USB_ActivateEndpoint+0x3fe>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800aa42:	687a      	ldr	r2, [r7, #4]
 800aa44:	683b      	ldr	r3, [r7, #0]
 800aa46:	781b      	ldrb	r3, [r3, #0]
 800aa48:	009b      	lsls	r3, r3, #2
 800aa4a:	4413      	add	r3, r2
 800aa4c:	681a      	ldr	r2, [r3, #0]
 800aa4e:	4b6a      	ldr	r3, [pc, #424]	@ (800abf8 <USB_ActivateEndpoint+0x58c>)
 800aa50:	4013      	ands	r3, r2
 800aa52:	667b      	str	r3, [r7, #100]	@ 0x64
 800aa54:	687a      	ldr	r2, [r7, #4]
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	781b      	ldrb	r3, [r3, #0]
 800aa5a:	009b      	lsls	r3, r3, #2
 800aa5c:	441a      	add	r2, r3
 800aa5e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aa60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa68:	6013      	str	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800aa6a:	683b      	ldr	r3, [r7, #0]
 800aa6c:	781b      	ldrb	r3, [r3, #0]
 800aa6e:	00db      	lsls	r3, r3, #3
 800aa70:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aa74:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aa78:	681a      	ldr	r2, [r3, #0]
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	781b      	ldrb	r3, [r3, #0]
 800aa7e:	00db      	lsls	r3, r3, #3
 800aa80:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aa84:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aa88:	0c12      	lsrs	r2, r2, #16
 800aa8a:	0412      	lsls	r2, r2, #16
 800aa8c:	601a      	str	r2, [r3, #0]
 800aa8e:	683b      	ldr	r3, [r7, #0]
 800aa90:	781b      	ldrb	r3, [r3, #0]
 800aa92:	00db      	lsls	r3, r3, #3
 800aa94:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aa98:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aa9c:	6819      	ldr	r1, [r3, #0]
 800aa9e:	683b      	ldr	r3, [r7, #0]
 800aaa0:	891b      	ldrh	r3, [r3, #8]
 800aaa2:	089b      	lsrs	r3, r3, #2
 800aaa4:	b29b      	uxth	r3, r3
 800aaa6:	009a      	lsls	r2, r3, #2
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	781b      	ldrb	r3, [r3, #0]
 800aaac:	00db      	lsls	r3, r3, #3
 800aaae:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aab2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aab6:	430a      	orrs	r2, r1
 800aab8:	601a      	str	r2, [r3, #0]
 800aaba:	683b      	ldr	r3, [r7, #0]
 800aabc:	781b      	ldrb	r3, [r3, #0]
 800aabe:	00db      	lsls	r3, r3, #3
 800aac0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aac4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aac8:	685a      	ldr	r2, [r3, #4]
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	781b      	ldrb	r3, [r3, #0]
 800aace:	00db      	lsls	r3, r3, #3
 800aad0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aad4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aad8:	0c12      	lsrs	r2, r2, #16
 800aada:	0412      	lsls	r2, r2, #16
 800aadc:	605a      	str	r2, [r3, #4]
 800aade:	683b      	ldr	r3, [r7, #0]
 800aae0:	781b      	ldrb	r3, [r3, #0]
 800aae2:	00db      	lsls	r3, r3, #3
 800aae4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aae8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aaec:	6859      	ldr	r1, [r3, #4]
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	895b      	ldrh	r3, [r3, #10]
 800aaf2:	089b      	lsrs	r3, r3, #2
 800aaf4:	b29b      	uxth	r3, r3
 800aaf6:	009a      	lsls	r2, r3, #2
 800aaf8:	683b      	ldr	r3, [r7, #0]
 800aafa:	781b      	ldrb	r3, [r3, #0]
 800aafc:	00db      	lsls	r3, r3, #3
 800aafe:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ab02:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ab06:	430a      	orrs	r2, r1
 800ab08:	605a      	str	r2, [r3, #4]

    if (ep->is_in == 0U)
 800ab0a:	683b      	ldr	r3, [r7, #0]
 800ab0c:	785b      	ldrb	r3, [r3, #1]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	f040 81b4 	bne.w	800ae7c <USB_ActivateEndpoint+0x810>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ab14:	687a      	ldr	r2, [r7, #4]
 800ab16:	683b      	ldr	r3, [r7, #0]
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	009b      	lsls	r3, r3, #2
 800ab1c:	4413      	add	r3, r2
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	643b      	str	r3, [r7, #64]	@ 0x40
 800ab22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d013      	beq.n	800ab54 <USB_ActivateEndpoint+0x4e8>
 800ab2c:	687a      	ldr	r2, [r7, #4]
 800ab2e:	683b      	ldr	r3, [r7, #0]
 800ab30:	781b      	ldrb	r3, [r3, #0]
 800ab32:	009b      	lsls	r3, r3, #2
 800ab34:	4413      	add	r3, r2
 800ab36:	681a      	ldr	r2, [r3, #0]
 800ab38:	4b2d      	ldr	r3, [pc, #180]	@ (800abf0 <USB_ActivateEndpoint+0x584>)
 800ab3a:	4013      	ands	r3, r2
 800ab3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab3e:	687a      	ldr	r2, [r7, #4]
 800ab40:	683b      	ldr	r3, [r7, #0]
 800ab42:	781b      	ldrb	r3, [r3, #0]
 800ab44:	009b      	lsls	r3, r3, #2
 800ab46:	441a      	add	r2, r3
 800ab48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab4a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ab4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab52:	6013      	str	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ab54:	687a      	ldr	r2, [r7, #4]
 800ab56:	683b      	ldr	r3, [r7, #0]
 800ab58:	781b      	ldrb	r3, [r3, #0]
 800ab5a:	009b      	lsls	r3, r3, #2
 800ab5c:	4413      	add	r3, r2
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ab62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d013      	beq.n	800ab94 <USB_ActivateEndpoint+0x528>
 800ab6c:	687a      	ldr	r2, [r7, #4]
 800ab6e:	683b      	ldr	r3, [r7, #0]
 800ab70:	781b      	ldrb	r3, [r3, #0]
 800ab72:	009b      	lsls	r3, r3, #2
 800ab74:	4413      	add	r3, r2
 800ab76:	681a      	ldr	r2, [r3, #0]
 800ab78:	4b1d      	ldr	r3, [pc, #116]	@ (800abf0 <USB_ActivateEndpoint+0x584>)
 800ab7a:	4013      	ands	r3, r2
 800ab7c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab7e:	687a      	ldr	r2, [r7, #4]
 800ab80:	683b      	ldr	r3, [r7, #0]
 800ab82:	781b      	ldrb	r3, [r3, #0]
 800ab84:	009b      	lsls	r3, r3, #2
 800ab86:	441a      	add	r2, r3
 800ab88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ab8e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ab92:	6013      	str	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800ab94:	683b      	ldr	r3, [r7, #0]
 800ab96:	785b      	ldrb	r3, [r3, #1]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d177      	bne.n	800ac8c <USB_ActivateEndpoint+0x620>
 800ab9c:	683b      	ldr	r3, [r7, #0]
 800ab9e:	781b      	ldrb	r3, [r3, #0]
 800aba0:	00db      	lsls	r3, r3, #3
 800aba2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aba6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800abaa:	681a      	ldr	r2, [r3, #0]
 800abac:	683b      	ldr	r3, [r7, #0]
 800abae:	781b      	ldrb	r3, [r3, #0]
 800abb0:	00db      	lsls	r3, r3, #3
 800abb2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800abb6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800abba:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800abbe:	601a      	str	r2, [r3, #0]
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	691b      	ldr	r3, [r3, #16]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d119      	bne.n	800abfc <USB_ActivateEndpoint+0x590>
 800abc8:	683b      	ldr	r3, [r7, #0]
 800abca:	781b      	ldrb	r3, [r3, #0]
 800abcc:	00db      	lsls	r3, r3, #3
 800abce:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800abd2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800abd6:	681a      	ldr	r2, [r3, #0]
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	781b      	ldrb	r3, [r3, #0]
 800abdc:	00db      	lsls	r3, r3, #3
 800abde:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800abe2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800abe6:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800abea:	601a      	str	r2, [r3, #0]
 800abec:	e077      	b.n	800acde <USB_ActivateEndpoint+0x672>
 800abee:	bf00      	nop
 800abf0:	07ff8f8f 	.word	0x07ff8f8f
 800abf4:	07ffbf8f 	.word	0x07ffbf8f
 800abf8:	07ff8e8f 	.word	0x07ff8e8f
 800abfc:	683b      	ldr	r3, [r7, #0]
 800abfe:	691b      	ldr	r3, [r3, #16]
 800ac00:	2b3e      	cmp	r3, #62	@ 0x3e
 800ac02:	d820      	bhi.n	800ac46 <USB_ActivateEndpoint+0x5da>
 800ac04:	683b      	ldr	r3, [r7, #0]
 800ac06:	691b      	ldr	r3, [r3, #16]
 800ac08:	085b      	lsrs	r3, r3, #1
 800ac0a:	673b      	str	r3, [r7, #112]	@ 0x70
 800ac0c:	683b      	ldr	r3, [r7, #0]
 800ac0e:	691b      	ldr	r3, [r3, #16]
 800ac10:	f003 0301 	and.w	r3, r3, #1
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d002      	beq.n	800ac1e <USB_ActivateEndpoint+0x5b2>
 800ac18:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ac1a:	3301      	adds	r3, #1
 800ac1c:	673b      	str	r3, [r7, #112]	@ 0x70
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	781b      	ldrb	r3, [r3, #0]
 800ac22:	00db      	lsls	r3, r3, #3
 800ac24:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ac28:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ac2c:	6819      	ldr	r1, [r3, #0]
 800ac2e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ac30:	069a      	lsls	r2, r3, #26
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	781b      	ldrb	r3, [r3, #0]
 800ac36:	00db      	lsls	r3, r3, #3
 800ac38:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ac3c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ac40:	430a      	orrs	r2, r1
 800ac42:	601a      	str	r2, [r3, #0]
 800ac44:	e04b      	b.n	800acde <USB_ActivateEndpoint+0x672>
 800ac46:	683b      	ldr	r3, [r7, #0]
 800ac48:	691b      	ldr	r3, [r3, #16]
 800ac4a:	095b      	lsrs	r3, r3, #5
 800ac4c:	673b      	str	r3, [r7, #112]	@ 0x70
 800ac4e:	683b      	ldr	r3, [r7, #0]
 800ac50:	691b      	ldr	r3, [r3, #16]
 800ac52:	f003 031f 	and.w	r3, r3, #31
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d102      	bne.n	800ac60 <USB_ActivateEndpoint+0x5f4>
 800ac5a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ac5c:	3b01      	subs	r3, #1
 800ac5e:	673b      	str	r3, [r7, #112]	@ 0x70
 800ac60:	683b      	ldr	r3, [r7, #0]
 800ac62:	781b      	ldrb	r3, [r3, #0]
 800ac64:	00db      	lsls	r3, r3, #3
 800ac66:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ac6a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ac6e:	681a      	ldr	r2, [r3, #0]
 800ac70:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ac72:	069b      	lsls	r3, r3, #26
 800ac74:	431a      	orrs	r2, r3
 800ac76:	683b      	ldr	r3, [r7, #0]
 800ac78:	781b      	ldrb	r3, [r3, #0]
 800ac7a:	00db      	lsls	r3, r3, #3
 800ac7c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ac80:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ac84:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800ac88:	601a      	str	r2, [r3, #0]
 800ac8a:	e028      	b.n	800acde <USB_ActivateEndpoint+0x672>
 800ac8c:	683b      	ldr	r3, [r7, #0]
 800ac8e:	785b      	ldrb	r3, [r3, #1]
 800ac90:	2b01      	cmp	r3, #1
 800ac92:	d124      	bne.n	800acde <USB_ActivateEndpoint+0x672>
 800ac94:	683b      	ldr	r3, [r7, #0]
 800ac96:	781b      	ldrb	r3, [r3, #0]
 800ac98:	00db      	lsls	r3, r3, #3
 800ac9a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ac9e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800aca2:	681a      	ldr	r2, [r3, #0]
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	781b      	ldrb	r3, [r3, #0]
 800aca8:	00db      	lsls	r3, r3, #3
 800acaa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800acae:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800acb2:	b292      	uxth	r2, r2
 800acb4:	601a      	str	r2, [r3, #0]
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	781b      	ldrb	r3, [r3, #0]
 800acba:	00db      	lsls	r3, r3, #3
 800acbc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800acc0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800acc4:	6819      	ldr	r1, [r3, #0]
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	691b      	ldr	r3, [r3, #16]
 800acca:	041a      	lsls	r2, r3, #16
 800accc:	683b      	ldr	r3, [r7, #0]
 800acce:	781b      	ldrb	r3, [r3, #0]
 800acd0:	00db      	lsls	r3, r3, #3
 800acd2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800acd6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800acda:	430a      	orrs	r2, r1
 800acdc:	601a      	str	r2, [r3, #0]
 800acde:	683b      	ldr	r3, [r7, #0]
 800ace0:	785b      	ldrb	r3, [r3, #1]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d170      	bne.n	800adc8 <USB_ActivateEndpoint+0x75c>
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	781b      	ldrb	r3, [r3, #0]
 800acea:	00db      	lsls	r3, r3, #3
 800acec:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800acf0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800acf4:	685a      	ldr	r2, [r3, #4]
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	781b      	ldrb	r3, [r3, #0]
 800acfa:	00db      	lsls	r3, r3, #3
 800acfc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ad00:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ad04:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800ad08:	605a      	str	r2, [r3, #4]
 800ad0a:	683b      	ldr	r3, [r7, #0]
 800ad0c:	691b      	ldr	r3, [r3, #16]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d112      	bne.n	800ad38 <USB_ActivateEndpoint+0x6cc>
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	781b      	ldrb	r3, [r3, #0]
 800ad16:	00db      	lsls	r3, r3, #3
 800ad18:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ad1c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ad20:	685a      	ldr	r2, [r3, #4]
 800ad22:	683b      	ldr	r3, [r7, #0]
 800ad24:	781b      	ldrb	r3, [r3, #0]
 800ad26:	00db      	lsls	r3, r3, #3
 800ad28:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ad2c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ad30:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800ad34:	605a      	str	r2, [r3, #4]
 800ad36:	e070      	b.n	800ae1a <USB_ActivateEndpoint+0x7ae>
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	691b      	ldr	r3, [r3, #16]
 800ad3c:	2b3e      	cmp	r3, #62	@ 0x3e
 800ad3e:	d820      	bhi.n	800ad82 <USB_ActivateEndpoint+0x716>
 800ad40:	683b      	ldr	r3, [r7, #0]
 800ad42:	691b      	ldr	r3, [r3, #16]
 800ad44:	085b      	lsrs	r3, r3, #1
 800ad46:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	691b      	ldr	r3, [r3, #16]
 800ad4c:	f003 0301 	and.w	r3, r3, #1
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d002      	beq.n	800ad5a <USB_ActivateEndpoint+0x6ee>
 800ad54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ad56:	3301      	adds	r3, #1
 800ad58:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	781b      	ldrb	r3, [r3, #0]
 800ad5e:	00db      	lsls	r3, r3, #3
 800ad60:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ad64:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ad68:	6859      	ldr	r1, [r3, #4]
 800ad6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ad6c:	069a      	lsls	r2, r3, #26
 800ad6e:	683b      	ldr	r3, [r7, #0]
 800ad70:	781b      	ldrb	r3, [r3, #0]
 800ad72:	00db      	lsls	r3, r3, #3
 800ad74:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ad78:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ad7c:	430a      	orrs	r2, r1
 800ad7e:	605a      	str	r2, [r3, #4]
 800ad80:	e04b      	b.n	800ae1a <USB_ActivateEndpoint+0x7ae>
 800ad82:	683b      	ldr	r3, [r7, #0]
 800ad84:	691b      	ldr	r3, [r3, #16]
 800ad86:	095b      	lsrs	r3, r3, #5
 800ad88:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ad8a:	683b      	ldr	r3, [r7, #0]
 800ad8c:	691b      	ldr	r3, [r3, #16]
 800ad8e:	f003 031f 	and.w	r3, r3, #31
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d102      	bne.n	800ad9c <USB_ActivateEndpoint+0x730>
 800ad96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ad98:	3b01      	subs	r3, #1
 800ad9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	781b      	ldrb	r3, [r3, #0]
 800ada0:	00db      	lsls	r3, r3, #3
 800ada2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ada6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800adaa:	685a      	ldr	r2, [r3, #4]
 800adac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800adae:	069b      	lsls	r3, r3, #26
 800adb0:	431a      	orrs	r2, r3
 800adb2:	683b      	ldr	r3, [r7, #0]
 800adb4:	781b      	ldrb	r3, [r3, #0]
 800adb6:	00db      	lsls	r3, r3, #3
 800adb8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800adbc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800adc0:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800adc4:	605a      	str	r2, [r3, #4]
 800adc6:	e028      	b.n	800ae1a <USB_ActivateEndpoint+0x7ae>
 800adc8:	683b      	ldr	r3, [r7, #0]
 800adca:	785b      	ldrb	r3, [r3, #1]
 800adcc:	2b01      	cmp	r3, #1
 800adce:	d124      	bne.n	800ae1a <USB_ActivateEndpoint+0x7ae>
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	781b      	ldrb	r3, [r3, #0]
 800add4:	00db      	lsls	r3, r3, #3
 800add6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800adda:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800adde:	685a      	ldr	r2, [r3, #4]
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	781b      	ldrb	r3, [r3, #0]
 800ade4:	00db      	lsls	r3, r3, #3
 800ade6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800adea:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800adee:	b292      	uxth	r2, r2
 800adf0:	605a      	str	r2, [r3, #4]
 800adf2:	683b      	ldr	r3, [r7, #0]
 800adf4:	781b      	ldrb	r3, [r3, #0]
 800adf6:	00db      	lsls	r3, r3, #3
 800adf8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800adfc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ae00:	6859      	ldr	r1, [r3, #4]
 800ae02:	683b      	ldr	r3, [r7, #0]
 800ae04:	691b      	ldr	r3, [r3, #16]
 800ae06:	041a      	lsls	r2, r3, #16
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	781b      	ldrb	r3, [r3, #0]
 800ae0c:	00db      	lsls	r3, r3, #3
 800ae0e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ae12:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ae16:	430a      	orrs	r2, r1
 800ae18:	605a      	str	r2, [r3, #4]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ae1a:	687a      	ldr	r2, [r7, #4]
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	781b      	ldrb	r3, [r3, #0]
 800ae20:	009b      	lsls	r3, r3, #2
 800ae22:	4413      	add	r3, r2
 800ae24:	681a      	ldr	r2, [r3, #0]
 800ae26:	4b5c      	ldr	r3, [pc, #368]	@ (800af98 <USB_ActivateEndpoint+0x92c>)
 800ae28:	4013      	ands	r3, r2
 800ae2a:	633b      	str	r3, [r7, #48]	@ 0x30
 800ae2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae2e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800ae32:	633b      	str	r3, [r7, #48]	@ 0x30
 800ae34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae36:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ae3a:	633b      	str	r3, [r7, #48]	@ 0x30
 800ae3c:	687a      	ldr	r2, [r7, #4]
 800ae3e:	683b      	ldr	r3, [r7, #0]
 800ae40:	781b      	ldrb	r3, [r3, #0]
 800ae42:	009b      	lsls	r3, r3, #2
 800ae44:	441a      	add	r2, r3
 800ae46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ae4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae50:	6013      	str	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ae52:	687a      	ldr	r2, [r7, #4]
 800ae54:	683b      	ldr	r3, [r7, #0]
 800ae56:	781b      	ldrb	r3, [r3, #0]
 800ae58:	009b      	lsls	r3, r3, #2
 800ae5a:	4413      	add	r3, r2
 800ae5c:	681a      	ldr	r2, [r3, #0]
 800ae5e:	4b4f      	ldr	r3, [pc, #316]	@ (800af9c <USB_ActivateEndpoint+0x930>)
 800ae60:	4013      	ands	r3, r2
 800ae62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ae64:	687a      	ldr	r2, [r7, #4]
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	781b      	ldrb	r3, [r3, #0]
 800ae6a:	009b      	lsls	r3, r3, #2
 800ae6c:	441a      	add	r2, r3
 800ae6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae70:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ae74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae78:	6013      	str	r3, [r2, #0]
 800ae7a:	e084      	b.n	800af86 <USB_ActivateEndpoint+0x91a>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ae7c:	687a      	ldr	r2, [r7, #4]
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	781b      	ldrb	r3, [r3, #0]
 800ae82:	009b      	lsls	r3, r3, #2
 800ae84:	4413      	add	r3, r2
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ae8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ae8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d013      	beq.n	800aebc <USB_ActivateEndpoint+0x850>
 800ae94:	687a      	ldr	r2, [r7, #4]
 800ae96:	683b      	ldr	r3, [r7, #0]
 800ae98:	781b      	ldrb	r3, [r3, #0]
 800ae9a:	009b      	lsls	r3, r3, #2
 800ae9c:	4413      	add	r3, r2
 800ae9e:	681a      	ldr	r2, [r3, #0]
 800aea0:	4b3f      	ldr	r3, [pc, #252]	@ (800afa0 <USB_ActivateEndpoint+0x934>)
 800aea2:	4013      	ands	r3, r2
 800aea4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800aea6:	687a      	ldr	r2, [r7, #4]
 800aea8:	683b      	ldr	r3, [r7, #0]
 800aeaa:	781b      	ldrb	r3, [r3, #0]
 800aeac:	009b      	lsls	r3, r3, #2
 800aeae:	441a      	add	r2, r3
 800aeb0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aeb2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800aeb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aeba:	6013      	str	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800aebc:	687a      	ldr	r2, [r7, #4]
 800aebe:	683b      	ldr	r3, [r7, #0]
 800aec0:	781b      	ldrb	r3, [r3, #0]
 800aec2:	009b      	lsls	r3, r3, #2
 800aec4:	4413      	add	r3, r2
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	657b      	str	r3, [r7, #84]	@ 0x54
 800aeca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d013      	beq.n	800aefc <USB_ActivateEndpoint+0x890>
 800aed4:	687a      	ldr	r2, [r7, #4]
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	781b      	ldrb	r3, [r3, #0]
 800aeda:	009b      	lsls	r3, r3, #2
 800aedc:	4413      	add	r3, r2
 800aede:	681a      	ldr	r2, [r3, #0]
 800aee0:	4b2f      	ldr	r3, [pc, #188]	@ (800afa0 <USB_ActivateEndpoint+0x934>)
 800aee2:	4013      	ands	r3, r2
 800aee4:	653b      	str	r3, [r7, #80]	@ 0x50
 800aee6:	687a      	ldr	r2, [r7, #4]
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	781b      	ldrb	r3, [r3, #0]
 800aeec:	009b      	lsls	r3, r3, #2
 800aeee:	441a      	add	r2, r3
 800aef0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aef2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aef6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800aefa:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800aefc:	683b      	ldr	r3, [r7, #0]
 800aefe:	78db      	ldrb	r3, [r3, #3]
 800af00:	2b01      	cmp	r3, #1
 800af02:	d018      	beq.n	800af36 <USB_ActivateEndpoint+0x8ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800af04:	687a      	ldr	r2, [r7, #4]
 800af06:	683b      	ldr	r3, [r7, #0]
 800af08:	781b      	ldrb	r3, [r3, #0]
 800af0a:	009b      	lsls	r3, r3, #2
 800af0c:	4413      	add	r3, r2
 800af0e:	681a      	ldr	r2, [r3, #0]
 800af10:	4b22      	ldr	r3, [pc, #136]	@ (800af9c <USB_ActivateEndpoint+0x930>)
 800af12:	4013      	ands	r3, r2
 800af14:	64bb      	str	r3, [r7, #72]	@ 0x48
 800af16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af18:	f083 0320 	eor.w	r3, r3, #32
 800af1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800af1e:	687a      	ldr	r2, [r7, #4]
 800af20:	683b      	ldr	r3, [r7, #0]
 800af22:	781b      	ldrb	r3, [r3, #0]
 800af24:	009b      	lsls	r3, r3, #2
 800af26:	441a      	add	r2, r3
 800af28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af32:	6013      	str	r3, [r2, #0]
 800af34:	e013      	b.n	800af5e <USB_ActivateEndpoint+0x8f2>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800af36:	687a      	ldr	r2, [r7, #4]
 800af38:	683b      	ldr	r3, [r7, #0]
 800af3a:	781b      	ldrb	r3, [r3, #0]
 800af3c:	009b      	lsls	r3, r3, #2
 800af3e:	4413      	add	r3, r2
 800af40:	681a      	ldr	r2, [r3, #0]
 800af42:	4b16      	ldr	r3, [pc, #88]	@ (800af9c <USB_ActivateEndpoint+0x930>)
 800af44:	4013      	ands	r3, r2
 800af46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800af48:	687a      	ldr	r2, [r7, #4]
 800af4a:	683b      	ldr	r3, [r7, #0]
 800af4c:	781b      	ldrb	r3, [r3, #0]
 800af4e:	009b      	lsls	r3, r3, #2
 800af50:	441a      	add	r2, r3
 800af52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af5c:	6013      	str	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800af5e:	687a      	ldr	r2, [r7, #4]
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	781b      	ldrb	r3, [r3, #0]
 800af64:	009b      	lsls	r3, r3, #2
 800af66:	4413      	add	r3, r2
 800af68:	681a      	ldr	r2, [r3, #0]
 800af6a:	4b0b      	ldr	r3, [pc, #44]	@ (800af98 <USB_ActivateEndpoint+0x92c>)
 800af6c:	4013      	ands	r3, r2
 800af6e:	647b      	str	r3, [r7, #68]	@ 0x44
 800af70:	687a      	ldr	r2, [r7, #4]
 800af72:	683b      	ldr	r3, [r7, #0]
 800af74:	781b      	ldrb	r3, [r3, #0]
 800af76:	009b      	lsls	r3, r3, #2
 800af78:	441a      	add	r2, r3
 800af7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af7c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af84:	6013      	str	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800af86:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800af8a:	4618      	mov	r0, r3
 800af8c:	3784      	adds	r7, #132	@ 0x84
 800af8e:	46bd      	mov	sp, r7
 800af90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af94:	4770      	bx	lr
 800af96:	bf00      	nop
 800af98:	07ffbf8f 	.word	0x07ffbf8f
 800af9c:	07ff8fbf 	.word	0x07ff8fbf
 800afa0:	07ff8f8f 	.word	0x07ff8f8f

0800afa4 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800afa4:	b480      	push	{r7}
 800afa6:	b097      	sub	sp, #92	@ 0x5c
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
 800afac:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800afae:	683b      	ldr	r3, [r7, #0]
 800afb0:	7b1b      	ldrb	r3, [r3, #12]
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d16d      	bne.n	800b092 <USB_DeactivateEndpoint+0xee>
  {
    if (ep->is_in != 0U)
 800afb6:	683b      	ldr	r3, [r7, #0]
 800afb8:	785b      	ldrb	r3, [r3, #1]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d034      	beq.n	800b028 <USB_DeactivateEndpoint+0x84>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800afbe:	687a      	ldr	r2, [r7, #4]
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	781b      	ldrb	r3, [r3, #0]
 800afc4:	009b      	lsls	r3, r3, #2
 800afc6:	4413      	add	r3, r2
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	613b      	str	r3, [r7, #16]
 800afcc:	693b      	ldr	r3, [r7, #16]
 800afce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d013      	beq.n	800affe <USB_DeactivateEndpoint+0x5a>
 800afd6:	687a      	ldr	r2, [r7, #4]
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	781b      	ldrb	r3, [r3, #0]
 800afdc:	009b      	lsls	r3, r3, #2
 800afde:	4413      	add	r3, r2
 800afe0:	681a      	ldr	r2, [r3, #0]
 800afe2:	4b6d      	ldr	r3, [pc, #436]	@ (800b198 <USB_DeactivateEndpoint+0x1f4>)
 800afe4:	4013      	ands	r3, r2
 800afe6:	60fb      	str	r3, [r7, #12]
 800afe8:	687a      	ldr	r2, [r7, #4]
 800afea:	683b      	ldr	r3, [r7, #0]
 800afec:	781b      	ldrb	r3, [r3, #0]
 800afee:	009b      	lsls	r3, r3, #2
 800aff0:	441a      	add	r2, r3
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aff8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800affc:	6013      	str	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800affe:	687a      	ldr	r2, [r7, #4]
 800b000:	683b      	ldr	r3, [r7, #0]
 800b002:	781b      	ldrb	r3, [r3, #0]
 800b004:	009b      	lsls	r3, r3, #2
 800b006:	4413      	add	r3, r2
 800b008:	681a      	ldr	r2, [r3, #0]
 800b00a:	4b64      	ldr	r3, [pc, #400]	@ (800b19c <USB_DeactivateEndpoint+0x1f8>)
 800b00c:	4013      	ands	r3, r2
 800b00e:	60bb      	str	r3, [r7, #8]
 800b010:	687a      	ldr	r2, [r7, #4]
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	781b      	ldrb	r3, [r3, #0]
 800b016:	009b      	lsls	r3, r3, #2
 800b018:	441a      	add	r2, r3
 800b01a:	68bb      	ldr	r3, [r7, #8]
 800b01c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b020:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b024:	6013      	str	r3, [r2, #0]
 800b026:	e139      	b.n	800b29c <USB_DeactivateEndpoint+0x2f8>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b028:	687a      	ldr	r2, [r7, #4]
 800b02a:	683b      	ldr	r3, [r7, #0]
 800b02c:	781b      	ldrb	r3, [r3, #0]
 800b02e:	009b      	lsls	r3, r3, #2
 800b030:	4413      	add	r3, r2
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	61fb      	str	r3, [r7, #28]
 800b036:	69fb      	ldr	r3, [r7, #28]
 800b038:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d013      	beq.n	800b068 <USB_DeactivateEndpoint+0xc4>
 800b040:	687a      	ldr	r2, [r7, #4]
 800b042:	683b      	ldr	r3, [r7, #0]
 800b044:	781b      	ldrb	r3, [r3, #0]
 800b046:	009b      	lsls	r3, r3, #2
 800b048:	4413      	add	r3, r2
 800b04a:	681a      	ldr	r2, [r3, #0]
 800b04c:	4b52      	ldr	r3, [pc, #328]	@ (800b198 <USB_DeactivateEndpoint+0x1f4>)
 800b04e:	4013      	ands	r3, r2
 800b050:	61bb      	str	r3, [r7, #24]
 800b052:	687a      	ldr	r2, [r7, #4]
 800b054:	683b      	ldr	r3, [r7, #0]
 800b056:	781b      	ldrb	r3, [r3, #0]
 800b058:	009b      	lsls	r3, r3, #2
 800b05a:	441a      	add	r2, r3
 800b05c:	69bb      	ldr	r3, [r7, #24]
 800b05e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b062:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b066:	6013      	str	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b068:	687a      	ldr	r2, [r7, #4]
 800b06a:	683b      	ldr	r3, [r7, #0]
 800b06c:	781b      	ldrb	r3, [r3, #0]
 800b06e:	009b      	lsls	r3, r3, #2
 800b070:	4413      	add	r3, r2
 800b072:	681a      	ldr	r2, [r3, #0]
 800b074:	4b4a      	ldr	r3, [pc, #296]	@ (800b1a0 <USB_DeactivateEndpoint+0x1fc>)
 800b076:	4013      	ands	r3, r2
 800b078:	617b      	str	r3, [r7, #20]
 800b07a:	687a      	ldr	r2, [r7, #4]
 800b07c:	683b      	ldr	r3, [r7, #0]
 800b07e:	781b      	ldrb	r3, [r3, #0]
 800b080:	009b      	lsls	r3, r3, #2
 800b082:	441a      	add	r2, r3
 800b084:	697b      	ldr	r3, [r7, #20]
 800b086:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b08a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b08e:	6013      	str	r3, [r2, #0]
 800b090:	e104      	b.n	800b29c <USB_DeactivateEndpoint+0x2f8>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800b092:	683b      	ldr	r3, [r7, #0]
 800b094:	785b      	ldrb	r3, [r3, #1]
 800b096:	2b00      	cmp	r3, #0
 800b098:	f040 8084 	bne.w	800b1a4 <USB_DeactivateEndpoint+0x200>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b09c:	687a      	ldr	r2, [r7, #4]
 800b09e:	683b      	ldr	r3, [r7, #0]
 800b0a0:	781b      	ldrb	r3, [r3, #0]
 800b0a2:	009b      	lsls	r3, r3, #2
 800b0a4:	4413      	add	r3, r2
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b0aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d013      	beq.n	800b0dc <USB_DeactivateEndpoint+0x138>
 800b0b4:	687a      	ldr	r2, [r7, #4]
 800b0b6:	683b      	ldr	r3, [r7, #0]
 800b0b8:	781b      	ldrb	r3, [r3, #0]
 800b0ba:	009b      	lsls	r3, r3, #2
 800b0bc:	4413      	add	r3, r2
 800b0be:	681a      	ldr	r2, [r3, #0]
 800b0c0:	4b35      	ldr	r3, [pc, #212]	@ (800b198 <USB_DeactivateEndpoint+0x1f4>)
 800b0c2:	4013      	ands	r3, r2
 800b0c4:	637b      	str	r3, [r7, #52]	@ 0x34
 800b0c6:	687a      	ldr	r2, [r7, #4]
 800b0c8:	683b      	ldr	r3, [r7, #0]
 800b0ca:	781b      	ldrb	r3, [r3, #0]
 800b0cc:	009b      	lsls	r3, r3, #2
 800b0ce:	441a      	add	r2, r3
 800b0d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b0d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0da:	6013      	str	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b0dc:	687a      	ldr	r2, [r7, #4]
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	781b      	ldrb	r3, [r3, #0]
 800b0e2:	009b      	lsls	r3, r3, #2
 800b0e4:	4413      	add	r3, r2
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	633b      	str	r3, [r7, #48]	@ 0x30
 800b0ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d013      	beq.n	800b11c <USB_DeactivateEndpoint+0x178>
 800b0f4:	687a      	ldr	r2, [r7, #4]
 800b0f6:	683b      	ldr	r3, [r7, #0]
 800b0f8:	781b      	ldrb	r3, [r3, #0]
 800b0fa:	009b      	lsls	r3, r3, #2
 800b0fc:	4413      	add	r3, r2
 800b0fe:	681a      	ldr	r2, [r3, #0]
 800b100:	4b25      	ldr	r3, [pc, #148]	@ (800b198 <USB_DeactivateEndpoint+0x1f4>)
 800b102:	4013      	ands	r3, r2
 800b104:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b106:	687a      	ldr	r2, [r7, #4]
 800b108:	683b      	ldr	r3, [r7, #0]
 800b10a:	781b      	ldrb	r3, [r3, #0]
 800b10c:	009b      	lsls	r3, r3, #2
 800b10e:	441a      	add	r2, r3
 800b110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b112:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b116:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b11a:	6013      	str	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800b11c:	687a      	ldr	r2, [r7, #4]
 800b11e:	683b      	ldr	r3, [r7, #0]
 800b120:	781b      	ldrb	r3, [r3, #0]
 800b122:	009b      	lsls	r3, r3, #2
 800b124:	4413      	add	r3, r2
 800b126:	681a      	ldr	r2, [r3, #0]
 800b128:	4b1b      	ldr	r3, [pc, #108]	@ (800b198 <USB_DeactivateEndpoint+0x1f4>)
 800b12a:	4013      	ands	r3, r2
 800b12c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b12e:	687a      	ldr	r2, [r7, #4]
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	781b      	ldrb	r3, [r3, #0]
 800b134:	009b      	lsls	r3, r3, #2
 800b136:	441a      	add	r2, r3
 800b138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b13a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b13e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b142:	6013      	str	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b144:	687a      	ldr	r2, [r7, #4]
 800b146:	683b      	ldr	r3, [r7, #0]
 800b148:	781b      	ldrb	r3, [r3, #0]
 800b14a:	009b      	lsls	r3, r3, #2
 800b14c:	4413      	add	r3, r2
 800b14e:	681a      	ldr	r2, [r3, #0]
 800b150:	4b13      	ldr	r3, [pc, #76]	@ (800b1a0 <USB_DeactivateEndpoint+0x1fc>)
 800b152:	4013      	ands	r3, r2
 800b154:	627b      	str	r3, [r7, #36]	@ 0x24
 800b156:	687a      	ldr	r2, [r7, #4]
 800b158:	683b      	ldr	r3, [r7, #0]
 800b15a:	781b      	ldrb	r3, [r3, #0]
 800b15c:	009b      	lsls	r3, r3, #2
 800b15e:	441a      	add	r2, r3
 800b160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b162:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b166:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b16a:	6013      	str	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b16c:	687a      	ldr	r2, [r7, #4]
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	781b      	ldrb	r3, [r3, #0]
 800b172:	009b      	lsls	r3, r3, #2
 800b174:	4413      	add	r3, r2
 800b176:	681a      	ldr	r2, [r3, #0]
 800b178:	4b08      	ldr	r3, [pc, #32]	@ (800b19c <USB_DeactivateEndpoint+0x1f8>)
 800b17a:	4013      	ands	r3, r2
 800b17c:	623b      	str	r3, [r7, #32]
 800b17e:	687a      	ldr	r2, [r7, #4]
 800b180:	683b      	ldr	r3, [r7, #0]
 800b182:	781b      	ldrb	r3, [r3, #0]
 800b184:	009b      	lsls	r3, r3, #2
 800b186:	441a      	add	r2, r3
 800b188:	6a3b      	ldr	r3, [r7, #32]
 800b18a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b18e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b192:	6013      	str	r3, [r2, #0]
 800b194:	e082      	b.n	800b29c <USB_DeactivateEndpoint+0x2f8>
 800b196:	bf00      	nop
 800b198:	07ff8f8f 	.word	0x07ff8f8f
 800b19c:	07ff8fbf 	.word	0x07ff8fbf
 800b1a0:	07ffbf8f 	.word	0x07ffbf8f
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b1a4:	687a      	ldr	r2, [r7, #4]
 800b1a6:	683b      	ldr	r3, [r7, #0]
 800b1a8:	781b      	ldrb	r3, [r3, #0]
 800b1aa:	009b      	lsls	r3, r3, #2
 800b1ac:	4413      	add	r3, r2
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	657b      	str	r3, [r7, #84]	@ 0x54
 800b1b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b1b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d013      	beq.n	800b1e4 <USB_DeactivateEndpoint+0x240>
 800b1bc:	687a      	ldr	r2, [r7, #4]
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	781b      	ldrb	r3, [r3, #0]
 800b1c2:	009b      	lsls	r3, r3, #2
 800b1c4:	4413      	add	r3, r2
 800b1c6:	681a      	ldr	r2, [r3, #0]
 800b1c8:	4b38      	ldr	r3, [pc, #224]	@ (800b2ac <USB_DeactivateEndpoint+0x308>)
 800b1ca:	4013      	ands	r3, r2
 800b1cc:	653b      	str	r3, [r7, #80]	@ 0x50
 800b1ce:	687a      	ldr	r2, [r7, #4]
 800b1d0:	683b      	ldr	r3, [r7, #0]
 800b1d2:	781b      	ldrb	r3, [r3, #0]
 800b1d4:	009b      	lsls	r3, r3, #2
 800b1d6:	441a      	add	r2, r3
 800b1d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b1da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b1de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1e2:	6013      	str	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b1e4:	687a      	ldr	r2, [r7, #4]
 800b1e6:	683b      	ldr	r3, [r7, #0]
 800b1e8:	781b      	ldrb	r3, [r3, #0]
 800b1ea:	009b      	lsls	r3, r3, #2
 800b1ec:	4413      	add	r3, r2
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b1f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b1f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d013      	beq.n	800b224 <USB_DeactivateEndpoint+0x280>
 800b1fc:	687a      	ldr	r2, [r7, #4]
 800b1fe:	683b      	ldr	r3, [r7, #0]
 800b200:	781b      	ldrb	r3, [r3, #0]
 800b202:	009b      	lsls	r3, r3, #2
 800b204:	4413      	add	r3, r2
 800b206:	681a      	ldr	r2, [r3, #0]
 800b208:	4b28      	ldr	r3, [pc, #160]	@ (800b2ac <USB_DeactivateEndpoint+0x308>)
 800b20a:	4013      	ands	r3, r2
 800b20c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b20e:	687a      	ldr	r2, [r7, #4]
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	781b      	ldrb	r3, [r3, #0]
 800b214:	009b      	lsls	r3, r3, #2
 800b216:	441a      	add	r2, r3
 800b218:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b21a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b21e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b222:	6013      	str	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800b224:	687a      	ldr	r2, [r7, #4]
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	781b      	ldrb	r3, [r3, #0]
 800b22a:	009b      	lsls	r3, r3, #2
 800b22c:	4413      	add	r3, r2
 800b22e:	681a      	ldr	r2, [r3, #0]
 800b230:	4b1e      	ldr	r3, [pc, #120]	@ (800b2ac <USB_DeactivateEndpoint+0x308>)
 800b232:	4013      	ands	r3, r2
 800b234:	647b      	str	r3, [r7, #68]	@ 0x44
 800b236:	687a      	ldr	r2, [r7, #4]
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	781b      	ldrb	r3, [r3, #0]
 800b23c:	009b      	lsls	r3, r3, #2
 800b23e:	441a      	add	r2, r3
 800b240:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b242:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b246:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b24a:	6013      	str	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b24c:	687a      	ldr	r2, [r7, #4]
 800b24e:	683b      	ldr	r3, [r7, #0]
 800b250:	781b      	ldrb	r3, [r3, #0]
 800b252:	009b      	lsls	r3, r3, #2
 800b254:	4413      	add	r3, r2
 800b256:	681a      	ldr	r2, [r3, #0]
 800b258:	4b15      	ldr	r3, [pc, #84]	@ (800b2b0 <USB_DeactivateEndpoint+0x30c>)
 800b25a:	4013      	ands	r3, r2
 800b25c:	643b      	str	r3, [r7, #64]	@ 0x40
 800b25e:	687a      	ldr	r2, [r7, #4]
 800b260:	683b      	ldr	r3, [r7, #0]
 800b262:	781b      	ldrb	r3, [r3, #0]
 800b264:	009b      	lsls	r3, r3, #2
 800b266:	441a      	add	r2, r3
 800b268:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b26a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b26e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b272:	6013      	str	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b274:	687a      	ldr	r2, [r7, #4]
 800b276:	683b      	ldr	r3, [r7, #0]
 800b278:	781b      	ldrb	r3, [r3, #0]
 800b27a:	009b      	lsls	r3, r3, #2
 800b27c:	4413      	add	r3, r2
 800b27e:	681a      	ldr	r2, [r3, #0]
 800b280:	4b0c      	ldr	r3, [pc, #48]	@ (800b2b4 <USB_DeactivateEndpoint+0x310>)
 800b282:	4013      	ands	r3, r2
 800b284:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b286:	687a      	ldr	r2, [r7, #4]
 800b288:	683b      	ldr	r3, [r7, #0]
 800b28a:	781b      	ldrb	r3, [r3, #0]
 800b28c:	009b      	lsls	r3, r3, #2
 800b28e:	441a      	add	r2, r3
 800b290:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b292:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b296:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b29a:	6013      	str	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b29c:	2300      	movs	r3, #0
}
 800b29e:	4618      	mov	r0, r3
 800b2a0:	375c      	adds	r7, #92	@ 0x5c
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a8:	4770      	bx	lr
 800b2aa:	bf00      	nop
 800b2ac:	07ff8f8f 	.word	0x07ff8f8f
 800b2b0:	07ff8fbf 	.word	0x07ff8fbf
 800b2b4:	07ffbf8f 	.word	0x07ffbf8f

0800b2b8 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	b092      	sub	sp, #72	@ 0x48
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]
 800b2c0:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	785b      	ldrb	r3, [r3, #1]
 800b2c6:	2b01      	cmp	r3, #1
 800b2c8:	f040 84ed 	bne.w	800bca6 <USB_EPStartXfer+0x9ee>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	699a      	ldr	r2, [r3, #24]
 800b2d0:	683b      	ldr	r3, [r7, #0]
 800b2d2:	691b      	ldr	r3, [r3, #16]
 800b2d4:	429a      	cmp	r2, r3
 800b2d6:	d903      	bls.n	800b2e0 <USB_EPStartXfer+0x28>
    {
      len = ep->maxpacket;
 800b2d8:	683b      	ldr	r3, [r7, #0]
 800b2da:	691b      	ldr	r3, [r3, #16]
 800b2dc:	647b      	str	r3, [r7, #68]	@ 0x44
 800b2de:	e002      	b.n	800b2e6 <USB_EPStartXfer+0x2e>
    }
    else
    {
      len = ep->xfer_len;
 800b2e0:	683b      	ldr	r3, [r7, #0]
 800b2e2:	699b      	ldr	r3, [r3, #24]
 800b2e4:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800b2e6:	683b      	ldr	r3, [r7, #0]
 800b2e8:	7b1b      	ldrb	r3, [r3, #12]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d12e      	bne.n	800b34c <USB_EPStartXfer+0x94>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800b2ee:	683b      	ldr	r3, [r7, #0]
 800b2f0:	6959      	ldr	r1, [r3, #20]
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	88da      	ldrh	r2, [r3, #6]
 800b2f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b2f8:	b29b      	uxth	r3, r3
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f000 ff1f 	bl	800c13e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b300:	683b      	ldr	r3, [r7, #0]
 800b302:	781b      	ldrb	r3, [r3, #0]
 800b304:	00db      	lsls	r3, r3, #3
 800b306:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b30a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b30e:	681a      	ldr	r2, [r3, #0]
 800b310:	683b      	ldr	r3, [r7, #0]
 800b312:	781b      	ldrb	r3, [r3, #0]
 800b314:	00db      	lsls	r3, r3, #3
 800b316:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b31a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b31e:	b292      	uxth	r2, r2
 800b320:	601a      	str	r2, [r3, #0]
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	781b      	ldrb	r3, [r3, #0]
 800b326:	00db      	lsls	r3, r3, #3
 800b328:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b32c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b330:	6819      	ldr	r1, [r3, #0]
 800b332:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b334:	041a      	lsls	r2, r3, #16
 800b336:	683b      	ldr	r3, [r7, #0]
 800b338:	781b      	ldrb	r3, [r3, #0]
 800b33a:	00db      	lsls	r3, r3, #3
 800b33c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b340:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b344:	430a      	orrs	r2, r1
 800b346:	601a      	str	r2, [r3, #0]
 800b348:	f000 bc90 	b.w	800bc6c <USB_EPStartXfer+0x9b4>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	78db      	ldrb	r3, [r3, #3]
 800b350:	2b02      	cmp	r3, #2
 800b352:	f040 8332 	bne.w	800b9ba <USB_EPStartXfer+0x702>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	6a1a      	ldr	r2, [r3, #32]
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	691b      	ldr	r3, [r3, #16]
 800b35e:	429a      	cmp	r2, r3
 800b360:	f240 82e4 	bls.w	800b92c <USB_EPStartXfer+0x674>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b364:	687a      	ldr	r2, [r7, #4]
 800b366:	683b      	ldr	r3, [r7, #0]
 800b368:	781b      	ldrb	r3, [r3, #0]
 800b36a:	009b      	lsls	r3, r3, #2
 800b36c:	4413      	add	r3, r2
 800b36e:	681a      	ldr	r2, [r3, #0]
 800b370:	4ba4      	ldr	r3, [pc, #656]	@ (800b604 <USB_EPStartXfer+0x34c>)
 800b372:	4013      	ands	r3, r2
 800b374:	60fb      	str	r3, [r7, #12]
 800b376:	687a      	ldr	r2, [r7, #4]
 800b378:	683b      	ldr	r3, [r7, #0]
 800b37a:	781b      	ldrb	r3, [r3, #0]
 800b37c:	009b      	lsls	r3, r3, #2
 800b37e:	441a      	add	r2, r3
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800b386:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b38a:	6013      	str	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800b38c:	683b      	ldr	r3, [r7, #0]
 800b38e:	6a1a      	ldr	r2, [r3, #32]
 800b390:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b392:	1ad2      	subs	r2, r2, r3
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b398:	687a      	ldr	r2, [r7, #4]
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	781b      	ldrb	r3, [r3, #0]
 800b39e:	009b      	lsls	r3, r3, #2
 800b3a0:	4413      	add	r3, r2
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	f000 8161 	beq.w	800b670 <USB_EPStartXfer+0x3b8>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b3ae:	683b      	ldr	r3, [r7, #0]
 800b3b0:	785b      	ldrb	r3, [r3, #1]
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d16a      	bne.n	800b48c <USB_EPStartXfer+0x1d4>
 800b3b6:	683b      	ldr	r3, [r7, #0]
 800b3b8:	781b      	ldrb	r3, [r3, #0]
 800b3ba:	00db      	lsls	r3, r3, #3
 800b3bc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b3c0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b3c4:	685a      	ldr	r2, [r3, #4]
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	781b      	ldrb	r3, [r3, #0]
 800b3ca:	00db      	lsls	r3, r3, #3
 800b3cc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b3d0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b3d4:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800b3d8:	605a      	str	r2, [r3, #4]
 800b3da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d112      	bne.n	800b406 <USB_EPStartXfer+0x14e>
 800b3e0:	683b      	ldr	r3, [r7, #0]
 800b3e2:	781b      	ldrb	r3, [r3, #0]
 800b3e4:	00db      	lsls	r3, r3, #3
 800b3e6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b3ea:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b3ee:	685a      	ldr	r2, [r3, #4]
 800b3f0:	683b      	ldr	r3, [r7, #0]
 800b3f2:	781b      	ldrb	r3, [r3, #0]
 800b3f4:	00db      	lsls	r3, r3, #3
 800b3f6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b3fa:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b3fe:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800b402:	605a      	str	r2, [r3, #4]
 800b404:	e06a      	b.n	800b4dc <USB_EPStartXfer+0x224>
 800b406:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b408:	2b3e      	cmp	r3, #62	@ 0x3e
 800b40a:	d81e      	bhi.n	800b44a <USB_EPStartXfer+0x192>
 800b40c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b40e:	085b      	lsrs	r3, r3, #1
 800b410:	643b      	str	r3, [r7, #64]	@ 0x40
 800b412:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b414:	f003 0301 	and.w	r3, r3, #1
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d002      	beq.n	800b422 <USB_EPStartXfer+0x16a>
 800b41c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b41e:	3301      	adds	r3, #1
 800b420:	643b      	str	r3, [r7, #64]	@ 0x40
 800b422:	683b      	ldr	r3, [r7, #0]
 800b424:	781b      	ldrb	r3, [r3, #0]
 800b426:	00db      	lsls	r3, r3, #3
 800b428:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b42c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b430:	6859      	ldr	r1, [r3, #4]
 800b432:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b434:	069a      	lsls	r2, r3, #26
 800b436:	683b      	ldr	r3, [r7, #0]
 800b438:	781b      	ldrb	r3, [r3, #0]
 800b43a:	00db      	lsls	r3, r3, #3
 800b43c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b440:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b444:	430a      	orrs	r2, r1
 800b446:	605a      	str	r2, [r3, #4]
 800b448:	e048      	b.n	800b4dc <USB_EPStartXfer+0x224>
 800b44a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b44c:	095b      	lsrs	r3, r3, #5
 800b44e:	643b      	str	r3, [r7, #64]	@ 0x40
 800b450:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b452:	f003 031f 	and.w	r3, r3, #31
 800b456:	2b00      	cmp	r3, #0
 800b458:	d102      	bne.n	800b460 <USB_EPStartXfer+0x1a8>
 800b45a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b45c:	3b01      	subs	r3, #1
 800b45e:	643b      	str	r3, [r7, #64]	@ 0x40
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	781b      	ldrb	r3, [r3, #0]
 800b464:	00db      	lsls	r3, r3, #3
 800b466:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b46a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b46e:	685a      	ldr	r2, [r3, #4]
 800b470:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b472:	069b      	lsls	r3, r3, #26
 800b474:	431a      	orrs	r2, r3
 800b476:	683b      	ldr	r3, [r7, #0]
 800b478:	781b      	ldrb	r3, [r3, #0]
 800b47a:	00db      	lsls	r3, r3, #3
 800b47c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b480:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b484:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800b488:	605a      	str	r2, [r3, #4]
 800b48a:	e027      	b.n	800b4dc <USB_EPStartXfer+0x224>
 800b48c:	683b      	ldr	r3, [r7, #0]
 800b48e:	785b      	ldrb	r3, [r3, #1]
 800b490:	2b01      	cmp	r3, #1
 800b492:	d123      	bne.n	800b4dc <USB_EPStartXfer+0x224>
 800b494:	683b      	ldr	r3, [r7, #0]
 800b496:	781b      	ldrb	r3, [r3, #0]
 800b498:	00db      	lsls	r3, r3, #3
 800b49a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b49e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b4a2:	685a      	ldr	r2, [r3, #4]
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	781b      	ldrb	r3, [r3, #0]
 800b4a8:	00db      	lsls	r3, r3, #3
 800b4aa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b4ae:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b4b2:	b292      	uxth	r2, r2
 800b4b4:	605a      	str	r2, [r3, #4]
 800b4b6:	683b      	ldr	r3, [r7, #0]
 800b4b8:	781b      	ldrb	r3, [r3, #0]
 800b4ba:	00db      	lsls	r3, r3, #3
 800b4bc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b4c0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b4c4:	6859      	ldr	r1, [r3, #4]
 800b4c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4c8:	041a      	lsls	r2, r3, #16
 800b4ca:	683b      	ldr	r3, [r7, #0]
 800b4cc:	781b      	ldrb	r3, [r3, #0]
 800b4ce:	00db      	lsls	r3, r3, #3
 800b4d0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b4d4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b4d8:	430a      	orrs	r2, r1
 800b4da:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 800b4dc:	683b      	ldr	r3, [r7, #0]
 800b4de:	895b      	ldrh	r3, [r3, #10]
 800b4e0:	82fb      	strh	r3, [r7, #22]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b4e2:	683b      	ldr	r3, [r7, #0]
 800b4e4:	6959      	ldr	r1, [r3, #20]
 800b4e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4e8:	b29b      	uxth	r3, r3
 800b4ea:	8afa      	ldrh	r2, [r7, #22]
 800b4ec:	6878      	ldr	r0, [r7, #4]
 800b4ee:	f000 fe26 	bl	800c13e <USB_WritePMA>
            ep->xfer_buff += len;
 800b4f2:	683b      	ldr	r3, [r7, #0]
 800b4f4:	695a      	ldr	r2, [r3, #20]
 800b4f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4f8:	441a      	add	r2, r3
 800b4fa:	683b      	ldr	r3, [r7, #0]
 800b4fc:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	6a1a      	ldr	r2, [r3, #32]
 800b502:	683b      	ldr	r3, [r7, #0]
 800b504:	691b      	ldr	r3, [r3, #16]
 800b506:	429a      	cmp	r2, r3
 800b508:	d906      	bls.n	800b518 <USB_EPStartXfer+0x260>
            {
              ep->xfer_len_db -= len;
 800b50a:	683b      	ldr	r3, [r7, #0]
 800b50c:	6a1a      	ldr	r2, [r3, #32]
 800b50e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b510:	1ad2      	subs	r2, r2, r3
 800b512:	683b      	ldr	r3, [r7, #0]
 800b514:	621a      	str	r2, [r3, #32]
 800b516:	e005      	b.n	800b524 <USB_EPStartXfer+0x26c>
            }
            else
            {
              len = ep->xfer_len_db;
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	6a1b      	ldr	r3, [r3, #32]
 800b51c:	647b      	str	r3, [r7, #68]	@ 0x44
              ep->xfer_len_db = 0U;
 800b51e:	683b      	ldr	r3, [r7, #0]
 800b520:	2200      	movs	r2, #0
 800b522:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	785b      	ldrb	r3, [r3, #1]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d16d      	bne.n	800b608 <USB_EPStartXfer+0x350>
 800b52c:	683b      	ldr	r3, [r7, #0]
 800b52e:	781b      	ldrb	r3, [r3, #0]
 800b530:	00db      	lsls	r3, r3, #3
 800b532:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b536:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b53a:	681a      	ldr	r2, [r3, #0]
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	781b      	ldrb	r3, [r3, #0]
 800b540:	00db      	lsls	r3, r3, #3
 800b542:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b546:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b54a:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800b54e:	601a      	str	r2, [r3, #0]
 800b550:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b552:	2b00      	cmp	r3, #0
 800b554:	d112      	bne.n	800b57c <USB_EPStartXfer+0x2c4>
 800b556:	683b      	ldr	r3, [r7, #0]
 800b558:	781b      	ldrb	r3, [r3, #0]
 800b55a:	00db      	lsls	r3, r3, #3
 800b55c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b560:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b564:	681a      	ldr	r2, [r3, #0]
 800b566:	683b      	ldr	r3, [r7, #0]
 800b568:	781b      	ldrb	r3, [r3, #0]
 800b56a:	00db      	lsls	r3, r3, #3
 800b56c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b570:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b574:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800b578:	601a      	str	r2, [r3, #0]
 800b57a:	e06d      	b.n	800b658 <USB_EPStartXfer+0x3a0>
 800b57c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b57e:	2b3e      	cmp	r3, #62	@ 0x3e
 800b580:	d81e      	bhi.n	800b5c0 <USB_EPStartXfer+0x308>
 800b582:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b584:	085b      	lsrs	r3, r3, #1
 800b586:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b588:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b58a:	f003 0301 	and.w	r3, r3, #1
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d002      	beq.n	800b598 <USB_EPStartXfer+0x2e0>
 800b592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b594:	3301      	adds	r3, #1
 800b596:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b598:	683b      	ldr	r3, [r7, #0]
 800b59a:	781b      	ldrb	r3, [r3, #0]
 800b59c:	00db      	lsls	r3, r3, #3
 800b59e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b5a2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b5a6:	6819      	ldr	r1, [r3, #0]
 800b5a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5aa:	069a      	lsls	r2, r3, #26
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	781b      	ldrb	r3, [r3, #0]
 800b5b0:	00db      	lsls	r3, r3, #3
 800b5b2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b5b6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b5ba:	430a      	orrs	r2, r1
 800b5bc:	601a      	str	r2, [r3, #0]
 800b5be:	e04b      	b.n	800b658 <USB_EPStartXfer+0x3a0>
 800b5c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b5c2:	095b      	lsrs	r3, r3, #5
 800b5c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b5c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b5c8:	f003 031f 	and.w	r3, r3, #31
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d102      	bne.n	800b5d6 <USB_EPStartXfer+0x31e>
 800b5d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5d2:	3b01      	subs	r3, #1
 800b5d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	781b      	ldrb	r3, [r3, #0]
 800b5da:	00db      	lsls	r3, r3, #3
 800b5dc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b5e0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b5e4:	681a      	ldr	r2, [r3, #0]
 800b5e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5e8:	069b      	lsls	r3, r3, #26
 800b5ea:	431a      	orrs	r2, r3
 800b5ec:	683b      	ldr	r3, [r7, #0]
 800b5ee:	781b      	ldrb	r3, [r3, #0]
 800b5f0:	00db      	lsls	r3, r3, #3
 800b5f2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b5f6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b5fa:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800b5fe:	601a      	str	r2, [r3, #0]
 800b600:	e02a      	b.n	800b658 <USB_EPStartXfer+0x3a0>
 800b602:	bf00      	nop
 800b604:	07ff8f8f 	.word	0x07ff8f8f
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	785b      	ldrb	r3, [r3, #1]
 800b60c:	2b01      	cmp	r3, #1
 800b60e:	d123      	bne.n	800b658 <USB_EPStartXfer+0x3a0>
 800b610:	683b      	ldr	r3, [r7, #0]
 800b612:	781b      	ldrb	r3, [r3, #0]
 800b614:	00db      	lsls	r3, r3, #3
 800b616:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b61a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b61e:	681a      	ldr	r2, [r3, #0]
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	781b      	ldrb	r3, [r3, #0]
 800b624:	00db      	lsls	r3, r3, #3
 800b626:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b62a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b62e:	b292      	uxth	r2, r2
 800b630:	601a      	str	r2, [r3, #0]
 800b632:	683b      	ldr	r3, [r7, #0]
 800b634:	781b      	ldrb	r3, [r3, #0]
 800b636:	00db      	lsls	r3, r3, #3
 800b638:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b63c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b640:	6819      	ldr	r1, [r3, #0]
 800b642:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b644:	041a      	lsls	r2, r3, #16
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	781b      	ldrb	r3, [r3, #0]
 800b64a:	00db      	lsls	r3, r3, #3
 800b64c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b650:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b654:	430a      	orrs	r2, r1
 800b656:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b658:	683b      	ldr	r3, [r7, #0]
 800b65a:	891b      	ldrh	r3, [r3, #8]
 800b65c:	82fb      	strh	r3, [r7, #22]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b65e:	683b      	ldr	r3, [r7, #0]
 800b660:	6959      	ldr	r1, [r3, #20]
 800b662:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b664:	b29b      	uxth	r3, r3
 800b666:	8afa      	ldrh	r2, [r7, #22]
 800b668:	6878      	ldr	r0, [r7, #4]
 800b66a:	f000 fd68 	bl	800c13e <USB_WritePMA>
 800b66e:	e2fd      	b.n	800bc6c <USB_EPStartXfer+0x9b4>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b670:	683b      	ldr	r3, [r7, #0]
 800b672:	785b      	ldrb	r3, [r3, #1]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d16a      	bne.n	800b74e <USB_EPStartXfer+0x496>
 800b678:	683b      	ldr	r3, [r7, #0]
 800b67a:	781b      	ldrb	r3, [r3, #0]
 800b67c:	00db      	lsls	r3, r3, #3
 800b67e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b682:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b686:	681a      	ldr	r2, [r3, #0]
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	781b      	ldrb	r3, [r3, #0]
 800b68c:	00db      	lsls	r3, r3, #3
 800b68e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b692:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b696:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800b69a:	601a      	str	r2, [r3, #0]
 800b69c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d112      	bne.n	800b6c8 <USB_EPStartXfer+0x410>
 800b6a2:	683b      	ldr	r3, [r7, #0]
 800b6a4:	781b      	ldrb	r3, [r3, #0]
 800b6a6:	00db      	lsls	r3, r3, #3
 800b6a8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b6ac:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b6b0:	681a      	ldr	r2, [r3, #0]
 800b6b2:	683b      	ldr	r3, [r7, #0]
 800b6b4:	781b      	ldrb	r3, [r3, #0]
 800b6b6:	00db      	lsls	r3, r3, #3
 800b6b8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b6bc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b6c0:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800b6c4:	601a      	str	r2, [r3, #0]
 800b6c6:	e06a      	b.n	800b79e <USB_EPStartXfer+0x4e6>
 800b6c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b6ca:	2b3e      	cmp	r3, #62	@ 0x3e
 800b6cc:	d81e      	bhi.n	800b70c <USB_EPStartXfer+0x454>
 800b6ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b6d0:	085b      	lsrs	r3, r3, #1
 800b6d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b6d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b6d6:	f003 0301 	and.w	r3, r3, #1
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d002      	beq.n	800b6e4 <USB_EPStartXfer+0x42c>
 800b6de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6e0:	3301      	adds	r3, #1
 800b6e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b6e4:	683b      	ldr	r3, [r7, #0]
 800b6e6:	781b      	ldrb	r3, [r3, #0]
 800b6e8:	00db      	lsls	r3, r3, #3
 800b6ea:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b6ee:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b6f2:	6819      	ldr	r1, [r3, #0]
 800b6f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6f6:	069a      	lsls	r2, r3, #26
 800b6f8:	683b      	ldr	r3, [r7, #0]
 800b6fa:	781b      	ldrb	r3, [r3, #0]
 800b6fc:	00db      	lsls	r3, r3, #3
 800b6fe:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b702:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b706:	430a      	orrs	r2, r1
 800b708:	601a      	str	r2, [r3, #0]
 800b70a:	e048      	b.n	800b79e <USB_EPStartXfer+0x4e6>
 800b70c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b70e:	095b      	lsrs	r3, r3, #5
 800b710:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b712:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b714:	f003 031f 	and.w	r3, r3, #31
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d102      	bne.n	800b722 <USB_EPStartXfer+0x46a>
 800b71c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b71e:	3b01      	subs	r3, #1
 800b720:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b722:	683b      	ldr	r3, [r7, #0]
 800b724:	781b      	ldrb	r3, [r3, #0]
 800b726:	00db      	lsls	r3, r3, #3
 800b728:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b72c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b730:	681a      	ldr	r2, [r3, #0]
 800b732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b734:	069b      	lsls	r3, r3, #26
 800b736:	431a      	orrs	r2, r3
 800b738:	683b      	ldr	r3, [r7, #0]
 800b73a:	781b      	ldrb	r3, [r3, #0]
 800b73c:	00db      	lsls	r3, r3, #3
 800b73e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b742:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b746:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800b74a:	601a      	str	r2, [r3, #0]
 800b74c:	e027      	b.n	800b79e <USB_EPStartXfer+0x4e6>
 800b74e:	683b      	ldr	r3, [r7, #0]
 800b750:	785b      	ldrb	r3, [r3, #1]
 800b752:	2b01      	cmp	r3, #1
 800b754:	d123      	bne.n	800b79e <USB_EPStartXfer+0x4e6>
 800b756:	683b      	ldr	r3, [r7, #0]
 800b758:	781b      	ldrb	r3, [r3, #0]
 800b75a:	00db      	lsls	r3, r3, #3
 800b75c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b760:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b764:	681a      	ldr	r2, [r3, #0]
 800b766:	683b      	ldr	r3, [r7, #0]
 800b768:	781b      	ldrb	r3, [r3, #0]
 800b76a:	00db      	lsls	r3, r3, #3
 800b76c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b770:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b774:	b292      	uxth	r2, r2
 800b776:	601a      	str	r2, [r3, #0]
 800b778:	683b      	ldr	r3, [r7, #0]
 800b77a:	781b      	ldrb	r3, [r3, #0]
 800b77c:	00db      	lsls	r3, r3, #3
 800b77e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b782:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b786:	6819      	ldr	r1, [r3, #0]
 800b788:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b78a:	041a      	lsls	r2, r3, #16
 800b78c:	683b      	ldr	r3, [r7, #0]
 800b78e:	781b      	ldrb	r3, [r3, #0]
 800b790:	00db      	lsls	r3, r3, #3
 800b792:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b796:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b79a:	430a      	orrs	r2, r1
 800b79c:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b79e:	683b      	ldr	r3, [r7, #0]
 800b7a0:	891b      	ldrh	r3, [r3, #8]
 800b7a2:	82fb      	strh	r3, [r7, #22]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b7a4:	683b      	ldr	r3, [r7, #0]
 800b7a6:	6959      	ldr	r1, [r3, #20]
 800b7a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7aa:	b29b      	uxth	r3, r3
 800b7ac:	8afa      	ldrh	r2, [r7, #22]
 800b7ae:	6878      	ldr	r0, [r7, #4]
 800b7b0:	f000 fcc5 	bl	800c13e <USB_WritePMA>
            ep->xfer_buff += len;
 800b7b4:	683b      	ldr	r3, [r7, #0]
 800b7b6:	695a      	ldr	r2, [r3, #20]
 800b7b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7ba:	441a      	add	r2, r3
 800b7bc:	683b      	ldr	r3, [r7, #0]
 800b7be:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b7c0:	683b      	ldr	r3, [r7, #0]
 800b7c2:	6a1a      	ldr	r2, [r3, #32]
 800b7c4:	683b      	ldr	r3, [r7, #0]
 800b7c6:	691b      	ldr	r3, [r3, #16]
 800b7c8:	429a      	cmp	r2, r3
 800b7ca:	d906      	bls.n	800b7da <USB_EPStartXfer+0x522>
            {
              ep->xfer_len_db -= len;
 800b7cc:	683b      	ldr	r3, [r7, #0]
 800b7ce:	6a1a      	ldr	r2, [r3, #32]
 800b7d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7d2:	1ad2      	subs	r2, r2, r3
 800b7d4:	683b      	ldr	r3, [r7, #0]
 800b7d6:	621a      	str	r2, [r3, #32]
 800b7d8:	e005      	b.n	800b7e6 <USB_EPStartXfer+0x52e>
            }
            else
            {
              len = ep->xfer_len_db;
 800b7da:	683b      	ldr	r3, [r7, #0]
 800b7dc:	6a1b      	ldr	r3, [r3, #32]
 800b7de:	647b      	str	r3, [r7, #68]	@ 0x44
              ep->xfer_len_db = 0U;
 800b7e0:	683b      	ldr	r3, [r7, #0]
 800b7e2:	2200      	movs	r2, #0
 800b7e4:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b7e6:	683b      	ldr	r3, [r7, #0]
 800b7e8:	785b      	ldrb	r3, [r3, #1]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d16a      	bne.n	800b8c4 <USB_EPStartXfer+0x60c>
 800b7ee:	683b      	ldr	r3, [r7, #0]
 800b7f0:	781b      	ldrb	r3, [r3, #0]
 800b7f2:	00db      	lsls	r3, r3, #3
 800b7f4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b7f8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b7fc:	685a      	ldr	r2, [r3, #4]
 800b7fe:	683b      	ldr	r3, [r7, #0]
 800b800:	781b      	ldrb	r3, [r3, #0]
 800b802:	00db      	lsls	r3, r3, #3
 800b804:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b808:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b80c:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800b810:	605a      	str	r2, [r3, #4]
 800b812:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b814:	2b00      	cmp	r3, #0
 800b816:	d112      	bne.n	800b83e <USB_EPStartXfer+0x586>
 800b818:	683b      	ldr	r3, [r7, #0]
 800b81a:	781b      	ldrb	r3, [r3, #0]
 800b81c:	00db      	lsls	r3, r3, #3
 800b81e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b822:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b826:	685a      	ldr	r2, [r3, #4]
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	781b      	ldrb	r3, [r3, #0]
 800b82c:	00db      	lsls	r3, r3, #3
 800b82e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b832:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b836:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800b83a:	605a      	str	r2, [r3, #4]
 800b83c:	e06a      	b.n	800b914 <USB_EPStartXfer+0x65c>
 800b83e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b840:	2b3e      	cmp	r3, #62	@ 0x3e
 800b842:	d81e      	bhi.n	800b882 <USB_EPStartXfer+0x5ca>
 800b844:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b846:	085b      	lsrs	r3, r3, #1
 800b848:	637b      	str	r3, [r7, #52]	@ 0x34
 800b84a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b84c:	f003 0301 	and.w	r3, r3, #1
 800b850:	2b00      	cmp	r3, #0
 800b852:	d002      	beq.n	800b85a <USB_EPStartXfer+0x5a2>
 800b854:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b856:	3301      	adds	r3, #1
 800b858:	637b      	str	r3, [r7, #52]	@ 0x34
 800b85a:	683b      	ldr	r3, [r7, #0]
 800b85c:	781b      	ldrb	r3, [r3, #0]
 800b85e:	00db      	lsls	r3, r3, #3
 800b860:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b864:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b868:	6859      	ldr	r1, [r3, #4]
 800b86a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b86c:	069a      	lsls	r2, r3, #26
 800b86e:	683b      	ldr	r3, [r7, #0]
 800b870:	781b      	ldrb	r3, [r3, #0]
 800b872:	00db      	lsls	r3, r3, #3
 800b874:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b878:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b87c:	430a      	orrs	r2, r1
 800b87e:	605a      	str	r2, [r3, #4]
 800b880:	e048      	b.n	800b914 <USB_EPStartXfer+0x65c>
 800b882:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b884:	095b      	lsrs	r3, r3, #5
 800b886:	637b      	str	r3, [r7, #52]	@ 0x34
 800b888:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b88a:	f003 031f 	and.w	r3, r3, #31
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d102      	bne.n	800b898 <USB_EPStartXfer+0x5e0>
 800b892:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b894:	3b01      	subs	r3, #1
 800b896:	637b      	str	r3, [r7, #52]	@ 0x34
 800b898:	683b      	ldr	r3, [r7, #0]
 800b89a:	781b      	ldrb	r3, [r3, #0]
 800b89c:	00db      	lsls	r3, r3, #3
 800b89e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b8a2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b8a6:	685a      	ldr	r2, [r3, #4]
 800b8a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8aa:	069b      	lsls	r3, r3, #26
 800b8ac:	431a      	orrs	r2, r3
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	781b      	ldrb	r3, [r3, #0]
 800b8b2:	00db      	lsls	r3, r3, #3
 800b8b4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b8b8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b8bc:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800b8c0:	605a      	str	r2, [r3, #4]
 800b8c2:	e027      	b.n	800b914 <USB_EPStartXfer+0x65c>
 800b8c4:	683b      	ldr	r3, [r7, #0]
 800b8c6:	785b      	ldrb	r3, [r3, #1]
 800b8c8:	2b01      	cmp	r3, #1
 800b8ca:	d123      	bne.n	800b914 <USB_EPStartXfer+0x65c>
 800b8cc:	683b      	ldr	r3, [r7, #0]
 800b8ce:	781b      	ldrb	r3, [r3, #0]
 800b8d0:	00db      	lsls	r3, r3, #3
 800b8d2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b8d6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b8da:	685a      	ldr	r2, [r3, #4]
 800b8dc:	683b      	ldr	r3, [r7, #0]
 800b8de:	781b      	ldrb	r3, [r3, #0]
 800b8e0:	00db      	lsls	r3, r3, #3
 800b8e2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b8e6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b8ea:	b292      	uxth	r2, r2
 800b8ec:	605a      	str	r2, [r3, #4]
 800b8ee:	683b      	ldr	r3, [r7, #0]
 800b8f0:	781b      	ldrb	r3, [r3, #0]
 800b8f2:	00db      	lsls	r3, r3, #3
 800b8f4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b8f8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b8fc:	6859      	ldr	r1, [r3, #4]
 800b8fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b900:	041a      	lsls	r2, r3, #16
 800b902:	683b      	ldr	r3, [r7, #0]
 800b904:	781b      	ldrb	r3, [r3, #0]
 800b906:	00db      	lsls	r3, r3, #3
 800b908:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b90c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b910:	430a      	orrs	r2, r1
 800b912:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 800b914:	683b      	ldr	r3, [r7, #0]
 800b916:	895b      	ldrh	r3, [r3, #10]
 800b918:	82fb      	strh	r3, [r7, #22]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b91a:	683b      	ldr	r3, [r7, #0]
 800b91c:	6959      	ldr	r1, [r3, #20]
 800b91e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b920:	b29b      	uxth	r3, r3
 800b922:	8afa      	ldrh	r2, [r7, #22]
 800b924:	6878      	ldr	r0, [r7, #4]
 800b926:	f000 fc0a 	bl	800c13e <USB_WritePMA>
 800b92a:	e19f      	b.n	800bc6c <USB_EPStartXfer+0x9b4>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800b92c:	683b      	ldr	r3, [r7, #0]
 800b92e:	6a1b      	ldr	r3, [r3, #32]
 800b930:	647b      	str	r3, [r7, #68]	@ 0x44

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800b932:	687a      	ldr	r2, [r7, #4]
 800b934:	683b      	ldr	r3, [r7, #0]
 800b936:	781b      	ldrb	r3, [r3, #0]
 800b938:	009b      	lsls	r3, r3, #2
 800b93a:	4413      	add	r3, r2
 800b93c:	681a      	ldr	r2, [r3, #0]
 800b93e:	4ba0      	ldr	r3, [pc, #640]	@ (800bbc0 <USB_EPStartXfer+0x908>)
 800b940:	4013      	ands	r3, r2
 800b942:	613b      	str	r3, [r7, #16]
 800b944:	687a      	ldr	r2, [r7, #4]
 800b946:	683b      	ldr	r3, [r7, #0]
 800b948:	781b      	ldrb	r3, [r3, #0]
 800b94a:	009b      	lsls	r3, r3, #2
 800b94c:	441a      	add	r2, r3
 800b94e:	693b      	ldr	r3, [r7, #16]
 800b950:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b954:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b958:	6013      	str	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b95a:	683b      	ldr	r3, [r7, #0]
 800b95c:	781b      	ldrb	r3, [r3, #0]
 800b95e:	00db      	lsls	r3, r3, #3
 800b960:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b964:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b968:	681a      	ldr	r2, [r3, #0]
 800b96a:	683b      	ldr	r3, [r7, #0]
 800b96c:	781b      	ldrb	r3, [r3, #0]
 800b96e:	00db      	lsls	r3, r3, #3
 800b970:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b974:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b978:	b292      	uxth	r2, r2
 800b97a:	601a      	str	r2, [r3, #0]
 800b97c:	683b      	ldr	r3, [r7, #0]
 800b97e:	781b      	ldrb	r3, [r3, #0]
 800b980:	00db      	lsls	r3, r3, #3
 800b982:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b986:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b98a:	6819      	ldr	r1, [r3, #0]
 800b98c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b98e:	041a      	lsls	r2, r3, #16
 800b990:	683b      	ldr	r3, [r7, #0]
 800b992:	781b      	ldrb	r3, [r3, #0]
 800b994:	00db      	lsls	r3, r3, #3
 800b996:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b99a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b99e:	430a      	orrs	r2, r1
 800b9a0:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b9a2:	683b      	ldr	r3, [r7, #0]
 800b9a4:	891b      	ldrh	r3, [r3, #8]
 800b9a6:	82fb      	strh	r3, [r7, #22]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b9a8:	683b      	ldr	r3, [r7, #0]
 800b9aa:	6959      	ldr	r1, [r3, #20]
 800b9ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b9ae:	b29b      	uxth	r3, r3
 800b9b0:	8afa      	ldrh	r2, [r7, #22]
 800b9b2:	6878      	ldr	r0, [r7, #4]
 800b9b4:	f000 fbc3 	bl	800c13e <USB_WritePMA>
 800b9b8:	e158      	b.n	800bc6c <USB_EPStartXfer+0x9b4>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800b9ba:	683b      	ldr	r3, [r7, #0]
 800b9bc:	6a1a      	ldr	r2, [r3, #32]
 800b9be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b9c0:	1ad2      	subs	r2, r2, r3
 800b9c2:	683b      	ldr	r3, [r7, #0]
 800b9c4:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b9c6:	687a      	ldr	r2, [r7, #4]
 800b9c8:	683b      	ldr	r3, [r7, #0]
 800b9ca:	781b      	ldrb	r3, [r3, #0]
 800b9cc:	009b      	lsls	r3, r3, #2
 800b9ce:	4413      	add	r3, r2
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	f000 80a3 	beq.w	800bb22 <USB_EPStartXfer+0x86a>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	785b      	ldrb	r3, [r3, #1]
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d16a      	bne.n	800baba <USB_EPStartXfer+0x802>
 800b9e4:	683b      	ldr	r3, [r7, #0]
 800b9e6:	781b      	ldrb	r3, [r3, #0]
 800b9e8:	00db      	lsls	r3, r3, #3
 800b9ea:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b9ee:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800b9f2:	685a      	ldr	r2, [r3, #4]
 800b9f4:	683b      	ldr	r3, [r7, #0]
 800b9f6:	781b      	ldrb	r3, [r3, #0]
 800b9f8:	00db      	lsls	r3, r3, #3
 800b9fa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b9fe:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ba02:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800ba06:	605a      	str	r2, [r3, #4]
 800ba08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d112      	bne.n	800ba34 <USB_EPStartXfer+0x77c>
 800ba0e:	683b      	ldr	r3, [r7, #0]
 800ba10:	781b      	ldrb	r3, [r3, #0]
 800ba12:	00db      	lsls	r3, r3, #3
 800ba14:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ba18:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ba1c:	685a      	ldr	r2, [r3, #4]
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	781b      	ldrb	r3, [r3, #0]
 800ba22:	00db      	lsls	r3, r3, #3
 800ba24:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ba28:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ba2c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800ba30:	605a      	str	r2, [r3, #4]
 800ba32:	e06a      	b.n	800bb0a <USB_EPStartXfer+0x852>
 800ba34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba36:	2b3e      	cmp	r3, #62	@ 0x3e
 800ba38:	d81e      	bhi.n	800ba78 <USB_EPStartXfer+0x7c0>
 800ba3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba3c:	085b      	lsrs	r3, r3, #1
 800ba3e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ba40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba42:	f003 0301 	and.w	r3, r3, #1
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d002      	beq.n	800ba50 <USB_EPStartXfer+0x798>
 800ba4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba4c:	3301      	adds	r3, #1
 800ba4e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	781b      	ldrb	r3, [r3, #0]
 800ba54:	00db      	lsls	r3, r3, #3
 800ba56:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ba5a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ba5e:	6859      	ldr	r1, [r3, #4]
 800ba60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba62:	069a      	lsls	r2, r3, #26
 800ba64:	683b      	ldr	r3, [r7, #0]
 800ba66:	781b      	ldrb	r3, [r3, #0]
 800ba68:	00db      	lsls	r3, r3, #3
 800ba6a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ba6e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ba72:	430a      	orrs	r2, r1
 800ba74:	605a      	str	r2, [r3, #4]
 800ba76:	e048      	b.n	800bb0a <USB_EPStartXfer+0x852>
 800ba78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba7a:	095b      	lsrs	r3, r3, #5
 800ba7c:	633b      	str	r3, [r7, #48]	@ 0x30
 800ba7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba80:	f003 031f 	and.w	r3, r3, #31
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d102      	bne.n	800ba8e <USB_EPStartXfer+0x7d6>
 800ba88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba8a:	3b01      	subs	r3, #1
 800ba8c:	633b      	str	r3, [r7, #48]	@ 0x30
 800ba8e:	683b      	ldr	r3, [r7, #0]
 800ba90:	781b      	ldrb	r3, [r3, #0]
 800ba92:	00db      	lsls	r3, r3, #3
 800ba94:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ba98:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800ba9c:	685a      	ldr	r2, [r3, #4]
 800ba9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baa0:	069b      	lsls	r3, r3, #26
 800baa2:	431a      	orrs	r2, r3
 800baa4:	683b      	ldr	r3, [r7, #0]
 800baa6:	781b      	ldrb	r3, [r3, #0]
 800baa8:	00db      	lsls	r3, r3, #3
 800baaa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800baae:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800bab2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800bab6:	605a      	str	r2, [r3, #4]
 800bab8:	e027      	b.n	800bb0a <USB_EPStartXfer+0x852>
 800baba:	683b      	ldr	r3, [r7, #0]
 800babc:	785b      	ldrb	r3, [r3, #1]
 800babe:	2b01      	cmp	r3, #1
 800bac0:	d123      	bne.n	800bb0a <USB_EPStartXfer+0x852>
 800bac2:	683b      	ldr	r3, [r7, #0]
 800bac4:	781b      	ldrb	r3, [r3, #0]
 800bac6:	00db      	lsls	r3, r3, #3
 800bac8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bacc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800bad0:	685a      	ldr	r2, [r3, #4]
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	781b      	ldrb	r3, [r3, #0]
 800bad6:	00db      	lsls	r3, r3, #3
 800bad8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800badc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800bae0:	b292      	uxth	r2, r2
 800bae2:	605a      	str	r2, [r3, #4]
 800bae4:	683b      	ldr	r3, [r7, #0]
 800bae6:	781b      	ldrb	r3, [r3, #0]
 800bae8:	00db      	lsls	r3, r3, #3
 800baea:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800baee:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800baf2:	6859      	ldr	r1, [r3, #4]
 800baf4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800baf6:	041a      	lsls	r2, r3, #16
 800baf8:	683b      	ldr	r3, [r7, #0]
 800bafa:	781b      	ldrb	r3, [r3, #0]
 800bafc:	00db      	lsls	r3, r3, #3
 800bafe:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bb02:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800bb06:	430a      	orrs	r2, r1
 800bb08:	605a      	str	r2, [r3, #4]
          pmabuffer = ep->pmaaddr1;
 800bb0a:	683b      	ldr	r3, [r7, #0]
 800bb0c:	895b      	ldrh	r3, [r3, #10]
 800bb0e:	82fb      	strh	r3, [r7, #22]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bb10:	683b      	ldr	r3, [r7, #0]
 800bb12:	6959      	ldr	r1, [r3, #20]
 800bb14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bb16:	b29b      	uxth	r3, r3
 800bb18:	8afa      	ldrh	r2, [r7, #22]
 800bb1a:	6878      	ldr	r0, [r7, #4]
 800bb1c:	f000 fb0f 	bl	800c13e <USB_WritePMA>
 800bb20:	e0a4      	b.n	800bc6c <USB_EPStartXfer+0x9b4>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bb22:	683b      	ldr	r3, [r7, #0]
 800bb24:	785b      	ldrb	r3, [r3, #1]
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d16d      	bne.n	800bc06 <USB_EPStartXfer+0x94e>
 800bb2a:	683b      	ldr	r3, [r7, #0]
 800bb2c:	781b      	ldrb	r3, [r3, #0]
 800bb2e:	00db      	lsls	r3, r3, #3
 800bb30:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bb34:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800bb38:	681a      	ldr	r2, [r3, #0]
 800bb3a:	683b      	ldr	r3, [r7, #0]
 800bb3c:	781b      	ldrb	r3, [r3, #0]
 800bb3e:	00db      	lsls	r3, r3, #3
 800bb40:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bb44:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800bb48:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 800bb4c:	601a      	str	r2, [r3, #0]
 800bb4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d112      	bne.n	800bb7a <USB_EPStartXfer+0x8c2>
 800bb54:	683b      	ldr	r3, [r7, #0]
 800bb56:	781b      	ldrb	r3, [r3, #0]
 800bb58:	00db      	lsls	r3, r3, #3
 800bb5a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bb5e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800bb62:	681a      	ldr	r2, [r3, #0]
 800bb64:	683b      	ldr	r3, [r7, #0]
 800bb66:	781b      	ldrb	r3, [r3, #0]
 800bb68:	00db      	lsls	r3, r3, #3
 800bb6a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bb6e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800bb72:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800bb76:	601a      	str	r2, [r3, #0]
 800bb78:	e06d      	b.n	800bc56 <USB_EPStartXfer+0x99e>
 800bb7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bb7c:	2b3e      	cmp	r3, #62	@ 0x3e
 800bb7e:	d821      	bhi.n	800bbc4 <USB_EPStartXfer+0x90c>
 800bb80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bb82:	085b      	lsrs	r3, r3, #1
 800bb84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bb86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bb88:	f003 0301 	and.w	r3, r3, #1
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d002      	beq.n	800bb96 <USB_EPStartXfer+0x8de>
 800bb90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb92:	3301      	adds	r3, #1
 800bb94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bb96:	683b      	ldr	r3, [r7, #0]
 800bb98:	781b      	ldrb	r3, [r3, #0]
 800bb9a:	00db      	lsls	r3, r3, #3
 800bb9c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bba0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800bba4:	6819      	ldr	r1, [r3, #0]
 800bba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bba8:	069a      	lsls	r2, r3, #26
 800bbaa:	683b      	ldr	r3, [r7, #0]
 800bbac:	781b      	ldrb	r3, [r3, #0]
 800bbae:	00db      	lsls	r3, r3, #3
 800bbb0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bbb4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800bbb8:	430a      	orrs	r2, r1
 800bbba:	601a      	str	r2, [r3, #0]
 800bbbc:	e04b      	b.n	800bc56 <USB_EPStartXfer+0x99e>
 800bbbe:	bf00      	nop
 800bbc0:	07ff8e8f 	.word	0x07ff8e8f
 800bbc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bbc6:	095b      	lsrs	r3, r3, #5
 800bbc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bbca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bbcc:	f003 031f 	and.w	r3, r3, #31
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d102      	bne.n	800bbda <USB_EPStartXfer+0x922>
 800bbd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbd6:	3b01      	subs	r3, #1
 800bbd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bbda:	683b      	ldr	r3, [r7, #0]
 800bbdc:	781b      	ldrb	r3, [r3, #0]
 800bbde:	00db      	lsls	r3, r3, #3
 800bbe0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bbe4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800bbe8:	681a      	ldr	r2, [r3, #0]
 800bbea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbec:	069b      	lsls	r3, r3, #26
 800bbee:	431a      	orrs	r2, r3
 800bbf0:	683b      	ldr	r3, [r7, #0]
 800bbf2:	781b      	ldrb	r3, [r3, #0]
 800bbf4:	00db      	lsls	r3, r3, #3
 800bbf6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bbfa:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800bbfe:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800bc02:	601a      	str	r2, [r3, #0]
 800bc04:	e027      	b.n	800bc56 <USB_EPStartXfer+0x99e>
 800bc06:	683b      	ldr	r3, [r7, #0]
 800bc08:	785b      	ldrb	r3, [r3, #1]
 800bc0a:	2b01      	cmp	r3, #1
 800bc0c:	d123      	bne.n	800bc56 <USB_EPStartXfer+0x99e>
 800bc0e:	683b      	ldr	r3, [r7, #0]
 800bc10:	781b      	ldrb	r3, [r3, #0]
 800bc12:	00db      	lsls	r3, r3, #3
 800bc14:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bc18:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800bc1c:	681a      	ldr	r2, [r3, #0]
 800bc1e:	683b      	ldr	r3, [r7, #0]
 800bc20:	781b      	ldrb	r3, [r3, #0]
 800bc22:	00db      	lsls	r3, r3, #3
 800bc24:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bc28:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800bc2c:	b292      	uxth	r2, r2
 800bc2e:	601a      	str	r2, [r3, #0]
 800bc30:	683b      	ldr	r3, [r7, #0]
 800bc32:	781b      	ldrb	r3, [r3, #0]
 800bc34:	00db      	lsls	r3, r3, #3
 800bc36:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bc3a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800bc3e:	6819      	ldr	r1, [r3, #0]
 800bc40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc42:	041a      	lsls	r2, r3, #16
 800bc44:	683b      	ldr	r3, [r7, #0]
 800bc46:	781b      	ldrb	r3, [r3, #0]
 800bc48:	00db      	lsls	r3, r3, #3
 800bc4a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bc4e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800bc52:	430a      	orrs	r2, r1
 800bc54:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800bc56:	683b      	ldr	r3, [r7, #0]
 800bc58:	891b      	ldrh	r3, [r3, #8]
 800bc5a:	82fb      	strh	r3, [r7, #22]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bc5c:	683b      	ldr	r3, [r7, #0]
 800bc5e:	6959      	ldr	r1, [r3, #20]
 800bc60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc62:	b29b      	uxth	r3, r3
 800bc64:	8afa      	ldrh	r2, [r7, #22]
 800bc66:	6878      	ldr	r0, [r7, #4]
 800bc68:	f000 fa69 	bl	800c13e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800bc6c:	687a      	ldr	r2, [r7, #4]
 800bc6e:	683b      	ldr	r3, [r7, #0]
 800bc70:	781b      	ldrb	r3, [r3, #0]
 800bc72:	009b      	lsls	r3, r3, #2
 800bc74:	4413      	add	r3, r2
 800bc76:	681a      	ldr	r2, [r3, #0]
 800bc78:	4b60      	ldr	r3, [pc, #384]	@ (800bdfc <USB_EPStartXfer+0xb44>)
 800bc7a:	4013      	ands	r3, r2
 800bc7c:	60bb      	str	r3, [r7, #8]
 800bc7e:	68bb      	ldr	r3, [r7, #8]
 800bc80:	f083 0310 	eor.w	r3, r3, #16
 800bc84:	60bb      	str	r3, [r7, #8]
 800bc86:	68bb      	ldr	r3, [r7, #8]
 800bc88:	f083 0320 	eor.w	r3, r3, #32
 800bc8c:	60bb      	str	r3, [r7, #8]
 800bc8e:	687a      	ldr	r2, [r7, #4]
 800bc90:	683b      	ldr	r3, [r7, #0]
 800bc92:	781b      	ldrb	r3, [r3, #0]
 800bc94:	009b      	lsls	r3, r3, #2
 800bc96:	441a      	add	r2, r3
 800bc98:	68bb      	ldr	r3, [r7, #8]
 800bc9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bc9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bca2:	6013      	str	r3, [r2, #0]
 800bca4:	e0a4      	b.n	800bdf0 <USB_EPStartXfer+0xb38>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800bca6:	683b      	ldr	r3, [r7, #0]
 800bca8:	7b1b      	ldrb	r3, [r3, #12]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d142      	bne.n	800bd34 <USB_EPStartXfer+0xa7c>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800bcae:	683b      	ldr	r3, [r7, #0]
 800bcb0:	699b      	ldr	r3, [r3, #24]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d118      	bne.n	800bce8 <USB_EPStartXfer+0xa30>
 800bcb6:	683b      	ldr	r3, [r7, #0]
 800bcb8:	78db      	ldrb	r3, [r3, #3]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d114      	bne.n	800bce8 <USB_EPStartXfer+0xa30>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800bcbe:	687a      	ldr	r2, [r7, #4]
 800bcc0:	683b      	ldr	r3, [r7, #0]
 800bcc2:	781b      	ldrb	r3, [r3, #0]
 800bcc4:	009b      	lsls	r3, r3, #2
 800bcc6:	4413      	add	r3, r2
 800bcc8:	681a      	ldr	r2, [r3, #0]
 800bcca:	4b4d      	ldr	r3, [pc, #308]	@ (800be00 <USB_EPStartXfer+0xb48>)
 800bccc:	4013      	ands	r3, r2
 800bcce:	623b      	str	r3, [r7, #32]
 800bcd0:	687a      	ldr	r2, [r7, #4]
 800bcd2:	683b      	ldr	r3, [r7, #0]
 800bcd4:	781b      	ldrb	r3, [r3, #0]
 800bcd6:	009b      	lsls	r3, r3, #2
 800bcd8:	441a      	add	r2, r3
 800bcda:	6a3b      	ldr	r3, [r7, #32]
 800bcdc:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800bce0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bce4:	6013      	str	r3, [r2, #0]
 800bce6:	e013      	b.n	800bd10 <USB_EPStartXfer+0xa58>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800bce8:	687a      	ldr	r2, [r7, #4]
 800bcea:	683b      	ldr	r3, [r7, #0]
 800bcec:	781b      	ldrb	r3, [r3, #0]
 800bcee:	009b      	lsls	r3, r3, #2
 800bcf0:	4413      	add	r3, r2
 800bcf2:	681a      	ldr	r2, [r3, #0]
 800bcf4:	4b43      	ldr	r3, [pc, #268]	@ (800be04 <USB_EPStartXfer+0xb4c>)
 800bcf6:	4013      	ands	r3, r2
 800bcf8:	61fb      	str	r3, [r7, #28]
 800bcfa:	687a      	ldr	r2, [r7, #4]
 800bcfc:	683b      	ldr	r3, [r7, #0]
 800bcfe:	781b      	ldrb	r3, [r3, #0]
 800bd00:	009b      	lsls	r3, r3, #2
 800bd02:	441a      	add	r2, r3
 800bd04:	69fb      	ldr	r3, [r7, #28]
 800bd06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bd0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd0e:	6013      	str	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800bd10:	683b      	ldr	r3, [r7, #0]
 800bd12:	699a      	ldr	r2, [r3, #24]
 800bd14:	683b      	ldr	r3, [r7, #0]
 800bd16:	691b      	ldr	r3, [r3, #16]
 800bd18:	429a      	cmp	r2, r3
 800bd1a:	d907      	bls.n	800bd2c <USB_EPStartXfer+0xa74>
      {
        ep->xfer_len -= ep->maxpacket;
 800bd1c:	683b      	ldr	r3, [r7, #0]
 800bd1e:	699a      	ldr	r2, [r3, #24]
 800bd20:	683b      	ldr	r3, [r7, #0]
 800bd22:	691b      	ldr	r3, [r3, #16]
 800bd24:	1ad2      	subs	r2, r2, r3
 800bd26:	683b      	ldr	r3, [r7, #0]
 800bd28:	619a      	str	r2, [r3, #24]
 800bd2a:	e045      	b.n	800bdb8 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800bd2c:	683b      	ldr	r3, [r7, #0]
 800bd2e:	2200      	movs	r2, #0
 800bd30:	619a      	str	r2, [r3, #24]
 800bd32:	e041      	b.n	800bdb8 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	78db      	ldrb	r3, [r3, #3]
 800bd38:	2b02      	cmp	r3, #2
 800bd3a:	d133      	bne.n	800bda4 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800bd3c:	683b      	ldr	r3, [r7, #0]
 800bd3e:	69db      	ldr	r3, [r3, #28]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d039      	beq.n	800bdb8 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 800bd44:	687a      	ldr	r2, [r7, #4]
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	781b      	ldrb	r3, [r3, #0]
 800bd4a:	009b      	lsls	r3, r3, #2
 800bd4c:	4413      	add	r3, r2
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	857b      	strh	r3, [r7, #42]	@ 0x2a

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800bd52:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800bd54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d004      	beq.n	800bd66 <USB_EPStartXfer+0xaae>
 800bd5c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800bd5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d109      	bne.n	800bd7a <USB_EPStartXfer+0xac2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800bd66:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800bd68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d123      	bne.n	800bdb8 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800bd70:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800bd72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d11e      	bne.n	800bdb8 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800bd7a:	687a      	ldr	r2, [r7, #4]
 800bd7c:	683b      	ldr	r3, [r7, #0]
 800bd7e:	781b      	ldrb	r3, [r3, #0]
 800bd80:	009b      	lsls	r3, r3, #2
 800bd82:	4413      	add	r3, r2
 800bd84:	681a      	ldr	r2, [r3, #0]
 800bd86:	4b1e      	ldr	r3, [pc, #120]	@ (800be00 <USB_EPStartXfer+0xb48>)
 800bd88:	4013      	ands	r3, r2
 800bd8a:	627b      	str	r3, [r7, #36]	@ 0x24
 800bd8c:	687a      	ldr	r2, [r7, #4]
 800bd8e:	683b      	ldr	r3, [r7, #0]
 800bd90:	781b      	ldrb	r3, [r3, #0]
 800bd92:	009b      	lsls	r3, r3, #2
 800bd94:	441a      	add	r2, r3
 800bd96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bd9c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800bda0:	6013      	str	r3, [r2, #0]
 800bda2:	e009      	b.n	800bdb8 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800bda4:	683b      	ldr	r3, [r7, #0]
 800bda6:	78db      	ldrb	r3, [r3, #3]
 800bda8:	2b01      	cmp	r3, #1
 800bdaa:	d103      	bne.n	800bdb4 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800bdac:	683b      	ldr	r3, [r7, #0]
 800bdae:	2200      	movs	r2, #0
 800bdb0:	619a      	str	r2, [r3, #24]
 800bdb2:	e001      	b.n	800bdb8 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800bdb4:	2301      	movs	r3, #1
 800bdb6:	e01c      	b.n	800bdf2 <USB_EPStartXfer+0xb3a>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800bdb8:	687a      	ldr	r2, [r7, #4]
 800bdba:	683b      	ldr	r3, [r7, #0]
 800bdbc:	781b      	ldrb	r3, [r3, #0]
 800bdbe:	009b      	lsls	r3, r3, #2
 800bdc0:	4413      	add	r3, r2
 800bdc2:	681a      	ldr	r2, [r3, #0]
 800bdc4:	4b10      	ldr	r3, [pc, #64]	@ (800be08 <USB_EPStartXfer+0xb50>)
 800bdc6:	4013      	ands	r3, r2
 800bdc8:	61bb      	str	r3, [r7, #24]
 800bdca:	69bb      	ldr	r3, [r7, #24]
 800bdcc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800bdd0:	61bb      	str	r3, [r7, #24]
 800bdd2:	69bb      	ldr	r3, [r7, #24]
 800bdd4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800bdd8:	61bb      	str	r3, [r7, #24]
 800bdda:	687a      	ldr	r2, [r7, #4]
 800bddc:	683b      	ldr	r3, [r7, #0]
 800bdde:	781b      	ldrb	r3, [r3, #0]
 800bde0:	009b      	lsls	r3, r3, #2
 800bde2:	441a      	add	r2, r3
 800bde4:	69bb      	ldr	r3, [r7, #24]
 800bde6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bdea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bdee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bdf0:	2300      	movs	r3, #0
}
 800bdf2:	4618      	mov	r0, r3
 800bdf4:	3748      	adds	r7, #72	@ 0x48
 800bdf6:	46bd      	mov	sp, r7
 800bdf8:	bd80      	pop	{r7, pc}
 800bdfa:	bf00      	nop
 800bdfc:	07ff8fbf 	.word	0x07ff8fbf
 800be00:	07ff8f8f 	.word	0x07ff8f8f
 800be04:	07ff8e8f 	.word	0x07ff8e8f
 800be08:	07ffbf8f 	.word	0x07ffbf8f

0800be0c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800be0c:	b480      	push	{r7}
 800be0e:	b085      	sub	sp, #20
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
 800be14:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	785b      	ldrb	r3, [r3, #1]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d018      	beq.n	800be50 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800be1e:	687a      	ldr	r2, [r7, #4]
 800be20:	683b      	ldr	r3, [r7, #0]
 800be22:	781b      	ldrb	r3, [r3, #0]
 800be24:	009b      	lsls	r3, r3, #2
 800be26:	4413      	add	r3, r2
 800be28:	681a      	ldr	r2, [r3, #0]
 800be2a:	4b19      	ldr	r3, [pc, #100]	@ (800be90 <USB_EPSetStall+0x84>)
 800be2c:	4013      	ands	r3, r2
 800be2e:	60bb      	str	r3, [r7, #8]
 800be30:	68bb      	ldr	r3, [r7, #8]
 800be32:	f083 0310 	eor.w	r3, r3, #16
 800be36:	60bb      	str	r3, [r7, #8]
 800be38:	687a      	ldr	r2, [r7, #4]
 800be3a:	683b      	ldr	r3, [r7, #0]
 800be3c:	781b      	ldrb	r3, [r3, #0]
 800be3e:	009b      	lsls	r3, r3, #2
 800be40:	441a      	add	r2, r3
 800be42:	68bb      	ldr	r3, [r7, #8]
 800be44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800be48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be4c:	6013      	str	r3, [r2, #0]
 800be4e:	e017      	b.n	800be80 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800be50:	687a      	ldr	r2, [r7, #4]
 800be52:	683b      	ldr	r3, [r7, #0]
 800be54:	781b      	ldrb	r3, [r3, #0]
 800be56:	009b      	lsls	r3, r3, #2
 800be58:	4413      	add	r3, r2
 800be5a:	681a      	ldr	r2, [r3, #0]
 800be5c:	4b0d      	ldr	r3, [pc, #52]	@ (800be94 <USB_EPSetStall+0x88>)
 800be5e:	4013      	ands	r3, r2
 800be60:	60fb      	str	r3, [r7, #12]
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800be68:	60fb      	str	r3, [r7, #12]
 800be6a:	687a      	ldr	r2, [r7, #4]
 800be6c:	683b      	ldr	r3, [r7, #0]
 800be6e:	781b      	ldrb	r3, [r3, #0]
 800be70:	009b      	lsls	r3, r3, #2
 800be72:	441a      	add	r2, r3
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800be7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be7e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800be80:	2300      	movs	r3, #0
}
 800be82:	4618      	mov	r0, r3
 800be84:	3714      	adds	r7, #20
 800be86:	46bd      	mov	sp, r7
 800be88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be8c:	4770      	bx	lr
 800be8e:	bf00      	nop
 800be90:	07ff8fbf 	.word	0x07ff8fbf
 800be94:	07ffbf8f 	.word	0x07ffbf8f

0800be98 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800be98:	b480      	push	{r7}
 800be9a:	b089      	sub	sp, #36	@ 0x24
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	6078      	str	r0, [r7, #4]
 800bea0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800bea2:	683b      	ldr	r3, [r7, #0]
 800bea4:	785b      	ldrb	r3, [r3, #1]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d03c      	beq.n	800bf24 <USB_EPClearStall+0x8c>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800beaa:	687a      	ldr	r2, [r7, #4]
 800beac:	683b      	ldr	r3, [r7, #0]
 800beae:	781b      	ldrb	r3, [r3, #0]
 800beb0:	009b      	lsls	r3, r3, #2
 800beb2:	4413      	add	r3, r2
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	613b      	str	r3, [r7, #16]
 800beb8:	693b      	ldr	r3, [r7, #16]
 800beba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d013      	beq.n	800beea <USB_EPClearStall+0x52>
 800bec2:	687a      	ldr	r2, [r7, #4]
 800bec4:	683b      	ldr	r3, [r7, #0]
 800bec6:	781b      	ldrb	r3, [r3, #0]
 800bec8:	009b      	lsls	r3, r3, #2
 800beca:	4413      	add	r3, r2
 800becc:	681a      	ldr	r2, [r3, #0]
 800bece:	4b37      	ldr	r3, [pc, #220]	@ (800bfac <USB_EPClearStall+0x114>)
 800bed0:	4013      	ands	r3, r2
 800bed2:	60fb      	str	r3, [r7, #12]
 800bed4:	687a      	ldr	r2, [r7, #4]
 800bed6:	683b      	ldr	r3, [r7, #0]
 800bed8:	781b      	ldrb	r3, [r3, #0]
 800beda:	009b      	lsls	r3, r3, #2
 800bedc:	441a      	add	r2, r3
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bee4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800bee8:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800beea:	683b      	ldr	r3, [r7, #0]
 800beec:	78db      	ldrb	r3, [r3, #3]
 800beee:	2b01      	cmp	r3, #1
 800bef0:	d054      	beq.n	800bf9c <USB_EPClearStall+0x104>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800bef2:	687a      	ldr	r2, [r7, #4]
 800bef4:	683b      	ldr	r3, [r7, #0]
 800bef6:	781b      	ldrb	r3, [r3, #0]
 800bef8:	009b      	lsls	r3, r3, #2
 800befa:	4413      	add	r3, r2
 800befc:	681a      	ldr	r2, [r3, #0]
 800befe:	4b2c      	ldr	r3, [pc, #176]	@ (800bfb0 <USB_EPClearStall+0x118>)
 800bf00:	4013      	ands	r3, r2
 800bf02:	60bb      	str	r3, [r7, #8]
 800bf04:	68bb      	ldr	r3, [r7, #8]
 800bf06:	f083 0320 	eor.w	r3, r3, #32
 800bf0a:	60bb      	str	r3, [r7, #8]
 800bf0c:	687a      	ldr	r2, [r7, #4]
 800bf0e:	683b      	ldr	r3, [r7, #0]
 800bf10:	781b      	ldrb	r3, [r3, #0]
 800bf12:	009b      	lsls	r3, r3, #2
 800bf14:	441a      	add	r2, r3
 800bf16:	68bb      	ldr	r3, [r7, #8]
 800bf18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bf1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf20:	6013      	str	r3, [r2, #0]
 800bf22:	e03b      	b.n	800bf9c <USB_EPClearStall+0x104>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800bf24:	687a      	ldr	r2, [r7, #4]
 800bf26:	683b      	ldr	r3, [r7, #0]
 800bf28:	781b      	ldrb	r3, [r3, #0]
 800bf2a:	009b      	lsls	r3, r3, #2
 800bf2c:	4413      	add	r3, r2
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	61fb      	str	r3, [r7, #28]
 800bf32:	69fb      	ldr	r3, [r7, #28]
 800bf34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d013      	beq.n	800bf64 <USB_EPClearStall+0xcc>
 800bf3c:	687a      	ldr	r2, [r7, #4]
 800bf3e:	683b      	ldr	r3, [r7, #0]
 800bf40:	781b      	ldrb	r3, [r3, #0]
 800bf42:	009b      	lsls	r3, r3, #2
 800bf44:	4413      	add	r3, r2
 800bf46:	681a      	ldr	r2, [r3, #0]
 800bf48:	4b18      	ldr	r3, [pc, #96]	@ (800bfac <USB_EPClearStall+0x114>)
 800bf4a:	4013      	ands	r3, r2
 800bf4c:	61bb      	str	r3, [r7, #24]
 800bf4e:	687a      	ldr	r2, [r7, #4]
 800bf50:	683b      	ldr	r3, [r7, #0]
 800bf52:	781b      	ldrb	r3, [r3, #0]
 800bf54:	009b      	lsls	r3, r3, #2
 800bf56:	441a      	add	r2, r3
 800bf58:	69bb      	ldr	r3, [r7, #24]
 800bf5a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800bf5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf62:	6013      	str	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800bf64:	687a      	ldr	r2, [r7, #4]
 800bf66:	683b      	ldr	r3, [r7, #0]
 800bf68:	781b      	ldrb	r3, [r3, #0]
 800bf6a:	009b      	lsls	r3, r3, #2
 800bf6c:	4413      	add	r3, r2
 800bf6e:	681a      	ldr	r2, [r3, #0]
 800bf70:	4b10      	ldr	r3, [pc, #64]	@ (800bfb4 <USB_EPClearStall+0x11c>)
 800bf72:	4013      	ands	r3, r2
 800bf74:	617b      	str	r3, [r7, #20]
 800bf76:	697b      	ldr	r3, [r7, #20]
 800bf78:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800bf7c:	617b      	str	r3, [r7, #20]
 800bf7e:	697b      	ldr	r3, [r7, #20]
 800bf80:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800bf84:	617b      	str	r3, [r7, #20]
 800bf86:	687a      	ldr	r2, [r7, #4]
 800bf88:	683b      	ldr	r3, [r7, #0]
 800bf8a:	781b      	ldrb	r3, [r3, #0]
 800bf8c:	009b      	lsls	r3, r3, #2
 800bf8e:	441a      	add	r2, r3
 800bf90:	697b      	ldr	r3, [r7, #20]
 800bf92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bf96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf9a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bf9c:	2300      	movs	r3, #0
}
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	3724      	adds	r7, #36	@ 0x24
 800bfa2:	46bd      	mov	sp, r7
 800bfa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa8:	4770      	bx	lr
 800bfaa:	bf00      	nop
 800bfac:	07ff8f8f 	.word	0x07ff8f8f
 800bfb0:	07ff8fbf 	.word	0x07ff8fbf
 800bfb4:	07ffbf8f 	.word	0x07ffbf8f

0800bfb8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800bfb8:	b480      	push	{r7}
 800bfba:	b087      	sub	sp, #28
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	6078      	str	r0, [r7, #4]
 800bfc0:	6039      	str	r1, [r7, #0]
  /* IN endpoint */
  if (ep->is_in == 1U)
 800bfc2:	683b      	ldr	r3, [r7, #0]
 800bfc4:	785b      	ldrb	r3, [r3, #1]
 800bfc6:	2b01      	cmp	r3, #1
 800bfc8:	d135      	bne.n	800c036 <USB_EPStopXfer+0x7e>
  {
    if (ep->doublebuffer == 0U)
 800bfca:	683b      	ldr	r3, [r7, #0]
 800bfcc:	7b1b      	ldrb	r3, [r3, #12]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d166      	bne.n	800c0a0 <USB_EPStopXfer+0xe8>
    {
      if (ep->type != EP_TYPE_ISOC)
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	78db      	ldrb	r3, [r3, #3]
 800bfd6:	2b01      	cmp	r3, #1
 800bfd8:	d018      	beq.n	800c00c <USB_EPStopXfer+0x54>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800bfda:	687a      	ldr	r2, [r7, #4]
 800bfdc:	683b      	ldr	r3, [r7, #0]
 800bfde:	781b      	ldrb	r3, [r3, #0]
 800bfe0:	009b      	lsls	r3, r3, #2
 800bfe2:	4413      	add	r3, r2
 800bfe4:	681a      	ldr	r2, [r3, #0]
 800bfe6:	4b32      	ldr	r3, [pc, #200]	@ (800c0b0 <USB_EPStopXfer+0xf8>)
 800bfe8:	4013      	ands	r3, r2
 800bfea:	60bb      	str	r3, [r7, #8]
 800bfec:	68bb      	ldr	r3, [r7, #8]
 800bfee:	f083 0320 	eor.w	r3, r3, #32
 800bff2:	60bb      	str	r3, [r7, #8]
 800bff4:	687a      	ldr	r2, [r7, #4]
 800bff6:	683b      	ldr	r3, [r7, #0]
 800bff8:	781b      	ldrb	r3, [r3, #0]
 800bffa:	009b      	lsls	r3, r3, #2
 800bffc:	441a      	add	r2, r3
 800bffe:	68bb      	ldr	r3, [r7, #8]
 800c000:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c004:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c008:	6013      	str	r3, [r2, #0]
 800c00a:	e049      	b.n	800c0a0 <USB_EPStopXfer+0xe8>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c00c:	687a      	ldr	r2, [r7, #4]
 800c00e:	683b      	ldr	r3, [r7, #0]
 800c010:	781b      	ldrb	r3, [r3, #0]
 800c012:	009b      	lsls	r3, r3, #2
 800c014:	4413      	add	r3, r2
 800c016:	681a      	ldr	r2, [r3, #0]
 800c018:	4b25      	ldr	r3, [pc, #148]	@ (800c0b0 <USB_EPStopXfer+0xf8>)
 800c01a:	4013      	ands	r3, r2
 800c01c:	60fb      	str	r3, [r7, #12]
 800c01e:	687a      	ldr	r2, [r7, #4]
 800c020:	683b      	ldr	r3, [r7, #0]
 800c022:	781b      	ldrb	r3, [r3, #0]
 800c024:	009b      	lsls	r3, r3, #2
 800c026:	441a      	add	r2, r3
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c02e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c032:	6013      	str	r3, [r2, #0]
 800c034:	e034      	b.n	800c0a0 <USB_EPStopXfer+0xe8>
      }
    }
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800c036:	683b      	ldr	r3, [r7, #0]
 800c038:	7b1b      	ldrb	r3, [r3, #12]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d130      	bne.n	800c0a0 <USB_EPStopXfer+0xe8>
    {
      if (ep->type != EP_TYPE_ISOC)
 800c03e:	683b      	ldr	r3, [r7, #0]
 800c040:	78db      	ldrb	r3, [r3, #3]
 800c042:	2b01      	cmp	r3, #1
 800c044:	d018      	beq.n	800c078 <USB_EPStopXfer+0xc0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800c046:	687a      	ldr	r2, [r7, #4]
 800c048:	683b      	ldr	r3, [r7, #0]
 800c04a:	781b      	ldrb	r3, [r3, #0]
 800c04c:	009b      	lsls	r3, r3, #2
 800c04e:	4413      	add	r3, r2
 800c050:	681a      	ldr	r2, [r3, #0]
 800c052:	4b18      	ldr	r3, [pc, #96]	@ (800c0b4 <USB_EPStopXfer+0xfc>)
 800c054:	4013      	ands	r3, r2
 800c056:	613b      	str	r3, [r7, #16]
 800c058:	693b      	ldr	r3, [r7, #16]
 800c05a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c05e:	613b      	str	r3, [r7, #16]
 800c060:	687a      	ldr	r2, [r7, #4]
 800c062:	683b      	ldr	r3, [r7, #0]
 800c064:	781b      	ldrb	r3, [r3, #0]
 800c066:	009b      	lsls	r3, r3, #2
 800c068:	441a      	add	r2, r3
 800c06a:	693b      	ldr	r3, [r7, #16]
 800c06c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c070:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c074:	6013      	str	r3, [r2, #0]
 800c076:	e013      	b.n	800c0a0 <USB_EPStopXfer+0xe8>
      }
      else
      {
        /* Configure RX Endpoint to disabled state */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c078:	687a      	ldr	r2, [r7, #4]
 800c07a:	683b      	ldr	r3, [r7, #0]
 800c07c:	781b      	ldrb	r3, [r3, #0]
 800c07e:	009b      	lsls	r3, r3, #2
 800c080:	4413      	add	r3, r2
 800c082:	681a      	ldr	r2, [r3, #0]
 800c084:	4b0b      	ldr	r3, [pc, #44]	@ (800c0b4 <USB_EPStopXfer+0xfc>)
 800c086:	4013      	ands	r3, r2
 800c088:	617b      	str	r3, [r7, #20]
 800c08a:	687a      	ldr	r2, [r7, #4]
 800c08c:	683b      	ldr	r3, [r7, #0]
 800c08e:	781b      	ldrb	r3, [r3, #0]
 800c090:	009b      	lsls	r3, r3, #2
 800c092:	441a      	add	r2, r3
 800c094:	697b      	ldr	r3, [r7, #20]
 800c096:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c09a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c09e:	6013      	str	r3, [r2, #0]
      }
    }
  }

  return HAL_OK;
 800c0a0:	2300      	movs	r3, #0
}
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	371c      	adds	r7, #28
 800c0a6:	46bd      	mov	sp, r7
 800c0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ac:	4770      	bx	lr
 800c0ae:	bf00      	nop
 800c0b0:	07ff8fbf 	.word	0x07ff8fbf
 800c0b4:	07ffbf8f 	.word	0x07ffbf8f

0800c0b8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
 800c0b8:	b480      	push	{r7}
 800c0ba:	b083      	sub	sp, #12
 800c0bc:	af00      	add	r7, sp, #0
 800c0be:	6078      	str	r0, [r7, #4]
 800c0c0:	460b      	mov	r3, r1
 800c0c2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800c0c4:	78fb      	ldrb	r3, [r7, #3]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d102      	bne.n	800c0d0 <USB_SetDevAddress+0x18>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	2280      	movs	r2, #128	@ 0x80
 800c0ce:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800c0d0:	2300      	movs	r3, #0
}
 800c0d2:	4618      	mov	r0, r3
 800c0d4:	370c      	adds	r7, #12
 800c0d6:	46bd      	mov	sp, r7
 800c0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0dc:	4770      	bx	lr

0800c0de <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 800c0de:	b480      	push	{r7}
 800c0e0:	b083      	sub	sp, #12
 800c0e2:	af00      	add	r7, sp, #0
 800c0e4:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0ea:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800c0f2:	2300      	movs	r3, #0
}
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	370c      	adds	r7, #12
 800c0f8:	46bd      	mov	sp, r7
 800c0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0fe:	4770      	bx	lr

0800c100 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_DRD_TypeDef *USBx)
{
 800c100:	b480      	push	{r7}
 800c102:	b083      	sub	sp, #12
 800c104:	af00      	add	r7, sp, #0
 800c106:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= ~(USB_BCDR_DPPU);
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c10c:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800c114:	2300      	movs	r3, #0
}
 800c116:	4618      	mov	r0, r3
 800c118:	370c      	adds	r7, #12
 800c11a:	46bd      	mov	sp, r7
 800c11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c120:	4770      	bx	lr

0800c122 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 800c122:	b480      	push	{r7}
 800c124:	b085      	sub	sp, #20
 800c126:	af00      	add	r7, sp, #0
 800c128:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c12e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800c130:	68fb      	ldr	r3, [r7, #12]
}
 800c132:	4618      	mov	r0, r3
 800c134:	3714      	adds	r7, #20
 800c136:	46bd      	mov	sp, r7
 800c138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13c:	4770      	bx	lr

0800c13e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c13e:	b480      	push	{r7}
 800c140:	b08b      	sub	sp, #44	@ 0x2c
 800c142:	af00      	add	r7, sp, #0
 800c144:	60f8      	str	r0, [r7, #12]
 800c146:	60b9      	str	r1, [r7, #8]
 800c148:	4611      	mov	r1, r2
 800c14a:	461a      	mov	r2, r3
 800c14c:	460b      	mov	r3, r1
 800c14e:	80fb      	strh	r3, [r7, #6]
 800c150:	4613      	mov	r3, r2
 800c152:	80bb      	strh	r3, [r7, #4]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800c154:	88bb      	ldrh	r3, [r7, #4]
 800c156:	3303      	adds	r3, #3
 800c158:	089b      	lsrs	r3, r3, #2
 800c15a:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 800c15c:	88bb      	ldrh	r3, [r7, #4]
 800c15e:	f003 0303 	and.w	r3, r3, #3
 800c162:	82fb      	strh	r3, [r7, #22]
  uint8_t *pBuf = pbUsrBuf;
 800c164:	68bb      	ldr	r3, [r7, #8]
 800c166:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 800c168:	8afb      	ldrh	r3, [r7, #22]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d002      	beq.n	800c174 <USB_WritePMA+0x36>
  {
    NbWords--;
 800c16e:	69bb      	ldr	r3, [r7, #24]
 800c170:	3b01      	subs	r3, #1
 800c172:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800c174:	88fb      	ldrh	r3, [r7, #6]
 800c176:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800c17a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800c17e:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 800c180:	69bb      	ldr	r3, [r7, #24]
 800c182:	623b      	str	r3, [r7, #32]
 800c184:	e015      	b.n	800c1b2 <USB_WritePMA+0x74>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 800c186:	693b      	ldr	r3, [r7, #16]
 800c188:	681a      	ldr	r2, [r3, #0]
 800c18a:	69fb      	ldr	r3, [r7, #28]
 800c18c:	601a      	str	r2, [r3, #0]
    pdwVal++;
 800c18e:	69fb      	ldr	r3, [r7, #28]
 800c190:	3304      	adds	r3, #4
 800c192:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 800c194:	693b      	ldr	r3, [r7, #16]
 800c196:	3301      	adds	r3, #1
 800c198:	613b      	str	r3, [r7, #16]
    pBuf++;
 800c19a:	693b      	ldr	r3, [r7, #16]
 800c19c:	3301      	adds	r3, #1
 800c19e:	613b      	str	r3, [r7, #16]
    pBuf++;
 800c1a0:	693b      	ldr	r3, [r7, #16]
 800c1a2:	3301      	adds	r3, #1
 800c1a4:	613b      	str	r3, [r7, #16]
    pBuf++;
 800c1a6:	693b      	ldr	r3, [r7, #16]
 800c1a8:	3301      	adds	r3, #1
 800c1aa:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 800c1ac:	6a3b      	ldr	r3, [r7, #32]
 800c1ae:	3b01      	subs	r3, #1
 800c1b0:	623b      	str	r3, [r7, #32]
 800c1b2:	6a3b      	ldr	r3, [r7, #32]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d1e6      	bne.n	800c186 <USB_WritePMA+0x48>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 800c1b8:	8afb      	ldrh	r3, [r7, #22]
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d01a      	beq.n	800c1f4 <USB_WritePMA+0xb6>
  {
    WrVal = 0U;
 800c1be:	2300      	movs	r3, #0
 800c1c0:	627b      	str	r3, [r7, #36]	@ 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 800c1c2:	693b      	ldr	r3, [r7, #16]
 800c1c4:	781b      	ldrb	r3, [r3, #0]
 800c1c6:	461a      	mov	r2, r3
 800c1c8:	6a3b      	ldr	r3, [r7, #32]
 800c1ca:	00db      	lsls	r3, r3, #3
 800c1cc:	fa02 f303 	lsl.w	r3, r2, r3
 800c1d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c1d2:	4313      	orrs	r3, r2
 800c1d4:	627b      	str	r3, [r7, #36]	@ 0x24
      count++;
 800c1d6:	6a3b      	ldr	r3, [r7, #32]
 800c1d8:	3301      	adds	r3, #1
 800c1da:	623b      	str	r3, [r7, #32]
      pBuf++;
 800c1dc:	693b      	ldr	r3, [r7, #16]
 800c1de:	3301      	adds	r3, #1
 800c1e0:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 800c1e2:	8afb      	ldrh	r3, [r7, #22]
 800c1e4:	3b01      	subs	r3, #1
 800c1e6:	82fb      	strh	r3, [r7, #22]
    } while (remaining_bytes != 0U);
 800c1e8:	8afb      	ldrh	r3, [r7, #22]
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d1e9      	bne.n	800c1c2 <USB_WritePMA+0x84>

    *pdwVal = WrVal;
 800c1ee:	69fb      	ldr	r3, [r7, #28]
 800c1f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c1f2:	601a      	str	r2, [r3, #0]
  }
}
 800c1f4:	bf00      	nop
 800c1f6:	372c      	adds	r7, #44	@ 0x2c
 800c1f8:	46bd      	mov	sp, r7
 800c1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1fe:	4770      	bx	lr

0800c200 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c200:	b480      	push	{r7}
 800c202:	b08b      	sub	sp, #44	@ 0x2c
 800c204:	af00      	add	r7, sp, #0
 800c206:	60f8      	str	r0, [r7, #12]
 800c208:	60b9      	str	r1, [r7, #8]
 800c20a:	4611      	mov	r1, r2
 800c20c:	461a      	mov	r2, r3
 800c20e:	460b      	mov	r3, r1
 800c210:	80fb      	strh	r3, [r7, #6]
 800c212:	4613      	mov	r3, r2
 800c214:	80bb      	strh	r3, [r7, #4]
  UNUSED(USBx);
  uint32_t count;
  uint32_t RdVal;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800c216:	88bb      	ldrh	r3, [r7, #4]
 800c218:	3303      	adds	r3, #3
 800c21a:	089b      	lsrs	r3, r3, #2
 800c21c:	61fb      	str	r3, [r7, #28]
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 800c21e:	88bb      	ldrh	r3, [r7, #4]
 800c220:	f003 0303 	and.w	r3, r3, #3
 800c224:	837b      	strh	r3, [r7, #26]
  uint8_t *pBuf = pbUsrBuf;
 800c226:	68bb      	ldr	r3, [r7, #8]
 800c228:	617b      	str	r3, [r7, #20]

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800c22a:	88fb      	ldrh	r3, [r7, #6]
 800c22c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800c230:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 800c234:	623b      	str	r3, [r7, #32]

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 800c236:	8b7b      	ldrh	r3, [r7, #26]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d002      	beq.n	800c242 <USB_ReadPMA+0x42>
  {
    NbWords--;
 800c23c:	69fb      	ldr	r3, [r7, #28]
 800c23e:	3b01      	subs	r3, #1
 800c240:	61fb      	str	r3, [r7, #28]
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 800c242:	69fb      	ldr	r3, [r7, #28]
 800c244:	627b      	str	r3, [r7, #36]	@ 0x24
 800c246:	e015      	b.n	800c274 <USB_ReadPMA+0x74>
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 800c248:	6a3b      	ldr	r3, [r7, #32]
 800c24a:	681a      	ldr	r2, [r3, #0]
 800c24c:	697b      	ldr	r3, [r7, #20]
 800c24e:	601a      	str	r2, [r3, #0]

    pdwVal++;
 800c250:	6a3b      	ldr	r3, [r7, #32]
 800c252:	3304      	adds	r3, #4
 800c254:	623b      	str	r3, [r7, #32]
    pBuf++;
 800c256:	697b      	ldr	r3, [r7, #20]
 800c258:	3301      	adds	r3, #1
 800c25a:	617b      	str	r3, [r7, #20]
    pBuf++;
 800c25c:	697b      	ldr	r3, [r7, #20]
 800c25e:	3301      	adds	r3, #1
 800c260:	617b      	str	r3, [r7, #20]
    pBuf++;
 800c262:	697b      	ldr	r3, [r7, #20]
 800c264:	3301      	adds	r3, #1
 800c266:	617b      	str	r3, [r7, #20]
    pBuf++;
 800c268:	697b      	ldr	r3, [r7, #20]
 800c26a:	3301      	adds	r3, #1
 800c26c:	617b      	str	r3, [r7, #20]
  for (count = NbWords; count != 0U; count--)
 800c26e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c270:	3b01      	subs	r3, #1
 800c272:	627b      	str	r3, [r7, #36]	@ 0x24
 800c274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c276:	2b00      	cmp	r3, #0
 800c278:	d1e6      	bne.n	800c248 <USB_ReadPMA+0x48>
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 800c27a:	8b7b      	ldrh	r3, [r7, #26]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d017      	beq.n	800c2b0 <USB_ReadPMA+0xb0>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 800c280:	6a3b      	ldr	r3, [r7, #32]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	613b      	str	r3, [r7, #16]

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 800c286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c288:	b2db      	uxtb	r3, r3
 800c28a:	00db      	lsls	r3, r3, #3
 800c28c:	693a      	ldr	r2, [r7, #16]
 800c28e:	fa22 f303 	lsr.w	r3, r2, r3
 800c292:	b2da      	uxtb	r2, r3
 800c294:	697b      	ldr	r3, [r7, #20]
 800c296:	701a      	strb	r2, [r3, #0]
      count++;
 800c298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c29a:	3301      	adds	r3, #1
 800c29c:	627b      	str	r3, [r7, #36]	@ 0x24
      pBuf++;
 800c29e:	697b      	ldr	r3, [r7, #20]
 800c2a0:	3301      	adds	r3, #1
 800c2a2:	617b      	str	r3, [r7, #20]
      remaining_bytes--;
 800c2a4:	8b7b      	ldrh	r3, [r7, #26]
 800c2a6:	3b01      	subs	r3, #1
 800c2a8:	837b      	strh	r3, [r7, #26]
    } while (remaining_bytes != 0U);
 800c2aa:	8b7b      	ldrh	r3, [r7, #26]
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d1ea      	bne.n	800c286 <USB_ReadPMA+0x86>
  }
}
 800c2b0:	bf00      	nop
 800c2b2:	372c      	adds	r7, #44	@ 0x2c
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ba:	4770      	bx	lr

0800c2bc <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	b096      	sub	sp, #88	@ 0x58
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	60f8      	str	r0, [r7, #12]
 800c2c4:	60b9      	str	r1, [r7, #8]
 800c2c6:	607a      	str	r2, [r7, #4]
 800c2c8:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	3303      	adds	r3, #3
 800c2ce:	f023 0303 	bic.w	r3, r3, #3
 800c2d2:	607b      	str	r3, [r7, #4]
{
UINT posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c2d4:	f3ef 8310 	mrs	r3, PRIMASK
 800c2d8:	637b      	str	r3, [r7, #52]	@ 0x34
#endif
    return(posture);
 800c2da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

__attribute__( ( always_inline ) ) static inline UINT __disable_interrupts(void)
{
UINT int_posture;

    int_posture = __get_interrupt_posture();
 800c2dc:	633b      	str	r3, [r7, #48]	@ 0x30

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 800c2de:	b672      	cpsid	i
#endif
    return(int_posture);
 800c2e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 800c2e2:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800c2e4:	4b55      	ldr	r3, [pc, #340]	@ (800c43c <_tx_byte_allocate+0x180>)
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	64bb      	str	r3, [r7, #72]	@ 0x48
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c2f2:	621a      	str	r2, [r3, #32]
 800c2f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c2f6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c2f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2fa:	f383 8810 	msr	PRIMASK, r3
}
 800c2fe:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 800c300:	6879      	ldr	r1, [r7, #4]
 800c302:	68f8      	ldr	r0, [r7, #12]
 800c304:	f000 f9b2 	bl	800c66c <_tx_byte_pool_search>
 800c308:	6478      	str	r0, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c30a:	f3ef 8310 	mrs	r3, PRIMASK
 800c30e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800c310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800c312:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800c314:	b672      	cpsid	i
    return(int_posture);
 800c316:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 800c318:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 800c31a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d002      	beq.n	800c326 <_tx_byte_allocate+0x6a>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 800c320:	2301      	movs	r3, #1
 800c322:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c324:	e006      	b.n	800c334 <_tx_byte_allocate+0x78>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	6a1b      	ldr	r3, [r3, #32]
 800c32a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c32c:	429a      	cmp	r2, r3
 800c32e:	d101      	bne.n	800c334 <_tx_byte_allocate+0x78>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 800c330:	2301      	movs	r3, #1
 800c332:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }

    } while (finished == TX_FALSE);
 800c334:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c336:	2b00      	cmp	r3, #0
 800c338:	d0d9      	beq.n	800c2ee <_tx_byte_allocate+0x32>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 800c33a:	68bb      	ldr	r3, [r7, #8]
 800c33c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c33e:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 800c340:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c342:	2b00      	cmp	r3, #0
 800c344:	d008      	beq.n	800c358 <_tx_byte_allocate+0x9c>
 800c346:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c348:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c34a:	6a3b      	ldr	r3, [r7, #32]
 800c34c:	f383 8810 	msr	PRIMASK, r3
}
 800c350:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 800c352:	2300      	movs	r3, #0
 800c354:	653b      	str	r3, [r7, #80]	@ 0x50
 800c356:	e06c      	b.n	800c432 <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 800c358:	683b      	ldr	r3, [r7, #0]
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d061      	beq.n	800c422 <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 800c35e:	4b38      	ldr	r3, [pc, #224]	@ (800c440 <_tx_byte_allocate+0x184>)
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	2b00      	cmp	r3, #0
 800c364:	d007      	beq.n	800c376 <_tx_byte_allocate+0xba>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 800c366:	2310      	movs	r3, #16
 800c368:	653b      	str	r3, [r7, #80]	@ 0x50
 800c36a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c36c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c36e:	69fb      	ldr	r3, [r7, #28]
 800c370:	f383 8810 	msr	PRIMASK, r3
}
 800c374:	e05d      	b.n	800c432 <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 800c376:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c378:	4a32      	ldr	r2, [pc, #200]	@ (800c444 <_tx_byte_allocate+0x188>)
 800c37a:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 800c37c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c37e:	68fa      	ldr	r2, [r7, #12]
 800c380:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 800c382:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c384:	68ba      	ldr	r2, [r7, #8]
 800c386:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 800c388:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c38a:	687a      	ldr	r2, [r7, #4]
 800c38c:	679a      	str	r2, [r3, #120]	@ 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 800c38e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c390:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c394:	1c5a      	adds	r2, r3, #1
 800c396:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c398:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3a0:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3a6:	1c5a      	adds	r2, r3, #1
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 800c3ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d109      	bne.n	800c3c6 <_tx_byte_allocate+0x10a>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c3b6:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800c3b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c3ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c3bc:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800c3be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c3c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c3c2:	675a      	str	r2, [r3, #116]	@ 0x74
 800c3c4:	e011      	b.n	800c3ea <_tx_byte_allocate+0x12e>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800c3cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c3ce:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c3d0:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800c3d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c3d6:	63bb      	str	r3, [r7, #56]	@ 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800c3d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c3da:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c3dc:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800c3de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c3e2:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800c3e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c3e8:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 800c3ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c3ec:	2209      	movs	r2, #9
 800c3ee:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800c3f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c3f2:	2201      	movs	r2, #1
 800c3f4:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800c3f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c3f8:	683a      	ldr	r2, [r7, #0]
 800c3fa:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800c3fc:	4b10      	ldr	r3, [pc, #64]	@ (800c440 <_tx_byte_allocate+0x184>)
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	3301      	adds	r3, #1
 800c402:	4a0f      	ldr	r2, [pc, #60]	@ (800c440 <_tx_byte_allocate+0x184>)
 800c404:	6013      	str	r3, [r2, #0]
 800c406:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c408:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c40a:	69bb      	ldr	r3, [r7, #24]
 800c40c:	f383 8810 	msr	PRIMASK, r3
}
 800c410:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800c412:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800c414:	f001 fefe 	bl	800e214 <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 800c418:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c41a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c41e:	653b      	str	r3, [r7, #80]	@ 0x50
 800c420:	e007      	b.n	800c432 <_tx_byte_allocate+0x176>
 800c422:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c424:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c426:	697b      	ldr	r3, [r7, #20]
 800c428:	f383 8810 	msr	PRIMASK, r3
}
 800c42c:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 800c42e:	2310      	movs	r3, #16
 800c430:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return completion status.  */
    return(status);
 800c432:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800c434:	4618      	mov	r0, r3
 800c436:	3758      	adds	r7, #88	@ 0x58
 800c438:	46bd      	mov	sp, r7
 800c43a:	bd80      	pop	{r7, pc}
 800c43c:	200034f0 	.word	0x200034f0
 800c440:	20003588 	.word	0x20003588
 800c444:	0800c449 	.word	0x0800c449

0800c448 <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 800c448:	b580      	push	{r7, lr}
 800c44a:	b08e      	sub	sp, #56	@ 0x38
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	6078      	str	r0, [r7, #4]
 800c450:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c452:	f3ef 8310 	mrs	r3, PRIMASK
 800c456:	623b      	str	r3, [r7, #32]
    return(posture);
 800c458:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c45a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c45c:	b672      	cpsid	i
    return(int_posture);
 800c45e:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 800c460:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c466:	4a33      	ldr	r2, [pc, #204]	@ (800c534 <_tx_byte_pool_cleanup+0xec>)
 800c468:	4293      	cmp	r3, r2
 800c46a:	d158      	bne.n	800c51e <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c472:	683a      	ldr	r2, [r7, #0]
 800c474:	429a      	cmp	r2, r3
 800c476:	d152      	bne.n	800c51e <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c47c:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 800c47e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c480:	2b00      	cmp	r3, #0
 800c482:	d04c      	beq.n	800c51e <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 800c484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	4a2b      	ldr	r2, [pc, #172]	@ (800c538 <_tx_byte_pool_cleanup+0xf0>)
 800c48a:	4293      	cmp	r3, r2
 800c48c:	d147      	bne.n	800c51e <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800c48e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c492:	2b00      	cmp	r3, #0
 800c494:	d043      	beq.n	800c51e <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	2200      	movs	r2, #0
 800c49a:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 800c49c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c49e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4a0:	1e5a      	subs	r2, r3, #1
 800c4a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4a4:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800c4a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800c4ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d103      	bne.n	800c4ba <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 800c4b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4b4:	2200      	movs	r2, #0
 800c4b6:	625a      	str	r2, [r3, #36]	@ 0x24
 800c4b8:	e013      	b.n	800c4e2 <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c4be:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c4c4:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800c4c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c4ca:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800c4cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c4d0:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 800c4d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4d6:	687a      	ldr	r2, [r7, #4]
 800c4d8:	429a      	cmp	r2, r3
 800c4da:	d102      	bne.n	800c4e2 <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 800c4dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c4e0:	625a      	str	r2, [r3, #36]	@ 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4e6:	2b09      	cmp	r3, #9
 800c4e8:	d119      	bne.n	800c51e <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	2210      	movs	r2, #16
 800c4ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800c4f2:	4b12      	ldr	r3, [pc, #72]	@ (800c53c <_tx_byte_pool_cleanup+0xf4>)
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	3301      	adds	r3, #1
 800c4f8:	4a10      	ldr	r2, [pc, #64]	@ (800c53c <_tx_byte_pool_cleanup+0xf4>)
 800c4fa:	6013      	str	r3, [r2, #0]
 800c4fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c4fe:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c500:	693b      	ldr	r3, [r7, #16]
 800c502:	f383 8810 	msr	PRIMASK, r3
}
 800c506:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800c508:	6878      	ldr	r0, [r7, #4]
 800c50a:	f001 fd83 	bl	800e014 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c50e:	f3ef 8310 	mrs	r3, PRIMASK
 800c512:	61bb      	str	r3, [r7, #24]
    return(posture);
 800c514:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800c516:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c518:	b672      	cpsid	i
    return(int_posture);
 800c51a:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800c51c:	637b      	str	r3, [r7, #52]	@ 0x34
 800c51e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c520:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	f383 8810 	msr	PRIMASK, r3
}
 800c528:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800c52a:	bf00      	nop
 800c52c:	3738      	adds	r7, #56	@ 0x38
 800c52e:	46bd      	mov	sp, r7
 800c530:	bd80      	pop	{r7, pc}
 800c532:	bf00      	nop
 800c534:	0800c449 	.word	0x0800c449
 800c538:	42595445 	.word	0x42595445
 800c53c:	20003588 	.word	0x20003588

0800c540 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 800c540:	b580      	push	{r7, lr}
 800c542:	b08e      	sub	sp, #56	@ 0x38
 800c544:	af00      	add	r7, sp, #0
 800c546:	60f8      	str	r0, [r7, #12]
 800c548:	60b9      	str	r1, [r7, #8]
 800c54a:	607a      	str	r2, [r7, #4]
 800c54c:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 800c54e:	2234      	movs	r2, #52	@ 0x34
 800c550:	2100      	movs	r1, #0
 800c552:	68f8      	ldr	r0, [r7, #12]
 800c554:	f007 fbc6 	bl	8013ce4 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	f023 0303 	bic.w	r3, r3, #3
 800c55e:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	68ba      	ldr	r2, [r7, #8]
 800c564:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	687a      	ldr	r2, [r7, #4]
 800c56a:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	683a      	ldr	r2, [r7, #0]
 800c570:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	687a      	ldr	r2, [r7, #4]
 800c576:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	687a      	ldr	r2, [r7, #4]
 800c57c:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800c57e:	683b      	ldr	r3, [r7, #0]
 800c580:	f1a3 0208 	sub.w	r2, r3, #8
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	2202      	movs	r2, #2
 800c58c:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 800c592:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c594:	683b      	ldr	r3, [r7, #0]
 800c596:	4413      	add	r3, r2
 800c598:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 800c59a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c59c:	3b04      	subs	r3, #4
 800c59e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800c5a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 800c5a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c5ac:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 800c5ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5b0:	3b04      	subs	r3, #4
 800c5b2:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800c5b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800c5b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5ba:	687a      	ldr	r2, [r7, #4]
 800c5bc:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 800c5c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 800c5c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c5ca:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 800c5d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5d2:	3304      	adds	r3, #4
 800c5d4:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 800c5d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 800c5da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5dc:	4a1f      	ldr	r2, [pc, #124]	@ (800c65c <_tx_byte_pool_create+0x11c>)
 800c5de:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	2200      	movs	r2, #0
 800c5e4:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c5e6:	f3ef 8310 	mrs	r3, PRIMASK
 800c5ea:	61bb      	str	r3, [r7, #24]
    return(posture);
 800c5ec:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800c5ee:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c5f0:	b672      	cpsid	i
    return(int_posture);
 800c5f2:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 800c5f4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	4a19      	ldr	r2, [pc, #100]	@ (800c660 <_tx_byte_pool_create+0x120>)
 800c5fa:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 800c5fc:	4b19      	ldr	r3, [pc, #100]	@ (800c664 <_tx_byte_pool_create+0x124>)
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	2b00      	cmp	r3, #0
 800c602:	d109      	bne.n	800c618 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 800c604:	4a18      	ldr	r2, [pc, #96]	@ (800c668 <_tx_byte_pool_create+0x128>)
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	68fa      	ldr	r2, [r7, #12]
 800c60e:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	68fa      	ldr	r2, [r7, #12]
 800c614:	631a      	str	r2, [r3, #48]	@ 0x30
 800c616:	e011      	b.n	800c63c <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 800c618:	4b13      	ldr	r3, [pc, #76]	@ (800c668 <_tx_byte_pool_create+0x128>)
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 800c61e:	6a3b      	ldr	r3, [r7, #32]
 800c620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c622:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 800c624:	6a3b      	ldr	r3, [r7, #32]
 800c626:	68fa      	ldr	r2, [r7, #12]
 800c628:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 800c62a:	69fb      	ldr	r3, [r7, #28]
 800c62c:	68fa      	ldr	r2, [r7, #12]
 800c62e:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	69fa      	ldr	r2, [r7, #28]
 800c634:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	6a3a      	ldr	r2, [r7, #32]
 800c63a:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 800c63c:	4b09      	ldr	r3, [pc, #36]	@ (800c664 <_tx_byte_pool_create+0x124>)
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	3301      	adds	r3, #1
 800c642:	4a08      	ldr	r2, [pc, #32]	@ (800c664 <_tx_byte_pool_create+0x124>)
 800c644:	6013      	str	r3, [r2, #0]
 800c646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c648:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c64a:	693b      	ldr	r3, [r7, #16]
 800c64c:	f383 8810 	msr	PRIMASK, r3
}
 800c650:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800c652:	2300      	movs	r3, #0
}
 800c654:	4618      	mov	r0, r3
 800c656:	3738      	adds	r7, #56	@ 0x38
 800c658:	46bd      	mov	sp, r7
 800c65a:	bd80      	pop	{r7, pc}
 800c65c:	ffffeeee 	.word	0xffffeeee
 800c660:	42595445 	.word	0x42595445
 800c664:	200034e4 	.word	0x200034e4
 800c668:	200034e0 	.word	0x200034e0

0800c66c <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 800c66c:	b480      	push	{r7}
 800c66e:	b097      	sub	sp, #92	@ 0x5c
 800c670:	af00      	add	r7, sp, #0
 800c672:	6078      	str	r0, [r7, #4]
 800c674:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 800c676:	2300      	movs	r3, #0
 800c678:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c67a:	f3ef 8310 	mrs	r3, PRIMASK
 800c67e:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800c680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800c682:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c684:	b672      	cpsid	i
    return(int_posture);
 800c686:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 800c688:	657b      	str	r3, [r7, #84]	@ 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	689a      	ldr	r2, [r3, #8]
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	68db      	ldr	r3, [r3, #12]
 800c692:	3b02      	subs	r3, #2
 800c694:	00db      	lsls	r3, r3, #3
 800c696:	4413      	add	r3, r2
 800c698:	643b      	str	r3, [r7, #64]	@ 0x40
    if (memory_size >= total_theoretical_available)
 800c69a:	683a      	ldr	r2, [r7, #0]
 800c69c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c69e:	429a      	cmp	r2, r3
 800c6a0:	d308      	bcc.n	800c6b4 <_tx_byte_pool_search+0x48>
 800c6a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c6a4:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c6a6:	69fb      	ldr	r3, [r7, #28]
 800c6a8:	f383 8810 	msr	PRIMASK, r3
}
 800c6ac:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 800c6ae:	2300      	movs	r3, #0
 800c6b0:	653b      	str	r3, [r7, #80]	@ 0x50
 800c6b2:	e0dd      	b.n	800c870 <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800c6b4:	4b72      	ldr	r3, [pc, #456]	@ (800c880 <_tx_byte_pool_search+0x214>)
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c6be:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	695b      	ldr	r3, [r3, #20]
 800c6c4:	653b      	str	r3, [r7, #80]	@ 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	68db      	ldr	r3, [r3, #12]
 800c6ca:	3301      	adds	r3, #1
 800c6cc:	64bb      	str	r3, [r7, #72]	@ 0x48
        available_bytes =  ((ULONG) 0);
 800c6ce:	2300      	movs	r3, #0
 800c6d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 800c6d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c6d4:	3304      	adds	r3, #4
 800c6d6:	63bb      	str	r3, [r7, #56]	@ 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800c6d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6da:	637b      	str	r3, [r7, #52]	@ 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800c6dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	4a68      	ldr	r2, [pc, #416]	@ (800c884 <_tx_byte_pool_search+0x218>)
 800c6e2:	4293      	cmp	r3, r2
 800c6e4:	d143      	bne.n	800c76e <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 800c6e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d104      	bne.n	800c6f6 <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c6f0:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 800c6f2:	2301      	movs	r3, #1
 800c6f4:	647b      	str	r3, [r7, #68]	@ 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800c6f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c6f8:	633b      	str	r3, [r7, #48]	@ 0x30
                next_ptr =             *this_block_link_ptr;
 800c6fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 800c700:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c702:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c704:	1ad3      	subs	r3, r2, r3
 800c706:	64fb      	str	r3, [r7, #76]	@ 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 800c708:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c70a:	3b08      	subs	r3, #8
 800c70c:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 800c70e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c710:	683b      	ldr	r3, [r7, #0]
 800c712:	429a      	cmp	r2, r3
 800c714:	d257      	bcs.n	800c7c6 <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 800c716:	2300      	movs	r3, #0
 800c718:	64fb      	str	r3, [r7, #76]	@ 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800c71a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c71c:	3304      	adds	r3, #4
 800c71e:	63bb      	str	r3, [r7, #56]	@ 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800c720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c722:	637b      	str	r3, [r7, #52]	@ 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800c724:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	4a56      	ldr	r2, [pc, #344]	@ (800c884 <_tx_byte_pool_search+0x218>)
 800c72a:	4293      	cmp	r3, r2
 800c72c:	d113      	bne.n	800c756 <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800c72e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c730:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 800c732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c734:	681a      	ldr	r2, [r3, #0]
 800c736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c738:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	68db      	ldr	r3, [r3, #12]
 800c73e:	1e5a      	subs	r2, r3, #1
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	695b      	ldr	r3, [r3, #20]
 800c748:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c74a:	429a      	cmp	r2, r3
 800c74c:	d114      	bne.n	800c778 <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c752:	615a      	str	r2, [r3, #20]
 800c754:	e010      	b.n	800c778 <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800c756:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c758:	62bb      	str	r3, [r7, #40]	@ 0x28
                        current_ptr =  *next_block_link_ptr;
 800c75a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	653b      	str	r3, [r7, #80]	@ 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 800c760:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c762:	2b00      	cmp	r3, #0
 800c764:	d008      	beq.n	800c778 <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 800c766:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c768:	3b01      	subs	r3, #1
 800c76a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c76c:	e004      	b.n	800c778 <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800c76e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c770:	633b      	str	r3, [r7, #48]	@ 0x30
                current_ptr =  *this_block_link_ptr;
 800c772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	653b      	str	r3, [r7, #80]	@ 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 800c778:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d002      	beq.n	800c784 <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 800c77e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c780:	3b01      	subs	r3, #1
 800c782:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c784:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c786:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c788:	693b      	ldr	r3, [r7, #16]
 800c78a:	f383 8810 	msr	PRIMASK, r3
}
 800c78e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c790:	f3ef 8310 	mrs	r3, PRIMASK
 800c794:	61bb      	str	r3, [r7, #24]
    return(posture);
 800c796:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800c798:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c79a:	b672      	cpsid	i
    return(int_posture);
 800c79c:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 800c79e:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	6a1b      	ldr	r3, [r3, #32]
 800c7a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c7a6:	429a      	cmp	r2, r3
 800c7a8:	d009      	beq.n	800c7be <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	695b      	ldr	r3, [r3, #20]
 800c7ae:	653b      	str	r3, [r7, #80]	@ 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	68db      	ldr	r3, [r3, #12]
 800c7b4:	3301      	adds	r3, #1
 800c7b6:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c7bc:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 800c7be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d186      	bne.n	800c6d2 <_tx_byte_pool_search+0x66>
 800c7c4:	e000      	b.n	800c7c8 <_tx_byte_pool_search+0x15c>
                    break;
 800c7c6:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 800c7c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d048      	beq.n	800c860 <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 800c7ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c7d0:	683b      	ldr	r3, [r7, #0]
 800c7d2:	1ad3      	subs	r3, r2, r3
 800c7d4:	2b13      	cmp	r3, #19
 800c7d6:	d91e      	bls.n	800c816 <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800c7d8:	683b      	ldr	r3, [r7, #0]
 800c7da:	3308      	adds	r3, #8
 800c7dc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c7de:	4413      	add	r3, r2
 800c7e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800c7e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7e4:	62bb      	str	r3, [r7, #40]	@ 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800c7e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c7e8:	633b      	str	r3, [r7, #48]	@ 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 800c7ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7ec:	681a      	ldr	r2, [r3, #0]
 800c7ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7f0:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800c7f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7f4:	3304      	adds	r3, #4
 800c7f6:	63bb      	str	r3, [r7, #56]	@ 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800c7f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7fa:	637b      	str	r3, [r7, #52]	@ 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 800c7fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7fe:	4a21      	ldr	r2, [pc, #132]	@ (800c884 <_tx_byte_pool_search+0x218>)
 800c800:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	68db      	ldr	r3, [r3, #12]
 800c806:	1c5a      	adds	r2, r3, #1
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 800c80c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c80e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c810:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 800c812:	683b      	ldr	r3, [r7, #0]
 800c814:	64fb      	str	r3, [r7, #76]	@ 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 800c816:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c818:	3304      	adds	r3, #4
 800c81a:	63bb      	str	r3, [r7, #56]	@ 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 800c81c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c81e:	633b      	str	r3, [r7, #48]	@ 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800c820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c822:	687a      	ldr	r2, [r7, #4]
 800c824:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	689a      	ldr	r2, [r3, #8]
 800c82a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c82c:	1ad3      	subs	r3, r2, r3
 800c82e:	f1a3 0208 	sub.w	r2, r3, #8
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	695b      	ldr	r3, [r3, #20]
 800c83a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c83c:	429a      	cmp	r2, r3
 800c83e:	d105      	bne.n	800c84c <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800c840:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c842:	633b      	str	r3, [r7, #48]	@ 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 800c844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c846:	681a      	ldr	r2, [r3, #0]
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	615a      	str	r2, [r3, #20]
 800c84c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c84e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	f383 8810 	msr	PRIMASK, r3
}
 800c856:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800c858:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c85a:	3308      	adds	r3, #8
 800c85c:	653b      	str	r3, [r7, #80]	@ 0x50
 800c85e:	e007      	b.n	800c870 <_tx_byte_pool_search+0x204>
 800c860:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c862:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c864:	68bb      	ldr	r3, [r7, #8]
 800c866:	f383 8810 	msr	PRIMASK, r3
}
 800c86a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 800c86c:	2300      	movs	r3, #0
 800c86e:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 800c870:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800c872:	4618      	mov	r0, r3
 800c874:	375c      	adds	r7, #92	@ 0x5c
 800c876:	46bd      	mov	sp, r7
 800c878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c87c:	4770      	bx	lr
 800c87e:	bf00      	nop
 800c880:	200034f0 	.word	0x200034f0
 800c884:	ffffeeee 	.word	0xffffeeee

0800c888 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 800c888:	b580      	push	{r7, lr}
 800c88a:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 800c88c:	f001 fa80 	bl	800dd90 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 800c890:	f001 fe88 	bl	800e5a4 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 800c894:	4b12      	ldr	r3, [pc, #72]	@ (800c8e0 <_tx_initialize_high_level+0x58>)
 800c896:	2200      	movs	r2, #0
 800c898:	601a      	str	r2, [r3, #0]
 800c89a:	4b12      	ldr	r3, [pc, #72]	@ (800c8e4 <_tx_initialize_high_level+0x5c>)
 800c89c:	2200      	movs	r2, #0
 800c89e:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 800c8a0:	4b11      	ldr	r3, [pc, #68]	@ (800c8e8 <_tx_initialize_high_level+0x60>)
 800c8a2:	2200      	movs	r2, #0
 800c8a4:	601a      	str	r2, [r3, #0]
 800c8a6:	4b11      	ldr	r3, [pc, #68]	@ (800c8ec <_tx_initialize_high_level+0x64>)
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 800c8ac:	4b10      	ldr	r3, [pc, #64]	@ (800c8f0 <_tx_initialize_high_level+0x68>)
 800c8ae:	2200      	movs	r2, #0
 800c8b0:	601a      	str	r2, [r3, #0]
 800c8b2:	4b10      	ldr	r3, [pc, #64]	@ (800c8f4 <_tx_initialize_high_level+0x6c>)
 800c8b4:	2200      	movs	r2, #0
 800c8b6:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 800c8b8:	4b0f      	ldr	r3, [pc, #60]	@ (800c8f8 <_tx_initialize_high_level+0x70>)
 800c8ba:	2200      	movs	r2, #0
 800c8bc:	601a      	str	r2, [r3, #0]
 800c8be:	4b0f      	ldr	r3, [pc, #60]	@ (800c8fc <_tx_initialize_high_level+0x74>)
 800c8c0:	2200      	movs	r2, #0
 800c8c2:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 800c8c4:	4b0e      	ldr	r3, [pc, #56]	@ (800c900 <_tx_initialize_high_level+0x78>)
 800c8c6:	2200      	movs	r2, #0
 800c8c8:	601a      	str	r2, [r3, #0]
 800c8ca:	4b0e      	ldr	r3, [pc, #56]	@ (800c904 <_tx_initialize_high_level+0x7c>)
 800c8cc:	2200      	movs	r2, #0
 800c8ce:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 800c8d0:	4b0d      	ldr	r3, [pc, #52]	@ (800c908 <_tx_initialize_high_level+0x80>)
 800c8d2:	2200      	movs	r2, #0
 800c8d4:	601a      	str	r2, [r3, #0]
 800c8d6:	4b0d      	ldr	r3, [pc, #52]	@ (800c90c <_tx_initialize_high_level+0x84>)
 800c8d8:	2200      	movs	r2, #0
 800c8da:	601a      	str	r2, [r3, #0]
#endif
}
 800c8dc:	bf00      	nop
 800c8de:	bd80      	pop	{r7, pc}
 800c8e0:	200034b8 	.word	0x200034b8
 800c8e4:	200034bc 	.word	0x200034bc
 800c8e8:	200034c0 	.word	0x200034c0
 800c8ec:	200034c4 	.word	0x200034c4
 800c8f0:	200034c8 	.word	0x200034c8
 800c8f4:	200034cc 	.word	0x200034cc
 800c8f8:	200034d8 	.word	0x200034d8
 800c8fc:	200034dc 	.word	0x200034dc
 800c900:	200034e0 	.word	0x200034e0
 800c904:	200034e4 	.word	0x200034e4
 800c908:	200034d0 	.word	0x200034d0
 800c90c:	200034d4 	.word	0x200034d4

0800c910 <_tx_initialize_kernel_enter>:
/*                                            initialization,             */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 800c910:	b580      	push	{r7, lr}
 800c912:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 800c914:	4b10      	ldr	r3, [pc, #64]	@ (800c958 <_tx_initialize_kernel_enter+0x48>)
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 800c91c:	d00c      	beq.n	800c938 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800c91e:	4b0e      	ldr	r3, [pc, #56]	@ (800c958 <_tx_initialize_kernel_enter+0x48>)
 800c920:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800c924:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 800c926:	f7f3 fcb1 	bl	800028c <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 800c92a:	f7ff ffad 	bl	800c888 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 800c92e:	4b0b      	ldr	r3, [pc, #44]	@ (800c95c <_tx_initialize_kernel_enter+0x4c>)
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	3301      	adds	r3, #1
 800c934:	4a09      	ldr	r2, [pc, #36]	@ (800c95c <_tx_initialize_kernel_enter+0x4c>)
 800c936:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800c938:	4b07      	ldr	r3, [pc, #28]	@ (800c958 <_tx_initialize_kernel_enter+0x48>)
 800c93a:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800c93e:	601a      	str	r2, [r3, #0]
    /* Optional random number generator initialization.  */
    TX_INITIALIZE_RANDOM_GENERATOR_INITIALIZATION

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 800c940:	4b07      	ldr	r3, [pc, #28]	@ (800c960 <_tx_initialize_kernel_enter+0x50>)
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	4618      	mov	r0, r3
 800c946:	f7f3 ff85 	bl	8000854 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 800c94a:	4b03      	ldr	r3, [pc, #12]	@ (800c958 <_tx_initialize_kernel_enter+0x48>)
 800c94c:	2200      	movs	r2, #0
 800c94e:	601a      	str	r2, [r3, #0]
    /* Initialize Execution Profile Kit.  */
    _tx_execution_initialize();
#endif

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 800c950:	f7f3 fcd8 	bl	8000304 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800c954:	bf00      	nop
 800c956:	bd80      	pop	{r7, pc}
 800c958:	2000000c 	.word	0x2000000c
 800c95c:	20003588 	.word	0x20003588
 800c960:	200034e8 	.word	0x200034e8

0800c964 <_tx_mutex_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 800c964:	b580      	push	{r7, lr}
 800c966:	b08e      	sub	sp, #56	@ 0x38
 800c968:	af00      	add	r7, sp, #0
 800c96a:	6078      	str	r0, [r7, #4]
 800c96c:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c96e:	f3ef 8310 	mrs	r3, PRIMASK
 800c972:	623b      	str	r3, [r7, #32]
    return(posture);
 800c974:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c976:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c978:	b672      	cpsid	i
    return(int_posture);
 800c97a:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the mutex.  */
    TX_DISABLE
 800c97c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_mutex_cleanup))
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c982:	4a33      	ldr	r2, [pc, #204]	@ (800ca50 <_tx_mutex_cleanup+0xec>)
 800c984:	4293      	cmp	r3, r2
 800c986:	d158      	bne.n	800ca3a <_tx_mutex_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c98e:	683a      	ldr	r2, [r7, #0]
 800c990:	429a      	cmp	r2, r3
 800c992:	d152      	bne.n	800ca3a <_tx_mutex_cleanup+0xd6>
        {

            /* Setup pointer to mutex control block.  */
            mutex_ptr =  TX_VOID_TO_MUTEX_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c998:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for NULL mutex pointer.  */
            if (mutex_ptr != TX_NULL)
 800c99a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d04c      	beq.n	800ca3a <_tx_mutex_cleanup+0xd6>
            {

                /* Determine if the mutex ID is valid.  */
                if (mutex_ptr -> tx_mutex_id == TX_MUTEX_ID)
 800c9a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	4a2b      	ldr	r2, [pc, #172]	@ (800ca54 <_tx_mutex_cleanup+0xf0>)
 800c9a6:	4293      	cmp	r3, r2
 800c9a8:	d147      	bne.n	800ca3a <_tx_mutex_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 800c9aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9ac:	69db      	ldr	r3, [r3, #28]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d043      	beq.n	800ca3a <_tx_mutex_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	2200      	movs	r2, #0
 800c9b6:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        mutex_ptr -> tx_mutex_suspended_count--;
 800c9b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9ba:	69db      	ldr	r3, [r3, #28]
 800c9bc:	1e5a      	subs	r2, r3, #1
 800c9be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9c0:	61da      	str	r2, [r3, #28]

                        /* Pickup the suspended count.  */
                        suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 800c9c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9c4:	69db      	ldr	r3, [r3, #28]
 800c9c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800c9c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d103      	bne.n	800c9d6 <_tx_mutex_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 800c9ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9d0:	2200      	movs	r2, #0
 800c9d2:	619a      	str	r2, [r3, #24]
 800c9d4:	e013      	b.n	800c9fe <_tx_mutex_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c9da:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c9e0:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800c9e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c9e6:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800c9e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c9ec:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (mutex_ptr -> tx_mutex_suspension_list == thread_ptr)
 800c9ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9f0:	699b      	ldr	r3, [r3, #24]
 800c9f2:	687a      	ldr	r2, [r7, #4]
 800c9f4:	429a      	cmp	r2, r3
 800c9f6:	d102      	bne.n	800c9fe <_tx_mutex_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =         next_thread;
 800c9f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c9fc:	619a      	str	r2, [r3, #24]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_MUTEX_SUSP)
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca02:	2b0d      	cmp	r3, #13
 800ca04:	d119      	bne.n	800ca3a <_tx_mutex_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            mutex_ptr -> tx_mutex_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NOT_AVAILABLE;
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	221d      	movs	r2, #29
 800ca0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800ca0e:	4b12      	ldr	r3, [pc, #72]	@ (800ca58 <_tx_mutex_cleanup+0xf4>)
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	3301      	adds	r3, #1
 800ca14:	4a10      	ldr	r2, [pc, #64]	@ (800ca58 <_tx_mutex_cleanup+0xf4>)
 800ca16:	6013      	str	r3, [r2, #0]
 800ca18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca1a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ca1c:	693b      	ldr	r3, [r7, #16]
 800ca1e:	f383 8810 	msr	PRIMASK, r3
}
 800ca22:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800ca24:	6878      	ldr	r0, [r7, #4]
 800ca26:	f001 faf5 	bl	800e014 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ca2a:	f3ef 8310 	mrs	r3, PRIMASK
 800ca2e:	61bb      	str	r3, [r7, #24]
    return(posture);
 800ca30:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800ca32:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ca34:	b672      	cpsid	i
    return(int_posture);
 800ca36:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800ca38:	637b      	str	r3, [r7, #52]	@ 0x34
 800ca3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca3c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	f383 8810 	msr	PRIMASK, r3
}
 800ca44:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800ca46:	bf00      	nop
 800ca48:	3738      	adds	r7, #56	@ 0x38
 800ca4a:	46bd      	mov	sp, r7
 800ca4c:	bd80      	pop	{r7, pc}
 800ca4e:	bf00      	nop
 800ca50:	0800c965 	.word	0x0800c965
 800ca54:	4d555445 	.word	0x4d555445
 800ca58:	20003588 	.word	0x20003588

0800ca5c <_tx_mutex_thread_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_thread_release(TX_THREAD  *thread_ptr)
{
 800ca5c:	b580      	push	{r7, lr}
 800ca5e:	b08a      	sub	sp, #40	@ 0x28
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ca64:	f3ef 8310 	mrs	r3, PRIMASK
 800ca68:	61fb      	str	r3, [r7, #28]
    return(posture);
 800ca6a:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800ca6c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ca6e:	b672      	cpsid	i
    return(int_posture);
 800ca70:	69bb      	ldr	r3, [r7, #24]
UINT        status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 800ca72:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800ca74:	4b1a      	ldr	r3, [pc, #104]	@ (800cae0 <_tx_mutex_thread_release+0x84>)
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	3301      	adds	r3, #1
 800ca7a:	4a19      	ldr	r2, [pc, #100]	@ (800cae0 <_tx_mutex_thread_release+0x84>)
 800ca7c:	6013      	str	r3, [r2, #0]
    /* Loop to look at all the mutexes.  */
    do
    {

        /* Pickup the mutex head pointer.  */
        mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ca84:	623b      	str	r3, [r7, #32]

        /* Determine if there is a mutex.  */
        if (mutex_ptr != TX_NULL)
 800ca86:	6a3b      	ldr	r3, [r7, #32]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d017      	beq.n	800cabc <_tx_mutex_thread_release+0x60>
        {

            /* Yes, set the ownership count to 1.  */
            mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 800ca8c:	6a3b      	ldr	r3, [r7, #32]
 800ca8e:	2201      	movs	r2, #1
 800ca90:	609a      	str	r2, [r3, #8]
 800ca92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca94:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	f383 8810 	msr	PRIMASK, r3
}
 800ca9c:	bf00      	nop
            do
            {
                status =  _tx_mutex_put(mutex_ptr);
            } while (status != TX_SUCCESS);
#else
            _tx_mutex_put(mutex_ptr);
 800ca9e:	6a38      	ldr	r0, [r7, #32]
 800caa0:	f000 fb9c 	bl	800d1dc <_tx_mutex_put>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800caa4:	f3ef 8310 	mrs	r3, PRIMASK
 800caa8:	617b      	str	r3, [r7, #20]
    return(posture);
 800caaa:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800caac:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800caae:	b672      	cpsid	i
    return(int_posture);
 800cab0:	693b      	ldr	r3, [r7, #16]
#endif

            /* Disable interrupts.  */
            TX_DISABLE
 800cab2:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Move to the next mutex.  */
            mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800caba:	623b      	str	r3, [r7, #32]
        }
    } while (mutex_ptr != TX_NULL);
 800cabc:	6a3b      	ldr	r3, [r7, #32]
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d1dd      	bne.n	800ca7e <_tx_mutex_thread_release+0x22>

    /* Restore preemption.  */
    _tx_thread_preempt_disable--;
 800cac2:	4b07      	ldr	r3, [pc, #28]	@ (800cae0 <_tx_mutex_thread_release+0x84>)
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	3b01      	subs	r3, #1
 800cac8:	4a05      	ldr	r2, [pc, #20]	@ (800cae0 <_tx_mutex_thread_release+0x84>)
 800caca:	6013      	str	r3, [r2, #0]
 800cacc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cace:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cad0:	68bb      	ldr	r3, [r7, #8]
 800cad2:	f383 8810 	msr	PRIMASK, r3
}
 800cad6:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE
}
 800cad8:	bf00      	nop
 800cada:	3728      	adds	r7, #40	@ 0x28
 800cadc:	46bd      	mov	sp, r7
 800cade:	bd80      	pop	{r7, pc}
 800cae0:	20003588 	.word	0x20003588

0800cae4 <_tx_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit)
{
 800cae4:	b580      	push	{r7, lr}
 800cae6:	b08a      	sub	sp, #40	@ 0x28
 800cae8:	af00      	add	r7, sp, #0
 800caea:	60f8      	str	r0, [r7, #12]
 800caec:	60b9      	str	r1, [r7, #8]
 800caee:	607a      	str	r2, [r7, #4]
TX_MUTEX        *next_mutex;
TX_MUTEX        *previous_mutex;


    /* Initialize mutex control block to all zeros.  */
    TX_MEMSET(mutex_ptr, 0, (sizeof(TX_MUTEX)));
 800caf0:	2234      	movs	r2, #52	@ 0x34
 800caf2:	2100      	movs	r1, #0
 800caf4:	68f8      	ldr	r0, [r7, #12]
 800caf6:	f007 f8f5 	bl	8013ce4 <memset>

    /* Setup the basic mutex fields.  */
    mutex_ptr -> tx_mutex_name =             name_ptr;
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	68ba      	ldr	r2, [r7, #8]
 800cafe:	605a      	str	r2, [r3, #4]
    mutex_ptr -> tx_mutex_inherit =          inherit;
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	687a      	ldr	r2, [r7, #4]
 800cb04:	611a      	str	r2, [r3, #16]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cb06:	f3ef 8310 	mrs	r3, PRIMASK
 800cb0a:	61bb      	str	r3, [r7, #24]
    return(posture);
 800cb0c:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800cb0e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cb10:	b672      	cpsid	i
    return(int_posture);
 800cb12:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the mutex on the created list.  */
    TX_DISABLE
 800cb14:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the mutex ID to make it valid.  */
    mutex_ptr -> tx_mutex_id =  TX_MUTEX_ID;
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	4a1a      	ldr	r2, [pc, #104]	@ (800cb84 <_tx_mutex_create+0xa0>)
 800cb1a:	601a      	str	r2, [r3, #0]

    /* Setup the thread mutex release function pointer.  */
    _tx_thread_mutex_release =  &(_tx_mutex_thread_release);
 800cb1c:	4b1a      	ldr	r3, [pc, #104]	@ (800cb88 <_tx_mutex_create+0xa4>)
 800cb1e:	4a1b      	ldr	r2, [pc, #108]	@ (800cb8c <_tx_mutex_create+0xa8>)
 800cb20:	601a      	str	r2, [r3, #0]

    /* Place the mutex on the list of created mutexes.  First,
       check for an empty list.  */
    if (_tx_mutex_created_count == TX_EMPTY)
 800cb22:	4b1b      	ldr	r3, [pc, #108]	@ (800cb90 <_tx_mutex_create+0xac>)
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d109      	bne.n	800cb3e <_tx_mutex_create+0x5a>
    {

        /* The created mutex list is empty.  Add mutex to empty list.  */
        _tx_mutex_created_ptr =                   mutex_ptr;
 800cb2a:	4a1a      	ldr	r2, [pc, #104]	@ (800cb94 <_tx_mutex_create+0xb0>)
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	6013      	str	r3, [r2, #0]
        mutex_ptr -> tx_mutex_created_next =      mutex_ptr;
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	68fa      	ldr	r2, [r7, #12]
 800cb34:	621a      	str	r2, [r3, #32]
        mutex_ptr -> tx_mutex_created_previous =  mutex_ptr;
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	68fa      	ldr	r2, [r7, #12]
 800cb3a:	625a      	str	r2, [r3, #36]	@ 0x24
 800cb3c:	e011      	b.n	800cb62 <_tx_mutex_create+0x7e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_mutex =      _tx_mutex_created_ptr;
 800cb3e:	4b15      	ldr	r3, [pc, #84]	@ (800cb94 <_tx_mutex_create+0xb0>)
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	623b      	str	r3, [r7, #32]
        previous_mutex =  next_mutex -> tx_mutex_created_previous;
 800cb44:	6a3b      	ldr	r3, [r7, #32]
 800cb46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb48:	61fb      	str	r3, [r7, #28]

        /* Place the new mutex in the list.  */
        next_mutex -> tx_mutex_created_previous =  mutex_ptr;
 800cb4a:	6a3b      	ldr	r3, [r7, #32]
 800cb4c:	68fa      	ldr	r2, [r7, #12]
 800cb4e:	625a      	str	r2, [r3, #36]	@ 0x24
        previous_mutex -> tx_mutex_created_next =  mutex_ptr;
 800cb50:	69fb      	ldr	r3, [r7, #28]
 800cb52:	68fa      	ldr	r2, [r7, #12]
 800cb54:	621a      	str	r2, [r3, #32]

        /* Setup this mutex's next and previous created links.  */
        mutex_ptr -> tx_mutex_created_previous =  previous_mutex;
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	69fa      	ldr	r2, [r7, #28]
 800cb5a:	625a      	str	r2, [r3, #36]	@ 0x24
        mutex_ptr -> tx_mutex_created_next =      next_mutex;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	6a3a      	ldr	r2, [r7, #32]
 800cb60:	621a      	str	r2, [r3, #32]
    }

    /* Increment the ownership count.  */
    _tx_mutex_created_count++;
 800cb62:	4b0b      	ldr	r3, [pc, #44]	@ (800cb90 <_tx_mutex_create+0xac>)
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	3301      	adds	r3, #1
 800cb68:	4a09      	ldr	r2, [pc, #36]	@ (800cb90 <_tx_mutex_create+0xac>)
 800cb6a:	6013      	str	r3, [r2, #0]
 800cb6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb6e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cb70:	693b      	ldr	r3, [r7, #16]
 800cb72:	f383 8810 	msr	PRIMASK, r3
}
 800cb76:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800cb78:	2300      	movs	r3, #0
}
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	3728      	adds	r7, #40	@ 0x28
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	bd80      	pop	{r7, pc}
 800cb82:	bf00      	nop
 800cb84:	4d555445 	.word	0x4d555445
 800cb88:	2000358c 	.word	0x2000358c
 800cb8c:	0800ca5d 	.word	0x0800ca5d
 800cb90:	200034d4 	.word	0x200034d4
 800cb94:	200034d0 	.word	0x200034d0

0800cb98 <_tx_mutex_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_delete(TX_MUTEX *mutex_ptr)
{
 800cb98:	b580      	push	{r7, lr}
 800cb9a:	b096      	sub	sp, #88	@ 0x58
 800cb9c:	af00      	add	r7, sp, #0
 800cb9e:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cba0:	f3ef 8310 	mrs	r3, PRIMASK
 800cba4:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800cba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800cba8:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800cbaa:	b672      	cpsid	i
    return(int_posture);
 800cbac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
#ifdef TX_MISRA_ENABLE
UINT            status;
#endif

    /* Disable interrupts to remove the mutex from the created list.  */
    TX_DISABLE
 800cbae:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Log this kernel call.  */
    TX_EL_MUTEX_DELETE_INSERT

    /* Clear the mutex ID to make it invalid.  */
    mutex_ptr -> tx_mutex_id =  TX_CLEAR_ID;
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	2200      	movs	r2, #0
 800cbb4:	601a      	str	r2, [r3, #0]

    /* Decrement the created count.  */
    _tx_mutex_created_count--;
 800cbb6:	4b4a      	ldr	r3, [pc, #296]	@ (800cce0 <_tx_mutex_delete+0x148>)
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	3b01      	subs	r3, #1
 800cbbc:	4a48      	ldr	r2, [pc, #288]	@ (800cce0 <_tx_mutex_delete+0x148>)
 800cbbe:	6013      	str	r3, [r2, #0]

    /* See if the mutex is the only one on the list.  */
    if (_tx_mutex_created_count == TX_EMPTY)
 800cbc0:	4b47      	ldr	r3, [pc, #284]	@ (800cce0 <_tx_mutex_delete+0x148>)
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d103      	bne.n	800cbd0 <_tx_mutex_delete+0x38>
    {

        /* Only created mutex, just set the created list to NULL.  */
        _tx_mutex_created_ptr =  TX_NULL;
 800cbc8:	4b46      	ldr	r3, [pc, #280]	@ (800cce4 <_tx_mutex_delete+0x14c>)
 800cbca:	2200      	movs	r2, #0
 800cbcc:	601a      	str	r2, [r3, #0]
 800cbce:	e013      	b.n	800cbf8 <_tx_mutex_delete+0x60>
    }
    else
    {

        /* Link-up the neighbors.  */
        next_mutex =                               mutex_ptr -> tx_mutex_created_next;
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	6a1b      	ldr	r3, [r3, #32]
 800cbd4:	64bb      	str	r3, [r7, #72]	@ 0x48
        previous_mutex =                           mutex_ptr -> tx_mutex_created_previous;
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbda:	647b      	str	r3, [r7, #68]	@ 0x44
        next_mutex -> tx_mutex_created_previous =  previous_mutex;
 800cbdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cbde:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cbe0:	625a      	str	r2, [r3, #36]	@ 0x24
        previous_mutex -> tx_mutex_created_next =  next_mutex;
 800cbe2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cbe4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cbe6:	621a      	str	r2, [r3, #32]

        /* See if we have to update the created list head pointer.  */
        if (_tx_mutex_created_ptr == mutex_ptr)
 800cbe8:	4b3e      	ldr	r3, [pc, #248]	@ (800cce4 <_tx_mutex_delete+0x14c>)
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	687a      	ldr	r2, [r7, #4]
 800cbee:	429a      	cmp	r2, r3
 800cbf0:	d102      	bne.n	800cbf8 <_tx_mutex_delete+0x60>
        {

            /* Yes, move the head pointer to the next link. */
            _tx_mutex_created_ptr =  next_mutex;
 800cbf2:	4a3c      	ldr	r2, [pc, #240]	@ (800cce4 <_tx_mutex_delete+0x14c>)
 800cbf4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cbf6:	6013      	str	r3, [r2, #0]
        }
    }

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800cbf8:	4b3b      	ldr	r3, [pc, #236]	@ (800cce8 <_tx_mutex_delete+0x150>)
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	3301      	adds	r3, #1
 800cbfe:	4a3a      	ldr	r2, [pc, #232]	@ (800cce8 <_tx_mutex_delete+0x150>)
 800cc00:	6013      	str	r3, [r2, #0]

    /* Pickup the suspension information.  */
    thread_ptr =                             mutex_ptr -> tx_mutex_suspension_list;
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	699b      	ldr	r3, [r3, #24]
 800cc06:	653b      	str	r3, [r7, #80]	@ 0x50
    mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	2200      	movs	r2, #0
 800cc0c:	619a      	str	r2, [r3, #24]
    suspended_count =                        mutex_ptr -> tx_mutex_suspended_count;
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	69db      	ldr	r3, [r3, #28]
 800cc12:	64fb      	str	r3, [r7, #76]	@ 0x4c
    mutex_ptr -> tx_mutex_suspended_count =  TX_NO_SUSPENSIONS;
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	2200      	movs	r2, #0
 800cc18:	61da      	str	r2, [r3, #28]


    /* Determine if the mutex is currently on a thread's ownership list.  */

    /* Setup pointer to owner of mutex.  */
    owner_thread =  mutex_ptr -> tx_mutex_owner;
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	68db      	ldr	r3, [r3, #12]
 800cc1e:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Determine if there is a valid thread pointer.  */
    if (owner_thread != TX_NULL)
 800cc20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d013      	beq.n	800cc4e <_tx_mutex_delete+0xb6>
    {

        /* Yes, remove this mutex from the owned list.  */

        /* Set the ownership count to 1.  */
        mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	2201      	movs	r2, #1
 800cc2a:	609a      	str	r2, [r3, #8]
 800cc2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cc30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc32:	f383 8810 	msr	PRIMASK, r3
}
 800cc36:	bf00      	nop
        do
        {
            status =  _tx_mutex_put(mutex_ptr);
        } while (status != TX_SUCCESS);
#else
        _tx_mutex_put(mutex_ptr);
 800cc38:	6878      	ldr	r0, [r7, #4]
 800cc3a:	f000 facf 	bl	800d1dc <_tx_mutex_put>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cc3e:	f3ef 8310 	mrs	r3, PRIMASK
 800cc42:	633b      	str	r3, [r7, #48]	@ 0x30
    return(posture);
 800cc44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    int_posture = __get_interrupt_posture();
 800cc46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("CPSID i" : : : "memory");
 800cc48:	b672      	cpsid	i
    return(int_posture);
 800cc4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
#endif

        /* Disable interrupts.  */
        TX_DISABLE
 800cc4c:	657b      	str	r3, [r7, #84]	@ 0x54
 800cc4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc50:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cc52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc54:	f383 8810 	msr	PRIMASK, r3
}
 800cc58:	bf00      	nop
    /* Restore interrupts.  */
    TX_RESTORE

    /* Walk through the mutex list to resume any and all threads suspended
       on this mutex.  */
    while (suspended_count != ((ULONG) 0))
 800cc5a:	e024      	b.n	800cca6 <_tx_mutex_delete+0x10e>
    {

        /* Decrement the suspension count.  */
        suspended_count--;
 800cc5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc5e:	3b01      	subs	r3, #1
 800cc60:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cc62:	f3ef 8310 	mrs	r3, PRIMASK
 800cc66:	61fb      	str	r3, [r7, #28]
    return(posture);
 800cc68:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800cc6a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cc6c:	b672      	cpsid	i
    return(int_posture);
 800cc6e:	69bb      	ldr	r3, [r7, #24]

        /* Lockout interrupts.  */
        TX_DISABLE
 800cc70:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Clear the cleanup pointer, this prevents the timeout from doing
           anything.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800cc72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc74:	2200      	movs	r2, #0
 800cc76:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Set the return status in the thread to TX_DELETED.  */
        thread_ptr -> tx_thread_suspend_status =  TX_DELETED;
 800cc78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc7a:	2201      	movs	r2, #1
 800cc7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Move the thread pointer ahead.  */
        next_thread =  thread_ptr -> tx_thread_suspended_next;
 800cc80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cc84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption again.  */
        _tx_thread_preempt_disable++;
 800cc86:	4b18      	ldr	r3, [pc, #96]	@ (800cce8 <_tx_mutex_delete+0x150>)
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	3301      	adds	r3, #1
 800cc8c:	4a16      	ldr	r2, [pc, #88]	@ (800cce8 <_tx_mutex_delete+0x150>)
 800cc8e:	6013      	str	r3, [r2, #0]
 800cc90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc92:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cc94:	6a3b      	ldr	r3, [r7, #32]
 800cc96:	f383 8810 	msr	PRIMASK, r3
}
 800cc9a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 800cc9c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800cc9e:	f001 f9b9 	bl	800e014 <_tx_thread_system_resume>
#endif

        /* Move to next thread.  */
        thread_ptr =  next_thread;
 800cca2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cca4:	653b      	str	r3, [r7, #80]	@ 0x50
    while (suspended_count != ((ULONG) 0))
 800cca6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d1d7      	bne.n	800cc5c <_tx_mutex_delete+0xc4>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ccac:	f3ef 8310 	mrs	r3, PRIMASK
 800ccb0:	613b      	str	r3, [r7, #16]
    return(posture);
 800ccb2:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 800ccb4:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ccb6:	b672      	cpsid	i
    return(int_posture);
 800ccb8:	68fb      	ldr	r3, [r7, #12]

    /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h.  */
    TX_MUTEX_DELETE_PORT_COMPLETION(mutex_ptr)

    /* Disable interrupts.  */
    TX_DISABLE
 800ccba:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Release previous preempt disable.  */
    _tx_thread_preempt_disable--;
 800ccbc:	4b0a      	ldr	r3, [pc, #40]	@ (800cce8 <_tx_mutex_delete+0x150>)
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	3b01      	subs	r3, #1
 800ccc2:	4a09      	ldr	r2, [pc, #36]	@ (800cce8 <_tx_mutex_delete+0x150>)
 800ccc4:	6013      	str	r3, [r2, #0]
 800ccc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ccc8:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ccca:	697b      	ldr	r3, [r7, #20]
 800cccc:	f383 8810 	msr	PRIMASK, r3
}
 800ccd0:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 800ccd2:	f001 f965 	bl	800dfa0 <_tx_thread_system_preempt_check>

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800ccd6:	2300      	movs	r3, #0
}
 800ccd8:	4618      	mov	r0, r3
 800ccda:	3758      	adds	r7, #88	@ 0x58
 800ccdc:	46bd      	mov	sp, r7
 800ccde:	bd80      	pop	{r7, pc}
 800cce0:	200034d4 	.word	0x200034d4
 800cce4:	200034d0 	.word	0x200034d0
 800cce8:	20003588 	.word	0x20003588

0800ccec <_tx_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 800ccec:	b580      	push	{r7, lr}
 800ccee:	b092      	sub	sp, #72	@ 0x48
 800ccf0:	af00      	add	r7, sp, #0
 800ccf2:	6078      	str	r0, [r7, #4]
 800ccf4:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ccf6:	f3ef 8310 	mrs	r3, PRIMASK
 800ccfa:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800ccfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800ccfe:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cd00:	b672      	cpsid	i
    return(int_posture);
 800cd02:	6a3b      	ldr	r3, [r7, #32]
TX_THREAD       *previous_thread;
UINT            status;


    /* Disable interrupts to get an instance from the mutex.  */
    TX_DISABLE
 800cd04:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Log this kernel call.  */
    TX_EL_MUTEX_GET_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800cd06:	4b7a      	ldr	r3, [pc, #488]	@ (800cef0 <_tx_mutex_get+0x204>)
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Determine if this mutex is available.  */
    if (mutex_ptr -> tx_mutex_ownership_count == ((UINT) 0))
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	689b      	ldr	r3, [r3, #8]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d144      	bne.n	800cd9e <_tx_mutex_get+0xb2>
    {

        /* Set the ownership count to 1.  */
        mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	2201      	movs	r2, #1
 800cd18:	609a      	str	r2, [r3, #8]

        /* Remember that the calling thread owns the mutex.  */
        mutex_ptr -> tx_mutex_owner =  thread_ptr;
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800cd1e:	60da      	str	r2, [r3, #12]

        /* Determine if the thread pointer is valid.  */
        if (thread_ptr != TX_NULL)
 800cd20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d032      	beq.n	800cd8c <_tx_mutex_get+0xa0>
        {

            /* Determine if priority inheritance is required.  */
            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	691b      	ldr	r3, [r3, #16]
 800cd2a:	2b01      	cmp	r3, #1
 800cd2c:	d106      	bne.n	800cd3c <_tx_mutex_get+0x50>
            {

                /* Remember the current priority of thread.  */
                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 800cd2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	615a      	str	r2, [r3, #20]

                /* Setup the highest priority waiting thread.  */
                mutex_ptr -> tx_mutex_highest_priority_waiting =  ((UINT) TX_MAX_PRIORITIES);
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	2220      	movs	r2, #32
 800cd3a:	629a      	str	r2, [r3, #40]	@ 0x28
            }

            /* Pickup next mutex pointer, which is the head of the list.  */
            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 800cd3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd3e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cd42:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
            if (next_mutex != TX_NULL)
 800cd44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d00f      	beq.n	800cd6a <_tx_mutex_get+0x7e>
            {

                /* Non-empty list. Link up the mutex.  */

                /* Pickup the next and previous mutex pointer.  */
                previous_mutex =  next_mutex -> tx_mutex_owned_previous;
 800cd4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd4e:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* Place the owned mutex in the list.  */
                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 800cd50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd52:	687a      	ldr	r2, [r7, #4]
 800cd54:	631a      	str	r2, [r3, #48]	@ 0x30
                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 800cd56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd58:	687a      	ldr	r2, [r7, #4]
 800cd5a:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Setup this mutex's next and previous created links.  */
                mutex_ptr -> tx_mutex_owned_previous =  previous_mutex;
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cd60:	631a      	str	r2, [r3, #48]	@ 0x30
                mutex_ptr -> tx_mutex_owned_next =      next_mutex;
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cd66:	62da      	str	r2, [r3, #44]	@ 0x2c
 800cd68:	e009      	b.n	800cd7e <_tx_mutex_get+0x92>
            }
            else
            {

                /* The owned mutex list is empty.  Add mutex to empty list.  */
                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 800cd6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd6c:	687a      	ldr	r2, [r7, #4]
 800cd6e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	687a      	ldr	r2, [r7, #4]
 800cd76:	62da      	str	r2, [r3, #44]	@ 0x2c
                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	687a      	ldr	r2, [r7, #4]
 800cd7c:	631a      	str	r2, [r3, #48]	@ 0x30
            }

            /* Increment the number of mutexes owned counter.  */
            thread_ptr -> tx_thread_owned_mutex_count++;
 800cd7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd80:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800cd84:	1c5a      	adds	r2, r3, #1
 800cd86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd88:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800cd8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd8e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cd90:	69fb      	ldr	r3, [r7, #28]
 800cd92:	f383 8810 	msr	PRIMASK, r3
}
 800cd96:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 800cd98:	2300      	movs	r3, #0
 800cd9a:	647b      	str	r3, [r7, #68]	@ 0x44
 800cd9c:	e0a2      	b.n	800cee4 <_tx_mutex_get+0x1f8>
    }

    /* Otherwise, see if the owning thread is trying to obtain the same mutex.  */
    else if (mutex_ptr -> tx_mutex_owner == thread_ptr)
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	68db      	ldr	r3, [r3, #12]
 800cda2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800cda4:	429a      	cmp	r2, r3
 800cda6:	d10d      	bne.n	800cdc4 <_tx_mutex_get+0xd8>
    {

        /* The owning thread is requesting the mutex again, just
           increment the ownership count.  */
        mutex_ptr -> tx_mutex_ownership_count++;
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	689b      	ldr	r3, [r3, #8]
 800cdac:	1c5a      	adds	r2, r3, #1
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	609a      	str	r2, [r3, #8]
 800cdb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdb4:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cdb6:	69bb      	ldr	r3, [r7, #24]
 800cdb8:	f383 8810 	msr	PRIMASK, r3
}
 800cdbc:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	647b      	str	r3, [r7, #68]	@ 0x44
 800cdc2:	e08f      	b.n	800cee4 <_tx_mutex_get+0x1f8>
    }
    else
    {

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 800cdc4:	683b      	ldr	r3, [r7, #0]
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	f000 8084 	beq.w	800ced4 <_tx_mutex_get+0x1e8>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 800cdcc:	4b49      	ldr	r3, [pc, #292]	@ (800cef4 <_tx_mutex_get+0x208>)
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d008      	beq.n	800cde6 <_tx_mutex_get+0xfa>
 800cdd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdd6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cdd8:	697b      	ldr	r3, [r7, #20]
 800cdda:	f383 8810 	msr	PRIMASK, r3
}
 800cdde:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NOT_AVAILABLE;
 800cde0:	231d      	movs	r3, #29
 800cde2:	647b      	str	r3, [r7, #68]	@ 0x44
 800cde4:	e07e      	b.n	800cee4 <_tx_mutex_get+0x1f8>
            {

                /* Prepare for suspension of this thread.  */

                /* Pickup the mutex owner.  */
                mutex_owner =  mutex_ptr -> tx_mutex_owner;
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	68db      	ldr	r3, [r3, #12]
 800cdea:	63bb      	str	r3, [r7, #56]	@ 0x38
#endif
                }
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_mutex_cleanup);
 800cdec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdee:	4a42      	ldr	r2, [pc, #264]	@ (800cef8 <_tx_mutex_get+0x20c>)
 800cdf0:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this mutex control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) mutex_ptr;
 800cdf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdf4:	687a      	ldr	r2, [r7, #4]
 800cdf6:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 800cdf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdfa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800cdfe:	1c5a      	adds	r2, r3, #1
 800ce00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce02:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Setup suspension list.  */
                if (mutex_ptr -> tx_mutex_suspended_count == TX_NO_SUSPENSIONS)
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	69db      	ldr	r3, [r3, #28]
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d109      	bne.n	800ce22 <_tx_mutex_get+0x136>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    mutex_ptr -> tx_mutex_suspension_list =         thread_ptr;
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ce12:	619a      	str	r2, [r3, #24]
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800ce14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce16:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ce18:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800ce1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ce1e:	675a      	str	r2, [r3, #116]	@ 0x74
 800ce20:	e011      	b.n	800ce46 <_tx_mutex_get+0x15a>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   mutex_ptr -> tx_mutex_suspension_list;
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	699b      	ldr	r3, [r3, #24]
 800ce26:	637b      	str	r3, [r7, #52]	@ 0x34
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800ce28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce2a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ce2c:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800ce2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ce32:	633b      	str	r3, [r7, #48]	@ 0x30
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800ce34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ce38:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800ce3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce3c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ce3e:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800ce40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce42:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ce44:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the suspension count.  */
                mutex_ptr -> tx_mutex_suspended_count++;
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	69db      	ldr	r3, [r3, #28]
 800ce4a:	1c5a      	adds	r2, r3, #1
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	61da      	str	r2, [r3, #28]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_MUTEX_SUSP;
 800ce50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce52:	220d      	movs	r2, #13
 800ce54:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800ce56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce58:	2201      	movs	r2, #1
 800ce5a:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800ce5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce5e:	683a      	ldr	r2, [r7, #0]
 800ce60:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800ce62:	4b24      	ldr	r3, [pc, #144]	@ (800cef4 <_tx_mutex_get+0x208>)
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	3301      	adds	r3, #1
 800ce68:	4a22      	ldr	r2, [pc, #136]	@ (800cef4 <_tx_mutex_get+0x208>)
 800ce6a:	6013      	str	r3, [r2, #0]
 800ce6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce6e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ce70:	693b      	ldr	r3, [r7, #16]
 800ce72:	f383 8810 	msr	PRIMASK, r3
}
 800ce76:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if we need to raise the priority of the thread
                   owning the mutex.  */
                if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	691b      	ldr	r3, [r3, #16]
 800ce7c:	2b01      	cmp	r3, #1
 800ce7e:	d121      	bne.n	800cec4 <_tx_mutex_get+0x1d8>
                {

                    /* Determine if this is the highest priority to raise for this mutex.  */
                    if (mutex_ptr -> tx_mutex_highest_priority_waiting > thread_ptr -> tx_thread_priority)
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ce84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce88:	429a      	cmp	r2, r3
 800ce8a:	d903      	bls.n	800ce94 <_tx_mutex_get+0x1a8>
                    {

                        /* Remember this priority.  */
                        mutex_ptr -> tx_mutex_highest_priority_waiting =  thread_ptr -> tx_thread_priority;
 800ce8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	629a      	str	r2, [r3, #40]	@ 0x28
                    }

                    /* Determine if we have to update inherit priority level of the mutex owner.  */
                    if (thread_ptr -> tx_thread_priority < mutex_owner -> tx_thread_inherit_priority)
 800ce94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ce9e:	429a      	cmp	r2, r3
 800cea0:	d204      	bcs.n	800ceac <_tx_mutex_get+0x1c0>
                    {

                        /* Remember the new priority inheritance priority.  */
                        mutex_owner -> tx_thread_inherit_priority =  thread_ptr -> tx_thread_priority;
 800cea2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cea4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cea8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
                    }

                    /* Priority inheritance is requested, check to see if the thread that owns the mutex is lower priority.  */
                    if (mutex_owner -> tx_thread_priority > thread_ptr -> tx_thread_priority)
 800ceac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ceb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ceb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ceb4:	429a      	cmp	r2, r3
 800ceb6:	d905      	bls.n	800cec4 <_tx_mutex_get+0x1d8>
                    {

                        /* Yes, raise the suspended, owning thread's priority to that
                           of the current thread.  */
                        _tx_mutex_priority_change(mutex_owner, thread_ptr -> tx_thread_priority);
 800ceb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ceba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cebc:	4619      	mov	r1, r3
 800cebe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cec0:	f000 f8ce 	bl	800d060 <_tx_mutex_priority_change>
#endif
                    }
                }

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800cec4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800cec6:	f001 f9a5 	bl	800e214 <_tx_thread_system_suspend>
#endif
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 800ceca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cecc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ced0:	647b      	str	r3, [r7, #68]	@ 0x44
 800ced2:	e007      	b.n	800cee4 <_tx_mutex_get+0x1f8>
 800ced4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ced6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	f383 8810 	msr	PRIMASK, r3
}
 800cede:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NOT_AVAILABLE;
 800cee0:	231d      	movs	r3, #29
 800cee2:	647b      	str	r3, [r7, #68]	@ 0x44
        }
    }

    /* Return completion status.  */
    return(status);
 800cee4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800cee6:	4618      	mov	r0, r3
 800cee8:	3748      	adds	r7, #72	@ 0x48
 800ceea:	46bd      	mov	sp, r7
 800ceec:	bd80      	pop	{r7, pc}
 800ceee:	bf00      	nop
 800cef0:	200034f0 	.word	0x200034f0
 800cef4:	20003588 	.word	0x20003588
 800cef8:	0800c965 	.word	0x0800c965

0800cefc <_tx_mutex_prioritize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_prioritize(TX_MUTEX *mutex_ptr)
{
 800cefc:	b580      	push	{r7, lr}
 800cefe:	b092      	sub	sp, #72	@ 0x48
 800cf00:	af00      	add	r7, sp, #0
 800cf02:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cf04:	f3ef 8310 	mrs	r3, PRIMASK
 800cf08:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800cf0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800cf0c:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cf0e:	b672      	cpsid	i
    return(int_posture);
 800cf10:	6a3b      	ldr	r3, [r7, #32]
UINT            status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 800cf12:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Log this kernel call.  */
    TX_EL_MUTEX_PRIORITIZE_INSERT

    /* Pickup the suspended count.  */
    suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	69db      	ldr	r3, [r3, #28]
 800cf18:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if there are fewer than 2 suspended threads.  */
    if (suspended_count < ((UINT) 2))
 800cf1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf1c:	2b01      	cmp	r3, #1
 800cf1e:	d805      	bhi.n	800cf2c <_tx_mutex_prioritize+0x30>
 800cf20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf22:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cf24:	69fb      	ldr	r3, [r7, #28]
 800cf26:	f383 8810 	msr	PRIMASK, r3
}
 800cf2a:	e092      	b.n	800d052 <_tx_mutex_prioritize+0x156>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if there how many threads are suspended on this mutex.  */
    else if (suspended_count == ((UINT) 2))
 800cf2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf2e:	2b02      	cmp	r3, #2
 800cf30:	d114      	bne.n	800cf5c <_tx_mutex_prioritize+0x60>
    {

        /* Pickup the head pointer and the next pointer.  */
        head_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	699b      	ldr	r3, [r3, #24]
 800cf36:	63bb      	str	r3, [r7, #56]	@ 0x38
        next_thread =  head_ptr -> tx_thread_suspended_next;
 800cf38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf3c:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Determine if the next suspended thread has a higher priority.  */
        if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority))
 800cf3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf46:	429a      	cmp	r2, r3
 800cf48:	d202      	bcs.n	800cf50 <_tx_mutex_prioritize+0x54>
        {

            /* Yes, move the list head to the next thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  next_thread;
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cf4e:	619a      	str	r2, [r3, #24]
 800cf50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf52:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cf54:	69bb      	ldr	r3, [r7, #24]
 800cf56:	f383 8810 	msr	PRIMASK, r3
}
 800cf5a:	e07a      	b.n	800d052 <_tx_mutex_prioritize+0x156>
    }
    else
    {

        /* Remember the suspension count and head pointer.  */
        head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	699b      	ldr	r3, [r3, #24]
 800cf60:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Default the highest priority thread to the thread at the front of the list.  */
        priority_thread_ptr =  head_ptr;
 800cf62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf64:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup search pointer.  */
        thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 800cf66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf6a:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 800cf6c:	4b3b      	ldr	r3, [pc, #236]	@ (800d05c <_tx_mutex_prioritize+0x160>)
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	3301      	adds	r3, #1
 800cf72:	4a3a      	ldr	r2, [pc, #232]	@ (800d05c <_tx_mutex_prioritize+0x160>)
 800cf74:	6013      	str	r3, [r2, #0]

        /* Set the list changed flag to false.  */
        list_changed =  TX_FALSE;
 800cf76:	2300      	movs	r3, #0
 800cf78:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Search through the list to find the highest priority thread.  */
        do
        {

            /* Is the current thread higher priority?  */
            if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority)
 800cf7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf82:	429a      	cmp	r2, r3
 800cf84:	d201      	bcs.n	800cf8a <_tx_mutex_prioritize+0x8e>
            {

                /* Yes, remember that this thread is the highest priority.  */
                priority_thread_ptr =  thread_ptr;
 800cf86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf88:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cf8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf8c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	f383 8810 	msr	PRIMASK, r3
}
 800cf94:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cf96:	f3ef 8310 	mrs	r3, PRIMASK
 800cf9a:	617b      	str	r3, [r7, #20]
    return(posture);
 800cf9c:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800cf9e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cfa0:	b672      	cpsid	i
    return(int_posture);
 800cfa2:	693b      	ldr	r3, [r7, #16]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800cfa4:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if any changes to the list have occurred while
               interrupts were enabled.  */

            /* Is the list head the same?  */
            if (head_ptr != mutex_ptr -> tx_mutex_suspension_list)
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	699b      	ldr	r3, [r3, #24]
 800cfaa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cfac:	429a      	cmp	r2, r3
 800cfae:	d002      	beq.n	800cfb6 <_tx_mutex_prioritize+0xba>
            {

                /* The list head has changed, set the list changed flag.  */
                list_changed =  TX_TRUE;
 800cfb0:	2301      	movs	r3, #1
 800cfb2:	633b      	str	r3, [r7, #48]	@ 0x30
 800cfb4:	e006      	b.n	800cfc4 <_tx_mutex_prioritize+0xc8>
            }
            else
            {

                /* Is the suspended count the same?  */
                if (suspended_count != mutex_ptr -> tx_mutex_suspended_count)
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	69db      	ldr	r3, [r3, #28]
 800cfba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cfbc:	429a      	cmp	r2, r3
 800cfbe:	d001      	beq.n	800cfc4 <_tx_mutex_prioritize+0xc8>
                {

                    /* The list head has changed, set the list changed flag.  */
                    list_changed =  TX_TRUE;
 800cfc0:	2301      	movs	r3, #1
 800cfc2:	633b      	str	r3, [r7, #48]	@ 0x30
                }
            }

            /* Determine if the list has changed.  */
            if (list_changed == TX_FALSE)
 800cfc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d103      	bne.n	800cfd2 <_tx_mutex_prioritize+0xd6>
            {

                /* Move the thread pointer to the next thread.  */
                thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 800cfca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cfce:	643b      	str	r3, [r7, #64]	@ 0x40
 800cfd0:	e00c      	b.n	800cfec <_tx_mutex_prioritize+0xf0>
            }
            else
            {

                /* Remember the suspension count and head pointer.  */
                head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	699b      	ldr	r3, [r3, #24]
 800cfd6:	63bb      	str	r3, [r7, #56]	@ 0x38
                suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	69db      	ldr	r3, [r3, #28]
 800cfdc:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Default the highest priority thread to the thread at the front of the list.  */
                priority_thread_ptr =  head_ptr;
 800cfde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfe0:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Setup search pointer.  */
                thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 800cfe2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfe4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cfe6:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Reset the list changed flag.  */
                list_changed =  TX_FALSE;
 800cfe8:	2300      	movs	r3, #0
 800cfea:	633b      	str	r3, [r7, #48]	@ 0x30
            }

        } while (thread_ptr != head_ptr);
 800cfec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cfee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cff0:	429a      	cmp	r2, r3
 800cff2:	d1c2      	bne.n	800cf7a <_tx_mutex_prioritize+0x7e>

        /* Release preemption.  */
        _tx_thread_preempt_disable--;
 800cff4:	4b19      	ldr	r3, [pc, #100]	@ (800d05c <_tx_mutex_prioritize+0x160>)
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	3b01      	subs	r3, #1
 800cffa:	4a18      	ldr	r2, [pc, #96]	@ (800d05c <_tx_mutex_prioritize+0x160>)
 800cffc:	6013      	str	r3, [r2, #0]

        /* Now determine if the highest priority thread is at the front
           of the list.  */
        if (priority_thread_ptr != head_ptr)
 800cffe:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d002:	429a      	cmp	r2, r3
 800d004:	d01d      	beq.n	800d042 <_tx_mutex_prioritize+0x146>
            /* No, we need to move the highest priority suspended thread to the
               front of the list.  */

            /* First, remove the highest priority thread by updating the
               adjacent suspended threads.  */
            next_thread =                                  priority_thread_ptr -> tx_thread_suspended_next;
 800d006:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d008:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d00a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            previous_thread =                              priority_thread_ptr -> tx_thread_suspended_previous;
 800d00c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d00e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d010:	62bb      	str	r3, [r7, #40]	@ 0x28
            next_thread -> tx_thread_suspended_previous =  previous_thread;
 800d012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d014:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d016:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =  next_thread;
 800d018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d01a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d01c:	671a      	str	r2, [r3, #112]	@ 0x70

            /* Now, link the highest priority thread at the front of the list.  */
            previous_thread =                                      head_ptr -> tx_thread_suspended_previous;
 800d01e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d020:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d022:	62bb      	str	r3, [r7, #40]	@ 0x28
            priority_thread_ptr -> tx_thread_suspended_next =      head_ptr;
 800d024:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d026:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d028:	671a      	str	r2, [r3, #112]	@ 0x70
            priority_thread_ptr -> tx_thread_suspended_previous =  previous_thread;
 800d02a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d02c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d02e:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =          priority_thread_ptr;
 800d030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d032:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d034:	671a      	str	r2, [r3, #112]	@ 0x70
            head_ptr -> tx_thread_suspended_previous =             priority_thread_ptr;
 800d036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d038:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d03a:	675a      	str	r2, [r3, #116]	@ 0x74

            /* Move the list head pointer to the highest priority suspended thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  priority_thread_ptr;
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d040:	619a      	str	r2, [r3, #24]
 800d042:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d044:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d046:	68bb      	ldr	r3, [r7, #8]
 800d048:	f383 8810 	msr	PRIMASK, r3
}
 800d04c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800d04e:	f000 ffa7 	bl	800dfa0 <_tx_thread_system_preempt_check>
    /* Return completion status.  */
    return(status);
#else

    /* Return successful completion.  */
    return(TX_SUCCESS);
 800d052:	2300      	movs	r3, #0
#endif
}
 800d054:	4618      	mov	r0, r3
 800d056:	3748      	adds	r7, #72	@ 0x48
 800d058:	46bd      	mov	sp, r7
 800d05a:	bd80      	pop	{r7, pc}
 800d05c:	20003588 	.word	0x20003588

0800d060 <_tx_mutex_priority_change>:
/*                                            priority rather than next,  */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_priority_change(TX_THREAD *thread_ptr, UINT new_priority)
{
 800d060:	b580      	push	{r7, lr}
 800d062:	b090      	sub	sp, #64	@ 0x40
 800d064:	af00      	add	r7, sp, #0
 800d066:	6078      	str	r0, [r7, #4]
 800d068:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d06a:	f3ef 8310 	mrs	r3, PRIMASK
 800d06e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800d070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800d072:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800d074:	b672      	cpsid	i
    return(int_posture);
 800d076:	6abb      	ldr	r3, [r7, #40]	@ 0x28


#ifndef TX_NOT_INTERRUPTABLE

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800d078:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d017      	beq.n	800d0b2 <_tx_mutex_priority_change+0x52>
    {

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	683a      	ldr	r2, [r7, #0]
 800d086:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d08e:	683a      	ldr	r2, [r7, #0]
 800d090:	429a      	cmp	r2, r3
 800d092:	d905      	bls.n	800d0a0 <_tx_mutex_priority_change+0x40>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d09e:	e002      	b.n	800d0a6 <_tx_mutex_priority_change+0x46>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	683a      	ldr	r2, [r7, #0]
 800d0a4:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d0a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0a8:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d0aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0ac:	f383 8810 	msr	PRIMASK, r3
}
 800d0b0:	e089      	b.n	800d1c6 <_tx_mutex_priority_change+0x166>
    }
    else
    {

        /* Pickup the next thread to execute.  */
        execute_ptr =  _tx_thread_execute_ptr;
 800d0b2:	4b47      	ldr	r3, [pc, #284]	@ (800d1d0 <_tx_mutex_priority_change+0x170>)
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Save the original priority.  */
        original_priority =  thread_ptr -> tx_thread_priority;
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0bc:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
#else

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 2);
 800d0be:	4b45      	ldr	r3, [pc, #276]	@ (800d1d4 <_tx_mutex_priority_change+0x174>)
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	3302      	adds	r3, #2
 800d0c4:	4a43      	ldr	r2, [pc, #268]	@ (800d1d4 <_tx_mutex_priority_change+0x174>)
 800d0c6:	6013      	str	r3, [r2, #0]

        /* Set the state to priority change.  */
        thread_ptr -> tx_thread_state =    TX_PRIORITY_CHANGE;
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	220e      	movs	r2, #14
 800d0cc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the suspending flag. */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	2201      	movs	r2, #1
 800d0d2:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Setup the timeout period.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	2200      	movs	r2, #0
 800d0d8:	64da      	str	r2, [r3, #76]	@ 0x4c
 800d0da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0dc:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d0de:	69bb      	ldr	r3, [r7, #24]
 800d0e0:	f383 8810 	msr	PRIMASK, r3
}
 800d0e4:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* The thread is ready and must first be removed from the list.  Call the
           system suspend function to accomplish this.  */
        _tx_thread_system_suspend(thread_ptr);
 800d0e6:	6878      	ldr	r0, [r7, #4]
 800d0e8:	f001 f894 	bl	800e214 <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d0ec:	f3ef 8310 	mrs	r3, PRIMASK
 800d0f0:	623b      	str	r3, [r7, #32]
    return(posture);
 800d0f2:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800d0f4:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d0f6:	b672      	cpsid	i
    return(int_posture);
 800d0f8:	69fb      	ldr	r3, [r7, #28]

        /* Disable interrupts.  */
        TX_DISABLE
 800d0fa:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* At this point, the preempt disable flag is still set, so we still have
           protection against all preemption.  */

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	683a      	ldr	r2, [r7, #0]
 800d100:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d108:	683a      	ldr	r2, [r7, #0]
 800d10a:	429a      	cmp	r2, r3
 800d10c:	d905      	bls.n	800d11a <_tx_mutex_priority_change+0xba>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d118:	e002      	b.n	800d120 <_tx_mutex_priority_change+0xc0>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	683a      	ldr	r2, [r7, #0]
 800d11e:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d120:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d122:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	f383 8810 	msr	PRIMASK, r3
}
 800d12a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread with the new priority.  */
        _tx_thread_system_resume(thread_ptr);
 800d12c:	6878      	ldr	r0, [r7, #4]
 800d12e:	f000 ff71 	bl	800e014 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d132:	f3ef 8310 	mrs	r3, PRIMASK
 800d136:	617b      	str	r3, [r7, #20]
    return(posture);
 800d138:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800d13a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d13c:	b672      	cpsid	i
    return(int_posture);
 800d13e:	693b      	ldr	r3, [r7, #16]
        TX_MUTEX_PRIORITY_CHANGE_EXTENSION

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 800d140:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

        /* Pickup the next thread to execute.  */
        next_execute_ptr =  _tx_thread_execute_ptr;
 800d142:	4b23      	ldr	r3, [pc, #140]	@ (800d1d0 <_tx_mutex_priority_change+0x170>)
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Determine if this thread is not the next thread to execute.  */
        if (thread_ptr != next_execute_ptr)
 800d148:	687a      	ldr	r2, [r7, #4]
 800d14a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d14c:	429a      	cmp	r2, r3
 800d14e:	d034      	beq.n	800d1ba <_tx_mutex_priority_change+0x15a>
        {

            /* Make sure the thread is still ready.  */
            if (thread_ptr -> tx_thread_state == TX_READY)
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d154:	2b00      	cmp	r3, #0
 800d156:	d130      	bne.n	800d1ba <_tx_mutex_priority_change+0x15a>
            {

                /* Now check and see if this thread has an equal or higher priority.  */
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d15c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d15e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d160:	429a      	cmp	r2, r3
 800d162:	d811      	bhi.n	800d188 <_tx_mutex_priority_change+0x128>
                {

                    /* Now determine if this thread was the previously executing thread.  */
                    if (thread_ptr == execute_ptr)
 800d164:	687a      	ldr	r2, [r7, #4]
 800d166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d168:	429a      	cmp	r2, r3
 800d16a:	d126      	bne.n	800d1ba <_tx_mutex_priority_change+0x15a>

                        /* Yes, this thread was previously executing before we temporarily suspended and resumed
                           it in order to change the priority. A lower or same priority thread cannot be the next thread
                           to execute in this case since this thread really didn't suspend.  Simply reset the execute
                           pointer to this thread.  */
                        _tx_thread_execute_ptr =  thread_ptr;
 800d16c:	4a18      	ldr	r2, [pc, #96]	@ (800d1d0 <_tx_mutex_priority_change+0x170>)
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	6013      	str	r3, [r2, #0]

                        /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                        if (original_priority < new_priority)
 800d172:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d174:	683b      	ldr	r3, [r7, #0]
 800d176:	429a      	cmp	r2, r3
 800d178:	d21f      	bcs.n	800d1ba <_tx_mutex_priority_change+0x15a>
                        {

                            /* Ensure that this thread is placed at the front of the priority list.  */
                            _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d17e:	4916      	ldr	r1, [pc, #88]	@ (800d1d8 <_tx_mutex_priority_change+0x178>)
 800d180:	687a      	ldr	r2, [r7, #4]
 800d182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800d186:	e018      	b.n	800d1ba <_tx_mutex_priority_change+0x15a>
                }
                else
                {

                    /* Now determine if this thread's preemption-threshold needs to be enforced.  */
                    if (thread_ptr -> tx_thread_preempt_threshold < thread_ptr -> tx_thread_priority)
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d190:	429a      	cmp	r2, r3
 800d192:	d212      	bcs.n	800d1ba <_tx_mutex_priority_change+0x15a>
                    {

                        /* Yes, preemption-threshold is in force for this thread. */

                        /* Compare the next thread to execute thread's priority against the thread's preemption-threshold.  */
                        if (thread_ptr -> tx_thread_preempt_threshold <= next_execute_ptr -> tx_thread_priority)
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d19a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d19c:	429a      	cmp	r2, r3
 800d19e:	d80c      	bhi.n	800d1ba <_tx_mutex_priority_change+0x15a>
                        {

                            /* We must swap execute pointers to enforce the preemption-threshold of a thread coming out of
                               priority inheritance.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800d1a0:	4a0b      	ldr	r2, [pc, #44]	@ (800d1d0 <_tx_mutex_priority_change+0x170>)
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	6013      	str	r3, [r2, #0]

                            /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                            if (original_priority < new_priority)
 800d1a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d1a8:	683b      	ldr	r3, [r7, #0]
 800d1aa:	429a      	cmp	r2, r3
 800d1ac:	d205      	bcs.n	800d1ba <_tx_mutex_priority_change+0x15a>
                            {

                                /* Ensure that this thread is placed at the front of the priority list.  */
                                _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1b2:	4909      	ldr	r1, [pc, #36]	@ (800d1d8 <_tx_mutex_priority_change+0x178>)
 800d1b4:	687a      	ldr	r2, [r7, #4]
 800d1b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800d1ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1bc:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d1be:	68bb      	ldr	r3, [r7, #8]
 800d1c0:	f383 8810 	msr	PRIMASK, r3
}
 800d1c4:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 800d1c6:	bf00      	nop
 800d1c8:	3740      	adds	r7, #64	@ 0x40
 800d1ca:	46bd      	mov	sp, r7
 800d1cc:	bd80      	pop	{r7, pc}
 800d1ce:	bf00      	nop
 800d1d0:	200034f4 	.word	0x200034f4
 800d1d4:	20003588 	.word	0x20003588
 800d1d8:	20003508 	.word	0x20003508

0800d1dc <_tx_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_put(TX_MUTEX *mutex_ptr)
{
 800d1dc:	b580      	push	{r7, lr}
 800d1de:	b0a6      	sub	sp, #152	@ 0x98
 800d1e0:	af00      	add	r7, sp, #0
 800d1e2:	6078      	str	r0, [r7, #4]
TX_THREAD       *suspended_thread;
UINT            inheritance_priority;


    /* Setup status to indicate the processing is not complete.  */
    status =  TX_NOT_DONE;
 800d1e4:	2320      	movs	r3, #32
 800d1e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d1ea:	f3ef 8310 	mrs	r3, PRIMASK
 800d1ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
    return(posture);
 800d1f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
    int_posture = __get_interrupt_posture();
 800d1f2:	65bb      	str	r3, [r7, #88]	@ 0x58
    __asm__ volatile ("CPSID i" : : : "memory");
 800d1f4:	b672      	cpsid	i
    return(int_posture);
 800d1f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58

    /* Disable interrupts to put an instance back to the mutex.  */
    TX_DISABLE
 800d1f8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    /* Log this kernel call.  */
    TX_EL_MUTEX_PUT_INSERT

    /* Determine if this mutex is owned.  */
    if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	689b      	ldr	r3, [r3, #8]
 800d200:	2b00      	cmp	r3, #0
 800d202:	f000 81ff 	beq.w	800d604 <_tx_mutex_put+0x428>
    {

        /* Pickup the owning thread pointer.  */
        thread_ptr =  mutex_ptr -> tx_mutex_owner;
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	68db      	ldr	r3, [r3, #12]
 800d20a:	67fb      	str	r3, [r7, #124]	@ 0x7c

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800d20c:	4ba3      	ldr	r3, [pc, #652]	@ (800d49c <_tx_mutex_put+0x2c0>)
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Check to see if the mutex is owned by the calling thread.  */
        if (mutex_ptr -> tx_mutex_owner != current_thread)
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	68db      	ldr	r3, [r3, #12]
 800d216:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800d218:	429a      	cmp	r2, r3
 800d21a:	d00d      	beq.n	800d238 <_tx_mutex_put+0x5c>
        {

            /* Determine if the preempt disable flag is set, indicating that
               the caller is not the application but from ThreadX. In such
               cases, the thread mutex owner does not need to match.  */
            if (_tx_thread_preempt_disable == ((UINT) 0))
 800d21c:	4ba0      	ldr	r3, [pc, #640]	@ (800d4a0 <_tx_mutex_put+0x2c4>)
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	2b00      	cmp	r3, #0
 800d222:	d109      	bne.n	800d238 <_tx_mutex_put+0x5c>
 800d224:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d228:	657b      	str	r3, [r7, #84]	@ 0x54
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d22a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d22c:	f383 8810 	msr	PRIMASK, r3
}
 800d230:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Caller does not own the mutex.  */
                status =  TX_NOT_OWNED;
 800d232:	231e      	movs	r3, #30
 800d234:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            }
        }

        /* Determine if we should continue.  */
        if (status == TX_NOT_DONE)
 800d238:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d23c:	2b20      	cmp	r3, #32
 800d23e:	f040 81eb 	bne.w	800d618 <_tx_mutex_put+0x43c>
        {

            /* Decrement the mutex ownership count.  */
            mutex_ptr -> tx_mutex_ownership_count--;
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	689b      	ldr	r3, [r3, #8]
 800d246:	1e5a      	subs	r2, r3, #1
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	609a      	str	r2, [r3, #8]

            /* Determine if the mutex is still owned by the current thread.  */
            if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	689b      	ldr	r3, [r3, #8]
 800d250:	2b00      	cmp	r3, #0
 800d252:	d00a      	beq.n	800d26a <_tx_mutex_put+0x8e>
 800d254:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d258:	653b      	str	r3, [r7, #80]	@ 0x50
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d25a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d25c:	f383 8810 	msr	PRIMASK, r3
}
 800d260:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Mutex is still owned, just return successful status.  */
                status =  TX_SUCCESS;
 800d262:	2300      	movs	r3, #0
 800d264:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d268:	e1d6      	b.n	800d618 <_tx_mutex_put+0x43c>
            }
            else
            {

                /* Check for a NULL thread pointer, which can only happen during initialization.   */
                if (thread_ptr == TX_NULL)
 800d26a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d10a      	bne.n	800d286 <_tx_mutex_put+0xaa>
 800d270:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d274:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d276:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d278:	f383 8810 	msr	PRIMASK, r3
}
 800d27c:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Mutex is now available, return successful status.  */
                    status =  TX_SUCCESS;
 800d27e:	2300      	movs	r3, #0
 800d280:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d284:	e1c8      	b.n	800d618 <_tx_mutex_put+0x43c>
                    /* The mutex is now available.   */

                    /* Remove this mutex from the owned mutex list.  */

                    /* Decrement the ownership count.  */
                    thread_ptr -> tx_thread_owned_mutex_count--;
 800d286:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d288:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d28c:	1e5a      	subs	r2, r3, #1
 800d28e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d290:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                    /* Determine if this mutex was the only one on the list.  */
                    if (thread_ptr -> tx_thread_owned_mutex_count == ((UINT) 0))
 800d294:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d296:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d104      	bne.n	800d2a8 <_tx_mutex_put+0xcc>
                    {

                        /* Yes, the list is empty.  Simply set the head pointer to NULL.  */
                        thread_ptr -> tx_thread_owned_mutex_list =  TX_NULL;
 800d29e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d2a0:	2200      	movs	r2, #0
 800d2a2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 800d2a6:	e019      	b.n	800d2dc <_tx_mutex_put+0x100>
                    {

                        /* No, there are more mutexes on the list.  */

                        /* Link-up the neighbors.  */
                        next_mutex =                             mutex_ptr -> tx_mutex_owned_next;
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                        previous_mutex =                         mutex_ptr -> tx_mutex_owned_previous;
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d2b4:	677b      	str	r3, [r7, #116]	@ 0x74
                        next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 800d2b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d2ba:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800d2bc:	631a      	str	r2, [r3, #48]	@ 0x30
                        previous_mutex -> tx_mutex_owned_next =  next_mutex;
 800d2be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d2c0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800d2c4:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* See if we have to update the created list head pointer.  */
                        if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 800d2c6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d2c8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d2cc:	687a      	ldr	r2, [r7, #4]
 800d2ce:	429a      	cmp	r2, r3
 800d2d0:	d104      	bne.n	800d2dc <_tx_mutex_put+0x100>
                        {

                            /* Yes, move the head pointer to the next link. */
                            thread_ptr -> tx_thread_owned_mutex_list =  next_mutex;
 800d2d2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d2d4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800d2d8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                        }
                    }

                    /* Determine if the simple, non-suspension, non-priority inheritance case is present.  */
                    if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	699b      	ldr	r3, [r3, #24]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d110      	bne.n	800d306 <_tx_mutex_put+0x12a>
                    {

                        /* Is this a priority inheritance mutex?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_FALSE)
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	691b      	ldr	r3, [r3, #16]
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d10c      	bne.n	800d306 <_tx_mutex_put+0x12a>
                        {

                            /* Yes, we are done - set the mutex owner to NULL.   */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	2200      	movs	r2, #0
 800d2f0:	60da      	str	r2, [r3, #12]
 800d2f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d2f6:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d2f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d2fa:	f383 8810 	msr	PRIMASK, r3
}
 800d2fe:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Mutex is now available, return successful status.  */
                            status =  TX_SUCCESS;
 800d300:	2300      	movs	r3, #0
 800d302:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                        }
                    }

                    /* Determine if the processing is complete.  */
                    if (status == TX_NOT_DONE)
 800d306:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d30a:	2b20      	cmp	r3, #32
 800d30c:	f040 8184 	bne.w	800d618 <_tx_mutex_put+0x43c>
                    {

                        /* Initialize original owner and thread priority.  */
                        old_owner =      TX_NULL;
 800d310:	2300      	movs	r3, #0
 800d312:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                        old_priority =   thread_ptr -> tx_thread_user_priority;
 800d316:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d318:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d31c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

                        /* Does this mutex support priority inheritance?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	691b      	ldr	r3, [r3, #16]
 800d324:	2b01      	cmp	r3, #1
 800d326:	d155      	bne.n	800d3d4 <_tx_mutex_put+0x1f8>
                        {

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800d328:	4b5d      	ldr	r3, [pc, #372]	@ (800d4a0 <_tx_mutex_put+0x2c4>)
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	3301      	adds	r3, #1
 800d32e:	4a5c      	ldr	r2, [pc, #368]	@ (800d4a0 <_tx_mutex_put+0x2c4>)
 800d330:	6013      	str	r3, [r2, #0]
 800d332:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d336:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d338:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d33a:	f383 8810 	msr	PRIMASK, r3
}
 800d33e:	bf00      	nop
                            /* Restore interrupts.  */
                            TX_RESTORE
#endif

                            /* Default the inheritance priority to disabled.  */
                            inheritance_priority =  ((UINT) TX_MAX_PRIORITIES);
 800d340:	2320      	movs	r3, #32
 800d342:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                            /* Search the owned mutexes for this thread to determine the highest priority for this
                               former mutex owner to return to.  */
                            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 800d346:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d348:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d34c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 800d350:	e01f      	b.n	800d392 <_tx_mutex_put+0x1b6>
                            {

                                /* Does this mutex support priority inheritance?  */
                                if (next_mutex -> tx_mutex_inherit == TX_TRUE)
 800d352:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d356:	691b      	ldr	r3, [r3, #16]
 800d358:	2b01      	cmp	r3, #1
 800d35a:	d10b      	bne.n	800d374 <_tx_mutex_put+0x198>
                                {

                                    /* Determine if highest priority field of the mutex is higher than the priority to
                                       restore.  */
                                    if (next_mutex -> tx_mutex_highest_priority_waiting < inheritance_priority)
 800d35c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d362:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d366:	429a      	cmp	r2, r3
 800d368:	d904      	bls.n	800d374 <_tx_mutex_put+0x198>
                                    {

                                        /* Use this priority to return releasing thread to.  */
                                        inheritance_priority =   next_mutex -> tx_mutex_highest_priority_waiting;
 800d36a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d36e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d370:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                                    }
                                }

                                /* Move mutex pointer to the next mutex in the list.  */
                                next_mutex =  next_mutex -> tx_mutex_owned_next;
 800d374:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d37a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

                                /* Are we at the end of the list?  */
                                if (next_mutex == thread_ptr -> tx_thread_owned_mutex_list)
 800d37e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d380:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d384:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800d388:	429a      	cmp	r2, r3
 800d38a:	d102      	bne.n	800d392 <_tx_mutex_put+0x1b6>
                                {

                                    /* Yes, set the next mutex to NULL.  */
                                    next_mutex =  TX_NULL;
 800d38c:	2300      	movs	r3, #0
 800d38e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 800d392:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d396:	2b00      	cmp	r3, #0
 800d398:	d1db      	bne.n	800d352 <_tx_mutex_put+0x176>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d39a:	f3ef 8310 	mrs	r3, PRIMASK
 800d39e:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800d3a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800d3a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800d3a4:	b672      	cpsid	i
    return(int_posture);
 800d3a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts.  */
                            TX_DISABLE
 800d3a8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Undo the temporarily preemption disable.  */
                            _tx_thread_preempt_disable--;
 800d3ac:	4b3c      	ldr	r3, [pc, #240]	@ (800d4a0 <_tx_mutex_put+0x2c4>)
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	3b01      	subs	r3, #1
 800d3b2:	4a3b      	ldr	r2, [pc, #236]	@ (800d4a0 <_tx_mutex_put+0x2c4>)
 800d3b4:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the inherit priority to that of the highest priority thread waiting on the mutex.  */
                            thread_ptr -> tx_thread_inherit_priority =  inheritance_priority;
 800d3b6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d3b8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d3bc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

                            /* Determine if the inheritance priority is less than the default old priority.  */
                            if (inheritance_priority < old_priority)
 800d3c0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d3c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d3c8:	429a      	cmp	r2, r3
 800d3ca:	d203      	bcs.n	800d3d4 <_tx_mutex_put+0x1f8>
                            {

                                /* Yes, update the old priority.  */
                                old_priority =  inheritance_priority;
 800d3cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d3d0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                            }
                        }

                        /* Determine if priority inheritance is in effect and there are one or more
                           threads suspended on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	69db      	ldr	r3, [r3, #28]
 800d3d8:	2b01      	cmp	r3, #1
 800d3da:	d920      	bls.n	800d41e <_tx_mutex_put+0x242>
                        {

                            /* Is priority inheritance in effect?  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	691b      	ldr	r3, [r3, #16]
 800d3e0:	2b01      	cmp	r3, #1
 800d3e2:	d11c      	bne.n	800d41e <_tx_mutex_put+0x242>
                                   at the front of the suspension list.  */

#ifndef TX_NOT_INTERRUPTABLE

                                /* Temporarily disable preemption.  */
                                _tx_thread_preempt_disable++;
 800d3e4:	4b2e      	ldr	r3, [pc, #184]	@ (800d4a0 <_tx_mutex_put+0x2c4>)
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	3301      	adds	r3, #1
 800d3ea:	4a2d      	ldr	r2, [pc, #180]	@ (800d4a0 <_tx_mutex_put+0x2c4>)
 800d3ec:	6013      	str	r3, [r2, #0]
 800d3ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d3f2:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d3f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3f6:	f383 8810 	msr	PRIMASK, r3
}
 800d3fa:	bf00      	nop
                                do
                                {
                                    status =  _tx_mutex_prioritize(mutex_ptr);
                                } while (status != TX_SUCCESS);
#else
                                _tx_mutex_prioritize(mutex_ptr);
 800d3fc:	6878      	ldr	r0, [r7, #4]
 800d3fe:	f7ff fd7d 	bl	800cefc <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d402:	f3ef 8310 	mrs	r3, PRIMASK
 800d406:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800d408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800d40a:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800d40c:	b672      	cpsid	i
    return(int_posture);
 800d40e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
                                TX_MUTEX_PUT_EXTENSION_1

#ifndef TX_NOT_INTERRUPTABLE

                                /* Disable interrupts.  */
                                TX_DISABLE
 800d410:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                /* Back off the preemption disable.  */
                                _tx_thread_preempt_disable--;
 800d414:	4b22      	ldr	r3, [pc, #136]	@ (800d4a0 <_tx_mutex_put+0x2c4>)
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	3b01      	subs	r3, #1
 800d41a:	4a21      	ldr	r2, [pc, #132]	@ (800d4a0 <_tx_mutex_put+0x2c4>)
 800d41c:	6013      	str	r3, [r2, #0]
#endif
                            }
                        }

                        /* Now determine if there are any threads still waiting on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	699b      	ldr	r3, [r3, #24]
 800d422:	2b00      	cmp	r3, #0
 800d424:	d13e      	bne.n	800d4a4 <_tx_mutex_put+0x2c8>
                            /* No, there are no longer any threads waiting on the mutex.  */

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800d426:	4b1e      	ldr	r3, [pc, #120]	@ (800d4a0 <_tx_mutex_put+0x2c4>)
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	3301      	adds	r3, #1
 800d42c:	4a1c      	ldr	r2, [pc, #112]	@ (800d4a0 <_tx_mutex_put+0x2c4>)
 800d42e:	6013      	str	r3, [r2, #0]
 800d430:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d434:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d438:	f383 8810 	msr	PRIMASK, r3
}
 800d43c:	bf00      	nop
                            /* Mutex is not owned, but it is possible that a thread that
                               caused a priority inheritance to occur is no longer waiting
                               on the mutex.  */

                            /* Setup the highest priority waiting thread.  */
                            mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	2220      	movs	r2, #32
 800d442:	629a      	str	r2, [r3, #40]	@ 0x28

                            /* Determine if we need to restore priority.  */
                            if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority)
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	68db      	ldr	r3, [r3, #12]
 800d448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d44a:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800d44e:	429a      	cmp	r2, r3
 800d450:	d006      	beq.n	800d460 <_tx_mutex_put+0x284>
                            {

                                /* Yes, restore the priority of thread.  */
                                _tx_mutex_priority_change(mutex_ptr -> tx_mutex_owner, old_priority);
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	68db      	ldr	r3, [r3, #12]
 800d456:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800d45a:	4618      	mov	r0, r3
 800d45c:	f7ff fe00 	bl	800d060 <_tx_mutex_priority_change>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d460:	f3ef 8310 	mrs	r3, PRIMASK
 800d464:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800d466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800d468:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d46a:	b672      	cpsid	i
    return(int_posture);
 800d46c:	6a3b      	ldr	r3, [r7, #32]
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts again.  */
                            TX_DISABLE
 800d46e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Back off the preemption disable.  */
                            _tx_thread_preempt_disable--;
 800d472:	4b0b      	ldr	r3, [pc, #44]	@ (800d4a0 <_tx_mutex_put+0x2c4>)
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	3b01      	subs	r3, #1
 800d478:	4a09      	ldr	r2, [pc, #36]	@ (800d4a0 <_tx_mutex_put+0x2c4>)
 800d47a:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the mutex owner to NULL.  */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	2200      	movs	r2, #0
 800d480:	60da      	str	r2, [r3, #12]
 800d482:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d486:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d48a:	f383 8810 	msr	PRIMASK, r3
}
 800d48e:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Check for preemption.  */
                            _tx_thread_system_preempt_check();
 800d490:	f000 fd86 	bl	800dfa0 <_tx_thread_system_preempt_check>

                            /* Set status to success.  */
                            status =  TX_SUCCESS;
 800d494:	2300      	movs	r3, #0
 800d496:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d49a:	e0bd      	b.n	800d618 <_tx_mutex_put+0x43c>
 800d49c:	200034f0 	.word	0x200034f0
 800d4a0:	20003588 	.word	0x20003588
                        }
                        else
                        {

                            /* Pickup the thread at the front of the suspension list.  */
                            thread_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	699b      	ldr	r3, [r3, #24]
 800d4a8:	67fb      	str	r3, [r7, #124]	@ 0x7c

                            /* Save the previous ownership information, if inheritance is
                               in effect.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	691b      	ldr	r3, [r3, #16]
 800d4ae:	2b01      	cmp	r3, #1
 800d4b0:	d10a      	bne.n	800d4c8 <_tx_mutex_put+0x2ec>
                            {

                                /* Remember the old mutex owner.  */
                                old_owner =  mutex_ptr -> tx_mutex_owner;
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	68db      	ldr	r3, [r3, #12]
 800d4b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                                /* Setup owner thread priority information.  */
                                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 800d4ba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d4bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	615a      	str	r2, [r3, #20]

                                /* Setup the highest priority waiting thread.  */
                                mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	2220      	movs	r2, #32
 800d4c6:	629a      	str	r2, [r3, #40]	@ 0x28
                            }

                            /* Determine how many mutexes are owned by this thread.  */
                            owned_count =  thread_ptr -> tx_thread_owned_mutex_count;
 800d4c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d4ca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d4ce:	673b      	str	r3, [r7, #112]	@ 0x70

                            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
                            if (owned_count == ((UINT) 0))
 800d4d0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d10a      	bne.n	800d4ec <_tx_mutex_put+0x310>
                            {

                                /* The owned mutex list is empty.  Add mutex to empty list.  */
                                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 800d4d6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d4d8:	687a      	ldr	r2, [r7, #4]
 800d4da:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	687a      	ldr	r2, [r7, #4]
 800d4e2:	62da      	str	r2, [r3, #44]	@ 0x2c
                                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	687a      	ldr	r2, [r7, #4]
 800d4e8:	631a      	str	r2, [r3, #48]	@ 0x30
 800d4ea:	e016      	b.n	800d51a <_tx_mutex_put+0x33e>
                            {

                                /* Non-empty list. Link up the mutex.  */

                                /* Pickup tail pointer.  */
                                next_mutex =                            thread_ptr -> tx_thread_owned_mutex_list;
 800d4ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d4ee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d4f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                                previous_mutex =                        next_mutex -> tx_mutex_owned_previous;
 800d4f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d4fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d4fc:	677b      	str	r3, [r7, #116]	@ 0x74

                                /* Place the owned mutex in the list.  */
                                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 800d4fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d502:	687a      	ldr	r2, [r7, #4]
 800d504:	631a      	str	r2, [r3, #48]	@ 0x30
                                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 800d506:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d508:	687a      	ldr	r2, [r7, #4]
 800d50a:	62da      	str	r2, [r3, #44]	@ 0x2c

                                /* Setup this mutex's next and previous created links.  */
                                mutex_ptr -> tx_mutex_owned_previous =   previous_mutex;
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800d510:	631a      	str	r2, [r3, #48]	@ 0x30
                                mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800d518:	62da      	str	r2, [r3, #44]	@ 0x2c
                            }

                            /* Increment the number of mutexes owned counter.  */
                            thread_ptr -> tx_thread_owned_mutex_count =  owned_count + ((UINT) 1);
 800d51a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d51c:	1c5a      	adds	r2, r3, #1
 800d51e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d520:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                            /* Mark the Mutex as owned and fill in the corresponding information.  */
                            mutex_ptr -> tx_mutex_ownership_count =  (UINT) 1;
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	2201      	movs	r2, #1
 800d528:	609a      	str	r2, [r3, #8]
                            mutex_ptr -> tx_mutex_owner =            thread_ptr;
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800d52e:	60da      	str	r2, [r3, #12]

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the suspension count.  */
                            mutex_ptr -> tx_mutex_suspended_count--;
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	69db      	ldr	r3, [r3, #28]
 800d534:	1e5a      	subs	r2, r3, #1
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	61da      	str	r2, [r3, #28]

                            /* Pickup the suspended count.  */
                            suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	69db      	ldr	r3, [r3, #28]
 800d53e:	66fb      	str	r3, [r7, #108]	@ 0x6c

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 800d540:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d542:	2b00      	cmp	r3, #0
 800d544:	d103      	bne.n	800d54e <_tx_mutex_put+0x372>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	2200      	movs	r2, #0
 800d54a:	619a      	str	r2, [r3, #24]
 800d54c:	e00e      	b.n	800d56c <_tx_mutex_put+0x390>
                            {

                                /* At least one more thread is on the same expiration list.  */

                                /* Update the list head pointer.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 800d54e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d550:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d552:	66bb      	str	r3, [r7, #104]	@ 0x68
                                mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d558:	619a      	str	r2, [r3, #24]

                                /* Update the links of the adjacent threads.  */
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 800d55a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d55c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d55e:	667b      	str	r3, [r7, #100]	@ 0x64
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 800d560:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d562:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d564:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 800d566:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d568:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d56a:	671a      	str	r2, [r3, #112]	@ 0x70
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800d56c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d56e:	2200      	movs	r2, #0
 800d570:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800d572:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d574:	2200      	movs	r2, #0
 800d576:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Restore interrupts.  */
                            TX_RESTORE
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800d57a:	4b2a      	ldr	r3, [pc, #168]	@ (800d624 <_tx_mutex_put+0x448>)
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	3301      	adds	r3, #1
 800d580:	4a28      	ldr	r2, [pc, #160]	@ (800d624 <_tx_mutex_put+0x448>)
 800d582:	6013      	str	r3, [r2, #0]
 800d584:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d588:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d58a:	69fb      	ldr	r3, [r7, #28]
 800d58c:	f383 8810 	msr	PRIMASK, r3
}
 800d590:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Determine if priority inheritance is enabled for this mutex.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	691b      	ldr	r3, [r3, #16]
 800d596:	2b01      	cmp	r3, #1
 800d598:	d12d      	bne.n	800d5f6 <_tx_mutex_put+0x41a>
                            {

                                /* Yes, priority inheritance is requested.  */

                                /* Determine if there are any more threads still suspended on the mutex.  */
                                if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	69db      	ldr	r3, [r3, #28]
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d01c      	beq.n	800d5dc <_tx_mutex_put+0x400>
                                    do
                                    {
                                        status =  _tx_mutex_prioritize(mutex_ptr);
                                    } while (status != TX_SUCCESS);
#else
                                    _tx_mutex_prioritize(mutex_ptr);
 800d5a2:	6878      	ldr	r0, [r7, #4]
 800d5a4:	f7ff fcaa 	bl	800cefc <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d5a8:	f3ef 8310 	mrs	r3, PRIMASK
 800d5ac:	61bb      	str	r3, [r7, #24]
    return(posture);
 800d5ae:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800d5b0:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d5b2:	b672      	cpsid	i
    return(int_posture);
 800d5b4:	697b      	ldr	r3, [r7, #20]

                                    /* Optional processing extension.  */
                                    TX_MUTEX_PUT_EXTENSION_2

                                    /* Disable interrupts.  */
                                    TX_DISABLE
 800d5b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                    /* Determine if there still are threads suspended for this mutex.  */
                                    suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	699b      	ldr	r3, [r3, #24]
 800d5be:	663b      	str	r3, [r7, #96]	@ 0x60
                                    if (suspended_thread != TX_NULL)
 800d5c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d003      	beq.n	800d5ce <_tx_mutex_put+0x3f2>
                                    {

                                        /* Setup the highest priority thread waiting on this mutex.  */
                                        mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended_thread -> tx_thread_priority;
 800d5c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d5c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	629a      	str	r2, [r3, #40]	@ 0x28
 800d5ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d5d2:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d5d4:	693b      	ldr	r3, [r7, #16]
 800d5d6:	f383 8810 	msr	PRIMASK, r3
}
 800d5da:	bf00      	nop

                                /* Restore previous priority needs to be restored after priority
                                   inheritance.  */

                                /* Is the priority different?  */
                                if (old_owner -> tx_thread_priority != old_priority)
 800d5dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d5e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5e2:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800d5e6:	429a      	cmp	r2, r3
 800d5e8:	d005      	beq.n	800d5f6 <_tx_mutex_put+0x41a>
                                {

                                    /* Restore the priority of thread.  */
                                    _tx_mutex_priority_change(old_owner, old_priority);
 800d5ea:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800d5ee:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800d5f2:	f7ff fd35 	bl	800d060 <_tx_mutex_priority_change>
                                }
                            }

                            /* Resume thread.  */
                            _tx_thread_system_resume(thread_ptr);
 800d5f6:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800d5f8:	f000 fd0c 	bl	800e014 <_tx_thread_system_resume>
#endif

                            /* Return a successful status.  */
                            status =  TX_SUCCESS;
 800d5fc:	2300      	movs	r3, #0
 800d5fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d602:	e009      	b.n	800d618 <_tx_mutex_put+0x43c>
 800d604:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d608:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	f383 8810 	msr	PRIMASK, r3
}
 800d610:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Caller does not own the mutex.  */
        status =  TX_NOT_OWNED;
 800d612:	231e      	movs	r3, #30
 800d614:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    }

    /* Return the completion status.  */
    return(status);
 800d618:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
}
 800d61c:	4618      	mov	r0, r3
 800d61e:	3798      	adds	r7, #152	@ 0x98
 800d620:	46bd      	mov	sp, r7
 800d622:	bd80      	pop	{r7, pc}
 800d624:	20003588 	.word	0x20003588

0800d628 <_tx_semaphore_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_semaphore_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 800d628:	b580      	push	{r7, lr}
 800d62a:	b08e      	sub	sp, #56	@ 0x38
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	6078      	str	r0, [r7, #4]
 800d630:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d632:	f3ef 8310 	mrs	r3, PRIMASK
 800d636:	623b      	str	r3, [r7, #32]
    return(posture);
 800d638:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800d63a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d63c:	b672      	cpsid	i
    return(int_posture);
 800d63e:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the semaphore.  */
    TX_DISABLE
 800d640:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_semaphore_cleanup))
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d646:	4a33      	ldr	r2, [pc, #204]	@ (800d714 <_tx_semaphore_cleanup+0xec>)
 800d648:	4293      	cmp	r3, r2
 800d64a:	d158      	bne.n	800d6fe <_tx_semaphore_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800d652:	683a      	ldr	r2, [r7, #0]
 800d654:	429a      	cmp	r2, r3
 800d656:	d152      	bne.n	800d6fe <_tx_semaphore_cleanup+0xd6>
        {

            /* Setup pointer to semaphore control block.  */
            semaphore_ptr =  TX_VOID_TO_SEMAPHORE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d65c:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL semaphore pointer.  */
            if (semaphore_ptr != TX_NULL)
 800d65e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d660:	2b00      	cmp	r3, #0
 800d662:	d04c      	beq.n	800d6fe <_tx_semaphore_cleanup+0xd6>
            {

                /* Check for a valid semaphore ID.  */
                if (semaphore_ptr -> tx_semaphore_id == TX_SEMAPHORE_ID)
 800d664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	4a2b      	ldr	r2, [pc, #172]	@ (800d718 <_tx_semaphore_cleanup+0xf0>)
 800d66a:	4293      	cmp	r3, r2
 800d66c:	d147      	bne.n	800d6fe <_tx_semaphore_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (semaphore_ptr -> tx_semaphore_suspended_count != TX_NO_SUSPENSIONS)
 800d66e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d670:	691b      	ldr	r3, [r3, #16]
 800d672:	2b00      	cmp	r3, #0
 800d674:	d043      	beq.n	800d6fe <_tx_semaphore_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	2200      	movs	r2, #0
 800d67a:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        semaphore_ptr -> tx_semaphore_suspended_count--;
 800d67c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d67e:	691b      	ldr	r3, [r3, #16]
 800d680:	1e5a      	subs	r2, r3, #1
 800d682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d684:	611a      	str	r2, [r3, #16]

                        /* Pickup the suspended count.  */
                        suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 800d686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d688:	691b      	ldr	r3, [r3, #16]
 800d68a:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800d68c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d103      	bne.n	800d69a <_tx_semaphore_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800d692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d694:	2200      	movs	r2, #0
 800d696:	60da      	str	r2, [r3, #12]
 800d698:	e013      	b.n	800d6c2 <_tx_semaphore_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d69e:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d6a4:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800d6a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d6aa:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800d6ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d6b0:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (semaphore_ptr -> tx_semaphore_suspension_list == thread_ptr)
 800d6b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6b4:	68db      	ldr	r3, [r3, #12]
 800d6b6:	687a      	ldr	r2, [r7, #4]
 800d6b8:	429a      	cmp	r2, r3
 800d6ba:	d102      	bne.n	800d6c2 <_tx_semaphore_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 800d6bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d6c0:	60da      	str	r2, [r3, #12]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_SEMAPHORE_SUSP)
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6c6:	2b06      	cmp	r3, #6
 800d6c8:	d119      	bne.n	800d6fe <_tx_semaphore_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            semaphore_ptr -> tx_semaphore_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_INSTANCE;
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	220d      	movs	r2, #13
 800d6ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800d6d2:	4b12      	ldr	r3, [pc, #72]	@ (800d71c <_tx_semaphore_cleanup+0xf4>)
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	3301      	adds	r3, #1
 800d6d8:	4a10      	ldr	r2, [pc, #64]	@ (800d71c <_tx_semaphore_cleanup+0xf4>)
 800d6da:	6013      	str	r3, [r2, #0]
 800d6dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6de:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d6e0:	693b      	ldr	r3, [r7, #16]
 800d6e2:	f383 8810 	msr	PRIMASK, r3
}
 800d6e6:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800d6e8:	6878      	ldr	r0, [r7, #4]
 800d6ea:	f000 fc93 	bl	800e014 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d6ee:	f3ef 8310 	mrs	r3, PRIMASK
 800d6f2:	61bb      	str	r3, [r7, #24]
    return(posture);
 800d6f4:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800d6f6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d6f8:	b672      	cpsid	i
    return(int_posture);
 800d6fa:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800d6fc:	637b      	str	r3, [r7, #52]	@ 0x34
 800d6fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d700:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	f383 8810 	msr	PRIMASK, r3
}
 800d708:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800d70a:	bf00      	nop
 800d70c:	3738      	adds	r7, #56	@ 0x38
 800d70e:	46bd      	mov	sp, r7
 800d710:	bd80      	pop	{r7, pc}
 800d712:	bf00      	nop
 800d714:	0800d629 	.word	0x0800d629
 800d718:	53454d41 	.word	0x53454d41
 800d71c:	20003588 	.word	0x20003588

0800d720 <_tx_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count)
{
 800d720:	b580      	push	{r7, lr}
 800d722:	b08a      	sub	sp, #40	@ 0x28
 800d724:	af00      	add	r7, sp, #0
 800d726:	60f8      	str	r0, [r7, #12]
 800d728:	60b9      	str	r1, [r7, #8]
 800d72a:	607a      	str	r2, [r7, #4]
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Initialize semaphore control block to all zeros.  */
    TX_MEMSET(semaphore_ptr, 0, (sizeof(TX_SEMAPHORE)));
 800d72c:	221c      	movs	r2, #28
 800d72e:	2100      	movs	r1, #0
 800d730:	68f8      	ldr	r0, [r7, #12]
 800d732:	f006 fad7 	bl	8013ce4 <memset>

    /* Setup the basic semaphore fields.  */
    semaphore_ptr -> tx_semaphore_name =             name_ptr;
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	68ba      	ldr	r2, [r7, #8]
 800d73a:	605a      	str	r2, [r3, #4]
    semaphore_ptr -> tx_semaphore_count =            initial_count;
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	687a      	ldr	r2, [r7, #4]
 800d740:	609a      	str	r2, [r3, #8]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d742:	f3ef 8310 	mrs	r3, PRIMASK
 800d746:	61bb      	str	r3, [r7, #24]
    return(posture);
 800d748:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800d74a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d74c:	b672      	cpsid	i
    return(int_posture);
 800d74e:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the semaphore on the created list.  */
    TX_DISABLE
 800d750:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the semaphore ID to make it valid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_SEMAPHORE_ID;
 800d752:	68fb      	ldr	r3, [r7, #12]
 800d754:	4a18      	ldr	r2, [pc, #96]	@ (800d7b8 <_tx_semaphore_create+0x98>)
 800d756:	601a      	str	r2, [r3, #0]

    /* Place the semaphore on the list of created semaphores.  First,
       check for an empty list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 800d758:	4b18      	ldr	r3, [pc, #96]	@ (800d7bc <_tx_semaphore_create+0x9c>)
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d109      	bne.n	800d774 <_tx_semaphore_create+0x54>
    {

        /* The created semaphore list is empty.  Add semaphore to empty list.  */
        _tx_semaphore_created_ptr =                       semaphore_ptr;
 800d760:	4a17      	ldr	r2, [pc, #92]	@ (800d7c0 <_tx_semaphore_create+0xa0>)
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	6013      	str	r3, [r2, #0]
        semaphore_ptr -> tx_semaphore_created_next =      semaphore_ptr;
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	68fa      	ldr	r2, [r7, #12]
 800d76a:	615a      	str	r2, [r3, #20]
        semaphore_ptr -> tx_semaphore_created_previous =  semaphore_ptr;
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	68fa      	ldr	r2, [r7, #12]
 800d770:	619a      	str	r2, [r3, #24]
 800d772:	e011      	b.n	800d798 <_tx_semaphore_create+0x78>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_semaphore =      _tx_semaphore_created_ptr;
 800d774:	4b12      	ldr	r3, [pc, #72]	@ (800d7c0 <_tx_semaphore_create+0xa0>)
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	623b      	str	r3, [r7, #32]
        previous_semaphore =  next_semaphore -> tx_semaphore_created_previous;
 800d77a:	6a3b      	ldr	r3, [r7, #32]
 800d77c:	699b      	ldr	r3, [r3, #24]
 800d77e:	61fb      	str	r3, [r7, #28]

        /* Place the new semaphore in the list.  */
        next_semaphore -> tx_semaphore_created_previous =  semaphore_ptr;
 800d780:	6a3b      	ldr	r3, [r7, #32]
 800d782:	68fa      	ldr	r2, [r7, #12]
 800d784:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  semaphore_ptr;
 800d786:	69fb      	ldr	r3, [r7, #28]
 800d788:	68fa      	ldr	r2, [r7, #12]
 800d78a:	615a      	str	r2, [r3, #20]

        /* Setup this semaphore's next and previous created links.  */
        semaphore_ptr -> tx_semaphore_created_previous =  previous_semaphore;
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	69fa      	ldr	r2, [r7, #28]
 800d790:	619a      	str	r2, [r3, #24]
        semaphore_ptr -> tx_semaphore_created_next =      next_semaphore;
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	6a3a      	ldr	r2, [r7, #32]
 800d796:	615a      	str	r2, [r3, #20]
    }

    /* Increment the created count.  */
    _tx_semaphore_created_count++;
 800d798:	4b08      	ldr	r3, [pc, #32]	@ (800d7bc <_tx_semaphore_create+0x9c>)
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	3301      	adds	r3, #1
 800d79e:	4a07      	ldr	r2, [pc, #28]	@ (800d7bc <_tx_semaphore_create+0x9c>)
 800d7a0:	6013      	str	r3, [r2, #0]
 800d7a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7a4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d7a6:	693b      	ldr	r3, [r7, #16]
 800d7a8:	f383 8810 	msr	PRIMASK, r3
}
 800d7ac:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800d7ae:	2300      	movs	r3, #0
}
 800d7b0:	4618      	mov	r0, r3
 800d7b2:	3728      	adds	r7, #40	@ 0x28
 800d7b4:	46bd      	mov	sp, r7
 800d7b6:	bd80      	pop	{r7, pc}
 800d7b8:	53454d41 	.word	0x53454d41
 800d7bc:	200034bc 	.word	0x200034bc
 800d7c0:	200034b8 	.word	0x200034b8

0800d7c4 <_tx_semaphore_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_delete(TX_SEMAPHORE *semaphore_ptr)
{
 800d7c4:	b580      	push	{r7, lr}
 800d7c6:	b092      	sub	sp, #72	@ 0x48
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d7cc:	f3ef 8310 	mrs	r3, PRIMASK
 800d7d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800d7d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800d7d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800d7d6:	b672      	cpsid	i
    return(int_posture);
 800d7d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Disable interrupts to remove the semaphore from the created list.  */
    TX_DISABLE
 800d7da:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_DELETE_INSERT

    /* Clear the semaphore ID to make it invalid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_CLEAR_ID;
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	2200      	movs	r2, #0
 800d7e0:	601a      	str	r2, [r3, #0]

    /* Decrement the number of semaphores.  */
    _tx_semaphore_created_count--;
 800d7e2:	4b3d      	ldr	r3, [pc, #244]	@ (800d8d8 <_tx_semaphore_delete+0x114>)
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	3b01      	subs	r3, #1
 800d7e8:	4a3b      	ldr	r2, [pc, #236]	@ (800d8d8 <_tx_semaphore_delete+0x114>)
 800d7ea:	6013      	str	r3, [r2, #0]

    /* See if the semaphore is the only one on the list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 800d7ec:	4b3a      	ldr	r3, [pc, #232]	@ (800d8d8 <_tx_semaphore_delete+0x114>)
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d103      	bne.n	800d7fc <_tx_semaphore_delete+0x38>
    {

        /* Only created semaphore, just set the created list to NULL.  */
        _tx_semaphore_created_ptr =  TX_NULL;
 800d7f4:	4b39      	ldr	r3, [pc, #228]	@ (800d8dc <_tx_semaphore_delete+0x118>)
 800d7f6:	2200      	movs	r2, #0
 800d7f8:	601a      	str	r2, [r3, #0]
 800d7fa:	e013      	b.n	800d824 <_tx_semaphore_delete+0x60>
    }
    else
    {

        /* Link-up the neighbors.  */
        next_semaphore =                                   semaphore_ptr -> tx_semaphore_created_next;
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	695b      	ldr	r3, [r3, #20]
 800d800:	63bb      	str	r3, [r7, #56]	@ 0x38
        previous_semaphore =                               semaphore_ptr -> tx_semaphore_created_previous;
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	699b      	ldr	r3, [r3, #24]
 800d806:	637b      	str	r3, [r7, #52]	@ 0x34
        next_semaphore -> tx_semaphore_created_previous =  previous_semaphore;
 800d808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d80a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d80c:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  next_semaphore;
 800d80e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d810:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d812:	615a      	str	r2, [r3, #20]

        /* See if we have to update the created list head pointer.  */
        if (_tx_semaphore_created_ptr == semaphore_ptr)
 800d814:	4b31      	ldr	r3, [pc, #196]	@ (800d8dc <_tx_semaphore_delete+0x118>)
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	687a      	ldr	r2, [r7, #4]
 800d81a:	429a      	cmp	r2, r3
 800d81c:	d102      	bne.n	800d824 <_tx_semaphore_delete+0x60>
        {

            /* Yes, move the head pointer to the next link. */
            _tx_semaphore_created_ptr =  next_semaphore;
 800d81e:	4a2f      	ldr	r2, [pc, #188]	@ (800d8dc <_tx_semaphore_delete+0x118>)
 800d820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d822:	6013      	str	r3, [r2, #0]
        }
    }

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800d824:	4b2e      	ldr	r3, [pc, #184]	@ (800d8e0 <_tx_semaphore_delete+0x11c>)
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	3301      	adds	r3, #1
 800d82a:	4a2d      	ldr	r2, [pc, #180]	@ (800d8e0 <_tx_semaphore_delete+0x11c>)
 800d82c:	6013      	str	r3, [r2, #0]

    /* Pickup the suspension information.  */
    thread_ptr =                                     semaphore_ptr -> tx_semaphore_suspension_list;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	68db      	ldr	r3, [r3, #12]
 800d832:	647b      	str	r3, [r7, #68]	@ 0x44
    semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	2200      	movs	r2, #0
 800d838:	60da      	str	r2, [r3, #12]
    suspended_count =                                semaphore_ptr -> tx_semaphore_suspended_count;
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	691b      	ldr	r3, [r3, #16]
 800d83e:	643b      	str	r3, [r7, #64]	@ 0x40
    semaphore_ptr -> tx_semaphore_suspended_count =  TX_NO_SUSPENSIONS;
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	2200      	movs	r2, #0
 800d844:	611a      	str	r2, [r3, #16]
 800d846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d848:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d84a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d84c:	f383 8810 	msr	PRIMASK, r3
}
 800d850:	bf00      	nop
    /* Restore interrupts.  */
    TX_RESTORE

    /* Walk through the semaphore list to resume any and all threads suspended
       on this semaphore.  */
    while (suspended_count != TX_NO_SUSPENSIONS)
 800d852:	e024      	b.n	800d89e <_tx_semaphore_delete+0xda>
    {

        /* Decrement the suspension count.  */
        suspended_count--;
 800d854:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d856:	3b01      	subs	r3, #1
 800d858:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d85a:	f3ef 8310 	mrs	r3, PRIMASK
 800d85e:	61fb      	str	r3, [r7, #28]
    return(posture);
 800d860:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800d862:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d864:	b672      	cpsid	i
    return(int_posture);
 800d866:	69bb      	ldr	r3, [r7, #24]

        /* Lockout interrupts.  */
        TX_DISABLE
 800d868:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Clear the cleanup pointer, this prevents the timeout from doing
           anything.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800d86a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d86c:	2200      	movs	r2, #0
 800d86e:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Set the return status in the thread to TX_DELETED.  */
        thread_ptr -> tx_thread_suspend_status =  TX_DELETED;
 800d870:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d872:	2201      	movs	r2, #1
 800d874:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Move the thread pointer ahead.  */
        next_thread =  thread_ptr -> tx_thread_suspended_next;
 800d878:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d87a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d87c:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption again.  */
        _tx_thread_preempt_disable++;
 800d87e:	4b18      	ldr	r3, [pc, #96]	@ (800d8e0 <_tx_semaphore_delete+0x11c>)
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	3301      	adds	r3, #1
 800d884:	4a16      	ldr	r2, [pc, #88]	@ (800d8e0 <_tx_semaphore_delete+0x11c>)
 800d886:	6013      	str	r3, [r2, #0]
 800d888:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d88a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d88c:	6a3b      	ldr	r3, [r7, #32]
 800d88e:	f383 8810 	msr	PRIMASK, r3
}
 800d892:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 800d894:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800d896:	f000 fbbd 	bl	800e014 <_tx_thread_system_resume>
#endif

        /* Move to next thread.  */
        thread_ptr =  next_thread;
 800d89a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d89c:	647b      	str	r3, [r7, #68]	@ 0x44
    while (suspended_count != TX_NO_SUSPENSIONS)
 800d89e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d1d7      	bne.n	800d854 <_tx_semaphore_delete+0x90>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d8a4:	f3ef 8310 	mrs	r3, PRIMASK
 800d8a8:	613b      	str	r3, [r7, #16]
    return(posture);
 800d8aa:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 800d8ac:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d8ae:	b672      	cpsid	i
    return(int_posture);
 800d8b0:	68fb      	ldr	r3, [r7, #12]

    /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h.  */
    TX_SEMAPHORE_DELETE_PORT_COMPLETION(semaphore_ptr)

    /* Disable interrupts.  */
    TX_DISABLE
 800d8b2:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Release previous preempt disable.  */
    _tx_thread_preempt_disable--;
 800d8b4:	4b0a      	ldr	r3, [pc, #40]	@ (800d8e0 <_tx_semaphore_delete+0x11c>)
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	3b01      	subs	r3, #1
 800d8ba:	4a09      	ldr	r2, [pc, #36]	@ (800d8e0 <_tx_semaphore_delete+0x11c>)
 800d8bc:	6013      	str	r3, [r2, #0]
 800d8be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8c0:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d8c2:	697b      	ldr	r3, [r7, #20]
 800d8c4:	f383 8810 	msr	PRIMASK, r3
}
 800d8c8:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 800d8ca:	f000 fb69 	bl	800dfa0 <_tx_thread_system_preempt_check>

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800d8ce:	2300      	movs	r3, #0
}
 800d8d0:	4618      	mov	r0, r3
 800d8d2:	3748      	adds	r7, #72	@ 0x48
 800d8d4:	46bd      	mov	sp, r7
 800d8d6:	bd80      	pop	{r7, pc}
 800d8d8:	200034bc 	.word	0x200034bc
 800d8dc:	200034b8 	.word	0x200034b8
 800d8e0:	20003588 	.word	0x20003588

0800d8e4 <_tx_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 800d8e4:	b580      	push	{r7, lr}
 800d8e6:	b08e      	sub	sp, #56	@ 0x38
 800d8e8:	af00      	add	r7, sp, #0
 800d8ea:	6078      	str	r0, [r7, #4]
 800d8ec:	6039      	str	r1, [r7, #0]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800d8ee:	2300      	movs	r3, #0
 800d8f0:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d8f2:	f3ef 8310 	mrs	r3, PRIMASK
 800d8f6:	623b      	str	r3, [r7, #32]
    return(posture);
 800d8f8:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800d8fa:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d8fc:	b672      	cpsid	i
    return(int_posture);
 800d8fe:	69fb      	ldr	r3, [r7, #28]

    /* Disable interrupts to get an instance from the semaphore.  */
    TX_DISABLE
 800d900:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_GET_INSERT

    /* Determine if there is an instance of the semaphore.  */
    if (semaphore_ptr -> tx_semaphore_count != ((ULONG) 0))
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	689b      	ldr	r3, [r3, #8]
 800d906:	2b00      	cmp	r3, #0
 800d908:	d00a      	beq.n	800d920 <_tx_semaphore_get+0x3c>
    {

        /* Decrement the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count--;
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	689b      	ldr	r3, [r3, #8]
 800d90e:	1e5a      	subs	r2, r3, #1
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	609a      	str	r2, [r3, #8]
 800d914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d916:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d918:	69bb      	ldr	r3, [r7, #24]
 800d91a:	f383 8810 	msr	PRIMASK, r3
}
 800d91e:	e068      	b.n	800d9f2 <_tx_semaphore_get+0x10e>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 800d920:	683b      	ldr	r3, [r7, #0]
 800d922:	2b00      	cmp	r3, #0
 800d924:	d05d      	beq.n	800d9e2 <_tx_semaphore_get+0xfe>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800d926:	4b35      	ldr	r3, [pc, #212]	@ (800d9fc <_tx_semaphore_get+0x118>)
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d008      	beq.n	800d940 <_tx_semaphore_get+0x5c>
 800d92e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d930:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d932:	697b      	ldr	r3, [r7, #20]
 800d934:	f383 8810 	msr	PRIMASK, r3
}
 800d938:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_NO_INSTANCE;
 800d93a:	230d      	movs	r3, #13
 800d93c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d93e:	e058      	b.n	800d9f2 <_tx_semaphore_get+0x10e>
            /* Increment the number of suspensions on this semaphore.  */
            semaphore_ptr -> tx_semaphore_performance_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800d940:	4b2f      	ldr	r3, [pc, #188]	@ (800da00 <_tx_semaphore_get+0x11c>)
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_semaphore_cleanup);
 800d946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d948:	4a2e      	ldr	r2, [pc, #184]	@ (800da04 <_tx_semaphore_get+0x120>)
 800d94a:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this semaphore control
               block.  */
            thread_ptr -> tx_thread_suspend_control_block =  (VOID *) semaphore_ptr;
 800d94c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d94e:	687a      	ldr	r2, [r7, #4]
 800d950:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800d952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d954:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800d958:	1c5a      	adds	r2, r3, #1
 800d95a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d95c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (semaphore_ptr -> tx_semaphore_suspended_count == TX_NO_SUSPENSIONS)
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	691b      	ldr	r3, [r3, #16]
 800d964:	2b00      	cmp	r3, #0
 800d966:	d109      	bne.n	800d97c <_tx_semaphore_get+0x98>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                semaphore_ptr -> tx_semaphore_suspension_list =         thread_ptr;
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d96c:	60da      	str	r2, [r3, #12]
                thread_ptr -> tx_thread_suspended_next =                thread_ptr;
 800d96e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d970:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d972:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =            thread_ptr;
 800d974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d976:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d978:	675a      	str	r2, [r3, #116]	@ 0x74
 800d97a:	e011      	b.n	800d9a0 <_tx_semaphore_get+0xbc>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   semaphore_ptr -> tx_semaphore_suspension_list;
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	68db      	ldr	r3, [r3, #12]
 800d980:	62bb      	str	r3, [r7, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800d982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d984:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d986:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800d988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d98a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d98c:	627b      	str	r3, [r7, #36]	@ 0x24
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800d98e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d990:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d992:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800d994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d996:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d998:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800d99a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d99c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d99e:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the number of suspensions.  */
            semaphore_ptr -> tx_semaphore_suspended_count++;
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	691b      	ldr	r3, [r3, #16]
 800d9a4:	1c5a      	adds	r2, r3, #1
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	611a      	str	r2, [r3, #16]

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SEMAPHORE_SUSP;
 800d9aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9ac:	2206      	movs	r2, #6
 800d9ae:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800d9b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9b2:	2201      	movs	r2, #1
 800d9b4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800d9b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9b8:	683a      	ldr	r2, [r7, #0]
 800d9ba:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800d9bc:	4b0f      	ldr	r3, [pc, #60]	@ (800d9fc <_tx_semaphore_get+0x118>)
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	3301      	adds	r3, #1
 800d9c2:	4a0e      	ldr	r2, [pc, #56]	@ (800d9fc <_tx_semaphore_get+0x118>)
 800d9c4:	6013      	str	r3, [r2, #0]
 800d9c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9c8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d9ca:	693b      	ldr	r3, [r7, #16]
 800d9cc:	f383 8810 	msr	PRIMASK, r3
}
 800d9d0:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800d9d2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d9d4:	f000 fc1e 	bl	800e214 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800d9d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d9de:	637b      	str	r3, [r7, #52]	@ 0x34
 800d9e0:	e007      	b.n	800d9f2 <_tx_semaphore_get+0x10e>
 800d9e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9e4:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	f383 8810 	msr	PRIMASK, r3
}
 800d9ec:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_NO_INSTANCE;
 800d9ee:	230d      	movs	r3, #13
 800d9f0:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Return completion status.  */
    return(status);
 800d9f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d9f4:	4618      	mov	r0, r3
 800d9f6:	3738      	adds	r7, #56	@ 0x38
 800d9f8:	46bd      	mov	sp, r7
 800d9fa:	bd80      	pop	{r7, pc}
 800d9fc:	20003588 	.word	0x20003588
 800da00:	200034f0 	.word	0x200034f0
 800da04:	0800d629 	.word	0x0800d629

0800da08 <_tx_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 800da08:	b580      	push	{r7, lr}
 800da0a:	b08c      	sub	sp, #48	@ 0x30
 800da0c:	af00      	add	r7, sp, #0
 800da0e:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800da10:	f3ef 8310 	mrs	r3, PRIMASK
 800da14:	61bb      	str	r3, [r7, #24]
    return(posture);
 800da16:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800da18:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800da1a:	b672      	cpsid	i
    return(int_posture);
 800da1c:	697b      	ldr	r3, [r7, #20]
TX_THREAD       *next_thread;
TX_THREAD       *previous_thread;


    /* Disable interrupts to put an instance back to the semaphore.  */
    TX_DISABLE
 800da1e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_PUT_INSERT

    /* Pickup the number of suspended threads.  */
    suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	691b      	ldr	r3, [r3, #16]
 800da24:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Determine if there are any threads suspended on the semaphore.  */
    if (suspended_count == TX_NO_SUSPENSIONS)
 800da26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d10a      	bne.n	800da42 <_tx_semaphore_put+0x3a>
    {

        /* Increment the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count++;
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	689b      	ldr	r3, [r3, #8]
 800da30:	1c5a      	adds	r2, r3, #1
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	609a      	str	r2, [r3, #8]
 800da36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da38:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800da3a:	693b      	ldr	r3, [r7, #16]
 800da3c:	f383 8810 	msr	PRIMASK, r3
}
 800da40:	e033      	b.n	800daaa <_tx_semaphore_put+0xa2>
    {

        /* A thread is suspended on this semaphore.  */

        /* Pickup the pointer to the first suspended thread.  */
        thread_ptr =  semaphore_ptr -> tx_semaphore_suspension_list;
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	68db      	ldr	r3, [r3, #12]
 800da46:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        suspended_count--;
 800da48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da4a:	3b01      	subs	r3, #1
 800da4c:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (suspended_count == TX_NO_SUSPENSIONS)
 800da4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da50:	2b00      	cmp	r3, #0
 800da52:	d103      	bne.n	800da5c <_tx_semaphore_put+0x54>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	2200      	movs	r2, #0
 800da58:	60da      	str	r2, [r3, #12]
 800da5a:	e00e      	b.n	800da7a <_tx_semaphore_put+0x72>
        {

            /* At least one more thread is on the same expiration list.  */

            /* Update the list head pointer.  */
            next_thread =                                     thread_ptr -> tx_thread_suspended_next;
 800da5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800da60:	623b      	str	r3, [r7, #32]
            semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	6a3a      	ldr	r2, [r7, #32]
 800da66:	60da      	str	r2, [r3, #12]

            /* Update the links of the adjacent threads.  */
            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800da68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800da6c:	61fb      	str	r3, [r7, #28]
            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800da6e:	6a3b      	ldr	r3, [r7, #32]
 800da70:	69fa      	ldr	r2, [r7, #28]
 800da72:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =   next_thread;
 800da74:	69fb      	ldr	r3, [r7, #28]
 800da76:	6a3a      	ldr	r2, [r7, #32]
 800da78:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        semaphore_ptr -> tx_semaphore_suspended_count =  suspended_count;
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800da7e:	611a      	str	r2, [r3, #16]

        /* Prepare for resumption of the first thread.  */

        /* Clear cleanup routine to avoid timeout.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800da80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da82:	2200      	movs	r2, #0
 800da84:	669a      	str	r2, [r3, #104]	@ 0x68
        /* Pickup the application notify function.  */
        semaphore_put_notify =  semaphore_ptr -> tx_semaphore_put_notify;
#endif

        /* Put return status into the thread control block.  */
        thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800da86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da88:	2200      	movs	r2, #0
 800da8a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 800da8e:	4b09      	ldr	r3, [pc, #36]	@ (800dab4 <_tx_semaphore_put+0xac>)
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	3301      	adds	r3, #1
 800da94:	4a07      	ldr	r2, [pc, #28]	@ (800dab4 <_tx_semaphore_put+0xac>)
 800da96:	6013      	str	r3, [r2, #0]
 800da98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da9a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800da9c:	68fb      	ldr	r3, [r7, #12]
 800da9e:	f383 8810 	msr	PRIMASK, r3
}
 800daa2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume thread.  */
        _tx_thread_system_resume(thread_ptr);
 800daa4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800daa6:	f000 fab5 	bl	800e014 <_tx_thread_system_resume>
        }
#endif
    }

    /* Return successful completion.  */
    return(TX_SUCCESS);
 800daaa:	2300      	movs	r3, #0
}
 800daac:	4618      	mov	r0, r3
 800daae:	3730      	adds	r7, #48	@ 0x30
 800dab0:	46bd      	mov	sp, r7
 800dab2:	bd80      	pop	{r7, pc}
 800dab4:	20003588 	.word	0x20003588

0800dab8 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 800dab8:	b580      	push	{r7, lr}
 800daba:	b092      	sub	sp, #72	@ 0x48
 800dabc:	af00      	add	r7, sp, #0
 800dabe:	60f8      	str	r0, [r7, #12]
 800dac0:	60b9      	str	r1, [r7, #8]
 800dac2:	607a      	str	r2, [r7, #4]
 800dac4:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 800dac6:	2300      	movs	r3, #0
 800dac8:	643b      	str	r3, [r7, #64]	@ 0x40
#endif

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 800daca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800dacc:	21ef      	movs	r1, #239	@ 0xef
 800dace:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800dad0:	f006 f908 	bl	8013ce4 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 800dad4:	22b0      	movs	r2, #176	@ 0xb0
 800dad6:	2100      	movs	r1, #0
 800dad8:	68f8      	ldr	r0, [r7, #12]
 800dada:	f006 f903 	bl	8013ce4 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	68ba      	ldr	r2, [r7, #8]
 800dae2:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	687a      	ldr	r2, [r7, #4]
 800dae8:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	683a      	ldr	r2, [r7, #0]
 800daee:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800daf4:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 800daf6:	68fb      	ldr	r3, [r7, #12]
 800daf8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800dafa:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800db00:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800db06:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800db0e:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800db14:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	2220      	movs	r2, #32
 800db1a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800db1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800db20:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 800db22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800db24:	3b01      	subs	r3, #1
 800db26:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800db28:	4413      	add	r3, r2
 800db2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800db30:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 800db32:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800db34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800db36:	429a      	cmp	r2, r3
 800db38:	d007      	beq.n	800db4a <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	2200      	movs	r2, #0
 800db3e:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	2200      	movs	r2, #0
 800db44:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800db48:	e006      	b.n	800db58 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800db4e:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800db54:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	2203      	movs	r2, #3
 800db5c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	4a48      	ldr	r2, [pc, #288]	@ (800dc84 <_tx_thread_create+0x1cc>)
 800db62:	655a      	str	r2, [r3, #84]	@ 0x54
 800db64:	68fa      	ldr	r2, [r7, #12]
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 800db6a:	4947      	ldr	r1, [pc, #284]	@ (800dc88 <_tx_thread_create+0x1d0>)
 800db6c:	68f8      	ldr	r0, [r7, #12]
 800db6e:	f7f2 fc2f 	bl	80003d0 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800db72:	f3ef 8310 	mrs	r3, PRIMASK
 800db76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800db78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800db7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800db7c:	b672      	cpsid	i
    return(int_posture);
 800db7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 800db80:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	4a41      	ldr	r2, [pc, #260]	@ (800dc8c <_tx_thread_create+0x1d4>)
 800db86:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 800db88:	4b41      	ldr	r3, [pc, #260]	@ (800dc90 <_tx_thread_create+0x1d8>)
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d10b      	bne.n	800dba8 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 800db90:	4a40      	ldr	r2, [pc, #256]	@ (800dc94 <_tx_thread_create+0x1dc>)
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	68fa      	ldr	r2, [r7, #12]
 800db9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	68fa      	ldr	r2, [r7, #12]
 800dba2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800dba6:	e016      	b.n	800dbd6 <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 800dba8:	4b3a      	ldr	r3, [pc, #232]	@ (800dc94 <_tx_thread_create+0x1dc>)
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 800dbae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dbb4:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 800dbb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbb8:	68fa      	ldr	r2, [r7, #12]
 800dbba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 800dbbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbc0:	68fa      	ldr	r2, [r7, #12]
 800dbc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dbca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dbd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 800dbd6:	4b2e      	ldr	r3, [pc, #184]	@ (800dc90 <_tx_thread_create+0x1d8>)
 800dbd8:	681b      	ldr	r3, [r3, #0]
 800dbda:	3301      	adds	r3, #1
 800dbdc:	4a2c      	ldr	r2, [pc, #176]	@ (800dc90 <_tx_thread_create+0x1d8>)
 800dbde:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800dbe0:	4b2d      	ldr	r3, [pc, #180]	@ (800dc98 <_tx_thread_create+0x1e0>)
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	3301      	adds	r3, #1
 800dbe6:	4a2c      	ldr	r2, [pc, #176]	@ (800dc98 <_tx_thread_create+0x1e0>)
 800dbe8:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 800dbea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dbec:	2b01      	cmp	r3, #1
 800dbee:	d129      	bne.n	800dc44 <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800dbf0:	f3ef 8305 	mrs	r3, IPSR
 800dbf4:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 800dbf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 800dbf8:	4b28      	ldr	r3, [pc, #160]	@ (800dc9c <_tx_thread_create+0x1e4>)
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	4313      	orrs	r3, r2
 800dbfe:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800dc02:	d30d      	bcc.n	800dc20 <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 800dc04:	4b26      	ldr	r3, [pc, #152]	@ (800dca0 <_tx_thread_create+0x1e8>)
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 800dc0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d009      	beq.n	800dc24 <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 800dc10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dc12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc14:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 800dc16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dc18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dc1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dc1c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800dc1e:	e001      	b.n	800dc24 <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 800dc20:	2300      	movs	r3, #0
 800dc22:	647b      	str	r3, [r7, #68]	@ 0x44
 800dc24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc26:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dc28:	6a3b      	ldr	r3, [r7, #32]
 800dc2a:	f383 8810 	msr	PRIMASK, r3
}
 800dc2e:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 800dc30:	68f8      	ldr	r0, [r7, #12]
 800dc32:	f000 f9ef 	bl	800e014 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 800dc36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d01e      	beq.n	800dc7a <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 800dc3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dc3e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dc40:	63da      	str	r2, [r3, #60]	@ 0x3c
 800dc42:	e01a      	b.n	800dc7a <_tx_thread_create+0x1c2>
 800dc44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc46:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dc48:	693b      	ldr	r3, [r7, #16]
 800dc4a:	f383 8810 	msr	PRIMASK, r3
}
 800dc4e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800dc50:	f3ef 8310 	mrs	r3, PRIMASK
 800dc54:	61bb      	str	r3, [r7, #24]
    return(posture);
 800dc56:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800dc58:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800dc5a:	b672      	cpsid	i
    return(int_posture);
 800dc5c:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 800dc5e:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 800dc60:	4b0d      	ldr	r3, [pc, #52]	@ (800dc98 <_tx_thread_create+0x1e0>)
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	3b01      	subs	r3, #1
 800dc66:	4a0c      	ldr	r2, [pc, #48]	@ (800dc98 <_tx_thread_create+0x1e0>)
 800dc68:	6013      	str	r3, [r2, #0]
 800dc6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc6c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dc6e:	69fb      	ldr	r3, [r7, #28]
 800dc70:	f383 8810 	msr	PRIMASK, r3
}
 800dc74:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800dc76:	f000 f993 	bl	800dfa0 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 800dc7a:	2300      	movs	r3, #0
}
 800dc7c:	4618      	mov	r0, r3
 800dc7e:	3748      	adds	r7, #72	@ 0x48
 800dc80:	46bd      	mov	sp, r7
 800dc82:	bd80      	pop	{r7, pc}
 800dc84:	0800e4e9 	.word	0x0800e4e9
 800dc88:	0800de09 	.word	0x0800de09
 800dc8c:	54485244 	.word	0x54485244
 800dc90:	200034fc 	.word	0x200034fc
 800dc94:	200034f8 	.word	0x200034f8
 800dc98:	20003588 	.word	0x20003588
 800dc9c:	2000000c 	.word	0x2000000c
 800dca0:	200034f4 	.word	0x200034f4

0800dca4 <_tx_thread_identify>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
TX_THREAD  *_tx_thread_identify(VOID)
{
 800dca4:	b480      	push	{r7}
 800dca6:	b087      	sub	sp, #28
 800dca8:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800dcaa:	f3ef 8310 	mrs	r3, PRIMASK
 800dcae:	60bb      	str	r3, [r7, #8]
    return(posture);
 800dcb0:	68bb      	ldr	r3, [r7, #8]
    int_posture = __get_interrupt_posture();
 800dcb2:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSID i" : : : "memory");
 800dcb4:	b672      	cpsid	i
    return(int_posture);
 800dcb6:	687b      	ldr	r3, [r7, #4]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 800dcb8:	617b      	str	r3, [r7, #20]

   /* Log this kernel call.  */
    TX_EL_THREAD_IDENTIFY_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800dcba:	4b08      	ldr	r3, [pc, #32]	@ (800dcdc <_tx_thread_identify+0x38>)
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	613b      	str	r3, [r7, #16]
 800dcc0:	697b      	ldr	r3, [r7, #20]
 800dcc2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	f383 8810 	msr	PRIMASK, r3
}
 800dcca:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the current thread pointer.  */
    return(thread_ptr);
 800dccc:	693b      	ldr	r3, [r7, #16]
}
 800dcce:	4618      	mov	r0, r3
 800dcd0:	371c      	adds	r7, #28
 800dcd2:	46bd      	mov	sp, r7
 800dcd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd8:	4770      	bx	lr
 800dcda:	bf00      	nop
 800dcdc:	200034f0 	.word	0x200034f0

0800dce0 <_tx_thread_info_get>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count,
                UINT *priority, UINT *preemption_threshold, ULONG *time_slice,
                TX_THREAD **next_thread, TX_THREAD **next_suspended_thread)
{
 800dce0:	b480      	push	{r7}
 800dce2:	b089      	sub	sp, #36	@ 0x24
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	60f8      	str	r0, [r7, #12]
 800dce8:	60b9      	str	r1, [r7, #8]
 800dcea:	607a      	str	r2, [r7, #4]
 800dcec:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800dcee:	f3ef 8310 	mrs	r3, PRIMASK
 800dcf2:	61bb      	str	r3, [r7, #24]
    return(posture);
 800dcf4:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800dcf6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800dcf8:	b672      	cpsid	i
    return(int_posture);
 800dcfa:	697b      	ldr	r3, [r7, #20]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts.  */
    TX_DISABLE
 800dcfc:	61fb      	str	r3, [r7, #28]

    /* Retrieve all the pertinent information and return it in the supplied
       destinations.  */

    /* Retrieve the name of the thread.  */
    if (name != TX_NULL)
 800dcfe:	68bb      	ldr	r3, [r7, #8]
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d003      	beq.n	800dd0c <_tx_thread_info_get+0x2c>
    {

        *name =  thread_ptr -> tx_thread_name;
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800dd08:	68bb      	ldr	r3, [r7, #8]
 800dd0a:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's current state.  */
    if (state != TX_NULL)
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d003      	beq.n	800dd1a <_tx_thread_info_get+0x3a>
    {

        *state =  thread_ptr -> tx_thread_state;
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the number of times the thread has been scheduled.  */
    if (run_count != TX_NULL)
 800dd1a:	683b      	ldr	r3, [r7, #0]
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d003      	beq.n	800dd28 <_tx_thread_info_get+0x48>
    {

        *run_count =  thread_ptr -> tx_thread_run_count;
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	685a      	ldr	r2, [r3, #4]
 800dd24:	683b      	ldr	r3, [r7, #0]
 800dd26:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's priority.  */
    if (priority != TX_NULL)
 800dd28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	d004      	beq.n	800dd38 <_tx_thread_info_get+0x58>
    {

        *priority =  thread_ptr -> tx_thread_user_priority;
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800dd34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd36:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's preemption-threshold.  */
    if (preemption_threshold != TX_NULL)
 800dd38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d004      	beq.n	800dd48 <_tx_thread_info_get+0x68>
    {

        *preemption_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800dd44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd46:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's current time-slice.  */
    if (time_slice != TX_NULL)
 800dd48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d003      	beq.n	800dd56 <_tx_thread_info_get+0x76>
    {

        *time_slice =  thread_ptr -> tx_thread_time_slice;
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	699a      	ldr	r2, [r3, #24]
 800dd52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd54:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the next created thread.  */
    if (next_thread != TX_NULL)
 800dd56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d004      	beq.n	800dd66 <_tx_thread_info_get+0x86>
    {

        *next_thread =  thread_ptr -> tx_thread_created_next;
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800dd62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd64:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the next thread suspended.  */
    if (next_suspended_thread != TX_NULL)
 800dd66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d003      	beq.n	800dd74 <_tx_thread_info_get+0x94>
    {

        *next_suspended_thread =  thread_ptr -> tx_thread_suspended_next;
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800dd70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd72:	601a      	str	r2, [r3, #0]
 800dd74:	69fb      	ldr	r3, [r7, #28]
 800dd76:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dd78:	693b      	ldr	r3, [r7, #16]
 800dd7a:	f383 8810 	msr	PRIMASK, r3
}
 800dd7e:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(TX_SUCCESS);
 800dd80:	2300      	movs	r3, #0
}
 800dd82:	4618      	mov	r0, r3
 800dd84:	3724      	adds	r7, #36	@ 0x24
 800dd86:	46bd      	mov	sp, r7
 800dd88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd8c:	4770      	bx	lr
	...

0800dd90 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 800dd90:	b580      	push	{r7, lr}
 800dd92:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 800dd94:	4b12      	ldr	r3, [pc, #72]	@ (800dde0 <_tx_thread_initialize+0x50>)
 800dd96:	2200      	movs	r2, #0
 800dd98:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 800dd9a:	4b12      	ldr	r3, [pc, #72]	@ (800dde4 <_tx_thread_initialize+0x54>)
 800dd9c:	2200      	movs	r2, #0
 800dd9e:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 800dda0:	4b11      	ldr	r3, [pc, #68]	@ (800dde8 <_tx_thread_initialize+0x58>)
 800dda2:	2200      	movs	r2, #0
 800dda4:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800dda6:	4b11      	ldr	r3, [pc, #68]	@ (800ddec <_tx_thread_initialize+0x5c>)
 800dda8:	2220      	movs	r2, #32
 800ddaa:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 800ddac:	2280      	movs	r2, #128	@ 0x80
 800ddae:	2100      	movs	r1, #0
 800ddb0:	480f      	ldr	r0, [pc, #60]	@ (800ddf0 <_tx_thread_initialize+0x60>)
 800ddb2:	f005 ff97 	bl	8013ce4 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 800ddb6:	4b0f      	ldr	r3, [pc, #60]	@ (800ddf4 <_tx_thread_initialize+0x64>)
 800ddb8:	2200      	movs	r2, #0
 800ddba:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 800ddbc:	4b0e      	ldr	r3, [pc, #56]	@ (800ddf8 <_tx_thread_initialize+0x68>)
 800ddbe:	2200      	movs	r2, #0
 800ddc0:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 800ddc2:	4b0e      	ldr	r3, [pc, #56]	@ (800ddfc <_tx_thread_initialize+0x6c>)
 800ddc4:	2200      	movs	r2, #0
 800ddc6:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 800ddc8:	4b0d      	ldr	r3, [pc, #52]	@ (800de00 <_tx_thread_initialize+0x70>)
 800ddca:	2200      	movs	r2, #0
 800ddcc:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 800ddce:	4b0d      	ldr	r3, [pc, #52]	@ (800de04 <_tx_thread_initialize+0x74>)
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 800ddd6:	4a0b      	ldr	r2, [pc, #44]	@ (800de04 <_tx_thread_initialize+0x74>)
 800ddd8:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 800ddda:	bf00      	nop
 800dddc:	bd80      	pop	{r7, pc}
 800ddde:	bf00      	nop
 800dde0:	200034f0 	.word	0x200034f0
 800dde4:	200034f4 	.word	0x200034f4
 800dde8:	20003500 	.word	0x20003500
 800ddec:	20003504 	.word	0x20003504
 800ddf0:	20003508 	.word	0x20003508
 800ddf4:	200034f8 	.word	0x200034f8
 800ddf8:	200034fc 	.word	0x200034fc
 800ddfc:	20003588 	.word	0x20003588
 800de00:	2000358c 	.word	0x2000358c
 800de04:	20003590 	.word	0x20003590

0800de08 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 800de08:	b580      	push	{r7, lr}
 800de0a:	b088      	sub	sp, #32
 800de0c:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800de0e:	4b21      	ldr	r3, [pc, #132]	@ (800de94 <_tx_thread_shell_entry+0x8c>)
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 800de14:	69fb      	ldr	r3, [r7, #28]
 800de16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800de18:	69fa      	ldr	r2, [r7, #28]
 800de1a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800de1c:	4610      	mov	r0, r2
 800de1e:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 800de20:	4b1d      	ldr	r3, [pc, #116]	@ (800de98 <_tx_thread_shell_entry+0x90>)
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	2b00      	cmp	r3, #0
 800de26:	d003      	beq.n	800de30 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 800de28:	4b1b      	ldr	r3, [pc, #108]	@ (800de98 <_tx_thread_shell_entry+0x90>)
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	69f8      	ldr	r0, [r7, #28]
 800de2e:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800de30:	f3ef 8310 	mrs	r3, PRIMASK
 800de34:	607b      	str	r3, [r7, #4]
    return(posture);
 800de36:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800de38:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800de3a:	b672      	cpsid	i
    return(int_posture);
 800de3c:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 800de3e:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 800de40:	69fb      	ldr	r3, [r7, #28]
 800de42:	2201      	movs	r2, #1
 800de44:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800de46:	69fb      	ldr	r3, [r7, #28]
 800de48:	2201      	movs	r2, #1
 800de4a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800de4c:	69fb      	ldr	r3, [r7, #28]
 800de4e:	2200      	movs	r2, #0
 800de50:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800de52:	4b12      	ldr	r3, [pc, #72]	@ (800de9c <_tx_thread_shell_entry+0x94>)
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	3301      	adds	r3, #1
 800de58:	4a10      	ldr	r2, [pc, #64]	@ (800de9c <_tx_thread_shell_entry+0x94>)
 800de5a:	6013      	str	r3, [r2, #0]
 800de5c:	69bb      	ldr	r3, [r7, #24]
 800de5e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800de60:	68bb      	ldr	r3, [r7, #8]
 800de62:	f383 8810 	msr	PRIMASK, r3
}
 800de66:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800de68:	f3ef 8314 	mrs	r3, CONTROL
 800de6c:	60fb      	str	r3, [r7, #12]
    return(control_value);
 800de6e:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 800de70:	617b      	str	r3, [r7, #20]
 800de72:	697b      	ldr	r3, [r7, #20]
 800de74:	f023 0304 	bic.w	r3, r3, #4
 800de78:	617b      	str	r3, [r7, #20]
 800de7a:	697b      	ldr	r3, [r7, #20]
 800de7c:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800de7e:	693b      	ldr	r3, [r7, #16]
 800de80:	f383 8814 	msr	CONTROL, r3
}
 800de84:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 800de86:	69f8      	ldr	r0, [r7, #28]
 800de88:	f000 f9c4 	bl	800e214 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800de8c:	bf00      	nop
 800de8e:	3720      	adds	r7, #32
 800de90:	46bd      	mov	sp, r7
 800de92:	bd80      	pop	{r7, pc}
 800de94:	200034f0 	.word	0x200034f0
 800de98:	2000358c 	.word	0x2000358c
 800de9c:	20003588 	.word	0x20003588

0800dea0 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 800dea0:	b580      	push	{r7, lr}
 800dea2:	b08e      	sub	sp, #56	@ 0x38
 800dea4:	af00      	add	r7, sp, #0
 800dea6:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800dea8:	f3ef 8310 	mrs	r3, PRIMASK
 800deac:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800deae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800deb0:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800deb2:	b672      	cpsid	i
    return(int_posture);
 800deb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800deb6:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800deb8:	4b35      	ldr	r3, [pc, #212]	@ (800df90 <_tx_thread_sleep+0xf0>)
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 800debe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d108      	bne.n	800ded6 <_tx_thread_sleep+0x36>
 800dec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dec6:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dec8:	6a3b      	ldr	r3, [r7, #32]
 800deca:	f383 8810 	msr	PRIMASK, r3
}
 800dece:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800ded0:	2313      	movs	r3, #19
 800ded2:	637b      	str	r3, [r7, #52]	@ 0x34
 800ded4:	e056      	b.n	800df84 <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ded6:	f3ef 8305 	mrs	r3, IPSR
 800deda:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800dedc:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800dede:	4b2d      	ldr	r3, [pc, #180]	@ (800df94 <_tx_thread_sleep+0xf4>)
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	4313      	orrs	r3, r2
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d008      	beq.n	800defa <_tx_thread_sleep+0x5a>
 800dee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800deea:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800deec:	69bb      	ldr	r3, [r7, #24]
 800deee:	f383 8810 	msr	PRIMASK, r3
}
 800def2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800def4:	2313      	movs	r3, #19
 800def6:	637b      	str	r3, [r7, #52]	@ 0x34
 800def8:	e044      	b.n	800df84 <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 800defa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800defc:	4a26      	ldr	r2, [pc, #152]	@ (800df98 <_tx_thread_sleep+0xf8>)
 800defe:	4293      	cmp	r3, r2
 800df00:	d108      	bne.n	800df14 <_tx_thread_sleep+0x74>
 800df02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df04:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800df06:	697b      	ldr	r3, [r7, #20]
 800df08:	f383 8810 	msr	PRIMASK, r3
}
 800df0c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800df0e:	2313      	movs	r3, #19
 800df10:	637b      	str	r3, [r7, #52]	@ 0x34
 800df12:	e037      	b.n	800df84 <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	2b00      	cmp	r3, #0
 800df18:	d108      	bne.n	800df2c <_tx_thread_sleep+0x8c>
 800df1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df1c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800df1e:	693b      	ldr	r3, [r7, #16]
 800df20:	f383 8810 	msr	PRIMASK, r3
}
 800df24:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 800df26:	2300      	movs	r3, #0
 800df28:	637b      	str	r3, [r7, #52]	@ 0x34
 800df2a:	e02b      	b.n	800df84 <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800df2c:	4b1b      	ldr	r3, [pc, #108]	@ (800df9c <_tx_thread_sleep+0xfc>)
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	2b00      	cmp	r3, #0
 800df32:	d008      	beq.n	800df46 <_tx_thread_sleep+0xa6>
 800df34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df36:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	f383 8810 	msr	PRIMASK, r3
}
 800df3e:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 800df40:	2313      	movs	r3, #19
 800df42:	637b      	str	r3, [r7, #52]	@ 0x34
 800df44:	e01e      	b.n	800df84 <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 800df46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df48:	2204      	movs	r2, #4
 800df4a:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800df4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df4e:	2201      	movs	r2, #1
 800df50:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800df52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df54:	2200      	movs	r2, #0
 800df56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 800df5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df5c:	687a      	ldr	r2, [r7, #4]
 800df5e:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800df60:	4b0e      	ldr	r3, [pc, #56]	@ (800df9c <_tx_thread_sleep+0xfc>)
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	3301      	adds	r3, #1
 800df66:	4a0d      	ldr	r2, [pc, #52]	@ (800df9c <_tx_thread_sleep+0xfc>)
 800df68:	6013      	str	r3, [r2, #0]
 800df6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df6c:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800df6e:	68bb      	ldr	r3, [r7, #8]
 800df70:	f383 8810 	msr	PRIMASK, r3
}
 800df74:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800df76:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800df78:	f000 f94c 	bl	800e214 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800df7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800df82:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 800df84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800df86:	4618      	mov	r0, r3
 800df88:	3738      	adds	r7, #56	@ 0x38
 800df8a:	46bd      	mov	sp, r7
 800df8c:	bd80      	pop	{r7, pc}
 800df8e:	bf00      	nop
 800df90:	200034f0 	.word	0x200034f0
 800df94:	2000000c 	.word	0x2000000c
 800df98:	20003638 	.word	0x20003638
 800df9c:	20003588 	.word	0x20003588

0800dfa0 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 800dfa0:	b480      	push	{r7}
 800dfa2:	b089      	sub	sp, #36	@ 0x24
 800dfa4:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800dfa6:	4b17      	ldr	r3, [pc, #92]	@ (800e004 <_tx_thread_system_preempt_check+0x64>)
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 800dfac:	69fb      	ldr	r3, [r7, #28]
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d121      	bne.n	800dff6 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800dfb2:	4b15      	ldr	r3, [pc, #84]	@ (800e008 <_tx_thread_system_preempt_check+0x68>)
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 800dfb8:	4b14      	ldr	r3, [pc, #80]	@ (800e00c <_tx_thread_system_preempt_check+0x6c>)
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 800dfbe:	69ba      	ldr	r2, [r7, #24]
 800dfc0:	697b      	ldr	r3, [r7, #20]
 800dfc2:	429a      	cmp	r2, r3
 800dfc4:	d017      	beq.n	800dff6 <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
UINT interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800dfc6:	4b12      	ldr	r3, [pc, #72]	@ (800e010 <_tx_thread_system_preempt_check+0x70>)
 800dfc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dfcc:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800dfce:	f3ef 8305 	mrs	r3, IPSR
 800dfd2:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800dfd4:	693b      	ldr	r3, [r7, #16]
    if (_tx_ipsr_get() == 0)
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d10c      	bne.n	800dff4 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800dfda:	f3ef 8310 	mrs	r3, PRIMASK
 800dfde:	60fb      	str	r3, [r7, #12]
    return(posture);
 800dfe0:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 800dfe2:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800dfe4:	b662      	cpsie	i
}
 800dfe6:	bf00      	nop
 800dfe8:	68bb      	ldr	r3, [r7, #8]
 800dfea:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	f383 8810 	msr	PRIMASK, r3
}
 800dff2:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 800dff4:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 800dff6:	bf00      	nop
 800dff8:	3724      	adds	r7, #36	@ 0x24
 800dffa:	46bd      	mov	sp, r7
 800dffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e000:	4770      	bx	lr
 800e002:	bf00      	nop
 800e004:	20003588 	.word	0x20003588
 800e008:	200034f0 	.word	0x200034f0
 800e00c:	200034f4 	.word	0x200034f4
 800e010:	e000ed04 	.word	0xe000ed04

0800e014 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800e014:	b580      	push	{r7, lr}
 800e016:	b096      	sub	sp, #88	@ 0x58
 800e018:	af00      	add	r7, sp, #0
 800e01a:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e01c:	f3ef 8310 	mrs	r3, PRIMASK
 800e020:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800e022:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 800e024:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 800e026:	b672      	cpsid	i
    return(int_posture);
 800e028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800e02a:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e030:	2b00      	cmp	r3, #0
 800e032:	d005      	beq.n	800e040 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	334c      	adds	r3, #76	@ 0x4c
 800e038:	4618      	mov	r0, r3
 800e03a:	f000 fb91 	bl	800e760 <_tx_timer_system_deactivate>
 800e03e:	e002      	b.n	800e046 <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	2200      	movs	r2, #0
 800e044:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800e046:	4b6c      	ldr	r3, [pc, #432]	@ (800e1f8 <_tx_thread_system_resume+0x1e4>)
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	3b01      	subs	r3, #1
 800e04c:	4a6a      	ldr	r2, [pc, #424]	@ (800e1f8 <_tx_thread_system_resume+0x1e4>)
 800e04e:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e054:	2b00      	cmp	r3, #0
 800e056:	f040 8083 	bne.w	800e160 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e05e:	2b00      	cmp	r3, #0
 800e060:	f000 8097 	beq.w	800e192 <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d172      	bne.n	800e152 <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	2200      	movs	r2, #0
 800e070:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e076:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 800e078:	4a60      	ldr	r2, [pc, #384]	@ (800e1fc <_tx_thread_system_resume+0x1e8>)
 800e07a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e07c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e080:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 800e082:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e084:	2b00      	cmp	r3, #0
 800e086:	d154      	bne.n	800e132 <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 800e088:	495c      	ldr	r1, [pc, #368]	@ (800e1fc <_tx_thread_system_resume+0x1e8>)
 800e08a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e08c:	687a      	ldr	r2, [r7, #4]
 800e08e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	687a      	ldr	r2, [r7, #4]
 800e096:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	687a      	ldr	r2, [r7, #4]
 800e09c:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 800e09e:	2201      	movs	r2, #1
 800e0a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e0a2:	fa02 f303 	lsl.w	r3, r2, r3
 800e0a6:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 800e0a8:	4b55      	ldr	r3, [pc, #340]	@ (800e200 <_tx_thread_system_resume+0x1ec>)
 800e0aa:	681a      	ldr	r2, [r3, #0]
 800e0ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e0ae:	4313      	orrs	r3, r2
 800e0b0:	4a53      	ldr	r2, [pc, #332]	@ (800e200 <_tx_thread_system_resume+0x1ec>)
 800e0b2:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 800e0b4:	4b53      	ldr	r3, [pc, #332]	@ (800e204 <_tx_thread_system_resume+0x1f0>)
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e0ba:	429a      	cmp	r2, r3
 800e0bc:	d269      	bcs.n	800e192 <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 800e0be:	4a51      	ldr	r2, [pc, #324]	@ (800e204 <_tx_thread_system_resume+0x1f0>)
 800e0c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e0c2:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 800e0c4:	4b50      	ldr	r3, [pc, #320]	@ (800e208 <_tx_thread_system_resume+0x1f4>)
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 800e0ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d103      	bne.n	800e0d8 <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800e0d0:	4a4d      	ldr	r2, [pc, #308]	@ (800e208 <_tx_thread_system_resume+0x1f4>)
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	6013      	str	r3, [r2, #0]
 800e0d6:	e05c      	b.n	800e192 <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 800e0d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e0da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e0dc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e0de:	429a      	cmp	r2, r3
 800e0e0:	d257      	bcs.n	800e192 <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 800e0e2:	4a49      	ldr	r2, [pc, #292]	@ (800e208 <_tx_thread_system_resume+0x1f4>)
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	6013      	str	r3, [r2, #0]
 800e0e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e0ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e0ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0ee:	f383 8810 	msr	PRIMASK, r3
}
 800e0f2:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800e0f4:	4b40      	ldr	r3, [pc, #256]	@ (800e1f8 <_tx_thread_system_resume+0x1e4>)
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 800e0fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d174      	bne.n	800e1ea <_tx_thread_system_resume+0x1d6>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800e100:	4b42      	ldr	r3, [pc, #264]	@ (800e20c <_tx_thread_system_resume+0x1f8>)
 800e102:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e106:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e108:	f3ef 8305 	mrs	r3, IPSR
 800e10c:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 800e10e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (_tx_ipsr_get() == 0)
 800e110:	2b00      	cmp	r3, #0
 800e112:	d10c      	bne.n	800e12e <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e114:	f3ef 8310 	mrs	r3, PRIMASK
 800e118:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800e11a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 800e11c:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800e11e:	b662      	cpsie	i
}
 800e120:	bf00      	nop
 800e122:	6a3b      	ldr	r3, [r7, #32]
 800e124:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e126:	69fb      	ldr	r3, [r7, #28]
 800e128:	f383 8810 	msr	PRIMASK, r3
}
 800e12c:	bf00      	nop
}
 800e12e:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 800e130:	e05b      	b.n	800e1ea <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 800e132:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e136:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 800e138:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e13a:	687a      	ldr	r2, [r7, #4]
 800e13c:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 800e13e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e140:	687a      	ldr	r2, [r7, #4]
 800e142:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e148:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e14e:	621a      	str	r2, [r3, #32]
 800e150:	e01f      	b.n	800e192 <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	2200      	movs	r2, #0
 800e156:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	2203      	movs	r2, #3
 800e15c:	631a      	str	r2, [r3, #48]	@ 0x30
 800e15e:	e018      	b.n	800e192 <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e164:	2b01      	cmp	r3, #1
 800e166:	d014      	beq.n	800e192 <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e16c:	2b02      	cmp	r3, #2
 800e16e:	d010      	beq.n	800e192 <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e174:	2b00      	cmp	r3, #0
 800e176:	d106      	bne.n	800e186 <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	2200      	movs	r2, #0
 800e17c:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	2200      	movs	r2, #0
 800e182:	631a      	str	r2, [r3, #48]	@ 0x30
 800e184:	e005      	b.n	800e192 <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	2200      	movs	r2, #0
 800e18a:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	2203      	movs	r2, #3
 800e190:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800e192:	4b1f      	ldr	r3, [pc, #124]	@ (800e210 <_tx_thread_system_resume+0x1fc>)
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e198:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e19a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e19c:	69bb      	ldr	r3, [r7, #24]
 800e19e:	f383 8810 	msr	PRIMASK, r3
}
 800e1a2:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800e1a4:	4b18      	ldr	r3, [pc, #96]	@ (800e208 <_tx_thread_system_resume+0x1f4>)
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e1aa:	429a      	cmp	r2, r3
 800e1ac:	d020      	beq.n	800e1f0 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800e1ae:	4b12      	ldr	r3, [pc, #72]	@ (800e1f8 <_tx_thread_system_resume+0x1e4>)
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 800e1b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d11a      	bne.n	800e1f0 <_tx_thread_system_resume+0x1dc>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800e1ba:	4b14      	ldr	r3, [pc, #80]	@ (800e20c <_tx_thread_system_resume+0x1f8>)
 800e1bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e1c0:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e1c2:	f3ef 8305 	mrs	r3, IPSR
 800e1c6:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800e1c8:	697b      	ldr	r3, [r7, #20]
    if (_tx_ipsr_get() == 0)
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d10f      	bne.n	800e1ee <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e1ce:	f3ef 8310 	mrs	r3, PRIMASK
 800e1d2:	613b      	str	r3, [r7, #16]
    return(posture);
 800e1d4:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 800e1d6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800e1d8:	b662      	cpsie	i
}
 800e1da:	bf00      	nop
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e1e0:	68bb      	ldr	r3, [r7, #8]
 800e1e2:	f383 8810 	msr	PRIMASK, r3
}
 800e1e6:	bf00      	nop
}
 800e1e8:	e001      	b.n	800e1ee <_tx_thread_system_resume+0x1da>
                                return;
 800e1ea:	bf00      	nop
 800e1ec:	e000      	b.n	800e1f0 <_tx_thread_system_resume+0x1dc>
 800e1ee:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 800e1f0:	3758      	adds	r7, #88	@ 0x58
 800e1f2:	46bd      	mov	sp, r7
 800e1f4:	bd80      	pop	{r7, pc}
 800e1f6:	bf00      	nop
 800e1f8:	20003588 	.word	0x20003588
 800e1fc:	20003508 	.word	0x20003508
 800e200:	20003500 	.word	0x20003500
 800e204:	20003504 	.word	0x20003504
 800e208:	200034f4 	.word	0x200034f4
 800e20c:	e000ed04 	.word	0xe000ed04
 800e210:	200034f0 	.word	0x200034f0

0800e214 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800e214:	b580      	push	{r7, lr}
 800e216:	b09e      	sub	sp, #120	@ 0x78
 800e218:	af00      	add	r7, sp, #0
 800e21a:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800e21c:	4b81      	ldr	r3, [pc, #516]	@ (800e424 <_tx_thread_system_suspend+0x210>)
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e222:	f3ef 8310 	mrs	r3, PRIMASK
 800e226:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 800e228:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 800e22a:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 800e22c:	b672      	cpsid	i
    return(int_posture);
 800e22e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800e230:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 800e232:	687a      	ldr	r2, [r7, #4]
 800e234:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e236:	429a      	cmp	r2, r3
 800e238:	d112      	bne.n	800e260 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e23e:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 800e240:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e242:	2b00      	cmp	r3, #0
 800e244:	d008      	beq.n	800e258 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 800e246:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e24c:	d004      	beq.n	800e258 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	334c      	adds	r3, #76	@ 0x4c
 800e252:	4618      	mov	r0, r3
 800e254:	f000 fa22 	bl	800e69c <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	69db      	ldr	r3, [r3, #28]
 800e25c:	4a72      	ldr	r2, [pc, #456]	@ (800e428 <_tx_thread_system_suspend+0x214>)
 800e25e:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800e260:	4b72      	ldr	r3, [pc, #456]	@ (800e42c <_tx_thread_system_suspend+0x218>)
 800e262:	681b      	ldr	r3, [r3, #0]
 800e264:	3b01      	subs	r3, #1
 800e266:	4a71      	ldr	r2, [pc, #452]	@ (800e42c <_tx_thread_system_suspend+0x218>)
 800e268:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e26e:	2b01      	cmp	r3, #1
 800e270:	f040 80a6 	bne.w	800e3c0 <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	2200      	movs	r2, #0
 800e278:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e27e:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	6a1b      	ldr	r3, [r3, #32]
 800e284:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 800e286:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	429a      	cmp	r2, r3
 800e28c:	d015      	beq.n	800e2ba <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e292:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 800e294:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e296:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e298:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 800e29a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e29c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e29e:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 800e2a0:	4a63      	ldr	r2, [pc, #396]	@ (800e430 <_tx_thread_system_suspend+0x21c>)
 800e2a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e2a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e2a8:	687a      	ldr	r2, [r7, #4]
 800e2aa:	429a      	cmp	r2, r3
 800e2ac:	d157      	bne.n	800e35e <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 800e2ae:	4960      	ldr	r1, [pc, #384]	@ (800e430 <_tx_thread_system_suspend+0x21c>)
 800e2b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e2b2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e2b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800e2b8:	e051      	b.n	800e35e <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 800e2ba:	4a5d      	ldr	r2, [pc, #372]	@ (800e430 <_tx_thread_system_suspend+0x21c>)
 800e2bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e2be:	2100      	movs	r1, #0
 800e2c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 800e2c4:	2201      	movs	r2, #1
 800e2c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e2c8:	fa02 f303 	lsl.w	r3, r2, r3
 800e2cc:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 800e2ce:	4b59      	ldr	r3, [pc, #356]	@ (800e434 <_tx_thread_system_suspend+0x220>)
 800e2d0:	681a      	ldr	r2, [r3, #0]
 800e2d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e2d4:	43db      	mvns	r3, r3
 800e2d6:	4013      	ands	r3, r2
 800e2d8:	4a56      	ldr	r2, [pc, #344]	@ (800e434 <_tx_thread_system_suspend+0x220>)
 800e2da:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 800e2dc:	2300      	movs	r3, #0
 800e2de:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 800e2e0:	4b54      	ldr	r3, [pc, #336]	@ (800e434 <_tx_thread_system_suspend+0x220>)
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 800e2e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d12b      	bne.n	800e344 <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800e2ec:	4b52      	ldr	r3, [pc, #328]	@ (800e438 <_tx_thread_system_suspend+0x224>)
 800e2ee:	2220      	movs	r2, #32
 800e2f0:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 800e2f2:	4b52      	ldr	r3, [pc, #328]	@ (800e43c <_tx_thread_system_suspend+0x228>)
 800e2f4:	2200      	movs	r2, #0
 800e2f6:	601a      	str	r2, [r3, #0]
 800e2f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e2fa:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e2fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e2fe:	f383 8810 	msr	PRIMASK, r3
}
 800e302:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800e304:	4b49      	ldr	r3, [pc, #292]	@ (800e42c <_tx_thread_system_suspend+0x218>)
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 800e30a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	f040 8081 	bne.w	800e414 <_tx_thread_system_suspend+0x200>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800e312:	4b4b      	ldr	r3, [pc, #300]	@ (800e440 <_tx_thread_system_suspend+0x22c>)
 800e314:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e318:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e31a:	f3ef 8305 	mrs	r3, IPSR
 800e31e:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 800e320:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (_tx_ipsr_get() == 0)
 800e322:	2b00      	cmp	r3, #0
 800e324:	d10c      	bne.n	800e340 <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e326:	f3ef 8310 	mrs	r3, PRIMASK
 800e32a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 800e32c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 800e32e:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 800e330:	b662      	cpsie	i
}
 800e332:	bf00      	nop
 800e334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e336:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e338:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e33a:	f383 8810 	msr	PRIMASK, r3
}
 800e33e:	bf00      	nop
}
 800e340:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 800e342:	e067      	b.n	800e414 <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 800e344:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e346:	fa93 f3a3 	rbit	r3, r3
 800e34a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e34c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e34e:	fab3 f383 	clz	r3, r3
 800e352:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 800e354:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e356:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e358:	4413      	add	r3, r2
 800e35a:	4a37      	ldr	r2, [pc, #220]	@ (800e438 <_tx_thread_system_suspend+0x224>)
 800e35c:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 800e35e:	4b37      	ldr	r3, [pc, #220]	@ (800e43c <_tx_thread_system_suspend+0x228>)
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	687a      	ldr	r2, [r7, #4]
 800e364:	429a      	cmp	r2, r3
 800e366:	d12b      	bne.n	800e3c0 <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800e368:	4b33      	ldr	r3, [pc, #204]	@ (800e438 <_tx_thread_system_suspend+0x224>)
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	4a30      	ldr	r2, [pc, #192]	@ (800e430 <_tx_thread_system_suspend+0x21c>)
 800e36e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e372:	4a32      	ldr	r2, [pc, #200]	@ (800e43c <_tx_thread_system_suspend+0x228>)
 800e374:	6013      	str	r3, [r2, #0]
 800e376:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e378:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e37a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e37c:	f383 8810 	msr	PRIMASK, r3
}
 800e380:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800e382:	4b2a      	ldr	r3, [pc, #168]	@ (800e42c <_tx_thread_system_suspend+0x218>)
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 800e388:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d144      	bne.n	800e418 <_tx_thread_system_suspend+0x204>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800e38e:	4b2c      	ldr	r3, [pc, #176]	@ (800e440 <_tx_thread_system_suspend+0x22c>)
 800e390:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e394:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e396:	f3ef 8305 	mrs	r3, IPSR
 800e39a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 800e39c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (_tx_ipsr_get() == 0)
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	d10c      	bne.n	800e3bc <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e3a2:	f3ef 8310 	mrs	r3, PRIMASK
 800e3a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800e3a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 800e3aa:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 800e3ac:	b662      	cpsie	i
}
 800e3ae:	bf00      	nop
 800e3b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3b2:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e3b4:	6a3b      	ldr	r3, [r7, #32]
 800e3b6:	f383 8810 	msr	PRIMASK, r3
}
 800e3ba:	bf00      	nop
}
 800e3bc:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 800e3be:	e02b      	b.n	800e418 <_tx_thread_system_suspend+0x204>
 800e3c0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e3c2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e3c4:	69fb      	ldr	r3, [r7, #28]
 800e3c6:	f383 8810 	msr	PRIMASK, r3
}
 800e3ca:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800e3cc:	4b1b      	ldr	r3, [pc, #108]	@ (800e43c <_tx_thread_system_suspend+0x228>)
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800e3d2:	429a      	cmp	r2, r3
 800e3d4:	d022      	beq.n	800e41c <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800e3d6:	4b15      	ldr	r3, [pc, #84]	@ (800e42c <_tx_thread_system_suspend+0x218>)
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 800e3dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d11c      	bne.n	800e41c <_tx_thread_system_suspend+0x208>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800e3e2:	4b17      	ldr	r3, [pc, #92]	@ (800e440 <_tx_thread_system_suspend+0x22c>)
 800e3e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e3e8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e3ea:	f3ef 8305 	mrs	r3, IPSR
 800e3ee:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800e3f0:	69bb      	ldr	r3, [r7, #24]
    if (_tx_ipsr_get() == 0)
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d10c      	bne.n	800e410 <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e3f6:	f3ef 8310 	mrs	r3, PRIMASK
 800e3fa:	617b      	str	r3, [r7, #20]
    return(posture);
 800e3fc:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 800e3fe:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800e400:	b662      	cpsie	i
}
 800e402:	bf00      	nop
 800e404:	693b      	ldr	r3, [r7, #16]
 800e406:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	f383 8810 	msr	PRIMASK, r3
}
 800e40e:	bf00      	nop
}
 800e410:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 800e412:	e003      	b.n	800e41c <_tx_thread_system_suspend+0x208>
                return;
 800e414:	bf00      	nop
 800e416:	e002      	b.n	800e41e <_tx_thread_system_suspend+0x20a>
            return;
 800e418:	bf00      	nop
 800e41a:	e000      	b.n	800e41e <_tx_thread_system_suspend+0x20a>
    return;
 800e41c:	bf00      	nop
}
 800e41e:	3778      	adds	r7, #120	@ 0x78
 800e420:	46bd      	mov	sp, r7
 800e422:	bd80      	pop	{r7, pc}
 800e424:	200034f0 	.word	0x200034f0
 800e428:	20003af4 	.word	0x20003af4
 800e42c:	20003588 	.word	0x20003588
 800e430:	20003508 	.word	0x20003508
 800e434:	20003500 	.word	0x20003500
 800e438:	20003504 	.word	0x20003504
 800e43c:	200034f4 	.word	0x200034f4
 800e440:	e000ed04 	.word	0xe000ed04

0800e444 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 800e444:	b480      	push	{r7}
 800e446:	b087      	sub	sp, #28
 800e448:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800e44a:	4b21      	ldr	r3, [pc, #132]	@ (800e4d0 <_tx_thread_time_slice+0x8c>)
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e450:	f3ef 8310 	mrs	r3, PRIMASK
 800e454:	60fb      	str	r3, [r7, #12]
    return(posture);
 800e456:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 800e458:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e45a:	b672      	cpsid	i
    return(int_posture);
 800e45c:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 800e45e:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800e460:	4b1c      	ldr	r3, [pc, #112]	@ (800e4d4 <_tx_thread_time_slice+0x90>)
 800e462:	2200      	movs	r2, #0
 800e464:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 800e466:	697b      	ldr	r3, [r7, #20]
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d024      	beq.n	800e4b6 <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 800e46c:	697b      	ldr	r3, [r7, #20]
 800e46e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e470:	2b00      	cmp	r3, #0
 800e472:	d120      	bne.n	800e4b6 <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800e474:	697b      	ldr	r3, [r7, #20]
 800e476:	69da      	ldr	r2, [r3, #28]
 800e478:	697b      	ldr	r3, [r7, #20]
 800e47a:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 800e47c:	697b      	ldr	r3, [r7, #20]
 800e47e:	699b      	ldr	r3, [r3, #24]
 800e480:	4a15      	ldr	r2, [pc, #84]	@ (800e4d8 <_tx_thread_time_slice+0x94>)
 800e482:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800e484:	697b      	ldr	r3, [r7, #20]
 800e486:	6a1b      	ldr	r3, [r3, #32]
 800e488:	697a      	ldr	r2, [r7, #20]
 800e48a:	429a      	cmp	r2, r3
 800e48c:	d013      	beq.n	800e4b6 <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 800e48e:	697b      	ldr	r3, [r7, #20]
 800e490:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e492:	697b      	ldr	r3, [r7, #20]
 800e494:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e496:	429a      	cmp	r2, r3
 800e498:	d10d      	bne.n	800e4b6 <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 800e49a:	697b      	ldr	r3, [r7, #20]
 800e49c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e49e:	697a      	ldr	r2, [r7, #20]
 800e4a0:	6a12      	ldr	r2, [r2, #32]
 800e4a2:	490e      	ldr	r1, [pc, #56]	@ (800e4dc <_tx_thread_time_slice+0x98>)
 800e4a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800e4a8:	4b0d      	ldr	r3, [pc, #52]	@ (800e4e0 <_tx_thread_time_slice+0x9c>)
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	4a0b      	ldr	r2, [pc, #44]	@ (800e4dc <_tx_thread_time_slice+0x98>)
 800e4ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4b2:	4a0c      	ldr	r2, [pc, #48]	@ (800e4e4 <_tx_thread_time_slice+0xa0>)
 800e4b4:	6013      	str	r3, [r2, #0]
 800e4b6:	693b      	ldr	r3, [r7, #16]
 800e4b8:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	f383 8810 	msr	PRIMASK, r3
}
 800e4c0:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 800e4c2:	bf00      	nop
 800e4c4:	371c      	adds	r7, #28
 800e4c6:	46bd      	mov	sp, r7
 800e4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4cc:	4770      	bx	lr
 800e4ce:	bf00      	nop
 800e4d0:	200034f0 	.word	0x200034f0
 800e4d4:	20003598 	.word	0x20003598
 800e4d8:	20003af4 	.word	0x20003af4
 800e4dc:	20003508 	.word	0x20003508
 800e4e0:	20003504 	.word	0x20003504
 800e4e4:	200034f4 	.word	0x200034f4

0800e4e8 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 800e4e8:	b580      	push	{r7, lr}
 800e4ea:	b08a      	sub	sp, #40	@ 0x28
 800e4ec:	af00      	add	r7, sp, #0
 800e4ee:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e4f4:	f3ef 8310 	mrs	r3, PRIMASK
 800e4f8:	617b      	str	r3, [r7, #20]
    return(posture);
 800e4fa:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800e4fc:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e4fe:	b672      	cpsid	i
    return(int_posture);
 800e500:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 800e502:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 800e504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e508:	2b04      	cmp	r3, #4
 800e50a:	d10e      	bne.n	800e52a <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 800e50c:	4b13      	ldr	r3, [pc, #76]	@ (800e55c <_tx_thread_timeout+0x74>)
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	3301      	adds	r3, #1
 800e512:	4a12      	ldr	r2, [pc, #72]	@ (800e55c <_tx_thread_timeout+0x74>)
 800e514:	6013      	str	r3, [r2, #0]
 800e516:	6a3b      	ldr	r3, [r7, #32]
 800e518:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	f383 8810 	msr	PRIMASK, r3
}
 800e520:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 800e522:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e524:	f7ff fd76 	bl	800e014 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 800e528:	e013      	b.n	800e552 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800e52a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e52c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e52e:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 800e530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e532:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800e536:	61bb      	str	r3, [r7, #24]
 800e538:	6a3b      	ldr	r3, [r7, #32]
 800e53a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e53c:	68bb      	ldr	r3, [r7, #8]
 800e53e:	f383 8810 	msr	PRIMASK, r3
}
 800e542:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 800e544:	69fb      	ldr	r3, [r7, #28]
 800e546:	2b00      	cmp	r3, #0
 800e548:	d003      	beq.n	800e552 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 800e54a:	69fb      	ldr	r3, [r7, #28]
 800e54c:	69b9      	ldr	r1, [r7, #24]
 800e54e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e550:	4798      	blx	r3
}
 800e552:	bf00      	nop
 800e554:	3728      	adds	r7, #40	@ 0x28
 800e556:	46bd      	mov	sp, r7
 800e558:	bd80      	pop	{r7, pc}
 800e55a:	bf00      	nop
 800e55c:	20003588 	.word	0x20003588

0800e560 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 800e560:	b580      	push	{r7, lr}
 800e562:	b084      	sub	sp, #16
 800e564:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e566:	f3ef 8310 	mrs	r3, PRIMASK
 800e56a:	607b      	str	r3, [r7, #4]
    return(posture);
 800e56c:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800e56e:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e570:	b672      	cpsid	i
    return(int_posture);
 800e572:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 800e574:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 800e576:	4b09      	ldr	r3, [pc, #36]	@ (800e59c <_tx_timer_expiration_process+0x3c>)
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	3301      	adds	r3, #1
 800e57c:	4a07      	ldr	r2, [pc, #28]	@ (800e59c <_tx_timer_expiration_process+0x3c>)
 800e57e:	6013      	str	r3, [r2, #0]
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e584:	68bb      	ldr	r3, [r7, #8]
 800e586:	f383 8810 	msr	PRIMASK, r3
}
 800e58a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 800e58c:	4804      	ldr	r0, [pc, #16]	@ (800e5a0 <_tx_timer_expiration_process+0x40>)
 800e58e:	f7ff fd41 	bl	800e014 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800e592:	bf00      	nop
 800e594:	3710      	adds	r7, #16
 800e596:	46bd      	mov	sp, r7
 800e598:	bd80      	pop	{r7, pc}
 800e59a:	bf00      	nop
 800e59c:	20003588 	.word	0x20003588
 800e5a0:	20003638 	.word	0x20003638

0800e5a4 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 800e5a4:	b590      	push	{r4, r7, lr}
 800e5a6:	b089      	sub	sp, #36	@ 0x24
 800e5a8:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 800e5aa:	4b28      	ldr	r3, [pc, #160]	@ (800e64c <_tx_timer_initialize+0xa8>)
 800e5ac:	2200      	movs	r2, #0
 800e5ae:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 800e5b0:	4b27      	ldr	r3, [pc, #156]	@ (800e650 <_tx_timer_initialize+0xac>)
 800e5b2:	2200      	movs	r2, #0
 800e5b4:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800e5b6:	4b27      	ldr	r3, [pc, #156]	@ (800e654 <_tx_timer_initialize+0xb0>)
 800e5b8:	2200      	movs	r2, #0
 800e5ba:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 800e5bc:	4b26      	ldr	r3, [pc, #152]	@ (800e658 <_tx_timer_initialize+0xb4>)
 800e5be:	2200      	movs	r2, #0
 800e5c0:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 800e5c2:	4b26      	ldr	r3, [pc, #152]	@ (800e65c <_tx_timer_initialize+0xb8>)
 800e5c4:	2200      	movs	r2, #0
 800e5c6:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 800e5c8:	2280      	movs	r2, #128	@ 0x80
 800e5ca:	2100      	movs	r1, #0
 800e5cc:	4824      	ldr	r0, [pc, #144]	@ (800e660 <_tx_timer_initialize+0xbc>)
 800e5ce:	f005 fb89 	bl	8013ce4 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 800e5d2:	4b24      	ldr	r3, [pc, #144]	@ (800e664 <_tx_timer_initialize+0xc0>)
 800e5d4:	4a22      	ldr	r2, [pc, #136]	@ (800e660 <_tx_timer_initialize+0xbc>)
 800e5d6:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 800e5d8:	4b23      	ldr	r3, [pc, #140]	@ (800e668 <_tx_timer_initialize+0xc4>)
 800e5da:	4a21      	ldr	r2, [pc, #132]	@ (800e660 <_tx_timer_initialize+0xbc>)
 800e5dc:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 800e5de:	4b23      	ldr	r3, [pc, #140]	@ (800e66c <_tx_timer_initialize+0xc8>)
 800e5e0:	4a23      	ldr	r2, [pc, #140]	@ (800e670 <_tx_timer_initialize+0xcc>)
 800e5e2:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 800e5e4:	4b21      	ldr	r3, [pc, #132]	@ (800e66c <_tx_timer_initialize+0xc8>)
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	3304      	adds	r3, #4
 800e5ea:	4a20      	ldr	r2, [pc, #128]	@ (800e66c <_tx_timer_initialize+0xc8>)
 800e5ec:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 800e5ee:	4b21      	ldr	r3, [pc, #132]	@ (800e674 <_tx_timer_initialize+0xd0>)
 800e5f0:	4a21      	ldr	r2, [pc, #132]	@ (800e678 <_tx_timer_initialize+0xd4>)
 800e5f2:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 800e5f4:	4b21      	ldr	r3, [pc, #132]	@ (800e67c <_tx_timer_initialize+0xd8>)
 800e5f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800e5fa:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 800e5fc:	4b20      	ldr	r3, [pc, #128]	@ (800e680 <_tx_timer_initialize+0xdc>)
 800e5fe:	2200      	movs	r2, #0
 800e600:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 800e602:	4b1c      	ldr	r3, [pc, #112]	@ (800e674 <_tx_timer_initialize+0xd0>)
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	4a1d      	ldr	r2, [pc, #116]	@ (800e67c <_tx_timer_initialize+0xd8>)
 800e608:	6812      	ldr	r2, [r2, #0]
 800e60a:	491d      	ldr	r1, [pc, #116]	@ (800e680 <_tx_timer_initialize+0xdc>)
 800e60c:	6809      	ldr	r1, [r1, #0]
 800e60e:	481c      	ldr	r0, [pc, #112]	@ (800e680 <_tx_timer_initialize+0xdc>)
 800e610:	6800      	ldr	r0, [r0, #0]
 800e612:	2400      	movs	r4, #0
 800e614:	9405      	str	r4, [sp, #20]
 800e616:	2400      	movs	r4, #0
 800e618:	9404      	str	r4, [sp, #16]
 800e61a:	9003      	str	r0, [sp, #12]
 800e61c:	9102      	str	r1, [sp, #8]
 800e61e:	9201      	str	r2, [sp, #4]
 800e620:	9300      	str	r3, [sp, #0]
 800e622:	4b18      	ldr	r3, [pc, #96]	@ (800e684 <_tx_timer_initialize+0xe0>)
 800e624:	4a18      	ldr	r2, [pc, #96]	@ (800e688 <_tx_timer_initialize+0xe4>)
 800e626:	4919      	ldr	r1, [pc, #100]	@ (800e68c <_tx_timer_initialize+0xe8>)
 800e628:	4819      	ldr	r0, [pc, #100]	@ (800e690 <_tx_timer_initialize+0xec>)
 800e62a:	f7ff fa45 	bl	800dab8 <_tx_thread_create>
 800e62e:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	2b00      	cmp	r3, #0
 800e634:	d1e5      	bne.n	800e602 <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 800e636:	4b17      	ldr	r3, [pc, #92]	@ (800e694 <_tx_timer_initialize+0xf0>)
 800e638:	2200      	movs	r2, #0
 800e63a:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 800e63c:	4b16      	ldr	r3, [pc, #88]	@ (800e698 <_tx_timer_initialize+0xf4>)
 800e63e:	2200      	movs	r2, #0
 800e640:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 800e642:	bf00      	nop
 800e644:	370c      	adds	r7, #12
 800e646:	46bd      	mov	sp, r7
 800e648:	bd90      	pop	{r4, r7, pc}
 800e64a:	bf00      	nop
 800e64c:	20003594 	.word	0x20003594
 800e650:	20003af4 	.word	0x20003af4
 800e654:	20003598 	.word	0x20003598
 800e658:	20003628 	.word	0x20003628
 800e65c:	20003634 	.word	0x20003634
 800e660:	2000359c 	.word	0x2000359c
 800e664:	2000361c 	.word	0x2000361c
 800e668:	20003624 	.word	0x20003624
 800e66c:	20003620 	.word	0x20003620
 800e670:	20003618 	.word	0x20003618
 800e674:	200036e8 	.word	0x200036e8
 800e678:	200036f4 	.word	0x200036f4
 800e67c:	200036ec 	.word	0x200036ec
 800e680:	200036f0 	.word	0x200036f0
 800e684:	4154494d 	.word	0x4154494d
 800e688:	0800e7d1 	.word	0x0800e7d1
 800e68c:	08013d7c 	.word	0x08013d7c
 800e690:	20003638 	.word	0x20003638
 800e694:	2000362c 	.word	0x2000362c
 800e698:	20003630 	.word	0x20003630

0800e69c <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 800e69c:	b480      	push	{r7}
 800e69e:	b089      	sub	sp, #36	@ 0x24
 800e6a0:	af00      	add	r7, sp, #0
 800e6a2:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 800e6aa:	697b      	ldr	r3, [r7, #20]
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d04a      	beq.n	800e746 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 800e6b0:	697b      	ldr	r3, [r7, #20]
 800e6b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6b6:	d046      	beq.n	800e746 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	699b      	ldr	r3, [r3, #24]
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	d142      	bne.n	800e746 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 800e6c0:	697b      	ldr	r3, [r7, #20]
 800e6c2:	2b20      	cmp	r3, #32
 800e6c4:	d902      	bls.n	800e6cc <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 800e6c6:	231f      	movs	r3, #31
 800e6c8:	61bb      	str	r3, [r7, #24]
 800e6ca:	e002      	b.n	800e6d2 <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 800e6cc:	697b      	ldr	r3, [r7, #20]
 800e6ce:	3b01      	subs	r3, #1
 800e6d0:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 800e6d2:	4b20      	ldr	r3, [pc, #128]	@ (800e754 <_tx_timer_system_activate+0xb8>)
 800e6d4:	681a      	ldr	r2, [r3, #0]
 800e6d6:	69bb      	ldr	r3, [r7, #24]
 800e6d8:	009b      	lsls	r3, r3, #2
 800e6da:	4413      	add	r3, r2
 800e6dc:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800e6de:	4b1e      	ldr	r3, [pc, #120]	@ (800e758 <_tx_timer_system_activate+0xbc>)
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	69fa      	ldr	r2, [r7, #28]
 800e6e4:	429a      	cmp	r2, r3
 800e6e6:	d30b      	bcc.n	800e700 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 800e6e8:	4b1b      	ldr	r3, [pc, #108]	@ (800e758 <_tx_timer_system_activate+0xbc>)
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	69fa      	ldr	r2, [r7, #28]
 800e6ee:	1ad3      	subs	r3, r2, r3
 800e6f0:	109b      	asrs	r3, r3, #2
 800e6f2:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 800e6f4:	4b19      	ldr	r3, [pc, #100]	@ (800e75c <_tx_timer_system_activate+0xc0>)
 800e6f6:	681a      	ldr	r2, [r3, #0]
 800e6f8:	693b      	ldr	r3, [r7, #16]
 800e6fa:	009b      	lsls	r3, r3, #2
 800e6fc:	4413      	add	r3, r2
 800e6fe:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 800e700:	69fb      	ldr	r3, [r7, #28]
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	2b00      	cmp	r3, #0
 800e706:	d109      	bne.n	800e71c <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	687a      	ldr	r2, [r7, #4]
 800e70c:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	687a      	ldr	r2, [r7, #4]
 800e712:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 800e714:	69fb      	ldr	r3, [r7, #28]
 800e716:	687a      	ldr	r2, [r7, #4]
 800e718:	601a      	str	r2, [r3, #0]
 800e71a:	e011      	b.n	800e740 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 800e71c:	69fb      	ldr	r3, [r7, #28]
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	695b      	ldr	r3, [r3, #20]
 800e726:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 800e728:	68bb      	ldr	r3, [r7, #8]
 800e72a:	687a      	ldr	r2, [r7, #4]
 800e72c:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	687a      	ldr	r2, [r7, #4]
 800e732:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	68fa      	ldr	r2, [r7, #12]
 800e738:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	68ba      	ldr	r2, [r7, #8]
 800e73e:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	69fa      	ldr	r2, [r7, #28]
 800e744:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 800e746:	bf00      	nop
 800e748:	3724      	adds	r7, #36	@ 0x24
 800e74a:	46bd      	mov	sp, r7
 800e74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e750:	4770      	bx	lr
 800e752:	bf00      	nop
 800e754:	20003624 	.word	0x20003624
 800e758:	20003620 	.word	0x20003620
 800e75c:	2000361c 	.word	0x2000361c

0800e760 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 800e760:	b480      	push	{r7}
 800e762:	b087      	sub	sp, #28
 800e764:	af00      	add	r7, sp, #0
 800e766:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	699b      	ldr	r3, [r3, #24]
 800e76c:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 800e76e:	697b      	ldr	r3, [r7, #20]
 800e770:	2b00      	cmp	r3, #0
 800e772:	d026      	beq.n	800e7c2 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	691b      	ldr	r3, [r3, #16]
 800e778:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 800e77a:	687a      	ldr	r2, [r7, #4]
 800e77c:	693b      	ldr	r3, [r7, #16]
 800e77e:	429a      	cmp	r2, r3
 800e780:	d108      	bne.n	800e794 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800e782:	697b      	ldr	r3, [r7, #20]
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	687a      	ldr	r2, [r7, #4]
 800e788:	429a      	cmp	r2, r3
 800e78a:	d117      	bne.n	800e7bc <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 800e78c:	697b      	ldr	r3, [r7, #20]
 800e78e:	2200      	movs	r2, #0
 800e790:	601a      	str	r2, [r3, #0]
 800e792:	e013      	b.n	800e7bc <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	695b      	ldr	r3, [r3, #20]
 800e798:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800e79a:	693b      	ldr	r3, [r7, #16]
 800e79c:	68fa      	ldr	r2, [r7, #12]
 800e79e:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	693a      	ldr	r2, [r7, #16]
 800e7a4:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800e7a6:	697b      	ldr	r3, [r7, #20]
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	687a      	ldr	r2, [r7, #4]
 800e7ac:	429a      	cmp	r2, r3
 800e7ae:	d105      	bne.n	800e7bc <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 800e7b0:	693b      	ldr	r3, [r7, #16]
 800e7b2:	697a      	ldr	r2, [r7, #20]
 800e7b4:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 800e7b6:	697b      	ldr	r3, [r7, #20]
 800e7b8:	693a      	ldr	r2, [r7, #16]
 800e7ba:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	2200      	movs	r2, #0
 800e7c0:	619a      	str	r2, [r3, #24]
    }
}
 800e7c2:	bf00      	nop
 800e7c4:	371c      	adds	r7, #28
 800e7c6:	46bd      	mov	sp, r7
 800e7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7cc:	4770      	bx	lr
	...

0800e7d0 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 800e7d0:	b580      	push	{r7, lr}
 800e7d2:	b098      	sub	sp, #96	@ 0x60
 800e7d4:	af00      	add	r7, sp, #0
 800e7d6:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 800e7d8:	2300      	movs	r3, #0
 800e7da:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	4a73      	ldr	r2, [pc, #460]	@ (800e9ac <_tx_timer_thread_entry+0x1dc>)
 800e7e0:	4293      	cmp	r3, r2
 800e7e2:	f040 80de 	bne.w	800e9a2 <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e7e6:	f3ef 8310 	mrs	r3, PRIMASK
 800e7ea:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800e7ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800e7ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800e7f0:	b672      	cpsid	i
    return(int_posture);
 800e7f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 800e7f4:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 800e7f6:	4b6e      	ldr	r3, [pc, #440]	@ (800e9b0 <_tx_timer_thread_entry+0x1e0>)
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	2b00      	cmp	r3, #0
 800e802:	d003      	beq.n	800e80c <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 800e804:	68fb      	ldr	r3, [r7, #12]
 800e806:	f107 020c 	add.w	r2, r7, #12
 800e80a:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 800e80c:	4b68      	ldr	r3, [pc, #416]	@ (800e9b0 <_tx_timer_thread_entry+0x1e0>)
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	2200      	movs	r2, #0
 800e812:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 800e814:	4b66      	ldr	r3, [pc, #408]	@ (800e9b0 <_tx_timer_thread_entry+0x1e0>)
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	3304      	adds	r3, #4
 800e81a:	4a65      	ldr	r2, [pc, #404]	@ (800e9b0 <_tx_timer_thread_entry+0x1e0>)
 800e81c:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 800e81e:	4b64      	ldr	r3, [pc, #400]	@ (800e9b0 <_tx_timer_thread_entry+0x1e0>)
 800e820:	681a      	ldr	r2, [r3, #0]
 800e822:	4b64      	ldr	r3, [pc, #400]	@ (800e9b4 <_tx_timer_thread_entry+0x1e4>)
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	429a      	cmp	r2, r3
 800e828:	d103      	bne.n	800e832 <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 800e82a:	4b63      	ldr	r3, [pc, #396]	@ (800e9b8 <_tx_timer_thread_entry+0x1e8>)
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	4a60      	ldr	r2, [pc, #384]	@ (800e9b0 <_tx_timer_thread_entry+0x1e0>)
 800e830:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 800e832:	4b62      	ldr	r3, [pc, #392]	@ (800e9bc <_tx_timer_thread_entry+0x1ec>)
 800e834:	2200      	movs	r2, #0
 800e836:	601a      	str	r2, [r3, #0]
 800e838:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e83a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e83c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e83e:	f383 8810 	msr	PRIMASK, r3
}
 800e842:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e844:	f3ef 8310 	mrs	r3, PRIMASK
 800e848:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800e84a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800e84c:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800e84e:	b672      	cpsid	i
    return(int_posture);
 800e850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800e852:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 800e854:	e07f      	b.n	800e956 <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	691b      	ldr	r3, [r3, #16]
 800e85e:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 800e860:	2300      	movs	r3, #0
 800e862:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 800e864:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e866:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e868:	429a      	cmp	r2, r3
 800e86a:	d102      	bne.n	800e872 <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 800e86c:	2300      	movs	r3, #0
 800e86e:	60fb      	str	r3, [r7, #12]
 800e870:	e00e      	b.n	800e890 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 800e872:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e874:	695b      	ldr	r3, [r3, #20]
 800e876:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800e878:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e87a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e87c:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 800e87e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e880:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e882:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 800e884:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e886:	f107 020c 	add.w	r2, r7, #12
 800e88a:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 800e88c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e88e:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800e890:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	2b20      	cmp	r3, #32
 800e896:	d911      	bls.n	800e8bc <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 800e898:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 800e8a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e8a2:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 800e8a4:	2300      	movs	r3, #0
 800e8a6:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800e8a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e8aa:	f107 0208 	add.w	r2, r7, #8
 800e8ae:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 800e8b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e8b2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e8b4:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 800e8b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e8b8:	60bb      	str	r3, [r7, #8]
 800e8ba:	e01a      	b.n	800e8f2 <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 800e8bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e8be:	689b      	ldr	r3, [r3, #8]
 800e8c0:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 800e8c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e8c4:	68db      	ldr	r3, [r3, #12]
 800e8c6:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 800e8c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e8ca:	685a      	ldr	r2, [r3, #4]
 800e8cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e8ce:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 800e8d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d009      	beq.n	800e8ec <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800e8d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e8da:	f107 0208 	add.w	r2, r7, #8
 800e8de:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 800e8e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e8e2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e8e4:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 800e8e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e8e8:	60bb      	str	r3, [r7, #8]
 800e8ea:	e002      	b.n	800e8f2 <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 800e8ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e8ee:	2200      	movs	r2, #0
 800e8f0:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 800e8f2:	4a33      	ldr	r2, [pc, #204]	@ (800e9c0 <_tx_timer_thread_entry+0x1f0>)
 800e8f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e8f6:	6013      	str	r3, [r2, #0]
 800e8f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e8fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e8fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8fe:	f383 8810 	msr	PRIMASK, r3
}
 800e902:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 800e904:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e906:	2b00      	cmp	r3, #0
 800e908:	d002      	beq.n	800e910 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 800e90a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e90c:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800e90e:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e910:	f3ef 8310 	mrs	r3, PRIMASK
 800e914:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800e916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800e918:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800e91a:	b672      	cpsid	i
    return(int_posture);
 800e91c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 800e91e:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 800e920:	4b27      	ldr	r3, [pc, #156]	@ (800e9c0 <_tx_timer_thread_entry+0x1f0>)
 800e922:	2200      	movs	r2, #0
 800e924:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 800e926:	68bb      	ldr	r3, [r7, #8]
 800e928:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e92a:	429a      	cmp	r2, r3
 800e92c:	d105      	bne.n	800e93a <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 800e92e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e930:	2200      	movs	r2, #0
 800e932:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 800e934:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800e936:	f7ff feb1 	bl	800e69c <_tx_timer_system_activate>
 800e93a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e93c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e93e:	69bb      	ldr	r3, [r7, #24]
 800e940:	f383 8810 	msr	PRIMASK, r3
}
 800e944:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e946:	f3ef 8310 	mrs	r3, PRIMASK
 800e94a:	623b      	str	r3, [r7, #32]
    return(posture);
 800e94c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800e94e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e950:	b672      	cpsid	i
    return(int_posture);
 800e952:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 800e954:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 800e956:	68fb      	ldr	r3, [r7, #12]
 800e958:	2b00      	cmp	r3, #0
 800e95a:	f47f af7c 	bne.w	800e856 <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 800e95e:	4b17      	ldr	r3, [pc, #92]	@ (800e9bc <_tx_timer_thread_entry+0x1ec>)
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	2b00      	cmp	r3, #0
 800e964:	d116      	bne.n	800e994 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 800e966:	4b17      	ldr	r3, [pc, #92]	@ (800e9c4 <_tx_timer_thread_entry+0x1f4>)
 800e968:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800e96a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e96c:	2203      	movs	r2, #3
 800e96e:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800e970:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e972:	2201      	movs	r2, #1
 800e974:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 800e976:	4b14      	ldr	r3, [pc, #80]	@ (800e9c8 <_tx_timer_thread_entry+0x1f8>)
 800e978:	681b      	ldr	r3, [r3, #0]
 800e97a:	3301      	adds	r3, #1
 800e97c:	4a12      	ldr	r2, [pc, #72]	@ (800e9c8 <_tx_timer_thread_entry+0x1f8>)
 800e97e:	6013      	str	r3, [r2, #0]
 800e980:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e982:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e984:	697b      	ldr	r3, [r7, #20]
 800e986:	f383 8810 	msr	PRIMASK, r3
}
 800e98a:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800e98c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800e98e:	f7ff fc41 	bl	800e214 <_tx_thread_system_suspend>
 800e992:	e728      	b.n	800e7e6 <_tx_timer_thread_entry+0x16>
 800e994:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e996:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e998:	693b      	ldr	r3, [r7, #16]
 800e99a:	f383 8810 	msr	PRIMASK, r3
}
 800e99e:	bf00      	nop
            TX_DISABLE
 800e9a0:	e721      	b.n	800e7e6 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 800e9a2:	bf00      	nop
 800e9a4:	3760      	adds	r7, #96	@ 0x60
 800e9a6:	46bd      	mov	sp, r7
 800e9a8:	bd80      	pop	{r7, pc}
 800e9aa:	bf00      	nop
 800e9ac:	4154494d 	.word	0x4154494d
 800e9b0:	20003624 	.word	0x20003624
 800e9b4:	20003620 	.word	0x20003620
 800e9b8:	2000361c 	.word	0x2000361c
 800e9bc:	20003628 	.word	0x20003628
 800e9c0:	20003634 	.word	0x20003634
 800e9c4:	20003638 	.word	0x20003638
 800e9c8:	20003588 	.word	0x20003588

0800e9cc <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 800e9cc:	b580      	push	{r7, lr}
 800e9ce:	b08a      	sub	sp, #40	@ 0x28
 800e9d0:	af00      	add	r7, sp, #0
 800e9d2:	60f8      	str	r0, [r7, #12]
 800e9d4:	60b9      	str	r1, [r7, #8]
 800e9d6:	607a      	str	r2, [r7, #4]
 800e9d8:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800e9da:	2300      	movs	r3, #0
 800e9dc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800e9de:	68fb      	ldr	r3, [r7, #12]
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d102      	bne.n	800e9ea <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800e9e4:	2302      	movs	r3, #2
 800e9e6:	627b      	str	r3, [r7, #36]	@ 0x24
 800e9e8:	e029      	b.n	800ea3e <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 800e9ea:	68fb      	ldr	r3, [r7, #12]
 800e9ec:	681b      	ldr	r3, [r3, #0]
 800e9ee:	4a2d      	ldr	r2, [pc, #180]	@ (800eaa4 <_txe_byte_allocate+0xd8>)
 800e9f0:	4293      	cmp	r3, r2
 800e9f2:	d002      	beq.n	800e9fa <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800e9f4:	2302      	movs	r3, #2
 800e9f6:	627b      	str	r3, [r7, #36]	@ 0x24
 800e9f8:	e021      	b.n	800ea3e <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 800e9fa:	68bb      	ldr	r3, [r7, #8]
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d102      	bne.n	800ea06 <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800ea00:	2303      	movs	r3, #3
 800ea02:	627b      	str	r3, [r7, #36]	@ 0x24
 800ea04:	e01b      	b.n	800ea3e <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d102      	bne.n	800ea12 <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800ea0c:	2305      	movs	r3, #5
 800ea0e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ea10:	e015      	b.n	800ea3e <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 800ea12:	68fb      	ldr	r3, [r7, #12]
 800ea14:	69db      	ldr	r3, [r3, #28]
 800ea16:	687a      	ldr	r2, [r7, #4]
 800ea18:	429a      	cmp	r2, r3
 800ea1a:	d902      	bls.n	800ea22 <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800ea1c:	2305      	movs	r3, #5
 800ea1e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ea20:	e00d      	b.n	800ea3e <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800ea22:	683b      	ldr	r3, [r7, #0]
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d00a      	beq.n	800ea3e <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ea28:	f3ef 8305 	mrs	r3, IPSR
 800ea2c:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800ea2e:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800ea30:	4b1d      	ldr	r3, [pc, #116]	@ (800eaa8 <_txe_byte_allocate+0xdc>)
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	4313      	orrs	r3, r2
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d001      	beq.n	800ea3e <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800ea3a:	2304      	movs	r3, #4
 800ea3c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 800ea3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d108      	bne.n	800ea56 <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800ea44:	4b19      	ldr	r3, [pc, #100]	@ (800eaac <_txe_byte_allocate+0xe0>)
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800ea4a:	6a3b      	ldr	r3, [r7, #32]
 800ea4c:	4a18      	ldr	r2, [pc, #96]	@ (800eab0 <_txe_byte_allocate+0xe4>)
 800ea4e:	4293      	cmp	r3, r2
 800ea50:	d101      	bne.n	800ea56 <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800ea52:	2313      	movs	r3, #19
 800ea54:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 800ea56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d114      	bne.n	800ea86 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ea5c:	f3ef 8305 	mrs	r3, IPSR
 800ea60:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800ea62:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800ea64:	4b10      	ldr	r3, [pc, #64]	@ (800eaa8 <_txe_byte_allocate+0xdc>)
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	4313      	orrs	r3, r2
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d00b      	beq.n	800ea86 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ea6e:	f3ef 8305 	mrs	r3, IPSR
 800ea72:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800ea74:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800ea76:	4b0c      	ldr	r3, [pc, #48]	@ (800eaa8 <_txe_byte_allocate+0xdc>)
 800ea78:	681b      	ldr	r3, [r3, #0]
 800ea7a:	4313      	orrs	r3, r2
 800ea7c:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800ea80:	d201      	bcs.n	800ea86 <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800ea82:	2313      	movs	r3, #19
 800ea84:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800ea86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d106      	bne.n	800ea9a <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 800ea8c:	683b      	ldr	r3, [r7, #0]
 800ea8e:	687a      	ldr	r2, [r7, #4]
 800ea90:	68b9      	ldr	r1, [r7, #8]
 800ea92:	68f8      	ldr	r0, [r7, #12]
 800ea94:	f7fd fc12 	bl	800c2bc <_tx_byte_allocate>
 800ea98:	6278      	str	r0, [r7, #36]	@ 0x24
    }

    /* Return completion status.  */
    return(status);
 800ea9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ea9c:	4618      	mov	r0, r3
 800ea9e:	3728      	adds	r7, #40	@ 0x28
 800eaa0:	46bd      	mov	sp, r7
 800eaa2:	bd80      	pop	{r7, pc}
 800eaa4:	42595445 	.word	0x42595445
 800eaa8:	2000000c 	.word	0x2000000c
 800eaac:	200034f0 	.word	0x200034f0
 800eab0:	20003638 	.word	0x20003638

0800eab4 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 800eab4:	b580      	push	{r7, lr}
 800eab6:	b092      	sub	sp, #72	@ 0x48
 800eab8:	af00      	add	r7, sp, #0
 800eaba:	60f8      	str	r0, [r7, #12]
 800eabc:	60b9      	str	r1, [r7, #8]
 800eabe:	607a      	str	r2, [r7, #4]
 800eac0:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800eac2:	2300      	movs	r3, #0
 800eac4:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	d102      	bne.n	800ead2 <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800eacc:	2302      	movs	r3, #2
 800eace:	647b      	str	r3, [r7, #68]	@ 0x44
 800ead0:	e075      	b.n	800ebbe <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 800ead2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ead4:	2b34      	cmp	r3, #52	@ 0x34
 800ead6:	d002      	beq.n	800eade <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800ead8:	2302      	movs	r3, #2
 800eada:	647b      	str	r3, [r7, #68]	@ 0x44
 800eadc:	e06f      	b.n	800ebbe <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800eade:	f3ef 8310 	mrs	r3, PRIMASK
 800eae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800eae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800eae6:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800eae8:	b672      	cpsid	i
    return(int_posture);
 800eaea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800eaec:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800eaee:	4b3b      	ldr	r3, [pc, #236]	@ (800ebdc <_txe_byte_pool_create+0x128>)
 800eaf0:	681b      	ldr	r3, [r3, #0]
 800eaf2:	3301      	adds	r3, #1
 800eaf4:	4a39      	ldr	r2, [pc, #228]	@ (800ebdc <_txe_byte_pool_create+0x128>)
 800eaf6:	6013      	str	r3, [r2, #0]
 800eaf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eafa:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800eafc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eafe:	f383 8810 	msr	PRIMASK, r3
}
 800eb02:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 800eb04:	4b36      	ldr	r3, [pc, #216]	@ (800ebe0 <_txe_byte_pool_create+0x12c>)
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800eb0a:	2300      	movs	r3, #0
 800eb0c:	643b      	str	r3, [r7, #64]	@ 0x40
 800eb0e:	e009      	b.n	800eb24 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 800eb10:	68fa      	ldr	r2, [r7, #12]
 800eb12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb14:	429a      	cmp	r2, r3
 800eb16:	d00b      	beq.n	800eb30 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 800eb18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800eb1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800eb20:	3301      	adds	r3, #1
 800eb22:	643b      	str	r3, [r7, #64]	@ 0x40
 800eb24:	4b2f      	ldr	r3, [pc, #188]	@ (800ebe4 <_txe_byte_pool_create+0x130>)
 800eb26:	681b      	ldr	r3, [r3, #0]
 800eb28:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800eb2a:	429a      	cmp	r2, r3
 800eb2c:	d3f0      	bcc.n	800eb10 <_txe_byte_pool_create+0x5c>
 800eb2e:	e000      	b.n	800eb32 <_txe_byte_pool_create+0x7e>
                break;
 800eb30:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800eb32:	f3ef 8310 	mrs	r3, PRIMASK
 800eb36:	623b      	str	r3, [r7, #32]
    return(posture);
 800eb38:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800eb3a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800eb3c:	b672      	cpsid	i
    return(int_posture);
 800eb3e:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800eb40:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800eb42:	4b26      	ldr	r3, [pc, #152]	@ (800ebdc <_txe_byte_pool_create+0x128>)
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	3b01      	subs	r3, #1
 800eb48:	4a24      	ldr	r2, [pc, #144]	@ (800ebdc <_txe_byte_pool_create+0x128>)
 800eb4a:	6013      	str	r3, [r2, #0]
 800eb4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb4e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800eb50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb52:	f383 8810 	msr	PRIMASK, r3
}
 800eb56:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800eb58:	f7ff fa22 	bl	800dfa0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 800eb5c:	68fa      	ldr	r2, [r7, #12]
 800eb5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb60:	429a      	cmp	r2, r3
 800eb62:	d102      	bne.n	800eb6a <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 800eb64:	2302      	movs	r3, #2
 800eb66:	647b      	str	r3, [r7, #68]	@ 0x44
 800eb68:	e029      	b.n	800ebbe <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d102      	bne.n	800eb76 <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 800eb70:	2303      	movs	r3, #3
 800eb72:	647b      	str	r3, [r7, #68]	@ 0x44
 800eb74:	e023      	b.n	800ebbe <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 800eb76:	683b      	ldr	r3, [r7, #0]
 800eb78:	2b63      	cmp	r3, #99	@ 0x63
 800eb7a:	d802      	bhi.n	800eb82 <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 800eb7c:	2305      	movs	r3, #5
 800eb7e:	647b      	str	r3, [r7, #68]	@ 0x44
 800eb80:	e01d      	b.n	800ebbe <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800eb82:	4b19      	ldr	r3, [pc, #100]	@ (800ebe8 <_txe_byte_pool_create+0x134>)
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800eb88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb8a:	4a18      	ldr	r2, [pc, #96]	@ (800ebec <_txe_byte_pool_create+0x138>)
 800eb8c:	4293      	cmp	r3, r2
 800eb8e:	d101      	bne.n	800eb94 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800eb90:	2313      	movs	r3, #19
 800eb92:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800eb94:	f3ef 8305 	mrs	r3, IPSR
 800eb98:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800eb9a:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800eb9c:	4b14      	ldr	r3, [pc, #80]	@ (800ebf0 <_txe_byte_pool_create+0x13c>)
 800eb9e:	681b      	ldr	r3, [r3, #0]
 800eba0:	4313      	orrs	r3, r2
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d00b      	beq.n	800ebbe <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800eba6:	f3ef 8305 	mrs	r3, IPSR
 800ebaa:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800ebac:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800ebae:	4b10      	ldr	r3, [pc, #64]	@ (800ebf0 <_txe_byte_pool_create+0x13c>)
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	4313      	orrs	r3, r2
 800ebb4:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800ebb8:	d201      	bcs.n	800ebbe <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800ebba:	2313      	movs	r3, #19
 800ebbc:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800ebbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d106      	bne.n	800ebd2 <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 800ebc4:	683b      	ldr	r3, [r7, #0]
 800ebc6:	687a      	ldr	r2, [r7, #4]
 800ebc8:	68b9      	ldr	r1, [r7, #8]
 800ebca:	68f8      	ldr	r0, [r7, #12]
 800ebcc:	f7fd fcb8 	bl	800c540 <_tx_byte_pool_create>
 800ebd0:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800ebd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800ebd4:	4618      	mov	r0, r3
 800ebd6:	3748      	adds	r7, #72	@ 0x48
 800ebd8:	46bd      	mov	sp, r7
 800ebda:	bd80      	pop	{r7, pc}
 800ebdc:	20003588 	.word	0x20003588
 800ebe0:	200034e0 	.word	0x200034e0
 800ebe4:	200034e4 	.word	0x200034e4
 800ebe8:	200034f0 	.word	0x200034f0
 800ebec:	20003638 	.word	0x20003638
 800ebf0:	2000000c 	.word	0x2000000c

0800ebf4 <_txe_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit, UINT mutex_control_block_size)
{
 800ebf4:	b580      	push	{r7, lr}
 800ebf6:	b092      	sub	sp, #72	@ 0x48
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	60f8      	str	r0, [r7, #12]
 800ebfc:	60b9      	str	r1, [r7, #8]
 800ebfe:	607a      	str	r2, [r7, #4]
 800ec00:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800ec02:	2300      	movs	r3, #0
 800ec04:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d102      	bne.n	800ec12 <_txe_mutex_create+0x1e>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800ec0c:	231c      	movs	r3, #28
 800ec0e:	647b      	str	r3, [r7, #68]	@ 0x44
 800ec10:	e053      	b.n	800ecba <_txe_mutex_create+0xc6>
    }

    /* Now check to make sure the control block is the correct size.  */
    else if (mutex_control_block_size != (sizeof(TX_MUTEX)))
 800ec12:	683b      	ldr	r3, [r7, #0]
 800ec14:	2b34      	cmp	r3, #52	@ 0x34
 800ec16:	d002      	beq.n	800ec1e <_txe_mutex_create+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800ec18:	231c      	movs	r3, #28
 800ec1a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ec1c:	e04d      	b.n	800ecba <_txe_mutex_create+0xc6>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ec1e:	f3ef 8310 	mrs	r3, PRIMASK
 800ec22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800ec24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800ec26:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800ec28:	b672      	cpsid	i
    return(int_posture);
 800ec2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800ec2c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800ec2e:	4b3a      	ldr	r3, [pc, #232]	@ (800ed18 <_txe_mutex_create+0x124>)
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	3301      	adds	r3, #1
 800ec34:	4a38      	ldr	r2, [pc, #224]	@ (800ed18 <_txe_mutex_create+0x124>)
 800ec36:	6013      	str	r3, [r2, #0]
 800ec38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec3a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ec3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec3e:	f383 8810 	msr	PRIMASK, r3
}
 800ec42:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_mutex =   _tx_mutex_created_ptr;
 800ec44:	4b35      	ldr	r3, [pc, #212]	@ (800ed1c <_txe_mutex_create+0x128>)
 800ec46:	681b      	ldr	r3, [r3, #0]
 800ec48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 800ec4a:	2300      	movs	r3, #0
 800ec4c:	643b      	str	r3, [r7, #64]	@ 0x40
 800ec4e:	e009      	b.n	800ec64 <_txe_mutex_create+0x70>
        {

            /* Determine if this mutex matches the mutex in the list.  */
            if (mutex_ptr == next_mutex)
 800ec50:	68fa      	ldr	r2, [r7, #12]
 800ec52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ec54:	429a      	cmp	r2, r3
 800ec56:	d00b      	beq.n	800ec70 <_txe_mutex_create+0x7c>
            }
            else
            {

                /* Move to the next mutex.  */
                next_mutex =  next_mutex -> tx_mutex_created_next;
 800ec58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ec5a:	6a1b      	ldr	r3, [r3, #32]
 800ec5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 800ec5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ec60:	3301      	adds	r3, #1
 800ec62:	643b      	str	r3, [r7, #64]	@ 0x40
 800ec64:	4b2e      	ldr	r3, [pc, #184]	@ (800ed20 <_txe_mutex_create+0x12c>)
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ec6a:	429a      	cmp	r2, r3
 800ec6c:	d3f0      	bcc.n	800ec50 <_txe_mutex_create+0x5c>
 800ec6e:	e000      	b.n	800ec72 <_txe_mutex_create+0x7e>
                break;
 800ec70:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ec72:	f3ef 8310 	mrs	r3, PRIMASK
 800ec76:	623b      	str	r3, [r7, #32]
    return(posture);
 800ec78:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800ec7a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ec7c:	b672      	cpsid	i
    return(int_posture);
 800ec7e:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800ec80:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800ec82:	4b25      	ldr	r3, [pc, #148]	@ (800ed18 <_txe_mutex_create+0x124>)
 800ec84:	681b      	ldr	r3, [r3, #0]
 800ec86:	3b01      	subs	r3, #1
 800ec88:	4a23      	ldr	r2, [pc, #140]	@ (800ed18 <_txe_mutex_create+0x124>)
 800ec8a:	6013      	str	r3, [r2, #0]
 800ec8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec8e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ec90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec92:	f383 8810 	msr	PRIMASK, r3
}
 800ec96:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800ec98:	f7ff f982 	bl	800dfa0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate mutex.  */
        if (mutex_ptr == next_mutex)
 800ec9c:	68fa      	ldr	r2, [r7, #12]
 800ec9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eca0:	429a      	cmp	r2, r3
 800eca2:	d102      	bne.n	800ecaa <_txe_mutex_create+0xb6>
        {

            /* Mutex is already created, return appropriate error code.  */
            status =  TX_MUTEX_ERROR;
 800eca4:	231c      	movs	r3, #28
 800eca6:	647b      	str	r3, [r7, #68]	@ 0x44
 800eca8:	e007      	b.n	800ecba <_txe_mutex_create+0xc6>
        }
        else
        {

            /* Check for a valid inherit option.  */
            if (inherit != TX_INHERIT)
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	2b01      	cmp	r3, #1
 800ecae:	d004      	beq.n	800ecba <_txe_mutex_create+0xc6>
            {

                if (inherit != TX_NO_INHERIT)
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d001      	beq.n	800ecba <_txe_mutex_create+0xc6>
                {

                    /* Inherit option is illegal.  */
                    status =  TX_INHERIT_ERROR;
 800ecb6:	231f      	movs	r3, #31
 800ecb8:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800ecba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d11d      	bne.n	800ecfc <_txe_mutex_create+0x108>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800ecc0:	4b18      	ldr	r3, [pc, #96]	@ (800ed24 <_txe_mutex_create+0x130>)
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800ecc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ecc8:	4a17      	ldr	r2, [pc, #92]	@ (800ed28 <_txe_mutex_create+0x134>)
 800ecca:	4293      	cmp	r3, r2
 800eccc:	d101      	bne.n	800ecd2 <_txe_mutex_create+0xde>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800ecce:	2313      	movs	r3, #19
 800ecd0:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ecd2:	f3ef 8305 	mrs	r3, IPSR
 800ecd6:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800ecd8:	69ba      	ldr	r2, [r7, #24]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800ecda:	4b14      	ldr	r3, [pc, #80]	@ (800ed2c <_txe_mutex_create+0x138>)
 800ecdc:	681b      	ldr	r3, [r3, #0]
 800ecde:	4313      	orrs	r3, r2
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	d00b      	beq.n	800ecfc <_txe_mutex_create+0x108>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ece4:	f3ef 8305 	mrs	r3, IPSR
 800ece8:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800ecea:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800ecec:	4b0f      	ldr	r3, [pc, #60]	@ (800ed2c <_txe_mutex_create+0x138>)
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	4313      	orrs	r3, r2
 800ecf2:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800ecf6:	d201      	bcs.n	800ecfc <_txe_mutex_create+0x108>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800ecf8:	2313      	movs	r3, #19
 800ecfa:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800ecfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d105      	bne.n	800ed0e <_txe_mutex_create+0x11a>
    {

        /* Call actual mutex create function.  */
        status =  _tx_mutex_create(mutex_ptr, name_ptr, inherit);
 800ed02:	687a      	ldr	r2, [r7, #4]
 800ed04:	68b9      	ldr	r1, [r7, #8]
 800ed06:	68f8      	ldr	r0, [r7, #12]
 800ed08:	f7fd feec 	bl	800cae4 <_tx_mutex_create>
 800ed0c:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800ed0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800ed10:	4618      	mov	r0, r3
 800ed12:	3748      	adds	r7, #72	@ 0x48
 800ed14:	46bd      	mov	sp, r7
 800ed16:	bd80      	pop	{r7, pc}
 800ed18:	20003588 	.word	0x20003588
 800ed1c:	200034d0 	.word	0x200034d0
 800ed20:	200034d4 	.word	0x200034d4
 800ed24:	200034f0 	.word	0x200034f0
 800ed28:	20003638 	.word	0x20003638
 800ed2c:	2000000c 	.word	0x2000000c

0800ed30 <_txe_mutex_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_delete(TX_MUTEX *mutex_ptr)
{
 800ed30:	b580      	push	{r7, lr}
 800ed32:	b086      	sub	sp, #24
 800ed34:	af00      	add	r7, sp, #0
 800ed36:	6078      	str	r0, [r7, #4]


#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Default status to success.  */
    status =  TX_SUCCESS;
 800ed38:	2300      	movs	r3, #0
 800ed3a:	617b      	str	r3, [r7, #20]
#endif

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d102      	bne.n	800ed48 <_txe_mutex_delete+0x18>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800ed42:	231c      	movs	r3, #28
 800ed44:	617b      	str	r3, [r7, #20]
 800ed46:	e023      	b.n	800ed90 <_txe_mutex_delete+0x60>
    }

    /* Now check for a valid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	4a13      	ldr	r2, [pc, #76]	@ (800ed9c <_txe_mutex_delete+0x6c>)
 800ed4e:	4293      	cmp	r3, r2
 800ed50:	d002      	beq.n	800ed58 <_txe_mutex_delete+0x28>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800ed52:	231c      	movs	r3, #28
 800ed54:	617b      	str	r3, [r7, #20]
 800ed56:	e01b      	b.n	800ed90 <_txe_mutex_delete+0x60>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ed58:	f3ef 8305 	mrs	r3, IPSR
 800ed5c:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800ed5e:	68fa      	ldr	r2, [r7, #12]
    }

    /* Check for invalid caller of this function.  */

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800ed60:	4b0f      	ldr	r3, [pc, #60]	@ (800eda0 <_txe_mutex_delete+0x70>)
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	4313      	orrs	r3, r2
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d002      	beq.n	800ed70 <_txe_mutex_delete+0x40>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 800ed6a:	2313      	movs	r3, #19
 800ed6c:	617b      	str	r3, [r7, #20]
 800ed6e:	e00f      	b.n	800ed90 <_txe_mutex_delete+0x60>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800ed70:	4b0c      	ldr	r3, [pc, #48]	@ (800eda4 <_txe_mutex_delete+0x74>)
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	613b      	str	r3, [r7, #16]

        /* Is the caller the system timer thread?  */
        if (thread_ptr == &_tx_timer_thread)
 800ed76:	693b      	ldr	r3, [r7, #16]
 800ed78:	4a0b      	ldr	r2, [pc, #44]	@ (800eda8 <_txe_mutex_delete+0x78>)
 800ed7a:	4293      	cmp	r3, r2
 800ed7c:	d101      	bne.n	800ed82 <_txe_mutex_delete+0x52>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800ed7e:	2313      	movs	r3, #19
 800ed80:	617b      	str	r3, [r7, #20]
        }

        /* Determine if everything is okay.  */
        if (status == TX_SUCCESS)
 800ed82:	697b      	ldr	r3, [r7, #20]
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d103      	bne.n	800ed90 <_txe_mutex_delete+0x60>
        {
#endif

            /* Call actual mutex delete function.  */
            status =  _tx_mutex_delete(mutex_ptr);
 800ed88:	6878      	ldr	r0, [r7, #4]
 800ed8a:	f7fd ff05 	bl	800cb98 <_tx_mutex_delete>
 800ed8e:	6178      	str	r0, [r7, #20]
        }
#endif
    }

    /* Return completion status.  */
    return(status);
 800ed90:	697b      	ldr	r3, [r7, #20]
}
 800ed92:	4618      	mov	r0, r3
 800ed94:	3718      	adds	r7, #24
 800ed96:	46bd      	mov	sp, r7
 800ed98:	bd80      	pop	{r7, pc}
 800ed9a:	bf00      	nop
 800ed9c:	4d555445 	.word	0x4d555445
 800eda0:	2000000c 	.word	0x2000000c
 800eda4:	200034f0 	.word	0x200034f0
 800eda8:	20003638 	.word	0x20003638

0800edac <_txe_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 800edac:	b580      	push	{r7, lr}
 800edae:	b088      	sub	sp, #32
 800edb0:	af00      	add	r7, sp, #0
 800edb2:	6078      	str	r0, [r7, #4]
 800edb4:	6039      	str	r1, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800edb6:	2300      	movs	r3, #0
 800edb8:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d102      	bne.n	800edc6 <_txe_mutex_get+0x1a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800edc0:	231c      	movs	r3, #28
 800edc2:	61fb      	str	r3, [r7, #28]
 800edc4:	e01f      	b.n	800ee06 <_txe_mutex_get+0x5a>
    }

    /* Now check for a valid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	4a21      	ldr	r2, [pc, #132]	@ (800ee50 <_txe_mutex_get+0xa4>)
 800edcc:	4293      	cmp	r3, r2
 800edce:	d002      	beq.n	800edd6 <_txe_mutex_get+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800edd0:	231c      	movs	r3, #28
 800edd2:	61fb      	str	r3, [r7, #28]
 800edd4:	e017      	b.n	800ee06 <_txe_mutex_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800edd6:	683b      	ldr	r3, [r7, #0]
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d014      	beq.n	800ee06 <_txe_mutex_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800eddc:	f3ef 8305 	mrs	r3, IPSR
 800ede0:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800ede2:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800ede4:	4b1b      	ldr	r3, [pc, #108]	@ (800ee54 <_txe_mutex_get+0xa8>)
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	4313      	orrs	r3, r2
 800edea:	2b00      	cmp	r3, #0
 800edec:	d002      	beq.n	800edf4 <_txe_mutex_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800edee:	2304      	movs	r3, #4
 800edf0:	61fb      	str	r3, [r7, #28]
 800edf2:	e008      	b.n	800ee06 <_txe_mutex_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800edf4:	4b18      	ldr	r3, [pc, #96]	@ (800ee58 <_txe_mutex_get+0xac>)
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800edfa:	69bb      	ldr	r3, [r7, #24]
 800edfc:	4a17      	ldr	r2, [pc, #92]	@ (800ee5c <_txe_mutex_get+0xb0>)
 800edfe:	4293      	cmp	r3, r2
 800ee00:	d101      	bne.n	800ee06 <_txe_mutex_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800ee02:	2304      	movs	r3, #4
 800ee04:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800ee06:	69fb      	ldr	r3, [r7, #28]
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d114      	bne.n	800ee36 <_txe_mutex_get+0x8a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ee0c:	f3ef 8305 	mrs	r3, IPSR
 800ee10:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800ee12:	693a      	ldr	r2, [r7, #16]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800ee14:	4b0f      	ldr	r3, [pc, #60]	@ (800ee54 <_txe_mutex_get+0xa8>)
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	4313      	orrs	r3, r2
 800ee1a:	2b00      	cmp	r3, #0
 800ee1c:	d00b      	beq.n	800ee36 <_txe_mutex_get+0x8a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ee1e:	f3ef 8305 	mrs	r3, IPSR
 800ee22:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800ee24:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800ee26:	4b0b      	ldr	r3, [pc, #44]	@ (800ee54 <_txe_mutex_get+0xa8>)
 800ee28:	681b      	ldr	r3, [r3, #0]
 800ee2a:	4313      	orrs	r3, r2
 800ee2c:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800ee30:	d201      	bcs.n	800ee36 <_txe_mutex_get+0x8a>
            {

                /* Yes, invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800ee32:	2313      	movs	r3, #19
 800ee34:	61fb      	str	r3, [r7, #28]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800ee36:	69fb      	ldr	r3, [r7, #28]
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d104      	bne.n	800ee46 <_txe_mutex_get+0x9a>
    {

        /* Call actual get mutex function.  */
        status =  _tx_mutex_get(mutex_ptr, wait_option);
 800ee3c:	6839      	ldr	r1, [r7, #0]
 800ee3e:	6878      	ldr	r0, [r7, #4]
 800ee40:	f7fd ff54 	bl	800ccec <_tx_mutex_get>
 800ee44:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800ee46:	69fb      	ldr	r3, [r7, #28]
}
 800ee48:	4618      	mov	r0, r3
 800ee4a:	3720      	adds	r7, #32
 800ee4c:	46bd      	mov	sp, r7
 800ee4e:	bd80      	pop	{r7, pc}
 800ee50:	4d555445 	.word	0x4d555445
 800ee54:	2000000c 	.word	0x2000000c
 800ee58:	200034f0 	.word	0x200034f0
 800ee5c:	20003638 	.word	0x20003638

0800ee60 <_txe_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_put(TX_MUTEX *mutex_ptr)
{
 800ee60:	b580      	push	{r7, lr}
 800ee62:	b086      	sub	sp, #24
 800ee64:	af00      	add	r7, sp, #0
 800ee66:	6078      	str	r0, [r7, #4]

UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800ee68:	2300      	movs	r3, #0
 800ee6a:	617b      	str	r3, [r7, #20]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d102      	bne.n	800ee78 <_txe_mutex_put+0x18>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800ee72:	231c      	movs	r3, #28
 800ee74:	617b      	str	r3, [r7, #20]
 800ee76:	e01c      	b.n	800eeb2 <_txe_mutex_put+0x52>
    }

    /* Now check for invalid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	4a13      	ldr	r2, [pc, #76]	@ (800eecc <_txe_mutex_put+0x6c>)
 800ee7e:	4293      	cmp	r3, r2
 800ee80:	d002      	beq.n	800ee88 <_txe_mutex_put+0x28>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800ee82:	231c      	movs	r3, #28
 800ee84:	617b      	str	r3, [r7, #20]
 800ee86:	e014      	b.n	800eeb2 <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ee88:	f3ef 8305 	mrs	r3, IPSR
 800ee8c:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800ee8e:	693a      	ldr	r2, [r7, #16]
    }
    else
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800ee90:	4b0f      	ldr	r3, [pc, #60]	@ (800eed0 <_txe_mutex_put+0x70>)
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	4313      	orrs	r3, r2
 800ee96:	2b00      	cmp	r3, #0
 800ee98:	d00b      	beq.n	800eeb2 <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ee9a:	f3ef 8305 	mrs	r3, IPSR
 800ee9e:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800eea0:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800eea2:	4b0b      	ldr	r3, [pc, #44]	@ (800eed0 <_txe_mutex_put+0x70>)
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	4313      	orrs	r3, r2
 800eea8:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800eeac:	d201      	bcs.n	800eeb2 <_txe_mutex_put+0x52>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800eeae:	2313      	movs	r3, #19
 800eeb0:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800eeb2:	697b      	ldr	r3, [r7, #20]
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	d103      	bne.n	800eec0 <_txe_mutex_put+0x60>
    {

        /* Call actual put mutex function.  */
        status =  _tx_mutex_put(mutex_ptr);
 800eeb8:	6878      	ldr	r0, [r7, #4]
 800eeba:	f7fe f98f 	bl	800d1dc <_tx_mutex_put>
 800eebe:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800eec0:	697b      	ldr	r3, [r7, #20]
}
 800eec2:	4618      	mov	r0, r3
 800eec4:	3718      	adds	r7, #24
 800eec6:	46bd      	mov	sp, r7
 800eec8:	bd80      	pop	{r7, pc}
 800eeca:	bf00      	nop
 800eecc:	4d555445 	.word	0x4d555445
 800eed0:	2000000c 	.word	0x2000000c

0800eed4 <_txe_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count, UINT semaphore_control_block_size)
{
 800eed4:	b580      	push	{r7, lr}
 800eed6:	b092      	sub	sp, #72	@ 0x48
 800eed8:	af00      	add	r7, sp, #0
 800eeda:	60f8      	str	r0, [r7, #12]
 800eedc:	60b9      	str	r1, [r7, #8]
 800eede:	607a      	str	r2, [r7, #4]
 800eee0:	603b      	str	r3, [r7, #0]
TX_THREAD           *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800eee2:	2300      	movs	r3, #0
 800eee4:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800eee6:	68fb      	ldr	r3, [r7, #12]
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d102      	bne.n	800eef2 <_txe_semaphore_create+0x1e>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800eeec:	230c      	movs	r3, #12
 800eeee:	647b      	str	r3, [r7, #68]	@ 0x44
 800eef0:	e054      	b.n	800ef9c <_txe_semaphore_create+0xc8>
    }

    /* Now check for a valid semaphore ID.  */
    else if (semaphore_control_block_size != (sizeof(TX_SEMAPHORE)))
 800eef2:	683b      	ldr	r3, [r7, #0]
 800eef4:	2b1c      	cmp	r3, #28
 800eef6:	d002      	beq.n	800eefe <_txe_semaphore_create+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800eef8:	230c      	movs	r3, #12
 800eefa:	647b      	str	r3, [r7, #68]	@ 0x44
 800eefc:	e04e      	b.n	800ef9c <_txe_semaphore_create+0xc8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800eefe:	f3ef 8310 	mrs	r3, PRIMASK
 800ef02:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800ef04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800ef06:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800ef08:	b672      	cpsid	i
    return(int_posture);
 800ef0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800ef0c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800ef0e:	4b36      	ldr	r3, [pc, #216]	@ (800efe8 <_txe_semaphore_create+0x114>)
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	3301      	adds	r3, #1
 800ef14:	4a34      	ldr	r2, [pc, #208]	@ (800efe8 <_txe_semaphore_create+0x114>)
 800ef16:	6013      	str	r3, [r2, #0]
 800ef18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef1a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ef1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef1e:	f383 8810 	msr	PRIMASK, r3
}
 800ef22:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_semaphore =  _tx_semaphore_created_ptr;
 800ef24:	4b31      	ldr	r3, [pc, #196]	@ (800efec <_txe_semaphore_create+0x118>)
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 800ef2a:	2300      	movs	r3, #0
 800ef2c:	643b      	str	r3, [r7, #64]	@ 0x40
 800ef2e:	e009      	b.n	800ef44 <_txe_semaphore_create+0x70>
        {

            /* Determine if this semaphore matches the current semaphore in the list.  */
            if (semaphore_ptr == next_semaphore)
 800ef30:	68fa      	ldr	r2, [r7, #12]
 800ef32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef34:	429a      	cmp	r2, r3
 800ef36:	d00b      	beq.n	800ef50 <_txe_semaphore_create+0x7c>
            }
            else
            {

                /* Move to next semaphore.  */
                next_semaphore =  next_semaphore -> tx_semaphore_created_next;
 800ef38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef3a:	695b      	ldr	r3, [r3, #20]
 800ef3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 800ef3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ef40:	3301      	adds	r3, #1
 800ef42:	643b      	str	r3, [r7, #64]	@ 0x40
 800ef44:	4b2a      	ldr	r3, [pc, #168]	@ (800eff0 <_txe_semaphore_create+0x11c>)
 800ef46:	681b      	ldr	r3, [r3, #0]
 800ef48:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ef4a:	429a      	cmp	r2, r3
 800ef4c:	d3f0      	bcc.n	800ef30 <_txe_semaphore_create+0x5c>
 800ef4e:	e000      	b.n	800ef52 <_txe_semaphore_create+0x7e>
                break;
 800ef50:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ef52:	f3ef 8310 	mrs	r3, PRIMASK
 800ef56:	623b      	str	r3, [r7, #32]
    return(posture);
 800ef58:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800ef5a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ef5c:	b672      	cpsid	i
    return(int_posture);
 800ef5e:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800ef60:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800ef62:	4b21      	ldr	r3, [pc, #132]	@ (800efe8 <_txe_semaphore_create+0x114>)
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	3b01      	subs	r3, #1
 800ef68:	4a1f      	ldr	r2, [pc, #124]	@ (800efe8 <_txe_semaphore_create+0x114>)
 800ef6a:	6013      	str	r3, [r2, #0]
 800ef6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef6e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ef70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef72:	f383 8810 	msr	PRIMASK, r3
}
 800ef76:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800ef78:	f7ff f812 	bl	800dfa0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate semaphore.  */
        if (semaphore_ptr == next_semaphore)
 800ef7c:	68fa      	ldr	r2, [r7, #12]
 800ef7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef80:	429a      	cmp	r2, r3
 800ef82:	d102      	bne.n	800ef8a <_txe_semaphore_create+0xb6>
        {

            /* Semaphore is already created, return appropriate error code.  */
            status =  TX_SEMAPHORE_ERROR;
 800ef84:	230c      	movs	r3, #12
 800ef86:	647b      	str	r3, [r7, #68]	@ 0x44
 800ef88:	e008      	b.n	800ef9c <_txe_semaphore_create+0xc8>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800ef8a:	4b1a      	ldr	r3, [pc, #104]	@ (800eff4 <_txe_semaphore_create+0x120>)
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800ef90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ef92:	4a19      	ldr	r2, [pc, #100]	@ (800eff8 <_txe_semaphore_create+0x124>)
 800ef94:	4293      	cmp	r3, r2
 800ef96:	d101      	bne.n	800ef9c <_txe_semaphore_create+0xc8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800ef98:	2313      	movs	r3, #19
 800ef9a:	647b      	str	r3, [r7, #68]	@ 0x44
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800ef9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ef9e:	2b00      	cmp	r3, #0
 800efa0:	d114      	bne.n	800efcc <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800efa2:	f3ef 8305 	mrs	r3, IPSR
 800efa6:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800efa8:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800efaa:	4b14      	ldr	r3, [pc, #80]	@ (800effc <_txe_semaphore_create+0x128>)
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	4313      	orrs	r3, r2
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d00b      	beq.n	800efcc <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800efb4:	f3ef 8305 	mrs	r3, IPSR
 800efb8:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800efba:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800efbc:	4b0f      	ldr	r3, [pc, #60]	@ (800effc <_txe_semaphore_create+0x128>)
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	4313      	orrs	r3, r2
 800efc2:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800efc6:	d201      	bcs.n	800efcc <_txe_semaphore_create+0xf8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800efc8:	2313      	movs	r3, #19
 800efca:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800efcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d105      	bne.n	800efde <_txe_semaphore_create+0x10a>
    {

        /* Call actual semaphore create function.  */
        status =  _tx_semaphore_create(semaphore_ptr, name_ptr, initial_count);
 800efd2:	687a      	ldr	r2, [r7, #4]
 800efd4:	68b9      	ldr	r1, [r7, #8]
 800efd6:	68f8      	ldr	r0, [r7, #12]
 800efd8:	f7fe fba2 	bl	800d720 <_tx_semaphore_create>
 800efdc:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800efde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800efe0:	4618      	mov	r0, r3
 800efe2:	3748      	adds	r7, #72	@ 0x48
 800efe4:	46bd      	mov	sp, r7
 800efe6:	bd80      	pop	{r7, pc}
 800efe8:	20003588 	.word	0x20003588
 800efec:	200034b8 	.word	0x200034b8
 800eff0:	200034bc 	.word	0x200034bc
 800eff4:	200034f0 	.word	0x200034f0
 800eff8:	20003638 	.word	0x20003638
 800effc:	2000000c 	.word	0x2000000c

0800f000 <_txe_semaphore_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_delete(TX_SEMAPHORE *semaphore_ptr)
{
 800f000:	b580      	push	{r7, lr}
 800f002:	b086      	sub	sp, #24
 800f004:	af00      	add	r7, sp, #0
 800f006:	6078      	str	r0, [r7, #4]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800f008:	2300      	movs	r3, #0
 800f00a:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d102      	bne.n	800f018 <_txe_semaphore_delete+0x18>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800f012:	230c      	movs	r3, #12
 800f014:	617b      	str	r3, [r7, #20]
 800f016:	e01c      	b.n	800f052 <_txe_semaphore_delete+0x52>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	4a13      	ldr	r2, [pc, #76]	@ (800f06c <_txe_semaphore_delete+0x6c>)
 800f01e:	4293      	cmp	r3, r2
 800f020:	d002      	beq.n	800f028 <_txe_semaphore_delete+0x28>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800f022:	230c      	movs	r3, #12
 800f024:	617b      	str	r3, [r7, #20]
 800f026:	e014      	b.n	800f052 <_txe_semaphore_delete+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f028:	f3ef 8305 	mrs	r3, IPSR
 800f02c:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800f02e:	68fa      	ldr	r2, [r7, #12]
    {

        /* Check for invalid caller of this function.  */

        /* Is the caller an ISR or Initialization?  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f030:	4b0f      	ldr	r3, [pc, #60]	@ (800f070 <_txe_semaphore_delete+0x70>)
 800f032:	681b      	ldr	r3, [r3, #0]
 800f034:	4313      	orrs	r3, r2
 800f036:	2b00      	cmp	r3, #0
 800f038:	d002      	beq.n	800f040 <_txe_semaphore_delete+0x40>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800f03a:	2313      	movs	r3, #19
 800f03c:	617b      	str	r3, [r7, #20]
 800f03e:	e008      	b.n	800f052 <_txe_semaphore_delete+0x52>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800f040:	4b0c      	ldr	r3, [pc, #48]	@ (800f074 <_txe_semaphore_delete+0x74>)
 800f042:	681b      	ldr	r3, [r3, #0]
 800f044:	613b      	str	r3, [r7, #16]

            /* Is the caller the system timer thread?  */
            if (thread_ptr == &_tx_timer_thread)
 800f046:	693b      	ldr	r3, [r7, #16]
 800f048:	4a0b      	ldr	r2, [pc, #44]	@ (800f078 <_txe_semaphore_delete+0x78>)
 800f04a:	4293      	cmp	r3, r2
 800f04c:	d101      	bne.n	800f052 <_txe_semaphore_delete+0x52>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800f04e:	2313      	movs	r3, #19
 800f050:	617b      	str	r3, [r7, #20]
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f052:	697b      	ldr	r3, [r7, #20]
 800f054:	2b00      	cmp	r3, #0
 800f056:	d103      	bne.n	800f060 <_txe_semaphore_delete+0x60>
    {

        /* Call actual semaphore delete function.  */
        status =  _tx_semaphore_delete(semaphore_ptr);
 800f058:	6878      	ldr	r0, [r7, #4]
 800f05a:	f7fe fbb3 	bl	800d7c4 <_tx_semaphore_delete>
 800f05e:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800f060:	697b      	ldr	r3, [r7, #20]
}
 800f062:	4618      	mov	r0, r3
 800f064:	3718      	adds	r7, #24
 800f066:	46bd      	mov	sp, r7
 800f068:	bd80      	pop	{r7, pc}
 800f06a:	bf00      	nop
 800f06c:	53454d41 	.word	0x53454d41
 800f070:	2000000c 	.word	0x2000000c
 800f074:	200034f0 	.word	0x200034f0
 800f078:	20003638 	.word	0x20003638

0800f07c <_txe_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 800f07c:	b580      	push	{r7, lr}
 800f07e:	b086      	sub	sp, #24
 800f080:	af00      	add	r7, sp, #0
 800f082:	6078      	str	r0, [r7, #4]
 800f084:	6039      	str	r1, [r7, #0]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800f086:	2300      	movs	r3, #0
 800f088:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	d102      	bne.n	800f096 <_txe_semaphore_get+0x1a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800f090:	230c      	movs	r3, #12
 800f092:	617b      	str	r3, [r7, #20]
 800f094:	e01f      	b.n	800f0d6 <_txe_semaphore_get+0x5a>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	681b      	ldr	r3, [r3, #0]
 800f09a:	4a15      	ldr	r2, [pc, #84]	@ (800f0f0 <_txe_semaphore_get+0x74>)
 800f09c:	4293      	cmp	r3, r2
 800f09e:	d002      	beq.n	800f0a6 <_txe_semaphore_get+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800f0a0:	230c      	movs	r3, #12
 800f0a2:	617b      	str	r3, [r7, #20]
 800f0a4:	e017      	b.n	800f0d6 <_txe_semaphore_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800f0a6:	683b      	ldr	r3, [r7, #0]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d014      	beq.n	800f0d6 <_txe_semaphore_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f0ac:	f3ef 8305 	mrs	r3, IPSR
 800f0b0:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800f0b2:	68fa      	ldr	r2, [r7, #12]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f0b4:	4b0f      	ldr	r3, [pc, #60]	@ (800f0f4 <_txe_semaphore_get+0x78>)
 800f0b6:	681b      	ldr	r3, [r3, #0]
 800f0b8:	4313      	orrs	r3, r2
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d002      	beq.n	800f0c4 <_txe_semaphore_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800f0be:	2304      	movs	r3, #4
 800f0c0:	617b      	str	r3, [r7, #20]
 800f0c2:	e008      	b.n	800f0d6 <_txe_semaphore_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800f0c4:	4b0c      	ldr	r3, [pc, #48]	@ (800f0f8 <_txe_semaphore_get+0x7c>)
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	613b      	str	r3, [r7, #16]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800f0ca:	693b      	ldr	r3, [r7, #16]
 800f0cc:	4a0b      	ldr	r2, [pc, #44]	@ (800f0fc <_txe_semaphore_get+0x80>)
 800f0ce:	4293      	cmp	r3, r2
 800f0d0:	d101      	bne.n	800f0d6 <_txe_semaphore_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800f0d2:	2304      	movs	r3, #4
 800f0d4:	617b      	str	r3, [r7, #20]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f0d6:	697b      	ldr	r3, [r7, #20]
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d104      	bne.n	800f0e6 <_txe_semaphore_get+0x6a>
    {

        /* Call actual get semaphore function.  */
        status =  _tx_semaphore_get(semaphore_ptr, wait_option);
 800f0dc:	6839      	ldr	r1, [r7, #0]
 800f0de:	6878      	ldr	r0, [r7, #4]
 800f0e0:	f7fe fc00 	bl	800d8e4 <_tx_semaphore_get>
 800f0e4:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800f0e6:	697b      	ldr	r3, [r7, #20]
}
 800f0e8:	4618      	mov	r0, r3
 800f0ea:	3718      	adds	r7, #24
 800f0ec:	46bd      	mov	sp, r7
 800f0ee:	bd80      	pop	{r7, pc}
 800f0f0:	53454d41 	.word	0x53454d41
 800f0f4:	2000000c 	.word	0x2000000c
 800f0f8:	200034f0 	.word	0x200034f0
 800f0fc:	20003638 	.word	0x20003638

0800f100 <_txe_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 800f100:	b580      	push	{r7, lr}
 800f102:	b084      	sub	sp, #16
 800f104:	af00      	add	r7, sp, #0
 800f106:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	d102      	bne.n	800f114 <_txe_semaphore_put+0x14>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800f10e:	230c      	movs	r3, #12
 800f110:	60fb      	str	r3, [r7, #12]
 800f112:	e00b      	b.n	800f12c <_txe_semaphore_put+0x2c>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	681b      	ldr	r3, [r3, #0]
 800f118:	4a07      	ldr	r2, [pc, #28]	@ (800f138 <_txe_semaphore_put+0x38>)
 800f11a:	4293      	cmp	r3, r2
 800f11c:	d002      	beq.n	800f124 <_txe_semaphore_put+0x24>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800f11e:	230c      	movs	r3, #12
 800f120:	60fb      	str	r3, [r7, #12]
 800f122:	e003      	b.n	800f12c <_txe_semaphore_put+0x2c>
    }
    else
    {

        /* Call actual put semaphore function.  */
        status =  _tx_semaphore_put(semaphore_ptr);
 800f124:	6878      	ldr	r0, [r7, #4]
 800f126:	f7fe fc6f 	bl	800da08 <_tx_semaphore_put>
 800f12a:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800f12c:	68fb      	ldr	r3, [r7, #12]
}
 800f12e:	4618      	mov	r0, r3
 800f130:	3710      	adds	r7, #16
 800f132:	46bd      	mov	sp, r7
 800f134:	bd80      	pop	{r7, pc}
 800f136:	bf00      	nop
 800f138:	53454d41 	.word	0x53454d41

0800f13c <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 800f13c:	b580      	push	{r7, lr}
 800f13e:	b09a      	sub	sp, #104	@ 0x68
 800f140:	af06      	add	r7, sp, #24
 800f142:	60f8      	str	r0, [r7, #12]
 800f144:	60b9      	str	r1, [r7, #8]
 800f146:	607a      	str	r2, [r7, #4]
 800f148:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800f14a:	2300      	movs	r3, #0
 800f14c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	2b00      	cmp	r3, #0
 800f152:	d102      	bne.n	800f15a <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800f154:	230e      	movs	r3, #14
 800f156:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f158:	e0bb      	b.n	800f2d2 <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 800f15a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f15c:	2bb0      	cmp	r3, #176	@ 0xb0
 800f15e:	d002      	beq.n	800f166 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800f160:	230e      	movs	r3, #14
 800f162:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f164:	e0b5      	b.n	800f2d2 <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f166:	f3ef 8310 	mrs	r3, PRIMASK
 800f16a:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800f16c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800f16e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800f170:	b672      	cpsid	i
    return(int_posture);
 800f172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800f174:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800f176:	4b64      	ldr	r3, [pc, #400]	@ (800f308 <_txe_thread_create+0x1cc>)
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	3301      	adds	r3, #1
 800f17c:	4a62      	ldr	r2, [pc, #392]	@ (800f308 <_txe_thread_create+0x1cc>)
 800f17e:	6013      	str	r3, [r2, #0]
 800f180:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f182:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f186:	f383 8810 	msr	PRIMASK, r3
}
 800f18a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 800f18c:	2300      	movs	r3, #0
 800f18e:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 800f190:	4b5e      	ldr	r3, [pc, #376]	@ (800f30c <_txe_thread_create+0x1d0>)
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800f196:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f198:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 800f19a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f19c:	3b01      	subs	r3, #1
 800f19e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f1a0:	4413      	add	r3, r2
 800f1a2:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 800f1a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1a6:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800f1a8:	2300      	movs	r3, #0
 800f1aa:	647b      	str	r3, [r7, #68]	@ 0x44
 800f1ac:	e02b      	b.n	800f206 <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 800f1ae:	68fa      	ldr	r2, [r7, #12]
 800f1b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f1b2:	429a      	cmp	r2, r3
 800f1b4:	d101      	bne.n	800f1ba <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 800f1b6:	2301      	movs	r3, #1
 800f1b8:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 800f1ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f1bc:	2b01      	cmp	r3, #1
 800f1be:	d028      	beq.n	800f212 <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 800f1c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f1c2:	68db      	ldr	r3, [r3, #12]
 800f1c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f1c6:	429a      	cmp	r2, r3
 800f1c8:	d308      	bcc.n	800f1dc <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 800f1ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f1cc:	691b      	ldr	r3, [r3, #16]
 800f1ce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f1d0:	429a      	cmp	r2, r3
 800f1d2:	d203      	bcs.n	800f1dc <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800f1d4:	2300      	movs	r3, #0
 800f1d6:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800f1d8:	2301      	movs	r3, #1
 800f1da:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 800f1dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f1de:	68db      	ldr	r3, [r3, #12]
 800f1e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f1e2:	429a      	cmp	r2, r3
 800f1e4:	d308      	bcc.n	800f1f8 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 800f1e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f1e8:	691b      	ldr	r3, [r3, #16]
 800f1ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f1ec:	429a      	cmp	r2, r3
 800f1ee:	d203      	bcs.n	800f1f8 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800f1f0:	2300      	movs	r3, #0
 800f1f2:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800f1f4:	2301      	movs	r3, #1
 800f1f6:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 800f1f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f1fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f1fe:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800f200:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f202:	3301      	adds	r3, #1
 800f204:	647b      	str	r3, [r7, #68]	@ 0x44
 800f206:	4b42      	ldr	r3, [pc, #264]	@ (800f310 <_txe_thread_create+0x1d4>)
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f20c:	429a      	cmp	r2, r3
 800f20e:	d3ce      	bcc.n	800f1ae <_txe_thread_create+0x72>
 800f210:	e000      	b.n	800f214 <_txe_thread_create+0xd8>
                break;
 800f212:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f214:	f3ef 8310 	mrs	r3, PRIMASK
 800f218:	61fb      	str	r3, [r7, #28]
    return(posture);
 800f21a:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800f21c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800f21e:	b672      	cpsid	i
    return(int_posture);
 800f220:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800f222:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800f224:	4b38      	ldr	r3, [pc, #224]	@ (800f308 <_txe_thread_create+0x1cc>)
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	3b01      	subs	r3, #1
 800f22a:	4a37      	ldr	r2, [pc, #220]	@ (800f308 <_txe_thread_create+0x1cc>)
 800f22c:	6013      	str	r3, [r2, #0]
 800f22e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f230:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f232:	6a3b      	ldr	r3, [r7, #32]
 800f234:	f383 8810 	msr	PRIMASK, r3
}
 800f238:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800f23a:	f7fe feb1 	bl	800dfa0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 800f23e:	68fa      	ldr	r2, [r7, #12]
 800f240:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f242:	429a      	cmp	r2, r3
 800f244:	d102      	bne.n	800f24c <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 800f246:	230e      	movs	r3, #14
 800f248:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f24a:	e042      	b.n	800f2d2 <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 800f24c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d102      	bne.n	800f258 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800f252:	2303      	movs	r3, #3
 800f254:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f256:	e03c      	b.n	800f2d2 <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d102      	bne.n	800f264 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800f25e:	2303      	movs	r3, #3
 800f260:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f262:	e036      	b.n	800f2d2 <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 800f264:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f266:	2bc7      	cmp	r3, #199	@ 0xc7
 800f268:	d802      	bhi.n	800f270 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 800f26a:	2305      	movs	r3, #5
 800f26c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f26e:	e030      	b.n	800f2d2 <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 800f270:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f272:	2b1f      	cmp	r3, #31
 800f274:	d902      	bls.n	800f27c <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 800f276:	230f      	movs	r3, #15
 800f278:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f27a:	e02a      	b.n	800f2d2 <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 800f27c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f27e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f280:	429a      	cmp	r2, r3
 800f282:	d902      	bls.n	800f28a <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 800f284:	2318      	movs	r3, #24
 800f286:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f288:	e023      	b.n	800f2d2 <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 800f28a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f28c:	2b01      	cmp	r3, #1
 800f28e:	d902      	bls.n	800f296 <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 800f290:	2310      	movs	r3, #16
 800f292:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f294:	e01d      	b.n	800f2d2 <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 800f296:	4b1f      	ldr	r3, [pc, #124]	@ (800f314 <_txe_thread_create+0x1d8>)
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 800f29c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f29e:	4a1e      	ldr	r2, [pc, #120]	@ (800f318 <_txe_thread_create+0x1dc>)
 800f2a0:	4293      	cmp	r3, r2
 800f2a2:	d101      	bne.n	800f2a8 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800f2a4:	2313      	movs	r3, #19
 800f2a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f2a8:	f3ef 8305 	mrs	r3, IPSR
 800f2ac:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800f2ae:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f2b0:	4b1a      	ldr	r3, [pc, #104]	@ (800f31c <_txe_thread_create+0x1e0>)
 800f2b2:	681b      	ldr	r3, [r3, #0]
 800f2b4:	4313      	orrs	r3, r2
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d00b      	beq.n	800f2d2 <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f2ba:	f3ef 8305 	mrs	r3, IPSR
 800f2be:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800f2c0:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800f2c2:	4b16      	ldr	r3, [pc, #88]	@ (800f31c <_txe_thread_create+0x1e0>)
 800f2c4:	681b      	ldr	r3, [r3, #0]
 800f2c6:	4313      	orrs	r3, r2
 800f2c8:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800f2cc:	d201      	bcs.n	800f2d2 <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800f2ce:	2313      	movs	r3, #19
 800f2d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f2d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d112      	bne.n	800f2fe <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 800f2d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f2da:	9305      	str	r3, [sp, #20]
 800f2dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f2de:	9304      	str	r3, [sp, #16]
 800f2e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f2e2:	9303      	str	r3, [sp, #12]
 800f2e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f2e6:	9302      	str	r3, [sp, #8]
 800f2e8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f2ea:	9301      	str	r3, [sp, #4]
 800f2ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f2ee:	9300      	str	r3, [sp, #0]
 800f2f0:	683b      	ldr	r3, [r7, #0]
 800f2f2:	687a      	ldr	r2, [r7, #4]
 800f2f4:	68b9      	ldr	r1, [r7, #8]
 800f2f6:	68f8      	ldr	r0, [r7, #12]
 800f2f8:	f7fe fbde 	bl	800dab8 <_tx_thread_create>
 800f2fc:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 800f2fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800f300:	4618      	mov	r0, r3
 800f302:	3750      	adds	r7, #80	@ 0x50
 800f304:	46bd      	mov	sp, r7
 800f306:	bd80      	pop	{r7, pc}
 800f308:	20003588 	.word	0x20003588
 800f30c:	200034f8 	.word	0x200034f8
 800f310:	200034fc 	.word	0x200034fc
 800f314:	200034f0 	.word	0x200034f0
 800f318:	20003638 	.word	0x20003638
 800f31c:	2000000c 	.word	0x2000000c

0800f320 <_txe_thread_info_get>:
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count,
                UINT *priority, UINT *preemption_threshold, ULONG *time_slice,
                TX_THREAD **next_thread, TX_THREAD **next_suspended_thread)
{
 800f320:	b580      	push	{r7, lr}
 800f322:	b08c      	sub	sp, #48	@ 0x30
 800f324:	af06      	add	r7, sp, #24
 800f326:	60f8      	str	r0, [r7, #12]
 800f328:	60b9      	str	r1, [r7, #8]
 800f32a:	607a      	str	r2, [r7, #4]
 800f32c:	603b      	str	r3, [r7, #0]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800f32e:	68fb      	ldr	r3, [r7, #12]
 800f330:	2b00      	cmp	r3, #0
 800f332:	d102      	bne.n	800f33a <_txe_thread_info_get+0x1a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800f334:	230e      	movs	r3, #14
 800f336:	617b      	str	r3, [r7, #20]
 800f338:	e018      	b.n	800f36c <_txe_thread_info_get+0x4c>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 800f33a:	68fb      	ldr	r3, [r7, #12]
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	4a0e      	ldr	r2, [pc, #56]	@ (800f378 <_txe_thread_info_get+0x58>)
 800f340:	4293      	cmp	r3, r2
 800f342:	d002      	beq.n	800f34a <_txe_thread_info_get+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800f344:	230e      	movs	r3, #14
 800f346:	617b      	str	r3, [r7, #20]
 800f348:	e010      	b.n	800f36c <_txe_thread_info_get+0x4c>
    }
    else
    {

        /* Call the actual thread information get service.  */
        status =  _tx_thread_info_get(thread_ptr, name, state, run_count, priority, preemption_threshold,
 800f34a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f34c:	9304      	str	r3, [sp, #16]
 800f34e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f350:	9303      	str	r3, [sp, #12]
 800f352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f354:	9302      	str	r3, [sp, #8]
 800f356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f358:	9301      	str	r3, [sp, #4]
 800f35a:	6a3b      	ldr	r3, [r7, #32]
 800f35c:	9300      	str	r3, [sp, #0]
 800f35e:	683b      	ldr	r3, [r7, #0]
 800f360:	687a      	ldr	r2, [r7, #4]
 800f362:	68b9      	ldr	r1, [r7, #8]
 800f364:	68f8      	ldr	r0, [r7, #12]
 800f366:	f7fe fcbb 	bl	800dce0 <_tx_thread_info_get>
 800f36a:	6178      	str	r0, [r7, #20]
                            time_slice, next_thread, next_suspended_thread);
    }

    /* Return completion status.  */
    return(status);
 800f36c:	697b      	ldr	r3, [r7, #20]
}
 800f36e:	4618      	mov	r0, r3
 800f370:	3718      	adds	r7, #24
 800f372:	46bd      	mov	sp, r7
 800f374:	bd80      	pop	{r7, pc}
 800f376:	bf00      	nop
 800f378:	54485244 	.word	0x54485244

0800f37c <_ux_device_stack_alternate_setting_get>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_get(ULONG interface_value)
{
 800f37c:	b580      	push	{r7, lr}
 800f37e:	b088      	sub	sp, #32
 800f380:	af00      	add	r7, sp, #0
 800f382:	6078      	str	r0, [r7, #4]
                                
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_GET, interface_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 800f384:	4b1b      	ldr	r3, [pc, #108]	@ (800f3f4 <_ux_device_stack_alternate_setting_get+0x78>)
 800f386:	681b      	ldr	r3, [r3, #0]
 800f388:	3320      	adds	r3, #32
 800f38a:	61bb      	str	r3, [r7, #24]

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 800f38c:	69bb      	ldr	r3, [r7, #24]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	2b03      	cmp	r3, #3
 800f392:	d129      	bne.n	800f3e8 <_ux_device_stack_alternate_setting_get+0x6c>
    {

        /* Obtain the pointer to the first interface attached.  */
        interface_ptr =  device -> ux_slave_device_first_interface;
 800f394:	69bb      	ldr	r3, [r7, #24]
 800f396:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f39a:	61fb      	str	r3, [r7, #28]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Start parsing each interface.  */
        while (interface_ptr != UX_NULL)
 800f39c:	e021      	b.n	800f3e2 <_ux_device_stack_alternate_setting_get+0x66>
        if (interface_ptr != UX_NULL)
#endif
        {

            /* Check if this is the interface we have an inquiry for.  */
            if (interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 800f39e:	69fb      	ldr	r3, [r7, #28]
 800f3a0:	7b9b      	ldrb	r3, [r3, #14]
 800f3a2:	461a      	mov	r2, r3
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	4293      	cmp	r3, r2
 800f3a8:	d118      	bne.n	800f3dc <_ux_device_stack_alternate_setting_get+0x60>
            {

                /* Get the control endpoint of the device.  */                
                endpoint =  &device -> ux_slave_device_control_endpoint;
 800f3aa:	69bb      	ldr	r3, [r7, #24]
 800f3ac:	3318      	adds	r3, #24
 800f3ae:	617b      	str	r3, [r7, #20]

                /* Get the pointer to the transfer request associated with the endpoint.  */
                transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 800f3b0:	697b      	ldr	r3, [r7, #20]
 800f3b2:	3320      	adds	r3, #32
 800f3b4:	613b      	str	r3, [r7, #16]

                /* Set the value of the alternate setting in the buffer.  */
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 800f3b6:	693b      	ldr	r3, [r7, #16]
 800f3b8:	68db      	ldr	r3, [r3, #12]
                            (UCHAR) interface_ptr -> ux_slave_interface_descriptor.bAlternateSetting;
 800f3ba:	69fa      	ldr	r2, [r7, #28]
 800f3bc:	7bd2      	ldrb	r2, [r2, #15]
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 800f3be:	701a      	strb	r2, [r3, #0]

                /* Setup the length appropriately.  */
                transfer_request -> ux_slave_transfer_request_requested_length =  1;
 800f3c0:	693b      	ldr	r3, [r7, #16]
 800f3c2:	2201      	movs	r2, #1
 800f3c4:	615a      	str	r2, [r3, #20]

                /* Set the phase of the transfer to data out.  */
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 800f3c6:	693b      	ldr	r3, [r7, #16]
 800f3c8:	2203      	movs	r2, #3
 800f3ca:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Send the descriptor with the appropriate length to the host.  */
                status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 800f3cc:	2201      	movs	r2, #1
 800f3ce:	2101      	movs	r1, #1
 800f3d0:	6938      	ldr	r0, [r7, #16]
 800f3d2:	f001 fcc9 	bl	8010d68 <_ux_device_stack_transfer_request>
 800f3d6:	60f8      	str	r0, [r7, #12]

                /* Return the function status.  */
                return(status);
 800f3d8:	68fb      	ldr	r3, [r7, #12]
 800f3da:	e006      	b.n	800f3ea <_ux_device_stack_alternate_setting_get+0x6e>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 800f3dc:	69fb      	ldr	r3, [r7, #28]
 800f3de:	699b      	ldr	r3, [r3, #24]
 800f3e0:	61fb      	str	r3, [r7, #28]
        while (interface_ptr != UX_NULL)
 800f3e2:	69fb      	ldr	r3, [r7, #28]
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	d1da      	bne.n	800f39e <_ux_device_stack_alternate_setting_get+0x22>
#endif
        }
    }

    /* Return error completion. */
    return(UX_ERROR);
 800f3e8:	23ff      	movs	r3, #255	@ 0xff
}
 800f3ea:	4618      	mov	r0, r3
 800f3ec:	3720      	adds	r7, #32
 800f3ee:	46bd      	mov	sp, r7
 800f3f0:	bd80      	pop	{r7, pc}
 800f3f2:	bf00      	nop
 800f3f4:	20003af8 	.word	0x20003af8

0800f3f8 <_ux_device_stack_alternate_setting_set>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_set(ULONG interface_value, ULONG alternate_setting_value)
{
 800f3f8:	b580      	push	{r7, lr}
 800f3fa:	b0a4      	sub	sp, #144	@ 0x90
 800f3fc:	af00      	add	r7, sp, #0
 800f3fe:	6078      	str	r0, [r7, #4]
 800f400:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_SET, interface_value, alternate_setting_value, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 800f402:	4bb5      	ldr	r3, [pc, #724]	@ (800f6d8 <_ux_device_stack_alternate_setting_set+0x2e0>)
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	3320      	adds	r3, #32
 800f408:	673b      	str	r3, [r7, #112]	@ 0x70

    /* Protocol error must be reported when it's unconfigured */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 800f40a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f40c:	681b      	ldr	r3, [r3, #0]
 800f40e:	2b03      	cmp	r3, #3
 800f410:	d001      	beq.n	800f416 <_ux_device_stack_alternate_setting_set+0x1e>
        return(UX_FUNCTION_NOT_SUPPORTED);
 800f412:	2354      	movs	r3, #84	@ 0x54
 800f414:	e1ef      	b.n	800f7f6 <_ux_device_stack_alternate_setting_set+0x3fe>

    /* Find the current interface.  */
    interface_ptr =  device -> ux_slave_device_first_interface;
 800f416:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f418:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f41c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    /* Scan all interfaces if any. */
    while (interface_ptr != UX_NULL)
 800f420:	e00b      	b.n	800f43a <_ux_device_stack_alternate_setting_set+0x42>
    {

        if (interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 800f422:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f426:	7b9b      	ldrb	r3, [r3, #14]
 800f428:	461a      	mov	r2, r3
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	4293      	cmp	r3, r2
 800f42e:	d009      	beq.n	800f444 <_ux_device_stack_alternate_setting_set+0x4c>
            break;
        else
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 800f430:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f434:	699b      	ldr	r3, [r3, #24]
 800f436:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    while (interface_ptr != UX_NULL)
 800f43a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d1ef      	bne.n	800f422 <_ux_device_stack_alternate_setting_set+0x2a>
 800f442:	e000      	b.n	800f446 <_ux_device_stack_alternate_setting_set+0x4e>
            break;
 800f444:	bf00      	nop
        interface_ptr = UX_NULL;
#endif

    /* We must have found the interface pointer for the interface value
       requested by the caller.  */
    if (interface_ptr == UX_NULL)
 800f446:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d106      	bne.n	800f45c <_ux_device_stack_alternate_setting_set+0x64>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_INTERFACE_HANDLE_UNKNOWN);
 800f44e:	2252      	movs	r2, #82	@ 0x52
 800f450:	2107      	movs	r1, #7
 800f452:	2002      	movs	r0, #2
 800f454:	f001 fd12 	bl	8010e7c <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface_ptr, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_INTERFACE_HANDLE_UNKNOWN);
 800f458:	2352      	movs	r3, #82	@ 0x52
 800f45a:	e1cc      	b.n	800f7f6 <_ux_device_stack_alternate_setting_set+0x3fe>
    }

    /* If the host is requesting a change of alternate setting to the current one,
       we do not need to do any work.  */
    if (interface_ptr -> ux_slave_interface_descriptor.bAlternateSetting == alternate_setting_value)
 800f45c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f460:	7bdb      	ldrb	r3, [r3, #15]
 800f462:	461a      	mov	r2, r3
 800f464:	683b      	ldr	r3, [r7, #0]
 800f466:	4293      	cmp	r3, r2
 800f468:	d101      	bne.n	800f46e <_ux_device_stack_alternate_setting_set+0x76>
        return(UX_SUCCESS);       
 800f46a:	2300      	movs	r3, #0
 800f46c:	e1c3      	b.n	800f7f6 <_ux_device_stack_alternate_setting_set+0x3fe>

    return(UX_FUNCTION_NOT_SUPPORTED);
#else

    /* Get the pointer to the DCD. */
    dcd =  &_ux_system_slave->ux_system_slave_dcd;
 800f46e:	4b9a      	ldr	r3, [pc, #616]	@ (800f6d8 <_ux_device_stack_alternate_setting_set+0x2e0>)
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* We may have multiple configurations!  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 800f474:	4b98      	ldr	r3, [pc, #608]	@ (800f6d8 <_ux_device_stack_alternate_setting_set+0x2e0>)
 800f476:	681b      	ldr	r3, [r3, #0]
 800f478:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f47c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 800f480:	4b95      	ldr	r3, [pc, #596]	@ (800f6d8 <_ux_device_stack_alternate_setting_set+0x2e0>)
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800f488:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

    /* Parse the device framework and locate a configuration descriptor. */
    while (device_framework_length != 0)
 800f48c:	e1ad      	b.n	800f7ea <_ux_device_stack_alternate_setting_set+0x3f2>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 800f48e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f492:	781b      	ldrb	r3, [r3, #0]
 800f494:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* And its length.  */
        descriptor_type =*  (device_framework + 1);
 800f496:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f49a:	785b      	ldrb	r3, [r3, #1]
 800f49c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
                
        /* Check if this is a configuration descriptor. */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 800f4a0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800f4a4:	2b02      	cmp	r3, #2
 800f4a6:	f040 8194 	bne.w	800f7d2 <_ux_device_stack_alternate_setting_set+0x3da>
        {

            /* Parse the descriptor in something more readable. */
            _ux_utility_descriptor_parse(device_framework,
 800f4aa:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800f4ae:	2208      	movs	r2, #8
 800f4b0:	498a      	ldr	r1, [pc, #552]	@ (800f6dc <_ux_device_stack_alternate_setting_set+0x2e4>)
 800f4b2:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 800f4b6:	f001 fddb 	bl	8011070 <_ux_utility_descriptor_parse>
                        _ux_system_configuration_descriptor_structure,
                        UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &configuration_descriptor);

            /* Now we need to check the configuration value.  */
            if (configuration_descriptor.bConfigurationValue == device -> ux_slave_device_configuration_selected)
 800f4ba:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800f4be:	461a      	mov	r2, r3
 800f4c0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f4c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800f4c6:	429a      	cmp	r2, r3
 800f4c8:	f040 8183 	bne.w	800f7d2 <_ux_device_stack_alternate_setting_set+0x3da>
            {

                /* Limit the search in current configuration descriptor. */
                device_framework_length = configuration_descriptor.wTotalLength;
 800f4cc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f4d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

                /* We have found the configuration value that was selected by the host   
                   We need to scan all the interface descriptors following this
                   configuration descriptor and locate the interface for which the alternate
                   setting must be changed. */
                while (device_framework_length != 0)
 800f4d4:	e177      	b.n	800f7c6 <_ux_device_stack_alternate_setting_set+0x3ce>
                {

                    /* Get the length of the current descriptor.  */
                    descriptor_length =  (ULONG) *device_framework;
 800f4d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f4da:	781b      	ldrb	r3, [r3, #0]
 800f4dc:	66bb      	str	r3, [r7, #104]	@ 0x68

                    /* And its type.  */
                    descriptor_type = *(device_framework + 1); 
 800f4de:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f4e2:	785b      	ldrb	r3, [r3, #1]
 800f4e4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
                
                    /* Check if this is an interface descriptor. */
                    if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 800f4e8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800f4ec:	2b04      	cmp	r3, #4
 800f4ee:	f040 815e 	bne.w	800f7ae <_ux_device_stack_alternate_setting_set+0x3b6>
                    {

                        /* Parse the descriptor in something more readable. */
                        _ux_utility_descriptor_parse(device_framework,
 800f4f2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800f4f6:	2209      	movs	r2, #9
 800f4f8:	4979      	ldr	r1, [pc, #484]	@ (800f6e0 <_ux_device_stack_alternate_setting_set+0x2e8>)
 800f4fa:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 800f4fe:	f001 fdb7 	bl	8011070 <_ux_utility_descriptor_parse>
                                    _ux_system_interface_descriptor_structure,
                                    UX_INTERFACE_DESCRIPTOR_ENTRIES,
                                    (UCHAR *) &interface_descriptor);

                        /* Check if this is the interface we are searching. */
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 800f502:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800f506:	461a      	mov	r2, r3
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	4293      	cmp	r3, r2
 800f50c:	f040 814f 	bne.w	800f7ae <_ux_device_stack_alternate_setting_set+0x3b6>
                            interface_descriptor.bAlternateSetting == alternate_setting_value)
 800f510:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800f514:	461a      	mov	r2, r3
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 800f516:	683b      	ldr	r3, [r7, #0]
 800f518:	4293      	cmp	r3, r2
 800f51a:	f040 8148 	bne.w	800f7ae <_ux_device_stack_alternate_setting_set+0x3b6>
                        {

                            /* We have found the right interface and alternate setting. Before
                               we mount all the endpoints for this interface, we need to
                               unmount the endpoints associated with the previous alternate setting.  */
                            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 800f51e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f522:	69db      	ldr	r3, [r3, #28]
 800f524:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                            while (endpoint != UX_NULL)
 800f528:	e026      	b.n	800f578 <_ux_device_stack_alternate_setting_set+0x180>
                            {

                                /* Abort any pending transfer.  */
                                _ux_device_stack_transfer_all_request_abort(endpoint, UX_TRANSFER_BUS_RESET);
 800f52a:	2126      	movs	r1, #38	@ 0x26
 800f52c:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800f530:	f001 fc08 	bl	8010d44 <_ux_device_stack_transfer_all_request_abort>

                                /* The device controller must be called to destroy the endpoint.  */
                                dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, (VOID *) endpoint);
 800f534:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f536:	699b      	ldr	r3, [r3, #24]
 800f538:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f53c:	210f      	movs	r1, #15
 800f53e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800f540:	4798      	blx	r3

                                /* Get the next endpoint.  */
                                next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 800f542:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f546:	695b      	ldr	r3, [r3, #20]
 800f548:	653b      	str	r3, [r7, #80]	@ 0x50
                
                                /* Free the endpoint.  */
                                endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 800f54a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f54e:	2200      	movs	r2, #0
 800f550:	601a      	str	r2, [r3, #0]
                        
                                /* Make sure the endpoint instance is now cleaned up.  */
                                endpoint -> ux_slave_endpoint_state =  0;
 800f552:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f556:	2200      	movs	r2, #0
 800f558:	605a      	str	r2, [r3, #4]
                                endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 800f55a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f55e:	2200      	movs	r2, #0
 800f560:	615a      	str	r2, [r3, #20]
                                endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 800f562:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f566:	2200      	movs	r2, #0
 800f568:	619a      	str	r2, [r3, #24]
                                endpoint -> ux_slave_endpoint_device =  UX_NULL;
 800f56a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f56e:	2200      	movs	r2, #0
 800f570:	61da      	str	r2, [r3, #28]
                                                        
                                /* Now we refresh the endpoint pointer.  */
                                endpoint =  next_endpoint;
 800f572:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f574:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                            while (endpoint != UX_NULL)
 800f578:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d1d4      	bne.n	800f52a <_ux_device_stack_alternate_setting_set+0x132>
                            }

                            /* Now clear the interface endpoint entry.  */
                            interface_ptr -> ux_slave_interface_first_endpoint = UX_NULL;
 800f580:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f584:	2200      	movs	r2, #0
 800f586:	61da      	str	r2, [r3, #28]

                            /* Point beyond the interface descriptor.  */
                            device_framework_length -=  (ULONG) *device_framework;
 800f588:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f58c:	781b      	ldrb	r3, [r3, #0]
 800f58e:	461a      	mov	r2, r3
 800f590:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f594:	1a9b      	subs	r3, r3, r2
 800f596:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            device_framework +=  (ULONG) *device_framework;
 800f59a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f59e:	781b      	ldrb	r3, [r3, #0]
 800f5a0:	461a      	mov	r2, r3
 800f5a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f5a6:	4413      	add	r3, r2
 800f5a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                        
                            /* Parse the device framework and locate endpoint descriptor(s).  */
                            while (device_framework_length != 0)
 800f5ac:	e0c9      	b.n	800f742 <_ux_device_stack_alternate_setting_set+0x34a>
                            {
                        
                                /* Get the length of the current descriptor.  */
                                descriptor_length =  (ULONG) *device_framework;
 800f5ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f5b2:	781b      	ldrb	r3, [r3, #0]
 800f5b4:	66bb      	str	r3, [r7, #104]	@ 0x68
                        
                                /* And its type.  */
                                descriptor_type =  *(device_framework + 1);
 800f5b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f5ba:	785b      	ldrb	r3, [r3, #1]
 800f5bc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
                                        
                                /* Check if this is an endpoint descriptor.  */
                                switch(descriptor_type)
 800f5c0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800f5c4:	2b05      	cmp	r3, #5
 800f5c6:	d009      	beq.n	800f5dc <_ux_device_stack_alternate_setting_set+0x1e4>
 800f5c8:	2b05      	cmp	r3, #5
 800f5ca:	f300 80ad 	bgt.w	800f728 <_ux_device_stack_alternate_setting_set+0x330>
 800f5ce:	2b02      	cmp	r3, #2
 800f5d0:	f000 80a6 	beq.w	800f720 <_ux_device_stack_alternate_setting_set+0x328>
 800f5d4:	2b04      	cmp	r3, #4
 800f5d6:	f000 80a3 	beq.w	800f720 <_ux_device_stack_alternate_setting_set+0x328>


                                default:
                                
                                    /* We have found another descriptor embedded in the interface. Ignore it.  */
                                    break;
 800f5da:	e0a5      	b.n	800f728 <_ux_device_stack_alternate_setting_set+0x330>
                                    endpoint = device -> ux_slave_device_endpoints_pool;
 800f5dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f5de:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f5e2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                                    endpoints_pool_number = device -> ux_slave_device_endpoints_pool_number;
 800f5e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f5e8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800f5ec:	67bb      	str	r3, [r7, #120]	@ 0x78
                                    while (endpoints_pool_number != 0)
 800f5ee:	e011      	b.n	800f614 <_ux_device_stack_alternate_setting_set+0x21c>
                                        if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 800f5f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d104      	bne.n	800f604 <_ux_device_stack_alternate_setting_set+0x20c>
                                            endpoint ->    ux_slave_endpoint_status = UX_USED;
 800f5fa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f5fe:	2201      	movs	r2, #1
 800f600:	601a      	str	r2, [r3, #0]
                                            break;
 800f602:	e00a      	b.n	800f61a <_ux_device_stack_alternate_setting_set+0x222>
                                        endpoint++;
 800f604:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f608:	3380      	adds	r3, #128	@ 0x80
 800f60a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                                       endpoints_pool_number--; 
 800f60e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f610:	3b01      	subs	r3, #1
 800f612:	67bb      	str	r3, [r7, #120]	@ 0x78
                                    while (endpoints_pool_number != 0)
 800f614:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f616:	2b00      	cmp	r3, #0
 800f618:	d1ea      	bne.n	800f5f0 <_ux_device_stack_alternate_setting_set+0x1f8>
                                    if (endpoints_pool_number == 0)
 800f61a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f61c:	2b00      	cmp	r3, #0
 800f61e:	d101      	bne.n	800f624 <_ux_device_stack_alternate_setting_set+0x22c>
                                        return(UX_MEMORY_INSUFFICIENT);
 800f620:	2312      	movs	r3, #18
 800f622:	e0e8      	b.n	800f7f6 <_ux_device_stack_alternate_setting_set+0x3fe>
                                                    (UCHAR *) &endpoint -> ux_slave_endpoint_descriptor);
 800f624:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f628:	330c      	adds	r3, #12
                                    _ux_utility_descriptor_parse(device_framework,
 800f62a:	2206      	movs	r2, #6
 800f62c:	492d      	ldr	r1, [pc, #180]	@ (800f6e4 <_ux_device_stack_alternate_setting_set+0x2ec>)
 800f62e:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 800f632:	f001 fd1d 	bl	8011070 <_ux_utility_descriptor_parse>
                                    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 800f636:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f63a:	3320      	adds	r3, #32
 800f63c:	65bb      	str	r3, [r7, #88]	@ 0x58
                                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 800f63e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f642:	8a1b      	ldrh	r3, [r3, #16]
                                    max_transfer_length =
 800f644:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f648:	677b      	str	r3, [r7, #116]	@ 0x74
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 800f64a:	4b23      	ldr	r3, [pc, #140]	@ (800f6d8 <_ux_device_stack_alternate_setting_set+0x2e0>)
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 800f652:	2b02      	cmp	r3, #2
 800f654:	d11a      	bne.n	800f68c <_ux_device_stack_alternate_setting_set+0x294>
                                        (endpoint -> ux_slave_endpoint_descriptor.bmAttributes & 0x1u))
 800f656:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f65a:	7bdb      	ldrb	r3, [r3, #15]
 800f65c:	f003 0301 	and.w	r3, r3, #1
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 800f660:	2b00      	cmp	r3, #0
 800f662:	d013      	beq.n	800f68c <_ux_device_stack_alternate_setting_set+0x294>
                                        n_trans = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 800f664:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f668:	8a1b      	ldrh	r3, [r3, #16]
 800f66a:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 800f66e:	657b      	str	r3, [r7, #84]	@ 0x54
                                        if (n_trans)
 800f670:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f672:	2b00      	cmp	r3, #0
 800f674:	d00a      	beq.n	800f68c <_ux_device_stack_alternate_setting_set+0x294>
                                            n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 800f676:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f678:	0adb      	lsrs	r3, r3, #11
 800f67a:	657b      	str	r3, [r7, #84]	@ 0x54
                                            n_trans ++;
 800f67c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f67e:	3301      	adds	r3, #1
 800f680:	657b      	str	r3, [r7, #84]	@ 0x54
                                            max_transfer_length *= n_trans;
 800f682:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f684:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f686:	fb02 f303 	mul.w	r3, r2, r3
 800f68a:	677b      	str	r3, [r7, #116]	@ 0x74
                                    transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 800f68c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f68e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800f690:	621a      	str	r2, [r3, #32]
                                    transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 800f692:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f694:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f698:	609a      	str	r2, [r3, #8]
                                    transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 800f69a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f69c:	f04f 32ff 	mov.w	r2, #4294967295
 800f6a0:	64da      	str	r2, [r3, #76]	@ 0x4c
                                    endpoint -> ux_slave_endpoint_interface =  interface_ptr;
 800f6a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f6a6:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800f6aa:	619a      	str	r2, [r3, #24]
                                    endpoint -> ux_slave_endpoint_device =  device;
 800f6ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f6b0:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800f6b2:	61da      	str	r2, [r3, #28]
                                    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 800f6b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f6b6:	699b      	ldr	r3, [r3, #24]
 800f6b8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f6bc:	210e      	movs	r1, #14
 800f6be:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800f6c0:	4798      	blx	r3
 800f6c2:	65f8      	str	r0, [r7, #92]	@ 0x5c
                                    if (status != UX_SUCCESS)
 800f6c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d00e      	beq.n	800f6e8 <_ux_device_stack_alternate_setting_set+0x2f0>
                                        endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 800f6ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f6ce:	2200      	movs	r2, #0
 800f6d0:	601a      	str	r2, [r3, #0]
                                        return(status);
 800f6d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f6d4:	e08f      	b.n	800f7f6 <_ux_device_stack_alternate_setting_set+0x3fe>
 800f6d6:	bf00      	nop
 800f6d8:	20003af8 	.word	0x20003af8
 800f6dc:	20000040 	.word	0x20000040
 800f6e0:	20000048 	.word	0x20000048
 800f6e4:	20000028 	.word	0x20000028
                                    if (interface_ptr -> ux_slave_interface_first_endpoint == UX_NULL)
 800f6e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f6ec:	69db      	ldr	r3, [r3, #28]
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d105      	bne.n	800f6fe <_ux_device_stack_alternate_setting_set+0x306>
                                        interface_ptr -> ux_slave_interface_first_endpoint =  endpoint;
 800f6f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f6f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f6fa:	61da      	str	r2, [r3, #28]
                                    break;
 800f6fc:	e015      	b.n	800f72a <_ux_device_stack_alternate_setting_set+0x332>
                                        endpoint_link =  interface_ptr -> ux_slave_interface_first_endpoint;
 800f6fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f702:	69db      	ldr	r3, [r3, #28]
 800f704:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 800f706:	e002      	b.n	800f70e <_ux_device_stack_alternate_setting_set+0x316>
                                            endpoint_link =  endpoint_link -> ux_slave_endpoint_next_endpoint;
 800f708:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f70a:	695b      	ldr	r3, [r3, #20]
 800f70c:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 800f70e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f710:	695b      	ldr	r3, [r3, #20]
 800f712:	2b00      	cmp	r3, #0
 800f714:	d1f8      	bne.n	800f708 <_ux_device_stack_alternate_setting_set+0x310>
                                        endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 800f716:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f718:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f71c:	615a      	str	r2, [r3, #20]
                                    break;
 800f71e:	e004      	b.n	800f72a <_ux_device_stack_alternate_setting_set+0x332>
                                    device_framework_length =  descriptor_length;
 800f720:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f722:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                                    break;
 800f726:	e000      	b.n	800f72a <_ux_device_stack_alternate_setting_set+0x332>
                                    break;
 800f728:	bf00      	nop
                                }
                        
                                /* Adjust what is left of the device framework.  */
                                device_framework_length -=  descriptor_length;
 800f72a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800f72e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f730:	1ad3      	subs	r3, r2, r3
 800f732:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                        
                                /* Point to the next descriptor.  */
                                device_framework +=  descriptor_length;
 800f736:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800f73a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f73c:	4413      	add	r3, r2
 800f73e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                            while (device_framework_length != 0)
 800f742:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f746:	2b00      	cmp	r3, #0
 800f748:	f47f af31 	bne.w	800f5ae <_ux_device_stack_alternate_setting_set+0x1b6>
                            }

                            /* The interface descriptor in the current class must be changed to the new alternate setting.  */
                            _ux_utility_memory_copy(&interface_ptr -> ux_slave_interface_descriptor, &interface_descriptor, sizeof(UX_INTERFACE_DESCRIPTOR)); /* Use case of memcpy is verified. */
 800f74c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f750:	330c      	adds	r3, #12
 800f752:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 800f756:	220c      	movs	r2, #12
 800f758:	4618      	mov	r0, r3
 800f75a:	f001 ff2d 	bl	80115b8 <_ux_utility_memory_copy>
                            
                            /* Get the class for the interface.  */
                            class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber];
 800f75e:	4b28      	ldr	r3, [pc, #160]	@ (800f800 <_ux_device_stack_alternate_setting_set+0x408>)
 800f760:	681a      	ldr	r2, [r3, #0]
 800f762:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f766:	7b9b      	ldrb	r3, [r3, #14]
 800f768:	3344      	adds	r3, #68	@ 0x44
 800f76a:	009b      	lsls	r3, r3, #2
 800f76c:	4413      	add	r3, r2
 800f76e:	685b      	ldr	r3, [r3, #4]
 800f770:	663b      	str	r3, [r7, #96]	@ 0x60

                            /* Check if class driver is available. */
                            if (class_ptr == UX_NULL || class_ptr -> ux_slave_class_status == UX_UNUSED)
 800f772:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f774:	2b00      	cmp	r3, #0
 800f776:	d003      	beq.n	800f780 <_ux_device_stack_alternate_setting_set+0x388>
 800f778:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f77a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	d101      	bne.n	800f784 <_ux_device_stack_alternate_setting_set+0x38c>
                            {

                                return (UX_NO_CLASS_MATCH);
 800f780:	2357      	movs	r3, #87	@ 0x57
 800f782:	e038      	b.n	800f7f6 <_ux_device_stack_alternate_setting_set+0x3fe>
                            }
                        
                            /* The interface attached to this configuration must be changed at the class
                               level.  */
                            class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_CHANGE;
 800f784:	2306      	movs	r3, #6
 800f786:	60fb      	str	r3, [r7, #12]
                            class_command.ux_slave_class_command_interface =   (VOID *) interface_ptr;
 800f788:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f78c:	617b      	str	r3, [r7, #20]

                            /* And store it.  */
                            class_command.ux_slave_class_command_class_ptr =  class_ptr;
 800f78e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f790:	62fb      	str	r3, [r7, #44]	@ 0x2c
                            
                            /* We can now memorize the interface pointer associated with this class.  */
                            class_ptr -> ux_slave_class_interface = interface_ptr;
 800f792:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f794:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800f798:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
                            
                            /* We have found a potential candidate. Call this registered class entry function to change the alternate setting.  */
                            status = class_ptr -> ux_slave_class_entry_function(&class_command);
 800f79c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f79e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f7a0:	f107 020c 	add.w	r2, r7, #12
 800f7a4:	4610      	mov	r0, r2
 800f7a6:	4798      	blx	r3
 800f7a8:	65f8      	str	r0, [r7, #92]	@ 0x5c

                            /* We are done here.  */
                            return(status); 
 800f7aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f7ac:	e023      	b.n	800f7f6 <_ux_device_stack_alternate_setting_set+0x3fe>
                        }
                    }               

                    /* Adjust what is left of the device framework.  */
                    device_framework_length -=  descriptor_length;
 800f7ae:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800f7b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f7b4:	1ad3      	subs	r3, r2, r3
 800f7b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

                    /* Point to the next descriptor.  */
                    device_framework +=  descriptor_length;
 800f7ba:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800f7be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f7c0:	4413      	add	r3, r2
 800f7c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                while (device_framework_length != 0)
 800f7c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	f47f ae83 	bne.w	800f4d6 <_ux_device_stack_alternate_setting_set+0xde>
                }

                /* In case alter setting not found, report protocol error. */
                break;
 800f7d0:	e010      	b.n	800f7f4 <_ux_device_stack_alternate_setting_set+0x3fc>
            }
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 800f7d2:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800f7d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f7d8:	1ad3      	subs	r3, r2, r3
 800f7da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 800f7de:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800f7e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f7e4:	4413      	add	r3, r2
 800f7e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    while (device_framework_length != 0)
 800f7ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	f47f ae4d 	bne.w	800f48e <_ux_device_stack_alternate_setting_set+0x96>
    }

    /* Return error completion.  */
    return(UX_ERROR);
 800f7f4:	23ff      	movs	r3, #255	@ 0xff
#endif
}
 800f7f6:	4618      	mov	r0, r3
 800f7f8:	3790      	adds	r7, #144	@ 0x90
 800f7fa:	46bd      	mov	sp, r7
 800f7fc:	bd80      	pop	{r7, pc}
 800f7fe:	bf00      	nop
 800f800:	20003af8 	.word	0x20003af8

0800f804 <_ux_device_stack_class_register>:
UINT  _ux_device_stack_class_register(UCHAR *class_name,
                        UINT (*class_entry_function)(struct UX_SLAVE_CLASS_COMMAND_STRUCT *),
                        ULONG configuration_number,
                        ULONG interface_number,
                        VOID *parameter)
{
 800f804:	b580      	push	{r7, lr}
 800f806:	b092      	sub	sp, #72	@ 0x48
 800f808:	af00      	add	r7, sp, #0
 800f80a:	60f8      	str	r0, [r7, #12]
 800f80c:	60b9      	str	r1, [r7, #8]
 800f80e:	607a      	str	r2, [r7, #4]
 800f810:	603b      	str	r3, [r7, #0]

UX_SLAVE_CLASS              *class_inst;
UINT                        status;
UX_SLAVE_CLASS_COMMAND      command;
UINT                        class_name_length =  0;
 800f812:	2300      	movs	r3, #0
 800f814:	613b      	str	r3, [r7, #16]
ULONG                       class_index;
#endif


    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 800f816:	f107 0310 	add.w	r3, r7, #16
 800f81a:	223f      	movs	r2, #63	@ 0x3f
 800f81c:	4619      	mov	r1, r3
 800f81e:	68f8      	ldr	r0, [r7, #12]
 800f820:	f002 f852 	bl	80118c8 <_ux_utility_string_length_check>
 800f824:	6478      	str	r0, [r7, #68]	@ 0x44
    if (status)
 800f826:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d001      	beq.n	800f830 <_ux_device_stack_class_register+0x2c>
        return(status);
 800f82c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f82e:	e035      	b.n	800f89c <_ux_device_stack_class_register+0x98>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLASS_REGISTER, class_name, interface_number, parameter, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get first class.  */
    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 800f830:	4b1c      	ldr	r3, [pc, #112]	@ (800f8a4 <_ux_device_stack_class_register+0xa0>)
 800f832:	681b      	ldr	r3, [r3, #0]
 800f834:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800f838:	643b      	str	r3, [r7, #64]	@ 0x40
    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
    {
#endif

        /* Check if this class is already used.  */
        if (class_inst -> ux_slave_class_status == UX_UNUSED)
 800f83a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f83c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d12b      	bne.n	800f89a <_ux_device_stack_class_register+0x96>

#if defined(UX_NAME_REFERENCED_BY_POINTER)
            class_inst -> ux_slave_class_name = (const UCHAR *)class_name;
#else
            /* We have found a free container for the class. Copy the name (with null-terminator).  */
            _ux_utility_memory_copy(class_inst -> ux_slave_class_name, class_name, class_name_length + 1); /* Use case of memcpy is verified. */
 800f842:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800f844:	693b      	ldr	r3, [r7, #16]
 800f846:	3301      	adds	r3, #1
 800f848:	461a      	mov	r2, r3
 800f84a:	68f9      	ldr	r1, [r7, #12]
 800f84c:	f001 feb4 	bl	80115b8 <_ux_utility_memory_copy>
#endif
            
            /* Memorize the entry function of this class.  */
            class_inst -> ux_slave_class_entry_function =  class_entry_function;
 800f850:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f852:	68ba      	ldr	r2, [r7, #8]
 800f854:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Memorize the pointer to the application parameter.  */
            class_inst -> ux_slave_class_interface_parameter =  parameter;
 800f856:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f858:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f85a:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
            
            /* Memorize the configuration number on which this instance will be called.  */
            class_inst -> ux_slave_class_configuration_number =  configuration_number;
 800f85e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f860:	687a      	ldr	r2, [r7, #4]
 800f862:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
            
            /* Memorize the interface number on which this instance will be called.  */
            class_inst -> ux_slave_class_interface_number =  interface_number;
 800f866:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f868:	683a      	ldr	r2, [r7, #0]
 800f86a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            
            /* Build all the fields of the Class Command to initialize the class.  */
            command.ux_slave_class_command_request    =  UX_SLAVE_CLASS_COMMAND_INITIALIZE;
 800f86e:	2305      	movs	r3, #5
 800f870:	617b      	str	r3, [r7, #20]
            command.ux_slave_class_command_parameter  =  parameter;
 800f872:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f874:	63bb      	str	r3, [r7, #56]	@ 0x38
            command.ux_slave_class_command_class_ptr  =  class_inst;
 800f876:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f878:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Call the class initialization routine.  */
            status = class_entry_function(&command);
 800f87a:	f107 0214 	add.w	r2, r7, #20
 800f87e:	68bb      	ldr	r3, [r7, #8]
 800f880:	4610      	mov	r0, r2
 800f882:	4798      	blx	r3
 800f884:	6478      	str	r0, [r7, #68]	@ 0x44
            
            /* Check the status.  */
            if (status != UX_SUCCESS)
 800f886:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d001      	beq.n	800f890 <_ux_device_stack_class_register+0x8c>
                return(status);
 800f88c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f88e:	e005      	b.n	800f89c <_ux_device_stack_class_register+0x98>
            
            /* Make this class used now.  */
            class_inst -> ux_slave_class_status = UX_USED;
 800f890:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f892:	2201      	movs	r2, #1
 800f894:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Return successful completion.  */
            return(UX_SUCCESS);
 800f896:	2300      	movs	r3, #0
 800f898:	e000      	b.n	800f89c <_ux_device_stack_class_register+0x98>
        class_inst ++;
    }    
#endif

    /* No more entries in the class table.  */
    return(UX_MEMORY_INSUFFICIENT);
 800f89a:	2312      	movs	r3, #18
}
 800f89c:	4618      	mov	r0, r3
 800f89e:	3748      	adds	r7, #72	@ 0x48
 800f8a0:	46bd      	mov	sp, r7
 800f8a2:	bd80      	pop	{r7, pc}
 800f8a4:	20003af8 	.word	0x20003af8

0800f8a8 <_ux_device_stack_clear_feature>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_clear_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 800f8a8:	b580      	push	{r7, lr}
 800f8aa:	b08a      	sub	sp, #40	@ 0x28
 800f8ac:	af00      	add	r7, sp, #0
 800f8ae:	60f8      	str	r0, [r7, #12]
 800f8b0:	60b9      	str	r1, [r7, #8]
 800f8b2:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLEAR_FEATURE, request_type, request_value, request_index, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 800f8b4:	4b2b      	ldr	r3, [pc, #172]	@ (800f964 <_ux_device_stack_clear_feature+0xbc>)
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 800f8ba:	4b2a      	ldr	r3, [pc, #168]	@ (800f964 <_ux_device_stack_clear_feature+0xbc>)
 800f8bc:	681b      	ldr	r3, [r3, #0]
 800f8be:	3320      	adds	r3, #32
 800f8c0:	61bb      	str	r3, [r7, #24]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 800f8c2:	69bb      	ldr	r3, [r7, #24]
 800f8c4:	3318      	adds	r3, #24
 800f8c6:	617b      	str	r3, [r7, #20]

    /* The request can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	f003 0303 	and.w	r3, r3, #3
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d002      	beq.n	800f8d8 <_ux_device_stack_clear_feature+0x30>
 800f8d2:	2b02      	cmp	r3, #2
 800f8d4:	d011      	beq.n	800f8fa <_ux_device_stack_clear_feature+0x52>
 800f8d6:	e036      	b.n	800f946 <_ux_device_stack_clear_feature+0x9e>
    {
    
    case UX_REQUEST_TARGET_DEVICE:

        /* Check if we have a DEVICE_REMOTE_WAKEUP Feature.  */
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 800f8d8:	68bb      	ldr	r3, [r7, #8]
 800f8da:	2b01      	cmp	r3, #1
 800f8dc:	d13b      	bne.n	800f956 <_ux_device_stack_clear_feature+0xae>
        {

            /* Check if we have the capability. */
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 800f8de:	4b21      	ldr	r3, [pc, #132]	@ (800f964 <_ux_device_stack_clear_feature+0xbc>)
 800f8e0:	681b      	ldr	r3, [r3, #0]
 800f8e2:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d005      	beq.n	800f8f6 <_ux_device_stack_clear_feature+0x4e>
            {

                /* Disable the feature. */
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_FALSE;
 800f8ea:	4b1e      	ldr	r3, [pc, #120]	@ (800f964 <_ux_device_stack_clear_feature+0xbc>)
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	2200      	movs	r2, #0
 800f8f0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

                /* Protocol error. */
                return (UX_FUNCTION_NOT_SUPPORTED);
        }

        break;
 800f8f4:	e02f      	b.n	800f956 <_ux_device_stack_clear_feature+0xae>
                return (UX_FUNCTION_NOT_SUPPORTED);
 800f8f6:	2354      	movs	r3, #84	@ 0x54
 800f8f8:	e02f      	b.n	800f95a <_ux_device_stack_clear_feature+0xb2>
    case UX_REQUEST_TARGET_ENDPOINT:

        /* The only clear feature for endpoint is ENDPOINT_STALL. This clears
           the endpoint of the stall situation and resets its data toggle. 
           We need to find the endpoint through the interface(s). */
        interface_ptr =  device -> ux_slave_device_first_interface;
 800f8fa:	69bb      	ldr	r3, [r7, #24]
 800f8fc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f900:	627b      	str	r3, [r7, #36]	@ 0x24

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        while (interface_ptr != UX_NULL)
 800f902:	e01d      	b.n	800f940 <_ux_device_stack_clear_feature+0x98>
        {
#endif

            /* Get the first endpoint for this interface.  */
            endpoint_target =  interface_ptr -> ux_slave_interface_first_endpoint;
 800f904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f906:	69db      	ldr	r3, [r3, #28]
 800f908:	623b      	str	r3, [r7, #32]
                
            /* Parse all the endpoints.  */
            while (endpoint_target != UX_NULL)
 800f90a:	e013      	b.n	800f934 <_ux_device_stack_clear_feature+0x8c>
            {

                /* Check the endpoint index.  */
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 800f90c:	6a3b      	ldr	r3, [r7, #32]
 800f90e:	7b9b      	ldrb	r3, [r3, #14]
 800f910:	461a      	mov	r2, r3
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	4293      	cmp	r3, r2
 800f916:	d10a      	bne.n	800f92e <_ux_device_stack_clear_feature+0x86>
                {

                    /* Reset the endpoint.  */
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_RESET_ENDPOINT, endpoint_target);
 800f918:	69fb      	ldr	r3, [r7, #28]
 800f91a:	699b      	ldr	r3, [r3, #24]
 800f91c:	6a3a      	ldr	r2, [r7, #32]
 800f91e:	2110      	movs	r1, #16
 800f920:	69f8      	ldr	r0, [r7, #28]
 800f922:	4798      	blx	r3
                    
                    /* Mark its state now.  */
                    endpoint_target -> ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 800f924:	6a3b      	ldr	r3, [r7, #32]
 800f926:	2200      	movs	r2, #0
 800f928:	605a      	str	r2, [r3, #4]

                    /* Return the function status.  */
                    return(UX_SUCCESS);
 800f92a:	2300      	movs	r3, #0
 800f92c:	e015      	b.n	800f95a <_ux_device_stack_clear_feature+0xb2>
                }

                /* Next endpoint.  */
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 800f92e:	6a3b      	ldr	r3, [r7, #32]
 800f930:	695b      	ldr	r3, [r3, #20]
 800f932:	623b      	str	r3, [r7, #32]
            while (endpoint_target != UX_NULL)
 800f934:	6a3b      	ldr	r3, [r7, #32]
 800f936:	2b00      	cmp	r3, #0
 800f938:	d1e8      	bne.n	800f90c <_ux_device_stack_clear_feature+0x64>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Next interface.  */
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 800f93a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f93c:	699b      	ldr	r3, [r3, #24]
 800f93e:	627b      	str	r3, [r7, #36]	@ 0x24
        while (interface_ptr != UX_NULL)
 800f940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f942:	2b00      	cmp	r3, #0
 800f944:	d1de      	bne.n	800f904 <_ux_device_stack_clear_feature+0x5c>

    /* We get here when the endpoint is wrong. Should not happen though.  */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 800f946:	69fb      	ldr	r3, [r7, #28]
 800f948:	699b      	ldr	r3, [r3, #24]
 800f94a:	697a      	ldr	r2, [r7, #20]
 800f94c:	2114      	movs	r1, #20
 800f94e:	69f8      	ldr	r0, [r7, #28]
 800f950:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 800f952:	2300      	movs	r3, #0
 800f954:	e001      	b.n	800f95a <_ux_device_stack_clear_feature+0xb2>
        break;
 800f956:	bf00      	nop
    }

    /* Return the function status.  */
    return(UX_SUCCESS);
 800f958:	2300      	movs	r3, #0
}
 800f95a:	4618      	mov	r0, r3
 800f95c:	3728      	adds	r7, #40	@ 0x28
 800f95e:	46bd      	mov	sp, r7
 800f960:	bd80      	pop	{r7, pc}
 800f962:	bf00      	nop
 800f964:	20003af8 	.word	0x20003af8

0800f968 <_ux_device_stack_configuration_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_configuration_get(VOID)
{
 800f968:	b580      	push	{r7, lr}
 800f96a:	b084      	sub	sp, #16
 800f96c:	af00      	add	r7, sp, #0
UX_SLAVE_DEVICE         *device;
UX_SLAVE_ENDPOINT       *endpoint;
UINT                    status;

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 800f96e:	4b0f      	ldr	r3, [pc, #60]	@ (800f9ac <_ux_device_stack_configuration_get+0x44>)
 800f970:	681b      	ldr	r3, [r3, #0]
 800f972:	3320      	adds	r3, #32
 800f974:	60fb      	str	r3, [r7, #12]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	3318      	adds	r3, #24
 800f97a:	60bb      	str	r3, [r7, #8]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 800f97c:	68bb      	ldr	r3, [r7, #8]
 800f97e:	3320      	adds	r3, #32
 800f980:	607b      	str	r3, [r7, #4]

    /* Set the value of the configuration in the buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =
                (UCHAR) device -> ux_slave_device_configuration_selected;
 800f982:	68fb      	ldr	r3, [r7, #12]
 800f984:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	68db      	ldr	r3, [r3, #12]
                (UCHAR) device -> ux_slave_device_configuration_selected;
 800f98c:	b2d2      	uxtb	r2, r2
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 800f98e:	701a      	strb	r2, [r3, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_GET, device -> ux_slave_device_configuration_selected, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	2203      	movs	r2, #3
 800f994:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 800f996:	2201      	movs	r2, #1
 800f998:	2101      	movs	r1, #1
 800f99a:	6878      	ldr	r0, [r7, #4]
 800f99c:	f001 f9e4 	bl	8010d68 <_ux_device_stack_transfer_request>
 800f9a0:	6038      	str	r0, [r7, #0]

    /* Return the function status.  */
    return(status);
 800f9a2:	683b      	ldr	r3, [r7, #0]
}
 800f9a4:	4618      	mov	r0, r3
 800f9a6:	3710      	adds	r7, #16
 800f9a8:	46bd      	mov	sp, r7
 800f9aa:	bd80      	pop	{r7, pc}
 800f9ac:	20003af8 	.word	0x20003af8

0800f9b0 <_ux_device_stack_configuration_set>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_configuration_set(ULONG configuration_value)
{
 800f9b0:	b580      	push	{r7, lr}
 800f9b2:	b0a0      	sub	sp, #128	@ 0x80
 800f9b4:	af00      	add	r7, sp, #0
 800f9b6:	6078      	str	r0, [r7, #4]
UX_SLAVE_DCD                    *dcd;
UCHAR *                         device_framework;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
UCHAR                           descriptor_type;
UX_CONFIGURATION_DESCRIPTOR     configuration_descriptor = { 0 };
 800f9b8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800f9bc:	2200      	movs	r2, #0
 800f9be:	601a      	str	r2, [r3, #0]
 800f9c0:	605a      	str	r2, [r3, #4]
 800f9c2:	609a      	str	r2, [r3, #8]
UX_SLAVE_INTERFACE              *interface_ptr; 
#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
UX_SLAVE_INTERFACE              *next_interface; 
#endif
UX_SLAVE_CLASS                  *class_inst;
UX_SLAVE_CLASS                  *current_class =  UX_NULL;
 800f9c4:	2300      	movs	r3, #0
 800f9c6:	673b      	str	r3, [r7, #112]	@ 0x70
UX_SLAVE_CLASS_COMMAND          class_command;
UX_SLAVE_DEVICE                 *device;
ULONG                           iad_flag;
ULONG                           iad_first_interface =  0;
 800f9c8:	2300      	movs	r3, #0
 800f9ca:	66bb      	str	r3, [r7, #104]	@ 0x68
ULONG                           iad_number_interfaces =  0;
 800f9cc:	2300      	movs	r3, #0
 800f9ce:	667b      	str	r3, [r7, #100]	@ 0x64

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_SET, configuration_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 800f9d0:	4b84      	ldr	r3, [pc, #528]	@ (800fbe4 <_ux_device_stack_configuration_set+0x234>)
 800f9d2:	681b      	ldr	r3, [r3, #0]
 800f9d4:	663b      	str	r3, [r7, #96]	@ 0x60

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 800f9d6:	4b83      	ldr	r3, [pc, #524]	@ (800fbe4 <_ux_device_stack_configuration_set+0x234>)
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	3320      	adds	r3, #32
 800f9dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Reset the IAD flag.  */
    iad_flag =  UX_FALSE;
 800f9de:	2300      	movs	r3, #0
 800f9e0:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If the configuration value is already selected, keep it.  */
    if (device -> ux_slave_device_configuration_selected == configuration_value)
 800f9e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f9e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800f9e8:	687a      	ldr	r2, [r7, #4]
 800f9ea:	429a      	cmp	r2, r3
 800f9ec:	d101      	bne.n	800f9f2 <_ux_device_stack_configuration_set+0x42>
        return(UX_SUCCESS);
 800f9ee:	2300      	movs	r3, #0
 800f9f0:	e139      	b.n	800fc66 <_ux_device_stack_configuration_set+0x2b6>

    /* We may have multiple configurations !, the index will tell us what
       configuration descriptor we need to return.  */
    device_framework = _ux_system_slave -> ux_system_slave_device_framework;
 800f9f2:	4b7c      	ldr	r3, [pc, #496]	@ (800fbe4 <_ux_device_stack_configuration_set+0x234>)
 800f9f4:	681b      	ldr	r3, [r3, #0]
 800f9f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f9fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 800f9fc:	4b79      	ldr	r3, [pc, #484]	@ (800fbe4 <_ux_device_stack_configuration_set+0x234>)
 800f9fe:	681b      	ldr	r3, [r3, #0]
 800fa00:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800fa04:	67bb      	str	r3, [r7, #120]	@ 0x78

    /* Parse the device framework and locate a configuration descriptor.  */
    while (device_framework_length != 0)
 800fa06:	e01f      	b.n	800fa48 <_ux_device_stack_configuration_set+0x98>
    {
        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 800fa08:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800fa0a:	781b      	ldrb	r3, [r3, #0]
 800fa0c:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 800fa0e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800fa10:	785b      	ldrb	r3, [r3, #1]
 800fa12:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        /* Check if this is a configuration descriptor.  */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 800fa16:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800fa1a:	2b02      	cmp	r3, #2
 800fa1c:	d10c      	bne.n	800fa38 <_ux_device_stack_configuration_set+0x88>
        {
            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 800fa1e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800fa22:	2208      	movs	r2, #8
 800fa24:	4970      	ldr	r1, [pc, #448]	@ (800fbe8 <_ux_device_stack_configuration_set+0x238>)
 800fa26:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800fa28:	f001 fb22 	bl	8011070 <_ux_utility_descriptor_parse>
                        UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &configuration_descriptor);

            /* Now we need to check the configuration value. It has
               to be the same as the one specified in the setup function.  */
            if (configuration_descriptor.bConfigurationValue == configuration_value)
 800fa2c:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800fa30:	461a      	mov	r2, r3
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	4293      	cmp	r3, r2
 800fa36:	d00b      	beq.n	800fa50 <_ux_device_stack_configuration_set+0xa0>
                /* The configuration is found. */
                break;
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -= descriptor_length;
 800fa38:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800fa3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fa3c:	1ad3      	subs	r3, r2, r3
 800fa3e:	67bb      	str	r3, [r7, #120]	@ 0x78
        /* Point to the next descriptor.  */
        device_framework += descriptor_length;
 800fa40:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800fa42:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fa44:	4413      	add	r3, r2
 800fa46:	67fb      	str	r3, [r7, #124]	@ 0x7c
    while (device_framework_length != 0)
 800fa48:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d1dc      	bne.n	800fa08 <_ux_device_stack_configuration_set+0x58>
 800fa4e:	e000      	b.n	800fa52 <_ux_device_stack_configuration_set+0xa2>
                break;
 800fa50:	bf00      	nop
    }

    /* Configuration not found. */
    if (device_framework_length == 0 && configuration_value != 0)
 800fa52:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	d104      	bne.n	800fa62 <_ux_device_stack_configuration_set+0xb2>
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d001      	beq.n	800fa62 <_ux_device_stack_configuration_set+0xb2>
        return(UX_ERROR);
 800fa5e:	23ff      	movs	r3, #255	@ 0xff
 800fa60:	e101      	b.n	800fc66 <_ux_device_stack_configuration_set+0x2b6>

    /* We unmount the configuration if there is previous configuration selected. */
    if (device -> ux_slave_device_configuration_selected)
 800fa62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fa64:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800fa68:	2b00      	cmp	r3, #0
 800fa6a:	d021      	beq.n	800fab0 <_ux_device_stack_configuration_set+0x100>
    {

        /* Get the pointer to the first interface.  */
        interface_ptr =  device -> ux_slave_device_first_interface;
 800fa6c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fa6e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800fa72:	677b      	str	r3, [r7, #116]	@ 0x74

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Deactivate all the interfaces if any.  */
        while (interface_ptr != UX_NULL)
 800fa74:	e019      	b.n	800faaa <_ux_device_stack_configuration_set+0xfa>
        {
#endif
            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 800fa76:	2303      	movs	r3, #3
 800fa78:	60bb      	str	r3, [r7, #8]
            class_command.ux_slave_class_command_interface =  (VOID *) interface_ptr;
 800fa7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fa7c:	613b      	str	r3, [r7, #16]

            /* Get the pointer to the class container of this interface.  */
            class_inst =  interface_ptr -> ux_slave_interface_class;
 800fa7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fa80:	685b      	ldr	r3, [r3, #4]
 800fa82:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Store the class container. */
            class_command.ux_slave_class_command_class_ptr =  class_inst;
 800fa84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fa86:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* If there is a class container for this instance, deactivate it.  */
            if (class_inst != UX_NULL)
 800fa88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d005      	beq.n	800fa9a <_ux_device_stack_configuration_set+0xea>

                /* Call the class with the DEACTIVATE signal.  */
                class_inst -> ux_slave_class_entry_function(&class_command);
 800fa8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fa90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fa92:	f107 0208 	add.w	r2, r7, #8
 800fa96:	4610      	mov	r0, r2
 800fa98:	4798      	blx	r3

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            next_interface =  interface_ptr -> ux_slave_interface_next_interface;
 800fa9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fa9c:	699b      	ldr	r3, [r3, #24]
 800fa9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
#endif

            /* Remove the interface and all endpoints associated with it.  */
            _ux_device_stack_interface_delete(interface_ptr);
 800faa0:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800faa2:	f000 ff0d 	bl	80108c0 <_ux_device_stack_interface_delete>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Now we refresh the interface pointer.  */
            interface_ptr =  next_interface;
 800faa6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800faa8:	677b      	str	r3, [r7, #116]	@ 0x74
        while (interface_ptr != UX_NULL)
 800faaa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800faac:	2b00      	cmp	r3, #0
 800faae:	d1e2      	bne.n	800fa76 <_ux_device_stack_configuration_set+0xc6>
#endif

    }

    /* No configuration is selected.  */
    device -> ux_slave_device_configuration_selected =  0;
 800fab0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fab2:	2200      	movs	r2, #0
 800fab4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

    /* Mark the device as attached now. */
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 800fab8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800faba:	2201      	movs	r2, #1
 800fabc:	601a      	str	r2, [r3, #0]

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 800fabe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fac0:	699b      	ldr	r3, [r3, #24]
 800fac2:	2201      	movs	r2, #1
 800fac4:	2113      	movs	r1, #19
 800fac6:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800fac8:	4798      	blx	r3

    /* If the host tries to unconfigure, we are done. */
    if (configuration_value == 0)
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	2b00      	cmp	r3, #0
 800face:	d101      	bne.n	800fad4 <_ux_device_stack_configuration_set+0x124>
        return(UX_SUCCESS);
 800fad0:	2300      	movs	r3, #0
 800fad2:	e0c8      	b.n	800fc66 <_ux_device_stack_configuration_set+0x2b6>

    /* Memorize the configuration selected.  */
    device -> ux_slave_device_configuration_selected =  configuration_value;
 800fad4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fad6:	687a      	ldr	r2, [r7, #4]
 800fad8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    /* We have found the configuration value requested by the host.
       Create the configuration descriptor and attach it to the device.  */
    _ux_utility_descriptor_parse(device_framework,
                _ux_system_configuration_descriptor_structure,
                UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                (UCHAR *) &device -> ux_slave_device_configuration_descriptor);
 800fadc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fade:	339c      	adds	r3, #156	@ 0x9c
    _ux_utility_descriptor_parse(device_framework,
 800fae0:	2208      	movs	r2, #8
 800fae2:	4941      	ldr	r1, [pc, #260]	@ (800fbe8 <_ux_device_stack_configuration_set+0x238>)
 800fae4:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800fae6:	f001 fac3 	bl	8011070 <_ux_utility_descriptor_parse>

    /* Configuration character D6 is for Self-powered */
    _ux_system_slave -> ux_system_slave_power_state = (configuration_descriptor.bmAttributes & 0x40) ? UX_DEVICE_SELF_POWERED : UX_DEVICE_BUS_POWERED;
 800faea:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800faee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d001      	beq.n	800fafa <_ux_device_stack_configuration_set+0x14a>
 800faf6:	2202      	movs	r2, #2
 800faf8:	e000      	b.n	800fafc <_ux_device_stack_configuration_set+0x14c>
 800fafa:	2201      	movs	r2, #1
 800fafc:	4b39      	ldr	r3, [pc, #228]	@ (800fbe4 <_ux_device_stack_configuration_set+0x234>)
 800fafe:	681b      	ldr	r3, [r3, #0]
 800fb00:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

    /* Configuration character D5 is for Remote Wakeup */
    _ux_system_slave -> ux_system_slave_remote_wakeup_capability = (configuration_descriptor.bmAttributes & 0x20) ? UX_TRUE : UX_FALSE;
 800fb04:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800fb08:	115b      	asrs	r3, r3, #5
 800fb0a:	461a      	mov	r2, r3
 800fb0c:	4b35      	ldr	r3, [pc, #212]	@ (800fbe4 <_ux_device_stack_configuration_set+0x234>)
 800fb0e:	681b      	ldr	r3, [r3, #0]
 800fb10:	f002 0201 	and.w	r2, r2, #1
 800fb14:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c

    /* Search only in current configuration */
    device_framework_length =  configuration_descriptor.wTotalLength;
 800fb18:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800fb1c:	67bb      	str	r3, [r7, #120]	@ 0x78

    /*  We need to scan all the interface descriptors following this
        configuration descriptor and enable all endpoints associated
        with the default alternate setting of each interface.  */
    while (device_framework_length != 0)
 800fb1e:	e094      	b.n	800fc4a <_ux_device_stack_configuration_set+0x29a>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 800fb20:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800fb22:	781b      	ldrb	r3, [r3, #0]
 800fb24:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 800fb26:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800fb28:	785b      	ldrb	r3, [r3, #1]
 800fb2a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        /* Check if this is an interface association descriptor.  */
        if(descriptor_type == UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ITEM)
 800fb2e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800fb32:	2b0b      	cmp	r3, #11
 800fb34:	d109      	bne.n	800fb4a <_ux_device_stack_configuration_set+0x19a>
        {

            /* Set the IAD flag.  */
            iad_flag = UX_TRUE;
 800fb36:	2301      	movs	r3, #1
 800fb38:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Get the first interface we have in the IAD. */
            iad_first_interface = (ULONG)  *(device_framework + 2);
 800fb3a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800fb3c:	3302      	adds	r3, #2
 800fb3e:	781b      	ldrb	r3, [r3, #0]
 800fb40:	66bb      	str	r3, [r7, #104]	@ 0x68

            /* Get the number of interfaces we have in the IAD. */
            iad_number_interfaces = (ULONG)  *(device_framework + 3);
 800fb42:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800fb44:	3303      	adds	r3, #3
 800fb46:	781b      	ldrb	r3, [r3, #0]
 800fb48:	667b      	str	r3, [r7, #100]	@ 0x64
        }

        /* Check if this is an interface descriptor.  */
        if(descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 800fb4a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800fb4e:	2b04      	cmp	r3, #4
 800fb50:	d173      	bne.n	800fc3a <_ux_device_stack_configuration_set+0x28a>
        {

            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 800fb52:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800fb56:	2209      	movs	r2, #9
 800fb58:	4924      	ldr	r1, [pc, #144]	@ (800fbec <_ux_device_stack_configuration_set+0x23c>)
 800fb5a:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800fb5c:	f001 fa88 	bl	8011070 <_ux_utility_descriptor_parse>
                        UX_INTERFACE_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &interface_descriptor);

            /* If the alternate setting is 0 for this interface, we need to
               memorize its class association and start it.  */
            if (interface_descriptor.bAlternateSetting == 0)
 800fb60:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d168      	bne.n	800fc3a <_ux_device_stack_configuration_set+0x28a>
            {

                /* Are we in a IAD scenario ? */
                if (iad_flag == UX_TRUE)
 800fb68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fb6a:	2b01      	cmp	r3, #1
 800fb6c:	d140      	bne.n	800fbf0 <_ux_device_stack_configuration_set+0x240>
                {

                    /* Check if this is the first interface from the IAD. In this case,
                       we need to match a class to this interface.  */
                    if (interface_descriptor.bInterfaceNumber == iad_first_interface)
 800fb6e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800fb72:	461a      	mov	r2, r3
 800fb74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fb76:	4293      	cmp	r3, r2
 800fb78:	d122      	bne.n	800fbc0 <_ux_device_stack_configuration_set+0x210>
                    {

                        /* First interface. Scan the list of classes to find a match.  */
                        class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 800fb7a:	4b1a      	ldr	r3, [pc, #104]	@ (800fbe4 <_ux_device_stack_configuration_set+0x234>)
 800fb7c:	681b      	ldr	r3, [r3, #0]
 800fb7e:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800fb82:	653b      	str	r3, [r7, #80]	@ 0x50
                        for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
                        {
#endif

                            /* Check if this class driver is used.  */
                            if (class_inst -> ux_slave_class_status == UX_USED)
 800fb84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fb86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb88:	2b01      	cmp	r3, #1
 800fb8a:	d122      	bne.n	800fbd2 <_ux_device_stack_configuration_set+0x222>
                            {

                                /* Check if this is the same interface for the same configuration. */
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 800fb8c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800fb90:	461a      	mov	r2, r3
 800fb92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fb94:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800fb98:	429a      	cmp	r2, r3
 800fb9a:	d11a      	bne.n	800fbd2 <_ux_device_stack_configuration_set+0x222>
                                    (configuration_value == class_inst -> ux_slave_class_configuration_number))
 800fb9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fb9e:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 800fba2:	687a      	ldr	r2, [r7, #4]
 800fba4:	429a      	cmp	r2, r3
 800fba6:	d114      	bne.n	800fbd2 <_ux_device_stack_configuration_set+0x222>
                                {

                                    /* Memorize the class in the class/interface array.  */
                                    _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 800fba8:	4b0e      	ldr	r3, [pc, #56]	@ (800fbe4 <_ux_device_stack_configuration_set+0x234>)
 800fbaa:	681a      	ldr	r2, [r3, #0]
 800fbac:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800fbb0:	3344      	adds	r3, #68	@ 0x44
 800fbb2:	009b      	lsls	r3, r3, #2
 800fbb4:	4413      	add	r3, r2
 800fbb6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800fbb8:	605a      	str	r2, [r3, #4]

                                    /* And again as the current class.  */
                                    current_class = class_inst;
 800fbba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fbbc:	673b      	str	r3, [r7, #112]	@ 0x70
 800fbbe:	e008      	b.n	800fbd2 <_ux_device_stack_configuration_set+0x222>
#endif
                    }
                    else

                        /* Memorize the class in the class/interface array.  We use the current class. */
                        _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = current_class;
 800fbc0:	4b08      	ldr	r3, [pc, #32]	@ (800fbe4 <_ux_device_stack_configuration_set+0x234>)
 800fbc2:	681a      	ldr	r2, [r3, #0]
 800fbc4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800fbc8:	3344      	adds	r3, #68	@ 0x44
 800fbca:	009b      	lsls	r3, r3, #2
 800fbcc:	4413      	add	r3, r2
 800fbce:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800fbd0:	605a      	str	r2, [r3, #4]

                    /* Decrement the number of interfaces found in the same IAD.  */
                    iad_number_interfaces--;
 800fbd2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fbd4:	3b01      	subs	r3, #1
 800fbd6:	667b      	str	r3, [r7, #100]	@ 0x64

                    /* If none are left, get out of the IAD state machine.  */
                    if (iad_number_interfaces == 0)
 800fbd8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d128      	bne.n	800fc30 <_ux_device_stack_configuration_set+0x280>

                        /* We have exhausted the interfaces within the IAD.  */
                        iad_flag = UX_FALSE;
 800fbde:	2300      	movs	r3, #0
 800fbe0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800fbe2:	e025      	b.n	800fc30 <_ux_device_stack_configuration_set+0x280>
 800fbe4:	20003af8 	.word	0x20003af8
 800fbe8:	20000040 	.word	0x20000040
 800fbec:	20000048 	.word	0x20000048
                }
                else
                {

                    /* First interface. Scan the list of classes to find a match.  */
                    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 800fbf0:	4b1f      	ldr	r3, [pc, #124]	@ (800fc70 <_ux_device_stack_configuration_set+0x2c0>)
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800fbf8:	653b      	str	r3, [r7, #80]	@ 0x50
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
                    {
#endif

                        /* Check if this class driver is used.  */
                        if (class_inst -> ux_slave_class_status == UX_USED)
 800fbfa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fbfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fbfe:	2b01      	cmp	r3, #1
 800fc00:	d116      	bne.n	800fc30 <_ux_device_stack_configuration_set+0x280>
                        {

                            /* Check if this is the same interface for the same configuration. */
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 800fc02:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800fc06:	461a      	mov	r2, r3
 800fc08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fc0a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800fc0e:	429a      	cmp	r2, r3
 800fc10:	d10e      	bne.n	800fc30 <_ux_device_stack_configuration_set+0x280>
                                    (configuration_value == class_inst -> ux_slave_class_configuration_number))
 800fc12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fc14:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 800fc18:	687a      	ldr	r2, [r7, #4]
 800fc1a:	429a      	cmp	r2, r3
 800fc1c:	d108      	bne.n	800fc30 <_ux_device_stack_configuration_set+0x280>
                            {

                                /* Memorize the class in the class/interface array.  */
                                _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 800fc1e:	4b14      	ldr	r3, [pc, #80]	@ (800fc70 <_ux_device_stack_configuration_set+0x2c0>)
 800fc20:	681a      	ldr	r2, [r3, #0]
 800fc22:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800fc26:	3344      	adds	r3, #68	@ 0x44
 800fc28:	009b      	lsls	r3, r3, #2
 800fc2a:	4413      	add	r3, r2
 800fc2c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800fc2e:	605a      	str	r2, [r3, #4]
                    }
#endif
                }

                /* Set the interface.  */
                _ux_device_stack_interface_set(device_framework, device_framework_length, 0);
 800fc30:	2200      	movs	r2, #0
 800fc32:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800fc34:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800fc36:	f000 fe8b 	bl	8010950 <_ux_device_stack_interface_set>
            }
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 800fc3a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800fc3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fc3e:	1ad3      	subs	r3, r2, r3
 800fc40:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 800fc42:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800fc44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fc46:	4413      	add	r3, r2
 800fc48:	67fb      	str	r3, [r7, #124]	@ 0x7c
    while (device_framework_length != 0)
 800fc4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	f47f af67 	bne.w	800fb20 <_ux_device_stack_configuration_set+0x170>
    }

    /* Mark the device as configured now. */
    device -> ux_slave_device_state =  UX_DEVICE_CONFIGURED;
 800fc52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fc54:	2203      	movs	r2, #3
 800fc56:	601a      	str	r2, [r3, #0]

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_CONFIGURED);
 800fc58:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fc5a:	699b      	ldr	r3, [r3, #24]
 800fc5c:	2203      	movs	r2, #3
 800fc5e:	2113      	movs	r1, #19
 800fc60:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800fc62:	4798      	blx	r3

    /* Configuration mounted. */
    return(UX_SUCCESS);
 800fc64:	2300      	movs	r3, #0
}
 800fc66:	4618      	mov	r0, r3
 800fc68:	3780      	adds	r7, #128	@ 0x80
 800fc6a:	46bd      	mov	sp, r7
 800fc6c:	bd80      	pop	{r7, pc}
 800fc6e:	bf00      	nop
 800fc70:	20003af8 	.word	0x20003af8

0800fc74 <_ux_device_stack_control_request_process>:
/*                                            process with print class,   */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_control_request_process(UX_SLAVE_TRANSFER *transfer_request)
{
 800fc74:	b590      	push	{r4, r7, lr}
 800fc76:	b09d      	sub	sp, #116	@ 0x74
 800fc78:	af02      	add	r7, sp, #8
 800fc7a:	6078      	str	r0, [r7, #4]
ULONG                       request;
ULONG                       request_value;
ULONG                       request_index;
ULONG                       request_length;
ULONG                       class_index;
UINT                        status =  UX_ERROR;
 800fc7c:	23ff      	movs	r3, #255	@ 0xff
 800fc7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
UX_SLAVE_ENDPOINT           *endpoint;
ULONG                       application_data_length;

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 800fc80:	4b9c      	ldr	r3, [pc, #624]	@ (800fef4 <_ux_device_stack_control_request_process+0x280>)
 800fc82:	681b      	ldr	r3, [r3, #0]
 800fc84:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 800fc86:	4b9b      	ldr	r3, [pc, #620]	@ (800fef4 <_ux_device_stack_control_request_process+0x280>)
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	3320      	adds	r3, #32
 800fc8c:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Ensure that the Setup request has been received correctly.  */
    if (transfer_request -> ux_slave_transfer_request_completion_code == UX_SUCCESS)
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc92:	2b00      	cmp	r3, #0
 800fc94:	f040 813b 	bne.w	800ff0e <_ux_device_stack_control_request_process+0x29a>
    {

        /* Seems so far, the Setup request is valid. Extract all fields of
           the request.  */
        request_type   =   *transfer_request -> ux_slave_transfer_request_setup;
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800fc9e:	667b      	str	r3, [r7, #100]	@ 0x64
        request        =   *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800fca6:	653b      	str	r3, [r7, #80]	@ 0x50
        request_value  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	3354      	adds	r3, #84	@ 0x54
 800fcac:	3302      	adds	r3, #2
 800fcae:	4618      	mov	r0, r3
 800fcb0:	f001 fdf3 	bl	801189a <_ux_utility_short_get>
 800fcb4:	64f8      	str	r0, [r7, #76]	@ 0x4c
        request_index  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX);
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	3354      	adds	r3, #84	@ 0x54
 800fcba:	3304      	adds	r3, #4
 800fcbc:	4618      	mov	r0, r3
 800fcbe:	f001 fdec 	bl	801189a <_ux_utility_short_get>
 800fcc2:	64b8      	str	r0, [r7, #72]	@ 0x48
        request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	3354      	adds	r3, #84	@ 0x54
 800fcc8:	3306      	adds	r3, #6
 800fcca:	4618      	mov	r0, r3
 800fccc:	f001 fde5 	bl	801189a <_ux_utility_short_get>
 800fcd0:	6478      	str	r0, [r7, #68]	@ 0x44

        /* Filter for GET_DESCRIPTOR/SET_DESCRIPTOR commands. If the descriptor to be returned is not a standard descriptor,
           treat the command as a CLASS command.  */
        if ((request == UX_GET_DESCRIPTOR || request == UX_SET_DESCRIPTOR) && (((request_value >> 8) & UX_REQUEST_TYPE) != UX_REQUEST_TYPE_STANDARD))
 800fcd2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fcd4:	2b06      	cmp	r3, #6
 800fcd6:	d002      	beq.n	800fcde <_ux_device_stack_control_request_process+0x6a>
 800fcd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fcda:	2b07      	cmp	r3, #7
 800fcdc:	d10d      	bne.n	800fcfa <_ux_device_stack_control_request_process+0x86>
 800fcde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fce0:	0a1b      	lsrs	r3, r3, #8
 800fce2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	d007      	beq.n	800fcfa <_ux_device_stack_control_request_process+0x86>
        {        

            /* This request is to be handled by the class layer.  */
            request_type &=  (UINT)~UX_REQUEST_TYPE;
 800fcea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fcec:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 800fcf0:	667b      	str	r3, [r7, #100]	@ 0x64
            request_type |= UX_REQUEST_TYPE_CLASS;
 800fcf2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fcf4:	f043 0320 	orr.w	r3, r3, #32
 800fcf8:	667b      	str	r3, [r7, #100]	@ 0x64
        }                   

        /* Check if there is a vendor registered function at the application layer.  If the request
           is VENDOR and the request match, pass the request to the application.  */
        if ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR)
 800fcfa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fcfc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800fd00:	2b40      	cmp	r3, #64	@ 0x40
 800fd02:	d13a      	bne.n	800fd7a <_ux_device_stack_control_request_process+0x106>
        {

            /* Check the request demanded and compare it to the application registered one.  */
            if (_ux_system_slave -> ux_system_slave_device_vendor_request_function != UX_NULL &&
 800fd04:	4b7b      	ldr	r3, [pc, #492]	@ (800fef4 <_ux_device_stack_control_request_process+0x280>)
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
 800fd0c:	2b00      	cmp	r3, #0
 800fd0e:	d034      	beq.n	800fd7a <_ux_device_stack_control_request_process+0x106>
                request == _ux_system_slave -> ux_system_slave_device_vendor_request)
 800fd10:	4b78      	ldr	r3, [pc, #480]	@ (800fef4 <_ux_device_stack_control_request_process+0x280>)
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
            if (_ux_system_slave -> ux_system_slave_device_vendor_request_function != UX_NULL &&
 800fd18:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800fd1a:	429a      	cmp	r2, r3
 800fd1c:	d12d      	bne.n	800fd7a <_ux_device_stack_control_request_process+0x106>
            {

                /* This is a Microsoft extended function. It happens before the device is configured. 
                   The request is passed to the application directly.  */
                application_data_length = UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH;
 800fd1e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fd22:	60fb      	str	r3, [r7, #12]
                status = _ux_system_slave -> ux_system_slave_device_vendor_request_function(request, request_value, 
 800fd24:	4b73      	ldr	r3, [pc, #460]	@ (800fef4 <_ux_device_stack_control_request_process+0x280>)
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	f8d3 4180 	ldr.w	r4, [r3, #384]	@ 0x180
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	68db      	ldr	r3, [r3, #12]
 800fd30:	f107 020c 	add.w	r2, r7, #12
 800fd34:	9201      	str	r2, [sp, #4]
 800fd36:	9300      	str	r3, [sp, #0]
 800fd38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fd3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fd3c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800fd3e:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800fd40:	47a0      	blx	r4
 800fd42:	65f8      	str	r0, [r7, #92]	@ 0x5c
                                                                                            request_index, request_length, 
                                                                                            transfer_request -> ux_slave_transfer_request_data_pointer,
                                                                                            &application_data_length);

                /* Check the status from the application.  */
                if (status == UX_SUCCESS)
 800fd44:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	d110      	bne.n	800fd6c <_ux_device_stack_control_request_process+0xf8>
                {
                
                    /* Get the control endpoint associated with the device.  */
                    endpoint =  &device -> ux_slave_device_control_endpoint;
 800fd4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fd4c:	3318      	adds	r3, #24
 800fd4e:	643b      	str	r3, [r7, #64]	@ 0x40
    
                    /* Get the pointer to the transfer request associated with the control endpoint.  */
                    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 800fd50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fd52:	3320      	adds	r3, #32
 800fd54:	607b      	str	r3, [r7, #4]
    
                    /* Set the direction to OUT.  */
                    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	2203      	movs	r2, #3
 800fd5a:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Perform the data transfer.  */
                    _ux_device_stack_transfer_request(transfer_request, application_data_length, request_length);
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fd60:	4619      	mov	r1, r3
 800fd62:	6878      	ldr	r0, [r7, #4]
 800fd64:	f001 f800 	bl	8010d68 <_ux_device_stack_transfer_request>

                    /* We are done here.  */
                    return(UX_SUCCESS);
 800fd68:	2300      	movs	r3, #0
 800fd6a:	e0d1      	b.n	800ff10 <_ux_device_stack_control_request_process+0x29c>
                }
                else
                {

                    /* The application did not like the vendor command format, stall the control endpoint.  */
                    _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 800fd6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fd6e:	3318      	adds	r3, #24
 800fd70:	4618      	mov	r0, r3
 800fd72:	f000 fb47 	bl	8010404 <_ux_device_stack_endpoint_stall>
                    
                    /* We are done here.  */
                    return(UX_SUCCESS);
 800fd76:	2300      	movs	r3, #0
 800fd78:	e0ca      	b.n	800ff10 <_ux_device_stack_control_request_process+0x29c>
            }
        }

        /* Check the destination of the request. If the request is of type CLASS or VENDOR_SPECIFIC,
           the function has to be passed to the class layer.  */
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 800fd7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fd7c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800fd80:	2b20      	cmp	r3, #32
 800fd82:	d004      	beq.n	800fd8e <_ux_device_stack_control_request_process+0x11a>
            ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR))
 800fd84:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fd86:	f003 0360 	and.w	r3, r3, #96	@ 0x60
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 800fd8a:	2b40      	cmp	r3, #64	@ 0x40
 800fd8c:	d14f      	bne.n	800fe2e <_ux_device_stack_control_request_process+0x1ba>
        {

            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_REQUEST;
 800fd8e:	2304      	movs	r3, #4
 800fd90:	613b      	str	r3, [r7, #16]

            /* We need to find which class this request is for.  */
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 800fd92:	2300      	movs	r3, #0
 800fd94:	663b      	str	r3, [r7, #96]	@ 0x60
 800fd96:	e03b      	b.n	800fe10 <_ux_device_stack_control_request_process+0x19c>
            {

                /* Get the class for the interface.  */
                class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[class_index];
 800fd98:	4b56      	ldr	r3, [pc, #344]	@ (800fef4 <_ux_device_stack_control_request_process+0x280>)
 800fd9a:	681a      	ldr	r2, [r3, #0]
 800fd9c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fd9e:	3344      	adds	r3, #68	@ 0x44
 800fda0:	009b      	lsls	r3, r3, #2
 800fda2:	4413      	add	r3, r2
 800fda4:	685b      	ldr	r3, [r3, #4]
 800fda6:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* If class is not ready, try next.  */
                if (class_ptr == UX_NULL)
 800fda8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d02a      	beq.n	800fe04 <_ux_device_stack_control_request_process+0x190>
                    continue;

                /* Is the request target to an interface?  */
                if ((request_type & UX_REQUEST_TARGET) == UX_REQUEST_TARGET_INTERFACE)
 800fdae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fdb0:	f003 0303 	and.w	r3, r3, #3
 800fdb4:	2b01      	cmp	r3, #1
 800fdb6:	d118      	bne.n	800fdea <_ux_device_stack_control_request_process+0x176>
                       the request index, we should go to the next one.  */
                    /* For printer class (0x07) GET_DEVICE_ID (0x00) the high byte of 
                       wIndex is interface index (for recommended index sequence the interface
                       number is same as interface index inside configuration).
                     */
                    if ((request_type == 0xA1) && (request == 0x00) &&
 800fdb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fdba:	2ba1      	cmp	r3, #161	@ 0xa1
 800fdbc:	d110      	bne.n	800fde0 <_ux_device_stack_control_request_process+0x16c>
 800fdbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	d10d      	bne.n	800fde0 <_ux_device_stack_control_request_process+0x16c>
                        (class_ptr -> ux_slave_class_interface -> ux_slave_interface_descriptor.bInterfaceClass == 0x07))
 800fdc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fdc6:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800fdca:	7c5b      	ldrb	r3, [r3, #17]
                    if ((request_type == 0xA1) && (request == 0x00) &&
 800fdcc:	2b07      	cmp	r3, #7
 800fdce:	d107      	bne.n	800fde0 <_ux_device_stack_control_request_process+0x16c>
                    {

                        /* Check wIndex high byte.  */
                        if(*(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX + 1) != class_index)
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800fdd6:	461a      	mov	r2, r3
 800fdd8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fdda:	4293      	cmp	r3, r2
 800fddc:	d005      	beq.n	800fdea <_ux_device_stack_control_request_process+0x176>
                            continue;
 800fdde:	e014      	b.n	800fe0a <_ux_device_stack_control_request_process+0x196>
                    }
                    else
                    {

                        /* Check wIndex low.  */
                        if ((request_index & 0xFF) != class_index)
 800fde0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fde2:	b2db      	uxtb	r3, r3
 800fde4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800fde6:	429a      	cmp	r2, r3
 800fde8:	d10e      	bne.n	800fe08 <_ux_device_stack_control_request_process+0x194>
                            continue;
                    }
                }

                /* Memorize the class in the command.  */
                class_command.ux_slave_class_command_class_ptr = class_ptr;
 800fdea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fdec:	633b      	str	r3, [r7, #48]	@ 0x30

                /* We have found a potential candidate. Call this registered class entry function.  */
                status = class_ptr -> ux_slave_class_entry_function(&class_command);
 800fdee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fdf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fdf2:	f107 0210 	add.w	r2, r7, #16
 800fdf6:	4610      	mov	r0, r2
 800fdf8:	4798      	blx	r3
 800fdfa:	65f8      	str	r0, [r7, #92]	@ 0x5c

                /* The status simply tells us if the registered class handled the 
                   command - if there was an issue processing the command, it would've 
                   stalled the control endpoint, notifying the host (and not us).  */
                if (status == UX_SUCCESS)
 800fdfc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d00a      	beq.n	800fe18 <_ux_device_stack_control_request_process+0x1a4>
 800fe02:	e002      	b.n	800fe0a <_ux_device_stack_control_request_process+0x196>
                    continue;
 800fe04:	bf00      	nop
 800fe06:	e000      	b.n	800fe0a <_ux_device_stack_control_request_process+0x196>
                            continue;
 800fe08:	bf00      	nop
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 800fe0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fe0c:	3301      	adds	r3, #1
 800fe0e:	663b      	str	r3, [r7, #96]	@ 0x60
 800fe10:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fe12:	2b0f      	cmp	r3, #15
 800fe14:	d9c0      	bls.n	800fd98 <_ux_device_stack_control_request_process+0x124>
 800fe16:	e000      	b.n	800fe1a <_ux_device_stack_control_request_process+0x1a6>

                    /* We are done, break the loop!  */
                    break;
 800fe18:	bf00      	nop

                /* Not handled, try next.  */
            }

            /* If no class handled the command, then we have an error here.  */
            if (status != UX_SUCCESS)
 800fe1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d004      	beq.n	800fe2a <_ux_device_stack_control_request_process+0x1b6>

                /* We stall the command (request not supported).  */
                _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 800fe20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fe22:	3318      	adds	r3, #24
 800fe24:	4618      	mov	r0, r3
 800fe26:	f000 faed 	bl	8010404 <_ux_device_stack_endpoint_stall>

            /* We are done for class/vendor request.  */
            return(status);
 800fe2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe2c:	e070      	b.n	800ff10 <_ux_device_stack_control_request_process+0x29c>
        }

        /* At this point, the request must be a standard request that the device stack should handle.  */
        switch (request)
 800fe2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fe30:	2b0c      	cmp	r3, #12
 800fe32:	d861      	bhi.n	800fef8 <_ux_device_stack_control_request_process+0x284>
 800fe34:	a201      	add	r2, pc, #4	@ (adr r2, 800fe3c <_ux_device_stack_control_request_process+0x1c8>)
 800fe36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe3a:	bf00      	nop
 800fe3c:	0800fe71 	.word	0x0800fe71
 800fe40:	0800fe7f 	.word	0x0800fe7f
 800fe44:	0800fef9 	.word	0x0800fef9
 800fe48:	0800fe8d 	.word	0x0800fe8d
 800fe4c:	0800fef9 	.word	0x0800fef9
 800fe50:	0800fe9b 	.word	0x0800fe9b
 800fe54:	0800feb1 	.word	0x0800feb1
 800fe58:	0800febf 	.word	0x0800febf
 800fe5c:	0800fec5 	.word	0x0800fec5
 800fe60:	0800fecd 	.word	0x0800fecd
 800fe64:	0800fed7 	.word	0x0800fed7
 800fe68:	0800fee1 	.word	0x0800fee1
 800fe6c:	0800feed 	.word	0x0800feed
        {

        case UX_GET_STATUS:

            status =  _ux_device_stack_get_status(request_type, request_index, request_length);
 800fe70:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fe72:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800fe74:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800fe76:	f000 fafd 	bl	8010474 <_ux_device_stack_get_status>
 800fe7a:	65f8      	str	r0, [r7, #92]	@ 0x5c
            break;
 800fe7c:	e03f      	b.n	800fefe <_ux_device_stack_control_request_process+0x28a>

        case UX_CLEAR_FEATURE:

            status =  _ux_device_stack_clear_feature(request_type, request_value, request_index);
 800fe7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fe80:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800fe82:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800fe84:	f7ff fd10 	bl	800f8a8 <_ux_device_stack_clear_feature>
 800fe88:	65f8      	str	r0, [r7, #92]	@ 0x5c
            break;
 800fe8a:	e038      	b.n	800fefe <_ux_device_stack_control_request_process+0x28a>

        case UX_SET_FEATURE:

            status =  _ux_device_stack_set_feature(request_type, request_value, request_index);
 800fe8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fe8e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800fe90:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800fe92:	f000 fec1 	bl	8010c18 <_ux_device_stack_set_feature>
 800fe96:	65f8      	str	r0, [r7, #92]	@ 0x5c
            break;
 800fe98:	e031      	b.n	800fefe <_ux_device_stack_control_request_process+0x28a>

        case UX_SET_ADDRESS:
        
            /* Memorize the address. Some controllers memorize the address here. Some don't.  */
            dcd -> ux_slave_dcd_device_address =  request_value;
 800fe9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fe9c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800fe9e:	615a      	str	r2, [r3, #20]

            /* Force the new address.  */
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_SET_DEVICE_ADDRESS, (VOID *) (ALIGN_TYPE) request_value);
 800fea0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fea2:	699b      	ldr	r3, [r3, #24]
 800fea4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800fea6:	2111      	movs	r1, #17
 800fea8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800feaa:	4798      	blx	r3
 800feac:	65f8      	str	r0, [r7, #92]	@ 0x5c
            break;
 800feae:	e026      	b.n	800fefe <_ux_device_stack_control_request_process+0x28a>

        case UX_GET_DESCRIPTOR:

            status =  _ux_device_stack_descriptor_send(request_value, request_index, request_length);
 800feb0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800feb2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800feb4:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800feb6:	f000 f82f 	bl	800ff18 <_ux_device_stack_descriptor_send>
 800feba:	65f8      	str	r0, [r7, #92]	@ 0x5c
            break;
 800febc:	e01f      	b.n	800fefe <_ux_device_stack_control_request_process+0x28a>

        case UX_SET_DESCRIPTOR:

            status = UX_FUNCTION_NOT_SUPPORTED;
 800febe:	2354      	movs	r3, #84	@ 0x54
 800fec0:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 800fec2:	e01c      	b.n	800fefe <_ux_device_stack_control_request_process+0x28a>

        case UX_GET_CONFIGURATION:

            status =  _ux_device_stack_configuration_get();
 800fec4:	f7ff fd50 	bl	800f968 <_ux_device_stack_configuration_get>
 800fec8:	65f8      	str	r0, [r7, #92]	@ 0x5c
            break;
 800feca:	e018      	b.n	800fefe <_ux_device_stack_control_request_process+0x28a>

        case UX_SET_CONFIGURATION:

            status =  _ux_device_stack_configuration_set(request_value);
 800fecc:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800fece:	f7ff fd6f 	bl	800f9b0 <_ux_device_stack_configuration_set>
 800fed2:	65f8      	str	r0, [r7, #92]	@ 0x5c
            break;
 800fed4:	e013      	b.n	800fefe <_ux_device_stack_control_request_process+0x28a>

        case UX_GET_INTERFACE:

            status =  _ux_device_stack_alternate_setting_get(request_index);
 800fed6:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800fed8:	f7ff fa50 	bl	800f37c <_ux_device_stack_alternate_setting_get>
 800fedc:	65f8      	str	r0, [r7, #92]	@ 0x5c
            break;
 800fede:	e00e      	b.n	800fefe <_ux_device_stack_control_request_process+0x28a>
                
        case UX_SET_INTERFACE:

            status =  _ux_device_stack_alternate_setting_set(request_index,request_value);
 800fee0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800fee2:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800fee4:	f7ff fa88 	bl	800f3f8 <_ux_device_stack_alternate_setting_set>
 800fee8:	65f8      	str	r0, [r7, #92]	@ 0x5c
            break;
 800feea:	e008      	b.n	800fefe <_ux_device_stack_control_request_process+0x28a>
                

        case UX_SYNCH_FRAME:

            status = UX_SUCCESS;
 800feec:	2300      	movs	r3, #0
 800feee:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 800fef0:	e005      	b.n	800fefe <_ux_device_stack_control_request_process+0x28a>
 800fef2:	bf00      	nop
 800fef4:	20003af8 	.word	0x20003af8

        default :

            status = UX_FUNCTION_NOT_SUPPORTED;
 800fef8:	2354      	movs	r3, #84	@ 0x54
 800fefa:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 800fefc:	bf00      	nop
        }

        if (status != UX_SUCCESS)
 800fefe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	d004      	beq.n	800ff0e <_ux_device_stack_control_request_process+0x29a>

            /* Stall the control endpoint to issue protocol error. */
            _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 800ff04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ff06:	3318      	adds	r3, #24
 800ff08:	4618      	mov	r0, r3
 800ff0a:	f000 fa7b 	bl	8010404 <_ux_device_stack_endpoint_stall>
    }

    /* Return the function status.  */
    return(status);
 800ff0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 800ff10:	4618      	mov	r0, r3
 800ff12:	376c      	adds	r7, #108	@ 0x6c
 800ff14:	46bd      	mov	sp, r7
 800ff16:	bd90      	pop	{r4, r7, pc}

0800ff18 <_ux_device_stack_descriptor_send>:
/*                                            requests with zero wIndex,  */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_descriptor_send(ULONG descriptor_type, ULONG request_index, ULONG host_length)
{
 800ff18:	b580      	push	{r7, lr}
 800ff1a:	b09a      	sub	sp, #104	@ 0x68
 800ff1c:	af00      	add	r7, sp, #0
 800ff1e:	60f8      	str	r0, [r7, #12]
 800ff20:	60b9      	str	r1, [r7, #8]
 800ff22:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT               *endpoint;
UCHAR                           *device_framework;
UCHAR                           *device_framework_end;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
ULONG                           target_descriptor_length = 0;
 800ff24:	2300      	movs	r3, #0
 800ff26:	657b      	str	r3, [r7, #84]	@ 0x54
UINT                            status =  UX_ERROR;
 800ff28:	23ff      	movs	r3, #255	@ 0xff
 800ff2a:	653b      	str	r3, [r7, #80]	@ 0x50

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_DESCRIPTOR_SEND, descriptor_type, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 800ff2c:	4b98      	ldr	r3, [pc, #608]	@ (8010190 <_ux_device_stack_descriptor_send+0x278>)
 800ff2e:	681b      	ldr	r3, [r3, #0]
 800ff30:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 800ff32:	4b97      	ldr	r3, [pc, #604]	@ (8010190 <_ux_device_stack_descriptor_send+0x278>)
 800ff34:	681b      	ldr	r3, [r3, #0]
 800ff36:	3320      	adds	r3, #32
 800ff38:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Get the control endpoint associated with the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 800ff3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff3c:	3318      	adds	r3, #24
 800ff3e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 800ff40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff42:	3320      	adds	r3, #32
 800ff44:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Set the direction to OUT.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 800ff46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff48:	2203      	movs	r2, #3
 800ff4a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Isolate the descriptor index.  */
    descriptor_index =  descriptor_type & 0xff;
 800ff4c:	68fb      	ldr	r3, [r7, #12]
 800ff4e:	b2db      	uxtb	r3, r3
 800ff50:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Reset the parsed index.  */
    parsed_descriptor_index =  0;
 800ff52:	2300      	movs	r3, #0
 800ff54:	667b      	str	r3, [r7, #100]	@ 0x64

    /* Shift the descriptor type in the low byte field.  */
    descriptor_type =  (UCHAR) ((descriptor_type >> 8) & 0xff);
 800ff56:	68fb      	ldr	r3, [r7, #12]
 800ff58:	0a1b      	lsrs	r3, r3, #8
 800ff5a:	b2db      	uxtb	r3, r3
 800ff5c:	60fb      	str	r3, [r7, #12]

    /* Default descriptor length is host length.  */
    length =  host_length;
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* What type of descriptor do we need to return?  */
    switch (descriptor_type)
 800ff62:	68fb      	ldr	r3, [r7, #12]
 800ff64:	3b01      	subs	r3, #1
 800ff66:	2b0e      	cmp	r3, #14
 800ff68:	f200 81e0 	bhi.w	801032c <_ux_device_stack_descriptor_send+0x414>
 800ff6c:	a201      	add	r2, pc, #4	@ (adr r2, 800ff74 <_ux_device_stack_descriptor_send+0x5c>)
 800ff6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff72:	bf00      	nop
 800ff74:	0800ffb1 	.word	0x0800ffb1
 800ff78:	08010045 	.word	0x08010045
 800ff7c:	08010161 	.word	0x08010161
 800ff80:	0801032d 	.word	0x0801032d
 800ff84:	0801032d 	.word	0x0801032d
 800ff88:	0800ffbb 	.word	0x0800ffbb
 800ff8c:	08010045 	.word	0x08010045
 800ff90:	0801032d 	.word	0x0801032d
 800ff94:	0800ffcb 	.word	0x0800ffcb
 800ff98:	0801032d 	.word	0x0801032d
 800ff9c:	0801032d 	.word	0x0801032d
 800ffa0:	0801032d 	.word	0x0801032d
 800ffa4:	0801032d 	.word	0x0801032d
 800ffa8:	0801032d 	.word	0x0801032d
 800ffac:	08010045 	.word	0x08010045
    {

    case UX_DEVICE_DESCRIPTOR_ITEM:

		/* Setup device descriptor length.  */
        if (host_length > UX_DEVICE_DESCRIPTOR_LENGTH)
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	2b12      	cmp	r3, #18
 800ffb4:	d901      	bls.n	800ffba <_ux_device_stack_descriptor_send+0xa2>
            length =  UX_DEVICE_DESCRIPTOR_LENGTH;
 800ffb6:	2312      	movs	r3, #18
 800ffb8:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Fall through.  */
    case UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM:

        /* Setup qualifier descriptor length.  */
        if (descriptor_type == UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM &&
 800ffba:	68fb      	ldr	r3, [r7, #12]
 800ffbc:	2b06      	cmp	r3, #6
 800ffbe:	d104      	bne.n	800ffca <_ux_device_stack_descriptor_send+0xb2>
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	2b0a      	cmp	r3, #10
 800ffc4:	d901      	bls.n	800ffca <_ux_device_stack_descriptor_send+0xb2>
            host_length > UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH)
            length =  UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH;
 800ffc6:	230a      	movs	r3, #10
 800ffc8:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Fall through.  */
    case UX_OTG_DESCRIPTOR_ITEM:

        /* Setup OTG descriptor length.  */
        if (descriptor_type == UX_OTG_DESCRIPTOR_ITEM &&
 800ffca:	68fb      	ldr	r3, [r7, #12]
 800ffcc:	2b09      	cmp	r3, #9
 800ffce:	d104      	bne.n	800ffda <_ux_device_stack_descriptor_send+0xc2>
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	2b05      	cmp	r3, #5
 800ffd4:	d901      	bls.n	800ffda <_ux_device_stack_descriptor_send+0xc2>
            host_length > UX_OTG_DESCRIPTOR_LENGTH)
            length =  UX_OTG_DESCRIPTOR_LENGTH;
 800ffd6:	2305      	movs	r3, #5
 800ffd8:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* We may or may not have a device qualifier descriptor.  */
        device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 800ffda:	4b6d      	ldr	r3, [pc, #436]	@ (8010190 <_ux_device_stack_descriptor_send+0x278>)
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ffe2:	663b      	str	r3, [r7, #96]	@ 0x60
        device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 800ffe4:	4b6a      	ldr	r3, [pc, #424]	@ (8010190 <_ux_device_stack_descriptor_send+0x278>)
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ffec:	65bb      	str	r3, [r7, #88]	@ 0x58
        device_framework_end = device_framework + device_framework_length;
 800ffee:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800fff0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fff2:	4413      	add	r3, r2
 800fff4:	65fb      	str	r3, [r7, #92]	@ 0x5c

        /* Parse the device framework and locate a device qualifier descriptor.  */
        while (device_framework < device_framework_end)
 800fff6:	e020      	b.n	801003a <_ux_device_stack_descriptor_send+0x122>
        {

            /* Get descriptor length.  */
            descriptor_length =  (ULONG) *device_framework;
 800fff8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fffa:	781b      	ldrb	r3, [r3, #0]
 800fffc:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Check if this is a descriptor expected.  */
            if (*(device_framework + 1) == descriptor_type)
 800fffe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010000:	3301      	adds	r3, #1
 8010002:	781b      	ldrb	r3, [r3, #0]
 8010004:	461a      	mov	r2, r3
 8010006:	68fb      	ldr	r3, [r7, #12]
 8010008:	4293      	cmp	r3, r2
 801000a:	d10e      	bne.n	801002a <_ux_device_stack_descriptor_send+0x112>
            {

                /* Copy the device descriptor into the transfer request memory.  */
                _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 801000c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801000e:	68db      	ldr	r3, [r3, #12]
 8010010:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010012:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8010014:	4618      	mov	r0, r3
 8010016:	f001 facf 	bl	80115b8 <_ux_utility_memory_copy>
                                                device_framework, length); /* Use case of memcpy is verified. */

                /* Perform the data transfer.  */
                status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801001a:	687a      	ldr	r2, [r7, #4]
 801001c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801001e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010020:	f000 fea2 	bl	8010d68 <_ux_device_stack_transfer_request>
 8010024:	6538      	str	r0, [r7, #80]	@ 0x50
                break;
 8010026:	bf00      	nop
            device_framework_length -=  descriptor_length;

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
        }
        break;
 8010028:	e18b      	b.n	8010342 <_ux_device_stack_descriptor_send+0x42a>
            device_framework_length -=  descriptor_length;
 801002a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801002c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801002e:	1ad3      	subs	r3, r2, r3
 8010030:	65bb      	str	r3, [r7, #88]	@ 0x58
            device_framework +=  descriptor_length;
 8010032:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010036:	4413      	add	r3, r2
 8010038:	663b      	str	r3, [r7, #96]	@ 0x60
        while (device_framework < device_framework_end)
 801003a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801003c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801003e:	429a      	cmp	r2, r3
 8010040:	d3da      	bcc.n	800fff8 <_ux_device_stack_descriptor_send+0xe0>
        break;
 8010042:	e17e      	b.n	8010342 <_ux_device_stack_descriptor_send+0x42a>
#endif
    case UX_OTHER_SPEED_DESCRIPTOR_ITEM:
        /* Fall through.  */
    case UX_CONFIGURATION_DESCRIPTOR_ITEM:

        if (descriptor_type == UX_OTHER_SPEED_DESCRIPTOR_ITEM)
 8010044:	68fb      	ldr	r3, [r7, #12]
 8010046:	2b07      	cmp	r3, #7
 8010048:	d10e      	bne.n	8010068 <_ux_device_stack_descriptor_send+0x150>
        {

            /* This request is used by the host to find out the capability of this device
            if it was running at full speed. The behavior is the same as in a GET_CONFIGURATIOn descriptor
            but we do not use the current device framework but rather the full speed framework. */
            device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801004a:	4b51      	ldr	r3, [pc, #324]	@ (8010190 <_ux_device_stack_descriptor_send+0x278>)
 801004c:	681b      	ldr	r3, [r3, #0]
 801004e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8010052:	663b      	str	r3, [r7, #96]	@ 0x60
            device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 8010054:	4b4e      	ldr	r3, [pc, #312]	@ (8010190 <_ux_device_stack_descriptor_send+0x278>)
 8010056:	681b      	ldr	r3, [r3, #0]
 8010058:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 801005c:	65bb      	str	r3, [r7, #88]	@ 0x58
            device_framework_end = device_framework + device_framework_length;
 801005e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010060:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010062:	4413      	add	r3, r2
 8010064:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010066:	e045      	b.n	80100f4 <_ux_device_stack_descriptor_send+0x1dc>
        else
        {

            /* We may have multiple configurations !, the index will tell us what
            configuration descriptor we need to return.  */
            device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 8010068:	4b49      	ldr	r3, [pc, #292]	@ (8010190 <_ux_device_stack_descriptor_send+0x278>)
 801006a:	681b      	ldr	r3, [r3, #0]
 801006c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010070:	663b      	str	r3, [r7, #96]	@ 0x60
            device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 8010072:	4b47      	ldr	r3, [pc, #284]	@ (8010190 <_ux_device_stack_descriptor_send+0x278>)
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801007a:	65bb      	str	r3, [r7, #88]	@ 0x58
            device_framework_end = device_framework + device_framework_length;
 801007c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801007e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010080:	4413      	add	r3, r2
 8010082:	65fb      	str	r3, [r7, #92]	@ 0x5c
        }

        /* Parse the device framework and locate a configuration descriptor.  */
        while (device_framework < device_framework_end)
 8010084:	e036      	b.n	80100f4 <_ux_device_stack_descriptor_send+0x1dc>
        {

            /* Get descriptor length. */
            descriptor_length =  (ULONG) *device_framework;
 8010086:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010088:	781b      	ldrb	r3, [r3, #0]
 801008a:	627b      	str	r3, [r7, #36]	@ 0x24

#ifndef UX_BOS_SUPPORT_DISABLE

            /* Check if we are finding BOS descriptor.  */
            if (descriptor_type == UX_BOS_DESCRIPTOR_ITEM)
 801008c:	68fb      	ldr	r3, [r7, #12]
 801008e:	2b0f      	cmp	r3, #15
 8010090:	d110      	bne.n	80100b4 <_ux_device_stack_descriptor_send+0x19c>
            {
                if (*(device_framework + 1) == UX_BOS_DESCRIPTOR_ITEM)
 8010092:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010094:	3301      	adds	r3, #1
 8010096:	781b      	ldrb	r3, [r3, #0]
 8010098:	2b0f      	cmp	r3, #15
 801009a:	d123      	bne.n	80100e4 <_ux_device_stack_descriptor_send+0x1cc>
                {

                    /* Parse the BOS descriptor.  */
                    _ux_utility_descriptor_parse(device_framework,
 801009c:	f107 0310 	add.w	r3, r7, #16
 80100a0:	2204      	movs	r2, #4
 80100a2:	493c      	ldr	r1, [pc, #240]	@ (8010194 <_ux_device_stack_descriptor_send+0x27c>)
 80100a4:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80100a6:	f000 ffe3 	bl	8011070 <_ux_utility_descriptor_parse>
                                _ux_system_bos_descriptor_structure,
                                UX_BOS_DESCRIPTOR_ENTRIES,
                                (UCHAR *) &bos_descriptor);

                    /* Get the length of entire BOS descriptor.  */
                    target_descriptor_length = bos_descriptor.wTotalLength;
 80100aa:	8a7b      	ldrh	r3, [r7, #18]
 80100ac:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Descriptor is found.  */
                    status = UX_SUCCESS;
 80100ae:	2300      	movs	r3, #0
 80100b0:	653b      	str	r3, [r7, #80]	@ 0x50
                    break;
 80100b2:	e023      	b.n	80100fc <_ux_device_stack_descriptor_send+0x1e4>

                /* Check if this is a configuration descriptor.  We are cheating here. Instead of creating
                a OTHER SPEED descriptor, we simply scan the configuration descriptor for the Full Speed
                framework and return this configuration after we manually changed the configuration descriptor
                item into a Other Speed Descriptor. */
                if (*(device_framework + 1) == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 80100b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80100b6:	3301      	adds	r3, #1
 80100b8:	781b      	ldrb	r3, [r3, #0]
 80100ba:	2b02      	cmp	r3, #2
 80100bc:	d112      	bne.n	80100e4 <_ux_device_stack_descriptor_send+0x1cc>
                {

                    /* Check the index. It must be the same as the one requested.  */
                    if (parsed_descriptor_index == descriptor_index)
 80100be:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80100c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80100c2:	429a      	cmp	r2, r3
 80100c4:	d10b      	bne.n	80100de <_ux_device_stack_descriptor_send+0x1c6>
                    {

                        /* Parse the configuration descriptor. */
                        _ux_utility_descriptor_parse(device_framework,
 80100c6:	f107 0318 	add.w	r3, r7, #24
 80100ca:	2208      	movs	r2, #8
 80100cc:	4932      	ldr	r1, [pc, #200]	@ (8010198 <_ux_device_stack_descriptor_send+0x280>)
 80100ce:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80100d0:	f000 ffce 	bl	8011070 <_ux_utility_descriptor_parse>
                                    _ux_system_configuration_descriptor_structure,
                                    UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                                    (UCHAR *) &configuration_descriptor);

                        /* Get the length of entire configuration descriptor.  */
                        target_descriptor_length = configuration_descriptor.wTotalLength;
 80100d4:	8b7b      	ldrh	r3, [r7, #26]
 80100d6:	657b      	str	r3, [r7, #84]	@ 0x54

                        /* Descriptor is found.  */
                        status = UX_SUCCESS;
 80100d8:	2300      	movs	r3, #0
 80100da:	653b      	str	r3, [r7, #80]	@ 0x50
                        break;
 80100dc:	e00e      	b.n	80100fc <_ux_device_stack_descriptor_send+0x1e4>
                    }
                    else
                    {

                        /* There may be more configuration descriptors in this framework.  */
                        parsed_descriptor_index++;
 80100de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80100e0:	3301      	adds	r3, #1
 80100e2:	667b      	str	r3, [r7, #100]	@ 0x64
                    }
                }
            }

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;
 80100e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80100e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100e8:	1ad3      	subs	r3, r2, r3
 80100ea:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 80100ec:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80100ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100f0:	4413      	add	r3, r2
 80100f2:	663b      	str	r3, [r7, #96]	@ 0x60
        while (device_framework < device_framework_end)
 80100f4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80100f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80100f8:	429a      	cmp	r2, r3
 80100fa:	d3c4      	bcc.n	8010086 <_ux_device_stack_descriptor_send+0x16e>
        }

        /* Send the descriptor.  */
        if (status == UX_SUCCESS)
 80100fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80100fe:	2b00      	cmp	r3, #0
 8010100:	f040 811c 	bne.w	801033c <_ux_device_stack_descriptor_send+0x424>
        {

            /* Ensure the host does not demand a length beyond our descriptor (Windows does that)
                and do not return more than what is allowed.  */
            if (target_descriptor_length < host_length)
 8010104:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	429a      	cmp	r2, r3
 801010a:	d202      	bcs.n	8010112 <_ux_device_stack_descriptor_send+0x1fa>
                length =  target_descriptor_length;
 801010c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801010e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010110:	e001      	b.n	8010116 <_ux_device_stack_descriptor_send+0x1fe>
            else
                length =  host_length;
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Check buffer length, since total descriptors length may exceed buffer...  */
            if (length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8010116:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010118:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801011c:	d90c      	bls.n	8010138 <_ux_device_stack_descriptor_send+0x220>
            {
                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801011e:	2212      	movs	r2, #18
 8010120:	2109      	movs	r1, #9
 8010122:	2002      	movs	r0, #2
 8010124:	f000 feaa 	bl	8010e7c <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Stall the endpoint.  */
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8010128:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801012a:	699b      	ldr	r3, [r3, #24]
 801012c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801012e:	2114      	movs	r1, #20
 8010130:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8010132:	4798      	blx	r3
 8010134:	6538      	str	r0, [r7, #80]	@ 0x50
                break;
 8010136:	e104      	b.n	8010342 <_ux_device_stack_descriptor_send+0x42a>
            }

            /* Copy the device descriptor into the transfer request memory.  */
            _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 8010138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801013a:	68db      	ldr	r3, [r3, #12]
 801013c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801013e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8010140:	4618      	mov	r0, r3
 8010142:	f001 fa39 	bl	80115b8 <_ux_utility_memory_copy>
                                device_framework, length); /* Use case of memcpy is verified. */

            /* Now we need to hack the found descriptor because this request expect a requested
                descriptor type instead of the regular descriptor.  */
            *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) = (UCHAR)descriptor_type;
 8010146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010148:	68db      	ldr	r3, [r3, #12]
 801014a:	3301      	adds	r3, #1
 801014c:	68fa      	ldr	r2, [r7, #12]
 801014e:	b2d2      	uxtb	r2, r2
 8010150:	701a      	strb	r2, [r3, #0]

            /* We can return the configuration descriptor.  */
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8010152:	687a      	ldr	r2, [r7, #4]
 8010154:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8010156:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010158:	f000 fe06 	bl	8010d68 <_ux_device_stack_transfer_request>
 801015c:	6538      	str	r0, [r7, #80]	@ 0x50
        }
        break;
 801015e:	e0ed      	b.n	801033c <_ux_device_stack_descriptor_send+0x424>

    case UX_STRING_DESCRIPTOR_ITEM:

        /* We need to filter for the index 0 which is the language ID string.  */
        if (descriptor_index == 0)
 8010160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010162:	2b00      	cmp	r3, #0
 8010164:	d14f      	bne.n	8010206 <_ux_device_stack_descriptor_send+0x2ee>
        {

            /* We need to check request buffer size in case it's possible exceed. */
            if (_ux_system_slave -> ux_system_slave_language_id_framework_length + 2 > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8010166:	4b0a      	ldr	r3, [pc, #40]	@ (8010190 <_ux_device_stack_descriptor_send+0x278>)
 8010168:	681b      	ldr	r3, [r3, #0]
 801016a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 801016e:	3302      	adds	r3, #2
 8010170:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010174:	d912      	bls.n	801019c <_ux_device_stack_descriptor_send+0x284>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 8010176:	2212      	movs	r2, #18
 8010178:	2109      	movs	r1, #9
 801017a:	2002      	movs	r0, #2
 801017c:	f000 fe7e 	bl	8010e7c <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Stall the endpoint.  */
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8010180:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010182:	699b      	ldr	r3, [r3, #24]
 8010184:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010186:	2114      	movs	r1, #20
 8010188:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801018a:	4798      	blx	r3
 801018c:	6538      	str	r0, [r7, #80]	@ 0x50
                break;
 801018e:	e0d8      	b.n	8010342 <_ux_device_stack_descriptor_send+0x42a>
 8010190:	20003af8 	.word	0x20003af8
 8010194:	20000054 	.word	0x20000054
 8010198:	20000040 	.word	0x20000040
            }

            /* We have a request to send back the language ID list. Use the transfer request buffer.  */
            string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801019c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801019e:	68db      	ldr	r3, [r3, #12]
 80101a0:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Store the total length of the response.  */
            *string_memory =  (UCHAR)(_ux_system_slave -> ux_system_slave_language_id_framework_length + 2);
 80101a2:	4b6a      	ldr	r3, [pc, #424]	@ (801034c <_ux_device_stack_descriptor_send+0x434>)
 80101a4:	681b      	ldr	r3, [r3, #0]
 80101a6:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80101aa:	b2db      	uxtb	r3, r3
 80101ac:	3302      	adds	r3, #2
 80101ae:	b2da      	uxtb	r2, r3
 80101b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101b2:	701a      	strb	r2, [r3, #0]

            /* Store the descriptor type.  */
            *(string_memory +1) =  UX_STRING_DESCRIPTOR_ITEM;
 80101b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101b6:	3301      	adds	r3, #1
 80101b8:	2203      	movs	r2, #3
 80101ba:	701a      	strb	r2, [r3, #0]

            /* Store the language ID into the buffer.  */
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 80101bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101be:	1c98      	adds	r0, r3, #2
 80101c0:	4b62      	ldr	r3, [pc, #392]	@ (801034c <_ux_device_stack_descriptor_send+0x434>)
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	f8d3 1100 	ldr.w	r1, [r3, #256]	@ 0x100
                                                        _ux_system_slave -> ux_system_slave_language_id_framework_length); /* Use case of memcpy is verified. */
 80101c8:	4b60      	ldr	r3, [pc, #384]	@ (801034c <_ux_device_stack_descriptor_send+0x434>)
 80101ca:	681b      	ldr	r3, [r3, #0]
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 80101cc:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80101d0:	461a      	mov	r2, r3
 80101d2:	f001 f9f1 	bl	80115b8 <_ux_utility_memory_copy>

            /* Filter the length asked/required.  */
            if (host_length > _ux_system_slave -> ux_system_slave_language_id_framework_length + 2)
 80101d6:	4b5d      	ldr	r3, [pc, #372]	@ (801034c <_ux_device_stack_descriptor_send+0x434>)
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80101de:	3302      	adds	r3, #2
 80101e0:	687a      	ldr	r2, [r7, #4]
 80101e2:	429a      	cmp	r2, r3
 80101e4:	d906      	bls.n	80101f4 <_ux_device_stack_descriptor_send+0x2dc>
                length =  _ux_system_slave -> ux_system_slave_language_id_framework_length + 2;
 80101e6:	4b59      	ldr	r3, [pc, #356]	@ (801034c <_ux_device_stack_descriptor_send+0x434>)
 80101e8:	681b      	ldr	r3, [r3, #0]
 80101ea:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80101ee:	3302      	adds	r3, #2
 80101f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80101f2:	e001      	b.n	80101f8 <_ux_device_stack_descriptor_send+0x2e0>
            else
                length =  host_length;
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* We can return the string language ID descriptor.  */
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 80101f8:	687a      	ldr	r2, [r7, #4]
 80101fa:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80101fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80101fe:	f000 fdb3 	bl	8010d68 <_ux_device_stack_transfer_request>
 8010202:	6538      	str	r0, [r7, #80]	@ 0x50
                /* Could not find the required string index. Stall the endpoint.  */
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
                return(UX_ERROR);
            }
        }
        break;
 8010204:	e09c      	b.n	8010340 <_ux_device_stack_descriptor_send+0x428>
            string_framework =  _ux_system_slave -> ux_system_slave_string_framework;
 8010206:	4b51      	ldr	r3, [pc, #324]	@ (801034c <_ux_device_stack_descriptor_send+0x434>)
 8010208:	681b      	ldr	r3, [r3, #0]
 801020a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 801020e:	64bb      	str	r3, [r7, #72]	@ 0x48
            string_framework_length =  _ux_system_slave -> ux_system_slave_string_framework_length;
 8010210:	4b4e      	ldr	r3, [pc, #312]	@ (801034c <_ux_device_stack_descriptor_send+0x434>)
 8010212:	681b      	ldr	r3, [r3, #0]
 8010214:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8010218:	647b      	str	r3, [r7, #68]	@ 0x44
            while (string_framework_length != 0)
 801021a:	e079      	b.n	8010310 <_ux_device_stack_descriptor_send+0x3f8>
                if (_ux_utility_short_get(string_framework) == request_index)
 801021c:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 801021e:	f001 fb3c 	bl	801189a <_ux_utility_short_get>
 8010222:	4602      	mov	r2, r0
 8010224:	68bb      	ldr	r3, [r7, #8]
 8010226:	4293      	cmp	r3, r2
 8010228:	d163      	bne.n	80102f2 <_ux_device_stack_descriptor_send+0x3da>
                    if (*(string_framework + 2) == descriptor_index)
 801022a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801022c:	3302      	adds	r3, #2
 801022e:	781b      	ldrb	r3, [r3, #0]
 8010230:	461a      	mov	r2, r3
 8010232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010234:	4293      	cmp	r3, r2
 8010236:	d15c      	bne.n	80102f2 <_ux_device_stack_descriptor_send+0x3da>
                        if (((*(string_framework + 3)*2) + 2) > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8010238:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801023a:	3303      	adds	r3, #3
 801023c:	781b      	ldrb	r3, [r3, #0]
 801023e:	3301      	adds	r3, #1
 8010240:	005b      	lsls	r3, r3, #1
 8010242:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010246:	dd0c      	ble.n	8010262 <_ux_device_stack_descriptor_send+0x34a>
                            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 8010248:	2212      	movs	r2, #18
 801024a:	2109      	movs	r1, #9
 801024c:	2002      	movs	r0, #2
 801024e:	f000 fe15 	bl	8010e7c <_ux_system_error_handler>
                            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8010252:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010254:	699b      	ldr	r3, [r3, #24]
 8010256:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010258:	2114      	movs	r1, #20
 801025a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801025c:	4798      	blx	r3
 801025e:	6538      	str	r0, [r7, #80]	@ 0x50
                            break;
 8010260:	e059      	b.n	8010316 <_ux_device_stack_descriptor_send+0x3fe>
                        string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 8010262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010264:	68db      	ldr	r3, [r3, #12]
 8010266:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *string_memory =  (UCHAR)((*(string_framework + 3)*2) + 2);
 8010268:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801026a:	3303      	adds	r3, #3
 801026c:	781b      	ldrb	r3, [r3, #0]
 801026e:	3301      	adds	r3, #1
 8010270:	b2db      	uxtb	r3, r3
 8010272:	005b      	lsls	r3, r3, #1
 8010274:	b2da      	uxtb	r2, r3
 8010276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010278:	701a      	strb	r2, [r3, #0]
                        *(string_memory + 1) =  UX_STRING_DESCRIPTOR_ITEM;
 801027a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801027c:	3301      	adds	r3, #1
 801027e:	2203      	movs	r2, #3
 8010280:	701a      	strb	r2, [r3, #0]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 8010282:	2300      	movs	r3, #0
 8010284:	643b      	str	r3, [r7, #64]	@ 0x40
 8010286:	e014      	b.n	80102b2 <_ux_device_stack_descriptor_send+0x39a>
                            *(string_memory + 2 + (string_length * 2)) =  *(string_framework + 4 + string_length);
 8010288:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801028a:	3304      	adds	r3, #4
 801028c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801028e:	441a      	add	r2, r3
 8010290:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010292:	3301      	adds	r3, #1
 8010294:	005b      	lsls	r3, r3, #1
 8010296:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010298:	440b      	add	r3, r1
 801029a:	7812      	ldrb	r2, [r2, #0]
 801029c:	701a      	strb	r2, [r3, #0]
                            *(string_memory + 2 + (string_length * 2) + 1) =  0;
 801029e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80102a0:	005b      	lsls	r3, r3, #1
 80102a2:	3303      	adds	r3, #3
 80102a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80102a6:	4413      	add	r3, r2
 80102a8:	2200      	movs	r2, #0
 80102aa:	701a      	strb	r2, [r3, #0]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 80102ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80102ae:	3301      	adds	r3, #1
 80102b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80102b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80102b4:	3303      	adds	r3, #3
 80102b6:	781b      	ldrb	r3, [r3, #0]
 80102b8:	461a      	mov	r2, r3
 80102ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80102bc:	4293      	cmp	r3, r2
 80102be:	d3e3      	bcc.n	8010288 <_ux_device_stack_descriptor_send+0x370>
                        if (host_length > (UINT)((*(string_framework + 3)*2) + 2))
 80102c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80102c2:	3303      	adds	r3, #3
 80102c4:	781b      	ldrb	r3, [r3, #0]
 80102c6:	3301      	adds	r3, #1
 80102c8:	005b      	lsls	r3, r3, #1
 80102ca:	461a      	mov	r2, r3
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	4293      	cmp	r3, r2
 80102d0:	d906      	bls.n	80102e0 <_ux_device_stack_descriptor_send+0x3c8>
                            length =  (ULONG)((*(string_framework + 3)*2) + 2);
 80102d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80102d4:	3303      	adds	r3, #3
 80102d6:	781b      	ldrb	r3, [r3, #0]
 80102d8:	3301      	adds	r3, #1
 80102da:	005b      	lsls	r3, r3, #1
 80102dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80102de:	e001      	b.n	80102e4 <_ux_device_stack_descriptor_send+0x3cc>
                            length =  host_length;
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
                        status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 80102e4:	687a      	ldr	r2, [r7, #4]
 80102e6:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80102e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80102ea:	f000 fd3d 	bl	8010d68 <_ux_device_stack_transfer_request>
 80102ee:	6538      	str	r0, [r7, #80]	@ 0x50
                        break;
 80102f0:	e011      	b.n	8010316 <_ux_device_stack_descriptor_send+0x3fe>
                string_framework_length -=  (ULONG) *(string_framework + 3) + 4;
 80102f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80102f4:	3303      	adds	r3, #3
 80102f6:	781b      	ldrb	r3, [r3, #0]
 80102f8:	461a      	mov	r2, r3
 80102fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80102fc:	1a9b      	subs	r3, r3, r2
 80102fe:	3b04      	subs	r3, #4
 8010300:	647b      	str	r3, [r7, #68]	@ 0x44
                string_framework +=  (ULONG) *(string_framework + 3) + 4;
 8010302:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010304:	3303      	adds	r3, #3
 8010306:	781b      	ldrb	r3, [r3, #0]
 8010308:	3304      	adds	r3, #4
 801030a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801030c:	4413      	add	r3, r2
 801030e:	64bb      	str	r3, [r7, #72]	@ 0x48
            while (string_framework_length != 0)
 8010310:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010312:	2b00      	cmp	r3, #0
 8010314:	d182      	bne.n	801021c <_ux_device_stack_descriptor_send+0x304>
            if (string_framework_length == 0)
 8010316:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010318:	2b00      	cmp	r3, #0
 801031a:	d111      	bne.n	8010340 <_ux_device_stack_descriptor_send+0x428>
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801031c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801031e:	699b      	ldr	r3, [r3, #24]
 8010320:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010322:	2114      	movs	r1, #20
 8010324:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8010326:	4798      	blx	r3
                return(UX_ERROR);
 8010328:	23ff      	movs	r3, #255	@ 0xff
 801032a:	e00b      	b.n	8010344 <_ux_device_stack_descriptor_send+0x42c>

    default:

        /* Stall the endpoint.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801032c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801032e:	699b      	ldr	r3, [r3, #24]
 8010330:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010332:	2114      	movs	r1, #20
 8010334:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8010336:	4798      	blx	r3
        return(UX_ERROR);
 8010338:	23ff      	movs	r3, #255	@ 0xff
 801033a:	e003      	b.n	8010344 <_ux_device_stack_descriptor_send+0x42c>
        break;
 801033c:	bf00      	nop
 801033e:	e000      	b.n	8010342 <_ux_device_stack_descriptor_send+0x42a>
        break;
 8010340:	bf00      	nop
    }

    /* Return the status to the caller.  */
    return(status);
 8010342:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 8010344:	4618      	mov	r0, r3
 8010346:	3768      	adds	r7, #104	@ 0x68
 8010348:	46bd      	mov	sp, r7
 801034a:	bd80      	pop	{r7, pc}
 801034c:	20003af8 	.word	0x20003af8

08010350 <_ux_device_stack_disconnect>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_disconnect(VOID)
{
 8010350:	b580      	push	{r7, lr}
 8010352:	b092      	sub	sp, #72	@ 0x48
 8010354:	af00      	add	r7, sp, #0
#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
UX_SLAVE_INTERFACE          *next_interface; 
#endif
UX_SLAVE_CLASS              *class_ptr;
UX_SLAVE_CLASS_COMMAND      class_command;
UINT                        status = UX_ERROR;
 8010356:	23ff      	movs	r3, #255	@ 0xff
 8010358:	643b      	str	r3, [r7, #64]	@ 0x40
                        
    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801035a:	4b29      	ldr	r3, [pc, #164]	@ (8010400 <_ux_device_stack_disconnect+0xb0>)
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8010360:	4b27      	ldr	r3, [pc, #156]	@ (8010400 <_ux_device_stack_disconnect+0xb0>)
 8010362:	681b      	ldr	r3, [r3, #0]
 8010364:	3320      	adds	r3, #32
 8010366:	63bb      	str	r3, [r7, #56]	@ 0x38
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(device);

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 8010368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801036a:	681b      	ldr	r3, [r3, #0]
 801036c:	2b03      	cmp	r3, #3
 801036e:	d123      	bne.n	80103b8 <_ux_device_stack_disconnect+0x68>
    {
        /* Get the pointer to the first interface.  */
        interface_ptr =  device -> ux_slave_device_first_interface;
 8010370:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010372:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8010376:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Parse all the interfaces if any.  */
        while (interface_ptr != UX_NULL)
 8010378:	e018      	b.n	80103ac <_ux_device_stack_disconnect+0x5c>
        {
#endif

            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 801037a:	2303      	movs	r3, #3
 801037c:	607b      	str	r3, [r7, #4]
            class_command.ux_slave_class_command_interface =  (VOID *) interface_ptr;
 801037e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010380:	60fb      	str	r3, [r7, #12]

            /* Get the pointer to the class container of this interface.  */
            class_ptr =  interface_ptr -> ux_slave_interface_class;
 8010382:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010384:	685b      	ldr	r3, [r3, #4]
 8010386:	637b      	str	r3, [r7, #52]	@ 0x34
            
            /* Store the class container. */
            class_command.ux_slave_class_command_class_ptr =  class_ptr;
 8010388:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801038a:	627b      	str	r3, [r7, #36]	@ 0x24

            /* If there is a class container for this instance, deactivate it.  */
            if (class_ptr != UX_NULL)
 801038c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801038e:	2b00      	cmp	r3, #0
 8010390:	d004      	beq.n	801039c <_ux_device_stack_disconnect+0x4c>
            
                /* Call the class with the DEACTIVATE signal.  */
                class_ptr -> ux_slave_class_entry_function(&class_command);
 8010392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010396:	1d3a      	adds	r2, r7, #4
 8010398:	4610      	mov	r0, r2
 801039a:	4798      	blx	r3

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            next_interface =  interface_ptr -> ux_slave_interface_next_interface;
 801039c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801039e:	699b      	ldr	r3, [r3, #24]
 80103a0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

            /* Remove the interface and all endpoints associated with it.  */
            _ux_device_stack_interface_delete(interface_ptr);
 80103a2:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80103a4:	f000 fa8c 	bl	80108c0 <_ux_device_stack_interface_delete>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Now we refresh the interface pointer.  */
            interface_ptr =  next_interface;
 80103a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103aa:	647b      	str	r3, [r7, #68]	@ 0x44
        while (interface_ptr != UX_NULL)
 80103ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	d1e3      	bne.n	801037a <_ux_device_stack_disconnect+0x2a>
        }
#endif

        /* Mark the device as attached now.  */
        device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 80103b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103b4:	2201      	movs	r2, #1
 80103b6:	601a      	str	r2, [r3, #0]
    }

    /* If the device was attached, we need to destroy the control endpoint.  */
    if (device -> ux_slave_device_state == UX_DEVICE_ATTACHED)
 80103b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103ba:	681b      	ldr	r3, [r3, #0]
 80103bc:	2b01      	cmp	r3, #1
 80103be:	d107      	bne.n	80103d0 <_ux_device_stack_disconnect+0x80>

        /* Now we can destroy the default control endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 80103c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80103c2:	699b      	ldr	r3, [r3, #24]
                                (VOID *) &device -> ux_slave_device_control_endpoint);
 80103c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80103c6:	3218      	adds	r2, #24
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 80103c8:	210f      	movs	r1, #15
 80103ca:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80103cc:	4798      	blx	r3
 80103ce:	6438      	str	r0, [r7, #64]	@ 0x40

    /* We are reverting to configuration 0.  */
    device -> ux_slave_device_configuration_selected =  0;
 80103d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103d2:	2200      	movs	r2, #0
 80103d4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

    /* Set the device to be non attached.  */
    device -> ux_slave_device_state =  UX_DEVICE_RESET;
 80103d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103da:	2200      	movs	r2, #0
 80103dc:	601a      	str	r2, [r3, #0]

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 80103de:	4b08      	ldr	r3, [pc, #32]	@ (8010400 <_ux_device_stack_disconnect+0xb0>)
 80103e0:	681b      	ldr	r3, [r3, #0]
 80103e2:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d005      	beq.n	80103f6 <_ux_device_stack_disconnect+0xa6>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_REMOVED);
 80103ea:	4b05      	ldr	r3, [pc, #20]	@ (8010400 <_ux_device_stack_disconnect+0xb0>)
 80103ec:	681b      	ldr	r3, [r3, #0]
 80103ee:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
 80103f2:	200a      	movs	r0, #10
 80103f4:	4798      	blx	r3
    }

    /* Return the status to the caller.  */
    return(status);
 80103f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 80103f8:	4618      	mov	r0, r3
 80103fa:	3748      	adds	r7, #72	@ 0x48
 80103fc:	46bd      	mov	sp, r7
 80103fe:	bd80      	pop	{r7, pc}
 8010400:	20003af8 	.word	0x20003af8

08010404 <_ux_device_stack_endpoint_stall>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_endpoint_stall(UX_SLAVE_ENDPOINT *endpoint)
{
 8010404:	b580      	push	{r7, lr}
 8010406:	b088      	sub	sp, #32
 8010408:	af00      	add	r7, sp, #0
 801040a:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ENDPOINT_STALL, endpoint, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801040c:	4b18      	ldr	r3, [pc, #96]	@ (8010470 <_ux_device_stack_endpoint_stall+0x6c>)
 801040e:	681b      	ldr	r3, [r3, #0]
 8010410:	61bb      	str	r3, [r7, #24]

    /* Assume device is in an invalid state here in order to reduce code in following 
       section where interrupts are disabled.  */
    status =  UX_ERROR;
 8010412:	23ff      	movs	r3, #255	@ 0xff
 8010414:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8010416:	f3ef 8310 	mrs	r3, PRIMASK
 801041a:	613b      	str	r3, [r7, #16]
    return(posture);
 801041c:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 801041e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 8010420:	b672      	cpsid	i
    return(int_posture);
 8010422:	68fb      	ldr	r3, [r7, #12]

    /* Ensure we don't change the endpoint's state after disconnection routine
       resets it.  */
    UX_DISABLE
 8010424:	617b      	str	r3, [r7, #20]

    /* Check if the device is in a valid state; as soon as the device is out 
       of the RESET state, transfers occur and thus endpoints may be stalled. */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 8010426:	4b12      	ldr	r3, [pc, #72]	@ (8010470 <_ux_device_stack_endpoint_stall+0x6c>)
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	6a1b      	ldr	r3, [r3, #32]
 801042c:	2b00      	cmp	r3, #0
 801042e:	d013      	beq.n	8010458 <_ux_device_stack_endpoint_stall+0x54>
        endpoint -> ux_slave_endpoint_state != UX_ENDPOINT_HALTED)
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	685b      	ldr	r3, [r3, #4]
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 8010434:	2b02      	cmp	r3, #2
 8010436:	d00f      	beq.n	8010458 <_ux_device_stack_endpoint_stall+0x54>
    {

        /* Stall the endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8010438:	69bb      	ldr	r3, [r7, #24]
 801043a:	699b      	ldr	r3, [r3, #24]
 801043c:	687a      	ldr	r2, [r7, #4]
 801043e:	2114      	movs	r1, #20
 8010440:	69b8      	ldr	r0, [r7, #24]
 8010442:	4798      	blx	r3
 8010444:	61f8      	str	r0, [r7, #28]

        /* Mark the endpoint state.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) !=
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	7bdb      	ldrb	r3, [r3, #15]
 801044a:	f003 0303 	and.w	r3, r3, #3
 801044e:	2b00      	cmp	r3, #0
 8010450:	d002      	beq.n	8010458 <_ux_device_stack_endpoint_stall+0x54>
            UX_CONTROL_ENDPOINT)
            endpoint -> ux_slave_endpoint_state =  UX_ENDPOINT_HALTED;
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	2202      	movs	r2, #2
 8010456:	605a      	str	r2, [r3, #4]
 8010458:	697b      	ldr	r3, [r7, #20]
 801045a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 801045c:	68bb      	ldr	r3, [r7, #8]
 801045e:	f383 8810 	msr	PRIMASK, r3
}
 8010462:	bf00      	nop

    /* Restore interrupts.  */
    UX_RESTORE

    /* Return completion status.  */
    return(status);       
 8010464:	69fb      	ldr	r3, [r7, #28]
}
 8010466:	4618      	mov	r0, r3
 8010468:	3720      	adds	r7, #32
 801046a:	46bd      	mov	sp, r7
 801046c:	bd80      	pop	{r7, pc}
 801046e:	bf00      	nop
 8010470:	20003af8 	.word	0x20003af8

08010474 <_ux_device_stack_get_status>:
/*                                            supported bi-dir-endpoints, */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_get_status(ULONG request_type, ULONG request_index, ULONG request_length)
{
 8010474:	b580      	push	{r7, lr}
 8010476:	b08a      	sub	sp, #40	@ 0x28
 8010478:	af00      	add	r7, sp, #0
 801047a:	60f8      	str	r0, [r7, #12]
 801047c:	60b9      	str	r1, [r7, #8]
 801047e:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_GET_STATUS, request_type, request_index, request_length, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010480:	4b39      	ldr	r3, [pc, #228]	@ (8010568 <_ux_device_stack_get_status+0xf4>)
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	623b      	str	r3, [r7, #32]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8010486:	4b38      	ldr	r3, [pc, #224]	@ (8010568 <_ux_device_stack_get_status+0xf4>)
 8010488:	681b      	ldr	r3, [r3, #0]
 801048a:	3320      	adds	r3, #32
 801048c:	61fb      	str	r3, [r7, #28]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801048e:	69fb      	ldr	r3, [r7, #28]
 8010490:	3318      	adds	r3, #24
 8010492:	61bb      	str	r3, [r7, #24]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8010494:	69bb      	ldr	r3, [r7, #24]
 8010496:	3320      	adds	r3, #32
 8010498:	617b      	str	r3, [r7, #20]

    /* Reset the status buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =  0;
 801049a:	697b      	ldr	r3, [r7, #20]
 801049c:	68db      	ldr	r3, [r3, #12]
 801049e:	2200      	movs	r2, #0
 80104a0:	701a      	strb	r2, [r3, #0]
    *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) =  0;
 80104a2:	697b      	ldr	r3, [r7, #20]
 80104a4:	68db      	ldr	r3, [r3, #12]
 80104a6:	3301      	adds	r3, #1
 80104a8:	2200      	movs	r2, #0
 80104aa:	701a      	strb	r2, [r3, #0]
    
    /* The default length for GET_STATUS is 2, except for OTG get Status.  */
    data_length = 2;
 80104ac:	2302      	movs	r3, #2
 80104ae:	627b      	str	r3, [r7, #36]	@ 0x24
    
    /* The status can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	f003 0303 	and.w	r3, r3, #3
 80104b6:	2b00      	cmp	r3, #0
 80104b8:	d002      	beq.n	80104c0 <_ux_device_stack_get_status+0x4c>
 80104ba:	2b02      	cmp	r3, #2
 80104bc:	d021      	beq.n	8010502 <_ux_device_stack_get_status+0x8e>
 80104be:	e03a      	b.n	8010536 <_ux_device_stack_get_status+0xc2>
    
    case UX_REQUEST_TARGET_DEVICE:

        /* When the device is probed, it is either for the power/remote capabilities or OTG role swap.  
           We differentiate with the Windex, 0 or OTG status Selector.  */
        if (request_index == UX_OTG_STATUS_SELECTOR)
 80104c0:	68bb      	ldr	r3, [r7, #8]
 80104c2:	f5b3 4f70 	cmp.w	r3, #61440	@ 0xf000
 80104c6:	d102      	bne.n	80104ce <_ux_device_stack_get_status+0x5a>
        {

            /* Set the data length to 1.  */
            data_length = 1;
 80104c8:	2301      	movs	r3, #1
 80104ca:	627b      	str	r3, [r7, #36]	@ 0x24

            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
        }
        
        break;
 80104cc:	e03b      	b.n	8010546 <_ux_device_stack_get_status+0xd2>
            if (_ux_system_slave -> ux_system_slave_power_state == UX_DEVICE_SELF_POWERED)
 80104ce:	4b26      	ldr	r3, [pc, #152]	@ (8010568 <_ux_device_stack_get_status+0xf4>)
 80104d0:	681b      	ldr	r3, [r3, #0]
 80104d2:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 80104d6:	2b02      	cmp	r3, #2
 80104d8:	d103      	bne.n	80104e2 <_ux_device_stack_get_status+0x6e>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 80104da:	697b      	ldr	r3, [r7, #20]
 80104dc:	68db      	ldr	r3, [r3, #12]
 80104de:	2201      	movs	r2, #1
 80104e0:	701a      	strb	r2, [r3, #0]
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
 80104e2:	4b21      	ldr	r3, [pc, #132]	@ (8010568 <_ux_device_stack_get_status+0xf4>)
 80104e4:	681b      	ldr	r3, [r3, #0]
 80104e6:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d02b      	beq.n	8010546 <_ux_device_stack_get_status+0xd2>
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
 80104ee:	697b      	ldr	r3, [r7, #20]
 80104f0:	68db      	ldr	r3, [r3, #12]
 80104f2:	781a      	ldrb	r2, [r3, #0]
 80104f4:	697b      	ldr	r3, [r7, #20]
 80104f6:	68db      	ldr	r3, [r3, #12]
 80104f8:	f042 0202 	orr.w	r2, r2, #2
 80104fc:	b2d2      	uxtb	r2, r2
 80104fe:	701a      	strb	r2, [r3, #0]
        break;
 8010500:	e021      	b.n	8010546 <_ux_device_stack_get_status+0xd2>
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index & (UINT)~UX_ENDPOINT_DIRECTION));
#else

        /* This feature returns the halt state of a specific endpoint.  The endpoint address
           is used to retrieve the endpoint container.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index));
 8010502:	6a3b      	ldr	r3, [r7, #32]
 8010504:	699b      	ldr	r3, [r3, #24]
 8010506:	68ba      	ldr	r2, [r7, #8]
 8010508:	2115      	movs	r1, #21
 801050a:	6a38      	ldr	r0, [r7, #32]
 801050c:	4798      	blx	r3
 801050e:	6138      	str	r0, [r7, #16]
#endif

        /* Check the status. We may have a unknown endpoint.  */
        if (status != UX_ERROR)
 8010510:	693b      	ldr	r3, [r7, #16]
 8010512:	2bff      	cmp	r3, #255	@ 0xff
 8010514:	d007      	beq.n	8010526 <_ux_device_stack_get_status+0xb2>
        {

            if (status == UX_TRUE)
 8010516:	693b      	ldr	r3, [r7, #16]
 8010518:	2b01      	cmp	r3, #1
 801051a:	d116      	bne.n	801054a <_ux_device_stack_get_status+0xd6>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 801051c:	697b      	ldr	r3, [r7, #20]
 801051e:	68db      	ldr	r3, [r3, #12]
 8010520:	2201      	movs	r2, #1
 8010522:	701a      	strb	r2, [r3, #0]
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
    
            /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
            return(UX_SUCCESS);            
        }
        break;
 8010524:	e011      	b.n	801054a <_ux_device_stack_get_status+0xd6>
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8010526:	6a3b      	ldr	r3, [r7, #32]
 8010528:	699b      	ldr	r3, [r3, #24]
 801052a:	69ba      	ldr	r2, [r7, #24]
 801052c:	2114      	movs	r1, #20
 801052e:	6a38      	ldr	r0, [r7, #32]
 8010530:	4798      	blx	r3
            return(UX_SUCCESS);            
 8010532:	2300      	movs	r3, #0
 8010534:	e014      	b.n	8010560 <_ux_device_stack_get_status+0xec>

    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8010536:	6a3b      	ldr	r3, [r7, #32]
 8010538:	699b      	ldr	r3, [r3, #24]
 801053a:	69ba      	ldr	r2, [r7, #24]
 801053c:	2114      	movs	r1, #20
 801053e:	6a38      	ldr	r0, [r7, #32]
 8010540:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 8010542:	2300      	movs	r3, #0
 8010544:	e00c      	b.n	8010560 <_ux_device_stack_get_status+0xec>
        break;
 8010546:	bf00      	nop
 8010548:	e000      	b.n	801054c <_ux_device_stack_get_status+0xd8>
        break;
 801054a:	bf00      	nop
    }
    
    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801054c:	697b      	ldr	r3, [r7, #20]
 801054e:	2203      	movs	r2, #3
 8010550:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, data_length, data_length);
 8010552:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010554:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010556:	6978      	ldr	r0, [r7, #20]
 8010558:	f000 fc06 	bl	8010d68 <_ux_device_stack_transfer_request>
 801055c:	6138      	str	r0, [r7, #16]

    /* Return the function status.  */
    return(status);
 801055e:	693b      	ldr	r3, [r7, #16]
}
 8010560:	4618      	mov	r0, r3
 8010562:	3728      	adds	r7, #40	@ 0x28
 8010564:	46bd      	mov	sp, r7
 8010566:	bd80      	pop	{r7, pc}
 8010568:	20003af8 	.word	0x20003af8

0801056c <_ux_device_stack_initialize>:
UINT  _ux_device_stack_initialize(UCHAR * device_framework_high_speed, ULONG device_framework_length_high_speed,
                                  UCHAR * device_framework_full_speed, ULONG device_framework_length_full_speed,
                                  UCHAR * string_framework, ULONG string_framework_length,
                                  UCHAR * language_id_framework, ULONG language_id_framework_length,
                                  UINT (*ux_system_slave_change_function)(ULONG))
{
 801056c:	b580      	push	{r7, lr}
 801056e:	b094      	sub	sp, #80	@ 0x50
 8010570:	af00      	add	r7, sp, #0
 8010572:	60f8      	str	r0, [r7, #12]
 8010574:	60b9      	str	r1, [r7, #8]
 8010576:	607a      	str	r2, [r7, #4]
 8010578:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INITIALIZE, 0, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801057a:	4b9a      	ldr	r3, [pc, #616]	@ (80107e4 <_ux_device_stack_initialize+0x278>)
 801057c:	681b      	ldr	r3, [r3, #0]
 801057e:	3320      	adds	r3, #32
 8010580:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Store the high speed device framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_device_framework_high_speed =             device_framework_high_speed;
 8010582:	4b98      	ldr	r3, [pc, #608]	@ (80107e4 <_ux_device_stack_initialize+0x278>)
 8010584:	681b      	ldr	r3, [r3, #0]
 8010586:	68fa      	ldr	r2, [r7, #12]
 8010588:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
    _ux_system_slave -> ux_system_slave_device_framework_length_high_speed =      device_framework_length_high_speed;
 801058c:	4b95      	ldr	r3, [pc, #596]	@ (80107e4 <_ux_device_stack_initialize+0x278>)
 801058e:	681b      	ldr	r3, [r3, #0]
 8010590:	68ba      	ldr	r2, [r7, #8]
 8010592:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4

    /* Store the string framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_device_framework_full_speed =             device_framework_full_speed;
 8010596:	4b93      	ldr	r3, [pc, #588]	@ (80107e4 <_ux_device_stack_initialize+0x278>)
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	687a      	ldr	r2, [r7, #4]
 801059c:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
    _ux_system_slave -> ux_system_slave_device_framework_length_full_speed =      device_framework_length_full_speed;
 80105a0:	4b90      	ldr	r3, [pc, #576]	@ (80107e4 <_ux_device_stack_initialize+0x278>)
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	683a      	ldr	r2, [r7, #0]
 80105a6:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec

    /* Store the string framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_string_framework =                         string_framework;
 80105aa:	4b8e      	ldr	r3, [pc, #568]	@ (80107e4 <_ux_device_stack_initialize+0x278>)
 80105ac:	681b      	ldr	r3, [r3, #0]
 80105ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80105b0:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
    _ux_system_slave -> ux_system_slave_string_framework_length =                  string_framework_length;
 80105b4:	4b8b      	ldr	r3, [pc, #556]	@ (80107e4 <_ux_device_stack_initialize+0x278>)
 80105b6:	681b      	ldr	r3, [r3, #0]
 80105b8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80105ba:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc

    /* Store the language ID list in the project structure.  */
    _ux_system_slave -> ux_system_slave_language_id_framework =                 language_id_framework;
 80105be:	4b89      	ldr	r3, [pc, #548]	@ (80107e4 <_ux_device_stack_initialize+0x278>)
 80105c0:	681b      	ldr	r3, [r3, #0]
 80105c2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80105c4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    _ux_system_slave -> ux_system_slave_language_id_framework_length =          language_id_framework_length;
 80105c8:	4b86      	ldr	r3, [pc, #536]	@ (80107e4 <_ux_device_stack_initialize+0x278>)
 80105ca:	681b      	ldr	r3, [r3, #0]
 80105cc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80105ce:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

    /* Store the max number of slave class drivers in the project structure.  */
    UX_SYSTEM_DEVICE_MAX_CLASS_SET(UX_MAX_SLAVE_CLASS_DRIVER);
    
    /* Store the device state change function callback.  */
    _ux_system_slave -> ux_system_slave_change_function =  ux_system_slave_change_function;
 80105d2:	4b84      	ldr	r3, [pc, #528]	@ (80107e4 <_ux_device_stack_initialize+0x278>)
 80105d4:	681b      	ldr	r3, [r3, #0]
 80105d6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80105d8:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178

    /* Allocate memory for the classes.
     * sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER) overflow is checked
     * outside of the function.
     */
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER);
 80105dc:	f44f 728a 	mov.w	r2, #276	@ 0x114
 80105e0:	2100      	movs	r1, #0
 80105e2:	2000      	movs	r0, #0
 80105e4:	f000 fde2 	bl	80111ac <_ux_utility_memory_allocate>
 80105e8:	6238      	str	r0, [r7, #32]
    if (memory == UX_NULL)
 80105ea:	6a3b      	ldr	r3, [r7, #32]
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d101      	bne.n	80105f4 <_ux_device_stack_initialize+0x88>
        return(UX_MEMORY_INSUFFICIENT);
 80105f0:	2312      	movs	r3, #18
 80105f2:	e15d      	b.n	80108b0 <_ux_device_stack_initialize+0x344>
    
    /* Save this memory allocation in the USBX project.  */
    _ux_system_slave -> ux_system_slave_class_array =  (UX_SLAVE_CLASS *) ((void *) memory);
 80105f4:	4b7b      	ldr	r3, [pc, #492]	@ (80107e4 <_ux_device_stack_initialize+0x278>)
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	6a3a      	ldr	r2, [r7, #32]
 80105fa:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110

    /* Allocate some memory for the Control Endpoint.  First get the address of the transfer request for the 
       control endpoint. */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 80105fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010600:	3338      	adds	r3, #56	@ 0x38
 8010602:	61fb      	str	r3, [r7, #28]

    /* Acquire a buffer for the size of the endpoint.  */
    transfer_request -> ux_slave_transfer_request_data_pointer =
          _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH);
 8010604:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010608:	2101      	movs	r1, #1
 801060a:	2000      	movs	r0, #0
 801060c:	f000 fdce 	bl	80111ac <_ux_utility_memory_allocate>
 8010610:	4602      	mov	r2, r0
    transfer_request -> ux_slave_transfer_request_data_pointer =
 8010612:	69fb      	ldr	r3, [r7, #28]
 8010614:	60da      	str	r2, [r3, #12]

    /* Ensure we have enough memory.  */
    if (transfer_request -> ux_slave_transfer_request_data_pointer == UX_NULL)
 8010616:	69fb      	ldr	r3, [r7, #28]
 8010618:	68db      	ldr	r3, [r3, #12]
 801061a:	2b00      	cmp	r3, #0
 801061c:	d102      	bne.n	8010624 <_ux_device_stack_initialize+0xb8>
        status = UX_MEMORY_INSUFFICIENT;
 801061e:	2312      	movs	r3, #18
 8010620:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010622:	e001      	b.n	8010628 <_ux_device_stack_initialize+0xbc>
    else
        status = UX_SUCCESS;
 8010624:	2300      	movs	r3, #0
 8010626:	64bb      	str	r3, [r7, #72]	@ 0x48
    interfaces_found = UX_MAX_SLAVE_INTERFACES;
    endpoints_found = UX_MAX_DEVICE_ENDPOINTS;
#else

    /* Reset all values we are using during the scanning of the framework.  */
    interfaces_found                   =  0;
 8010628:	2300      	movs	r3, #0
 801062a:	647b      	str	r3, [r7, #68]	@ 0x44
    endpoints_found                    =  0;
 801062c:	2300      	movs	r3, #0
 801062e:	643b      	str	r3, [r7, #64]	@ 0x40
    max_interface_number               =  0;
 8010630:	2300      	movs	r3, #0
 8010632:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Go on to scan interfaces if no error.  */
    if (status == UX_SUCCESS)
 8010634:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010636:	2b00      	cmp	r3, #0
 8010638:	f040 8090 	bne.w	801075c <_ux_device_stack_initialize+0x1f0>
    {

        /* We need to determine the maximum number of interfaces and endpoints declared in the device framework.  
        This mechanism requires that both framework behave the same way regarding the number of interfaces
        and endpoints.  */
        device_framework        =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801063c:	4b69      	ldr	r3, [pc, #420]	@ (80107e4 <_ux_device_stack_initialize+0x278>)
 801063e:	681b      	ldr	r3, [r3, #0]
 8010640:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8010644:	62fb      	str	r3, [r7, #44]	@ 0x2c
        device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 8010646:	4b67      	ldr	r3, [pc, #412]	@ (80107e4 <_ux_device_stack_initialize+0x278>)
 8010648:	681b      	ldr	r3, [r3, #0]
 801064a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 801064e:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Reset all values we are using during the scanning of the framework.  */
        local_interfaces_found             =  0;
 8010650:	2300      	movs	r3, #0
 8010652:	63bb      	str	r3, [r7, #56]	@ 0x38
        local_endpoints_found              =  0;
 8010654:	2300      	movs	r3, #0
 8010656:	637b      	str	r3, [r7, #52]	@ 0x34
        endpoints_in_interface_found       =  0;
 8010658:	2300      	movs	r3, #0
 801065a:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Parse the device framework and locate interfaces and endpoint descriptor(s).  */
        while (device_framework_length != 0)
 801065c:	e054      	b.n	8010708 <_ux_device_stack_initialize+0x19c>
        {

            /* Get the length of this descriptor.  */
            descriptor_length =  (ULONG) *device_framework;
 801065e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010660:	781b      	ldrb	r3, [r3, #0]
 8010662:	61bb      	str	r3, [r7, #24]
        
            /* And its type.  */
            descriptor_type =  *(device_framework + 1);
 8010664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010666:	785b      	ldrb	r3, [r3, #1]
 8010668:	75fb      	strb	r3, [r7, #23]
                    
            /* Check if this is an endpoint descriptor.  */
            switch(descriptor_type)
 801066a:	7dfb      	ldrb	r3, [r7, #23]
 801066c:	2b02      	cmp	r3, #2
 801066e:	d029      	beq.n	80106c4 <_ux_device_stack_initialize+0x158>
 8010670:	2b04      	cmp	r3, #4
 8010672:	d13e      	bne.n	80106f2 <_ux_device_stack_initialize+0x186>

            case UX_INTERFACE_DESCRIPTOR_ITEM:

                /* Check if this is alternate setting 0. If not, do not add another interface found.  
                If this is alternate setting 0, reset the endpoints count for this interface.  */
                if (*(device_framework + 3) == 0)
 8010674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010676:	3303      	adds	r3, #3
 8010678:	781b      	ldrb	r3, [r3, #0]
 801067a:	2b00      	cmp	r3, #0
 801067c:	d10b      	bne.n	8010696 <_ux_device_stack_initialize+0x12a>
                {

                    /* Add the cumulated number of endpoints in the previous interface.  */
                    local_endpoints_found += endpoints_in_interface_found;
 801067e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010682:	4413      	add	r3, r2
 8010684:	637b      	str	r3, [r7, #52]	@ 0x34

                    /* Read the number of endpoints for this alternate setting.  */
                    endpoints_in_interface_found = (ULONG) *(device_framework + 4);
 8010686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010688:	3304      	adds	r3, #4
 801068a:	781b      	ldrb	r3, [r3, #0]
 801068c:	633b      	str	r3, [r7, #48]	@ 0x30
                    
                    /* Increment the number of interfaces found in the current configuration.  */
                    local_interfaces_found++;
 801068e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010690:	3301      	adds	r3, #1
 8010692:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010694:	e00a      	b.n	80106ac <_ux_device_stack_initialize+0x140>
                }                
                else
                {

                    /* Compare the number of endpoints found in this non 0 alternate setting.  */
                    if (endpoints_in_interface_found < (ULONG) *(device_framework + 4))
 8010696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010698:	3304      	adds	r3, #4
 801069a:	781b      	ldrb	r3, [r3, #0]
 801069c:	461a      	mov	r2, r3
 801069e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106a0:	4293      	cmp	r3, r2
 80106a2:	d203      	bcs.n	80106ac <_ux_device_stack_initialize+0x140>
                    
                        /* Adjust the number of maximum endpoints in this interface.  */
                        endpoints_in_interface_found = (ULONG) *(device_framework + 4);
 80106a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80106a6:	3304      	adds	r3, #4
 80106a8:	781b      	ldrb	r3, [r3, #0]
 80106aa:	633b      	str	r3, [r7, #48]	@ 0x30
                }

                /* Check and update max interface number.  */
                if (*(device_framework + 2) > max_interface_number)
 80106ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80106ae:	3302      	adds	r3, #2
 80106b0:	781b      	ldrb	r3, [r3, #0]
 80106b2:	461a      	mov	r2, r3
 80106b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80106b6:	4293      	cmp	r3, r2
 80106b8:	d21d      	bcs.n	80106f6 <_ux_device_stack_initialize+0x18a>
                    max_interface_number = *(device_framework + 2);
 80106ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80106bc:	3302      	adds	r3, #2
 80106be:	781b      	ldrb	r3, [r3, #0]
 80106c0:	63fb      	str	r3, [r7, #60]	@ 0x3c

                break;
 80106c2:	e018      	b.n	80106f6 <_ux_device_stack_initialize+0x18a>

            case UX_CONFIGURATION_DESCRIPTOR_ITEM:

                /* Check if the number of interfaces found in this configuration is the maximum so far. */
                if (local_interfaces_found > interfaces_found)
 80106c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80106c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80106c8:	429a      	cmp	r2, r3
 80106ca:	d901      	bls.n	80106d0 <_ux_device_stack_initialize+0x164>
                    
                    /* We need to adjust the number of maximum interfaces.  */
                    interfaces_found =  local_interfaces_found;
 80106cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106ce:	647b      	str	r3, [r7, #68]	@ 0x44

                /* We have a new configuration. We need to reset the number of local interfaces. */
                local_interfaces_found =  0;
 80106d0:	2300      	movs	r3, #0
 80106d2:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Add the cumulated number of endpoints in the previous interface.  */
                local_endpoints_found += endpoints_in_interface_found;
 80106d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80106d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106d8:	4413      	add	r3, r2
 80106da:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Check if the number of endpoints found in the previous configuration is the maximum so far. */
                if (local_endpoints_found > endpoints_found)
 80106dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80106de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80106e0:	429a      	cmp	r2, r3
 80106e2:	d901      	bls.n	80106e8 <_ux_device_stack_initialize+0x17c>
                    
                    /* We need to adjust the number of maximum endpoints.  */
                    endpoints_found =  local_endpoints_found;
 80106e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106e6:	643b      	str	r3, [r7, #64]	@ 0x40

                /* We have a new configuration. We need to reset the number of local endpoints. */
                local_endpoints_found         =  0;
 80106e8:	2300      	movs	r3, #0
 80106ea:	637b      	str	r3, [r7, #52]	@ 0x34
                endpoints_in_interface_found  =  0;
 80106ec:	2300      	movs	r3, #0
 80106ee:	633b      	str	r3, [r7, #48]	@ 0x30

                break;
 80106f0:	e002      	b.n	80106f8 <_ux_device_stack_initialize+0x18c>

            default:
                break;
 80106f2:	bf00      	nop
 80106f4:	e000      	b.n	80106f8 <_ux_device_stack_initialize+0x18c>
                break;
 80106f6:	bf00      	nop
            }

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;
 80106f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80106fa:	69bb      	ldr	r3, [r7, #24]
 80106fc:	1ad3      	subs	r3, r2, r3
 80106fe:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 8010700:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010702:	69bb      	ldr	r3, [r7, #24]
 8010704:	4413      	add	r3, r2
 8010706:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (device_framework_length != 0)
 8010708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801070a:	2b00      	cmp	r3, #0
 801070c:	d1a7      	bne.n	801065e <_ux_device_stack_initialize+0xf2>
        }
        
        /* Add the cumulated number of endpoints in the previous interface.  */
        local_endpoints_found += endpoints_in_interface_found;
 801070e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010712:	4413      	add	r3, r2
 8010714:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Check if the number of endpoints found in the previous interface is the maximum so far. */
        if (local_endpoints_found > endpoints_found)
 8010716:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010718:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801071a:	429a      	cmp	r2, r3
 801071c:	d901      	bls.n	8010722 <_ux_device_stack_initialize+0x1b6>
                    
            /* We need to adjust the number of maximum endpoints.  */
            endpoints_found =  local_endpoints_found;
 801071e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010720:	643b      	str	r3, [r7, #64]	@ 0x40


        /* Check if the number of interfaces found in this configuration is the maximum so far. */
        if (local_interfaces_found > interfaces_found)
 8010722:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010724:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010726:	429a      	cmp	r2, r3
 8010728:	d901      	bls.n	801072e <_ux_device_stack_initialize+0x1c2>
            
            /* We need to adjust the number of maximum interfaces.  */
            interfaces_found =  local_interfaces_found;
 801072a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801072c:	647b      	str	r3, [r7, #68]	@ 0x44

        /* We do a sanity check on the finding. At least there must be one interface but endpoints are
        not necessary.  */
        if (interfaces_found == 0)
 801072e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010730:	2b00      	cmp	r3, #0
 8010732:	d106      	bne.n	8010742 <_ux_device_stack_initialize+0x1d6>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_DESCRIPTOR_CORRUPTED);
 8010734:	2242      	movs	r2, #66	@ 0x42
 8010736:	2103      	movs	r1, #3
 8010738:	2002      	movs	r0, #2
 801073a:	f000 fb9f 	bl	8010e7c <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, device_framework, 0, 0, UX_TRACE_ERRORS, 0, 0)

            status = UX_DESCRIPTOR_CORRUPTED;
 801073e:	2342      	movs	r3, #66	@ 0x42
 8010740:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /* We do a sanity check on the finding. Max interface number should not exceed limit.  */
        if (status == UX_SUCCESS &&
 8010742:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010744:	2b00      	cmp	r3, #0
 8010746:	d109      	bne.n	801075c <_ux_device_stack_initialize+0x1f0>
 8010748:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801074a:	2b0f      	cmp	r3, #15
 801074c:	d906      	bls.n	801075c <_ux_device_stack_initialize+0x1f0>
            max_interface_number >= UX_MAX_SLAVE_INTERFACES)
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_MEMORY_INSUFFICIENT);
 801074e:	2212      	movs	r2, #18
 8010750:	2103      	movs	r1, #3
 8010752:	2002      	movs	r0, #2
 8010754:	f000 fb92 	bl	8010e7c <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device_framework, 0, 0, UX_TRACE_ERRORS, 0, 0)

            status = UX_MEMORY_INSUFFICIENT;
 8010758:	2312      	movs	r3, #18
 801075a:	64bb      	str	r3, [r7, #72]	@ 0x48
        }
    }
#endif

    /* Go on to allocate interfaces pool if no error.  */
    if (status == UX_SUCCESS)
 801075c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801075e:	2b00      	cmp	r3, #0
 8010760:	d118      	bne.n	8010794 <_ux_device_stack_initialize+0x228>
    {

        /* Memorize both pool sizes.  */
        device -> ux_slave_device_interfaces_pool_number = interfaces_found;
 8010762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010764:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010766:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        device -> ux_slave_device_endpoints_pool_number  = endpoints_found;
 801076a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801076c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801076e:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

        /* We assign a pool for the interfaces.  */
        interfaces_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, interfaces_found, sizeof(UX_SLAVE_INTERFACE));
 8010772:	2320      	movs	r3, #32
 8010774:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010776:	2100      	movs	r1, #0
 8010778:	2000      	movs	r0, #0
 801077a:	f000 fe0b 	bl	8011394 <_ux_utility_memory_allocate_mulc_safe>
 801077e:	6138      	str	r0, [r7, #16]
        if (interfaces_pool == UX_NULL)
 8010780:	693b      	ldr	r3, [r7, #16]
 8010782:	2b00      	cmp	r3, #0
 8010784:	d102      	bne.n	801078c <_ux_device_stack_initialize+0x220>
            status = UX_MEMORY_INSUFFICIENT;
 8010786:	2312      	movs	r3, #18
 8010788:	64bb      	str	r3, [r7, #72]	@ 0x48
 801078a:	e003      	b.n	8010794 <_ux_device_stack_initialize+0x228>
        else

            /* Save the interface pool address in the device container.  */
            device -> ux_slave_device_interfaces_pool =  interfaces_pool;
 801078c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801078e:	693a      	ldr	r2, [r7, #16]
 8010790:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    }

    /* Do we need an endpoint pool ?  */
    if (endpoints_found != 0 && status == UX_SUCCESS)
 8010794:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010796:	2b00      	cmp	r3, #0
 8010798:	d042      	beq.n	8010820 <_ux_device_stack_initialize+0x2b4>
 801079a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801079c:	2b00      	cmp	r3, #0
 801079e:	d13f      	bne.n	8010820 <_ux_device_stack_initialize+0x2b4>
    {

        /* We assign a pool for the endpoints.  */
        endpoints_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, endpoints_found, sizeof(UX_SLAVE_ENDPOINT));
 80107a0:	2380      	movs	r3, #128	@ 0x80
 80107a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80107a4:	2100      	movs	r1, #0
 80107a6:	2000      	movs	r0, #0
 80107a8:	f000 fdf4 	bl	8011394 <_ux_utility_memory_allocate_mulc_safe>
 80107ac:	64f8      	str	r0, [r7, #76]	@ 0x4c
        if (endpoints_pool == UX_NULL)
 80107ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d102      	bne.n	80107ba <_ux_device_stack_initialize+0x24e>
            status = UX_MEMORY_INSUFFICIENT;
 80107b4:	2312      	movs	r3, #18
 80107b6:	64bb      	str	r3, [r7, #72]	@ 0x48
        if (endpoints_pool == UX_NULL)
 80107b8:	e034      	b.n	8010824 <_ux_device_stack_initialize+0x2b8>
        else
        {

            /* Save the endpoint pool address in the device container.  */
            device -> ux_slave_device_endpoints_pool =  endpoints_pool;
 80107ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80107be:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

            /* We need to assign a transfer buffer to each endpoint. Each endpoint is assigned the
            maximum buffer size.  We also assign the semaphore used by the endpoint to synchronize transfer
            completion. */
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 80107c2:	e022      	b.n	801080a <_ux_device_stack_initialize+0x29e>

#if UX_DEVICE_ENDPOINT_BUFFER_OWNER == 0

                /* Obtain some memory.  */
                endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer = 
                                _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_DATA_MAX_LENGTH);
 80107c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80107c8:	2101      	movs	r1, #1
 80107ca:	2000      	movs	r0, #0
 80107cc:	f000 fcee 	bl	80111ac <_ux_utility_memory_allocate>
 80107d0:	4602      	mov	r2, r0
                endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer = 
 80107d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80107d4:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Ensure we could allocate memory.  */
                if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer == UX_NULL)
 80107d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80107d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107da:	2b00      	cmp	r3, #0
 80107dc:	d104      	bne.n	80107e8 <_ux_device_stack_initialize+0x27c>
                {
                    status = UX_MEMORY_INSUFFICIENT;
 80107de:	2312      	movs	r3, #18
 80107e0:	64bb      	str	r3, [r7, #72]	@ 0x48
                    break;
 80107e2:	e01c      	b.n	801081e <_ux_device_stack_initialize+0x2b2>
 80107e4:	20003af8 	.word	0x20003af8
                }
#endif

                /* Create the semaphore for the endpoint.  */
                status =  _ux_device_semaphore_create(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore,
 80107e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80107ea:	3350      	adds	r3, #80	@ 0x50
 80107ec:	2200      	movs	r2, #0
 80107ee:	4932      	ldr	r1, [pc, #200]	@ (80108b8 <_ux_device_stack_initialize+0x34c>)
 80107f0:	4618      	mov	r0, r3
 80107f2:	f000 ffe5 	bl	80117c0 <_ux_utility_semaphore_create>
 80107f6:	64b8      	str	r0, [r7, #72]	@ 0x48
                                                    "ux_transfer_request_semaphore", 0);

                /* Check completion status.  */
                if (status != UX_SUCCESS)
 80107f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80107fa:	2b00      	cmp	r3, #0
 80107fc:	d002      	beq.n	8010804 <_ux_device_stack_initialize+0x298>
                {
                    status = UX_SEMAPHORE_ERROR;
 80107fe:	2315      	movs	r3, #21
 8010800:	64bb      	str	r3, [r7, #72]	@ 0x48
                    break;
 8010802:	e00c      	b.n	801081e <_ux_device_stack_initialize+0x2b2>
                }
        
                /* Next endpoint.  */
                endpoints_pool++;
 8010804:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010806:	3380      	adds	r3, #128	@ 0x80
 8010808:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 801080a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801080c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8010810:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010812:	01db      	lsls	r3, r3, #7
 8010814:	4413      	add	r3, r2
 8010816:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010818:	429a      	cmp	r2, r3
 801081a:	d3d3      	bcc.n	80107c4 <_ux_device_stack_initialize+0x258>
        if (endpoints_pool == UX_NULL)
 801081c:	e002      	b.n	8010824 <_ux_device_stack_initialize+0x2b8>
 801081e:	e001      	b.n	8010824 <_ux_device_stack_initialize+0x2b8>
            }
        }
    }
    else
        endpoints_pool = UX_NULL;
 8010820:	2300      	movs	r3, #0
 8010822:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Return successful completion.  */
    if (status == UX_SUCCESS)
 8010824:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010826:	2b00      	cmp	r3, #0
 8010828:	d101      	bne.n	801082e <_ux_device_stack_initialize+0x2c2>
        return(UX_SUCCESS);
 801082a:	2300      	movs	r3, #0
 801082c:	e040      	b.n	80108b0 <_ux_device_stack_initialize+0x344>
    
    /* Free resources when there is error.  */

    /* Free device -> ux_slave_device_endpoints_pool.  */
    if (endpoints_pool)
 801082e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010830:	2b00      	cmp	r3, #0
 8010832:	d021      	beq.n	8010878 <_ux_device_stack_initialize+0x30c>
    {

        /* In error cases creating endpoint resources, endpoints_pool is endpoint that failed.
         * Previously allocated things should be freed.  */
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 8010834:	e014      	b.n	8010860 <_ux_device_stack_initialize+0x2f4>
        {

            /* Delete ux_slave_transfer_request_semaphore.  */
            if (_ux_device_semaphore_created(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore))
 8010836:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010838:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801083a:	2b00      	cmp	r3, #0
 801083c:	d004      	beq.n	8010848 <_ux_device_stack_initialize+0x2dc>
                _ux_device_semaphore_delete(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore);
 801083e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010840:	3350      	adds	r3, #80	@ 0x50
 8010842:	4618      	mov	r0, r3
 8010844:	f000 ffd6 	bl	80117f4 <_ux_utility_semaphore_delete>

#if UX_DEVICE_ENDPOINT_BUFFER_OWNER == 0

            /* Free ux_slave_transfer_request_data_pointer buffer.  */
            if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 8010848:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801084a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801084c:	2b00      	cmp	r3, #0
 801084e:	d004      	beq.n	801085a <_ux_device_stack_initialize+0x2ee>
                _ux_utility_memory_free(endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 8010850:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010854:	4618      	mov	r0, r3
 8010856:	f000 fecd 	bl	80115f4 <_ux_utility_memory_free>
#endif

            /* Move to previous endpoint.  */
            endpoints_pool --;
 801085a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801085c:	3b80      	subs	r3, #128	@ 0x80
 801085e:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 8010860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010862:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8010866:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010868:	429a      	cmp	r2, r3
 801086a:	d2e4      	bcs.n	8010836 <_ux_device_stack_initialize+0x2ca>
        }

        _ux_utility_memory_free(device -> ux_slave_device_endpoints_pool);
 801086c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801086e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8010872:	4618      	mov	r0, r3
 8010874:	f000 febe 	bl	80115f4 <_ux_utility_memory_free>
    }

    /* Free device -> ux_slave_device_interfaces_pool.  */
    if (device -> ux_slave_device_interfaces_pool)
 8010878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801087a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801087e:	2b00      	cmp	r3, #0
 8010880:	d005      	beq.n	801088e <_ux_device_stack_initialize+0x322>
        _ux_utility_memory_free(device -> ux_slave_device_interfaces_pool);
 8010882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010884:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8010888:	4618      	mov	r0, r3
 801088a:	f000 feb3 	bl	80115f4 <_ux_utility_memory_free>

    /* Free device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer.  */
    if (device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 801088e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010892:	2b00      	cmp	r3, #0
 8010894:	d004      	beq.n	80108a0 <_ux_device_stack_initialize+0x334>
        _ux_utility_memory_free(device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 8010896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801089a:	4618      	mov	r0, r3
 801089c:	f000 feaa 	bl	80115f4 <_ux_utility_memory_free>

    /* Free _ux_system_slave -> ux_system_slave_class_array.  */
    _ux_utility_memory_free(_ux_system_slave -> ux_system_slave_class_array);
 80108a0:	4b06      	ldr	r3, [pc, #24]	@ (80108bc <_ux_device_stack_initialize+0x350>)
 80108a2:	681b      	ldr	r3, [r3, #0]
 80108a4:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80108a8:	4618      	mov	r0, r3
 80108aa:	f000 fea3 	bl	80115f4 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 80108ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80108b0:	4618      	mov	r0, r3
 80108b2:	3750      	adds	r7, #80	@ 0x50
 80108b4:	46bd      	mov	sp, r7
 80108b6:	bd80      	pop	{r7, pc}
 80108b8:	08013d90 	.word	0x08013d90
 80108bc:	20003af8 	.word	0x20003af8

080108c0 <_ux_device_stack_interface_delete>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_delete(UX_SLAVE_INTERFACE *interface_ptr)
{
 80108c0:	b580      	push	{r7, lr}
 80108c2:	b086      	sub	sp, #24
 80108c4:	af00      	add	r7, sp, #0
 80108c6:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_DELETE, interface_ptr, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 80108c8:	4b20      	ldr	r3, [pc, #128]	@ (801094c <_ux_device_stack_interface_delete+0x8c>)
 80108ca:	681b      	ldr	r3, [r3, #0]
 80108cc:	3320      	adds	r3, #32
 80108ce:	613b      	str	r3, [r7, #16]

    /* Find the first endpoints associated with this interface.  */    
    next_endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;        
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	69db      	ldr	r3, [r3, #28]
 80108d4:	617b      	str	r3, [r7, #20]
    
    /* Parse all the endpoints.  */    
    while (next_endpoint != UX_NULL)
 80108d6:	e01c      	b.n	8010912 <_ux_device_stack_interface_delete+0x52>
    {

        /* Save this endpoint.  */
        endpoint =  next_endpoint;
 80108d8:	697b      	ldr	r3, [r7, #20]
 80108da:	60fb      	str	r3, [r7, #12]
        
        /* Find the next endpoint.  */
        next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	695b      	ldr	r3, [r3, #20]
 80108e0:	617b      	str	r3, [r7, #20]
        
        /* Get the pointer to the DCD.  */
        dcd =  &_ux_system_slave->ux_system_slave_dcd;
 80108e2:	4b1a      	ldr	r3, [pc, #104]	@ (801094c <_ux_device_stack_interface_delete+0x8c>)
 80108e4:	681b      	ldr	r3, [r3, #0]
 80108e6:	60bb      	str	r3, [r7, #8]

        /* The endpoint must be destroyed.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, endpoint);
 80108e8:	68bb      	ldr	r3, [r7, #8]
 80108ea:	699b      	ldr	r3, [r3, #24]
 80108ec:	68fa      	ldr	r2, [r7, #12]
 80108ee:	210f      	movs	r1, #15
 80108f0:	68b8      	ldr	r0, [r7, #8]
 80108f2:	4798      	blx	r3

        /* Free the endpoint.  */
        endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 80108f4:	68fb      	ldr	r3, [r7, #12]
 80108f6:	2200      	movs	r2, #0
 80108f8:	601a      	str	r2, [r3, #0]

        /* Make sure the endpoint instance is now cleaned up.  */
        endpoint -> ux_slave_endpoint_state =  0;
 80108fa:	68fb      	ldr	r3, [r7, #12]
 80108fc:	2200      	movs	r2, #0
 80108fe:	605a      	str	r2, [r3, #4]
        endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 8010900:	68fb      	ldr	r3, [r7, #12]
 8010902:	2200      	movs	r2, #0
 8010904:	615a      	str	r2, [r3, #20]
        endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 8010906:	68fb      	ldr	r3, [r7, #12]
 8010908:	2200      	movs	r2, #0
 801090a:	619a      	str	r2, [r3, #24]
        endpoint -> ux_slave_endpoint_device =  UX_NULL;
 801090c:	68fb      	ldr	r3, [r7, #12]
 801090e:	2200      	movs	r2, #0
 8010910:	61da      	str	r2, [r3, #28]
    while (next_endpoint != UX_NULL)
 8010912:	697b      	ldr	r3, [r7, #20]
 8010914:	2b00      	cmp	r3, #0
 8010916:	d1df      	bne.n	80108d8 <_ux_device_stack_interface_delete+0x18>
    }        

    /* It's always from first one (to delete).  */
    /* Rebuild the first link.  */
    device -> ux_slave_device_first_interface =  interface_ptr -> ux_slave_interface_next_interface;
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	699a      	ldr	r2, [r3, #24]
 801091c:	693b      	ldr	r3, [r7, #16]
 801091e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

    /* The interface is removed from the link, its memory must be cleaned and returned to the pool.  */
    interface_ptr -> ux_slave_interface_class          =  UX_NULL;
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	2200      	movs	r2, #0
 8010926:	605a      	str	r2, [r3, #4]
    interface_ptr -> ux_slave_interface_class_instance =  UX_NULL;
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	2200      	movs	r2, #0
 801092c:	609a      	str	r2, [r3, #8]
    interface_ptr -> ux_slave_interface_next_interface =  UX_NULL;
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	2200      	movs	r2, #0
 8010932:	619a      	str	r2, [r3, #24]
    interface_ptr -> ux_slave_interface_first_endpoint =  UX_NULL;
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	2200      	movs	r2, #0
 8010938:	61da      	str	r2, [r3, #28]
    interface_ptr -> ux_slave_interface_status         =  UX_UNUSED;
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	2200      	movs	r2, #0
 801093e:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */    
    return(UX_SUCCESS);       
 8010940:	2300      	movs	r3, #0
}
 8010942:	4618      	mov	r0, r3
 8010944:	3718      	adds	r7, #24
 8010946:	46bd      	mov	sp, r7
 8010948:	bd80      	pop	{r7, pc}
 801094a:	bf00      	nop
 801094c:	20003af8 	.word	0x20003af8

08010950 <_ux_device_stack_interface_set>:
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_set(UCHAR * device_framework, ULONG device_framework_length,
                                                    ULONG alternate_setting_value)
{
 8010950:	b580      	push	{r7, lr}
 8010952:	b092      	sub	sp, #72	@ 0x48
 8010954:	af00      	add	r7, sp, #0
 8010956:	60f8      	str	r0, [r7, #12]
 8010958:	60b9      	str	r1, [r7, #8]
 801095a:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_SET, alternate_setting_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801095c:	4b82      	ldr	r3, [pc, #520]	@ (8010b68 <_ux_device_stack_interface_set+0x218>)
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8010962:	4b81      	ldr	r3, [pc, #516]	@ (8010b68 <_ux_device_stack_interface_set+0x218>)
 8010964:	681b      	ldr	r3, [r3, #0]
 8010966:	3320      	adds	r3, #32
 8010968:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Find a free interface in the pool and hook it to the 
       existing interface.  */
    interface_ptr = device -> ux_slave_device_interfaces_pool;
 801096a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801096c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8010970:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    interfaces_pool_number = device -> ux_slave_device_interfaces_pool_number;
 8010972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010974:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8010978:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (interfaces_pool_number != 0)
 801097a:	e009      	b.n	8010990 <_ux_device_stack_interface_set+0x40>
    {
        /* Check if this interface is free.  */
        if (interface_ptr -> ux_slave_interface_status == UX_UNUSED)
 801097c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	2b00      	cmp	r3, #0
 8010982:	d009      	beq.n	8010998 <_ux_device_stack_interface_set+0x48>
            break;
    
        /* Try the next interface.  */
        interface_ptr++;
 8010984:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010986:	3320      	adds	r3, #32
 8010988:	647b      	str	r3, [r7, #68]	@ 0x44
        
        /* Decrement the number of interfaces left to scan in the pool.  */
        interfaces_pool_number--;
 801098a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801098c:	3b01      	subs	r3, #1
 801098e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (interfaces_pool_number != 0)
 8010990:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010992:	2b00      	cmp	r3, #0
 8010994:	d1f2      	bne.n	801097c <_ux_device_stack_interface_set+0x2c>
 8010996:	e000      	b.n	801099a <_ux_device_stack_interface_set+0x4a>
            break;
 8010998:	bf00      	nop
    }

    /* Did we find a free interface ?  */
    if (interfaces_pool_number == 0)
 801099a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801099c:	2b00      	cmp	r3, #0
 801099e:	d101      	bne.n	80109a4 <_ux_device_stack_interface_set+0x54>
        return(UX_MEMORY_INSUFFICIENT);
 80109a0:	2312      	movs	r3, #18
 80109a2:	e0dd      	b.n	8010b60 <_ux_device_stack_interface_set+0x210>
        return(UX_MEMORY_INSUFFICIENT);
    
#endif

    /* Mark this interface as used now.  */
    interface_ptr -> ux_slave_interface_status = UX_USED;
 80109a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80109a6:	2201      	movs	r2, #1
 80109a8:	601a      	str	r2, [r3, #0]

    /* Parse the descriptor in something more readable.  */
    _ux_utility_descriptor_parse(device_framework,
                _ux_system_interface_descriptor_structure,
                UX_INTERFACE_DESCRIPTOR_ENTRIES,
                (UCHAR *) &interface_ptr -> ux_slave_interface_descriptor);
 80109aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80109ac:	330c      	adds	r3, #12
    _ux_utility_descriptor_parse(device_framework,
 80109ae:	2209      	movs	r2, #9
 80109b0:	496e      	ldr	r1, [pc, #440]	@ (8010b6c <_ux_device_stack_interface_set+0x21c>)
 80109b2:	68f8      	ldr	r0, [r7, #12]
 80109b4:	f000 fb5c 	bl	8011070 <_ux_utility_descriptor_parse>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1

    /* Attach this interface to the end of the interface chain.  */
    if (device -> ux_slave_device_first_interface == UX_NULL)
 80109b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109ba:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d104      	bne.n	80109cc <_ux_device_stack_interface_set+0x7c>
    {

        device -> ux_slave_device_first_interface =  interface_ptr;
 80109c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80109c6:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 80109ca:	e00e      	b.n	80109ea <_ux_device_stack_interface_set+0x9a>
    }
    else
    {
        /* Multiple interfaces exist, so find the end of the chain.  */
        interface_link =  device -> ux_slave_device_first_interface;
 80109cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109ce:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80109d2:	643b      	str	r3, [r7, #64]	@ 0x40
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 80109d4:	e002      	b.n	80109dc <_ux_device_stack_interface_set+0x8c>
            interface_link =  interface_link -> ux_slave_interface_next_interface;
 80109d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80109d8:	699b      	ldr	r3, [r3, #24]
 80109da:	643b      	str	r3, [r7, #64]	@ 0x40
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 80109dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80109de:	699b      	ldr	r3, [r3, #24]
 80109e0:	2b00      	cmp	r3, #0
 80109e2:	d1f8      	bne.n	80109d6 <_ux_device_stack_interface_set+0x86>
        interface_link -> ux_slave_interface_next_interface =  interface_ptr;
 80109e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80109e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80109e8:	619a      	str	r2, [r3, #24]
    /* It must be very first one.  */
    device -> ux_slave_device_first_interface = interface_ptr;
#endif

    /* Point beyond the interface descriptor.  */
    device_framework_length -=  (ULONG) *device_framework;
 80109ea:	68fb      	ldr	r3, [r7, #12]
 80109ec:	781b      	ldrb	r3, [r3, #0]
 80109ee:	461a      	mov	r2, r3
 80109f0:	68bb      	ldr	r3, [r7, #8]
 80109f2:	1a9b      	subs	r3, r3, r2
 80109f4:	60bb      	str	r3, [r7, #8]
    device_framework +=  (ULONG) *device_framework;
 80109f6:	68fb      	ldr	r3, [r7, #12]
 80109f8:	781b      	ldrb	r3, [r3, #0]
 80109fa:	461a      	mov	r2, r3
 80109fc:	68fb      	ldr	r3, [r7, #12]
 80109fe:	4413      	add	r3, r2
 8010a00:	60fb      	str	r3, [r7, #12]

    /* Parse the device framework and locate endpoint descriptor(s).  */
    while (device_framework_length != 0)
 8010a02:	e0a4      	b.n	8010b4e <_ux_device_stack_interface_set+0x1fe>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 8010a04:	68fb      	ldr	r3, [r7, #12]
 8010a06:	781b      	ldrb	r3, [r3, #0]
 8010a08:	61fb      	str	r3, [r7, #28]

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 8010a0a:	68fb      	ldr	r3, [r7, #12]
 8010a0c:	785b      	ldrb	r3, [r3, #1]
 8010a0e:	76fb      	strb	r3, [r7, #27]
                
        /* Check if this is an endpoint descriptor.  */
        switch(descriptor_type)
 8010a10:	7efb      	ldrb	r3, [r7, #27]
 8010a12:	2b05      	cmp	r3, #5
 8010a14:	d009      	beq.n	8010a2a <_ux_device_stack_interface_set+0xda>
 8010a16:	2b05      	cmp	r3, #5
 8010a18:	f300 8090 	bgt.w	8010b3c <_ux_device_stack_interface_set+0x1ec>
 8010a1c:	2b02      	cmp	r3, #2
 8010a1e:	f000 8087 	beq.w	8010b30 <_ux_device_stack_interface_set+0x1e0>
 8010a22:	2b04      	cmp	r3, #4
 8010a24:	f000 8084 	beq.w	8010b30 <_ux_device_stack_interface_set+0x1e0>

            /* Return the status to the caller.  */
            return(status);

        default:
            break;
 8010a28:	e088      	b.n	8010b3c <_ux_device_stack_interface_set+0x1ec>
            endpoint = device -> ux_slave_device_endpoints_pool;
 8010a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a2c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8010a30:	63bb      	str	r3, [r7, #56]	@ 0x38
            endpoints_pool_number = device -> ux_slave_device_endpoints_pool_number;
 8010a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a34:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8010a38:	633b      	str	r3, [r7, #48]	@ 0x30
            while (endpoints_pool_number != 0)
 8010a3a:	e00d      	b.n	8010a58 <_ux_device_stack_interface_set+0x108>
                if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 8010a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a3e:	681b      	ldr	r3, [r3, #0]
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	d103      	bne.n	8010a4c <_ux_device_stack_interface_set+0xfc>
                    endpoint ->    ux_slave_endpoint_status = UX_USED;
 8010a44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a46:	2201      	movs	r2, #1
 8010a48:	601a      	str	r2, [r3, #0]
                    break;
 8010a4a:	e008      	b.n	8010a5e <_ux_device_stack_interface_set+0x10e>
                endpoint++;
 8010a4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a4e:	3380      	adds	r3, #128	@ 0x80
 8010a50:	63bb      	str	r3, [r7, #56]	@ 0x38
               endpoints_pool_number--; 
 8010a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a54:	3b01      	subs	r3, #1
 8010a56:	633b      	str	r3, [r7, #48]	@ 0x30
            while (endpoints_pool_number != 0)
 8010a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a5a:	2b00      	cmp	r3, #0
 8010a5c:	d1ee      	bne.n	8010a3c <_ux_device_stack_interface_set+0xec>
            if (endpoints_pool_number == 0)
 8010a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a60:	2b00      	cmp	r3, #0
 8010a62:	d101      	bne.n	8010a68 <_ux_device_stack_interface_set+0x118>
                return(UX_MEMORY_INSUFFICIENT);
 8010a64:	2312      	movs	r3, #18
 8010a66:	e07b      	b.n	8010b60 <_ux_device_stack_interface_set+0x210>
                            (UCHAR *) &endpoint -> ux_slave_endpoint_descriptor);
 8010a68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a6a:	330c      	adds	r3, #12
            _ux_utility_descriptor_parse(device_framework,
 8010a6c:	2206      	movs	r2, #6
 8010a6e:	4940      	ldr	r1, [pc, #256]	@ (8010b70 <_ux_device_stack_interface_set+0x220>)
 8010a70:	68f8      	ldr	r0, [r7, #12]
 8010a72:	f000 fafd 	bl	8011070 <_ux_utility_descriptor_parse>
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8010a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a78:	3320      	adds	r3, #32
 8010a7a:	617b      	str	r3, [r7, #20]
                    endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 8010a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a7e:	8a1b      	ldrh	r3, [r3, #16]
            max_transfer_length =
 8010a80:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 8010a86:	4b38      	ldr	r3, [pc, #224]	@ (8010b68 <_ux_device_stack_interface_set+0x218>)
 8010a88:	681b      	ldr	r3, [r3, #0]
 8010a8a:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8010a8e:	2b02      	cmp	r3, #2
 8010a90:	d118      	bne.n	8010ac4 <_ux_device_stack_interface_set+0x174>
                (endpoint -> ux_slave_endpoint_descriptor.bmAttributes & 0x1u))
 8010a92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a94:	7bdb      	ldrb	r3, [r3, #15]
 8010a96:	f003 0301 	and.w	r3, r3, #1
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	d012      	beq.n	8010ac4 <_ux_device_stack_interface_set+0x174>
                n_trans = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 8010a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010aa0:	8a1b      	ldrh	r3, [r3, #16]
 8010aa2:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8010aa6:	613b      	str	r3, [r7, #16]
                if (n_trans)
 8010aa8:	693b      	ldr	r3, [r7, #16]
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d00a      	beq.n	8010ac4 <_ux_device_stack_interface_set+0x174>
                    n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 8010aae:	693b      	ldr	r3, [r7, #16]
 8010ab0:	0adb      	lsrs	r3, r3, #11
 8010ab2:	613b      	str	r3, [r7, #16]
                    n_trans ++;
 8010ab4:	693b      	ldr	r3, [r7, #16]
 8010ab6:	3301      	adds	r3, #1
 8010ab8:	613b      	str	r3, [r7, #16]
                    max_transfer_length *= n_trans;
 8010aba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010abc:	693a      	ldr	r2, [r7, #16]
 8010abe:	fb02 f303 	mul.w	r3, r2, r3
 8010ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 8010ac4:	697b      	ldr	r3, [r7, #20]
 8010ac6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010ac8:	621a      	str	r2, [r3, #32]
            transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 8010aca:	697b      	ldr	r3, [r7, #20]
 8010acc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010ace:	609a      	str	r2, [r3, #8]
            transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 8010ad0:	697b      	ldr	r3, [r7, #20]
 8010ad2:	f04f 32ff 	mov.w	r2, #4294967295
 8010ad6:	64da      	str	r2, [r3, #76]	@ 0x4c
            endpoint -> ux_slave_endpoint_interface =  interface_ptr;
 8010ad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ada:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010adc:	619a      	str	r2, [r3, #24]
            endpoint -> ux_slave_endpoint_device =  device;
 8010ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ae0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010ae2:	61da      	str	r2, [r3, #28]
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 8010ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ae6:	699b      	ldr	r3, [r3, #24]
 8010ae8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010aea:	210e      	movs	r1, #14
 8010aec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010aee:	4798      	blx	r3
 8010af0:	6238      	str	r0, [r7, #32]
            if (status != UX_SUCCESS)
 8010af2:	6a3b      	ldr	r3, [r7, #32]
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	d004      	beq.n	8010b02 <_ux_device_stack_interface_set+0x1b2>
                endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 8010af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010afa:	2200      	movs	r2, #0
 8010afc:	601a      	str	r2, [r3, #0]
                return(status);
 8010afe:	6a3b      	ldr	r3, [r7, #32]
 8010b00:	e02e      	b.n	8010b60 <_ux_device_stack_interface_set+0x210>
            if (interface_ptr -> ux_slave_interface_first_endpoint == UX_NULL)
 8010b02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010b04:	69db      	ldr	r3, [r3, #28]
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d103      	bne.n	8010b12 <_ux_device_stack_interface_set+0x1c2>
                interface_ptr -> ux_slave_interface_first_endpoint =  endpoint;
 8010b0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010b0c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010b0e:	61da      	str	r2, [r3, #28]
            break;
 8010b10:	e015      	b.n	8010b3e <_ux_device_stack_interface_set+0x1ee>
                endpoint_link =  interface_ptr -> ux_slave_interface_first_endpoint;
 8010b12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010b14:	69db      	ldr	r3, [r3, #28]
 8010b16:	637b      	str	r3, [r7, #52]	@ 0x34
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 8010b18:	e002      	b.n	8010b20 <_ux_device_stack_interface_set+0x1d0>
                    endpoint_link =  endpoint_link -> ux_slave_endpoint_next_endpoint;
 8010b1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b1c:	695b      	ldr	r3, [r3, #20]
 8010b1e:	637b      	str	r3, [r7, #52]	@ 0x34
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 8010b20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b22:	695b      	ldr	r3, [r3, #20]
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d1f8      	bne.n	8010b1a <_ux_device_stack_interface_set+0x1ca>
                endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 8010b28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b2a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010b2c:	615a      	str	r2, [r3, #20]
            break;
 8010b2e:	e006      	b.n	8010b3e <_ux_device_stack_interface_set+0x1ee>
            status =  _ux_device_stack_interface_start(interface_ptr);
 8010b30:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8010b32:	f000 f81f 	bl	8010b74 <_ux_device_stack_interface_start>
 8010b36:	6238      	str	r0, [r7, #32]
            return(status);
 8010b38:	6a3b      	ldr	r3, [r7, #32]
 8010b3a:	e011      	b.n	8010b60 <_ux_device_stack_interface_set+0x210>
            break;
 8010b3c:	bf00      	nop
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 8010b3e:	68ba      	ldr	r2, [r7, #8]
 8010b40:	69fb      	ldr	r3, [r7, #28]
 8010b42:	1ad3      	subs	r3, r2, r3
 8010b44:	60bb      	str	r3, [r7, #8]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 8010b46:	68fa      	ldr	r2, [r7, #12]
 8010b48:	69fb      	ldr	r3, [r7, #28]
 8010b4a:	4413      	add	r3, r2
 8010b4c:	60fb      	str	r3, [r7, #12]
    while (device_framework_length != 0)
 8010b4e:	68bb      	ldr	r3, [r7, #8]
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	f47f af57 	bne.w	8010a04 <_ux_device_stack_interface_set+0xb4>
    }

    /* The interface attached to this configuration must be started at the class
       level.  */
    status =  _ux_device_stack_interface_start(interface_ptr);
 8010b56:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8010b58:	f000 f80c 	bl	8010b74 <_ux_device_stack_interface_start>
 8010b5c:	6238      	str	r0, [r7, #32]

    /* Return the status to the caller.  */
    return(status);
 8010b5e:	6a3b      	ldr	r3, [r7, #32]
}
 8010b60:	4618      	mov	r0, r3
 8010b62:	3748      	adds	r7, #72	@ 0x48
 8010b64:	46bd      	mov	sp, r7
 8010b66:	bd80      	pop	{r7, pc}
 8010b68:	20003af8 	.word	0x20003af8
 8010b6c:	20000048 	.word	0x20000048
 8010b70:	20000028 	.word	0x20000028

08010b74 <_ux_device_stack_interface_start>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_start(UX_SLAVE_INTERFACE *interface_ptr)
{
 8010b74:	b580      	push	{r7, lr}
 8010b76:	b090      	sub	sp, #64	@ 0x40
 8010b78:	af00      	add	r7, sp, #0
 8010b7a:	6078      	str	r0, [r7, #4]
UINT                        status;
UX_SLAVE_CLASS_COMMAND      class_command;


    /* Get the class for the interface.  */
    class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber];
 8010b7c:	4b25      	ldr	r3, [pc, #148]	@ (8010c14 <_ux_device_stack_interface_start+0xa0>)
 8010b7e:	681a      	ldr	r2, [r3, #0]
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	7b9b      	ldrb	r3, [r3, #14]
 8010b84:	3344      	adds	r3, #68	@ 0x44
 8010b86:	009b      	lsls	r3, r3, #2
 8010b88:	4413      	add	r3, r2
 8010b8a:	685b      	ldr	r3, [r3, #4]
 8010b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check if class driver is available. */
    if (class_ptr == UX_NULL)
 8010b8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	d101      	bne.n	8010b98 <_ux_device_stack_interface_start+0x24>

        /* There is no class driver supported. */
        return (UX_NO_CLASS_MATCH);
 8010b94:	2357      	movs	r3, #87	@ 0x57
 8010b96:	e038      	b.n	8010c0a <_ux_device_stack_interface_start+0x96>

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8010b98:	4b1e      	ldr	r3, [pc, #120]	@ (8010c14 <_ux_device_stack_interface_start+0xa0>)
 8010b9a:	681b      	ldr	r3, [r3, #0]
 8010b9c:	3320      	adds	r3, #32
 8010b9e:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Build all the fields of the Class Command.  */
    class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_QUERY;
 8010ba0:	2301      	movs	r3, #1
 8010ba2:	60bb      	str	r3, [r7, #8]
    class_command.ux_slave_class_command_interface =   (VOID *)interface_ptr;
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	613b      	str	r3, [r7, #16]
    class_command.ux_slave_class_command_class     =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceClass;
 8010ba8:	687b      	ldr	r3, [r7, #4]
 8010baa:	7c5b      	ldrb	r3, [r3, #17]
 8010bac:	61fb      	str	r3, [r7, #28]
    class_command.ux_slave_class_command_subclass  =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceSubClass;
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	7c9b      	ldrb	r3, [r3, #18]
 8010bb2:	623b      	str	r3, [r7, #32]
    class_command.ux_slave_class_command_protocol  =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceProtocol;
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	7cdb      	ldrb	r3, [r3, #19]
 8010bb8:	627b      	str	r3, [r7, #36]	@ 0x24
    class_command.ux_slave_class_command_vid       =   device -> ux_slave_device_descriptor.idVendor;
 8010bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010bbc:	899b      	ldrh	r3, [r3, #12]
 8010bbe:	61bb      	str	r3, [r7, #24]
    class_command.ux_slave_class_command_pid       =   device -> ux_slave_device_descriptor.idProduct;
 8010bc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010bc2:	89db      	ldrh	r3, [r3, #14]
 8010bc4:	617b      	str	r3, [r7, #20]

    /* We can now memorize the interface pointer associated with this class.  */
    class_ptr -> ux_slave_class_interface = interface_ptr;
 8010bc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010bc8:	687a      	ldr	r2, [r7, #4]
 8010bca:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
    
    /* We have found a potential candidate. Call this registered class entry function.  */
    status = class_ptr -> ux_slave_class_entry_function(&class_command);
 8010bce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010bd2:	f107 0208 	add.w	r2, r7, #8
 8010bd6:	4610      	mov	r0, r2
 8010bd8:	4798      	blx	r3
 8010bda:	6378      	str	r0, [r7, #52]	@ 0x34

    /* The status tells us if the registered class wants to own this class.  */
    if (status == UX_SUCCESS)
 8010bdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d112      	bne.n	8010c08 <_ux_device_stack_interface_start+0x94>
    {

        /* Store the class container. */
        class_command.ux_slave_class_command_class_ptr =  class_ptr;
 8010be2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010be4:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /* Store the command.  */
        class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_ACTIVATE;
 8010be6:	2302      	movs	r3, #2
 8010be8:	60bb      	str	r3, [r7, #8]
        
        /* Activate the class.  */
        status = class_ptr -> ux_slave_class_entry_function(&class_command);
 8010bea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010bee:	f107 0208 	add.w	r2, r7, #8
 8010bf2:	4610      	mov	r0, r2
 8010bf4:	4798      	blx	r3
 8010bf6:	6378      	str	r0, [r7, #52]	@ 0x34

        /* If the class was successfully activated, set the class for the interface.  */
        if(status == UX_SUCCESS)
 8010bf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bfa:	2b00      	cmp	r3, #0
 8010bfc:	d102      	bne.n	8010c04 <_ux_device_stack_interface_start+0x90>
            interface_ptr -> ux_slave_interface_class =  class_ptr;
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010c02:	605a      	str	r2, [r3, #4]

        return(status); 
 8010c04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c06:	e000      	b.n	8010c0a <_ux_device_stack_interface_start+0x96>
    }

    /* There is no driver who want to own this class!  */
    return(UX_NO_CLASS_MATCH);
 8010c08:	2357      	movs	r3, #87	@ 0x57
}
 8010c0a:	4618      	mov	r0, r3
 8010c0c:	3740      	adds	r7, #64	@ 0x40
 8010c0e:	46bd      	mov	sp, r7
 8010c10:	bd80      	pop	{r7, pc}
 8010c12:	bf00      	nop
 8010c14:	20003af8 	.word	0x20003af8

08010c18 <_ux_device_stack_set_feature>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_set_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 8010c18:	b580      	push	{r7, lr}
 8010c1a:	b08a      	sub	sp, #40	@ 0x28
 8010c1c:	af00      	add	r7, sp, #0
 8010c1e:	60f8      	str	r0, [r7, #12]
 8010c20:	60b9      	str	r1, [r7, #8]
 8010c22:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_SET_FEATURE, request_value, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010c24:	4b29      	ldr	r3, [pc, #164]	@ (8010ccc <_ux_device_stack_set_feature+0xb4>)
 8010c26:	681b      	ldr	r3, [r3, #0]
 8010c28:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8010c2a:	4b28      	ldr	r3, [pc, #160]	@ (8010ccc <_ux_device_stack_set_feature+0xb4>)
 8010c2c:	681b      	ldr	r3, [r3, #0]
 8010c2e:	3320      	adds	r3, #32
 8010c30:	61bb      	str	r3, [r7, #24]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 8010c32:	69bb      	ldr	r3, [r7, #24]
 8010c34:	3318      	adds	r3, #24
 8010c36:	617b      	str	r3, [r7, #20]

    /* The feature can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 8010c38:	68fb      	ldr	r3, [r7, #12]
 8010c3a:	f003 0303 	and.w	r3, r3, #3
 8010c3e:	2b00      	cmp	r3, #0
 8010c40:	d002      	beq.n	8010c48 <_ux_device_stack_set_feature+0x30>
 8010c42:	2b02      	cmp	r3, #2
 8010c44:	d014      	beq.n	8010c70 <_ux_device_stack_set_feature+0x58>
 8010c46:	e036      	b.n	8010cb6 <_ux_device_stack_set_feature+0x9e>
    {
    
    case UX_REQUEST_TARGET_DEVICE:

        /* Check if we have a DEVICE_REMOTE_WAKEUP Feature.  */
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 8010c48:	68bb      	ldr	r3, [r7, #8]
 8010c4a:	2b01      	cmp	r3, #1
 8010c4c:	d10e      	bne.n	8010c6c <_ux_device_stack_set_feature+0x54>
        {

            /* Check if we have the capability. */
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 8010c4e:	4b1f      	ldr	r3, [pc, #124]	@ (8010ccc <_ux_device_stack_set_feature+0xb4>)
 8010c50:	681b      	ldr	r3, [r3, #0]
 8010c52:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8010c56:	2b00      	cmp	r3, #0
 8010c58:	d006      	beq.n	8010c68 <_ux_device_stack_set_feature+0x50>
            {

                /* Enable the feature. */
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_TRUE;
 8010c5a:	4b1c      	ldr	r3, [pc, #112]	@ (8010ccc <_ux_device_stack_set_feature+0xb4>)
 8010c5c:	681b      	ldr	r3, [r3, #0]
 8010c5e:	2201      	movs	r2, #1
 8010c60:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

                /* OK. */
                return (UX_SUCCESS);
 8010c64:	2300      	movs	r3, #0
 8010c66:	e02d      	b.n	8010cc4 <_ux_device_stack_set_feature+0xac>
            }
            else

                /* Protocol error. */
                return (UX_FUNCTION_NOT_SUPPORTED);
 8010c68:	2354      	movs	r3, #84	@ 0x54
 8010c6a:	e02b      	b.n	8010cc4 <_ux_device_stack_set_feature+0xac>
            return(UX_SUCCESS);
        }
#endif

        /* Request value not supported.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 8010c6c:	2354      	movs	r3, #84	@ 0x54
 8010c6e:	e029      	b.n	8010cc4 <_ux_device_stack_set_feature+0xac>
    case UX_REQUEST_TARGET_ENDPOINT:

        /* The only set feature for endpoint is ENDPOINT_STALL. This forces
           the endpoint to the stall situation.
           We need to find the endpoint through the interface(s). */
        interface_ptr =  device -> ux_slave_device_first_interface;
 8010c70:	69bb      	ldr	r3, [r7, #24]
 8010c72:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8010c76:	627b      	str	r3, [r7, #36]	@ 0x24

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        while (interface_ptr != UX_NULL)
 8010c78:	e01a      	b.n	8010cb0 <_ux_device_stack_set_feature+0x98>
        {
#endif
            /* Get the first endpoint for this interface.  */
            endpoint_target =  interface_ptr -> ux_slave_interface_first_endpoint;
 8010c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c7c:	69db      	ldr	r3, [r3, #28]
 8010c7e:	623b      	str	r3, [r7, #32]
                
            /* Parse all the endpoints.  */
            while (endpoint_target != UX_NULL)
 8010c80:	e010      	b.n	8010ca4 <_ux_device_stack_set_feature+0x8c>
            {

                /* Check the endpoint index.  */
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 8010c82:	6a3b      	ldr	r3, [r7, #32]
 8010c84:	7b9b      	ldrb	r3, [r3, #14]
 8010c86:	461a      	mov	r2, r3
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	4293      	cmp	r3, r2
 8010c8c:	d107      	bne.n	8010c9e <_ux_device_stack_set_feature+0x86>
                {

                    /* Stall the endpoint.  */
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint_target);
 8010c8e:	69fb      	ldr	r3, [r7, #28]
 8010c90:	699b      	ldr	r3, [r3, #24]
 8010c92:	6a3a      	ldr	r2, [r7, #32]
 8010c94:	2114      	movs	r1, #20
 8010c96:	69f8      	ldr	r0, [r7, #28]
 8010c98:	4798      	blx	r3

                    /* Return the function status.  */
                    return(UX_SUCCESS);
 8010c9a:	2300      	movs	r3, #0
 8010c9c:	e012      	b.n	8010cc4 <_ux_device_stack_set_feature+0xac>
                }

                /* Next endpoint.  */
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 8010c9e:	6a3b      	ldr	r3, [r7, #32]
 8010ca0:	695b      	ldr	r3, [r3, #20]
 8010ca2:	623b      	str	r3, [r7, #32]
            while (endpoint_target != UX_NULL)
 8010ca4:	6a3b      	ldr	r3, [r7, #32]
 8010ca6:	2b00      	cmp	r3, #0
 8010ca8:	d1eb      	bne.n	8010c82 <_ux_device_stack_set_feature+0x6a>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Next interface.  */
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 8010caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cac:	699b      	ldr	r3, [r3, #24]
 8010cae:	627b      	str	r3, [r7, #36]	@ 0x24
        while (interface_ptr != UX_NULL)
 8010cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d1e1      	bne.n	8010c7a <_ux_device_stack_set_feature+0x62>
        /* Intentionally fall through into the default case. */
        /* fall through */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 8010cb6:	69fb      	ldr	r3, [r7, #28]
 8010cb8:	699b      	ldr	r3, [r3, #24]
 8010cba:	697a      	ldr	r2, [r7, #20]
 8010cbc:	2114      	movs	r1, #20
 8010cbe:	69f8      	ldr	r0, [r7, #28]
 8010cc0:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 8010cc2:	2300      	movs	r3, #0
    }
}
 8010cc4:	4618      	mov	r0, r3
 8010cc6:	3728      	adds	r7, #40	@ 0x28
 8010cc8:	46bd      	mov	sp, r7
 8010cca:	bd80      	pop	{r7, pc}
 8010ccc:	20003af8 	.word	0x20003af8

08010cd0 <_ux_device_stack_transfer_abort>:
/*                                            assigned aborting code,     */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_abort(UX_SLAVE_TRANSFER *transfer_request, ULONG completion_code)
{
 8010cd0:	b580      	push	{r7, lr}
 8010cd2:	b088      	sub	sp, #32
 8010cd4:	af00      	add	r7, sp, #0
 8010cd6:	6078      	str	r0, [r7, #4]
 8010cd8:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ABORT, transfer_request, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010cda:	4b19      	ldr	r3, [pc, #100]	@ (8010d40 <_ux_device_stack_transfer_abort+0x70>)
 8010cdc:	681b      	ldr	r3, [r3, #0]
 8010cde:	61fb      	str	r3, [r7, #28]

    /* Sets the completion code due to bus reset.  */
    transfer_request -> ux_slave_transfer_request_completion_code = completion_code;
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	683a      	ldr	r2, [r7, #0]
 8010ce4:	625a      	str	r2, [r3, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8010ce6:	f3ef 8310 	mrs	r3, PRIMASK
 8010cea:	617b      	str	r3, [r7, #20]
    return(posture);
 8010cec:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8010cee:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8010cf0:	b672      	cpsid	i
    return(int_posture);
 8010cf2:	693b      	ldr	r3, [r7, #16]

    /* Ensure we're not preempted by the transfer completion ISR.  */
    UX_DISABLE
 8010cf4:	61bb      	str	r3, [r7, #24]

    /* It's possible the transfer already completed. Ensure it hasn't before doing the abort.  */
    if (transfer_request -> ux_slave_transfer_request_status == UX_TRANSFER_STATUS_PENDING)
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	681b      	ldr	r3, [r3, #0]
 8010cfa:	2b01      	cmp	r3, #1
 8010cfc:	d114      	bne.n	8010d28 <_ux_device_stack_transfer_abort+0x58>
    {

        /* Call the DCD if necessary for cleaning up the pending transfer.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_ABORT, (VOID *) transfer_request);
 8010cfe:	69fb      	ldr	r3, [r7, #28]
 8010d00:	699b      	ldr	r3, [r3, #24]
 8010d02:	687a      	ldr	r2, [r7, #4]
 8010d04:	210d      	movs	r1, #13
 8010d06:	69f8      	ldr	r0, [r7, #28]
 8010d08:	4798      	blx	r3
 8010d0a:	69bb      	ldr	r3, [r7, #24]
 8010d0c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010d0e:	68fb      	ldr	r3, [r7, #12]
 8010d10:	f383 8810 	msr	PRIMASK, r3
}
 8010d14:	bf00      	nop

        /* We need to set the completion code for the transfer to aborted. Note
           that the transfer request function cannot simultaneously modify this 
           because if the transfer was pending, then the transfer's thread is 
           currently waiting for it to complete.  */
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_ABORT;
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	2204      	movs	r2, #4
 8010d1a:	601a      	str	r2, [r3, #0]

        /* Wake up the device driver who is waiting on the semaphore.  */
        _ux_device_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	3330      	adds	r3, #48	@ 0x30
 8010d20:	4618      	mov	r0, r3
 8010d22:	f000 fdad 	bl	8011880 <_ux_utility_semaphore_put>
 8010d26:	e005      	b.n	8010d34 <_ux_device_stack_transfer_abort+0x64>
 8010d28:	69bb      	ldr	r3, [r7, #24]
 8010d2a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010d2c:	68bb      	ldr	r3, [r7, #8]
 8010d2e:	f383 8810 	msr	PRIMASK, r3
}
 8010d32:	bf00      	nop
        /* Restore interrupts.  */
        UX_RESTORE
    }

    /* This function never fails.  */
    return(UX_SUCCESS);       
 8010d34:	2300      	movs	r3, #0
}
 8010d36:	4618      	mov	r0, r3
 8010d38:	3720      	adds	r7, #32
 8010d3a:	46bd      	mov	sp, r7
 8010d3c:	bd80      	pop	{r7, pc}
 8010d3e:	bf00      	nop
 8010d40:	20003af8 	.word	0x20003af8

08010d44 <_ux_device_stack_transfer_all_request_abort>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_all_request_abort(UX_SLAVE_ENDPOINT *endpoint, ULONG completion_code)
{
 8010d44:	b580      	push	{r7, lr}
 8010d46:	b084      	sub	sp, #16
 8010d48:	af00      	add	r7, sp, #0
 8010d4a:	6078      	str	r0, [r7, #4]
 8010d4c:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ALL_REQUEST_ABORT, endpoint, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the transfer request for this endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	3320      	adds	r3, #32
 8010d52:	60fb      	str	r3, [r7, #12]
    
    /* Abort this request.  */
    _ux_device_stack_transfer_abort(transfer_request, completion_code);
 8010d54:	6839      	ldr	r1, [r7, #0]
 8010d56:	68f8      	ldr	r0, [r7, #12]
 8010d58:	f7ff ffba 	bl	8010cd0 <_ux_device_stack_transfer_abort>

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8010d5c:	2300      	movs	r3, #0
}
 8010d5e:	4618      	mov	r0, r3
 8010d60:	3710      	adds	r7, #16
 8010d62:	46bd      	mov	sp, r7
 8010d64:	bd80      	pop	{r7, pc}
	...

08010d68 <_ux_device_stack_transfer_request>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_request(UX_SLAVE_TRANSFER *transfer_request, 
                                            ULONG slave_length, 
                                            ULONG host_length)
{
 8010d68:	b580      	push	{r7, lr}
 8010d6a:	b08e      	sub	sp, #56	@ 0x38
 8010d6c:	af00      	add	r7, sp, #0
 8010d6e:	60f8      	str	r0, [r7, #12]
 8010d70:	60b9      	str	r1, [r7, #8]
 8010d72:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT       *endpoint;
ULONG                   device_state;


    /* Do we have to skip this transfer?  */
    if (transfer_request -> ux_slave_transfer_request_status_phase_ignore == UX_TRUE)
 8010d74:	68fb      	ldr	r3, [r7, #12]
 8010d76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010d78:	2b01      	cmp	r3, #1
 8010d7a:	d101      	bne.n	8010d80 <_ux_device_stack_transfer_request+0x18>
        return(UX_SUCCESS);
 8010d7c:	2300      	movs	r3, #0
 8010d7e:	e077      	b.n	8010e70 <_ux_device_stack_transfer_request+0x108>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8010d80:	f3ef 8310 	mrs	r3, PRIMASK
 8010d84:	623b      	str	r3, [r7, #32]
    return(posture);
 8010d86:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8010d88:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8010d8a:	b672      	cpsid	i
    return(int_posture);
 8010d8c:	69fb      	ldr	r3, [r7, #28]

    /* Disable interrupts to prevent the disconnection ISR from preempting us
       while we check the device state and set the transfer status.  */
    UX_DISABLE
 8010d8e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the device state.  */
    device_state =  _ux_system_slave -> ux_system_slave_device.ux_slave_device_state;
 8010d90:	4b39      	ldr	r3, [pc, #228]	@ (8010e78 <_ux_device_stack_transfer_request+0x110>)
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	6a1b      	ldr	r3, [r3, #32]
 8010d96:	633b      	str	r3, [r7, #48]	@ 0x30

    /* We can only transfer when the device is ATTACHED, ADDRESSED OR CONFIGURED.  */
    if ((device_state == UX_DEVICE_ATTACHED) || (device_state == UX_DEVICE_ADDRESSED)
 8010d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d9a:	2b01      	cmp	r3, #1
 8010d9c:	d005      	beq.n	8010daa <_ux_device_stack_transfer_request+0x42>
 8010d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010da0:	2b02      	cmp	r3, #2
 8010da2:	d002      	beq.n	8010daa <_ux_device_stack_transfer_request+0x42>
            || (device_state == UX_DEVICE_CONFIGURED))
 8010da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010da6:	2b03      	cmp	r3, #3
 8010da8:	d115      	bne.n	8010dd6 <_ux_device_stack_transfer_request+0x6e>

        /* Set the transfer to pending.  */
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING; 
 8010daa:	68fb      	ldr	r3, [r7, #12]
 8010dac:	2201      	movs	r2, #1
 8010dae:	601a      	str	r2, [r3, #0]
 8010db0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010db2:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010db4:	69bb      	ldr	r3, [r7, #24]
 8010db6:	f383 8810 	msr	PRIMASK, r3
}
 8010dba:	bf00      	nop
                    
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_REQUEST, transfer_request, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8010dbc:	4b2e      	ldr	r3, [pc, #184]	@ (8010e78 <_ux_device_stack_transfer_request+0x110>)
 8010dbe:	681b      	ldr	r3, [r3, #0]
 8010dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Get the endpoint associated with this transaction.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 8010dc2:	68fb      	ldr	r3, [r7, #12]
 8010dc4:	689b      	ldr	r3, [r3, #8]
 8010dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
    
    /* If the endpoint is non Control, check the endpoint direction and set the data phase direction.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT)
 8010dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dca:	7bdb      	ldrb	r3, [r3, #15]
 8010dcc:	f003 0303 	and.w	r3, r3, #3
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d10b      	bne.n	8010dec <_ux_device_stack_transfer_request+0x84>
 8010dd4:	e01a      	b.n	8010e0c <_ux_device_stack_transfer_request+0xa4>
 8010dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010dd8:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8010dda:	697b      	ldr	r3, [r7, #20]
 8010ddc:	f383 8810 	msr	PRIMASK, r3
}
 8010de0:	bf00      	nop
        return(UX_TRANSFER_NOT_READY);
 8010de2:	2325      	movs	r3, #37	@ 0x25
 8010de4:	e044      	b.n	8010e70 <_ux_device_stack_transfer_request+0x108>
        /* Check if the endpoint is STALLED. In this case, we must refuse the transaction until the endpoint
           has been reset by the host.  */
        while (endpoint -> ux_slave_endpoint_state == UX_ENDPOINT_HALTED)

            /* Wait for 100ms for endpoint to be reset by a CLEAR_FEATURE command.  */
            _ux_utility_delay_ms(100);
 8010de6:	2064      	movs	r0, #100	@ 0x64
 8010de8:	f000 f928 	bl	801103c <_ux_utility_delay_ms>
        while (endpoint -> ux_slave_endpoint_state == UX_ENDPOINT_HALTED)
 8010dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dee:	685b      	ldr	r3, [r3, #4]
 8010df0:	2b02      	cmp	r3, #2
 8010df2:	d0f8      	beq.n	8010de6 <_ux_device_stack_transfer_request+0x7e>

        /* Isolate the direction from the endpoint address.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN)
 8010df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010df6:	7b9b      	ldrb	r3, [r3, #14]
 8010df8:	b25b      	sxtb	r3, r3
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	da03      	bge.n	8010e06 <_ux_device_stack_transfer_request+0x9e>
            transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8010dfe:	68fb      	ldr	r3, [r7, #12]
 8010e00:	2203      	movs	r2, #3
 8010e02:	629a      	str	r2, [r3, #40]	@ 0x28
 8010e04:	e002      	b.n	8010e0c <_ux_device_stack_transfer_request+0xa4>
        else    
            transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_IN;
 8010e06:	68fb      	ldr	r3, [r7, #12]
 8010e08:	2202      	movs	r2, #2
 8010e0a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* See if we need to force a zero length packet at the end of the transfer. 
       This happens on a DATA IN and when the host requested length is not met
       and the last packet is on a boundary. If slave_length is zero, then it is 
       a explicit ZLP request, no need to force ZLP.  */
    if ((transfer_request -> ux_slave_transfer_request_phase ==  UX_TRANSFER_PHASE_DATA_OUT) &&
 8010e0c:	68fb      	ldr	r3, [r7, #12]
 8010e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e10:	2b03      	cmp	r3, #3
 8010e12:	d115      	bne.n	8010e40 <_ux_device_stack_transfer_request+0xd8>
 8010e14:	68bb      	ldr	r3, [r7, #8]
 8010e16:	2b00      	cmp	r3, #0
 8010e18:	d012      	beq.n	8010e40 <_ux_device_stack_transfer_request+0xd8>
        (slave_length != 0) && (host_length != slave_length) && 
 8010e1a:	687a      	ldr	r2, [r7, #4]
 8010e1c:	68bb      	ldr	r3, [r7, #8]
 8010e1e:	429a      	cmp	r2, r3
 8010e20:	d00e      	beq.n	8010e40 <_ux_device_stack_transfer_request+0xd8>
        (slave_length % endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize) == 0)
 8010e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e24:	8a1b      	ldrh	r3, [r3, #16]
 8010e26:	461a      	mov	r2, r3
 8010e28:	68bb      	ldr	r3, [r7, #8]
 8010e2a:	fbb3 f1f2 	udiv	r1, r3, r2
 8010e2e:	fb01 f202 	mul.w	r2, r1, r2
 8010e32:	1a9b      	subs	r3, r3, r2
        (slave_length != 0) && (host_length != slave_length) && 
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d103      	bne.n	8010e40 <_ux_device_stack_transfer_request+0xd8>
    {

        /* If so force Zero Length Packet.  */
        transfer_request -> ux_slave_transfer_request_force_zlp =  UX_TRUE;
 8010e38:	68fb      	ldr	r3, [r7, #12]
 8010e3a:	2201      	movs	r2, #1
 8010e3c:	651a      	str	r2, [r3, #80]	@ 0x50
 8010e3e:	e002      	b.n	8010e46 <_ux_device_stack_transfer_request+0xde>
    }
    else
    {

        /* Condition is not met, do not force a Zero Length Packet.  */
        transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 8010e40:	68fb      	ldr	r3, [r7, #12]
 8010e42:	2200      	movs	r2, #0
 8010e44:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Reset the number of bytes sent/received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 8010e46:	68fb      	ldr	r3, [r7, #12]
 8010e48:	2200      	movs	r2, #0
 8010e4a:	619a      	str	r2, [r3, #24]

    /* Determine how many bytes to send in this transaction.  We keep track of the original
        length and have a working length.  */
    transfer_request -> ux_slave_transfer_request_requested_length =    slave_length;
 8010e4c:	68fb      	ldr	r3, [r7, #12]
 8010e4e:	68ba      	ldr	r2, [r7, #8]
 8010e50:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_slave_transfer_request_in_transfer_length =  slave_length;
 8010e52:	68fb      	ldr	r3, [r7, #12]
 8010e54:	68ba      	ldr	r2, [r7, #8]
 8010e56:	61da      	str	r2, [r3, #28]

    /* Save the buffer pointer.  */
    transfer_request -> ux_slave_transfer_request_current_data_pointer =  
                            transfer_request -> ux_slave_transfer_request_data_pointer;
 8010e58:	68fb      	ldr	r3, [r7, #12]
 8010e5a:	68da      	ldr	r2, [r3, #12]
    transfer_request -> ux_slave_transfer_request_current_data_pointer =  
 8010e5c:	68fb      	ldr	r3, [r7, #12]
 8010e5e:	611a      	str	r2, [r3, #16]

    /* Call the DCD driver transfer function.   */
    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_REQUEST, transfer_request);
 8010e60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e62:	699b      	ldr	r3, [r3, #24]
 8010e64:	68fa      	ldr	r2, [r7, #12]
 8010e66:	210c      	movs	r1, #12
 8010e68:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010e6a:	4798      	blx	r3
 8010e6c:	6278      	str	r0, [r7, #36]	@ 0x24

    /* And return the status.  */
    return(status);
 8010e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

#endif
}
 8010e70:	4618      	mov	r0, r3
 8010e72:	3738      	adds	r7, #56	@ 0x38
 8010e74:	46bd      	mov	sp, r7
 8010e76:	bd80      	pop	{r7, pc}
 8010e78:	20003af8 	.word	0x20003af8

08010e7c <_ux_system_error_handler>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID   _ux_system_error_handler(UINT system_level, UINT system_context, UINT error_code)
{
 8010e7c:	b580      	push	{r7, lr}
 8010e7e:	b084      	sub	sp, #16
 8010e80:	af00      	add	r7, sp, #0
 8010e82:	60f8      	str	r0, [r7, #12]
 8010e84:	60b9      	str	r1, [r7, #8]
 8010e86:	607a      	str	r2, [r7, #4]

    /* Save the last system error code.  */
    _ux_system -> ux_system_last_error =  error_code;
 8010e88:	4b0c      	ldr	r3, [pc, #48]	@ (8010ebc <_ux_system_error_handler+0x40>)
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	687a      	ldr	r2, [r7, #4]
 8010e8e:	641a      	str	r2, [r3, #64]	@ 0x40
 
    /* Increment the total number of system errors.  */
    _ux_system -> ux_system_error_count++;
 8010e90:	4b0a      	ldr	r3, [pc, #40]	@ (8010ebc <_ux_system_error_handler+0x40>)
 8010e92:	681b      	ldr	r3, [r3, #0]
 8010e94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010e96:	3201      	adds	r2, #1
 8010e98:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Is there an application call back function to call ? */
    if (_ux_system -> ux_system_error_callback_function != UX_NULL)
 8010e9a:	4b08      	ldr	r3, [pc, #32]	@ (8010ebc <_ux_system_error_handler+0x40>)
 8010e9c:	681b      	ldr	r3, [r3, #0]
 8010e9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d006      	beq.n	8010eb2 <_ux_system_error_handler+0x36>
    {    

        /* The callback function is defined, call it.  */
        _ux_system -> ux_system_error_callback_function(system_level, system_context, error_code);
 8010ea4:	4b05      	ldr	r3, [pc, #20]	@ (8010ebc <_ux_system_error_handler+0x40>)
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010eaa:	687a      	ldr	r2, [r7, #4]
 8010eac:	68b9      	ldr	r1, [r7, #8]
 8010eae:	68f8      	ldr	r0, [r7, #12]
 8010eb0:	4798      	blx	r3
    }
}
 8010eb2:	bf00      	nop
 8010eb4:	3710      	adds	r7, #16
 8010eb6:	46bd      	mov	sp, r7
 8010eb8:	bd80      	pop	{r7, pc}
 8010eba:	bf00      	nop
 8010ebc:	20003afc 	.word	0x20003afc

08010ec0 <_ux_system_initialize>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_system_initialize(VOID *regular_memory_pool_start, ULONG regular_memory_size,
                            VOID *cache_safe_memory_pool_start, ULONG cache_safe_memory_size)
{
 8010ec0:	b580      	push	{r7, lr}
 8010ec2:	b08a      	sub	sp, #40	@ 0x28
 8010ec4:	af00      	add	r7, sp, #0
 8010ec6:	60f8      	str	r0, [r7, #12]
 8010ec8:	60b9      	str	r1, [r7, #8]
 8010eca:	607a      	str	r2, [r7, #4]
 8010ecc:	603b      	str	r3, [r7, #0]
UINT                status;
#endif
ULONG               pool_size;

    /* Check if the regular memory pool is valid.  */
    if ((regular_memory_pool_start == UX_NULL) || (regular_memory_size == 0))
 8010ece:	68fb      	ldr	r3, [r7, #12]
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d002      	beq.n	8010eda <_ux_system_initialize+0x1a>
 8010ed4:	68bb      	ldr	r3, [r7, #8]
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	d101      	bne.n	8010ede <_ux_system_initialize+0x1e>
        return(UX_INVALID_PARAMETER);
 8010eda:	23fa      	movs	r3, #250	@ 0xfa
 8010edc:	e08a      	b.n	8010ff4 <_ux_system_initialize+0x134>

    /* Reset memory block */
    _ux_utility_memory_set(regular_memory_pool_start, 0, regular_memory_size); /* Use case of memset is verified. */
 8010ede:	68ba      	ldr	r2, [r7, #8]
 8010ee0:	2100      	movs	r1, #0
 8010ee2:	68f8      	ldr	r0, [r7, #12]
 8010ee4:	f000 fc0a 	bl	80116fc <_ux_utility_memory_set>

    /* Set the _ux_system structure at the start of our regular memory */
    _ux_system =  (UX_SYSTEM *) regular_memory_pool_start;
 8010ee8:	4a44      	ldr	r2, [pc, #272]	@ (8010ffc <_ux_system_initialize+0x13c>)
 8010eea:	68fb      	ldr	r3, [r7, #12]
 8010eec:	6013      	str	r3, [r2, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset = sizeof(UX_SYSTEM);
 8010eee:	234c      	movs	r3, #76	@ 0x4c
 8010ef0:	627b      	str	r3, [r7, #36]	@ 0x24
#endif

#ifndef UX_HOST_SIDE_ONLY

    /* Set the _ux_system_slave structure.  */
    _ux_system_slave =  (UX_SYSTEM_SLAVE *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8010ef2:	68fa      	ldr	r2, [r7, #12]
 8010ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ef6:	4413      	add	r3, r2
 8010ef8:	4a41      	ldr	r2, [pc, #260]	@ (8011000 <_ux_system_initialize+0x140>)
 8010efa:	6013      	str	r3, [r2, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_SLAVE);
 8010efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010efe:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 8010f02:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_OTG);
#endif

    /* Set the regular memory pool structure.  */
    _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR] = (UX_MEMORY_BYTE_POOL *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8010f04:	4b3d      	ldr	r3, [pc, #244]	@ (8010ffc <_ux_system_initialize+0x13c>)
 8010f06:	681b      	ldr	r3, [r3, #0]
 8010f08:	68f9      	ldr	r1, [r7, #12]
 8010f0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010f0c:	440a      	add	r2, r1
 8010f0e:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_MEMORY_BYTE_POOL);
 8010f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f12:	3314      	adds	r3, #20
 8010f14:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check if the cache save memory pool is valid.  */
    if ((cache_safe_memory_pool_start != UX_NULL) && (cache_safe_memory_size != 0))
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	2b00      	cmp	r3, #0
 8010f1a:	d00c      	beq.n	8010f36 <_ux_system_initialize+0x76>
 8010f1c:	683b      	ldr	r3, [r7, #0]
 8010f1e:	2b00      	cmp	r3, #0
 8010f20:	d009      	beq.n	8010f36 <_ux_system_initialize+0x76>
    {

        /* Set the cache safe memory pool structure.  */
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = (UX_MEMORY_BYTE_POOL *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8010f22:	4b36      	ldr	r3, [pc, #216]	@ (8010ffc <_ux_system_initialize+0x13c>)
 8010f24:	681b      	ldr	r3, [r3, #0]
 8010f26:	68f9      	ldr	r1, [r7, #12]
 8010f28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010f2a:	440a      	add	r2, r1
 8010f2c:	605a      	str	r2, [r3, #4]

        /* Add to the memory offset the size of the allocated block.  */
        memory_pool_offset += (ULONG)sizeof(UX_MEMORY_BYTE_POOL);
 8010f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f30:	3314      	adds	r3, #20
 8010f32:	627b      	str	r3, [r7, #36]	@ 0x24
 8010f34:	e005      	b.n	8010f42 <_ux_system_initialize+0x82>
    }
    else
    {

        /* Set the cache safe memory pool structure to regular pool. */
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR];
 8010f36:	4b31      	ldr	r3, [pc, #196]	@ (8010ffc <_ux_system_initialize+0x13c>)
 8010f38:	681a      	ldr	r2, [r3, #0]
 8010f3a:	4b30      	ldr	r3, [pc, #192]	@ (8010ffc <_ux_system_initialize+0x13c>)
 8010f3c:	681b      	ldr	r3, [r3, #0]
 8010f3e:	6812      	ldr	r2, [r2, #0]
 8010f40:	605a      	str	r2, [r3, #4]
    }

    /* Make sure the regular memory pool is aligned properly */
    int_memory_pool_start = (ALIGN_TYPE) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8010f42:	68fa      	ldr	r2, [r7, #12]
 8010f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f46:	4413      	add	r3, r2
 8010f48:	623b      	str	r3, [r7, #32]
    int_memory_pool_start += UX_ALIGN_MIN;
 8010f4a:	6a3b      	ldr	r3, [r7, #32]
 8010f4c:	3307      	adds	r3, #7
 8010f4e:	623b      	str	r3, [r7, #32]
    int_memory_pool_start &= ~((ALIGN_TYPE)UX_ALIGN_MIN);
 8010f50:	6a3b      	ldr	r3, [r7, #32]
 8010f52:	f023 0307 	bic.w	r3, r3, #7
 8010f56:	623b      	str	r3, [r7, #32]

    /* Set the end of the regular memory pool.  */
    regular_memory_pool_end =  (void *) (((UCHAR *) regular_memory_pool_start) + regular_memory_size);
 8010f58:	68fa      	ldr	r2, [r7, #12]
 8010f5a:	68bb      	ldr	r3, [r7, #8]
 8010f5c:	4413      	add	r3, r2
 8010f5e:	61fb      	str	r3, [r7, #28]

    /* Check if we have memory available.  */
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 8010f60:	69fb      	ldr	r3, [r7, #28]
 8010f62:	6a3a      	ldr	r2, [r7, #32]
 8010f64:	429a      	cmp	r2, r3
 8010f66:	d301      	bcc.n	8010f6c <_ux_system_initialize+0xac>
    {

        /* No memory available.  */
        return(UX_MEMORY_INSUFFICIENT);
 8010f68:	2312      	movs	r3, #18
 8010f6a:	e043      	b.n	8010ff4 <_ux_system_initialize+0x134>
    }

    /* get the regular memory pool size.  */
    pool_size = (ULONG) (((ALIGN_TYPE) regular_memory_pool_end) - int_memory_pool_start);
 8010f6c:	69fa      	ldr	r2, [r7, #28]
 8010f6e:	6a3b      	ldr	r3, [r7, #32]
 8010f70:	1ad3      	subs	r3, r2, r3
 8010f72:	61bb      	str	r3, [r7, #24]

    /* Create the regular memory pool.  */
    _ux_utility_memory_byte_pool_create(_ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR],
 8010f74:	4b21      	ldr	r3, [pc, #132]	@ (8010ffc <_ux_system_initialize+0x13c>)
 8010f76:	681b      	ldr	r3, [r3, #0]
 8010f78:	681b      	ldr	r3, [r3, #0]
 8010f7a:	6a39      	ldr	r1, [r7, #32]
 8010f7c:	69ba      	ldr	r2, [r7, #24]
 8010f7e:	4618      	mov	r0, r3
 8010f80:	f000 fa2e 	bl	80113e0 <_ux_utility_memory_byte_pool_create>
                                        (UX_MEMORY_BYTE_POOL *)int_memory_pool_start,
                                        pool_size);

    /* Check the definition of the cache safe pool. If the application or controller do not require any cache safe memory,
       define the cached safe memory region as the regular memory region.  */
    if ((cache_safe_memory_pool_start != UX_NULL) && (cache_safe_memory_size != 0))
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	2b00      	cmp	r3, #0
 8010f88:	d026      	beq.n	8010fd8 <_ux_system_initialize+0x118>
 8010f8a:	683b      	ldr	r3, [r7, #0]
 8010f8c:	2b00      	cmp	r3, #0
 8010f8e:	d023      	beq.n	8010fd8 <_ux_system_initialize+0x118>
    {

        /* Reset this memory block */
        _ux_utility_memory_set(cache_safe_memory_pool_start, 0, cache_safe_memory_size); /* Use case of memset is verified. */
 8010f90:	683a      	ldr	r2, [r7, #0]
 8010f92:	2100      	movs	r1, #0
 8010f94:	6878      	ldr	r0, [r7, #4]
 8010f96:	f000 fbb1 	bl	80116fc <_ux_utility_memory_set>

        /* Make sure the cache safe memory pool is aligned properly */
        int_memory_pool_start =   (ALIGN_TYPE) cache_safe_memory_pool_start;
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	623b      	str	r3, [r7, #32]
        int_memory_pool_start +=  UX_ALIGN_MIN;
 8010f9e:	6a3b      	ldr	r3, [r7, #32]
 8010fa0:	3307      	adds	r3, #7
 8010fa2:	623b      	str	r3, [r7, #32]
        int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 8010fa4:	6a3b      	ldr	r3, [r7, #32]
 8010fa6:	f023 0307 	bic.w	r3, r3, #7
 8010faa:	623b      	str	r3, [r7, #32]

        cache_safe_memory_pool_end =  (void *) (((UCHAR *) cache_safe_memory_pool_start) + cache_safe_memory_size);
 8010fac:	687a      	ldr	r2, [r7, #4]
 8010fae:	683b      	ldr	r3, [r7, #0]
 8010fb0:	4413      	add	r3, r2
 8010fb2:	617b      	str	r3, [r7, #20]

        /* Check if we have memory available.  */
        if (int_memory_pool_start >= (ALIGN_TYPE) cache_safe_memory_pool_end)
 8010fb4:	697b      	ldr	r3, [r7, #20]
 8010fb6:	6a3a      	ldr	r2, [r7, #32]
 8010fb8:	429a      	cmp	r2, r3
 8010fba:	d301      	bcc.n	8010fc0 <_ux_system_initialize+0x100>
        {

            /* No memory available.  */
            return(UX_MEMORY_INSUFFICIENT);
 8010fbc:	2312      	movs	r3, #18
 8010fbe:	e019      	b.n	8010ff4 <_ux_system_initialize+0x134>
        }

        pool_size = (ULONG) (((ALIGN_TYPE) cache_safe_memory_pool_end) - int_memory_pool_start);
 8010fc0:	697a      	ldr	r2, [r7, #20]
 8010fc2:	6a3b      	ldr	r3, [r7, #32]
 8010fc4:	1ad3      	subs	r3, r2, r3
 8010fc6:	61bb      	str	r3, [r7, #24]

        _ux_utility_memory_byte_pool_create(_ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE],
 8010fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8010ffc <_ux_system_initialize+0x13c>)
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	685b      	ldr	r3, [r3, #4]
 8010fce:	6a39      	ldr	r1, [r7, #32]
 8010fd0:	69ba      	ldr	r2, [r7, #24]
 8010fd2:	4618      	mov	r0, r3
 8010fd4:	f000 fa04 	bl	80113e0 <_ux_utility_memory_byte_pool_create>
#endif

#if !defined(UX_STANDALONE)

    /* Create the Mutex object used by USBX to control critical sections.  */
    status =  _ux_system_mutex_create(&_ux_system -> ux_system_mutex, "ux_system_mutex");
 8010fd8:	4b08      	ldr	r3, [pc, #32]	@ (8010ffc <_ux_system_initialize+0x13c>)
 8010fda:	681b      	ldr	r3, [r3, #0]
 8010fdc:	330c      	adds	r3, #12
 8010fde:	4909      	ldr	r1, [pc, #36]	@ (8011004 <_ux_system_initialize+0x144>)
 8010fe0:	4618      	mov	r0, r3
 8010fe2:	f000 fba5 	bl	8011730 <_ux_utility_mutex_create>
 8010fe6:	6138      	str	r0, [r7, #16]
    if(status != UX_SUCCESS)
 8010fe8:	693b      	ldr	r3, [r7, #16]
 8010fea:	2b00      	cmp	r3, #0
 8010fec:	d001      	beq.n	8010ff2 <_ux_system_initialize+0x132>
        return(UX_MUTEX_ERROR);
 8010fee:	2317      	movs	r3, #23
 8010ff0:	e000      	b.n	8010ff4 <_ux_system_initialize+0x134>
#endif

    return(UX_SUCCESS);
 8010ff2:	2300      	movs	r3, #0
}
 8010ff4:	4618      	mov	r0, r3
 8010ff6:	3728      	adds	r7, #40	@ 0x28
 8010ff8:	46bd      	mov	sp, r7
 8010ffa:	bd80      	pop	{r7, pc}
 8010ffc:	20003afc 	.word	0x20003afc
 8011000:	20003af8 	.word	0x20003af8
 8011004:	08013db0 	.word	0x08013db0

08011008 <_uxe_system_initialize>:
/*  10-31-2023     Chaoqiong Xiao           Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UINT  _uxe_system_initialize(VOID *regular_memory_pool_start, ULONG regular_memory_size,
                            VOID *cache_safe_memory_pool_start, ULONG cache_safe_memory_size)
{
 8011008:	b580      	push	{r7, lr}
 801100a:	b084      	sub	sp, #16
 801100c:	af00      	add	r7, sp, #0
 801100e:	60f8      	str	r0, [r7, #12]
 8011010:	60b9      	str	r1, [r7, #8]
 8011012:	607a      	str	r2, [r7, #4]
 8011014:	603b      	str	r3, [r7, #0]
    UX_ASSERT((_ux_utility_descriptor_parse_size(_ux_system_usb_2_0_extension_descriptor_structure, UX_USB_2_0_EXTENSION_DESCRIPTOR_ENTRIES, 0x3u)) == sizeof(UX_USB_2_0_EXTENSION_DESCRIPTOR));
    UX_ASSERT((_ux_utility_descriptor_parse_size(_ux_system_container_id_descriptor_structure, UX_CONTAINER_ID_DESCRIPTOR_ENTRIES, 0x3u)) == sizeof(UX_CONTAINER_ID_DESCRIPTOR));


    /* Sanity check.  */
    if ((regular_memory_pool_start == UX_NULL) || (regular_memory_size == 0))
 8011016:	68fb      	ldr	r3, [r7, #12]
 8011018:	2b00      	cmp	r3, #0
 801101a:	d002      	beq.n	8011022 <_uxe_system_initialize+0x1a>
 801101c:	68bb      	ldr	r3, [r7, #8]
 801101e:	2b00      	cmp	r3, #0
 8011020:	d101      	bne.n	8011026 <_uxe_system_initialize+0x1e>
            return(UX_INVALID_PARAMETER);
 8011022:	23fa      	movs	r3, #250	@ 0xfa
 8011024:	e006      	b.n	8011034 <_uxe_system_initialize+0x2c>

    /* Invoke system initialization function.  */
    return(_ux_system_initialize(regular_memory_pool_start, regular_memory_size,
 8011026:	683b      	ldr	r3, [r7, #0]
 8011028:	687a      	ldr	r2, [r7, #4]
 801102a:	68b9      	ldr	r1, [r7, #8]
 801102c:	68f8      	ldr	r0, [r7, #12]
 801102e:	f7ff ff47 	bl	8010ec0 <_ux_system_initialize>
 8011032:	4603      	mov	r3, r0
                                 cache_safe_memory_pool_start, cache_safe_memory_size));
}
 8011034:	4618      	mov	r0, r3
 8011036:	3710      	adds	r7, #16
 8011038:	46bd      	mov	sp, r7
 801103a:	bd80      	pop	{r7, pc}

0801103c <_ux_utility_delay_ms>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_delay_ms(ULONG ms_wait)
{
 801103c:	b580      	push	{r7, lr}
 801103e:	b084      	sub	sp, #16
 8011040:	af00      	add	r7, sp, #0
 8011042:	6078      	str	r0, [r7, #4]
    while(_ux_utility_time_elapsed(ticks, _ux_utility_time_get()) <
            UX_MS_TO_TICK_NON_ZERO(ms_wait));
#else

    /* translate ms into ticks. */
    ticks = (ULONG)(ms_wait * UX_PERIODIC_RATE) / 1000;
 8011044:	687b      	ldr	r3, [r7, #4]
 8011046:	2264      	movs	r2, #100	@ 0x64
 8011048:	fb02 f303 	mul.w	r3, r2, r3
 801104c:	4a07      	ldr	r2, [pc, #28]	@ (801106c <_ux_utility_delay_ms+0x30>)
 801104e:	fba2 2303 	umull	r2, r3, r2, r3
 8011052:	099b      	lsrs	r3, r3, #6
 8011054:	60fb      	str	r3, [r7, #12]
    
    /* For safety add 1 to ticks.  */
    ticks++;
 8011056:	68fb      	ldr	r3, [r7, #12]
 8011058:	3301      	adds	r3, #1
 801105a:	60fb      	str	r3, [r7, #12]

    /* Call ThreadX sleep function.  */
    tx_thread_sleep(ticks);
 801105c:	68f8      	ldr	r0, [r7, #12]
 801105e:	f7fc ff1f 	bl	800dea0 <_tx_thread_sleep>
#endif

    /* Return completion status.  */
    return;
 8011062:	bf00      	nop
}
 8011064:	3710      	adds	r7, #16
 8011066:	46bd      	mov	sp, r7
 8011068:	bd80      	pop	{r7, pc}
 801106a:	bf00      	nop
 801106c:	10624dd3 	.word	0x10624dd3

08011070 <_ux_utility_descriptor_parse>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_descriptor_parse(UCHAR * raw_descriptor, UCHAR * descriptor_structure,
                        UINT descriptor_entries, UCHAR * descriptor)
{
 8011070:	b580      	push	{r7, lr}
 8011072:	b084      	sub	sp, #16
 8011074:	af00      	add	r7, sp, #0
 8011076:	60f8      	str	r0, [r7, #12]
 8011078:	60b9      	str	r1, [r7, #8]
 801107a:	607a      	str	r2, [r7, #4]
 801107c:	603b      	str	r3, [r7, #0]

    /* Loop on all the entries in this descriptor.  */
    while(descriptor_entries--)
 801107e:	e041      	b.n	8011104 <_ux_utility_descriptor_parse+0x94>
    {

        /* Get the length of that component.  */
        switch(*descriptor_structure++)
 8011080:	68bb      	ldr	r3, [r7, #8]
 8011082:	1c5a      	adds	r2, r3, #1
 8011084:	60ba      	str	r2, [r7, #8]
 8011086:	781b      	ldrb	r3, [r3, #0]
 8011088:	2b02      	cmp	r3, #2
 801108a:	d01e      	beq.n	80110ca <_ux_utility_descriptor_parse+0x5a>
 801108c:	2b04      	cmp	r3, #4
 801108e:	d12f      	bne.n	80110f0 <_ux_utility_descriptor_parse+0x80>
        /* Check the size then build the component from the source and
           insert it into the target descriptor.  */
        case 4:

            /* Padding zeros so address is aligned.  */
            while((ALIGN_TYPE) descriptor & 3u)
 8011090:	e004      	b.n	801109c <_ux_utility_descriptor_parse+0x2c>
                *descriptor++ =  0;
 8011092:	683b      	ldr	r3, [r7, #0]
 8011094:	1c5a      	adds	r2, r3, #1
 8011096:	603a      	str	r2, [r7, #0]
 8011098:	2200      	movs	r2, #0
 801109a:	701a      	strb	r2, [r3, #0]
            while((ALIGN_TYPE) descriptor & 3u)
 801109c:	683b      	ldr	r3, [r7, #0]
 801109e:	f003 0303 	and.w	r3, r3, #3
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d1f5      	bne.n	8011092 <_ux_utility_descriptor_parse+0x22>

            /* Save the DW.  */
            *((ULONG *) descriptor) =  _ux_utility_long_get(raw_descriptor);
 80110a6:	68f8      	ldr	r0, [r7, #12]
 80110a8:	f000 f835 	bl	8011116 <_ux_utility_long_get>
 80110ac:	4602      	mov	r2, r0
 80110ae:	683b      	ldr	r3, [r7, #0]
 80110b0:	601a      	str	r2, [r3, #0]
            raw_descriptor +=  4;
 80110b2:	68fb      	ldr	r3, [r7, #12]
 80110b4:	3304      	adds	r3, #4
 80110b6:	60fb      	str	r3, [r7, #12]
            descriptor += 4;
 80110b8:	683b      	ldr	r3, [r7, #0]
 80110ba:	3304      	adds	r3, #4
 80110bc:	603b      	str	r3, [r7, #0]
            break;
 80110be:	e021      	b.n	8011104 <_ux_utility_descriptor_parse+0x94>

        case 2:

            /* Padding zeros so address is aligned.  */
            while((ALIGN_TYPE) descriptor & 1u)
                *descriptor++ =  0;
 80110c0:	683b      	ldr	r3, [r7, #0]
 80110c2:	1c5a      	adds	r2, r3, #1
 80110c4:	603a      	str	r2, [r7, #0]
 80110c6:	2200      	movs	r2, #0
 80110c8:	701a      	strb	r2, [r3, #0]
            while((ALIGN_TYPE) descriptor & 1u)
 80110ca:	683b      	ldr	r3, [r7, #0]
 80110cc:	f003 0301 	and.w	r3, r3, #1
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d1f5      	bne.n	80110c0 <_ux_utility_descriptor_parse+0x50>

            /* Save the word.  */
            *((USHORT *) descriptor) = (USHORT) _ux_utility_short_get(raw_descriptor);
 80110d4:	68f8      	ldr	r0, [r7, #12]
 80110d6:	f000 fbe0 	bl	801189a <_ux_utility_short_get>
 80110da:	4603      	mov	r3, r0
 80110dc:	b29a      	uxth	r2, r3
 80110de:	683b      	ldr	r3, [r7, #0]
 80110e0:	801a      	strh	r2, [r3, #0]
            raw_descriptor += 2;
 80110e2:	68fb      	ldr	r3, [r7, #12]
 80110e4:	3302      	adds	r3, #2
 80110e6:	60fb      	str	r3, [r7, #12]
            descriptor += 2;
 80110e8:	683b      	ldr	r3, [r7, #0]
 80110ea:	3302      	adds	r3, #2
 80110ec:	603b      	str	r3, [r7, #0]
            break;
 80110ee:	e009      	b.n	8011104 <_ux_utility_descriptor_parse+0x94>

        default:

            /* Save the byte.  */
            *((UCHAR *) descriptor) =  (UCHAR) *raw_descriptor;
 80110f0:	68fb      	ldr	r3, [r7, #12]
 80110f2:	781a      	ldrb	r2, [r3, #0]
 80110f4:	683b      	ldr	r3, [r7, #0]
 80110f6:	701a      	strb	r2, [r3, #0]
            raw_descriptor++;
 80110f8:	68fb      	ldr	r3, [r7, #12]
 80110fa:	3301      	adds	r3, #1
 80110fc:	60fb      	str	r3, [r7, #12]
            descriptor ++;
 80110fe:	683b      	ldr	r3, [r7, #0]
 8011100:	3301      	adds	r3, #1
 8011102:	603b      	str	r3, [r7, #0]
    while(descriptor_entries--)
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	1e5a      	subs	r2, r3, #1
 8011108:	607a      	str	r2, [r7, #4]
 801110a:	2b00      	cmp	r3, #0
 801110c:	d1b8      	bne.n	8011080 <_ux_utility_descriptor_parse+0x10>
        }
    }

    /* Return to caller.  */
    return;
 801110e:	bf00      	nop
}
 8011110:	3710      	adds	r7, #16
 8011112:	46bd      	mov	sp, r7
 8011114:	bd80      	pop	{r7, pc}

08011116 <_ux_utility_long_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_long_get(UCHAR * address)
{
 8011116:	b480      	push	{r7}
 8011118:	b085      	sub	sp, #20
 801111a:	af00      	add	r7, sp, #0
 801111c:	6078      	str	r0, [r7, #4]
ULONG    value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =   (ULONG) *address++;
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	1c5a      	adds	r2, r3, #1
 8011122:	607a      	str	r2, [r7, #4]
 8011124:	781b      	ldrb	r3, [r3, #0]
 8011126:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 8;
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	1c5a      	adds	r2, r3, #1
 801112c:	607a      	str	r2, [r7, #4]
 801112e:	781b      	ldrb	r3, [r3, #0]
 8011130:	021b      	lsls	r3, r3, #8
 8011132:	68fa      	ldr	r2, [r7, #12]
 8011134:	4313      	orrs	r3, r2
 8011136:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 16;
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	1c5a      	adds	r2, r3, #1
 801113c:	607a      	str	r2, [r7, #4]
 801113e:	781b      	ldrb	r3, [r3, #0]
 8011140:	041b      	lsls	r3, r3, #16
 8011142:	68fa      	ldr	r2, [r7, #12]
 8011144:	4313      	orrs	r3, r2
 8011146:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address << 24;
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	781b      	ldrb	r3, [r3, #0]
 801114c:	061b      	lsls	r3, r3, #24
 801114e:	68fa      	ldr	r2, [r7, #12]
 8011150:	4313      	orrs	r3, r2
 8011152:	60fb      	str	r3, [r7, #12]

    /* Return 32-bit value.  */
    return(value);
 8011154:	68fb      	ldr	r3, [r7, #12]
}
 8011156:	4618      	mov	r0, r3
 8011158:	3714      	adds	r7, #20
 801115a:	46bd      	mov	sp, r7
 801115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011160:	4770      	bx	lr

08011162 <_ux_utility_long_put>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_long_put(UCHAR * address, ULONG value)
{
 8011162:	b480      	push	{r7}
 8011164:	b083      	sub	sp, #12
 8011166:	af00      	add	r7, sp, #0
 8011168:	6078      	str	r0, [r7, #4]
 801116a:	6039      	str	r1, [r7, #0]

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address.  */
    *address++ =  (UCHAR) (value & 0xff);
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	1c5a      	adds	r2, r3, #1
 8011170:	607a      	str	r2, [r7, #4]
 8011172:	683a      	ldr	r2, [r7, #0]
 8011174:	b2d2      	uxtb	r2, r2
 8011176:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 8) & 0xff);
 8011178:	683b      	ldr	r3, [r7, #0]
 801117a:	0a19      	lsrs	r1, r3, #8
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	1c5a      	adds	r2, r3, #1
 8011180:	607a      	str	r2, [r7, #4]
 8011182:	b2ca      	uxtb	r2, r1
 8011184:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 16) & 0xff);
 8011186:	683b      	ldr	r3, [r7, #0]
 8011188:	0c19      	lsrs	r1, r3, #16
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	1c5a      	adds	r2, r3, #1
 801118e:	607a      	str	r2, [r7, #4]
 8011190:	b2ca      	uxtb	r2, r1
 8011192:	701a      	strb	r2, [r3, #0]
    *address =    (UCHAR) ((value >> 24) & 0xff);
 8011194:	683b      	ldr	r3, [r7, #0]
 8011196:	0e1b      	lsrs	r3, r3, #24
 8011198:	b2da      	uxtb	r2, r3
 801119a:	687b      	ldr	r3, [r7, #4]
 801119c:	701a      	strb	r2, [r3, #0]

    /* Return to caller.  */
    return;
 801119e:	bf00      	nop
}
 80111a0:	370c      	adds	r7, #12
 80111a2:	46bd      	mov	sp, r7
 80111a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111a8:	4770      	bx	lr
	...

080111ac <_ux_utility_memory_allocate>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  *_ux_utility_memory_allocate(ULONG memory_alignment, ULONG memory_cache_flag,
                                   ULONG memory_size_requested)
{
 80111ac:	b580      	push	{r7, lr}
 80111ae:	b08e      	sub	sp, #56	@ 0x38
 80111b0:	af00      	add	r7, sp, #0
 80111b2:	60f8      	str	r0, [r7, #12]
 80111b4:	60b9      	str	r1, [r7, #8]
 80111b6:	607a      	str	r2, [r7, #4]
#ifdef UX_ENABLE_MEMORY_STATISTICS
UINT                index;
#endif

    /* Get the pool ptr */
    if (memory_cache_flag == UX_REGULAR_MEMORY)
 80111b8:	68bb      	ldr	r3, [r7, #8]
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	d104      	bne.n	80111c8 <_ux_utility_memory_allocate+0x1c>
    {
        pool_ptr = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR];
 80111be:	4b73      	ldr	r3, [pc, #460]	@ (801138c <_ux_utility_memory_allocate+0x1e0>)
 80111c0:	681b      	ldr	r3, [r3, #0]
 80111c2:	681b      	ldr	r3, [r3, #0]
 80111c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80111c6:	e009      	b.n	80111dc <_ux_utility_memory_allocate+0x30>
    }
    else if (memory_cache_flag == UX_CACHE_SAFE_MEMORY)
 80111c8:	68bb      	ldr	r3, [r7, #8]
 80111ca:	2b01      	cmp	r3, #1
 80111cc:	d104      	bne.n	80111d8 <_ux_utility_memory_allocate+0x2c>
    {
        pool_ptr = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE];
 80111ce:	4b6f      	ldr	r3, [pc, #444]	@ (801138c <_ux_utility_memory_allocate+0x1e0>)
 80111d0:	681b      	ldr	r3, [r3, #0]
 80111d2:	685b      	ldr	r3, [r3, #4]
 80111d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80111d6:	e001      	b.n	80111dc <_ux_utility_memory_allocate+0x30>
    }
    else
    {
        return(UX_NULL);
 80111d8:	2300      	movs	r3, #0
 80111da:	e0d2      	b.n	8011382 <_ux_utility_memory_allocate+0x1d6>
    }

    /* Check if pool_ptr is NX_NULL */
    if (pool_ptr == UX_NULL)
 80111dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111de:	2b00      	cmp	r3, #0
 80111e0:	d101      	bne.n	80111e6 <_ux_utility_memory_allocate+0x3a>
    {
        return(UX_NULL);
 80111e2:	2300      	movs	r3, #0
 80111e4:	e0cd      	b.n	8011382 <_ux_utility_memory_allocate+0x1d6>
    }

    /* Check if the memory size requested is 0.  */
    if (memory_size_requested == 0)
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d101      	bne.n	80111f0 <_ux_utility_memory_allocate+0x44>
    {
        return(UX_NULL);
 80111ec:	2300      	movs	r3, #0
 80111ee:	e0c8      	b.n	8011382 <_ux_utility_memory_allocate+0x1d6>
    }

    /* Get the mutex as this is a critical section.  */
    _ux_system_mutex_on(&_ux_system -> ux_system_mutex);
 80111f0:	4b66      	ldr	r3, [pc, #408]	@ (801138c <_ux_utility_memory_allocate+0x1e0>)
 80111f2:	681b      	ldr	r3, [r3, #0]
 80111f4:	330c      	adds	r3, #12
 80111f6:	4618      	mov	r0, r3
 80111f8:	f000 facb 	bl	8011792 <_ux_utility_mutex_on>
    }

#else

    /* Check if safe alignment requested, in this case switch to UX_NO_ALIGN.  */
    if (memory_alignment == UX_SAFE_ALIGN)
 80111fc:	68fb      	ldr	r3, [r7, #12]
 80111fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011202:	d101      	bne.n	8011208 <_ux_utility_memory_allocate+0x5c>
        memory_alignment = UX_NO_ALIGN;
 8011204:	2300      	movs	r3, #0
 8011206:	60fb      	str	r3, [r7, #12]

#endif

    /* Ensure the alignment meats the minimum.  */
    if (memory_alignment < UX_ALIGN_MIN)
 8011208:	68fb      	ldr	r3, [r7, #12]
 801120a:	2b06      	cmp	r3, #6
 801120c:	d801      	bhi.n	8011212 <_ux_utility_memory_allocate+0x66>
        memory_alignment =  UX_ALIGN_MIN;
 801120e:	2307      	movs	r3, #7
 8011210:	60fb      	str	r3, [r7, #12]
       now is that the memory block might not be a size that is a multiple of 8, so we need
       to add the amount of memory required such that the memory buffer after the block has
       the correct alignment. For example, if the memory block has a size of 12, then we need
       to make sure it is placed on an 8-byte alignment that is after a 8-byte alignment so
       that the memory right after the memory block is 8-byte aligned (16).  */
    memory_size_requested =  (memory_size_requested + UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN);
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	3307      	adds	r3, #7
 8011216:	f023 0307 	bic.w	r3, r3, #7
 801121a:	607b      	str	r3, [r7, #4]
    memory_size_requested += (((ULONG)(UX_MEMORY_BLOCK_HEADER_SIZE + UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN)) - (ULONG)UX_MEMORY_BLOCK_HEADER_SIZE);

    if (memory_alignment <= UX_ALIGN_MIN)
 801121c:	68fb      	ldr	r3, [r7, #12]
 801121e:	2b07      	cmp	r3, #7
 8011220:	d805      	bhi.n	801122e <_ux_utility_memory_allocate+0x82>
        current_ptr = _ux_utility_memory_byte_pool_search(pool_ptr, memory_size_requested);
 8011222:	6879      	ldr	r1, [r7, #4]
 8011224:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8011226:	f000 f92b 	bl	8011480 <_ux_utility_memory_byte_pool_search>
 801122a:	6338      	str	r0, [r7, #48]	@ 0x30
 801122c:	e007      	b.n	801123e <_ux_utility_memory_allocate+0x92>
    else
        current_ptr = _ux_utility_memory_byte_pool_search(pool_ptr, memory_size_requested + memory_alignment);
 801122e:	687a      	ldr	r2, [r7, #4]
 8011230:	68fb      	ldr	r3, [r7, #12]
 8011232:	4413      	add	r3, r2
 8011234:	4619      	mov	r1, r3
 8011236:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8011238:	f000 f922 	bl	8011480 <_ux_utility_memory_byte_pool_search>
 801123c:	6338      	str	r0, [r7, #48]	@ 0x30

    /* Check if we found a memory block.  */
    if (current_ptr == UX_NULL)
 801123e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011240:	2b00      	cmp	r3, #0
 8011242:	d10c      	bne.n	801125e <_ux_utility_memory_allocate+0xb2>
    {

        /* We could not find a memory block.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 8011244:	4b51      	ldr	r3, [pc, #324]	@ (801138c <_ux_utility_memory_allocate+0x1e0>)
 8011246:	681b      	ldr	r3, [r3, #0]
 8011248:	330c      	adds	r3, #12
 801124a:	4618      	mov	r0, r3
 801124c:	f000 fa96 	bl	801177c <_ux_utility_mutex_off>

        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, memory_size_requested, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_INSUFFICIENT);
 8011250:	2212      	movs	r2, #18
 8011252:	2108      	movs	r1, #8
 8011254:	2002      	movs	r0, #2
 8011256:	f7ff fe11 	bl	8010e7c <_ux_system_error_handler>

        return(UX_NULL);
 801125a:	2300      	movs	r3, #0
 801125c:	e091      	b.n	8011382 <_ux_utility_memory_allocate+0x1d6>
    }

    /* Pickup the next block's pointer.  */
    this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801125e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011260:	62bb      	str	r3, [r7, #40]	@ 0x28
    next_ptr =             *this_block_link_ptr;
 8011262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011264:	681b      	ldr	r3, [r3, #0]
 8011266:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Calculate the number of bytes available in this block.  */
    available_bytes =   UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 8011268:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801126a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801126c:	1ad3      	subs	r3, r2, r3
 801126e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    available_bytes =   available_bytes - UX_MEMORY_BLOCK_HEADER_SIZE;
 8011270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011272:	3b08      	subs	r3, #8
 8011274:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Get the memory buffer for this block.  */
    int_memory_buffer = (ALIGN_TYPE) (UX_UCHAR_POINTER_ADD(current_ptr, UX_MEMORY_BLOCK_HEADER_SIZE));
 8011276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011278:	3308      	adds	r3, #8
 801127a:	623b      	str	r3, [r7, #32]

    /* In case we are not aligned  */
    if ((int_memory_buffer & memory_alignment) != 0)
 801127c:	6a3a      	ldr	r2, [r7, #32]
 801127e:	68fb      	ldr	r3, [r7, #12]
 8011280:	4013      	ands	r3, r2
 8011282:	2b00      	cmp	r3, #0
 8011284:	d02f      	beq.n	80112e6 <_ux_utility_memory_allocate+0x13a>
    {

        /* No, we need to align the memory buffer.  */
        int_memory_buffer += (ALIGN_TYPE)UX_MEMORY_BLOCK_HEADER_SIZE;
 8011286:	6a3b      	ldr	r3, [r7, #32]
 8011288:	3308      	adds	r3, #8
 801128a:	623b      	str	r3, [r7, #32]
        int_memory_buffer += memory_alignment;
 801128c:	6a3a      	ldr	r2, [r7, #32]
 801128e:	68fb      	ldr	r3, [r7, #12]
 8011290:	4413      	add	r3, r2
 8011292:	623b      	str	r3, [r7, #32]
        int_memory_buffer &=  ~((ALIGN_TYPE) memory_alignment);
 8011294:	68fb      	ldr	r3, [r7, #12]
 8011296:	43db      	mvns	r3, r3
 8011298:	6a3a      	ldr	r2, [r7, #32]
 801129a:	4013      	ands	r3, r2
 801129c:	623b      	str	r3, [r7, #32]
        int_memory_buffer -= (ALIGN_TYPE)UX_MEMORY_BLOCK_HEADER_SIZE;
 801129e:	6a3b      	ldr	r3, [r7, #32]
 80112a0:	3b08      	subs	r3, #8
 80112a2:	623b      	str	r3, [r7, #32]

        /* Setup the new free block.  */
        next_ptr = (UCHAR *)int_memory_buffer;
 80112a4:	6a3b      	ldr	r3, [r7, #32]
 80112a6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Setup the new free block.  */
        next_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 80112a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112aa:	61fb      	str	r3, [r7, #28]
        *next_block_link_ptr =  *this_block_link_ptr;
 80112ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112ae:	681a      	ldr	r2, [r3, #0]
 80112b0:	69fb      	ldr	r3, [r7, #28]
 80112b2:	601a      	str	r2, [r3, #0]
        work_ptr =              UX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 80112b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112b6:	3304      	adds	r3, #4
 80112b8:	61bb      	str	r3, [r7, #24]
        free_ptr =              UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 80112ba:	69bb      	ldr	r3, [r7, #24]
 80112bc:	617b      	str	r3, [r7, #20]
        *free_ptr =             UX_BYTE_BLOCK_FREE;
 80112be:	697b      	ldr	r3, [r7, #20]
 80112c0:	4a33      	ldr	r2, [pc, #204]	@ (8011390 <_ux_utility_memory_allocate+0x1e4>)
 80112c2:	601a      	str	r2, [r3, #0]

        /* Increase the total fragment counter.  */
        pool_ptr -> ux_byte_pool_fragments++;
 80112c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80112c6:	685b      	ldr	r3, [r3, #4]
 80112c8:	1c5a      	adds	r2, r3, #1
 80112ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80112cc:	605a      	str	r2, [r3, #4]

        /* Update the current pointer to point at the newly created block.  */
        *this_block_link_ptr =  next_ptr;
 80112ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80112d2:	601a      	str	r2, [r3, #0]

        /* Calculate the available bytes.  */
        available_bytes -=  UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 80112d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80112d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112d8:	1ad3      	subs	r3, r2, r3
 80112da:	461a      	mov	r2, r3
 80112dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80112de:	1a9b      	subs	r3, r3, r2
 80112e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Set Current pointer to the aligned memory buffer.  */
        current_ptr = next_ptr;
 80112e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112e4:	633b      	str	r3, [r7, #48]	@ 0x30
    }

    /* Now we are aligned, determine if we need to split this block.  */
    if ((available_bytes - memory_size_requested) >= ((ULONG) UX_BYTE_BLOCK_MIN))
 80112e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80112e8:	687b      	ldr	r3, [r7, #4]
 80112ea:	1ad3      	subs	r3, r2, r3
 80112ec:	2b13      	cmp	r3, #19
 80112ee:	d91e      	bls.n	801132e <_ux_utility_memory_allocate+0x182>
    {

        /* Split the block.  */
        next_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, (memory_size_requested + UX_MEMORY_BLOCK_HEADER_SIZE));
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	3308      	adds	r3, #8
 80112f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80112f6:	4413      	add	r3, r2
 80112f8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Setup the new free block.  */
        next_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 80112fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112fc:	61fb      	str	r3, [r7, #28]
        this_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 80112fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011300:	62bb      	str	r3, [r7, #40]	@ 0x28
        *next_block_link_ptr =  *this_block_link_ptr;
 8011302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011304:	681a      	ldr	r2, [r3, #0]
 8011306:	69fb      	ldr	r3, [r7, #28]
 8011308:	601a      	str	r2, [r3, #0]
        work_ptr =              UX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 801130a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801130c:	3304      	adds	r3, #4
 801130e:	61bb      	str	r3, [r7, #24]
        free_ptr =              UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8011310:	69bb      	ldr	r3, [r7, #24]
 8011312:	617b      	str	r3, [r7, #20]
        *free_ptr =             UX_BYTE_BLOCK_FREE;
 8011314:	697b      	ldr	r3, [r7, #20]
 8011316:	4a1e      	ldr	r2, [pc, #120]	@ (8011390 <_ux_utility_memory_allocate+0x1e4>)
 8011318:	601a      	str	r2, [r3, #0]

        /* Increase the total fragment counter.  */
        pool_ptr -> ux_byte_pool_fragments++;
 801131a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801131c:	685b      	ldr	r3, [r3, #4]
 801131e:	1c5a      	adds	r2, r3, #1
 8011320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011322:	605a      	str	r2, [r3, #4]

        /* Update the current pointer to point at the newly created block.  */
        *this_block_link_ptr =  next_ptr;
 8011324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011326:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011328:	601a      	str	r2, [r3, #0]

        /* Set available equal to memory size for subsequent calculation.  */
        available_bytes =  memory_size_requested;
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* In any case, mark the current block as allocated.  */
    work_ptr =              UX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 801132e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011330:	3304      	adds	r3, #4
 8011332:	61bb      	str	r3, [r7, #24]
    this_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 8011334:	69bb      	ldr	r3, [r7, #24]
 8011336:	62bb      	str	r3, [r7, #40]	@ 0x28
    *this_block_link_ptr =  UX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8011338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801133a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801133c:	601a      	str	r2, [r3, #0]

    /* Reduce the number of available bytes in the pool.  */
    pool_ptr -> ux_byte_pool_available =  pool_ptr -> ux_byte_pool_available - (available_bytes + UX_MEMORY_BLOCK_HEADER_SIZE);
 801133e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011340:	681a      	ldr	r2, [r3, #0]
 8011342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011344:	1ad3      	subs	r3, r2, r3
 8011346:	f1a3 0208 	sub.w	r2, r3, #8
 801134a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801134c:	601a      	str	r2, [r3, #0]

    /* Determine if the search pointer needs to be updated. This is only done
        if the search pointer matches the block to be returned.  */
    if (current_ptr == pool_ptr -> ux_byte_pool_search)
 801134e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011350:	689b      	ldr	r3, [r3, #8]
 8011352:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011354:	429a      	cmp	r2, r3
 8011356:	d105      	bne.n	8011364 <_ux_utility_memory_allocate+0x1b8>
    {

        /* Yes, update the search pointer to the next block.  */
        this_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8011358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801135a:	62bb      	str	r3, [r7, #40]	@ 0x28
        pool_ptr -> ux_byte_pool_search =  *this_block_link_ptr;
 801135c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801135e:	681a      	ldr	r2, [r3, #0]
 8011360:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011362:	609a      	str	r2, [r3, #8]
    }

    /* Adjust the pointer for the application.  */
    work_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, UX_MEMORY_BLOCK_HEADER_SIZE);
 8011364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011366:	3308      	adds	r3, #8
 8011368:	61bb      	str	r3, [r7, #24]

    /* Clear the memory block.  */
    _ux_utility_memory_set(work_ptr, 0, available_bytes); /* Use case of memset is verified. */
 801136a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801136c:	2100      	movs	r1, #0
 801136e:	69b8      	ldr	r0, [r7, #24]
 8011370:	f000 f9c4 	bl	80116fc <_ux_utility_memory_set>
    if (_ux_system -> ux_system_memory_byte_pool[index] -> ux_byte_pool_min_free > _ux_system -> ux_system_memory_byte_pool[index] -> ux_byte_pool_available)
        _ux_system -> ux_system_memory_byte_pool[index] -> ux_byte_pool_min_free = _ux_system -> ux_system_memory_byte_pool[index] -> ux_byte_pool_available;
#endif

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 8011374:	4b05      	ldr	r3, [pc, #20]	@ (801138c <_ux_utility_memory_allocate+0x1e0>)
 8011376:	681b      	ldr	r3, [r3, #0]
 8011378:	330c      	adds	r3, #12
 801137a:	4618      	mov	r0, r3
 801137c:	f000 f9fe 	bl	801177c <_ux_utility_mutex_off>

    return(work_ptr);
 8011380:	69bb      	ldr	r3, [r7, #24]
}
 8011382:	4618      	mov	r0, r3
 8011384:	3738      	adds	r7, #56	@ 0x38
 8011386:	46bd      	mov	sp, r7
 8011388:	bd80      	pop	{r7, pc}
 801138a:	bf00      	nop
 801138c:	20003afc 	.word	0x20003afc
 8011390:	ffffeeee 	.word	0xffffeeee

08011394 <_ux_utility_memory_allocate_mulc_safe>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID* _ux_utility_memory_allocate_mulc_safe(ULONG align,ULONG cache,ULONG size_mul_v,ULONG size_mul_c)
{
 8011394:	b580      	push	{r7, lr}
 8011396:	b084      	sub	sp, #16
 8011398:	af00      	add	r7, sp, #0
 801139a:	60f8      	str	r0, [r7, #12]
 801139c:	60b9      	str	r1, [r7, #8]
 801139e:	607a      	str	r2, [r7, #4]
 80113a0:	603b      	str	r3, [r7, #0]
    return UX_UTILITY_MEMORY_ALLOCATE_MULC_SAFE(align, cache, size_mul_v, size_mul_c);
 80113a2:	683b      	ldr	r3, [r7, #0]
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	d00a      	beq.n	80113be <_ux_utility_memory_allocate_mulc_safe+0x2a>
 80113a8:	2100      	movs	r1, #0
 80113aa:	687a      	ldr	r2, [r7, #4]
 80113ac:	683b      	ldr	r3, [r7, #0]
 80113ae:	fba3 2302 	umull	r2, r3, r3, r2
 80113b2:	2b00      	cmp	r3, #0
 80113b4:	d000      	beq.n	80113b8 <_ux_utility_memory_allocate_mulc_safe+0x24>
 80113b6:	2101      	movs	r1, #1
 80113b8:	460b      	mov	r3, r1
 80113ba:	2b00      	cmp	r3, #0
 80113bc:	d10a      	bne.n	80113d4 <_ux_utility_memory_allocate_mulc_safe+0x40>
 80113be:	687b      	ldr	r3, [r7, #4]
 80113c0:	683a      	ldr	r2, [r7, #0]
 80113c2:	fb02 f303 	mul.w	r3, r2, r3
 80113c6:	461a      	mov	r2, r3
 80113c8:	68b9      	ldr	r1, [r7, #8]
 80113ca:	68f8      	ldr	r0, [r7, #12]
 80113cc:	f7ff feee 	bl	80111ac <_ux_utility_memory_allocate>
 80113d0:	4603      	mov	r3, r0
 80113d2:	e000      	b.n	80113d6 <_ux_utility_memory_allocate_mulc_safe+0x42>
 80113d4:	2300      	movs	r3, #0
}
 80113d6:	4618      	mov	r0, r3
 80113d8:	3710      	adds	r7, #16
 80113da:	46bd      	mov	sp, r7
 80113dc:	bd80      	pop	{r7, pc}
	...

080113e0 <_ux_utility_memory_byte_pool_create>:
/*                                                                        */
/*  10-31-2023     Yajun Xia                Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_memory_byte_pool_create(UX_MEMORY_BYTE_POOL *pool_ptr, VOID *pool_start, ULONG pool_size)
{
 80113e0:	b580      	push	{r7, lr}
 80113e2:	b088      	sub	sp, #32
 80113e4:	af00      	add	r7, sp, #0
 80113e6:	60f8      	str	r0, [r7, #12]
 80113e8:	60b9      	str	r1, [r7, #8]
 80113ea:	607a      	str	r2, [r7, #4]
UCHAR               *temp_ptr;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    _ux_utility_memory_set((UCHAR *)pool_ptr, 0, sizeof(UX_MEMORY_BYTE_POOL)); /* Use case of memset is verified. */
 80113ec:	2214      	movs	r2, #20
 80113ee:	2100      	movs	r1, #0
 80113f0:	68f8      	ldr	r0, [r7, #12]
 80113f2:	f000 f983 	bl	80116fc <_ux_utility_memory_set>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	f023 0303 	bic.w	r3, r3, #3
 80113fc:	607b      	str	r3, [r7, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> ux_byte_pool_start =   UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80113fe:	68fb      	ldr	r3, [r7, #12]
 8011400:	68ba      	ldr	r2, [r7, #8]
 8011402:	60da      	str	r2, [r3, #12]
    pool_ptr -> ux_byte_pool_size =    pool_size;
 8011404:	68fb      	ldr	r3, [r7, #12]
 8011406:	687a      	ldr	r2, [r7, #4]
 8011408:	611a      	str	r2, [r3, #16]
    pool_ptr -> ux_byte_pool_search =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801140a:	68fb      	ldr	r3, [r7, #12]
 801140c:	68ba      	ldr	r2, [r7, #8]
 801140e:	609a      	str	r2, [r3, #8]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> ux_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	f1a3 0208 	sub.w	r2, r3, #8
 8011416:	68fb      	ldr	r3, [r7, #12]
 8011418:	601a      	str	r2, [r3, #0]
    pool_ptr -> ux_byte_pool_fragments =   ((UINT) 2);
 801141a:	68fb      	ldr	r3, [r7, #12]
 801141c:	2202      	movs	r2, #2
 801141e:	605a      	str	r2, [r3, #4]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant UX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8011420:	68bb      	ldr	r3, [r7, #8]
 8011422:	61fb      	str	r3, [r7, #28]
    block_ptr =  UX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 8011424:	69fa      	ldr	r2, [r7, #28]
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	4413      	add	r3, r2
 801142a:	61fb      	str	r3, [r7, #28]

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  UX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 801142c:	69fb      	ldr	r3, [r7, #28]
 801142e:	3b04      	subs	r3, #4
 8011430:	61fb      	str	r3, [r7, #28]

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             UX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8011432:	68fb      	ldr	r3, [r7, #12]
 8011434:	61bb      	str	r3, [r7, #24]
    block_indirect_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8011436:	69fb      	ldr	r3, [r7, #28]
 8011438:	617b      	str	r3, [r7, #20]
    *block_indirect_ptr =  temp_ptr;
 801143a:	697b      	ldr	r3, [r7, #20]
 801143c:	69ba      	ldr	r2, [r7, #24]
 801143e:	601a      	str	r2, [r3, #0]

    block_ptr =            UX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 8011440:	69fb      	ldr	r3, [r7, #28]
 8011442:	3b04      	subs	r3, #4
 8011444:	61fb      	str	r3, [r7, #28]
    block_indirect_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8011446:	69fb      	ldr	r3, [r7, #28]
 8011448:	617b      	str	r3, [r7, #20]
    *block_indirect_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801144a:	697b      	ldr	r3, [r7, #20]
 801144c:	68ba      	ldr	r2, [r7, #8]
 801144e:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8011450:	68bb      	ldr	r3, [r7, #8]
 8011452:	61bb      	str	r3, [r7, #24]
    block_indirect_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 8011454:	69bb      	ldr	r3, [r7, #24]
 8011456:	617b      	str	r3, [r7, #20]
    *block_indirect_ptr =  block_ptr;
 8011458:	697b      	ldr	r3, [r7, #20]
 801145a:	69fa      	ldr	r2, [r7, #28]
 801145c:	601a      	str	r2, [r3, #0]
    block_ptr =            UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801145e:	68bb      	ldr	r3, [r7, #8]
 8011460:	61fb      	str	r3, [r7, #28]
    block_ptr =            UX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 8011462:	69fb      	ldr	r3, [r7, #28]
 8011464:	3304      	adds	r3, #4
 8011466:	61fb      	str	r3, [r7, #28]
    free_ptr =             UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 8011468:	69fb      	ldr	r3, [r7, #28]
 801146a:	613b      	str	r3, [r7, #16]
    *free_ptr =            UX_BYTE_BLOCK_FREE;
 801146c:	693b      	ldr	r3, [r7, #16]
 801146e:	4a03      	ldr	r2, [pc, #12]	@ (801147c <_ux_utility_memory_byte_pool_create+0x9c>)
 8011470:	601a      	str	r2, [r3, #0]

    /* Return UX_SUCCESS.  */
    return(UX_SUCCESS);
 8011472:	2300      	movs	r3, #0
}
 8011474:	4618      	mov	r0, r3
 8011476:	3720      	adds	r7, #32
 8011478:	46bd      	mov	sp, r7
 801147a:	bd80      	pop	{r7, pc}
 801147c:	ffffeeee 	.word	0xffffeeee

08011480 <_ux_utility_memory_byte_pool_search>:
/*                                                                        */
/*  10-31-2023     Yajun Xia                Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UCHAR  *_ux_utility_memory_byte_pool_search(UX_MEMORY_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 8011480:	b480      	push	{r7}
 8011482:	b08d      	sub	sp, #52	@ 0x34
 8011484:	af00      	add	r7, sp, #0
 8011486:	6078      	str	r0, [r7, #4]
 8011488:	6039      	str	r1, [r7, #0]
UCHAR               *next_ptr;
UCHAR               **this_block_link_ptr;
UCHAR               **next_block_link_ptr;
ULONG               available_bytes;
UINT                examine_blocks;
UINT                first_free_block_found =  UX_FALSE;
 801148a:	2300      	movs	r3, #0
 801148c:	623b      	str	r3, [r7, #32]
UCHAR               *work_ptr;
ULONG               total_theoretical_available;

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> ux_byte_pool_available + ((pool_ptr -> ux_byte_pool_fragments - 2) * UX_MEMORY_BLOCK_HEADER_SIZE);
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	681a      	ldr	r2, [r3, #0]
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	685b      	ldr	r3, [r3, #4]
 8011496:	3b02      	subs	r3, #2
 8011498:	00db      	lsls	r3, r3, #3
 801149a:	4413      	add	r3, r2
 801149c:	61fb      	str	r3, [r7, #28]
    if (memory_size >= total_theoretical_available)
 801149e:	683a      	ldr	r2, [r7, #0]
 80114a0:	69fb      	ldr	r3, [r7, #28]
 80114a2:	429a      	cmp	r2, r3
 80114a4:	d301      	bcc.n	80114aa <_ux_utility_memory_byte_pool_search+0x2a>
    {

        /* Not enough memory, return a NULL pointer.  */
        return(UX_NULL);
 80114a6:	2300      	movs	r3, #0
 80114a8:	e07d      	b.n	80115a6 <_ux_utility_memory_byte_pool_search+0x126>
    }

    /* Check if the search pointer is valid.  */
    if ((pool_ptr -> ux_byte_pool_search < pool_ptr -> ux_byte_pool_start) ||
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	689a      	ldr	r2, [r3, #8]
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	68db      	ldr	r3, [r3, #12]
 80114b2:	429a      	cmp	r2, r3
 80114b4:	d308      	bcc.n	80114c8 <_ux_utility_memory_byte_pool_search+0x48>
        (pool_ptr -> ux_byte_pool_search > pool_ptr -> ux_byte_pool_start + pool_ptr -> ux_byte_pool_size))
 80114b6:	687b      	ldr	r3, [r7, #4]
 80114b8:	689a      	ldr	r2, [r3, #8]
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	68d9      	ldr	r1, [r3, #12]
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	691b      	ldr	r3, [r3, #16]
 80114c2:	440b      	add	r3, r1
    if ((pool_ptr -> ux_byte_pool_search < pool_ptr -> ux_byte_pool_start) ||
 80114c4:	429a      	cmp	r2, r3
 80114c6:	d901      	bls.n	80114cc <_ux_utility_memory_byte_pool_search+0x4c>
    {

        /* Return a NULL pointer.  */
        return(UX_NULL);
 80114c8:	2300      	movs	r3, #0
 80114ca:	e06c      	b.n	80115a6 <_ux_utility_memory_byte_pool_search+0x126>
    }

    /* Walk through the memory pool in search for a large enough block.  */
    current_ptr =      pool_ptr -> ux_byte_pool_search;
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	689b      	ldr	r3, [r3, #8]
 80114d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    examine_blocks =   pool_ptr -> ux_byte_pool_fragments + ((UINT) 1);
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	685b      	ldr	r3, [r3, #4]
 80114d6:	3301      	adds	r3, #1
 80114d8:	627b      	str	r3, [r7, #36]	@ 0x24
    available_bytes =  ((ULONG) 0);
 80114da:	2300      	movs	r3, #0
 80114dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    do
    {
        /* Check to see if this block is free.  */
        work_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 80114de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80114e0:	3304      	adds	r3, #4
 80114e2:	61bb      	str	r3, [r7, #24]
        free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 80114e4:	69bb      	ldr	r3, [r7, #24]
 80114e6:	617b      	str	r3, [r7, #20]
        if ((*free_ptr) == UX_BYTE_BLOCK_FREE)
 80114e8:	697b      	ldr	r3, [r7, #20]
 80114ea:	681b      	ldr	r3, [r3, #0]
 80114ec:	4a31      	ldr	r2, [pc, #196]	@ (80115b4 <_ux_utility_memory_byte_pool_search+0x134>)
 80114ee:	4293      	cmp	r3, r2
 80114f0:	d143      	bne.n	801157a <_ux_utility_memory_byte_pool_search+0xfa>
        {

            /* Determine if this is the first free block.  */
            if (first_free_block_found == UX_FALSE)
 80114f2:	6a3b      	ldr	r3, [r7, #32]
 80114f4:	2b00      	cmp	r3, #0
 80114f6:	d104      	bne.n	8011502 <_ux_utility_memory_byte_pool_search+0x82>
            {
                /* This is the first free block.  */
                pool_ptr->ux_byte_pool_search =  current_ptr;
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80114fc:	609a      	str	r2, [r3, #8]

                /* Set the flag to indicate we have found the first free
                    block.  */
                first_free_block_found =  UX_TRUE;
 80114fe:	2301      	movs	r3, #1
 8011500:	623b      	str	r3, [r7, #32]
            }

            /* Block is free, see if it is large enough.  */

            /* Pickup the next block's pointer.  */
            this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8011502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011504:	613b      	str	r3, [r7, #16]
            next_ptr =             *this_block_link_ptr;
 8011506:	693b      	ldr	r3, [r7, #16]
 8011508:	681b      	ldr	r3, [r3, #0]
 801150a:	60fb      	str	r3, [r7, #12]

            /* Calculate the number of bytes available in this block.  */
            available_bytes =   UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 801150c:	68fa      	ldr	r2, [r7, #12]
 801150e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011510:	1ad3      	subs	r3, r2, r3
 8011512:	62bb      	str	r3, [r7, #40]	@ 0x28
            available_bytes =   available_bytes - UX_MEMORY_BLOCK_HEADER_SIZE;
 8011514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011516:	3b08      	subs	r3, #8
 8011518:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* If this is large enough, we are done because our first-fit algorithm
                has been satisfied!  */
            if (available_bytes >= memory_size)
 801151a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801151c:	683b      	ldr	r3, [r7, #0]
 801151e:	429a      	cmp	r2, r3
 8011520:	d23a      	bcs.n	8011598 <_ux_utility_memory_byte_pool_search+0x118>
            }
            else
            {

                /* Clear the available bytes variable.  */
                available_bytes =  ((ULONG) 0);
 8011522:	2300      	movs	r3, #0
 8011524:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* Not enough memory, check to see if the neighbor is
                    free and can be merged.  */
                work_ptr =  UX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8011526:	68fb      	ldr	r3, [r7, #12]
 8011528:	3304      	adds	r3, #4
 801152a:	61bb      	str	r3, [r7, #24]
                free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 801152c:	69bb      	ldr	r3, [r7, #24]
 801152e:	617b      	str	r3, [r7, #20]
                if ((*free_ptr) == UX_BYTE_BLOCK_FREE)
 8011530:	697b      	ldr	r3, [r7, #20]
 8011532:	681b      	ldr	r3, [r3, #0]
 8011534:	4a1f      	ldr	r2, [pc, #124]	@ (80115b4 <_ux_utility_memory_byte_pool_search+0x134>)
 8011536:	4293      	cmp	r3, r2
 8011538:	d113      	bne.n	8011562 <_ux_utility_memory_byte_pool_search+0xe2>
                {

                    /* Yes, neighbor block can be merged!  This is quickly accomplished
                        by updating the current block with the next blocks pointer.  */
                    next_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 801153a:	68fb      	ldr	r3, [r7, #12]
 801153c:	60bb      	str	r3, [r7, #8]
                    *this_block_link_ptr =  *next_block_link_ptr;
 801153e:	68bb      	ldr	r3, [r7, #8]
 8011540:	681a      	ldr	r2, [r3, #0]
 8011542:	693b      	ldr	r3, [r7, #16]
 8011544:	601a      	str	r2, [r3, #0]

                    /* Reduce the fragment total.  We don't need to increase the bytes
                        available because all free headers are also included in the available
                        count.  */
                    pool_ptr -> ux_byte_pool_fragments--;
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	685b      	ldr	r3, [r3, #4]
 801154a:	1e5a      	subs	r2, r3, #1
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	605a      	str	r2, [r3, #4]

                    /* See if the search pointer is affected.  */
                    if (pool_ptr -> ux_byte_pool_search ==  next_ptr)
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	689b      	ldr	r3, [r3, #8]
 8011554:	68fa      	ldr	r2, [r7, #12]
 8011556:	429a      	cmp	r2, r3
 8011558:	d114      	bne.n	8011584 <_ux_utility_memory_byte_pool_search+0x104>
                    {
                        /* Yes, update the search pointer.   */
                        pool_ptr -> ux_byte_pool_search =  current_ptr;
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801155e:	609a      	str	r2, [r3, #8]
 8011560:	e010      	b.n	8011584 <_ux_utility_memory_byte_pool_search+0x104>
                    }
                }
                else
                {
                    /* Neighbor is not free so we can skip over it!  */
                    next_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8011562:	68fb      	ldr	r3, [r7, #12]
 8011564:	60bb      	str	r3, [r7, #8]
                    current_ptr =  *next_block_link_ptr;
 8011566:	68bb      	ldr	r3, [r7, #8]
 8011568:	681b      	ldr	r3, [r3, #0]
 801156a:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    /* Decrement the examined block count to account for this one.  */
                    if (examine_blocks != ((UINT) 0))
 801156c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801156e:	2b00      	cmp	r3, #0
 8011570:	d008      	beq.n	8011584 <_ux_utility_memory_byte_pool_search+0x104>
                    {
                        examine_blocks--;
 8011572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011574:	3b01      	subs	r3, #1
 8011576:	627b      	str	r3, [r7, #36]	@ 0x24
 8011578:	e004      	b.n	8011584 <_ux_utility_memory_byte_pool_search+0x104>
        }
        else
        {

            /* Block is not free, move to next block.  */
            this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801157a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801157c:	613b      	str	r3, [r7, #16]
            current_ptr =  *this_block_link_ptr;
 801157e:	693b      	ldr	r3, [r7, #16]
 8011580:	681b      	ldr	r3, [r3, #0]
 8011582:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        /* Another block has been searched... decrement counter.  */
        if (examine_blocks != ((UINT) 0))
 8011584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011586:	2b00      	cmp	r3, #0
 8011588:	d002      	beq.n	8011590 <_ux_utility_memory_byte_pool_search+0x110>
        {

            examine_blocks--;
 801158a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801158c:	3b01      	subs	r3, #1
 801158e:	627b      	str	r3, [r7, #36]	@ 0x24
        }

    } while(examine_blocks != ((UINT) 0));
 8011590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011592:	2b00      	cmp	r3, #0
 8011594:	d1a3      	bne.n	80114de <_ux_utility_memory_byte_pool_search+0x5e>
 8011596:	e000      	b.n	801159a <_ux_utility_memory_byte_pool_search+0x11a>
                break;
 8011598:	bf00      	nop

    /* If a block was found, just return. */
    if (available_bytes == ((ULONG) 0))
 801159a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801159c:	2b00      	cmp	r3, #0
 801159e:	d101      	bne.n	80115a4 <_ux_utility_memory_byte_pool_search+0x124>
    {
        return(UX_NULL);
 80115a0:	2300      	movs	r3, #0
 80115a2:	e000      	b.n	80115a6 <_ux_utility_memory_byte_pool_search+0x126>
    }

    /* Return the search pointer.  */
    return(current_ptr);
 80115a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80115a6:	4618      	mov	r0, r3
 80115a8:	3734      	adds	r7, #52	@ 0x34
 80115aa:	46bd      	mov	sp, r7
 80115ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115b0:	4770      	bx	lr
 80115b2:	bf00      	nop
 80115b4:	ffffeeee 	.word	0xffffeeee

080115b8 <_ux_utility_memory_copy>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_copy(VOID *memory_destination, VOID *memory_source, ULONG length)
{
 80115b8:	b480      	push	{r7}
 80115ba:	b087      	sub	sp, #28
 80115bc:	af00      	add	r7, sp, #0
 80115be:	60f8      	str	r0, [r7, #12]
 80115c0:	60b9      	str	r1, [r7, #8]
 80115c2:	607a      	str	r2, [r7, #4]

UCHAR *   source;
UCHAR *   destination;

    /* Setup byte oriented source and destination pointers.  */
    source =  (UCHAR *) memory_source;
 80115c4:	68bb      	ldr	r3, [r7, #8]
 80115c6:	617b      	str	r3, [r7, #20]
    destination =  (UCHAR *) memory_destination;
 80115c8:	68fb      	ldr	r3, [r7, #12]
 80115ca:	613b      	str	r3, [r7, #16]

    /* Loop to perform the copy.  */
    while(length--)
 80115cc:	e007      	b.n	80115de <_ux_utility_memory_copy+0x26>
    {

        /* Copy one byte.  */
        *destination++ =  *source++;
 80115ce:	697a      	ldr	r2, [r7, #20]
 80115d0:	1c53      	adds	r3, r2, #1
 80115d2:	617b      	str	r3, [r7, #20]
 80115d4:	693b      	ldr	r3, [r7, #16]
 80115d6:	1c59      	adds	r1, r3, #1
 80115d8:	6139      	str	r1, [r7, #16]
 80115da:	7812      	ldrb	r2, [r2, #0]
 80115dc:	701a      	strb	r2, [r3, #0]
    while(length--)
 80115de:	687b      	ldr	r3, [r7, #4]
 80115e0:	1e5a      	subs	r2, r3, #1
 80115e2:	607a      	str	r2, [r7, #4]
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	d1f2      	bne.n	80115ce <_ux_utility_memory_copy+0x16>
    }

    /* Return to caller.  */
    return; 
 80115e8:	bf00      	nop
}
 80115ea:	371c      	adds	r7, #28
 80115ec:	46bd      	mov	sp, r7
 80115ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115f2:	4770      	bx	lr

080115f4 <_ux_utility_memory_free>:
/*                                            refined memory management,  */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_free(VOID *memory)
{
 80115f4:	b580      	push	{r7, lr}
 80115f6:	b08a      	sub	sp, #40	@ 0x28
 80115f8:	af00      	add	r7, sp, #0
 80115fa:	6078      	str	r0, [r7, #4]
#ifdef UX_ENABLE_MEMORY_STATISTICS
UINT                index;
#endif

    /* Get the mutex as this is a critical section.  */
    _ux_system_mutex_on(&_ux_system -> ux_system_mutex);
 80115fc:	4b3d      	ldr	r3, [pc, #244]	@ (80116f4 <_ux_utility_memory_free+0x100>)
 80115fe:	681b      	ldr	r3, [r3, #0]
 8011600:	330c      	adds	r3, #12
 8011602:	4618      	mov	r0, r3
 8011604:	f000 f8c5 	bl	8011792 <_ux_utility_mutex_on>
        return;
    }
#endif

    /* Set the pool pointer to NULL.  */
    pool_ptr =  UX_NULL;
 8011608:	2300      	movs	r3, #0
 801160a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Determine if the memory pointer is valid.  */
    work_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(memory);
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	623b      	str	r3, [r7, #32]
    if (work_ptr != UX_NULL)
 8011610:	6a3b      	ldr	r3, [r7, #32]
 8011612:	2b00      	cmp	r3, #0
 8011614:	d03b      	beq.n	801168e <_ux_utility_memory_free+0x9a>
    {

        /* Back off the memory pointer to pickup its header.  */
        work_ptr =  UX_UCHAR_POINTER_SUB(work_ptr, UX_MEMORY_BLOCK_HEADER_SIZE);
 8011616:	6a3b      	ldr	r3, [r7, #32]
 8011618:	3b08      	subs	r3, #8
 801161a:	623b      	str	r3, [r7, #32]

        /* There is a pointer, pickup the pool pointer address.  */
        temp_ptr =  UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 801161c:	6a3b      	ldr	r3, [r7, #32]
 801161e:	3304      	adds	r3, #4
 8011620:	61fb      	str	r3, [r7, #28]
        free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 8011622:	69fb      	ldr	r3, [r7, #28]
 8011624:	61bb      	str	r3, [r7, #24]
        if ((*free_ptr) != UX_BYTE_BLOCK_FREE)
 8011626:	69bb      	ldr	r3, [r7, #24]
 8011628:	681b      	ldr	r3, [r3, #0]
 801162a:	4a33      	ldr	r2, [pc, #204]	@ (80116f8 <_ux_utility_memory_free+0x104>)
 801162c:	4293      	cmp	r3, r2
 801162e:	d022      	beq.n	8011676 <_ux_utility_memory_free+0x82>
        {

            /* Pickup the pool pointer.  */
            temp_ptr =  UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 8011630:	6a3b      	ldr	r3, [r7, #32]
 8011632:	3304      	adds	r3, #4
 8011634:	61fb      	str	r3, [r7, #28]
            byte_pool_ptr = UX_UCHAR_TO_INDIRECT_BYTE_POOL_POINTER(temp_ptr);
 8011636:	69fb      	ldr	r3, [r7, #28]
 8011638:	617b      	str	r3, [r7, #20]
            pool_ptr = *byte_pool_ptr;
 801163a:	697b      	ldr	r3, [r7, #20]
 801163c:	681b      	ldr	r3, [r3, #0]
 801163e:	627b      	str	r3, [r7, #36]	@ 0x24

            /* See if we have a valid pool pointer.  */
            if ((pool_ptr == UX_NULL) ||
 8011640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011642:	2b00      	cmp	r3, #0
 8011644:	d00b      	beq.n	801165e <_ux_utility_memory_free+0x6a>
                ((pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR]) &&
 8011646:	4b2b      	ldr	r3, [pc, #172]	@ (80116f4 <_ux_utility_memory_free+0x100>)
 8011648:	681b      	ldr	r3, [r3, #0]
 801164a:	681b      	ldr	r3, [r3, #0]
            if ((pool_ptr == UX_NULL) ||
 801164c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801164e:	429a      	cmp	r2, r3
 8011650:	d029      	beq.n	80116a6 <_ux_utility_memory_free+0xb2>
                (pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE])))
 8011652:	4b28      	ldr	r3, [pc, #160]	@ (80116f4 <_ux_utility_memory_free+0x100>)
 8011654:	681b      	ldr	r3, [r3, #0]
 8011656:	685b      	ldr	r3, [r3, #4]
                ((pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR]) &&
 8011658:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801165a:	429a      	cmp	r2, r3
 801165c:	d023      	beq.n	80116a6 <_ux_utility_memory_free+0xb2>
            {

                /* Release the protection.  */
                _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 801165e:	4b25      	ldr	r3, [pc, #148]	@ (80116f4 <_ux_utility_memory_free+0x100>)
 8011660:	681b      	ldr	r3, [r3, #0]
 8011662:	330c      	adds	r3, #12
 8011664:	4618      	mov	r0, r3
 8011666:	f000 f889 	bl	801177c <_ux_utility_mutex_off>

                /* Error trap: maybe double free/memory issue here!  */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 801166a:	2219      	movs	r2, #25
 801166c:	2108      	movs	r1, #8
 801166e:	2002      	movs	r0, #2
 8011670:	f7ff fc04 	bl	8010e7c <_ux_system_error_handler>
                                         UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);

                /* Return to caller.  */
                return;
 8011674:	e03b      	b.n	80116ee <_ux_utility_memory_free+0xfa>
            }
        }
        else
        {
            /* Release the protection.  */
            _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 8011676:	4b1f      	ldr	r3, [pc, #124]	@ (80116f4 <_ux_utility_memory_free+0x100>)
 8011678:	681b      	ldr	r3, [r3, #0]
 801167a:	330c      	adds	r3, #12
 801167c:	4618      	mov	r0, r3
 801167e:	f000 f87d 	bl	801177c <_ux_utility_mutex_off>

            /* Error trap: maybe double free/memory issue here!  */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 8011682:	2219      	movs	r2, #25
 8011684:	2108      	movs	r1, #8
 8011686:	2002      	movs	r0, #2
 8011688:	f7ff fbf8 	bl	8010e7c <_ux_system_error_handler>
                                     UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);

            /* Return to caller.  */
            return;
 801168c:	e02f      	b.n	80116ee <_ux_utility_memory_free+0xfa>
    }
    else
    {

        /* Release the protection.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 801168e:	4b19      	ldr	r3, [pc, #100]	@ (80116f4 <_ux_utility_memory_free+0x100>)
 8011690:	681b      	ldr	r3, [r3, #0]
 8011692:	330c      	adds	r3, #12
 8011694:	4618      	mov	r0, r3
 8011696:	f000 f871 	bl	801177c <_ux_utility_mutex_off>

        /* Error trap: maybe double free/bad flow here!  */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 801169a:	2219      	movs	r2, #25
 801169c:	2108      	movs	r1, #8
 801169e:	2002      	movs	r0, #2
 80116a0:	f7ff fbec 	bl	8010e7c <_ux_system_error_handler>
                                    UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);

        /* Return to caller.  */
        return;
 80116a4:	e023      	b.n	80116ee <_ux_utility_memory_free+0xfa>
    }

    /* At this point, we know that the pool pointer is valid.  */

    /* Release the memory.  */
    temp_ptr =   UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 80116a6:	6a3b      	ldr	r3, [r7, #32]
 80116a8:	3304      	adds	r3, #4
 80116aa:	61fb      	str	r3, [r7, #28]
    free_ptr =   UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 80116ac:	69fb      	ldr	r3, [r7, #28]
 80116ae:	61bb      	str	r3, [r7, #24]
    *free_ptr =  UX_BYTE_BLOCK_FREE;
 80116b0:	69bb      	ldr	r3, [r7, #24]
 80116b2:	4a11      	ldr	r2, [pc, #68]	@ (80116f8 <_ux_utility_memory_free+0x104>)
 80116b4:	601a      	str	r2, [r3, #0]

    /* Update the number of available bytes in the pool.  */
    block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 80116b6:	6a3b      	ldr	r3, [r7, #32]
 80116b8:	613b      	str	r3, [r7, #16]
    next_block_ptr =  *block_link_ptr;
 80116ba:	693b      	ldr	r3, [r7, #16]
 80116bc:	681b      	ldr	r3, [r3, #0]
 80116be:	60fb      	str	r3, [r7, #12]
    pool_ptr -> ux_byte_pool_available =
        pool_ptr -> ux_byte_pool_available + UX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 80116c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116c2:	681b      	ldr	r3, [r3, #0]
 80116c4:	68f9      	ldr	r1, [r7, #12]
 80116c6:	6a3a      	ldr	r2, [r7, #32]
 80116c8:	1a8a      	subs	r2, r1, r2
 80116ca:	441a      	add	r2, r3
    pool_ptr -> ux_byte_pool_available =
 80116cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116ce:	601a      	str	r2, [r3, #0]

    /* Determine if the free block is prior to current search pointer.  */
    if (work_ptr < (pool_ptr -> ux_byte_pool_search))
 80116d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116d2:	689b      	ldr	r3, [r3, #8]
 80116d4:	6a3a      	ldr	r2, [r7, #32]
 80116d6:	429a      	cmp	r2, r3
 80116d8:	d202      	bcs.n	80116e0 <_ux_utility_memory_free+0xec>
    {

        /* Yes, update the search pointer to the released block.  */
        pool_ptr -> ux_byte_pool_search =  work_ptr;
 80116da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116dc:	6a3a      	ldr	r2, [r7, #32]
 80116de:	609a      	str	r2, [r3, #8]
    _ux_system -> ux_system_memory_byte_pool[index] -> ux_byte_pool_alloc_count --;
    _ux_system -> ux_system_memory_byte_pool[index] -> ux_byte_pool_alloc_total -= UX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
#endif

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 80116e0:	4b04      	ldr	r3, [pc, #16]	@ (80116f4 <_ux_utility_memory_free+0x100>)
 80116e2:	681b      	ldr	r3, [r3, #0]
 80116e4:	330c      	adds	r3, #12
 80116e6:	4618      	mov	r0, r3
 80116e8:	f000 f848 	bl	801177c <_ux_utility_mutex_off>

    /* Return to caller.  */
    return;
 80116ec:	bf00      	nop
}
 80116ee:	3728      	adds	r7, #40	@ 0x28
 80116f0:	46bd      	mov	sp, r7
 80116f2:	bd80      	pop	{r7, pc}
 80116f4:	20003afc 	.word	0x20003afc
 80116f8:	ffffeeee 	.word	0xffffeeee

080116fc <_ux_utility_memory_set>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_set(VOID *destination, UCHAR value, ULONG length)
{
 80116fc:	b480      	push	{r7}
 80116fe:	b087      	sub	sp, #28
 8011700:	af00      	add	r7, sp, #0
 8011702:	60f8      	str	r0, [r7, #12]
 8011704:	460b      	mov	r3, r1
 8011706:	607a      	str	r2, [r7, #4]
 8011708:	72fb      	strb	r3, [r7, #11]

UCHAR *    work_ptr;


    /* Setup the working pointer */
    work_ptr =  (UCHAR *) destination;
 801170a:	68fb      	ldr	r3, [r7, #12]
 801170c:	617b      	str	r3, [r7, #20]

    /* Loop to set the memory.  */
    while(length--)
 801170e:	e004      	b.n	801171a <_ux_utility_memory_set+0x1e>
    {

        /* Set a byte.  */
        *work_ptr++ =  value;
 8011710:	697b      	ldr	r3, [r7, #20]
 8011712:	1c5a      	adds	r2, r3, #1
 8011714:	617a      	str	r2, [r7, #20]
 8011716:	7afa      	ldrb	r2, [r7, #11]
 8011718:	701a      	strb	r2, [r3, #0]
    while(length--)
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	1e5a      	subs	r2, r3, #1
 801171e:	607a      	str	r2, [r7, #4]
 8011720:	2b00      	cmp	r3, #0
 8011722:	d1f5      	bne.n	8011710 <_ux_utility_memory_set+0x14>
    }

    /* Return to caller.  */
    return; 
 8011724:	bf00      	nop
}
 8011726:	371c      	adds	r7, #28
 8011728:	46bd      	mov	sp, r7
 801172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801172e:	4770      	bx	lr

08011730 <_ux_utility_mutex_create>:
/*                                            off in standalone build,    */
/*                                            resulting in version 6.1.11 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_mutex_create(UX_MUTEX *mutex, CHAR *mutex_name)
{
 8011730:	b580      	push	{r7, lr}
 8011732:	b084      	sub	sp, #16
 8011734:	af00      	add	r7, sp, #0
 8011736:	6078      	str	r0, [r7, #4]
 8011738:	6039      	str	r1, [r7, #0]

UINT    status;


    /* Call ThreadX to create the Mutex object.  */
    status =  tx_mutex_create(mutex, (CHAR *) mutex_name, TX_NO_INHERIT);   
 801173a:	2334      	movs	r3, #52	@ 0x34
 801173c:	2200      	movs	r2, #0
 801173e:	6839      	ldr	r1, [r7, #0]
 8011740:	6878      	ldr	r0, [r7, #4]
 8011742:	f7fd fa57 	bl	800ebf4 <_txe_mutex_create>
 8011746:	60f8      	str	r0, [r7, #12]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 8011748:	68fb      	ldr	r3, [r7, #12]
 801174a:	2b00      	cmp	r3, #0
 801174c:	d004      	beq.n	8011758 <_ux_utility_mutex_create+0x28>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 801174e:	68fa      	ldr	r2, [r7, #12]
 8011750:	2108      	movs	r1, #8
 8011752:	2002      	movs	r0, #2
 8011754:	f7ff fb92 	bl	8010e7c <_ux_system_error_handler>
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MUTEX_ERROR, mutex, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }
    /* Return completion status.  */
    return(status);
 8011758:	68fb      	ldr	r3, [r7, #12]
}
 801175a:	4618      	mov	r0, r3
 801175c:	3710      	adds	r7, #16
 801175e:	46bd      	mov	sp, r7
 8011760:	bd80      	pop	{r7, pc}

08011762 <_ux_utility_mutex_delete>:
/*                                            off in standalone build,    */
/*                                            resulting in version 6.1.11 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_mutex_delete(UX_MUTEX *mutex)
{
 8011762:	b580      	push	{r7, lr}
 8011764:	b084      	sub	sp, #16
 8011766:	af00      	add	r7, sp, #0
 8011768:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Call ThreadX to delete the Mutex object.  */
    status =  tx_mutex_delete(mutex);
 801176a:	6878      	ldr	r0, [r7, #4]
 801176c:	f7fd fae0 	bl	800ed30 <_txe_mutex_delete>
 8011770:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 8011772:	68fb      	ldr	r3, [r7, #12]
}
 8011774:	4618      	mov	r0, r3
 8011776:	3710      	adds	r7, #16
 8011778:	46bd      	mov	sp, r7
 801177a:	bd80      	pop	{r7, pc}

0801177c <_ux_utility_mutex_off>:
/*                                            off in standalone build,    */
/*                                            resulting in version 6.1.11 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_mutex_off(UX_MUTEX *mutex)
{
 801177c:	b580      	push	{r7, lr}
 801177e:	b082      	sub	sp, #8
 8011780:	af00      	add	r7, sp, #0
 8011782:	6078      	str	r0, [r7, #4]

    /* Call ThreadX to release protection.  */
    tx_mutex_put(mutex);
 8011784:	6878      	ldr	r0, [r7, #4]
 8011786:	f7fd fb6b 	bl	800ee60 <_txe_mutex_put>

    /* Return to caller.  */
    return;
 801178a:	bf00      	nop
}
 801178c:	3708      	adds	r7, #8
 801178e:	46bd      	mov	sp, r7
 8011790:	bd80      	pop	{r7, pc}

08011792 <_ux_utility_mutex_on>:
/*                                            off in standalone build,    */
/*                                            resulting in version 6.1.11 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_mutex_on(UX_MUTEX *mutex)
{
 8011792:	b580      	push	{r7, lr}
 8011794:	b084      	sub	sp, #16
 8011796:	af00      	add	r7, sp, #0
 8011798:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Call ThreadX to get system mutex.  */
    status =  tx_mutex_get(mutex, TX_WAIT_FOREVER);
 801179a:	f04f 31ff 	mov.w	r1, #4294967295
 801179e:	6878      	ldr	r0, [r7, #4]
 80117a0:	f7fd fb04 	bl	800edac <_txe_mutex_get>
 80117a4:	60f8      	str	r0, [r7, #12]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 80117a6:	68fb      	ldr	r3, [r7, #12]
 80117a8:	2b00      	cmp	r3, #0
 80117aa:	d005      	beq.n	80117b8 <_ux_utility_mutex_on+0x26>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 80117ac:	68fa      	ldr	r2, [r7, #12]
 80117ae:	2108      	movs	r1, #8
 80117b0:	2002      	movs	r0, #2
 80117b2:	f7ff fb63 	bl	8010e7c <_ux_system_error_handler>
    }

    /* Return to caller.  */
    return;
 80117b6:	bf00      	nop
 80117b8:	bf00      	nop
}
 80117ba:	3710      	adds	r7, #16
 80117bc:	46bd      	mov	sp, r7
 80117be:	bd80      	pop	{r7, pc}

080117c0 <_ux_utility_semaphore_create>:
/*                                            off in standalone build,    */
/*                                            resulting in version 6.1.11 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_create(UX_SEMAPHORE *semaphore, CHAR *semaphore_name, UINT initial_count)
{
 80117c0:	b580      	push	{r7, lr}
 80117c2:	b086      	sub	sp, #24
 80117c4:	af00      	add	r7, sp, #0
 80117c6:	60f8      	str	r0, [r7, #12]
 80117c8:	60b9      	str	r1, [r7, #8]
 80117ca:	607a      	str	r2, [r7, #4]

UINT    status;

    /* Call ThreadX to create the semaphore.  */
    status =  tx_semaphore_create(semaphore, (CHAR *) semaphore_name, initial_count);
 80117cc:	231c      	movs	r3, #28
 80117ce:	687a      	ldr	r2, [r7, #4]
 80117d0:	68b9      	ldr	r1, [r7, #8]
 80117d2:	68f8      	ldr	r0, [r7, #12]
 80117d4:	f7fd fb7e 	bl	800eed4 <_txe_semaphore_create>
 80117d8:	6178      	str	r0, [r7, #20]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 80117da:	697b      	ldr	r3, [r7, #20]
 80117dc:	2b00      	cmp	r3, #0
 80117de:	d004      	beq.n	80117ea <_ux_utility_semaphore_create+0x2a>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 80117e0:	697a      	ldr	r2, [r7, #20]
 80117e2:	2108      	movs	r1, #8
 80117e4:	2002      	movs	r0, #2
 80117e6:	f7ff fb49 	bl	8010e7c <_ux_system_error_handler>
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_SEMAPHORE_ERROR, semaphore, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }

    /* Return completion status.  */
    return(status);
 80117ea:	697b      	ldr	r3, [r7, #20]
}
 80117ec:	4618      	mov	r0, r3
 80117ee:	3718      	adds	r7, #24
 80117f0:	46bd      	mov	sp, r7
 80117f2:	bd80      	pop	{r7, pc}

080117f4 <_ux_utility_semaphore_delete>:
/*                                            off in standalone build,    */
/*                                            resulting in version 6.1.11 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_delete(UX_SEMAPHORE *semaphore)
{
 80117f4:	b580      	push	{r7, lr}
 80117f6:	b084      	sub	sp, #16
 80117f8:	af00      	add	r7, sp, #0
 80117fa:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Call ThreadX Semaphore delete function.  */
    status =  tx_semaphore_delete(semaphore);
 80117fc:	6878      	ldr	r0, [r7, #4]
 80117fe:	f7fd fbff 	bl	800f000 <_txe_semaphore_delete>
 8011802:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 8011804:	68fb      	ldr	r3, [r7, #12]
}
 8011806:	4618      	mov	r0, r3
 8011808:	3710      	adds	r7, #16
 801180a:	46bd      	mov	sp, r7
 801180c:	bd80      	pop	{r7, pc}
	...

08011810 <_ux_utility_semaphore_get>:
/*                                            off in standalone build,    */
/*                                            resulting in version 6.1.11 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_get(UX_SEMAPHORE *semaphore, ULONG semaphore_signal)
{
 8011810:	b580      	push	{r7, lr}
 8011812:	b092      	sub	sp, #72	@ 0x48
 8011814:	af06      	add	r7, sp, #24
 8011816:	6078      	str	r0, [r7, #4]
 8011818:	6039      	str	r1, [r7, #0]
ULONG       time_slice;
UX_THREAD   *next_thread;
UX_THREAD   *suspended_thread;

    /* Call TX to know my own tread.  */
    my_thread = tx_thread_identify();
 801181a:	f7fc fa43 	bl	800dca4 <_tx_thread_identify>
 801181e:	62f8      	str	r0, [r7, #44]	@ 0x2c

    /* Retrieve information about the previously created thread "my_thread." */
    tx_thread_info_get(my_thread, &name, &state, &run_count,
 8011820:	f107 001c 	add.w	r0, r7, #28
 8011824:	f107 0220 	add.w	r2, r7, #32
 8011828:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 801182c:	f107 0308 	add.w	r3, r7, #8
 8011830:	9304      	str	r3, [sp, #16]
 8011832:	f107 030c 	add.w	r3, r7, #12
 8011836:	9303      	str	r3, [sp, #12]
 8011838:	f107 0310 	add.w	r3, r7, #16
 801183c:	9302      	str	r3, [sp, #8]
 801183e:	f107 0314 	add.w	r3, r7, #20
 8011842:	9301      	str	r3, [sp, #4]
 8011844:	f107 0318 	add.w	r3, r7, #24
 8011848:	9300      	str	r3, [sp, #0]
 801184a:	4603      	mov	r3, r0
 801184c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801184e:	f7fd fd67 	bl	800f320 <_txe_thread_info_get>
                       &priority, &preemption_threshold,
                       &time_slice, &next_thread,&suspended_thread);

    /* Is this the lowest priority thread in the system trying to use TX services ? */
    if (priority > _ux_system -> ux_system_thread_lowest_priority)
 8011852:	4b0a      	ldr	r3, [pc, #40]	@ (801187c <_ux_utility_semaphore_get+0x6c>)
 8011854:	681b      	ldr	r3, [r3, #0]
 8011856:	689a      	ldr	r2, [r3, #8]
 8011858:	69bb      	ldr	r3, [r7, #24]
 801185a:	429a      	cmp	r2, r3
 801185c:	d203      	bcs.n	8011866 <_ux_utility_semaphore_get+0x56>
    {

        /* We need to remember this thread priority.  */
        _ux_system -> ux_system_thread_lowest_priority = priority;
 801185e:	4b07      	ldr	r3, [pc, #28]	@ (801187c <_ux_utility_semaphore_get+0x6c>)
 8011860:	681b      	ldr	r3, [r3, #0]
 8011862:	69ba      	ldr	r2, [r7, #24]
 8011864:	609a      	str	r2, [r3, #8]
        
    }

    /* Get ThreadX semaphore instance.  */
    status =  tx_semaphore_get(semaphore, semaphore_signal);
 8011866:	6839      	ldr	r1, [r7, #0]
 8011868:	6878      	ldr	r0, [r7, #4]
 801186a:	f7fd fc07 	bl	800f07c <_txe_semaphore_get>
 801186e:	62b8      	str	r0, [r7, #40]	@ 0x28

    /* Return completion status.  */
    return(status);
 8011870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8011872:	4618      	mov	r0, r3
 8011874:	3730      	adds	r7, #48	@ 0x30
 8011876:	46bd      	mov	sp, r7
 8011878:	bd80      	pop	{r7, pc}
 801187a:	bf00      	nop
 801187c:	20003afc 	.word	0x20003afc

08011880 <_ux_utility_semaphore_put>:
/*                                            off in standalone build,    */
/*                                            resulting in version 6.1.11 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_put(UX_SEMAPHORE *semaphore)
{
 8011880:	b580      	push	{r7, lr}
 8011882:	b084      	sub	sp, #16
 8011884:	af00      	add	r7, sp, #0
 8011886:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Put a ThreadX semaphore.  */
    status =  tx_semaphore_put(semaphore);
 8011888:	6878      	ldr	r0, [r7, #4]
 801188a:	f7fd fc39 	bl	800f100 <_txe_semaphore_put>
 801188e:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 8011890:	68fb      	ldr	r3, [r7, #12]
}
 8011892:	4618      	mov	r0, r3
 8011894:	3710      	adds	r7, #16
 8011896:	46bd      	mov	sp, r7
 8011898:	bd80      	pop	{r7, pc}

0801189a <_ux_utility_short_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_short_get(UCHAR * address)
{
 801189a:	b480      	push	{r7}
 801189c:	b085      	sub	sp, #20
 801189e:	af00      	add	r7, sp, #0
 80118a0:	6078      	str	r0, [r7, #4]
USHORT   value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =  (USHORT) *address++;
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	1c5a      	adds	r2, r3, #1
 80118a6:	607a      	str	r2, [r7, #4]
 80118a8:	781b      	ldrb	r3, [r3, #0]
 80118aa:	81fb      	strh	r3, [r7, #14]
    value |=  (USHORT)(*address << 8);
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	781b      	ldrb	r3, [r3, #0]
 80118b0:	021b      	lsls	r3, r3, #8
 80118b2:	b29a      	uxth	r2, r3
 80118b4:	89fb      	ldrh	r3, [r7, #14]
 80118b6:	4313      	orrs	r3, r2
 80118b8:	81fb      	strh	r3, [r7, #14]

    /* Return to caller.  */
    return((ULONG) value);
 80118ba:	89fb      	ldrh	r3, [r7, #14]
}
 80118bc:	4618      	mov	r0, r3
 80118be:	3714      	adds	r7, #20
 80118c0:	46bd      	mov	sp, r7
 80118c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118c6:	4770      	bx	lr

080118c8 <_ux_utility_string_length_check>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_string_length_check(UCHAR *string, UINT *string_length_ptr, UINT max_string_length)
{
 80118c8:	b580      	push	{r7, lr}
 80118ca:	b086      	sub	sp, #24
 80118cc:	af00      	add	r7, sp, #0
 80118ce:	60f8      	str	r0, [r7, #12]
 80118d0:	60b9      	str	r1, [r7, #8]
 80118d2:	607a      	str	r2, [r7, #4]

UINT    string_length;


    if (string == UX_NULL)
 80118d4:	68fb      	ldr	r3, [r7, #12]
 80118d6:	2b00      	cmp	r3, #0
 80118d8:	d101      	bne.n	80118de <_ux_utility_string_length_check+0x16>
        return(UX_ERROR);
 80118da:	23ff      	movs	r3, #255	@ 0xff
 80118dc:	e01d      	b.n	801191a <_ux_utility_string_length_check+0x52>

    string_length = 0;
 80118de:	2300      	movs	r3, #0
 80118e0:	617b      	str	r3, [r7, #20]

    while (1)
    {

        if (string[string_length] == '\0')
 80118e2:	68fa      	ldr	r2, [r7, #12]
 80118e4:	697b      	ldr	r3, [r7, #20]
 80118e6:	4413      	add	r3, r2
 80118e8:	781b      	ldrb	r3, [r3, #0]
 80118ea:	2b00      	cmp	r3, #0
 80118ec:	d00d      	beq.n	801190a <_ux_utility_string_length_check+0x42>
            break;

        string_length++;
 80118ee:	697b      	ldr	r3, [r7, #20]
 80118f0:	3301      	adds	r3, #1
 80118f2:	617b      	str	r3, [r7, #20]
        if (string_length > max_string_length)
 80118f4:	697a      	ldr	r2, [r7, #20]
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	429a      	cmp	r2, r3
 80118fa:	d9f2      	bls.n	80118e2 <_ux_utility_string_length_check+0x1a>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_ERROR);
 80118fc:	22ff      	movs	r2, #255	@ 0xff
 80118fe:	2108      	movs	r1, #8
 8011900:	2002      	movs	r0, #2
 8011902:	f7ff fabb 	bl	8010e7c <_ux_system_error_handler>

            return(UX_ERROR);
 8011906:	23ff      	movs	r3, #255	@ 0xff
 8011908:	e007      	b.n	801191a <_ux_utility_string_length_check+0x52>
            break;
 801190a:	bf00      	nop
        }
    }

    if (string_length_ptr)
 801190c:	68bb      	ldr	r3, [r7, #8]
 801190e:	2b00      	cmp	r3, #0
 8011910:	d002      	beq.n	8011918 <_ux_utility_string_length_check+0x50>
        *string_length_ptr = string_length;
 8011912:	68bb      	ldr	r3, [r7, #8]
 8011914:	697a      	ldr	r2, [r7, #20]
 8011916:	601a      	str	r2, [r3, #0]

    return(UX_SUCCESS); 
 8011918:	2300      	movs	r3, #0
}
 801191a:	4618      	mov	r0, r3
 801191c:	3718      	adds	r7, #24
 801191e:	46bd      	mov	sp, r7
 8011920:	bd80      	pop	{r7, pc}

08011922 <_ux_device_class_cdc_acm_activate>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_activate(UX_SLAVE_CLASS_COMMAND *command)
{
 8011922:	b580      	push	{r7, lr}
 8011924:	b086      	sub	sp, #24
 8011926:	af00      	add	r7, sp, #0
 8011928:	6078      	str	r0, [r7, #4]
UX_SLAVE_INTERFACE                      *interface_ptr;         
UX_SLAVE_CLASS                          *class_ptr;
UX_SLAVE_CLASS_CDC_ACM                  *cdc_acm;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	6a1b      	ldr	r3, [r3, #32]
 801192e:	617b      	str	r3, [r7, #20]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 8011930:	697b      	ldr	r3, [r7, #20]
 8011932:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011934:	613b      	str	r3, [r7, #16]

    /* Get the interface that owns this instance.  */
    interface_ptr =  (UX_SLAVE_INTERFACE  *) command -> ux_slave_class_command_interface;
 8011936:	687b      	ldr	r3, [r7, #4]
 8011938:	689b      	ldr	r3, [r3, #8]
 801193a:	60fb      	str	r3, [r7, #12]
    
    /* Store the class instance into the interface.  */
    interface_ptr -> ux_slave_interface_class_instance =  (VOID *)cdc_acm;
 801193c:	68fb      	ldr	r3, [r7, #12]
 801193e:	693a      	ldr	r2, [r7, #16]
 8011940:	609a      	str	r2, [r3, #8]
         
    /* Now the opposite, store the interface in the class instance.  */
    cdc_acm -> ux_slave_class_cdc_acm_interface =  interface_ptr;
 8011942:	693b      	ldr	r3, [r7, #16]
 8011944:	68fa      	ldr	r2, [r7, #12]
 8011946:	601a      	str	r2, [r3, #0]

    /* If there is a activate function call it.  */
    if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate != UX_NULL)
 8011948:	693b      	ldr	r3, [r7, #16]
 801194a:	685b      	ldr	r3, [r3, #4]
 801194c:	2b00      	cmp	r3, #0
 801194e:	d003      	beq.n	8011958 <_ux_device_class_cdc_acm_activate+0x36>
    {        
        /* Invoke the application.  */
        cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate(cdc_acm);
 8011950:	693b      	ldr	r3, [r7, #16]
 8011952:	685b      	ldr	r3, [r3, #4]
 8011954:	6938      	ldr	r0, [r7, #16]
 8011956:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_INTERFACE, cdc_acm, 0, 0, 0)

    /* Return completion status.  */
    return(UX_SUCCESS);
 8011958:	2300      	movs	r3, #0
}
 801195a:	4618      	mov	r0, r3
 801195c:	3718      	adds	r7, #24
 801195e:	46bd      	mov	sp, r7
 8011960:	bd80      	pop	{r7, pc}
	...

08011964 <_ux_device_class_cdc_acm_control_request>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_control_request(UX_SLAVE_CLASS_COMMAND *command)
{
 8011964:	b580      	push	{r7, lr}
 8011966:	b08a      	sub	sp, #40	@ 0x28
 8011968:	af00      	add	r7, sp, #0
 801196a:	6078      	str	r0, [r7, #4]
ULONG                                   value;
ULONG                                   request_length;
ULONG                                   transmit_length;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	6a1b      	ldr	r3, [r3, #32]
 8011970:	623b      	str	r3, [r7, #32]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 8011972:	6a3b      	ldr	r3, [r7, #32]
 8011974:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011976:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8011978:	4b51      	ldr	r3, [pc, #324]	@ (8011ac0 <_ux_device_class_cdc_acm_control_request+0x15c>)
 801197a:	681b      	ldr	r3, [r3, #0]
 801197c:	3320      	adds	r3, #32
 801197e:	61bb      	str	r3, [r7, #24]

    /* Get the pointer to the transfer request associated with the control endpoint.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 8011980:	69bb      	ldr	r3, [r7, #24]
 8011982:	3338      	adds	r3, #56	@ 0x38
 8011984:	617b      	str	r3, [r7, #20]

    /* Extract all necessary fields of the request.  */
    request =  *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 8011986:	697b      	ldr	r3, [r7, #20]
 8011988:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 801198c:	613b      	str	r3, [r7, #16]

    /* Extract all necessary fields of the value.  */
    value =  _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 801198e:	697b      	ldr	r3, [r7, #20]
 8011990:	3354      	adds	r3, #84	@ 0x54
 8011992:	3302      	adds	r3, #2
 8011994:	4618      	mov	r0, r3
 8011996:	f7ff ff80 	bl	801189a <_ux_utility_short_get>
 801199a:	60f8      	str	r0, [r7, #12]

    /* Pickup the request length.  */
    request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 801199c:	697b      	ldr	r3, [r7, #20]
 801199e:	3354      	adds	r3, #84	@ 0x54
 80119a0:	3306      	adds	r3, #6
 80119a2:	4618      	mov	r0, r3
 80119a4:	f7ff ff79 	bl	801189a <_ux_utility_short_get>
 80119a8:	60b8      	str	r0, [r7, #8]

    transmit_length = request_length ;
 80119aa:	68bb      	ldr	r3, [r7, #8]
 80119ac:	627b      	str	r3, [r7, #36]	@ 0x24
    
    /* Here we proceed only the standard request we know of at the device level.  */
    switch (request)
 80119ae:	693b      	ldr	r3, [r7, #16]
 80119b0:	2b22      	cmp	r3, #34	@ 0x22
 80119b2:	d009      	beq.n	80119c8 <_ux_device_class_cdc_acm_control_request+0x64>
 80119b4:	693b      	ldr	r3, [r7, #16]
 80119b6:	2b22      	cmp	r3, #34	@ 0x22
 80119b8:	d877      	bhi.n	8011aaa <_ux_device_class_cdc_acm_control_request+0x146>
 80119ba:	693b      	ldr	r3, [r7, #16]
 80119bc:	2b20      	cmp	r3, #32
 80119be:	d051      	beq.n	8011a64 <_ux_device_class_cdc_acm_control_request+0x100>
 80119c0:	693b      	ldr	r3, [r7, #16]
 80119c2:	2b21      	cmp	r3, #33	@ 0x21
 80119c4:	d023      	beq.n	8011a0e <_ux_device_class_cdc_acm_control_request+0xaa>
 80119c6:	e070      	b.n	8011aaa <_ux_device_class_cdc_acm_control_request+0x146>
    {

        case UX_SLAVE_CLASS_CDC_ACM_SET_CONTROL_LINE_STATE:

            /* Reset current line state values. */
            cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = 0;
 80119c8:	69fb      	ldr	r3, [r7, #28]
 80119ca:	2200      	movs	r2, #0
 80119cc:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
            cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = 0;
 80119d0:	69fb      	ldr	r3, [r7, #28]
 80119d2:	2200      	movs	r2, #0
 80119d4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            /* Get the line state parameters from the host.  DTR signal. */
            if (value & UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_DTR)
 80119d8:	68fb      	ldr	r3, [r7, #12]
 80119da:	f003 0301 	and.w	r3, r3, #1
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d003      	beq.n	80119ea <_ux_device_class_cdc_acm_control_request+0x86>
                cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = UX_TRUE;               
 80119e2:	69fb      	ldr	r3, [r7, #28]
 80119e4:	2201      	movs	r2, #1
 80119e6:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f

            /* Get the line state parameters from the host.  RTS signal. */
            if (value & UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_RTS)
 80119ea:	68fb      	ldr	r3, [r7, #12]
 80119ec:	f003 0302 	and.w	r3, r3, #2
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	d003      	beq.n	80119fc <_ux_device_class_cdc_acm_control_request+0x98>
                cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = UX_TRUE;               
 80119f4:	69fb      	ldr	r3, [r7, #28]
 80119f6:	2201      	movs	r2, #1
 80119f8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
                
            /* If there is a parameter change function call it.  */
            if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change != UX_NULL)
 80119fc:	69fb      	ldr	r3, [r7, #28]
 80119fe:	68db      	ldr	r3, [r3, #12]
 8011a00:	2b00      	cmp	r3, #0
 8011a02:	d054      	beq.n	8011aae <_ux_device_class_cdc_acm_control_request+0x14a>
            {        
        
                /* Invoke the application.  */
                cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change(cdc_acm);
 8011a04:	69fb      	ldr	r3, [r7, #28]
 8011a06:	68db      	ldr	r3, [r3, #12]
 8011a08:	69f8      	ldr	r0, [r7, #28]
 8011a0a:	4798      	blx	r3
            }

            break ;
 8011a0c:	e04f      	b.n	8011aae <_ux_device_class_cdc_acm_control_request+0x14a>

        case UX_SLAVE_CLASS_CDC_ACM_GET_LINE_CODING:

            /* Setup the length appropriately.  */
            if (request_length >  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_RESPONSE_SIZE) 
 8011a0e:	68bb      	ldr	r3, [r7, #8]
 8011a10:	2b07      	cmp	r3, #7
 8011a12:	d901      	bls.n	8011a18 <_ux_device_class_cdc_acm_control_request+0xb4>
                transmit_length = UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_RESPONSE_SIZE;
 8011a14:	2307      	movs	r3, #7
 8011a16:	627b      	str	r3, [r7, #36]	@ 0x24
    
            /* Send the line coding default parameters back to the host.  */
            _ux_utility_long_put(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE_STRUCT, 
 8011a18:	697b      	ldr	r3, [r7, #20]
 8011a1a:	68da      	ldr	r2, [r3, #12]
 8011a1c:	69fb      	ldr	r3, [r7, #28]
 8011a1e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011a20:	4619      	mov	r1, r3
 8011a22:	4610      	mov	r0, r2
 8011a24:	f7ff fb9d 	bl	8011162 <_ux_utility_long_put>
                                    cdc_acm -> ux_slave_class_cdc_acm_baudrate);
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT) = cdc_acm -> ux_slave_class_cdc_acm_stop_bit;
 8011a28:	697b      	ldr	r3, [r7, #20]
 8011a2a:	68db      	ldr	r3, [r3, #12]
 8011a2c:	3304      	adds	r3, #4
 8011a2e:	69fa      	ldr	r2, [r7, #28]
 8011a30:	f892 207c 	ldrb.w	r2, [r2, #124]	@ 0x7c
 8011a34:	701a      	strb	r2, [r3, #0]
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY_STRUCT)   = cdc_acm -> ux_slave_class_cdc_acm_parity;
 8011a36:	697b      	ldr	r3, [r7, #20]
 8011a38:	68db      	ldr	r3, [r3, #12]
 8011a3a:	3305      	adds	r3, #5
 8011a3c:	69fa      	ldr	r2, [r7, #28]
 8011a3e:	f892 207d 	ldrb.w	r2, [r2, #125]	@ 0x7d
 8011a42:	701a      	strb	r2, [r3, #0]
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT_STRUCT) = cdc_acm -> ux_slave_class_cdc_acm_data_bit;
 8011a44:	697b      	ldr	r3, [r7, #20]
 8011a46:	68db      	ldr	r3, [r3, #12]
 8011a48:	3306      	adds	r3, #6
 8011a4a:	69fa      	ldr	r2, [r7, #28]
 8011a4c:	f892 207e 	ldrb.w	r2, [r2, #126]	@ 0x7e
 8011a50:	701a      	strb	r2, [r3, #0]

            /* Set the phase of the transfer to data out.  */
            transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8011a52:	697b      	ldr	r3, [r7, #20]
 8011a54:	2203      	movs	r2, #3
 8011a56:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Perform the data transfer.  */
            _ux_device_stack_transfer_request(transfer_request, transmit_length, request_length);
 8011a58:	68ba      	ldr	r2, [r7, #8]
 8011a5a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8011a5c:	6978      	ldr	r0, [r7, #20]
 8011a5e:	f7ff f983 	bl	8010d68 <_ux_device_stack_transfer_request>
            break; 
 8011a62:	e027      	b.n	8011ab4 <_ux_device_class_cdc_acm_control_request+0x150>
            
        case UX_SLAVE_CLASS_CDC_ACM_SET_LINE_CODING:

            /* Get the line coding parameters from the host.  */
            cdc_acm -> ux_slave_class_cdc_acm_baudrate  = _ux_utility_long_get(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE_STRUCT);
 8011a64:	697b      	ldr	r3, [r7, #20]
 8011a66:	68db      	ldr	r3, [r3, #12]
 8011a68:	4618      	mov	r0, r3
 8011a6a:	f7ff fb54 	bl	8011116 <_ux_utility_long_get>
 8011a6e:	4602      	mov	r2, r0
 8011a70:	69fb      	ldr	r3, [r7, #28]
 8011a72:	679a      	str	r2, [r3, #120]	@ 0x78
            cdc_acm -> ux_slave_class_cdc_acm_stop_bit  = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT);
 8011a74:	697b      	ldr	r3, [r7, #20]
 8011a76:	68db      	ldr	r3, [r3, #12]
 8011a78:	791a      	ldrb	r2, [r3, #4]
 8011a7a:	69fb      	ldr	r3, [r7, #28]
 8011a7c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
            cdc_acm -> ux_slave_class_cdc_acm_parity    = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY_STRUCT);
 8011a80:	697b      	ldr	r3, [r7, #20]
 8011a82:	68db      	ldr	r3, [r3, #12]
 8011a84:	795a      	ldrb	r2, [r3, #5]
 8011a86:	69fb      	ldr	r3, [r7, #28]
 8011a88:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
            cdc_acm -> ux_slave_class_cdc_acm_data_bit  = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT_STRUCT);
 8011a8c:	697b      	ldr	r3, [r7, #20]
 8011a8e:	68db      	ldr	r3, [r3, #12]
 8011a90:	799a      	ldrb	r2, [r3, #6]
 8011a92:	69fb      	ldr	r3, [r7, #28]
 8011a94:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e

            /* If there is a parameter change function call it.  */
            if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change != UX_NULL)
 8011a98:	69fb      	ldr	r3, [r7, #28]
 8011a9a:	68db      	ldr	r3, [r3, #12]
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d008      	beq.n	8011ab2 <_ux_device_class_cdc_acm_control_request+0x14e>
            {        
        
                /* Invoke the application.  */
                cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change(cdc_acm);
 8011aa0:	69fb      	ldr	r3, [r7, #28]
 8011aa2:	68db      	ldr	r3, [r3, #12]
 8011aa4:	69f8      	ldr	r0, [r7, #28]
 8011aa6:	4798      	blx	r3
            }

            break ;
 8011aa8:	e003      	b.n	8011ab2 <_ux_device_class_cdc_acm_control_request+0x14e>

        default:

            /* Unknown function. It's not handled.  */
            return(UX_ERROR);
 8011aaa:	23ff      	movs	r3, #255	@ 0xff
 8011aac:	e003      	b.n	8011ab6 <_ux_device_class_cdc_acm_control_request+0x152>
            break ;
 8011aae:	bf00      	nop
 8011ab0:	e000      	b.n	8011ab4 <_ux_device_class_cdc_acm_control_request+0x150>
            break ;
 8011ab2:	bf00      	nop
    }

    /* It's handled.  */
    return(UX_SUCCESS);
 8011ab4:	2300      	movs	r3, #0
}
 8011ab6:	4618      	mov	r0, r3
 8011ab8:	3728      	adds	r7, #40	@ 0x28
 8011aba:	46bd      	mov	sp, r7
 8011abc:	bd80      	pop	{r7, pc}
 8011abe:	bf00      	nop
 8011ac0:	20003af8 	.word	0x20003af8

08011ac4 <_ux_device_class_cdc_acm_deactivate>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_deactivate(UX_SLAVE_CLASS_COMMAND *command)
{
 8011ac4:	b580      	push	{r7, lr}
 8011ac6:	b088      	sub	sp, #32
 8011ac8:	af00      	add	r7, sp, #0
 8011aca:	6078      	str	r0, [r7, #4]
UX_SLAVE_CLASS_CDC_ACM      *cdc_acm;
UX_SLAVE_ENDPOINT           *endpoint_in;
UX_SLAVE_ENDPOINT           *endpoint_out;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	6a1b      	ldr	r3, [r3, #32]
 8011ad0:	617b      	str	r3, [r7, #20]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 8011ad2:	697b      	ldr	r3, [r7, #20]
 8011ad4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011ad6:	613b      	str	r3, [r7, #16]

    /* We need the interface to the class.  */
    interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 8011ad8:	693b      	ldr	r3, [r7, #16]
 8011ada:	681b      	ldr	r3, [r3, #0]
 8011adc:	60fb      	str	r3, [r7, #12]
    
    /* Locate the endpoints.  */
    endpoint_in =  interface_ptr -> ux_slave_interface_first_endpoint;
 8011ade:	68fb      	ldr	r3, [r7, #12]
 8011ae0:	69db      	ldr	r3, [r3, #28]
 8011ae2:	61fb      	str	r3, [r7, #28]
    
    /* Check the endpoint direction, if IN we have the correct endpoint.  */
    if ((endpoint_in -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 8011ae4:	69fb      	ldr	r3, [r7, #28]
 8011ae6:	7b9b      	ldrb	r3, [r3, #14]
 8011ae8:	b25b      	sxtb	r3, r3
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	db05      	blt.n	8011afa <_ux_device_class_cdc_acm_deactivate+0x36>
    {

        /* Wrong direction, we found the OUT endpoint first.  */
        endpoint_out =  endpoint_in;
 8011aee:	69fb      	ldr	r3, [r7, #28]
 8011af0:	61bb      	str	r3, [r7, #24]
            
        /* So the next endpoint has to be the IN endpoint.  */
        endpoint_in =  endpoint_out -> ux_slave_endpoint_next_endpoint;
 8011af2:	69bb      	ldr	r3, [r7, #24]
 8011af4:	695b      	ldr	r3, [r3, #20]
 8011af6:	61fb      	str	r3, [r7, #28]
 8011af8:	e002      	b.n	8011b00 <_ux_device_class_cdc_acm_deactivate+0x3c>
    }
    else
    {

        /* We found the endpoint IN first, so next endpoint is OUT.  */
        endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
 8011afa:	69fb      	ldr	r3, [r7, #28]
 8011afc:	695b      	ldr	r3, [r3, #20]
 8011afe:	61bb      	str	r3, [r7, #24]
    }
        
    /* Terminate the transactions pending on the endpoints.  */
    _ux_device_stack_transfer_all_request_abort(endpoint_in, UX_TRANSFER_BUS_RESET);
 8011b00:	2126      	movs	r1, #38	@ 0x26
 8011b02:	69f8      	ldr	r0, [r7, #28]
 8011b04:	f7ff f91e 	bl	8010d44 <_ux_device_stack_transfer_all_request_abort>
    _ux_device_stack_transfer_all_request_abort(endpoint_out, UX_TRANSFER_BUS_RESET);
 8011b08:	2126      	movs	r1, #38	@ 0x26
 8011b0a:	69b8      	ldr	r0, [r7, #24]
 8011b0c:	f7ff f91a 	bl	8010d44 <_ux_device_stack_transfer_all_request_abort>

    /* Terminate transmission and free resources.  */
    _ux_device_class_cdc_acm_ioctl(cdc_acm, UX_SLAVE_CLASS_CDC_ACM_IOCTL_TRANSMISSION_STOP, UX_NULL);
 8011b10:	2200      	movs	r2, #0
 8011b12:	2107      	movs	r1, #7
 8011b14:	6938      	ldr	r0, [r7, #16]
 8011b16:	f000 f8bb 	bl	8011c90 <_ux_device_class_cdc_acm_ioctl>

    /* If there is a deactivate function call it.  */
    if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate != UX_NULL)
 8011b1a:	693b      	ldr	r3, [r7, #16]
 8011b1c:	689b      	ldr	r3, [r3, #8]
 8011b1e:	2b00      	cmp	r3, #0
 8011b20:	d003      	beq.n	8011b2a <_ux_device_class_cdc_acm_deactivate+0x66>
    {

        /* Invoke the application.  */
        cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate(cdc_acm);
 8011b22:	693b      	ldr	r3, [r7, #16]
 8011b24:	689b      	ldr	r3, [r3, #8]
 8011b26:	6938      	ldr	r0, [r7, #16]
 8011b28:	4798      	blx	r3
    }

    /* We need to reset the DTR and RTS values so they do not carry over to the 
       next connection.  */
    cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state =  0;
 8011b2a:	693b      	ldr	r3, [r7, #16]
 8011b2c:	2200      	movs	r2, #0
 8011b2e:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
    cdc_acm -> ux_slave_class_cdc_acm_data_rts_state =  0;
 8011b32:	693b      	ldr	r3, [r7, #16]
 8011b34:	2200      	movs	r2, #0
 8011b36:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(cdc_acm);

    /* Return completion status.  */
    return(UX_SUCCESS);
 8011b3a:	2300      	movs	r3, #0
}
 8011b3c:	4618      	mov	r0, r3
 8011b3e:	3720      	adds	r7, #32
 8011b40:	46bd      	mov	sp, r7
 8011b42:	bd80      	pop	{r7, pc}

08011b44 <_ux_device_class_cdc_acm_entry>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_entry(UX_SLAVE_CLASS_COMMAND *command)
{
 8011b44:	b580      	push	{r7, lr}
 8011b46:	b084      	sub	sp, #16
 8011b48:	af00      	add	r7, sp, #0
 8011b4a:	6078      	str	r0, [r7, #4]
UINT        status;


    /* The command request will tell us we need to do here, either a enumeration
       query, an activation or a deactivation.  */
    switch (command -> ux_slave_class_command_request)
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	681b      	ldr	r3, [r3, #0]
 8011b50:	3b01      	subs	r3, #1
 8011b52:	2b06      	cmp	r3, #6
 8011b54:	d836      	bhi.n	8011bc4 <_ux_device_class_cdc_acm_entry+0x80>
 8011b56:	a201      	add	r2, pc, #4	@ (adr r2, 8011b5c <_ux_device_class_cdc_acm_entry+0x18>)
 8011b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b5c:	08011b91 	.word	0x08011b91
 8011b60:	08011ba1 	.word	0x08011ba1
 8011b64:	08011bad 	.word	0x08011bad
 8011b68:	08011bb9 	.word	0x08011bb9
 8011b6c:	08011b79 	.word	0x08011b79
 8011b70:	08011bc5 	.word	0x08011bc5
 8011b74:	08011b85 	.word	0x08011b85
    {

    case UX_SLAVE_CLASS_COMMAND_INITIALIZE:

        /* Call the init function of the CDC ACM class.  */
        status =  _ux_device_class_cdc_acm_initialize(command);
 8011b78:	6878      	ldr	r0, [r7, #4]
 8011b7a:	f000 f829 	bl	8011bd0 <_ux_device_class_cdc_acm_initialize>
 8011b7e:	60f8      	str	r0, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 8011b80:	68fb      	ldr	r3, [r7, #12]
 8011b82:	e020      	b.n	8011bc6 <_ux_device_class_cdc_acm_entry+0x82>

    case UX_SLAVE_CLASS_COMMAND_UNINITIALIZE:

        /* Call the init function of the CDC ACM class.  */
        status =  _ux_device_class_cdc_acm_uninitialize(command);
 8011b84:	6878      	ldr	r0, [r7, #4]
 8011b86:	f000 f9df 	bl	8011f48 <_ux_device_class_cdc_acm_uninitialize>
 8011b8a:	60f8      	str	r0, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 8011b8c:	68fb      	ldr	r3, [r7, #12]
 8011b8e:	e01a      	b.n	8011bc6 <_ux_device_class_cdc_acm_entry+0x82>

    case UX_SLAVE_CLASS_COMMAND_QUERY:

        /* Check the CLASS definition in the interface descriptor. */
        if (command -> ux_slave_class_command_class == UX_SLAVE_CLASS_CDC_ACM_CLASS)
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	695b      	ldr	r3, [r3, #20]
 8011b94:	2b0a      	cmp	r3, #10
 8011b96:	d101      	bne.n	8011b9c <_ux_device_class_cdc_acm_entry+0x58>
            return(UX_SUCCESS);
 8011b98:	2300      	movs	r3, #0
 8011b9a:	e014      	b.n	8011bc6 <_ux_device_class_cdc_acm_entry+0x82>
        else
            return(UX_NO_CLASS_MATCH);
 8011b9c:	2357      	movs	r3, #87	@ 0x57
 8011b9e:	e012      	b.n	8011bc6 <_ux_device_class_cdc_acm_entry+0x82>
    case UX_SLAVE_CLASS_COMMAND_ACTIVATE:

        /* The activate command is used when the host has sent a SET_CONFIGURATION command
           and this interface has to be mounted. Both Bulk endpoints have to be mounted
           and the cdc_acm thread needs to be activated.  */
        status =  _ux_device_class_cdc_acm_activate(command);
 8011ba0:	6878      	ldr	r0, [r7, #4]
 8011ba2:	f7ff febe 	bl	8011922 <_ux_device_class_cdc_acm_activate>
 8011ba6:	60f8      	str	r0, [r7, #12]

        /* Return the completion status.  */
        return(status);
 8011ba8:	68fb      	ldr	r3, [r7, #12]
 8011baa:	e00c      	b.n	8011bc6 <_ux_device_class_cdc_acm_entry+0x82>

    case UX_SLAVE_CLASS_COMMAND_DEACTIVATE:

        /* The deactivate command is used when the device has been extracted.
           The device endpoints have to be dismounted and the cdc_acm thread canceled.  */
        status =  _ux_device_class_cdc_acm_deactivate(command);
 8011bac:	6878      	ldr	r0, [r7, #4]
 8011bae:	f7ff ff89 	bl	8011ac4 <_ux_device_class_cdc_acm_deactivate>
 8011bb2:	60f8      	str	r0, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 8011bb4:	68fb      	ldr	r3, [r7, #12]
 8011bb6:	e006      	b.n	8011bc6 <_ux_device_class_cdc_acm_entry+0x82>

    case UX_SLAVE_CLASS_COMMAND_REQUEST:

        /* The request command is used when the host sends a command on the control endpoint.  */
        status = _ux_device_class_cdc_acm_control_request(command);
 8011bb8:	6878      	ldr	r0, [r7, #4]
 8011bba:	f7ff fed3 	bl	8011964 <_ux_device_class_cdc_acm_control_request>
 8011bbe:	60f8      	str	r0, [r7, #12]

        /* Return the completion status.  */
        return(status);
 8011bc0:	68fb      	ldr	r3, [r7, #12]
 8011bc2:	e000      	b.n	8011bc6 <_ux_device_class_cdc_acm_entry+0x82>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return an error.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 8011bc4:	2354      	movs	r3, #84	@ 0x54
    }   
}
 8011bc6:	4618      	mov	r0, r3
 8011bc8:	3710      	adds	r7, #16
 8011bca:	46bd      	mov	sp, r7
 8011bcc:	bd80      	pop	{r7, pc}
 8011bce:	bf00      	nop

08011bd0 <_ux_device_class_cdc_acm_initialize>:
/*                                            endpoint buffer in classes, */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_initialize(UX_SLAVE_CLASS_COMMAND *command)
{
 8011bd0:	b580      	push	{r7, lr}
 8011bd2:	b086      	sub	sp, #24
 8011bd4:	af00      	add	r7, sp, #0
 8011bd6:	6078      	str	r0, [r7, #4]
#if !defined(UX_DEVICE_STANDALONE)
UINT                                    status;
#endif

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	6a1b      	ldr	r3, [r3, #32]
 8011bdc:	617b      	str	r3, [r7, #20]

    /* Create an instance of the device cdc_acm class.  */
    cdc_acm =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_CDC_ACM));
 8011bde:	2284      	movs	r2, #132	@ 0x84
 8011be0:	2100      	movs	r1, #0
 8011be2:	2000      	movs	r0, #0
 8011be4:	f7ff fae2 	bl	80111ac <_ux_utility_memory_allocate>
 8011be8:	6138      	str	r0, [r7, #16]

    /* Check for successful allocation.  */
    if (cdc_acm == UX_NULL)
 8011bea:	693b      	ldr	r3, [r7, #16]
 8011bec:	2b00      	cmp	r3, #0
 8011bee:	d101      	bne.n	8011bf4 <_ux_device_class_cdc_acm_initialize+0x24>
        return(UX_MEMORY_INSUFFICIENT);
 8011bf0:	2312      	movs	r3, #18
 8011bf2:	e045      	b.n	8011c80 <_ux_device_class_cdc_acm_initialize+0xb0>

    /* Save the address of the CDC instance inside the CDC container.  */
    class_ptr -> ux_slave_class_instance = (VOID *) cdc_acm;
 8011bf4:	697b      	ldr	r3, [r7, #20]
 8011bf6:	693a      	ldr	r2, [r7, #16]
 8011bf8:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Get the pointer to the application parameters for the cdc_acm class.  */
    cdc_acm_parameter =  command -> ux_slave_class_command_parameter;
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011bfe:	60fb      	str	r3, [r7, #12]

    /* Store the start and stop signals if needed by the application.  */
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate = cdc_acm_parameter -> ux_slave_class_cdc_acm_instance_activate;
 8011c00:	68fb      	ldr	r3, [r7, #12]
 8011c02:	681a      	ldr	r2, [r3, #0]
 8011c04:	693b      	ldr	r3, [r7, #16]
 8011c06:	605a      	str	r2, [r3, #4]
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate = cdc_acm_parameter -> ux_slave_class_cdc_acm_instance_deactivate;
 8011c08:	68fb      	ldr	r3, [r7, #12]
 8011c0a:	685a      	ldr	r2, [r3, #4]
 8011c0c:	693b      	ldr	r3, [r7, #16]
 8011c0e:	609a      	str	r2, [r3, #8]
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change = cdc_acm_parameter -> ux_slave_class_cdc_acm_parameter_change;
 8011c10:	68fb      	ldr	r3, [r7, #12]
 8011c12:	689a      	ldr	r2, [r3, #8]
 8011c14:	693b      	ldr	r3, [r7, #16]
 8011c16:	60da      	str	r2, [r3, #12]
#endif

#if !defined(UX_DEVICE_STANDALONE)

    /* Create the Mutex for each endpoint as multiple threads cannot access each pipe at the same time.  */
    status =  _ux_utility_mutex_create(&cdc_acm -> ux_slave_class_cdc_acm_endpoint_in_mutex, "ux_slave_class_cdc_acm_in_mutex");
 8011c18:	693b      	ldr	r3, [r7, #16]
 8011c1a:	3310      	adds	r3, #16
 8011c1c:	491a      	ldr	r1, [pc, #104]	@ (8011c88 <_ux_device_class_cdc_acm_initialize+0xb8>)
 8011c1e:	4618      	mov	r0, r3
 8011c20:	f7ff fd86 	bl	8011730 <_ux_utility_mutex_create>
 8011c24:	60b8      	str	r0, [r7, #8]

    /* Check Mutex creation error.  */
    if(status != UX_SUCCESS)
 8011c26:	68bb      	ldr	r3, [r7, #8]
 8011c28:	2b00      	cmp	r3, #0
 8011c2a:	d004      	beq.n	8011c36 <_ux_device_class_cdc_acm_initialize+0x66>

        /* Free the resources.  */
#if defined(UX_DEVICE_CLASS_CDC_ACM_OWN_ENDPOINT_BUFFER)
        _ux_utility_memory_free(cdc_acm -> ux_device_class_cdc_acm_endpoint_buffer);
#endif
        _ux_utility_memory_free(cdc_acm);
 8011c2c:	6938      	ldr	r0, [r7, #16]
 8011c2e:	f7ff fce1 	bl	80115f4 <_ux_utility_memory_free>
        
        /* Return fatal error.  */
        return(UX_MUTEX_ERROR);
 8011c32:	2317      	movs	r3, #23
 8011c34:	e024      	b.n	8011c80 <_ux_device_class_cdc_acm_initialize+0xb0>
    }        

    /* Out Mutex. */
    status =  _ux_utility_mutex_create(&cdc_acm -> ux_slave_class_cdc_acm_endpoint_out_mutex, "ux_slave_class_cdc_acm_out_mutex");
 8011c36:	693b      	ldr	r3, [r7, #16]
 8011c38:	3344      	adds	r3, #68	@ 0x44
 8011c3a:	4914      	ldr	r1, [pc, #80]	@ (8011c8c <_ux_device_class_cdc_acm_initialize+0xbc>)
 8011c3c:	4618      	mov	r0, r3
 8011c3e:	f7ff fd77 	bl	8011730 <_ux_utility_mutex_create>
 8011c42:	60b8      	str	r0, [r7, #8]

    /* Check Mutex creation error.  */
    if(status != UX_SUCCESS)
 8011c44:	68bb      	ldr	r3, [r7, #8]
 8011c46:	2b00      	cmp	r3, #0
 8011c48:	d009      	beq.n	8011c5e <_ux_device_class_cdc_acm_initialize+0x8e>
    {

        /* Delete the endpoint IN mutex.  */
        _ux_device_mutex_delete(&cdc_acm -> ux_slave_class_cdc_acm_endpoint_in_mutex);
 8011c4a:	693b      	ldr	r3, [r7, #16]
 8011c4c:	3310      	adds	r3, #16
 8011c4e:	4618      	mov	r0, r3
 8011c50:	f7ff fd87 	bl	8011762 <_ux_utility_mutex_delete>

        /* Free the resources.  */
#if defined(UX_DEVICE_CLASS_CDC_ACM_OWN_ENDPOINT_BUFFER)
        _ux_utility_memory_free(cdc_acm -> ux_device_class_cdc_acm_endpoint_buffer);
#endif
        _ux_utility_memory_free(cdc_acm);
 8011c54:	6938      	ldr	r0, [r7, #16]
 8011c56:	f7ff fccd 	bl	80115f4 <_ux_utility_memory_free>
        
        /* Return fatal error.  */
        return(UX_MUTEX_ERROR);
 8011c5a:	2317      	movs	r3, #23
 8011c5c:	e010      	b.n	8011c80 <_ux_device_class_cdc_acm_initialize+0xb0>
    }        

#endif

    /* Update the line coding fields with default values.  */
    cdc_acm -> ux_slave_class_cdc_acm_baudrate  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE;
 8011c5e:	693b      	ldr	r3, [r7, #16]
 8011c60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8011c64:	679a      	str	r2, [r3, #120]	@ 0x78
    cdc_acm -> ux_slave_class_cdc_acm_stop_bit  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT;
 8011c66:	693b      	ldr	r3, [r7, #16]
 8011c68:	2201      	movs	r2, #1
 8011c6a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    cdc_acm -> ux_slave_class_cdc_acm_parity    =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY;
 8011c6e:	693b      	ldr	r3, [r7, #16]
 8011c70:	2200      	movs	r2, #0
 8011c72:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    cdc_acm -> ux_slave_class_cdc_acm_data_bit  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT;
 8011c76:	693b      	ldr	r3, [r7, #16]
 8011c78:	2208      	movs	r2, #8
 8011c7a:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e

#endif
#endif

    /* Return completion status.  */
    return(UX_SUCCESS);
 8011c7e:	2300      	movs	r3, #0
}
 8011c80:	4618      	mov	r0, r3
 8011c82:	3718      	adds	r7, #24
 8011c84:	46bd      	mov	sp, r7
 8011c86:	bd80      	pop	{r7, pc}
 8011c88:	08013dc0 	.word	0x08013dc0
 8011c8c:	08013de0 	.word	0x08013de0

08011c90 <_ux_device_class_cdc_acm_ioctl>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_class_cdc_acm_ioctl(UX_SLAVE_CLASS_CDC_ACM *cdc_acm, ULONG ioctl_function,
                                    VOID *parameter)
{
 8011c90:	b580      	push	{r7, lr}
 8011c92:	b08a      	sub	sp, #40	@ 0x28
 8011c94:	af00      	add	r7, sp, #0
 8011c96:	60f8      	str	r0, [r7, #12]
 8011c98:	60b9      	str	r1, [r7, #8]
 8011c9a:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT                                   *endpoint;
UX_SLAVE_INTERFACE                                  *interface_ptr;
UX_SLAVE_TRANSFER                                   *transfer_request;

    /* Let's be optimist ! */
    status = UX_SUCCESS;
 8011c9c:	2300      	movs	r3, #0
 8011c9e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* The command request will tell us what we need to do here.  */
    switch (ioctl_function)
 8011ca0:	68bb      	ldr	r3, [r7, #8]
 8011ca2:	3b01      	subs	r3, #1
 8011ca4:	2b08      	cmp	r3, #8
 8011ca6:	f200 80ae 	bhi.w	8011e06 <_ux_device_class_cdc_acm_ioctl+0x176>
 8011caa:	a201      	add	r2, pc, #4	@ (adr r2, 8011cb0 <_ux_device_class_cdc_acm_ioctl+0x20>)
 8011cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011cb0:	08011cd5 	.word	0x08011cd5
 8011cb4:	08011d01 	.word	0x08011d01
 8011cb8:	08011d2d 	.word	0x08011d2d
 8011cbc:	08011d61 	.word	0x08011d61
 8011cc0:	08011d47 	.word	0x08011d47
 8011cc4:	08011e07 	.word	0x08011e07
 8011cc8:	08011e07 	.word	0x08011e07
 8011ccc:	08011dc1 	.word	0x08011dc1
 8011cd0:	08011dc1 	.word	0x08011dc1
    {

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_LINE_CODING:
    
            /* Properly cast the parameter pointer.  */
            line_coding = (UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARAMETER *) parameter;
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	613b      	str	r3, [r7, #16]
    
            /* Save the parameters in the cdc_acm function.  */
            cdc_acm -> ux_slave_class_cdc_acm_baudrate  =  line_coding -> ux_slave_class_cdc_acm_parameter_baudrate;
 8011cd8:	693b      	ldr	r3, [r7, #16]
 8011cda:	681a      	ldr	r2, [r3, #0]
 8011cdc:	68fb      	ldr	r3, [r7, #12]
 8011cde:	679a      	str	r2, [r3, #120]	@ 0x78
            cdc_acm -> ux_slave_class_cdc_acm_stop_bit  =  line_coding -> ux_slave_class_cdc_acm_parameter_stop_bit;
 8011ce0:	693b      	ldr	r3, [r7, #16]
 8011ce2:	791a      	ldrb	r2, [r3, #4]
 8011ce4:	68fb      	ldr	r3, [r7, #12]
 8011ce6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
            cdc_acm -> ux_slave_class_cdc_acm_parity    =  line_coding -> ux_slave_class_cdc_acm_parameter_parity;
 8011cea:	693b      	ldr	r3, [r7, #16]
 8011cec:	795a      	ldrb	r2, [r3, #5]
 8011cee:	68fb      	ldr	r3, [r7, #12]
 8011cf0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
            cdc_acm -> ux_slave_class_cdc_acm_data_bit  =  line_coding -> ux_slave_class_cdc_acm_parameter_data_bit;
 8011cf4:	693b      	ldr	r3, [r7, #16]
 8011cf6:	799a      	ldrb	r2, [r3, #6]
 8011cf8:	68fb      	ldr	r3, [r7, #12]
 8011cfa:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
            
            break;
 8011cfe:	e08b      	b.n	8011e18 <_ux_device_class_cdc_acm_ioctl+0x188>
            
        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_GET_LINE_CODING:
    
            /* Properly cast the parameter pointer.  */
            line_coding = (UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARAMETER *) parameter;
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	613b      	str	r3, [r7, #16]
    
            /* Save the parameters in the cdc_acm function.  */
            line_coding -> ux_slave_class_cdc_acm_parameter_baudrate = cdc_acm -> ux_slave_class_cdc_acm_baudrate;
 8011d04:	68fb      	ldr	r3, [r7, #12]
 8011d06:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8011d08:	693b      	ldr	r3, [r7, #16]
 8011d0a:	601a      	str	r2, [r3, #0]
            line_coding -> ux_slave_class_cdc_acm_parameter_stop_bit = cdc_acm -> ux_slave_class_cdc_acm_stop_bit;
 8011d0c:	68fb      	ldr	r3, [r7, #12]
 8011d0e:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 8011d12:	693b      	ldr	r3, [r7, #16]
 8011d14:	711a      	strb	r2, [r3, #4]
            line_coding -> ux_slave_class_cdc_acm_parameter_parity   = cdc_acm -> ux_slave_class_cdc_acm_parity;
 8011d16:	68fb      	ldr	r3, [r7, #12]
 8011d18:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8011d1c:	693b      	ldr	r3, [r7, #16]
 8011d1e:	715a      	strb	r2, [r3, #5]
            line_coding -> ux_slave_class_cdc_acm_parameter_data_bit = cdc_acm -> ux_slave_class_cdc_acm_data_bit;
 8011d20:	68fb      	ldr	r3, [r7, #12]
 8011d22:	f893 207e 	ldrb.w	r2, [r3, #126]	@ 0x7e
 8011d26:	693b      	ldr	r3, [r7, #16]
 8011d28:	719a      	strb	r2, [r3, #6]
            
            break;
 8011d2a:	e075      	b.n	8011e18 <_ux_device_class_cdc_acm_ioctl+0x188>
            

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_GET_LINE_STATE:
        
            /* Properly cast the parameter pointer.  */
            line_state = (UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_PARAMETER *) parameter;
 8011d2c:	687b      	ldr	r3, [r7, #4]
 8011d2e:	617b      	str	r3, [r7, #20]
    
            /* Return the DTR/RTS signals.  */
            line_state -> ux_slave_class_cdc_acm_parameter_rts = cdc_acm -> ux_slave_class_cdc_acm_data_rts_state;
 8011d30:	68fb      	ldr	r3, [r7, #12]
 8011d32:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 8011d36:	697b      	ldr	r3, [r7, #20]
 8011d38:	701a      	strb	r2, [r3, #0]
            line_state -> ux_slave_class_cdc_acm_parameter_dtr = cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state;
 8011d3a:	68fb      	ldr	r3, [r7, #12]
 8011d3c:	f893 207f 	ldrb.w	r2, [r3, #127]	@ 0x7f
 8011d40:	697b      	ldr	r3, [r7, #20]
 8011d42:	705a      	strb	r2, [r3, #1]
            
            break;
 8011d44:	e068      	b.n	8011e18 <_ux_device_class_cdc_acm_ioctl+0x188>
            
        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_LINE_STATE:
        
            /* Properly cast the parameter pointer.  */
            line_state = (UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_PARAMETER *) parameter;
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	617b      	str	r3, [r7, #20]
    
            /* Set the DTR/RTS signals.  */
            cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = line_state -> ux_slave_class_cdc_acm_parameter_rts;
 8011d4a:	697b      	ldr	r3, [r7, #20]
 8011d4c:	781a      	ldrb	r2, [r3, #0]
 8011d4e:	68fb      	ldr	r3, [r7, #12]
 8011d50:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
            cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = line_state -> ux_slave_class_cdc_acm_parameter_dtr;
 8011d54:	697b      	ldr	r3, [r7, #20]
 8011d56:	785a      	ldrb	r2, [r3, #1]
 8011d58:	68fb      	ldr	r3, [r7, #12]
 8011d5a:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
            
            break;
 8011d5e:	e05b      	b.n	8011e18 <_ux_device_class_cdc_acm_ioctl+0x188>
            

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_ABORT_PIPE:

            /* Get the interface from the instance.  */
            interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 8011d60:	68fb      	ldr	r3, [r7, #12]
 8011d62:	681b      	ldr	r3, [r3, #0]
 8011d64:	61fb      	str	r3, [r7, #28]
    
            /* Locate the endpoints.  */
            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 8011d66:	69fb      	ldr	r3, [r7, #28]
 8011d68:	69db      	ldr	r3, [r3, #28]
 8011d6a:	623b      	str	r3, [r7, #32]
            
            /* What direction ?  */
            switch( (ULONG) (ALIGN_TYPE) parameter)
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	2b01      	cmp	r3, #1
 8011d70:	d002      	beq.n	8011d78 <_ux_device_class_cdc_acm_ioctl+0xe8>
 8011d72:	2b02      	cmp	r3, #2
 8011d74:	d009      	beq.n	8011d8a <_ux_device_class_cdc_acm_ioctl+0xfa>
 8011d76:	e011      	b.n	8011d9c <_ux_device_class_cdc_acm_ioctl+0x10c>
            {
                case UX_SLAVE_CLASS_CDC_ACM_ENDPOINT_XMIT : 
    
                /* Check the endpoint direction, if IN we have the correct endpoint.  */
                if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 8011d78:	6a3b      	ldr	r3, [r7, #32]
 8011d7a:	7b9b      	ldrb	r3, [r3, #14]
 8011d7c:	b25b      	sxtb	r3, r3
 8011d7e:	2b00      	cmp	r3, #0
 8011d80:	db0f      	blt.n	8011da2 <_ux_device_class_cdc_acm_ioctl+0x112>
                {

                    /* So the next endpoint has to be the XMIT endpoint.  */
                    endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 8011d82:	6a3b      	ldr	r3, [r7, #32]
 8011d84:	695b      	ldr	r3, [r3, #20]
 8011d86:	623b      	str	r3, [r7, #32]
                }
                break;
 8011d88:	e00b      	b.n	8011da2 <_ux_device_class_cdc_acm_ioctl+0x112>
                
                case UX_SLAVE_CLASS_CDC_ACM_ENDPOINT_RCV : 
    
                /* Check the endpoint direction, if OUT we have the correct endpoint.  */
                if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_OUT)
 8011d8a:	6a3b      	ldr	r3, [r7, #32]
 8011d8c:	7b9b      	ldrb	r3, [r3, #14]
 8011d8e:	b25b      	sxtb	r3, r3
 8011d90:	2b00      	cmp	r3, #0
 8011d92:	da08      	bge.n	8011da6 <_ux_device_class_cdc_acm_ioctl+0x116>
                {

                    /* So the next endpoint has to be the RCV endpoint.  */
                    endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 8011d94:	6a3b      	ldr	r3, [r7, #32]
 8011d96:	695b      	ldr	r3, [r3, #20]
 8011d98:	623b      	str	r3, [r7, #32]
                }
                break;
 8011d9a:	e004      	b.n	8011da6 <_ux_device_class_cdc_acm_ioctl+0x116>


                default :
                
                /* Parameter not supported. Return an error.  */
                status =  UX_ENDPOINT_HANDLE_UNKNOWN;
 8011d9c:	2353      	movs	r3, #83	@ 0x53
 8011d9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8011da0:	e002      	b.n	8011da8 <_ux_device_class_cdc_acm_ioctl+0x118>
                break;
 8011da2:	bf00      	nop
 8011da4:	e000      	b.n	8011da8 <_ux_device_class_cdc_acm_ioctl+0x118>
                break;
 8011da6:	bf00      	nop
            }

            /* Get the transfer request associated with the endpoint.  */
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8011da8:	6a3b      	ldr	r3, [r7, #32]
 8011daa:	3320      	adds	r3, #32
 8011dac:	61bb      	str	r3, [r7, #24]
            else
                cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
#else

            /* Check the status of the transfer. */ 
            if (transfer_request -> ux_slave_transfer_request_status ==  UX_TRANSFER_STATUS_PENDING)
 8011dae:	69bb      	ldr	r3, [r7, #24]
 8011db0:	681b      	ldr	r3, [r3, #0]
 8011db2:	2b01      	cmp	r3, #1
 8011db4:	d12f      	bne.n	8011e16 <_ux_device_class_cdc_acm_ioctl+0x186>
            {

                /* Abort the transfer.  */
            _ux_device_stack_transfer_abort(transfer_request, UX_ABORTED);
 8011db6:	21f9      	movs	r1, #249	@ 0xf9
 8011db8:	69b8      	ldr	r0, [r7, #24]
 8011dba:	f7fe ff89 	bl	8010cd0 <_ux_device_stack_transfer_abort>

            }
#endif
            break;
 8011dbe:	e02a      	b.n	8011e16 <_ux_device_class_cdc_acm_ioctl+0x186>

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_READ_TIMEOUT:
        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_WRITE_TIMEOUT:

            /* Get the interface from the instance.  */
            interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 8011dc0:	68fb      	ldr	r3, [r7, #12]
 8011dc2:	681b      	ldr	r3, [r3, #0]
 8011dc4:	61fb      	str	r3, [r7, #28]

            /* Locate the endpoints.  */
            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 8011dc6:	69fb      	ldr	r3, [r7, #28]
 8011dc8:	69db      	ldr	r3, [r3, #28]
 8011dca:	623b      	str	r3, [r7, #32]

            /* If it's reading timeout but endpoint is OUT, it should be the next one.  */
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) !=
 8011dcc:	6a3b      	ldr	r3, [r7, #32]
 8011dce:	7b9b      	ldrb	r3, [r3, #14]
 8011dd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
                (ULONG)((ioctl_function == UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_READ_TIMEOUT) ? UX_ENDPOINT_OUT : UX_ENDPOINT_IN))
 8011dd4:	68ba      	ldr	r2, [r7, #8]
 8011dd6:	2a08      	cmp	r2, #8
 8011dd8:	d101      	bne.n	8011dde <_ux_device_class_cdc_acm_ioctl+0x14e>
 8011dda:	2200      	movs	r2, #0
 8011ddc:	e000      	b.n	8011de0 <_ux_device_class_cdc_acm_ioctl+0x150>
 8011dde:	2280      	movs	r2, #128	@ 0x80
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) !=
 8011de0:	429a      	cmp	r2, r3
 8011de2:	d002      	beq.n	8011dea <_ux_device_class_cdc_acm_ioctl+0x15a>
                endpoint = endpoint -> ux_slave_endpoint_next_endpoint;
 8011de4:	6a3b      	ldr	r3, [r7, #32]
 8011de6:	695b      	ldr	r3, [r3, #20]
 8011de8:	623b      	str	r3, [r7, #32]

            /* Get the transfer request associated with the endpoint.  */
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8011dea:	6a3b      	ldr	r3, [r7, #32]
 8011dec:	3320      	adds	r3, #32
 8011dee:	61bb      	str	r3, [r7, #24]

            /* Check the status of the transfer.  */ 
            if (transfer_request -> ux_slave_transfer_request_status ==  UX_TRANSFER_STATUS_PENDING)
 8011df0:	69bb      	ldr	r3, [r7, #24]
 8011df2:	681b      	ldr	r3, [r3, #0]
 8011df4:	2b01      	cmp	r3, #1
 8011df6:	d102      	bne.n	8011dfe <_ux_device_class_cdc_acm_ioctl+0x16e>
                status = UX_ERROR;
 8011df8:	23ff      	movs	r3, #255	@ 0xff
 8011dfa:	627b      	str	r3, [r7, #36]	@ 0x24
            else
                transfer_request -> ux_slave_transfer_request_timeout = (ULONG) (ALIGN_TYPE) parameter;

            break;
 8011dfc:	e00c      	b.n	8011e18 <_ux_device_class_cdc_acm_ioctl+0x188>
                transfer_request -> ux_slave_transfer_request_timeout = (ULONG) (ALIGN_TYPE) parameter;
 8011dfe:	687a      	ldr	r2, [r7, #4]
 8011e00:	69bb      	ldr	r3, [r7, #24]
 8011e02:	64da      	str	r2, [r3, #76]	@ 0x4c
            break;
 8011e04:	e008      	b.n	8011e18 <_ux_device_class_cdc_acm_ioctl+0x188>
#endif

        default: 

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_FUNCTION_NOT_SUPPORTED);
 8011e06:	2254      	movs	r2, #84	@ 0x54
 8011e08:	2107      	movs	r1, #7
 8011e0a:	2002      	movs	r0, #2
 8011e0c:	f7ff f836 	bl	8010e7c <_ux_system_error_handler>
    
            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
            /* Function not supported. Return an error.  */
            status =  UX_FUNCTION_NOT_SUPPORTED;
 8011e10:	2354      	movs	r3, #84	@ 0x54
 8011e12:	627b      	str	r3, [r7, #36]	@ 0x24
 8011e14:	e000      	b.n	8011e18 <_ux_device_class_cdc_acm_ioctl+0x188>
            break;
 8011e16:	bf00      	nop
    }

    /* Return status to caller.  */
    return(status);
 8011e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

}
 8011e1a:	4618      	mov	r0, r3
 8011e1c:	3728      	adds	r7, #40	@ 0x28
 8011e1e:	46bd      	mov	sp, r7
 8011e20:	bd80      	pop	{r7, pc}
 8011e22:	bf00      	nop

08011e24 <_ux_device_class_cdc_acm_read>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_class_cdc_acm_read(UX_SLAVE_CLASS_CDC_ACM *cdc_acm, UCHAR *buffer, 
                                ULONG requested_length, ULONG *actual_length)
{
 8011e24:	b580      	push	{r7, lr}
 8011e26:	b08a      	sub	sp, #40	@ 0x28
 8011e28:	af00      	add	r7, sp, #0
 8011e2a:	60f8      	str	r0, [r7, #12]
 8011e2c:	60b9      	str	r1, [r7, #8]
 8011e2e:	607a      	str	r2, [r7, #4]
 8011e30:	603b      	str	r3, [r7, #0]

UX_SLAVE_ENDPOINT           *endpoint;
UX_SLAVE_DEVICE             *device;
UX_SLAVE_INTERFACE          *interface_ptr;
UX_SLAVE_TRANSFER           *transfer_request;
UINT                        status= UX_SUCCESS;
 8011e32:	2300      	movs	r3, #0
 8011e34:	623b      	str	r3, [r7, #32]
        /* Not allowed. */
        return(UX_ERROR);
#endif

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8011e36:	4b43      	ldr	r3, [pc, #268]	@ (8011f44 <_ux_device_class_cdc_acm_read+0x120>)
 8011e38:	681b      	ldr	r3, [r3, #0]
 8011e3a:	3320      	adds	r3, #32
 8011e3c:	61bb      	str	r3, [r7, #24]
    
    /* As long as the device is in the CONFIGURED state.  */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 8011e3e:	69bb      	ldr	r3, [r7, #24]
 8011e40:	681b      	ldr	r3, [r3, #0]
 8011e42:	2b03      	cmp	r3, #3
 8011e44:	d006      	beq.n	8011e54 <_ux_device_class_cdc_acm_read+0x30>
    {        

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONFIGURATION_HANDLE_UNKNOWN);
 8011e46:	2251      	movs	r2, #81	@ 0x51
 8011e48:	2107      	movs	r1, #7
 8011e4a:	2002      	movs	r0, #2
 8011e4c:	f7ff f816 	bl	8010e7c <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, device, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
        /* Cannot proceed with command, the interface is down.  */
        return(UX_CONFIGURATION_HANDLE_UNKNOWN);
 8011e50:	2351      	movs	r3, #81	@ 0x51
 8011e52:	e073      	b.n	8011f3c <_ux_device_class_cdc_acm_read+0x118>
    }
    
    /* This is the first time we are activated. We need the interface to the class.  */
    interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 8011e54:	68fb      	ldr	r3, [r7, #12]
 8011e56:	681b      	ldr	r3, [r3, #0]
 8011e58:	617b      	str	r3, [r7, #20]
    
    /* Locate the endpoints.  */
    endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 8011e5a:	697b      	ldr	r3, [r7, #20]
 8011e5c:	69db      	ldr	r3, [r3, #28]
 8011e5e:	627b      	str	r3, [r7, #36]	@ 0x24
    
    /* Check the endpoint direction, if OUT we have the correct endpoint.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_OUT)
 8011e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e62:	7b9b      	ldrb	r3, [r3, #14]
 8011e64:	b25b      	sxtb	r3, r3
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	da02      	bge.n	8011e70 <_ux_device_class_cdc_acm_read+0x4c>
    {

        /* So the next endpoint has to be the OUT endpoint.  */
        endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 8011e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e6c:	695b      	ldr	r3, [r3, #20]
 8011e6e:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Protect this thread.  */
    _ux_device_mutex_on(&cdc_acm -> ux_slave_class_cdc_acm_endpoint_out_mutex);
 8011e70:	68fb      	ldr	r3, [r7, #12]
 8011e72:	3344      	adds	r3, #68	@ 0x44
 8011e74:	4618      	mov	r0, r3
 8011e76:	f7ff fc8c 	bl	8011792 <_ux_utility_mutex_on>

    /* All CDC readings are on the endpoint OUT, from the host.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8011e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e7c:	3320      	adds	r3, #32
 8011e7e:	613b      	str	r3, [r7, #16]
    }

#else

    /* Reset the actual length.  */
    *actual_length =  0;
 8011e80:	683b      	ldr	r3, [r7, #0]
 8011e82:	2200      	movs	r2, #0
 8011e84:	601a      	str	r2, [r3, #0]

    /* Check if we need more transactions.  */
    while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED && requested_length != 0)
 8011e86:	e041      	b.n	8011f0c <_ux_device_class_cdc_acm_read+0xe8>
    { 
        
        /* Check if we have enough in the local buffer.  */
        if (requested_length > endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 8011e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e8a:	8a1b      	ldrh	r3, [r3, #16]
 8011e8c:	461a      	mov	r2, r3
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	4293      	cmp	r3, r2
 8011e92:	d903      	bls.n	8011e9c <_ux_device_class_cdc_acm_read+0x78>
    
            /* We have too much to transfer.  */
            local_requested_length = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 8011e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e96:	8a1b      	ldrh	r3, [r3, #16]
 8011e98:	61fb      	str	r3, [r7, #28]
 8011e9a:	e001      	b.n	8011ea0 <_ux_device_class_cdc_acm_read+0x7c>
            
        else
        
            /* We can proceed with the demanded length.  */
            local_requested_length = requested_length;
 8011e9c:	687b      	ldr	r3, [r7, #4]
 8011e9e:	61fb      	str	r3, [r7, #28]
        
        /* Send the request to the device controller.  */
        status =  _ux_device_stack_transfer_request(transfer_request, local_requested_length, local_requested_length);
 8011ea0:	69fa      	ldr	r2, [r7, #28]
 8011ea2:	69f9      	ldr	r1, [r7, #28]
 8011ea4:	6938      	ldr	r0, [r7, #16]
 8011ea6:	f7fe ff5f 	bl	8010d68 <_ux_device_stack_transfer_request>
 8011eaa:	6238      	str	r0, [r7, #32]
        
        /* Check the status */    
        if (status == UX_SUCCESS)
 8011eac:	6a3b      	ldr	r3, [r7, #32]
 8011eae:	2b00      	cmp	r3, #0
 8011eb0:	d125      	bne.n	8011efe <_ux_device_class_cdc_acm_read+0xda>
        {

            /* We need to copy the buffer locally.  */
            _ux_utility_memory_copy(buffer, transfer_request -> ux_slave_transfer_request_data_pointer,
 8011eb2:	693b      	ldr	r3, [r7, #16]
 8011eb4:	68d9      	ldr	r1, [r3, #12]
 8011eb6:	693b      	ldr	r3, [r7, #16]
 8011eb8:	699b      	ldr	r3, [r3, #24]
 8011eba:	461a      	mov	r2, r3
 8011ebc:	68b8      	ldr	r0, [r7, #8]
 8011ebe:	f7ff fb7b 	bl	80115b8 <_ux_utility_memory_copy>
                            transfer_request -> ux_slave_transfer_request_actual_length); /* Use case of memcpy is verified. */
    
            /* Next buffer address.  */
            buffer += transfer_request -> ux_slave_transfer_request_actual_length;
 8011ec2:	693b      	ldr	r3, [r7, #16]
 8011ec4:	699b      	ldr	r3, [r3, #24]
 8011ec6:	68ba      	ldr	r2, [r7, #8]
 8011ec8:	4413      	add	r3, r2
 8011eca:	60bb      	str	r3, [r7, #8]
    
            /* Set the length actually received. */
            *actual_length += transfer_request -> ux_slave_transfer_request_actual_length; 
 8011ecc:	683b      	ldr	r3, [r7, #0]
 8011ece:	681a      	ldr	r2, [r3, #0]
 8011ed0:	693b      	ldr	r3, [r7, #16]
 8011ed2:	699b      	ldr	r3, [r3, #24]
 8011ed4:	441a      	add	r2, r3
 8011ed6:	683b      	ldr	r3, [r7, #0]
 8011ed8:	601a      	str	r2, [r3, #0]
    
            /* Decrement what left has to be done.  */
            requested_length -= transfer_request -> ux_slave_transfer_request_actual_length;
 8011eda:	693b      	ldr	r3, [r7, #16]
 8011edc:	699b      	ldr	r3, [r3, #24]
 8011ede:	687a      	ldr	r2, [r7, #4]
 8011ee0:	1ad3      	subs	r3, r2, r3
 8011ee2:	607b      	str	r3, [r7, #4]


            /* Is this a short packet or a ZLP indicating we are done with this transfer ?  */
            if (transfer_request -> ux_slave_transfer_request_actual_length < endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 8011ee4:	693b      	ldr	r3, [r7, #16]
 8011ee6:	699b      	ldr	r3, [r3, #24]
 8011ee8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011eea:	8a12      	ldrh	r2, [r2, #16]
 8011eec:	4293      	cmp	r3, r2
 8011eee:	d20d      	bcs.n	8011f0c <_ux_device_class_cdc_acm_read+0xe8>
            {            

                /* We are done.  */
                /* Free Mutex resource.  */
                _ux_device_mutex_off(&cdc_acm -> ux_slave_class_cdc_acm_endpoint_out_mutex);
 8011ef0:	68fb      	ldr	r3, [r7, #12]
 8011ef2:	3344      	adds	r3, #68	@ 0x44
 8011ef4:	4618      	mov	r0, r3
 8011ef6:	f7ff fc41 	bl	801177c <_ux_utility_mutex_off>
    
                /* Return with success.  */
                return(UX_SUCCESS);
 8011efa:	2300      	movs	r3, #0
 8011efc:	e01e      	b.n	8011f3c <_ux_device_class_cdc_acm_read+0x118>
        }
        else
        {
            
            /* Free Mutex resource.  */
            _ux_device_mutex_off(&cdc_acm -> ux_slave_class_cdc_acm_endpoint_out_mutex);
 8011efe:	68fb      	ldr	r3, [r7, #12]
 8011f00:	3344      	adds	r3, #68	@ 0x44
 8011f02:	4618      	mov	r0, r3
 8011f04:	f7ff fc3a 	bl	801177c <_ux_utility_mutex_off>
    
            /* We got an error.  */
            return(status);
 8011f08:	6a3b      	ldr	r3, [r7, #32]
 8011f0a:	e017      	b.n	8011f3c <_ux_device_class_cdc_acm_read+0x118>
    while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED && requested_length != 0)
 8011f0c:	69bb      	ldr	r3, [r7, #24]
 8011f0e:	681b      	ldr	r3, [r3, #0]
 8011f10:	2b03      	cmp	r3, #3
 8011f12:	d102      	bne.n	8011f1a <_ux_device_class_cdc_acm_read+0xf6>
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d1b6      	bne.n	8011e88 <_ux_device_class_cdc_acm_read+0x64>
    }

#endif

    /* Free Mutex resource.  */
    _ux_device_mutex_off(&cdc_acm -> ux_slave_class_cdc_acm_endpoint_out_mutex);
 8011f1a:	68fb      	ldr	r3, [r7, #12]
 8011f1c:	3344      	adds	r3, #68	@ 0x44
 8011f1e:	4618      	mov	r0, r3
 8011f20:	f7ff fc2c 	bl	801177c <_ux_utility_mutex_off>

    /* Check why we got here, either completion or device was extracted.  */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 8011f24:	69bb      	ldr	r3, [r7, #24]
 8011f26:	681b      	ldr	r3, [r3, #0]
 8011f28:	2b03      	cmp	r3, #3
 8011f2a:	d006      	beq.n	8011f3a <_ux_device_class_cdc_acm_read+0x116>
    {        

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_TRANSFER_NO_ANSWER);
 8011f2c:	2222      	movs	r2, #34	@ 0x22
 8011f2e:	2107      	movs	r1, #7
 8011f30:	2002      	movs	r0, #2
 8011f32:	f7fe ffa3 	bl	8010e7c <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_NO_ANSWER, transfer_request, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Device must have been extracted.  */
        return (UX_TRANSFER_NO_ANSWER);
 8011f36:	2322      	movs	r3, #34	@ 0x22
 8011f38:	e000      	b.n	8011f3c <_ux_device_class_cdc_acm_read+0x118>
    }
    else
    
        /* Simply return the last transaction result.  */
        return(status);        
 8011f3a:	6a3b      	ldr	r3, [r7, #32]
}
 8011f3c:	4618      	mov	r0, r3
 8011f3e:	3728      	adds	r7, #40	@ 0x28
 8011f40:	46bd      	mov	sp, r7
 8011f42:	bd80      	pop	{r7, pc}
 8011f44:	20003af8 	.word	0x20003af8

08011f48 <_ux_device_class_cdc_acm_uninitialize>:
/*                                            endpoint buffer in classes, */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_uninitialize(UX_SLAVE_CLASS_COMMAND *command)
{
 8011f48:	b580      	push	{r7, lr}
 8011f4a:	b084      	sub	sp, #16
 8011f4c:	af00      	add	r7, sp, #0
 8011f4e:	6078      	str	r0, [r7, #4]
                                          
UX_SLAVE_CLASS_CDC_ACM      *cdc_acm;
UX_SLAVE_CLASS              *class_ptr;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 8011f50:	687b      	ldr	r3, [r7, #4]
 8011f52:	6a1b      	ldr	r3, [r3, #32]
 8011f54:	60fb      	str	r3, [r7, #12]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 8011f56:	68fb      	ldr	r3, [r7, #12]
 8011f58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011f5a:	60bb      	str	r3, [r7, #8]

    /* Sanity check.  */
    if (cdc_acm != UX_NULL)
 8011f5c:	68bb      	ldr	r3, [r7, #8]
 8011f5e:	2b00      	cmp	r3, #0
 8011f60:	d00c      	beq.n	8011f7c <_ux_device_class_cdc_acm_uninitialize+0x34>
    {

#if !defined(UX_DEVICE_STANDALONE)

        /* Delete the IN endpoint mutex.  */
        _ux_device_mutex_delete(&cdc_acm -> ux_slave_class_cdc_acm_endpoint_in_mutex);
 8011f62:	68bb      	ldr	r3, [r7, #8]
 8011f64:	3310      	adds	r3, #16
 8011f66:	4618      	mov	r0, r3
 8011f68:	f7ff fbfb 	bl	8011762 <_ux_utility_mutex_delete>

        /* Out Mutex. */
        _ux_device_mutex_delete(&cdc_acm -> ux_slave_class_cdc_acm_endpoint_out_mutex);
 8011f6c:	68bb      	ldr	r3, [r7, #8]
 8011f6e:	3344      	adds	r3, #68	@ 0x44
 8011f70:	4618      	mov	r0, r3
 8011f72:	f7ff fbf6 	bl	8011762 <_ux_utility_mutex_delete>
        /* Free the buffer for bulk endpoints.  */
        _ux_utility_memory_free(cdc_acm -> ux_device_class_cdc_acm_endpoint_buffer);
#endif

        /* Free the resources.  */
        _ux_utility_memory_free(cdc_acm);
 8011f76:	68b8      	ldr	r0, [r7, #8]
 8011f78:	f7ff fb3c 	bl	80115f4 <_ux_utility_memory_free>

    }
            
    /* Return completion status.  */
    return(UX_SUCCESS);
 8011f7c:	2300      	movs	r3, #0
}
 8011f7e:	4618      	mov	r0, r3
 8011f80:	3710      	adds	r7, #16
 8011f82:	46bd      	mov	sp, r7
 8011f84:	bd80      	pop	{r7, pc}
	...

08011f88 <_ux_device_class_cdc_acm_write>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_class_cdc_acm_write(UX_SLAVE_CLASS_CDC_ACM *cdc_acm, UCHAR *buffer, 
                                ULONG requested_length, ULONG *actual_length)
{
 8011f88:	b580      	push	{r7, lr}
 8011f8a:	b08c      	sub	sp, #48	@ 0x30
 8011f8c:	af00      	add	r7, sp, #0
 8011f8e:	60f8      	str	r0, [r7, #12]
 8011f90:	60b9      	str	r1, [r7, #8]
 8011f92:	607a      	str	r2, [r7, #4]
 8011f94:	603b      	str	r3, [r7, #0]
UX_SLAVE_DEVICE             *device;
UX_SLAVE_INTERFACE          *interface_ptr;
UX_SLAVE_TRANSFER           *transfer_request;
ULONG                       local_requested_length;
ULONG                       local_host_length;
UINT                        status = 0;
 8011f96:	2300      	movs	r3, #0
 8011f98:	623b      	str	r3, [r7, #32]
        /* Not allowed. */
        return(UX_ERROR);
#endif

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8011f9a:	4b49      	ldr	r3, [pc, #292]	@ (80120c0 <_ux_device_class_cdc_acm_write+0x138>)
 8011f9c:	681b      	ldr	r3, [r3, #0]
 8011f9e:	3320      	adds	r3, #32
 8011fa0:	61fb      	str	r3, [r7, #28]
    
    /* As long as the device is in the CONFIGURED state.  */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 8011fa2:	69fb      	ldr	r3, [r7, #28]
 8011fa4:	681b      	ldr	r3, [r3, #0]
 8011fa6:	2b03      	cmp	r3, #3
 8011fa8:	d006      	beq.n	8011fb8 <_ux_device_class_cdc_acm_write+0x30>
    {
            
        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONFIGURATION_HANDLE_UNKNOWN);
 8011faa:	2251      	movs	r2, #81	@ 0x51
 8011fac:	2107      	movs	r1, #7
 8011fae:	2002      	movs	r0, #2
 8011fb0:	f7fe ff64 	bl	8010e7c <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, device, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
        /* Cannot proceed with command, the interface is down.  */
        return(UX_CONFIGURATION_HANDLE_UNKNOWN);
 8011fb4:	2351      	movs	r3, #81	@ 0x51
 8011fb6:	e07e      	b.n	80120b6 <_ux_device_class_cdc_acm_write+0x12e>
    }
        
    /* We need the interface to the class.  */
    interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 8011fb8:	68fb      	ldr	r3, [r7, #12]
 8011fba:	681b      	ldr	r3, [r3, #0]
 8011fbc:	61bb      	str	r3, [r7, #24]
    
    /* Locate the endpoints.  */
    endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 8011fbe:	69bb      	ldr	r3, [r7, #24]
 8011fc0:	69db      	ldr	r3, [r3, #28]
 8011fc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    
    /* Check the endpoint direction, if IN we have the correct endpoint.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 8011fc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011fc6:	7b9b      	ldrb	r3, [r3, #14]
 8011fc8:	b25b      	sxtb	r3, r3
 8011fca:	2b00      	cmp	r3, #0
 8011fcc:	db02      	blt.n	8011fd4 <_ux_device_class_cdc_acm_write+0x4c>
    {

        /* So the next endpoint has to be the IN endpoint.  */
        endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 8011fce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011fd0:	695b      	ldr	r3, [r3, #20]
 8011fd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* Protect this thread.  */
    _ux_device_mutex_on(&cdc_acm -> ux_slave_class_cdc_acm_endpoint_in_mutex);
 8011fd4:	68fb      	ldr	r3, [r7, #12]
 8011fd6:	3310      	adds	r3, #16
 8011fd8:	4618      	mov	r0, r3
 8011fda:	f7ff fbda 	bl	8011792 <_ux_utility_mutex_on>

    /* We are writing to the IN endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8011fde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011fe0:	3320      	adds	r3, #32
 8011fe2:	617b      	str	r3, [r7, #20]
    transfer_request -> ux_slave_transfer_request_data_pointer = buffer;
#endif
#endif

    /* Reset the actual length.  */
    *actual_length =  0;
 8011fe4:	683b      	ldr	r3, [r7, #0]
 8011fe6:	2200      	movs	r2, #0
 8011fe8:	601a      	str	r2, [r3, #0]

    /* Check if the application forces a 0 length packet.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED && requested_length == 0)
 8011fea:	69fb      	ldr	r3, [r7, #28]
 8011fec:	681b      	ldr	r3, [r3, #0]
 8011fee:	2b03      	cmp	r3, #3
 8011ff0:	d10f      	bne.n	8012012 <_ux_device_class_cdc_acm_write+0x8a>
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d10c      	bne.n	8012012 <_ux_device_class_cdc_acm_write+0x8a>
    {
        
        /* Send the request for 0 byte packet to the device controller.  */
        status =  _ux_device_stack_transfer_request(transfer_request, 0, 0);
 8011ff8:	2200      	movs	r2, #0
 8011ffa:	2100      	movs	r1, #0
 8011ffc:	6978      	ldr	r0, [r7, #20]
 8011ffe:	f7fe feb3 	bl	8010d68 <_ux_device_stack_transfer_request>
 8012002:	6238      	str	r0, [r7, #32]

        /* Free Mutex resource.  */
        _ux_device_mutex_off(&cdc_acm -> ux_slave_class_cdc_acm_endpoint_in_mutex);
 8012004:	68fb      	ldr	r3, [r7, #12]
 8012006:	3310      	adds	r3, #16
 8012008:	4618      	mov	r0, r3
 801200a:	f7ff fbb7 	bl	801177c <_ux_utility_mutex_off>

        /* Return the status.  */
        return(status);
 801200e:	6a3b      	ldr	r3, [r7, #32]
 8012010:	e051      	b.n	80120b6 <_ux_device_class_cdc_acm_write+0x12e>
            *actual_length = transfer_request -> ux_slave_transfer_request_actual_length;
    }
#else

        /* Check if we need more transactions.  */
        local_host_length = UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE;
 8012012:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012016:	627b      	str	r3, [r7, #36]	@ 0x24
        while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED && requested_length != 0)
 8012018:	e035      	b.n	8012086 <_ux_device_class_cdc_acm_write+0xfe>
        { 
    
            /* Check if we have enough in the local buffer.  */
            if (requested_length > UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE)
 801201a:	687b      	ldr	r3, [r7, #4]
 801201c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012020:	d903      	bls.n	801202a <_ux_device_class_cdc_acm_write+0xa2>
    
                /* We have too much to transfer.  */
                local_requested_length = UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE;
 8012022:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012026:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012028:	e004      	b.n	8012034 <_ux_device_class_cdc_acm_write+0xac>
                
            else
            {

                /* We can proceed with the demanded length.  */
                local_requested_length = requested_length;
 801202a:	687b      	ldr	r3, [r7, #4]
 801202c:	62bb      	str	r3, [r7, #40]	@ 0x28
                /* Assume the length match expectation.  */
                local_host_length = requested_length;
#else

                /* Assume expecting more, so ZLP is appended in stack.  */
                local_host_length = UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE + 1;
 801202e:	f240 2301 	movw	r3, #513	@ 0x201
 8012032:	627b      	str	r3, [r7, #36]	@ 0x24
#endif
            }
                            
            /* On a out, we copy the buffer to the caller. Not very efficient but it makes the API
               easier.  */
            _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 8012034:	697b      	ldr	r3, [r7, #20]
 8012036:	68db      	ldr	r3, [r3, #12]
 8012038:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801203a:	68b9      	ldr	r1, [r7, #8]
 801203c:	4618      	mov	r0, r3
 801203e:	f7ff fabb 	bl	80115b8 <_ux_utility_memory_copy>
                                buffer, local_requested_length); /* Use case of memcpy is verified. */
        
            /* Send the request to the device controller.  */
            status =  _ux_device_stack_transfer_request(transfer_request, local_requested_length, local_host_length);
 8012042:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012044:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012046:	6978      	ldr	r0, [r7, #20]
 8012048:	f7fe fe8e 	bl	8010d68 <_ux_device_stack_transfer_request>
 801204c:	6238      	str	r0, [r7, #32]
        
            /* Check the status */    
            if (status == UX_SUCCESS)
 801204e:	6a3b      	ldr	r3, [r7, #32]
 8012050:	2b00      	cmp	r3, #0
 8012052:	d111      	bne.n	8012078 <_ux_device_class_cdc_acm_write+0xf0>
            {
    
                /* Next buffer address.  */
                buffer += transfer_request -> ux_slave_transfer_request_actual_length;
 8012054:	697b      	ldr	r3, [r7, #20]
 8012056:	699b      	ldr	r3, [r3, #24]
 8012058:	68ba      	ldr	r2, [r7, #8]
 801205a:	4413      	add	r3, r2
 801205c:	60bb      	str	r3, [r7, #8]
    
                /* Set the length actually received. */
                *actual_length += transfer_request -> ux_slave_transfer_request_actual_length; 
 801205e:	683b      	ldr	r3, [r7, #0]
 8012060:	681a      	ldr	r2, [r3, #0]
 8012062:	697b      	ldr	r3, [r7, #20]
 8012064:	699b      	ldr	r3, [r3, #24]
 8012066:	441a      	add	r2, r3
 8012068:	683b      	ldr	r3, [r7, #0]
 801206a:	601a      	str	r2, [r3, #0]
    
                /* Decrement what left has to be done.  */
                requested_length -= transfer_request -> ux_slave_transfer_request_actual_length;
 801206c:	697b      	ldr	r3, [r7, #20]
 801206e:	699b      	ldr	r3, [r3, #24]
 8012070:	687a      	ldr	r2, [r7, #4]
 8012072:	1ad3      	subs	r3, r2, r3
 8012074:	607b      	str	r3, [r7, #4]
 8012076:	e006      	b.n	8012086 <_ux_device_class_cdc_acm_write+0xfe>
            
            else
            {
             
                /* Free Mutex resource.  */
                _ux_device_mutex_off(&cdc_acm -> ux_slave_class_cdc_acm_endpoint_in_mutex);
 8012078:	68fb      	ldr	r3, [r7, #12]
 801207a:	3310      	adds	r3, #16
 801207c:	4618      	mov	r0, r3
 801207e:	f7ff fb7d 	bl	801177c <_ux_utility_mutex_off>
                
                /* We had an error, abort.  */
                return(status);
 8012082:	6a3b      	ldr	r3, [r7, #32]
 8012084:	e017      	b.n	80120b6 <_ux_device_class_cdc_acm_write+0x12e>
        while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED && requested_length != 0)
 8012086:	69fb      	ldr	r3, [r7, #28]
 8012088:	681b      	ldr	r3, [r3, #0]
 801208a:	2b03      	cmp	r3, #3
 801208c:	d102      	bne.n	8012094 <_ux_device_class_cdc_acm_write+0x10c>
 801208e:	687b      	ldr	r3, [r7, #4]
 8012090:	2b00      	cmp	r3, #0
 8012092:	d1c2      	bne.n	801201a <_ux_device_class_cdc_acm_write+0x92>
#endif /* _BUFF_OWNER && _ZERO_COPY */
    }

    
    /* Free Mutex resource.  */
    _ux_device_mutex_off(&cdc_acm -> ux_slave_class_cdc_acm_endpoint_in_mutex);
 8012094:	68fb      	ldr	r3, [r7, #12]
 8012096:	3310      	adds	r3, #16
 8012098:	4618      	mov	r0, r3
 801209a:	f7ff fb6f 	bl	801177c <_ux_utility_mutex_off>

    /* Check why we got here, either completion or device was extracted.  */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 801209e:	69fb      	ldr	r3, [r7, #28]
 80120a0:	681b      	ldr	r3, [r3, #0]
 80120a2:	2b03      	cmp	r3, #3
 80120a4:	d006      	beq.n	80120b4 <_ux_device_class_cdc_acm_write+0x12c>
    {
            
        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_TRANSFER_NO_ANSWER);
 80120a6:	2222      	movs	r2, #34	@ 0x22
 80120a8:	2107      	movs	r1, #7
 80120aa:	2002      	movs	r0, #2
 80120ac:	f7fe fee6 	bl	8010e7c <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_NO_ANSWER, transfer_request, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Device must have been extracted.  */
        return (UX_TRANSFER_NO_ANSWER);
 80120b0:	2322      	movs	r3, #34	@ 0x22
 80120b2:	e000      	b.n	80120b6 <_ux_device_class_cdc_acm_write+0x12e>
    }
    else
    
        /* Simply return the last transaction result.  */
        return(status);        
 80120b4:	6a3b      	ldr	r3, [r7, #32]
          
}
 80120b6:	4618      	mov	r0, r3
 80120b8:	3730      	adds	r7, #48	@ 0x30
 80120ba:	46bd      	mov	sp, r7
 80120bc:	bd80      	pop	{r7, pc}
 80120be:	bf00      	nop
 80120c0:	20003af8 	.word	0x20003af8

080120c4 <_ux_dcd_stm32_setup_in>:
#include "ux_device_stack.h"
#include "ux_utility.h"


static inline void _ux_dcd_stm32_setup_in(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request)
{
 80120c4:	b580      	push	{r7, lr}
 80120c6:	b082      	sub	sp, #8
 80120c8:	af00      	add	r7, sp, #0
 80120ca:	6078      	str	r0, [r7, #4]
 80120cc:	6039      	str	r1, [r7, #0]

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
        in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 80120ce:	687b      	ldr	r3, [r7, #4]
 80120d0:	2280      	movs	r2, #128	@ 0x80
 80120d2:	729a      	strb	r2, [r3, #10]

    /* Set the state to TX.  */
    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_DATA_TX;
 80120d4:	687b      	ldr	r3, [r7, #4]
 80120d6:	2201      	movs	r2, #1
 80120d8:	721a      	strb	r2, [r3, #8]

    /* Call the Control Transfer dispatcher.  */
    _ux_device_stack_control_request_process(transfer_request);
 80120da:	6838      	ldr	r0, [r7, #0]
 80120dc:	f7fd fdca 	bl	800fc74 <_ux_device_stack_control_request_process>
}
 80120e0:	bf00      	nop
 80120e2:	3708      	adds	r7, #8
 80120e4:	46bd      	mov	sp, r7
 80120e6:	bd80      	pop	{r7, pc}

080120e8 <_ux_dcd_stm32_setup_out>:

static inline void _ux_dcd_stm32_setup_out(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request,
                                           PCD_HandleTypeDef *hpcd)
{
 80120e8:	b580      	push	{r7, lr}
 80120ea:	b084      	sub	sp, #16
 80120ec:	af00      	add	r7, sp, #0
 80120ee:	60f8      	str	r0, [r7, #12]
 80120f0:	60b9      	str	r1, [r7, #8]
 80120f2:	607a      	str	r2, [r7, #4]

    /* Set the completion code to no error.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 80120f4:	68bb      	ldr	r3, [r7, #8]
 80120f6:	2200      	movs	r2, #0
 80120f8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
        in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 80120fa:	68fb      	ldr	r3, [r7, #12]
 80120fc:	2280      	movs	r2, #128	@ 0x80
 80120fe:	729a      	strb	r2, [r3, #10]

    /* We are using a Control endpoint on a OUT transaction and there was a payload.  */
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 8012100:	68b8      	ldr	r0, [r7, #8]
 8012102:	f7fd fdb7 	bl	800fc74 <_ux_device_stack_control_request_process>
 8012106:	4603      	mov	r3, r0
 8012108:	2b00      	cmp	r3, #0
 801210a:	d108      	bne.n	801211e <_ux_dcd_stm32_setup_out+0x36>
    {

        /* Set the state to STATUS phase TX.  */
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_TX;
 801210c:	68fb      	ldr	r3, [r7, #12]
 801210e:	2203      	movs	r2, #3
 8012110:	721a      	strb	r2, [r3, #8]

        /* Arm the status transfer.  */
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 8012112:	2300      	movs	r3, #0
 8012114:	2200      	movs	r2, #0
 8012116:	2100      	movs	r1, #0
 8012118:	6878      	ldr	r0, [r7, #4]
 801211a:	f7ef fe9b 	bl	8001e54 <HAL_PCD_EP_Transmit>
    }
}
 801211e:	bf00      	nop
 8012120:	3710      	adds	r7, #16
 8012122:	46bd      	mov	sp, r7
 8012124:	bd80      	pop	{r7, pc}

08012126 <_ux_dcd_stm32_setup_status>:

static inline void _ux_dcd_stm32_setup_status(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request,
                                              PCD_HandleTypeDef *hpcd)
{
 8012126:	b580      	push	{r7, lr}
 8012128:	b084      	sub	sp, #16
 801212a:	af00      	add	r7, sp, #0
 801212c:	60f8      	str	r0, [r7, #12]
 801212e:	60b9      	str	r1, [r7, #8]
 8012130:	607a      	str	r2, [r7, #4]

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
            in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 8012132:	68fb      	ldr	r3, [r7, #12]
 8012134:	2280      	movs	r2, #128	@ 0x80
 8012136:	729a      	strb	r2, [r3, #10]

    /* Call the Control Transfer dispatcher.  */
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 8012138:	68b8      	ldr	r0, [r7, #8]
 801213a:	f7fd fd9b 	bl	800fc74 <_ux_device_stack_control_request_process>
 801213e:	4603      	mov	r3, r0
 8012140:	2b00      	cmp	r3, #0
 8012142:	d108      	bne.n	8012156 <_ux_dcd_stm32_setup_status+0x30>
    {

        /* Set the state to STATUS RX.  */
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 8012144:	68fb      	ldr	r3, [r7, #12]
 8012146:	2204      	movs	r2, #4
 8012148:	721a      	strb	r2, [r3, #8]
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 801214a:	2300      	movs	r3, #0
 801214c:	2200      	movs	r2, #0
 801214e:	2100      	movs	r1, #0
 8012150:	6878      	ldr	r0, [r7, #4]
 8012152:	f7ef fe7f 	bl	8001e54 <HAL_PCD_EP_Transmit>
    }
}
 8012156:	bf00      	nop
 8012158:	3710      	adds	r7, #16
 801215a:	46bd      	mov	sp, r7
 801215c:	bd80      	pop	{r7, pc}
	...

08012160 <HAL_PCD_SetupStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8012160:	b580      	push	{r7, lr}
 8012162:	b088      	sub	sp, #32
 8012164:	af00      	add	r7, sp, #0
 8012166:	6078      	str	r0, [r7, #4]
UX_SLAVE_TRANSFER       *transfer_request;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8012168:	4b39      	ldr	r3, [pc, #228]	@ (8012250 <HAL_PCD_SetupStageCallback+0xf0>)
 801216a:	681b      	ldr	r3, [r3, #0]
 801216c:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801216e:	69fb      	ldr	r3, [r7, #28]
 8012170:	69db      	ldr	r3, [r3, #28]
 8012172:	61bb      	str	r3, [r7, #24]

    /* Fetch the address of the physical endpoint.  */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[0];
 8012174:	69bb      	ldr	r3, [r7, #24]
 8012176:	3304      	adds	r3, #4
 8012178:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 801217a:	697b      	ldr	r3, [r7, #20]
 801217c:	681b      	ldr	r3, [r3, #0]
 801217e:	3320      	adds	r3, #32
 8012180:	613b      	str	r3, [r7, #16]

    /* Copy setup data to transfer request.  */
    _ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_setup, hpcd -> Setup, UX_SETUP_SIZE);
 8012182:	693b      	ldr	r3, [r7, #16]
 8012184:	f103 0054 	add.w	r0, r3, #84	@ 0x54
 8012188:	687b      	ldr	r3, [r7, #4]
 801218a:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 801218e:	2208      	movs	r2, #8
 8012190:	4619      	mov	r1, r3
 8012192:	f7ff fa11 	bl	80115b8 <_ux_utility_memory_copy>

    /* Clear the length of the data received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 8012196:	693b      	ldr	r3, [r7, #16]
 8012198:	2200      	movs	r2, #0
 801219a:	619a      	str	r2, [r3, #24]

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 801219c:	693b      	ldr	r3, [r7, #16]
 801219e:	2201      	movs	r2, #1
 80121a0:	605a      	str	r2, [r3, #4]

    /* Mark the transfer as successful.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 80121a2:	693b      	ldr	r3, [r7, #16]
 80121a4:	2200      	movs	r2, #0
 80121a6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 80121a8:	697b      	ldr	r3, [r7, #20]
 80121aa:	685b      	ldr	r3, [r3, #4]
 80121ac:	f023 020e 	bic.w	r2, r3, #14
 80121b0:	697b      	ldr	r3, [r7, #20]
 80121b2:	605a      	str	r2, [r3, #4]
                                      UX_DCD_STM32_ED_STATUS_TRANSFER |
                                      UX_DCD_STM32_ED_STATUS_DONE);

    /* Check if the transaction is IN.  */
    if (*transfer_request -> ux_slave_transfer_request_setup & UX_REQUEST_IN)
 80121b4:	693b      	ldr	r3, [r7, #16]
 80121b6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80121ba:	b25b      	sxtb	r3, r3
 80121bc:	2b00      	cmp	r3, #0
 80121be:	da04      	bge.n	80121ca <HAL_PCD_SetupStageCallback+0x6a>
    {
#if defined(UX_DEVICE_STANDALONE)
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_IN;
#else
        _ux_dcd_stm32_setup_in(ed, transfer_request);
 80121c0:	6939      	ldr	r1, [r7, #16]
 80121c2:	6978      	ldr	r0, [r7, #20]
 80121c4:	f7ff ff7e 	bl	80120c4 <_ux_dcd_stm32_setup_in>
 80121c8:	e03e      	b.n	8012248 <HAL_PCD_SetupStageCallback+0xe8>
    else
    {

        /* The endpoint is OUT.  This is important to memorize the direction for the control endpoint
           in case of a STALL. */
        ed -> ux_dcd_stm32_ed_direction  = UX_ENDPOINT_OUT;
 80121ca:	697b      	ldr	r3, [r7, #20]
 80121cc:	2200      	movs	r2, #0
 80121ce:	729a      	strb	r2, [r3, #10]

        /* We are in a OUT transaction. Check if there is a data payload. If so, wait for the payload
           to be delivered.  */
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 80121d0:	693b      	ldr	r3, [r7, #16]
 80121d2:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 80121d6:	2b00      	cmp	r3, #0
 80121d8:	d10a      	bne.n	80121f0 <HAL_PCD_SetupStageCallback+0x90>
            *(transfer_request -> ux_slave_transfer_request_setup + 7) == 0)
 80121da:	693b      	ldr	r3, [r7, #16]
 80121dc:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 80121e0:	2b00      	cmp	r3, #0
 80121e2:	d105      	bne.n	80121f0 <HAL_PCD_SetupStageCallback+0x90>
        {
#if defined(UX_DEVICE_STANDALONE)
            ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
#else
            _ux_dcd_stm32_setup_status(ed, transfer_request, hpcd);
 80121e4:	687a      	ldr	r2, [r7, #4]
 80121e6:	6939      	ldr	r1, [r7, #16]
 80121e8:	6978      	ldr	r0, [r7, #20]
 80121ea:	f7ff ff9c 	bl	8012126 <_ux_dcd_stm32_setup_status>
 80121ee:	e02b      	b.n	8012248 <HAL_PCD_SetupStageCallback+0xe8>
        }
        else
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 80121f0:	693b      	ldr	r3, [r7, #16]
 80121f2:	689b      	ldr	r3, [r3, #8]
 80121f4:	60fb      	str	r3, [r7, #12]

            /* Get the length we expect from the SETUP packet.  */
            transfer_request -> ux_slave_transfer_request_requested_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + 6);
 80121f6:	693b      	ldr	r3, [r7, #16]
 80121f8:	3354      	adds	r3, #84	@ 0x54
 80121fa:	3306      	adds	r3, #6
 80121fc:	4618      	mov	r0, r3
 80121fe:	f7ff fb4c 	bl	801189a <_ux_utility_short_get>
 8012202:	4602      	mov	r2, r0
 8012204:	693b      	ldr	r3, [r7, #16]
 8012206:	615a      	str	r2, [r3, #20]

            /* Check if we have enough space for the request.  */
            if (transfer_request -> ux_slave_transfer_request_requested_length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8012208:	693b      	ldr	r3, [r7, #16]
 801220a:	695b      	ldr	r3, [r3, #20]
 801220c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012210:	d907      	bls.n	8012222 <HAL_PCD_SetupStageCallback+0xc2>
            {

                /* No space available, stall the endpoint.  */
                _ux_dcd_stm32_endpoint_stall(dcd_stm32, endpoint);
 8012212:	68f9      	ldr	r1, [r7, #12]
 8012214:	69b8      	ldr	r0, [r7, #24]
 8012216:	f000 fa9f 	bl	8012758 <_ux_dcd_stm32_endpoint_stall>

                /* Next phase is a SETUP.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 801221a:	697b      	ldr	r3, [r7, #20]
 801221c:	2200      	movs	r2, #0
 801221e:	721a      	strb	r2, [r3, #8]
#if defined(UX_DEVICE_STANDALONE)
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
#endif

                /* We are done.  */
                return;
 8012220:	e012      	b.n	8012248 <HAL_PCD_SetupStageCallback+0xe8>
            }
            else
            {

                /* Reset what we have received so far.  */
                transfer_request -> ux_slave_transfer_request_actual_length =  0;
 8012222:	693b      	ldr	r3, [r7, #16]
 8012224:	2200      	movs	r2, #0
 8012226:	619a      	str	r2, [r3, #24]

                /* And reprogram the current buffer address to the beginning of the buffer.  */
                transfer_request -> ux_slave_transfer_request_current_data_pointer =  transfer_request -> ux_slave_transfer_request_data_pointer;
 8012228:	693b      	ldr	r3, [r7, #16]
 801222a:	68da      	ldr	r2, [r3, #12]
 801222c:	693b      	ldr	r3, [r7, #16]
 801222e:	611a      	str	r2, [r3, #16]

                /* Receive data.  */
                HAL_PCD_EP_Receive(hpcd,
 8012230:	68fb      	ldr	r3, [r7, #12]
 8012232:	7b99      	ldrb	r1, [r3, #14]
                            endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
                            transfer_request -> ux_slave_transfer_request_current_data_pointer,
 8012234:	693b      	ldr	r3, [r7, #16]
 8012236:	691a      	ldr	r2, [r3, #16]
                HAL_PCD_EP_Receive(hpcd,
 8012238:	693b      	ldr	r3, [r7, #16]
 801223a:	695b      	ldr	r3, [r3, #20]
 801223c:	6878      	ldr	r0, [r7, #4]
 801223e:	f7ef fdbf 	bl	8001dc0 <HAL_PCD_EP_Receive>
                            transfer_request -> ux_slave_transfer_request_requested_length);

                /* Set the state to RX.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_DATA_RX;
 8012242:	697b      	ldr	r3, [r7, #20]
 8012244:	2202      	movs	r2, #2
 8012246:	721a      	strb	r2, [r3, #8]
            }
        }
    }
}
 8012248:	3720      	adds	r7, #32
 801224a:	46bd      	mov	sp, r7
 801224c:	bd80      	pop	{r7, pc}
 801224e:	bf00      	nop
 8012250:	20003af8 	.word	0x20003af8

08012254 <HAL_PCD_DataInStageCallback>:
/*                                            fixed transmit ZLP issue,   */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8012254:	b580      	push	{r7, lr}
 8012256:	b088      	sub	sp, #32
 8012258:	af00      	add	r7, sp, #0
 801225a:	6078      	str	r0, [r7, #4]
 801225c:	460b      	mov	r3, r1
 801225e:	70fb      	strb	r3, [r7, #3]
ULONG                   transfer_length;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8012260:	4b57      	ldr	r3, [pc, #348]	@ (80123c0 <HAL_PCD_DataInStageCallback+0x16c>)
 8012262:	681b      	ldr	r3, [r3, #0]
 8012264:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 8012266:	697b      	ldr	r3, [r7, #20]
 8012268:	69db      	ldr	r3, [r3, #28]
 801226a:	613b      	str	r3, [r7, #16]

    /* Fetch the address of the physical endpoint.  */
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if ((epnum & 0xF) != 0)
 801226c:	78fb      	ldrb	r3, [r7, #3]
 801226e:	f003 030f 	and.w	r3, r3, #15
 8012272:	2b00      	cmp	r3, #0
 8012274:	d00c      	beq.n	8012290 <HAL_PCD_DataInStageCallback+0x3c>
        ed =  &dcd_stm32 -> ux_dcd_stm32_ed_in[epnum & 0xF];
 8012276:	78fb      	ldrb	r3, [r7, #3]
 8012278:	f003 020f 	and.w	r2, r3, #15
 801227c:	4613      	mov	r3, r2
 801227e:	005b      	lsls	r3, r3, #1
 8012280:	4413      	add	r3, r2
 8012282:	009b      	lsls	r3, r3, #2
 8012284:	3360      	adds	r3, #96	@ 0x60
 8012286:	693a      	ldr	r2, [r7, #16]
 8012288:	4413      	add	r3, r2
 801228a:	3304      	adds	r3, #4
 801228c:	61fb      	str	r3, [r7, #28]
 801228e:	e00a      	b.n	80122a6 <HAL_PCD_DataInStageCallback+0x52>
    else
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 8012290:	78fb      	ldrb	r3, [r7, #3]
 8012292:	f003 020f 	and.w	r2, r3, #15
 8012296:	4613      	mov	r3, r2
 8012298:	005b      	lsls	r3, r3, #1
 801229a:	4413      	add	r3, r2
 801229c:	009b      	lsls	r3, r3, #2
 801229e:	693a      	ldr	r2, [r7, #16]
 80122a0:	4413      	add	r3, r2
 80122a2:	3304      	adds	r3, #4
 80122a4:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 80122a6:	69fb      	ldr	r3, [r7, #28]
 80122a8:	681b      	ldr	r3, [r3, #0]
 80122aa:	3320      	adds	r3, #32
 80122ac:	60fb      	str	r3, [r7, #12]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 80122ae:	78fb      	ldrb	r3, [r7, #3]
 80122b0:	2b00      	cmp	r3, #0
 80122b2:	d15c      	bne.n	801236e <HAL_PCD_DataInStageCallback+0x11a>
    {

        /* Get the pointer to the logical endpoint from the transfer request.  */
        endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 80122b4:	68fb      	ldr	r3, [r7, #12]
 80122b6:	689b      	ldr	r3, [r3, #8]
 80122b8:	60bb      	str	r3, [r7, #8]

        /* Check if we need to send data again on control endpoint. */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_TX)
 80122ba:	69fb      	ldr	r3, [r7, #28]
 80122bc:	7a1b      	ldrb	r3, [r3, #8]
 80122be:	2b01      	cmp	r3, #1
 80122c0:	d179      	bne.n	80123b6 <HAL_PCD_DataInStageCallback+0x162>
        {

            /* Arm Status transfer.  */
            HAL_PCD_EP_Receive(hpcd, 0, 0, 0);
 80122c2:	2300      	movs	r3, #0
 80122c4:	2200      	movs	r2, #0
 80122c6:	2100      	movs	r1, #0
 80122c8:	6878      	ldr	r0, [r7, #4]
 80122ca:	f7ef fd79 	bl	8001dc0 <HAL_PCD_EP_Receive>

            /* Are we done with this transfer ? */
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 80122ce:	68fb      	ldr	r3, [r7, #12]
 80122d0:	69db      	ldr	r3, [r3, #28]
                endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 80122d2:	68ba      	ldr	r2, [r7, #8]
 80122d4:	8a12      	ldrh	r2, [r2, #16]
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 80122d6:	4293      	cmp	r3, r2
 80122d8:	d824      	bhi.n	8012324 <HAL_PCD_DataInStageCallback+0xd0>
            {

                /* There is no data to send but we may need to send a Zero Length Packet.  */
                if (transfer_request -> ux_slave_transfer_request_force_zlp ==  UX_TRUE)
 80122da:	68fb      	ldr	r3, [r7, #12]
 80122dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80122de:	2b01      	cmp	r3, #1
 80122e0:	d10a      	bne.n	80122f8 <HAL_PCD_DataInStageCallback+0xa4>
                {

                    /* Arm a ZLP packet on IN.  */
                    HAL_PCD_EP_Transmit(hpcd,
 80122e2:	68bb      	ldr	r3, [r7, #8]
 80122e4:	7b99      	ldrb	r1, [r3, #14]
 80122e6:	2300      	movs	r3, #0
 80122e8:	2200      	movs	r2, #0
 80122ea:	6878      	ldr	r0, [r7, #4]
 80122ec:	f7ef fdb2 	bl	8001e54 <HAL_PCD_EP_Transmit>
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress, 0, 0);

                    /* Reset the ZLP condition.  */
                    transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 80122f0:	68fb      	ldr	r3, [r7, #12]
 80122f2:	2200      	movs	r2, #0
 80122f4:	651a      	str	r2, [r3, #80]	@ 0x50
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif /* defined(UX_DEVICE_STANDALONE) */
        }
    }
}
 80122f6:	e05e      	b.n	80123b6 <HAL_PCD_DataInStageCallback+0x162>
                    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 80122f8:	68fb      	ldr	r3, [r7, #12]
 80122fa:	2200      	movs	r2, #0
 80122fc:	625a      	str	r2, [r3, #36]	@ 0x24
                    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 80122fe:	68fb      	ldr	r3, [r7, #12]
 8012300:	2202      	movs	r2, #2
 8012302:	601a      	str	r2, [r3, #0]
                        transfer_request -> ux_slave_transfer_request_requested_length;
 8012304:	68fb      	ldr	r3, [r7, #12]
 8012306:	695a      	ldr	r2, [r3, #20]
                    transfer_request -> ux_slave_transfer_request_actual_length =
 8012308:	68fb      	ldr	r3, [r7, #12]
 801230a:	619a      	str	r2, [r3, #24]
                    if (transfer_request -> ux_slave_transfer_request_completion_function)
 801230c:	68fb      	ldr	r3, [r7, #12]
 801230e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012310:	2b00      	cmp	r3, #0
 8012312:	d003      	beq.n	801231c <HAL_PCD_DataInStageCallback+0xc8>
                        transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 8012314:	68fb      	ldr	r3, [r7, #12]
 8012316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012318:	68f8      	ldr	r0, [r7, #12]
 801231a:	4798      	blx	r3
                    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 801231c:	69fb      	ldr	r3, [r7, #28]
 801231e:	2204      	movs	r2, #4
 8012320:	721a      	strb	r2, [r3, #8]
}
 8012322:	e048      	b.n	80123b6 <HAL_PCD_DataInStageCallback+0x162>
                transfer_length = transfer_request -> ux_slave_transfer_request_in_transfer_length - endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 8012324:	68fb      	ldr	r3, [r7, #12]
 8012326:	69db      	ldr	r3, [r3, #28]
 8012328:	68ba      	ldr	r2, [r7, #8]
 801232a:	8a12      	ldrh	r2, [r2, #16]
 801232c:	1a9b      	subs	r3, r3, r2
 801232e:	61bb      	str	r3, [r7, #24]
                if (transfer_length > endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 8012330:	68bb      	ldr	r3, [r7, #8]
 8012332:	8a1b      	ldrh	r3, [r3, #16]
 8012334:	461a      	mov	r2, r3
 8012336:	69bb      	ldr	r3, [r7, #24]
 8012338:	4293      	cmp	r3, r2
 801233a:	d902      	bls.n	8012342 <HAL_PCD_DataInStageCallback+0xee>
                    transfer_length =  endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801233c:	68bb      	ldr	r3, [r7, #8]
 801233e:	8a1b      	ldrh	r3, [r3, #16]
 8012340:	61bb      	str	r3, [r7, #24]
                transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 8012342:	68fb      	ldr	r3, [r7, #12]
 8012344:	691b      	ldr	r3, [r3, #16]
 8012346:	68ba      	ldr	r2, [r7, #8]
 8012348:	8a12      	ldrh	r2, [r2, #16]
 801234a:	441a      	add	r2, r3
 801234c:	68fb      	ldr	r3, [r7, #12]
 801234e:	611a      	str	r2, [r3, #16]
                transfer_request -> ux_slave_transfer_request_in_transfer_length -= transfer_length;
 8012350:	68fb      	ldr	r3, [r7, #12]
 8012352:	69da      	ldr	r2, [r3, #28]
 8012354:	69bb      	ldr	r3, [r7, #24]
 8012356:	1ad2      	subs	r2, r2, r3
 8012358:	68fb      	ldr	r3, [r7, #12]
 801235a:	61da      	str	r2, [r3, #28]
                HAL_PCD_EP_Transmit(hpcd,
 801235c:	68bb      	ldr	r3, [r7, #8]
 801235e:	7b99      	ldrb	r1, [r3, #14]
                            transfer_request->ux_slave_transfer_request_current_data_pointer,
 8012360:	68fb      	ldr	r3, [r7, #12]
 8012362:	691a      	ldr	r2, [r3, #16]
                HAL_PCD_EP_Transmit(hpcd,
 8012364:	69bb      	ldr	r3, [r7, #24]
 8012366:	6878      	ldr	r0, [r7, #4]
 8012368:	f7ef fd74 	bl	8001e54 <HAL_PCD_EP_Transmit>
}
 801236c:	e023      	b.n	80123b6 <HAL_PCD_DataInStageCallback+0x162>
        if (transfer_request -> ux_slave_transfer_request_force_zlp &&
 801236e:	68fb      	ldr	r3, [r7, #12]
 8012370:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012372:	2b00      	cmp	r3, #0
 8012374:	d010      	beq.n	8012398 <HAL_PCD_DataInStageCallback+0x144>
            transfer_request -> ux_slave_transfer_request_requested_length)
 8012376:	68fb      	ldr	r3, [r7, #12]
 8012378:	695b      	ldr	r3, [r3, #20]
        if (transfer_request -> ux_slave_transfer_request_force_zlp &&
 801237a:	2b00      	cmp	r3, #0
 801237c:	d00c      	beq.n	8012398 <HAL_PCD_DataInStageCallback+0x144>
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 801237e:	68fb      	ldr	r3, [r7, #12]
 8012380:	2200      	movs	r2, #0
 8012382:	651a      	str	r2, [r3, #80]	@ 0x50
            transfer_request -> ux_slave_transfer_request_in_transfer_length = 0;
 8012384:	68fb      	ldr	r3, [r7, #12]
 8012386:	2200      	movs	r2, #0
 8012388:	61da      	str	r2, [r3, #28]
            HAL_PCD_EP_Transmit(hpcd, epnum, 0, 0);
 801238a:	78f9      	ldrb	r1, [r7, #3]
 801238c:	2300      	movs	r3, #0
 801238e:	2200      	movs	r2, #0
 8012390:	6878      	ldr	r0, [r7, #4]
 8012392:	f7ef fd5f 	bl	8001e54 <HAL_PCD_EP_Transmit>
}
 8012396:	e00e      	b.n	80123b6 <HAL_PCD_DataInStageCallback+0x162>
            transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 8012398:	68fb      	ldr	r3, [r7, #12]
 801239a:	2200      	movs	r2, #0
 801239c:	625a      	str	r2, [r3, #36]	@ 0x24
            transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 801239e:	68fb      	ldr	r3, [r7, #12]
 80123a0:	2202      	movs	r2, #2
 80123a2:	601a      	str	r2, [r3, #0]
                transfer_request -> ux_slave_transfer_request_requested_length;
 80123a4:	68fb      	ldr	r3, [r7, #12]
 80123a6:	695a      	ldr	r2, [r3, #20]
            transfer_request -> ux_slave_transfer_request_actual_length =
 80123a8:	68fb      	ldr	r3, [r7, #12]
 80123aa:	619a      	str	r2, [r3, #24]
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
 80123ac:	68fb      	ldr	r3, [r7, #12]
 80123ae:	3330      	adds	r3, #48	@ 0x30
 80123b0:	4618      	mov	r0, r3
 80123b2:	f7ff fa65 	bl	8011880 <_ux_utility_semaphore_put>
}
 80123b6:	bf00      	nop
 80123b8:	3720      	adds	r7, #32
 80123ba:	46bd      	mov	sp, r7
 80123bc:	bd80      	pop	{r7, pc}
 80123be:	bf00      	nop
 80123c0:	20003af8 	.word	0x20003af8

080123c4 <HAL_PCD_DataOutStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80123c4:	b580      	push	{r7, lr}
 80123c6:	b088      	sub	sp, #32
 80123c8:	af00      	add	r7, sp, #0
 80123ca:	6078      	str	r0, [r7, #4]
 80123cc:	460b      	mov	r3, r1
 80123ce:	70fb      	strb	r3, [r7, #3]
ULONG                   transfer_length;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
 80123d0:	4b3b      	ldr	r3, [pc, #236]	@ (80124c0 <HAL_PCD_DataOutStageCallback+0xfc>)
 80123d2:	681b      	ldr	r3, [r3, #0]
 80123d4:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 80123d6:	69fb      	ldr	r3, [r7, #28]
 80123d8:	69db      	ldr	r3, [r3, #28]
 80123da:	61bb      	str	r3, [r7, #24]

    /* Fetch the address of the physical endpoint.  */
    ed = &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 80123dc:	78fb      	ldrb	r3, [r7, #3]
 80123de:	f003 020f 	and.w	r2, r3, #15
 80123e2:	4613      	mov	r3, r2
 80123e4:	005b      	lsls	r3, r3, #1
 80123e6:	4413      	add	r3, r2
 80123e8:	009b      	lsls	r3, r3, #2
 80123ea:	69ba      	ldr	r2, [r7, #24]
 80123ec:	4413      	add	r3, r2
 80123ee:	3304      	adds	r3, #4
 80123f0:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request = &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 80123f2:	697b      	ldr	r3, [r7, #20]
 80123f4:	681b      	ldr	r3, [r3, #0]
 80123f6:	3320      	adds	r3, #32
 80123f8:	613b      	str	r3, [r7, #16]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 80123fa:	78fb      	ldrb	r3, [r7, #3]
 80123fc:	2b00      	cmp	r3, #0
 80123fe:	d147      	bne.n	8012490 <HAL_PCD_DataOutStageCallback+0xcc>
    {

        /* Check if we have received something on endpoint 0 during data phase .  */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_RX)
 8012400:	697b      	ldr	r3, [r7, #20]
 8012402:	7a1b      	ldrb	r3, [r3, #8]
 8012404:	2b02      	cmp	r3, #2
 8012406:	d156      	bne.n	80124b6 <HAL_PCD_DataOutStageCallback+0xf2>
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint = transfer_request -> ux_slave_transfer_request_endpoint;
 8012408:	693b      	ldr	r3, [r7, #16]
 801240a:	689b      	ldr	r3, [r3, #8]
 801240c:	60fb      	str	r3, [r7, #12]

            /* Read the received data length for the Control endpoint.  */
            transfer_length = HAL_PCD_EP_GetRxCount(hpcd, epnum);
 801240e:	78fb      	ldrb	r3, [r7, #3]
 8012410:	4619      	mov	r1, r3
 8012412:	6878      	ldr	r0, [r7, #4]
 8012414:	f7ef fd06 	bl	8001e24 <HAL_PCD_EP_GetRxCount>
 8012418:	60b8      	str	r0, [r7, #8]

            /* Update the length of the data received.  */
            transfer_request -> ux_slave_transfer_request_actual_length += transfer_length;
 801241a:	693b      	ldr	r3, [r7, #16]
 801241c:	699a      	ldr	r2, [r3, #24]
 801241e:	68bb      	ldr	r3, [r7, #8]
 8012420:	441a      	add	r2, r3
 8012422:	693b      	ldr	r3, [r7, #16]
 8012424:	619a      	str	r2, [r3, #24]

            /* Can we accept this much?  */
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 8012426:	693b      	ldr	r3, [r7, #16]
 8012428:	699a      	ldr	r2, [r3, #24]
                transfer_request -> ux_slave_transfer_request_requested_length)
 801242a:	693b      	ldr	r3, [r7, #16]
 801242c:	695b      	ldr	r3, [r3, #20]
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 801242e:	429a      	cmp	r2, r3
 8012430:	d822      	bhi.n	8012478 <HAL_PCD_DataOutStageCallback+0xb4>
            {

                /* Are we done with this transfer ? */
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 8012432:	693b      	ldr	r3, [r7, #16]
 8012434:	699a      	ldr	r2, [r3, #24]
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 8012436:	693b      	ldr	r3, [r7, #16]
 8012438:	695b      	ldr	r3, [r3, #20]
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 801243a:	429a      	cmp	r2, r3
 801243c:	d005      	beq.n	801244a <HAL_PCD_DataOutStageCallback+0x86>
                    (transfer_length != endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize))
 801243e:	68fb      	ldr	r3, [r7, #12]
 8012440:	8a1b      	ldrh	r3, [r3, #16]
 8012442:	461a      	mov	r2, r3
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 8012444:	68bb      	ldr	r3, [r7, #8]
 8012446:	4293      	cmp	r3, r2
 8012448:	d005      	beq.n	8012456 <HAL_PCD_DataOutStageCallback+0x92>
                {
#if defined(UX_DEVICE_STANDALONE)
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_OUT;
#else
                    _ux_dcd_stm32_setup_out(ed, transfer_request, hpcd);
 801244a:	687a      	ldr	r2, [r7, #4]
 801244c:	6939      	ldr	r1, [r7, #16]
 801244e:	6978      	ldr	r0, [r7, #20]
 8012450:	f7ff fe4a 	bl	80120e8 <_ux_dcd_stm32_setup_out>
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif
    }

}
 8012454:	e02f      	b.n	80124b6 <HAL_PCD_DataOutStageCallback+0xf2>
                    transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 8012456:	693b      	ldr	r3, [r7, #16]
 8012458:	691b      	ldr	r3, [r3, #16]
 801245a:	68fa      	ldr	r2, [r7, #12]
 801245c:	8a12      	ldrh	r2, [r2, #16]
 801245e:	441a      	add	r2, r3
 8012460:	693b      	ldr	r3, [r7, #16]
 8012462:	611a      	str	r2, [r3, #16]
                    HAL_PCD_EP_Receive(hpcd,
 8012464:	68fb      	ldr	r3, [r7, #12]
 8012466:	7b99      	ldrb	r1, [r3, #14]
                                transfer_request -> ux_slave_transfer_request_current_data_pointer,
 8012468:	693b      	ldr	r3, [r7, #16]
 801246a:	691a      	ldr	r2, [r3, #16]
                                endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize);
 801246c:	68fb      	ldr	r3, [r7, #12]
 801246e:	8a1b      	ldrh	r3, [r3, #16]
                    HAL_PCD_EP_Receive(hpcd,
 8012470:	6878      	ldr	r0, [r7, #4]
 8012472:	f7ef fca5 	bl	8001dc0 <HAL_PCD_EP_Receive>
}
 8012476:	e01e      	b.n	80124b6 <HAL_PCD_DataOutStageCallback+0xf2>
                transfer_request -> ux_slave_transfer_request_completion_code =  UX_TRANSFER_BUFFER_OVERFLOW;
 8012478:	693b      	ldr	r3, [r7, #16]
 801247a:	2227      	movs	r2, #39	@ 0x27
 801247c:	625a      	str	r2, [r3, #36]	@ 0x24
                if (transfer_request -> ux_slave_transfer_request_completion_function)
 801247e:	693b      	ldr	r3, [r7, #16]
 8012480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012482:	2b00      	cmp	r3, #0
 8012484:	d017      	beq.n	80124b6 <HAL_PCD_DataOutStageCallback+0xf2>
                    transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 8012486:	693b      	ldr	r3, [r7, #16]
 8012488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801248a:	6938      	ldr	r0, [r7, #16]
 801248c:	4798      	blx	r3
}
 801248e:	e012      	b.n	80124b6 <HAL_PCD_DataOutStageCallback+0xf2>
        transfer_request -> ux_slave_transfer_request_actual_length =  HAL_PCD_EP_GetRxCount(hpcd, epnum);
 8012490:	78fb      	ldrb	r3, [r7, #3]
 8012492:	4619      	mov	r1, r3
 8012494:	6878      	ldr	r0, [r7, #4]
 8012496:	f7ef fcc5 	bl	8001e24 <HAL_PCD_EP_GetRxCount>
 801249a:	4602      	mov	r2, r0
 801249c:	693b      	ldr	r3, [r7, #16]
 801249e:	619a      	str	r2, [r3, #24]
        transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 80124a0:	693b      	ldr	r3, [r7, #16]
 80124a2:	2200      	movs	r2, #0
 80124a4:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 80124a6:	693b      	ldr	r3, [r7, #16]
 80124a8:	2202      	movs	r2, #2
 80124aa:	601a      	str	r2, [r3, #0]
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
 80124ac:	693b      	ldr	r3, [r7, #16]
 80124ae:	3330      	adds	r3, #48	@ 0x30
 80124b0:	4618      	mov	r0, r3
 80124b2:	f7ff f9e5 	bl	8011880 <_ux_utility_semaphore_put>
}
 80124b6:	bf00      	nop
 80124b8:	3720      	adds	r7, #32
 80124ba:	46bd      	mov	sp, r7
 80124bc:	bd80      	pop	{r7, pc}
 80124be:	bf00      	nop
 80124c0:	20003af8 	.word	0x20003af8

080124c4 <HAL_PCD_ResetCallback>:
/*  01-31-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 80124c4:	b580      	push	{r7, lr}
 80124c6:	b082      	sub	sp, #8
 80124c8:	af00      	add	r7, sp, #0
 80124ca:	6078      	str	r0, [r7, #4]

    /* If the device is attached or configured, we need to disconnect it.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state !=  UX_DEVICE_RESET)
 80124cc:	4b14      	ldr	r3, [pc, #80]	@ (8012520 <HAL_PCD_ResetCallback+0x5c>)
 80124ce:	681b      	ldr	r3, [r3, #0]
 80124d0:	6a1b      	ldr	r3, [r3, #32]
 80124d2:	2b00      	cmp	r3, #0
 80124d4:	d001      	beq.n	80124da <HAL_PCD_ResetCallback+0x16>
    {

        /* Disconnect the device.  */
        _ux_device_stack_disconnect();
 80124d6:	f7fd ff3b 	bl	8010350 <_ux_device_stack_disconnect>
    }

    /* Set USB Current Speed */
    switch(hpcd -> Init.speed)
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	79db      	ldrb	r3, [r3, #7]
 80124de:	2b00      	cmp	r3, #0
 80124e0:	d002      	beq.n	80124e8 <HAL_PCD_ResetCallback+0x24>
 80124e2:	2b02      	cmp	r3, #2
 80124e4:	d006      	beq.n	80124f4 <HAL_PCD_ResetCallback+0x30>
 80124e6:	e00b      	b.n	8012500 <HAL_PCD_ResetCallback+0x3c>
    {
#ifdef PCD_SPEED_HIGH
    case PCD_SPEED_HIGH:

        /* We are connected at high speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_HIGH_SPEED_DEVICE;
 80124e8:	4b0d      	ldr	r3, [pc, #52]	@ (8012520 <HAL_PCD_ResetCallback+0x5c>)
 80124ea:	681b      	ldr	r3, [r3, #0]
 80124ec:	2202      	movs	r2, #2
 80124ee:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
        break;
 80124f2:	e00b      	b.n	801250c <HAL_PCD_ResetCallback+0x48>
#endif
    case PCD_SPEED_FULL:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 80124f4:	4b0a      	ldr	r3, [pc, #40]	@ (8012520 <HAL_PCD_ResetCallback+0x5c>)
 80124f6:	681b      	ldr	r3, [r3, #0]
 80124f8:	2201      	movs	r2, #1
 80124fa:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
        break;
 80124fe:	e005      	b.n	801250c <HAL_PCD_ResetCallback+0x48>

    default:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 8012500:	4b07      	ldr	r3, [pc, #28]	@ (8012520 <HAL_PCD_ResetCallback+0x5c>)
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	2201      	movs	r2, #1
 8012506:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
        break;
 801250a:	bf00      	nop
    }

    /* Complete the device initialization.  */
    _ux_dcd_stm32_initialize_complete();
 801250c:	f000 fa62 	bl	80129d4 <_ux_dcd_stm32_initialize_complete>

    /* Mark the device as attached now.  */
    _ux_system_slave -> ux_system_slave_device.ux_slave_device_state =  UX_DEVICE_ATTACHED;
 8012510:	4b03      	ldr	r3, [pc, #12]	@ (8012520 <HAL_PCD_ResetCallback+0x5c>)
 8012512:	681b      	ldr	r3, [r3, #0]
 8012514:	2201      	movs	r2, #1
 8012516:	621a      	str	r2, [r3, #32]
}
 8012518:	bf00      	nop
 801251a:	3708      	adds	r7, #8
 801251c:	46bd      	mov	sp, r7
 801251e:	bd80      	pop	{r7, pc}
 8012520:	20003af8 	.word	0x20003af8

08012524 <HAL_PCD_SuspendCallback>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8012524:	b580      	push	{r7, lr}
 8012526:	b082      	sub	sp, #8
 8012528:	af00      	add	r7, sp, #0
 801252a:	6078      	str	r0, [r7, #4]

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801252c:	4b07      	ldr	r3, [pc, #28]	@ (801254c <HAL_PCD_SuspendCallback+0x28>)
 801252e:	681b      	ldr	r3, [r3, #0]
 8012530:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
 8012534:	2b00      	cmp	r3, #0
 8012536:	d005      	beq.n	8012544 <HAL_PCD_SuspendCallback+0x20>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_DEVICE_SUSPENDED);
 8012538:	4b04      	ldr	r3, [pc, #16]	@ (801254c <HAL_PCD_SuspendCallback+0x28>)
 801253a:	681b      	ldr	r3, [r3, #0]
 801253c:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
 8012540:	20f4      	movs	r0, #244	@ 0xf4
 8012542:	4798      	blx	r3
    }
}
 8012544:	bf00      	nop
 8012546:	3708      	adds	r7, #8
 8012548:	46bd      	mov	sp, r7
 801254a:	bd80      	pop	{r7, pc}
 801254c:	20003af8 	.word	0x20003af8

08012550 <HAL_PCD_ResumeCallback>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8012550:	b580      	push	{r7, lr}
 8012552:	b082      	sub	sp, #8
 8012554:	af00      	add	r7, sp, #0
 8012556:	6078      	str	r0, [r7, #4]

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 8012558:	4b07      	ldr	r3, [pc, #28]	@ (8012578 <HAL_PCD_ResumeCallback+0x28>)
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
 8012560:	2b00      	cmp	r3, #0
 8012562:	d005      	beq.n	8012570 <HAL_PCD_ResumeCallback+0x20>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_DEVICE_RESUMED);
 8012564:	4b04      	ldr	r3, [pc, #16]	@ (8012578 <HAL_PCD_ResumeCallback+0x28>)
 8012566:	681b      	ldr	r3, [r3, #0]
 8012568:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
 801256c:	20f3      	movs	r0, #243	@ 0xf3
 801256e:	4798      	blx	r3
    }
}
 8012570:	bf00      	nop
 8012572:	3708      	adds	r7, #8
 8012574:	46bd      	mov	sp, r7
 8012576:	bd80      	pop	{r7, pc}
 8012578:	20003af8 	.word	0x20003af8

0801257c <HAL_PCD_SOFCallback>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 801257c:	b580      	push	{r7, lr}
 801257e:	b082      	sub	sp, #8
 8012580:	af00      	add	r7, sp, #0
 8012582:	6078      	str	r0, [r7, #4]

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 8012584:	4b07      	ldr	r3, [pc, #28]	@ (80125a4 <HAL_PCD_SOFCallback+0x28>)
 8012586:	681b      	ldr	r3, [r3, #0]
 8012588:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
 801258c:	2b00      	cmp	r3, #0
 801258e:	d005      	beq.n	801259c <HAL_PCD_SOFCallback+0x20>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_SOF_RECEIVED);
 8012590:	4b04      	ldr	r3, [pc, #16]	@ (80125a4 <HAL_PCD_SOFCallback+0x28>)
 8012592:	681b      	ldr	r3, [r3, #0]
 8012594:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
 8012598:	20f0      	movs	r0, #240	@ 0xf0
 801259a:	4798      	blx	r3
    }
}
 801259c:	bf00      	nop
 801259e:	3708      	adds	r7, #8
 80125a0:	46bd      	mov	sp, r7
 80125a2:	bd80      	pop	{r7, pc}
 80125a4:	20003af8 	.word	0x20003af8

080125a8 <_stm32_ed_get>:
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    PCD_HandleTypeDef   *pcd_handle;
} UX_DCD_STM32;

static inline struct UX_DCD_STM32_ED_STRUCT *_stm32_ed_get(UX_DCD_STM32 *dcd_stm32, ULONG ep_addr)
{
 80125a8:	b480      	push	{r7}
 80125aa:	b085      	sub	sp, #20
 80125ac:	af00      	add	r7, sp, #0
 80125ae:	6078      	str	r0, [r7, #4]
 80125b0:	6039      	str	r1, [r7, #0]
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
ULONG ep_dir = ep_addr & 0x80u;
 80125b2:	683b      	ldr	r3, [r7, #0]
 80125b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80125b8:	60fb      	str	r3, [r7, #12]
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
ULONG ep_num = ep_addr & 0x7Fu;
 80125ba:	683b      	ldr	r3, [r7, #0]
 80125bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80125c0:	60bb      	str	r3, [r7, #8]

    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 80125c2:	68bb      	ldr	r3, [r7, #8]
 80125c4:	2b07      	cmp	r3, #7
 80125c6:	d807      	bhi.n	80125d8 <_stm32_ed_get+0x30>
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80125ce:	791b      	ldrb	r3, [r3, #4]
 80125d0:	461a      	mov	r2, r3
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 80125d2:	68bb      	ldr	r3, [r7, #8]
 80125d4:	4293      	cmp	r3, r2
 80125d6:	d301      	bcc.n	80125dc <_stm32_ed_get+0x34>
        return(UX_NULL);
 80125d8:	2300      	movs	r3, #0
 80125da:	e014      	b.n	8012606 <_stm32_ed_get+0x5e>

#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if (ep_dir)
 80125dc:	68fb      	ldr	r3, [r7, #12]
 80125de:	2b00      	cmp	r3, #0
 80125e0:	d009      	beq.n	80125f6 <_stm32_ed_get+0x4e>
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
 80125e2:	68ba      	ldr	r2, [r7, #8]
 80125e4:	4613      	mov	r3, r2
 80125e6:	005b      	lsls	r3, r3, #1
 80125e8:	4413      	add	r3, r2
 80125ea:	009b      	lsls	r3, r3, #2
 80125ec:	3360      	adds	r3, #96	@ 0x60
 80125ee:	687a      	ldr	r2, [r7, #4]
 80125f0:	4413      	add	r3, r2
 80125f2:	3304      	adds	r3, #4
 80125f4:	e007      	b.n	8012606 <_stm32_ed_get+0x5e>
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */

    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 80125f6:	68ba      	ldr	r2, [r7, #8]
 80125f8:	4613      	mov	r3, r2
 80125fa:	005b      	lsls	r3, r3, #1
 80125fc:	4413      	add	r3, r2
 80125fe:	009b      	lsls	r3, r3, #2
 8012600:	687a      	ldr	r2, [r7, #4]
 8012602:	4413      	add	r3, r2
 8012604:	3304      	adds	r3, #4
}
 8012606:	4618      	mov	r0, r3
 8012608:	3714      	adds	r7, #20
 801260a:	46bd      	mov	sp, r7
 801260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012610:	4770      	bx	lr

08012612 <_ux_dcd_stm32_endpoint_create>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_create(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 8012612:	b580      	push	{r7, lr}
 8012614:	b084      	sub	sp, #16
 8012616:	af00      	add	r7, sp, #0
 8012618:	6078      	str	r0, [r7, #4]
 801261a:	6039      	str	r1, [r7, #0]
UX_DCD_STM32_ED     *ed;
ULONG               stm32_endpoint_index;


    /* The endpoint index in the array of the STM32 must match the endpoint number.  */
    stm32_endpoint_index =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & ~UX_ENDPOINT_DIRECTION;
 801261c:	683b      	ldr	r3, [r7, #0]
 801261e:	7b9b      	ldrb	r3, [r3, #14]
 8012620:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012624:	60fb      	str	r3, [r7, #12]

    /* Get STM32 ED.  */
    ed = _stm32_ed_get(dcd_stm32, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress);
 8012626:	683b      	ldr	r3, [r7, #0]
 8012628:	7b9b      	ldrb	r3, [r3, #14]
 801262a:	4619      	mov	r1, r3
 801262c:	6878      	ldr	r0, [r7, #4]
 801262e:	f7ff ffbb 	bl	80125a8 <_stm32_ed_get>
 8012632:	60b8      	str	r0, [r7, #8]

    if (ed == UX_NULL)
 8012634:	68bb      	ldr	r3, [r7, #8]
 8012636:	2b00      	cmp	r3, #0
 8012638:	d101      	bne.n	801263e <_ux_dcd_stm32_endpoint_create+0x2c>
        return(UX_NO_ED_AVAILABLE);
 801263a:	2314      	movs	r3, #20
 801263c:	e030      	b.n	80126a0 <_ux_dcd_stm32_endpoint_create+0x8e>

    /* Check the endpoint status, if it is free, reserve it. If not reject this endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 801263e:	68bb      	ldr	r3, [r7, #8]
 8012640:	685b      	ldr	r3, [r3, #4]
 8012642:	f003 0301 	and.w	r3, r3, #1
 8012646:	2b00      	cmp	r3, #0
 8012648:	d129      	bne.n	801269e <_ux_dcd_stm32_endpoint_create+0x8c>
    {

        /* We can use this endpoint.  */
        ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_USED;
 801264a:	68bb      	ldr	r3, [r7, #8]
 801264c:	685b      	ldr	r3, [r3, #4]
 801264e:	f043 0201 	orr.w	r2, r3, #1
 8012652:	68bb      	ldr	r3, [r7, #8]
 8012654:	605a      	str	r2, [r3, #4]

        /* Keep the physical endpoint address in the endpoint container.  */
        endpoint -> ux_slave_endpoint_ed =  (VOID *) ed;
 8012656:	683b      	ldr	r3, [r7, #0]
 8012658:	68ba      	ldr	r2, [r7, #8]
 801265a:	609a      	str	r2, [r3, #8]

        /* Save the endpoint pointer.  */
        ed -> ux_dcd_stm32_ed_endpoint =  endpoint;
 801265c:	68bb      	ldr	r3, [r7, #8]
 801265e:	683a      	ldr	r2, [r7, #0]
 8012660:	601a      	str	r2, [r3, #0]

        /* And its index.  */
        ed -> ux_dcd_stm32_ed_index =  stm32_endpoint_index;
 8012662:	68fb      	ldr	r3, [r7, #12]
 8012664:	b2da      	uxtb	r2, r3
 8012666:	68bb      	ldr	r3, [r7, #8]
 8012668:	725a      	strb	r2, [r3, #9]

        /* And its direction.  */
        ed -> ux_dcd_stm32_ed_direction =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION;
 801266a:	683b      	ldr	r3, [r7, #0]
 801266c:	7b9b      	ldrb	r3, [r3, #14]
 801266e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8012672:	b2da      	uxtb	r2, r3
 8012674:	68bb      	ldr	r3, [r7, #8]
 8012676:	729a      	strb	r2, [r3, #10]

        /* Check if it is non-control endpoint.  */
        if (stm32_endpoint_index != 0)
 8012678:	68fb      	ldr	r3, [r7, #12]
 801267a:	2b00      	cmp	r3, #0
 801267c:	d00d      	beq.n	801269a <_ux_dcd_stm32_endpoint_create+0x88>
        {

            /* Open the endpoint.  */
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 8012684:	683b      	ldr	r3, [r7, #0]
 8012686:	7b99      	ldrb	r1, [r3, #14]
 8012688:	683b      	ldr	r3, [r7, #0]
 801268a:	8a1a      	ldrh	r2, [r3, #16]
                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize,
                            endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE);
 801268c:	683b      	ldr	r3, [r7, #0]
 801268e:	7bdb      	ldrb	r3, [r3, #15]
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 8012690:	f003 0303 	and.w	r3, r3, #3
 8012694:	b2db      	uxtb	r3, r3
 8012696:	f7ef fae8 	bl	8001c6a <HAL_PCD_EP_Open>
        }

        /* Return successful completion.  */
        return(UX_SUCCESS);
 801269a:	2300      	movs	r3, #0
 801269c:	e000      	b.n	80126a0 <_ux_dcd_stm32_endpoint_create+0x8e>
    }

    /* Return an error.  */
    return(UX_NO_ED_AVAILABLE);
 801269e:	2314      	movs	r3, #20
}
 80126a0:	4618      	mov	r0, r3
 80126a2:	3710      	adds	r7, #16
 80126a4:	46bd      	mov	sp, r7
 80126a6:	bd80      	pop	{r7, pc}

080126a8 <_ux_dcd_stm32_endpoint_destroy>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_destroy(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 80126a8:	b580      	push	{r7, lr}
 80126aa:	b084      	sub	sp, #16
 80126ac:	af00      	add	r7, sp, #0
 80126ae:	6078      	str	r0, [r7, #4]
 80126b0:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED     *ed;


    /* Keep the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 80126b2:	683b      	ldr	r3, [r7, #0]
 80126b4:	689b      	ldr	r3, [r3, #8]
 80126b6:	60fb      	str	r3, [r7, #12]

    /* We can free this endpoint.  */
    ed -> ux_dcd_stm32_ed_status =  UX_DCD_STM32_ED_STATUS_UNUSED;
 80126b8:	68fb      	ldr	r3, [r7, #12]
 80126ba:	2200      	movs	r2, #0
 80126bc:	605a      	str	r2, [r3, #4]

    /* Deactivate the endpoint.  */
    HAL_PCD_EP_Close(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 80126c4:	683b      	ldr	r3, [r7, #0]
 80126c6:	7b9b      	ldrb	r3, [r3, #14]
 80126c8:	4619      	mov	r1, r3
 80126ca:	4610      	mov	r0, r2
 80126cc:	f7ef fb2e 	bl	8001d2c <HAL_PCD_EP_Close>

    /* This function never fails.  */
    return(UX_SUCCESS);
 80126d0:	2300      	movs	r3, #0
}
 80126d2:	4618      	mov	r0, r3
 80126d4:	3710      	adds	r7, #16
 80126d6:	46bd      	mov	sp, r7
 80126d8:	bd80      	pop	{r7, pc}

080126da <_ux_dcd_stm32_endpoint_reset>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_reset(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 80126da:	b580      	push	{r7, lr}
 80126dc:	b088      	sub	sp, #32
 80126de:	af00      	add	r7, sp, #0
 80126e0:	6078      	str	r0, [r7, #4]
 80126e2:	6039      	str	r1, [r7, #0]
UX_INTERRUPT_SAVE_AREA
UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 80126e4:	683b      	ldr	r3, [r7, #0]
 80126e6:	689b      	ldr	r3, [r3, #8]
 80126e8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80126ea:	f3ef 8310 	mrs	r3, PRIMASK
 80126ee:	617b      	str	r3, [r7, #20]
    return(posture);
 80126f0:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 80126f2:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 80126f4:	b672      	cpsid	i
    return(int_posture);
 80126f6:	693b      	ldr	r3, [r7, #16]

    UX_DISABLE
 80126f8:	61bb      	str	r3, [r7, #24]

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 80126fa:	69fb      	ldr	r3, [r7, #28]
 80126fc:	685b      	ldr	r3, [r3, #4]
 80126fe:	f423 7243 	bic.w	r2, r3, #780	@ 0x30c
 8012702:	69fb      	ldr	r3, [r7, #28]
 8012704:	605a      	str	r2, [r3, #4]
                                      UX_DCD_STM32_ED_STATUS_DONE |
                                      UX_DCD_STM32_ED_STATUS_SETUP);

    /* Set the state of the endpoint to IDLE.  */
    ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 8012706:	69fb      	ldr	r3, [r7, #28]
 8012708:	2200      	movs	r2, #0
 801270a:	721a      	strb	r2, [r3, #8]

    /* Clear STALL condition.  */
    HAL_PCD_EP_ClrStall(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress);
 801270c:	687b      	ldr	r3, [r7, #4]
 801270e:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8012712:	683b      	ldr	r3, [r7, #0]
 8012714:	7b9b      	ldrb	r3, [r3, #14]
 8012716:	4619      	mov	r1, r3
 8012718:	4610      	mov	r0, r2
 801271a:	f7ef fc27 	bl	8001f6c <HAL_PCD_EP_ClrStall>

    /* Flush buffer.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801271e:	687b      	ldr	r3, [r7, #4]
 8012720:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8012724:	683b      	ldr	r3, [r7, #0]
 8012726:	7b9b      	ldrb	r3, [r3, #14]
 8012728:	4619      	mov	r1, r3
 801272a:	4610      	mov	r0, r2
 801272c:	f7ef fca5 	bl	800207a <HAL_PCD_EP_Flush>

#ifndef UX_DEVICE_STANDALONE

    /* Wakeup pending thread.  */
    if (endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore.tx_semaphore_suspended_count)
 8012730:	683b      	ldr	r3, [r7, #0]
 8012732:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012734:	2b00      	cmp	r3, #0
 8012736:	d004      	beq.n	8012742 <_ux_dcd_stm32_endpoint_reset+0x68>
        _ux_utility_semaphore_put(&endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore);
 8012738:	683b      	ldr	r3, [r7, #0]
 801273a:	3350      	adds	r3, #80	@ 0x50
 801273c:	4618      	mov	r0, r3
 801273e:	f7ff f89f 	bl	8011880 <_ux_utility_semaphore_put>
 8012742:	69bb      	ldr	r3, [r7, #24]
 8012744:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8012746:	68fb      	ldr	r3, [r7, #12]
 8012748:	f383 8810 	msr	PRIMASK, r3
}
 801274c:	bf00      	nop
#endif

    UX_RESTORE

    /* This function never fails.  */
    return(UX_SUCCESS);
 801274e:	2300      	movs	r3, #0
}
 8012750:	4618      	mov	r0, r3
 8012752:	3720      	adds	r7, #32
 8012754:	46bd      	mov	sp, r7
 8012756:	bd80      	pop	{r7, pc}

08012758 <_ux_dcd_stm32_endpoint_stall>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_stall(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 8012758:	b580      	push	{r7, lr}
 801275a:	b084      	sub	sp, #16
 801275c:	af00      	add	r7, sp, #0
 801275e:	6078      	str	r0, [r7, #4]
 8012760:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 8012762:	683b      	ldr	r3, [r7, #0]
 8012764:	689b      	ldr	r3, [r3, #8]
 8012766:	60fb      	str	r3, [r7, #12]

    /* Set the endpoint to stall.  */
    ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_STALLED;
 8012768:	68fb      	ldr	r3, [r7, #12]
 801276a:	685b      	ldr	r3, [r3, #4]
 801276c:	f043 0204 	orr.w	r2, r3, #4
 8012770:	68fb      	ldr	r3, [r7, #12]
 8012772:	605a      	str	r2, [r3, #4]

    /* Stall the endpoint.  */
    HAL_PCD_EP_SetStall(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress | ed -> ux_dcd_stm32_ed_direction);
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 801277a:	683b      	ldr	r3, [r7, #0]
 801277c:	7b9a      	ldrb	r2, [r3, #14]
 801277e:	68fb      	ldr	r3, [r7, #12]
 8012780:	7a9b      	ldrb	r3, [r3, #10]
 8012782:	4313      	orrs	r3, r2
 8012784:	b2db      	uxtb	r3, r3
 8012786:	4619      	mov	r1, r3
 8012788:	f7ef fb9c 	bl	8001ec4 <HAL_PCD_EP_SetStall>

    /* This function never fails.  */
    return(UX_SUCCESS);
 801278c:	2300      	movs	r3, #0
}
 801278e:	4618      	mov	r0, r3
 8012790:	3710      	adds	r7, #16
 8012792:	46bd      	mov	sp, r7
 8012794:	bd80      	pop	{r7, pc}

08012796 <_stm32_ed_get>:
{
 8012796:	b480      	push	{r7}
 8012798:	b085      	sub	sp, #20
 801279a:	af00      	add	r7, sp, #0
 801279c:	6078      	str	r0, [r7, #4]
 801279e:	6039      	str	r1, [r7, #0]
ULONG ep_dir = ep_addr & 0x80u;
 80127a0:	683b      	ldr	r3, [r7, #0]
 80127a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80127a6:	60fb      	str	r3, [r7, #12]
ULONG ep_num = ep_addr & 0x7Fu;
 80127a8:	683b      	ldr	r3, [r7, #0]
 80127aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80127ae:	60bb      	str	r3, [r7, #8]
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 80127b0:	68bb      	ldr	r3, [r7, #8]
 80127b2:	2b07      	cmp	r3, #7
 80127b4:	d807      	bhi.n	80127c6 <_stm32_ed_get+0x30>
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80127bc:	791b      	ldrb	r3, [r3, #4]
 80127be:	461a      	mov	r2, r3
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 80127c0:	68bb      	ldr	r3, [r7, #8]
 80127c2:	4293      	cmp	r3, r2
 80127c4:	d301      	bcc.n	80127ca <_stm32_ed_get+0x34>
        return(UX_NULL);
 80127c6:	2300      	movs	r3, #0
 80127c8:	e014      	b.n	80127f4 <_stm32_ed_get+0x5e>
    if (ep_dir)
 80127ca:	68fb      	ldr	r3, [r7, #12]
 80127cc:	2b00      	cmp	r3, #0
 80127ce:	d009      	beq.n	80127e4 <_stm32_ed_get+0x4e>
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
 80127d0:	68ba      	ldr	r2, [r7, #8]
 80127d2:	4613      	mov	r3, r2
 80127d4:	005b      	lsls	r3, r3, #1
 80127d6:	4413      	add	r3, r2
 80127d8:	009b      	lsls	r3, r3, #2
 80127da:	3360      	adds	r3, #96	@ 0x60
 80127dc:	687a      	ldr	r2, [r7, #4]
 80127de:	4413      	add	r3, r2
 80127e0:	3304      	adds	r3, #4
 80127e2:	e007      	b.n	80127f4 <_stm32_ed_get+0x5e>
    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 80127e4:	68ba      	ldr	r2, [r7, #8]
 80127e6:	4613      	mov	r3, r2
 80127e8:	005b      	lsls	r3, r3, #1
 80127ea:	4413      	add	r3, r2
 80127ec:	009b      	lsls	r3, r3, #2
 80127ee:	687a      	ldr	r2, [r7, #4]
 80127f0:	4413      	add	r3, r2
 80127f2:	3304      	adds	r3, #4
}
 80127f4:	4618      	mov	r0, r3
 80127f6:	3714      	adds	r7, #20
 80127f8:	46bd      	mov	sp, r7
 80127fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127fe:	4770      	bx	lr

08012800 <_ux_dcd_stm32_endpoint_status>:
/*                                            added bi-dir EP support,    */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_status(UX_DCD_STM32 *dcd_stm32, ULONG endpoint_index)
{
 8012800:	b580      	push	{r7, lr}
 8012802:	b084      	sub	sp, #16
 8012804:	af00      	add	r7, sp, #0
 8012806:	6078      	str	r0, [r7, #4]
 8012808:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED      *ed;


    /* Fetch the address of the physical endpoint.  */
    ed = _stm32_ed_get(dcd_stm32, endpoint_index);
 801280a:	6839      	ldr	r1, [r7, #0]
 801280c:	6878      	ldr	r0, [r7, #4]
 801280e:	f7ff ffc2 	bl	8012796 <_stm32_ed_get>
 8012812:	60f8      	str	r0, [r7, #12]

    /* Check the endpoint status, if it is free, we have a illegal endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 8012814:	68fb      	ldr	r3, [r7, #12]
 8012816:	685b      	ldr	r3, [r3, #4]
 8012818:	f003 0301 	and.w	r3, r3, #1
 801281c:	2b00      	cmp	r3, #0
 801281e:	d101      	bne.n	8012824 <_ux_dcd_stm32_endpoint_status+0x24>
        return(UX_ERROR);
 8012820:	23ff      	movs	r3, #255	@ 0xff
 8012822:	e008      	b.n	8012836 <_ux_dcd_stm32_endpoint_status+0x36>

    /* Check if the endpoint is stalled.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_STALLED) == 0)
 8012824:	68fb      	ldr	r3, [r7, #12]
 8012826:	685b      	ldr	r3, [r3, #4]
 8012828:	f003 0304 	and.w	r3, r3, #4
 801282c:	2b00      	cmp	r3, #0
 801282e:	d101      	bne.n	8012834 <_ux_dcd_stm32_endpoint_status+0x34>
        return(UX_FALSE);
 8012830:	2300      	movs	r3, #0
 8012832:	e000      	b.n	8012836 <_ux_dcd_stm32_endpoint_status+0x36>
    else
        return(UX_TRUE);
 8012834:	2301      	movs	r3, #1
}
 8012836:	4618      	mov	r0, r3
 8012838:	3710      	adds	r7, #16
 801283a:	46bd      	mov	sp, r7
 801283c:	bd80      	pop	{r7, pc}

0801283e <_ux_dcd_stm32_frame_number_get>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_frame_number_get(UX_DCD_STM32 *dcd_stm32, ULONG *frame_number)
{
 801283e:	b480      	push	{r7}
 8012840:	b083      	sub	sp, #12
 8012842:	af00      	add	r7, sp, #0
 8012844:	6078      	str	r0, [r7, #4]
 8012846:	6039      	str	r1, [r7, #0]

    /* This function never fails. */
    return(UX_SUCCESS);
 8012848:	2300      	movs	r3, #0
}
 801284a:	4618      	mov	r0, r3
 801284c:	370c      	adds	r7, #12
 801284e:	46bd      	mov	sp, r7
 8012850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012854:	4770      	bx	lr
	...

08012858 <_ux_dcd_stm32_function>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_function(UX_SLAVE_DCD *dcd, UINT function, VOID *parameter)
{
 8012858:	b580      	push	{r7, lr}
 801285a:	b086      	sub	sp, #24
 801285c:	af00      	add	r7, sp, #0
 801285e:	60f8      	str	r0, [r7, #12]
 8012860:	60b9      	str	r1, [r7, #8]
 8012862:	607a      	str	r2, [r7, #4]
UINT             status;
UX_DCD_STM32     *dcd_stm32;


    /* Check the status of the controller.  */
    if (dcd -> ux_slave_dcd_status == UX_UNUSED)
 8012864:	68fb      	ldr	r3, [r7, #12]
 8012866:	681b      	ldr	r3, [r3, #0]
 8012868:	2b00      	cmp	r3, #0
 801286a:	d106      	bne.n	801287a <_ux_dcd_stm32_function+0x22>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_CONTROLLER_UNKNOWN);
 801286c:	2255      	movs	r2, #85	@ 0x55
 801286e:	2102      	movs	r1, #2
 8012870:	2002      	movs	r0, #2
 8012872:	f7fe fb03 	bl	8010e7c <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONTROLLER_UNKNOWN, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_CONTROLLER_UNKNOWN);
 8012876:	2355      	movs	r3, #85	@ 0x55
 8012878:	e077      	b.n	801296a <_ux_dcd_stm32_function+0x112>
    }

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 =  (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801287a:	68fb      	ldr	r3, [r7, #12]
 801287c:	69db      	ldr	r3, [r3, #28]
 801287e:	613b      	str	r3, [r7, #16]

    /* Look at the function and route it.  */
    switch(function)
 8012880:	68bb      	ldr	r3, [r7, #8]
 8012882:	3b0a      	subs	r3, #10
 8012884:	2b0b      	cmp	r3, #11
 8012886:	d867      	bhi.n	8012958 <_ux_dcd_stm32_function+0x100>
 8012888:	a201      	add	r2, pc, #4	@ (adr r2, 8012890 <_ux_dcd_stm32_function+0x38>)
 801288a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801288e:	bf00      	nop
 8012890:	080128c1 	.word	0x080128c1
 8012894:	08012959 	.word	0x08012959
 8012898:	080128cd 	.word	0x080128cd
 801289c:	080128d9 	.word	0x080128d9
 80128a0:	080128e5 	.word	0x080128e5
 80128a4:	080128f1 	.word	0x080128f1
 80128a8:	080128fd 	.word	0x080128fd
 80128ac:	08012915 	.word	0x08012915
 80128b0:	08012959 	.word	0x08012959
 80128b4:	0801292d 	.word	0x0801292d
 80128b8:	08012909 	.word	0x08012909
 80128bc:	0801294b 	.word	0x0801294b
    {

    case UX_DCD_GET_FRAME_NUMBER:

        status =  _ux_dcd_stm32_frame_number_get(dcd_stm32, (ULONG *) parameter);
 80128c0:	6879      	ldr	r1, [r7, #4]
 80128c2:	6938      	ldr	r0, [r7, #16]
 80128c4:	f7ff ffbb 	bl	801283e <_ux_dcd_stm32_frame_number_get>
 80128c8:	6178      	str	r0, [r7, #20]
        break;
 80128ca:	e04d      	b.n	8012968 <_ux_dcd_stm32_function+0x110>
    case UX_DCD_TRANSFER_REQUEST:

#if defined(UX_DEVICE_STANDALONE)
        status =  _ux_dcd_stm32_transfer_run(dcd_stm32, (UX_SLAVE_TRANSFER *) parameter);
#else
        status =  _ux_dcd_stm32_transfer_request(dcd_stm32, (UX_SLAVE_TRANSFER *) parameter);
 80128cc:	6879      	ldr	r1, [r7, #4]
 80128ce:	6938      	ldr	r0, [r7, #16]
 80128d0:	f000 f96b 	bl	8012baa <_ux_dcd_stm32_transfer_request>
 80128d4:	6178      	str	r0, [r7, #20]
#endif /* defined(UX_DEVICE_STANDALONE) */
        break;
 80128d6:	e047      	b.n	8012968 <_ux_dcd_stm32_function+0x110>

    case UX_DCD_TRANSFER_ABORT:
        status = _ux_dcd_stm32_transfer_abort(dcd_stm32, parameter);
 80128d8:	6879      	ldr	r1, [r7, #4]
 80128da:	6938      	ldr	r0, [r7, #16]
 80128dc:	f000 f946 	bl	8012b6c <_ux_dcd_stm32_transfer_abort>
 80128e0:	6178      	str	r0, [r7, #20]
        break;
 80128e2:	e041      	b.n	8012968 <_ux_dcd_stm32_function+0x110>

    case UX_DCD_CREATE_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_create(dcd_stm32, parameter);
 80128e4:	6879      	ldr	r1, [r7, #4]
 80128e6:	6938      	ldr	r0, [r7, #16]
 80128e8:	f7ff fe93 	bl	8012612 <_ux_dcd_stm32_endpoint_create>
 80128ec:	6178      	str	r0, [r7, #20]
        break;
 80128ee:	e03b      	b.n	8012968 <_ux_dcd_stm32_function+0x110>

    case UX_DCD_DESTROY_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_destroy(dcd_stm32, parameter);
 80128f0:	6879      	ldr	r1, [r7, #4]
 80128f2:	6938      	ldr	r0, [r7, #16]
 80128f4:	f7ff fed8 	bl	80126a8 <_ux_dcd_stm32_endpoint_destroy>
 80128f8:	6178      	str	r0, [r7, #20]
        break;
 80128fa:	e035      	b.n	8012968 <_ux_dcd_stm32_function+0x110>

    case UX_DCD_RESET_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_reset(dcd_stm32, parameter);
 80128fc:	6879      	ldr	r1, [r7, #4]
 80128fe:	6938      	ldr	r0, [r7, #16]
 8012900:	f7ff feeb 	bl	80126da <_ux_dcd_stm32_endpoint_reset>
 8012904:	6178      	str	r0, [r7, #20]
        break;
 8012906:	e02f      	b.n	8012968 <_ux_dcd_stm32_function+0x110>

    case UX_DCD_STALL_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_stall(dcd_stm32, parameter);
 8012908:	6879      	ldr	r1, [r7, #4]
 801290a:	6938      	ldr	r0, [r7, #16]
 801290c:	f7ff ff24 	bl	8012758 <_ux_dcd_stm32_endpoint_stall>
 8012910:	6178      	str	r0, [r7, #20]
        break;
 8012912:	e029      	b.n	8012968 <_ux_dcd_stm32_function+0x110>

    case UX_DCD_SET_DEVICE_ADDRESS:

        status =  HAL_PCD_SetAddress(dcd_stm32 -> pcd_handle, (uint8_t)(ULONG) parameter);
 8012914:	693b      	ldr	r3, [r7, #16]
 8012916:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 801291a:	687a      	ldr	r2, [r7, #4]
 801291c:	b2d2      	uxtb	r2, r2
 801291e:	4611      	mov	r1, r2
 8012920:	4618      	mov	r0, r3
 8012922:	f7ef f97e 	bl	8001c22 <HAL_PCD_SetAddress>
 8012926:	4603      	mov	r3, r0
 8012928:	617b      	str	r3, [r7, #20]
        break;
 801292a:	e01d      	b.n	8012968 <_ux_dcd_stm32_function+0x110>

    case UX_DCD_CHANGE_STATE:

        if ((ULONG) parameter == UX_DEVICE_FORCE_DISCONNECT)
 801292c:	687b      	ldr	r3, [r7, #4]
 801292e:	2b0b      	cmp	r3, #11
 8012930:	d108      	bne.n	8012944 <_ux_dcd_stm32_function+0xec>
        {
          /* Disconnect the USB device */
          status =  HAL_PCD_Stop(dcd_stm32 -> pcd_handle);
 8012932:	693b      	ldr	r3, [r7, #16]
 8012934:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8012938:	4618      	mov	r0, r3
 801293a:	f7ef f85b 	bl	80019f4 <HAL_PCD_Stop>
 801293e:	4603      	mov	r3, r0
 8012940:	617b      	str	r3, [r7, #20]
        else
        {
          status = UX_SUCCESS;
        }

        break;
 8012942:	e011      	b.n	8012968 <_ux_dcd_stm32_function+0x110>
          status = UX_SUCCESS;
 8012944:	2300      	movs	r3, #0
 8012946:	617b      	str	r3, [r7, #20]
        break;
 8012948:	e00e      	b.n	8012968 <_ux_dcd_stm32_function+0x110>

    case UX_DCD_ENDPOINT_STATUS:

        status =  _ux_dcd_stm32_endpoint_status(dcd_stm32, (ULONG) parameter);
 801294a:	687b      	ldr	r3, [r7, #4]
 801294c:	4619      	mov	r1, r3
 801294e:	6938      	ldr	r0, [r7, #16]
 8012950:	f7ff ff56 	bl	8012800 <_ux_dcd_stm32_endpoint_status>
 8012954:	6178      	str	r0, [r7, #20]
        break;
 8012956:	e007      	b.n	8012968 <_ux_dcd_stm32_function+0x110>
#endif /* defined(UX_DEVICE_STANDALONE) */

    default:

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_FUNCTION_NOT_SUPPORTED);
 8012958:	2254      	movs	r2, #84	@ 0x54
 801295a:	2102      	movs	r1, #2
 801295c:	2002      	movs	r0, #2
 801295e:	f7fe fa8d 	bl	8010e7c <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        status =  UX_FUNCTION_NOT_SUPPORTED;
 8012962:	2354      	movs	r3, #84	@ 0x54
 8012964:	617b      	str	r3, [r7, #20]
        break;
 8012966:	bf00      	nop
    }

    /* Return completion status.  */
    return(status);
 8012968:	697b      	ldr	r3, [r7, #20]
}
 801296a:	4618      	mov	r0, r3
 801296c:	3718      	adds	r7, #24
 801296e:	46bd      	mov	sp, r7
 8012970:	bd80      	pop	{r7, pc}
 8012972:	bf00      	nop

08012974 <_ux_dcd_stm32_initialize>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize(ULONG dcd_io, ULONG parameter)
{
 8012974:	b580      	push	{r7, lr}
 8012976:	b084      	sub	sp, #16
 8012978:	af00      	add	r7, sp, #0
 801297a:	6078      	str	r0, [r7, #4]
 801297c:	6039      	str	r1, [r7, #0]


    UX_PARAMETER_NOT_USED(dcd_io);

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801297e:	4b13      	ldr	r3, [pc, #76]	@ (80129cc <_ux_dcd_stm32_initialize+0x58>)
 8012980:	681b      	ldr	r3, [r3, #0]
 8012982:	60fb      	str	r3, [r7, #12]

    /* The controller initialized here is of STM32 type.  */
    dcd -> ux_slave_dcd_controller_type =  UX_DCD_STM32_SLAVE_CONTROLLER;
 8012984:	68fb      	ldr	r3, [r7, #12]
 8012986:	2280      	movs	r2, #128	@ 0x80
 8012988:	605a      	str	r2, [r3, #4]

    /* Allocate memory for this STM32 DCD instance.  */
    dcd_stm32 =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_DCD_STM32));
 801298a:	22c8      	movs	r2, #200	@ 0xc8
 801298c:	2100      	movs	r1, #0
 801298e:	2000      	movs	r0, #0
 8012990:	f7fe fc0c 	bl	80111ac <_ux_utility_memory_allocate>
 8012994:	60b8      	str	r0, [r7, #8]

    /* Check if memory was properly allocated.  */
    if(dcd_stm32 == UX_NULL)
 8012996:	68bb      	ldr	r3, [r7, #8]
 8012998:	2b00      	cmp	r3, #0
 801299a:	d101      	bne.n	80129a0 <_ux_dcd_stm32_initialize+0x2c>
        return(UX_MEMORY_INSUFFICIENT);
 801299c:	2312      	movs	r3, #18
 801299e:	e010      	b.n	80129c2 <_ux_dcd_stm32_initialize+0x4e>

    /* Set the pointer to the STM32 DCD.  */
    dcd -> ux_slave_dcd_controller_hardware =  (VOID *) dcd_stm32;
 80129a0:	68fb      	ldr	r3, [r7, #12]
 80129a2:	68ba      	ldr	r2, [r7, #8]
 80129a4:	61da      	str	r2, [r3, #28]

    /* Set the generic DCD owner for the STM32 DCD.  */
    dcd_stm32 -> ux_dcd_stm32_dcd_owner =  dcd;
 80129a6:	68bb      	ldr	r3, [r7, #8]
 80129a8:	68fa      	ldr	r2, [r7, #12]
 80129aa:	601a      	str	r2, [r3, #0]

    /* Initialize the function collector for this DCD.  */
    dcd -> ux_slave_dcd_function =  _ux_dcd_stm32_function;
 80129ac:	68fb      	ldr	r3, [r7, #12]
 80129ae:	4a08      	ldr	r2, [pc, #32]	@ (80129d0 <_ux_dcd_stm32_initialize+0x5c>)
 80129b0:	619a      	str	r2, [r3, #24]

    dcd_stm32 -> pcd_handle = (PCD_HandleTypeDef *)parameter;
 80129b2:	683a      	ldr	r2, [r7, #0]
 80129b4:	68bb      	ldr	r3, [r7, #8]
 80129b6:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

    /* Set the state of the controller to OPERATIONAL now.  */
    dcd -> ux_slave_dcd_status =  UX_DCD_STATUS_OPERATIONAL;
 80129ba:	68fb      	ldr	r3, [r7, #12]
 80129bc:	2201      	movs	r2, #1
 80129be:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 80129c0:	2300      	movs	r3, #0
}
 80129c2:	4618      	mov	r0, r3
 80129c4:	3710      	adds	r7, #16
 80129c6:	46bd      	mov	sp, r7
 80129c8:	bd80      	pop	{r7, pc}
 80129ca:	bf00      	nop
 80129cc:	20003af8 	.word	0x20003af8
 80129d0:	08012859 	.word	0x08012859

080129d4 <_ux_dcd_stm32_initialize_complete>:
/*                                            drive the controller,       */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize_complete(VOID)
{
 80129d4:	b580      	push	{r7, lr}
 80129d6:	b086      	sub	sp, #24
 80129d8:	af00      	add	r7, sp, #0
UCHAR                     *device_framework;
UX_SLAVE_TRANSFER       *transfer_request;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 80129da:	4b62      	ldr	r3, [pc, #392]	@ (8012b64 <_ux_dcd_stm32_initialize_complete+0x190>)
 80129dc:	681b      	ldr	r3, [r3, #0]
 80129de:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 80129e0:	697b      	ldr	r3, [r7, #20]
 80129e2:	69db      	ldr	r3, [r3, #28]
 80129e4:	613b      	str	r3, [r7, #16]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 80129e6:	4b5f      	ldr	r3, [pc, #380]	@ (8012b64 <_ux_dcd_stm32_initialize_complete+0x190>)
 80129e8:	681b      	ldr	r3, [r3, #0]
 80129ea:	3320      	adds	r3, #32
 80129ec:	60fb      	str	r3, [r7, #12]

    /* Are we in DFU mode ? If so, check if we are in a Reset mode.  */
    if (_ux_system_slave -> ux_system_slave_device_dfu_state_machine == UX_SYSTEM_DFU_STATE_APP_DETACH)
 80129ee:	4b5d      	ldr	r3, [pc, #372]	@ (8012b64 <_ux_dcd_stm32_initialize_complete+0x190>)
 80129f0:	681b      	ldr	r3, [r3, #0]
 80129f2:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
 80129f6:	2b01      	cmp	r3, #1
 80129f8:	d110      	bne.n	8012a1c <_ux_dcd_stm32_initialize_complete+0x48>
    {

        /* The device is now in DFU reset mode. Switch to the DFU device framework.  */
        _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_dfu_framework;
 80129fa:	4b5a      	ldr	r3, [pc, #360]	@ (8012b64 <_ux_dcd_stm32_initialize_complete+0x190>)
 80129fc:	681a      	ldr	r2, [r3, #0]
 80129fe:	4b59      	ldr	r3, [pc, #356]	@ (8012b64 <_ux_dcd_stm32_initialize_complete+0x190>)
 8012a00:	681b      	ldr	r3, [r3, #0]
 8012a02:	f8d2 2108 	ldr.w	r2, [r2, #264]	@ 0x108
 8012a06:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
        _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_dfu_framework_length;
 8012a0a:	4b56      	ldr	r3, [pc, #344]	@ (8012b64 <_ux_dcd_stm32_initialize_complete+0x190>)
 8012a0c:	681a      	ldr	r2, [r3, #0]
 8012a0e:	4b55      	ldr	r3, [pc, #340]	@ (8012b64 <_ux_dcd_stm32_initialize_complete+0x190>)
 8012a10:	681b      	ldr	r3, [r3, #0]
 8012a12:	f8d2 210c 	ldr.w	r2, [r2, #268]	@ 0x10c
 8012a16:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 8012a1a:	e02b      	b.n	8012a74 <_ux_dcd_stm32_initialize_complete+0xa0>
    }
    else
    {

        /* Set State to App Idle. */
        _ux_system_slave -> ux_system_slave_device_dfu_state_machine = UX_SYSTEM_DFU_STATE_APP_IDLE;
 8012a1c:	4b51      	ldr	r3, [pc, #324]	@ (8012b64 <_ux_dcd_stm32_initialize_complete+0x190>)
 8012a1e:	681b      	ldr	r3, [r3, #0]
 8012a20:	2200      	movs	r2, #0
 8012a22:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170

        /* Check the speed and set the correct descriptor.  */
        if (_ux_system_slave -> ux_system_slave_speed ==  UX_FULL_SPEED_DEVICE)
 8012a26:	4b4f      	ldr	r3, [pc, #316]	@ (8012b64 <_ux_dcd_stm32_initialize_complete+0x190>)
 8012a28:	681b      	ldr	r3, [r3, #0]
 8012a2a:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8012a2e:	2b01      	cmp	r3, #1
 8012a30:	d110      	bne.n	8012a54 <_ux_dcd_stm32_initialize_complete+0x80>
        {

            /* The device is operating at full speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 8012a32:	4b4c      	ldr	r3, [pc, #304]	@ (8012b64 <_ux_dcd_stm32_initialize_complete+0x190>)
 8012a34:	681a      	ldr	r2, [r3, #0]
 8012a36:	4b4b      	ldr	r3, [pc, #300]	@ (8012b64 <_ux_dcd_stm32_initialize_complete+0x190>)
 8012a38:	681b      	ldr	r3, [r3, #0]
 8012a3a:	f8d2 20e8 	ldr.w	r2, [r2, #232]	@ 0xe8
 8012a3e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 8012a42:	4b48      	ldr	r3, [pc, #288]	@ (8012b64 <_ux_dcd_stm32_initialize_complete+0x190>)
 8012a44:	681a      	ldr	r2, [r3, #0]
 8012a46:	4b47      	ldr	r3, [pc, #284]	@ (8012b64 <_ux_dcd_stm32_initialize_complete+0x190>)
 8012a48:	681b      	ldr	r3, [r3, #0]
 8012a4a:	f8d2 20ec 	ldr.w	r2, [r2, #236]	@ 0xec
 8012a4e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 8012a52:	e00f      	b.n	8012a74 <_ux_dcd_stm32_initialize_complete+0xa0>
        }
        else
        {

            /* The device is operating at high speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_high_speed;
 8012a54:	4b43      	ldr	r3, [pc, #268]	@ (8012b64 <_ux_dcd_stm32_initialize_complete+0x190>)
 8012a56:	681a      	ldr	r2, [r3, #0]
 8012a58:	4b42      	ldr	r3, [pc, #264]	@ (8012b64 <_ux_dcd_stm32_initialize_complete+0x190>)
 8012a5a:	681b      	ldr	r3, [r3, #0]
 8012a5c:	f8d2 20f0 	ldr.w	r2, [r2, #240]	@ 0xf0
 8012a60:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_high_speed;
 8012a64:	4b3f      	ldr	r3, [pc, #252]	@ (8012b64 <_ux_dcd_stm32_initialize_complete+0x190>)
 8012a66:	681a      	ldr	r2, [r3, #0]
 8012a68:	4b3e      	ldr	r3, [pc, #248]	@ (8012b64 <_ux_dcd_stm32_initialize_complete+0x190>)
 8012a6a:	681b      	ldr	r3, [r3, #0]
 8012a6c:	f8d2 20f4 	ldr.w	r2, [r2, #244]	@ 0xf4
 8012a70:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
        }
    }

    /* Get the device framework pointer.  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 8012a74:	4b3b      	ldr	r3, [pc, #236]	@ (8012b64 <_ux_dcd_stm32_initialize_complete+0x190>)
 8012a76:	681b      	ldr	r3, [r3, #0]
 8012a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8012a7c:	60bb      	str	r3, [r7, #8]

    /* And create the decompressed device descriptor structure.  */
    _ux_utility_descriptor_parse(device_framework,
                                _ux_system_device_descriptor_structure,
                                UX_DEVICE_DESCRIPTOR_ENTRIES,
                                (UCHAR *) &device -> ux_slave_device_descriptor);
 8012a7e:	68fb      	ldr	r3, [r7, #12]
 8012a80:	3304      	adds	r3, #4
    _ux_utility_descriptor_parse(device_framework,
 8012a82:	220e      	movs	r2, #14
 8012a84:	4938      	ldr	r1, [pc, #224]	@ (8012b68 <_ux_dcd_stm32_initialize_complete+0x194>)
 8012a86:	68b8      	ldr	r0, [r7, #8]
 8012a88:	f7fe faf2 	bl	8011070 <_ux_utility_descriptor_parse>

    /* Now we create a transfer request to accept the first SETUP packet
       and get the ball running. First get the address of the endpoint
       transfer request container.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 8012a8c:	68fb      	ldr	r3, [r7, #12]
 8012a8e:	3338      	adds	r3, #56	@ 0x38
 8012a90:	607b      	str	r3, [r7, #4]

    /* Set the timeout to be for Control Endpoint.  */
    transfer_request -> ux_slave_transfer_request_timeout =  UX_MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT);
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8012a98:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Adjust the current data pointer as well.  */
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
                            transfer_request -> ux_slave_transfer_request_data_pointer;
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	68da      	ldr	r2, [r3, #12]
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	611a      	str	r2, [r3, #16]

    /* Update the transfer request endpoint pointer with the default endpoint.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 8012aa2:	68fb      	ldr	r3, [r7, #12]
 8012aa4:	f103 0218 	add.w	r2, r3, #24
 8012aa8:	687b      	ldr	r3, [r7, #4]
 8012aaa:	609a      	str	r2, [r3, #8]

    /* The control endpoint max packet size needs to be filled manually in its descriptor.  */
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 8012aac:	68fb      	ldr	r3, [r7, #12]
 8012aae:	7ada      	ldrb	r2, [r3, #11]
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	689b      	ldr	r3, [r3, #8]
 8012ab4:	821a      	strh	r2, [r3, #16]

    /* On the control endpoint, always expect the maximum.  */
    transfer_request -> ux_slave_transfer_request_requested_length =
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 8012ab6:	68fb      	ldr	r3, [r7, #12]
 8012ab8:	7adb      	ldrb	r3, [r3, #11]
 8012aba:	461a      	mov	r2, r3
    transfer_request -> ux_slave_transfer_request_requested_length =
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	615a      	str	r2, [r3, #20]

    /* Attach the control endpoint to the transfer request.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 8012ac0:	68fb      	ldr	r3, [r7, #12]
 8012ac2:	f103 0218 	add.w	r2, r3, #24
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	609a      	str	r2, [r3, #8]

    /* Create the default control endpoint attached to the device.
       Once this endpoint is enabled, the host can then send a setup packet
       The device controller will receive it and will call the setup function
       module.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 8012aca:	697b      	ldr	r3, [r7, #20]
 8012acc:	699b      	ldr	r3, [r3, #24]
                                    (VOID *) &device -> ux_slave_device_control_endpoint);
 8012ace:	68fa      	ldr	r2, [r7, #12]
 8012ad0:	3218      	adds	r2, #24
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 8012ad2:	210e      	movs	r1, #14
 8012ad4:	6978      	ldr	r0, [r7, #20]
 8012ad6:	4798      	blx	r3

    /* Open Control OUT endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x00U);
 8012ad8:	693b      	ldr	r3, [r7, #16]
 8012ada:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8012ade:	2100      	movs	r1, #0
 8012ae0:	4618      	mov	r0, r3
 8012ae2:	f7ef faca 	bl	800207a <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x00U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 8012ae6:	693b      	ldr	r3, [r7, #16]
 8012ae8:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 8012aec:	68fb      	ldr	r3, [r7, #12]
 8012aee:	7adb      	ldrb	r3, [r3, #11]
 8012af0:	461a      	mov	r2, r3
 8012af2:	2300      	movs	r3, #0
 8012af4:	2100      	movs	r1, #0
 8012af6:	f7ef f8b8 	bl	8001c6a <HAL_PCD_EP_Open>

    /* Open Control IN endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x80U);
 8012afa:	693b      	ldr	r3, [r7, #16]
 8012afc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8012b00:	2180      	movs	r1, #128	@ 0x80
 8012b02:	4618      	mov	r0, r3
 8012b04:	f7ef fab9 	bl	800207a <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x80U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 8012b08:	693b      	ldr	r3, [r7, #16]
 8012b0a:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 8012b0e:	68fb      	ldr	r3, [r7, #12]
 8012b10:	7adb      	ldrb	r3, [r3, #11]
 8012b12:	461a      	mov	r2, r3
 8012b14:	2300      	movs	r3, #0
 8012b16:	2180      	movs	r1, #128	@ 0x80
 8012b18:	f7ef f8a7 	bl	8001c6a <HAL_PCD_EP_Open>

    /* Ensure the control endpoint is properly reset.  */
    device -> ux_slave_device_control_endpoint.ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 8012b1c:	68fb      	ldr	r3, [r7, #12]
 8012b1e:	2200      	movs	r2, #0
 8012b20:	61da      	str	r2, [r3, #28]

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 8012b22:	687b      	ldr	r3, [r7, #4]
 8012b24:	2201      	movs	r2, #1
 8012b26:	605a      	str	r2, [r3, #4]

    /* Mark this transfer request as pending.  */
    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING;
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	2201      	movs	r2, #1
 8012b2c:	601a      	str	r2, [r3, #0]

    /* Ask for 8 bytes of the SETUP packet.  */
    transfer_request -> ux_slave_transfer_request_requested_length =    UX_SETUP_SIZE;
 8012b2e:	687b      	ldr	r3, [r7, #4]
 8012b30:	2208      	movs	r2, #8
 8012b32:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_slave_transfer_request_in_transfer_length =  UX_SETUP_SIZE;
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	2208      	movs	r2, #8
 8012b38:	61da      	str	r2, [r3, #28]

    /* Reset the number of bytes sent/received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 8012b3a:	687b      	ldr	r3, [r7, #4]
 8012b3c:	2200      	movs	r2, #0
 8012b3e:	619a      	str	r2, [r3, #24]

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 8012b40:	4b08      	ldr	r3, [pc, #32]	@ (8012b64 <_ux_dcd_stm32_initialize_complete+0x190>)
 8012b42:	681b      	ldr	r3, [r3, #0]
 8012b44:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
 8012b48:	2b00      	cmp	r3, #0
 8012b4a:	d005      	beq.n	8012b58 <_ux_dcd_stm32_initialize_complete+0x184>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_ATTACHED);
 8012b4c:	4b05      	ldr	r3, [pc, #20]	@ (8012b64 <_ux_dcd_stm32_initialize_complete+0x190>)
 8012b4e:	681b      	ldr	r3, [r3, #0]
 8012b50:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
 8012b54:	2001      	movs	r0, #1
 8012b56:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_DEVICE, device, 0, 0, 0)

    /* We are now ready for the USB device to accept the first packet when connected.  */
    return(UX_SUCCESS);
 8012b58:	2300      	movs	r3, #0
}
 8012b5a:	4618      	mov	r0, r3
 8012b5c:	3718      	adds	r7, #24
 8012b5e:	46bd      	mov	sp, r7
 8012b60:	bd80      	pop	{r7, pc}
 8012b62:	bf00      	nop
 8012b64:	20003af8 	.word	0x20003af8
 8012b68:	20000030 	.word	0x20000030

08012b6c <_ux_dcd_stm32_transfer_abort>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_abort(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 8012b6c:	b580      	push	{r7, lr}
 8012b6e:	b084      	sub	sp, #16
 8012b70:	af00      	add	r7, sp, #0
 8012b72:	6078      	str	r0, [r7, #4]
 8012b74:	6039      	str	r1, [r7, #0]

   UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 8012b76:	683b      	ldr	r3, [r7, #0]
 8012b78:	689b      	ldr	r3, [r3, #8]
 8012b7a:	60fb      	str	r3, [r7, #12]

    HAL_PCD_EP_Abort(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8012b82:	68fb      	ldr	r3, [r7, #12]
 8012b84:	7b9b      	ldrb	r3, [r3, #14]
 8012b86:	4619      	mov	r1, r3
 8012b88:	4610      	mov	r0, r2
 8012b8a:	f7ef fa45 	bl	8002018 <HAL_PCD_EP_Abort>
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8012b94:	68fb      	ldr	r3, [r7, #12]
 8012b96:	7b9b      	ldrb	r3, [r3, #14]
 8012b98:	4619      	mov	r1, r3
 8012b9a:	4610      	mov	r0, r2
 8012b9c:	f7ef fa6d 	bl	800207a <HAL_PCD_EP_Flush>

    /* No semaphore put here since it's already done in stack.  */
#endif /* USBD_HAL_TRANSFER_ABORT_NOT_SUPPORTED */

    /* Return to caller with success.  */
    return(UX_SUCCESS);
 8012ba0:	2300      	movs	r3, #0
}
 8012ba2:	4618      	mov	r0, r3
 8012ba4:	3710      	adds	r7, #16
 8012ba6:	46bd      	mov	sp, r7
 8012ba8:	bd80      	pop	{r7, pc}

08012baa <_ux_dcd_stm32_transfer_request>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_request(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 8012baa:	b580      	push	{r7, lr}
 8012bac:	b084      	sub	sp, #16
 8012bae:	af00      	add	r7, sp, #0
 8012bb0:	6078      	str	r0, [r7, #4]
 8012bb2:	6039      	str	r1, [r7, #0]
UX_SLAVE_ENDPOINT       *endpoint;
UINT                    status;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 8012bb4:	683b      	ldr	r3, [r7, #0]
 8012bb6:	689b      	ldr	r3, [r3, #8]
 8012bb8:	60fb      	str	r3, [r7, #12]

    /* Check for transfer direction.  Is this a IN endpoint ? */
    if (transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT)
 8012bba:	683b      	ldr	r3, [r7, #0]
 8012bbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012bbe:	2b03      	cmp	r3, #3
 8012bc0:	d12c      	bne.n	8012c1c <_ux_dcd_stm32_transfer_request+0x72>
    {

        /* Transmit data.  */
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 8012bc2:	687b      	ldr	r3, [r7, #4]
 8012bc4:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 8012bc8:	68fb      	ldr	r3, [r7, #12]
 8012bca:	7b99      	ldrb	r1, [r3, #14]
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
                            transfer_request->ux_slave_transfer_request_data_pointer,
 8012bcc:	683b      	ldr	r3, [r7, #0]
 8012bce:	68da      	ldr	r2, [r3, #12]
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 8012bd0:	683b      	ldr	r3, [r7, #0]
 8012bd2:	695b      	ldr	r3, [r3, #20]
 8012bd4:	f7ef f93e 	bl	8001e54 <HAL_PCD_EP_Transmit>
                            transfer_request->ux_slave_transfer_request_requested_length);

        /* If the endpoint is a Control endpoint, all this is happening under Interrupt and there is no
           thread to suspend.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & (UINT)~UX_ENDPOINT_DIRECTION) != 0)
 8012bd8:	68fb      	ldr	r3, [r7, #12]
 8012bda:	7b9b      	ldrb	r3, [r3, #14]
 8012bdc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	d044      	beq.n	8012c6e <_ux_dcd_stm32_transfer_request+0xc4>
        {

            /* We should wait for the semaphore to wake us up.  */
            status =  _ux_utility_semaphore_get(&transfer_request -> ux_slave_transfer_request_semaphore,
 8012be4:	683b      	ldr	r3, [r7, #0]
 8012be6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
                                                (ULONG)transfer_request -> ux_slave_transfer_request_timeout);
 8012bea:	683b      	ldr	r3, [r7, #0]
 8012bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
            status =  _ux_utility_semaphore_get(&transfer_request -> ux_slave_transfer_request_semaphore,
 8012bee:	4619      	mov	r1, r3
 8012bf0:	4610      	mov	r0, r2
 8012bf2:	f7fe fe0d 	bl	8011810 <_ux_utility_semaphore_get>
 8012bf6:	60b8      	str	r0, [r7, #8]

            /* Check the completion code. */
            if (status != UX_SUCCESS)
 8012bf8:	68bb      	ldr	r3, [r7, #8]
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	d001      	beq.n	8012c02 <_ux_dcd_stm32_transfer_request+0x58>
                return(status);
 8012bfe:	68bb      	ldr	r3, [r7, #8]
 8012c00:	e036      	b.n	8012c70 <_ux_dcd_stm32_transfer_request+0xc6>

            transfer_request -> ux_slave_transfer_request_actual_length = transfer_request->ux_slave_transfer_request_requested_length;
 8012c02:	683b      	ldr	r3, [r7, #0]
 8012c04:	695a      	ldr	r2, [r3, #20]
 8012c06:	683b      	ldr	r3, [r7, #0]
 8012c08:	619a      	str	r2, [r3, #24]

            /* Check the transfer request completion code. We may have had a BUS reset or
               a device disconnection.  */
            if (transfer_request -> ux_slave_transfer_request_completion_code != UX_SUCCESS)
 8012c0a:	683b      	ldr	r3, [r7, #0]
 8012c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c0e:	2b00      	cmp	r3, #0
 8012c10:	d002      	beq.n	8012c18 <_ux_dcd_stm32_transfer_request+0x6e>
                return(transfer_request -> ux_slave_transfer_request_completion_code);
 8012c12:	683b      	ldr	r3, [r7, #0]
 8012c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c16:	e02b      	b.n	8012c70 <_ux_dcd_stm32_transfer_request+0xc6>

            /* Return to caller with success.  */
            return(UX_SUCCESS);
 8012c18:	2300      	movs	r3, #0
 8012c1a:	e029      	b.n	8012c70 <_ux_dcd_stm32_transfer_request+0xc6>
    else
    {

        /* We have a request for a SETUP or OUT Endpoint.  */
        /* Receive data.  */
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 8012c1c:	687b      	ldr	r3, [r7, #4]
 8012c1e:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 8012c22:	68fb      	ldr	r3, [r7, #12]
 8012c24:	7b99      	ldrb	r1, [r3, #14]
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
                            transfer_request->ux_slave_transfer_request_data_pointer,
 8012c26:	683b      	ldr	r3, [r7, #0]
 8012c28:	68da      	ldr	r2, [r3, #12]
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 8012c2a:	683b      	ldr	r3, [r7, #0]
 8012c2c:	695b      	ldr	r3, [r3, #20]
 8012c2e:	f7ef f8c7 	bl	8001dc0 <HAL_PCD_EP_Receive>
                            transfer_request->ux_slave_transfer_request_requested_length);

        /* If the endpoint is a Control endpoint, all this is happening under Interrupt and there is no
           thread to suspend.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & (UINT)~UX_ENDPOINT_DIRECTION) != 0)
 8012c32:	68fb      	ldr	r3, [r7, #12]
 8012c34:	7b9b      	ldrb	r3, [r3, #14]
 8012c36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012c3a:	2b00      	cmp	r3, #0
 8012c3c:	d017      	beq.n	8012c6e <_ux_dcd_stm32_transfer_request+0xc4>
        {

            /* We should wait for the semaphore to wake us up.  */
            status =  _ux_utility_semaphore_get(&transfer_request -> ux_slave_transfer_request_semaphore,
 8012c3e:	683b      	ldr	r3, [r7, #0]
 8012c40:	f103 0230 	add.w	r2, r3, #48	@ 0x30
                                                (ULONG)transfer_request -> ux_slave_transfer_request_timeout);
 8012c44:	683b      	ldr	r3, [r7, #0]
 8012c46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
            status =  _ux_utility_semaphore_get(&transfer_request -> ux_slave_transfer_request_semaphore,
 8012c48:	4619      	mov	r1, r3
 8012c4a:	4610      	mov	r0, r2
 8012c4c:	f7fe fde0 	bl	8011810 <_ux_utility_semaphore_get>
 8012c50:	60b8      	str	r0, [r7, #8]

            /* Check the completion code. */
            if (status != UX_SUCCESS)
 8012c52:	68bb      	ldr	r3, [r7, #8]
 8012c54:	2b00      	cmp	r3, #0
 8012c56:	d001      	beq.n	8012c5c <_ux_dcd_stm32_transfer_request+0xb2>
                return(status);
 8012c58:	68bb      	ldr	r3, [r7, #8]
 8012c5a:	e009      	b.n	8012c70 <_ux_dcd_stm32_transfer_request+0xc6>

            /* Check the transfer request completion code. We may have had a BUS reset or
               a device disconnection.  */
            if (transfer_request -> ux_slave_transfer_request_completion_code != UX_SUCCESS)
 8012c5c:	683b      	ldr	r3, [r7, #0]
 8012c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c60:	2b00      	cmp	r3, #0
 8012c62:	d002      	beq.n	8012c6a <_ux_dcd_stm32_transfer_request+0xc0>
                return(transfer_request -> ux_slave_transfer_request_completion_code);
 8012c64:	683b      	ldr	r3, [r7, #0]
 8012c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c68:	e002      	b.n	8012c70 <_ux_dcd_stm32_transfer_request+0xc6>

            /* Return to caller with success.  */
            return(UX_SUCCESS);
 8012c6a:	2300      	movs	r3, #0
 8012c6c:	e000      	b.n	8012c70 <_ux_dcd_stm32_transfer_request+0xc6>
        }
    }

    /* Return to caller with success.  */
    return(UX_SUCCESS);
 8012c6e:	2300      	movs	r3, #0
}
 8012c70:	4618      	mov	r0, r3
 8012c72:	3710      	adds	r7, #16
 8012c74:	46bd      	mov	sp, r7
 8012c76:	bd80      	pop	{r7, pc}

08012c78 <MX_USBX_Device_Init>:
  * @param  memory_ptr: memory pointer
  * @retval status
  */

UINT MX_USBX_Device_Init(VOID *memory_ptr)
{
 8012c78:	b590      	push	{r4, r7, lr}
 8012c7a:	b097      	sub	sp, #92	@ 0x5c
 8012c7c:	af08      	add	r7, sp, #32
 8012c7e:	6078      	str	r0, [r7, #4]
   UINT ret = UX_SUCCESS;
 8012c80:	2300      	movs	r3, #0
 8012c82:	637b      	str	r3, [r7, #52]	@ 0x34
  ULONG language_id_framework_length;
  UCHAR *string_framework;
  UCHAR *language_id_framework;

  UCHAR *pointer;
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	633b      	str	r3, [r7, #48]	@ 0x30

  /* USER CODE BEGIN MX_USBX_Device_Init0 */

  extern USBD_DevClassHandleTypeDef  USBD_Device_FS, USBD_Device_HS; // already declared in descriptors unit

  memset(&USBD_Device_FS, 0, sizeof(USBD_DevClassHandleTypeDef));
 8012c88:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8012c8c:	2100      	movs	r1, #0
 8012c8e:	4870      	ldr	r0, [pc, #448]	@ (8012e50 <MX_USBX_Device_Init+0x1d8>)
 8012c90:	f001 f828 	bl	8013ce4 <memset>
  memset(&USBD_Device_HS, 0, sizeof(USBD_DevClassHandleTypeDef));
 8012c94:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8012c98:	2100      	movs	r1, #0
 8012c9a:	486e      	ldr	r0, [pc, #440]	@ (8012e54 <MX_USBX_Device_Init+0x1dc>)
 8012c9c:	f001 f822 	bl	8013ce4 <memset>

  /* USER CODE END MX_USBX_Device_Init0 */
  /* Allocate the stack for USBX Memory */
  if (tx_byte_allocate(byte_pool, (VOID **) &pointer,
 8012ca0:	f107 010c 	add.w	r1, r7, #12
 8012ca4:	2300      	movs	r3, #0
 8012ca6:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8012caa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012cac:	f7fb fe8e 	bl	800e9cc <_txe_byte_allocate>
 8012cb0:	4603      	mov	r3, r0
 8012cb2:	2b00      	cmp	r3, #0
 8012cb4:	d001      	beq.n	8012cba <MX_USBX_Device_Init+0x42>
                       USBX_DEVICE_MEMORY_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS)
  {
    /* USER CODE BEGIN USBX_ALLOCATE_STACK_ERROR */
    return TX_POOL_ERROR;
 8012cb6:	2302      	movs	r3, #2
 8012cb8:	e0c5      	b.n	8012e46 <MX_USBX_Device_Init+0x1ce>
    /* USER CODE END USBX_ALLOCATE_STACK_ERROR */
  }

  /* Initialize USBX Memory */
  if (ux_system_initialize(pointer, USBX_DEVICE_MEMORY_STACK_SIZE, UX_NULL, 0) != UX_SUCCESS)
 8012cba:	68f8      	ldr	r0, [r7, #12]
 8012cbc:	2300      	movs	r3, #0
 8012cbe:	2200      	movs	r2, #0
 8012cc0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8012cc4:	f7fe f9a0 	bl	8011008 <_uxe_system_initialize>
 8012cc8:	4603      	mov	r3, r0
 8012cca:	2b00      	cmp	r3, #0
 8012ccc:	d001      	beq.n	8012cd2 <MX_USBX_Device_Init+0x5a>
  {
    /* USER CODE BEGIN USBX_SYSTEM_INITIALIZE_ERROR */
    return UX_ERROR;
 8012cce:	23ff      	movs	r3, #255	@ 0xff
 8012cd0:	e0b9      	b.n	8012e46 <MX_USBX_Device_Init+0x1ce>
    /* USER CODE END USBX_SYSTEM_INITIALIZE_ERROR */
  }

  /* Get Device Framework High Speed and get the length */
  device_framework_high_speed = USBD_Get_Device_Framework_Speed(USBD_HIGH_SPEED,
 8012cd2:	f107 031c 	add.w	r3, r7, #28
 8012cd6:	4619      	mov	r1, r3
 8012cd8:	2001      	movs	r0, #1
 8012cda:	f000 f9bf 	bl	801305c <USBD_Get_Device_Framework_Speed>
 8012cde:	62f8      	str	r0, [r7, #44]	@ 0x2c
                                                                &device_framework_hs_length);

  /* Get Device Framework Full Speed and get the length */
  device_framework_full_speed = USBD_Get_Device_Framework_Speed(USBD_FULL_SPEED,
 8012ce0:	f107 0318 	add.w	r3, r7, #24
 8012ce4:	4619      	mov	r1, r3
 8012ce6:	2000      	movs	r0, #0
 8012ce8:	f000 f9b8 	bl	801305c <USBD_Get_Device_Framework_Speed>
 8012cec:	62b8      	str	r0, [r7, #40]	@ 0x28
                                                                &device_framework_fs_length);

  /* Get String Framework and get the length */
  string_framework = USBD_Get_String_Framework(&string_framework_length);
 8012cee:	f107 0314 	add.w	r3, r7, #20
 8012cf2:	4618      	mov	r0, r3
 8012cf4:	f000 f9f4 	bl	80130e0 <USBD_Get_String_Framework>
 8012cf8:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Get Language Id Framework and get the length */
  language_id_framework = USBD_Get_Language_Id_Framework(&language_id_framework_length);
 8012cfa:	f107 0310 	add.w	r3, r7, #16
 8012cfe:	4618      	mov	r0, r3
 8012d00:	f000 fa72 	bl	80131e8 <USBD_Get_Language_Id_Framework>
 8012d04:	6238      	str	r0, [r7, #32]

  /* Install the device portion of USBX */
  if (ux_device_stack_initialize(device_framework_high_speed,
 8012d06:	69f9      	ldr	r1, [r7, #28]
 8012d08:	69b8      	ldr	r0, [r7, #24]
 8012d0a:	697b      	ldr	r3, [r7, #20]
 8012d0c:	693a      	ldr	r2, [r7, #16]
 8012d0e:	4c52      	ldr	r4, [pc, #328]	@ (8012e58 <MX_USBX_Device_Init+0x1e0>)
 8012d10:	9404      	str	r4, [sp, #16]
 8012d12:	9203      	str	r2, [sp, #12]
 8012d14:	6a3a      	ldr	r2, [r7, #32]
 8012d16:	9202      	str	r2, [sp, #8]
 8012d18:	9301      	str	r3, [sp, #4]
 8012d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d1c:	9300      	str	r3, [sp, #0]
 8012d1e:	4603      	mov	r3, r0
 8012d20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012d22:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012d24:	f7fd fc22 	bl	801056c <_ux_device_stack_initialize>
 8012d28:	4603      	mov	r3, r0
 8012d2a:	2b00      	cmp	r3, #0
 8012d2c:	d001      	beq.n	8012d32 <MX_USBX_Device_Init+0xba>
                                 language_id_framework,
                                 language_id_framework_length,
                                 USBD_ChangeFunction) != UX_SUCCESS)
  {
    /* USER CODE BEGIN USBX_DEVICE_INITIALIZE_ERROR */
    return UX_ERROR;
 8012d2e:	23ff      	movs	r3, #255	@ 0xff
 8012d30:	e089      	b.n	8012e46 <MX_USBX_Device_Init+0x1ce>
    /* USER CODE END USBX_DEVICE_INITIALIZE_ERROR */
  }

  /* Initialize the cdc acm class parameters for the device */
  cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate   = USBD_CDC_ACM_Activate;
 8012d32:	4b4a      	ldr	r3, [pc, #296]	@ (8012e5c <MX_USBX_Device_Init+0x1e4>)
 8012d34:	4a4a      	ldr	r2, [pc, #296]	@ (8012e60 <MX_USBX_Device_Init+0x1e8>)
 8012d36:	601a      	str	r2, [r3, #0]
  cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate = USBD_CDC_ACM_Deactivate;
 8012d38:	4b48      	ldr	r3, [pc, #288]	@ (8012e5c <MX_USBX_Device_Init+0x1e4>)
 8012d3a:	4a4a      	ldr	r2, [pc, #296]	@ (8012e64 <MX_USBX_Device_Init+0x1ec>)
 8012d3c:	605a      	str	r2, [r3, #4]
  cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change    = USBD_CDC_ACM_ParameterChange;
 8012d3e:	4b47      	ldr	r3, [pc, #284]	@ (8012e5c <MX_USBX_Device_Init+0x1e4>)
 8012d40:	4a49      	ldr	r2, [pc, #292]	@ (8012e68 <MX_USBX_Device_Init+0x1f0>)
 8012d42:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CDC_ACM_PARAMETER */

  /* USER CODE END CDC_ACM_PARAMETER */

  /* Get cdc acm configuration number */
  cdc_acm_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_CDC_ACM, 0);
 8012d44:	2100      	movs	r1, #0
 8012d46:	2002      	movs	r0, #2
 8012d48:	f000 faae 	bl	80132a8 <USBD_Get_Configuration_Number>
 8012d4c:	4603      	mov	r3, r0
 8012d4e:	461a      	mov	r2, r3
 8012d50:	4b46      	ldr	r3, [pc, #280]	@ (8012e6c <MX_USBX_Device_Init+0x1f4>)
 8012d52:	601a      	str	r2, [r3, #0]

  /* Find cdc acm interface number */
  cdc_acm_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_CDC_ACM, 0);
 8012d54:	2100      	movs	r1, #0
 8012d56:	2002      	movs	r0, #2
 8012d58:	f000 fa68 	bl	801322c <USBD_Get_Interface_Number>
 8012d5c:	4603      	mov	r3, r0
 8012d5e:	461a      	mov	r2, r3
 8012d60:	4b43      	ldr	r3, [pc, #268]	@ (8012e70 <MX_USBX_Device_Init+0x1f8>)
 8012d62:	601a      	str	r2, [r3, #0]

  /* Initialize the device cdc acm class */
  if (ux_device_stack_class_register(_ux_system_slave_class_cdc_acm_name,
 8012d64:	4b41      	ldr	r3, [pc, #260]	@ (8012e6c <MX_USBX_Device_Init+0x1f4>)
 8012d66:	681a      	ldr	r2, [r3, #0]
 8012d68:	4b41      	ldr	r3, [pc, #260]	@ (8012e70 <MX_USBX_Device_Init+0x1f8>)
 8012d6a:	681b      	ldr	r3, [r3, #0]
 8012d6c:	493b      	ldr	r1, [pc, #236]	@ (8012e5c <MX_USBX_Device_Init+0x1e4>)
 8012d6e:	9100      	str	r1, [sp, #0]
 8012d70:	4940      	ldr	r1, [pc, #256]	@ (8012e74 <MX_USBX_Device_Init+0x1fc>)
 8012d72:	4841      	ldr	r0, [pc, #260]	@ (8012e78 <MX_USBX_Device_Init+0x200>)
 8012d74:	f7fc fd46 	bl	800f804 <_ux_device_stack_class_register>
 8012d78:	4603      	mov	r3, r0
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	d001      	beq.n	8012d82 <MX_USBX_Device_Init+0x10a>
                                     cdc_acm_configuration_number,
                                     cdc_acm_interface_number,
                                     &cdc_acm_parameter) != UX_SUCCESS)
  {
    /* USER CODE BEGIN USBX_DEVICE_CDC_ACM_REGISTER_ERROR */
    return UX_ERROR;
 8012d7e:	23ff      	movs	r3, #255	@ 0xff
 8012d80:	e061      	b.n	8012e46 <MX_USBX_Device_Init+0x1ce>
    /* USER CODE END USBX_DEVICE_CDC_ACM_REGISTER_ERROR */
  }

  /* Allocate the stack for device application main thread */
  if (tx_byte_allocate(byte_pool, (VOID **) &pointer, UX_DEVICE_APP_THREAD_STACK_SIZE,
 8012d82:	f107 010c 	add.w	r1, r7, #12
 8012d86:	2300      	movs	r3, #0
 8012d88:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8012d8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012d8e:	f7fb fe1d 	bl	800e9cc <_txe_byte_allocate>
 8012d92:	4603      	mov	r3, r0
 8012d94:	2b00      	cmp	r3, #0
 8012d96:	d001      	beq.n	8012d9c <MX_USBX_Device_Init+0x124>
                       TX_NO_WAIT) != TX_SUCCESS)
  {
    /* USER CODE BEGIN MAIN_THREAD_ALLOCATE_STACK_ERROR */
    return TX_POOL_ERROR;
 8012d98:	2302      	movs	r3, #2
 8012d9a:	e054      	b.n	8012e46 <MX_USBX_Device_Init+0x1ce>
    /* USER CODE END MAIN_THREAD_ALLOCATE_STACK_ERROR */
  }

  /* Create the device application main thread */
  if (tx_thread_create(&ux_device_app_thread, UX_DEVICE_APP_THREAD_NAME, app_ux_device_thread_entry,
 8012d9c:	68fb      	ldr	r3, [r7, #12]
 8012d9e:	22b0      	movs	r2, #176	@ 0xb0
 8012da0:	9206      	str	r2, [sp, #24]
 8012da2:	2201      	movs	r2, #1
 8012da4:	9205      	str	r2, [sp, #20]
 8012da6:	2200      	movs	r2, #0
 8012da8:	9204      	str	r2, [sp, #16]
 8012daa:	220a      	movs	r2, #10
 8012dac:	9203      	str	r2, [sp, #12]
 8012dae:	220a      	movs	r2, #10
 8012db0:	9202      	str	r2, [sp, #8]
 8012db2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8012db6:	9201      	str	r2, [sp, #4]
 8012db8:	9300      	str	r3, [sp, #0]
 8012dba:	2300      	movs	r3, #0
 8012dbc:	4a2f      	ldr	r2, [pc, #188]	@ (8012e7c <MX_USBX_Device_Init+0x204>)
 8012dbe:	4930      	ldr	r1, [pc, #192]	@ (8012e80 <MX_USBX_Device_Init+0x208>)
 8012dc0:	4830      	ldr	r0, [pc, #192]	@ (8012e84 <MX_USBX_Device_Init+0x20c>)
 8012dc2:	f7fc f9bb 	bl	800f13c <_txe_thread_create>
 8012dc6:	4603      	mov	r3, r0
 8012dc8:	2b00      	cmp	r3, #0
 8012dca:	d001      	beq.n	8012dd0 <MX_USBX_Device_Init+0x158>
                       0, pointer, UX_DEVICE_APP_THREAD_STACK_SIZE, UX_DEVICE_APP_THREAD_PRIO,
                       UX_DEVICE_APP_THREAD_PREEMPTION_THRESHOLD, UX_DEVICE_APP_THREAD_TIME_SLICE,
                       UX_DEVICE_APP_THREAD_START_OPTION) != TX_SUCCESS)
  {
    /* USER CODE BEGIN MAIN_THREAD_CREATE_ERROR */
    return TX_THREAD_ERROR;
 8012dcc:	230e      	movs	r3, #14
 8012dce:	e03a      	b.n	8012e46 <MX_USBX_Device_Init+0x1ce>
  }

  /* USER CODE BEGIN MX_USBX_Device_Init1 */

  /* Allocate memory for the UX RX thread */
  tx_byte_allocate(byte_pool, (VOID **)&pointer, 1024, TX_NO_WAIT);
 8012dd0:	f107 010c 	add.w	r1, r7, #12
 8012dd4:	2300      	movs	r3, #0
 8012dd6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8012dda:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012ddc:	f7fb fdf6 	bl	800e9cc <_txe_byte_allocate>
  /* Create the UX RX thread */
  tx_thread_create(&ux_cdc_read_thread, "cdc_acm_read_usbx_app_thread_entry", usbx_cdc_acm_read_thread_entry, 1, pointer, 1024, 20, 20, TX_NO_TIME_SLICE, TX_AUTO_START);
 8012de0:	68fb      	ldr	r3, [r7, #12]
 8012de2:	22b0      	movs	r2, #176	@ 0xb0
 8012de4:	9206      	str	r2, [sp, #24]
 8012de6:	2201      	movs	r2, #1
 8012de8:	9205      	str	r2, [sp, #20]
 8012dea:	2200      	movs	r2, #0
 8012dec:	9204      	str	r2, [sp, #16]
 8012dee:	2214      	movs	r2, #20
 8012df0:	9203      	str	r2, [sp, #12]
 8012df2:	2214      	movs	r2, #20
 8012df4:	9202      	str	r2, [sp, #8]
 8012df6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8012dfa:	9201      	str	r2, [sp, #4]
 8012dfc:	9300      	str	r3, [sp, #0]
 8012dfe:	2301      	movs	r3, #1
 8012e00:	4a21      	ldr	r2, [pc, #132]	@ (8012e88 <MX_USBX_Device_Init+0x210>)
 8012e02:	4922      	ldr	r1, [pc, #136]	@ (8012e8c <MX_USBX_Device_Init+0x214>)
 8012e04:	4822      	ldr	r0, [pc, #136]	@ (8012e90 <MX_USBX_Device_Init+0x218>)
 8012e06:	f7fc f999 	bl	800f13c <_txe_thread_create>

  /* Allocate memory for the UX TX thread */
    tx_byte_allocate(byte_pool, (VOID **)&pointer, 1024, TX_NO_WAIT);
 8012e0a:	f107 010c 	add.w	r1, r7, #12
 8012e0e:	2300      	movs	r3, #0
 8012e10:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8012e14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012e16:	f7fb fdd9 	bl	800e9cc <_txe_byte_allocate>
  /* Create the UX TX thread */
    tx_thread_create(&ux_cdc_write_thread, "cdc_acm_write_usbx_app_thread_entry", usbx_cdc_acm_write_thread_entry, 1, pointer, 1024, 20, 20, TX_NO_TIME_SLICE, TX_AUTO_START);
 8012e1a:	68fb      	ldr	r3, [r7, #12]
 8012e1c:	22b0      	movs	r2, #176	@ 0xb0
 8012e1e:	9206      	str	r2, [sp, #24]
 8012e20:	2201      	movs	r2, #1
 8012e22:	9205      	str	r2, [sp, #20]
 8012e24:	2200      	movs	r2, #0
 8012e26:	9204      	str	r2, [sp, #16]
 8012e28:	2214      	movs	r2, #20
 8012e2a:	9203      	str	r2, [sp, #12]
 8012e2c:	2214      	movs	r2, #20
 8012e2e:	9202      	str	r2, [sp, #8]
 8012e30:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8012e34:	9201      	str	r2, [sp, #4]
 8012e36:	9300      	str	r3, [sp, #0]
 8012e38:	2301      	movs	r3, #1
 8012e3a:	4a16      	ldr	r2, [pc, #88]	@ (8012e94 <MX_USBX_Device_Init+0x21c>)
 8012e3c:	4916      	ldr	r1, [pc, #88]	@ (8012e98 <MX_USBX_Device_Init+0x220>)
 8012e3e:	4817      	ldr	r0, [pc, #92]	@ (8012e9c <MX_USBX_Device_Init+0x224>)
 8012e40:	f7fc f97c 	bl	800f13c <_txe_thread_create>

  /* USER CODE END MX_USBX_Device_Init1 */

  return ret;
 8012e44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8012e46:	4618      	mov	r0, r3
 8012e48:	373c      	adds	r7, #60	@ 0x3c
 8012e4a:	46bd      	mov	sp, r7
 8012e4c:	bd90      	pop	{r4, r7, pc}
 8012e4e:	bf00      	nop
 8012e50:	20003d28 	.word	0x20003d28
 8012e54:	20003e50 	.word	0x20003e50
 8012e58:	08012f0d 	.word	0x08012f0d
 8012e5c:	20003b08 	.word	0x20003b08
 8012e60:	08013009 	.word	0x08013009
 8012e64:	08013029 	.word	0x08013029
 8012e68:	08013049 	.word	0x08013049
 8012e6c:	20003b04 	.word	0x20003b04
 8012e70:	20003b00 	.word	0x20003b00
 8012e74:	08011b45 	.word	0x08011b45
 8012e78:	20000010 	.word	0x20000010
 8012e7c:	08012ea1 	.word	0x08012ea1
 8012e80:	08013e04 	.word	0x08013e04
 8012e84:	20003b14 	.word	0x20003b14
 8012e88:	08012fad 	.word	0x08012fad
 8012e8c:	08013e20 	.word	0x08013e20
 8012e90:	20003bc4 	.word	0x20003bc4
 8012e94:	08012f6d 	.word	0x08012f6d
 8012e98:	08013e44 	.word	0x08013e44
 8012e9c:	20003c74 	.word	0x20003c74

08012ea0 <app_ux_device_thread_entry>:
  * @brief  Function implementing app_ux_device_thread_entry.
  * @param  thread_input: User thread input parameter.
  * @retval none
  */
static VOID app_ux_device_thread_entry(ULONG thread_input)
{
 8012ea0:	b580      	push	{r7, lr}
 8012ea2:	b082      	sub	sp, #8
 8012ea4:	af00      	add	r7, sp, #0
 8012ea6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN app_ux_device_thread_entry */
	 MX_USB_PCD_Init();
 8012ea8:	f7ee f83a 	bl	8000f20 <MX_USB_PCD_Init>
	      HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x00 , PCD_SNG_BUF, 0x40);
 8012eac:	2340      	movs	r3, #64	@ 0x40
 8012eae:	2200      	movs	r2, #0
 8012eb0:	2100      	movs	r1, #0
 8012eb2:	4814      	ldr	r0, [pc, #80]	@ (8012f04 <app_ux_device_thread_entry+0x64>)
 8012eb4:	f7f0 f938 	bl	8003128 <HAL_PCDEx_PMAConfig>
	      HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x80 , PCD_SNG_BUF, 0x80);
 8012eb8:	2380      	movs	r3, #128	@ 0x80
 8012eba:	2200      	movs	r2, #0
 8012ebc:	2180      	movs	r1, #128	@ 0x80
 8012ebe:	4811      	ldr	r0, [pc, #68]	@ (8012f04 <app_ux_device_thread_entry+0x64>)
 8012ec0:	f7f0 f932 	bl	8003128 <HAL_PCDEx_PMAConfig>
	      HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x01, PCD_SNG_BUF, 0xC0);
 8012ec4:	23c0      	movs	r3, #192	@ 0xc0
 8012ec6:	2200      	movs	r2, #0
 8012ec8:	2101      	movs	r1, #1
 8012eca:	480e      	ldr	r0, [pc, #56]	@ (8012f04 <app_ux_device_thread_entry+0x64>)
 8012ecc:	f7f0 f92c 	bl	8003128 <HAL_PCDEx_PMAConfig>
	      HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x81, PCD_SNG_BUF, 0x100);
 8012ed0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012ed4:	2200      	movs	r2, #0
 8012ed6:	2181      	movs	r1, #129	@ 0x81
 8012ed8:	480a      	ldr	r0, [pc, #40]	@ (8012f04 <app_ux_device_thread_entry+0x64>)
 8012eda:	f7f0 f925 	bl	8003128 <HAL_PCDEx_PMAConfig>
	      HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x82, PCD_SNG_BUF, 0x140);
 8012ede:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8012ee2:	2200      	movs	r2, #0
 8012ee4:	2182      	movs	r1, #130	@ 0x82
 8012ee6:	4807      	ldr	r0, [pc, #28]	@ (8012f04 <app_ux_device_thread_entry+0x64>)
 8012ee8:	f7f0 f91e 	bl	8003128 <HAL_PCDEx_PMAConfig>
	      ux_dcd_stm32_initialize((ULONG)USB_DRD_FS, (ULONG)&hpcd_USB_DRD_FS);
 8012eec:	4b05      	ldr	r3, [pc, #20]	@ (8012f04 <app_ux_device_thread_entry+0x64>)
 8012eee:	4619      	mov	r1, r3
 8012ef0:	4805      	ldr	r0, [pc, #20]	@ (8012f08 <app_ux_device_thread_entry+0x68>)
 8012ef2:	f7ff fd3f 	bl	8012974 <_ux_dcd_stm32_initialize>
	      HAL_PCD_Start(&hpcd_USB_DRD_FS);
 8012ef6:	4803      	ldr	r0, [pc, #12]	@ (8012f04 <app_ux_device_thread_entry+0x64>)
 8012ef8:	f7ee fd5a 	bl	80019b0 <HAL_PCD_Start>
  /* USER CODE END app_ux_device_thread_entry */
}
 8012efc:	bf00      	nop
 8012efe:	3708      	adds	r7, #8
 8012f00:	46bd      	mov	sp, r7
 8012f02:	bd80      	pop	{r7, pc}
 8012f04:	200031d0 	.word	0x200031d0
 8012f08:	40016000 	.word	0x40016000

08012f0c <USBD_ChangeFunction>:
  *         This function is called when the device state changes.
  * @param  Device_State: USB Device State
  * @retval status
  */
static UINT USBD_ChangeFunction(ULONG Device_State)
{
 8012f0c:	b480      	push	{r7}
 8012f0e:	b085      	sub	sp, #20
 8012f10:	af00      	add	r7, sp, #0
 8012f12:	6078      	str	r0, [r7, #4]
   UINT status = UX_SUCCESS;
 8012f14:	2300      	movs	r3, #0
 8012f16:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN USBD_ChangeFunction0 */

  /* USER CODE END USBD_ChangeFunction0 */

  switch (Device_State)
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	2bf4      	cmp	r3, #244	@ 0xf4
 8012f1c:	d81a      	bhi.n	8012f54 <USBD_ChangeFunction+0x48>
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	2bf0      	cmp	r3, #240	@ 0xf0
 8012f22:	d206      	bcs.n	8012f32 <USBD_ChangeFunction+0x26>
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	2b01      	cmp	r3, #1
 8012f28:	d016      	beq.n	8012f58 <USBD_ChangeFunction+0x4c>
 8012f2a:	687b      	ldr	r3, [r7, #4]
 8012f2c:	2b0a      	cmp	r3, #10
 8012f2e:	d015      	beq.n	8012f5c <USBD_ChangeFunction+0x50>

      /* USER CODE BEGIN DEFAULT */

      /* USER CODE END DEFAULT */

      break;
 8012f30:	e010      	b.n	8012f54 <USBD_ChangeFunction+0x48>
  switch (Device_State)
 8012f32:	687b      	ldr	r3, [r7, #4]
 8012f34:	3bf0      	subs	r3, #240	@ 0xf0
 8012f36:	2b04      	cmp	r3, #4
 8012f38:	d80c      	bhi.n	8012f54 <USBD_ChangeFunction+0x48>
 8012f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8012f40 <USBD_ChangeFunction+0x34>)
 8012f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012f40:	08012f55 	.word	0x08012f55
 8012f44:	08012f55 	.word	0x08012f55
 8012f48:	08012f55 	.word	0x08012f55
 8012f4c:	08012f55 	.word	0x08012f55
 8012f50:	08012f55 	.word	0x08012f55
      break;
 8012f54:	bf00      	nop
 8012f56:	e002      	b.n	8012f5e <USBD_ChangeFunction+0x52>
      break;
 8012f58:	bf00      	nop
 8012f5a:	e000      	b.n	8012f5e <USBD_ChangeFunction+0x52>
      break;
 8012f5c:	bf00      	nop

  /* USER CODE BEGIN USBD_ChangeFunction1 */

  /* USER CODE END USBD_ChangeFunction1 */

  return status;
 8012f5e:	68fb      	ldr	r3, [r7, #12]
}
 8012f60:	4618      	mov	r0, r3
 8012f62:	3714      	adds	r7, #20
 8012f64:	46bd      	mov	sp, r7
 8012f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f6a:	4770      	bx	lr

08012f6c <usbx_cdc_acm_write_thread_entry>:
/* USER CODE BEGIN 1 */

VOID usbx_cdc_acm_write_thread_entry(ULONG thread_input)
{
 8012f6c:	b5b0      	push	{r4, r5, r7, lr}
 8012f6e:	b08a      	sub	sp, #40	@ 0x28
 8012f70:	af00      	add	r7, sp, #0
 8012f72:	6078      	str	r0, [r7, #4]
	  /* Private Variables */
	      ULONG tx_actual_length;
	      const uint8_t message[] = "USBX Application Running!\r\n";
 8012f74:	4b0b      	ldr	r3, [pc, #44]	@ (8012fa4 <usbx_cdc_acm_write_thread_entry+0x38>)
 8012f76:	f107 0408 	add.w	r4, r7, #8
 8012f7a:	461d      	mov	r5, r3
 8012f7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8012f7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8012f80:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8012f84:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	      while(1)
	      {
	             ux_device_class_cdc_acm_write(cdc_acm, (UCHAR *)(message), sizeof(message), &tx_actual_length);
 8012f88:	4b07      	ldr	r3, [pc, #28]	@ (8012fa8 <usbx_cdc_acm_write_thread_entry+0x3c>)
 8012f8a:	6818      	ldr	r0, [r3, #0]
 8012f8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012f90:	f107 0108 	add.w	r1, r7, #8
 8012f94:	221c      	movs	r2, #28
 8012f96:	f7fe fff7 	bl	8011f88 <_ux_device_class_cdc_acm_write>
	             tx_thread_sleep(100);
 8012f9a:	2064      	movs	r0, #100	@ 0x64
 8012f9c:	f7fa ff80 	bl	800dea0 <_tx_thread_sleep>
	             ux_device_class_cdc_acm_write(cdc_acm, (UCHAR *)(message), sizeof(message), &tx_actual_length);
 8012fa0:	bf00      	nop
 8012fa2:	e7f1      	b.n	8012f88 <usbx_cdc_acm_write_thread_entry+0x1c>
 8012fa4:	08013e68 	.word	0x08013e68
 8012fa8:	20003d24 	.word	0x20003d24

08012fac <usbx_cdc_acm_read_thread_entry>:
	      }
}

VOID usbx_cdc_acm_read_thread_entry(ULONG thread_input)
{
 8012fac:	b580      	push	{r7, lr}
 8012fae:	b094      	sub	sp, #80	@ 0x50
 8012fb0:	af00      	add	r7, sp, #0
 8012fb2:	6078      	str	r0, [r7, #4]
	      ULONG rx_actual_length;
	      uint8_t UserRxBuffer[64];
	      /* Infinite Loop */
	      while(1)
	      {
	             if(cdc_acm != UX_NULL)
 8012fb4:	4b12      	ldr	r3, [pc, #72]	@ (8013000 <usbx_cdc_acm_read_thread_entry+0x54>)
 8012fb6:	681b      	ldr	r3, [r3, #0]
 8012fb8:	2b00      	cmp	r3, #0
 8012fba:	d0fb      	beq.n	8012fb4 <usbx_cdc_acm_read_thread_entry+0x8>
	             {
	                   ux_device_class_cdc_acm_read(cdc_acm, (UCHAR *)UserRxBuffer, 64, &rx_actual_length);
 8012fbc:	4b10      	ldr	r3, [pc, #64]	@ (8013000 <usbx_cdc_acm_read_thread_entry+0x54>)
 8012fbe:	6818      	ldr	r0, [r3, #0]
 8012fc0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8012fc4:	f107 010c 	add.w	r1, r7, #12
 8012fc8:	2240      	movs	r2, #64	@ 0x40
 8012fca:	f7fe ff2b 	bl	8011e24 <_ux_device_class_cdc_acm_read>
	                   switch(UserRxBuffer[rx_actual_length-1])
 8012fce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012fd0:	3b01      	subs	r3, #1
 8012fd2:	3350      	adds	r3, #80	@ 0x50
 8012fd4:	443b      	add	r3, r7
 8012fd6:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 8012fda:	2b30      	cmp	r3, #48	@ 0x30
 8012fdc:	d008      	beq.n	8012ff0 <usbx_cdc_acm_read_thread_entry+0x44>
 8012fde:	2b31      	cmp	r3, #49	@ 0x31
 8012fe0:	d1e8      	bne.n	8012fb4 <usbx_cdc_acm_read_thread_entry+0x8>
	                   {
	                   case '1':
	                          HAL_GPIO_WritePin(GPIOI, GPIO_PIN_8, GPIO_PIN_SET);
 8012fe2:	2201      	movs	r2, #1
 8012fe4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8012fe8:	4806      	ldr	r0, [pc, #24]	@ (8013004 <usbx_cdc_acm_read_thread_entry+0x58>)
 8012fea:	f7ee fb35 	bl	8001658 <HAL_GPIO_WritePin>
	                          break;
 8012fee:	e006      	b.n	8012ffe <usbx_cdc_acm_read_thread_entry+0x52>
	                   case '0':
	                	   HAL_GPIO_WritePin(GPIOI, GPIO_PIN_8, GPIO_PIN_RESET);
 8012ff0:	2200      	movs	r2, #0
 8012ff2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8012ff6:	4803      	ldr	r0, [pc, #12]	@ (8013004 <usbx_cdc_acm_read_thread_entry+0x58>)
 8012ff8:	f7ee fb2e 	bl	8001658 <HAL_GPIO_WritePin>
	                          break;
 8012ffc:	bf00      	nop
	             if(cdc_acm != UX_NULL)
 8012ffe:	e7d9      	b.n	8012fb4 <usbx_cdc_acm_read_thread_entry+0x8>
 8013000:	20003d24 	.word	0x20003d24
 8013004:	42022000 	.word	0x42022000

08013008 <USBD_CDC_ACM_Activate>:
  *         This function is called when insertion of a CDC ACM device.
  * @param  cdc_acm_instance: Pointer to the cdc acm class instance.
  * @retval none
  */
VOID USBD_CDC_ACM_Activate(VOID *cdc_acm_instance)
{
 8013008:	b480      	push	{r7}
 801300a:	b083      	sub	sp, #12
 801300c:	af00      	add	r7, sp, #0
 801300e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_CDC_ACM_Activate */

	cdc_acm = (UX_SLAVE_CLASS_CDC_ACM*) cdc_acm_instance;
 8013010:	4a04      	ldr	r2, [pc, #16]	@ (8013024 <USBD_CDC_ACM_Activate+0x1c>)
 8013012:	687b      	ldr	r3, [r7, #4]
 8013014:	6013      	str	r3, [r2, #0]
  /* USER CODE END USBD_CDC_ACM_Activate */

  return;
 8013016:	bf00      	nop
}
 8013018:	370c      	adds	r7, #12
 801301a:	46bd      	mov	sp, r7
 801301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013020:	4770      	bx	lr
 8013022:	bf00      	nop
 8013024:	20003d24 	.word	0x20003d24

08013028 <USBD_CDC_ACM_Deactivate>:
  *         This function is called when extraction of a CDC ACM device.
  * @param  cdc_acm_instance: Pointer to the cdc acm class instance.
  * @retval none
  */
VOID USBD_CDC_ACM_Deactivate(VOID *cdc_acm_instance)
{
 8013028:	b480      	push	{r7}
 801302a:	b083      	sub	sp, #12
 801302c:	af00      	add	r7, sp, #0
 801302e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_CDC_ACM_Deactivate */
	cdc_acm = UX_NULL;
 8013030:	4b04      	ldr	r3, [pc, #16]	@ (8013044 <USBD_CDC_ACM_Deactivate+0x1c>)
 8013032:	2200      	movs	r2, #0
 8013034:	601a      	str	r2, [r3, #0]
	UX_PARAMETER_NOT_USED(cdc_acm_instance);
  /* USER CODE END USBD_CDC_ACM_Deactivate */

  return;
 8013036:	bf00      	nop
}
 8013038:	370c      	adds	r7, #12
 801303a:	46bd      	mov	sp, r7
 801303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013040:	4770      	bx	lr
 8013042:	bf00      	nop
 8013044:	20003d24 	.word	0x20003d24

08013048 <USBD_CDC_ACM_ParameterChange>:
  *         This function is invoked to manage the CDC ACM class requests.
  * @param  cdc_acm_instance: Pointer to the cdc acm class instance.
  * @retval none
  */
VOID USBD_CDC_ACM_ParameterChange(VOID *cdc_acm_instance)
{
 8013048:	b480      	push	{r7}
 801304a:	b083      	sub	sp, #12
 801304c:	af00      	add	r7, sp, #0
 801304e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_CDC_ACM_ParameterChange */
  UX_PARAMETER_NOT_USED(cdc_acm_instance);
//	(void)cdc_acm;
  /* USER CODE END USBD_CDC_ACM_ParameterChange */

  return;
 8013050:	bf00      	nop
}
 8013052:	370c      	adds	r7, #12
 8013054:	46bd      	mov	sp, r7
 8013056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801305a:	4770      	bx	lr

0801305c <USBD_Get_Device_Framework_Speed>:
  * @param  Speed : HIGH or FULL SPEED flag
  * @param  length : length of HIGH or FULL SPEED array
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_Get_Device_Framework_Speed(uint8_t Speed, ULONG *Length)
{
 801305c:	b580      	push	{r7, lr}
 801305e:	b084      	sub	sp, #16
 8013060:	af00      	add	r7, sp, #0
 8013062:	4603      	mov	r3, r0
 8013064:	6039      	str	r1, [r7, #0]
 8013066:	71fb      	strb	r3, [r7, #7]
  uint8_t *pFrameWork = NULL;
 8013068:	2300      	movs	r3, #0
 801306a:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN Device_Framework0 */

  /* USER CODE END Device_Framework0 */

  if (USBD_FULL_SPEED == Speed)
 801306c:	79fb      	ldrb	r3, [r7, #7]
 801306e:	2b00      	cmp	r3, #0
 8013070:	d113      	bne.n	801309a <USBD_Get_Device_Framework_Speed+0x3e>
  {
    USBD_Device_Framework_Builder(&USBD_Device_FS, pDevFrameWorkDesc_FS,
 8013072:	4b16      	ldr	r3, [pc, #88]	@ (80130cc <USBD_Get_Device_Framework_Speed+0x70>)
 8013074:	6819      	ldr	r1, [r3, #0]
 8013076:	79fb      	ldrb	r3, [r7, #7]
 8013078:	4a15      	ldr	r2, [pc, #84]	@ (80130d0 <USBD_Get_Device_Framework_Speed+0x74>)
 801307a:	4816      	ldr	r0, [pc, #88]	@ (80130d4 <USBD_Get_Device_Framework_Speed+0x78>)
 801307c:	f000 f974 	bl	8013368 <USBD_Device_Framework_Builder>
                                  UserClassInstance, Speed);

    /* Get the length of USBD_device_framework_full_speed */
    *Length = (ULONG)(USBD_Device_FS.CurrDevDescSz + USBD_Device_FS.CurrConfDescSz);
 8013080:	4b14      	ldr	r3, [pc, #80]	@ (80130d4 <USBD_Get_Device_Framework_Speed+0x78>)
 8013082:	f8d3 2120 	ldr.w	r2, [r3, #288]	@ 0x120
 8013086:	4b13      	ldr	r3, [pc, #76]	@ (80130d4 <USBD_Get_Device_Framework_Speed+0x78>)
 8013088:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 801308c:	441a      	add	r2, r3
 801308e:	683b      	ldr	r3, [r7, #0]
 8013090:	601a      	str	r2, [r3, #0]

    pFrameWork = pDevFrameWorkDesc_FS;
 8013092:	4b0e      	ldr	r3, [pc, #56]	@ (80130cc <USBD_Get_Device_Framework_Speed+0x70>)
 8013094:	681b      	ldr	r3, [r3, #0]
 8013096:	60fb      	str	r3, [r7, #12]
 8013098:	e012      	b.n	80130c0 <USBD_Get_Device_Framework_Speed+0x64>
  }
  else
  {
    USBD_Device_Framework_Builder(&USBD_Device_HS, pDevFrameWorkDesc_HS,
 801309a:	4b0f      	ldr	r3, [pc, #60]	@ (80130d8 <USBD_Get_Device_Framework_Speed+0x7c>)
 801309c:	6819      	ldr	r1, [r3, #0]
 801309e:	79fb      	ldrb	r3, [r7, #7]
 80130a0:	4a0b      	ldr	r2, [pc, #44]	@ (80130d0 <USBD_Get_Device_Framework_Speed+0x74>)
 80130a2:	480e      	ldr	r0, [pc, #56]	@ (80130dc <USBD_Get_Device_Framework_Speed+0x80>)
 80130a4:	f000 f960 	bl	8013368 <USBD_Device_Framework_Builder>
                                  UserClassInstance, Speed);

    /* Get the length of USBD_device_framework_high_speed */
    *Length = (ULONG)(USBD_Device_HS.CurrDevDescSz + USBD_Device_HS.CurrConfDescSz);
 80130a8:	4b0c      	ldr	r3, [pc, #48]	@ (80130dc <USBD_Get_Device_Framework_Speed+0x80>)
 80130aa:	f8d3 2120 	ldr.w	r2, [r3, #288]	@ 0x120
 80130ae:	4b0b      	ldr	r3, [pc, #44]	@ (80130dc <USBD_Get_Device_Framework_Speed+0x80>)
 80130b0:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 80130b4:	441a      	add	r2, r3
 80130b6:	683b      	ldr	r3, [r7, #0]
 80130b8:	601a      	str	r2, [r3, #0]

    pFrameWork = pDevFrameWorkDesc_HS;
 80130ba:	4b07      	ldr	r3, [pc, #28]	@ (80130d8 <USBD_Get_Device_Framework_Speed+0x7c>)
 80130bc:	681b      	ldr	r3, [r3, #0]
 80130be:	60fb      	str	r3, [r7, #12]
  }
  /* USER CODE BEGIN Device_Framework1 */

  /* USER CODE END Device_Framework1 */
  return pFrameWork;
 80130c0:	68fb      	ldr	r3, [r7, #12]
}
 80130c2:	4618      	mov	r0, r3
 80130c4:	3710      	adds	r7, #16
 80130c6:	46bd      	mov	sp, r7
 80130c8:	bd80      	pop	{r7, pc}
 80130ca:	bf00      	nop
 80130cc:	20000064 	.word	0x20000064
 80130d0:	20000058 	.word	0x20000058
 80130d4:	20003d28 	.word	0x20003d28
 80130d8:	20000068 	.word	0x20000068
 80130dc:	20003e50 	.word	0x20003e50

080130e0 <USBD_Get_String_Framework>:
  *         Return the language_id_framework
  * @param  Length : Length of String_Framework
  * @retval Pointer to language_id_framework buffer
  */
uint8_t *USBD_Get_String_Framework(ULONG *Length)
{
 80130e0:	b580      	push	{r7, lr}
 80130e2:	b084      	sub	sp, #16
 80130e4:	af00      	add	r7, sp, #0
 80130e6:	6078      	str	r0, [r7, #4]
  uint16_t len = 0U;
 80130e8:	2300      	movs	r3, #0
 80130ea:	81bb      	strh	r3, [r7, #12]
  uint8_t count = 0U;
 80130ec:	2300      	movs	r3, #0
 80130ee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN String_Framework0 */

  /* USER CODE END String_Framework0 */

  /* Set the Manufacturer language Id and index in USBD_string_framework */
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 80130f0:	7bfb      	ldrb	r3, [r7, #15]
 80130f2:	1c5a      	adds	r2, r3, #1
 80130f4:	73fa      	strb	r2, [r7, #15]
 80130f6:	461a      	mov	r2, r3
 80130f8:	4b37      	ldr	r3, [pc, #220]	@ (80131d8 <USBD_Get_String_Framework+0xf8>)
 80130fa:	2109      	movs	r1, #9
 80130fc:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 80130fe:	7bfb      	ldrb	r3, [r7, #15]
 8013100:	1c5a      	adds	r2, r3, #1
 8013102:	73fa      	strb	r2, [r7, #15]
 8013104:	461a      	mov	r2, r3
 8013106:	4b34      	ldr	r3, [pc, #208]	@ (80131d8 <USBD_Get_String_Framework+0xf8>)
 8013108:	2104      	movs	r1, #4
 801310a:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_IDX_MFC_STR;
 801310c:	7bfb      	ldrb	r3, [r7, #15]
 801310e:	1c5a      	adds	r2, r3, #1
 8013110:	73fa      	strb	r2, [r7, #15]
 8013112:	461a      	mov	r2, r3
 8013114:	4b30      	ldr	r3, [pc, #192]	@ (80131d8 <USBD_Get_String_Framework+0xf8>)
 8013116:	2101      	movs	r1, #1
 8013118:	5499      	strb	r1, [r3, r2]

  /* Set the Manufacturer string in string_framework */
  USBD_Desc_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_string_framework + count, &len);
 801311a:	7bfb      	ldrb	r3, [r7, #15]
 801311c:	4a2e      	ldr	r2, [pc, #184]	@ (80131d8 <USBD_Get_String_Framework+0xf8>)
 801311e:	4413      	add	r3, r2
 8013120:	f107 020c 	add.w	r2, r7, #12
 8013124:	4619      	mov	r1, r3
 8013126:	482d      	ldr	r0, [pc, #180]	@ (80131dc <USBD_Get_String_Framework+0xfc>)
 8013128:	f000 f8d0 	bl	80132cc <USBD_Desc_GetString>

  /* Set the Product language Id and index in USBD_string_framework */
  count += len + 1;
 801312c:	89bb      	ldrh	r3, [r7, #12]
 801312e:	b2da      	uxtb	r2, r3
 8013130:	7bfb      	ldrb	r3, [r7, #15]
 8013132:	4413      	add	r3, r2
 8013134:	b2db      	uxtb	r3, r3
 8013136:	3301      	adds	r3, #1
 8013138:	73fb      	strb	r3, [r7, #15]
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801313a:	7bfb      	ldrb	r3, [r7, #15]
 801313c:	1c5a      	adds	r2, r3, #1
 801313e:	73fa      	strb	r2, [r7, #15]
 8013140:	461a      	mov	r2, r3
 8013142:	4b25      	ldr	r3, [pc, #148]	@ (80131d8 <USBD_Get_String_Framework+0xf8>)
 8013144:	2109      	movs	r1, #9
 8013146:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 8013148:	7bfb      	ldrb	r3, [r7, #15]
 801314a:	1c5a      	adds	r2, r3, #1
 801314c:	73fa      	strb	r2, [r7, #15]
 801314e:	461a      	mov	r2, r3
 8013150:	4b21      	ldr	r3, [pc, #132]	@ (80131d8 <USBD_Get_String_Framework+0xf8>)
 8013152:	2104      	movs	r1, #4
 8013154:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_IDX_PRODUCT_STR;
 8013156:	7bfb      	ldrb	r3, [r7, #15]
 8013158:	1c5a      	adds	r2, r3, #1
 801315a:	73fa      	strb	r2, [r7, #15]
 801315c:	461a      	mov	r2, r3
 801315e:	4b1e      	ldr	r3, [pc, #120]	@ (80131d8 <USBD_Get_String_Framework+0xf8>)
 8013160:	2102      	movs	r1, #2
 8013162:	5499      	strb	r1, [r3, r2]

  /* Set the Product string in USBD_string_framework */
  USBD_Desc_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_string_framework + count, &len);
 8013164:	7bfb      	ldrb	r3, [r7, #15]
 8013166:	4a1c      	ldr	r2, [pc, #112]	@ (80131d8 <USBD_Get_String_Framework+0xf8>)
 8013168:	4413      	add	r3, r2
 801316a:	f107 020c 	add.w	r2, r7, #12
 801316e:	4619      	mov	r1, r3
 8013170:	481b      	ldr	r0, [pc, #108]	@ (80131e0 <USBD_Get_String_Framework+0x100>)
 8013172:	f000 f8ab 	bl	80132cc <USBD_Desc_GetString>

  /* Set Serial language Id and index in string_framework */
  count += len + 1;
 8013176:	89bb      	ldrh	r3, [r7, #12]
 8013178:	b2da      	uxtb	r2, r3
 801317a:	7bfb      	ldrb	r3, [r7, #15]
 801317c:	4413      	add	r3, r2
 801317e:	b2db      	uxtb	r3, r3
 8013180:	3301      	adds	r3, #1
 8013182:	73fb      	strb	r3, [r7, #15]
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 8013184:	7bfb      	ldrb	r3, [r7, #15]
 8013186:	1c5a      	adds	r2, r3, #1
 8013188:	73fa      	strb	r2, [r7, #15]
 801318a:	461a      	mov	r2, r3
 801318c:	4b12      	ldr	r3, [pc, #72]	@ (80131d8 <USBD_Get_String_Framework+0xf8>)
 801318e:	2109      	movs	r1, #9
 8013190:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 8013192:	7bfb      	ldrb	r3, [r7, #15]
 8013194:	1c5a      	adds	r2, r3, #1
 8013196:	73fa      	strb	r2, [r7, #15]
 8013198:	461a      	mov	r2, r3
 801319a:	4b0f      	ldr	r3, [pc, #60]	@ (80131d8 <USBD_Get_String_Framework+0xf8>)
 801319c:	2104      	movs	r1, #4
 801319e:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_IDX_SERIAL_STR;
 80131a0:	7bfb      	ldrb	r3, [r7, #15]
 80131a2:	1c5a      	adds	r2, r3, #1
 80131a4:	73fa      	strb	r2, [r7, #15]
 80131a6:	461a      	mov	r2, r3
 80131a8:	4b0b      	ldr	r3, [pc, #44]	@ (80131d8 <USBD_Get_String_Framework+0xf8>)
 80131aa:	2103      	movs	r1, #3
 80131ac:	5499      	strb	r1, [r3, r2]

  /* Set the Serial number in USBD_string_framework */
  USBD_Desc_GetString((uint8_t *)USBD_SERIAL_NUMBER, USBD_string_framework + count, &len);
 80131ae:	7bfb      	ldrb	r3, [r7, #15]
 80131b0:	4a09      	ldr	r2, [pc, #36]	@ (80131d8 <USBD_Get_String_Framework+0xf8>)
 80131b2:	4413      	add	r3, r2
 80131b4:	f107 020c 	add.w	r2, r7, #12
 80131b8:	4619      	mov	r1, r3
 80131ba:	480a      	ldr	r0, [pc, #40]	@ (80131e4 <USBD_Get_String_Framework+0x104>)
 80131bc:	f000 f886 	bl	80132cc <USBD_Desc_GetString>
  /* USER CODE BEGIN String_Framework1 */

  /* USER CODE END String_Framework1 */

  /* Get the length of USBD_string_framework */
  *Length = strlen((const char *)USBD_string_framework);
 80131c0:	4805      	ldr	r0, [pc, #20]	@ (80131d8 <USBD_Get_String_Framework+0xf8>)
 80131c2:	f7ed f981 	bl	80004c8 <strlen>
 80131c6:	4602      	mov	r2, r0
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	601a      	str	r2, [r3, #0]

  return USBD_string_framework;
 80131cc:	4b02      	ldr	r3, [pc, #8]	@ (80131d8 <USBD_Get_String_Framework+0xf8>)
}
 80131ce:	4618      	mov	r0, r3
 80131d0:	3710      	adds	r7, #16
 80131d2:	46bd      	mov	sp, r7
 80131d4:	bd80      	pop	{r7, pc}
 80131d6:	bf00      	nop
 80131d8:	20004108 	.word	0x20004108
 80131dc:	08013e84 	.word	0x08013e84
 80131e0:	08013e98 	.word	0x08013e98
 80131e4:	08013eac 	.word	0x08013eac

080131e8 <USBD_Get_Language_Id_Framework>:
  *         Return the language_id_framework
  * @param  Length : Length of Language_Id_Framework
  * @retval Pointer to language_id_framework buffer
  */
uint8_t *USBD_Get_Language_Id_Framework(ULONG *Length)
{
 80131e8:	b580      	push	{r7, lr}
 80131ea:	b084      	sub	sp, #16
 80131ec:	af00      	add	r7, sp, #0
 80131ee:	6078      	str	r0, [r7, #4]
  uint8_t count = 0U;
 80131f0:	2300      	movs	r3, #0
 80131f2:	73fb      	strb	r3, [r7, #15]

  /* Set the language Id in USBD_language_id_framework */
  USBD_language_id_framework[count++] = USBD_LANGID_STRING & 0xFF;
 80131f4:	7bfb      	ldrb	r3, [r7, #15]
 80131f6:	1c5a      	adds	r2, r3, #1
 80131f8:	73fa      	strb	r2, [r7, #15]
 80131fa:	461a      	mov	r2, r3
 80131fc:	4b0a      	ldr	r3, [pc, #40]	@ (8013228 <USBD_Get_Language_Id_Framework+0x40>)
 80131fe:	2109      	movs	r1, #9
 8013200:	5499      	strb	r1, [r3, r2]
  USBD_language_id_framework[count++] = USBD_LANGID_STRING >> 8;
 8013202:	7bfb      	ldrb	r3, [r7, #15]
 8013204:	1c5a      	adds	r2, r3, #1
 8013206:	73fa      	strb	r2, [r7, #15]
 8013208:	461a      	mov	r2, r3
 801320a:	4b07      	ldr	r3, [pc, #28]	@ (8013228 <USBD_Get_Language_Id_Framework+0x40>)
 801320c:	2104      	movs	r1, #4
 801320e:	5499      	strb	r1, [r3, r2]

  /* Get the length of USBD_language_id_framework */
  *Length = strlen((const char *)USBD_language_id_framework);
 8013210:	4805      	ldr	r0, [pc, #20]	@ (8013228 <USBD_Get_Language_Id_Framework+0x40>)
 8013212:	f7ed f959 	bl	80004c8 <strlen>
 8013216:	4602      	mov	r2, r0
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	601a      	str	r2, [r3, #0]

  return USBD_language_id_framework;
 801321c:	4b02      	ldr	r3, [pc, #8]	@ (8013228 <USBD_Get_Language_Id_Framework+0x40>)
}
 801321e:	4618      	mov	r0, r3
 8013220:	3710      	adds	r7, #16
 8013222:	46bd      	mov	sp, r7
 8013224:	bd80      	pop	{r7, pc}
 8013226:	bf00      	nop
 8013228:	20004208 	.word	0x20004208

0801322c <USBD_Get_Interface_Number>:
  * @param  class_type : Device class type
  * @param  interface_type : Device interface type
  * @retval interface number
  */
uint16_t USBD_Get_Interface_Number(uint8_t class_type, uint8_t interface_type)
{
 801322c:	b480      	push	{r7}
 801322e:	b085      	sub	sp, #20
 8013230:	af00      	add	r7, sp, #0
 8013232:	4603      	mov	r3, r0
 8013234:	460a      	mov	r2, r1
 8013236:	71fb      	strb	r3, [r7, #7]
 8013238:	4613      	mov	r3, r2
 801323a:	71bb      	strb	r3, [r7, #6]
  uint8_t itf_num = 0U;
 801323c:	2300      	movs	r3, #0
 801323e:	73fb      	strb	r3, [r7, #15]
  uint8_t idx = 0U;
 8013240:	2300      	movs	r3, #0
 8013242:	73bb      	strb	r3, [r7, #14]

  /* USER CODE BEGIN USBD_Get_Interface_Number0 */

  /* USER CODE END USBD_Get_Interface_Number0 */

  for(idx = 0; idx < USBD_MAX_SUPPORTED_CLASS; idx++)
 8013244:	2300      	movs	r3, #0
 8013246:	73bb      	strb	r3, [r7, #14]
 8013248:	e021      	b.n	801328e <USBD_Get_Interface_Number+0x62>
  {
    if ((USBD_Device_FS.tclasslist[idx].ClassType == class_type) &&
 801324a:	7bbb      	ldrb	r3, [r7, #14]
 801324c:	4a15      	ldr	r2, [pc, #84]	@ (80132a4 <USBD_Get_Interface_Number+0x78>)
 801324e:	215c      	movs	r1, #92	@ 0x5c
 8013250:	fb01 f303 	mul.w	r3, r1, r3
 8013254:	4413      	add	r3, r2
 8013256:	330c      	adds	r3, #12
 8013258:	781b      	ldrb	r3, [r3, #0]
 801325a:	79fa      	ldrb	r2, [r7, #7]
 801325c:	429a      	cmp	r2, r3
 801325e:	d113      	bne.n	8013288 <USBD_Get_Interface_Number+0x5c>
        (USBD_Device_FS.tclasslist[idx].InterfaceType == interface_type))
 8013260:	7bbb      	ldrb	r3, [r7, #14]
 8013262:	4a10      	ldr	r2, [pc, #64]	@ (80132a4 <USBD_Get_Interface_Number+0x78>)
 8013264:	215c      	movs	r1, #92	@ 0x5c
 8013266:	fb01 f303 	mul.w	r3, r1, r3
 801326a:	4413      	add	r3, r2
 801326c:	3314      	adds	r3, #20
 801326e:	781b      	ldrb	r3, [r3, #0]
    if ((USBD_Device_FS.tclasslist[idx].ClassType == class_type) &&
 8013270:	79ba      	ldrb	r2, [r7, #6]
 8013272:	429a      	cmp	r2, r3
 8013274:	d108      	bne.n	8013288 <USBD_Get_Interface_Number+0x5c>
    {
      itf_num = USBD_Device_FS.tclasslist[idx].Ifs[0];
 8013276:	7bbb      	ldrb	r3, [r7, #14]
 8013278:	4a0a      	ldr	r2, [pc, #40]	@ (80132a4 <USBD_Get_Interface_Number+0x78>)
 801327a:	215c      	movs	r1, #92	@ 0x5c
 801327c:	fb01 f303 	mul.w	r3, r1, r3
 8013280:	4413      	add	r3, r2
 8013282:	335a      	adds	r3, #90	@ 0x5a
 8013284:	781b      	ldrb	r3, [r3, #0]
 8013286:	73fb      	strb	r3, [r7, #15]
  for(idx = 0; idx < USBD_MAX_SUPPORTED_CLASS; idx++)
 8013288:	7bbb      	ldrb	r3, [r7, #14]
 801328a:	3301      	adds	r3, #1
 801328c:	73bb      	strb	r3, [r7, #14]
 801328e:	7bbb      	ldrb	r3, [r7, #14]
 8013290:	2b02      	cmp	r3, #2
 8013292:	d9da      	bls.n	801324a <USBD_Get_Interface_Number+0x1e>

  /* USER CODE BEGIN USBD_Get_Interface_Number1 */

  /* USER CODE END USBD_Get_Interface_Number1 */

  return itf_num;
 8013294:	7bfb      	ldrb	r3, [r7, #15]
 8013296:	b29b      	uxth	r3, r3
}
 8013298:	4618      	mov	r0, r3
 801329a:	3714      	adds	r7, #20
 801329c:	46bd      	mov	sp, r7
 801329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132a2:	4770      	bx	lr
 80132a4:	20003d28 	.word	0x20003d28

080132a8 <USBD_Get_Configuration_Number>:
  * @param  class_type : Device class type
  * @param  interface_type : Device interface type
  * @retval configuration number
  */
uint16_t USBD_Get_Configuration_Number(uint8_t class_type, uint8_t interface_type)
{
 80132a8:	b480      	push	{r7}
 80132aa:	b085      	sub	sp, #20
 80132ac:	af00      	add	r7, sp, #0
 80132ae:	4603      	mov	r3, r0
 80132b0:	460a      	mov	r2, r1
 80132b2:	71fb      	strb	r3, [r7, #7]
 80132b4:	4613      	mov	r3, r2
 80132b6:	71bb      	strb	r3, [r7, #6]
  uint8_t cfg_num = 1U;
 80132b8:	2301      	movs	r3, #1
 80132ba:	73fb      	strb	r3, [r7, #15]

  /* USER CODE BEGIN USBD_Get_CONFIGURATION_Number1 */

  /* USER CODE END USBD_Get_CONFIGURATION_Number1 */

  return cfg_num;
 80132bc:	7bfb      	ldrb	r3, [r7, #15]
 80132be:	b29b      	uxth	r3, r3
}
 80132c0:	4618      	mov	r0, r3
 80132c2:	3714      	adds	r7, #20
 80132c4:	46bd      	mov	sp, r7
 80132c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132ca:	4770      	bx	lr

080132cc <USBD_Desc_GetString>:
  * @param  Unicode : Formatted string buffer (Unicode)
  * @param  len : descriptor length
  * @retval None
  */
static void USBD_Desc_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80132cc:	b580      	push	{r7, lr}
 80132ce:	b086      	sub	sp, #24
 80132d0:	af00      	add	r7, sp, #0
 80132d2:	60f8      	str	r0, [r7, #12]
 80132d4:	60b9      	str	r1, [r7, #8]
 80132d6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80132d8:	2300      	movs	r3, #0
 80132da:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80132dc:	68fb      	ldr	r3, [r7, #12]
 80132de:	2b00      	cmp	r3, #0
 80132e0:	d023      	beq.n	801332a <USBD_Desc_GetString+0x5e>
  {
    return;
  }

  pdesc = desc;
 80132e2:	68fb      	ldr	r3, [r7, #12]
 80132e4:	613b      	str	r3, [r7, #16]
  *len = (uint16_t)USBD_Desc_GetLen(pdesc);
 80132e6:	6938      	ldr	r0, [r7, #16]
 80132e8:	f000 f823 	bl	8013332 <USBD_Desc_GetLen>
 80132ec:	4603      	mov	r3, r0
 80132ee:	461a      	mov	r2, r3
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	801a      	strh	r2, [r3, #0]

  unicode[idx++] = *(uint8_t *)len;
 80132f4:	7dfb      	ldrb	r3, [r7, #23]
 80132f6:	1c5a      	adds	r2, r3, #1
 80132f8:	75fa      	strb	r2, [r7, #23]
 80132fa:	461a      	mov	r2, r3
 80132fc:	68bb      	ldr	r3, [r7, #8]
 80132fe:	4413      	add	r3, r2
 8013300:	687a      	ldr	r2, [r7, #4]
 8013302:	7812      	ldrb	r2, [r2, #0]
 8013304:	701a      	strb	r2, [r3, #0]

  while (*pdesc != (uint8_t)'\0')
 8013306:	e00b      	b.n	8013320 <USBD_Desc_GetString+0x54>
  {
    unicode[idx++] = *pdesc;
 8013308:	7dfb      	ldrb	r3, [r7, #23]
 801330a:	1c5a      	adds	r2, r3, #1
 801330c:	75fa      	strb	r2, [r7, #23]
 801330e:	461a      	mov	r2, r3
 8013310:	68bb      	ldr	r3, [r7, #8]
 8013312:	4413      	add	r3, r2
 8013314:	693a      	ldr	r2, [r7, #16]
 8013316:	7812      	ldrb	r2, [r2, #0]
 8013318:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801331a:	693b      	ldr	r3, [r7, #16]
 801331c:	3301      	adds	r3, #1
 801331e:	613b      	str	r3, [r7, #16]
  while (*pdesc != (uint8_t)'\0')
 8013320:	693b      	ldr	r3, [r7, #16]
 8013322:	781b      	ldrb	r3, [r3, #0]
 8013324:	2b00      	cmp	r3, #0
 8013326:	d1ef      	bne.n	8013308 <USBD_Desc_GetString+0x3c>
 8013328:	e000      	b.n	801332c <USBD_Desc_GetString+0x60>
    return;
 801332a:	bf00      	nop
  }
}
 801332c:	3718      	adds	r7, #24
 801332e:	46bd      	mov	sp, r7
 8013330:	bd80      	pop	{r7, pc}

08013332 <USBD_Desc_GetLen>:
  *         return the string length
  * @param  buf : pointer to the ASCII string buffer
  * @retval string length
  */
static uint8_t USBD_Desc_GetLen(uint8_t *buf)
{
 8013332:	b480      	push	{r7}
 8013334:	b085      	sub	sp, #20
 8013336:	af00      	add	r7, sp, #0
 8013338:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801333a:	2300      	movs	r3, #0
 801333c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801333e:	687b      	ldr	r3, [r7, #4]
 8013340:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8013342:	e005      	b.n	8013350 <USBD_Desc_GetLen+0x1e>
  {
    len++;
 8013344:	7bfb      	ldrb	r3, [r7, #15]
 8013346:	3301      	adds	r3, #1
 8013348:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801334a:	68bb      	ldr	r3, [r7, #8]
 801334c:	3301      	adds	r3, #1
 801334e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8013350:	68bb      	ldr	r3, [r7, #8]
 8013352:	781b      	ldrb	r3, [r3, #0]
 8013354:	2b00      	cmp	r3, #0
 8013356:	d1f5      	bne.n	8013344 <USBD_Desc_GetLen+0x12>
  }

  return len;
 8013358:	7bfb      	ldrb	r3, [r7, #15]
}
 801335a:	4618      	mov	r0, r3
 801335c:	3714      	adds	r7, #20
 801335e:	46bd      	mov	sp, r7
 8013360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013364:	4770      	bx	lr
	...

08013368 <USBD_Device_Framework_Builder>:
  */
static uint8_t *USBD_Device_Framework_Builder(USBD_DevClassHandleTypeDef *pdev,
                                              uint8_t *pDevFrameWorkDesc,
                                              uint8_t *UserClassInstance,
                                              uint8_t Speed)
{
 8013368:	b580      	push	{r7, lr}
 801336a:	b088      	sub	sp, #32
 801336c:	af02      	add	r7, sp, #8
 801336e:	60f8      	str	r0, [r7, #12]
 8013370:	60b9      	str	r1, [r7, #8]
 8013372:	607a      	str	r2, [r7, #4]
 8013374:	70fb      	strb	r3, [r7, #3]
  static USBD_DeviceDescTypedef   *pDevDesc;
  static USBD_DevQualiDescTypedef *pDevQualDesc;
  uint8_t Idx_Instance = 0U;
 8013376:	2300      	movs	r3, #0
 8013378:	75fb      	strb	r3, [r7, #23]

  /* Set Dev and conf descriptors size to 0 */
  pdev->CurrConfDescSz = 0U;
 801337a:	68fb      	ldr	r3, [r7, #12]
 801337c:	2200      	movs	r2, #0
 801337e:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
  pdev->CurrDevDescSz = 0U;
 8013382:	68fb      	ldr	r3, [r7, #12]
 8013384:	2200      	movs	r2, #0
 8013386:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120

  /* Set the pointer to the device descriptor area*/
  pDevDesc = (USBD_DeviceDescTypedef *)pDevFrameWorkDesc;
 801338a:	4a73      	ldr	r2, [pc, #460]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 801338c:	68bb      	ldr	r3, [r7, #8]
 801338e:	6013      	str	r3, [r2, #0]

  /* Start building the generic device descriptor common part */
  pDevDesc->bLength = (uint8_t)sizeof(USBD_DeviceDescTypedef);
 8013390:	4b71      	ldr	r3, [pc, #452]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 8013392:	681b      	ldr	r3, [r3, #0]
 8013394:	2212      	movs	r2, #18
 8013396:	701a      	strb	r2, [r3, #0]
  pDevDesc->bDescriptorType = UX_DEVICE_DESCRIPTOR_ITEM;
 8013398:	4b6f      	ldr	r3, [pc, #444]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 801339a:	681b      	ldr	r3, [r3, #0]
 801339c:	2201      	movs	r2, #1
 801339e:	705a      	strb	r2, [r3, #1]
  pDevDesc->bcdUSB = USB_BCDUSB;
 80133a0:	4b6d      	ldr	r3, [pc, #436]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 80133a2:	681b      	ldr	r3, [r3, #0]
 80133a4:	2200      	movs	r2, #0
 80133a6:	709a      	strb	r2, [r3, #2]
 80133a8:	2200      	movs	r2, #0
 80133aa:	f042 0202 	orr.w	r2, r2, #2
 80133ae:	70da      	strb	r2, [r3, #3]
  pDevDesc->bDeviceClass = 0x00;
 80133b0:	4b69      	ldr	r3, [pc, #420]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 80133b2:	681b      	ldr	r3, [r3, #0]
 80133b4:	2200      	movs	r2, #0
 80133b6:	711a      	strb	r2, [r3, #4]
  pDevDesc->bDeviceSubClass = 0x00;
 80133b8:	4b67      	ldr	r3, [pc, #412]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 80133ba:	681b      	ldr	r3, [r3, #0]
 80133bc:	2200      	movs	r2, #0
 80133be:	715a      	strb	r2, [r3, #5]
  pDevDesc->bDeviceProtocol = 0x00;
 80133c0:	4b65      	ldr	r3, [pc, #404]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 80133c2:	681b      	ldr	r3, [r3, #0]
 80133c4:	2200      	movs	r2, #0
 80133c6:	719a      	strb	r2, [r3, #6]
  pDevDesc->bMaxPacketSize = USBD_MAX_EP0_SIZE;
 80133c8:	4b63      	ldr	r3, [pc, #396]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 80133ca:	681b      	ldr	r3, [r3, #0]
 80133cc:	2240      	movs	r2, #64	@ 0x40
 80133ce:	71da      	strb	r2, [r3, #7]
  pDevDesc->idVendor = USBD_VID;
 80133d0:	4b61      	ldr	r3, [pc, #388]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 80133d2:	681b      	ldr	r3, [r3, #0]
 80133d4:	2200      	movs	r2, #0
 80133d6:	f062 027c 	orn	r2, r2, #124	@ 0x7c
 80133da:	721a      	strb	r2, [r3, #8]
 80133dc:	2200      	movs	r2, #0
 80133de:	f042 0204 	orr.w	r2, r2, #4
 80133e2:	725a      	strb	r2, [r3, #9]
  pDevDesc->idProduct = USBD_PID;
 80133e4:	4b5c      	ldr	r3, [pc, #368]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 80133e6:	681b      	ldr	r3, [r3, #0]
 80133e8:	2200      	movs	r2, #0
 80133ea:	f042 0210 	orr.w	r2, r2, #16
 80133ee:	729a      	strb	r2, [r3, #10]
 80133f0:	2200      	movs	r2, #0
 80133f2:	f042 0257 	orr.w	r2, r2, #87	@ 0x57
 80133f6:	72da      	strb	r2, [r3, #11]
  pDevDesc->bcdDevice = 0x0200;
 80133f8:	4b57      	ldr	r3, [pc, #348]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 80133fa:	681b      	ldr	r3, [r3, #0]
 80133fc:	2200      	movs	r2, #0
 80133fe:	731a      	strb	r2, [r3, #12]
 8013400:	2200      	movs	r2, #0
 8013402:	f042 0202 	orr.w	r2, r2, #2
 8013406:	735a      	strb	r2, [r3, #13]
  pDevDesc->iManufacturer = USBD_IDX_MFC_STR;
 8013408:	4b53      	ldr	r3, [pc, #332]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 801340a:	681b      	ldr	r3, [r3, #0]
 801340c:	2201      	movs	r2, #1
 801340e:	739a      	strb	r2, [r3, #14]
  pDevDesc->iProduct = USBD_IDX_PRODUCT_STR;
 8013410:	4b51      	ldr	r3, [pc, #324]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 8013412:	681b      	ldr	r3, [r3, #0]
 8013414:	2202      	movs	r2, #2
 8013416:	73da      	strb	r2, [r3, #15]
  pDevDesc->iSerialNumber = USBD_IDX_SERIAL_STR;
 8013418:	4b4f      	ldr	r3, [pc, #316]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 801341a:	681b      	ldr	r3, [r3, #0]
 801341c:	2203      	movs	r2, #3
 801341e:	741a      	strb	r2, [r3, #16]
  pDevDesc->bNumConfigurations = USBD_MAX_NUM_CONFIGURATION;
 8013420:	4b4d      	ldr	r3, [pc, #308]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 8013422:	681b      	ldr	r3, [r3, #0]
 8013424:	2201      	movs	r2, #1
 8013426:	745a      	strb	r2, [r3, #17]
  pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DeviceDescTypedef);
 8013428:	68fb      	ldr	r3, [r7, #12]
 801342a:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 801342e:	f103 0212 	add.w	r2, r3, #18
 8013432:	68fb      	ldr	r3, [r7, #12]
 8013434:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120

  /* Check if USBx is in high speed mode to add qualifier descriptor */
  if (Speed == USBD_HIGH_SPEED)
 8013438:	78fb      	ldrb	r3, [r7, #3]
 801343a:	2b01      	cmp	r3, #1
 801343c:	d162      	bne.n	8013504 <USBD_Device_Framework_Builder+0x19c>
  {
    pDevQualDesc = (USBD_DevQualiDescTypedef *)(pDevFrameWorkDesc + pdev->CurrDevDescSz);
 801343e:	68fb      	ldr	r3, [r7, #12]
 8013440:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8013444:	68ba      	ldr	r2, [r7, #8]
 8013446:	4413      	add	r3, r2
 8013448:	4a44      	ldr	r2, [pc, #272]	@ (801355c <USBD_Device_Framework_Builder+0x1f4>)
 801344a:	6013      	str	r3, [r2, #0]
    pDevQualDesc->bLength = (uint8_t)sizeof(USBD_DevQualiDescTypedef);
 801344c:	4b43      	ldr	r3, [pc, #268]	@ (801355c <USBD_Device_Framework_Builder+0x1f4>)
 801344e:	681b      	ldr	r3, [r3, #0]
 8013450:	220a      	movs	r2, #10
 8013452:	701a      	strb	r2, [r3, #0]
    pDevQualDesc->bDescriptorType = UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM;
 8013454:	4b41      	ldr	r3, [pc, #260]	@ (801355c <USBD_Device_Framework_Builder+0x1f4>)
 8013456:	681b      	ldr	r3, [r3, #0]
 8013458:	2206      	movs	r2, #6
 801345a:	705a      	strb	r2, [r3, #1]
    pDevQualDesc->bcdDevice = 0x0200;
 801345c:	4b3f      	ldr	r3, [pc, #252]	@ (801355c <USBD_Device_Framework_Builder+0x1f4>)
 801345e:	681b      	ldr	r3, [r3, #0]
 8013460:	2200      	movs	r2, #0
 8013462:	709a      	strb	r2, [r3, #2]
 8013464:	2200      	movs	r2, #0
 8013466:	f042 0202 	orr.w	r2, r2, #2
 801346a:	70da      	strb	r2, [r3, #3]
    pDevQualDesc->Class = 0x00;
 801346c:	4b3b      	ldr	r3, [pc, #236]	@ (801355c <USBD_Device_Framework_Builder+0x1f4>)
 801346e:	681b      	ldr	r3, [r3, #0]
 8013470:	2200      	movs	r2, #0
 8013472:	711a      	strb	r2, [r3, #4]
    pDevQualDesc->SubClass = 0x00;
 8013474:	4b39      	ldr	r3, [pc, #228]	@ (801355c <USBD_Device_Framework_Builder+0x1f4>)
 8013476:	681b      	ldr	r3, [r3, #0]
 8013478:	2200      	movs	r2, #0
 801347a:	715a      	strb	r2, [r3, #5]
    pDevQualDesc->Protocol = 0x00;
 801347c:	4b37      	ldr	r3, [pc, #220]	@ (801355c <USBD_Device_Framework_Builder+0x1f4>)
 801347e:	681b      	ldr	r3, [r3, #0]
 8013480:	2200      	movs	r2, #0
 8013482:	719a      	strb	r2, [r3, #6]
    pDevQualDesc->bMaxPacketSize = 0x40;
 8013484:	4b35      	ldr	r3, [pc, #212]	@ (801355c <USBD_Device_Framework_Builder+0x1f4>)
 8013486:	681b      	ldr	r3, [r3, #0]
 8013488:	2240      	movs	r2, #64	@ 0x40
 801348a:	71da      	strb	r2, [r3, #7]
    pDevQualDesc->bNumConfigurations = 0x01;
 801348c:	4b33      	ldr	r3, [pc, #204]	@ (801355c <USBD_Device_Framework_Builder+0x1f4>)
 801348e:	681b      	ldr	r3, [r3, #0]
 8013490:	2201      	movs	r2, #1
 8013492:	721a      	strb	r2, [r3, #8]
    pDevQualDesc->bReserved = 0x00;
 8013494:	4b31      	ldr	r3, [pc, #196]	@ (801355c <USBD_Device_Framework_Builder+0x1f4>)
 8013496:	681b      	ldr	r3, [r3, #0]
 8013498:	2200      	movs	r2, #0
 801349a:	725a      	strb	r2, [r3, #9]
    pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DevQualiDescTypedef);
 801349c:	68fb      	ldr	r3, [r7, #12]
 801349e:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 80134a2:	f103 020a 	add.w	r2, r3, #10
 80134a6:	68fb      	ldr	r3, [r7, #12]
 80134a8:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
  }

  /* Build the device framework */
  while (Idx_Instance < USBD_MAX_SUPPORTED_CLASS)
 80134ac:	e02a      	b.n	8013504 <USBD_Device_Framework_Builder+0x19c>
  {
    if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 80134ae:	68fb      	ldr	r3, [r7, #12]
 80134b0:	685b      	ldr	r3, [r3, #4]
 80134b2:	2b02      	cmp	r3, #2
 80134b4:	d823      	bhi.n	80134fe <USBD_Device_Framework_Builder+0x196>
        (pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 80134b6:	68fb      	ldr	r3, [r7, #12]
 80134b8:	689b      	ldr	r3, [r3, #8]
    if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 80134ba:	2b02      	cmp	r3, #2
 80134bc:	d81f      	bhi.n	80134fe <USBD_Device_Framework_Builder+0x196>
        (UserClassInstance[Idx_Instance] != CLASS_TYPE_NONE))
 80134be:	7dfb      	ldrb	r3, [r7, #23]
 80134c0:	687a      	ldr	r2, [r7, #4]
 80134c2:	4413      	add	r3, r2
 80134c4:	781b      	ldrb	r3, [r3, #0]
        (pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 80134c6:	2b00      	cmp	r3, #0
 80134c8:	d019      	beq.n	80134fe <USBD_Device_Framework_Builder+0x196>
    {
      /* Call the composite class builder */
      (void)USBD_FrameWork_AddClass(pdev,
                                    (USBD_CompositeClassTypeDef)UserClassInstance[Idx_Instance],
 80134ca:	7dfb      	ldrb	r3, [r7, #23]
 80134cc:	687a      	ldr	r2, [r7, #4]
 80134ce:	4413      	add	r3, r2
      (void)USBD_FrameWork_AddClass(pdev,
 80134d0:	7819      	ldrb	r1, [r3, #0]
                                    0, Speed,
                                    (pDevFrameWorkDesc + pdev->CurrDevDescSz));
 80134d2:	68fb      	ldr	r3, [r7, #12]
 80134d4:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
      (void)USBD_FrameWork_AddClass(pdev,
 80134d8:	68ba      	ldr	r2, [r7, #8]
 80134da:	4413      	add	r3, r2
 80134dc:	78fa      	ldrb	r2, [r7, #3]
 80134de:	9300      	str	r3, [sp, #0]
 80134e0:	4613      	mov	r3, r2
 80134e2:	2200      	movs	r2, #0
 80134e4:	68f8      	ldr	r0, [r7, #12]
 80134e6:	f000 f83b 	bl	8013560 <USBD_FrameWork_AddClass>

      /* Increment the ClassId for the next occurrence */
      pdev->classId ++;
 80134ea:	68fb      	ldr	r3, [r7, #12]
 80134ec:	685b      	ldr	r3, [r3, #4]
 80134ee:	1c5a      	adds	r2, r3, #1
 80134f0:	68fb      	ldr	r3, [r7, #12]
 80134f2:	605a      	str	r2, [r3, #4]
      pdev->NumClasses ++;
 80134f4:	68fb      	ldr	r3, [r7, #12]
 80134f6:	689b      	ldr	r3, [r3, #8]
 80134f8:	1c5a      	adds	r2, r3, #1
 80134fa:	68fb      	ldr	r3, [r7, #12]
 80134fc:	609a      	str	r2, [r3, #8]
    }

    Idx_Instance++;
 80134fe:	7dfb      	ldrb	r3, [r7, #23]
 8013500:	3301      	adds	r3, #1
 8013502:	75fb      	strb	r3, [r7, #23]
  while (Idx_Instance < USBD_MAX_SUPPORTED_CLASS)
 8013504:	7dfb      	ldrb	r3, [r7, #23]
 8013506:	2b02      	cmp	r3, #2
 8013508:	d9d1      	bls.n	80134ae <USBD_Device_Framework_Builder+0x146>
  }

  /* Check if there is a composite class and update device class */
  if (pdev->NumClasses > 1)
 801350a:	68fb      	ldr	r3, [r7, #12]
 801350c:	689b      	ldr	r3, [r3, #8]
 801350e:	2b01      	cmp	r3, #1
 8013510:	d90c      	bls.n	801352c <USBD_Device_Framework_Builder+0x1c4>
  {
    pDevDesc->bDeviceClass = 0xEF;
 8013512:	4b11      	ldr	r3, [pc, #68]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 8013514:	681b      	ldr	r3, [r3, #0]
 8013516:	22ef      	movs	r2, #239	@ 0xef
 8013518:	711a      	strb	r2, [r3, #4]
    pDevDesc->bDeviceSubClass = 0x02;
 801351a:	4b0f      	ldr	r3, [pc, #60]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 801351c:	681b      	ldr	r3, [r3, #0]
 801351e:	2202      	movs	r2, #2
 8013520:	715a      	strb	r2, [r3, #5]
    pDevDesc->bDeviceProtocol = 0x01;
 8013522:	4b0d      	ldr	r3, [pc, #52]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 8013524:	681b      	ldr	r3, [r3, #0]
 8013526:	2201      	movs	r2, #1
 8013528:	719a      	strb	r2, [r3, #6]
 801352a:	e00f      	b.n	801354c <USBD_Device_Framework_Builder+0x1e4>
  }
  else
  {
    /* Check if the CDC ACM class is set and update device class */
    if (UserClassInstance[0] == CLASS_TYPE_CDC_ACM)
 801352c:	687b      	ldr	r3, [r7, #4]
 801352e:	781b      	ldrb	r3, [r3, #0]
 8013530:	2b02      	cmp	r3, #2
 8013532:	d10b      	bne.n	801354c <USBD_Device_Framework_Builder+0x1e4>
    {
      pDevDesc->bDeviceClass = 0x02;
 8013534:	4b08      	ldr	r3, [pc, #32]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 8013536:	681b      	ldr	r3, [r3, #0]
 8013538:	2202      	movs	r2, #2
 801353a:	711a      	strb	r2, [r3, #4]
      pDevDesc->bDeviceSubClass = 0x02;
 801353c:	4b06      	ldr	r3, [pc, #24]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 801353e:	681b      	ldr	r3, [r3, #0]
 8013540:	2202      	movs	r2, #2
 8013542:	715a      	strb	r2, [r3, #5]
      pDevDesc->bDeviceProtocol = 0x00;
 8013544:	4b04      	ldr	r3, [pc, #16]	@ (8013558 <USBD_Device_Framework_Builder+0x1f0>)
 8013546:	681b      	ldr	r3, [r3, #0]
 8013548:	2200      	movs	r2, #0
 801354a:	719a      	strb	r2, [r3, #6]
    }
  }

  return pDevFrameWorkDesc;
 801354c:	68bb      	ldr	r3, [r7, #8]
}
 801354e:	4618      	mov	r0, r3
 8013550:	3718      	adds	r7, #24
 8013552:	46bd      	mov	sp, r7
 8013554:	bd80      	pop	{r7, pc}
 8013556:	bf00      	nop
 8013558:	2000420c 	.word	0x2000420c
 801355c:	20004210 	.word	0x20004210

08013560 <USBD_FrameWork_AddClass>:
  */
uint8_t  USBD_FrameWork_AddClass(USBD_DevClassHandleTypeDef *pdev,
                                 USBD_CompositeClassTypeDef class,
                                 uint8_t cfgidx, uint8_t Speed,
                                 uint8_t *pCmpstConfDesc)
{
 8013560:	b580      	push	{r7, lr}
 8013562:	b082      	sub	sp, #8
 8013564:	af00      	add	r7, sp, #0
 8013566:	6078      	str	r0, [r7, #4]
 8013568:	4608      	mov	r0, r1
 801356a:	4611      	mov	r1, r2
 801356c:	461a      	mov	r2, r3
 801356e:	4603      	mov	r3, r0
 8013570:	70fb      	strb	r3, [r7, #3]
 8013572:	460b      	mov	r3, r1
 8013574:	70bb      	strb	r3, [r7, #2]
 8013576:	4613      	mov	r3, r2
 8013578:	707b      	strb	r3, [r7, #1]

  if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801357a:	687b      	ldr	r3, [r7, #4]
 801357c:	685b      	ldr	r3, [r3, #4]
 801357e:	2b02      	cmp	r3, #2
 8013580:	d834      	bhi.n	80135ec <USBD_FrameWork_AddClass+0x8c>
      (pdev->tclasslist[pdev->classId].Active == 0U))
 8013582:	687b      	ldr	r3, [r7, #4]
 8013584:	685b      	ldr	r3, [r3, #4]
 8013586:	687a      	ldr	r2, [r7, #4]
 8013588:	215c      	movs	r1, #92	@ 0x5c
 801358a:	fb01 f303 	mul.w	r3, r1, r3
 801358e:	4413      	add	r3, r2
 8013590:	3318      	adds	r3, #24
 8013592:	681b      	ldr	r3, [r3, #0]
  if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 8013594:	2b00      	cmp	r3, #0
 8013596:	d129      	bne.n	80135ec <USBD_FrameWork_AddClass+0x8c>
  {
    /* Store the class parameters in the global tab */
    pdev->tclasslist[pdev->classId].ClassId = pdev->classId;
 8013598:	687b      	ldr	r3, [r7, #4]
 801359a:	685b      	ldr	r3, [r3, #4]
 801359c:	687a      	ldr	r2, [r7, #4]
 801359e:	6852      	ldr	r2, [r2, #4]
 80135a0:	6879      	ldr	r1, [r7, #4]
 80135a2:	205c      	movs	r0, #92	@ 0x5c
 80135a4:	fb00 f303 	mul.w	r3, r0, r3
 80135a8:	440b      	add	r3, r1
 80135aa:	3310      	adds	r3, #16
 80135ac:	601a      	str	r2, [r3, #0]
    pdev->tclasslist[pdev->classId].Active = 1U;
 80135ae:	687b      	ldr	r3, [r7, #4]
 80135b0:	685b      	ldr	r3, [r3, #4]
 80135b2:	687a      	ldr	r2, [r7, #4]
 80135b4:	215c      	movs	r1, #92	@ 0x5c
 80135b6:	fb01 f303 	mul.w	r3, r1, r3
 80135ba:	4413      	add	r3, r2
 80135bc:	3318      	adds	r3, #24
 80135be:	2201      	movs	r2, #1
 80135c0:	601a      	str	r2, [r3, #0]
    pdev->tclasslist[pdev->classId].ClassType = class;
 80135c2:	687b      	ldr	r3, [r7, #4]
 80135c4:	685b      	ldr	r3, [r3, #4]
 80135c6:	687a      	ldr	r2, [r7, #4]
 80135c8:	215c      	movs	r1, #92	@ 0x5c
 80135ca:	fb01 f303 	mul.w	r3, r1, r3
 80135ce:	4413      	add	r3, r2
 80135d0:	330c      	adds	r3, #12
 80135d2:	78fa      	ldrb	r2, [r7, #3]
 80135d4:	701a      	strb	r2, [r3, #0]

    /* Call configuration descriptor builder and endpoint configuration builder */
    if (USBD_FrameWork_AddToConfDesc(pdev, Speed, pCmpstConfDesc) != UX_SUCCESS)
 80135d6:	787b      	ldrb	r3, [r7, #1]
 80135d8:	693a      	ldr	r2, [r7, #16]
 80135da:	4619      	mov	r1, r3
 80135dc:	6878      	ldr	r0, [r7, #4]
 80135de:	f000 f80a 	bl	80135f6 <USBD_FrameWork_AddToConfDesc>
 80135e2:	4603      	mov	r3, r0
 80135e4:	2b00      	cmp	r3, #0
 80135e6:	d001      	beq.n	80135ec <USBD_FrameWork_AddClass+0x8c>
    {
      return UX_ERROR;
 80135e8:	23ff      	movs	r3, #255	@ 0xff
 80135ea:	e000      	b.n	80135ee <USBD_FrameWork_AddClass+0x8e>
    }
  }

  UNUSED(cfgidx);

  return UX_SUCCESS;
 80135ec:	2300      	movs	r3, #0
}
 80135ee:	4618      	mov	r0, r3
 80135f0:	3708      	adds	r7, #8
 80135f2:	46bd      	mov	sp, r7
 80135f4:	bd80      	pop	{r7, pc}

080135f6 <USBD_FrameWork_AddToConfDesc>:
  * @param  pCmpstConfDesc: to composite device configuration descriptor
  * @retval status
  */
uint8_t  USBD_FrameWork_AddToConfDesc(USBD_DevClassHandleTypeDef *pdev, uint8_t Speed,
                                      uint8_t *pCmpstConfDesc)
{
 80135f6:	b580      	push	{r7, lr}
 80135f8:	b086      	sub	sp, #24
 80135fa:	af00      	add	r7, sp, #0
 80135fc:	60f8      	str	r0, [r7, #12]
 80135fe:	460b      	mov	r3, r1
 8013600:	607a      	str	r2, [r7, #4]
 8013602:	72fb      	strb	r3, [r7, #11]
  uint8_t interface = 0U;
 8013604:	2300      	movs	r3, #0
 8013606:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FrameWork_AddToConfDesc_0 */

  /* USER CODE END FrameWork_AddToConfDesc_0 */

  /* The USB drivers do not set the speed value, so set it here before starting */
  pdev->Speed = Speed;
 8013608:	68fb      	ldr	r3, [r7, #12]
 801360a:	7afa      	ldrb	r2, [r7, #11]
 801360c:	701a      	strb	r2, [r3, #0]

  /* start building the config descriptor common part */
  if (pdev->classId == 0U)
 801360e:	68fb      	ldr	r3, [r7, #12]
 8013610:	685b      	ldr	r3, [r3, #4]
 8013612:	2b00      	cmp	r3, #0
 8013614:	d107      	bne.n	8013626 <USBD_FrameWork_AddToConfDesc+0x30>
  {
    /* Add configuration and IAD descriptors */
    USBD_FrameWork_AddConfDesc((uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 8013616:	687a      	ldr	r2, [r7, #4]
 8013618:	68fb      	ldr	r3, [r7, #12]
 801361a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 801361e:	4619      	mov	r1, r3
 8013620:	4610      	mov	r0, r2
 8013622:	f000 f8a1 	bl	8013768 <USBD_FrameWork_AddConfDesc>
  }

  switch (pdev->tclasslist[pdev->classId].ClassType)
 8013626:	68fb      	ldr	r3, [r7, #12]
 8013628:	685b      	ldr	r3, [r3, #4]
 801362a:	68fa      	ldr	r2, [r7, #12]
 801362c:	215c      	movs	r1, #92	@ 0x5c
 801362e:	fb01 f303 	mul.w	r3, r1, r3
 8013632:	4413      	add	r3, r2
 8013634:	330c      	adds	r3, #12
 8013636:	781b      	ldrb	r3, [r3, #0]
 8013638:	2b02      	cmp	r3, #2
 801363a:	d162      	bne.n	8013702 <USBD_FrameWork_AddToConfDesc+0x10c>
#if USBD_CDC_ACM_CLASS_ACTIVATED == 1

    case CLASS_TYPE_CDC_ACM:

      /* Find the first available interface slot and Assign number of interfaces */
      interface = USBD_FrameWork_FindFreeIFNbr(pdev);
 801363c:	68f8      	ldr	r0, [r7, #12]
 801363e:	f000 f866 	bl	801370e <USBD_FrameWork_FindFreeIFNbr>
 8013642:	4603      	mov	r3, r0
 8013644:	75fb      	strb	r3, [r7, #23]
      pdev->tclasslist[pdev->classId].NumIf = 2U;
 8013646:	68fb      	ldr	r3, [r7, #12]
 8013648:	685b      	ldr	r3, [r3, #4]
 801364a:	68fa      	ldr	r2, [r7, #12]
 801364c:	215c      	movs	r1, #92	@ 0x5c
 801364e:	fb01 f303 	mul.w	r3, r1, r3
 8013652:	4413      	add	r3, r2
 8013654:	3320      	adds	r3, #32
 8013656:	2202      	movs	r2, #2
 8013658:	601a      	str	r2, [r3, #0]
      pdev->tclasslist[pdev->classId].Ifs[0] = interface;
 801365a:	68fb      	ldr	r3, [r7, #12]
 801365c:	685b      	ldr	r3, [r3, #4]
 801365e:	68fa      	ldr	r2, [r7, #12]
 8013660:	215c      	movs	r1, #92	@ 0x5c
 8013662:	fb01 f303 	mul.w	r3, r1, r3
 8013666:	4413      	add	r3, r2
 8013668:	335a      	adds	r3, #90	@ 0x5a
 801366a:	7dfa      	ldrb	r2, [r7, #23]
 801366c:	701a      	strb	r2, [r3, #0]
      pdev->tclasslist[pdev->classId].Ifs[1] = (uint8_t)(interface + 1U);
 801366e:	68fb      	ldr	r3, [r7, #12]
 8013670:	685b      	ldr	r3, [r3, #4]
 8013672:	7dfa      	ldrb	r2, [r7, #23]
 8013674:	3201      	adds	r2, #1
 8013676:	b2d0      	uxtb	r0, r2
 8013678:	68fa      	ldr	r2, [r7, #12]
 801367a:	215c      	movs	r1, #92	@ 0x5c
 801367c:	fb01 f303 	mul.w	r3, r1, r3
 8013680:	4413      	add	r3, r2
 8013682:	335b      	adds	r3, #91	@ 0x5b
 8013684:	4602      	mov	r2, r0
 8013686:	701a      	strb	r2, [r3, #0]

      /* Assign endpoint numbers */
      pdev->tclasslist[pdev->classId].NumEps = 3U;  /* EP_IN, EP_OUT, CMD_EP */
 8013688:	68fb      	ldr	r3, [r7, #12]
 801368a:	685b      	ldr	r3, [r3, #4]
 801368c:	68fa      	ldr	r2, [r7, #12]
 801368e:	215c      	movs	r1, #92	@ 0x5c
 8013690:	fb01 f303 	mul.w	r3, r1, r3
 8013694:	4413      	add	r3, r2
 8013696:	331c      	adds	r3, #28
 8013698:	2203      	movs	r2, #3
 801369a:	601a      	str	r2, [r3, #0]

      /* Check the current speed to assign endpoints */
      if (Speed == USBD_HIGH_SPEED)
 801369c:	7afb      	ldrb	r3, [r7, #11]
 801369e:	2b01      	cmp	r3, #1
 80136a0:	d114      	bne.n	80136cc <USBD_FrameWork_AddToConfDesc+0xd6>
      {
        /* Assign OUT Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPOUT_ADDR,
 80136a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80136a6:	2202      	movs	r2, #2
 80136a8:	2101      	movs	r1, #1
 80136aa:	68f8      	ldr	r0, [r7, #12]
 80136ac:	f000 f889 	bl	80137c2 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPOUT_HS_MPS);

        /* Assign IN Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPIN_ADDR,
 80136b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80136b4:	2202      	movs	r2, #2
 80136b6:	2181      	movs	r1, #129	@ 0x81
 80136b8:	68f8      	ldr	r0, [r7, #12]
 80136ba:	f000 f882 	bl	80137c2 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPIN_HS_MPS);

        /* Assign CMD Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPINCMD_ADDR,
 80136be:	2308      	movs	r3, #8
 80136c0:	2203      	movs	r2, #3
 80136c2:	2182      	movs	r1, #130	@ 0x82
 80136c4:	68f8      	ldr	r0, [r7, #12]
 80136c6:	f000 f87c 	bl	80137c2 <USBD_FrameWork_AssignEp>
 80136ca:	e011      	b.n	80136f0 <USBD_FrameWork_AddToConfDesc+0xfa>
                                USBD_EP_TYPE_INTR, USBD_CDCACM_EPINCMD_HS_MPS);
      }
      else
      {
        /* Assign OUT Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPOUT_ADDR,
 80136cc:	2340      	movs	r3, #64	@ 0x40
 80136ce:	2202      	movs	r2, #2
 80136d0:	2101      	movs	r1, #1
 80136d2:	68f8      	ldr	r0, [r7, #12]
 80136d4:	f000 f875 	bl	80137c2 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPOUT_FS_MPS);

        /* Assign IN Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPIN_ADDR,
 80136d8:	2340      	movs	r3, #64	@ 0x40
 80136da:	2202      	movs	r2, #2
 80136dc:	2181      	movs	r1, #129	@ 0x81
 80136de:	68f8      	ldr	r0, [r7, #12]
 80136e0:	f000 f86f 	bl	80137c2 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPIN_FS_MPS);

        /* Assign CMD Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPINCMD_ADDR,
 80136e4:	2308      	movs	r3, #8
 80136e6:	2203      	movs	r2, #3
 80136e8:	2182      	movs	r1, #130	@ 0x82
 80136ea:	68f8      	ldr	r0, [r7, #12]
 80136ec:	f000 f869 	bl	80137c2 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_INTR, USBD_CDCACM_EPINCMD_FS_MPS);
      }

      /* Configure and Append the Descriptor */
      USBD_FrameWork_CDCDesc(pdev, (uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 80136f0:	6879      	ldr	r1, [r7, #4]
 80136f2:	68fb      	ldr	r3, [r7, #12]
 80136f4:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 80136f8:	461a      	mov	r2, r3
 80136fa:	68f8      	ldr	r0, [r7, #12]
 80136fc:	f000 f8d4 	bl	80138a8 <USBD_FrameWork_CDCDesc>

      break;
 8013700:	e000      	b.n	8013704 <USBD_FrameWork_AddToConfDesc+0x10e>

    default:
      /* USER CODE BEGIN FrameWork_AddToConfDesc_2 */

      /* USER CODE END FrameWork_AddToConfDesc_2 */
      break;
 8013702:	bf00      	nop
  }

  return UX_SUCCESS;
 8013704:	2300      	movs	r3, #0
}
 8013706:	4618      	mov	r0, r3
 8013708:	3718      	adds	r7, #24
 801370a:	46bd      	mov	sp, r7
 801370c:	bd80      	pop	{r7, pc}

0801370e <USBD_FrameWork_FindFreeIFNbr>:
  *         Find the first interface available slot
  * @param  pdev: device instance
  * @retval The interface number to be used
  */
static uint8_t USBD_FrameWork_FindFreeIFNbr(USBD_DevClassHandleTypeDef *pdev)
{
 801370e:	b480      	push	{r7}
 8013710:	b087      	sub	sp, #28
 8013712:	af00      	add	r7, sp, #0
 8013714:	6078      	str	r0, [r7, #4]
  uint32_t idx = 0U;
 8013716:	2300      	movs	r3, #0
 8013718:	617b      	str	r3, [r7, #20]

  /* Unroll all already activated classes */
  for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 801371a:	2300      	movs	r3, #0
 801371c:	613b      	str	r3, [r7, #16]
 801371e:	e016      	b.n	801374e <USBD_FrameWork_FindFreeIFNbr+0x40>
  {
    /* Unroll each class interfaces */
    for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 8013720:	2300      	movs	r3, #0
 8013722:	60fb      	str	r3, [r7, #12]
 8013724:	e005      	b.n	8013732 <USBD_FrameWork_FindFreeIFNbr+0x24>
    {
      /* Increment the interface counter index */
      idx++;
 8013726:	697b      	ldr	r3, [r7, #20]
 8013728:	3301      	adds	r3, #1
 801372a:	617b      	str	r3, [r7, #20]
    for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 801372c:	68fb      	ldr	r3, [r7, #12]
 801372e:	3301      	adds	r3, #1
 8013730:	60fb      	str	r3, [r7, #12]
 8013732:	687a      	ldr	r2, [r7, #4]
 8013734:	693b      	ldr	r3, [r7, #16]
 8013736:	215c      	movs	r1, #92	@ 0x5c
 8013738:	fb01 f303 	mul.w	r3, r1, r3
 801373c:	4413      	add	r3, r2
 801373e:	3320      	adds	r3, #32
 8013740:	681b      	ldr	r3, [r3, #0]
 8013742:	68fa      	ldr	r2, [r7, #12]
 8013744:	429a      	cmp	r2, r3
 8013746:	d3ee      	bcc.n	8013726 <USBD_FrameWork_FindFreeIFNbr+0x18>
  for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 8013748:	693b      	ldr	r3, [r7, #16]
 801374a:	3301      	adds	r3, #1
 801374c:	613b      	str	r3, [r7, #16]
 801374e:	687b      	ldr	r3, [r7, #4]
 8013750:	689b      	ldr	r3, [r3, #8]
 8013752:	693a      	ldr	r2, [r7, #16]
 8013754:	429a      	cmp	r2, r3
 8013756:	d3e3      	bcc.n	8013720 <USBD_FrameWork_FindFreeIFNbr+0x12>
    }
  }

  /* Return the first available interface slot */
  return (uint8_t)idx;
 8013758:	697b      	ldr	r3, [r7, #20]
 801375a:	b2db      	uxtb	r3, r3
}
 801375c:	4618      	mov	r0, r3
 801375e:	371c      	adds	r7, #28
 8013760:	46bd      	mov	sp, r7
 8013762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013766:	4770      	bx	lr

08013768 <USBD_FrameWork_AddConfDesc>:
  * @param  Conf: configuration descriptor
  * @param  pSze: pointer to the configuration descriptor size
  * @retval none
  */
static void  USBD_FrameWork_AddConfDesc(uint32_t Conf, uint32_t *pSze)
{
 8013768:	b480      	push	{r7}
 801376a:	b085      	sub	sp, #20
 801376c:	af00      	add	r7, sp, #0
 801376e:	6078      	str	r0, [r7, #4]
 8013770:	6039      	str	r1, [r7, #0]
  /* Intermediate variable to comply with MISRA-C Rule 11.3 */
  USBD_ConfigDescTypedef *ptr = (USBD_ConfigDescTypedef *)Conf;
 8013772:	687b      	ldr	r3, [r7, #4]
 8013774:	60fb      	str	r3, [r7, #12]

  ptr->bLength = (uint8_t)sizeof(USBD_ConfigDescTypedef);
 8013776:	68fb      	ldr	r3, [r7, #12]
 8013778:	2209      	movs	r2, #9
 801377a:	701a      	strb	r2, [r3, #0]
  ptr->bDescriptorType = USB_DESC_TYPE_CONFIGURATION;
 801377c:	68fb      	ldr	r3, [r7, #12]
 801377e:	2202      	movs	r2, #2
 8013780:	705a      	strb	r2, [r3, #1]
  ptr->wDescriptorLength = 0U;
 8013782:	68fb      	ldr	r3, [r7, #12]
 8013784:	2200      	movs	r2, #0
 8013786:	709a      	strb	r2, [r3, #2]
 8013788:	2200      	movs	r2, #0
 801378a:	70da      	strb	r2, [r3, #3]
  ptr->bNumInterfaces = 0U;
 801378c:	68fb      	ldr	r3, [r7, #12]
 801378e:	2200      	movs	r2, #0
 8013790:	711a      	strb	r2, [r3, #4]
  ptr->bConfigurationValue = 1U;
 8013792:	68fb      	ldr	r3, [r7, #12]
 8013794:	2201      	movs	r2, #1
 8013796:	715a      	strb	r2, [r3, #5]
  ptr->iConfiguration = USBD_CONFIG_STR_DESC_IDX;
 8013798:	68fb      	ldr	r3, [r7, #12]
 801379a:	2200      	movs	r2, #0
 801379c:	719a      	strb	r2, [r3, #6]
  ptr->bmAttributes = USBD_CONFIG_BMATTRIBUTES;
 801379e:	68fb      	ldr	r3, [r7, #12]
 80137a0:	22c0      	movs	r2, #192	@ 0xc0
 80137a2:	71da      	strb	r2, [r3, #7]
  ptr->bMaxPower = USBD_CONFIG_MAXPOWER;
 80137a4:	68fb      	ldr	r3, [r7, #12]
 80137a6:	2219      	movs	r2, #25
 80137a8:	721a      	strb	r2, [r3, #8]
  *pSze += sizeof(USBD_ConfigDescTypedef);
 80137aa:	683b      	ldr	r3, [r7, #0]
 80137ac:	681b      	ldr	r3, [r3, #0]
 80137ae:	f103 0209 	add.w	r2, r3, #9
 80137b2:	683b      	ldr	r3, [r7, #0]
 80137b4:	601a      	str	r2, [r3, #0]
}
 80137b6:	bf00      	nop
 80137b8:	3714      	adds	r7, #20
 80137ba:	46bd      	mov	sp, r7
 80137bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137c0:	4770      	bx	lr

080137c2 <USBD_FrameWork_AssignEp>:
  * @param  Sze: Endpoint max packet size
  * @retval none
  */
static void  USBD_FrameWork_AssignEp(USBD_DevClassHandleTypeDef *pdev,
                                     uint8_t Add, uint8_t Type, uint32_t Sze)
{
 80137c2:	b490      	push	{r4, r7}
 80137c4:	b086      	sub	sp, #24
 80137c6:	af00      	add	r7, sp, #0
 80137c8:	60f8      	str	r0, [r7, #12]
 80137ca:	607b      	str	r3, [r7, #4]
 80137cc:	460b      	mov	r3, r1
 80137ce:	72fb      	strb	r3, [r7, #11]
 80137d0:	4613      	mov	r3, r2
 80137d2:	72bb      	strb	r3, [r7, #10]
  uint32_t idx = 0U;
 80137d4:	2300      	movs	r3, #0
 80137d6:	617b      	str	r3, [r7, #20]

  /* Find the first available endpoint slot */
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 80137d8:	e002      	b.n	80137e0 <USBD_FrameWork_AssignEp+0x1e>
          ((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
  {
    /* Increment the index */
    idx++;
 80137da:	697b      	ldr	r3, [r7, #20]
 80137dc:	3301      	adds	r3, #1
 80137de:	617b      	str	r3, [r7, #20]
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 80137e0:	68fb      	ldr	r3, [r7, #12]
 80137e2:	685b      	ldr	r3, [r3, #4]
 80137e4:	68fa      	ldr	r2, [r7, #12]
 80137e6:	215c      	movs	r1, #92	@ 0x5c
 80137e8:	fb01 f303 	mul.w	r3, r1, r3
 80137ec:	4413      	add	r3, r2
 80137ee:	331c      	adds	r3, #28
 80137f0:	681b      	ldr	r3, [r3, #0]
 80137f2:	697a      	ldr	r2, [r7, #20]
 80137f4:	429a      	cmp	r2, r3
 80137f6:	d210      	bcs.n	801381a <USBD_FrameWork_AssignEp+0x58>
          ((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
 80137f8:	68fb      	ldr	r3, [r7, #12]
 80137fa:	6858      	ldr	r0, [r3, #4]
 80137fc:	68f9      	ldr	r1, [r7, #12]
 80137fe:	697a      	ldr	r2, [r7, #20]
 8013800:	4613      	mov	r3, r2
 8013802:	005b      	lsls	r3, r3, #1
 8013804:	4413      	add	r3, r2
 8013806:	005b      	lsls	r3, r3, #1
 8013808:	225c      	movs	r2, #92	@ 0x5c
 801380a:	fb00 f202 	mul.w	r2, r0, r2
 801380e:	4413      	add	r3, r2
 8013810:	440b      	add	r3, r1
 8013812:	3328      	adds	r3, #40	@ 0x28
 8013814:	781b      	ldrb	r3, [r3, #0]
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 8013816:	2b00      	cmp	r3, #0
 8013818:	d1df      	bne.n	80137da <USBD_FrameWork_AssignEp+0x18>
  }

  /* Configure the endpoint */
  pdev->tclasslist[pdev->classId].Eps[idx].add = Add;
 801381a:	68fb      	ldr	r3, [r7, #12]
 801381c:	6858      	ldr	r0, [r3, #4]
 801381e:	68f9      	ldr	r1, [r7, #12]
 8013820:	697a      	ldr	r2, [r7, #20]
 8013822:	4613      	mov	r3, r2
 8013824:	005b      	lsls	r3, r3, #1
 8013826:	4413      	add	r3, r2
 8013828:	005b      	lsls	r3, r3, #1
 801382a:	225c      	movs	r2, #92	@ 0x5c
 801382c:	fb00 f202 	mul.w	r2, r0, r2
 8013830:	4413      	add	r3, r2
 8013832:	440b      	add	r3, r1
 8013834:	3324      	adds	r3, #36	@ 0x24
 8013836:	7afa      	ldrb	r2, [r7, #11]
 8013838:	701a      	strb	r2, [r3, #0]
  pdev->tclasslist[pdev->classId].Eps[idx].type = Type;
 801383a:	68fb      	ldr	r3, [r7, #12]
 801383c:	6858      	ldr	r0, [r3, #4]
 801383e:	68f9      	ldr	r1, [r7, #12]
 8013840:	697a      	ldr	r2, [r7, #20]
 8013842:	4613      	mov	r3, r2
 8013844:	005b      	lsls	r3, r3, #1
 8013846:	4413      	add	r3, r2
 8013848:	005b      	lsls	r3, r3, #1
 801384a:	225c      	movs	r2, #92	@ 0x5c
 801384c:	fb00 f202 	mul.w	r2, r0, r2
 8013850:	4413      	add	r3, r2
 8013852:	440b      	add	r3, r1
 8013854:	3325      	adds	r3, #37	@ 0x25
 8013856:	7aba      	ldrb	r2, [r7, #10]
 8013858:	701a      	strb	r2, [r3, #0]
  pdev->tclasslist[pdev->classId].Eps[idx].size = (uint16_t) Sze;
 801385a:	68fb      	ldr	r3, [r7, #12]
 801385c:	6858      	ldr	r0, [r3, #4]
 801385e:	687b      	ldr	r3, [r7, #4]
 8013860:	b29c      	uxth	r4, r3
 8013862:	68f9      	ldr	r1, [r7, #12]
 8013864:	697a      	ldr	r2, [r7, #20]
 8013866:	4613      	mov	r3, r2
 8013868:	005b      	lsls	r3, r3, #1
 801386a:	4413      	add	r3, r2
 801386c:	005b      	lsls	r3, r3, #1
 801386e:	225c      	movs	r2, #92	@ 0x5c
 8013870:	fb00 f202 	mul.w	r2, r0, r2
 8013874:	4413      	add	r3, r2
 8013876:	440b      	add	r3, r1
 8013878:	3326      	adds	r3, #38	@ 0x26
 801387a:	4622      	mov	r2, r4
 801387c:	801a      	strh	r2, [r3, #0]
  pdev->tclasslist[pdev->classId].Eps[idx].is_used = 1U;
 801387e:	68fb      	ldr	r3, [r7, #12]
 8013880:	6858      	ldr	r0, [r3, #4]
 8013882:	68f9      	ldr	r1, [r7, #12]
 8013884:	697a      	ldr	r2, [r7, #20]
 8013886:	4613      	mov	r3, r2
 8013888:	005b      	lsls	r3, r3, #1
 801388a:	4413      	add	r3, r2
 801388c:	005b      	lsls	r3, r3, #1
 801388e:	225c      	movs	r2, #92	@ 0x5c
 8013890:	fb00 f202 	mul.w	r2, r0, r2
 8013894:	4413      	add	r3, r2
 8013896:	440b      	add	r3, r1
 8013898:	3328      	adds	r3, #40	@ 0x28
 801389a:	2201      	movs	r2, #1
 801389c:	701a      	strb	r2, [r3, #0]
}
 801389e:	bf00      	nop
 80138a0:	3718      	adds	r7, #24
 80138a2:	46bd      	mov	sp, r7
 80138a4:	bc90      	pop	{r4, r7}
 80138a6:	4770      	bx	lr

080138a8 <USBD_FrameWork_CDCDesc>:
  * @param  Sze: pointer to the current configuration descriptor size
  * @retval None
  */
static void USBD_FrameWork_CDCDesc(USBD_DevClassHandleTypeDef *pdev,
                                   uint32_t pConf, uint32_t *Sze)
{
 80138a8:	b480      	push	{r7}
 80138aa:	b085      	sub	sp, #20
 80138ac:	af00      	add	r7, sp, #0
 80138ae:	60f8      	str	r0, [r7, #12]
 80138b0:	60b9      	str	r1, [r7, #8]
 80138b2:	607a      	str	r2, [r7, #4]
#if USBD_COMPOSITE_USE_IAD == 1
  static USBD_IadDescTypedef              *pIadDesc;
#endif /* USBD_COMPOSITE_USE_IAD == 1 */

#if USBD_COMPOSITE_USE_IAD == 1
  pIadDesc = ((USBD_IadDescTypedef *)(pConf + *Sze));
 80138b4:	687b      	ldr	r3, [r7, #4]
 80138b6:	681a      	ldr	r2, [r3, #0]
 80138b8:	68bb      	ldr	r3, [r7, #8]
 80138ba:	4413      	add	r3, r2
 80138bc:	461a      	mov	r2, r3
 80138be:	4b99      	ldr	r3, [pc, #612]	@ (8013b24 <USBD_FrameWork_CDCDesc+0x27c>)
 80138c0:	601a      	str	r2, [r3, #0]
  pIadDesc->bLength = (uint8_t)sizeof(USBD_IadDescTypedef);
 80138c2:	4b98      	ldr	r3, [pc, #608]	@ (8013b24 <USBD_FrameWork_CDCDesc+0x27c>)
 80138c4:	681b      	ldr	r3, [r3, #0]
 80138c6:	2208      	movs	r2, #8
 80138c8:	701a      	strb	r2, [r3, #0]
  pIadDesc->bDescriptorType = USB_DESC_TYPE_IAD; /* IAD descriptor */
 80138ca:	4b96      	ldr	r3, [pc, #600]	@ (8013b24 <USBD_FrameWork_CDCDesc+0x27c>)
 80138cc:	681b      	ldr	r3, [r3, #0]
 80138ce:	220b      	movs	r2, #11
 80138d0:	705a      	strb	r2, [r3, #1]
  pIadDesc->bFirstInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 80138d2:	68fb      	ldr	r3, [r7, #12]
 80138d4:	685a      	ldr	r2, [r3, #4]
 80138d6:	4b93      	ldr	r3, [pc, #588]	@ (8013b24 <USBD_FrameWork_CDCDesc+0x27c>)
 80138d8:	681b      	ldr	r3, [r3, #0]
 80138da:	68f9      	ldr	r1, [r7, #12]
 80138dc:	205c      	movs	r0, #92	@ 0x5c
 80138de:	fb00 f202 	mul.w	r2, r0, r2
 80138e2:	440a      	add	r2, r1
 80138e4:	325a      	adds	r2, #90	@ 0x5a
 80138e6:	7812      	ldrb	r2, [r2, #0]
 80138e8:	709a      	strb	r2, [r3, #2]
  pIadDesc->bInterfaceCount = 2U;    /* 2 interfaces */
 80138ea:	4b8e      	ldr	r3, [pc, #568]	@ (8013b24 <USBD_FrameWork_CDCDesc+0x27c>)
 80138ec:	681b      	ldr	r3, [r3, #0]
 80138ee:	2202      	movs	r2, #2
 80138f0:	70da      	strb	r2, [r3, #3]
  pIadDesc->bFunctionClass = 0x02U;
 80138f2:	4b8c      	ldr	r3, [pc, #560]	@ (8013b24 <USBD_FrameWork_CDCDesc+0x27c>)
 80138f4:	681b      	ldr	r3, [r3, #0]
 80138f6:	2202      	movs	r2, #2
 80138f8:	711a      	strb	r2, [r3, #4]
  pIadDesc->bFunctionSubClass = 0x02U;
 80138fa:	4b8a      	ldr	r3, [pc, #552]	@ (8013b24 <USBD_FrameWork_CDCDesc+0x27c>)
 80138fc:	681b      	ldr	r3, [r3, #0]
 80138fe:	2202      	movs	r2, #2
 8013900:	715a      	strb	r2, [r3, #5]
  pIadDesc->bFunctionProtocol = 0x01U;
 8013902:	4b88      	ldr	r3, [pc, #544]	@ (8013b24 <USBD_FrameWork_CDCDesc+0x27c>)
 8013904:	681b      	ldr	r3, [r3, #0]
 8013906:	2201      	movs	r2, #1
 8013908:	719a      	strb	r2, [r3, #6]
  pIadDesc->iFunction = 0; /* String Index */
 801390a:	4b86      	ldr	r3, [pc, #536]	@ (8013b24 <USBD_FrameWork_CDCDesc+0x27c>)
 801390c:	681b      	ldr	r3, [r3, #0]
 801390e:	2200      	movs	r2, #0
 8013910:	71da      	strb	r2, [r3, #7]
  *Sze += (uint32_t)sizeof(USBD_IadDescTypedef);
 8013912:	687b      	ldr	r3, [r7, #4]
 8013914:	681b      	ldr	r3, [r3, #0]
 8013916:	f103 0208 	add.w	r2, r3, #8
 801391a:	687b      	ldr	r3, [r7, #4]
 801391c:	601a      	str	r2, [r3, #0]
#endif /* USBD_COMPOSITE_USE_IAD == 1 */

  /* Control Interface Descriptor */
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U, 1U, 0x02,
 801391e:	687b      	ldr	r3, [r7, #4]
 8013920:	681a      	ldr	r2, [r3, #0]
 8013922:	68bb      	ldr	r3, [r7, #8]
 8013924:	4413      	add	r3, r2
 8013926:	461a      	mov	r2, r3
 8013928:	4b7f      	ldr	r3, [pc, #508]	@ (8013b28 <USBD_FrameWork_CDCDesc+0x280>)
 801392a:	601a      	str	r2, [r3, #0]
 801392c:	4b7e      	ldr	r3, [pc, #504]	@ (8013b28 <USBD_FrameWork_CDCDesc+0x280>)
 801392e:	681b      	ldr	r3, [r3, #0]
 8013930:	2209      	movs	r2, #9
 8013932:	701a      	strb	r2, [r3, #0]
 8013934:	4b7c      	ldr	r3, [pc, #496]	@ (8013b28 <USBD_FrameWork_CDCDesc+0x280>)
 8013936:	681b      	ldr	r3, [r3, #0]
 8013938:	2204      	movs	r2, #4
 801393a:	705a      	strb	r2, [r3, #1]
 801393c:	68fb      	ldr	r3, [r7, #12]
 801393e:	685a      	ldr	r2, [r3, #4]
 8013940:	4b79      	ldr	r3, [pc, #484]	@ (8013b28 <USBD_FrameWork_CDCDesc+0x280>)
 8013942:	681b      	ldr	r3, [r3, #0]
 8013944:	68f9      	ldr	r1, [r7, #12]
 8013946:	205c      	movs	r0, #92	@ 0x5c
 8013948:	fb00 f202 	mul.w	r2, r0, r2
 801394c:	440a      	add	r2, r1
 801394e:	325a      	adds	r2, #90	@ 0x5a
 8013950:	7812      	ldrb	r2, [r2, #0]
 8013952:	709a      	strb	r2, [r3, #2]
 8013954:	4b74      	ldr	r3, [pc, #464]	@ (8013b28 <USBD_FrameWork_CDCDesc+0x280>)
 8013956:	681b      	ldr	r3, [r3, #0]
 8013958:	2200      	movs	r2, #0
 801395a:	70da      	strb	r2, [r3, #3]
 801395c:	4b72      	ldr	r3, [pc, #456]	@ (8013b28 <USBD_FrameWork_CDCDesc+0x280>)
 801395e:	681b      	ldr	r3, [r3, #0]
 8013960:	2201      	movs	r2, #1
 8013962:	711a      	strb	r2, [r3, #4]
 8013964:	4b70      	ldr	r3, [pc, #448]	@ (8013b28 <USBD_FrameWork_CDCDesc+0x280>)
 8013966:	681b      	ldr	r3, [r3, #0]
 8013968:	2202      	movs	r2, #2
 801396a:	715a      	strb	r2, [r3, #5]
 801396c:	4b6e      	ldr	r3, [pc, #440]	@ (8013b28 <USBD_FrameWork_CDCDesc+0x280>)
 801396e:	681b      	ldr	r3, [r3, #0]
 8013970:	2202      	movs	r2, #2
 8013972:	719a      	strb	r2, [r3, #6]
 8013974:	4b6c      	ldr	r3, [pc, #432]	@ (8013b28 <USBD_FrameWork_CDCDesc+0x280>)
 8013976:	681b      	ldr	r3, [r3, #0]
 8013978:	2201      	movs	r2, #1
 801397a:	71da      	strb	r2, [r3, #7]
 801397c:	4b6a      	ldr	r3, [pc, #424]	@ (8013b28 <USBD_FrameWork_CDCDesc+0x280>)
 801397e:	681b      	ldr	r3, [r3, #0]
 8013980:	2200      	movs	r2, #0
 8013982:	721a      	strb	r2, [r3, #8]
 8013984:	687b      	ldr	r3, [r7, #4]
 8013986:	681b      	ldr	r3, [r3, #0]
 8013988:	f103 0209 	add.w	r2, r3, #9
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	601a      	str	r2, [r3, #0]
                          0x02U, 0x01U, 0U);

  /* Control interface headers */
  pHeadDesc = ((USBD_CDCHeaderFuncDescTypedef *)((uint32_t)pConf + *Sze));
 8013990:	687b      	ldr	r3, [r7, #4]
 8013992:	681a      	ldr	r2, [r3, #0]
 8013994:	68bb      	ldr	r3, [r7, #8]
 8013996:	4413      	add	r3, r2
 8013998:	461a      	mov	r2, r3
 801399a:	4b64      	ldr	r3, [pc, #400]	@ (8013b2c <USBD_FrameWork_CDCDesc+0x284>)
 801399c:	601a      	str	r2, [r3, #0]
  /* Header Functional Descriptor*/
  pHeadDesc->bLength = 0x05U;
 801399e:	4b63      	ldr	r3, [pc, #396]	@ (8013b2c <USBD_FrameWork_CDCDesc+0x284>)
 80139a0:	681b      	ldr	r3, [r3, #0]
 80139a2:	2205      	movs	r2, #5
 80139a4:	701a      	strb	r2, [r3, #0]
  pHeadDesc->bDescriptorType = 0x24U;
 80139a6:	4b61      	ldr	r3, [pc, #388]	@ (8013b2c <USBD_FrameWork_CDCDesc+0x284>)
 80139a8:	681b      	ldr	r3, [r3, #0]
 80139aa:	2224      	movs	r2, #36	@ 0x24
 80139ac:	705a      	strb	r2, [r3, #1]
  pHeadDesc->bDescriptorSubtype = 0x00U;
 80139ae:	4b5f      	ldr	r3, [pc, #380]	@ (8013b2c <USBD_FrameWork_CDCDesc+0x284>)
 80139b0:	681b      	ldr	r3, [r3, #0]
 80139b2:	2200      	movs	r2, #0
 80139b4:	709a      	strb	r2, [r3, #2]
  pHeadDesc->bcdCDC = 0x0110;
 80139b6:	4b5d      	ldr	r3, [pc, #372]	@ (8013b2c <USBD_FrameWork_CDCDesc+0x284>)
 80139b8:	681b      	ldr	r3, [r3, #0]
 80139ba:	2200      	movs	r2, #0
 80139bc:	f042 0210 	orr.w	r2, r2, #16
 80139c0:	70da      	strb	r2, [r3, #3]
 80139c2:	2200      	movs	r2, #0
 80139c4:	f042 0201 	orr.w	r2, r2, #1
 80139c8:	711a      	strb	r2, [r3, #4]
  *Sze += (uint32_t)sizeof(USBD_CDCHeaderFuncDescTypedef);
 80139ca:	687b      	ldr	r3, [r7, #4]
 80139cc:	681b      	ldr	r3, [r3, #0]
 80139ce:	1d5a      	adds	r2, r3, #5
 80139d0:	687b      	ldr	r3, [r7, #4]
 80139d2:	601a      	str	r2, [r3, #0]

  /* Call Management Functional Descriptor*/
  pCallMgmDesc = ((USBD_CDCCallMgmFuncDescTypedef *)((uint32_t)pConf + *Sze));
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	681a      	ldr	r2, [r3, #0]
 80139d8:	68bb      	ldr	r3, [r7, #8]
 80139da:	4413      	add	r3, r2
 80139dc:	461a      	mov	r2, r3
 80139de:	4b54      	ldr	r3, [pc, #336]	@ (8013b30 <USBD_FrameWork_CDCDesc+0x288>)
 80139e0:	601a      	str	r2, [r3, #0]
  pCallMgmDesc->bLength = 0x05U;
 80139e2:	4b53      	ldr	r3, [pc, #332]	@ (8013b30 <USBD_FrameWork_CDCDesc+0x288>)
 80139e4:	681b      	ldr	r3, [r3, #0]
 80139e6:	2205      	movs	r2, #5
 80139e8:	701a      	strb	r2, [r3, #0]
  pCallMgmDesc->bDescriptorType = 0x24U;
 80139ea:	4b51      	ldr	r3, [pc, #324]	@ (8013b30 <USBD_FrameWork_CDCDesc+0x288>)
 80139ec:	681b      	ldr	r3, [r3, #0]
 80139ee:	2224      	movs	r2, #36	@ 0x24
 80139f0:	705a      	strb	r2, [r3, #1]
  pCallMgmDesc->bDescriptorSubtype = 0x01U;
 80139f2:	4b4f      	ldr	r3, [pc, #316]	@ (8013b30 <USBD_FrameWork_CDCDesc+0x288>)
 80139f4:	681b      	ldr	r3, [r3, #0]
 80139f6:	2201      	movs	r2, #1
 80139f8:	709a      	strb	r2, [r3, #2]
  pCallMgmDesc->bmCapabilities = 0x00U;
 80139fa:	4b4d      	ldr	r3, [pc, #308]	@ (8013b30 <USBD_FrameWork_CDCDesc+0x288>)
 80139fc:	681b      	ldr	r3, [r3, #0]
 80139fe:	2200      	movs	r2, #0
 8013a00:	70da      	strb	r2, [r3, #3]
  pCallMgmDesc->bDataInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 8013a02:	68fb      	ldr	r3, [r7, #12]
 8013a04:	685a      	ldr	r2, [r3, #4]
 8013a06:	4b4a      	ldr	r3, [pc, #296]	@ (8013b30 <USBD_FrameWork_CDCDesc+0x288>)
 8013a08:	681b      	ldr	r3, [r3, #0]
 8013a0a:	68f9      	ldr	r1, [r7, #12]
 8013a0c:	205c      	movs	r0, #92	@ 0x5c
 8013a0e:	fb00 f202 	mul.w	r2, r0, r2
 8013a12:	440a      	add	r2, r1
 8013a14:	325b      	adds	r2, #91	@ 0x5b
 8013a16:	7812      	ldrb	r2, [r2, #0]
 8013a18:	711a      	strb	r2, [r3, #4]
  *Sze += (uint32_t)sizeof(USBD_CDCCallMgmFuncDescTypedef);
 8013a1a:	687b      	ldr	r3, [r7, #4]
 8013a1c:	681b      	ldr	r3, [r3, #0]
 8013a1e:	1d5a      	adds	r2, r3, #5
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	601a      	str	r2, [r3, #0]

  /* ACM Functional Descriptor*/
  pACMDesc = ((USBD_CDCACMFuncDescTypedef *)((uint32_t)pConf + *Sze));
 8013a24:	687b      	ldr	r3, [r7, #4]
 8013a26:	681a      	ldr	r2, [r3, #0]
 8013a28:	68bb      	ldr	r3, [r7, #8]
 8013a2a:	4413      	add	r3, r2
 8013a2c:	461a      	mov	r2, r3
 8013a2e:	4b41      	ldr	r3, [pc, #260]	@ (8013b34 <USBD_FrameWork_CDCDesc+0x28c>)
 8013a30:	601a      	str	r2, [r3, #0]
  pACMDesc->bLength = 0x04U;
 8013a32:	4b40      	ldr	r3, [pc, #256]	@ (8013b34 <USBD_FrameWork_CDCDesc+0x28c>)
 8013a34:	681b      	ldr	r3, [r3, #0]
 8013a36:	2204      	movs	r2, #4
 8013a38:	701a      	strb	r2, [r3, #0]
  pACMDesc->bDescriptorType = 0x24U;
 8013a3a:	4b3e      	ldr	r3, [pc, #248]	@ (8013b34 <USBD_FrameWork_CDCDesc+0x28c>)
 8013a3c:	681b      	ldr	r3, [r3, #0]
 8013a3e:	2224      	movs	r2, #36	@ 0x24
 8013a40:	705a      	strb	r2, [r3, #1]
  pACMDesc->bDescriptorSubtype = 0x02U;
 8013a42:	4b3c      	ldr	r3, [pc, #240]	@ (8013b34 <USBD_FrameWork_CDCDesc+0x28c>)
 8013a44:	681b      	ldr	r3, [r3, #0]
 8013a46:	2202      	movs	r2, #2
 8013a48:	709a      	strb	r2, [r3, #2]
  pACMDesc->bmCapabilities = 0x02;
 8013a4a:	4b3a      	ldr	r3, [pc, #232]	@ (8013b34 <USBD_FrameWork_CDCDesc+0x28c>)
 8013a4c:	681b      	ldr	r3, [r3, #0]
 8013a4e:	2202      	movs	r2, #2
 8013a50:	70da      	strb	r2, [r3, #3]
  *Sze += (uint32_t)sizeof(USBD_CDCACMFuncDescTypedef);
 8013a52:	687b      	ldr	r3, [r7, #4]
 8013a54:	681b      	ldr	r3, [r3, #0]
 8013a56:	1d1a      	adds	r2, r3, #4
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	601a      	str	r2, [r3, #0]

  /* Union Functional Descriptor*/
  pUnionDesc = ((USBD_CDCUnionFuncDescTypedef *)((uint32_t)pConf + *Sze));
 8013a5c:	687b      	ldr	r3, [r7, #4]
 8013a5e:	681a      	ldr	r2, [r3, #0]
 8013a60:	68bb      	ldr	r3, [r7, #8]
 8013a62:	4413      	add	r3, r2
 8013a64:	461a      	mov	r2, r3
 8013a66:	4b34      	ldr	r3, [pc, #208]	@ (8013b38 <USBD_FrameWork_CDCDesc+0x290>)
 8013a68:	601a      	str	r2, [r3, #0]
  pUnionDesc->bLength = 0x05U;
 8013a6a:	4b33      	ldr	r3, [pc, #204]	@ (8013b38 <USBD_FrameWork_CDCDesc+0x290>)
 8013a6c:	681b      	ldr	r3, [r3, #0]
 8013a6e:	2205      	movs	r2, #5
 8013a70:	701a      	strb	r2, [r3, #0]
  pUnionDesc->bDescriptorType = 0x24U;
 8013a72:	4b31      	ldr	r3, [pc, #196]	@ (8013b38 <USBD_FrameWork_CDCDesc+0x290>)
 8013a74:	681b      	ldr	r3, [r3, #0]
 8013a76:	2224      	movs	r2, #36	@ 0x24
 8013a78:	705a      	strb	r2, [r3, #1]
  pUnionDesc->bDescriptorSubtype = 0x06U;
 8013a7a:	4b2f      	ldr	r3, [pc, #188]	@ (8013b38 <USBD_FrameWork_CDCDesc+0x290>)
 8013a7c:	681b      	ldr	r3, [r3, #0]
 8013a7e:	2206      	movs	r2, #6
 8013a80:	709a      	strb	r2, [r3, #2]
  pUnionDesc->bMasterInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 8013a82:	68fb      	ldr	r3, [r7, #12]
 8013a84:	685a      	ldr	r2, [r3, #4]
 8013a86:	4b2c      	ldr	r3, [pc, #176]	@ (8013b38 <USBD_FrameWork_CDCDesc+0x290>)
 8013a88:	681b      	ldr	r3, [r3, #0]
 8013a8a:	68f9      	ldr	r1, [r7, #12]
 8013a8c:	205c      	movs	r0, #92	@ 0x5c
 8013a8e:	fb00 f202 	mul.w	r2, r0, r2
 8013a92:	440a      	add	r2, r1
 8013a94:	325a      	adds	r2, #90	@ 0x5a
 8013a96:	7812      	ldrb	r2, [r2, #0]
 8013a98:	70da      	strb	r2, [r3, #3]
  pUnionDesc->bSlaveInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 8013a9a:	68fb      	ldr	r3, [r7, #12]
 8013a9c:	685a      	ldr	r2, [r3, #4]
 8013a9e:	4b26      	ldr	r3, [pc, #152]	@ (8013b38 <USBD_FrameWork_CDCDesc+0x290>)
 8013aa0:	681b      	ldr	r3, [r3, #0]
 8013aa2:	68f9      	ldr	r1, [r7, #12]
 8013aa4:	205c      	movs	r0, #92	@ 0x5c
 8013aa6:	fb00 f202 	mul.w	r2, r0, r2
 8013aaa:	440a      	add	r2, r1
 8013aac:	325b      	adds	r2, #91	@ 0x5b
 8013aae:	7812      	ldrb	r2, [r2, #0]
 8013ab0:	711a      	strb	r2, [r3, #4]
  *Sze += (uint32_t)sizeof(USBD_CDCUnionFuncDescTypedef);
 8013ab2:	687b      	ldr	r3, [r7, #4]
 8013ab4:	681b      	ldr	r3, [r3, #0]
 8013ab6:	1d5a      	adds	r2, r3, #5
 8013ab8:	687b      	ldr	r3, [r7, #4]
 8013aba:	601a      	str	r2, [r3, #0]

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[2].add, \
 8013abc:	687b      	ldr	r3, [r7, #4]
 8013abe:	681a      	ldr	r2, [r3, #0]
 8013ac0:	68bb      	ldr	r3, [r7, #8]
 8013ac2:	4413      	add	r3, r2
 8013ac4:	461a      	mov	r2, r3
 8013ac6:	4b1d      	ldr	r3, [pc, #116]	@ (8013b3c <USBD_FrameWork_CDCDesc+0x294>)
 8013ac8:	601a      	str	r2, [r3, #0]
 8013aca:	4b1c      	ldr	r3, [pc, #112]	@ (8013b3c <USBD_FrameWork_CDCDesc+0x294>)
 8013acc:	681b      	ldr	r3, [r3, #0]
 8013ace:	2207      	movs	r2, #7
 8013ad0:	701a      	strb	r2, [r3, #0]
 8013ad2:	4b1a      	ldr	r3, [pc, #104]	@ (8013b3c <USBD_FrameWork_CDCDesc+0x294>)
 8013ad4:	681b      	ldr	r3, [r3, #0]
 8013ad6:	2205      	movs	r2, #5
 8013ad8:	705a      	strb	r2, [r3, #1]
 8013ada:	68fb      	ldr	r3, [r7, #12]
 8013adc:	685a      	ldr	r2, [r3, #4]
 8013ade:	4b17      	ldr	r3, [pc, #92]	@ (8013b3c <USBD_FrameWork_CDCDesc+0x294>)
 8013ae0:	681b      	ldr	r3, [r3, #0]
 8013ae2:	68f9      	ldr	r1, [r7, #12]
 8013ae4:	205c      	movs	r0, #92	@ 0x5c
 8013ae6:	fb00 f202 	mul.w	r2, r0, r2
 8013aea:	440a      	add	r2, r1
 8013aec:	3230      	adds	r2, #48	@ 0x30
 8013aee:	7812      	ldrb	r2, [r2, #0]
 8013af0:	709a      	strb	r2, [r3, #2]
 8013af2:	4b12      	ldr	r3, [pc, #72]	@ (8013b3c <USBD_FrameWork_CDCDesc+0x294>)
 8013af4:	681b      	ldr	r3, [r3, #0]
 8013af6:	2203      	movs	r2, #3
 8013af8:	70da      	strb	r2, [r3, #3]
 8013afa:	68fb      	ldr	r3, [r7, #12]
 8013afc:	685a      	ldr	r2, [r3, #4]
 8013afe:	4b0f      	ldr	r3, [pc, #60]	@ (8013b3c <USBD_FrameWork_CDCDesc+0x294>)
 8013b00:	681b      	ldr	r3, [r3, #0]
 8013b02:	68f9      	ldr	r1, [r7, #12]
 8013b04:	205c      	movs	r0, #92	@ 0x5c
 8013b06:	fb00 f202 	mul.w	r2, r0, r2
 8013b0a:	440a      	add	r2, r1
 8013b0c:	3232      	adds	r2, #50	@ 0x32
 8013b0e:	8812      	ldrh	r2, [r2, #0]
 8013b10:	809a      	strh	r2, [r3, #4]
 8013b12:	68fb      	ldr	r3, [r7, #12]
 8013b14:	781b      	ldrb	r3, [r3, #0]
 8013b16:	2b01      	cmp	r3, #1
 8013b18:	d112      	bne.n	8013b40 <USBD_FrameWork_CDCDesc+0x298>
 8013b1a:	4b08      	ldr	r3, [pc, #32]	@ (8013b3c <USBD_FrameWork_CDCDesc+0x294>)
 8013b1c:	681b      	ldr	r3, [r3, #0]
 8013b1e:	2205      	movs	r2, #5
 8013b20:	719a      	strb	r2, [r3, #6]
 8013b22:	e011      	b.n	8013b48 <USBD_FrameWork_CDCDesc+0x2a0>
 8013b24:	20004214 	.word	0x20004214
 8013b28:	20004218 	.word	0x20004218
 8013b2c:	2000421c 	.word	0x2000421c
 8013b30:	20004220 	.word	0x20004220
 8013b34:	20004224 	.word	0x20004224
 8013b38:	20004228 	.word	0x20004228
 8013b3c:	2000422c 	.word	0x2000422c
 8013b40:	4b66      	ldr	r3, [pc, #408]	@ (8013cdc <USBD_FrameWork_CDCDesc+0x434>)
 8013b42:	681b      	ldr	r3, [r3, #0]
 8013b44:	2205      	movs	r2, #5
 8013b46:	719a      	strb	r2, [r3, #6]
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	681b      	ldr	r3, [r3, #0]
 8013b4c:	1dda      	adds	r2, r3, #7
 8013b4e:	687b      	ldr	r3, [r7, #4]
 8013b50:	601a      	str	r2, [r3, #0]
                          (uint16_t)pdev->tclasslist[pdev->classId].Eps[2].size,
                          USBD_CDCACM_EPINCMD_HS_BINTERVAL,
                          USBD_CDCACM_EPINCMD_FS_BINTERVAL);

  /* Data Interface Descriptor */
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	681a      	ldr	r2, [r3, #0]
 8013b56:	68bb      	ldr	r3, [r7, #8]
 8013b58:	4413      	add	r3, r2
 8013b5a:	461a      	mov	r2, r3
 8013b5c:	4b60      	ldr	r3, [pc, #384]	@ (8013ce0 <USBD_FrameWork_CDCDesc+0x438>)
 8013b5e:	601a      	str	r2, [r3, #0]
 8013b60:	4b5f      	ldr	r3, [pc, #380]	@ (8013ce0 <USBD_FrameWork_CDCDesc+0x438>)
 8013b62:	681b      	ldr	r3, [r3, #0]
 8013b64:	2209      	movs	r2, #9
 8013b66:	701a      	strb	r2, [r3, #0]
 8013b68:	4b5d      	ldr	r3, [pc, #372]	@ (8013ce0 <USBD_FrameWork_CDCDesc+0x438>)
 8013b6a:	681b      	ldr	r3, [r3, #0]
 8013b6c:	2204      	movs	r2, #4
 8013b6e:	705a      	strb	r2, [r3, #1]
 8013b70:	68fb      	ldr	r3, [r7, #12]
 8013b72:	685a      	ldr	r2, [r3, #4]
 8013b74:	4b5a      	ldr	r3, [pc, #360]	@ (8013ce0 <USBD_FrameWork_CDCDesc+0x438>)
 8013b76:	681b      	ldr	r3, [r3, #0]
 8013b78:	68f9      	ldr	r1, [r7, #12]
 8013b7a:	205c      	movs	r0, #92	@ 0x5c
 8013b7c:	fb00 f202 	mul.w	r2, r0, r2
 8013b80:	440a      	add	r2, r1
 8013b82:	325b      	adds	r2, #91	@ 0x5b
 8013b84:	7812      	ldrb	r2, [r2, #0]
 8013b86:	709a      	strb	r2, [r3, #2]
 8013b88:	4b55      	ldr	r3, [pc, #340]	@ (8013ce0 <USBD_FrameWork_CDCDesc+0x438>)
 8013b8a:	681b      	ldr	r3, [r3, #0]
 8013b8c:	2200      	movs	r2, #0
 8013b8e:	70da      	strb	r2, [r3, #3]
 8013b90:	4b53      	ldr	r3, [pc, #332]	@ (8013ce0 <USBD_FrameWork_CDCDesc+0x438>)
 8013b92:	681b      	ldr	r3, [r3, #0]
 8013b94:	2202      	movs	r2, #2
 8013b96:	711a      	strb	r2, [r3, #4]
 8013b98:	4b51      	ldr	r3, [pc, #324]	@ (8013ce0 <USBD_FrameWork_CDCDesc+0x438>)
 8013b9a:	681b      	ldr	r3, [r3, #0]
 8013b9c:	220a      	movs	r2, #10
 8013b9e:	715a      	strb	r2, [r3, #5]
 8013ba0:	4b4f      	ldr	r3, [pc, #316]	@ (8013ce0 <USBD_FrameWork_CDCDesc+0x438>)
 8013ba2:	681b      	ldr	r3, [r3, #0]
 8013ba4:	2200      	movs	r2, #0
 8013ba6:	719a      	strb	r2, [r3, #6]
 8013ba8:	4b4d      	ldr	r3, [pc, #308]	@ (8013ce0 <USBD_FrameWork_CDCDesc+0x438>)
 8013baa:	681b      	ldr	r3, [r3, #0]
 8013bac:	2200      	movs	r2, #0
 8013bae:	71da      	strb	r2, [r3, #7]
 8013bb0:	4b4b      	ldr	r3, [pc, #300]	@ (8013ce0 <USBD_FrameWork_CDCDesc+0x438>)
 8013bb2:	681b      	ldr	r3, [r3, #0]
 8013bb4:	2200      	movs	r2, #0
 8013bb6:	721a      	strb	r2, [r3, #8]
 8013bb8:	687b      	ldr	r3, [r7, #4]
 8013bba:	681b      	ldr	r3, [r3, #0]
 8013bbc:	f103 0209 	add.w	r2, r3, #9
 8013bc0:	687b      	ldr	r3, [r7, #4]
 8013bc2:	601a      	str	r2, [r3, #0]
                          0U, 0U, 0U);

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	681a      	ldr	r2, [r3, #0]
 8013bc8:	68bb      	ldr	r3, [r7, #8]
 8013bca:	4413      	add	r3, r2
 8013bcc:	461a      	mov	r2, r3
 8013bce:	4b43      	ldr	r3, [pc, #268]	@ (8013cdc <USBD_FrameWork_CDCDesc+0x434>)
 8013bd0:	601a      	str	r2, [r3, #0]
 8013bd2:	4b42      	ldr	r3, [pc, #264]	@ (8013cdc <USBD_FrameWork_CDCDesc+0x434>)
 8013bd4:	681b      	ldr	r3, [r3, #0]
 8013bd6:	2207      	movs	r2, #7
 8013bd8:	701a      	strb	r2, [r3, #0]
 8013bda:	4b40      	ldr	r3, [pc, #256]	@ (8013cdc <USBD_FrameWork_CDCDesc+0x434>)
 8013bdc:	681b      	ldr	r3, [r3, #0]
 8013bde:	2205      	movs	r2, #5
 8013be0:	705a      	strb	r2, [r3, #1]
 8013be2:	68fb      	ldr	r3, [r7, #12]
 8013be4:	685a      	ldr	r2, [r3, #4]
 8013be6:	4b3d      	ldr	r3, [pc, #244]	@ (8013cdc <USBD_FrameWork_CDCDesc+0x434>)
 8013be8:	681b      	ldr	r3, [r3, #0]
 8013bea:	68f9      	ldr	r1, [r7, #12]
 8013bec:	205c      	movs	r0, #92	@ 0x5c
 8013bee:	fb00 f202 	mul.w	r2, r0, r2
 8013bf2:	440a      	add	r2, r1
 8013bf4:	3224      	adds	r2, #36	@ 0x24
 8013bf6:	7812      	ldrb	r2, [r2, #0]
 8013bf8:	709a      	strb	r2, [r3, #2]
 8013bfa:	4b38      	ldr	r3, [pc, #224]	@ (8013cdc <USBD_FrameWork_CDCDesc+0x434>)
 8013bfc:	681b      	ldr	r3, [r3, #0]
 8013bfe:	2202      	movs	r2, #2
 8013c00:	70da      	strb	r2, [r3, #3]
 8013c02:	68fb      	ldr	r3, [r7, #12]
 8013c04:	685a      	ldr	r2, [r3, #4]
 8013c06:	4b35      	ldr	r3, [pc, #212]	@ (8013cdc <USBD_FrameWork_CDCDesc+0x434>)
 8013c08:	681b      	ldr	r3, [r3, #0]
 8013c0a:	68f9      	ldr	r1, [r7, #12]
 8013c0c:	205c      	movs	r0, #92	@ 0x5c
 8013c0e:	fb00 f202 	mul.w	r2, r0, r2
 8013c12:	440a      	add	r2, r1
 8013c14:	3226      	adds	r2, #38	@ 0x26
 8013c16:	8812      	ldrh	r2, [r2, #0]
 8013c18:	809a      	strh	r2, [r3, #4]
 8013c1a:	68fb      	ldr	r3, [r7, #12]
 8013c1c:	781b      	ldrb	r3, [r3, #0]
 8013c1e:	2b01      	cmp	r3, #1
 8013c20:	d104      	bne.n	8013c2c <USBD_FrameWork_CDCDesc+0x384>
 8013c22:	4b2e      	ldr	r3, [pc, #184]	@ (8013cdc <USBD_FrameWork_CDCDesc+0x434>)
 8013c24:	681b      	ldr	r3, [r3, #0]
 8013c26:	2200      	movs	r2, #0
 8013c28:	719a      	strb	r2, [r3, #6]
 8013c2a:	e003      	b.n	8013c34 <USBD_FrameWork_CDCDesc+0x38c>
 8013c2c:	4b2b      	ldr	r3, [pc, #172]	@ (8013cdc <USBD_FrameWork_CDCDesc+0x434>)
 8013c2e:	681b      	ldr	r3, [r3, #0]
 8013c30:	2200      	movs	r2, #0
 8013c32:	719a      	strb	r2, [r3, #6]
 8013c34:	687b      	ldr	r3, [r7, #4]
 8013c36:	681b      	ldr	r3, [r3, #0]
 8013c38:	1dda      	adds	r2, r3, #7
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	601a      	str	r2, [r3, #0]
                          (USBD_EP_TYPE_BULK),
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[0].size),
                          (0x00U), (0x00U));

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[1].add), \
 8013c3e:	687b      	ldr	r3, [r7, #4]
 8013c40:	681a      	ldr	r2, [r3, #0]
 8013c42:	68bb      	ldr	r3, [r7, #8]
 8013c44:	4413      	add	r3, r2
 8013c46:	461a      	mov	r2, r3
 8013c48:	4b24      	ldr	r3, [pc, #144]	@ (8013cdc <USBD_FrameWork_CDCDesc+0x434>)
 8013c4a:	601a      	str	r2, [r3, #0]
 8013c4c:	4b23      	ldr	r3, [pc, #140]	@ (8013cdc <USBD_FrameWork_CDCDesc+0x434>)
 8013c4e:	681b      	ldr	r3, [r3, #0]
 8013c50:	2207      	movs	r2, #7
 8013c52:	701a      	strb	r2, [r3, #0]
 8013c54:	4b21      	ldr	r3, [pc, #132]	@ (8013cdc <USBD_FrameWork_CDCDesc+0x434>)
 8013c56:	681b      	ldr	r3, [r3, #0]
 8013c58:	2205      	movs	r2, #5
 8013c5a:	705a      	strb	r2, [r3, #1]
 8013c5c:	68fb      	ldr	r3, [r7, #12]
 8013c5e:	685a      	ldr	r2, [r3, #4]
 8013c60:	4b1e      	ldr	r3, [pc, #120]	@ (8013cdc <USBD_FrameWork_CDCDesc+0x434>)
 8013c62:	681b      	ldr	r3, [r3, #0]
 8013c64:	68f9      	ldr	r1, [r7, #12]
 8013c66:	205c      	movs	r0, #92	@ 0x5c
 8013c68:	fb00 f202 	mul.w	r2, r0, r2
 8013c6c:	440a      	add	r2, r1
 8013c6e:	322a      	adds	r2, #42	@ 0x2a
 8013c70:	7812      	ldrb	r2, [r2, #0]
 8013c72:	709a      	strb	r2, [r3, #2]
 8013c74:	4b19      	ldr	r3, [pc, #100]	@ (8013cdc <USBD_FrameWork_CDCDesc+0x434>)
 8013c76:	681b      	ldr	r3, [r3, #0]
 8013c78:	2202      	movs	r2, #2
 8013c7a:	70da      	strb	r2, [r3, #3]
 8013c7c:	68fb      	ldr	r3, [r7, #12]
 8013c7e:	685a      	ldr	r2, [r3, #4]
 8013c80:	4b16      	ldr	r3, [pc, #88]	@ (8013cdc <USBD_FrameWork_CDCDesc+0x434>)
 8013c82:	681b      	ldr	r3, [r3, #0]
 8013c84:	68f9      	ldr	r1, [r7, #12]
 8013c86:	205c      	movs	r0, #92	@ 0x5c
 8013c88:	fb00 f202 	mul.w	r2, r0, r2
 8013c8c:	440a      	add	r2, r1
 8013c8e:	322c      	adds	r2, #44	@ 0x2c
 8013c90:	8812      	ldrh	r2, [r2, #0]
 8013c92:	809a      	strh	r2, [r3, #4]
 8013c94:	68fb      	ldr	r3, [r7, #12]
 8013c96:	781b      	ldrb	r3, [r3, #0]
 8013c98:	2b01      	cmp	r3, #1
 8013c9a:	d104      	bne.n	8013ca6 <USBD_FrameWork_CDCDesc+0x3fe>
 8013c9c:	4b0f      	ldr	r3, [pc, #60]	@ (8013cdc <USBD_FrameWork_CDCDesc+0x434>)
 8013c9e:	681b      	ldr	r3, [r3, #0]
 8013ca0:	2200      	movs	r2, #0
 8013ca2:	719a      	strb	r2, [r3, #6]
 8013ca4:	e003      	b.n	8013cae <USBD_FrameWork_CDCDesc+0x406>
 8013ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8013cdc <USBD_FrameWork_CDCDesc+0x434>)
 8013ca8:	681b      	ldr	r3, [r3, #0]
 8013caa:	2200      	movs	r2, #0
 8013cac:	719a      	strb	r2, [r3, #6]
 8013cae:	687b      	ldr	r3, [r7, #4]
 8013cb0:	681b      	ldr	r3, [r3, #0]
 8013cb2:	1dda      	adds	r2, r3, #7
 8013cb4:	687b      	ldr	r3, [r7, #4]
 8013cb6:	601a      	str	r2, [r3, #0]
                          (USBD_EP_TYPE_BULK),
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[1].size),
                          (0x00U), (0x00U));

  /* Update Config Descriptor and IAD descriptor */
  ((USBD_ConfigDescTypedef *)pConf)->bNumInterfaces += 2U;
 8013cb8:	68bb      	ldr	r3, [r7, #8]
 8013cba:	791a      	ldrb	r2, [r3, #4]
 8013cbc:	68bb      	ldr	r3, [r7, #8]
 8013cbe:	3202      	adds	r2, #2
 8013cc0:	b2d2      	uxtb	r2, r2
 8013cc2:	711a      	strb	r2, [r3, #4]
  ((USBD_ConfigDescTypedef *)pConf)->wDescriptorLength = *Sze;
 8013cc4:	687b      	ldr	r3, [r7, #4]
 8013cc6:	681a      	ldr	r2, [r3, #0]
 8013cc8:	68bb      	ldr	r3, [r7, #8]
 8013cca:	b292      	uxth	r2, r2
 8013ccc:	805a      	strh	r2, [r3, #2]
}
 8013cce:	bf00      	nop
 8013cd0:	3714      	adds	r7, #20
 8013cd2:	46bd      	mov	sp, r7
 8013cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cd8:	4770      	bx	lr
 8013cda:	bf00      	nop
 8013cdc:	2000422c 	.word	0x2000422c
 8013ce0:	20004218 	.word	0x20004218

08013ce4 <memset>:
 8013ce4:	4402      	add	r2, r0
 8013ce6:	4603      	mov	r3, r0
 8013ce8:	4293      	cmp	r3, r2
 8013cea:	d100      	bne.n	8013cee <memset+0xa>
 8013cec:	4770      	bx	lr
 8013cee:	f803 1b01 	strb.w	r1, [r3], #1
 8013cf2:	e7f9      	b.n	8013ce8 <memset+0x4>

08013cf4 <__libc_init_array>:
 8013cf4:	b570      	push	{r4, r5, r6, lr}
 8013cf6:	4d0d      	ldr	r5, [pc, #52]	@ (8013d2c <__libc_init_array+0x38>)
 8013cf8:	2600      	movs	r6, #0
 8013cfa:	4c0d      	ldr	r4, [pc, #52]	@ (8013d30 <__libc_init_array+0x3c>)
 8013cfc:	1b64      	subs	r4, r4, r5
 8013cfe:	10a4      	asrs	r4, r4, #2
 8013d00:	42a6      	cmp	r6, r4
 8013d02:	d109      	bne.n	8013d18 <__libc_init_array+0x24>
 8013d04:	4d0b      	ldr	r5, [pc, #44]	@ (8013d34 <__libc_init_array+0x40>)
 8013d06:	2600      	movs	r6, #0
 8013d08:	4c0b      	ldr	r4, [pc, #44]	@ (8013d38 <__libc_init_array+0x44>)
 8013d0a:	f000 f817 	bl	8013d3c <_init>
 8013d0e:	1b64      	subs	r4, r4, r5
 8013d10:	10a4      	asrs	r4, r4, #2
 8013d12:	42a6      	cmp	r6, r4
 8013d14:	d105      	bne.n	8013d22 <__libc_init_array+0x2e>
 8013d16:	bd70      	pop	{r4, r5, r6, pc}
 8013d18:	f855 3b04 	ldr.w	r3, [r5], #4
 8013d1c:	3601      	adds	r6, #1
 8013d1e:	4798      	blx	r3
 8013d20:	e7ee      	b.n	8013d00 <__libc_init_array+0xc>
 8013d22:	f855 3b04 	ldr.w	r3, [r5], #4
 8013d26:	3601      	adds	r6, #1
 8013d28:	4798      	blx	r3
 8013d2a:	e7f2      	b.n	8013d12 <__libc_init_array+0x1e>
 8013d2c:	08013f04 	.word	0x08013f04
 8013d30:	08013f04 	.word	0x08013f04
 8013d34:	08013f04 	.word	0x08013f04
 8013d38:	08013f08 	.word	0x08013f08

08013d3c <_init>:
 8013d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d3e:	bf00      	nop
 8013d40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013d42:	bc08      	pop	{r3}
 8013d44:	469e      	mov	lr, r3
 8013d46:	4770      	bx	lr

08013d48 <_fini>:
 8013d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d4a:	bf00      	nop
 8013d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013d4e:	bc08      	pop	{r3}
 8013d50:	469e      	mov	lr, r3
 8013d52:	4770      	bx	lr
