--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
leon3mp.twr -v 30 -l 30 leon3mp_routed.ncd leon3mp.pcf

Design file:              leon3mp_routed.ncd
Physical constraint file: leon3mp.pcf
Device,package,speed:     xc7a100t,csg324,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: PLLE2_ADV_inst/CLKIN1
  Logical resource: PLLE2_ADV_inst/CLKIN1
  Location pin: PLLE2_ADV_X1Y2.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: PLLE2_ADV_inst/CLKIN1
  Logical resource: PLLE2_ADV_inst/CLKIN1
  Location pin: PLLE2_ADV_X1Y2.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
  Logical resource: clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
  Logical resource: clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: PLLE2_ADV_inst/CLKIN1
  Logical resource: PLLE2_ADV_inst/CLKIN1
  Location pin: PLLE2_ADV_X1Y2.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tpllper_CLKFB)
  Physical resource: PLLE2_ADV_inst/CLKFBOUT
  Logical resource: PLLE2_ADV_inst/CLKFBOUT
  Location pin: PLLE2_ADV_X1Y2.CLKFBOUT
  Clock network: CLKFBOUT
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
  Logical resource: clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tpllper_CLKFB)
  Physical resource: clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT
  Logical resource: clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT
  Location pin: PLLE2_ADV_X1Y1.CLKFBOUT
  Clock network: clkgen0/xc7l.v/CLKFBOUT
--------------------------------------------------------------------------------
Slack: 18.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.249ns (800.641MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: PLLE2_ADV_inst/CLKOUT0
  Logical resource: PLLE2_ADV_inst/CLKOUT0
  Location pin: PLLE2_ADV_X1Y2.CLKOUT0
  Clock network: eth_clk_nobuf
--------------------------------------------------------------------------------
Slack: 18.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.249ns (800.641MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: PLLE2_ADV_inst/CLKOUT1
  Logical resource: PLLE2_ADV_inst/CLKOUT1
  Location pin: PLLE2_ADV_X1Y2.CLKOUT1
  Clock network: eth_clk90_nobuf
--------------------------------------------------------------------------------
Slack: 18.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.249ns (800.641MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
  Logical resource: clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
  Location pin: PLLE2_ADV_X1Y1.CLKOUT0
  Clock network: clkgen0/xc7l.v/clk_nobuf
--------------------------------------------------------------------------------
Slack: 42.633ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 52.633ns (18.999MHz) (Tpllper_CLKIN)
  Physical resource: PLLE2_ADV_inst/CLKIN1
  Logical resource: PLLE2_ADV_inst/CLKIN1
  Location pin: PLLE2_ADV_X1Y2.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 42.633ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 52.633ns (18.999MHz) (Tpllper_CLKIN)
  Physical resource: clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
  Logical resource: clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 140.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKOUT)
  Physical resource: PLLE2_ADV_inst/CLKOUT0
  Logical resource: PLLE2_ADV_inst/CLKOUT0
  Location pin: PLLE2_ADV_X1Y2.CLKOUT0
  Clock network: eth_clk_nobuf
--------------------------------------------------------------------------------
Slack: 140.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKOUT)
  Physical resource: PLLE2_ADV_inst/CLKOUT1
  Logical resource: PLLE2_ADV_inst/CLKOUT1
  Location pin: PLLE2_ADV_X1Y2.CLKOUT1
  Clock network: eth_clk90_nobuf
--------------------------------------------------------------------------------
Slack: 140.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKOUT)
  Physical resource: clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
  Logical resource: clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
  Location pin: PLLE2_ADV_X1Y1.CLKOUT0
  Clock network: clkgen0/xc7l.v/clk_nobuf
--------------------------------------------------------------------------------
Slack: 150.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKFB)
  Physical resource: PLLE2_ADV_inst/CLKFBOUT
  Logical resource: PLLE2_ADV_inst/CLKFBOUT
  Location pin: PLLE2_ADV_X1Y2.CLKFBOUT
  Clock network: CLKFBOUT
--------------------------------------------------------------------------------
Slack: 150.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKFB)
  Physical resource: clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT
  Logical resource: clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT
  Location pin: PLLE2_ADV_X1Y1.CLKFBOUT
  Clock network: clkgen0/xc7l.v/CLKFBOUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkgen0_xc7l_v_clk_nobuf = PERIOD TIMEGRP 
"clkgen0_xc7l_v_clk_nobuf"         TS_sys_clk_pin * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17568600 paths analyzed, 20785 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.871ns.
--------------------------------------------------------------------------------
Slack:                  5.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.876ns (Levels of Logic = 10)
  Clock Path Skew:      0.087ns (1.314 - 1.227)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc to leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X51Y112.AQ          Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
    SLICE_X64Y96.C4           net (fanout=40)       1.564   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
    SLICE_X64Y96.C            Tilo                  0.105   leon3gen.dsugen.dsu0/x0/comb.vabufi_write[1]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap1
    SLICE_X72Y91.A5           net (fanout=10)       0.788   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap
    SLICE_X72Y91.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_annul_all
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_x_annul_all110
    SLICE_X55Y103.D2          net (fanout=23)       1.746   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_x_annul_all
    SLICE_X55Y103.D           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o1
    SLICE_X55Y103.C2          net (fanout=4)        0.717   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
    SLICE_X55Y103.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o34
    SLICE_X55Y101.B1          net (fanout=3)        0.686   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o
    SLICE_X55Y101.B           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o3
    SLICE_X55Y101.A4          net (fanout=6)        0.364   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
    SLICE_X55Y101.A           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_dci_nullify3
    SLICE_X50Y115.B5          net (fanout=25)       0.982   leon3gen.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X50Y115.B           Tilo                  0.105   N272
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.D5          net (fanout=2)        0.456   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.DMUX        Tilo                  0.276   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_FSM_FFd4-In2
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>313
    SLICE_X52Y114.C2          net (fanout=5)        0.693   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>31
    SLICE_X52Y114.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_icenable
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>381
    SLICE_X55Y98.B2           net (fanout=8)        1.235   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>38
    SLICE_X55Y98.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[6]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>36
    RAMB18_X1Y66.ADDRARDADDR6 net (fanout=12)       3.555   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[2]
    RAMB18_X1Y66.RDCLK        Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
                                                            leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    ------------------------------------------------------  ---------------------------
    Total                                          14.876ns (2.090ns logic, 12.786ns route)
                                                            (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack:                  5.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.667ns (Levels of Logic = 10)
  Clock Path Skew:      0.087ns (1.314 - 1.227)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc to leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X51Y112.AQ          Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
    SLICE_X64Y96.C4           net (fanout=40)       1.564   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
    SLICE_X64Y96.C            Tilo                  0.105   leon3gen.dsugen.dsu0/x0/comb.vabufi_write[1]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap1
    SLICE_X72Y91.A5           net (fanout=10)       0.788   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap
    SLICE_X72Y91.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_annul_all
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_x_annul_all110
    SLICE_X55Y103.D2          net (fanout=23)       1.746   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_x_annul_all
    SLICE_X55Y103.D           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o1
    SLICE_X55Y103.C2          net (fanout=4)        0.717   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
    SLICE_X55Y103.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o34
    SLICE_X55Y101.B1          net (fanout=3)        0.686   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o
    SLICE_X55Y101.B           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o3
    SLICE_X55Y101.A4          net (fanout=6)        0.364   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
    SLICE_X55Y101.A           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_dci_nullify3
    SLICE_X51Y113.B4          net (fanout=25)       0.960   leon3gen.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X51Y113.B           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_r_dstate[3]_r_rburst_MUX_4457_o542
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_r_dstate[3]_r_rburst_MUX_4457_o5421
    SLICE_X52Y114.D1          net (fanout=3)        0.810   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_r_dstate[3]_r_rburst_MUX_4457_o542
    SLICE_X52Y114.DMUX        Tilo                  0.288   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_icenable
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>322
    SLICE_X52Y114.C6          net (fanout=2)        0.140   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>32
    SLICE_X52Y114.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_icenable
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>381
    SLICE_X55Y98.B2           net (fanout=8)        1.235   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>38
    SLICE_X55Y98.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[6]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>36
    RAMB18_X1Y66.ADDRARDADDR6 net (fanout=12)       3.555   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[2]
    RAMB18_X1Y66.RDCLK        Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
                                                            leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    ------------------------------------------------------  ---------------------------
    Total                                          14.667ns (2.102ns logic, 12.565ns route)
                                                            (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  5.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.503ns (Levels of Logic = 11)
  Clock Path Skew:      0.087ns (1.314 - 1.227)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc to leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X51Y112.AQ          Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
    SLICE_X64Y96.C4           net (fanout=40)       1.564   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
    SLICE_X64Y96.C            Tilo                  0.105   leon3gen.dsugen.dsu0/x0/comb.vabufi_write[1]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap1
    SLICE_X72Y91.A5           net (fanout=10)       0.788   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap
    SLICE_X72Y91.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_annul_all
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_x_annul_all110
    SLICE_X55Y103.D2          net (fanout=23)       1.746   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_x_annul_all
    SLICE_X55Y103.D           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o1
    SLICE_X55Y103.C2          net (fanout=4)        0.717   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
    SLICE_X55Y103.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o34
    SLICE_X55Y101.B1          net (fanout=3)        0.686   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o
    SLICE_X55Y101.B           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o3
    SLICE_X55Y101.A4          net (fanout=6)        0.364   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
    SLICE_X55Y101.A           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_dci_nullify3
    SLICE_X50Y115.B5          net (fanout=25)       0.982   leon3gen.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X50Y115.B           Tilo                  0.105   N272
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.D5          net (fanout=2)        0.456   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.DMUX        Tilo                  0.276   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_FSM_FFd4-In2
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>313
    SLICE_X52Y115.C6          net (fanout=5)        0.151   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>31
    SLICE_X52Y115.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_FSM_FFd4-In2
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>371
    SLICE_X55Y98.A3           net (fanout=8)        1.094   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>37
    SLICE_X55Y98.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[6]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>36_SW0
    SLICE_X55Y98.B5           net (fanout=1)        0.205   N196
    SLICE_X55Y98.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[6]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>36
    RAMB18_X1Y66.ADDRARDADDR6 net (fanout=12)       3.555   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[2]
    RAMB18_X1Y66.RDCLK        Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
                                                            leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    ------------------------------------------------------  ---------------------------
    Total                                          14.503ns (2.195ns logic, 12.308ns route)
                                                            (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  5.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.492ns (Levels of Logic = 10)
  Clock Path Skew:      0.087ns (1.314 - 1.227)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc to leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X51Y112.AQ          Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
    SLICE_X64Y96.C4           net (fanout=40)       1.564   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
    SLICE_X64Y96.C            Tilo                  0.105   leon3gen.dsugen.dsu0/x0/comb.vabufi_write[1]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap1
    SLICE_X72Y91.A5           net (fanout=10)       0.788   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap
    SLICE_X72Y91.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_annul_all
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_x_annul_all110
    SLICE_X55Y103.D2          net (fanout=23)       1.746   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_x_annul_all
    SLICE_X55Y103.DMUX        Tilo                  0.283   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_m_ctrl_pv_AND_205_o1
    SLICE_X55Y103.C6          net (fanout=6)        0.155   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_m_ctrl_pv_AND_205_o
    SLICE_X55Y103.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o34
    SLICE_X55Y101.B1          net (fanout=3)        0.686   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o
    SLICE_X55Y101.B           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o3
    SLICE_X55Y101.A4          net (fanout=6)        0.364   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
    SLICE_X55Y101.A           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_dci_nullify3
    SLICE_X50Y115.B5          net (fanout=25)       0.982   leon3gen.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X50Y115.B           Tilo                  0.105   N272
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.D5          net (fanout=2)        0.456   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.DMUX        Tilo                  0.276   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_FSM_FFd4-In2
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>313
    SLICE_X52Y114.C2          net (fanout=5)        0.693   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>31
    SLICE_X52Y114.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_icenable
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>381
    SLICE_X55Y98.B2           net (fanout=8)        1.235   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>38
    SLICE_X55Y98.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[6]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>36
    RAMB18_X1Y66.ADDRARDADDR6 net (fanout=12)       3.555   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[2]
    RAMB18_X1Y66.RDCLK        Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
                                                            leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    ------------------------------------------------------  ---------------------------
    Total                                          14.492ns (2.268ns logic, 12.224ns route)
                                                            (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  5.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_ctrl_trap (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.450ns (Levels of Logic = 10)
  Clock Path Skew:      0.087ns (1.314 - 1.227)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_ctrl_trap to leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X56Y101.AQ          Tcko                  0.433   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_ctrl_trap
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_ctrl_trap
    SLICE_X64Y96.C1           net (fanout=15)       1.084   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_ctrl_trap
    SLICE_X64Y96.C            Tilo                  0.105   leon3gen.dsugen.dsu0/x0/comb.vabufi_write[1]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap1
    SLICE_X72Y91.A5           net (fanout=10)       0.788   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap
    SLICE_X72Y91.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_annul_all
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_x_annul_all110
    SLICE_X55Y103.D2          net (fanout=23)       1.746   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_x_annul_all
    SLICE_X55Y103.D           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o1
    SLICE_X55Y103.C2          net (fanout=4)        0.717   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
    SLICE_X55Y103.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o34
    SLICE_X55Y101.B1          net (fanout=3)        0.686   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o
    SLICE_X55Y101.B           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o3
    SLICE_X55Y101.A4          net (fanout=6)        0.364   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
    SLICE_X55Y101.A           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_dci_nullify3
    SLICE_X50Y115.B5          net (fanout=25)       0.982   leon3gen.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X50Y115.B           Tilo                  0.105   N272
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.D5          net (fanout=2)        0.456   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.DMUX        Tilo                  0.276   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_FSM_FFd4-In2
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>313
    SLICE_X52Y114.C2          net (fanout=5)        0.693   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>31
    SLICE_X52Y114.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_icenable
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>381
    SLICE_X55Y98.B2           net (fanout=8)        1.235   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>38
    SLICE_X55Y98.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[6]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>36
    RAMB18_X1Y66.ADDRARDADDR6 net (fanout=12)       3.555   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[2]
    RAMB18_X1Y66.RDCLK        Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
                                                            leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    ------------------------------------------------------  ---------------------------
    Total                                          14.450ns (2.144ns logic, 12.306ns route)
                                                            (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  5.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/r_ipcrc_15 (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.872ns (Levels of Logic = 9)
  Clock Path Skew:      -0.229ns (3.922 - 4.151)
  Source Clock:         eth_clk90 rising at 5.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29 to eth0.e1/m100.u0/ethc0/r_ipcrc_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y164.BQ      Tcko                  0.433   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout[31]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29
    SLICE_X1Y137.D1      net (fanout=10)       2.509   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout[29]
    SLICE_X1Y137.COUT    Topcyd                0.437   eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy[3]
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_lut<3>
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy<3>
    SLICE_X1Y138.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy[3]
    SLICE_X1Y138.AMUX    Tcina                 0.420   eth0.e1/m100.u0/ethc0/comb.setmz
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy<4>
    SLICE_X1Y130.B1      net (fanout=12)       0.922   eth0.e1/m100.u0/ethc0/r_seq[13]_rxo_dataout[31]_equal_490_o
    SLICE_X1Y130.B       Tilo                  0.105   eth0.e1/m100.u0/ethc0/r_applength[3]
                                                       eth0.e1/m100.u0/ethc0/Mmux_rxo_dataout[10]_GND_372_o_MUX_6902_o181
    SLICE_X0Y123.B2      net (fanout=1)        1.153   eth0.e1/m100.u0/ethc0/rxo_dataout[8]_GND_372_o_MUX_6904_o
    SLICE_X0Y123.BMUX    Tilo                  0.285   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[3]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT1
    SLICE_X0Y123.C2      net (fanout=2)        0.706   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT1
    SLICE_X0Y123.COUT    Topcyc                0.437   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[3]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_lut<0>2
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_2
    SLICE_X0Y124.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>3
    SLICE_X0Y124.COUT    Tbyp                  0.098   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[7]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_6
    SLICE_X0Y125.CIN     net (fanout=1)        0.008   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>7
    SLICE_X0Y125.COUT    Tbyp                  0.098   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[8]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_10
    SLICE_X0Y126.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>11
    SLICE_X0Y126.DMUX    Tcind                 0.412   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>15
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_14
    SLICE_X0Y128.D1      net (fanout=1)        0.777   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[15]
    SLICE_X0Y128.CLK     Tas                   0.072   eth0.e1/m100.u0/ethc0/r_ipcrc[15]
                                                       eth0.e1/m100.u0/ethc0/Mmux__n3339121
                                                       eth0.e1/m100.u0/ethc0/r_ipcrc_15
    -------------------------------------------------  ---------------------------
    Total                                      8.872ns (2.797ns logic, 6.075ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  5.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/r_ipcrc_10 (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.833ns (Levels of Logic = 8)
  Clock Path Skew:      -0.227ns (3.924 - 4.151)
  Source Clock:         eth_clk90 rising at 5.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29 to eth0.e1/m100.u0/ethc0/r_ipcrc_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y164.BQ      Tcko                  0.433   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout[31]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29
    SLICE_X1Y137.D1      net (fanout=10)       2.509   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout[29]
    SLICE_X1Y137.COUT    Topcyd                0.437   eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy[3]
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_lut<3>
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy<3>
    SLICE_X1Y138.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy[3]
    SLICE_X1Y138.AMUX    Tcina                 0.420   eth0.e1/m100.u0/ethc0/comb.setmz
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy<4>
    SLICE_X1Y130.B1      net (fanout=12)       0.922   eth0.e1/m100.u0/ethc0/r_seq[13]_rxo_dataout[31]_equal_490_o
    SLICE_X1Y130.B       Tilo                  0.105   eth0.e1/m100.u0/ethc0/r_applength[3]
                                                       eth0.e1/m100.u0/ethc0/Mmux_rxo_dataout[10]_GND_372_o_MUX_6902_o181
    SLICE_X0Y123.B2      net (fanout=1)        1.153   eth0.e1/m100.u0/ethc0/rxo_dataout[8]_GND_372_o_MUX_6904_o
    SLICE_X0Y123.BMUX    Tilo                  0.285   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[3]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT1
    SLICE_X0Y123.C2      net (fanout=2)        0.706   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT1
    SLICE_X0Y123.COUT    Topcyc                0.437   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[3]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_lut<0>2
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_2
    SLICE_X0Y124.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>3
    SLICE_X0Y124.COUT    Tbyp                  0.098   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[7]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_6
    SLICE_X0Y125.CIN     net (fanout=1)        0.008   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>7
    SLICE_X0Y125.CMUX    Tcinc                 0.348   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[8]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_10
    SLICE_X0Y129.C1      net (fanout=1)        0.899   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[10]
    SLICE_X0Y129.CLK     Tas                   0.073   eth0.e1/m100.u0/ethc0/r_ipcrc[11]
                                                       eth0.e1/m100.u0/ethc0/Mmux__n3339171
                                                       eth0.e1/m100.u0/ethc0/r_ipcrc_10
    -------------------------------------------------  ---------------------------
    Total                                      8.833ns (2.636ns logic, 6.197ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  5.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/r_ipcrc_14 (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.827ns (Levels of Logic = 9)
  Clock Path Skew:      -0.229ns (3.922 - 4.151)
  Source Clock:         eth_clk90 rising at 5.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29 to eth0.e1/m100.u0/ethc0/r_ipcrc_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y164.BQ      Tcko                  0.433   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout[31]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29
    SLICE_X1Y137.D1      net (fanout=10)       2.509   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout[29]
    SLICE_X1Y137.COUT    Topcyd                0.437   eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy[3]
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_lut<3>
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy<3>
    SLICE_X1Y138.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy[3]
    SLICE_X1Y138.AMUX    Tcina                 0.420   eth0.e1/m100.u0/ethc0/comb.setmz
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy<4>
    SLICE_X1Y130.B1      net (fanout=12)       0.922   eth0.e1/m100.u0/ethc0/r_seq[13]_rxo_dataout[31]_equal_490_o
    SLICE_X1Y130.B       Tilo                  0.105   eth0.e1/m100.u0/ethc0/r_applength[3]
                                                       eth0.e1/m100.u0/ethc0/Mmux_rxo_dataout[10]_GND_372_o_MUX_6902_o181
    SLICE_X0Y123.B2      net (fanout=1)        1.153   eth0.e1/m100.u0/ethc0/rxo_dataout[8]_GND_372_o_MUX_6904_o
    SLICE_X0Y123.BMUX    Tilo                  0.285   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[3]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT1
    SLICE_X0Y123.C2      net (fanout=2)        0.706   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT1
    SLICE_X0Y123.COUT    Topcyc                0.437   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[3]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_lut<0>2
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_2
    SLICE_X0Y124.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>3
    SLICE_X0Y124.COUT    Tbyp                  0.098   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[7]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_6
    SLICE_X0Y125.CIN     net (fanout=1)        0.008   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>7
    SLICE_X0Y125.COUT    Tbyp                  0.098   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[8]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_10
    SLICE_X0Y126.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>11
    SLICE_X0Y126.CMUX    Tcinc                 0.348   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>15
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_14
    SLICE_X0Y128.C1      net (fanout=1)        0.795   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[14]
    SLICE_X0Y128.CLK     Tas                   0.073   eth0.e1/m100.u0/ethc0/r_ipcrc[15]
                                                       eth0.e1/m100.u0/ethc0/Mmux__n3339131
                                                       eth0.e1/m100.u0/ethc0/r_ipcrc_14
    -------------------------------------------------  ---------------------------
    Total                                      8.827ns (2.734ns logic, 6.093ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  5.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/r_ipcrc_9 (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.792ns (Levels of Logic = 8)
  Clock Path Skew:      -0.227ns (3.924 - 4.151)
  Source Clock:         eth_clk90 rising at 5.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29 to eth0.e1/m100.u0/ethc0/r_ipcrc_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y164.BQ      Tcko                  0.433   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout[31]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29
    SLICE_X1Y137.D1      net (fanout=10)       2.509   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout[29]
    SLICE_X1Y137.COUT    Topcyd                0.437   eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy[3]
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_lut<3>
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy<3>
    SLICE_X1Y138.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy[3]
    SLICE_X1Y138.AMUX    Tcina                 0.420   eth0.e1/m100.u0/ethc0/comb.setmz
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy<4>
    SLICE_X1Y130.B1      net (fanout=12)       0.922   eth0.e1/m100.u0/ethc0/r_seq[13]_rxo_dataout[31]_equal_490_o
    SLICE_X1Y130.B       Tilo                  0.105   eth0.e1/m100.u0/ethc0/r_applength[3]
                                                       eth0.e1/m100.u0/ethc0/Mmux_rxo_dataout[10]_GND_372_o_MUX_6902_o181
    SLICE_X0Y123.B2      net (fanout=1)        1.153   eth0.e1/m100.u0/ethc0/rxo_dataout[8]_GND_372_o_MUX_6904_o
    SLICE_X0Y123.BMUX    Tilo                  0.285   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[3]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT1
    SLICE_X0Y123.C2      net (fanout=2)        0.706   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT1
    SLICE_X0Y123.COUT    Topcyc                0.437   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[3]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_lut<0>2
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_2
    SLICE_X0Y124.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>3
    SLICE_X0Y124.COUT    Tbyp                  0.098   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[7]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_6
    SLICE_X0Y125.CIN     net (fanout=1)        0.008   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>7
    SLICE_X0Y125.BMUX    Tcinb                 0.410   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[8]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_10
    SLICE_X0Y129.B1      net (fanout=1)        0.796   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[9]
    SLICE_X0Y129.CLK     Tas                   0.073   eth0.e1/m100.u0/ethc0/r_ipcrc[11]
                                                       eth0.e1/m100.u0/ethc0/Mmux__n3339181
                                                       eth0.e1/m100.u0/ethc0/r_ipcrc_9
    -------------------------------------------------  ---------------------------
    Total                                      8.792ns (2.698ns logic, 6.094ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  5.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_debug (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.304ns (Levels of Logic = 10)
  Clock Path Skew:      0.062ns (1.435 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_debug to leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X68Y88.DQ           Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_debug
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_debug
    SLICE_X72Y91.B1           net (fanout=9)        0.974   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_debug
    SLICE_X72Y91.BMUX         Tilo                  0.289   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_annul_all
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/rp_error_dbgi_halt_OR_161_o1
    SLICE_X72Y91.A1           net (fanout=8)        0.622   leon3gen.cpu[0].u0/leon3x0/p0/iu/rp_error_dbgi_halt_OR_161_o
    SLICE_X72Y91.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_annul_all
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_x_annul_all110
    SLICE_X55Y103.D2          net (fanout=23)       1.746   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_x_annul_all
    SLICE_X55Y103.D           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o1
    SLICE_X55Y103.C2          net (fanout=4)        0.717   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
    SLICE_X55Y103.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o34
    SLICE_X55Y101.B1          net (fanout=3)        0.686   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o
    SLICE_X55Y101.B           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o3
    SLICE_X55Y101.A4          net (fanout=6)        0.364   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
    SLICE_X55Y101.A           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_dci_nullify3
    SLICE_X50Y115.B5          net (fanout=25)       0.982   leon3gen.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X50Y115.B           Tilo                  0.105   N272
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.D5          net (fanout=2)        0.456   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.DMUX        Tilo                  0.276   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_FSM_FFd4-In2
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>313
    SLICE_X52Y114.C2          net (fanout=5)        0.693   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>31
    SLICE_X52Y114.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_icenable
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>381
    SLICE_X55Y98.B2           net (fanout=8)        1.235   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>38
    SLICE_X55Y98.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[6]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>36
    RAMB18_X1Y66.ADDRARDADDR6 net (fanout=12)       3.555   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[2]
    RAMB18_X1Y66.RDCLK        Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
                                                            leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    ------------------------------------------------------  ---------------------------
    Total                                          14.304ns (2.274ns logic, 12.030ns route)
                                                            (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  5.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/r_ipcrc_13 (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.769ns (Levels of Logic = 9)
  Clock Path Skew:      -0.229ns (3.922 - 4.151)
  Source Clock:         eth_clk90 rising at 5.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29 to eth0.e1/m100.u0/ethc0/r_ipcrc_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y164.BQ      Tcko                  0.433   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout[31]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29
    SLICE_X1Y137.D1      net (fanout=10)       2.509   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout[29]
    SLICE_X1Y137.COUT    Topcyd                0.437   eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy[3]
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_lut<3>
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy<3>
    SLICE_X1Y138.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy[3]
    SLICE_X1Y138.AMUX    Tcina                 0.420   eth0.e1/m100.u0/ethc0/comb.setmz
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy<4>
    SLICE_X1Y130.B1      net (fanout=12)       0.922   eth0.e1/m100.u0/ethc0/r_seq[13]_rxo_dataout[31]_equal_490_o
    SLICE_X1Y130.B       Tilo                  0.105   eth0.e1/m100.u0/ethc0/r_applength[3]
                                                       eth0.e1/m100.u0/ethc0/Mmux_rxo_dataout[10]_GND_372_o_MUX_6902_o181
    SLICE_X0Y123.B2      net (fanout=1)        1.153   eth0.e1/m100.u0/ethc0/rxo_dataout[8]_GND_372_o_MUX_6904_o
    SLICE_X0Y123.BMUX    Tilo                  0.285   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[3]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT1
    SLICE_X0Y123.C2      net (fanout=2)        0.706   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT1
    SLICE_X0Y123.COUT    Topcyc                0.437   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[3]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_lut<0>2
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_2
    SLICE_X0Y124.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>3
    SLICE_X0Y124.COUT    Tbyp                  0.098   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[7]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_6
    SLICE_X0Y125.CIN     net (fanout=1)        0.008   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>7
    SLICE_X0Y125.COUT    Tbyp                  0.098   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[8]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_10
    SLICE_X0Y126.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>11
    SLICE_X0Y126.BMUX    Tcinb                 0.410   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>15
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_14
    SLICE_X0Y128.B1      net (fanout=1)        0.675   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[13]
    SLICE_X0Y128.CLK     Tas                   0.073   eth0.e1/m100.u0/ethc0/r_ipcrc[15]
                                                       eth0.e1/m100.u0/ethc0/Mmux__n3339141
                                                       eth0.e1/m100.u0/ethc0/r_ipcrc_13
    -------------------------------------------------  ---------------------------
    Total                                      8.769ns (2.796ns logic, 5.973ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  5.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[1].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.290ns (Levels of Logic = 10)
  Clock Path Skew:      0.094ns (1.321 - 1.227)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc to leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[1].r
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X51Y112.AQ          Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
    SLICE_X64Y96.C4           net (fanout=40)       1.564   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
    SLICE_X64Y96.C            Tilo                  0.105   leon3gen.dsugen.dsu0/x0/comb.vabufi_write[1]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap1
    SLICE_X72Y91.A5           net (fanout=10)       0.788   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap
    SLICE_X72Y91.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_annul_all
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_x_annul_all110
    SLICE_X55Y103.D2          net (fanout=23)       1.746   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_x_annul_all
    SLICE_X55Y103.D           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o1
    SLICE_X55Y103.C2          net (fanout=4)        0.717   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
    SLICE_X55Y103.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o34
    SLICE_X55Y101.B1          net (fanout=3)        0.686   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o
    SLICE_X55Y101.B           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o3
    SLICE_X55Y101.A4          net (fanout=6)        0.364   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
    SLICE_X55Y101.A           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_dci_nullify3
    SLICE_X50Y115.B5          net (fanout=25)       0.982   leon3gen.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X50Y115.B           Tilo                  0.105   N272
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.D5          net (fanout=2)        0.456   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.DMUX        Tilo                  0.276   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_FSM_FFd4-In2
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>313
    SLICE_X52Y114.C2          net (fanout=5)        0.693   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>31
    SLICE_X52Y114.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_icenable
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>381
    SLICE_X55Y98.B2           net (fanout=8)        1.235   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>38
    SLICE_X55Y98.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[6]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>36
    RAMB18_X1Y62.ADDRARDADDR6 net (fanout=12)       2.969   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[2]
    RAMB18_X1Y62.RDCLK        Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[1].r
                                                            leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[1].r
    ------------------------------------------------------  ---------------------------
    Total                                          14.290ns (2.090ns logic, 12.200ns route)
                                                            (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  5.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.283ns (Levels of Logic = 10)
  Clock Path Skew:      0.087ns (1.314 - 1.227)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc to leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X51Y112.AQ          Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
    SLICE_X64Y96.C4           net (fanout=40)       1.564   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
    SLICE_X64Y96.C            Tilo                  0.105   leon3gen.dsugen.dsu0/x0/comb.vabufi_write[1]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap1
    SLICE_X72Y91.A5           net (fanout=10)       0.788   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap
    SLICE_X72Y91.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_annul_all
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_x_annul_all110
    SLICE_X55Y103.D2          net (fanout=23)       1.746   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_x_annul_all
    SLICE_X55Y103.DMUX        Tilo                  0.283   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_m_ctrl_pv_AND_205_o1
    SLICE_X55Y103.C6          net (fanout=6)        0.155   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_m_ctrl_pv_AND_205_o
    SLICE_X55Y103.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o34
    SLICE_X55Y101.B1          net (fanout=3)        0.686   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o
    SLICE_X55Y101.B           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o3
    SLICE_X55Y101.A4          net (fanout=6)        0.364   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
    SLICE_X55Y101.A           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_dci_nullify3
    SLICE_X51Y113.B4          net (fanout=25)       0.960   leon3gen.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X51Y113.B           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_r_dstate[3]_r_rburst_MUX_4457_o542
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_r_dstate[3]_r_rburst_MUX_4457_o5421
    SLICE_X52Y114.D1          net (fanout=3)        0.810   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_r_dstate[3]_r_rburst_MUX_4457_o542
    SLICE_X52Y114.DMUX        Tilo                  0.288   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_icenable
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>322
    SLICE_X52Y114.C6          net (fanout=2)        0.140   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>32
    SLICE_X52Y114.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_icenable
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>381
    SLICE_X55Y98.B2           net (fanout=8)        1.235   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>38
    SLICE_X55Y98.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[6]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>36
    RAMB18_X1Y66.ADDRARDADDR6 net (fanout=12)       3.555   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[2]
    RAMB18_X1Y66.RDCLK        Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
                                                            leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    ------------------------------------------------------  ---------------------------
    Total                                          14.283ns (2.280ns logic, 12.003ns route)
                                                            (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  5.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/r_ipcrc_7 (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.709ns (Levels of Logic = 7)
  Clock Path Skew:      -0.232ns (3.919 - 4.151)
  Source Clock:         eth_clk90 rising at 5.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29 to eth0.e1/m100.u0/ethc0/r_ipcrc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y164.BQ      Tcko                  0.433   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout[31]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29
    SLICE_X1Y137.D1      net (fanout=10)       2.509   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout[29]
    SLICE_X1Y137.COUT    Topcyd                0.437   eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy[3]
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_lut<3>
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy<3>
    SLICE_X1Y138.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy[3]
    SLICE_X1Y138.AMUX    Tcina                 0.420   eth0.e1/m100.u0/ethc0/comb.setmz
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy<4>
    SLICE_X1Y130.B1      net (fanout=12)       0.922   eth0.e1/m100.u0/ethc0/r_seq[13]_rxo_dataout[31]_equal_490_o
    SLICE_X1Y130.B       Tilo                  0.105   eth0.e1/m100.u0/ethc0/r_applength[3]
                                                       eth0.e1/m100.u0/ethc0/Mmux_rxo_dataout[10]_GND_372_o_MUX_6902_o181
    SLICE_X0Y123.B2      net (fanout=1)        1.153   eth0.e1/m100.u0/ethc0/rxo_dataout[8]_GND_372_o_MUX_6904_o
    SLICE_X0Y123.BMUX    Tilo                  0.285   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[3]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT1
    SLICE_X0Y123.C2      net (fanout=2)        0.706   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT1
    SLICE_X0Y123.COUT    Topcyc                0.437   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[3]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_lut<0>2
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_2
    SLICE_X0Y124.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>3
    SLICE_X0Y124.DQ      Tito_logic            0.538   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[7]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_6
                                                       eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[7]_rt
    SLICE_X3Y125.D1      net (fanout=1)        0.692   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[7]
    SLICE_X3Y125.CLK     Tas                   0.072   eth0.e1/m100.u0/ethc0/r_ipcrc[7]
                                                       eth0.e1/m100.u0/ethc0/Mmux__n333921
                                                       eth0.e1/m100.u0/ethc0/r_ipcrc_7
    -------------------------------------------------  ---------------------------
    Total                                      8.709ns (2.727ns logic, 5.982ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  5.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.dsugen.dsu0/x0/r_halt_0 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.147ns (Levels of Logic = 10)
  Clock Path Skew:      -0.013ns (1.435 - 1.448)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.dsugen.dsu0/x0/r_halt_0 to leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X75Y94.AQ           Tcko                  0.379   leon3gen.dsugen.dsu0/x0/r_halt_0
                                                            leon3gen.dsugen.dsu0/x0/r_halt_0
    SLICE_X72Y91.B2           net (fanout=3)        0.821   leon3gen.dsugen.dsu0/x0/r_halt_0
    SLICE_X72Y91.BMUX         Tilo                  0.285   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_annul_all
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/rp_error_dbgi_halt_OR_161_o1
    SLICE_X72Y91.A1           net (fanout=8)        0.622   leon3gen.cpu[0].u0/leon3x0/p0/iu/rp_error_dbgi_halt_OR_161_o
    SLICE_X72Y91.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_annul_all
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_x_annul_all110
    SLICE_X55Y103.D2          net (fanout=23)       1.746   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_x_annul_all
    SLICE_X55Y103.D           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o1
    SLICE_X55Y103.C2          net (fanout=4)        0.717   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
    SLICE_X55Y103.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o34
    SLICE_X55Y101.B1          net (fanout=3)        0.686   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o
    SLICE_X55Y101.B           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o3
    SLICE_X55Y101.A4          net (fanout=6)        0.364   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
    SLICE_X55Y101.A           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_dci_nullify3
    SLICE_X50Y115.B5          net (fanout=25)       0.982   leon3gen.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X50Y115.B           Tilo                  0.105   N272
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.D5          net (fanout=2)        0.456   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.DMUX        Tilo                  0.276   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_FSM_FFd4-In2
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>313
    SLICE_X52Y114.C2          net (fanout=5)        0.693   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>31
    SLICE_X52Y114.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_icenable
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>381
    SLICE_X55Y98.B2           net (fanout=8)        1.235   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>38
    SLICE_X55Y98.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[6]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>36
    RAMB18_X1Y66.ADDRARDADDR6 net (fanout=12)       3.555   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[2]
    RAMB18_X1Y66.RDCLK        Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
                                                            leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    ------------------------------------------------------  ---------------------------
    Total                                          14.147ns (2.270ns logic, 11.877ns route)
                                                            (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  5.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_ctrl_trap (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.241ns (Levels of Logic = 10)
  Clock Path Skew:      0.087ns (1.314 - 1.227)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_ctrl_trap to leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X56Y101.AQ          Tcko                  0.433   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_ctrl_trap
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_ctrl_trap
    SLICE_X64Y96.C1           net (fanout=15)       1.084   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_ctrl_trap
    SLICE_X64Y96.C            Tilo                  0.105   leon3gen.dsugen.dsu0/x0/comb.vabufi_write[1]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap1
    SLICE_X72Y91.A5           net (fanout=10)       0.788   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap
    SLICE_X72Y91.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_annul_all
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_x_annul_all110
    SLICE_X55Y103.D2          net (fanout=23)       1.746   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_x_annul_all
    SLICE_X55Y103.D           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o1
    SLICE_X55Y103.C2          net (fanout=4)        0.717   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
    SLICE_X55Y103.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o34
    SLICE_X55Y101.B1          net (fanout=3)        0.686   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o
    SLICE_X55Y101.B           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o3
    SLICE_X55Y101.A4          net (fanout=6)        0.364   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
    SLICE_X55Y101.A           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_dci_nullify3
    SLICE_X51Y113.B4          net (fanout=25)       0.960   leon3gen.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X51Y113.B           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_r_dstate[3]_r_rburst_MUX_4457_o542
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_r_dstate[3]_r_rburst_MUX_4457_o5421
    SLICE_X52Y114.D1          net (fanout=3)        0.810   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_r_dstate[3]_r_rburst_MUX_4457_o542
    SLICE_X52Y114.DMUX        Tilo                  0.288   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_icenable
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>322
    SLICE_X52Y114.C6          net (fanout=2)        0.140   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>32
    SLICE_X52Y114.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_icenable
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>381
    SLICE_X55Y98.B2           net (fanout=8)        1.235   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>38
    SLICE_X55Y98.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[6]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>36
    RAMB18_X1Y66.ADDRARDADDR6 net (fanout=12)       3.555   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[2]
    RAMB18_X1Y66.RDCLK        Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
                                                            leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    ------------------------------------------------------  ---------------------------
    Total                                          14.241ns (2.156ns logic, 12.085ns route)
                                                            (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  5.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[3].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.166ns (Levels of Logic = 15)
  Clock Path Skew:      0.012ns (0.151 - 0.139)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0 to leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[3].r
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X63Y72.BQ            Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0
    SLICE_X76Y78.A5            net (fanout=152)      1.320   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0
    SLICE_X76Y78.A             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst[25]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_a_ctrl_inst151
    SLICE_X76Y75.D1            net (fanout=19)       1.184   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_ctrl_inst[22]
    SLICE_X76Y75.D             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_BPRED_MUX_1232_o
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_BPRED_MUX_1232_o<24>1
    SLICE_X76Y75.C2            net (fanout=6)        0.717   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_BPRED_MUX_1232_o
    SLICE_X76Y75.C             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_BPRED_MUX_1232_o
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_GND_77_o_r_d_set[0]_MUX_1237_o11
    SLICE_X78Y76.C2            net (fanout=3)        0.915   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_r_d_set[0]_MUX_1237_o
    SLICE_X78Y76.C             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock15
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_r_a_nobp_AND_349_o
    SLICE_X78Y76.D4            net (fanout=3)        0.382   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_r_a_nobp_AND_349_o
    SLICE_X78Y76.D             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock15
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock16
    SLICE_X78Y75.D5            net (fanout=1)        0.333   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock15
    SLICE_X78Y75.D             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_step
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock17
    SLICE_X78Y75.C5            net (fanout=1)        0.220   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock16
    SLICE_X78Y75.C             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_step
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock19
    SLICE_X80Y75.C5            net (fanout=1)        0.347   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock18
    SLICE_X80Y75.C             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_wicc
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock112
    SLICE_X80Y75.D4            net (fanout=9)        0.418   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_ldlock
    SLICE_X80Y75.D             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_wicc
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_hold_pc4
    SLICE_X66Y84.B1            net (fanout=7)        1.412   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_hold_pc
    SLICE_X66Y84.B             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT114
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT1141
    SLICE_X66Y84.A4            net (fanout=3)        0.381   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT114
    SLICE_X66Y84.A             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT114
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT1211
    SLICE_X70Y83.B4            net (fanout=28)       0.627   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT121
    SLICE_X70Y83.B             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc[13]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT62
    SLICE_X70Y83.A4            net (fanout=1)        0.361   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT61
    SLICE_X70Y83.A             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc[13]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT64
    SLICE_X53Y83.B4            net (fanout=1)        0.953   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc[31]_r_x_rstate[1]_mux_858_OUT[10]
    SLICE_X53Y83.B             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/rl_waddr[0]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite132
    SLICE_X53Y83.A4            net (fanout=1)        0.343   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite131
    SLICE_X53Y83.A             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/rl_waddr[0]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite133
    RAMB18_X1Y28.ADDRARDADDR13 net (fanout=12)       1.809   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address[10]
    RAMB18_X1Y28.RDCLK         Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[3].r
                                                             leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[3].r
    -------------------------------------------------------  ---------------------------
    Total                                           14.166ns (2.444ns logic, 11.722ns route)
                                                             (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  5.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[1].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.166ns (Levels of Logic = 15)
  Clock Path Skew:      0.012ns (0.151 - 0.139)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0 to leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[1].r
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X63Y72.BQ            Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0
    SLICE_X76Y78.A5            net (fanout=152)      1.320   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0
    SLICE_X76Y78.A             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst[25]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_a_ctrl_inst151
    SLICE_X76Y75.D1            net (fanout=19)       1.184   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_ctrl_inst[22]
    SLICE_X76Y75.D             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_BPRED_MUX_1232_o
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_BPRED_MUX_1232_o<24>1
    SLICE_X76Y75.C2            net (fanout=6)        0.717   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_BPRED_MUX_1232_o
    SLICE_X76Y75.C             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_BPRED_MUX_1232_o
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_GND_77_o_r_d_set[0]_MUX_1237_o11
    SLICE_X78Y76.C2            net (fanout=3)        0.915   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_r_d_set[0]_MUX_1237_o
    SLICE_X78Y76.C             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock15
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_r_a_nobp_AND_349_o
    SLICE_X78Y76.D4            net (fanout=3)        0.382   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_r_a_nobp_AND_349_o
    SLICE_X78Y76.D             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock15
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock16
    SLICE_X78Y75.D5            net (fanout=1)        0.333   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock15
    SLICE_X78Y75.D             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_step
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock17
    SLICE_X78Y75.C5            net (fanout=1)        0.220   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock16
    SLICE_X78Y75.C             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_step
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock19
    SLICE_X80Y75.C5            net (fanout=1)        0.347   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock18
    SLICE_X80Y75.C             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_wicc
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock112
    SLICE_X80Y75.D4            net (fanout=9)        0.418   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_ldlock
    SLICE_X80Y75.D             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_wicc
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_hold_pc4
    SLICE_X66Y84.B1            net (fanout=7)        1.412   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_hold_pc
    SLICE_X66Y84.B             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT114
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT1141
    SLICE_X66Y84.A4            net (fanout=3)        0.381   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT114
    SLICE_X66Y84.A             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT114
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT1211
    SLICE_X70Y83.B4            net (fanout=28)       0.627   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT121
    SLICE_X70Y83.B             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc[13]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT62
    SLICE_X70Y83.A4            net (fanout=1)        0.361   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT61
    SLICE_X70Y83.A             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc[13]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT64
    SLICE_X53Y83.B4            net (fanout=1)        0.953   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc[31]_r_x_rstate[1]_mux_858_OUT[10]
    SLICE_X53Y83.B             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/rl_waddr[0]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite132
    SLICE_X53Y83.A4            net (fanout=1)        0.343   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite131
    SLICE_X53Y83.A             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/rl_waddr[0]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite133
    RAMB18_X1Y29.ADDRARDADDR13 net (fanout=12)       1.809   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address[10]
    RAMB18_X1Y29.CLKARDCLK     Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[1].r
                                                             leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[1].r
    -------------------------------------------------------  ---------------------------
    Total                                           14.166ns (2.444ns logic, 11.722ns route)
                                                             (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  5.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.188ns (Levels of Logic = 14)
  Clock Path Skew:      0.067ns (0.740 - 0.673)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0 to leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X63Y72.BQ             Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0
    SLICE_X76Y78.A5             net (fanout=152)      1.320   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0
    SLICE_X76Y78.A              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst[25]
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_a_ctrl_inst151
    SLICE_X76Y75.D1             net (fanout=19)       1.184   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_ctrl_inst[22]
    SLICE_X76Y75.D              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_BPRED_MUX_1232_o
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_BPRED_MUX_1232_o<24>1
    SLICE_X76Y75.C2             net (fanout=6)        0.717   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_BPRED_MUX_1232_o
    SLICE_X76Y75.C              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_BPRED_MUX_1232_o
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_GND_77_o_r_d_set[0]_MUX_1237_o11
    SLICE_X78Y76.C2             net (fanout=3)        0.915   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_r_d_set[0]_MUX_1237_o
    SLICE_X78Y76.C              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock15
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_r_a_nobp_AND_349_o
    SLICE_X78Y76.D4             net (fanout=3)        0.382   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_r_a_nobp_AND_349_o
    SLICE_X78Y76.D              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock15
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock16
    SLICE_X78Y75.D5             net (fanout=1)        0.333   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock15
    SLICE_X78Y75.D              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_step
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock17
    SLICE_X78Y75.C5             net (fanout=1)        0.220   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock16
    SLICE_X78Y75.C              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_step
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock19
    SLICE_X80Y75.C5             net (fanout=1)        0.347   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock18
    SLICE_X80Y75.C              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_wicc
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock112
    SLICE_X80Y75.D4             net (fanout=9)        0.418   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_ldlock
    SLICE_X80Y75.D              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_wicc
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_hold_pc4
    SLICE_X66Y84.B1             net (fanout=7)        1.412   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_hold_pc
    SLICE_X66Y84.B              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT114
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT1141
    SLICE_X66Y84.A4             net (fanout=3)        0.381   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT114
    SLICE_X66Y84.A              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT114
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT1211
    SLICE_X60Y86.C1             net (fanout=28)       0.933   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT121
    SLICE_X60Y86.C              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc[11]
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT905
    SLICE_X56Y78.CX             net (fanout=1)        0.683   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc[31]_r_x_rstate[1]_mux_858_OUT[9]
    SLICE_X56Y78.CMUX           Tcxc                  0.396   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_diagset_0
                                                              leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite122
    SLICE_X54Y78.A2             net (fanout=1)        0.678   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite121
    SLICE_X54Y78.A              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address[9]
                                                              leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite123
    RAMB36_X2Y15.ADDRARDADDRL12 net (fanout=12)       1.635   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address[9]
    RAMB36_X2Y15.CLKARDCLKL     Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r
                                                              leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r
    --------------------------------------------------------  ---------------------------
    Total                                            14.188ns (2.630ns logic, 11.558ns route)
                                                              (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  5.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.186ns (Levels of Logic = 14)
  Clock Path Skew:      0.067ns (0.740 - 0.673)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0 to leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X63Y72.BQ             Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0
    SLICE_X76Y78.A5             net (fanout=152)      1.320   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0
    SLICE_X76Y78.A              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst[25]
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_a_ctrl_inst151
    SLICE_X76Y75.D1             net (fanout=19)       1.184   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_ctrl_inst[22]
    SLICE_X76Y75.D              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_BPRED_MUX_1232_o
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_BPRED_MUX_1232_o<24>1
    SLICE_X76Y75.C2             net (fanout=6)        0.717   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_BPRED_MUX_1232_o
    SLICE_X76Y75.C              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_BPRED_MUX_1232_o
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_GND_77_o_r_d_set[0]_MUX_1237_o11
    SLICE_X78Y76.C2             net (fanout=3)        0.915   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_r_d_set[0]_MUX_1237_o
    SLICE_X78Y76.C              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock15
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_r_a_nobp_AND_349_o
    SLICE_X78Y76.D4             net (fanout=3)        0.382   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_r_a_nobp_AND_349_o
    SLICE_X78Y76.D              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock15
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock16
    SLICE_X78Y75.D5             net (fanout=1)        0.333   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock15
    SLICE_X78Y75.D              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_step
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock17
    SLICE_X78Y75.C5             net (fanout=1)        0.220   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock16
    SLICE_X78Y75.C              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_step
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock19
    SLICE_X80Y75.C5             net (fanout=1)        0.347   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock18
    SLICE_X80Y75.C              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_wicc
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock112
    SLICE_X80Y75.D4             net (fanout=9)        0.418   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_ldlock
    SLICE_X80Y75.D              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_wicc
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_hold_pc4
    SLICE_X66Y84.B1             net (fanout=7)        1.412   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_hold_pc
    SLICE_X66Y84.B              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT114
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT1141
    SLICE_X66Y84.A4             net (fanout=3)        0.381   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT114
    SLICE_X66Y84.A              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT114
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT1211
    SLICE_X60Y86.C1             net (fanout=28)       0.933   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT121
    SLICE_X60Y86.C              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc[11]
                                                              leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT905
    SLICE_X56Y78.CX             net (fanout=1)        0.683   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc[31]_r_x_rstate[1]_mux_858_OUT[9]
    SLICE_X56Y78.CMUX           Tcxc                  0.396   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_diagset_0
                                                              leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite122
    SLICE_X54Y78.A2             net (fanout=1)        0.678   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite121
    SLICE_X54Y78.A              Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address[9]
                                                              leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite123
    RAMB36_X2Y15.ADDRARDADDRU12 net (fanout=12)       1.633   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address[9]
    RAMB36_X2Y15.CLKARDCLKU     Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r
                                                              leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].itags0/xc2v.x0/a9.x[0].r
    --------------------------------------------------------  ---------------------------
    Total                                            14.186ns (2.630ns logic, 11.556ns route)
                                                              (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  5.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_24 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/r_ipcrc_15 (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.654ns (Levels of Logic = 9)
  Clock Path Skew:      -0.225ns (3.922 - 4.147)
  Source Clock:         eth_clk90 rising at 5.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_24 to eth0.e1/m100.u0/ethc0/r_ipcrc_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y168.AQ      Tcko                  0.379   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout[27]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_24
    SLICE_X1Y137.C2      net (fanout=10)       2.345   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout[24]
    SLICE_X1Y137.COUT    Topcyc                0.437   eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy[3]
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_lut<2>
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy<3>
    SLICE_X1Y138.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy[3]
    SLICE_X1Y138.AMUX    Tcina                 0.420   eth0.e1/m100.u0/ethc0/comb.setmz
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy<4>
    SLICE_X1Y130.B1      net (fanout=12)       0.922   eth0.e1/m100.u0/ethc0/r_seq[13]_rxo_dataout[31]_equal_490_o
    SLICE_X1Y130.B       Tilo                  0.105   eth0.e1/m100.u0/ethc0/r_applength[3]
                                                       eth0.e1/m100.u0/ethc0/Mmux_rxo_dataout[10]_GND_372_o_MUX_6902_o181
    SLICE_X0Y123.B2      net (fanout=1)        1.153   eth0.e1/m100.u0/ethc0/rxo_dataout[8]_GND_372_o_MUX_6904_o
    SLICE_X0Y123.BMUX    Tilo                  0.285   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[3]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT1
    SLICE_X0Y123.C2      net (fanout=2)        0.706   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT1
    SLICE_X0Y123.COUT    Topcyc                0.437   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[3]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_lut<0>2
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_2
    SLICE_X0Y124.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>3
    SLICE_X0Y124.COUT    Tbyp                  0.098   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[7]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_6
    SLICE_X0Y125.CIN     net (fanout=1)        0.008   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>7
    SLICE_X0Y125.COUT    Tbyp                  0.098   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[8]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_10
    SLICE_X0Y126.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>11
    SLICE_X0Y126.DMUX    Tcind                 0.412   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>15
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_14
    SLICE_X0Y128.D1      net (fanout=1)        0.777   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[15]
    SLICE_X0Y128.CLK     Tas                   0.072   eth0.e1/m100.u0/ethc0/r_ipcrc[15]
                                                       eth0.e1/m100.u0/ethc0/Mmux__n3339121
                                                       eth0.e1/m100.u0/ethc0/r_ipcrc_15
    -------------------------------------------------  ---------------------------
    Total                                      8.654ns (2.743ns logic, 5.911ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  5.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.040ns (Levels of Logic = 14)
  Clock Path Skew:      -0.045ns (1.190 - 1.235)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0 to leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X63Y72.BQ            Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0
    SLICE_X76Y78.A5            net (fanout=152)      1.320   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_set_0
    SLICE_X76Y78.A             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst[25]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_a_ctrl_inst151
    SLICE_X76Y75.D1            net (fanout=19)       1.184   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_ctrl_inst[22]
    SLICE_X76Y75.D             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_BPRED_MUX_1232_o
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_BPRED_MUX_1232_o<24>1
    SLICE_X76Y75.C2            net (fanout=6)        0.717   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_BPRED_MUX_1232_o
    SLICE_X76Y75.C             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_BPRED_MUX_1232_o
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_GND_77_o_r_d_set[0]_MUX_1237_o11
    SLICE_X78Y76.C2            net (fanout=3)        0.915   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_r_d_set[0]_MUX_1237_o
    SLICE_X78Y76.C             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock15
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_r_a_nobp_AND_349_o
    SLICE_X78Y76.D4            net (fanout=3)        0.382   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_77_o_r_a_nobp_AND_349_o
    SLICE_X78Y76.D             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock15
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock16
    SLICE_X78Y75.D5            net (fanout=1)        0.333   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock15
    SLICE_X78Y75.D             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_step
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock17
    SLICE_X78Y75.C5            net (fanout=1)        0.220   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock16
    SLICE_X78Y75.C             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_step
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock19
    SLICE_X80Y75.C5            net (fanout=1)        0.347   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock18
    SLICE_X80Y75.C             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_wicc
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock112
    SLICE_X80Y75.D4            net (fanout=9)        0.418   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_ldlock
    SLICE_X80Y75.D             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_wicc
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_hold_pc4
    SLICE_X66Y84.B1            net (fanout=7)        1.412   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_hold_pc
    SLICE_X66Y84.B             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT114
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT1141
    SLICE_X66Y84.A4            net (fanout=3)        0.381   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT114
    SLICE_X66Y84.A             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT114
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT1211
    SLICE_X60Y86.C1            net (fanout=28)       0.933   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT121
    SLICE_X60Y86.C             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc[11]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT905
    SLICE_X56Y78.CX            net (fanout=1)        0.683   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc[31]_r_x_rstate[1]_mux_858_OUT[9]
    SLICE_X56Y78.CMUX          Tcxc                  0.396   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r_diagset_0
                                                             leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite122
    SLICE_X54Y78.A2            net (fanout=1)        0.678   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite121
    SLICE_X54Y78.A             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address[9]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite123
    RAMB18_X0Y32.ADDRARDADDR12 net (fanout=12)       1.487   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address[9]
    RAMB18_X0Y32.RDCLK         Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r
                                                             leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r
    -------------------------------------------------------  ---------------------------
    Total                                           14.040ns (2.630ns logic, 11.410ns route)
                                                             (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  5.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.166ns (Levels of Logic = 11)
  Clock Path Skew:      0.087ns (1.314 - 1.227)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc to leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X51Y112.AQ           Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
    SLICE_X64Y96.C4            net (fanout=40)       1.564   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
    SLICE_X64Y96.C             Tilo                  0.105   leon3gen.dsugen.dsu0/x0/comb.vabufi_write[1]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap1
    SLICE_X72Y91.A5            net (fanout=10)       0.788   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap
    SLICE_X72Y91.A             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_annul_all
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_x_annul_all110
    SLICE_X55Y103.D2           net (fanout=23)       1.746   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_x_annul_all
    SLICE_X55Y103.D            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o1
    SLICE_X55Y103.C2           net (fanout=4)        0.717   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
    SLICE_X55Y103.C            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o34
    SLICE_X55Y101.B1           net (fanout=3)        0.686   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o
    SLICE_X55Y101.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o3
    SLICE_X55Y101.A4           net (fanout=6)        0.364   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
    SLICE_X55Y101.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_dci_nullify3
    SLICE_X50Y115.B5           net (fanout=25)       0.982   leon3gen.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X50Y115.B            Tilo                  0.105   N272
                                                             leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.D5           net (fanout=2)        0.456   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.DMUX         Tilo                  0.276   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_FSM_FFd4-In2
                                                             leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>313
    SLICE_X52Y115.C6           net (fanout=5)        0.151   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>31
    SLICE_X52Y115.C            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_FSM_FFd4-In2
                                                             leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>371
    SLICE_X53Y101.A1           net (fanout=8)        1.064   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>37
    SLICE_X53Y101.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[7]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>321_SW0
    SLICE_X53Y101.B5           net (fanout=1)        0.205   N200
    SLICE_X53Y101.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[7]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>321
    RAMB18_X1Y66.ADDRARDADDR11 net (fanout=12)       3.248   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[7]
    RAMB18_X1Y66.RDCLK         Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
                                                             leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    -------------------------------------------------------  ---------------------------
    Total                                           14.166ns (2.195ns logic, 11.971ns route)
                                                             (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  5.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_24 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/r_ipcrc_10 (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.615ns (Levels of Logic = 8)
  Clock Path Skew:      -0.223ns (3.924 - 4.147)
  Source Clock:         eth_clk90 rising at 5.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_24 to eth0.e1/m100.u0/ethc0/r_ipcrc_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y168.AQ      Tcko                  0.379   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout[27]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_24
    SLICE_X1Y137.C2      net (fanout=10)       2.345   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout[24]
    SLICE_X1Y137.COUT    Topcyc                0.437   eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy[3]
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_lut<2>
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy<3>
    SLICE_X1Y138.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy[3]
    SLICE_X1Y138.AMUX    Tcina                 0.420   eth0.e1/m100.u0/ethc0/comb.setmz
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy<4>
    SLICE_X1Y130.B1      net (fanout=12)       0.922   eth0.e1/m100.u0/ethc0/r_seq[13]_rxo_dataout[31]_equal_490_o
    SLICE_X1Y130.B       Tilo                  0.105   eth0.e1/m100.u0/ethc0/r_applength[3]
                                                       eth0.e1/m100.u0/ethc0/Mmux_rxo_dataout[10]_GND_372_o_MUX_6902_o181
    SLICE_X0Y123.B2      net (fanout=1)        1.153   eth0.e1/m100.u0/ethc0/rxo_dataout[8]_GND_372_o_MUX_6904_o
    SLICE_X0Y123.BMUX    Tilo                  0.285   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[3]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT1
    SLICE_X0Y123.C2      net (fanout=2)        0.706   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT1
    SLICE_X0Y123.COUT    Topcyc                0.437   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[3]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_lut<0>2
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_2
    SLICE_X0Y124.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>3
    SLICE_X0Y124.COUT    Tbyp                  0.098   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[7]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_6
    SLICE_X0Y125.CIN     net (fanout=1)        0.008   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>7
    SLICE_X0Y125.CMUX    Tcinc                 0.348   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[8]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_10
    SLICE_X0Y129.C1      net (fanout=1)        0.899   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[10]
    SLICE_X0Y129.CLK     Tas                   0.073   eth0.e1/m100.u0/ethc0/r_ipcrc[11]
                                                       eth0.e1/m100.u0/ethc0/Mmux__n3339171
                                                       eth0.e1/m100.u0/ethc0/r_ipcrc_10
    -------------------------------------------------  ---------------------------
    Total                                      8.615ns (2.582ns logic, 6.033ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  5.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_24 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/r_ipcrc_14 (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.609ns (Levels of Logic = 9)
  Clock Path Skew:      -0.225ns (3.922 - 4.147)
  Source Clock:         eth_clk90 rising at 5.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_24 to eth0.e1/m100.u0/ethc0/r_ipcrc_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y168.AQ      Tcko                  0.379   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout[27]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_24
    SLICE_X1Y137.C2      net (fanout=10)       2.345   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout[24]
    SLICE_X1Y137.COUT    Topcyc                0.437   eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy[3]
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_lut<2>
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy<3>
    SLICE_X1Y138.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy[3]
    SLICE_X1Y138.AMUX    Tcina                 0.420   eth0.e1/m100.u0/ethc0/comb.setmz
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy<4>
    SLICE_X1Y130.B1      net (fanout=12)       0.922   eth0.e1/m100.u0/ethc0/r_seq[13]_rxo_dataout[31]_equal_490_o
    SLICE_X1Y130.B       Tilo                  0.105   eth0.e1/m100.u0/ethc0/r_applength[3]
                                                       eth0.e1/m100.u0/ethc0/Mmux_rxo_dataout[10]_GND_372_o_MUX_6902_o181
    SLICE_X0Y123.B2      net (fanout=1)        1.153   eth0.e1/m100.u0/ethc0/rxo_dataout[8]_GND_372_o_MUX_6904_o
    SLICE_X0Y123.BMUX    Tilo                  0.285   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[3]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT1
    SLICE_X0Y123.C2      net (fanout=2)        0.706   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT1
    SLICE_X0Y123.COUT    Topcyc                0.437   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[3]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_lut<0>2
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_2
    SLICE_X0Y124.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>3
    SLICE_X0Y124.COUT    Tbyp                  0.098   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[7]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_6
    SLICE_X0Y125.CIN     net (fanout=1)        0.008   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>7
    SLICE_X0Y125.COUT    Tbyp                  0.098   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[8]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_10
    SLICE_X0Y126.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>11
    SLICE_X0Y126.CMUX    Tcinc                 0.348   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>15
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_14
    SLICE_X0Y128.C1      net (fanout=1)        0.795   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[14]
    SLICE_X0Y128.CLK     Tas                   0.073   eth0.e1/m100.u0/ethc0/r_ipcrc[15]
                                                       eth0.e1/m100.u0/ethc0/Mmux__n3339131
                                                       eth0.e1/m100.u0/ethc0/r_ipcrc_14
    -------------------------------------------------  ---------------------------
    Total                                      8.609ns (2.680ns logic, 5.929ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  5.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/rp_error_0 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.051ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (1.435 - 1.445)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/rp_error_0 to leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X78Y85.AQ           Tcko                  0.433   leon3gen.cpu[0].u0/leon3x0/p0/iu/rp_error[0]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/rp_error_0
    SLICE_X72Y91.B5           net (fanout=5)        0.678   leon3gen.cpu[0].u0/leon3x0/p0/iu/rp_error[0]
    SLICE_X72Y91.BMUX         Tilo                  0.278   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_annul_all
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/rp_error_dbgi_halt_OR_161_o1
    SLICE_X72Y91.A1           net (fanout=8)        0.622   leon3gen.cpu[0].u0/leon3x0/p0/iu/rp_error_dbgi_halt_OR_161_o
    SLICE_X72Y91.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_annul_all
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_x_annul_all110
    SLICE_X55Y103.D2          net (fanout=23)       1.746   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_x_annul_all
    SLICE_X55Y103.D           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o1
    SLICE_X55Y103.C2          net (fanout=4)        0.717   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
    SLICE_X55Y103.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o34
    SLICE_X55Y101.B1          net (fanout=3)        0.686   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o
    SLICE_X55Y101.B           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o3
    SLICE_X55Y101.A4          net (fanout=6)        0.364   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
    SLICE_X55Y101.A           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_dci_nullify3
    SLICE_X50Y115.B5          net (fanout=25)       0.982   leon3gen.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X50Y115.B           Tilo                  0.105   N272
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.D5          net (fanout=2)        0.456   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.DMUX        Tilo                  0.276   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_FSM_FFd4-In2
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>313
    SLICE_X52Y114.C2          net (fanout=5)        0.693   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>31
    SLICE_X52Y114.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_icenable
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>381
    SLICE_X55Y98.B2           net (fanout=8)        1.235   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>38
    SLICE_X55Y98.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[6]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>36
    RAMB18_X1Y66.ADDRARDADDR6 net (fanout=12)       3.555   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[2]
    RAMB18_X1Y66.RDCLK        Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
                                                            leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    ------------------------------------------------------  ---------------------------
    Total                                          14.051ns (2.317ns logic, 11.734ns route)
                                                            (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  5.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/r_ipcrc_15 (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.603ns (Levels of Logic = 8)
  Clock Path Skew:      -0.229ns (3.922 - 4.151)
  Source Clock:         eth_clk90 rising at 5.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29 to eth0.e1/m100.u0/ethc0/r_ipcrc_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y164.BQ      Tcko                  0.433   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout[31]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout_29
    SLICE_X1Y137.D1      net (fanout=10)       2.509   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_dataout[29]
    SLICE_X1Y137.COUT    Topcyd                0.437   eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy[3]
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_lut<3>
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy<3>
    SLICE_X1Y138.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy[3]
    SLICE_X1Y138.AMUX    Tcina                 0.420   eth0.e1/m100.u0/ethc0/comb.setmz
                                                       eth0.e1/m100.u0/ethc0/Mcompar_r_seq[13]_rxo_dataout[31]_equal_490_o_cy<4>
    SLICE_X1Y130.D4      net (fanout=12)       0.721   eth0.e1/m100.u0/ethc0/r_seq[13]_rxo_dataout[31]_equal_490_o
    SLICE_X1Y130.DMUX    Tilo                  0.293   eth0.e1/m100.u0/ethc0/r_applength[3]
                                                       eth0.e1/m100.u0/ethc0/Mmux_rxo_dataout[10]_GND_372_o_MUX_6902_o111
    SLICE_X0Y124.A1      net (fanout=2)        1.205   eth0.e1/m100.u0/ethc0/rxo_dataout[11]_GND_372_o_MUX_6901_o
    SLICE_X0Y124.AMUX    Tilo                  0.281   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[7]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT4
    SLICE_X0Y124.B5      net (fanout=2)        0.375   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT4
    SLICE_X0Y124.COUT    Topcyb                0.562   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[7]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_lut<0>5
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_6
    SLICE_X0Y125.CIN     net (fanout=1)        0.008   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>7
    SLICE_X0Y125.COUT    Tbyp                  0.098   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[8]
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_10
    SLICE_X0Y126.CIN     net (fanout=1)        0.000   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>11
    SLICE_X0Y126.DMUX    Tcind                 0.412   eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>15
                                                       eth0.e1/m100.u0/ethc0/Madd_GND_372_o_r_ipcrc[17]_add_491_OUT_cy<0>_14
    SLICE_X0Y128.D1      net (fanout=1)        0.777   eth0.e1/m100.u0/ethc0/GND_372_o_r_ipcrc[17]_add_491_OUT[15]
    SLICE_X0Y128.CLK     Tas                   0.072   eth0.e1/m100.u0/ethc0/r_ipcrc[15]
                                                       eth0.e1/m100.u0/ethc0/Mmux__n3339121
                                                       eth0.e1/m100.u0/ethc0/r_ipcrc_15
    -------------------------------------------------  ---------------------------
    Total                                      8.603ns (3.008ns logic, 5.595ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  5.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/rst (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.137ns (Levels of Logic = 9)
  Clock Path Skew:      0.082ns (1.435 - 1.353)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/rst to leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X59Y74.AQ           Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/rst
                                                            leon3gen.cpu[0].u0/leon3x0/rst
    SLICE_X72Y91.A3           net (fanout=82)       1.718   leon3gen.cpu[0].u0/leon3x0/rst
    SLICE_X72Y91.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_annul_all
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_x_annul_all110
    SLICE_X55Y103.D2          net (fanout=23)       1.746   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_x_annul_all
    SLICE_X55Y103.D           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o1
    SLICE_X55Y103.C2          net (fanout=4)        0.717   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
    SLICE_X55Y103.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o34
    SLICE_X55Y101.B1          net (fanout=3)        0.686   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o
    SLICE_X55Y101.B           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o3
    SLICE_X55Y101.A4          net (fanout=6)        0.364   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
    SLICE_X55Y101.A           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_dci_nullify3
    SLICE_X50Y115.B5          net (fanout=25)       0.982   leon3gen.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X50Y115.B           Tilo                  0.105   N272
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.D5          net (fanout=2)        0.456   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.DMUX        Tilo                  0.276   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_FSM_FFd4-In2
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>313
    SLICE_X52Y114.C2          net (fanout=5)        0.693   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>31
    SLICE_X52Y114.C           Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_icenable
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>381
    SLICE_X55Y98.B2           net (fanout=8)        1.235   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>38
    SLICE_X55Y98.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[6]
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>36
    RAMB18_X1Y66.ADDRARDADDR6 net (fanout=12)       3.555   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[2]
    RAMB18_X1Y66.RDCLK        Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
                                                            leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    ------------------------------------------------------  ---------------------------
    Total                                          14.137ns (1.985ns logic, 12.152ns route)
                                                            (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack:                  5.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.135ns (Levels of Logic = 10)
  Clock Path Skew:      0.087ns (1.314 - 1.227)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc to leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X51Y112.AQ           Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
    SLICE_X64Y96.C4            net (fanout=40)       1.564   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
    SLICE_X64Y96.C             Tilo                  0.105   leon3gen.dsugen.dsu0/x0/comb.vabufi_write[1]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap1
    SLICE_X72Y91.A5            net (fanout=10)       0.788   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap
    SLICE_X72Y91.A             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_annul_all
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_x_annul_all110
    SLICE_X55Y103.D2           net (fanout=23)       1.746   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_x_annul_all
    SLICE_X55Y103.D            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o1
    SLICE_X55Y103.C2           net (fanout=4)        0.717   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
    SLICE_X55Y103.C            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o34
    SLICE_X55Y101.B1           net (fanout=3)        0.686   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o
    SLICE_X55Y101.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o3
    SLICE_X55Y101.A4           net (fanout=6)        0.364   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
    SLICE_X55Y101.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_dci_nullify3
    SLICE_X50Y115.B5           net (fanout=25)       0.982   leon3gen.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X50Y115.B            Tilo                  0.105   N272
                                                             leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.D5           net (fanout=2)        0.456   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.DMUX         Tilo                  0.276   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_FSM_FFd4-In2
                                                             leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>313
    SLICE_X52Y114.C2           net (fanout=5)        0.693   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>31
    SLICE_X52Y114.C            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_icenable
                                                             leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>381
    SLICE_X56Y98.D1            net (fanout=8)        1.385   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>38
    SLICE_X56Y98.D             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[8]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>3
    RAMB18_X1Y66.ADDRARDADDR12 net (fanout=12)       2.664   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[8]
    RAMB18_X1Y66.RDCLK         Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
                                                             leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    -------------------------------------------------------  ---------------------------
    Total                                           14.135ns (2.090ns logic, 12.045ns route)
                                                             (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  5.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.127ns (Levels of Logic = 11)
  Clock Path Skew:      0.087ns (1.314 - 1.227)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc to leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X51Y112.AQ           Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
    SLICE_X64Y96.C4            net (fanout=40)       1.564   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_mexc
    SLICE_X64Y96.C             Tilo                  0.105   leon3gen.dsugen.dsu0/x0/comb.vabufi_write[1]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap1
    SLICE_X72Y91.A5            net (fanout=10)       0.788   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.xc_trap
    SLICE_X72Y91.A             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_annul_all
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_x_annul_all110
    SLICE_X55Y103.D2           net (fanout=23)       1.746   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_x_annul_all
    SLICE_X55Y103.D            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o1
    SLICE_X55Y103.C2           net (fanout=4)        0.717   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
    SLICE_X55Y103.C            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_r_x_rstate[1]_OR_164_o
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o34
    SLICE_X55Y101.B1           net (fanout=3)        0.686   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_trap_r_m_ctrl_inst[31]_MUX_709_o
    SLICE_X55Y101.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o3
    SLICE_X55Y101.A4           net (fanout=6)        0.364   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
    SLICE_X55Y101.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_m_ctrl_annul_GND_77_o_AND_213_o
                                                             leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_dci_nullify3
    SLICE_X50Y115.B5           net (fanout=25)       0.982   leon3gen.cpu[0].u0/leon3x0/p0/dci_nullify
    SLICE_X50Y115.B            Tilo                  0.105   N272
                                                             leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.D5           net (fanout=2)        0.456   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>311
    SLICE_X52Y115.DMUX         Tilo                  0.276   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_FSM_FFd4-In2
                                                             leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>313
    SLICE_X52Y115.C6           net (fanout=5)        0.151   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>31
    SLICE_X52Y115.C            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_FSM_FFd4-In2
                                                             leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>371
    SLICE_X55Y98.C5            net (fanout=8)        1.014   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>37
    SLICE_X55Y98.C             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[6]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>318_SW0
    SLICE_X55Y98.D4            net (fanout=1)        0.346   N202
    SLICE_X55Y98.D             Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[6]
                                                             leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.taddr<10>318
    RAMB18_X1Y66.ADDRARDADDR10 net (fanout=12)       3.118   leon3gen.cpu[0].u0/leon3x0/crami_dcramin_address[6]
    RAMB18_X1Y66.RDCLK         Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
                                                             leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r
    -------------------------------------------------------  ---------------------------
    Total                                           14.127ns (2.195ns logic, 11.932ns route)
                                                             (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkgen0_xc7l_v_clk_nobuf = PERIOD TIMEGRP "clkgen0_xc7l_v_clk_nobuf"
        TS_sys_clk_pin * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[17]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd3_RAMA/CLK
  Location pin: SLICE_X8Y139.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[17]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd3_RAMA/CLK
  Location pin: SLICE_X8Y139.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[17]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1/CLK
  Location pin: SLICE_X8Y139.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[17]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1/CLK
  Location pin: SLICE_X8Y139.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[17]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd3_RAMB/CLK
  Location pin: SLICE_X8Y139.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[17]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd3_RAMB/CLK
  Location pin: SLICE_X8Y139.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[17]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1/CLK
  Location pin: SLICE_X8Y139.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[17]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1/CLK
  Location pin: SLICE_X8Y139.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[17]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd3_RAMC/CLK
  Location pin: SLICE_X8Y139.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[17]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd3_RAMC/CLK
  Location pin: SLICE_X8Y139.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[17]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1/CLK
  Location pin: SLICE_X8Y139.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[17]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1/CLK
  Location pin: SLICE_X8Y139.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[17]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd3_RAMD/CLK
  Location pin: SLICE_X8Y139.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[17]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd3_RAMD/CLK
  Location pin: SLICE_X8Y139.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[17]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd3_RAMD_D1/CLK
  Location pin: SLICE_X8Y139.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[17]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd3_RAMD_D1/CLK
  Location pin: SLICE_X8Y139.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[23]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd4_RAMA/CLK
  Location pin: SLICE_X12Y126.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[23]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd4_RAMA/CLK
  Location pin: SLICE_X12Y126.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[23]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd4_RAMA_D1/CLK
  Location pin: SLICE_X12Y126.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[23]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd4_RAMA_D1/CLK
  Location pin: SLICE_X12Y126.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[23]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd4_RAMB/CLK
  Location pin: SLICE_X12Y126.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[23]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd4_RAMB/CLK
  Location pin: SLICE_X12Y126.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[23]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd4_RAMB_D1/CLK
  Location pin: SLICE_X12Y126.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[23]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd4_RAMB_D1/CLK
  Location pin: SLICE_X12Y126.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[23]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd4_RAMC/CLK
  Location pin: SLICE_X12Y126.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[23]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd4_RAMC/CLK
  Location pin: SLICE_X12Y126.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[23]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1/CLK
  Location pin: SLICE_X12Y126.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[23]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1/CLK
  Location pin: SLICE_X12Y126.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[23]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd4_RAMD/CLK
  Location pin: SLICE_X12Y126.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.740ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.130ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/q[23]/CLK
  Logical resource: eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/Mram_rfd4_RAMD/CLK
  Location pin: SLICE_X12Y126.CLK
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_clk90_nobuf = PERIOD TIMEGRP "eth_clk90_nobuf" 
TS_sys_clk_pin * 0.5         PHASE 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10580 paths analyzed, 1740 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.844ns.
--------------------------------------------------------------------------------
Slack:                  0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_8 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.126ns (Levels of Logic = 4)
  Clock Path Skew:      -0.275ns (3.834 - 4.109)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_8 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y146.BQ     Tcko                  0.433   eth0.e1/m100.u0/ethc0/r_txlength[9]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_8
    SLICE_X34Y160.A2     net (fanout=8)        1.043   eth0.e1/m100.u0/ethc0/r_txlength[8]
    SLICE_X34Y160.A      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_byte_count[10]_GND_373_o_add_54_OUT[8]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o113
    SLICE_X34Y161.B3     net (fanout=6)        0.558   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o112
    SLICE_X34Y161.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o116_SW1
    SLICE_X28Y165.B4     net (fanout=1)        0.631   N960
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y165.A1     net (fanout=34)       1.071   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y165.CLK    Tas                   0.075   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[14]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_11_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_11
    -------------------------------------------------  ---------------------------
    Total                                      4.126ns (0.823ns logic, 3.303ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_8 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.117ns (Levels of Logic = 4)
  Clock Path Skew:      -0.275ns (3.834 - 4.109)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_8 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y146.BQ     Tcko                  0.433   eth0.e1/m100.u0/ethc0/r_txlength[9]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_8
    SLICE_X34Y160.A2     net (fanout=8)        1.043   eth0.e1/m100.u0/ethc0/r_txlength[8]
    SLICE_X34Y160.A      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_byte_count[10]_GND_373_o_add_54_OUT[8]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o113
    SLICE_X34Y161.B3     net (fanout=6)        0.558   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o112
    SLICE_X34Y161.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o116_SW1
    SLICE_X28Y165.B4     net (fanout=1)        0.631   N960
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y165.B1     net (fanout=34)       1.064   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y165.CLK    Tas                   0.073   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[14]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_12_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_12
    -------------------------------------------------  ---------------------------
    Total                                      4.117ns (0.821ns logic, 3.296ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_8 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.117ns (Levels of Logic = 4)
  Clock Path Skew:      -0.275ns (3.834 - 4.109)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_8 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y146.BQ     Tcko                  0.433   eth0.e1/m100.u0/ethc0/r_txlength[9]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_8
    SLICE_X34Y160.A2     net (fanout=8)        1.043   eth0.e1/m100.u0/ethc0/r_txlength[8]
    SLICE_X34Y160.A      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_byte_count[10]_GND_373_o_add_54_OUT[8]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o113
    SLICE_X34Y161.B3     net (fanout=6)        0.558   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o112
    SLICE_X34Y161.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o116_SW1
    SLICE_X28Y165.B4     net (fanout=1)        0.631   N960
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y165.C2     net (fanout=34)       1.064   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y165.CLK    Tas                   0.073   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[14]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_13_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_13
    -------------------------------------------------  ---------------------------
    Total                                      4.117ns (0.821ns logic, 3.296ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_8 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.113ns (Levels of Logic = 4)
  Clock Path Skew:      -0.275ns (3.834 - 4.109)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_8 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y146.BQ     Tcko                  0.433   eth0.e1/m100.u0/ethc0/r_txlength[9]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_8
    SLICE_X34Y160.A2     net (fanout=8)        1.043   eth0.e1/m100.u0/ethc0/r_txlength[8]
    SLICE_X34Y160.A      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_byte_count[10]_GND_373_o_add_54_OUT[8]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o113
    SLICE_X34Y161.B3     net (fanout=6)        0.558   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o112
    SLICE_X34Y161.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o116_SW1
    SLICE_X28Y165.B4     net (fanout=1)        0.631   N960
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y165.D2     net (fanout=34)       1.061   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y165.CLK    Tas                   0.072   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[14]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_14_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_14
    -------------------------------------------------  ---------------------------
    Total                                      4.113ns (0.820ns logic, 3.293ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_8 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.106ns (Levels of Logic = 4)
  Clock Path Skew:      -0.276ns (3.833 - 4.109)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_8 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y146.BQ     Tcko                  0.433   eth0.e1/m100.u0/ethc0/r_txlength[9]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_8
    SLICE_X34Y160.A2     net (fanout=8)        1.043   eth0.e1/m100.u0/ethc0/r_txlength[8]
    SLICE_X34Y160.A      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_byte_count[10]_GND_373_o_add_54_OUT[8]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o113
    SLICE_X34Y161.B3     net (fanout=6)        0.558   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o112
    SLICE_X34Y161.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o116_SW1
    SLICE_X28Y165.B4     net (fanout=1)        0.631   N960
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X23Y167.D2     net (fanout=34)       1.054   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X23Y167.CLK    Tas                   0.072   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[30]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_30_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_30
    -------------------------------------------------  ---------------------------
    Total                                      4.106ns (0.820ns logic, 3.286ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_4 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.106ns (Levels of Logic = 4)
  Clock Path Skew:      -0.274ns (3.834 - 4.108)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_4 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y139.CQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[4]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_4
    SLICE_X34Y161.A1     net (fanout=10)       1.390   eth0.e1/m100.u0/ethc0/r_txlength[4]
    SLICE_X34Y161.A      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o115
    SLICE_X34Y161.B5     net (fanout=6)        0.245   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o114
    SLICE_X34Y161.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o116_SW1
    SLICE_X28Y165.B4     net (fanout=1)        0.631   N960
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y165.A1     net (fanout=34)       1.071   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y165.CLK    Tas                   0.075   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[14]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_11_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_11
    -------------------------------------------------  ---------------------------
    Total                                      4.106ns (0.769ns logic, 3.337ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_4 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.097ns (Levels of Logic = 4)
  Clock Path Skew:      -0.274ns (3.834 - 4.108)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_4 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y139.CQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[4]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_4
    SLICE_X34Y161.A1     net (fanout=10)       1.390   eth0.e1/m100.u0/ethc0/r_txlength[4]
    SLICE_X34Y161.A      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o115
    SLICE_X34Y161.B5     net (fanout=6)        0.245   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o114
    SLICE_X34Y161.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o116_SW1
    SLICE_X28Y165.B4     net (fanout=1)        0.631   N960
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y165.B1     net (fanout=34)       1.064   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y165.CLK    Tas                   0.073   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[14]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_12_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_12
    -------------------------------------------------  ---------------------------
    Total                                      4.097ns (0.767ns logic, 3.330ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_4 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.097ns (Levels of Logic = 4)
  Clock Path Skew:      -0.274ns (3.834 - 4.108)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_4 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y139.CQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[4]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_4
    SLICE_X34Y161.A1     net (fanout=10)       1.390   eth0.e1/m100.u0/ethc0/r_txlength[4]
    SLICE_X34Y161.A      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o115
    SLICE_X34Y161.B5     net (fanout=6)        0.245   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o114
    SLICE_X34Y161.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o116_SW1
    SLICE_X28Y165.B4     net (fanout=1)        0.631   N960
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y165.C2     net (fanout=34)       1.064   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y165.CLK    Tas                   0.073   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[14]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_13_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_13
    -------------------------------------------------  ---------------------------
    Total                                      4.097ns (0.767ns logic, 3.330ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_4 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 4)
  Clock Path Skew:      -0.274ns (3.834 - 4.108)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_4 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y139.CQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[4]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_4
    SLICE_X34Y161.A1     net (fanout=10)       1.390   eth0.e1/m100.u0/ethc0/r_txlength[4]
    SLICE_X34Y161.A      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o115
    SLICE_X34Y161.B5     net (fanout=6)        0.245   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o114
    SLICE_X34Y161.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o116_SW1
    SLICE_X28Y165.B4     net (fanout=1)        0.631   N960
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y165.D2     net (fanout=34)       1.061   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y165.CLK    Tas                   0.072   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[14]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_14_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_14
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (0.766ns logic, 3.327ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_4 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.086ns (Levels of Logic = 4)
  Clock Path Skew:      -0.275ns (3.833 - 4.108)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_4 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y139.CQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[4]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_4
    SLICE_X34Y161.A1     net (fanout=10)       1.390   eth0.e1/m100.u0/ethc0/r_txlength[4]
    SLICE_X34Y161.A      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o115
    SLICE_X34Y161.B5     net (fanout=6)        0.245   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o114
    SLICE_X34Y161.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o116_SW1
    SLICE_X28Y165.B4     net (fanout=1)        0.631   N960
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X23Y167.D2     net (fanout=34)       1.054   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X23Y167.CLK    Tas                   0.072   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[30]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_30_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_30
    -------------------------------------------------  ---------------------------
    Total                                      4.086ns (0.766ns logic, 3.320ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.070ns (Levels of Logic = 3)
  Clock Path Skew:      -0.276ns (3.834 - 4.110)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_1 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y142.CQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[2]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_1
    SLICE_X37Y156.D2     net (fanout=7)        1.180   eth0.e1/m100.u0/ethc0/r_txlength[1]
    SLICE_X37Y156.D      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o112
    SLICE_X28Y165.B1     net (fanout=5)        1.155   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y165.A1     net (fanout=34)       1.071   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y165.CLK    Tas                   0.075   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[14]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_11_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_11
    -------------------------------------------------  ---------------------------
    Total                                      4.070ns (0.664ns logic, 3.406ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_8 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.067ns (Levels of Logic = 4)
  Clock Path Skew:      -0.274ns (3.835 - 4.109)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_8 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y146.BQ     Tcko                  0.433   eth0.e1/m100.u0/ethc0/r_txlength[9]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_8
    SLICE_X34Y160.A2     net (fanout=8)        1.043   eth0.e1/m100.u0/ethc0/r_txlength[8]
    SLICE_X34Y160.A      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_byte_count[10]_GND_373_o_add_54_OUT[8]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o113
    SLICE_X34Y161.B3     net (fanout=6)        0.558   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o112
    SLICE_X34Y161.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o116_SW1
    SLICE_X28Y165.B4     net (fanout=1)        0.631   N960
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X18Y165.B4     net (fanout=34)       1.014   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X18Y165.CLK    Tas                   0.073   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_8_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_8
    -------------------------------------------------  ---------------------------
    Total                                      4.067ns (0.821ns logic, 3.246ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.061ns (Levels of Logic = 3)
  Clock Path Skew:      -0.276ns (3.834 - 4.110)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_1 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y142.CQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[2]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_1
    SLICE_X37Y156.D2     net (fanout=7)        1.180   eth0.e1/m100.u0/ethc0/r_txlength[1]
    SLICE_X37Y156.D      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o112
    SLICE_X28Y165.B1     net (fanout=5)        1.155   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y165.B1     net (fanout=34)       1.064   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y165.CLK    Tas                   0.073   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[14]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_12_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_12
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (0.662ns logic, 3.399ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.061ns (Levels of Logic = 3)
  Clock Path Skew:      -0.276ns (3.834 - 4.110)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_1 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y142.CQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[2]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_1
    SLICE_X37Y156.D2     net (fanout=7)        1.180   eth0.e1/m100.u0/ethc0/r_txlength[1]
    SLICE_X37Y156.D      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o112
    SLICE_X28Y165.B1     net (fanout=5)        1.155   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y165.C2     net (fanout=34)       1.064   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y165.CLK    Tas                   0.073   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[14]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_13_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_13
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (0.662ns logic, 3.399ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.057ns (Levels of Logic = 3)
  Clock Path Skew:      -0.276ns (3.834 - 4.110)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_1 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y142.CQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[2]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_1
    SLICE_X37Y156.D2     net (fanout=7)        1.180   eth0.e1/m100.u0/ethc0/r_txlength[1]
    SLICE_X37Y156.D      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o112
    SLICE_X28Y165.B1     net (fanout=5)        1.155   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y165.D2     net (fanout=34)       1.061   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y165.CLK    Tas                   0.072   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[14]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_14_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_14
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (0.661ns logic, 3.396ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.050ns (Levels of Logic = 3)
  Clock Path Skew:      -0.277ns (3.833 - 4.110)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_1 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y142.CQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[2]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_1
    SLICE_X37Y156.D2     net (fanout=7)        1.180   eth0.e1/m100.u0/ethc0/r_txlength[1]
    SLICE_X37Y156.D      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o112
    SLICE_X28Y165.B1     net (fanout=5)        1.155   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X23Y167.D2     net (fanout=34)       1.054   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X23Y167.CLK    Tas                   0.072   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[30]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_30_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_30
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (0.661ns logic, 3.389ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_8 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.049ns (Levels of Logic = 4)
  Clock Path Skew:      -0.275ns (3.834 - 4.109)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_8 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y146.BQ     Tcko                  0.433   eth0.e1/m100.u0/ethc0/r_txlength[9]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_8
    SLICE_X34Y160.A2     net (fanout=8)        1.043   eth0.e1/m100.u0/ethc0/r_txlength[8]
    SLICE_X34Y160.A      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_byte_count[10]_GND_373_o_add_54_OUT[8]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o113
    SLICE_X34Y161.B3     net (fanout=6)        0.558   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o112
    SLICE_X34Y161.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o116_SW1
    SLICE_X28Y165.B4     net (fanout=1)        0.631   N960
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y166.B4     net (fanout=34)       0.996   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y166.CLK    Tas                   0.073   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[18]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_16_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_16
    -------------------------------------------------  ---------------------------
    Total                                      4.049ns (0.821ns logic, 3.228ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_8 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.048ns (Levels of Logic = 4)
  Clock Path Skew:      -0.275ns (3.834 - 4.109)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_8 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y146.BQ     Tcko                  0.433   eth0.e1/m100.u0/ethc0/r_txlength[9]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_8
    SLICE_X34Y160.A2     net (fanout=8)        1.043   eth0.e1/m100.u0/ethc0/r_txlength[8]
    SLICE_X34Y160.A      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_byte_count[10]_GND_373_o_add_54_OUT[8]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o113
    SLICE_X34Y161.B3     net (fanout=6)        0.558   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o112
    SLICE_X34Y161.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o116_SW1
    SLICE_X28Y165.B4     net (fanout=1)        0.631   N960
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y166.D4     net (fanout=34)       0.996   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y166.CLK    Tas                   0.072   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[18]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_18_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_18
    -------------------------------------------------  ---------------------------
    Total                                      4.048ns (0.820ns logic, 3.228ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  0.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_4 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.047ns (Levels of Logic = 4)
  Clock Path Skew:      -0.273ns (3.835 - 4.108)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_4 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y139.CQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[4]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_4
    SLICE_X34Y161.A1     net (fanout=10)       1.390   eth0.e1/m100.u0/ethc0/r_txlength[4]
    SLICE_X34Y161.A      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o115
    SLICE_X34Y161.B5     net (fanout=6)        0.245   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o114
    SLICE_X34Y161.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o116_SW1
    SLICE_X28Y165.B4     net (fanout=1)        0.631   N960
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X18Y165.B4     net (fanout=34)       1.014   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X18Y165.CLK    Tas                   0.073   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_8_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_8
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (0.767ns logic, 3.280ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_2 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.030ns (Levels of Logic = 3)
  Clock Path Skew:      -0.276ns (3.834 - 4.110)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_2 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y142.DQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[2]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_2
    SLICE_X37Y156.D4     net (fanout=12)       1.140   eth0.e1/m100.u0/ethc0/r_txlength[2]
    SLICE_X37Y156.D      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o112
    SLICE_X28Y165.B1     net (fanout=5)        1.155   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y165.A1     net (fanout=34)       1.071   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y165.CLK    Tas                   0.075   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[14]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_11_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_11
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (0.664ns logic, 3.366ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_4 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.029ns (Levels of Logic = 4)
  Clock Path Skew:      -0.274ns (3.834 - 4.108)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_4 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y139.CQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[4]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_4
    SLICE_X34Y161.A1     net (fanout=10)       1.390   eth0.e1/m100.u0/ethc0/r_txlength[4]
    SLICE_X34Y161.A      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o115
    SLICE_X34Y161.B5     net (fanout=6)        0.245   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o114
    SLICE_X34Y161.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o116_SW1
    SLICE_X28Y165.B4     net (fanout=1)        0.631   N960
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y166.B4     net (fanout=34)       0.996   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y166.CLK    Tas                   0.073   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[18]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_16_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_16
    -------------------------------------------------  ---------------------------
    Total                                      4.029ns (0.767ns logic, 3.262ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_4 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.028ns (Levels of Logic = 4)
  Clock Path Skew:      -0.274ns (3.834 - 4.108)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_4 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y139.CQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[4]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_4
    SLICE_X34Y161.A1     net (fanout=10)       1.390   eth0.e1/m100.u0/ethc0/r_txlength[4]
    SLICE_X34Y161.A      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o115
    SLICE_X34Y161.B5     net (fanout=6)        0.245   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o114
    SLICE_X34Y161.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd3-In221
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o116_SW1
    SLICE_X28Y165.B4     net (fanout=1)        0.631   N960
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y166.D4     net (fanout=34)       0.996   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y166.CLK    Tas                   0.072   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[18]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_18_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_18
    -------------------------------------------------  ---------------------------
    Total                                      4.028ns (0.766ns logic, 3.262ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_3 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_cnt_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.017ns (Levels of Logic = 3)
  Clock Path Skew:      -0.282ns (3.826 - 4.108)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_3 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y139.AQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[4]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_3
    SLICE_X36Y156.D3     net (fanout=11)       1.174   eth0.e1/m100.u0/ethc0/r_txlength[3]
    SLICE_X36Y156.CMUX   Topdc                 0.449   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111_F
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
    SLICE_X34Y165.A1     net (fanout=5)        1.047   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o11
    SLICE_X34Y165.A      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd4
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/_n0919_inv113
    SLICE_X34Y168.D1     net (fanout=5)        0.832   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/_n0919_inv11
    SLICE_X34Y168.CLK    Tas                   0.031   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_cnt[3]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_cnt_3_rstpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (0.964ns logic, 3.053ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_2 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.021ns (Levels of Logic = 3)
  Clock Path Skew:      -0.276ns (3.834 - 4.110)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_2 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y142.DQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[2]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_2
    SLICE_X37Y156.D4     net (fanout=12)       1.140   eth0.e1/m100.u0/ethc0/r_txlength[2]
    SLICE_X37Y156.D      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o112
    SLICE_X28Y165.B1     net (fanout=5)        1.155   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y165.C2     net (fanout=34)       1.064   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y165.CLK    Tas                   0.073   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[14]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_13_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_13
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (0.662ns logic, 3.359ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_2 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.021ns (Levels of Logic = 3)
  Clock Path Skew:      -0.276ns (3.834 - 4.110)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_2 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y142.DQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[2]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_2
    SLICE_X37Y156.D4     net (fanout=12)       1.140   eth0.e1/m100.u0/ethc0/r_txlength[2]
    SLICE_X37Y156.D      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o112
    SLICE_X28Y165.B1     net (fanout=5)        1.155   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y165.B1     net (fanout=34)       1.064   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y165.CLK    Tas                   0.073   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[14]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_12_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_12
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (0.662ns logic, 3.359ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  0.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_2 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.017ns (Levels of Logic = 3)
  Clock Path Skew:      -0.276ns (3.834 - 4.110)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_2 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y142.DQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[2]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_2
    SLICE_X37Y156.D4     net (fanout=12)       1.140   eth0.e1/m100.u0/ethc0/r_txlength[2]
    SLICE_X37Y156.D      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o112
    SLICE_X28Y165.B1     net (fanout=5)        1.155   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y165.D2     net (fanout=34)       1.061   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y165.CLK    Tas                   0.072   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[14]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_14_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_14
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (0.661ns logic, 3.356ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  0.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_2 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.010ns (Levels of Logic = 3)
  Clock Path Skew:      -0.277ns (3.833 - 4.110)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_2 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y142.DQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[2]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_2
    SLICE_X37Y156.D4     net (fanout=12)       1.140   eth0.e1/m100.u0/ethc0/r_txlength[2]
    SLICE_X37Y156.D      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o112
    SLICE_X28Y165.B1     net (fanout=5)        1.155   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X23Y167.D2     net (fanout=34)       1.054   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X23Y167.CLK    Tas                   0.072   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[30]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_30_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_30
    -------------------------------------------------  ---------------------------
    Total                                      4.010ns (0.661ns logic, 3.349ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  0.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.011ns (Levels of Logic = 3)
  Clock Path Skew:      -0.275ns (3.835 - 4.110)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_1 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y142.CQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[2]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_1
    SLICE_X37Y156.D2     net (fanout=7)        1.180   eth0.e1/m100.u0/ethc0/r_txlength[1]
    SLICE_X37Y156.D      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o112
    SLICE_X28Y165.B1     net (fanout=5)        1.155   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X18Y165.B4     net (fanout=34)       1.014   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X18Y165.CLK    Tas                   0.073   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_8_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_8
    -------------------------------------------------  ---------------------------
    Total                                      4.011ns (0.662ns logic, 3.349ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  0.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_3 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_cnt_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.003ns (Levels of Logic = 3)
  Clock Path Skew:      -0.282ns (3.826 - 4.108)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_3 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y139.AQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[4]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_3
    SLICE_X36Y156.D3     net (fanout=11)       1.174   eth0.e1/m100.u0/ethc0/r_txlength[3]
    SLICE_X36Y156.CMUX   Topdc                 0.449   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111_F
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
    SLICE_X34Y165.A1     net (fanout=5)        1.047   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o11
    SLICE_X34Y165.A      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd4
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/_n0919_inv113
    SLICE_X34Y168.C1     net (fanout=5)        0.818   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/_n0919_inv11
    SLICE_X34Y168.CLK    Tas                   0.031   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_cnt[3]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_cnt_2_rstpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      4.003ns (0.964ns logic, 3.039ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  0.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.993ns (Levels of Logic = 3)
  Clock Path Skew:      -0.276ns (3.834 - 4.110)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_1 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y142.CQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength[2]
                                                       eth0.e1/m100.u0/ethc0/r_txlength_1
    SLICE_X37Y156.D2     net (fanout=7)        1.180   eth0.e1/m100.u0/ethc0/r_txlength[1]
    SLICE_X37Y156.D      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o112
    SLICE_X28Y165.B1     net (fanout=5)        1.155   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_131_o_MUX_7089_o111
    SLICE_X28Y165.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In61
    SLICE_X20Y166.B4     net (fanout=34)       0.996   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state_FSM_FFd1-In6
    SLICE_X20Y166.CLK    Tas                   0.073   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data[18]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_16_dpot
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_data_16
    -------------------------------------------------  ---------------------------
    Total                                      3.993ns (0.662ns logic, 3.331ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_clk90_nobuf = PERIOD TIMEGRP "eth_clk90_nobuf" TS_sys_clk_pin * 0.5
        PHASE 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.292ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_speed[1]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Mshreg_r_speed_1/CLK
  Location pin: SLICE_X14Y159.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 18.292ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.854ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_speed[1]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Mshreg_r_speed_1/CLK
  Location pin: SLICE_X14Y159.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 18.292ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_fullduplex[1]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/Mshreg_r_fullduplex_1/CLK
  Location pin: SLICE_X30Y158.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 18.292ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.854ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_fullduplex[1]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/Mshreg_r_fullduplex_1/CLK
  Location pin: SLICE_X30Y158.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 18.408ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: bufgclk45/I0
  Logical resource: bufgclk45/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: eth_clk90_nobuf
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_1/CK
  Location pin: SLICE_X8Y170.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_1/CK
  Location pin: SLICE_X8Y170.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_1/CK
  Location pin: SLICE_X8Y170.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_2/CK
  Location pin: SLICE_X8Y170.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_2/CK
  Location pin: SLICE_X8Y170.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_2/CK
  Location pin: SLICE_X8Y170.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_3/CK
  Location pin: SLICE_X8Y170.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_3/CK
  Location pin: SLICE_X8Y170.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_3/CK
  Location pin: SLICE_X8Y170.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_4/CK
  Location pin: SLICE_X8Y170.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_4/CK
  Location pin: SLICE_X8Y170.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_4/CK
  Location pin: SLICE_X8Y170.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_5/CK
  Location pin: SLICE_X8Y171.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_5/CK
  Location pin: SLICE_X8Y171.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_5/CK
  Location pin: SLICE_X8Y171.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_6/CK
  Location pin: SLICE_X8Y171.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_6/CK
  Location pin: SLICE_X8Y171.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_6/CK
  Location pin: SLICE_X8Y171.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_7/CK
  Location pin: SLICE_X8Y171.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_7/CK
  Location pin: SLICE_X8Y171.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_7/CK
  Location pin: SLICE_X8Y171.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_8/CK
  Location pin: SLICE_X8Y171.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_8/CK
  Location pin: SLICE_X8Y171.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_8/CK
  Location pin: SLICE_X8Y171.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 19.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype[12]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_lentype_9/CK
  Location pin: SLICE_X8Y172.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.422ns|            0|            0|            0|     17579180|
| TS_clkgen0_xc7l_v_clk_nobuf   |     20.000ns|     14.871ns|          N/A|            0|            0|     17568600|            0|
| TS_eth_clk90_nobuf            |     20.000ns|     18.844ns|          N/A|            0|            0|        10580|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.871|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17579180 paths, 0 nets, and 57763 connections

Design statistics:
   Minimum period:  18.844ns{1}   (Maximum frequency:  53.067MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 28 16:46:14 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 948 MB



