Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: Processor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Processor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Processor"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Processor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\Rom_de_descodificacao.vhd" into library work
Parsing entity <Rom_de_Descodificacao>.
Parsing architecture <Behavioral> of entity <rom_de_descodificacao>.
Parsing VHDL file "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\Registo_de_Flags.vhd" into library work
Parsing entity <Registo_de_Flags>.
Parsing architecture <Behavioral> of entity <registo_de_flags>.
Parsing VHDL file "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\PC.vhd" into library work
Parsing entity <PC>.
Parsing architecture <Behavioral> of entity <pc>.
Parsing VHDL file "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\MUX_R.vhd" into library work
Parsing entity <MUX_R>.
Parsing architecture <Behavioral> of entity <mux_r>.
Parsing VHDL file "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\MUX_PC.vhd" into library work
Parsing entity <MUX_PC>.
Parsing architecture <Behavioral> of entity <mux_pc>.
Parsing VHDL file "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\is_zero.vhd" into library work
Parsing entity <is_zero>.
Parsing architecture <Behavioral> of entity <is_zero>.
Parsing VHDL file "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\Gestor_de_Perifericos.vhd" into library work
Parsing entity <Gestor_de_Perifericos>.
Parsing architecture <Behavioral> of entity <gestor_de_perifericos>.
Parsing VHDL file "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\banco_de_registos.vhd" into library work
Parsing entity <banco_de_registos>.
Parsing architecture <Behavioral> of entity <banco_de_registos>.
Parsing VHDL file "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\Processor.vhd" into library work
Parsing entity <Processor>.
Parsing architecture <struct> of entity <processor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Processor> (architecture <struct>) from library <work>.

Elaborating entity <PC> (architecture <Behavioral>) from library <work>.

Elaborating entity <Rom_de_Descodificacao> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX_R> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\MUX_R.vhd" Line 58. Case statement is complete. others clause is never selected

Elaborating entity <banco_de_registos> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX_PC> (architecture <Behavioral>) from library <work>.

Elaborating entity <Registo_de_Flags> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <Gestor_de_Perifericos> (architecture <Behavioral>) from library <work>.

Elaborating entity <is_zero> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Processor>.
    Related source file is "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\Processor.vhd".
    Summary:
	no macro.
Unit <Processor> synthesized.

Synthesizing Unit <PC>.
    Related source file is "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\PC.vhd".
    Register <PC.counter> equivalent to <endereco> has been removed
    Found 8-bit register for signal <endereco>.
    Found 8-bit adder for signal <PC.counter[7]_GND_6_o_add_0_OUT> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <PC> synthesized.

Synthesizing Unit <Rom_de_Descodificacao>.
    Related source file is "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\Rom_de_descodificacao.vhd".
WARNING:Xst:647 - Input <reg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <sel_R2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sel_R1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32x15-bit Read Only RAM for signal <_n0046>
    Summary:
	inferred   1 RAM(s).
Unit <Rom_de_Descodificacao> synthesized.

Synthesizing Unit <MUX_R>.
    Related source file is "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\MUX_R.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <dados_R> created at line 52.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_R> synthesized.

Synthesizing Unit <banco_de_registos>.
    Related source file is "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\banco_de_registos.vhd".
    Found 8x8-bit dual-port RAM <Mram_array_registos> for signal <array_registos>.
    Found 8-bit register for signal <operando2>.
    Found 8-bit register for signal <operando1>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <banco_de_registos> synthesized.

Synthesizing Unit <MUX_PC>.
    Related source file is "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\MUX_PC.vhd".
    Summary:
	no macro.
Unit <MUX_PC> synthesized.

Synthesizing Unit <Registo_de_Flags>.
    Related source file is "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\Registo_de_Flags.vhd".
    Found 1-bit register for signal <S_FLAG>.
    Found 1-bit 7-to-1 multiplexer for signal <SEL_FLAG[2]_GND_12_o_Mux_0_o> created at line 58.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Registo_de_Flags> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\ALU.vhd".
WARNING:Xst:653 - Signal <R_FLAG> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit adder for signal <operando1[7]_operando2[7]_add_0_OUT> created at line 59.
    Found 8-bit subtractor for signal <operando1[7]_operando2[7]_sub_2_OUT<7:0>> created at line 62.
    Found 8-bit shifter logical left for signal <operando1[7]_operando2[7]_shift_left_8_OUT> created at line 2973
    Found 8-bit shifter arithmetic right for signal <operando1[7]_operando2[7]_shift_right_9_OUT> created at line 2982
    Found 8-bit 13-to-1 multiplexer for signal <resultado> created at line 56.
    Found 1-bit 12-to-1 multiplexer for signal <SEL_ALU[3]_GND_13_o_Mux_11_o> created at line 56.
    Found 1-bit 12-to-1 multiplexer for signal <SEL_ALU[3]_GND_13_o_Mux_13_o> created at line 56.
    Found 1-bit 12-to-1 multiplexer for signal <SEL_ALU[3]_GND_13_o_Mux_15_o> created at line 56.
    Found 1-bit 12-to-1 multiplexer for signal <SEL_ALU[3]_GND_13_o_Mux_17_o> created at line 56.
    Found 1-bit 12-to-1 multiplexer for signal <SEL_ALU[3]_GND_13_o_Mux_19_o> created at line 56.
    Found 1-bit 12-to-1 multiplexer for signal <SEL_ALU[3]_GND_13_o_Mux_21_o> created at line 56.
    Found 1-bit 12-to-1 multiplexer for signal <SEL_ALU[3]_GND_13_o_Mux_23_o> created at line 56.
    Found 1-bit 12-to-1 multiplexer for signal <SEL_ALU[3]_GND_13_o_Mux_25_o> created at line 56.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU.vector<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU.vector<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU.vector<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU.vector<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU.vector<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU.vector<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU.vector<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU.vector<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 Latch(s).
	inferred  11 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <Gestor_de_Perifericos>.
    Related source file is "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\Gestor_de_Perifericos.vhd".
    Found 8-bit register for signal <dados_IN>.
    Found 8-bit register for signal <POUT>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Gestor_de_Perifericos> synthesized.

Synthesizing Unit <is_zero>.
    Related source file is "C:\Users\Mistakx\Desktop\PEPE-8\PEPE-8\is_zero.vhd".
    Summary:
	no macro.
Unit <is_zero> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x15-bit single-port Read Only RAM                   : 1
 8x8-bit dual-port RAM                                 : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Registers                                            : 6
 1-bit register                                        : 1
 8-bit register                                        : 5
# Latches                                              : 8
 1-bit latch                                           : 8
# Multiplexers                                         : 14
 1-bit 12-to-1 multiplexer                             : 8
 1-bit 7-to-1 multiplexer                              : 1
 8-bit 13-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
# Xors                                                 : 2
 8-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <PC>.
The following registers are absorbed into counter <endereco>: 1 register on signal <endereco>.
Unit <PC> synthesized (advanced).

Synthesizing (advanced) Unit <Rom_de_Descodificacao>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0046> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcode>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Rom_de_Descodificacao> synthesized (advanced).

Synthesizing (advanced) Unit <banco_de_registos>.
INFO:Xst:3231 - The small RAM <Mram_array_registos> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <escr_R>        | high     |
    |     addrA          | connected to signal <sel_R1>        |          |
    |     diA            | connected to signal <dados_R>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <sel_R2>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <banco_de_registos> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x15-bit single-port distributed Read Only RAM       : 1
 8x8-bit dual-port distributed RAM                     : 1
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 33
 Flip-Flops                                            : 33
# Multiplexers                                         : 13
 1-bit 12-to-1 multiplexer                             : 8
 1-bit 7-to-1 multiplexer                              : 1
 8-bit 13-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
# Xors                                                 : 2
 8-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Processor> ...

Optimizing unit <Gestor_de_Perifericos> ...

Optimizing unit <banco_de_registos> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Processor, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Processor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 226
#      GND                         : 1
#      LUT2                        : 32
#      LUT3                        : 12
#      LUT4                        : 21
#      LUT5                        : 53
#      LUT6                        : 45
#      MUXCY                       : 21
#      MUXF7                       : 16
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 49
#      FDE                         : 32
#      FDE_1                       : 1
#      FDR                         : 8
#      LD                          : 8
# RAMS                             : 8
#      RAM32X1D                    : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 55
#      IBUF                        : 30
#      OBUF                        : 25

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              49  out of  126800     0%  
 Number of Slice LUTs:                  179  out of  63400     0%  
    Number used as Logic:               163  out of  63400     0%  
    Number used as Memory:               16  out of  19000     0%  
       Number used as RAM:               16

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    197
   Number with an unused Flip Flop:     148  out of    197    75%  
   Number with an unused LUT:            18  out of    197     9%  
   Number of fully used LUT-FF pairs:    31  out of    197    15%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          62
 Number of bonded IOBs:                  56  out of    210    26%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------+------------------------------------+-------+
Clock Signal                                                                             | Clock buffer(FF name)              | Load  |
-----------------------------------------------------------------------------------------+------------------------------------+-------+
clk                                                                                      | BUFGP                              | 49    |
processor_ALU/SEL_ALU[3]_PWR_16_o_Mux_14_o(processor_ALU/SEL_ALU[3]_PWR_16_o_Mux_14_o1:O)| NONE(*)(processor_ALU/ALU.vector_1)| 8     |
-----------------------------------------------------------------------------------------+------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.315ns (Maximum Frequency: 301.659MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 0.746ns
   Maximum combinational path delay: 1.156ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.315ns (frequency: 301.659MHz)
  Total number of paths / destination ports: 670 / 41
-------------------------------------------------------------------------
Delay:               1.658ns (Levels of Logic = 9)
  Source:            processor_Registo_de_Flags/S_FLAG (FF)
  Destination:       processor_PC/endereco_7 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: processor_Registo_de_Flags/S_FLAG to processor_PC/endereco_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            8   0.364   0.327  processor_Registo_de_Flags/S_FLAG (processor_Registo_de_Flags/S_FLAG)
     LUT6:I5->O            1   0.097   0.000  processor_PC/Mcount_endereco_lut<0> (processor_PC/Mcount_endereco_lut<0>)
     MUXCY:S->O            1   0.353   0.000  processor_PC/Mcount_endereco_cy<0> (processor_PC/Mcount_endereco_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  processor_PC/Mcount_endereco_cy<1> (processor_PC/Mcount_endereco_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  processor_PC/Mcount_endereco_cy<2> (processor_PC/Mcount_endereco_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  processor_PC/Mcount_endereco_cy<3> (processor_PC/Mcount_endereco_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  processor_PC/Mcount_endereco_cy<4> (processor_PC/Mcount_endereco_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  processor_PC/Mcount_endereco_cy<5> (processor_PC/Mcount_endereco_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  processor_PC/Mcount_endereco_cy<6> (processor_PC/Mcount_endereco_cy<6>)
     XORCY:CI->O           1   0.370   0.000  processor_PC/Mcount_endereco_xor<7> (processor_PC/Mcount_endereco7)
     FDR:D                     0.008          processor_PC/endereco_7
    ----------------------------------------
    Total                      1.658ns (1.330ns logic, 0.327ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1368 / 74
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 7)
  Source:            opcode<0> (PAD)
  Destination:       processor_banco_de_registos/Mram_array_registos2 (RAM)
  Destination Clock: clk rising

  Data Path: opcode<0> to processor_banco_de_registos/Mram_array_registos2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   0.001   0.779  opcode_0_IBUF (opcode_0_IBUF)
     LUT5:I0->O           40   0.097   0.664  processor_Rom_de_Descodificacao/Mram__n004611 (processor_Rom_de_Descodificacao/Mram__n0046)
     LUT5:I1->O            1   0.097   0.000  processor_ALU/SEL_ALU<3>16_SW0_F (N68)
     MUXF7:I0->O           1   0.277   0.295  processor_ALU/SEL_ALU<3>16_SW0 (N4)
     LUT6:I5->O            3   0.097   0.289  processor_ALU/SEL_ALU<3>16 (processor_ALU/SEL_ALU<3>16)
     MUXF7:S->O            1   0.335   0.379  processor_MUX_R/Mmux_dados_R22_SW1 (N51)
     LUT5:I3->O            1   0.097   0.000  processor_MUX_R/Mmux_dados_R23 (signal_dados_R<1>)
     RAM32X1D:D                0.119          processor_banco_de_registos/Mram_array_registos2
    ----------------------------------------
    Total                      3.526ns (1.120ns logic, 2.406ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'processor_ALU/SEL_ALU[3]_PWR_16_o_Mux_14_o'
  Total number of paths / destination ports: 385 / 8
-------------------------------------------------------------------------
Offset:              3.133ns (Levels of Logic = 6)
  Source:            opcode<0> (PAD)
  Destination:       processor_ALU/ALU.vector_6 (LATCH)
  Destination Clock: processor_ALU/SEL_ALU[3]_PWR_16_o_Mux_14_o falling

  Data Path: opcode<0> to processor_ALU/ALU.vector_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   0.001   0.779  opcode_0_IBUF (opcode_0_IBUF)
     LUT5:I0->O           40   0.097   0.791  processor_Rom_de_Descodificacao/Mram__n004611 (processor_Rom_de_Descodificacao/Mram__n0046)
     LUT5:I0->O            1   0.097   0.000  processor_ALU/SEL_ALU<3>61_SW0_G (N73)
     MUXF7:I1->O           2   0.279   0.383  processor_ALU/SEL_ALU<3>61_SW0 (N2)
     LUT6:I4->O            1   0.097   0.511  processor_ALU/SEL_ALU<3>61 (processor_ALU/SEL_ALU<3>61)
     LUT5:I2->O            1   0.097   0.000  processor_ALU/SEL_ALU<3>91 (processor_ALU/SEL_ALU[3]_GND_13_o_Mux_13_o)
     LD:D                     -0.028          processor_ALU/ALU.vector_6
    ----------------------------------------
    Total                      3.133ns (0.668ns logic, 2.465ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              0.746ns (Levels of Logic = 1)
  Source:            processor_banco_de_registos/operando1_7 (FF)
  Destination:       operando1<7> (PAD)
  Source Clock:      clk rising

  Data Path: processor_banco_de_registos/operando1_7 to operando1<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             25   0.361   0.385  processor_banco_de_registos/operando1_7 (processor_banco_de_registos/operando1_7)
     OBUF:I->O                 0.000          operando1_7_OBUF (operando1<7>)
    ----------------------------------------
    Total                      0.746ns (0.361ns logic, 0.385ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Delay:               1.156ns (Levels of Logic = 3)
  Source:            opcode<3> (PAD)
  Destination:       WR (PAD)

  Data Path: opcode<3> to WR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   0.001   0.778  opcode_3_IBUF (opcode_3_IBUF)
     LUT5:I0->O            1   0.097   0.279  processor_Rom_de_Descodificacao/Mram__n004681 (WR_OBUF)
     OBUF:I->O                 0.000          WR_OBUF (WR)
    ----------------------------------------
    Total                      1.156ns (0.098ns logic, 1.058ns route)
                                       (8.5% logic, 91.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
clk                                       |    3.180|    1.658|    1.616|         |
processor_ALU/SEL_ALU[3]_PWR_16_o_Mux_14_o|         |    2.577|         |         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock processor_ALU/SEL_ALU[3]_PWR_16_o_Mux_14_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.169|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 39.00 secs
Total CPU time to Xst completion: 38.57 secs
 
--> 

Total memory usage is 4648792 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    3 (   0 filtered)

