

================================================================
== Vivado HLS Report for 'Reorder_fft'
================================================================
* Date:           Sun Mar 28 22:02:52 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        FFR_Reorder_x_num
* Solution:       With_array_P
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.320|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------+-------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |     ?|      ?|        20|          2|          1|           ?|    yes   |
        |- Loop 2  |  1921|  32257|         6|          4|          1| 480 ~ 8064 |    yes   |
        +----------+------+-------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     743|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     16|    2368|    3524|
|Memory           |       18|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     128|
|Register         |        0|      -|    1971|     128|
+-----------------+---------+-------+--------+--------+
|Total            |       18|     16|    4339|    4523|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        1|      1|   ~0   |       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Reorder_fft_fadd_hbi_U1   |Reorder_fft_fadd_hbi  |        0|      2|  296|  432|
    |Reorder_fft_fadd_hbi_U2   |Reorder_fft_fadd_hbi  |        0|      2|  296|  432|
    |Reorder_fft_fadd_hbi_U3   |Reorder_fft_fadd_hbi  |        0|      2|  296|  432|
    |Reorder_fft_fadd_hbi_U4   |Reorder_fft_fadd_hbi  |        0|      2|  296|  432|
    |Reorder_fft_fadd_hbi_U5   |Reorder_fft_fadd_hbi  |        0|      2|  296|  432|
    |Reorder_fft_fadd_hbi_U6   |Reorder_fft_fadd_hbi  |        0|      2|  296|  432|
    |Reorder_fft_fadd_hbi_U7   |Reorder_fft_fadd_hbi  |        0|      2|  296|  432|
    |Reorder_fft_fadd_hbi_U8   |Reorder_fft_fadd_hbi  |        0|      2|  296|  432|
    |Reorder_fft_mux_4ibs_U9   |Reorder_fft_mux_4ibs  |        0|      0|    0|   17|
    |Reorder_fft_mux_4ibs_U10  |Reorder_fft_mux_4ibs  |        0|      0|    0|   17|
    |Reorder_fft_mux_4ibs_U11  |Reorder_fft_mux_4ibs  |        0|      0|    0|   17|
    |Reorder_fft_mux_4ibs_U12  |Reorder_fft_mux_4ibs  |        0|      0|    0|   17|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     16| 2368| 3524|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |lut_reorder_I_1024_U   |Reorder_fft_lut_rbkb  |        1|  0|   0|   480|   10|     1|         4800|
    |lut_reorder_J_1024_U   |Reorder_fft_lut_rcud  |        1|  0|   0|   480|   10|     1|         4800|
    |lut_reorder_I_4096_U   |Reorder_fft_lut_rdEe  |        2|  0|   0|  2016|   10|     1|        20160|
    |lut_reorder_J_4096_U   |Reorder_fft_lut_reOg  |        2|  0|   0|  2016|   12|     1|        24192|
    |lut_reorder_I_16384_U  |Reorder_fft_lut_rfYi  |        5|  0|   0|  8064|    9|     1|        72576|
    |lut_reorder_J_16384_U  |Reorder_fft_lut_rg8j  |        7|  0|   0|  8064|   14|     1|       112896|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                  |                      |       18|  0|   0| 21120|   65|     6|       239424|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_715_p2             |     +    |      0|  0|  32|          32|           3|
    |i_1_fu_836_p2             |     +    |      0|  0|  13|          13|           1|
    |num_word_op_op_fu_596_p2  |     +    |      0|  0|  32|          32|           2|
    |p_neg_fu_541_p2           |     -    |      0|  0|  32|           3|          32|
    |p_neg_t_fu_609_p2         |     -    |      0|  0|  30|           1|          30|
    |sel_tmp2_fu_815_p2        |    and   |      0|  0|   1|           1|           1|
    |sel_tmp7_fu_825_p2        |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_831_p2        |   icmp   |      0|  0|   6|          13|          13|
    |tmp_1_fu_562_p2           |   icmp   |      0|  0|  12|          32|          13|
    |tmp_22_fu_648_p2          |   icmp   |      0|  0|  12|          32|          32|
    |tmp_8_fu_802_p2           |   icmp   |      0|  0|  12|          32|          15|
    |tmp_fu_557_p2             |   icmp   |      0|  0|  12|          32|          11|
    |tmp_4_fu_575_p2           |    or    |      0|  0|   1|           1|           1|
    |indexI_3_fu_944_p3        |  select  |      0|  0|  32|           1|          32|
    |indexI_5_fu_930_p3        |  select  |      0|  0|  32|           1|          32|
    |indexI_6_fu_937_p3        |  select  |      0|  0|  32|           1|          32|
    |indexJ_3_fu_881_p3        |  select  |      0|  0|  32|           1|          32|
    |indexJ_5_fu_867_p3        |  select  |      0|  0|  32|           1|          32|
    |indexJ_6_fu_874_p3        |  select  |      0|  0|  32|           1|          32|
    |leng_reorder_2_fu_581_p3  |  select  |      0|  0|  12|           1|          12|
    |p_cast_fu_567_p3          |  select  |      0|  0|  11|           1|           9|
    |tmp_19_fu_624_p3          |  select  |      0|  0|  30|           1|          30|
    |tmp_20_fu_632_p3          |  select  |      0|  0|  30|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp1_fu_810_p2        |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_fu_820_p2        |    xor   |      0|  0|   2|           1|           2|
    |tmp_11_1_neg_fu_679_p2    |    xor   |      0|  0|  33|          32|          33|
    |tmp_15_1_neg_fu_689_p2    |    xor   |      0|  0|  33|          32|          33|
    |tmp_17_2_neg_fu_749_p2    |    xor   |      0|  0|  33|          32|          33|
    |tmp_17_3_neg_fu_767_p2    |    xor   |      0|  0|  33|          32|          33|
    |tmp_19_1_neg_fu_699_p2    |    xor   |      0|  0|  33|          32|          33|
    |tmp_21_1_neg_fu_709_p2    |    xor   |      0|  0|  33|          32|          33|
    |tmp_23_1_neg_fu_740_p2    |    xor   |      0|  0|  33|          32|          33|
    |tmp_23_2_neg_fu_758_p2    |    xor   |      0|  0|  33|          32|          33|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 743|         495|         671|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |Imag_0_address0             |   4|          7|   12|         84|
    |Imag_0_d0                   |   3|          4|   32|        128|
    |Imag_1_address0             |   4|          7|   12|         84|
    |Imag_1_d0                   |   3|          4|   32|        128|
    |Imag_2_address0             |   4|          7|   12|         84|
    |Imag_2_d0                   |   3|          4|   32|        128|
    |Imag_3_address0             |   4|          7|   12|         84|
    |Imag_3_d0                   |   3|          4|   32|        128|
    |Real_0_address0             |   4|          7|   12|         84|
    |Real_0_d0                   |   3|          4|   32|        128|
    |Real_1_address0             |   4|          7|   12|         84|
    |Real_1_d0                   |   3|          4|   32|        128|
    |Real_2_address0             |   4|          7|   12|         84|
    |Real_2_d0                   |   3|          4|   32|        128|
    |Real_3_address0             |   4|          7|   12|         84|
    |Real_3_d0                   |   3|          4|   32|        128|
    |ap_NS_fsm                   |   6|         11|    1|         11|
    |ap_enable_reg_pp0_iter9     |   3|          2|    1|          2|
    |ap_enable_reg_pp1_iter1     |   3|          2|    1|          2|
    |ap_phi_mux_c_phi_fu_490_p4  |   3|          2|   32|         64|
    |ap_phi_mux_i_phi_fu_502_p4  |   3|          2|   13|         26|
    |c_reg_486                   |   3|          2|   32|         64|
    |grp_fu_509_p0               |   3|          3|   32|         96|
    |grp_fu_509_p1               |   3|          3|   32|         96|
    |grp_fu_513_p0               |   3|          3|   32|         96|
    |grp_fu_513_p1               |   3|          3|   32|         96|
    |grp_fu_517_p0               |   3|          3|   32|         96|
    |grp_fu_517_p1               |   3|          3|   32|         96|
    |grp_fu_521_p0               |   3|          3|   32|         96|
    |grp_fu_521_p1               |   3|          3|   32|         96|
    |grp_fu_525_p0               |   3|          3|   32|         96|
    |grp_fu_525_p1               |   3|          3|   32|         96|
    |grp_fu_529_p0               |   3|          3|   32|         96|
    |grp_fu_529_p1               |   3|          3|   32|         96|
    |grp_fu_533_p0               |   3|          3|   32|         96|
    |grp_fu_533_p1               |   3|          3|   32|         96|
    |grp_fu_537_p0               |   3|          3|   32|         96|
    |grp_fu_537_p1               |   3|          3|   32|         96|
    |i_reg_498                   |   3|          2|   13|         26|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 128|        159|  957|       3427|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |IM_vec_128_a_reg_1167    |  32|   0|   32|          0|
    |IM_vec_128_b_reg_1173    |  32|   0|   32|          0|
    |Imag_0_addr_1_reg_1509   |  12|   0|   12|          0|
    |Imag_0_addr_2_reg_1464   |  12|   0|   12|          0|
    |Imag_0_addr_reg_1124     |  12|   0|   12|          0|
    |Imag_1_addr_1_reg_1514   |  12|   0|   12|          0|
    |Imag_1_addr_2_reg_1469   |  12|   0|   12|          0|
    |Imag_1_load_reg_1151     |  32|   0|   32|          0|
    |Imag_2_addr_1_reg_1519   |  12|   0|   12|          0|
    |Imag_2_addr_2_reg_1474   |  12|   0|   12|          0|
    |Imag_3_addr_1_reg_1524   |  12|   0|   12|          0|
    |Imag_3_addr_2_reg_1479   |  12|   0|   12|          0|
    |Imag_3_load_reg_1162     |  32|   0|   32|          0|
    |RE_vec_128_a_reg_1134    |  32|   0|   32|          0|
    |RE_vec_128_b_reg_1140    |  32|   0|   32|          0|
    |Real_0_addr_1_reg_1489   |  12|   0|   12|          0|
    |Real_0_addr_2_reg_1444   |  12|   0|   12|          0|
    |Real_0_addr_reg_1094     |  12|   0|   12|          0|
    |Real_1_addr_1_reg_1494   |  12|   0|   12|          0|
    |Real_1_addr_2_reg_1449   |  12|   0|   12|          0|
    |Real_1_load_reg_1145     |  32|   0|   32|          0|
    |Real_2_addr_1_reg_1499   |  12|   0|   12|          0|
    |Real_2_addr_2_reg_1454   |  12|   0|   12|          0|
    |Real_3_addr_1_reg_1504   |  12|   0|   12|          0|
    |Real_3_addr_2_reg_1459   |  12|   0|   12|          0|
    |Real_3_load_reg_1157     |  32|   0|   32|          0|
    |ap_CS_fsm                |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |c_1_reg_1198             |  32|   0|   32|          0|
    |c_reg_486                |  32|   0|   32|          0|
    |exitcond_reg_1380        |   1|   0|    1|          0|
    |i_1_reg_1384             |  13|   0|   13|          0|
    |i_reg_498                |  13|   0|   13|          0|
    |indexI_1_reg_1419        |  10|   0|   10|          0|
    |indexI_2_reg_1424        |  10|   0|   10|          0|
    |indexI_4_reg_1429        |   9|   0|    9|          0|
    |indexI_fu_118            |  32|   0|   32|          0|
    |indexJ_fu_114            |  32|   0|   32|          0|
    |leng_reorder_2_reg_1075  |   5|   0|   12|          7|
    |newIndex5_reg_1439       |  30|   0|   30|          0|
    |newIndex_reg_1089        |  30|   0|   30|          0|
    |p_lshr_reg_1053          |  30|   0|   30|          0|
    |sel_tmp2_reg_1368        |   1|   0|    1|          0|
    |sel_tmp7_reg_1374        |   1|   0|    1|          0|
    |tempi_reg_1553           |  32|   0|   32|          0|
    |tempr_reg_1545           |  32|   0|   32|          0|
    |tmp_10_reg_1241          |  32|   0|   32|          0|
    |tmp_11_1_neg_reg_1178    |  32|   0|   32|          0|
    |tmp_11_reg_1316          |  32|   0|   32|          0|
    |tmp_12_1_reg_1247        |  32|   0|   32|          0|
    |tmp_14_reg_1363          |   6|   0|   13|          7|
    |tmp_15_1_neg_reg_1183    |  32|   0|   32|          0|
    |tmp_16_1_reg_1253        |  32|   0|   32|          0|
    |tmp_16_reg_1529          |  32|   0|   32|          0|
    |tmp_17_2_neg_reg_1276    |  32|   0|   32|          0|
    |tmp_17_3_neg_reg_1286    |  32|   0|   32|          0|
    |tmp_17_reg_1537          |  32|   0|   32|          0|
    |tmp_18_1_reg_1321        |  32|   0|   32|          0|
    |tmp_18_2_reg_1331        |  32|   0|   32|          0|
    |tmp_18_3_reg_1341        |  32|   0|   32|          0|
    |tmp_19_1_neg_reg_1188    |  32|   0|   32|          0|
    |tmp_1_reg_1065           |   1|   0|    1|          0|
    |tmp_20_1_reg_1259        |  32|   0|   32|          0|
    |tmp_21_1_neg_reg_1193    |  32|   0|   32|          0|
    |tmp_21_reg_1080          |  30|   0|   32|          2|
    |tmp_22_1_reg_1265        |  32|   0|   32|          0|
    |tmp_22_reg_1085          |   1|   0|    1|          0|
    |tmp_23_1_neg_reg_1271    |  32|   0|   32|          0|
    |tmp_23_2_neg_reg_1281    |  32|   0|   32|          0|
    |tmp_23_reg_1484          |   2|   0|    2|          0|
    |tmp_24_1_reg_1326        |  32|   0|   32|          0|
    |tmp_24_2_reg_1336        |  32|   0|   32|          0|
    |tmp_24_3_reg_1346        |  32|   0|   32|          0|
    |tmp_24_reg_1434          |   2|   0|    2|          0|
    |tmp_4_reg_1070           |   1|   0|    1|          0|
    |tmp_5_reg_1223           |  32|   0|   32|          0|
    |tmp_6_reg_1229           |  32|   0|   32|          0|
    |tmp_7_reg_1311           |  32|   0|   32|          0|
    |tmp_9_reg_1235           |  32|   0|   32|          0|
    |tmp_reg_1058             |   1|   0|    1|          0|
    |Imag_0_addr_reg_1124     |  64|  32|   12|          0|
    |Real_0_addr_reg_1094     |  64|  32|   12|          0|
    |newIndex_reg_1089        |  64|  32|   30|          0|
    |tmp_22_reg_1085          |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1971| 128| 1786|         16|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  Reorder_fft | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  Reorder_fft | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  Reorder_fft | return value |
|ap_done          | out |    1| ap_ctrl_hs |  Reorder_fft | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  Reorder_fft | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  Reorder_fft | return value |
|num_word         |  in |   32|   ap_none  |   num_word   |    scalar    |
|Real_0_address0  | out |   12|  ap_memory |    Real_0    |     array    |
|Real_0_ce0       | out |    1|  ap_memory |    Real_0    |     array    |
|Real_0_we0       | out |    1|  ap_memory |    Real_0    |     array    |
|Real_0_d0        | out |   32|  ap_memory |    Real_0    |     array    |
|Real_0_q0        |  in |   32|  ap_memory |    Real_0    |     array    |
|Real_1_address0  | out |   12|  ap_memory |    Real_1    |     array    |
|Real_1_ce0       | out |    1|  ap_memory |    Real_1    |     array    |
|Real_1_we0       | out |    1|  ap_memory |    Real_1    |     array    |
|Real_1_d0        | out |   32|  ap_memory |    Real_1    |     array    |
|Real_1_q0        |  in |   32|  ap_memory |    Real_1    |     array    |
|Real_2_address0  | out |   12|  ap_memory |    Real_2    |     array    |
|Real_2_ce0       | out |    1|  ap_memory |    Real_2    |     array    |
|Real_2_we0       | out |    1|  ap_memory |    Real_2    |     array    |
|Real_2_d0        | out |   32|  ap_memory |    Real_2    |     array    |
|Real_2_q0        |  in |   32|  ap_memory |    Real_2    |     array    |
|Real_3_address0  | out |   12|  ap_memory |    Real_3    |     array    |
|Real_3_ce0       | out |    1|  ap_memory |    Real_3    |     array    |
|Real_3_we0       | out |    1|  ap_memory |    Real_3    |     array    |
|Real_3_d0        | out |   32|  ap_memory |    Real_3    |     array    |
|Real_3_q0        |  in |   32|  ap_memory |    Real_3    |     array    |
|Imag_0_address0  | out |   12|  ap_memory |    Imag_0    |     array    |
|Imag_0_ce0       | out |    1|  ap_memory |    Imag_0    |     array    |
|Imag_0_we0       | out |    1|  ap_memory |    Imag_0    |     array    |
|Imag_0_d0        | out |   32|  ap_memory |    Imag_0    |     array    |
|Imag_0_q0        |  in |   32|  ap_memory |    Imag_0    |     array    |
|Imag_1_address0  | out |   12|  ap_memory |    Imag_1    |     array    |
|Imag_1_ce0       | out |    1|  ap_memory |    Imag_1    |     array    |
|Imag_1_we0       | out |    1|  ap_memory |    Imag_1    |     array    |
|Imag_1_d0        | out |   32|  ap_memory |    Imag_1    |     array    |
|Imag_1_q0        |  in |   32|  ap_memory |    Imag_1    |     array    |
|Imag_2_address0  | out |   12|  ap_memory |    Imag_2    |     array    |
|Imag_2_ce0       | out |    1|  ap_memory |    Imag_2    |     array    |
|Imag_2_we0       | out |    1|  ap_memory |    Imag_2    |     array    |
|Imag_2_d0        | out |   32|  ap_memory |    Imag_2    |     array    |
|Imag_2_q0        |  in |   32|  ap_memory |    Imag_2    |     array    |
|Imag_3_address0  | out |   12|  ap_memory |    Imag_3    |     array    |
|Imag_3_ce0       | out |    1|  ap_memory |    Imag_3    |     array    |
|Imag_3_we0       | out |    1|  ap_memory |    Imag_3    |     array    |
|Imag_3_d0        | out |   32|  ap_memory |    Imag_3    |     array    |
|Imag_3_q0        |  in |   32|  ap_memory |    Imag_3    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 20
  * Pipeline-1: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 2
  Pipeline-0 : II = 2, D = 20, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
  Pipeline-1 : II = 4, D = 6, States = { 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	23  / (tmp_22)
	4  / (!tmp_22)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	3  / true
23 --> 
	24  / true
24 --> 
	30  / (exitcond)
	25  / (!exitcond)
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	24  / true
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%num_word_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_word)" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 31 'read' 'num_word_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.89ns)   --->   "%p_neg = sub i32 -3, %num_word_read" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 32 'sub' 'p_neg' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_lshr = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %p_neg, i32 2, i32 31)" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 33 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.35>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x float]* %Imag_3), !map !7"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x float]* %Imag_2), !map !13"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x float]* %Imag_1), !map !19"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x float]* %Imag_0), !map !25"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x float]* %Real_3), !map !31"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x float]* %Real_2), !map !35"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x float]* %Real_1), !map !39"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x float]* %Real_0), !map !43"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %num_word) nounwind, !map !47"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Reorder_fft_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x float]* %Real_0, [4096 x float]* %Real_1, [4096 x float]* %Real_2, [4096 x float]* %Real_3, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [FFR_Reorder_x_num/Reorder_FFT.cpp:24]   --->   Operation 44 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x float]* %Imag_0, [4096 x float]* %Imag_1, [4096 x float]* %Imag_2, [4096 x float]* %Imag_3, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [FFR_Reorder_x_num/Reorder_FFT.cpp:25]   --->   Operation 45 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.96ns)   --->   "%tmp = icmp eq i32 %num_word_read, 1024" [FFR_Reorder_x_num/Reorder_FFT.cpp:53]   --->   Operation 46 'icmp' 'tmp' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.96ns)   --->   "%tmp_1 = icmp eq i32 %num_word_read, 4096" [FFR_Reorder_x_num/Reorder_FFT.cpp:58]   --->   Operation 47 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node leng_reorder_2)   --->   "%p_cast = select i1 %tmp, i12 480, i12 2016" [FFR_Reorder_x_num/Reorder_FFT.cpp:58]   --->   Operation 48 'select' 'p_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.80ns)   --->   "%tmp_4 = or i1 %tmp, %tmp_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:58]   --->   Operation 49 'or' 'tmp_4' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.59ns) (out node of the LUT)   --->   "%leng_reorder_2 = select i1 %tmp_4, i12 %p_cast, i12 -128" [FFR_Reorder_x_num/Reorder_FFT.cpp:58]   --->   Operation 50 'select' 'leng_reorder_2' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %num_word_read, i32 31)" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 51 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.89ns)   --->   "%num_word_op_op = add i32 %num_word_read, 3" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 52 'add' 'num_word_op_op' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %num_word_op_op, i32 31)" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 53 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.84ns)   --->   "%p_neg_t = sub i30 0, %p_lshr" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 54 'sub' 'p_neg_t' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%tmp_18 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %num_word_op_op, i32 2, i32 31)" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 55 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%tmp_19 = select i1 %tmp_12, i30 %p_neg_t, i30 %tmp_18" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 56 'select' 'tmp_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.72ns) (out node of the LUT)   --->   "%tmp_20 = select i1 %tmp_2, i30 0, i30 %tmp_19" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 57 'select' 'tmp_20' <Predicate = true> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_20, i2 0)" [FFR_Reorder_x_num/Reorder_FFT.cpp:16]   --->   Operation 58 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.46ns)   --->   "br label %0" [FFR_Reorder_x_num/Reorder_FFT.cpp:72]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.46>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%c = phi i32 [ 0, %meminst36.preheader_ifconv ], [ %c_1, %branch20 ]"   --->   Operation 60 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.96ns)   --->   "%tmp_22 = icmp eq i32 %c, %tmp_21" [FFR_Reorder_x_num/Reorder_FFT.cpp:72]   --->   Operation 61 'icmp' 'tmp_22' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %tmp_22, label %.preheader.preheader, label %branch20" [FFR_Reorder_x_num/Reorder_FFT.cpp:72]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%newIndex = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %c, i32 2, i32 31)" [FFR_Reorder_x_num/Reorder_FFT.cpp:78]   --->   Operation 63 'partselect' 'newIndex' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%newIndex1 = zext i30 %newIndex to i64" [FFR_Reorder_x_num/Reorder_FFT.cpp:78]   --->   Operation 64 'zext' 'newIndex1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%Real_0_addr = getelementptr [4096 x float]* %Real_0, i64 0, i64 %newIndex1" [FFR_Reorder_x_num/Reorder_FFT.cpp:78]   --->   Operation 65 'getelementptr' 'Real_0_addr' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (2.77ns)   --->   "%RE_vec_128_a = load float* %Real_0_addr, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:78]   --->   Operation 66 'load' 'RE_vec_128_a' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%Real_2_addr_3 = getelementptr [4096 x float]* %Real_2, i64 0, i64 %newIndex1" [FFR_Reorder_x_num/Reorder_FFT.cpp:79]   --->   Operation 67 'getelementptr' 'Real_2_addr_3' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (2.77ns)   --->   "%RE_vec_128_b = load float* %Real_2_addr_3, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:79]   --->   Operation 68 'load' 'RE_vec_128_b' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%Real_1_addr_3 = getelementptr [4096 x float]* %Real_1, i64 0, i64 %newIndex1" [FFR_Reorder_x_num/Reorder_FFT.cpp:80]   --->   Operation 69 'getelementptr' 'Real_1_addr_3' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (2.77ns)   --->   "%Real_1_load = load float* %Real_1_addr_3, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:80]   --->   Operation 70 'load' 'Real_1_load' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%Imag_1_addr_3 = getelementptr [4096 x float]* %Imag_1, i64 0, i64 %newIndex1" [FFR_Reorder_x_num/Reorder_FFT.cpp:81]   --->   Operation 71 'getelementptr' 'Imag_1_addr_3' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (2.77ns)   --->   "%Imag_1_load = load float* %Imag_1_addr_3, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:81]   --->   Operation 72 'load' 'Imag_1_load' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%Real_3_addr_3 = getelementptr [4096 x float]* %Real_3, i64 0, i64 %newIndex1" [FFR_Reorder_x_num/Reorder_FFT.cpp:82]   --->   Operation 73 'getelementptr' 'Real_3_addr_3' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (2.77ns)   --->   "%Real_3_load = load float* %Real_3_addr_3, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:82]   --->   Operation 74 'load' 'Real_3_load' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%Imag_3_addr_3 = getelementptr [4096 x float]* %Imag_3, i64 0, i64 %newIndex1" [FFR_Reorder_x_num/Reorder_FFT.cpp:83]   --->   Operation 75 'getelementptr' 'Imag_3_addr_3' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (2.77ns)   --->   "%Imag_3_load = load float* %Imag_3_addr_3, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:83]   --->   Operation 76 'load' 'Imag_3_load' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%Imag_0_addr = getelementptr [4096 x float]* %Imag_0, i64 0, i64 %newIndex1" [FFR_Reorder_x_num/Reorder_FFT.cpp:87]   --->   Operation 77 'getelementptr' 'Imag_0_addr' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (2.77ns)   --->   "%IM_vec_128_a = load float* %Imag_0_addr, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:87]   --->   Operation 78 'load' 'IM_vec_128_a' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%Imag_2_addr_3 = getelementptr [4096 x float]* %Imag_2, i64 0, i64 %newIndex1" [FFR_Reorder_x_num/Reorder_FFT.cpp:88]   --->   Operation 79 'getelementptr' 'Imag_2_addr_3' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (2.77ns)   --->   "%IM_vec_128_b = load float* %Imag_2_addr_3, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:88]   --->   Operation 80 'load' 'IM_vec_128_b' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 3.57>
ST_4 : Operation 81 [1/2] (2.77ns)   --->   "%RE_vec_128_a = load float* %Real_0_addr, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:78]   --->   Operation 81 'load' 'RE_vec_128_a' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 82 [1/2] (2.77ns)   --->   "%RE_vec_128_b = load float* %Real_2_addr_3, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:79]   --->   Operation 82 'load' 'RE_vec_128_b' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 83 [1/2] (2.77ns)   --->   "%Real_1_load = load float* %Real_1_addr_3, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:80]   --->   Operation 83 'load' 'Real_1_load' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 84 [1/2] (2.77ns)   --->   "%Imag_1_load = load float* %Imag_1_addr_3, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:81]   --->   Operation 84 'load' 'Imag_1_load' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 85 [1/2] (2.77ns)   --->   "%Real_3_load = load float* %Real_3_addr_3, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:82]   --->   Operation 85 'load' 'Real_3_load' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 86 [1/2] (2.77ns)   --->   "%Imag_3_load = load float* %Imag_3_addr_3, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:83]   --->   Operation 86 'load' 'Imag_3_load' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 87 [1/2] (2.77ns)   --->   "%IM_vec_128_a = load float* %Imag_0_addr, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:87]   --->   Operation 87 'load' 'IM_vec_128_a' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 88 [1/2] (2.77ns)   --->   "%IM_vec_128_b = load float* %Imag_2_addr_3, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:88]   --->   Operation 88 'load' 'IM_vec_128_b' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_11_1_to_int = bitcast float %RE_vec_128_b to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 89 'bitcast' 'tmp_11_1_to_int' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.80ns)   --->   "%tmp_11_1_neg = xor i32 %tmp_11_1_to_int, -2147483648" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 90 'xor' 'tmp_11_1_neg' <Predicate = (!tmp_22)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_15_1_to_int = bitcast float %Imag_3_load to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 91 'bitcast' 'tmp_15_1_to_int' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.80ns)   --->   "%tmp_15_1_neg = xor i32 %tmp_15_1_to_int, -2147483648" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 92 'xor' 'tmp_15_1_neg' <Predicate = (!tmp_22)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_19_1_to_int = bitcast float %IM_vec_128_b to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 93 'bitcast' 'tmp_19_1_to_int' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.80ns)   --->   "%tmp_19_1_neg = xor i32 %tmp_19_1_to_int, -2147483648" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 94 'xor' 'tmp_19_1_neg' <Predicate = (!tmp_22)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_21_1_to_int = bitcast float %Real_3_load to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 95 'bitcast' 'tmp_21_1_to_int' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.80ns)   --->   "%tmp_21_1_neg = xor i32 %tmp_21_1_to_int, -2147483648" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 96 'xor' 'tmp_21_1_neg' <Predicate = (!tmp_22)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.89ns)   --->   "%c_1 = add nsw i32 %c, 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:72]   --->   Operation 97 'add' 'c_1' <Predicate = (!tmp_22)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.32>
ST_5 : Operation 98 [8/8] (4.32ns)   --->   "%tmp_5 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 98 'fadd' 'tmp_5' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [8/8] (4.32ns)   --->   "%tmp_6 = fadd float %Real_3_load, %Real_1_load" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 99 'fadd' 'tmp_6' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [8/8] (4.32ns)   --->   "%tmp_9 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 100 'fadd' 'tmp_9' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [8/8] (4.32ns)   --->   "%tmp_10 = fadd float %Imag_3_load, %Imag_1_load" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 101 'fadd' 'tmp_10' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_11_1 = bitcast i32 %tmp_11_1_neg to float" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 102 'bitcast' 'tmp_11_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_5 : Operation 103 [8/8] (4.32ns)   --->   "%tmp_12_1 = fadd float %RE_vec_128_a, %tmp_11_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 103 'fadd' 'tmp_12_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_15_1 = bitcast i32 %tmp_15_1_neg to float" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 104 'bitcast' 'tmp_15_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_5 : Operation 105 [8/8] (4.32ns)   --->   "%tmp_16_1 = fadd float %Imag_1_load, %tmp_15_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 105 'fadd' 'tmp_16_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_19_1 = bitcast i32 %tmp_19_1_neg to float" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 106 'bitcast' 'tmp_19_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_5 : Operation 107 [8/8] (4.32ns)   --->   "%tmp_20_1 = fadd float %IM_vec_128_a, %tmp_19_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 107 'fadd' 'tmp_20_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_21_1 = bitcast i32 %tmp_21_1_neg to float" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 108 'bitcast' 'tmp_21_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_5 : Operation 109 [8/8] (4.32ns)   --->   "%tmp_22_1 = fadd float %Real_1_load, %tmp_21_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 109 'fadd' 'tmp_22_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.32>
ST_6 : Operation 110 [7/8] (4.32ns)   --->   "%tmp_5 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 110 'fadd' 'tmp_5' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [7/8] (4.32ns)   --->   "%tmp_6 = fadd float %Real_3_load, %Real_1_load" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 111 'fadd' 'tmp_6' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [7/8] (4.32ns)   --->   "%tmp_9 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 112 'fadd' 'tmp_9' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [7/8] (4.32ns)   --->   "%tmp_10 = fadd float %Imag_3_load, %Imag_1_load" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 113 'fadd' 'tmp_10' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [7/8] (4.32ns)   --->   "%tmp_12_1 = fadd float %RE_vec_128_a, %tmp_11_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 114 'fadd' 'tmp_12_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [7/8] (4.32ns)   --->   "%tmp_16_1 = fadd float %Imag_1_load, %tmp_15_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 115 'fadd' 'tmp_16_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [7/8] (4.32ns)   --->   "%tmp_20_1 = fadd float %IM_vec_128_a, %tmp_19_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 116 'fadd' 'tmp_20_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [7/8] (4.32ns)   --->   "%tmp_22_1 = fadd float %Real_1_load, %tmp_21_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 117 'fadd' 'tmp_22_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.32>
ST_7 : Operation 118 [6/8] (4.32ns)   --->   "%tmp_5 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 118 'fadd' 'tmp_5' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [6/8] (4.32ns)   --->   "%tmp_6 = fadd float %Real_3_load, %Real_1_load" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 119 'fadd' 'tmp_6' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [6/8] (4.32ns)   --->   "%tmp_9 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 120 'fadd' 'tmp_9' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [6/8] (4.32ns)   --->   "%tmp_10 = fadd float %Imag_3_load, %Imag_1_load" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 121 'fadd' 'tmp_10' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [6/8] (4.32ns)   --->   "%tmp_12_1 = fadd float %RE_vec_128_a, %tmp_11_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 122 'fadd' 'tmp_12_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [6/8] (4.32ns)   --->   "%tmp_16_1 = fadd float %Imag_1_load, %tmp_15_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 123 'fadd' 'tmp_16_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [6/8] (4.32ns)   --->   "%tmp_20_1 = fadd float %IM_vec_128_a, %tmp_19_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 124 'fadd' 'tmp_20_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [6/8] (4.32ns)   --->   "%tmp_22_1 = fadd float %Real_1_load, %tmp_21_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 125 'fadd' 'tmp_22_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.32>
ST_8 : Operation 126 [5/8] (4.32ns)   --->   "%tmp_5 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 126 'fadd' 'tmp_5' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [5/8] (4.32ns)   --->   "%tmp_6 = fadd float %Real_3_load, %Real_1_load" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 127 'fadd' 'tmp_6' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [5/8] (4.32ns)   --->   "%tmp_9 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 128 'fadd' 'tmp_9' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [5/8] (4.32ns)   --->   "%tmp_10 = fadd float %Imag_3_load, %Imag_1_load" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 129 'fadd' 'tmp_10' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [5/8] (4.32ns)   --->   "%tmp_12_1 = fadd float %RE_vec_128_a, %tmp_11_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 130 'fadd' 'tmp_12_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [5/8] (4.32ns)   --->   "%tmp_16_1 = fadd float %Imag_1_load, %tmp_15_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 131 'fadd' 'tmp_16_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [5/8] (4.32ns)   --->   "%tmp_20_1 = fadd float %IM_vec_128_a, %tmp_19_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 132 'fadd' 'tmp_20_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [5/8] (4.32ns)   --->   "%tmp_22_1 = fadd float %Real_1_load, %tmp_21_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 133 'fadd' 'tmp_22_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.32>
ST_9 : Operation 134 [4/8] (4.32ns)   --->   "%tmp_5 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 134 'fadd' 'tmp_5' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [4/8] (4.32ns)   --->   "%tmp_6 = fadd float %Real_3_load, %Real_1_load" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 135 'fadd' 'tmp_6' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [4/8] (4.32ns)   --->   "%tmp_9 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 136 'fadd' 'tmp_9' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [4/8] (4.32ns)   --->   "%tmp_10 = fadd float %Imag_3_load, %Imag_1_load" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 137 'fadd' 'tmp_10' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [4/8] (4.32ns)   --->   "%tmp_12_1 = fadd float %RE_vec_128_a, %tmp_11_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 138 'fadd' 'tmp_12_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [4/8] (4.32ns)   --->   "%tmp_16_1 = fadd float %Imag_1_load, %tmp_15_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 139 'fadd' 'tmp_16_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [4/8] (4.32ns)   --->   "%tmp_20_1 = fadd float %IM_vec_128_a, %tmp_19_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 140 'fadd' 'tmp_20_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [4/8] (4.32ns)   --->   "%tmp_22_1 = fadd float %Real_1_load, %tmp_21_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 141 'fadd' 'tmp_22_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.32>
ST_10 : Operation 142 [3/8] (4.32ns)   --->   "%tmp_5 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 142 'fadd' 'tmp_5' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [3/8] (4.32ns)   --->   "%tmp_6 = fadd float %Real_3_load, %Real_1_load" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 143 'fadd' 'tmp_6' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [3/8] (4.32ns)   --->   "%tmp_9 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 144 'fadd' 'tmp_9' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [3/8] (4.32ns)   --->   "%tmp_10 = fadd float %Imag_3_load, %Imag_1_load" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 145 'fadd' 'tmp_10' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [3/8] (4.32ns)   --->   "%tmp_12_1 = fadd float %RE_vec_128_a, %tmp_11_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 146 'fadd' 'tmp_12_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [3/8] (4.32ns)   --->   "%tmp_16_1 = fadd float %Imag_1_load, %tmp_15_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 147 'fadd' 'tmp_16_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [3/8] (4.32ns)   --->   "%tmp_20_1 = fadd float %IM_vec_128_a, %tmp_19_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 148 'fadd' 'tmp_20_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [3/8] (4.32ns)   --->   "%tmp_22_1 = fadd float %Real_1_load, %tmp_21_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 149 'fadd' 'tmp_22_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.32>
ST_11 : Operation 150 [2/8] (4.32ns)   --->   "%tmp_5 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 150 'fadd' 'tmp_5' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [2/8] (4.32ns)   --->   "%tmp_6 = fadd float %Real_3_load, %Real_1_load" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 151 'fadd' 'tmp_6' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [2/8] (4.32ns)   --->   "%tmp_9 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 152 'fadd' 'tmp_9' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [2/8] (4.32ns)   --->   "%tmp_10 = fadd float %Imag_3_load, %Imag_1_load" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 153 'fadd' 'tmp_10' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [2/8] (4.32ns)   --->   "%tmp_12_1 = fadd float %RE_vec_128_a, %tmp_11_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 154 'fadd' 'tmp_12_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [2/8] (4.32ns)   --->   "%tmp_16_1 = fadd float %Imag_1_load, %tmp_15_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 155 'fadd' 'tmp_16_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [2/8] (4.32ns)   --->   "%tmp_20_1 = fadd float %IM_vec_128_a, %tmp_19_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 156 'fadd' 'tmp_20_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [2/8] (4.32ns)   --->   "%tmp_22_1 = fadd float %Real_1_load, %tmp_21_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 157 'fadd' 'tmp_22_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.32>
ST_12 : Operation 158 [1/8] (4.32ns)   --->   "%tmp_5 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 158 'fadd' 'tmp_5' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/8] (4.32ns)   --->   "%tmp_6 = fadd float %Real_3_load, %Real_1_load" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 159 'fadd' 'tmp_6' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/8] (4.32ns)   --->   "%tmp_9 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 160 'fadd' 'tmp_9' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/8] (4.32ns)   --->   "%tmp_10 = fadd float %Imag_3_load, %Imag_1_load" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 161 'fadd' 'tmp_10' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/8] (4.32ns)   --->   "%tmp_12_1 = fadd float %RE_vec_128_a, %tmp_11_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:101]   --->   Operation 162 'fadd' 'tmp_12_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/8] (4.32ns)   --->   "%tmp_16_1 = fadd float %Imag_1_load, %tmp_15_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:102]   --->   Operation 163 'fadd' 'tmp_16_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/8] (4.32ns)   --->   "%tmp_20_1 = fadd float %IM_vec_128_a, %tmp_19_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:107]   --->   Operation 164 'fadd' 'tmp_20_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/8] (4.32ns)   --->   "%tmp_22_1 = fadd float %Real_1_load, %tmp_21_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:108]   --->   Operation 165 'fadd' 'tmp_22_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.80>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_23_1_to_int = bitcast float %tmp_22_1 to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 166 'bitcast' 'tmp_23_1_to_int' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.80ns)   --->   "%tmp_23_1_neg = xor i32 %tmp_23_1_to_int, -2147483648" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 167 'xor' 'tmp_23_1_neg' <Predicate = (!tmp_22)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_17_2_to_int = bitcast float %tmp_6 to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 168 'bitcast' 'tmp_17_2_to_int' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.80ns)   --->   "%tmp_17_2_neg = xor i32 %tmp_17_2_to_int, -2147483648" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 169 'xor' 'tmp_17_2_neg' <Predicate = (!tmp_22)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_23_2_to_int = bitcast float %tmp_10 to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 170 'bitcast' 'tmp_23_2_to_int' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.80ns)   --->   "%tmp_23_2_neg = xor i32 %tmp_23_2_to_int, -2147483648" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 171 'xor' 'tmp_23_2_neg' <Predicate = (!tmp_22)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_17_3_to_int = bitcast float %tmp_16_1 to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 172 'bitcast' 'tmp_17_3_to_int' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.80ns)   --->   "%tmp_17_3_neg = xor i32 %tmp_17_3_to_int, -2147483648" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 173 'xor' 'tmp_17_3_neg' <Predicate = (!tmp_22)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.32>
ST_14 : Operation 174 [8/8] (4.32ns)   --->   "%tmp_7 = fadd float %tmp_6, %tmp_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 174 'fadd' 'tmp_7' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 175 [8/8] (4.32ns)   --->   "%tmp_11 = fadd float %tmp_10, %tmp_9" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 175 'fadd' 'tmp_11' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 176 [8/8] (4.32ns)   --->   "%tmp_18_1 = fadd float %tmp_16_1, %tmp_12_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 176 'fadd' 'tmp_18_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_23_1 = bitcast i32 %tmp_23_1_neg to float" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 177 'bitcast' 'tmp_23_1' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_14 : Operation 178 [8/8] (4.32ns)   --->   "%tmp_24_1 = fadd float %tmp_23_1, %tmp_20_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 178 'fadd' 'tmp_24_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_17_2 = bitcast i32 %tmp_17_2_neg to float" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 179 'bitcast' 'tmp_17_2' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_14 : Operation 180 [8/8] (4.32ns)   --->   "%tmp_18_2 = fadd float %tmp_17_2, %tmp_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 180 'fadd' 'tmp_18_2' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_23_2 = bitcast i32 %tmp_23_2_neg to float" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 181 'bitcast' 'tmp_23_2' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_14 : Operation 182 [8/8] (4.32ns)   --->   "%tmp_24_2 = fadd float %tmp_23_2, %tmp_9" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 182 'fadd' 'tmp_24_2' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_17_3 = bitcast i32 %tmp_17_3_neg to float" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 183 'bitcast' 'tmp_17_3' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_14 : Operation 184 [8/8] (4.32ns)   --->   "%tmp_18_3 = fadd float %tmp_17_3, %tmp_12_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 184 'fadd' 'tmp_18_3' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 185 [8/8] (4.32ns)   --->   "%tmp_24_3 = fadd float %tmp_22_1, %tmp_20_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 185 'fadd' 'tmp_24_3' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.32>
ST_15 : Operation 186 [7/8] (4.32ns)   --->   "%tmp_7 = fadd float %tmp_6, %tmp_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 186 'fadd' 'tmp_7' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [7/8] (4.32ns)   --->   "%tmp_11 = fadd float %tmp_10, %tmp_9" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 187 'fadd' 'tmp_11' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 188 [7/8] (4.32ns)   --->   "%tmp_18_1 = fadd float %tmp_16_1, %tmp_12_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 188 'fadd' 'tmp_18_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [7/8] (4.32ns)   --->   "%tmp_24_1 = fadd float %tmp_23_1, %tmp_20_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 189 'fadd' 'tmp_24_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 190 [7/8] (4.32ns)   --->   "%tmp_18_2 = fadd float %tmp_17_2, %tmp_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 190 'fadd' 'tmp_18_2' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [7/8] (4.32ns)   --->   "%tmp_24_2 = fadd float %tmp_23_2, %tmp_9" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 191 'fadd' 'tmp_24_2' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 192 [7/8] (4.32ns)   --->   "%tmp_18_3 = fadd float %tmp_17_3, %tmp_12_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 192 'fadd' 'tmp_18_3' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [7/8] (4.32ns)   --->   "%tmp_24_3 = fadd float %tmp_22_1, %tmp_20_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 193 'fadd' 'tmp_24_3' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.32>
ST_16 : Operation 194 [6/8] (4.32ns)   --->   "%tmp_7 = fadd float %tmp_6, %tmp_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 194 'fadd' 'tmp_7' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 195 [6/8] (4.32ns)   --->   "%tmp_11 = fadd float %tmp_10, %tmp_9" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 195 'fadd' 'tmp_11' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [6/8] (4.32ns)   --->   "%tmp_18_1 = fadd float %tmp_16_1, %tmp_12_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 196 'fadd' 'tmp_18_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 197 [6/8] (4.32ns)   --->   "%tmp_24_1 = fadd float %tmp_23_1, %tmp_20_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 197 'fadd' 'tmp_24_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 198 [6/8] (4.32ns)   --->   "%tmp_18_2 = fadd float %tmp_17_2, %tmp_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 198 'fadd' 'tmp_18_2' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 199 [6/8] (4.32ns)   --->   "%tmp_24_2 = fadd float %tmp_23_2, %tmp_9" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 199 'fadd' 'tmp_24_2' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 200 [6/8] (4.32ns)   --->   "%tmp_18_3 = fadd float %tmp_17_3, %tmp_12_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 200 'fadd' 'tmp_18_3' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 201 [6/8] (4.32ns)   --->   "%tmp_24_3 = fadd float %tmp_22_1, %tmp_20_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 201 'fadd' 'tmp_24_3' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.32>
ST_17 : Operation 202 [5/8] (4.32ns)   --->   "%tmp_7 = fadd float %tmp_6, %tmp_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 202 'fadd' 'tmp_7' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [5/8] (4.32ns)   --->   "%tmp_11 = fadd float %tmp_10, %tmp_9" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 203 'fadd' 'tmp_11' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 204 [5/8] (4.32ns)   --->   "%tmp_18_1 = fadd float %tmp_16_1, %tmp_12_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 204 'fadd' 'tmp_18_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 205 [5/8] (4.32ns)   --->   "%tmp_24_1 = fadd float %tmp_23_1, %tmp_20_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 205 'fadd' 'tmp_24_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [5/8] (4.32ns)   --->   "%tmp_18_2 = fadd float %tmp_17_2, %tmp_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 206 'fadd' 'tmp_18_2' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [5/8] (4.32ns)   --->   "%tmp_24_2 = fadd float %tmp_23_2, %tmp_9" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 207 'fadd' 'tmp_24_2' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [5/8] (4.32ns)   --->   "%tmp_18_3 = fadd float %tmp_17_3, %tmp_12_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 208 'fadd' 'tmp_18_3' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [5/8] (4.32ns)   --->   "%tmp_24_3 = fadd float %tmp_22_1, %tmp_20_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 209 'fadd' 'tmp_24_3' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.32>
ST_18 : Operation 210 [4/8] (4.32ns)   --->   "%tmp_7 = fadd float %tmp_6, %tmp_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 210 'fadd' 'tmp_7' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [4/8] (4.32ns)   --->   "%tmp_11 = fadd float %tmp_10, %tmp_9" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 211 'fadd' 'tmp_11' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [4/8] (4.32ns)   --->   "%tmp_18_1 = fadd float %tmp_16_1, %tmp_12_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 212 'fadd' 'tmp_18_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [4/8] (4.32ns)   --->   "%tmp_24_1 = fadd float %tmp_23_1, %tmp_20_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 213 'fadd' 'tmp_24_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [4/8] (4.32ns)   --->   "%tmp_18_2 = fadd float %tmp_17_2, %tmp_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 214 'fadd' 'tmp_18_2' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [4/8] (4.32ns)   --->   "%tmp_24_2 = fadd float %tmp_23_2, %tmp_9" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 215 'fadd' 'tmp_24_2' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 216 [4/8] (4.32ns)   --->   "%tmp_18_3 = fadd float %tmp_17_3, %tmp_12_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 216 'fadd' 'tmp_18_3' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [4/8] (4.32ns)   --->   "%tmp_24_3 = fadd float %tmp_22_1, %tmp_20_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 217 'fadd' 'tmp_24_3' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.32>
ST_19 : Operation 218 [3/8] (4.32ns)   --->   "%tmp_7 = fadd float %tmp_6, %tmp_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 218 'fadd' 'tmp_7' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 219 [3/8] (4.32ns)   --->   "%tmp_11 = fadd float %tmp_10, %tmp_9" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 219 'fadd' 'tmp_11' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 220 [3/8] (4.32ns)   --->   "%tmp_18_1 = fadd float %tmp_16_1, %tmp_12_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 220 'fadd' 'tmp_18_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 221 [3/8] (4.32ns)   --->   "%tmp_24_1 = fadd float %tmp_23_1, %tmp_20_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 221 'fadd' 'tmp_24_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 222 [3/8] (4.32ns)   --->   "%tmp_18_2 = fadd float %tmp_17_2, %tmp_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 222 'fadd' 'tmp_18_2' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 223 [3/8] (4.32ns)   --->   "%tmp_24_2 = fadd float %tmp_23_2, %tmp_9" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 223 'fadd' 'tmp_24_2' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 224 [3/8] (4.32ns)   --->   "%tmp_18_3 = fadd float %tmp_17_3, %tmp_12_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 224 'fadd' 'tmp_18_3' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 225 [3/8] (4.32ns)   --->   "%tmp_24_3 = fadd float %tmp_22_1, %tmp_20_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 225 'fadd' 'tmp_24_3' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.32>
ST_20 : Operation 226 [2/8] (4.32ns)   --->   "%tmp_7 = fadd float %tmp_6, %tmp_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 226 'fadd' 'tmp_7' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 227 [2/8] (4.32ns)   --->   "%tmp_11 = fadd float %tmp_10, %tmp_9" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 227 'fadd' 'tmp_11' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 228 [2/8] (4.32ns)   --->   "%tmp_18_1 = fadd float %tmp_16_1, %tmp_12_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 228 'fadd' 'tmp_18_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 229 [2/8] (4.32ns)   --->   "%tmp_24_1 = fadd float %tmp_23_1, %tmp_20_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 229 'fadd' 'tmp_24_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 230 [2/8] (4.32ns)   --->   "%tmp_18_2 = fadd float %tmp_17_2, %tmp_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 230 'fadd' 'tmp_18_2' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 231 [2/8] (4.32ns)   --->   "%tmp_24_2 = fadd float %tmp_23_2, %tmp_9" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 231 'fadd' 'tmp_24_2' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 232 [2/8] (4.32ns)   --->   "%tmp_18_3 = fadd float %tmp_17_3, %tmp_12_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 232 'fadd' 'tmp_18_3' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 233 [2/8] (4.32ns)   --->   "%tmp_24_3 = fadd float %tmp_22_1, %tmp_20_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 233 'fadd' 'tmp_24_3' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.32>
ST_21 : Operation 234 [1/8] (4.32ns)   --->   "%tmp_7 = fadd float %tmp_6, %tmp_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 234 'fadd' 'tmp_7' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 235 [1/8] (4.32ns)   --->   "%tmp_11 = fadd float %tmp_10, %tmp_9" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 235 'fadd' 'tmp_11' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 236 [1/8] (4.32ns)   --->   "%tmp_18_1 = fadd float %tmp_16_1, %tmp_12_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 236 'fadd' 'tmp_18_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 237 [1/8] (4.32ns)   --->   "%tmp_24_1 = fadd float %tmp_23_1, %tmp_20_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 237 'fadd' 'tmp_24_1' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 238 [1/8] (4.32ns)   --->   "%tmp_18_2 = fadd float %tmp_17_2, %tmp_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 238 'fadd' 'tmp_18_2' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 239 [1/8] (4.32ns)   --->   "%tmp_24_2 = fadd float %tmp_23_2, %tmp_9" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 239 'fadd' 'tmp_24_2' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 240 [1/8] (4.32ns)   --->   "%tmp_18_3 = fadd float %tmp_17_3, %tmp_12_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:103]   --->   Operation 240 'fadd' 'tmp_18_3' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 241 [1/8] (4.32ns)   --->   "%tmp_24_3 = fadd float %tmp_22_1, %tmp_20_1" [FFR_Reorder_x_num/Reorder_FFT.cpp:109]   --->   Operation 241 'fadd' 'tmp_24_3' <Predicate = (!tmp_22)> <Delay = 4.32> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.77>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind" [FFR_Reorder_x_num/Reorder_FFT.cpp:72]   --->   Operation 242 'specregionbegin' 'tmp_3' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_22 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFR_Reorder_x_num/Reorder_FFT.cpp:73]   --->   Operation 243 'specpipeline' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_22 : Operation 244 [1/1] (2.77ns)   --->   "store volatile float %tmp_7, float* %Real_0_addr, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:111]   --->   Operation 244 'store' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 245 [1/1] (2.77ns)   --->   "store volatile float %tmp_11, float* %Imag_0_addr, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:112]   --->   Operation 245 'store' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_13 = sext i30 %newIndex to i62" [FFR_Reorder_x_num/Reorder_FFT.cpp:111]   --->   Operation 246 'sext' 'tmp_13' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_22 : Operation 247 [1/1] (0.00ns)   --->   "%newIndex2 = zext i62 %tmp_13 to i64" [FFR_Reorder_x_num/Reorder_FFT.cpp:111]   --->   Operation 247 'zext' 'newIndex2' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_22 : Operation 248 [1/1] (0.00ns)   --->   "%Real_1_addr = getelementptr [4096 x float]* %Real_1, i64 0, i64 %newIndex2" [FFR_Reorder_x_num/Reorder_FFT.cpp:111]   --->   Operation 248 'getelementptr' 'Real_1_addr' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_22 : Operation 249 [1/1] (2.77ns)   --->   "store volatile float %tmp_18_1, float* %Real_1_addr, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:111]   --->   Operation 249 'store' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "%Imag_1_addr = getelementptr [4096 x float]* %Imag_1, i64 0, i64 %newIndex2" [FFR_Reorder_x_num/Reorder_FFT.cpp:112]   --->   Operation 250 'getelementptr' 'Imag_1_addr' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_22 : Operation 251 [1/1] (2.77ns)   --->   "store volatile float %tmp_24_1, float* %Imag_1_addr, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:112]   --->   Operation 251 'store' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%Real_2_addr = getelementptr [4096 x float]* %Real_2, i64 0, i64 %newIndex2" [FFR_Reorder_x_num/Reorder_FFT.cpp:111]   --->   Operation 252 'getelementptr' 'Real_2_addr' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_22 : Operation 253 [1/1] (2.77ns)   --->   "store volatile float %tmp_18_2, float* %Real_2_addr, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:111]   --->   Operation 253 'store' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 254 [1/1] (0.00ns)   --->   "%Imag_2_addr = getelementptr [4096 x float]* %Imag_2, i64 0, i64 %newIndex2" [FFR_Reorder_x_num/Reorder_FFT.cpp:112]   --->   Operation 254 'getelementptr' 'Imag_2_addr' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_22 : Operation 255 [1/1] (2.77ns)   --->   "store volatile float %tmp_24_2, float* %Imag_2_addr, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:112]   --->   Operation 255 'store' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 256 [1/1] (0.00ns)   --->   "%Real_3_addr = getelementptr [4096 x float]* %Real_3, i64 0, i64 %newIndex2" [FFR_Reorder_x_num/Reorder_FFT.cpp:111]   --->   Operation 256 'getelementptr' 'Real_3_addr' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_22 : Operation 257 [1/1] (2.77ns)   --->   "store volatile float %tmp_18_3, float* %Real_3_addr, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:111]   --->   Operation 257 'store' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 258 [1/1] (0.00ns)   --->   "%Imag_3_addr = getelementptr [4096 x float]* %Imag_3, i64 0, i64 %newIndex2" [FFR_Reorder_x_num/Reorder_FFT.cpp:112]   --->   Operation 258 'getelementptr' 'Imag_3_addr' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_22 : Operation 259 [1/1] (2.77ns)   --->   "store volatile float %tmp_24_3, float* %Imag_3_addr, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:112]   --->   Operation 259 'store' <Predicate = (!tmp_22)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 260 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_3) nounwind" [FFR_Reorder_x_num/Reorder_FFT.cpp:116]   --->   Operation 260 'specregionend' 'empty' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_22 : Operation 261 [1/1] (0.00ns)   --->   "br label %0" [FFR_Reorder_x_num/Reorder_FFT.cpp:72]   --->   Operation 261 'br' <Predicate = (!tmp_22)> <Delay = 0.00>

State 23 <SV = 3> <Delay = 2.76>
ST_23 : Operation 262 [1/1] (0.00ns)   --->   "%indexJ = alloca i32"   --->   Operation 262 'alloca' 'indexJ' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 263 [1/1] (0.00ns)   --->   "%indexI = alloca i32"   --->   Operation 263 'alloca' 'indexI' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 264 [1/1] (1.96ns)   --->   "%tmp_8 = icmp eq i32 %num_word_read, 16384" [FFR_Reorder_x_num/Reorder_FFT.cpp:133]   --->   Operation 264 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_14 = sext i12 %leng_reorder_2 to i13" [FFR_Reorder_x_num/Reorder_FFT.cpp:58]   --->   Operation 265 'sext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%sel_tmp1 = xor i1 %tmp, true" [FFR_Reorder_x_num/Reorder_FFT.cpp:53]   --->   Operation 266 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 267 [1/1] (0.80ns) (out node of the LUT)   --->   "%sel_tmp2 = and i1 %tmp_1, %sel_tmp1" [FFR_Reorder_x_num/Reorder_FFT.cpp:128]   --->   Operation 267 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %tmp_4, true" [FFR_Reorder_x_num/Reorder_FFT.cpp:128]   --->   Operation 268 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 269 [1/1] (0.80ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_8, %sel_tmp6" [FFR_Reorder_x_num/Reorder_FFT.cpp:133]   --->   Operation 269 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 270 [1/1] (0.46ns)   --->   "br label %.preheader" [FFR_Reorder_x_num/Reorder_FFT.cpp:118]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.46>

State 24 <SV = 4> <Delay = 2.77>
ST_24 : Operation 271 [1/1] (0.00ns)   --->   "%i = phi i13 [ %i_1, %._crit_edge52672 ], [ 0, %.preheader.preheader ]"   --->   Operation 271 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 272 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 8064, i64 0) nounwind"   --->   Operation 272 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 273 [1/1] (1.90ns)   --->   "%exitcond = icmp eq i13 %i, %tmp_14" [FFR_Reorder_x_num/Reorder_FFT.cpp:118]   --->   Operation 273 'icmp' 'exitcond' <Predicate = true> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 274 [1/1] (1.53ns)   --->   "%i_1 = add i13 %i, 1" [FFR_Reorder_x_num/Reorder_FFT.cpp:118]   --->   Operation 274 'add' 'i_1' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 275 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %1, label %_ifconv" [FFR_Reorder_x_num/Reorder_FFT.cpp:118]   --->   Operation 275 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind" [FFR_Reorder_x_num/Reorder_FFT.cpp:119]   --->   Operation 276 'specregionbegin' 'tmp_15' <Predicate = (!exitcond)> <Delay = 0.00>
ST_24 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_s = zext i13 %i to i64" [FFR_Reorder_x_num/Reorder_FFT.cpp:125]   --->   Operation 277 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_24 : Operation 278 [1/1] (0.00ns)   --->   "%lut_reorder_I_1024_a = getelementptr [480 x i10]* @lut_reorder_I_1024, i64 0, i64 %tmp_s" [FFR_Reorder_x_num/Reorder_FFT.cpp:125]   --->   Operation 278 'getelementptr' 'lut_reorder_I_1024_a' <Predicate = (!exitcond & tmp & !sel_tmp2 & !sel_tmp7)> <Delay = 0.00>
ST_24 : Operation 279 [2/2] (2.77ns)   --->   "%indexI_1 = load i10* %lut_reorder_I_1024_a, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:125]   --->   Operation 279 'load' 'indexI_1' <Predicate = (!exitcond & tmp & !sel_tmp2 & !sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_24 : Operation 280 [1/1] (0.00ns)   --->   "%lut_reorder_J_1024_a = getelementptr [480 x i10]* @lut_reorder_J_1024, i64 0, i64 %tmp_s" [FFR_Reorder_x_num/Reorder_FFT.cpp:126]   --->   Operation 280 'getelementptr' 'lut_reorder_J_1024_a' <Predicate = (!exitcond & tmp & !sel_tmp2 & !sel_tmp7)> <Delay = 0.00>
ST_24 : Operation 281 [2/2] (2.77ns)   --->   "%indexJ_1 = load i10* %lut_reorder_J_1024_a, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:126]   --->   Operation 281 'load' 'indexJ_1' <Predicate = (!exitcond & tmp & !sel_tmp2 & !sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_24 : Operation 282 [1/1] (0.00ns)   --->   "%lut_reorder_I_4096_a = getelementptr [2016 x i10]* @lut_reorder_I_4096, i64 0, i64 %tmp_s" [FFR_Reorder_x_num/Reorder_FFT.cpp:130]   --->   Operation 282 'getelementptr' 'lut_reorder_I_4096_a' <Predicate = (!exitcond & sel_tmp2 & !sel_tmp7)> <Delay = 0.00>
ST_24 : Operation 283 [2/2] (2.77ns)   --->   "%indexI_2 = load i10* %lut_reorder_I_4096_a, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:130]   --->   Operation 283 'load' 'indexI_2' <Predicate = (!exitcond & sel_tmp2 & !sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_24 : Operation 284 [1/1] (0.00ns)   --->   "%lut_reorder_J_4096_a = getelementptr [2016 x i12]* @lut_reorder_J_4096, i64 0, i64 %tmp_s" [FFR_Reorder_x_num/Reorder_FFT.cpp:131]   --->   Operation 284 'getelementptr' 'lut_reorder_J_4096_a' <Predicate = (!exitcond & sel_tmp2 & !sel_tmp7)> <Delay = 0.00>
ST_24 : Operation 285 [2/2] (2.77ns)   --->   "%indexJ_2 = load i12* %lut_reorder_J_4096_a, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:131]   --->   Operation 285 'load' 'indexJ_2' <Predicate = (!exitcond & sel_tmp2 & !sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_24 : Operation 286 [1/1] (0.00ns)   --->   "%lut_reorder_I_16384_s = getelementptr [8064 x i9]* @lut_reorder_I_16384, i64 0, i64 %tmp_s" [FFR_Reorder_x_num/Reorder_FFT.cpp:135]   --->   Operation 286 'getelementptr' 'lut_reorder_I_16384_s' <Predicate = (!exitcond & sel_tmp7)> <Delay = 0.00>
ST_24 : Operation 287 [2/2] (2.77ns)   --->   "%indexI_4 = load i9* %lut_reorder_I_16384_s, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:135]   --->   Operation 287 'load' 'indexI_4' <Predicate = (!exitcond & sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_24 : Operation 288 [1/1] (0.00ns)   --->   "%lut_reorder_J_16384_s = getelementptr [8064 x i14]* @lut_reorder_J_16384, i64 0, i64 %tmp_s" [FFR_Reorder_x_num/Reorder_FFT.cpp:136]   --->   Operation 288 'getelementptr' 'lut_reorder_J_16384_s' <Predicate = (!exitcond & sel_tmp7)> <Delay = 0.00>
ST_24 : Operation 289 [2/2] (2.77ns)   --->   "%indexJ_4 = load i14* %lut_reorder_J_16384_s, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:136]   --->   Operation 289 'load' 'indexJ_4' <Predicate = (!exitcond & sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_24 : Operation 290 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_15) nounwind" [FFR_Reorder_x_num/Reorder_FFT.cpp:146]   --->   Operation 290 'specregionend' 'empty_12' <Predicate = (!exitcond)> <Delay = 0.00>
ST_24 : Operation 291 [1/1] (0.00ns)   --->   "br label %.preheader" [FFR_Reorder_x_num/Reorder_FFT.cpp:118]   --->   Operation 291 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 25 <SV = 5> <Delay = 4.18>
ST_25 : Operation 292 [1/1] (0.00ns)   --->   "%indexJ_load = load i32* %indexJ"   --->   Operation 292 'load' 'indexJ_load' <Predicate = (!exitcond & !tmp & !sel_tmp2 & !sel_tmp7)> <Delay = 0.00>
ST_25 : Operation 293 [1/2] (2.77ns)   --->   "%indexI_1 = load i10* %lut_reorder_I_1024_a, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:125]   --->   Operation 293 'load' 'indexI_1' <Predicate = (!exitcond & tmp & !sel_tmp2 & !sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_25 : Operation 294 [1/2] (2.77ns)   --->   "%indexJ_1 = load i10* %lut_reorder_J_1024_a, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:126]   --->   Operation 294 'load' 'indexJ_1' <Predicate = (!exitcond & tmp & !sel_tmp2 & !sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_25 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node indexJ_6)   --->   "%indexJ_1_cast = zext i10 %indexJ_1 to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:126]   --->   Operation 295 'zext' 'indexJ_1_cast' <Predicate = (!exitcond & tmp & !sel_tmp2 & !sel_tmp7)> <Delay = 0.00>
ST_25 : Operation 296 [1/2] (2.77ns)   --->   "%indexI_2 = load i10* %lut_reorder_I_4096_a, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:130]   --->   Operation 296 'load' 'indexI_2' <Predicate = (!exitcond & sel_tmp2 & !sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_25 : Operation 297 [1/2] (2.77ns)   --->   "%indexJ_2 = load i12* %lut_reorder_J_4096_a, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:131]   --->   Operation 297 'load' 'indexJ_2' <Predicate = (!exitcond & sel_tmp2 & !sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_25 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node indexJ_6)   --->   "%indexJ_2_cast = zext i12 %indexJ_2 to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:131]   --->   Operation 298 'zext' 'indexJ_2_cast' <Predicate = (!exitcond & sel_tmp2 & !sel_tmp7)> <Delay = 0.00>
ST_25 : Operation 299 [1/2] (2.77ns)   --->   "%indexI_4 = load i9* %lut_reorder_I_16384_s, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:135]   --->   Operation 299 'load' 'indexI_4' <Predicate = (!exitcond & sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_25 : Operation 300 [1/2] (2.77ns)   --->   "%indexJ_4 = load i14* %lut_reorder_J_16384_s, align 2" [FFR_Reorder_x_num/Reorder_FFT.cpp:136]   --->   Operation 300 'load' 'indexJ_4' <Predicate = (!exitcond & sel_tmp7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8064> <ROM>
ST_25 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node indexJ_3)   --->   "%indexJ_4_cast = zext i14 %indexJ_4 to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:136]   --->   Operation 301 'zext' 'indexJ_4_cast' <Predicate = (!exitcond & sel_tmp7)> <Delay = 0.00>
ST_25 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node indexJ_6)   --->   "%indexJ_5 = select i1 %tmp, i32 %indexJ_1_cast, i32 %indexJ_load" [FFR_Reorder_x_num/Reorder_FFT.cpp:53]   --->   Operation 302 'select' 'indexJ_5' <Predicate = (!exitcond & !sel_tmp2 & !sel_tmp7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 303 [1/1] (0.70ns) (out node of the LUT)   --->   "%indexJ_6 = select i1 %sel_tmp2, i32 %indexJ_2_cast, i32 %indexJ_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:128]   --->   Operation 303 'select' 'indexJ_6' <Predicate = (!exitcond & !sel_tmp7)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 304 [1/1] (0.70ns) (out node of the LUT)   --->   "%indexJ_3 = select i1 %sel_tmp7, i32 %indexJ_4_cast, i32 %indexJ_6" [FFR_Reorder_x_num/Reorder_FFT.cpp:133]   --->   Operation 304 'select' 'indexJ_3' <Predicate = (!exitcond)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i32 %indexJ_3 to i2" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 305 'trunc' 'tmp_24' <Predicate = (!exitcond)> <Delay = 0.00>
ST_25 : Operation 306 [1/1] (0.00ns)   --->   "%newIndex5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %indexJ_3, i32 2, i32 31)" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 306 'partselect' 'newIndex5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_25 : Operation 307 [1/1] (0.00ns)   --->   "store i32 %indexJ_3, i32* %indexJ" [FFR_Reorder_x_num/Reorder_FFT.cpp:133]   --->   Operation 307 'store' <Predicate = (!exitcond)> <Delay = 0.00>

State 26 <SV = 6> <Delay = 2.77>
ST_26 : Operation 308 [1/1] (0.00ns)   --->   "%newIndex6 = zext i30 %newIndex5 to i64" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 308 'zext' 'newIndex6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 309 [1/1] (0.00ns)   --->   "%Real_0_addr_2 = getelementptr [4096 x float]* %Real_0, i64 0, i64 %newIndex6" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 309 'getelementptr' 'Real_0_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 310 [1/1] (0.00ns)   --->   "%Real_1_addr_2 = getelementptr [4096 x float]* %Real_1, i64 0, i64 %newIndex6" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 310 'getelementptr' 'Real_1_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 311 [1/1] (0.00ns)   --->   "%Real_2_addr_2 = getelementptr [4096 x float]* %Real_2, i64 0, i64 %newIndex6" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 311 'getelementptr' 'Real_2_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 312 [1/1] (0.00ns)   --->   "%Real_3_addr_2 = getelementptr [4096 x float]* %Real_3, i64 0, i64 %newIndex6" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 312 'getelementptr' 'Real_3_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 313 [2/2] (2.77ns)   --->   "%Real_0_load_1 = load float* %Real_0_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 313 'load' 'Real_0_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 314 [2/2] (2.77ns)   --->   "%Real_1_load_2 = load float* %Real_1_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 314 'load' 'Real_1_load_2' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 315 [2/2] (2.77ns)   --->   "%Real_2_load_1 = load float* %Real_2_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 315 'load' 'Real_2_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 316 [2/2] (2.77ns)   --->   "%Real_3_load_2 = load float* %Real_3_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 316 'load' 'Real_3_load_2' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 317 [1/1] (0.00ns)   --->   "%Imag_0_addr_2 = getelementptr [4096 x float]* %Imag_0, i64 0, i64 %newIndex6" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 317 'getelementptr' 'Imag_0_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 318 [1/1] (0.00ns)   --->   "%Imag_1_addr_2 = getelementptr [4096 x float]* %Imag_1, i64 0, i64 %newIndex6" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 318 'getelementptr' 'Imag_1_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 319 [1/1] (0.00ns)   --->   "%Imag_2_addr_2 = getelementptr [4096 x float]* %Imag_2, i64 0, i64 %newIndex6" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 319 'getelementptr' 'Imag_2_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 320 [1/1] (0.00ns)   --->   "%Imag_3_addr_2 = getelementptr [4096 x float]* %Imag_3, i64 0, i64 %newIndex6" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 320 'getelementptr' 'Imag_3_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_26 : Operation 321 [2/2] (2.77ns)   --->   "%Imag_0_load_1 = load float* %Imag_0_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 321 'load' 'Imag_0_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 322 [2/2] (2.77ns)   --->   "%Imag_1_load_2 = load float* %Imag_1_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 322 'load' 'Imag_1_load_2' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 323 [2/2] (2.77ns)   --->   "%Imag_2_load_1 = load float* %Imag_2_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 323 'load' 'Imag_2_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 324 [2/2] (2.77ns)   --->   "%Imag_3_load_2 = load float* %Imag_3_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 324 'load' 'Imag_3_load_2' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 325 [1/1] (0.96ns)   --->   "switch i2 %tmp_24, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]" [FFR_Reorder_x_num/Reorder_FFT.cpp:144]   --->   Operation 325 'switch' <Predicate = (!exitcond)> <Delay = 0.96>
ST_26 : Operation 326 [1/1] (0.96ns)   --->   "switch i2 %tmp_24, label %branch1176 [
    i2 0, label %branch873
    i2 1, label %branch974
    i2 -2, label %branch1075
  ]" [FFR_Reorder_x_num/Reorder_FFT.cpp:145]   --->   Operation 326 'switch' <Predicate = (!exitcond)> <Delay = 0.96>

State 27 <SV = 7> <Delay = 4.19>
ST_27 : Operation 327 [1/1] (0.00ns)   --->   "%indexI_load = load i32* %indexI"   --->   Operation 327 'load' 'indexI_load' <Predicate = (!exitcond & !tmp & !sel_tmp2 & !sel_tmp7)> <Delay = 0.00>
ST_27 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node indexI_6)   --->   "%indexI_1_cast = zext i10 %indexI_1 to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:125]   --->   Operation 328 'zext' 'indexI_1_cast' <Predicate = (!exitcond & tmp & !sel_tmp2 & !sel_tmp7)> <Delay = 0.00>
ST_27 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node indexI_6)   --->   "%indexI_2_cast = zext i10 %indexI_2 to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:130]   --->   Operation 329 'zext' 'indexI_2_cast' <Predicate = (!exitcond & sel_tmp2 & !sel_tmp7)> <Delay = 0.00>
ST_27 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node indexI_3)   --->   "%indexI_4_cast = zext i9 %indexI_4 to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:135]   --->   Operation 330 'zext' 'indexI_4_cast' <Predicate = (!exitcond & sel_tmp7)> <Delay = 0.00>
ST_27 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node indexI_6)   --->   "%indexI_5 = select i1 %tmp, i32 %indexI_1_cast, i32 %indexI_load" [FFR_Reorder_x_num/Reorder_FFT.cpp:53]   --->   Operation 331 'select' 'indexI_5' <Predicate = (!exitcond & !sel_tmp2 & !sel_tmp7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 332 [1/1] (0.70ns) (out node of the LUT)   --->   "%indexI_6 = select i1 %sel_tmp2, i32 %indexI_2_cast, i32 %indexI_5" [FFR_Reorder_x_num/Reorder_FFT.cpp:128]   --->   Operation 332 'select' 'indexI_6' <Predicate = (!exitcond & !sel_tmp7)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 333 [1/1] (0.70ns) (out node of the LUT)   --->   "%indexI_3 = select i1 %sel_tmp7, i32 %indexI_4_cast, i32 %indexI_6" [FFR_Reorder_x_num/Reorder_FFT.cpp:133]   --->   Operation 333 'select' 'indexI_3' <Predicate = (!exitcond)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i32 %indexI_3 to i2" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 334 'trunc' 'tmp_23' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 335 [1/1] (0.00ns)   --->   "%newIndex3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %indexI_3, i32 2, i32 31)" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 335 'partselect' 'newIndex3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 336 [1/1] (0.00ns)   --->   "%newIndex4 = zext i30 %newIndex3 to i64" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 336 'zext' 'newIndex4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 337 [1/1] (0.00ns)   --->   "%Real_0_addr_1 = getelementptr [4096 x float]* %Real_0, i64 0, i64 %newIndex4" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 337 'getelementptr' 'Real_0_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 338 [1/1] (0.00ns)   --->   "%Real_1_addr_1 = getelementptr [4096 x float]* %Real_1, i64 0, i64 %newIndex4" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 338 'getelementptr' 'Real_1_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 339 [1/1] (0.00ns)   --->   "%Real_2_addr_1 = getelementptr [4096 x float]* %Real_2, i64 0, i64 %newIndex4" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 339 'getelementptr' 'Real_2_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 340 [1/1] (0.00ns)   --->   "%Real_3_addr_1 = getelementptr [4096 x float]* %Real_3, i64 0, i64 %newIndex4" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 340 'getelementptr' 'Real_3_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 341 [2/2] (2.77ns)   --->   "%Real_0_load = load float* %Real_0_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 341 'load' 'Real_0_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 342 [2/2] (2.77ns)   --->   "%Real_1_load_1 = load float* %Real_1_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 342 'load' 'Real_1_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 343 [2/2] (2.77ns)   --->   "%Real_2_load = load float* %Real_2_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 343 'load' 'Real_2_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 344 [2/2] (2.77ns)   --->   "%Real_3_load_1 = load float* %Real_3_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 344 'load' 'Real_3_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 345 [1/1] (0.00ns)   --->   "%Imag_0_addr_1 = getelementptr [4096 x float]* %Imag_0, i64 0, i64 %newIndex4" [FFR_Reorder_x_num/Reorder_FFT.cpp:141]   --->   Operation 345 'getelementptr' 'Imag_0_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 346 [1/1] (0.00ns)   --->   "%Imag_1_addr_1 = getelementptr [4096 x float]* %Imag_1, i64 0, i64 %newIndex4" [FFR_Reorder_x_num/Reorder_FFT.cpp:141]   --->   Operation 346 'getelementptr' 'Imag_1_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 347 [1/1] (0.00ns)   --->   "%Imag_2_addr_1 = getelementptr [4096 x float]* %Imag_2, i64 0, i64 %newIndex4" [FFR_Reorder_x_num/Reorder_FFT.cpp:141]   --->   Operation 347 'getelementptr' 'Imag_2_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 348 [1/1] (0.00ns)   --->   "%Imag_3_addr_1 = getelementptr [4096 x float]* %Imag_3, i64 0, i64 %newIndex4" [FFR_Reorder_x_num/Reorder_FFT.cpp:141]   --->   Operation 348 'getelementptr' 'Imag_3_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 349 [2/2] (2.77ns)   --->   "%Imag_0_load = load float* %Imag_0_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:141]   --->   Operation 349 'load' 'Imag_0_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 350 [2/2] (2.77ns)   --->   "%Imag_1_load_1 = load float* %Imag_1_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:141]   --->   Operation 350 'load' 'Imag_1_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 351 [2/2] (2.77ns)   --->   "%Imag_2_load = load float* %Imag_2_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:141]   --->   Operation 351 'load' 'Imag_2_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 352 [2/2] (2.77ns)   --->   "%Imag_3_load_1 = load float* %Imag_3_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:141]   --->   Operation 352 'load' 'Imag_3_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 353 [1/1] (0.00ns)   --->   "%arrayNo1 = zext i2 %tmp_24 to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 353 'zext' 'arrayNo1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 354 [1/2] (2.77ns)   --->   "%Real_0_load_1 = load float* %Real_0_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 354 'load' 'Real_0_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 355 [1/2] (2.77ns)   --->   "%Real_1_load_2 = load float* %Real_1_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 355 'load' 'Real_1_load_2' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 356 [1/2] (2.77ns)   --->   "%Real_2_load_1 = load float* %Real_2_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 356 'load' 'Real_2_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 357 [1/2] (2.77ns)   --->   "%Real_3_load_2 = load float* %Real_3_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 357 'load' 'Real_3_load_2' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 358 [1/1] (1.42ns)   --->   "%tmp_16 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %Real_0_load_1, float %Real_1_load_2, float %Real_2_load_1, float %Real_3_load_2, i32 %arrayNo1)" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 358 'mux' 'tmp_16' <Predicate = (!exitcond)> <Delay = 1.42> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 359 [1/1] (0.00ns)   --->   "store i32 %indexI_3, i32* %indexI" [FFR_Reorder_x_num/Reorder_FFT.cpp:133]   --->   Operation 359 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_27 : Operation 360 [1/2] (2.77ns)   --->   "%Imag_0_load_1 = load float* %Imag_0_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 360 'load' 'Imag_0_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 361 [1/2] (2.77ns)   --->   "%Imag_1_load_2 = load float* %Imag_1_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 361 'load' 'Imag_1_load_2' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 362 [1/2] (2.77ns)   --->   "%Imag_2_load_1 = load float* %Imag_2_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 362 'load' 'Imag_2_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 363 [1/2] (2.77ns)   --->   "%Imag_3_load_2 = load float* %Imag_3_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 363 'load' 'Imag_3_load_2' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 364 [1/1] (1.42ns)   --->   "%tmp_17 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %Imag_0_load_1, float %Imag_1_load_2, float %Imag_2_load_1, float %Imag_3_load_2, i32 %arrayNo1)" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 364 'mux' 'tmp_17' <Predicate = (!exitcond)> <Delay = 1.42> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 365 [1/1] (0.96ns)   --->   "switch i2 %tmp_23, label %branch760 [
    i2 0, label %branch457
    i2 1, label %branch558
    i2 -2, label %branch659
  ]" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 365 'switch' <Predicate = (!exitcond)> <Delay = 0.96>

State 28 <SV = 8> <Delay = 4.19>
ST_28 : Operation 366 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFR_Reorder_x_num/Reorder_FFT.cpp:120]   --->   Operation 366 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 367 [1/1] (0.00ns)   --->   "%arrayNo = zext i2 %tmp_23 to i32" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 367 'zext' 'arrayNo' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 368 [1/2] (2.77ns)   --->   "%Real_0_load = load float* %Real_0_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 368 'load' 'Real_0_load' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 369 [1/2] (2.77ns)   --->   "%Real_1_load_1 = load float* %Real_1_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 369 'load' 'Real_1_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 370 [1/2] (2.77ns)   --->   "%Real_2_load = load float* %Real_2_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 370 'load' 'Real_2_load' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 371 [1/2] (2.77ns)   --->   "%Real_3_load_1 = load float* %Real_3_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 371 'load' 'Real_3_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 372 [1/1] (1.42ns)   --->   "%tempr = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %Real_0_load, float %Real_1_load_1, float %Real_2_load, float %Real_3_load_1, i32 %arrayNo)" [FFR_Reorder_x_num/Reorder_FFT.cpp:140]   --->   Operation 372 'mux' 'tempr' <Predicate = true> <Delay = 1.42> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 373 [1/2] (2.77ns)   --->   "%Imag_0_load = load float* %Imag_0_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:141]   --->   Operation 373 'load' 'Imag_0_load' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 374 [1/2] (2.77ns)   --->   "%Imag_1_load_1 = load float* %Imag_1_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:141]   --->   Operation 374 'load' 'Imag_1_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 375 [1/2] (2.77ns)   --->   "%Imag_2_load = load float* %Imag_2_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:141]   --->   Operation 375 'load' 'Imag_2_load' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 376 [1/2] (2.77ns)   --->   "%Imag_3_load_1 = load float* %Imag_3_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:141]   --->   Operation 376 'load' 'Imag_3_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 377 [1/1] (1.42ns)   --->   "%tempi = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %Imag_0_load, float %Imag_1_load_1, float %Imag_2_load, float %Imag_3_load_1, i32 %arrayNo)" [FFR_Reorder_x_num/Reorder_FFT.cpp:141]   --->   Operation 377 'mux' 'tempi' <Predicate = true> <Delay = 1.42> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 378 [1/1] (0.96ns)   --->   "switch i2 %tmp_23, label %branch19 [
    i2 0, label %branch16
    i2 1, label %branch17
    i2 -2, label %branch18
  ]" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 378 'switch' <Predicate = true> <Delay = 0.96>
ST_28 : Operation 379 [1/1] (2.77ns)   --->   "store volatile float %tmp_16, float* %Real_2_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 379 'store' <Predicate = (tmp_23 == 2)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 380 [1/1] (0.00ns)   --->   "br label %._crit_edge535" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 380 'br' <Predicate = (tmp_23 == 2)> <Delay = 0.00>
ST_28 : Operation 381 [1/1] (2.77ns)   --->   "store volatile float %tmp_16, float* %Real_1_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 381 'store' <Predicate = (tmp_23 == 1)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 382 [1/1] (0.00ns)   --->   "br label %._crit_edge535" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 382 'br' <Predicate = (tmp_23 == 1)> <Delay = 0.00>
ST_28 : Operation 383 [1/1] (2.77ns)   --->   "store volatile float %tmp_16, float* %Real_0_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 383 'store' <Predicate = (tmp_23 == 0)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 384 [1/1] (0.00ns)   --->   "br label %._crit_edge535" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 384 'br' <Predicate = (tmp_23 == 0)> <Delay = 0.00>
ST_28 : Operation 385 [1/1] (2.77ns)   --->   "store volatile float %tmp_16, float* %Real_3_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 385 'store' <Predicate = (tmp_23 == 3)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 386 [1/1] (0.00ns)   --->   "br label %._crit_edge535" [FFR_Reorder_x_num/Reorder_FFT.cpp:142]   --->   Operation 386 'br' <Predicate = (tmp_23 == 3)> <Delay = 0.00>
ST_28 : Operation 387 [1/1] (2.77ns)   --->   "store volatile float %tmp_17, float* %Imag_2_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 387 'store' <Predicate = (tmp_23 == 2)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 388 [1/1] (0.00ns)   --->   "br label %._crit_edge53556" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 388 'br' <Predicate = (tmp_23 == 2)> <Delay = 0.00>
ST_28 : Operation 389 [1/1] (2.77ns)   --->   "store volatile float %tmp_17, float* %Imag_1_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 389 'store' <Predicate = (tmp_23 == 1)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 390 [1/1] (0.00ns)   --->   "br label %._crit_edge53556" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 390 'br' <Predicate = (tmp_23 == 1)> <Delay = 0.00>
ST_28 : Operation 391 [1/1] (2.77ns)   --->   "store volatile float %tmp_17, float* %Imag_0_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 391 'store' <Predicate = (tmp_23 == 0)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 392 [1/1] (0.00ns)   --->   "br label %._crit_edge53556" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 392 'br' <Predicate = (tmp_23 == 0)> <Delay = 0.00>
ST_28 : Operation 393 [1/1] (2.77ns)   --->   "store volatile float %tmp_17, float* %Imag_3_addr_1, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 393 'store' <Predicate = (tmp_23 == 3)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 394 [1/1] (0.00ns)   --->   "br label %._crit_edge53556" [FFR_Reorder_x_num/Reorder_FFT.cpp:143]   --->   Operation 394 'br' <Predicate = (tmp_23 == 3)> <Delay = 0.00>

State 29 <SV = 9> <Delay = 2.77>
ST_29 : Operation 395 [1/1] (2.77ns)   --->   "store volatile float %tempr, float* %Real_2_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:144]   --->   Operation 395 'store' <Predicate = (tmp_24 == 2)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 396 [1/1] (0.00ns)   --->   "br label %._crit_edge526" [FFR_Reorder_x_num/Reorder_FFT.cpp:144]   --->   Operation 396 'br' <Predicate = (tmp_24 == 2)> <Delay = 0.00>
ST_29 : Operation 397 [1/1] (2.77ns)   --->   "store volatile float %tempr, float* %Real_1_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:144]   --->   Operation 397 'store' <Predicate = (tmp_24 == 1)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 398 [1/1] (0.00ns)   --->   "br label %._crit_edge526" [FFR_Reorder_x_num/Reorder_FFT.cpp:144]   --->   Operation 398 'br' <Predicate = (tmp_24 == 1)> <Delay = 0.00>
ST_29 : Operation 399 [1/1] (2.77ns)   --->   "store volatile float %tempr, float* %Real_0_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:144]   --->   Operation 399 'store' <Predicate = (tmp_24 == 0)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 400 [1/1] (0.00ns)   --->   "br label %._crit_edge526" [FFR_Reorder_x_num/Reorder_FFT.cpp:144]   --->   Operation 400 'br' <Predicate = (tmp_24 == 0)> <Delay = 0.00>
ST_29 : Operation 401 [1/1] (2.77ns)   --->   "store volatile float %tempr, float* %Real_3_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:144]   --->   Operation 401 'store' <Predicate = (tmp_24 == 3)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 402 [1/1] (0.00ns)   --->   "br label %._crit_edge526" [FFR_Reorder_x_num/Reorder_FFT.cpp:144]   --->   Operation 402 'br' <Predicate = (tmp_24 == 3)> <Delay = 0.00>
ST_29 : Operation 403 [1/1] (2.77ns)   --->   "store volatile float %tempi, float* %Imag_2_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:145]   --->   Operation 403 'store' <Predicate = (tmp_24 == 2)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 404 [1/1] (0.00ns)   --->   "br label %._crit_edge52672" [FFR_Reorder_x_num/Reorder_FFT.cpp:145]   --->   Operation 404 'br' <Predicate = (tmp_24 == 2)> <Delay = 0.00>
ST_29 : Operation 405 [1/1] (2.77ns)   --->   "store volatile float %tempi, float* %Imag_1_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:145]   --->   Operation 405 'store' <Predicate = (tmp_24 == 1)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 406 [1/1] (0.00ns)   --->   "br label %._crit_edge52672" [FFR_Reorder_x_num/Reorder_FFT.cpp:145]   --->   Operation 406 'br' <Predicate = (tmp_24 == 1)> <Delay = 0.00>
ST_29 : Operation 407 [1/1] (2.77ns)   --->   "store volatile float %tempi, float* %Imag_0_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:145]   --->   Operation 407 'store' <Predicate = (tmp_24 == 0)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 408 [1/1] (0.00ns)   --->   "br label %._crit_edge52672" [FFR_Reorder_x_num/Reorder_FFT.cpp:145]   --->   Operation 408 'br' <Predicate = (tmp_24 == 0)> <Delay = 0.00>
ST_29 : Operation 409 [1/1] (2.77ns)   --->   "store volatile float %tempi, float* %Imag_3_addr_2, align 4" [FFR_Reorder_x_num/Reorder_FFT.cpp:145]   --->   Operation 409 'store' <Predicate = (tmp_24 == 3)> <Delay = 2.77> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 410 [1/1] (0.00ns)   --->   "br label %._crit_edge52672" [FFR_Reorder_x_num/Reorder_FFT.cpp:145]   --->   Operation 410 'br' <Predicate = (tmp_24 == 3)> <Delay = 0.00>

State 30 <SV = 5> <Delay = 0.00>
ST_30 : Operation 411 [1/1] (0.00ns)   --->   "ret void" [FFR_Reorder_x_num/Reorder_FFT.cpp:148]   --->   Operation 411 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_word]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Real_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ Real_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ Real_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ Real_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ Imag_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ Imag_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ Imag_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ Imag_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ lut_reorder_I_1024]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lut_reorder_J_1024]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lut_reorder_I_4096]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lut_reorder_J_4096]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lut_reorder_I_16384]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lut_reorder_J_16384]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
num_word_read         (read             ) [ 0011111111111111111111110000000]
p_neg                 (sub              ) [ 0000000000000000000000000000000]
p_lshr                (partselect       ) [ 0010000000000000000000000000000]
StgValue_34           (specbitsmap      ) [ 0000000000000000000000000000000]
StgValue_35           (specbitsmap      ) [ 0000000000000000000000000000000]
StgValue_36           (specbitsmap      ) [ 0000000000000000000000000000000]
StgValue_37           (specbitsmap      ) [ 0000000000000000000000000000000]
StgValue_38           (specbitsmap      ) [ 0000000000000000000000000000000]
StgValue_39           (specbitsmap      ) [ 0000000000000000000000000000000]
StgValue_40           (specbitsmap      ) [ 0000000000000000000000000000000]
StgValue_41           (specbitsmap      ) [ 0000000000000000000000000000000]
StgValue_42           (specbitsmap      ) [ 0000000000000000000000000000000]
StgValue_43           (spectopmodule    ) [ 0000000000000000000000000000000]
StgValue_44           (specmemcore      ) [ 0000000000000000000000000000000]
StgValue_45           (specmemcore      ) [ 0000000000000000000000000000000]
tmp                   (icmp             ) [ 0001111111111111111111111111110]
tmp_1                 (icmp             ) [ 0001111111111111111111110000000]
p_cast                (select           ) [ 0000000000000000000000000000000]
tmp_4                 (or               ) [ 0001111111111111111111110000000]
leng_reorder_2        (select           ) [ 0001111111111111111111110000000]
tmp_2                 (bitselect        ) [ 0000000000000000000000000000000]
num_word_op_op        (add              ) [ 0000000000000000000000000000000]
tmp_12                (bitselect        ) [ 0000000000000000000000000000000]
p_neg_t               (sub              ) [ 0000000000000000000000000000000]
tmp_18                (partselect       ) [ 0000000000000000000000000000000]
tmp_19                (select           ) [ 0000000000000000000000000000000]
tmp_20                (select           ) [ 0000000000000000000000000000000]
tmp_21                (bitconcatenate   ) [ 0001111111111111111111100000000]
StgValue_59           (br               ) [ 0011111111111111111111100000000]
c                     (phi              ) [ 0001100000000000000000000000000]
tmp_22                (icmp             ) [ 0001111111111111111111100000000]
StgValue_62           (br               ) [ 0000000000000000000000000000000]
newIndex              (partselect       ) [ 0001111111111111111111100000000]
newIndex1             (zext             ) [ 0000000000000000000000000000000]
Real_0_addr           (getelementptr    ) [ 0001111111111111111111100000000]
Real_2_addr_3         (getelementptr    ) [ 0000100000000000000000000000000]
Real_1_addr_3         (getelementptr    ) [ 0000100000000000000000000000000]
Imag_1_addr_3         (getelementptr    ) [ 0000100000000000000000000000000]
Real_3_addr_3         (getelementptr    ) [ 0000100000000000000000000000000]
Imag_3_addr_3         (getelementptr    ) [ 0000100000000000000000000000000]
Imag_0_addr           (getelementptr    ) [ 0001111111111111111111100000000]
Imag_2_addr_3         (getelementptr    ) [ 0000100000000000000000000000000]
RE_vec_128_a          (load             ) [ 0001111111111000000000000000000]
RE_vec_128_b          (load             ) [ 0001111111111000000000000000000]
Real_1_load           (load             ) [ 0001111111111000000000000000000]
Imag_1_load           (load             ) [ 0001111111111000000000000000000]
Real_3_load           (load             ) [ 0001111111111000000000000000000]
Imag_3_load           (load             ) [ 0001111111111000000000000000000]
IM_vec_128_a          (load             ) [ 0001111111111000000000000000000]
IM_vec_128_b          (load             ) [ 0001111111111000000000000000000]
tmp_11_1_to_int       (bitcast          ) [ 0000000000000000000000000000000]
tmp_11_1_neg          (xor              ) [ 0001010000000000000000000000000]
tmp_15_1_to_int       (bitcast          ) [ 0000000000000000000000000000000]
tmp_15_1_neg          (xor              ) [ 0001010000000000000000000000000]
tmp_19_1_to_int       (bitcast          ) [ 0000000000000000000000000000000]
tmp_19_1_neg          (xor              ) [ 0001010000000000000000000000000]
tmp_21_1_to_int       (bitcast          ) [ 0000000000000000000000000000000]
tmp_21_1_neg          (xor              ) [ 0001010000000000000000000000000]
c_1                   (add              ) [ 0011111111111111111111100000000]
tmp_11_1              (bitcast          ) [ 0001101111111000000000000000000]
tmp_15_1              (bitcast          ) [ 0001101111111000000000000000000]
tmp_19_1              (bitcast          ) [ 0001101111111000000000000000000]
tmp_21_1              (bitcast          ) [ 0001101111111000000000000000000]
tmp_5                 (fadd             ) [ 0001100000000111111111000000000]
tmp_6                 (fadd             ) [ 0001100000000111111111000000000]
tmp_9                 (fadd             ) [ 0001100000000111111111000000000]
tmp_10                (fadd             ) [ 0001100000000111111111000000000]
tmp_12_1              (fadd             ) [ 0001100000000111111111000000000]
tmp_16_1              (fadd             ) [ 0001100000000111111111000000000]
tmp_20_1              (fadd             ) [ 0001100000000111111111000000000]
tmp_22_1              (fadd             ) [ 0001100000000111111111000000000]
tmp_23_1_to_int       (bitcast          ) [ 0000000000000000000000000000000]
tmp_23_1_neg          (xor              ) [ 0000100000000010000000000000000]
tmp_17_2_to_int       (bitcast          ) [ 0000000000000000000000000000000]
tmp_17_2_neg          (xor              ) [ 0000100000000010000000000000000]
tmp_23_2_to_int       (bitcast          ) [ 0000000000000000000000000000000]
tmp_23_2_neg          (xor              ) [ 0000100000000010000000000000000]
tmp_17_3_to_int       (bitcast          ) [ 0000000000000000000000000000000]
tmp_17_3_neg          (xor              ) [ 0000100000000010000000000000000]
tmp_23_1              (bitcast          ) [ 0001100000000001111111000000000]
tmp_17_2              (bitcast          ) [ 0001100000000001111111000000000]
tmp_23_2              (bitcast          ) [ 0001100000000001111111000000000]
tmp_17_3              (bitcast          ) [ 0001100000000001111111000000000]
tmp_7                 (fadd             ) [ 0000100000000000000000100000000]
tmp_11                (fadd             ) [ 0000100000000000000000100000000]
tmp_18_1              (fadd             ) [ 0000100000000000000000100000000]
tmp_24_1              (fadd             ) [ 0000100000000000000000100000000]
tmp_18_2              (fadd             ) [ 0000100000000000000000100000000]
tmp_24_2              (fadd             ) [ 0000100000000000000000100000000]
tmp_18_3              (fadd             ) [ 0000100000000000000000100000000]
tmp_24_3              (fadd             ) [ 0000100000000000000000100000000]
tmp_3                 (specregionbegin  ) [ 0000000000000000000000000000000]
StgValue_243          (specpipeline     ) [ 0000000000000000000000000000000]
StgValue_244          (store            ) [ 0000000000000000000000000000000]
StgValue_245          (store            ) [ 0000000000000000000000000000000]
tmp_13                (sext             ) [ 0000000000000000000000000000000]
newIndex2             (zext             ) [ 0000000000000000000000000000000]
Real_1_addr           (getelementptr    ) [ 0000000000000000000000000000000]
StgValue_249          (store            ) [ 0000000000000000000000000000000]
Imag_1_addr           (getelementptr    ) [ 0000000000000000000000000000000]
StgValue_251          (store            ) [ 0000000000000000000000000000000]
Real_2_addr           (getelementptr    ) [ 0000000000000000000000000000000]
StgValue_253          (store            ) [ 0000000000000000000000000000000]
Imag_2_addr           (getelementptr    ) [ 0000000000000000000000000000000]
StgValue_255          (store            ) [ 0000000000000000000000000000000]
Real_3_addr           (getelementptr    ) [ 0000000000000000000000000000000]
StgValue_257          (store            ) [ 0000000000000000000000000000000]
Imag_3_addr           (getelementptr    ) [ 0000000000000000000000000000000]
StgValue_259          (store            ) [ 0000000000000000000000000000000]
empty                 (specregionend    ) [ 0000000000000000000000000000000]
StgValue_261          (br               ) [ 0011111111111111111111100000000]
indexJ                (alloca           ) [ 0000000000000000000000001111110]
indexI                (alloca           ) [ 0000000000000000000000001111110]
tmp_8                 (icmp             ) [ 0000000000000000000000000000000]
tmp_14                (sext             ) [ 0000000000000000000000001111110]
sel_tmp1              (xor              ) [ 0000000000000000000000000000000]
sel_tmp2              (and              ) [ 0000000000000000000000001111110]
sel_tmp6              (xor              ) [ 0000000000000000000000000000000]
sel_tmp7              (and              ) [ 0000000000000000000000001111110]
StgValue_270          (br               ) [ 0000000000000000000000011111110]
i                     (phi              ) [ 0000000000000000000000001111110]
empty_11              (speclooptripcount) [ 0000000000000000000000000000000]
exitcond              (icmp             ) [ 0000000000000000000000001111110]
i_1                   (add              ) [ 0000000000000000000000011111110]
StgValue_275          (br               ) [ 0000000000000000000000000000000]
tmp_15                (specregionbegin  ) [ 0000000000000000000000000000000]
tmp_s                 (zext             ) [ 0000000000000000000000000000000]
lut_reorder_I_1024_a  (getelementptr    ) [ 0000000000000000000000000100000]
lut_reorder_J_1024_a  (getelementptr    ) [ 0000000000000000000000000100000]
lut_reorder_I_4096_a  (getelementptr    ) [ 0000000000000000000000000100000]
lut_reorder_J_4096_a  (getelementptr    ) [ 0000000000000000000000000100000]
lut_reorder_I_16384_s (getelementptr    ) [ 0000000000000000000000000100000]
lut_reorder_J_16384_s (getelementptr    ) [ 0000000000000000000000000100000]
empty_12              (specregionend    ) [ 0000000000000000000000000000000]
StgValue_291          (br               ) [ 0000000000000000000000011111110]
indexJ_load           (load             ) [ 0000000000000000000000000000000]
indexI_1              (load             ) [ 0000000000000000000000000011000]
indexJ_1              (load             ) [ 0000000000000000000000000000000]
indexJ_1_cast         (zext             ) [ 0000000000000000000000000000000]
indexI_2              (load             ) [ 0000000000000000000000000011000]
indexJ_2              (load             ) [ 0000000000000000000000000000000]
indexJ_2_cast         (zext             ) [ 0000000000000000000000000000000]
indexI_4              (load             ) [ 0000000000000000000000000011000]
indexJ_4              (load             ) [ 0000000000000000000000000000000]
indexJ_4_cast         (zext             ) [ 0000000000000000000000000000000]
indexJ_5              (select           ) [ 0000000000000000000000000000000]
indexJ_6              (select           ) [ 0000000000000000000000000000000]
indexJ_3              (select           ) [ 0000000000000000000000000000000]
tmp_24                (trunc            ) [ 0000000000000000000000001111110]
newIndex5             (partselect       ) [ 0000000000000000000000000010000]
StgValue_307          (store            ) [ 0000000000000000000000000000000]
newIndex6             (zext             ) [ 0000000000000000000000000000000]
Real_0_addr_2         (getelementptr    ) [ 0000000000000000000000001101110]
Real_1_addr_2         (getelementptr    ) [ 0000000000000000000000001101110]
Real_2_addr_2         (getelementptr    ) [ 0000000000000000000000001101110]
Real_3_addr_2         (getelementptr    ) [ 0000000000000000000000001101110]
Imag_0_addr_2         (getelementptr    ) [ 0000000000000000000000001101110]
Imag_1_addr_2         (getelementptr    ) [ 0000000000000000000000001101110]
Imag_2_addr_2         (getelementptr    ) [ 0000000000000000000000001101110]
Imag_3_addr_2         (getelementptr    ) [ 0000000000000000000000001101110]
StgValue_325          (switch           ) [ 0000000000000000000000000000000]
StgValue_326          (switch           ) [ 0000000000000000000000000000000]
indexI_load           (load             ) [ 0000000000000000000000000000000]
indexI_1_cast         (zext             ) [ 0000000000000000000000000000000]
indexI_2_cast         (zext             ) [ 0000000000000000000000000000000]
indexI_4_cast         (zext             ) [ 0000000000000000000000000000000]
indexI_5              (select           ) [ 0000000000000000000000000000000]
indexI_6              (select           ) [ 0000000000000000000000000000000]
indexI_3              (select           ) [ 0000000000000000000000000000000]
tmp_23                (trunc            ) [ 0000000000000000000000001000100]
newIndex3             (partselect       ) [ 0000000000000000000000000000000]
newIndex4             (zext             ) [ 0000000000000000000000000000000]
Real_0_addr_1         (getelementptr    ) [ 0000000000000000000000001000100]
Real_1_addr_1         (getelementptr    ) [ 0000000000000000000000001000100]
Real_2_addr_1         (getelementptr    ) [ 0000000000000000000000001000100]
Real_3_addr_1         (getelementptr    ) [ 0000000000000000000000001000100]
Imag_0_addr_1         (getelementptr    ) [ 0000000000000000000000001000100]
Imag_1_addr_1         (getelementptr    ) [ 0000000000000000000000001000100]
Imag_2_addr_1         (getelementptr    ) [ 0000000000000000000000001000100]
Imag_3_addr_1         (getelementptr    ) [ 0000000000000000000000001000100]
arrayNo1              (zext             ) [ 0000000000000000000000000000000]
Real_0_load_1         (load             ) [ 0000000000000000000000000000000]
Real_1_load_2         (load             ) [ 0000000000000000000000000000000]
Real_2_load_1         (load             ) [ 0000000000000000000000000000000]
Real_3_load_2         (load             ) [ 0000000000000000000000000000000]
tmp_16                (mux              ) [ 0000000000000000000000001000100]
StgValue_359          (store            ) [ 0000000000000000000000000000000]
Imag_0_load_1         (load             ) [ 0000000000000000000000000000000]
Imag_1_load_2         (load             ) [ 0000000000000000000000000000000]
Imag_2_load_1         (load             ) [ 0000000000000000000000000000000]
Imag_3_load_2         (load             ) [ 0000000000000000000000000000000]
tmp_17                (mux              ) [ 0000000000000000000000001000100]
StgValue_365          (switch           ) [ 0000000000000000000000000000000]
StgValue_366          (specpipeline     ) [ 0000000000000000000000000000000]
arrayNo               (zext             ) [ 0000000000000000000000000000000]
Real_0_load           (load             ) [ 0000000000000000000000000000000]
Real_1_load_1         (load             ) [ 0000000000000000000000000000000]
Real_2_load           (load             ) [ 0000000000000000000000000000000]
Real_3_load_1         (load             ) [ 0000000000000000000000000000000]
tempr                 (mux              ) [ 0000000000000000000000000100010]
Imag_0_load           (load             ) [ 0000000000000000000000000000000]
Imag_1_load_1         (load             ) [ 0000000000000000000000000000000]
Imag_2_load           (load             ) [ 0000000000000000000000000000000]
Imag_3_load_1         (load             ) [ 0000000000000000000000000000000]
tempi                 (mux              ) [ 0000000000000000000000000100010]
StgValue_378          (switch           ) [ 0000000000000000000000000000000]
StgValue_379          (store            ) [ 0000000000000000000000000000000]
StgValue_380          (br               ) [ 0000000000000000000000000000000]
StgValue_381          (store            ) [ 0000000000000000000000000000000]
StgValue_382          (br               ) [ 0000000000000000000000000000000]
StgValue_383          (store            ) [ 0000000000000000000000000000000]
StgValue_384          (br               ) [ 0000000000000000000000000000000]
StgValue_385          (store            ) [ 0000000000000000000000000000000]
StgValue_386          (br               ) [ 0000000000000000000000000000000]
StgValue_387          (store            ) [ 0000000000000000000000000000000]
StgValue_388          (br               ) [ 0000000000000000000000000000000]
StgValue_389          (store            ) [ 0000000000000000000000000000000]
StgValue_390          (br               ) [ 0000000000000000000000000000000]
StgValue_391          (store            ) [ 0000000000000000000000000000000]
StgValue_392          (br               ) [ 0000000000000000000000000000000]
StgValue_393          (store            ) [ 0000000000000000000000000000000]
StgValue_394          (br               ) [ 0000000000000000000000000000000]
StgValue_395          (store            ) [ 0000000000000000000000000000000]
StgValue_396          (br               ) [ 0000000000000000000000000000000]
StgValue_397          (store            ) [ 0000000000000000000000000000000]
StgValue_398          (br               ) [ 0000000000000000000000000000000]
StgValue_399          (store            ) [ 0000000000000000000000000000000]
StgValue_400          (br               ) [ 0000000000000000000000000000000]
StgValue_401          (store            ) [ 0000000000000000000000000000000]
StgValue_402          (br               ) [ 0000000000000000000000000000000]
StgValue_403          (store            ) [ 0000000000000000000000000000000]
StgValue_404          (br               ) [ 0000000000000000000000000000000]
StgValue_405          (store            ) [ 0000000000000000000000000000000]
StgValue_406          (br               ) [ 0000000000000000000000000000000]
StgValue_407          (store            ) [ 0000000000000000000000000000000]
StgValue_408          (br               ) [ 0000000000000000000000000000000]
StgValue_409          (store            ) [ 0000000000000000000000000000000]
StgValue_410          (br               ) [ 0000000000000000000000000000000]
StgValue_411          (ret              ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_word">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_word"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Real_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Real_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Real_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Real_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Real_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Real_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Real_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Real_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Imag_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Imag_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Imag_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Imag_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Imag_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Imag_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Imag_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Imag_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="lut_reorder_I_1024">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_reorder_I_1024"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="lut_reorder_J_1024">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_reorder_J_1024"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="lut_reorder_I_4096">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_reorder_I_4096"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="lut_reorder_J_4096">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_reorder_J_4096"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="lut_reorder_I_16384">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_reorder_I_16384"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="lut_reorder_J_16384">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_reorder_J_16384"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Reorder_fft_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="indexJ_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indexJ/23 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indexI_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indexI/23 "/>
</bind>
</comp>

<comp id="122" class="1004" name="num_word_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_word_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="Real_0_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="30" slack="0"/>
<pin id="132" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_0_addr/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="12" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="1"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="RE_vec_128_a/3 StgValue_244/22 Real_0_load_1/26 Real_0_load/27 StgValue_383/28 StgValue_399/29 "/>
</bind>
</comp>

<comp id="141" class="1004" name="Real_2_addr_3_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="30" slack="0"/>
<pin id="145" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_2_addr_3/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="12" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="RE_vec_128_b/3 StgValue_253/22 Real_2_load_1/26 Real_2_load/27 StgValue_379/28 StgValue_395/29 "/>
</bind>
</comp>

<comp id="154" class="1004" name="Real_1_addr_3_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="30" slack="0"/>
<pin id="158" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_1_addr_3/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="12" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="1"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Real_1_load/3 StgValue_249/22 Real_1_load_2/26 Real_1_load_1/27 StgValue_381/28 StgValue_397/29 "/>
</bind>
</comp>

<comp id="167" class="1004" name="Imag_1_addr_3_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="30" slack="0"/>
<pin id="171" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_1_addr_3/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Imag_1_load/3 StgValue_251/22 Imag_1_load_2/26 Imag_1_load_1/27 StgValue_389/28 StgValue_405/29 "/>
</bind>
</comp>

<comp id="180" class="1004" name="Real_3_addr_3_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="30" slack="0"/>
<pin id="184" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_3_addr_3/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="12" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="1"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Real_3_load/3 StgValue_257/22 Real_3_load_2/26 Real_3_load_1/27 StgValue_385/28 StgValue_401/29 "/>
</bind>
</comp>

<comp id="193" class="1004" name="Imag_3_addr_3_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="30" slack="0"/>
<pin id="197" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_3_addr_3/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="1"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Imag_3_load/3 StgValue_259/22 Imag_3_load_2/26 Imag_3_load_1/27 StgValue_393/28 StgValue_409/29 "/>
</bind>
</comp>

<comp id="206" class="1004" name="Imag_0_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="30" slack="0"/>
<pin id="210" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_0_addr/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="12" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="1"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="IM_vec_128_a/3 StgValue_245/22 Imag_0_load_1/26 Imag_0_load/27 StgValue_391/28 StgValue_407/29 "/>
</bind>
</comp>

<comp id="219" class="1004" name="Imag_2_addr_3_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="30" slack="0"/>
<pin id="223" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_2_addr_3/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="1"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="IM_vec_128_b/3 StgValue_255/22 Imag_2_load_1/26 Imag_2_load/27 StgValue_387/28 StgValue_403/29 "/>
</bind>
</comp>

<comp id="232" class="1004" name="Real_1_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="62" slack="0"/>
<pin id="236" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_1_addr/22 "/>
</bind>
</comp>

<comp id="240" class="1004" name="Imag_1_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="62" slack="0"/>
<pin id="244" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_1_addr/22 "/>
</bind>
</comp>

<comp id="248" class="1004" name="Real_2_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="62" slack="0"/>
<pin id="252" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_2_addr/22 "/>
</bind>
</comp>

<comp id="256" class="1004" name="Imag_2_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="62" slack="0"/>
<pin id="260" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_2_addr/22 "/>
</bind>
</comp>

<comp id="264" class="1004" name="Real_3_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="62" slack="0"/>
<pin id="268" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_3_addr/22 "/>
</bind>
</comp>

<comp id="272" class="1004" name="Imag_3_addr_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="62" slack="0"/>
<pin id="276" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_3_addr/22 "/>
</bind>
</comp>

<comp id="280" class="1004" name="lut_reorder_I_1024_a_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="13" slack="0"/>
<pin id="284" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_reorder_I_1024_a/24 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexI_1/24 "/>
</bind>
</comp>

<comp id="293" class="1004" name="lut_reorder_J_1024_a_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="13" slack="0"/>
<pin id="297" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_reorder_J_1024_a/24 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="0"/>
<pin id="302" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexJ_1/24 "/>
</bind>
</comp>

<comp id="306" class="1004" name="lut_reorder_I_4096_a_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="13" slack="0"/>
<pin id="310" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_reorder_I_4096_a/24 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="0"/>
<pin id="315" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexI_2/24 "/>
</bind>
</comp>

<comp id="319" class="1004" name="lut_reorder_J_4096_a_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="12" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="13" slack="0"/>
<pin id="323" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_reorder_J_4096_a/24 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="11" slack="0"/>
<pin id="328" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexJ_2/24 "/>
</bind>
</comp>

<comp id="332" class="1004" name="lut_reorder_I_16384_s_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="13" slack="0"/>
<pin id="336" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_reorder_I_16384_s/24 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="13" slack="0"/>
<pin id="341" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexI_4/24 "/>
</bind>
</comp>

<comp id="345" class="1004" name="lut_reorder_J_16384_s_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="14" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="13" slack="0"/>
<pin id="349" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_reorder_J_16384_s/24 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="13" slack="0"/>
<pin id="354" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexJ_4/24 "/>
</bind>
</comp>

<comp id="358" class="1004" name="Real_0_addr_2_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="30" slack="0"/>
<pin id="362" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_0_addr_2/26 "/>
</bind>
</comp>

<comp id="365" class="1004" name="Real_1_addr_2_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="30" slack="0"/>
<pin id="369" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_1_addr_2/26 "/>
</bind>
</comp>

<comp id="372" class="1004" name="Real_2_addr_2_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="30" slack="0"/>
<pin id="376" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_2_addr_2/26 "/>
</bind>
</comp>

<comp id="379" class="1004" name="Real_3_addr_2_gep_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="30" slack="0"/>
<pin id="383" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_3_addr_2/26 "/>
</bind>
</comp>

<comp id="390" class="1004" name="Imag_0_addr_2_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="30" slack="0"/>
<pin id="394" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_0_addr_2/26 "/>
</bind>
</comp>

<comp id="397" class="1004" name="Imag_1_addr_2_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="30" slack="0"/>
<pin id="401" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_1_addr_2/26 "/>
</bind>
</comp>

<comp id="404" class="1004" name="Imag_2_addr_2_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="30" slack="0"/>
<pin id="408" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_2_addr_2/26 "/>
</bind>
</comp>

<comp id="411" class="1004" name="Imag_3_addr_2_gep_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="30" slack="0"/>
<pin id="415" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_3_addr_2/26 "/>
</bind>
</comp>

<comp id="422" class="1004" name="Real_0_addr_1_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="30" slack="0"/>
<pin id="426" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_0_addr_1/27 "/>
</bind>
</comp>

<comp id="429" class="1004" name="Real_1_addr_1_gep_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="30" slack="0"/>
<pin id="433" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_1_addr_1/27 "/>
</bind>
</comp>

<comp id="436" class="1004" name="Real_2_addr_1_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="30" slack="0"/>
<pin id="440" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_2_addr_1/27 "/>
</bind>
</comp>

<comp id="443" class="1004" name="Real_3_addr_1_gep_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="30" slack="0"/>
<pin id="447" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_3_addr_1/27 "/>
</bind>
</comp>

<comp id="454" class="1004" name="Imag_0_addr_1_gep_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="30" slack="0"/>
<pin id="458" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_0_addr_1/27 "/>
</bind>
</comp>

<comp id="461" class="1004" name="Imag_1_addr_1_gep_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="30" slack="0"/>
<pin id="465" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_1_addr_1/27 "/>
</bind>
</comp>

<comp id="468" class="1004" name="Imag_2_addr_1_gep_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="0" index="2" bw="30" slack="0"/>
<pin id="472" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_2_addr_1/27 "/>
</bind>
</comp>

<comp id="475" class="1004" name="Imag_3_addr_1_gep_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="30" slack="0"/>
<pin id="479" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_3_addr_1/27 "/>
</bind>
</comp>

<comp id="486" class="1005" name="c_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="490" class="1004" name="c_phi_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="2" bw="32" slack="1"/>
<pin id="494" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="498" class="1005" name="i_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="13" slack="1"/>
<pin id="500" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="502" class="1004" name="i_phi_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="13" slack="0"/>
<pin id="504" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="2" bw="1" slack="1"/>
<pin id="506" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/24 "/>
</bind>
</comp>

<comp id="509" class="1004" name="grp_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="0" index="1" bw="32" slack="1"/>
<pin id="512" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_5/5 tmp_7/14 "/>
</bind>
</comp>

<comp id="513" class="1004" name="grp_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="0" index="1" bw="32" slack="1"/>
<pin id="516" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_6/5 tmp_11/14 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="0" index="1" bw="32" slack="1"/>
<pin id="520" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_9/5 tmp_18_1/14 "/>
</bind>
</comp>

<comp id="521" class="1004" name="grp_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="1"/>
<pin id="524" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_10/5 tmp_24_1/14 "/>
</bind>
</comp>

<comp id="525" class="1004" name="grp_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_12_1/5 tmp_18_2/14 "/>
</bind>
</comp>

<comp id="529" class="1004" name="grp_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_16_1/5 tmp_24_2/14 "/>
</bind>
</comp>

<comp id="533" class="1004" name="grp_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_20_1/5 tmp_18_3/14 "/>
</bind>
</comp>

<comp id="537" class="1004" name="grp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_22_1/5 tmp_24_3/14 "/>
</bind>
</comp>

<comp id="541" class="1004" name="p_neg_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_lshr_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="30" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="0"/>
<pin id="550" dir="0" index="2" bw="3" slack="0"/>
<pin id="551" dir="0" index="3" bw="6" slack="0"/>
<pin id="552" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="p_cast_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="12" slack="0"/>
<pin id="570" dir="0" index="2" bw="12" slack="0"/>
<pin id="571" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_4_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="leng_reorder_2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="12" slack="0"/>
<pin id="584" dir="0" index="2" bw="12" slack="0"/>
<pin id="585" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="leng_reorder_2/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_2_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="1"/>
<pin id="592" dir="0" index="2" bw="6" slack="0"/>
<pin id="593" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="num_word_op_op_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="0" index="1" bw="3" slack="0"/>
<pin id="599" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="num_word_op_op/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_12_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="0" index="2" bw="6" slack="0"/>
<pin id="605" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="p_neg_t_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="30" slack="1"/>
<pin id="612" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_18_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="30" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="0" index="2" bw="3" slack="0"/>
<pin id="618" dir="0" index="3" bw="6" slack="0"/>
<pin id="619" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_19_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="30" slack="0"/>
<pin id="627" dir="0" index="2" bw="30" slack="0"/>
<pin id="628" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_20_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="30" slack="0"/>
<pin id="635" dir="0" index="2" bw="30" slack="0"/>
<pin id="636" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_21_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="0" index="1" bw="30" slack="0"/>
<pin id="643" dir="0" index="2" bw="1" slack="0"/>
<pin id="644" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_22_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="1"/>
<pin id="651" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="newIndex_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="30" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="0" index="2" bw="3" slack="0"/>
<pin id="657" dir="0" index="3" bw="6" slack="0"/>
<pin id="658" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="newIndex1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="30" slack="0"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex1/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_11_1_to_int_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="0"/>
<pin id="677" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_11_1_to_int/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_11_1_neg_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="0"/>
<pin id="682" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_11_1_neg/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_15_1_to_int_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_15_1_to_int/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_15_1_neg_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_15_1_neg/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_19_1_to_int_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_19_1_to_int/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_19_1_neg_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="0" index="1" bw="32" slack="0"/>
<pin id="702" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_19_1_neg/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_21_1_to_int_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_21_1_to_int/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_21_1_neg_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="0"/>
<pin id="711" dir="0" index="1" bw="32" slack="0"/>
<pin id="712" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_21_1_neg/4 "/>
</bind>
</comp>

<comp id="715" class="1004" name="c_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="0" index="1" bw="4" slack="0"/>
<pin id="718" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_11_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_11_1/5 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_15_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="1"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_15_1/5 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_19_1_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_19_1/5 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_21_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="1"/>
<pin id="735" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_21_1/5 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_23_1_to_int_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_23_1_to_int/13 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_23_1_neg_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_23_1_neg/13 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_17_2_to_int_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_17_2_to_int/13 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_17_2_neg_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="0" index="1" bw="32" slack="0"/>
<pin id="752" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_17_2_neg/13 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_23_2_to_int_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_23_2_to_int/13 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_23_2_neg_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_23_2_neg/13 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_17_3_to_int_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_17_3_to_int/13 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_17_3_neg_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="0" index="1" bw="32" slack="0"/>
<pin id="770" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_17_3_neg/13 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_23_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_23_1/14 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_17_2_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_17_2/14 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_23_2_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_23_2/14 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_17_3_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_17_3/14 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_13_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="30" slack="19"/>
<pin id="791" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13/22 "/>
</bind>
</comp>

<comp id="792" class="1004" name="newIndex2_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="30" slack="0"/>
<pin id="794" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex2/22 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_8_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="3"/>
<pin id="804" dir="0" index="1" bw="32" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/23 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_14_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="12" slack="2"/>
<pin id="809" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14/23 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sel_tmp1_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="2"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/23 "/>
</bind>
</comp>

<comp id="815" class="1004" name="sel_tmp2_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="2"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/23 "/>
</bind>
</comp>

<comp id="820" class="1004" name="sel_tmp6_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="2"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/23 "/>
</bind>
</comp>

<comp id="825" class="1004" name="sel_tmp7_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/23 "/>
</bind>
</comp>

<comp id="831" class="1004" name="exitcond_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="13" slack="0"/>
<pin id="833" dir="0" index="1" bw="13" slack="1"/>
<pin id="834" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/24 "/>
</bind>
</comp>

<comp id="836" class="1004" name="i_1_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="13" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/24 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_s_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="13" slack="0"/>
<pin id="844" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/24 "/>
</bind>
</comp>

<comp id="852" class="1004" name="indexJ_load_load_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="2"/>
<pin id="854" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexJ_load/25 "/>
</bind>
</comp>

<comp id="855" class="1004" name="indexJ_1_cast_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="10" slack="0"/>
<pin id="857" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indexJ_1_cast/25 "/>
</bind>
</comp>

<comp id="859" class="1004" name="indexJ_2_cast_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="12" slack="0"/>
<pin id="861" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indexJ_2_cast/25 "/>
</bind>
</comp>

<comp id="863" class="1004" name="indexJ_4_cast_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="14" slack="0"/>
<pin id="865" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indexJ_4_cast/25 "/>
</bind>
</comp>

<comp id="867" class="1004" name="indexJ_5_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="4"/>
<pin id="869" dir="0" index="1" bw="32" slack="0"/>
<pin id="870" dir="0" index="2" bw="32" slack="0"/>
<pin id="871" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indexJ_5/25 "/>
</bind>
</comp>

<comp id="874" class="1004" name="indexJ_6_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="2"/>
<pin id="876" dir="0" index="1" bw="32" slack="0"/>
<pin id="877" dir="0" index="2" bw="32" slack="0"/>
<pin id="878" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indexJ_6/25 "/>
</bind>
</comp>

<comp id="881" class="1004" name="indexJ_3_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="2"/>
<pin id="883" dir="0" index="1" bw="32" slack="0"/>
<pin id="884" dir="0" index="2" bw="32" slack="0"/>
<pin id="885" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indexJ_3/25 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_24_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="0"/>
<pin id="890" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/25 "/>
</bind>
</comp>

<comp id="892" class="1004" name="newIndex5_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="30" slack="0"/>
<pin id="894" dir="0" index="1" bw="32" slack="0"/>
<pin id="895" dir="0" index="2" bw="3" slack="0"/>
<pin id="896" dir="0" index="3" bw="6" slack="0"/>
<pin id="897" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex5/25 "/>
</bind>
</comp>

<comp id="902" class="1004" name="StgValue_307_store_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="0"/>
<pin id="904" dir="0" index="1" bw="32" slack="2"/>
<pin id="905" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_307/25 "/>
</bind>
</comp>

<comp id="907" class="1004" name="newIndex6_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="30" slack="1"/>
<pin id="909" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex6/26 "/>
</bind>
</comp>

<comp id="918" class="1004" name="indexI_load_load_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="4"/>
<pin id="920" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexI_load/27 "/>
</bind>
</comp>

<comp id="921" class="1004" name="indexI_1_cast_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="10" slack="2"/>
<pin id="923" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indexI_1_cast/27 "/>
</bind>
</comp>

<comp id="924" class="1004" name="indexI_2_cast_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="10" slack="2"/>
<pin id="926" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indexI_2_cast/27 "/>
</bind>
</comp>

<comp id="927" class="1004" name="indexI_4_cast_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="9" slack="2"/>
<pin id="929" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indexI_4_cast/27 "/>
</bind>
</comp>

<comp id="930" class="1004" name="indexI_5_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="6"/>
<pin id="932" dir="0" index="1" bw="32" slack="0"/>
<pin id="933" dir="0" index="2" bw="32" slack="0"/>
<pin id="934" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indexI_5/27 "/>
</bind>
</comp>

<comp id="937" class="1004" name="indexI_6_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="4"/>
<pin id="939" dir="0" index="1" bw="32" slack="0"/>
<pin id="940" dir="0" index="2" bw="32" slack="0"/>
<pin id="941" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indexI_6/27 "/>
</bind>
</comp>

<comp id="944" class="1004" name="indexI_3_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="4"/>
<pin id="946" dir="0" index="1" bw="32" slack="0"/>
<pin id="947" dir="0" index="2" bw="32" slack="0"/>
<pin id="948" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indexI_3/27 "/>
</bind>
</comp>

<comp id="951" class="1004" name="tmp_23_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="0"/>
<pin id="953" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/27 "/>
</bind>
</comp>

<comp id="955" class="1004" name="newIndex3_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="30" slack="0"/>
<pin id="957" dir="0" index="1" bw="32" slack="0"/>
<pin id="958" dir="0" index="2" bw="3" slack="0"/>
<pin id="959" dir="0" index="3" bw="6" slack="0"/>
<pin id="960" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex3/27 "/>
</bind>
</comp>

<comp id="965" class="1004" name="newIndex4_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="30" slack="0"/>
<pin id="967" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex4/27 "/>
</bind>
</comp>

<comp id="977" class="1004" name="arrayNo1_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="2" slack="2"/>
<pin id="979" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo1/27 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_16_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="0"/>
<pin id="982" dir="0" index="1" bw="32" slack="0"/>
<pin id="983" dir="0" index="2" bw="32" slack="0"/>
<pin id="984" dir="0" index="3" bw="32" slack="0"/>
<pin id="985" dir="0" index="4" bw="32" slack="0"/>
<pin id="986" dir="0" index="5" bw="2" slack="0"/>
<pin id="987" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_16/27 "/>
</bind>
</comp>

<comp id="994" class="1004" name="StgValue_359_store_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="0"/>
<pin id="996" dir="0" index="1" bw="32" slack="4"/>
<pin id="997" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_359/27 "/>
</bind>
</comp>

<comp id="999" class="1004" name="tmp_17_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="0"/>
<pin id="1001" dir="0" index="1" bw="32" slack="0"/>
<pin id="1002" dir="0" index="2" bw="32" slack="0"/>
<pin id="1003" dir="0" index="3" bw="32" slack="0"/>
<pin id="1004" dir="0" index="4" bw="32" slack="0"/>
<pin id="1005" dir="0" index="5" bw="2" slack="0"/>
<pin id="1006" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_17/27 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="arrayNo_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="2" slack="1"/>
<pin id="1015" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo/28 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tempr_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="0"/>
<pin id="1018" dir="0" index="1" bw="32" slack="0"/>
<pin id="1019" dir="0" index="2" bw="32" slack="0"/>
<pin id="1020" dir="0" index="3" bw="32" slack="0"/>
<pin id="1021" dir="0" index="4" bw="32" slack="0"/>
<pin id="1022" dir="0" index="5" bw="2" slack="0"/>
<pin id="1023" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tempr/28 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="tempi_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="0"/>
<pin id="1032" dir="0" index="1" bw="32" slack="0"/>
<pin id="1033" dir="0" index="2" bw="32" slack="0"/>
<pin id="1034" dir="0" index="3" bw="32" slack="0"/>
<pin id="1035" dir="0" index="4" bw="32" slack="0"/>
<pin id="1036" dir="0" index="5" bw="2" slack="0"/>
<pin id="1037" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tempi/28 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="num_word_read_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="1"/>
<pin id="1046" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_word_read "/>
</bind>
</comp>

<comp id="1053" class="1005" name="p_lshr_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="30" slack="1"/>
<pin id="1055" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="p_lshr "/>
</bind>
</comp>

<comp id="1058" class="1005" name="tmp_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="2"/>
<pin id="1060" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1065" class="1005" name="tmp_1_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="2"/>
<pin id="1067" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="tmp_4_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="2"/>
<pin id="1072" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="leng_reorder_2_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="12" slack="2"/>
<pin id="1077" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="leng_reorder_2 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="tmp_21_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="1"/>
<pin id="1082" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="tmp_22_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="newIndex_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="30" slack="19"/>
<pin id="1091" dir="1" index="1" bw="30" slack="19"/>
</pin_list>
<bind>
<opset="newIndex "/>
</bind>
</comp>

<comp id="1094" class="1005" name="Real_0_addr_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="12" slack="1"/>
<pin id="1096" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Real_0_addr "/>
</bind>
</comp>

<comp id="1099" class="1005" name="Real_2_addr_3_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="12" slack="1"/>
<pin id="1101" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Real_2_addr_3 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="Real_1_addr_3_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="12" slack="1"/>
<pin id="1106" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Real_1_addr_3 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="Imag_1_addr_3_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="12" slack="1"/>
<pin id="1111" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Imag_1_addr_3 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="Real_3_addr_3_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="12" slack="1"/>
<pin id="1116" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Real_3_addr_3 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="Imag_3_addr_3_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="12" slack="1"/>
<pin id="1121" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Imag_3_addr_3 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="Imag_0_addr_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="12" slack="1"/>
<pin id="1126" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Imag_0_addr "/>
</bind>
</comp>

<comp id="1129" class="1005" name="Imag_2_addr_3_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="12" slack="1"/>
<pin id="1131" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Imag_2_addr_3 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="RE_vec_128_a_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="1"/>
<pin id="1136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="RE_vec_128_a "/>
</bind>
</comp>

<comp id="1140" class="1005" name="RE_vec_128_b_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="1"/>
<pin id="1142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="RE_vec_128_b "/>
</bind>
</comp>

<comp id="1145" class="1005" name="Real_1_load_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="1"/>
<pin id="1147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Real_1_load "/>
</bind>
</comp>

<comp id="1151" class="1005" name="Imag_1_load_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="32" slack="1"/>
<pin id="1153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Imag_1_load "/>
</bind>
</comp>

<comp id="1157" class="1005" name="Real_3_load_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="1"/>
<pin id="1159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Real_3_load "/>
</bind>
</comp>

<comp id="1162" class="1005" name="Imag_3_load_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="1"/>
<pin id="1164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Imag_3_load "/>
</bind>
</comp>

<comp id="1167" class="1005" name="IM_vec_128_a_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="1"/>
<pin id="1169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IM_vec_128_a "/>
</bind>
</comp>

<comp id="1173" class="1005" name="IM_vec_128_b_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="32" slack="1"/>
<pin id="1175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IM_vec_128_b "/>
</bind>
</comp>

<comp id="1178" class="1005" name="tmp_11_1_neg_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="32" slack="1"/>
<pin id="1180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_1_neg "/>
</bind>
</comp>

<comp id="1183" class="1005" name="tmp_15_1_neg_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="32" slack="1"/>
<pin id="1185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_1_neg "/>
</bind>
</comp>

<comp id="1188" class="1005" name="tmp_19_1_neg_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="32" slack="1"/>
<pin id="1190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_1_neg "/>
</bind>
</comp>

<comp id="1193" class="1005" name="tmp_21_1_neg_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="32" slack="1"/>
<pin id="1195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_1_neg "/>
</bind>
</comp>

<comp id="1198" class="1005" name="c_1_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="1"/>
<pin id="1200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="tmp_11_1_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="1"/>
<pin id="1205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_1 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="tmp_15_1_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="1"/>
<pin id="1210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_1 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="tmp_19_1_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="1"/>
<pin id="1215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_1 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="tmp_21_1_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="32" slack="1"/>
<pin id="1220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_1 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="tmp_5_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="32" slack="2"/>
<pin id="1225" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="tmp_6_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="1"/>
<pin id="1231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="tmp_9_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="32" slack="2"/>
<pin id="1237" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="tmp_10_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="1"/>
<pin id="1243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="tmp_12_1_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="32" slack="2"/>
<pin id="1249" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12_1 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="tmp_16_1_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="32" slack="1"/>
<pin id="1255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_1 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="tmp_20_1_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="32" slack="2"/>
<pin id="1261" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_20_1 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="tmp_22_1_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="32" slack="1"/>
<pin id="1267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22_1 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="tmp_23_1_neg_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="1"/>
<pin id="1273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_1_neg "/>
</bind>
</comp>

<comp id="1276" class="1005" name="tmp_17_2_neg_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="1"/>
<pin id="1278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_2_neg "/>
</bind>
</comp>

<comp id="1281" class="1005" name="tmp_23_2_neg_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="1"/>
<pin id="1283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_2_neg "/>
</bind>
</comp>

<comp id="1286" class="1005" name="tmp_17_3_neg_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="1"/>
<pin id="1288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_3_neg "/>
</bind>
</comp>

<comp id="1291" class="1005" name="tmp_23_1_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="32" slack="1"/>
<pin id="1293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_1 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="tmp_17_2_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="32" slack="1"/>
<pin id="1298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_2 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="tmp_23_2_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="32" slack="1"/>
<pin id="1303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_2 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="tmp_17_3_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="1"/>
<pin id="1308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_3 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="tmp_7_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="1"/>
<pin id="1313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="tmp_11_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="32" slack="1"/>
<pin id="1318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="tmp_18_1_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="32" slack="1"/>
<pin id="1323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_1 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="tmp_24_1_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="1"/>
<pin id="1328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_1 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="tmp_18_2_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="32" slack="1"/>
<pin id="1333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_2 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="tmp_24_2_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="1"/>
<pin id="1338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_2 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="tmp_18_3_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="32" slack="1"/>
<pin id="1343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_3 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="tmp_24_3_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="32" slack="1"/>
<pin id="1348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_3 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="indexJ_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="2"/>
<pin id="1353" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="indexJ "/>
</bind>
</comp>

<comp id="1357" class="1005" name="indexI_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="32" slack="4"/>
<pin id="1359" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="indexI "/>
</bind>
</comp>

<comp id="1363" class="1005" name="tmp_14_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="13" slack="1"/>
<pin id="1365" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="sel_tmp2_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="1" slack="1"/>
<pin id="1370" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="sel_tmp7_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="1" slack="1"/>
<pin id="1376" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp7 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="exitcond_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="1"/>
<pin id="1382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1384" class="1005" name="i_1_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="13" slack="0"/>
<pin id="1386" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="lut_reorder_I_1024_a_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="9" slack="1"/>
<pin id="1391" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lut_reorder_I_1024_a "/>
</bind>
</comp>

<comp id="1394" class="1005" name="lut_reorder_J_1024_a_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="9" slack="1"/>
<pin id="1396" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lut_reorder_J_1024_a "/>
</bind>
</comp>

<comp id="1399" class="1005" name="lut_reorder_I_4096_a_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="11" slack="1"/>
<pin id="1401" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="lut_reorder_I_4096_a "/>
</bind>
</comp>

<comp id="1404" class="1005" name="lut_reorder_J_4096_a_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="11" slack="1"/>
<pin id="1406" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="lut_reorder_J_4096_a "/>
</bind>
</comp>

<comp id="1409" class="1005" name="lut_reorder_I_16384_s_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="13" slack="1"/>
<pin id="1411" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="lut_reorder_I_16384_s "/>
</bind>
</comp>

<comp id="1414" class="1005" name="lut_reorder_J_16384_s_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="13" slack="1"/>
<pin id="1416" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="lut_reorder_J_16384_s "/>
</bind>
</comp>

<comp id="1419" class="1005" name="indexI_1_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="10" slack="2"/>
<pin id="1421" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="indexI_1 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="indexI_2_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="10" slack="2"/>
<pin id="1426" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="indexI_2 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="indexI_4_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="9" slack="2"/>
<pin id="1431" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="indexI_4 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="tmp_24_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="2" slack="1"/>
<pin id="1436" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="newIndex5_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="30" slack="1"/>
<pin id="1441" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="newIndex5 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="Real_0_addr_2_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="12" slack="1"/>
<pin id="1446" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Real_0_addr_2 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="Real_1_addr_2_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="12" slack="1"/>
<pin id="1451" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Real_1_addr_2 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="Real_2_addr_2_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="12" slack="1"/>
<pin id="1456" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Real_2_addr_2 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="Real_3_addr_2_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="12" slack="1"/>
<pin id="1461" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Real_3_addr_2 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="Imag_0_addr_2_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="12" slack="1"/>
<pin id="1466" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Imag_0_addr_2 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="Imag_1_addr_2_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="12" slack="1"/>
<pin id="1471" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Imag_1_addr_2 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="Imag_2_addr_2_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="12" slack="1"/>
<pin id="1476" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Imag_2_addr_2 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="Imag_3_addr_2_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="12" slack="1"/>
<pin id="1481" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Imag_3_addr_2 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="tmp_23_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="2" slack="1"/>
<pin id="1486" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="Real_0_addr_1_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="12" slack="1"/>
<pin id="1491" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Real_0_addr_1 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="Real_1_addr_1_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="12" slack="1"/>
<pin id="1496" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Real_1_addr_1 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="Real_2_addr_1_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="12" slack="1"/>
<pin id="1501" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Real_2_addr_1 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="Real_3_addr_1_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="12" slack="1"/>
<pin id="1506" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Real_3_addr_1 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="Imag_0_addr_1_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="12" slack="1"/>
<pin id="1511" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Imag_0_addr_1 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="Imag_1_addr_1_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="12" slack="1"/>
<pin id="1516" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Imag_1_addr_1 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="Imag_2_addr_1_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="12" slack="1"/>
<pin id="1521" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Imag_2_addr_1 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="Imag_3_addr_1_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="12" slack="1"/>
<pin id="1526" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Imag_3_addr_1 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="tmp_16_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="32" slack="1"/>
<pin id="1531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="tmp_17_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="32" slack="1"/>
<pin id="1539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="tempr_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="32" slack="1"/>
<pin id="1547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempr "/>
</bind>
</comp>

<comp id="1553" class="1005" name="tempi_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="32" slack="1"/>
<pin id="1555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempi "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="88" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="88" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="76" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="76" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="76" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="76" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="76" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="76" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="76" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="76" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="76" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="232" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="76" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="240" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="253"><net_src comp="6" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="76" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="248" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="261"><net_src comp="14" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="76" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="269"><net_src comp="8" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="76" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="264" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="76" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="272" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="285"><net_src comp="18" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="76" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="20" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="76" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="22" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="76" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="324"><net_src comp="24" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="76" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="319" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="26" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="76" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="332" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="28" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="76" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="345" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="2" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="76" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="370"><net_src comp="4" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="76" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="6" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="76" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="384"><net_src comp="8" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="76" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="358" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="387"><net_src comp="365" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="388"><net_src comp="372" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="389"><net_src comp="379" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="395"><net_src comp="10" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="76" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="12" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="76" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="409"><net_src comp="14" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="76" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="416"><net_src comp="16" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="76" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="390" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="419"><net_src comp="397" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="420"><net_src comp="404" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="421"><net_src comp="411" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="427"><net_src comp="2" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="76" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="4" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="76" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="441"><net_src comp="6" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="76" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="8" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="76" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="422" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="451"><net_src comp="429" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="452"><net_src comp="436" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="453"><net_src comp="443" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="459"><net_src comp="10" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="76" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="466"><net_src comp="12" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="76" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="473"><net_src comp="14" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="76" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="480"><net_src comp="16" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="76" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="454" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="483"><net_src comp="461" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="484"><net_src comp="468" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="485"><net_src comp="475" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="489"><net_src comp="74" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="490" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="501"><net_src comp="96" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="498" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="545"><net_src comp="32" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="122" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="553"><net_src comp="34" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="541" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="36" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="38" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="561"><net_src comp="54" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="56" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="557" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="58" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="60" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="579"><net_src comp="557" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="562" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="567" pin="3"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="62" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="594"><net_src comp="64" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="38" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="600"><net_src comp="66" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="64" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="596" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="38" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="613"><net_src comp="68" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="620"><net_src comp="34" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="596" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="36" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="38" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="629"><net_src comp="601" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="609" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="614" pin="4"/><net_sink comp="624" pin=2"/></net>

<net id="637"><net_src comp="589" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="68" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="624" pin="3"/><net_sink comp="632" pin=2"/></net>

<net id="645"><net_src comp="70" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="632" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="72" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="652"><net_src comp="490" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="659"><net_src comp="34" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="490" pin="4"/><net_sink comp="653" pin=1"/></net>

<net id="661"><net_src comp="36" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="662"><net_src comp="38" pin="0"/><net_sink comp="653" pin=3"/></net>

<net id="666"><net_src comp="653" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="669"><net_src comp="663" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="670"><net_src comp="663" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="671"><net_src comp="663" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="672"><net_src comp="663" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="673"><net_src comp="663" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="674"><net_src comp="663" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="678"><net_src comp="148" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="675" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="78" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="688"><net_src comp="200" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="685" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="78" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="698"><net_src comp="226" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="695" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="78" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="187" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="705" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="78" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="486" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="80" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="724"><net_src comp="721" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="728"><net_src comp="725" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="732"><net_src comp="729" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="736"><net_src comp="733" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="744"><net_src comp="737" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="78" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="753"><net_src comp="746" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="78" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="762"><net_src comp="755" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="78" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="771"><net_src comp="764" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="78" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="773" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="780"><net_src comp="777" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="784"><net_src comp="781" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="788"><net_src comp="785" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="798"><net_src comp="792" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="799"><net_src comp="792" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="800"><net_src comp="792" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="801"><net_src comp="792" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="806"><net_src comp="92" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="814"><net_src comp="94" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="819"><net_src comp="810" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="824"><net_src comp="94" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="829"><net_src comp="802" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="820" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="502" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="840"><net_src comp="502" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="104" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="845"><net_src comp="502" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="848"><net_src comp="842" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="849"><net_src comp="842" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="850"><net_src comp="842" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="851"><net_src comp="842" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="858"><net_src comp="300" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="326" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="352" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="872"><net_src comp="855" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="873"><net_src comp="852" pin="1"/><net_sink comp="867" pin=2"/></net>

<net id="879"><net_src comp="859" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="880"><net_src comp="867" pin="3"/><net_sink comp="874" pin=2"/></net>

<net id="886"><net_src comp="863" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="887"><net_src comp="874" pin="3"/><net_sink comp="881" pin=2"/></net>

<net id="891"><net_src comp="881" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="898"><net_src comp="34" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="881" pin="3"/><net_sink comp="892" pin=1"/></net>

<net id="900"><net_src comp="36" pin="0"/><net_sink comp="892" pin=2"/></net>

<net id="901"><net_src comp="38" pin="0"/><net_sink comp="892" pin=3"/></net>

<net id="906"><net_src comp="881" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="907" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="913"><net_src comp="907" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="914"><net_src comp="907" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="915"><net_src comp="907" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="916"><net_src comp="907" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="917"><net_src comp="907" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="935"><net_src comp="921" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="936"><net_src comp="918" pin="1"/><net_sink comp="930" pin=2"/></net>

<net id="942"><net_src comp="924" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="943"><net_src comp="930" pin="3"/><net_sink comp="937" pin=2"/></net>

<net id="949"><net_src comp="927" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="950"><net_src comp="937" pin="3"/><net_sink comp="944" pin=2"/></net>

<net id="954"><net_src comp="944" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="961"><net_src comp="34" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="962"><net_src comp="944" pin="3"/><net_sink comp="955" pin=1"/></net>

<net id="963"><net_src comp="36" pin="0"/><net_sink comp="955" pin=2"/></net>

<net id="964"><net_src comp="38" pin="0"/><net_sink comp="955" pin=3"/></net>

<net id="968"><net_src comp="955" pin="4"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="971"><net_src comp="965" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="972"><net_src comp="965" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="973"><net_src comp="965" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="974"><net_src comp="965" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="975"><net_src comp="965" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="976"><net_src comp="965" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="988"><net_src comp="112" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="989"><net_src comp="135" pin="3"/><net_sink comp="980" pin=1"/></net>

<net id="990"><net_src comp="161" pin="3"/><net_sink comp="980" pin=2"/></net>

<net id="991"><net_src comp="148" pin="3"/><net_sink comp="980" pin=3"/></net>

<net id="992"><net_src comp="187" pin="3"/><net_sink comp="980" pin=4"/></net>

<net id="993"><net_src comp="977" pin="1"/><net_sink comp="980" pin=5"/></net>

<net id="998"><net_src comp="944" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="1007"><net_src comp="112" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1008"><net_src comp="213" pin="3"/><net_sink comp="999" pin=1"/></net>

<net id="1009"><net_src comp="174" pin="3"/><net_sink comp="999" pin=2"/></net>

<net id="1010"><net_src comp="226" pin="3"/><net_sink comp="999" pin=3"/></net>

<net id="1011"><net_src comp="200" pin="3"/><net_sink comp="999" pin=4"/></net>

<net id="1012"><net_src comp="977" pin="1"/><net_sink comp="999" pin=5"/></net>

<net id="1024"><net_src comp="112" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1025"><net_src comp="135" pin="3"/><net_sink comp="1016" pin=1"/></net>

<net id="1026"><net_src comp="161" pin="3"/><net_sink comp="1016" pin=2"/></net>

<net id="1027"><net_src comp="148" pin="3"/><net_sink comp="1016" pin=3"/></net>

<net id="1028"><net_src comp="187" pin="3"/><net_sink comp="1016" pin=4"/></net>

<net id="1029"><net_src comp="1013" pin="1"/><net_sink comp="1016" pin=5"/></net>

<net id="1038"><net_src comp="112" pin="0"/><net_sink comp="1030" pin=0"/></net>

<net id="1039"><net_src comp="213" pin="3"/><net_sink comp="1030" pin=1"/></net>

<net id="1040"><net_src comp="174" pin="3"/><net_sink comp="1030" pin=2"/></net>

<net id="1041"><net_src comp="226" pin="3"/><net_sink comp="1030" pin=3"/></net>

<net id="1042"><net_src comp="200" pin="3"/><net_sink comp="1030" pin=4"/></net>

<net id="1043"><net_src comp="1013" pin="1"/><net_sink comp="1030" pin=5"/></net>

<net id="1047"><net_src comp="122" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="1050"><net_src comp="1044" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="1051"><net_src comp="1044" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1052"><net_src comp="1044" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1056"><net_src comp="547" pin="4"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="1061"><net_src comp="557" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1064"><net_src comp="1058" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1068"><net_src comp="562" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1073"><net_src comp="575" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1078"><net_src comp="581" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1083"><net_src comp="640" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1088"><net_src comp="648" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1092"><net_src comp="653" pin="4"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1097"><net_src comp="128" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1102"><net_src comp="141" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="1107"><net_src comp="154" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1112"><net_src comp="167" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1117"><net_src comp="180" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="1122"><net_src comp="193" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1127"><net_src comp="206" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1132"><net_src comp="219" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1137"><net_src comp="135" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="1139"><net_src comp="1134" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1143"><net_src comp="148" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1148"><net_src comp="161" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="1150"><net_src comp="1145" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1154"><net_src comp="174" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="1156"><net_src comp="1151" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1160"><net_src comp="187" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1165"><net_src comp="200" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="1170"><net_src comp="213" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="1172"><net_src comp="1167" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1176"><net_src comp="226" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1181"><net_src comp="679" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1186"><net_src comp="689" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1191"><net_src comp="699" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1196"><net_src comp="709" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1201"><net_src comp="715" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="1206"><net_src comp="721" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="1211"><net_src comp="725" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1216"><net_src comp="729" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="1221"><net_src comp="733" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="1226"><net_src comp="509" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="1228"><net_src comp="1223" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="1232"><net_src comp="513" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1234"><net_src comp="1229" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1238"><net_src comp="517" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="1240"><net_src comp="1235" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1244"><net_src comp="521" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1246"><net_src comp="1241" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1250"><net_src comp="525" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="1252"><net_src comp="1247" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="1256"><net_src comp="529" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1258"><net_src comp="1253" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1262"><net_src comp="533" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="1264"><net_src comp="1259" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="1268"><net_src comp="537" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1270"><net_src comp="1265" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1274"><net_src comp="740" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1279"><net_src comp="749" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1284"><net_src comp="758" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1289"><net_src comp="767" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1294"><net_src comp="773" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="1299"><net_src comp="777" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1304"><net_src comp="781" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1309"><net_src comp="785" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1314"><net_src comp="509" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="1319"><net_src comp="513" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="1324"><net_src comp="517" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="1329"><net_src comp="521" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="1334"><net_src comp="525" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="1339"><net_src comp="529" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="1344"><net_src comp="533" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="1349"><net_src comp="537" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1354"><net_src comp="114" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1356"><net_src comp="1351" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="1360"><net_src comp="118" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1362"><net_src comp="1357" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1366"><net_src comp="807" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1371"><net_src comp="815" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1373"><net_src comp="1368" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1377"><net_src comp="825" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1379"><net_src comp="1374" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1383"><net_src comp="831" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1387"><net_src comp="836" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1392"><net_src comp="280" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1397"><net_src comp="293" pin="3"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1402"><net_src comp="306" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1407"><net_src comp="319" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1412"><net_src comp="332" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1417"><net_src comp="345" pin="3"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1422"><net_src comp="287" pin="3"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1427"><net_src comp="313" pin="3"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1432"><net_src comp="339" pin="3"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1437"><net_src comp="888" pin="1"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1442"><net_src comp="892" pin="4"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1447"><net_src comp="358" pin="3"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1452"><net_src comp="365" pin="3"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1457"><net_src comp="372" pin="3"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="1462"><net_src comp="379" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="1467"><net_src comp="390" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1472"><net_src comp="397" pin="3"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1477"><net_src comp="404" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1482"><net_src comp="411" pin="3"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1487"><net_src comp="951" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1492"><net_src comp="422" pin="3"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1497"><net_src comp="429" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1502"><net_src comp="436" pin="3"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="1507"><net_src comp="443" pin="3"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="1512"><net_src comp="454" pin="3"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1517"><net_src comp="461" pin="3"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1522"><net_src comp="468" pin="3"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1527"><net_src comp="475" pin="3"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1532"><net_src comp="980" pin="6"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="1534"><net_src comp="1529" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="1535"><net_src comp="1529" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="1536"><net_src comp="1529" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="1540"><net_src comp="999" pin="6"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="1542"><net_src comp="1537" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="1543"><net_src comp="1537" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="1544"><net_src comp="1537" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1548"><net_src comp="1016" pin="6"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="1550"><net_src comp="1545" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="1551"><net_src comp="1545" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="1552"><net_src comp="1545" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="1556"><net_src comp="1030" pin="6"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="1558"><net_src comp="1553" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="1559"><net_src comp="1553" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="1560"><net_src comp="1553" pin="1"/><net_sink comp="200" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Real_0 | {22 28 29 }
	Port: Real_1 | {22 28 29 }
	Port: Real_2 | {22 28 29 }
	Port: Real_3 | {22 28 29 }
	Port: Imag_0 | {22 28 29 }
	Port: Imag_1 | {22 28 29 }
	Port: Imag_2 | {22 28 29 }
	Port: Imag_3 | {22 28 29 }
 - Input state : 
	Port: Reorder_fft : num_word | {1 }
	Port: Reorder_fft : Real_0 | {3 4 26 27 28 }
	Port: Reorder_fft : Real_1 | {3 4 26 27 28 }
	Port: Reorder_fft : Real_2 | {3 4 26 27 28 }
	Port: Reorder_fft : Real_3 | {3 4 26 27 28 }
	Port: Reorder_fft : Imag_0 | {3 4 26 27 28 }
	Port: Reorder_fft : Imag_1 | {3 4 26 27 28 }
	Port: Reorder_fft : Imag_2 | {3 4 26 27 28 }
	Port: Reorder_fft : Imag_3 | {3 4 26 27 28 }
	Port: Reorder_fft : lut_reorder_I_1024 | {24 25 }
	Port: Reorder_fft : lut_reorder_J_1024 | {24 25 }
	Port: Reorder_fft : lut_reorder_I_4096 | {24 25 }
	Port: Reorder_fft : lut_reorder_J_4096 | {24 25 }
	Port: Reorder_fft : lut_reorder_I_16384 | {24 25 }
	Port: Reorder_fft : lut_reorder_J_16384 | {24 25 }
  - Chain level:
	State 1
		p_lshr : 1
	State 2
		p_cast : 1
		tmp_4 : 1
		leng_reorder_2 : 1
		tmp_12 : 1
		tmp_18 : 1
		tmp_19 : 2
		tmp_20 : 3
		tmp_21 : 4
	State 3
		tmp_22 : 1
		StgValue_62 : 2
		newIndex : 1
		newIndex1 : 2
		Real_0_addr : 3
		RE_vec_128_a : 4
		Real_2_addr_3 : 3
		RE_vec_128_b : 4
		Real_1_addr_3 : 3
		Real_1_load : 4
		Imag_1_addr_3 : 3
		Imag_1_load : 4
		Real_3_addr_3 : 3
		Real_3_load : 4
		Imag_3_addr_3 : 3
		Imag_3_load : 4
		Imag_0_addr : 3
		IM_vec_128_a : 4
		Imag_2_addr_3 : 3
		IM_vec_128_b : 4
	State 4
		tmp_11_1_to_int : 1
		tmp_11_1_neg : 2
		tmp_15_1_to_int : 1
		tmp_15_1_neg : 2
		tmp_19_1_to_int : 1
		tmp_19_1_neg : 2
		tmp_21_1_to_int : 1
		tmp_21_1_neg : 2
	State 5
		tmp_12_1 : 1
		tmp_16_1 : 1
		tmp_20_1 : 1
		tmp_22_1 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		tmp_23_1_neg : 1
		tmp_17_2_neg : 1
		tmp_23_2_neg : 1
		tmp_17_3_neg : 1
	State 14
		tmp_24_1 : 1
		tmp_18_2 : 1
		tmp_24_2 : 1
		tmp_18_3 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		newIndex2 : 1
		Real_1_addr : 2
		StgValue_249 : 3
		Imag_1_addr : 2
		StgValue_251 : 3
		Real_2_addr : 2
		StgValue_253 : 3
		Imag_2_addr : 2
		StgValue_255 : 3
		Real_3_addr : 2
		StgValue_257 : 3
		Imag_3_addr : 2
		StgValue_259 : 3
		empty : 1
	State 23
	State 24
		exitcond : 1
		i_1 : 1
		StgValue_275 : 2
		tmp_s : 1
		lut_reorder_I_1024_a : 2
		indexI_1 : 3
		lut_reorder_J_1024_a : 2
		indexJ_1 : 3
		lut_reorder_I_4096_a : 2
		indexI_2 : 3
		lut_reorder_J_4096_a : 2
		indexJ_2 : 3
		lut_reorder_I_16384_s : 2
		indexI_4 : 3
		lut_reorder_J_16384_s : 2
		indexJ_4 : 3
		empty_12 : 1
	State 25
		indexJ_1_cast : 1
		indexJ_2_cast : 1
		indexJ_4_cast : 1
		indexJ_5 : 2
		indexJ_6 : 3
		indexJ_3 : 4
		tmp_24 : 5
		newIndex5 : 5
		StgValue_307 : 5
	State 26
		Real_0_addr_2 : 1
		Real_1_addr_2 : 1
		Real_2_addr_2 : 1
		Real_3_addr_2 : 1
		Real_0_load_1 : 2
		Real_1_load_2 : 2
		Real_2_load_1 : 2
		Real_3_load_2 : 2
		Imag_0_addr_2 : 1
		Imag_1_addr_2 : 1
		Imag_2_addr_2 : 1
		Imag_3_addr_2 : 1
		Imag_0_load_1 : 2
		Imag_1_load_2 : 2
		Imag_2_load_1 : 2
		Imag_3_load_2 : 2
	State 27
		indexI_5 : 1
		indexI_6 : 2
		indexI_3 : 3
		tmp_23 : 4
		newIndex3 : 4
		newIndex4 : 5
		Real_0_addr_1 : 6
		Real_1_addr_1 : 6
		Real_2_addr_1 : 6
		Real_3_addr_1 : 6
		Real_0_load : 7
		Real_1_load_1 : 7
		Real_2_load : 7
		Real_3_load_1 : 7
		Imag_0_addr_1 : 6
		Imag_1_addr_1 : 6
		Imag_2_addr_1 : 6
		Imag_3_addr_1 : 6
		Imag_0_load : 7
		Imag_1_load_1 : 7
		Imag_2_load : 7
		Imag_3_load_1 : 7
		tmp_16 : 1
		StgValue_359 : 4
		tmp_17 : 1
		StgValue_365 : 5
	State 28
		tempr : 1
		tempi : 1
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_509        |    2    |   296   |   432   |
|          |         grp_fu_513        |    2    |   296   |   432   |
|          |         grp_fu_517        |    2    |   296   |   432   |
|   fadd   |         grp_fu_521        |    2    |   296   |   432   |
|          |         grp_fu_525        |    2    |   296   |   432   |
|          |         grp_fu_529        |    2    |   296   |   432   |
|          |         grp_fu_533        |    2    |   296   |   432   |
|          |         grp_fu_537        |    2    |   296   |   432   |
|----------|---------------------------|---------|---------|---------|
|          |       p_cast_fu_567       |    0    |    0    |    12   |
|          |   leng_reorder_2_fu_581   |    0    |    0    |    12   |
|          |       tmp_19_fu_624       |    0    |    0    |    30   |
|          |       tmp_20_fu_632       |    0    |    0    |    30   |
|  select  |      indexJ_5_fu_867      |    0    |    0    |    32   |
|          |      indexJ_6_fu_874      |    0    |    0    |    32   |
|          |      indexJ_3_fu_881      |    0    |    0    |    32   |
|          |      indexI_5_fu_930      |    0    |    0    |    32   |
|          |      indexI_6_fu_937      |    0    |    0    |    32   |
|          |      indexI_3_fu_944      |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|          |    tmp_11_1_neg_fu_679    |    0    |    0    |    32   |
|          |    tmp_15_1_neg_fu_689    |    0    |    0    |    32   |
|          |    tmp_19_1_neg_fu_699    |    0    |    0    |    32   |
|          |    tmp_21_1_neg_fu_709    |    0    |    0    |    32   |
|    xor   |    tmp_23_1_neg_fu_740    |    0    |    0    |    32   |
|          |    tmp_17_2_neg_fu_749    |    0    |    0    |    32   |
|          |    tmp_23_2_neg_fu_758    |    0    |    0    |    32   |
|          |    tmp_17_3_neg_fu_767    |    0    |    0    |    32   |
|          |      sel_tmp1_fu_810      |    0    |    0    |    1    |
|          |      sel_tmp6_fu_820      |    0    |    0    |    1    |
|----------|---------------------------|---------|---------|---------|
|          |   num_word_op_op_fu_596   |    0    |    0    |    32   |
|    add   |         c_1_fu_715        |    0    |    0    |    32   |
|          |         i_1_fu_836        |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_16_fu_980       |    0    |    0    |    17   |
|    mux   |       tmp_17_fu_999       |    0    |    0    |    17   |
|          |       tempr_fu_1016       |    0    |    0    |    17   |
|          |       tempi_fu_1030       |    0    |    0    |    17   |
|----------|---------------------------|---------|---------|---------|
|    sub   |        p_neg_fu_541       |    0    |    0    |    32   |
|          |       p_neg_t_fu_609      |    0    |    0    |    30   |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_557        |    0    |    0    |    12   |
|          |        tmp_1_fu_562       |    0    |    0    |    12   |
|   icmp   |       tmp_22_fu_648       |    0    |    0    |    12   |
|          |        tmp_8_fu_802       |    0    |    0    |    12   |
|          |      exitcond_fu_831      |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|    and   |      sel_tmp2_fu_815      |    0    |    0    |    1    |
|          |      sel_tmp7_fu_825      |    0    |    0    |    1    |
|----------|---------------------------|---------|---------|---------|
|    or    |        tmp_4_fu_575       |    0    |    0    |    1    |
|----------|---------------------------|---------|---------|---------|
|   read   | num_word_read_read_fu_122 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       p_lshr_fu_547       |    0    |    0    |    0    |
|          |       tmp_18_fu_614       |    0    |    0    |    0    |
|partselect|      newIndex_fu_653      |    0    |    0    |    0    |
|          |      newIndex5_fu_892     |    0    |    0    |    0    |
|          |      newIndex3_fu_955     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|        tmp_2_fu_589       |    0    |    0    |    0    |
|          |       tmp_12_fu_601       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|       tmp_21_fu_640       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      newIndex1_fu_663     |    0    |    0    |    0    |
|          |      newIndex2_fu_792     |    0    |    0    |    0    |
|          |        tmp_s_fu_842       |    0    |    0    |    0    |
|          |    indexJ_1_cast_fu_855   |    0    |    0    |    0    |
|          |    indexJ_2_cast_fu_859   |    0    |    0    |    0    |
|          |    indexJ_4_cast_fu_863   |    0    |    0    |    0    |
|   zext   |      newIndex6_fu_907     |    0    |    0    |    0    |
|          |    indexI_1_cast_fu_921   |    0    |    0    |    0    |
|          |    indexI_2_cast_fu_924   |    0    |    0    |    0    |
|          |    indexI_4_cast_fu_927   |    0    |    0    |    0    |
|          |      newIndex4_fu_965     |    0    |    0    |    0    |
|          |      arrayNo1_fu_977      |    0    |    0    |    0    |
|          |      arrayNo_fu_1013      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |       tmp_13_fu_789       |    0    |    0    |    0    |
|          |       tmp_14_fu_807       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |       tmp_24_fu_888       |    0    |    0    |    0    |
|          |       tmp_23_fu_951       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    16   |   2368  |   4254  |
|----------|---------------------------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |
+-------------------+--------+--------+--------+
| lut_reorder_I_1024|    1   |    0   |    0   |
|lut_reorder_I_16384|    5   |    0   |    0   |
| lut_reorder_I_4096|    2   |    0   |    0   |
| lut_reorder_J_1024|    1   |    0   |    0   |
|lut_reorder_J_16384|    7   |    0   |    0   |
| lut_reorder_J_4096|    2   |    0   |    0   |
+-------------------+--------+--------+--------+
|       Total       |   18   |    0   |    0   |
+-------------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     IM_vec_128_a_reg_1167    |   32   |
|     IM_vec_128_b_reg_1173    |   32   |
|    Imag_0_addr_1_reg_1509    |   12   |
|    Imag_0_addr_2_reg_1464    |   12   |
|     Imag_0_addr_reg_1124     |   12   |
|    Imag_1_addr_1_reg_1514    |   12   |
|    Imag_1_addr_2_reg_1469    |   12   |
|    Imag_1_addr_3_reg_1109    |   12   |
|     Imag_1_load_reg_1151     |   32   |
|    Imag_2_addr_1_reg_1519    |   12   |
|    Imag_2_addr_2_reg_1474    |   12   |
|    Imag_2_addr_3_reg_1129    |   12   |
|    Imag_3_addr_1_reg_1524    |   12   |
|    Imag_3_addr_2_reg_1479    |   12   |
|    Imag_3_addr_3_reg_1119    |   12   |
|     Imag_3_load_reg_1162     |   32   |
|     RE_vec_128_a_reg_1134    |   32   |
|     RE_vec_128_b_reg_1140    |   32   |
|    Real_0_addr_1_reg_1489    |   12   |
|    Real_0_addr_2_reg_1444    |   12   |
|     Real_0_addr_reg_1094     |   12   |
|    Real_1_addr_1_reg_1494    |   12   |
|    Real_1_addr_2_reg_1449    |   12   |
|    Real_1_addr_3_reg_1104    |   12   |
|     Real_1_load_reg_1145     |   32   |
|    Real_2_addr_1_reg_1499    |   12   |
|    Real_2_addr_2_reg_1454    |   12   |
|    Real_2_addr_3_reg_1099    |   12   |
|    Real_3_addr_1_reg_1504    |   12   |
|    Real_3_addr_2_reg_1459    |   12   |
|    Real_3_addr_3_reg_1114    |   12   |
|     Real_3_load_reg_1157     |   32   |
|         c_1_reg_1198         |   32   |
|           c_reg_486          |   32   |
|       exitcond_reg_1380      |    1   |
|         i_1_reg_1384         |   13   |
|           i_reg_498          |   13   |
|       indexI_1_reg_1419      |   10   |
|       indexI_2_reg_1424      |   10   |
|       indexI_4_reg_1429      |    9   |
|        indexI_reg_1357       |   32   |
|        indexJ_reg_1351       |   32   |
|    leng_reorder_2_reg_1075   |   12   |
| lut_reorder_I_1024_a_reg_1389|    9   |
|lut_reorder_I_16384_s_reg_1409|   13   |
| lut_reorder_I_4096_a_reg_1399|   11   |
| lut_reorder_J_1024_a_reg_1394|    9   |
|lut_reorder_J_16384_s_reg_1414|   13   |
| lut_reorder_J_4096_a_reg_1404|   11   |
|      newIndex5_reg_1439      |   30   |
|       newIndex_reg_1089      |   30   |
|    num_word_read_reg_1044    |   32   |
|        p_lshr_reg_1053       |   30   |
|       sel_tmp2_reg_1368      |    1   |
|       sel_tmp7_reg_1374      |    1   |
|        tempi_reg_1553        |   32   |
|        tempr_reg_1545        |   32   |
|        tmp_10_reg_1241       |   32   |
|     tmp_11_1_neg_reg_1178    |   32   |
|       tmp_11_1_reg_1203      |   32   |
|        tmp_11_reg_1316       |   32   |
|       tmp_12_1_reg_1247      |   32   |
|        tmp_14_reg_1363       |   13   |
|     tmp_15_1_neg_reg_1183    |   32   |
|       tmp_15_1_reg_1208      |   32   |
|       tmp_16_1_reg_1253      |   32   |
|        tmp_16_reg_1529       |   32   |
|     tmp_17_2_neg_reg_1276    |   32   |
|       tmp_17_2_reg_1296      |   32   |
|     tmp_17_3_neg_reg_1286    |   32   |
|       tmp_17_3_reg_1306      |   32   |
|        tmp_17_reg_1537       |   32   |
|       tmp_18_1_reg_1321      |   32   |
|       tmp_18_2_reg_1331      |   32   |
|       tmp_18_3_reg_1341      |   32   |
|     tmp_19_1_neg_reg_1188    |   32   |
|       tmp_19_1_reg_1213      |   32   |
|        tmp_1_reg_1065        |    1   |
|       tmp_20_1_reg_1259      |   32   |
|     tmp_21_1_neg_reg_1193    |   32   |
|       tmp_21_1_reg_1218      |   32   |
|        tmp_21_reg_1080       |   32   |
|       tmp_22_1_reg_1265      |   32   |
|        tmp_22_reg_1085       |    1   |
|     tmp_23_1_neg_reg_1271    |   32   |
|       tmp_23_1_reg_1291      |   32   |
|     tmp_23_2_neg_reg_1281    |   32   |
|       tmp_23_2_reg_1301      |   32   |
|        tmp_23_reg_1484       |    2   |
|       tmp_24_1_reg_1326      |   32   |
|       tmp_24_2_reg_1336      |   32   |
|       tmp_24_3_reg_1346      |   32   |
|        tmp_24_reg_1434       |    2   |
|        tmp_4_reg_1070        |    1   |
|        tmp_5_reg_1223        |   32   |
|        tmp_6_reg_1229        |   32   |
|        tmp_7_reg_1311        |   32   |
|        tmp_9_reg_1235        |   32   |
|         tmp_reg_1058         |    1   |
+------------------------------+--------+
|             Total            |  2135  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_135 |  p0  |   6  |  12  |   72   ||    4    |
| grp_access_fu_135 |  p1  |   3  |  32  |   96   ||    3    |
| grp_access_fu_148 |  p0  |   7  |  12  |   84   ||    4    |
| grp_access_fu_148 |  p1  |   3  |  32  |   96   ||    3    |
| grp_access_fu_161 |  p0  |   7  |  12  |   84   ||    4    |
| grp_access_fu_161 |  p1  |   3  |  32  |   96   ||    3    |
| grp_access_fu_174 |  p0  |   7  |  12  |   84   ||    4    |
| grp_access_fu_174 |  p1  |   3  |  32  |   96   ||    3    |
| grp_access_fu_187 |  p0  |   7  |  12  |   84   ||    4    |
| grp_access_fu_187 |  p1  |   3  |  32  |   96   ||    3    |
| grp_access_fu_200 |  p0  |   7  |  12  |   84   ||    4    |
| grp_access_fu_200 |  p1  |   3  |  32  |   96   ||    3    |
| grp_access_fu_213 |  p0  |   6  |  12  |   72   ||    4    |
| grp_access_fu_213 |  p1  |   3  |  32  |   96   ||    3    |
| grp_access_fu_226 |  p0  |   7  |  12  |   84   ||    4    |
| grp_access_fu_226 |  p1  |   3  |  32  |   96   ||    3    |
| grp_access_fu_287 |  p0  |   2  |   9  |   18   ||    3    |
| grp_access_fu_300 |  p0  |   2  |   9  |   18   ||    3    |
| grp_access_fu_313 |  p0  |   2  |  11  |   22   ||    3    |
| grp_access_fu_326 |  p0  |   2  |  11  |   22   ||    3    |
| grp_access_fu_339 |  p0  |   2  |  13  |   26   ||    3    |
| grp_access_fu_352 |  p0  |   2  |  13  |   26   ||    3    |
|     c_reg_486     |  p0  |   2  |  32  |   64   ||    3    |
|     grp_fu_509    |  p0  |   2  |  32  |   64   ||    3    |
|     grp_fu_509    |  p1  |   2  |  32  |   64   ||    3    |
|     grp_fu_513    |  p0  |   2  |  32  |   64   ||    3    |
|     grp_fu_513    |  p1  |   2  |  32  |   64   ||    3    |
|     grp_fu_517    |  p0  |   2  |  32  |   64   ||    3    |
|     grp_fu_517    |  p1  |   2  |  32  |   64   ||    3    |
|     grp_fu_521    |  p0  |   3  |  32  |   96   ||    3    |
|     grp_fu_521    |  p1  |   2  |  32  |   64   ||    3    |
|     grp_fu_525    |  p0  |   3  |  32  |   96   ||    3    |
|     grp_fu_525    |  p1  |   3  |  32  |   96   ||    3    |
|     grp_fu_529    |  p0  |   3  |  32  |   96   ||    3    |
|     grp_fu_529    |  p1  |   3  |  32  |   96   ||    3    |
|     grp_fu_533    |  p0  |   3  |  32  |   96   ||    3    |
|     grp_fu_533    |  p1  |   3  |  32  |   96   ||    3    |
|     grp_fu_537    |  p0  |   2  |  32  |   64   ||    3    |
|     grp_fu_537    |  p1  |   3  |  32  |   96   ||    3    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2892  ||  27.248 ||   125   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |    -   |  2368  |  4254  |
|   Memory  |   18   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   27   |    -   |   125  |
|  Register |    -   |    -   |    -   |  2135  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   18   |   16   |   27   |  4503  |  4379  |
+-----------+--------+--------+--------+--------+--------+
