<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ChibiOS/RT: pal_lld.c Source File</title>
<link href="custom.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table style="text-align: center; width: 100%;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td style="width: 80px;"><img alt="ChibiOS/RT Logo" src="logo_small.png"></td>
      <td><big><big>ChibiOS/RT</big></big><br><br>Architecture - Reference Manual - Guides</td>
      <td style="width: 80px;"></td>
    </tr>
  </tbody>
</table>
<hr size="1">
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>pal_lld.c</h1>  </div>
</div>
<div class="contents">
<a href="platforms_2_s_t_m32_2pal__lld_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment">    ChibiOS/RT - Copyright (C) 2006,2007,2008,2009,2010 Giovanni Di Sirio.</span>
<a name="l00003"></a>00003 <span class="comment"></span>
<a name="l00004"></a>00004 <span class="comment">    This file is part of ChibiOS/RT.</span>
<a name="l00005"></a>00005 <span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">    ChibiOS/RT is free software; you can redistribute it and/or modify</span>
<a name="l00007"></a>00007 <span class="comment">    it under the terms of the GNU General Public License as published by</span>
<a name="l00008"></a>00008 <span class="comment">    the Free Software Foundation; either version 3 of the License, or</span>
<a name="l00009"></a>00009 <span class="comment">    (at your option) any later version.</span>
<a name="l00010"></a>00010 <span class="comment"></span>
<a name="l00011"></a>00011 <span class="comment">    ChibiOS/RT is distributed in the hope that it will be useful,</span>
<a name="l00012"></a>00012 <span class="comment">    but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l00013"></a>00013 <span class="comment">    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span>
<a name="l00014"></a>00014 <span class="comment">    GNU General Public License for more details.</span>
<a name="l00015"></a>00015 <span class="comment"></span>
<a name="l00016"></a>00016 <span class="comment">    You should have received a copy of the GNU General Public License</span>
<a name="l00017"></a>00017 <span class="comment">    along with this program. If not, see &lt;http://www.gnu.org/licenses/&gt;.</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">                                      ---</span>
<a name="l00020"></a>00020 <span class="comment"></span>
<a name="l00021"></a>00021 <span class="comment">    A special exception to the GPL can be applied should you wish to distribute</span>
<a name="l00022"></a>00022 <span class="comment">    a combined work that includes ChibiOS/RT, without being obliged to provide</span>
<a name="l00023"></a>00023 <span class="comment">    the source code for any proprietary components. See the file exception.txt</span>
<a name="l00024"></a>00024 <span class="comment">    for full details of how and when the exception can be applied.</span>
<a name="l00025"></a>00025 <span class="comment">*/</span>
<a name="l00026"></a>00026 <span class="comment"></span>
<a name="l00027"></a>00027 <span class="comment">/**</span>
<a name="l00028"></a>00028 <span class="comment"> * @file    STM32/pal_lld.c</span>
<a name="l00029"></a>00029 <span class="comment"> * @brief   STM32 GPIO low level driver code.</span>
<a name="l00030"></a>00030 <span class="comment"> *</span>
<a name="l00031"></a>00031 <span class="comment"> * @addtogroup STM32_PAL</span>
<a name="l00032"></a>00032 <span class="comment"> * @{</span>
<a name="l00033"></a>00033 <span class="comment"> */</span>
<a name="l00034"></a>00034 
<a name="l00035"></a>00035 <span class="preprocessor">#include &quot;<a class="code" href="ch_8h.html" title="ChibiOS/RT main include file.">ch.h</a>&quot;</span>
<a name="l00036"></a>00036 <span class="preprocessor">#include &quot;<a class="code" href="hal_8h.html" title="HAL subsystem header.">hal.h</a>&quot;</span>
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="preprocessor">#if CH_HAL_USE_PAL || defined(__DOXYGEN__)</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span>
<a name="l00040"></a>00040 <span class="preprocessor">#if defined(STM32F10X_LD)</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#define APB2_RST_MASK (RCC_APB2RSTR_IOPARST | RCC_APB2RSTR_IOPBRST |    \</span>
<a name="l00042"></a>00042 <span class="preprocessor">                       RCC_APB2RSTR_IOPCRST | RCC_APB2RSTR_IOPDRST |    \</span>
<a name="l00043"></a>00043 <span class="preprocessor">                       RCC_APB2RSTR_AFIORST)</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="preprocessor">#define APB2_EN_MASK  (RCC_APB2ENR_IOPAEN | RCC_APB2ENR_IOPBEN |        \</span>
<a name="l00045"></a>00045 <span class="preprocessor">                       RCC_APB2ENR_IOPCEN | RCC_APB2ENR_IOPDEN |        \</span>
<a name="l00046"></a>00046 <span class="preprocessor">                       RCC_APB2ENR_AFIOEN)</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">#elif defined(STM32F10X_HD)</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">#define APB2_RST_MASK (RCC_APB2RSTR_IOPARST | RCC_APB2RSTR_IOPBRST |    \</span>
<a name="l00049"></a>00049 <span class="preprocessor">                       RCC_APB2RSTR_IOPCRST | RCC_APB2RSTR_IOPDRST |    \</span>
<a name="l00050"></a>00050 <span class="preprocessor">                       RCC_APB2RSTR_IOPERST | RCC_APB2RSTR_IOPFRST |    \</span>
<a name="l00051"></a>00051 <span class="preprocessor">                       RCC_APB2RSTR_IOPGRST | RCC_APB2RSTR_AFIORST);</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span><span class="preprocessor">#define APB2_EN_MASK  (RCC_APB2ENR_IOPAEN | RCC_APB2ENR_IOPBEN |        \</span>
<a name="l00053"></a>00053 <span class="preprocessor">                       RCC_APB2ENR_IOPCEN | RCC_APB2ENR_IOPDEN |        \</span>
<a name="l00054"></a>00054 <span class="preprocessor">                       RCC_APB2ENR_IOPEEN | RCC_APB2ENR_IOPFEN |        \</span>
<a name="l00055"></a>00055 <span class="preprocessor">                       RCC_APB2ENR_IOPGEN | RCC_APB2ENR_AFIOEN)</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span>  <span class="comment">/* Defaults on Medium Density and Connection Line devices.*/</span>
<a name="l00058"></a>00058 <span class="preprocessor">#define APB2_RST_MASK (RCC_APB2RSTR_IOPARST | RCC_APB2RSTR_IOPBRST |    \</span>
<a name="l00059"></a>00059 <span class="preprocessor">                       RCC_APB2RSTR_IOPCRST | RCC_APB2RSTR_IOPDRST |    \</span>
<a name="l00060"></a>00060 <span class="preprocessor">                       RCC_APB2RSTR_IOPERST | RCC_APB2RSTR_AFIORST);</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define APB2_EN_MASK  (RCC_APB2ENR_IOPAEN | RCC_APB2ENR_IOPBEN |        \</span>
<a name="l00062"></a>00062 <span class="preprocessor">                       RCC_APB2ENR_IOPCEN | RCC_APB2ENR_IOPDEN |        \</span>
<a name="l00063"></a>00063 <span class="preprocessor">                       RCC_APB2ENR_IOPEEN | RCC_APB2ENR_AFIOEN)</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>
<a name="l00066"></a>00066 <span class="comment">/*===========================================================================*/</span>
<a name="l00067"></a>00067 <span class="comment">/* Driver exported variables.                                                */</span>
<a name="l00068"></a>00068 <span class="comment">/*===========================================================================*/</span>
<a name="l00069"></a>00069 
<a name="l00070"></a>00070 <span class="comment">/*===========================================================================*/</span>
<a name="l00071"></a>00071 <span class="comment">/* Driver local variables.                                                   */</span>
<a name="l00072"></a>00072 <span class="comment">/*===========================================================================*/</span>
<a name="l00073"></a>00073 
<a name="l00074"></a>00074 <span class="comment">/*===========================================================================*/</span>
<a name="l00075"></a>00075 <span class="comment">/* Driver local functions.                                                   */</span>
<a name="l00076"></a>00076 <span class="comment">/*===========================================================================*/</span>
<a name="l00077"></a>00077 
<a name="l00078"></a>00078 <span class="comment">/*===========================================================================*/</span>
<a name="l00079"></a>00079 <span class="comment">/* Driver interrupt handlers.                                                */</span>
<a name="l00080"></a>00080 <span class="comment">/*===========================================================================*/</span>
<a name="l00081"></a>00081 
<a name="l00082"></a>00082 <span class="comment">/*===========================================================================*/</span>
<a name="l00083"></a>00083 <span class="comment">/* Driver exported functions.                                                */</span>
<a name="l00084"></a>00084 <span class="comment">/*===========================================================================*/</span>
<a name="l00085"></a>00085 <span class="comment"></span>
<a name="l00086"></a>00086 <span class="comment">/**</span>
<a name="l00087"></a>00087 <span class="comment"> * @brief   STM32 I/O ports configuration.</span>
<a name="l00088"></a>00088 <span class="comment"> * @details Ports A-D(E, F, G) clocks enabled, AFIO clock enabled.</span>
<a name="l00089"></a>00089 <span class="comment"> *</span>
<a name="l00090"></a>00090 <span class="comment"> * @param[in] config    the STM32 ports configuration</span>
<a name="l00091"></a>00091 <span class="comment"> */</span>
<a name="l00092"></a>00092 <span class="keywordtype">void</span> <a class="code" href="group___a_t91_s_a_m7___p_a_l.html#ga5ae03ce0c107aacd0f69a6d29cfe7919" title="AT91SAM7 I/O ports configuration.">_pal_lld_init</a>(<span class="keyword">const</span> <a class="code" href="struct_p_a_l_config.html" title="AT91SAM7 PIO static initializer.">PALConfig</a> *config) {
<a name="l00093"></a>00093 
<a name="l00094"></a>00094   <span class="comment">/*</span>
<a name="l00095"></a>00095 <span class="comment">   * Enables the GPIO related clocks.</span>
<a name="l00096"></a>00096 <span class="comment">   */</span>
<a name="l00097"></a>00097   RCC-&gt;APB2ENR |= APB2_EN_MASK;
<a name="l00098"></a>00098 
<a name="l00099"></a>00099   <span class="comment">/*</span>
<a name="l00100"></a>00100 <span class="comment">   * Resets the GPIO ports and AFIO.</span>
<a name="l00101"></a>00101 <span class="comment">   */</span>
<a name="l00102"></a>00102   RCC-&gt;APB2RSTR = APB2_RST_MASK;
<a name="l00103"></a>00103   RCC-&gt;APB2RSTR = 0;
<a name="l00104"></a>00104 
<a name="l00105"></a>00105   <a class="code" href="group___p_a_l___l_l_d.html#gaef5823310b8302e832ae22ab895ddde1" title="First I/O port identifier.">IOPORT1</a>-&gt;ODR = config-&gt;<a class="code" href="struct_p_a_l_config.html#a5267574ed1c464afec6c3deecc122149" title="Port A setup data.">PAData</a>.<a class="code" href="structstm32__gpio__setup__t.html#ae218848613f25d98336bc7103e0abc15">odr</a>;
<a name="l00106"></a>00106   <a class="code" href="group___p_a_l___l_l_d.html#gaef5823310b8302e832ae22ab895ddde1" title="First I/O port identifier.">IOPORT1</a>-&gt;CRH = config-&gt;<a class="code" href="struct_p_a_l_config.html#a5267574ed1c464afec6c3deecc122149" title="Port A setup data.">PAData</a>.<a class="code" href="structstm32__gpio__setup__t.html#a635d5ad9ceb5f4d70f101f2ebd53a14a">crh</a>;
<a name="l00107"></a>00107   <a class="code" href="group___p_a_l___l_l_d.html#gaef5823310b8302e832ae22ab895ddde1" title="First I/O port identifier.">IOPORT1</a>-&gt;CRL = config-&gt;<a class="code" href="struct_p_a_l_config.html#a5267574ed1c464afec6c3deecc122149" title="Port A setup data.">PAData</a>.<a class="code" href="structstm32__gpio__setup__t.html#ac42952cb41c5c5b550be5dd1fd70e151">crl</a>;
<a name="l00108"></a>00108   <a class="code" href="group___a_t91_s_a_m7___p_a_l.html#ga1094affa8023f971f79804a9beaeb157" title="PIO port B identifier.">IOPORT2</a>-&gt;ODR = config-&gt;<a class="code" href="struct_p_a_l_config.html#a8191d6ffefa5dc89cc3f8324a967b444" title="Port B setup data.">PBData</a>.<a class="code" href="structstm32__gpio__setup__t.html#ae218848613f25d98336bc7103e0abc15">odr</a>;
<a name="l00109"></a>00109   <a class="code" href="group___a_t91_s_a_m7___p_a_l.html#ga1094affa8023f971f79804a9beaeb157" title="PIO port B identifier.">IOPORT2</a>-&gt;CRH = config-&gt;<a class="code" href="struct_p_a_l_config.html#a8191d6ffefa5dc89cc3f8324a967b444" title="Port B setup data.">PBData</a>.<a class="code" href="structstm32__gpio__setup__t.html#a635d5ad9ceb5f4d70f101f2ebd53a14a">crh</a>;
<a name="l00110"></a>00110   <a class="code" href="group___a_t91_s_a_m7___p_a_l.html#ga1094affa8023f971f79804a9beaeb157" title="PIO port B identifier.">IOPORT2</a>-&gt;CRL = config-&gt;<a class="code" href="struct_p_a_l_config.html#a8191d6ffefa5dc89cc3f8324a967b444" title="Port B setup data.">PBData</a>.<a class="code" href="structstm32__gpio__setup__t.html#ac42952cb41c5c5b550be5dd1fd70e151">crl</a>;
<a name="l00111"></a>00111   <a class="code" href="group___l_p_c11xx___p_a_l.html#ga4508a87dd23765ce515b4cd3cf8a9ab5" title="GPIO2 port identifier.">IOPORT3</a>-&gt;ODR = config-&gt;<a class="code" href="struct_p_a_l_config.html#a750382332bfb49670a777963a673d708" title="Port C setup data.">PCData</a>.<a class="code" href="structstm32__gpio__setup__t.html#ae218848613f25d98336bc7103e0abc15">odr</a>;
<a name="l00112"></a>00112   <a class="code" href="group___l_p_c11xx___p_a_l.html#ga4508a87dd23765ce515b4cd3cf8a9ab5" title="GPIO2 port identifier.">IOPORT3</a>-&gt;CRH = config-&gt;<a class="code" href="struct_p_a_l_config.html#a750382332bfb49670a777963a673d708" title="Port C setup data.">PCData</a>.<a class="code" href="structstm32__gpio__setup__t.html#a635d5ad9ceb5f4d70f101f2ebd53a14a">crh</a>;
<a name="l00113"></a>00113   <a class="code" href="group___l_p_c11xx___p_a_l.html#ga4508a87dd23765ce515b4cd3cf8a9ab5" title="GPIO2 port identifier.">IOPORT3</a>-&gt;CRL = config-&gt;<a class="code" href="struct_p_a_l_config.html#a750382332bfb49670a777963a673d708" title="Port C setup data.">PCData</a>.<a class="code" href="structstm32__gpio__setup__t.html#ac42952cb41c5c5b550be5dd1fd70e151">crl</a>;
<a name="l00114"></a>00114   <a class="code" href="group___l_p_c11xx___p_a_l.html#gae9384ee350067bb06e3663eda7f949c1" title="GPIO3 port identifier.">IOPORT4</a>-&gt;ODR = config-&gt;<a class="code" href="struct_p_a_l_config.html#a746bbd76c93d426514f221840c45ec49" title="Port D setup data.">PDData</a>.<a class="code" href="structstm32__gpio__setup__t.html#ae218848613f25d98336bc7103e0abc15">odr</a>;
<a name="l00115"></a>00115   <a class="code" href="group___l_p_c11xx___p_a_l.html#gae9384ee350067bb06e3663eda7f949c1" title="GPIO3 port identifier.">IOPORT4</a>-&gt;CRH = config-&gt;<a class="code" href="struct_p_a_l_config.html#a746bbd76c93d426514f221840c45ec49" title="Port D setup data.">PDData</a>.<a class="code" href="structstm32__gpio__setup__t.html#a635d5ad9ceb5f4d70f101f2ebd53a14a">crh</a>;
<a name="l00116"></a>00116   <a class="code" href="group___l_p_c11xx___p_a_l.html#gae9384ee350067bb06e3663eda7f949c1" title="GPIO3 port identifier.">IOPORT4</a>-&gt;CRL = config-&gt;<a class="code" href="struct_p_a_l_config.html#a746bbd76c93d426514f221840c45ec49" title="Port D setup data.">PDData</a>.<a class="code" href="structstm32__gpio__setup__t.html#ac42952cb41c5c5b550be5dd1fd70e151">crl</a>;
<a name="l00117"></a>00117 <span class="preprocessor">#if !defined(STM32F10X_LD) || defined(__DOXYGEN__)</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span>  <a class="code" href="group___m_s_p430___p_a_l.html#gadad7b9ee4f1722e2d08b40089042a58a" title="I/O port E identifier.">IOPORT5</a>-&gt;ODR = config-&gt;<a class="code" href="struct_p_a_l_config.html#af1e20e47b79fb5fe7932ca665c066a88" title="Port E setup data.">PEData</a>.<a class="code" href="structstm32__gpio__setup__t.html#ae218848613f25d98336bc7103e0abc15">odr</a>;
<a name="l00119"></a>00119   <a class="code" href="group___m_s_p430___p_a_l.html#gadad7b9ee4f1722e2d08b40089042a58a" title="I/O port E identifier.">IOPORT5</a>-&gt;CRH = config-&gt;<a class="code" href="struct_p_a_l_config.html#af1e20e47b79fb5fe7932ca665c066a88" title="Port E setup data.">PEData</a>.<a class="code" href="structstm32__gpio__setup__t.html#a635d5ad9ceb5f4d70f101f2ebd53a14a">crh</a>;
<a name="l00120"></a>00120   <a class="code" href="group___m_s_p430___p_a_l.html#gadad7b9ee4f1722e2d08b40089042a58a" title="I/O port E identifier.">IOPORT5</a>-&gt;CRL = config-&gt;<a class="code" href="struct_p_a_l_config.html#af1e20e47b79fb5fe7932ca665c066a88" title="Port E setup data.">PEData</a>.<a class="code" href="structstm32__gpio__setup__t.html#ac42952cb41c5c5b550be5dd1fd70e151">crl</a>;
<a name="l00121"></a>00121 <span class="preprocessor">#endif</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#if defined(STM32F10X_HD) || defined(__DOXYGEN__)</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span>  <a class="code" href="group___m_s_p430___p_a_l.html#ga20ce469263153f4e08998a758b5b1006" title="I/O port F identifier.">IOPORT6</a>-&gt;ODR = config-&gt;<a class="code" href="struct_p_a_l_config.html#ae0164ca6471e679bc66aff3085506aa5" title="Port F setup data.">PFData</a>.<a class="code" href="structstm32__gpio__setup__t.html#ae218848613f25d98336bc7103e0abc15">odr</a>;
<a name="l00124"></a>00124   <a class="code" href="group___m_s_p430___p_a_l.html#ga20ce469263153f4e08998a758b5b1006" title="I/O port F identifier.">IOPORT6</a>-&gt;CRH = config-&gt;<a class="code" href="struct_p_a_l_config.html#ae0164ca6471e679bc66aff3085506aa5" title="Port F setup data.">PFData</a>.<a class="code" href="structstm32__gpio__setup__t.html#a635d5ad9ceb5f4d70f101f2ebd53a14a">crh</a>;
<a name="l00125"></a>00125   <a class="code" href="group___m_s_p430___p_a_l.html#ga20ce469263153f4e08998a758b5b1006" title="I/O port F identifier.">IOPORT6</a>-&gt;CRL = config-&gt;<a class="code" href="struct_p_a_l_config.html#ae0164ca6471e679bc66aff3085506aa5" title="Port F setup data.">PFData</a>.<a class="code" href="structstm32__gpio__setup__t.html#ac42952cb41c5c5b550be5dd1fd70e151">crl</a>;
<a name="l00126"></a>00126   <a class="code" href="group___s_t_m32___p_a_l.html#ga0ab726c1efde55f365e87d874b686998" title="GPIO port G identifier.">IOPORT7</a>-&gt;ODR = config-&gt;<a class="code" href="struct_p_a_l_config.html#a6927b779ec0f7f54271557bfc3c51549" title="Port G setup data.">PGData</a>.<a class="code" href="structstm32__gpio__setup__t.html#ae218848613f25d98336bc7103e0abc15">odr</a>;
<a name="l00127"></a>00127   <a class="code" href="group___s_t_m32___p_a_l.html#ga0ab726c1efde55f365e87d874b686998" title="GPIO port G identifier.">IOPORT7</a>-&gt;CRH = config-&gt;<a class="code" href="struct_p_a_l_config.html#a6927b779ec0f7f54271557bfc3c51549" title="Port G setup data.">PGData</a>.<a class="code" href="structstm32__gpio__setup__t.html#a635d5ad9ceb5f4d70f101f2ebd53a14a">crh</a>;
<a name="l00128"></a>00128   <a class="code" href="group___s_t_m32___p_a_l.html#ga0ab726c1efde55f365e87d874b686998" title="GPIO port G identifier.">IOPORT7</a>-&gt;CRL = config-&gt;<a class="code" href="struct_p_a_l_config.html#a6927b779ec0f7f54271557bfc3c51549" title="Port G setup data.">PGData</a>.<a class="code" href="structstm32__gpio__setup__t.html#ac42952cb41c5c5b550be5dd1fd70e151">crl</a>;
<a name="l00129"></a>00129 <span class="preprocessor">#endif</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span>}
<a name="l00131"></a>00131 <span class="comment"></span>
<a name="l00132"></a>00132 <span class="comment">/**</span>
<a name="l00133"></a>00133 <span class="comment"> * @brief   Pads mode setup.</span>
<a name="l00134"></a>00134 <span class="comment"> * @details This function programs a pads group belonging to the same port</span>
<a name="l00135"></a>00135 <span class="comment"> *          with the specified mode.</span>
<a name="l00136"></a>00136 <span class="comment"> * @note    This function is not meant to be invoked directly by the</span>
<a name="l00137"></a>00137 <span class="comment"> *          application code.</span>
<a name="l00138"></a>00138 <span class="comment"> * @note    @p PAL_MODE_UNCONNECTED is implemented as push pull output at 2MHz.</span>
<a name="l00139"></a>00139 <span class="comment"> * @note    Writing on pads programmed as pull-up or pull-down has the side</span>
<a name="l00140"></a>00140 <span class="comment"> *          effect to modify the resistor setting because the output latched</span>
<a name="l00141"></a>00141 <span class="comment"> *          data is used for the resistor selection.</span>
<a name="l00142"></a>00142 <span class="comment"> *</span>
<a name="l00143"></a>00143 <span class="comment"> * @param[in] port      the port identifier</span>
<a name="l00144"></a>00144 <span class="comment"> * @param[in] mask      the group mask</span>
<a name="l00145"></a>00145 <span class="comment"> * @param[in] mode      the mode</span>
<a name="l00146"></a>00146 <span class="comment"> */</span>
<a name="l00147"></a>00147 <span class="keywordtype">void</span> <a class="code" href="group___a_t91_s_a_m7___p_a_l.html#gaddf04453e88e0840158044f17b4d669a" title="Pads mode setup.">_pal_lld_setgroupmode</a>(<a class="code" href="group___p_a_l___l_l_d.html#ga4a3294068a07606c952cefda0866761a" title="Port Identifier.">ioportid_t</a> port,
<a name="l00148"></a>00148                            <a class="code" href="group___p_a_l___l_l_d.html#ga6115967a8db28246105e03741ff5eb18" title="Digital I/O port sized unsigned type.">ioportmask_t</a> mask,
<a name="l00149"></a>00149                            <a class="code" href="group___s_t_m8___c_o_r_e.html#gad0fca8b15c218d2c687f8c373a71d228">uint_fast8_t</a> mode) {
<a name="l00150"></a>00150   <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> cfgtab[] = {
<a name="l00151"></a>00151     4,          <span class="comment">/* PAL_MODE_RESET, implemented as input.*/</span>
<a name="l00152"></a>00152     2,          <span class="comment">/* PAL_MODE_UNCONNECTED, implemented as push pull output 2MHz.*/</span>
<a name="l00153"></a>00153     4,          <span class="comment">/* PAL_MODE_INPUT */</span>
<a name="l00154"></a>00154     8,          <span class="comment">/* PAL_MODE_INPUT_PULLUP */</span>
<a name="l00155"></a>00155     8,          <span class="comment">/* PAL_MODE_INPUT_PULLDOWN */</span>
<a name="l00156"></a>00156     0,          <span class="comment">/* PAL_MODE_INPUT_ANALOG */</span>
<a name="l00157"></a>00157     3,          <span class="comment">/* PAL_MODE_OUTPUT_PUSHPULL, 50MHz.*/</span>
<a name="l00158"></a>00158     7,          <span class="comment">/* PAL_MODE_OUTPUT_OPENDRAIN, 50MHz.*/</span>
<a name="l00159"></a>00159     8,          <span class="comment">/* Reserved.*/</span>
<a name="l00160"></a>00160     8,          <span class="comment">/* Reserved.*/</span>
<a name="l00161"></a>00161     8,          <span class="comment">/* Reserved.*/</span>
<a name="l00162"></a>00162     8,          <span class="comment">/* Reserved.*/</span>
<a name="l00163"></a>00163     8,          <span class="comment">/* Reserved.*/</span>
<a name="l00164"></a>00164     8,          <span class="comment">/* Reserved.*/</span>
<a name="l00165"></a>00165     8,          <span class="comment">/* Reserved.*/</span>
<a name="l00166"></a>00166     8,          <span class="comment">/* Reserved.*/</span>
<a name="l00167"></a>00167     0xB,        <span class="comment">/* PAL_MODE_STM32_ALTERNATE_PUSHPULL, 50MHz.*/</span>
<a name="l00168"></a>00168     0xF,        <span class="comment">/* PAL_MODE_STM32_ALTERNATE_OPENDRAIN, 50MHz.*/</span>
<a name="l00169"></a>00169   };
<a name="l00170"></a>00170   <a class="code" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> mh, ml, crh, crl, cfg;
<a name="l00171"></a>00171   <span class="keywordtype">unsigned</span> i;
<a name="l00172"></a>00172 
<a name="l00173"></a>00173   <span class="keywordflow">if</span> (mode == <a class="code" href="group___p_a_l.html#gadb37ffcbe38167c0642f7618f0d5b398" title="Input pad with weak pull up resistor.">PAL_MODE_INPUT_PULLUP</a>)
<a name="l00174"></a>00174     port-&gt;BSRR = mask;
<a name="l00175"></a>00175   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (mode == <a class="code" href="group___p_a_l.html#ga0b2c436c6b72194e8c81f92c4e8c0312" title="Input pad with weak pull down resistor.">PAL_MODE_INPUT_PULLDOWN</a>)
<a name="l00176"></a>00176     port-&gt;BRR = mask;
<a name="l00177"></a>00177   cfg = cfgtab[mode];
<a name="l00178"></a>00178   mh = ml = crh = crl = 0;
<a name="l00179"></a>00179   <span class="keywordflow">for</span> (i = 0; i &lt; 8; i++) {
<a name="l00180"></a>00180     ml &lt;&lt;= 4;
<a name="l00181"></a>00181     mh &lt;&lt;= 4;
<a name="l00182"></a>00182     crl &lt;&lt;= 4;
<a name="l00183"></a>00183     crh &lt;&lt;= 4;
<a name="l00184"></a>00184     <span class="keywordflow">if</span> ((mask &amp; 0x0080) == 0)
<a name="l00185"></a>00185       ml |= 0xf;
<a name="l00186"></a>00186     <span class="keywordflow">else</span>
<a name="l00187"></a>00187       crl |= cfg;
<a name="l00188"></a>00188     <span class="keywordflow">if</span> ((mask &amp; 0x8000) == 0)
<a name="l00189"></a>00189       mh |= 0xf;
<a name="l00190"></a>00190     <span class="keywordflow">else</span>
<a name="l00191"></a>00191       crh |= cfg;
<a name="l00192"></a>00192     mask &lt;&lt;= 1;
<a name="l00193"></a>00193   }
<a name="l00194"></a>00194   port-&gt;CRH = (port-&gt;CRH &amp; mh) | crh;
<a name="l00195"></a>00195   port-&gt;CRL = (port-&gt;CRL &amp; ml) | crl;
<a name="l00196"></a>00196 }
<a name="l00197"></a>00197 
<a name="l00198"></a>00198 <span class="preprocessor">#endif </span><span class="comment">/* CH_HAL_USE_PAL */</span>
<a name="l00199"></a>00199 <span class="comment"></span>
<a name="l00200"></a>00200 <span class="comment">/** @} */</span>
</pre></div></div>
</div>
<hr size="1"><address style="text-align: right;"><small>
Generated on Sun Oct 24 2010 09:40:37 for ChibiOS/RT by&nbsp;<a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.7.1</small></address>
</body>
</html>
