// Seed: 1486588619
module module_0 (
    output tri1 id_0,
    output wor  id_1,
    output wor  id_2,
    input  tri1 id_3
);
  assign id_2 = id_3;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    output wor   id_0
    , id_4,
    output logic id_1,
    input  wire  id_2
);
  assign id_4 = id_2 | -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_2
  );
  assign modCall_1.id_1 = 0;
  id_5 :
  assert property (@(posedge -1 & -1) 1'b0 >> 1 * id_2)
  else id_1 <= -1;
  wire id_6;
endmodule
module module_2 (
    output supply0 id_0,
    output logic id_1,
    output uwire id_2,
    input tri1 id_3
);
  always id_1 <= id_3;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_3
  );
endmodule
