Line 163: [TestBench] Malloc Fail
Line 167: [TestBench] Msg Fail
Line 202: [TestBench] [Hisr/Task] Start Hisr activate
Line 211: [TestBench] [Hisr/Task] End Hisr activate (%d)
Line 239: [TestBench] TestBenchPrintFunction %d
Line 268: [TestBench] arguments test : %d
Line 533: [TestBench] [Hisr/Task PMU] EVT0 %d, EVT1 %d, EVT2 %d
Line 533: [TestBench] [Hisr/Task PMU] EVT3 %d, EVT4 %d, EVT5 %d
Line 533: [TestBench] [Hisr/Task PMU] %d [us] %d [cycle]
Line 535: [TestBench] [Hisr/Task] Finish %d [us]
Line 540: [TestBench] [All] Finish Total %d [us], MemoryAccess %d [us], Arithmetic %d [us], HisrTaskSchedule %d [us]
Line 543: [TestBench] [ClockInfo] CPU_Freq %dMHz, Bus_Freq %dMHz, Mif_Freq %dMHz
Line 382: [TestBench] [Error] TestBenchClkChange sequence error prev : %d, request %d
Line 390: [TestBench] Clock change start %d %d, CPU_Freq %dMHz, Bus_Freq %dMHz, Mif_Freq %dMHz
Line 442: [TestBench] Clock change end %d %d, CPU_Freq %dMHz, Bus_Freq %dMHz, Mif_Freq %dMHz
