module shift_right_1b(Out, DataIn);
	output [4:0] Out;
	input [4:0] DataIn;
	wire [4:0] out_inst;
	or inst(out_inst[0], DataIn[1], 1'b0);
	or inst1(out_inst[1], DataIn[2], 1'b0);
	or inst2(out_inst[2], DataIn[3], 1'b0);
	or inst3(out_inst[3], DataIn[4], 1'b0);
	assign out_inst[4] = 1'b0;
	assign Out[4:0] = out_inst[4:0];
endmodule