Classic Timing Analyzer report for LCD_Picture_Disp
Fri May 05 15:19:45 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                               ; To                                                                                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 13.203 ns                        ; data[6]~en                                                                         ; data[6]                                                                                                     ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 132.86 MHz ( period = 7.527 ns ) ; cnt[2]                                                                             ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6] ; data[6]~reg0                                                                                                ; clk        ; clk      ; 7            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                    ;                                                                                                             ;            ;          ; 7            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                        ; To                                                                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 132.86 MHz ( period = 7.527 ns )                    ; cnt[2]                                                                                                      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.289 ns                ;
; N/A                                     ; 132.91 MHz ( period = 7.524 ns )                    ; cnt[4]                                                                                                      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.286 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; cnt[3]                                                                                                      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.282 ns                ;
; N/A                                     ; 133.23 MHz ( period = 7.506 ns )                    ; cnt[5]                                                                                                      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.268 ns                ;
; N/A                                     ; 133.35 MHz ( period = 7.499 ns )                    ; cnt[6]                                                                                                      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.261 ns                ;
; N/A                                     ; 133.40 MHz ( period = 7.496 ns )                    ; cnt[8]                                                                                                      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg8 ; clk        ; clk      ; None                        ; None                      ; 2.258 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; cnt[7]                                                                                                      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.244 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; cnt[9]                                                                                                      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg9 ; clk        ; clk      ; None                        ; None                      ; 2.244 ns                ;
; N/A                                     ; 137.78 MHz ( period = 7.258 ns )                    ; cnt[1]                                                                                                      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; 138.05 MHz ( period = 7.244 ns )                    ; cnt[0]                                                                                                      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.006 ns                ;
; N/A                                     ; 140.79 MHz ( period = 7.103 ns )                    ; cnt[4]                                                                                                      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.865 ns                ;
; N/A                                     ; 140.90 MHz ( period = 7.097 ns )                    ; cnt[9]                                                                                                      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg9 ; clk        ; clk      ; None                        ; None                      ; 1.859 ns                ;
; N/A                                     ; 140.92 MHz ( period = 7.096 ns )                    ; cnt[7]                                                                                                      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 140.98 MHz ( period = 7.093 ns )                    ; cnt[3]                                                                                                      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.855 ns                ;
; N/A                                     ; 141.00 MHz ( period = 7.092 ns )                    ; cnt[5]                                                                                                      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.854 ns                ;
; N/A                                     ; 141.12 MHz ( period = 7.086 ns )                    ; cnt[2]                                                                                                      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.848 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; cnt[6]                                                                                                      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.846 ns                ;
; N/A                                     ; 141.56 MHz ( period = 7.064 ns )                    ; cnt[8]                                                                                                      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg8 ; clk        ; clk      ; None                        ; None                      ; 1.826 ns                ;
; N/A                                     ; 150.72 MHz ( period = 6.635 ns )                    ; cnt[1]                                                                                                      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.397 ns                ;
; N/A                                     ; 150.81 MHz ( period = 6.631 ns )                    ; cnt[0]                                                                                                      ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.393 ns                ;
; N/A                                     ; 172.47 MHz ( period = 5.798 ns )                    ; cnt[0]                                                                                                      ; cnt[0]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 185.53 MHz ( period = 5.390 ns )                    ; cnt[7]                                                                                                      ; cnt[7]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; cnt[6]                                                                                                      ; data[2]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.782 ns                ;
; N/A                                     ; 202.88 MHz ( period = 4.929 ns )                    ; cnt[8]                                                                                                      ; cnt[8]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 4.668 ns                ;
; N/A                                     ; 203.21 MHz ( period = 4.921 ns )                    ; cnt[9]                                                                                                      ; cnt[9]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 4.660 ns                ;
; N/A                                     ; 221.98 MHz ( period = 4.505 ns )                    ; state.IDLE                                                                                                  ; cnt[3]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 4.235 ns                ;
; N/A                                     ; 222.32 MHz ( period = 4.498 ns )                    ; state.IDLE                                                                                                  ; cnt[5]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; 222.52 MHz ( period = 4.494 ns )                    ; state.IDLE                                                                                                  ; cnt[2]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 4.224 ns                ;
; N/A                                     ; 222.52 MHz ( period = 4.494 ns )                    ; state.IDLE                                                                                                  ; cnt[4]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 4.224 ns                ;
; N/A                                     ; 223.76 MHz ( period = 4.469 ns )                    ; state.IDLE                                                                                                  ; cnt[7]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 4.199 ns                ;
; N/A                                     ; 226.45 MHz ( period = 4.416 ns )                    ; cnt[5]                                                                                                      ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 4.164 ns                ;
; N/A                                     ; 226.76 MHz ( period = 4.410 ns )                    ; cnt[4]                                                                                                      ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 4.158 ns                ;
; N/A                                     ; 227.12 MHz ( period = 4.403 ns )                    ; state.IDLE                                                                                                  ; cnt[1]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 4.133 ns                ;
; N/A                                     ; 228.26 MHz ( period = 4.381 ns )                    ; state.IDLE                                                                                                  ; cnt[6]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 4.111 ns                ;
; N/A                                     ; 233.05 MHz ( period = 4.291 ns )                    ; state.IDLE                                                                                                  ; cnt[8]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 4.021 ns                ;
; N/A                                     ; 233.15 MHz ( period = 4.289 ns )                    ; state.IDLE                                                                                                  ; cnt[9]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 239.58 MHz ( period = 4.174 ns )                    ; cnt[5]                                                                                                      ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.922 ns                ;
; N/A                                     ; 239.92 MHz ( period = 4.168 ns )                    ; cnt[4]                                                                                                      ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.916 ns                ;
; N/A                                     ; 240.50 MHz ( period = 4.158 ns )                    ; cnt[7]                                                                                                      ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.906 ns                ;
; N/A                                     ; 241.66 MHz ( period = 4.138 ns )                    ; cnt[8]                                                                                                      ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; 245.22 MHz ( period = 4.078 ns )                    ; LCD_cnt[1]                                                                                                  ; LCD_cnt[6]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.817 ns                ;
; N/A                                     ; 246.37 MHz ( period = 4.059 ns )                    ; LCD_cnt[1]                                                                                                  ; LCD_cnt[7]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.798 ns                ;
; N/A                                     ; 247.16 MHz ( period = 4.046 ns )                    ; LCD_cnt[6]                                                                                                  ; LCD_cnt[7]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.785 ns                ;
; N/A                                     ; 248.51 MHz ( period = 4.024 ns )                    ; state.IDLE                                                                                                  ; cnt[0]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; 249.19 MHz ( period = 4.013 ns )                    ; cnt[5]                                                                                                      ; data[1]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 249.56 MHz ( period = 4.007 ns )                    ; LCD_cnt[2]                                                                                                  ; LCD_cnt[6]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; 250.75 MHz ( period = 3.988 ns )                    ; LCD_cnt[2]                                                                                                  ; LCD_cnt[7]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.727 ns                ;
; N/A                                     ; 251.07 MHz ( period = 3.983 ns )                    ; cnt[9]                                                                                                      ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.731 ns                ;
; N/A                                     ; 252.46 MHz ( period = 3.961 ns )                    ; state.DISPLAY0                                                                                              ; data[2]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; 253.87 MHz ( period = 3.939 ns )                    ; cnt[6]                                                                                                      ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 255.36 MHz ( period = 3.916 ns )                    ; cnt[7]                                                                                                      ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.664 ns                ;
; N/A                                     ; 255.43 MHz ( period = 3.915 ns )                    ; LCD_cnt[4]                                                                                                  ; LCD_cnt[6]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.654 ns                ;
; N/A                                     ; 255.69 MHz ( period = 3.911 ns )                    ; LCD_cnt[5]                                                                                                  ; LCD_cnt[6]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 256.67 MHz ( period = 3.896 ns )                    ; LCD_cnt[4]                                                                                                  ; LCD_cnt[7]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.635 ns                ;
; N/A                                     ; 256.67 MHz ( period = 3.896 ns )                    ; cnt[8]                                                                                                      ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; cnt[1]                                                                                                      ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.642 ns                ;
; N/A                                     ; 256.87 MHz ( period = 3.893 ns )                    ; cnt[1]                                                                                                      ; state.WRITERAM                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 256.94 MHz ( period = 3.892 ns )                    ; LCD_cnt[5]                                                                                                  ; LCD_cnt[7]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 257.27 MHz ( period = 3.887 ns )                    ; cnt[1]                                                                                                      ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.635 ns                ;
; N/A                                     ; 264.13 MHz ( period = 3.786 ns )                    ; LCD_cnt[0]                                                                                                  ; LCD_cnt[6]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 264.97 MHz ( period = 3.774 ns )                    ; LCD_cnt[3]                                                                                                  ; LCD_cnt[6]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; 265.46 MHz ( period = 3.767 ns )                    ; LCD_cnt[0]                                                                                                  ; LCD_cnt[7]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.506 ns                ;
; N/A                                     ; 266.31 MHz ( period = 3.755 ns )                    ; LCD_cnt[3]                                                                                                  ; LCD_cnt[7]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; cnt[9]                                                                                                      ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.489 ns                ;
; N/A                                     ; 268.46 MHz ( period = 3.725 ns )                    ; state.WRITERAM                                                                                              ; data[2]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.464 ns                ;
; N/A                                     ; 270.49 MHz ( period = 3.697 ns )                    ; cnt[6]                                                                                                      ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.445 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; state.WRITERAM                                                                                              ; cnt[0]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 3.340 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; state.WRITERAM                                                                                              ; cnt[1]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 3.340 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; state.WRITERAM                                                                                              ; cnt[2]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 3.340 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; state.WRITERAM                                                                                              ; cnt[3]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 3.340 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; state.WRITERAM                                                                                              ; cnt[4]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 3.340 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; state.WRITERAM                                                                                              ; cnt[5]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 3.340 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; state.WRITERAM                                                                                              ; cnt[6]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 3.340 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; state.WRITERAM                                                                                              ; cnt[7]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 3.340 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; state.WRITERAM                                                                                              ; cnt[8]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 3.340 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; state.WRITERAM                                                                                              ; cnt[9]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 3.340 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[6]                                                                                                  ; LCD_cnt[8]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.287 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; cnt[3]                                                                                                      ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; cnt[3]                                                                                                      ; state.WRITERAM                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; cnt[3]                                                                                                      ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.254 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; cnt[4]                                                                                                      ; data[0]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.238 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[1]                                                                                                  ; LCD_cnt[8]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.220 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[7]                                                                                                  ; LCD_cnt[8]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.211 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[6]                                                                                                  ; LCD_cnt[6]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[7]                                                                                                  ; LCD_cnt[7]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.191 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[6]                                                                                                  ; LCD_cnt[11]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.179 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[1]                                                                                                  ; LCD_cnt[5]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.179 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[6]                                                                                                  ; LCD_cnt[9]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[2]                                                                                                  ; LCD_cnt[8]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.149 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; cnt[2]                                                                                                      ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; cnt[2]                                                                                                      ; state.WRITERAM                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.149 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; cnt[0]                                                                                                      ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; cnt[0]                                                                                                      ; state.WRITERAM                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; cnt[2]                                                                                                      ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.143 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; cnt[0]                                                                                                      ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.138 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; cnt[1]                                                                                                      ; cnt[1]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 3.110 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[2]                                                                                                  ; LCD_cnt[5]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.108 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[7]                                                                                                  ; LCD_cnt[11]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.105 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[2]                                                                                                  ; LCD_cnt[11]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[7]                                                                                                  ; LCD_cnt[9]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[6]                                                                                                  ; LCD_cnt[10]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; cnt[8]                                                                                                      ; data[4]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[4]                                                                                                  ; LCD_cnt[8]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.057 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[5]                                                                                                  ; LCD_cnt[8]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; state.DISPLAY0                                                                                              ; data[4]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.036 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; cnt[5]                                                                                                      ; cnt[5]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[9]                                                                                                  ; LCD_cnt[6]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.016 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[9]                                                                                                  ; LCD_cnt[7]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.015 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[4]                                                                                                  ; LCD_cnt[5]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.012 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; cnt[4]                                                                                                      ; cnt[4]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[1]                                                                                                  ; LCD_cnt[9]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[7]                                                                                                  ; LCD_cnt[10]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; cnt[9]                                                                                                      ; data[3]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.986 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; cnt[2]                                                                                                      ; cnt[2]                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[0]                                                                                                  ; LCD_cnt[5]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 2.950 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[0]                                                                                                  ; LCD_cnt[11]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[0]                                                                                                  ; LCD_cnt[8]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 2.940 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[2]                                                                                                  ; LCD_cnt[9]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 2.937 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[4]                                                                                                  ; LCD_cnt[11]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.936 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_cnt[3]                                                                                                  ; LCD_cnt[8]                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 2.916 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                             ;                                                                                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                         ;
+------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                               ; To           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6] ; data[6]~reg0 ; clk        ; clk      ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7] ; data[7]~reg0 ; clk        ; clk      ; None                       ; None                       ; 1.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5] ; data[5]~reg0 ; clk        ; clk      ; None                       ; None                       ; 2.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0] ; data[0]~reg0 ; clk        ; clk      ; None                       ; None                       ; 2.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3] ; data[3]~reg0 ; clk        ; clk      ; None                       ; None                       ; 2.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4] ; data[4]~reg0 ; clk        ; clk      ; None                       ; None                       ; 3.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1] ; data[1]~reg0 ; clk        ; clk      ; None                       ; None                       ; 3.567 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 13.203 ns  ; data[6]~en   ; data[6] ; clk        ;
; N/A   ; None         ; 13.193 ns  ; data[7]~en   ; data[7] ; clk        ;
; N/A   ; None         ; 13.110 ns  ; data[6]~reg0 ; data[6] ; clk        ;
; N/A   ; None         ; 13.107 ns  ; data[7]~reg0 ; data[7] ; clk        ;
; N/A   ; None         ; 13.035 ns  ; data[3]~reg0 ; data[3] ; clk        ;
; N/A   ; None         ; 13.004 ns  ; flag         ; en      ; clk        ;
; N/A   ; None         ; 12.534 ns  ; data[1]~en   ; data[1] ; clk        ;
; N/A   ; None         ; 12.511 ns  ; data[3]~en   ; data[3] ; clk        ;
; N/A   ; None         ; 12.450 ns  ; data[1]~reg0 ; data[1] ; clk        ;
; N/A   ; None         ; 12.447 ns  ; data[2]~reg0 ; data[2] ; clk        ;
; N/A   ; None         ; 12.445 ns  ; data[4]~reg0 ; data[4] ; clk        ;
; N/A   ; None         ; 12.255 ns  ; data[2]~en   ; data[2] ; clk        ;
; N/A   ; None         ; 12.252 ns  ; data[4]~en   ; data[4] ; clk        ;
; N/A   ; None         ; 12.243 ns  ; data[0]~en   ; data[0] ; clk        ;
; N/A   ; None         ; 12.242 ns  ; data[5]~en   ; data[5] ; clk        ;
; N/A   ; None         ; 12.167 ns  ; data[0]~reg0 ; data[0] ; clk        ;
; N/A   ; None         ; 12.100 ns  ; rs~reg0      ; rs      ; clk        ;
; N/A   ; None         ; 12.028 ns  ; data[5]~reg0 ; data[5] ; clk        ;
; N/A   ; None         ; 11.723 ns  ; LCD_clk      ; en      ; clk        ;
+-------+--------------+------------+--------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri May 05 15:19:44 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD_Picture_Disp -c LCD_Picture_Disp --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "LCD_clk" as buffer
Info: Clock "clk" has Internal fmax of 132.86 MHz between source register "cnt[2]" and destination memory "lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg2" (period= 7.527 ns)
    Info: + Longest register to memory delay is 2.289 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y13_N2; Fanout = 7; REG Node = 'cnt[2]'
        Info: 2: + IC(1.906 ns) + CELL(0.383 ns) = 2.289 ns; Loc. = M4K_X17_Y14; Fanout = 4; MEM Node = 'lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 0.383 ns ( 16.73 % )
        Info: Total interconnect delay = 1.906 ns ( 83.27 % )
    Info: - Smallest clock skew is -4.921 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.973 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 41; CLK Node = 'clk'
            Info: 2: + IC(0.782 ns) + CELL(0.722 ns) = 2.973 ns; Loc. = M4K_X17_Y14; Fanout = 4; MEM Node = 'lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg2'
            Info: Total cell delay = 2.191 ns ( 73.70 % )
            Info: Total interconnect delay = 0.782 ns ( 26.30 % )
        Info: - Longest clock path from clock "clk" to source register is 7.894 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 41; CLK Node = 'clk'
            Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X7_Y8_N8; Fanout = 39; REG Node = 'LCD_clk'
            Info: 3: + IC(4.057 ns) + CELL(0.711 ns) = 7.894 ns; Loc. = LC_X16_Y13_N2; Fanout = 7; REG Node = 'cnt[2]'
            Info: Total cell delay = 3.115 ns ( 39.46 % )
            Info: Total interconnect delay = 4.779 ns ( 60.54 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.093 ns
Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]" and destination pin or register "data[6]~reg0" for clock "clk" (Hold time is 2.862 ns)
    Info: + Largest clock skew is 4.944 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.903 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 41; CLK Node = 'clk'
            Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X7_Y8_N8; Fanout = 39; REG Node = 'LCD_clk'
            Info: 3: + IC(4.066 ns) + CELL(0.711 ns) = 7.903 ns; Loc. = LC_X19_Y13_N6; Fanout = 1; REG Node = 'data[6]~reg0'
            Info: Total cell delay = 3.115 ns ( 39.42 % )
            Info: Total interconnect delay = 4.788 ns ( 60.58 % )
        Info: - Shortest clock path from clock "clk" to source memory is 2.959 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 41; CLK Node = 'clk'
            Info: 2: + IC(0.782 ns) + CELL(0.708 ns) = 2.959 ns; Loc. = M4K_X17_Y13; Fanout = 1; MEM Node = 'lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]'
            Info: Total cell delay = 2.177 ns ( 73.57 % )
            Info: Total interconnect delay = 0.782 ns ( 26.43 % )
    Info: - Micro clock to output delay of source is 0.650 ns
    Info: - Shortest memory to register delay is 1.447 ns
        Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X17_Y13; Fanout = 1; MEM Node = 'lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]'
        Info: 2: + IC(1.034 ns) + CELL(0.309 ns) = 1.447 ns; Loc. = LC_X19_Y13_N6; Fanout = 1; REG Node = 'data[6]~reg0'
        Info: Total cell delay = 0.413 ns ( 28.54 % )
        Info: Total interconnect delay = 1.034 ns ( 71.46 % )
    Info: + Micro hold delay of destination is 0.015 ns
Info: tco from clock "clk" to destination pin "data[6]" through register "data[6]~en" is 13.203 ns
    Info: + Longest clock path from clock "clk" to source register is 7.903 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 41; CLK Node = 'clk'
        Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X7_Y8_N8; Fanout = 39; REG Node = 'LCD_clk'
        Info: 3: + IC(4.066 ns) + CELL(0.711 ns) = 7.903 ns; Loc. = LC_X19_Y13_N8; Fanout = 1; REG Node = 'data[6]~en'
        Info: Total cell delay = 3.115 ns ( 39.42 % )
        Info: Total interconnect delay = 4.788 ns ( 60.58 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 5.076 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y13_N8; Fanout = 1; REG Node = 'data[6]~en'
        Info: 2: + IC(3.002 ns) + CELL(2.074 ns) = 5.076 ns; Loc. = PIN_166; Fanout = 0; PIN Node = 'data[6]'
        Info: Total cell delay = 2.074 ns ( 40.86 % )
        Info: Total interconnect delay = 3.002 ns ( 59.14 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Fri May 05 15:19:45 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


