{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1469686948072 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pcie_top_v2 EP4CGX110CF23I7 " "Selected device EP4CGX110CF23I7 for design \"pcie_top_v2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1469686948560 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1469686948670 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1469686948670 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1469686950874 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1469686951074 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23C7 " "Device EP4CGX75CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1469686951974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23I7 " "Device EP4CGX75CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1469686951974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50CF23C7 " "Device EP4CGX50CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1469686951974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50CF23I7 " "Device EP4CGX50CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1469686951974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF23C7 " "Device EP4CGX30CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1469686951974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF23I7 " "Device EP4CGX30CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1469686951974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150CF23C7 " "Device EP4CGX150CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1469686951974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150CF23I7 " "Device EP4CGX150CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1469686951974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110CF23C7 " "Device EP4CGX110CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1469686951974 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1469686951974 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K4 " "Pin ~ALTERA_DATA0~ is reserved at location K4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 79825 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1469686952144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 79827 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1469686952144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ J4 " "Pin ~ALTERA_NCSO~ is reserved at location J4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 79829 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1469686952144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D3 " "Pin ~ALTERA_DCLK~ is reserved at location D3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 79831 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1469686952144 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1469686952144 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1469686952174 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1469686953597 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "3 " "Following 3 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "tx_out0 tx_out0(n) " "Pin \"tx_out0\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"tx_out0(n)\"" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { tx_out0 } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_out0" } { 0 "tx_out0(n)" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 409 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_out0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 768 9684 10422 0} { 0 { 0 ""} 0 814 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { tx_out0(n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_out0(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469686955688 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "refclk refclk(n) " "Pin \"refclk\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"refclk(n)\"" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { refclk } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "refclk" } { 0 "refclk(n)" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 45 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { refclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 760 9684 10422 0} { 0 { 0 ""} 0 812 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { refclk(n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { refclk(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469686955688 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx_in0 rx_in0(n) " "Pin \"rx_in0\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx_in0(n)\"" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { rx_in0 } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_in0" } { 0 "rx_in0(n)" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 46 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx_in0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 761 9684 10422 0} { 0 { 0 ""} 0 813 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { rx_in0(n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx_in0(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469686955688 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1469686955688 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 116 " "No exact pin location assignment(s) for 14 pins of 116 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1469686956570 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1469686956880 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1076 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 19678 9684 10422 0}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1469686956880 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1100 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 17297 9684 10422 0}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1469686956880 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" {  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1469686956890 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y16_N5            pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip " "PCIEHIP_X0_Y16_N5            pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip" {  } { { "altpcie_hip_pipen1b.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" 1935 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 17098 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y1_N5    pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cal_blk0" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1076 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 19678 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "PLL_1                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 " "PLL_5                        pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/_data/mavim3_fpga/db/altpll_nn81.tdf" 36 2 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0|altpll_nn81:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 17224 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "PLL_6                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y28_N6                pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0 " "CMU_X0_Y28_N6                pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1100 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 17297 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y2                       rx_in0 " "PIN_Y2                       rx_in0" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { rx_in0 } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_in0" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 46 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx_in0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 761 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y2                       rx_in0~input " "PIN_Y2                       rx_in0~input" {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 46 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx_in0~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 79586 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N6              pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0 " "RXPMA_X0_Y16_N6              pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1302 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|rx_pma_clockout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 18892 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N8              pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0 " "RXPCS_X0_Y16_N8              pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1171 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|receive_pcs0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 25668 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N9              pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0 " "TXPCS_X0_Y16_N9              pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1360 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|tx_clkout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 17295 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N7              pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0 " "TXPMA_X0_Y16_N7              pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1424 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|wire_transmit_pma0_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 25874 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V2                       tx_out0 " "PIN_V2                       tx_out0" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { tx_out0 } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_out0" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 409 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_out0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 768 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V2                       tx_out0~output " "PIN_V2                       tx_out0~output" {  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 409 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_out0~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 79531 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T2                        " "PIN_T2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T2                        " "PIN_T2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y22_N6               " "RXPMA_X0_Y22_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y22_N8               " "RXPCS_X0_Y22_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y22_N9               " "TXPCS_X0_Y22_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y22_N7               " "TXPMA_X0_Y22_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P2                        " "PIN_P2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P2                        " "PIN_P2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1469686957140 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1469686957140 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1469686957800 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1076 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 19678 9684 10422 0}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1469686957800 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1100 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 17297 9684 10422 0}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1469686957800 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/_data/mavim3_fpga/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 17224 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1469686958010 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/_data/mavim3_fpga/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 17225 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1469686958010 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/_data/mavim3_fpga/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 17226 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1469686958010 ""}  } { { "db/altpll_nn81.tdf" "" { Text "D:/_data/mavim3_fpga/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 17224 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1469686958010 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0kn1 " "Entity dcfifo_0kn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962471 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1469686962471 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jrp1 " "Entity dcfifo_jrp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_pe9:dffpipe12\|dffe13a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_pe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962471 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1469686962471 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lqk1 " "Entity dcfifo_lqk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe3\|dffe4a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe3\|dffe4a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962471 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1469686962471 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_tmn1 " "Entity dcfifo_tmn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe3\|dffe4a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe3\|dffe4a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962471 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1469686962471 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1469686962471 ""}
{ "Info" "ISTA_SDC_FOUND" "PCIE_CORE/pcie_core.sdc " "Reading SDC File: 'PCIE_CORE/pcie_core.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1469686962701 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_core.sdc 5 *hssi_pcie_hip\|testin\[*\] pin " "Ignored filter at pcie_core.sdc(5): *hssi_pcie_hip\|testin\[*\] could not be matched with a pin" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1469686962741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pcie_core.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at pcie_core.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \] " "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \]" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962741 ""}  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1469686962741 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_core.sdc 7 *\|pcie_core:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at pcie_core.sdc(7): *\|pcie_core:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1469686962751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pcie_core.sdc 7 Argument <to> is not an object ID " "Ignored set_false_path at pcie_core.sdc(7): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*\|pcie_core:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\]\} " "set_false_path -to \{*\|pcie_core:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\]\}" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962751 ""}  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1469686962751 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_core.sdc 27 *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr keeper " "Ignored filter at pcie_core.sdc(27): *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr could not be matched with a keeper" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1469686962761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path pcie_core.sdc 27 Argument <from> is an empty collection " "Ignored set_multicycle_path at pcie_core.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -start -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] \$tl_cfg_ctl_wr_setup " "set_multicycle_path -start -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] \$tl_cfg_ctl_wr_setup" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962761 ""}  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1469686962761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_core.sdc 31 *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr keeper " "Ignored filter at pcie_core.sdc(31): *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr could not be matched with a keeper" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1469686962771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path pcie_core.sdc 31 Argument <from> is an empty collection " "Ignored set_multicycle_path at pcie_core.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -start -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] \$tl_cfg_sts_wr_setup " "set_multicycle_path -start -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] \$tl_cfg_sts_wr_setup" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962771 ""}  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1469686962771 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_core.sdc 32 *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] keeper " "Ignored filter at pcie_core.sdc(32): *\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] could not be matched with a keeper" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1469686962781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path pcie_core.sdc 32 Argument <from> is an empty collection " "Ignored set_multicycle_path at pcie_core.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] \[expr \$tl_cfg_sts_wr_setup + 2\] " "set_multicycle_path -end -setup -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] \[expr \$tl_cfg_sts_wr_setup + 2\]" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962781 ""}  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1469686962781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path pcie_core.sdc 33 Argument <from> is an empty collection " "Ignored set_multicycle_path at pcie_core.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3 " "set_multicycle_path -end -hold -from \[get_keepers \{*\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3" {  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962781 ""}  } { { "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1469686962781 ""}
{ "Info" "ISTA_SDC_FOUND" "pcie_top.sdc " "Reading SDC File: 'pcie_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1469686962781 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\|clockout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\|clockout\} \{pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1469686962811 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1469686962811 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1469686962811 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\|dpclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|wire_cent_unit0_dprioout " "From: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\|dpclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1469686963081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1469686963081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[0\] " "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1469686963081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit " "From: pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1469686963081 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1469686963081 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1469686963751 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1469686963771 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 11 clocks " "Found 11 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1469686963781 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1469686963781 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "   0.800 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1469686963781 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "   4.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1469686963781 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "   4.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1469686963781 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk " "   0.800 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|pll0\|auto_generated\|pll1\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1469686963781 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\|clockout " "   4.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|receive_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1469686963781 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout " "   4.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pcs0\|hiptxclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1469686963781 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout " "   4.000 pcie_wrapper_inc\|pcie_core_component\|serdes\|pcie_core_serdes_alt_c3gxb_hcf8_component\|transmit_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1469686963781 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " "   8.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1469686963781 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "   8.000 pcie_wrapper_inc\|pcie_core_component\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1469686963781 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 reconfig_clk " "  20.000 reconfig_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1469686963781 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       refclk " "  10.000       refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1469686963781 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1469686963781 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out  " "Automatically promoted node pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1469686967439 ""}  } { { "altpcie_hip_pipen1b.v" "" { Text "D:/_data/mavim3_fpga/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v" 1935 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 17098 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1469686967439 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reconfig_clk~input (placed in PIN A9 (CLKIO8, DIFFCLK_5n)) " "Automatically promoted node reconfig_clk~input (placed in PIN A9 (CLKIO8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G22 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G22" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1469686967439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|wire_cent_unit0_fixedclk\[0\] " "Destination node pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|wire_cent_unit0_fixedclk\[0\]" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 110 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|wire_cent_unit0_fixedclk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 17291 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1469686967439 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1469686967439 ""}  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 48 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reconfig_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 79585 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1469686967439 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nReset  " "Automatically promoted node nReset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1469686967439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arinc_825:arinc_825_inst_a\|comb~2 " "Destination node arinc_825:arinc_825_inst_a\|comb~2" {  } { { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arinc_825:arinc_825_inst_a|comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 36570 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1469686967439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arinc_825:arinc_825_inst_b\|comb~1 " "Destination node arinc_825:arinc_825_inst_b\|comb~1" {  } { { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arinc_825:arinc_825_inst_b|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 36718 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1469686967439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arinc_708:arinc_708_inst_a\|comb~0 " "Destination node arinc_708:arinc_708_inst_a\|comb~0" {  } { { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arinc_708:arinc_708_inst_a|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 36895 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1469686967439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arinc_708:arinc_708_inst_b\|comb~0 " "Destination node arinc_708:arinc_708_inst_b\|comb~0" {  } { { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arinc_708:arinc_708_inst_b|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 38470 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1469686967439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arinc_708:arinc_708_inst_a\|comb~1 " "Destination node arinc_708:arinc_708_inst_a\|comb~1" {  } { { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arinc_708:arinc_708_inst_a|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 38976 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1469686967439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arinc_708:arinc_708_inst_b\|comb~1 " "Destination node arinc_708:arinc_708_inst_b\|comb~1" {  } { { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arinc_708:arinc_708_inst_b|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 39017 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1469686967439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arinc_825:arinc_825_inst_a\|comb~4 " "Destination node arinc_825:arinc_825_inst_a\|comb~4" {  } { { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arinc_825:arinc_825_inst_a|comb~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 39138 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1469686967439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arinc_825:arinc_825_inst_b\|comb~2 " "Destination node arinc_825:arinc_825_inst_b\|comb~2" {  } { { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { arinc_825:arinc_825_inst_b|comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 39143 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1469686967439 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1469686967439 ""}  } { { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 344 2 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nReset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 27257 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1469686967439 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_wrapper:pcie_wrapper_inc\|app_rstn  " "Automatically promoted node pcie_wrapper:pcie_wrapper_inc\|app_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1469686967439 ""}  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 178 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|app_rstn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 27063 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1469686967439 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_wrapper:pcie_wrapper_inc\|npor_pll  " "Automatically promoted node pcie_wrapper:pcie_wrapper_inc\|npor_pll " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1469686967439 ""}  } { { "PCIE_WRAPPER/pcie_wrapper.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_WRAPPER/pcie_wrapper.vhd" 146 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|npor_pll } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 27049 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1469686967439 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1469686973627 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1469686973697 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1469686973697 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1469686973777 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1469686973887 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1469686974027 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1469686974027 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1469686974087 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1469686981760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1469686981840 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1469686981840 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 3.3V 2 12 0 " "Number of I/O pins in group: 14 (unused VREF, 3.3V VCCIO, 2 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1469686982020 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1469686982020 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1469686982020 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469686982030 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 4 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469686982030 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 2 42 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469686982030 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469686982030 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469686982030 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 2 41 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469686982030 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 20 21 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469686982030 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 26 17 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469686982030 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 23 21 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469686982030 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469686982030 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 26 18 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469686982030 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 0 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469686982030 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469686982030 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1469686982030 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1469686982030 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1469686982500 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1076 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 19678 9684 10422 0}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1469686982500 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"pcie_wrapper:pcie_wrapper_inc\|pcie_core:pcie_core_component\|pcie_core_serdes:serdes\|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "PCIE_CORE/pcie_core_serdes.vhd" "" { Text "D:/_data/mavim3_fpga/PCIE_CORE/pcie_core_serdes.vhd" 1100 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 17297 9684 10422 0}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1469686982500 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:33 " "Fitter preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469686984470 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1469686984630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1469687001853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:39 " "Fitter placement preparation operations ending: elapsed time is 00:00:39" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469687041343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1469687042175 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1469687379315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:05:37 " "Fitter placement operations ending: elapsed time is 00:05:37" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469687379315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1469687387641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X47_Y57 X58_Y68 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X47_Y57 to location X58_Y68" {  } { { "loc" "" { Generic "D:/_data/mavim3_fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X47_Y57 to location X58_Y68"} { { 11 { 0 ""} 47 57 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1469687434429 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1469687434429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:32 " "Fitter routing operations ending: elapsed time is 00:01:32" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469687487877 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "79.28 " "Total time spent on timing analysis during the Fitter is 79.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1469687489765 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1469687490006 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1469687497179 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469687502862 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1469687506437 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "52 Cyclone IV GX " "52 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "local_rstn_ext 3.3-V LVTTL E17 " "Pin local_rstn_ext uses I/O standard 3.3-V LVTTL at E17" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { local_rstn_ext } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "local_rstn_ext" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 43 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { local_rstn_ext } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 758 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pclk_in 3.3-V LVTTL Y9 " "Pin pclk_in uses I/O standard 3.3-V LVTTL at Y9" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pclk_in } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pclk_in" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 61 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pclk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 769 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a708_RXB 3.3-V LVTTL C2 " "Pin a708_RXB uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a708_RXB } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a708_RXB" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 114 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a708_RXB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 798 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a708_RXBn 3.3-V LVTTL C1 " "Pin a708_RXBn uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a708_RXBn } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a708_RXBn" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 115 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a708_RXBn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 799 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pcie_rstn 3.3-V LVTTL AA16 " "Pin pcie_rstn uses I/O standard 3.3-V LVTTL at AA16" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { pcie_rstn } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pcie_rstn" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 44 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pcie_rstn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 759 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reconfig_clk 3.3-V LVTTL A9 " "Pin reconfig_clk uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { reconfig_clk } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reconfig_clk" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 48 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reconfig_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 762 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a825_INT_A 3.3-V LVTTL F6 " "Pin a825_INT_A uses I/O standard 3.3-V LVTTL at F6" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a825_INT_A } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a825_INT_A" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 80 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a825_INT_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 776 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a825_INT_B 3.3-V LVTTL C10 " "Pin a825_INT_B uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a825_INT_B } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a825_INT_B" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 94 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a825_INT_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 786 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[13\] 3.3-V LVTTL F22 " "Pin a429_rx_b\[13\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_b[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[13\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_b[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 734 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[13\] 3.3-V LVTTL G22 " "Pin a429_rx_a\[13\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_a[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[13\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 717 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[14\] 3.3-V LVTTL W21 " "Pin a429_rx_b\[14\] uses I/O standard 3.3-V LVTTL at W21" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_b[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[14\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_b[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 735 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[14\] 3.3-V LVTTL W20 " "Pin a429_rx_a\[14\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_a[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[14\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 718 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[15\] 3.3-V LVTTL G21 " "Pin a429_rx_b\[15\] uses I/O standard 3.3-V LVTTL at G21" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_b[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[15\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_b[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 736 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[15\] 3.3-V LVTTL G20 " "Pin a429_rx_a\[15\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_a[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[15\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 719 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[16\] 3.3-V LVTTL A22 " "Pin a429_rx_b\[16\] uses I/O standard 3.3-V LVTTL at A22" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_b[16] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[16\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_b[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 737 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[16\] 3.3-V LVTTL A21 " "Pin a429_rx_a\[16\] uses I/O standard 3.3-V LVTTL at A21" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_a[16] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[16\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_a[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 720 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[0\] 3.3-V LVTTL T20 " "Pin a429_rx_b\[0\] uses I/O standard 3.3-V LVTTL at T20" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_b[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[0\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 721 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[0\] 3.3-V LVTTL R19 " "Pin a429_rx_a\[0\] uses I/O standard 3.3-V LVTTL at R19" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_a[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[0\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 704 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[1\] 3.3-V LVTTL M19 " "Pin a429_rx_b\[1\] uses I/O standard 3.3-V LVTTL at M19" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_b[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[1\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 722 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[1\] 3.3-V LVTTL M18 " "Pin a429_rx_a\[1\] uses I/O standard 3.3-V LVTTL at M18" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_a[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[1\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 705 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[2\] 3.3-V LVTTL H22 " "Pin a429_rx_b\[2\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_b[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[2\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 723 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[2\] 3.3-V LVTTL J21 " "Pin a429_rx_a\[2\] uses I/O standard 3.3-V LVTTL at J21" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_a[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[2\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 706 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[3\] 3.3-V LVTTL P22 " "Pin a429_rx_b\[3\] uses I/O standard 3.3-V LVTTL at P22" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_b[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[3\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 724 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[3\] 3.3-V LVTTL R22 " "Pin a429_rx_a\[3\] uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_a[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[3\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 707 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[4\] 3.3-V LVTTL L20 " "Pin a429_rx_b\[4\] uses I/O standard 3.3-V LVTTL at L20" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_b[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[4\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 725 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[4\] 3.3-V LVTTL L19 " "Pin a429_rx_a\[4\] uses I/O standard 3.3-V LVTTL at L19" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_a[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[4\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 708 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[5\] 3.3-V LVTTL V21 " "Pin a429_rx_b\[5\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_b[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[5\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 726 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[5\] 3.3-V LVTTL V20 " "Pin a429_rx_a\[5\] uses I/O standard 3.3-V LVTTL at V20" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_a[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[5\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 709 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[6\] 3.3-V LVTTL W22 " "Pin a429_rx_b\[6\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_b[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[6\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 727 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[6\] 3.3-V LVTTL Y22 " "Pin a429_rx_a\[6\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_a[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[6\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 710 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[7\] 3.3-V LVTTL U22 " "Pin a429_rx_b\[7\] uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_b[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[7\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 728 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[7\] 3.3-V LVTTL V22 " "Pin a429_rx_a\[7\] uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_a[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[7\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 711 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[8\] 3.3-V LVTTL U20 " "Pin a429_rx_b\[8\] uses I/O standard 3.3-V LVTTL at U20" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_b[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[8\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_b[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 729 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[8\] 3.3-V LVTTL T19 " "Pin a429_rx_a\[8\] uses I/O standard 3.3-V LVTTL at T19" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_a[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[8\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 712 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[10\] 3.3-V LVTTL J22 " "Pin a429_rx_b\[10\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_b[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[10\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_b[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 731 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[10\] 3.3-V LVTTL K22 " "Pin a429_rx_a\[10\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_a[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[10\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 714 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[9\] 3.3-V LVTTL T22 " "Pin a429_rx_b\[9\] uses I/O standard 3.3-V LVTTL at T22" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_b[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[9\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_b[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 730 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[9\] 3.3-V LVTTL T21 " "Pin a429_rx_a\[9\] uses I/O standard 3.3-V LVTTL at T21" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_a[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[9\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 713 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[11\] 3.3-V LVTTL N22 " "Pin a429_rx_b\[11\] uses I/O standard 3.3-V LVTTL at N22" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_b[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[11\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_b[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 732 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[11\] 3.3-V LVTTL N21 " "Pin a429_rx_a\[11\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_a[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[11\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 715 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_b\[12\] 3.3-V LVTTL J20 " "Pin a429_rx_b\[12\] uses I/O standard 3.3-V LVTTL at J20" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_b[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_b\[12\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 65 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_b[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 733 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a429_rx_a\[12\] 3.3-V LVTTL J19 " "Pin a429_rx_a\[12\] uses I/O standard 3.3-V LVTTL at J19" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a429_rx_a[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a429_rx_a\[12\]" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 64 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a429_rx_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 716 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a825_SO_A 3.3-V LVTTL E8 " "Pin a825_SO_A uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a825_SO_A } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a825_SO_A" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 75 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a825_SO_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 773 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a825_SO_B 3.3-V LVTTL A11 " "Pin a825_SO_B uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a825_SO_B } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a825_SO_B" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 89 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a825_SO_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 783 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a825_STAT_A 3.3-V LVTTL D9 " "Pin a825_STAT_A uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a825_STAT_A } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a825_STAT_A" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 81 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a825_STAT_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 777 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a825_STAT_B 3.3-V LVTTL B12 " "Pin a825_STAT_B uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a825_STAT_B } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a825_STAT_B" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 95 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a825_STAT_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 787 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a825_GP1_A 3.3-V LVTTL G8 " "Pin a825_GP1_A uses I/O standard 3.3-V LVTTL at G8" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a825_GP1_A } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a825_GP1_A" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 82 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a825_GP1_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 778 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a825_GP1_B 3.3-V LVTTL C13 " "Pin a825_GP1_B uses I/O standard 3.3-V LVTTL at C13" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a825_GP1_B } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a825_GP1_B" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 96 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a825_GP1_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 788 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a825_GP2_A 3.3-V LVTTL G6 " "Pin a825_GP2_A uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a825_GP2_A } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a825_GP2_A" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 83 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a825_GP2_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 779 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a825_GP2_B 3.3-V LVTTL B13 " "Pin a825_GP2_B uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a825_GP2_B } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a825_GP2_B" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 97 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a825_GP2_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 789 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a708_RXAn 3.3-V LVTTL A4 " "Pin a708_RXAn uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a708_RXAn } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a708_RXAn" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 105 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a708_RXAn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 793 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a708_RXA 3.3-V LVTTL A5 " "Pin a708_RXA uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { a708_RXA } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a708_RXA" } } } } { "pcie_top.tdf" "" { Text "D:/_data/mavim3_fpga/pcie_top.tdf" 104 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a708_RXA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/_data/mavim3_fpga/" { { 0 { 0 ""} 0 792 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1469687507484 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1469687507484 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/_data/mavim3_fpga/OUTPUT/pcie_top_v2.fit.smsg " "Generated suppressed messages file D:/_data/mavim3_fpga/OUTPUT/pcie_top_v2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1469687511198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1492 " "Peak virtual memory: 1492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1469687517952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 28 09:31:57 2016 " "Processing ended: Thu Jul 28 09:31:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1469687517952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:34 " "Elapsed time: 00:09:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1469687517952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:14 " "Total CPU time (on all processors): 00:09:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1469687517952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1469687517952 ""}
