# -*- mode: snippet -*-
# name: module
# key: module
# --
\`resetall
\`timescale 1ns / 1ps
\`default_nettype none

module `(file-name-base (or (buffer-file-name) "module_name"))` # (
    int X = 0
) (
    input wire clk,
    input wire rst
);

endmodule