###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin5.ecn.purdue.edu)
#  Generated on:      Tue Mar  8 14:56:42 2016
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.974
  Arrival Time                  1.417
  Slack Time                    0.444
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.344 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |   -0.203 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.123 | 
     | nclk__L2_I6                                   | A v -> Y ^     | INVX8  | 0.300 | 0.297 |   0.864 |    0.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.090 | 0.553 |   1.417 |    0.973 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1]    | D v            | DFFSR  | 0.090 | 0.000 |   1.417 |    0.974 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.544 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.684 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    1.011 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.312 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^          | DFFSR  | 0.362 | 0.021 |   0.889 |    1.333 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
+ Hold                          0.084
+ Phase Shift                   0.000
= Required Time                 0.979
  Arrival Time                  1.425
  Slack Time                    0.447
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.347 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |   -0.206 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.120 | 
     | nclk__L2_I6                                   | A v -> Y ^     | INVX8  | 0.300 | 0.297 |   0.864 |    0.418 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.100 | 0.561 |   1.425 |    0.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1]    | D v            | DFFSR  | 0.100 | 0.000 |   1.425 |    0.979 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.547 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.687 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    1.013 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.315 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^          | DFFSR  | 0.365 | 0.026 |   0.894 |    1.341 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 0.980
  Arrival Time                  1.436
  Slack Time                    0.456
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.356 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |   -0.215 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.111 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    0.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.085 | 0.568 |   1.436 |    0.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | D v            | DFFSR  | 0.085 | 0.000 |   1.436 |    0.980 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.556 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.696 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    1.023 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | CLK ^          | DFFSR  | 0.365 | 0.027 |   0.895 |    1.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 0.981
  Arrival Time                  1.437
  Slack Time                    0.456
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.356 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |   -0.216 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.111 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    0.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.085 | 0.568 |   1.437 |    0.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | D v            | DFFSR  | 0.085 | 0.000 |   1.437 |    0.981 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.556 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.697 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    1.023 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | CLK ^          | DFFSR  | 0.365 | 0.027 |   0.895 |    1.351 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.910
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 0.996
  Arrival Time                  1.457
  Slack Time                    0.461
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.361 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |   -0.221 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.106 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    0.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.090 | 0.589 |   1.457 |    0.996 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3]    | D v            | DFFSR  | 0.090 | 0.000 |   1.457 |    0.996 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.561 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.702 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    1.028 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.329 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.042 |   0.910 |    1.371 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 0.997
  Arrival Time                  1.459
  Slack Time                    0.462
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.362 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |   -0.221 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.105 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    0.407 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.090 | 0.590 |   1.459 |    0.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2]    | D v            | DFFSR  | 0.090 | 0.000 |   1.459 |    0.997 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.562 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.702 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    1.029 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.043 |   0.911 |    1.373 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.979
  Arrival Time                  1.442
  Slack Time                    0.463
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.363 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |   -0.222 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.104 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    0.405 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.092 | 0.573 |   1.441 |    0.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0]    | D v            | DFFSR  | 0.092 | 0.000 |   1.442 |    0.979 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.563 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.703 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    1.030 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^          | DFFSR  | 0.365 | 0.026 |   0.894 |    1.357 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.984
  Arrival Time                  1.452
  Slack Time                    0.468
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.368 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |   -0.227 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.099 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    0.400 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.092 | 0.583 |   1.451 |    0.983 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | D v            | DFFSR  | 0.092 | 0.000 |   1.452 |    0.984 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.568 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.708 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    1.035 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.336 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | CLK ^          | DFFSR  | 0.367 | 0.030 |   0.899 |    1.366 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.995
  Arrival Time                  1.466
  Slack Time                    0.470
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.370 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |   -0.230 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.097 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    0.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.101 | 0.597 |   1.465 |    0.995 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2]    | D v            | DFFSR  | 0.101 | 0.000 |   1.466 |    0.995 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.570 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.711 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    1.037 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.339 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.042 |   0.911 |    1.381 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.993
  Arrival Time                  1.465
  Slack Time                    0.472
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.372 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |   -0.232 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.095 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    0.396 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.100 | 0.596 |   1.465 |    0.993 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | D v            | DFFSR  | 0.100 | 0.000 |   1.465 |    0.993 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.572 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.713 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    1.039 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.340 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.040 |   0.908 |    1.380 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.988
  Arrival Time                  1.461
  Slack Time                    0.473
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.373 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |   -0.232 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.094 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    0.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.098 | 0.592 |   1.460 |    0.987 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0]    | D v            | DFFSR  | 0.098 | 0.000 |   1.461 |    0.988 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.573 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.713 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    1.040 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.341 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^          | DFFSR  | 0.368 | 0.035 |   0.903 |    1.376 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.883
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.960
  Arrival Time                  1.433
  Slack Time                    0.473
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.373 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |   -0.233 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.094 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    0.395 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.088 | 0.564 |   1.433 |    0.959 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | D v            | DFFSR  | 0.088 | 0.000 |   1.433 |    0.960 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.573 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.714 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    1.040 | 
     | nclk__L2_I6                                | A v -> Y ^     | INVX8  | 0.300 | 0.297 |   0.864 |    1.337 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | CLK ^          | DFFSR  | 0.310 | 0.019 |   0.883 |    1.356 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
+ Hold                          0.084
+ Phase Shift                   0.000
= Required Time                 0.995
  Arrival Time                  1.473
  Slack Time                    0.477
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.377 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |   -0.237 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.090 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    0.391 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.108 | 0.604 |   1.472 |    0.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | D v            | DFFSR  | 0.108 | 0.000 |   1.473 |    0.995 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.577 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.718 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    1.044 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.043 |   0.911 |    1.388 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.912
+ Hold                          0.084
+ Phase Shift                   0.000
= Required Time                 0.996
  Arrival Time                  1.473
  Slack Time                    0.477
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.377 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |   -0.237 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.090 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    0.391 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.109 | 0.604 |   1.472 |    0.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3]    | D v            | DFFSR  | 0.109 | 0.001 |   1.473 |    0.996 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.577 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.718 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    1.044 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.043 |   0.912 |    1.389 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
+ Hold                          0.084
+ Phase Shift                   0.000
= Required Time                 0.995
  Arrival Time                  1.473
  Slack Time                    0.477
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.377 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |   -0.237 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.090 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    0.391 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.110 | 0.604 |   1.472 |    0.995 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | D v            | DFFSR  | 0.110 | 0.000 |   1.473 |    0.995 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.577 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.718 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    1.044 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.346 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.043 |   0.911 |    1.389 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
+ Hold                          0.082
+ Phase Shift                   0.000
= Required Time                 0.993
  Arrival Time                  1.489
  Slack Time                    0.496
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.396 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |   -0.256 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.071 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    0.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.130 | 0.621 |   1.489 |    0.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | D v            | DFFSR  | 0.130 | 0.000 |   1.489 |    0.993 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.596 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.737 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    1.063 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.043 |   0.911 |    1.407 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.805
  Arrival Time                  1.501
  Slack Time                    0.696
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.596 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.456 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.130 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.188 | 0.368 |   1.229 |    0.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U156               | A ^ -> Y v     | INVX1    | 0.130 | 0.139 |   1.368 |    0.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | A v -> Y ^     | MUX2X1   | 0.127 | 0.133 |   1.501 |    0.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D ^            | DFFPOSX1 | 0.127 | 0.000 |   1.501 |    0.805 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.796 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.937 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.263 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    1.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.371 | 0.038 |   0.900 |    1.597 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.779
  Arrival Time                  1.477
  Slack Time                    0.698
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.598 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.458 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.131 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.305 | 0.306 |   0.873 |    0.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.184 | 0.329 |   1.202 |    0.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U190               | A ^ -> Y v     | INVX1    | 0.129 | 0.138 |   1.340 |    0.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | A v -> Y ^     | MUX2X1   | 0.141 | 0.137 |   1.477 |    0.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D ^            | DFFPOSX1 | 0.141 | 0.000 |   1.477 |    0.779 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.798 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.939 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.265 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.305 | 0.306 |   0.873 |    1.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.310 | 0.007 |   0.880 |    1.578 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.811
  Arrival Time                  1.509
  Slack Time                    0.698
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.598 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.458 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.131 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.342 | 0.305 |   0.872 |    0.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.189 | 0.364 |   1.236 |    0.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U204               | A ^ -> Y v     | INVX1    | 0.135 | 0.143 |   1.379 |    0.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | A v -> Y ^     | MUX2X1   | 0.131 | 0.130 |   1.509 |    0.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D ^            | DFFPOSX1 | 0.131 | 0.000 |   1.509 |    0.811 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.798 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.939 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.265 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.342 | 0.305 |   0.872 |    1.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.374 | 0.033 |   0.905 |    1.604 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.881
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.780
  Arrival Time                  1.478
  Slack Time                    0.699
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.599 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.458 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.132 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.305 | 0.306 |   0.873 |    0.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.188 | 0.334 |   1.207 |    0.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | A ^ -> Y v     | INVX1    | 0.130 | 0.138 |   1.345 |    0.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259               | A v -> Y ^     | MUX2X1   | 0.135 | 0.133 |   1.478 |    0.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D ^            | DFFPOSX1 | 0.135 | 0.000 |   1.478 |    0.780 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.798 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.939 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.265 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.305 | 0.306 |   0.873 |    1.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.310 | 0.008 |   0.881 |    1.579 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.788
  Arrival Time                  1.490
  Slack Time                    0.701
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.601 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.461 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.134 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.299 |   0.866 |    0.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.194 | 0.353 |   1.219 |    0.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229               | A ^ -> Y v     | INVX1    | 0.131 | 0.140 |   1.359 |    0.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228               | A v -> Y ^     | MUX2X1   | 0.131 | 0.130 |   1.489 |    0.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D ^            | DFFPOSX1 | 0.131 | 0.000 |   1.490 |    0.788 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.801 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.942 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.268 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.299 |   0.866 |    1.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.337 | 0.021 |   0.887 |    1.588 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.873
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.771
  Arrival Time                  1.477
  Slack Time                    0.706
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.606 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.465 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.139 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.191 | 0.337 |   1.201 |    0.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U242               | A ^ -> Y v     | INVX1    | 0.132 | 0.140 |   1.341 |    0.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | A v -> Y ^     | MUX2X1   | 0.139 | 0.135 |   1.477 |    0.771 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D ^            | DFFPOSX1 | 0.139 | 0.000 |   1.477 |    0.771 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.806 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.946 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.273 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    1.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.306 | 0.009 |   0.873 |    1.578 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.878
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.777
  Arrival Time                  1.485
  Slack Time                    0.707
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.607 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.467 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.140 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    0.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.186 | 0.347 |   1.202 |    0.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U185               | A ^ -> Y v     | INVX1    | 0.137 | 0.146 |   1.348 |    0.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | A v -> Y ^     | MUX2X1   | 0.140 | 0.136 |   1.484 |    0.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   1.485 |    0.777 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.807 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.948 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.274 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    1.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.313 | 0.023 |   0.878 |    1.585 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.779
  Arrival Time                  1.487
  Slack Time                    0.708
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.608 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.467 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.141 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.305 | 0.306 |   0.873 |    0.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.191 | 0.336 |   1.209 |    0.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U225               | A ^ -> Y v     | INVX1    | 0.132 | 0.141 |   1.350 |    0.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222               | A v -> Y ^     | MUX2X1   | 0.140 | 0.137 |   1.487 |    0.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   1.487 |    0.779 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.808 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.948 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.274 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.305 | 0.306 |   0.873 |    1.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.310 | 0.007 |   0.880 |    1.588 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.781
  Arrival Time                  1.489
  Slack Time                    0.708
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.608 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.467 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.141 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    0.147 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.194 | 0.358 |   1.213 |    0.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U267               | A ^ -> Y v     | INVX1    | 0.134 | 0.143 |   1.356 |    0.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266               | A v -> Y ^     | MUX2X1   | 0.133 | 0.133 |   1.488 |    0.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | D ^            | DFFPOSX1 | 0.133 | 0.000 |   1.489 |    0.781 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.808 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.948 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.275 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    1.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.313 | 0.027 |   0.882 |    1.590 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.874
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.772
  Arrival Time                  1.480
  Slack Time                    0.708
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.608 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.468 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.141 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.195 | 0.341 |   1.205 |    0.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135               | A ^ -> Y v     | INVX1    | 0.132 | 0.140 |   1.345 |    0.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | A v -> Y ^     | MUX2X1   | 0.135 | 0.134 |   1.480 |    0.772 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D ^            | DFFPOSX1 | 0.135 | 0.000 |   1.480 |    0.772 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.808 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.949 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.275 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    1.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.306 | 0.009 |   0.874 |    1.582 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.805
  Arrival Time                  1.514
  Slack Time                    0.709
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.609 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.468 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.142 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |    0.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.191 | 0.357 |   1.232 |    0.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U250               | A ^ -> Y v     | INVX1    | 0.137 | 0.145 |   1.377 |    0.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249               | A v -> Y ^     | MUX2X1   | 0.139 | 0.136 |   1.513 |    0.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D ^            | DFFPOSX1 | 0.139 | 0.000 |   1.514 |    0.805 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.809 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.949 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.276 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |    1.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.363 | 0.026 |   0.900 |    1.609 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.883
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.782
  Arrival Time                  1.493
  Slack Time                    0.712
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.612 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.471 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.145 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    0.143 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.189 | 0.355 |   1.210 |    0.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U257               | A ^ -> Y v     | INVX1    | 0.141 | 0.150 |   1.360 |    0.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | A v -> Y ^     | MUX2X1   | 0.135 | 0.133 |   1.493 |    0.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D ^            | DFFPOSX1 | 0.135 | 0.000 |   1.493 |    0.782 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.812 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.952 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.278 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    1.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.313 | 0.028 |   0.883 |    1.594 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.793
  Arrival Time                  1.505
  Slack Time                    0.712
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.612 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.471 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.145 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.299 |   0.866 |    0.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.203 | 0.365 |   1.231 |    0.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244               | A ^ -> Y v     | INVX1    | 0.136 | 0.143 |   1.374 |    0.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | A v -> Y ^     | MUX2X1   | 0.132 | 0.131 |   1.505 |    0.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D ^            | DFFPOSX1 | 0.132 | 0.000 |   1.505 |    0.793 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.812 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.952 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.279 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.299 |   0.866 |    1.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.338 | 0.026 |   0.892 |    1.604 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.810
  Arrival Time                  1.522
  Slack Time                    0.712
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.612 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.472 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.145 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |    0.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.197 | 0.368 |   1.242 |    0.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181               | A ^ -> Y v     | INVX1    | 0.140 | 0.148 |   1.390 |    0.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | A v -> Y ^     | MUX2X1   | 0.134 | 0.132 |   1.522 |    0.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D ^            | DFFPOSX1 | 0.134 | 0.000 |   1.522 |    0.810 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.812 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.953 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.279 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |    1.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.365 | 0.032 |   0.906 |    1.618 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.790
  Arrival Time                  1.502
  Slack Time                    0.712
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.612 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.472 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.145 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    0.143 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.191 | 0.364 |   1.219 |    0.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137               | A ^ -> Y v     | INVX1    | 0.133 | 0.142 |   1.361 |    0.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136               | A v -> Y ^     | MUX2X1   | 0.142 | 0.140 |   1.502 |    0.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D ^            | DFFPOSX1 | 0.142 | 0.000 |   1.502 |    0.790 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.812 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.953 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.279 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    1.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.313 | 0.036 |   0.890 |    1.603 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.793
  Arrival Time                  1.506
  Slack Time                    0.713
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.613 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.472 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.146 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.299 |   0.866 |    0.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.184 | 0.349 |   1.215 |    0.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U177               | A ^ -> Y v     | INVX1    | 0.150 | 0.159 |   1.374 |    0.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176               | A v -> Y ^     | MUX2X1   | 0.134 | 0.132 |   1.506 |    0.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D ^            | DFFPOSX1 | 0.134 | 0.000 |   1.506 |    0.793 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.813 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.953 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.280 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.299 |   0.866 |    1.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.338 | 0.026 |   0.892 |    1.604 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.804
  Arrival Time                  1.517
  Slack Time                    0.713
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.613 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.473 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.146 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |    0.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.193 | 0.359 |   1.233 |    0.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U179               | A ^ -> Y v     | INVX1    | 0.139 | 0.147 |   1.380 |    0.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178               | A v -> Y ^     | MUX2X1   | 0.140 | 0.137 |   1.517 |    0.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   1.517 |    0.804 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.813 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.954 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.280 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |    1.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.363 | 0.025 |   0.899 |    1.612 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.879
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.779
  Arrival Time                  1.493
  Slack Time                    0.714
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.614 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.473 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.147 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    0.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.189 | 0.351 |   1.206 |    0.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U219               | A ^ -> Y v     | INVX1    | 0.132 | 0.141 |   1.347 |    0.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | A v -> Y ^     | MUX2X1   | 0.152 | 0.146 |   1.493 |    0.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D ^            | DFFPOSX1 | 0.152 | 0.000 |   1.493 |    0.779 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.814 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.954 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.281 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    1.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.313 | 0.024 |   0.879 |    1.593 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.779
  Arrival Time                  1.493
  Slack Time                    0.714
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.614 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.474 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.147 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.305 | 0.306 |   0.873 |    0.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.196 | 0.340 |   1.213 |    0.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254               | A ^ -> Y v     | INVX1    | 0.138 | 0.146 |   1.358 |    0.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253               | A v -> Y ^     | MUX2X1   | 0.136 | 0.135 |   1.493 |    0.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D ^            | DFFPOSX1 | 0.136 | 0.000 |   1.493 |    0.779 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.814 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.955 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.281 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.305 | 0.306 |   0.873 |    1.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.310 | 0.007 |   0.880 |    1.594 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.779
  Arrival Time                  1.495
  Slack Time                    0.716
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.616 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.475 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.149 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.189 | 0.342 |   1.206 |    0.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U173               | A ^ -> Y v     | INVX1    | 0.131 | 0.140 |   1.346 |    0.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171               | A v -> Y ^     | MUX2X1   | 0.149 | 0.148 |   1.494 |    0.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D ^            | DFFPOSX1 | 0.149 | 0.000 |   1.495 |    0.779 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.816 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.956 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.283 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    1.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.309 | 0.015 |   0.880 |    1.595 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.879
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.777
  Arrival Time                  1.494
  Slack Time                    0.716
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.616 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.476 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.149 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.197 | 0.348 |   1.212 |    0.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A ^ -> Y v     | INVX1    | 0.141 | 0.150 |   1.362 |    0.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205               | A v -> Y ^     | MUX2X1   | 0.134 | 0.132 |   1.493 |    0.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D ^            | DFFPOSX1 | 0.134 | 0.000 |   1.494 |    0.777 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.816 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.957 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.283 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    1.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.309 | 0.015 |   0.879 |    1.595 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.883
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.781
  Arrival Time                  1.498
  Slack Time                    0.716
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.616 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.476 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.149 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.305 | 0.306 |   0.873 |    0.157 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.203 | 0.348 |   1.221 |    0.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U270               | A ^ -> Y v     | INVX1    | 0.139 | 0.147 |   1.368 |    0.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269               | A v -> Y ^     | MUX2X1   | 0.129 | 0.130 |   1.497 |    0.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D ^            | DFFPOSX1 | 0.129 | 0.000 |   1.498 |    0.781 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.816 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.957 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.283 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.305 | 0.306 |   0.873 |    1.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.311 | 0.010 |   0.883 |    1.599 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.901
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.805
  Arrival Time                  1.522
  Slack Time                    0.717
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.617 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.476 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.150 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |    0.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.195 | 0.362 |   1.236 |    0.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162               | A ^ -> Y v     | INVX1    | 0.146 | 0.154 |   1.390 |    0.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | A v -> Y ^     | MUX2X1   | 0.124 | 0.131 |   1.521 |    0.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D ^            | DFFPOSX1 | 0.124 | 0.000 |   1.522 |    0.805 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.817 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.957 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.283 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |    1.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.363 | 0.027 |   0.901 |    1.618 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.791
  Arrival Time                  1.508
  Slack Time                    0.717
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.617 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.477 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.150 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.299 |   0.866 |    0.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.194 | 0.355 |   1.221 |    0.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U211               | A ^ -> Y v     | INVX1    | 0.139 | 0.147 |   1.368 |    0.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210               | A v -> Y ^     | MUX2X1   | 0.144 | 0.140 |   1.508 |    0.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | D ^            | DFFPOSX1 | 0.144 | 0.000 |   1.508 |    0.791 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.817 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.958 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.284 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.299 |   0.866 |    1.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.337 | 0.023 |   0.889 |    1.606 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.883
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.782
  Arrival Time                  1.500
  Slack Time                    0.718
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.618 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.477 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.151 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.305 | 0.306 |   0.873 |    0.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.180 | 0.329 |   1.201 |    0.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U196               | A ^ -> Y v     | INVX1    | 0.149 | 0.157 |   1.359 |    0.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195               | A v -> Y ^     | MUX2X1   | 0.146 | 0.141 |   1.500 |    0.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D ^            | DFFPOSX1 | 0.146 | 0.000 |   1.500 |    0.782 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.818 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.958 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.285 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.305 | 0.306 |   0.873 |    1.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.311 | 0.010 |   0.883 |    1.601 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.812
  Arrival Time                  1.530
  Slack Time                    0.718
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.618 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.478 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.151 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.143 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.193 | 0.379 |   1.240 |    0.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U149               | A ^ -> Y v     | INVX1    | 0.142 | 0.150 |   1.390 |    0.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148               | A v -> Y ^     | MUX2X1   | 0.136 | 0.140 |   1.530 |    0.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | D ^            | DFFPOSX1 | 0.136 | 0.000 |   1.530 |    0.812 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.818 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.959 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.285 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    1.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.372 | 0.045 |   0.907 |    1.625 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.789
  Arrival Time                  1.507
  Slack Time                    0.719
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.618 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.478 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.152 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    0.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.198 | 0.370 |   1.225 |    0.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U153               | A ^ -> Y v     | INVX1    | 0.138 | 0.147 |   1.372 |    0.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | A v -> Y ^     | MUX2X1   | 0.130 | 0.135 |   1.507 |    0.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D ^            | DFFPOSX1 | 0.130 | 0.000 |   1.507 |    0.789 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.818 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.959 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.285 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    1.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.313 | 0.035 |   0.890 |    1.609 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.909
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.814
  Arrival Time                  1.534
  Slack Time                    0.720
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.620 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.479 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.153 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |    0.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.203 | 0.376 |   1.250 |    0.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U198               | A ^ -> Y v     | INVX1    | 0.136 | 0.144 |   1.394 |    0.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197               | A v -> Y ^     | MUX2X1   | 0.144 | 0.140 |   1.534 |    0.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | D ^            | DFFPOSX1 | 0.144 | 0.000 |   1.534 |    0.814 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.820 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.960 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.287 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |    1.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.366 | 0.035 |   0.909 |    1.629 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.789
  Arrival Time                  1.509
  Slack Time                    0.720
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.620 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.479 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.153 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    0.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.196 | 0.368 |   1.223 |    0.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U221               | A ^ -> Y v     | INVX1    | 0.143 | 0.152 |   1.374 |    0.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220               | A v -> Y ^     | MUX2X1   | 0.138 | 0.135 |   1.509 |    0.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.509 |    0.789 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.820 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.960 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.287 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    1.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.313 | 0.035 |   0.890 |    1.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
+ Hold                         -0.094
+ Phase Shift                   0.000
= Required Time                 0.816
  Arrival Time                  1.537
  Slack Time                    0.721
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.621 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.480 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.154 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.199 | 0.387 |   1.249 |    0.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U183               | A ^ -> Y v     | INVX1    | 0.141 | 0.150 |   1.399 |    0.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182               | A v -> Y ^     | MUX2X1   | 0.142 | 0.138 |   1.536 |    0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | D ^            | DFFPOSX1 | 0.142 | 0.000 |   1.537 |    0.816 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.821 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.961 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.287 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    1.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.372 | 0.049 |   0.911 |    1.631 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.886
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.786
  Arrival Time                  1.507
  Slack Time                    0.721
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.621 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.481 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.155 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.305 | 0.306 |   0.873 |    0.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.198 | 0.348 |   1.221 |    0.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U246               | A ^ -> Y v     | INVX1    | 0.141 | 0.149 |   1.370 |    0.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | A v -> Y ^     | MUX2X1   | 0.139 | 0.137 |   1.507 |    0.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D ^            | DFFPOSX1 | 0.139 | 0.000 |   1.507 |    0.786 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.821 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.962 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.288 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.305 | 0.306 |   0.873 |    1.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.312 | 0.014 |   0.886 |    1.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.802
  Arrival Time                  1.524
  Slack Time                    0.722
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.622 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.481 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.155 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.342 | 0.305 |   0.872 |    0.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.204 | 0.367 |   1.240 |    0.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U168               | A ^ -> Y v     | INVX1    | 0.141 | 0.149 |   1.388 |    0.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167               | A v -> Y ^     | MUX2X1   | 0.131 | 0.135 |   1.524 |    0.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D ^            | DFFPOSX1 | 0.131 | 0.000 |   1.524 |    0.802 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.822 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.962 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.289 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.342 | 0.305 |   0.872 |    1.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.371 | 0.025 |   0.897 |    1.619 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
+ Hold                         -0.094
+ Phase Shift                   0.000
= Required Time                 0.816
  Arrival Time                  1.538
  Slack Time                    0.722
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.622 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.481 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.155 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.209 | 0.395 |   1.257 |    0.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U217               | A ^ -> Y v     | INVX1    | 0.135 | 0.143 |   1.399 |    0.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216               | A v -> Y ^     | MUX2X1   | 0.142 | 0.138 |   1.538 |    0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D ^            | DFFPOSX1 | 0.142 | 0.000 |   1.538 |    0.816 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.822 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.962 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.289 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    1.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.372 | 0.049 |   0.911 |    1.632 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.783
  Arrival Time                  1.506
  Slack Time                    0.722
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.622 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.482 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.155 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.305 | 0.306 |   0.873 |    0.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.183 | 0.333 |   1.206 |    0.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143               | A ^ -> Y v     | INVX1    | 0.157 | 0.166 |   1.372 |    0.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142               | A v -> Y ^     | MUX2X1   | 0.125 | 0.133 |   1.505 |    0.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | D ^            | DFFPOSX1 | 0.125 | 0.000 |   1.506 |    0.783 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.822 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.963 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.289 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.305 | 0.306 |   0.873 |    1.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.312 | 0.012 |   0.885 |    1.607 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

