Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/gandhardeshpande/Desktop/CSE240C/HW1/ChampSim/ipc1_public/spec_gcc_003.champsimtrace.xz
L1I Barca has been initializedCPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3482344 heartbeat IPC: 2.87163 cumulative IPC: 2.87163 (Simulation time: 0 hr 0 min 13 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6947396 heartbeat IPC: 2.88596 cumulative IPC: 2.87878 (Simulation time: 0 hr 0 min 25 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 10389859 heartbeat IPC: 2.9049 cumulative IPC: 2.88743 (Simulation time: 0 hr 0 min 37 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13857858 heartbeat IPC: 2.88351 cumulative IPC: 2.88645 (Simulation time: 0 hr 0 min 49 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17168598 heartbeat IPC: 3.02047 cumulative IPC: 2.91229 (Simulation time: 0 hr 1 min 2 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17168598 (Simulation time: 0 hr 1 min 2 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 56522657 heartbeat IPC: 0.254103 cumulative IPC: 0.254103 (Simulation time: 0 hr 1 min 31 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 98138414 heartbeat IPC: 0.240294 cumulative IPC: 0.247006 (Simulation time: 0 hr 2 min 1 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 140888980 heartbeat IPC: 0.233915 cumulative IPC: 0.242482 (Simulation time: 0 hr 2 min 32 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 177215826 heartbeat IPC: 0.275278 cumulative IPC: 0.249926 (Simulation time: 0 hr 3 min 0 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 222660827 heartbeat IPC: 0.220046 cumulative IPC: 0.243318 (Simulation time: 0 hr 3 min 32 sec) 
Finished CPU 0 instructions: 50000000 cycles: 205492230 cumulative IPC: 0.243318 (Simulation time: 0 hr 3 min 32 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.243318 instructions: 50000000 cycles: 205492230
L1D TOTAL     ACCESS:   17021687  HIT:   11297098  MISS:    5724589
L1D LOAD      ACCESS:    4647217  HIT:    4264629  MISS:     382588
L1D RFO       ACCESS:    8215170  HIT:    3163235  MISS:    5051935
L1D PREFETCH  ACCESS:    4159300  HIT:    3869234  MISS:     290066
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    4664565  ISSUED:    4605051  USEFUL:     152478  USELESS:     137768
L1D AVERAGE MISS LATENCY: 475.792 cycles
L1I TOTAL     ACCESS:   12493280  HIT:   11309571  MISS:    1183709
L1I LOAD      ACCESS:   11249662  HIT:   11010367  MISS:     239295
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    1243618  HIT:     299204  MISS:     944414
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    1486480  ISSUED:    1486480  USEFUL:     592365  USELESS:     352017
L1I AVERAGE MISS LATENCY: 49.682 cycles
L2C TOTAL     ACCESS:   12423298  HIT:    6401433  MISS:    6021865
L2C LOAD      ACCESS:     370190  HIT:      97797  MISS:     272393
L2C RFO       ACCESS:    5050207  HIT:       6511  MISS:    5043696
L2C PREFETCH  ACCESS:    1844952  HIT:    1139263  MISS:     705689
L2C WRITEBACK ACCESS:    5157949  HIT:    5157862  MISS:         87
L2C PREFETCH  REQUESTED:    1817758  ISSUED:    1817688  USEFUL:      28159  USELESS:     674549
L2C AVERAGE MISS LATENCY: 448.315 cycles
LLC TOTAL     ACCESS:   11867463  HIT:    7355373  MISS:    4512090
LLC LOAD      ACCESS:     272335  HIT:     178134  MISS:      94201
LLC RFO       ACCESS:    5043696  HIT:     852807  MISS:    4190889
LLC PREFETCH  ACCESS:    1417669  HIT:    1190669  MISS:     227000
LLC WRITEBACK ACCESS:    5133763  HIT:    5133763  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      31850  USELESS:     195248
LLC AVERAGE MISS LATENCY: 565.785 cycles
Major fault: 0 Minor fault: 2817
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:    1367769  ROW_BUFFER_MISS:    3142806
 DBUS_CONGESTED:    7732069
 WQ ROW_BUFFER_HIT:    1137656  ROW_BUFFER_MISS:    3082084  FULL:        653

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.665% MPKI: 0.78342 Average ROB Occupancy at Mispredict: 102.138

Branch types
NOT_BRANCH: 38305868 76.6117%
BRANCH_DIRECT_JUMP: 384282 0.768564%
BRANCH_INDIRECT: 71949 0.143898%
BRANCH_CONDITIONAL: 9879826 19.7597%
BRANCH_DIRECT_CALL: 650586 1.30117%
BRANCH_INDIRECT_CALL: 28456 0.056912%
BRANCH_RETURN: 679046 1.35809%
BRANCH_OTHER: 0 0%

