
STM32_Test3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b0e0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006e0  0800b1f0  0800b1f0  0000c1f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b8d0  0800b8d0  0000d1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b8d0  0800b8d0  0000c8d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b8d8  0800b8d8  0000d1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b8d8  0800b8d8  0000c8d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b8dc  0800b8dc  0000c8dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800b8e0  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000328  200001dc  0800babc  0000d1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000504  0800babc  0000d504  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011e22  00000000  00000000  0000d205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002aad  00000000  00000000  0001f027  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001220  00000000  00000000  00021ad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e44  00000000  00000000  00022cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019e98  00000000  00000000  00023b3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015aef  00000000  00000000  0003d9d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009425e  00000000  00000000  000534c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e7721  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000630c  00000000  00000000  000e7764  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000043  00000000  00000000  000eda70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b1d8 	.word	0x0800b1d8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	0800b1d8 	.word	0x0800b1d8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <lcd_send_cmd>:

/*
 * Truyn lnh qua i2c
 */
static void lcd_send_cmd(I2C_HandleTypeDef *hi2c, uint8_t cmd)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af02      	add	r7, sp, #8
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	460b      	mov	r3, r1
 800109a:	70fb      	strb	r3, [r7, #3]
    uint8_t data[4];

    data[0] = (cmd & 0xF0) | LCD_EN | LCD_BACKLIGHT;
 800109c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80010a0:	f023 030f 	bic.w	r3, r3, #15
 80010a4:	b25b      	sxtb	r3, r3
 80010a6:	f043 030c 	orr.w	r3, r3, #12
 80010aa:	b25b      	sxtb	r3, r3
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	733b      	strb	r3, [r7, #12]
    data[1] = (cmd & 0xF0) | LCD_BACKLIGHT;
 80010b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80010b4:	f023 030f 	bic.w	r3, r3, #15
 80010b8:	b25b      	sxtb	r3, r3
 80010ba:	f043 0308 	orr.w	r3, r3, #8
 80010be:	b25b      	sxtb	r3, r3
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	737b      	strb	r3, [r7, #13]
    data[2] = ((cmd << 4) & 0xF0) | LCD_EN | LCD_BACKLIGHT;
 80010c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80010c8:	011b      	lsls	r3, r3, #4
 80010ca:	b25b      	sxtb	r3, r3
 80010cc:	f043 030c 	orr.w	r3, r3, #12
 80010d0:	b25b      	sxtb	r3, r3
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	73bb      	strb	r3, [r7, #14]
    data[3] = ((cmd << 4) & 0xF0) | LCD_BACKLIGHT;
 80010d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80010da:	011b      	lsls	r3, r3, #4
 80010dc:	b25b      	sxtb	r3, r3
 80010de:	f043 0308 	orr.w	r3, r3, #8
 80010e2:	b25b      	sxtb	r3, r3
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	73fb      	strb	r3, [r7, #15]

    HAL_I2C_Master_Transmit(hi2c, LCD_I2C_ADDR, data, 4, 100);
 80010e8:	f107 020c 	add.w	r2, r7, #12
 80010ec:	2364      	movs	r3, #100	@ 0x64
 80010ee:	9300      	str	r3, [sp, #0]
 80010f0:	2304      	movs	r3, #4
 80010f2:	214e      	movs	r1, #78	@ 0x4e
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f002 fa21 	bl	800353c <HAL_I2C_Master_Transmit>

    // ---  XA HAL_Delay(20)  Y ---
    // Chip LCD x l lnh thng ch mt < 50us, thi gian truyn I2C   ri.
}
 80010fa:	bf00      	nop
 80010fc:	3710      	adds	r7, #16
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <lcd_send_data>:

/*
 * TRuyn d liu hin th ln LCD
 */
static void lcd_send_data(I2C_HandleTypeDef *hi2c, uint8_t data)
{
 8001102:	b580      	push	{r7, lr}
 8001104:	b086      	sub	sp, #24
 8001106:	af02      	add	r7, sp, #8
 8001108:	6078      	str	r0, [r7, #4]
 800110a:	460b      	mov	r3, r1
 800110c:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[4];

    buf[0] = (data & 0xF0) | LCD_RS | LCD_EN | LCD_BACKLIGHT;
 800110e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001112:	f023 030f 	bic.w	r3, r3, #15
 8001116:	b25b      	sxtb	r3, r3
 8001118:	f043 030d 	orr.w	r3, r3, #13
 800111c:	b25b      	sxtb	r3, r3
 800111e:	b2db      	uxtb	r3, r3
 8001120:	733b      	strb	r3, [r7, #12]
    buf[1] = (data & 0xF0) | LCD_RS | LCD_BACKLIGHT;
 8001122:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001126:	f023 030f 	bic.w	r3, r3, #15
 800112a:	b25b      	sxtb	r3, r3
 800112c:	f043 0309 	orr.w	r3, r3, #9
 8001130:	b25b      	sxtb	r3, r3
 8001132:	b2db      	uxtb	r3, r3
 8001134:	737b      	strb	r3, [r7, #13]
    buf[2] = ((data << 4) & 0xF0) | LCD_RS | LCD_EN | LCD_BACKLIGHT;
 8001136:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800113a:	011b      	lsls	r3, r3, #4
 800113c:	b25b      	sxtb	r3, r3
 800113e:	f043 030d 	orr.w	r3, r3, #13
 8001142:	b25b      	sxtb	r3, r3
 8001144:	b2db      	uxtb	r3, r3
 8001146:	73bb      	strb	r3, [r7, #14]
    buf[3] = ((data << 4) & 0xF0) | LCD_RS | LCD_BACKLIGHT;
 8001148:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800114c:	011b      	lsls	r3, r3, #4
 800114e:	b25b      	sxtb	r3, r3
 8001150:	f043 0309 	orr.w	r3, r3, #9
 8001154:	b25b      	sxtb	r3, r3
 8001156:	b2db      	uxtb	r3, r3
 8001158:	73fb      	strb	r3, [r7, #15]

    HAL_I2C_Master_Transmit(hi2c, LCD_I2C_ADDR, buf, 4, 100);
 800115a:	f107 020c 	add.w	r2, r7, #12
 800115e:	2364      	movs	r3, #100	@ 0x64
 8001160:	9300      	str	r3, [sp, #0]
 8001162:	2304      	movs	r3, #4
 8001164:	214e      	movs	r1, #78	@ 0x4e
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f002 f9e8 	bl	800353c <HAL_I2C_Master_Transmit>

    // ---  XA HAL_Delay(20)  Y ---
    // y l nguyn nhn chnh gy chm (in chui 10 k t mt 200ms)
}
 800116c:	bf00      	nop
 800116e:	3710      	adds	r7, #16
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <lcd_init>:
/* ===== PUBLIC FUNCTIONS ===== */
/*
 * Khi to LCD
 */
void lcd_init(I2C_HandleTypeDef *hi2c)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
    HAL_Delay(50); // Ch in p n nh (Bt buc)
 800117c:	2032      	movs	r0, #50	@ 0x32
 800117e:	f001 f8d9 	bl	8002334 <HAL_Delay>

    // Khi ng chun HD44780 (CH GI NIBBLE CAO)
    lcd_send_cmd(hi2c, 0x30);
 8001182:	2130      	movs	r1, #48	@ 0x30
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f7ff ff83 	bl	8001090 <lcd_send_cmd>
    HAL_Delay(5); // Cn thit lc khi ng
 800118a:	2005      	movs	r0, #5
 800118c:	f001 f8d2 	bl	8002334 <HAL_Delay>
    lcd_send_cmd(hi2c, 0x30);
 8001190:	2130      	movs	r1, #48	@ 0x30
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff ff7c 	bl	8001090 <lcd_send_cmd>
    HAL_Delay(1); // Cn thit lc khi ng
 8001198:	2001      	movs	r0, #1
 800119a:	f001 f8cb 	bl	8002334 <HAL_Delay>
    lcd_send_cmd(hi2c, 0x30);
 800119e:	2130      	movs	r1, #48	@ 0x30
 80011a0:	6878      	ldr	r0, [r7, #4]
 80011a2:	f7ff ff75 	bl	8001090 <lcd_send_cmd>
    HAL_Delay(10);
 80011a6:	200a      	movs	r0, #10
 80011a8:	f001 f8c4 	bl	8002334 <HAL_Delay>
    lcd_send_cmd(hi2c, 0x20); // Chuyn sang 4-bit mode
 80011ac:	2120      	movs	r1, #32
 80011ae:	6878      	ldr	r0, [r7, #4]
 80011b0:	f7ff ff6e 	bl	8001090 <lcd_send_cmd>
    HAL_Delay(10);
 80011b4:	200a      	movs	r0, #10
 80011b6:	f001 f8bd 	bl	8002334 <HAL_Delay>

    // Cu hnh LCD
    lcd_send_cmd(hi2c, 0x28); // 4-bit, 2 dng
 80011ba:	2128      	movs	r1, #40	@ 0x28
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f7ff ff67 	bl	8001090 <lcd_send_cmd>
    lcd_send_cmd(hi2c, 0x08); // display off
 80011c2:	2108      	movs	r1, #8
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f7ff ff63 	bl	8001090 <lcd_send_cmd>
    lcd_send_cmd(hi2c, 0x01); // clear
 80011ca:	2101      	movs	r1, #1
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f7ff ff5f 	bl	8001090 <lcd_send_cmd>
    HAL_Delay(2);             // Lnh Clear cn > 1.52ms
 80011d2:	2002      	movs	r0, #2
 80011d4:	f001 f8ae 	bl	8002334 <HAL_Delay>
    lcd_send_cmd(hi2c, 0x06); // entry mode
 80011d8:	2106      	movs	r1, #6
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	f7ff ff58 	bl	8001090 <lcd_send_cmd>
    lcd_send_cmd(hi2c, 0x0C); // display ON
 80011e0:	210c      	movs	r1, #12
 80011e2:	6878      	ldr	r0, [r7, #4]
 80011e4:	f7ff ff54 	bl	8001090 <lcd_send_cmd>
}
 80011e8:	bf00      	nop
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <lcd_clear>:

/*
 * Xa LCD
 */
void lcd_clear(I2C_HandleTypeDef *hi2c)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
    lcd_send_cmd(hi2c, 0x01);
 80011f8:	2101      	movs	r1, #1
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f7ff ff48 	bl	8001090 <lcd_send_cmd>
    HAL_Delay(2); // Lnh Clear mn hnh bt buc phi ch > 1.5ms
 8001200:	2002      	movs	r0, #2
 8001202:	f001 f897 	bl	8002334 <HAL_Delay>
}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}

0800120e <lcd_gotoxy>:

/*
 * Di chuyn con tr
 */
void lcd_gotoxy(I2C_HandleTypeDef *hi2c, uint8_t col, uint8_t row)
{
 800120e:	b580      	push	{r7, lr}
 8001210:	b084      	sub	sp, #16
 8001212:	af00      	add	r7, sp, #0
 8001214:	6078      	str	r0, [r7, #4]
 8001216:	460b      	mov	r3, r1
 8001218:	70fb      	strb	r3, [r7, #3]
 800121a:	4613      	mov	r3, r2
 800121c:	70bb      	strb	r3, [r7, #2]
    uint8_t addr;
    switch (row)
 800121e:	78bb      	ldrb	r3, [r7, #2]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d002      	beq.n	800122a <lcd_gotoxy+0x1c>
 8001224:	2b01      	cmp	r3, #1
 8001226:	d003      	beq.n	8001230 <lcd_gotoxy+0x22>
    {
        case 0: addr = 0x00 + col; break;
        case 1: addr = 0x40 + col; break;
        default: return;
 8001228:	e00e      	b.n	8001248 <lcd_gotoxy+0x3a>
        case 0: addr = 0x00 + col; break;
 800122a:	78fb      	ldrb	r3, [r7, #3]
 800122c:	73fb      	strb	r3, [r7, #15]
 800122e:	e003      	b.n	8001238 <lcd_gotoxy+0x2a>
        case 1: addr = 0x40 + col; break;
 8001230:	78fb      	ldrb	r3, [r7, #3]
 8001232:	3340      	adds	r3, #64	@ 0x40
 8001234:	73fb      	strb	r3, [r7, #15]
 8001236:	bf00      	nop
    }
    lcd_send_cmd(hi2c, 0x80 | addr);
 8001238:	7bfb      	ldrb	r3, [r7, #15]
 800123a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800123e:	b2db      	uxtb	r3, r3
 8001240:	4619      	mov	r1, r3
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f7ff ff24 	bl	8001090 <lcd_send_cmd>
}
 8001248:	3710      	adds	r7, #16
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <lcd_puts>:

/*
 * Hin th chui
 */
void lcd_puts(I2C_HandleTypeDef *hi2c, char *str)
{
 800124e:	b580      	push	{r7, lr}
 8001250:	b082      	sub	sp, #8
 8001252:	af00      	add	r7, sp, #0
 8001254:	6078      	str	r0, [r7, #4]
 8001256:	6039      	str	r1, [r7, #0]
    while (*str)
 8001258:	e007      	b.n	800126a <lcd_puts+0x1c>
        lcd_send_data(hi2c, *str++);
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	1c5a      	adds	r2, r3, #1
 800125e:	603a      	str	r2, [r7, #0]
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	4619      	mov	r1, r3
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f7ff ff4c 	bl	8001102 <lcd_send_data>
    while (*str)
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d1f3      	bne.n	800125a <lcd_puts+0xc>
}
 8001272:	bf00      	nop
 8001274:	bf00      	nop
 8001276:	3708      	adds	r7, #8
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}

0800127c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#ifdef __GNUC__
int _write(int file, char *ptr, int len) {
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	60f8      	str	r0, [r7, #12]
 8001284:	60b9      	str	r1, [r7, #8]
 8001286:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, 100); return len;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	b29a      	uxth	r2, r3
 800128c:	2364      	movs	r3, #100	@ 0x64
 800128e:	68b9      	ldr	r1, [r7, #8]
 8001290:	4803      	ldr	r0, [pc, #12]	@ (80012a0 <_write+0x24>)
 8001292:	f004 fd79 	bl	8005d88 <HAL_UART_Transmit>
 8001296:	687b      	ldr	r3, [r7, #4]
}
 8001298:	4618      	mov	r0, r3
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	20000318 	.word	0x20000318

080012a4 <SoilMoisture_Convert>:
#endif

float SoilMoisture_Convert(uint16_t adc_value) {
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	80fb      	strh	r3, [r7, #6]
    if (adc_value > 2370) adc_value = 2370;
 80012ae:	88fb      	ldrh	r3, [r7, #6]
 80012b0:	f640 1242 	movw	r2, #2370	@ 0x942
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d902      	bls.n	80012be <SoilMoisture_Convert+0x1a>
 80012b8:	f640 1342 	movw	r3, #2370	@ 0x942
 80012bc:	80fb      	strh	r3, [r7, #6]
    if (adc_value < 470)  adc_value = 470;
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	f5b3 7feb 	cmp.w	r3, #470	@ 0x1d6
 80012c4:	d202      	bcs.n	80012cc <SoilMoisture_Convert+0x28>
 80012c6:	f44f 73eb 	mov.w	r3, #470	@ 0x1d6
 80012ca:	80fb      	strh	r3, [r7, #6]
    return (float)(2370 - adc_value) * 100.0f / (2370 - 470);
 80012cc:	88fb      	ldrh	r3, [r7, #6]
 80012ce:	f5c3 6314 	rsb	r3, r3, #2368	@ 0x940
 80012d2:	3302      	adds	r3, #2
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff fd01 	bl	8000cdc <__aeabi_i2f>
 80012da:	4603      	mov	r3, r0
 80012dc:	4906      	ldr	r1, [pc, #24]	@ (80012f8 <SoilMoisture_Convert+0x54>)
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff fd50 	bl	8000d84 <__aeabi_fmul>
 80012e4:	4603      	mov	r3, r0
 80012e6:	4905      	ldr	r1, [pc, #20]	@ (80012fc <SoilMoisture_Convert+0x58>)
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff fdff 	bl	8000eec <__aeabi_fdiv>
 80012ee:	4603      	mov	r3, r0
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	42c80000 	.word	0x42c80000
 80012fc:	44ed8000 	.word	0x44ed8000

08001300 <Task_SHT30>:

/* 1. Task SHT30 */
void Task_SHT30(void) {
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
    uint32_t t_start = HAL_GetTick(); // Bt u o thi gian thc thi
 8001306:	f001 f80b 	bl	8002320 <HAL_GetTick>
 800130a:	60f8      	str	r0, [r7, #12]
    float dummy;
    sht3x_read_temperature_and_humidity(&sht3x, &temp, &dummy);
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	461a      	mov	r2, r3
 8001310:	490f      	ldr	r1, [pc, #60]	@ (8001350 <Task_SHT30+0x50>)
 8001312:	4810      	ldr	r0, [pc, #64]	@ (8001354 <Task_SHT30+0x54>)
 8001314:	f000 fcc6 	bl	8001ca4 <sht3x_read_temperature_and_humidity>
    printf("Task 1 in: %lu\r\n", t_start);
 8001318:	68f9      	ldr	r1, [r7, #12]
 800131a:	480f      	ldr	r0, [pc, #60]	@ (8001358 <Task_SHT30+0x58>)
 800131c:	f006 fb2e 	bl	800797c <iprintf>
    printf("Data SHT30: Temp: %.1f C\r\n", temp);
 8001320:	4b0b      	ldr	r3, [pc, #44]	@ (8001350 <Task_SHT30+0x50>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff f87f 	bl	8000428 <__aeabi_f2d>
 800132a:	4602      	mov	r2, r0
 800132c:	460b      	mov	r3, r1
 800132e:	480b      	ldr	r0, [pc, #44]	@ (800135c <Task_SHT30+0x5c>)
 8001330:	f006 fb24 	bl	800797c <iprintf>
    uint32_t t_exec = HAL_GetTick() - t_start;
 8001334:	f000 fff4 	bl	8002320 <HAL_GetTick>
 8001338:	4602      	mov	r2, r0
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	1ad3      	subs	r3, r2, r3
 800133e:	60bb      	str	r3, [r7, #8]
    printf("[EXEC] Task_SHT30 time: %lu ms\r\n\r\n", t_exec);
 8001340:	68b9      	ldr	r1, [r7, #8]
 8001342:	4807      	ldr	r0, [pc, #28]	@ (8001360 <Task_SHT30+0x60>)
 8001344:	f006 fb1a 	bl	800797c <iprintf>
}
 8001348:	bf00      	nop
 800134a:	3710      	adds	r7, #16
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	20000368 	.word	0x20000368
 8001354:	20000360 	.word	0x20000360
 8001358:	0800b1f0 	.word	0x0800b1f0
 800135c:	0800b204 	.word	0x0800b204
 8001360:	0800b220 	.word	0x0800b220

08001364 <Task_Soil>:

/* 2. Task Soil */
void Task_Soil(void) {
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
    uint32_t t_start = HAL_GetTick();
 800136a:	f000 ffd9 	bl	8002320 <HAL_GetTick>
 800136e:	6078      	str	r0, [r7, #4]
    HAL_ADC_Start(&hadc1);
 8001370:	4819      	ldr	r0, [pc, #100]	@ (80013d8 <Task_Soil+0x74>)
 8001372:	f001 f8db 	bl	800252c <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 8001376:	210a      	movs	r1, #10
 8001378:	4817      	ldr	r0, [pc, #92]	@ (80013d8 <Task_Soil+0x74>)
 800137a:	f001 f9b1 	bl	80026e0 <HAL_ADC_PollForConversion>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d10a      	bne.n	800139a <Task_Soil+0x36>
        soil = SoilMoisture_Convert(HAL_ADC_GetValue(&hadc1));
 8001384:	4814      	ldr	r0, [pc, #80]	@ (80013d8 <Task_Soil+0x74>)
 8001386:	f001 fab1 	bl	80028ec <HAL_ADC_GetValue>
 800138a:	4603      	mov	r3, r0
 800138c:	b29b      	uxth	r3, r3
 800138e:	4618      	mov	r0, r3
 8001390:	f7ff ff88 	bl	80012a4 <SoilMoisture_Convert>
 8001394:	4603      	mov	r3, r0
 8001396:	4a11      	ldr	r2, [pc, #68]	@ (80013dc <Task_Soil+0x78>)
 8001398:	6013      	str	r3, [r2, #0]
    HAL_ADC_Stop(&hadc1);
 800139a:	480f      	ldr	r0, [pc, #60]	@ (80013d8 <Task_Soil+0x74>)
 800139c:	f001 f974 	bl	8002688 <HAL_ADC_Stop>
    printf("Task 2 in: %lu\r\n", t_start);
 80013a0:	6879      	ldr	r1, [r7, #4]
 80013a2:	480f      	ldr	r0, [pc, #60]	@ (80013e0 <Task_Soil+0x7c>)
 80013a4:	f006 faea 	bl	800797c <iprintf>
    printf("Data Soil: %.1f %%\r\n", soil);
 80013a8:	4b0c      	ldr	r3, [pc, #48]	@ (80013dc <Task_Soil+0x78>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff f83b 	bl	8000428 <__aeabi_f2d>
 80013b2:	4602      	mov	r2, r0
 80013b4:	460b      	mov	r3, r1
 80013b6:	480b      	ldr	r0, [pc, #44]	@ (80013e4 <Task_Soil+0x80>)
 80013b8:	f006 fae0 	bl	800797c <iprintf>
    uint32_t t_exec = HAL_GetTick() - t_start;
 80013bc:	f000 ffb0 	bl	8002320 <HAL_GetTick>
 80013c0:	4602      	mov	r2, r0
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	603b      	str	r3, [r7, #0]
    printf("[EXEC] Task_Soil time: %lu ms\r\n\r\n", t_exec);
 80013c8:	6839      	ldr	r1, [r7, #0]
 80013ca:	4807      	ldr	r0, [pc, #28]	@ (80013e8 <Task_Soil+0x84>)
 80013cc:	f006 fad6 	bl	800797c <iprintf>
}
 80013d0:	bf00      	nop
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	200001f8 	.word	0x200001f8
 80013dc:	2000036c 	.word	0x2000036c
 80013e0:	0800b244 	.word	0x0800b244
 80013e4:	0800b258 	.word	0x0800b258
 80013e8:	0800b270 	.word	0x0800b270

080013ec <Task_LCD>:

/* 3. Task LCD */
void Task_LCD(void) {
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b08a      	sub	sp, #40	@ 0x28
 80013f0:	af02      	add	r7, sp, #8
    uint32_t t_start = HAL_GetTick();
 80013f2:	f000 ff95 	bl	8002320 <HAL_GetTick>
 80013f6:	61f8      	str	r0, [r7, #28]
    char LcdBuf[20];
    snprintf(LcdBuf, 20, "Temp: %.1f C    ", temp);
 80013f8:	4b20      	ldr	r3, [pc, #128]	@ (800147c <Task_LCD+0x90>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff f813 	bl	8000428 <__aeabi_f2d>
 8001402:	4602      	mov	r2, r0
 8001404:	460b      	mov	r3, r1
 8001406:	1d38      	adds	r0, r7, #4
 8001408:	e9cd 2300 	strd	r2, r3, [sp]
 800140c:	4a1c      	ldr	r2, [pc, #112]	@ (8001480 <Task_LCD+0x94>)
 800140e:	2114      	movs	r1, #20
 8001410:	f006 fb24 	bl	8007a5c <sniprintf>
    lcd_gotoxy(&hi2c1, 0, 0); lcd_puts(&hi2c1, LcdBuf);
 8001414:	2200      	movs	r2, #0
 8001416:	2100      	movs	r1, #0
 8001418:	481a      	ldr	r0, [pc, #104]	@ (8001484 <Task_LCD+0x98>)
 800141a:	f7ff fef8 	bl	800120e <lcd_gotoxy>
 800141e:	1d3b      	adds	r3, r7, #4
 8001420:	4619      	mov	r1, r3
 8001422:	4818      	ldr	r0, [pc, #96]	@ (8001484 <Task_LCD+0x98>)
 8001424:	f7ff ff13 	bl	800124e <lcd_puts>
    snprintf(LcdBuf, 20, "Soil: %.1f %%    ", soil);
 8001428:	4b17      	ldr	r3, [pc, #92]	@ (8001488 <Task_LCD+0x9c>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4618      	mov	r0, r3
 800142e:	f7fe fffb 	bl	8000428 <__aeabi_f2d>
 8001432:	4602      	mov	r2, r0
 8001434:	460b      	mov	r3, r1
 8001436:	1d38      	adds	r0, r7, #4
 8001438:	e9cd 2300 	strd	r2, r3, [sp]
 800143c:	4a13      	ldr	r2, [pc, #76]	@ (800148c <Task_LCD+0xa0>)
 800143e:	2114      	movs	r1, #20
 8001440:	f006 fb0c 	bl	8007a5c <sniprintf>
    lcd_gotoxy(&hi2c1, 0, 1); lcd_puts(&hi2c1, LcdBuf);
 8001444:	2201      	movs	r2, #1
 8001446:	2100      	movs	r1, #0
 8001448:	480e      	ldr	r0, [pc, #56]	@ (8001484 <Task_LCD+0x98>)
 800144a:	f7ff fee0 	bl	800120e <lcd_gotoxy>
 800144e:	1d3b      	adds	r3, r7, #4
 8001450:	4619      	mov	r1, r3
 8001452:	480c      	ldr	r0, [pc, #48]	@ (8001484 <Task_LCD+0x98>)
 8001454:	f7ff fefb 	bl	800124e <lcd_puts>
    printf("Task 3 in: %lu\r\n", t_start); // Thm dng ny cho ng b
 8001458:	69f9      	ldr	r1, [r7, #28]
 800145a:	480d      	ldr	r0, [pc, #52]	@ (8001490 <Task_LCD+0xa4>)
 800145c:	f006 fa8e 	bl	800797c <iprintf>
    uint32_t t_exec = HAL_GetTick() - t_start;
 8001460:	f000 ff5e 	bl	8002320 <HAL_GetTick>
 8001464:	4602      	mov	r2, r0
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	61bb      	str	r3, [r7, #24]
    printf("[EXEC] Task_LCD time: %lu ms\r\n\r\n", t_exec);
 800146c:	69b9      	ldr	r1, [r7, #24]
 800146e:	4809      	ldr	r0, [pc, #36]	@ (8001494 <Task_LCD+0xa8>)
 8001470:	f006 fa84 	bl	800797c <iprintf>
}
 8001474:	bf00      	nop
 8001476:	3720      	adds	r7, #32
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	20000368 	.word	0x20000368
 8001480:	0800b294 	.word	0x0800b294
 8001484:	20000228 	.word	0x20000228
 8001488:	2000036c 	.word	0x2000036c
 800148c:	0800b2a8 	.word	0x0800b2a8
 8001490:	0800b2bc 	.word	0x0800b2bc
 8001494:	0800b2d0 	.word	0x0800b2d0

08001498 <Process_Command>:

void Process_Command(void) {
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
    // 1. START
    if (cmd_buffer[0] == '0') {
 800149e:	4b31      	ldr	r3, [pc, #196]	@ (8001564 <Process_Command+0xcc>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b30      	cmp	r3, #48	@ 0x30
 80014a4:	d110      	bne.n	80014c8 <Process_Command+0x30>
        if (!is_system_running) {
 80014a6:	4b30      	ldr	r3, [pc, #192]	@ (8001568 <Process_Command+0xd0>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	f083 0301 	eor.w	r3, r3, #1
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d04e      	beq.n	8001552 <Process_Command+0xba>
            is_system_running = true;
 80014b4:	4b2c      	ldr	r3, [pc, #176]	@ (8001568 <Process_Command+0xd0>)
 80014b6:	2201      	movs	r2, #1
 80014b8:	701a      	strb	r2, [r3, #0]
            printf("\r\n>>> SYSTEM STARTED <<<\r\n");
 80014ba:	482c      	ldr	r0, [pc, #176]	@ (800156c <Process_Command+0xd4>)
 80014bc:	f006 fac6 	bl	8007a4c <puts>
            lcd_clear(&hi2c1);
 80014c0:	482b      	ldr	r0, [pc, #172]	@ (8001570 <Process_Command+0xd8>)
 80014c2:	f7ff fe95 	bl	80011f0 <lcd_clear>
 80014c6:	e044      	b.n	8001552 <Process_Command+0xba>
        }
    }
    // 2. STOP
    else if (cmd_buffer[0] == '1') {
 80014c8:	4b26      	ldr	r3, [pc, #152]	@ (8001564 <Process_Command+0xcc>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	2b31      	cmp	r3, #49	@ 0x31
 80014ce:	d111      	bne.n	80014f4 <Process_Command+0x5c>
        if (is_system_running) {
 80014d0:	4b25      	ldr	r3, [pc, #148]	@ (8001568 <Process_Command+0xd0>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d03c      	beq.n	8001552 <Process_Command+0xba>
            is_system_running = false;
 80014d8:	4b23      	ldr	r3, [pc, #140]	@ (8001568 <Process_Command+0xd0>)
 80014da:	2200      	movs	r2, #0
 80014dc:	701a      	strb	r2, [r3, #0]
            printf("\r\n>>> SYSTEM STOPPED <<<\r\n");
 80014de:	4825      	ldr	r0, [pc, #148]	@ (8001574 <Process_Command+0xdc>)
 80014e0:	f006 fab4 	bl	8007a4c <puts>
            lcd_clear(&hi2c1);
 80014e4:	4822      	ldr	r0, [pc, #136]	@ (8001570 <Process_Command+0xd8>)
 80014e6:	f7ff fe83 	bl	80011f0 <lcd_clear>
            lcd_puts(&hi2c1, "STOPPED");
 80014ea:	4923      	ldr	r1, [pc, #140]	@ (8001578 <Process_Command+0xe0>)
 80014ec:	4820      	ldr	r0, [pc, #128]	@ (8001570 <Process_Command+0xd8>)
 80014ee:	f7ff feae 	bl	800124e <lcd_puts>
 80014f2:	e02e      	b.n	8001552 <Process_Command+0xba>
        }
    }
    // 3. CHANGE CYCLE (C:xxxx)
    else if (cmd_buffer[0] == 'C' && cmd_buffer[1] == ':') {
 80014f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001564 <Process_Command+0xcc>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	2b43      	cmp	r3, #67	@ 0x43
 80014fa:	d126      	bne.n	800154a <Process_Command+0xb2>
 80014fc:	4b19      	ldr	r3, [pc, #100]	@ (8001564 <Process_Command+0xcc>)
 80014fe:	785b      	ldrb	r3, [r3, #1]
 8001500:	2b3a      	cmp	r3, #58	@ 0x3a
 8001502:	d122      	bne.n	800154a <Process_Command+0xb2>
        int new_cycle = atoi(&cmd_buffer[2]);
 8001504:	481d      	ldr	r0, [pc, #116]	@ (800157c <Process_Command+0xe4>)
 8001506:	f005 fa77 	bl	80069f8 <atoi>
 800150a:	6078      	str	r0, [r7, #4]
        if (new_cycle >= 1600) {
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8001512:	db16      	blt.n	8001542 <Process_Command+0xaa>
            major_cycle_ms = new_cycle;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	4a1a      	ldr	r2, [pc, #104]	@ (8001580 <Process_Command+0xe8>)
 8001518:	6013      	str	r3, [r2, #0]
            total_frames = major_cycle_ms / FRAME_DURATION_MS;
 800151a:	4b19      	ldr	r3, [pc, #100]	@ (8001580 <Process_Command+0xe8>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4a19      	ldr	r2, [pc, #100]	@ (8001584 <Process_Command+0xec>)
 8001520:	fba2 2303 	umull	r2, r3, r2, r3
 8001524:	095b      	lsrs	r3, r3, #5
 8001526:	4a18      	ldr	r2, [pc, #96]	@ (8001588 <Process_Command+0xf0>)
 8001528:	6013      	str	r3, [r2, #0]
            frame_idx = 0; // Reset vng lp
 800152a:	4b18      	ldr	r3, [pc, #96]	@ (800158c <Process_Command+0xf4>)
 800152c:	2200      	movs	r2, #0
 800152e:	601a      	str	r2, [r3, #0]
            printf("\r\n>>> OK: New Cycle = %lu ms (%lu frames) <<<\r\n", major_cycle_ms, total_frames);
 8001530:	4b13      	ldr	r3, [pc, #76]	@ (8001580 <Process_Command+0xe8>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a14      	ldr	r2, [pc, #80]	@ (8001588 <Process_Command+0xf0>)
 8001536:	6812      	ldr	r2, [r2, #0]
 8001538:	4619      	mov	r1, r3
 800153a:	4815      	ldr	r0, [pc, #84]	@ (8001590 <Process_Command+0xf8>)
 800153c:	f006 fa1e 	bl	800797c <iprintf>
    else if (cmd_buffer[0] == 'C' && cmd_buffer[1] == ':') {
 8001540:	e007      	b.n	8001552 <Process_Command+0xba>
        } else {
            printf("\r\n>>> ERROR: Min cycle is 1600ms <<<\r\n");
 8001542:	4814      	ldr	r0, [pc, #80]	@ (8001594 <Process_Command+0xfc>)
 8001544:	f006 fa82 	bl	8007a4c <puts>
    else if (cmd_buffer[0] == 'C' && cmd_buffer[1] == ':') {
 8001548:	e003      	b.n	8001552 <Process_Command+0xba>
        }
    }
    else {
        printf("\r\n>>> Unknown Command: %s <<<\r\n", cmd_buffer);
 800154a:	4906      	ldr	r1, [pc, #24]	@ (8001564 <Process_Command+0xcc>)
 800154c:	4812      	ldr	r0, [pc, #72]	@ (8001598 <Process_Command+0x100>)
 800154e:	f006 fa15 	bl	800797c <iprintf>
    }

    // Xa buffer
    memset(cmd_buffer, 0, RX_BUFFER_SIZE);
 8001552:	2232      	movs	r2, #50	@ 0x32
 8001554:	2100      	movs	r1, #0
 8001556:	4803      	ldr	r0, [pc, #12]	@ (8001564 <Process_Command+0xcc>)
 8001558:	f006 fbb0 	bl	8007cbc <memset>
}
 800155c:	bf00      	nop
 800155e:	3708      	adds	r7, #8
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	20000378 	.word	0x20000378
 8001568:	200003aa 	.word	0x200003aa
 800156c:	0800b2f4 	.word	0x0800b2f4
 8001570:	20000228 	.word	0x20000228
 8001574:	0800b310 	.word	0x0800b310
 8001578:	0800b32c 	.word	0x0800b32c
 800157c:	2000037a 	.word	0x2000037a
 8001580:	20000000 	.word	0x20000000
 8001584:	51eb851f 	.word	0x51eb851f
 8001588:	20000004 	.word	0x20000004
 800158c:	20000370 	.word	0x20000370
 8001590:	0800b334 	.word	0x0800b334
 8001594:	0800b364 	.word	0x0800b364
 8001598:	0800b38c 	.word	0x0800b38c

0800159c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015a0:	f000 fe66 	bl	8002270 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015a4:	f000 f8b0 	bl	8001708 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015a8:	f000 fa1c 	bl	80019e4 <MX_GPIO_Init>
  MX_I2C1_Init();
 80015ac:	f000 f946 	bl	800183c <MX_I2C1_Init>
  MX_ADC1_Init();
 80015b0:	f000 f906 	bl	80017c0 <MX_ADC1_Init>
  MX_I2C2_Init();
 80015b4:	f000 f970 	bl	8001898 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 80015b8:	f000 f9ea 	bl	8001990 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80015bc:	f000 f99a 	bl	80018f4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  sht3x.i2c_handle = &hi2c2;
 80015c0:	4b43      	ldr	r3, [pc, #268]	@ (80016d0 <main+0x134>)
 80015c2:	4a44      	ldr	r2, [pc, #272]	@ (80016d4 <main+0x138>)
 80015c4:	601a      	str	r2, [r3, #0]
  sht3x.device_address = SHT3X_I2C_DEVICE_ADDRESS_ADDR_PIN_LOW;
 80015c6:	4b42      	ldr	r3, [pc, #264]	@ (80016d0 <main+0x134>)
 80015c8:	2244      	movs	r2, #68	@ 0x44
 80015ca:	809a      	strh	r2, [r3, #4]
  sht3x_init(&sht3x);
 80015cc:	4840      	ldr	r0, [pc, #256]	@ (80016d0 <main+0x134>)
 80015ce:	f000 fb29 	bl	8001c24 <sht3x_init>

  lcd_init(&hi2c1);          // Khi to LCD qua I2C1
 80015d2:	4841      	ldr	r0, [pc, #260]	@ (80016d8 <main+0x13c>)
 80015d4:	f7ff fdce 	bl	8001174 <lcd_init>
  lcd_puts(&hi2c1, "System Init...");
 80015d8:	4940      	ldr	r1, [pc, #256]	@ (80016dc <main+0x140>)
 80015da:	483f      	ldr	r0, [pc, #252]	@ (80016d8 <main+0x13c>)
 80015dc:	f7ff fe37 	bl	800124e <lcd_puts>
  HAL_Delay(1000);
 80015e0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015e4:	f000 fea6 	bl	8002334 <HAL_Delay>
  lcd_clear(&hi2c1);
 80015e8:	483b      	ldr	r0, [pc, #236]	@ (80016d8 <main+0x13c>)
 80015ea:	f7ff fe01 	bl	80011f0 <lcd_clear>
  printf("Init Done. Send '0' to start, '1' to stop.\r\n");
 80015ee:	483c      	ldr	r0, [pc, #240]	@ (80016e0 <main+0x144>)
 80015f0:	f006 fa2c 	bl	8007a4c <puts>

  HAL_UART_Receive_IT(&huart1, &rx_byte_irq, 1);
 80015f4:	2201      	movs	r2, #1
 80015f6:	493b      	ldr	r1, [pc, #236]	@ (80016e4 <main+0x148>)
 80015f8:	483b      	ldr	r0, [pc, #236]	@ (80016e8 <main+0x14c>)
 80015fa:	f004 fc50 	bl	8005e9e <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 80015fe:	483b      	ldr	r0, [pc, #236]	@ (80016ec <main+0x150>)
 8001600:	f003 ffd0 	bl	80055a4 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	   if (timer_flag == 1) {
 8001604:	4b3a      	ldr	r3, [pc, #232]	@ (80016f0 <main+0x154>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	b2db      	uxtb	r3, r3
 800160a:	2b01      	cmp	r3, #1
 800160c:	d1fa      	bne.n	8001604 <main+0x68>
	       timer_flag = 0;
 800160e:	4b38      	ldr	r3, [pc, #224]	@ (80016f0 <main+0x154>)
 8001610:	2200      	movs	r2, #0
 8001612:	701a      	strb	r2, [r3, #0]

	       if (cmd_flag == 1) {
 8001614:	4b37      	ldr	r3, [pc, #220]	@ (80016f4 <main+0x158>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	b2db      	uxtb	r3, r3
 800161a:	2b01      	cmp	r3, #1
 800161c:	d104      	bne.n	8001628 <main+0x8c>
	           cmd_flag = 0;
 800161e:	4b35      	ldr	r3, [pc, #212]	@ (80016f4 <main+0x158>)
 8001620:	2200      	movs	r2, #0
 8001622:	701a      	strb	r2, [r3, #0]
	           Process_Command();
 8001624:	f7ff ff38 	bl	8001498 <Process_Command>
	       }

	       if (is_system_running) {
 8001628:	4b33      	ldr	r3, [pc, #204]	@ (80016f8 <main+0x15c>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d042      	beq.n	80016b6 <main+0x11a>
	           switch (frame_idx) {
 8001630:	4b32      	ldr	r3, [pc, #200]	@ (80016fc <main+0x160>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2b0f      	cmp	r3, #15
 8001636:	d82f      	bhi.n	8001698 <main+0xfc>
 8001638:	a201      	add	r2, pc, #4	@ (adr r2, 8001640 <main+0xa4>)
 800163a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800163e:	bf00      	nop
 8001640:	08001681 	.word	0x08001681
 8001644:	08001699 	.word	0x08001699
 8001648:	08001699 	.word	0x08001699
 800164c:	08001699 	.word	0x08001699
 8001650:	08001699 	.word	0x08001699
 8001654:	08001687 	.word	0x08001687
 8001658:	08001699 	.word	0x08001699
 800165c:	08001699 	.word	0x08001699
 8001660:	08001699 	.word	0x08001699
 8001664:	08001699 	.word	0x08001699
 8001668:	0800168d 	.word	0x0800168d
 800166c:	08001699 	.word	0x08001699
 8001670:	08001699 	.word	0x08001699
 8001674:	08001699 	.word	0x08001699
 8001678:	08001699 	.word	0x08001699
 800167c:	08001693 	.word	0x08001693
	                case 0:  Task_SHT30(); break;
 8001680:	f7ff fe3e 	bl	8001300 <Task_SHT30>
 8001684:	e009      	b.n	800169a <main+0xfe>
	                case 5:  Task_Soil();  break;
 8001686:	f7ff fe6d 	bl	8001364 <Task_Soil>
 800168a:	e006      	b.n	800169a <main+0xfe>
	                case 10: Task_SHT30(); break;
 800168c:	f7ff fe38 	bl	8001300 <Task_SHT30>
 8001690:	e003      	b.n	800169a <main+0xfe>
	                case 15: Task_LCD();   break;
 8001692:	f7ff feab 	bl	80013ec <Task_LCD>
 8001696:	e000      	b.n	800169a <main+0xfe>
	                default: break;
 8001698:	bf00      	nop
	           }
	           frame_idx++;
 800169a:	4b18      	ldr	r3, [pc, #96]	@ (80016fc <main+0x160>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	3301      	adds	r3, #1
 80016a0:	4a16      	ldr	r2, [pc, #88]	@ (80016fc <main+0x160>)
 80016a2:	6013      	str	r3, [r2, #0]
	           if (frame_idx >= total_frames) frame_idx = 0;
 80016a4:	4b15      	ldr	r3, [pc, #84]	@ (80016fc <main+0x160>)
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	4b15      	ldr	r3, [pc, #84]	@ (8001700 <main+0x164>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d302      	bcc.n	80016b6 <main+0x11a>
 80016b0:	4b12      	ldr	r3, [pc, #72]	@ (80016fc <main+0x160>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]
	        }

	        if (timer_flag == 1) {
 80016b6:	4b0e      	ldr	r3, [pc, #56]	@ (80016f0 <main+0x154>)
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d102      	bne.n	80016c6 <main+0x12a>
	            printf("ERROR: Overrun! Task took > 100ms\r\n");
 80016c0:	4810      	ldr	r0, [pc, #64]	@ (8001704 <main+0x168>)
 80016c2:	f006 f9c3 	bl	8007a4c <puts>
	        }
	        HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80016c6:	2101      	movs	r1, #1
 80016c8:	2000      	movs	r0, #0
 80016ca:	f003 f983 	bl	80049d4 <HAL_PWR_EnterSLEEPMode>
	   if (timer_flag == 1) {
 80016ce:	e799      	b.n	8001604 <main+0x68>
 80016d0:	20000360 	.word	0x20000360
 80016d4:	2000027c 	.word	0x2000027c
 80016d8:	20000228 	.word	0x20000228
 80016dc:	0800b3ac 	.word	0x0800b3ac
 80016e0:	0800b3bc 	.word	0x0800b3bc
 80016e4:	20000374 	.word	0x20000374
 80016e8:	20000318 	.word	0x20000318
 80016ec:	200002d0 	.word	0x200002d0
 80016f0:	200003ab 	.word	0x200003ab
 80016f4:	200003ad 	.word	0x200003ad
 80016f8:	200003aa 	.word	0x200003aa
 80016fc:	20000370 	.word	0x20000370
 8001700:	20000004 	.word	0x20000004
 8001704:	0800b3e8 	.word	0x0800b3e8

08001708 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b094      	sub	sp, #80	@ 0x50
 800170c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800170e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001712:	2228      	movs	r2, #40	@ 0x28
 8001714:	2100      	movs	r1, #0
 8001716:	4618      	mov	r0, r3
 8001718:	f006 fad0 	bl	8007cbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800171c:	f107 0314 	add.w	r3, r7, #20
 8001720:	2200      	movs	r2, #0
 8001722:	601a      	str	r2, [r3, #0]
 8001724:	605a      	str	r2, [r3, #4]
 8001726:	609a      	str	r2, [r3, #8]
 8001728:	60da      	str	r2, [r3, #12]
 800172a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800172c:	1d3b      	adds	r3, r7, #4
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	605a      	str	r2, [r3, #4]
 8001734:	609a      	str	r2, [r3, #8]
 8001736:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001738:	2301      	movs	r3, #1
 800173a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800173c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001740:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001742:	2300      	movs	r3, #0
 8001744:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001746:	2301      	movs	r3, #1
 8001748:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800174a:	2302      	movs	r3, #2
 800174c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800174e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001752:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001754:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001758:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800175a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800175e:	4618      	mov	r0, r3
 8001760:	f003 f954 	bl	8004a0c <HAL_RCC_OscConfig>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800176a:	f000 f9e5 	bl	8001b38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800176e:	230f      	movs	r3, #15
 8001770:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001772:	2302      	movs	r3, #2
 8001774:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001776:	2300      	movs	r3, #0
 8001778:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800177a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800177e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001780:	2300      	movs	r3, #0
 8001782:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001784:	f107 0314 	add.w	r3, r7, #20
 8001788:	2102      	movs	r1, #2
 800178a:	4618      	mov	r0, r3
 800178c:	f003 fbc0 	bl	8004f10 <HAL_RCC_ClockConfig>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001796:	f000 f9cf 	bl	8001b38 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800179a:	2302      	movs	r3, #2
 800179c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800179e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80017a2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017a4:	1d3b      	adds	r3, r7, #4
 80017a6:	4618      	mov	r0, r3
 80017a8:	f003 fd40 	bl	800522c <HAL_RCCEx_PeriphCLKConfig>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80017b2:	f000 f9c1 	bl	8001b38 <Error_Handler>
  }
}
 80017b6:	bf00      	nop
 80017b8:	3750      	adds	r7, #80	@ 0x50
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
	...

080017c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017c6:	1d3b      	adds	r3, r7, #4
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	605a      	str	r2, [r3, #4]
 80017ce:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80017d0:	4b18      	ldr	r3, [pc, #96]	@ (8001834 <MX_ADC1_Init+0x74>)
 80017d2:	4a19      	ldr	r2, [pc, #100]	@ (8001838 <MX_ADC1_Init+0x78>)
 80017d4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80017d6:	4b17      	ldr	r3, [pc, #92]	@ (8001834 <MX_ADC1_Init+0x74>)
 80017d8:	2200      	movs	r2, #0
 80017da:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80017dc:	4b15      	ldr	r3, [pc, #84]	@ (8001834 <MX_ADC1_Init+0x74>)
 80017de:	2200      	movs	r2, #0
 80017e0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017e2:	4b14      	ldr	r3, [pc, #80]	@ (8001834 <MX_ADC1_Init+0x74>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017e8:	4b12      	ldr	r3, [pc, #72]	@ (8001834 <MX_ADC1_Init+0x74>)
 80017ea:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80017ee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017f0:	4b10      	ldr	r3, [pc, #64]	@ (8001834 <MX_ADC1_Init+0x74>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80017f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001834 <MX_ADC1_Init+0x74>)
 80017f8:	2201      	movs	r2, #1
 80017fa:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017fc:	480d      	ldr	r0, [pc, #52]	@ (8001834 <MX_ADC1_Init+0x74>)
 80017fe:	f000 fdbd 	bl	800237c <HAL_ADC_Init>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001808:	f000 f996 	bl	8001b38 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800180c:	2300      	movs	r3, #0
 800180e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001810:	2301      	movs	r3, #1
 8001812:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001814:	2300      	movs	r3, #0
 8001816:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001818:	1d3b      	adds	r3, r7, #4
 800181a:	4619      	mov	r1, r3
 800181c:	4805      	ldr	r0, [pc, #20]	@ (8001834 <MX_ADC1_Init+0x74>)
 800181e:	f001 f871 	bl	8002904 <HAL_ADC_ConfigChannel>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001828:	f000 f986 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800182c:	bf00      	nop
 800182e:	3710      	adds	r7, #16
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	200001f8 	.word	0x200001f8
 8001838:	40012400 	.word	0x40012400

0800183c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001840:	4b12      	ldr	r3, [pc, #72]	@ (800188c <MX_I2C1_Init+0x50>)
 8001842:	4a13      	ldr	r2, [pc, #76]	@ (8001890 <MX_I2C1_Init+0x54>)
 8001844:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001846:	4b11      	ldr	r3, [pc, #68]	@ (800188c <MX_I2C1_Init+0x50>)
 8001848:	4a12      	ldr	r2, [pc, #72]	@ (8001894 <MX_I2C1_Init+0x58>)
 800184a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800184c:	4b0f      	ldr	r3, [pc, #60]	@ (800188c <MX_I2C1_Init+0x50>)
 800184e:	2200      	movs	r2, #0
 8001850:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001852:	4b0e      	ldr	r3, [pc, #56]	@ (800188c <MX_I2C1_Init+0x50>)
 8001854:	2200      	movs	r2, #0
 8001856:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001858:	4b0c      	ldr	r3, [pc, #48]	@ (800188c <MX_I2C1_Init+0x50>)
 800185a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800185e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001860:	4b0a      	ldr	r3, [pc, #40]	@ (800188c <MX_I2C1_Init+0x50>)
 8001862:	2200      	movs	r2, #0
 8001864:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001866:	4b09      	ldr	r3, [pc, #36]	@ (800188c <MX_I2C1_Init+0x50>)
 8001868:	2200      	movs	r2, #0
 800186a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800186c:	4b07      	ldr	r3, [pc, #28]	@ (800188c <MX_I2C1_Init+0x50>)
 800186e:	2200      	movs	r2, #0
 8001870:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001872:	4b06      	ldr	r3, [pc, #24]	@ (800188c <MX_I2C1_Init+0x50>)
 8001874:	2200      	movs	r2, #0
 8001876:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001878:	4804      	ldr	r0, [pc, #16]	@ (800188c <MX_I2C1_Init+0x50>)
 800187a:	f001 fd1b 	bl	80032b4 <HAL_I2C_Init>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001884:	f000 f958 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001888:	bf00      	nop
 800188a:	bd80      	pop	{r7, pc}
 800188c:	20000228 	.word	0x20000228
 8001890:	40005400 	.word	0x40005400
 8001894:	000186a0 	.word	0x000186a0

08001898 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800189c:	4b12      	ldr	r3, [pc, #72]	@ (80018e8 <MX_I2C2_Init+0x50>)
 800189e:	4a13      	ldr	r2, [pc, #76]	@ (80018ec <MX_I2C2_Init+0x54>)
 80018a0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80018a2:	4b11      	ldr	r3, [pc, #68]	@ (80018e8 <MX_I2C2_Init+0x50>)
 80018a4:	4a12      	ldr	r2, [pc, #72]	@ (80018f0 <MX_I2C2_Init+0x58>)
 80018a6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018a8:	4b0f      	ldr	r3, [pc, #60]	@ (80018e8 <MX_I2C2_Init+0x50>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80018ae:	4b0e      	ldr	r3, [pc, #56]	@ (80018e8 <MX_I2C2_Init+0x50>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018b4:	4b0c      	ldr	r3, [pc, #48]	@ (80018e8 <MX_I2C2_Init+0x50>)
 80018b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80018ba:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018bc:	4b0a      	ldr	r3, [pc, #40]	@ (80018e8 <MX_I2C2_Init+0x50>)
 80018be:	2200      	movs	r2, #0
 80018c0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80018c2:	4b09      	ldr	r3, [pc, #36]	@ (80018e8 <MX_I2C2_Init+0x50>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018c8:	4b07      	ldr	r3, [pc, #28]	@ (80018e8 <MX_I2C2_Init+0x50>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018ce:	4b06      	ldr	r3, [pc, #24]	@ (80018e8 <MX_I2C2_Init+0x50>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80018d4:	4804      	ldr	r0, [pc, #16]	@ (80018e8 <MX_I2C2_Init+0x50>)
 80018d6:	f001 fced 	bl	80032b4 <HAL_I2C_Init>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80018e0:	f000 f92a 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80018e4:	bf00      	nop
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	2000027c 	.word	0x2000027c
 80018ec:	40005800 	.word	0x40005800
 80018f0:	000186a0 	.word	0x000186a0

080018f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b086      	sub	sp, #24
 80018f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018fa:	f107 0308 	add.w	r3, r7, #8
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	605a      	str	r2, [r3, #4]
 8001904:	609a      	str	r2, [r3, #8]
 8001906:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001908:	463b      	mov	r3, r7
 800190a:	2200      	movs	r2, #0
 800190c:	601a      	str	r2, [r3, #0]
 800190e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001910:	4b1e      	ldr	r3, [pc, #120]	@ (800198c <MX_TIM2_Init+0x98>)
 8001912:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001916:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8001918:	4b1c      	ldr	r3, [pc, #112]	@ (800198c <MX_TIM2_Init+0x98>)
 800191a:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800191e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001920:	4b1a      	ldr	r3, [pc, #104]	@ (800198c <MX_TIM2_Init+0x98>)
 8001922:	2200      	movs	r2, #0
 8001924:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001926:	4b19      	ldr	r3, [pc, #100]	@ (800198c <MX_TIM2_Init+0x98>)
 8001928:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800192c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800192e:	4b17      	ldr	r3, [pc, #92]	@ (800198c <MX_TIM2_Init+0x98>)
 8001930:	2200      	movs	r2, #0
 8001932:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001934:	4b15      	ldr	r3, [pc, #84]	@ (800198c <MX_TIM2_Init+0x98>)
 8001936:	2280      	movs	r2, #128	@ 0x80
 8001938:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800193a:	4814      	ldr	r0, [pc, #80]	@ (800198c <MX_TIM2_Init+0x98>)
 800193c:	f003 fde2 	bl	8005504 <HAL_TIM_Base_Init>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001946:	f000 f8f7 	bl	8001b38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800194a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800194e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001950:	f107 0308 	add.w	r3, r7, #8
 8001954:	4619      	mov	r1, r3
 8001956:	480d      	ldr	r0, [pc, #52]	@ (800198c <MX_TIM2_Init+0x98>)
 8001958:	f003 ff66 	bl	8005828 <HAL_TIM_ConfigClockSource>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001962:	f000 f8e9 	bl	8001b38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001966:	2300      	movs	r3, #0
 8001968:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800196a:	2300      	movs	r3, #0
 800196c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800196e:	463b      	mov	r3, r7
 8001970:	4619      	mov	r1, r3
 8001972:	4806      	ldr	r0, [pc, #24]	@ (800198c <MX_TIM2_Init+0x98>)
 8001974:	f004 f948 	bl	8005c08 <HAL_TIMEx_MasterConfigSynchronization>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800197e:	f000 f8db 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001982:	bf00      	nop
 8001984:	3718      	adds	r7, #24
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	200002d0 	.word	0x200002d0

08001990 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001994:	4b11      	ldr	r3, [pc, #68]	@ (80019dc <MX_USART1_UART_Init+0x4c>)
 8001996:	4a12      	ldr	r2, [pc, #72]	@ (80019e0 <MX_USART1_UART_Init+0x50>)
 8001998:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800199a:	4b10      	ldr	r3, [pc, #64]	@ (80019dc <MX_USART1_UART_Init+0x4c>)
 800199c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019a2:	4b0e      	ldr	r3, [pc, #56]	@ (80019dc <MX_USART1_UART_Init+0x4c>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019a8:	4b0c      	ldr	r3, [pc, #48]	@ (80019dc <MX_USART1_UART_Init+0x4c>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019ae:	4b0b      	ldr	r3, [pc, #44]	@ (80019dc <MX_USART1_UART_Init+0x4c>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019b4:	4b09      	ldr	r3, [pc, #36]	@ (80019dc <MX_USART1_UART_Init+0x4c>)
 80019b6:	220c      	movs	r2, #12
 80019b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ba:	4b08      	ldr	r3, [pc, #32]	@ (80019dc <MX_USART1_UART_Init+0x4c>)
 80019bc:	2200      	movs	r2, #0
 80019be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019c0:	4b06      	ldr	r3, [pc, #24]	@ (80019dc <MX_USART1_UART_Init+0x4c>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019c6:	4805      	ldr	r0, [pc, #20]	@ (80019dc <MX_USART1_UART_Init+0x4c>)
 80019c8:	f004 f98e 	bl	8005ce8 <HAL_UART_Init>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80019d2:	f000 f8b1 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019d6:	bf00      	nop
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	20000318 	.word	0x20000318
 80019e0:	40013800 	.word	0x40013800

080019e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b085      	sub	sp, #20
 80019e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019ea:	4b14      	ldr	r3, [pc, #80]	@ (8001a3c <MX_GPIO_Init+0x58>)
 80019ec:	699b      	ldr	r3, [r3, #24]
 80019ee:	4a13      	ldr	r2, [pc, #76]	@ (8001a3c <MX_GPIO_Init+0x58>)
 80019f0:	f043 0320 	orr.w	r3, r3, #32
 80019f4:	6193      	str	r3, [r2, #24]
 80019f6:	4b11      	ldr	r3, [pc, #68]	@ (8001a3c <MX_GPIO_Init+0x58>)
 80019f8:	699b      	ldr	r3, [r3, #24]
 80019fa:	f003 0320 	and.w	r3, r3, #32
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a02:	4b0e      	ldr	r3, [pc, #56]	@ (8001a3c <MX_GPIO_Init+0x58>)
 8001a04:	699b      	ldr	r3, [r3, #24]
 8001a06:	4a0d      	ldr	r2, [pc, #52]	@ (8001a3c <MX_GPIO_Init+0x58>)
 8001a08:	f043 0304 	orr.w	r3, r3, #4
 8001a0c:	6193      	str	r3, [r2, #24]
 8001a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a3c <MX_GPIO_Init+0x58>)
 8001a10:	699b      	ldr	r3, [r3, #24]
 8001a12:	f003 0304 	and.w	r3, r3, #4
 8001a16:	60bb      	str	r3, [r7, #8]
 8001a18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a1a:	4b08      	ldr	r3, [pc, #32]	@ (8001a3c <MX_GPIO_Init+0x58>)
 8001a1c:	699b      	ldr	r3, [r3, #24]
 8001a1e:	4a07      	ldr	r2, [pc, #28]	@ (8001a3c <MX_GPIO_Init+0x58>)
 8001a20:	f043 0308 	orr.w	r3, r3, #8
 8001a24:	6193      	str	r3, [r2, #24]
 8001a26:	4b05      	ldr	r3, [pc, #20]	@ (8001a3c <MX_GPIO_Init+0x58>)
 8001a28:	699b      	ldr	r3, [r3, #24]
 8001a2a:	f003 0308 	and.w	r3, r3, #8
 8001a2e:	607b      	str	r3, [r7, #4]
 8001a30:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a32:	bf00      	nop
 8001a34:	3714      	adds	r7, #20
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bc80      	pop	{r7}
 8001a3a:	4770      	bx	lr
 8001a3c:	40021000 	.word	0x40021000

08001a40 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b083      	sub	sp, #12
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  // Kim tra xem c phi Timer 2 ngt khng
  if (htim->Instance == TIM2) {
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a50:	d102      	bne.n	8001a58 <HAL_TIM_PeriodElapsedCallback+0x18>
    timer_flag = 1; // Bt c bo hiu  ht 100ms
 8001a52:	4b04      	ldr	r3, [pc, #16]	@ (8001a64 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001a54:	2201      	movs	r2, #1
 8001a56:	701a      	strb	r2, [r3, #0]
  }
}
 8001a58:	bf00      	nop
 8001a5a:	370c      	adds	r7, #12
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bc80      	pop	{r7}
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	200003ab 	.word	0x200003ab

08001a68 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1) {
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a2a      	ldr	r2, [pc, #168]	@ (8001b20 <HAL_UART_RxCpltCallback+0xb8>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d14e      	bne.n	8001b18 <HAL_UART_RxCpltCallback+0xb0>

    // [FIX LI] Ch x l '0', '1' nhanh nu n l k t u tin
    if ((rx_byte_irq == '0' || rx_byte_irq == '1') && cmd_idx == 0) {
 8001a7a:	4b2a      	ldr	r3, [pc, #168]	@ (8001b24 <HAL_UART_RxCpltCallback+0xbc>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	2b30      	cmp	r3, #48	@ 0x30
 8001a80:	d003      	beq.n	8001a8a <HAL_UART_RxCpltCallback+0x22>
 8001a82:	4b28      	ldr	r3, [pc, #160]	@ (8001b24 <HAL_UART_RxCpltCallback+0xbc>)
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	2b31      	cmp	r3, #49	@ 0x31
 8001a88:	d112      	bne.n	8001ab0 <HAL_UART_RxCpltCallback+0x48>
 8001a8a:	4b27      	ldr	r3, [pc, #156]	@ (8001b28 <HAL_UART_RxCpltCallback+0xc0>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d10d      	bne.n	8001ab0 <HAL_UART_RxCpltCallback+0x48>
        cmd_buffer[0] = rx_byte_irq;
 8001a94:	4b23      	ldr	r3, [pc, #140]	@ (8001b24 <HAL_UART_RxCpltCallback+0xbc>)
 8001a96:	781a      	ldrb	r2, [r3, #0]
 8001a98:	4b24      	ldr	r3, [pc, #144]	@ (8001b2c <HAL_UART_RxCpltCallback+0xc4>)
 8001a9a:	701a      	strb	r2, [r3, #0]
        cmd_buffer[1] = '\0';
 8001a9c:	4b23      	ldr	r3, [pc, #140]	@ (8001b2c <HAL_UART_RxCpltCallback+0xc4>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	705a      	strb	r2, [r3, #1]
        cmd_flag = 1;
 8001aa2:	4b23      	ldr	r3, [pc, #140]	@ (8001b30 <HAL_UART_RxCpltCallback+0xc8>)
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	701a      	strb	r2, [r3, #0]
        cmd_idx = 0;
 8001aa8:	4b1f      	ldr	r3, [pc, #124]	@ (8001b28 <HAL_UART_RxCpltCallback+0xc0>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	701a      	strb	r2, [r3, #0]
 8001aae:	e02e      	b.n	8001b0e <HAL_UART_RxCpltCallback+0xa6>
    }
    // Kim tra k t kt thc lnh
    else if (rx_byte_irq == '\n' || rx_byte_irq == '\r' || rx_byte_irq == '!') {
 8001ab0:	4b1c      	ldr	r3, [pc, #112]	@ (8001b24 <HAL_UART_RxCpltCallback+0xbc>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	2b0a      	cmp	r3, #10
 8001ab6:	d007      	beq.n	8001ac8 <HAL_UART_RxCpltCallback+0x60>
 8001ab8:	4b1a      	ldr	r3, [pc, #104]	@ (8001b24 <HAL_UART_RxCpltCallback+0xbc>)
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	2b0d      	cmp	r3, #13
 8001abe:	d003      	beq.n	8001ac8 <HAL_UART_RxCpltCallback+0x60>
 8001ac0:	4b18      	ldr	r3, [pc, #96]	@ (8001b24 <HAL_UART_RxCpltCallback+0xbc>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	2b21      	cmp	r3, #33	@ 0x21
 8001ac6:	d10d      	bne.n	8001ae4 <HAL_UART_RxCpltCallback+0x7c>
        cmd_buffer[cmd_idx] = '\0'; // Kt thc chui
 8001ac8:	4b17      	ldr	r3, [pc, #92]	@ (8001b28 <HAL_UART_RxCpltCallback+0xc0>)
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	461a      	mov	r2, r3
 8001ad0:	4b16      	ldr	r3, [pc, #88]	@ (8001b2c <HAL_UART_RxCpltCallback+0xc4>)
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	5499      	strb	r1, [r3, r2]
        cmd_flag = 1;
 8001ad6:	4b16      	ldr	r3, [pc, #88]	@ (8001b30 <HAL_UART_RxCpltCallback+0xc8>)
 8001ad8:	2201      	movs	r2, #1
 8001ada:	701a      	strb	r2, [r3, #0]
        cmd_idx = 0; // Reset index cho lnh sau
 8001adc:	4b12      	ldr	r3, [pc, #72]	@ (8001b28 <HAL_UART_RxCpltCallback+0xc0>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	701a      	strb	r2, [r3, #0]
 8001ae2:	e014      	b.n	8001b0e <HAL_UART_RxCpltCallback+0xa6>
    }
    else {
        // Nhn d liu bnh thng (bao gm c s 0 trong 5000)
        if (cmd_idx < (RX_BUFFER_SIZE - 1)) {
 8001ae4:	4b10      	ldr	r3, [pc, #64]	@ (8001b28 <HAL_UART_RxCpltCallback+0xc0>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	2b30      	cmp	r3, #48	@ 0x30
 8001aec:	d80c      	bhi.n	8001b08 <HAL_UART_RxCpltCallback+0xa0>
            cmd_buffer[cmd_idx++] = rx_byte_irq;
 8001aee:	4b0e      	ldr	r3, [pc, #56]	@ (8001b28 <HAL_UART_RxCpltCallback+0xc0>)
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	1c5a      	adds	r2, r3, #1
 8001af6:	b2d1      	uxtb	r1, r2
 8001af8:	4a0b      	ldr	r2, [pc, #44]	@ (8001b28 <HAL_UART_RxCpltCallback+0xc0>)
 8001afa:	7011      	strb	r1, [r2, #0]
 8001afc:	461a      	mov	r2, r3
 8001afe:	4b09      	ldr	r3, [pc, #36]	@ (8001b24 <HAL_UART_RxCpltCallback+0xbc>)
 8001b00:	7819      	ldrb	r1, [r3, #0]
 8001b02:	4b0a      	ldr	r3, [pc, #40]	@ (8001b2c <HAL_UART_RxCpltCallback+0xc4>)
 8001b04:	5499      	strb	r1, [r3, r2]
 8001b06:	e002      	b.n	8001b0e <HAL_UART_RxCpltCallback+0xa6>
        } else {
            cmd_idx = 0; // Trn buffer th reset
 8001b08:	4b07      	ldr	r3, [pc, #28]	@ (8001b28 <HAL_UART_RxCpltCallback+0xc0>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	701a      	strb	r2, [r3, #0]
        }
    }

    // Bt li ngt
    HAL_UART_Receive_IT(&huart1, &rx_byte_irq, 1);
 8001b0e:	2201      	movs	r2, #1
 8001b10:	4904      	ldr	r1, [pc, #16]	@ (8001b24 <HAL_UART_RxCpltCallback+0xbc>)
 8001b12:	4808      	ldr	r0, [pc, #32]	@ (8001b34 <HAL_UART_RxCpltCallback+0xcc>)
 8001b14:	f004 f9c3 	bl	8005e9e <HAL_UART_Receive_IT>
  }
}
 8001b18:	bf00      	nop
 8001b1a:	3708      	adds	r7, #8
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	40013800 	.word	0x40013800
 8001b24:	20000374 	.word	0x20000374
 8001b28:	200003ac 	.word	0x200003ac
 8001b2c:	20000378 	.word	0x20000378
 8001b30:	200003ad 	.word	0x200003ad
 8001b34:	20000318 	.word	0x20000318

08001b38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b3c:	b672      	cpsid	i
}
 8001b3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b40:	bf00      	nop
 8001b42:	e7fd      	b.n	8001b40 <Error_Handler+0x8>

08001b44 <calculate_crc>:
	SHT3X_COMMAND_MEASURE_HIGHREP_10HZ = 0x2737,
	SHT3X_COMMAND_MEASURE_LOWREP_10HZ = 0x272A
} sht3x_command_t;

static uint8_t calculate_crc(const uint8_t *data, size_t length)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b087      	sub	sp, #28
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]
	uint8_t crc = 0xff;
 8001b4e:	23ff      	movs	r3, #255	@ 0xff
 8001b50:	75fb      	strb	r3, [r7, #23]
	for (size_t i = 0; i < length; i++) {
 8001b52:	2300      	movs	r3, #0
 8001b54:	613b      	str	r3, [r7, #16]
 8001b56:	e020      	b.n	8001b9a <calculate_crc+0x56>
		crc ^= data[i];
 8001b58:	687a      	ldr	r2, [r7, #4]
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	4413      	add	r3, r2
 8001b5e:	781a      	ldrb	r2, [r3, #0]
 8001b60:	7dfb      	ldrb	r3, [r7, #23]
 8001b62:	4053      	eors	r3, r2
 8001b64:	75fb      	strb	r3, [r7, #23]
		for (size_t j = 0; j < 8; j++) {
 8001b66:	2300      	movs	r3, #0
 8001b68:	60fb      	str	r3, [r7, #12]
 8001b6a:	e010      	b.n	8001b8e <calculate_crc+0x4a>
			if ((crc & 0x80u) != 0) {
 8001b6c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	da06      	bge.n	8001b82 <calculate_crc+0x3e>
				crc = (uint8_t)((uint8_t)(crc << 1u) ^ 0x31u);
 8001b74:	7dfb      	ldrb	r3, [r7, #23]
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 8001b7e:	75fb      	strb	r3, [r7, #23]
 8001b80:	e002      	b.n	8001b88 <calculate_crc+0x44>
			} else {
				crc <<= 1u;
 8001b82:	7dfb      	ldrb	r3, [r7, #23]
 8001b84:	005b      	lsls	r3, r3, #1
 8001b86:	75fb      	strb	r3, [r7, #23]
		for (size_t j = 0; j < 8; j++) {
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	60fb      	str	r3, [r7, #12]
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	2b07      	cmp	r3, #7
 8001b92:	d9eb      	bls.n	8001b6c <calculate_crc+0x28>
	for (size_t i = 0; i < length; i++) {
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	3301      	adds	r3, #1
 8001b98:	613b      	str	r3, [r7, #16]
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	d3da      	bcc.n	8001b58 <calculate_crc+0x14>
			}
		}
	}
	return crc;
 8001ba2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	371c      	adds	r7, #28
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bc80      	pop	{r7}
 8001bac:	4770      	bx	lr

08001bae <sht3x_send_command>:

static bool sht3x_send_command(sht3x_handle_t *handle, sht3x_command_t command)
{
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b086      	sub	sp, #24
 8001bb2:	af02      	add	r7, sp, #8
 8001bb4:	6078      	str	r0, [r7, #4]
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	807b      	strh	r3, [r7, #2]
	uint8_t command_buffer[2] = {(command & 0xff00u) >> 8u, command & 0xffu};
 8001bba:	887b      	ldrh	r3, [r7, #2]
 8001bbc:	0a1b      	lsrs	r3, r3, #8
 8001bbe:	b29b      	uxth	r3, r3
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	733b      	strb	r3, [r7, #12]
 8001bc4:	887b      	ldrh	r3, [r7, #2]
 8001bc6:	b2db      	uxtb	r3, r3
 8001bc8:	737b      	strb	r3, [r7, #13]

	if (HAL_I2C_Master_Transmit(handle->i2c_handle, handle->device_address << 1u, command_buffer, sizeof(command_buffer),
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6818      	ldr	r0, [r3, #0]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	889b      	ldrh	r3, [r3, #4]
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	b299      	uxth	r1, r3
 8001bd6:	f107 020c 	add.w	r2, r7, #12
 8001bda:	231e      	movs	r3, #30
 8001bdc:	9300      	str	r3, [sp, #0]
 8001bde:	2302      	movs	r3, #2
 8001be0:	f001 fcac 	bl	800353c <HAL_I2C_Master_Transmit>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <sht3x_send_command+0x40>
	                            SHT3X_I2C_TIMEOUT) != HAL_OK) {
		return false;
 8001bea:	2300      	movs	r3, #0
 8001bec:	e000      	b.n	8001bf0 <sht3x_send_command+0x42>
	}

	return true;
 8001bee:	2301      	movs	r3, #1
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3710      	adds	r7, #16
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}

08001bf8 <uint8_to_uint16>:

static uint16_t uint8_to_uint16(uint8_t msb, uint8_t lsb)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	4603      	mov	r3, r0
 8001c00:	460a      	mov	r2, r1
 8001c02:	71fb      	strb	r3, [r7, #7]
 8001c04:	4613      	mov	r3, r2
 8001c06:	71bb      	strb	r3, [r7, #6]
	return (uint16_t)((uint16_t)msb << 8u) | lsb;
 8001c08:	79fb      	ldrb	r3, [r7, #7]
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	021b      	lsls	r3, r3, #8
 8001c0e:	b29a      	uxth	r2, r3
 8001c10:	79bb      	ldrb	r3, [r7, #6]
 8001c12:	b29b      	uxth	r3, r3
 8001c14:	4313      	orrs	r3, r2
 8001c16:	b29b      	uxth	r3, r3
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bc80      	pop	{r7}
 8001c20:	4770      	bx	lr
	...

08001c24 <sht3x_init>:

bool sht3x_init(sht3x_handle_t *handle)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b088      	sub	sp, #32
 8001c28:	af04      	add	r7, sp, #16
 8001c2a:	6078      	str	r0, [r7, #4]
	assert(handle->i2c_handle->Init.NoStretchMode == I2C_NOSTRETCH_DISABLE);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	6a1b      	ldr	r3, [r3, #32]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d005      	beq.n	8001c42 <sht3x_init+0x1e>
 8001c36:	4b18      	ldr	r3, [pc, #96]	@ (8001c98 <sht3x_init+0x74>)
 8001c38:	4a18      	ldr	r2, [pc, #96]	@ (8001c9c <sht3x_init+0x78>)
 8001c3a:	2138      	movs	r1, #56	@ 0x38
 8001c3c:	4818      	ldr	r0, [pc, #96]	@ (8001ca0 <sht3x_init+0x7c>)
 8001c3e:	f004 febd 	bl	80069bc <__assert_func>
	// TODO: Assert i2c frequency is not too high

	uint8_t status_reg_and_checksum[3];
	if (HAL_I2C_Mem_Read(handle->i2c_handle, handle->device_address << 1u, SHT3X_COMMAND_READ_STATUS, 2, (uint8_t*)&status_reg_and_checksum,
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6818      	ldr	r0, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	889b      	ldrh	r3, [r3, #4]
 8001c4a:	005b      	lsls	r3, r3, #1
 8001c4c:	b299      	uxth	r1, r3
 8001c4e:	231e      	movs	r3, #30
 8001c50:	9302      	str	r3, [sp, #8]
 8001c52:	2303      	movs	r3, #3
 8001c54:	9301      	str	r3, [sp, #4]
 8001c56:	f107 030c 	add.w	r3, r7, #12
 8001c5a:	9300      	str	r3, [sp, #0]
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	f24f 322d 	movw	r2, #62253	@ 0xf32d
 8001c62:	f001 ffd5 	bl	8003c10 <HAL_I2C_Mem_Read>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <sht3x_init+0x4c>
					  sizeof(status_reg_and_checksum), SHT3X_I2C_TIMEOUT) != HAL_OK) {
		return false;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	e00e      	b.n	8001c8e <sht3x_init+0x6a>
	}

	uint8_t calculated_crc = calculate_crc(status_reg_and_checksum, 2);
 8001c70:	f107 030c 	add.w	r3, r7, #12
 8001c74:	2102      	movs	r1, #2
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7ff ff64 	bl	8001b44 <calculate_crc>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	73fb      	strb	r3, [r7, #15]

	if (calculated_crc != status_reg_and_checksum[2]) {
 8001c80:	7bbb      	ldrb	r3, [r7, #14]
 8001c82:	7bfa      	ldrb	r2, [r7, #15]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d001      	beq.n	8001c8c <sht3x_init+0x68>
		return false;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	e000      	b.n	8001c8e <sht3x_init+0x6a>
	}

	return true;
 8001c8c:	2301      	movs	r3, #1
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3710      	adds	r7, #16
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	0800b40c 	.word	0x0800b40c
 8001c9c:	0800b460 	.word	0x0800b460
 8001ca0:	0800b44c 	.word	0x0800b44c

08001ca4 <sht3x_read_temperature_and_humidity>:

bool sht3x_read_temperature_and_humidity(sht3x_handle_t *handle, float *temperature, float *humidity)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b08a      	sub	sp, #40	@ 0x28
 8001ca8:	af02      	add	r7, sp, #8
 8001caa:	60f8      	str	r0, [r7, #12]
 8001cac:	60b9      	str	r1, [r7, #8]
 8001cae:	607a      	str	r2, [r7, #4]
	sht3x_send_command(handle, SHT3X_COMMAND_MEASURE_HIGHREP_STRETCH);
 8001cb0:	f642 4106 	movw	r1, #11270	@ 0x2c06
 8001cb4:	68f8      	ldr	r0, [r7, #12]
 8001cb6:	f7ff ff7a 	bl	8001bae <sht3x_send_command>

	HAL_Delay(20);
 8001cba:	2014      	movs	r0, #20
 8001cbc:	f000 fb3a 	bl	8002334 <HAL_Delay>

	uint8_t buffer[6];
	if (HAL_I2C_Master_Receive(handle->i2c_handle, handle->device_address << 1u, buffer, sizeof(buffer), SHT3X_I2C_TIMEOUT) != HAL_OK) {
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	6818      	ldr	r0, [r3, #0]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	889b      	ldrh	r3, [r3, #4]
 8001cc8:	005b      	lsls	r3, r3, #1
 8001cca:	b299      	uxth	r1, r3
 8001ccc:	f107 0214 	add.w	r2, r7, #20
 8001cd0:	231e      	movs	r3, #30
 8001cd2:	9300      	str	r3, [sp, #0]
 8001cd4:	2306      	movs	r3, #6
 8001cd6:	f001 fd2f 	bl	8003738 <HAL_I2C_Master_Receive>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <sht3x_read_temperature_and_humidity+0x40>
		return false;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	e054      	b.n	8001d8e <sht3x_read_temperature_and_humidity+0xea>
	}

	uint8_t temperature_crc = calculate_crc(buffer, 2);
 8001ce4:	f107 0314 	add.w	r3, r7, #20
 8001ce8:	2102      	movs	r1, #2
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff ff2a 	bl	8001b44 <calculate_crc>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	77fb      	strb	r3, [r7, #31]
	uint8_t humidity_crc = calculate_crc(buffer + 3, 2);
 8001cf4:	f107 0314 	add.w	r3, r7, #20
 8001cf8:	3303      	adds	r3, #3
 8001cfa:	2102      	movs	r1, #2
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f7ff ff21 	bl	8001b44 <calculate_crc>
 8001d02:	4603      	mov	r3, r0
 8001d04:	77bb      	strb	r3, [r7, #30]
	if (temperature_crc != buffer[2] || humidity_crc != buffer[5]) {
 8001d06:	7dbb      	ldrb	r3, [r7, #22]
 8001d08:	7ffa      	ldrb	r2, [r7, #31]
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d103      	bne.n	8001d16 <sht3x_read_temperature_and_humidity+0x72>
 8001d0e:	7e7b      	ldrb	r3, [r7, #25]
 8001d10:	7fba      	ldrb	r2, [r7, #30]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d001      	beq.n	8001d1a <sht3x_read_temperature_and_humidity+0x76>
		return false;
 8001d16:	2300      	movs	r3, #0
 8001d18:	e039      	b.n	8001d8e <sht3x_read_temperature_and_humidity+0xea>
	}

	uint16_t temperature_raw = uint8_to_uint16(buffer[0], buffer[1]);
 8001d1a:	7d3b      	ldrb	r3, [r7, #20]
 8001d1c:	7d7a      	ldrb	r2, [r7, #21]
 8001d1e:	4611      	mov	r1, r2
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7ff ff69 	bl	8001bf8 <uint8_to_uint16>
 8001d26:	4603      	mov	r3, r0
 8001d28:	83bb      	strh	r3, [r7, #28]
	uint16_t humidity_raw = uint8_to_uint16(buffer[3], buffer[4]);
 8001d2a:	7dfb      	ldrb	r3, [r7, #23]
 8001d2c:	7e3a      	ldrb	r2, [r7, #24]
 8001d2e:	4611      	mov	r1, r2
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7ff ff61 	bl	8001bf8 <uint8_to_uint16>
 8001d36:	4603      	mov	r3, r0
 8001d38:	837b      	strh	r3, [r7, #26]

	*temperature = -45.0f + 175.0f * (float)temperature_raw / 65535.0f;
 8001d3a:	8bbb      	ldrh	r3, [r7, #28]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7fe ffc9 	bl	8000cd4 <__aeabi_ui2f>
 8001d42:	4603      	mov	r3, r0
 8001d44:	4914      	ldr	r1, [pc, #80]	@ (8001d98 <sht3x_read_temperature_and_humidity+0xf4>)
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7ff f81c 	bl	8000d84 <__aeabi_fmul>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	4913      	ldr	r1, [pc, #76]	@ (8001d9c <sht3x_read_temperature_and_humidity+0xf8>)
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7ff f8cb 	bl	8000eec <__aeabi_fdiv>
 8001d56:	4603      	mov	r3, r0
 8001d58:	4911      	ldr	r1, [pc, #68]	@ (8001da0 <sht3x_read_temperature_and_humidity+0xfc>)
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f7fe ff08 	bl	8000b70 <__aeabi_fsub>
 8001d60:	4603      	mov	r3, r0
 8001d62:	461a      	mov	r2, r3
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	601a      	str	r2, [r3, #0]
	*humidity = 100.0f * (float)humidity_raw / 65535.0f;
 8001d68:	8b7b      	ldrh	r3, [r7, #26]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7fe ffb2 	bl	8000cd4 <__aeabi_ui2f>
 8001d70:	4603      	mov	r3, r0
 8001d72:	490c      	ldr	r1, [pc, #48]	@ (8001da4 <sht3x_read_temperature_and_humidity+0x100>)
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7ff f805 	bl	8000d84 <__aeabi_fmul>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	4907      	ldr	r1, [pc, #28]	@ (8001d9c <sht3x_read_temperature_and_humidity+0xf8>)
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7ff f8b4 	bl	8000eec <__aeabi_fdiv>
 8001d84:	4603      	mov	r3, r0
 8001d86:	461a      	mov	r2, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	601a      	str	r2, [r3, #0]

	return true;
 8001d8c:	2301      	movs	r3, #1
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3720      	adds	r7, #32
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	432f0000 	.word	0x432f0000
 8001d9c:	477fff00 	.word	0x477fff00
 8001da0:	42340000 	.word	0x42340000
 8001da4:	42c80000 	.word	0x42c80000

08001da8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b085      	sub	sp, #20
 8001dac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001dae:	4b15      	ldr	r3, [pc, #84]	@ (8001e04 <HAL_MspInit+0x5c>)
 8001db0:	699b      	ldr	r3, [r3, #24]
 8001db2:	4a14      	ldr	r2, [pc, #80]	@ (8001e04 <HAL_MspInit+0x5c>)
 8001db4:	f043 0301 	orr.w	r3, r3, #1
 8001db8:	6193      	str	r3, [r2, #24]
 8001dba:	4b12      	ldr	r3, [pc, #72]	@ (8001e04 <HAL_MspInit+0x5c>)
 8001dbc:	699b      	ldr	r3, [r3, #24]
 8001dbe:	f003 0301 	and.w	r3, r3, #1
 8001dc2:	60bb      	str	r3, [r7, #8]
 8001dc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dc6:	4b0f      	ldr	r3, [pc, #60]	@ (8001e04 <HAL_MspInit+0x5c>)
 8001dc8:	69db      	ldr	r3, [r3, #28]
 8001dca:	4a0e      	ldr	r2, [pc, #56]	@ (8001e04 <HAL_MspInit+0x5c>)
 8001dcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dd0:	61d3      	str	r3, [r2, #28]
 8001dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8001e04 <HAL_MspInit+0x5c>)
 8001dd4:	69db      	ldr	r3, [r3, #28]
 8001dd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dda:	607b      	str	r3, [r7, #4]
 8001ddc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001dde:	4b0a      	ldr	r3, [pc, #40]	@ (8001e08 <HAL_MspInit+0x60>)
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	60fb      	str	r3, [r7, #12]
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001dea:	60fb      	str	r3, [r7, #12]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001df2:	60fb      	str	r3, [r7, #12]
 8001df4:	4a04      	ldr	r2, [pc, #16]	@ (8001e08 <HAL_MspInit+0x60>)
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	3714      	adds	r7, #20
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bc80      	pop	{r7}
 8001e02:	4770      	bx	lr
 8001e04:	40021000 	.word	0x40021000
 8001e08:	40010000 	.word	0x40010000

08001e0c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b088      	sub	sp, #32
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e14:	f107 0310 	add.w	r3, r7, #16
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	609a      	str	r2, [r3, #8]
 8001e20:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a14      	ldr	r2, [pc, #80]	@ (8001e78 <HAL_ADC_MspInit+0x6c>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d121      	bne.n	8001e70 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e2c:	4b13      	ldr	r3, [pc, #76]	@ (8001e7c <HAL_ADC_MspInit+0x70>)
 8001e2e:	699b      	ldr	r3, [r3, #24]
 8001e30:	4a12      	ldr	r2, [pc, #72]	@ (8001e7c <HAL_ADC_MspInit+0x70>)
 8001e32:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e36:	6193      	str	r3, [r2, #24]
 8001e38:	4b10      	ldr	r3, [pc, #64]	@ (8001e7c <HAL_ADC_MspInit+0x70>)
 8001e3a:	699b      	ldr	r3, [r3, #24]
 8001e3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e40:	60fb      	str	r3, [r7, #12]
 8001e42:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e44:	4b0d      	ldr	r3, [pc, #52]	@ (8001e7c <HAL_ADC_MspInit+0x70>)
 8001e46:	699b      	ldr	r3, [r3, #24]
 8001e48:	4a0c      	ldr	r2, [pc, #48]	@ (8001e7c <HAL_ADC_MspInit+0x70>)
 8001e4a:	f043 0304 	orr.w	r3, r3, #4
 8001e4e:	6193      	str	r3, [r2, #24]
 8001e50:	4b0a      	ldr	r3, [pc, #40]	@ (8001e7c <HAL_ADC_MspInit+0x70>)
 8001e52:	699b      	ldr	r3, [r3, #24]
 8001e54:	f003 0304 	and.w	r3, r3, #4
 8001e58:	60bb      	str	r3, [r7, #8]
 8001e5a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e60:	2303      	movs	r3, #3
 8001e62:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e64:	f107 0310 	add.w	r3, r7, #16
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4805      	ldr	r0, [pc, #20]	@ (8001e80 <HAL_ADC_MspInit+0x74>)
 8001e6c:	f001 f89e 	bl	8002fac <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001e70:	bf00      	nop
 8001e72:	3720      	adds	r7, #32
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	40012400 	.word	0x40012400
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	40010800 	.word	0x40010800

08001e84 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b08a      	sub	sp, #40	@ 0x28
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e8c:	f107 0318 	add.w	r3, r7, #24
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]
 8001e94:	605a      	str	r2, [r3, #4]
 8001e96:	609a      	str	r2, [r3, #8]
 8001e98:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a2b      	ldr	r2, [pc, #172]	@ (8001f4c <HAL_I2C_MspInit+0xc8>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d124      	bne.n	8001eee <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ea4:	4b2a      	ldr	r3, [pc, #168]	@ (8001f50 <HAL_I2C_MspInit+0xcc>)
 8001ea6:	699b      	ldr	r3, [r3, #24]
 8001ea8:	4a29      	ldr	r2, [pc, #164]	@ (8001f50 <HAL_I2C_MspInit+0xcc>)
 8001eaa:	f043 0308 	orr.w	r3, r3, #8
 8001eae:	6193      	str	r3, [r2, #24]
 8001eb0:	4b27      	ldr	r3, [pc, #156]	@ (8001f50 <HAL_I2C_MspInit+0xcc>)
 8001eb2:	699b      	ldr	r3, [r3, #24]
 8001eb4:	f003 0308 	and.w	r3, r3, #8
 8001eb8:	617b      	str	r3, [r7, #20]
 8001eba:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ebc:	23c0      	movs	r3, #192	@ 0xc0
 8001ebe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ec0:	2312      	movs	r3, #18
 8001ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ec8:	f107 0318 	add.w	r3, r7, #24
 8001ecc:	4619      	mov	r1, r3
 8001ece:	4821      	ldr	r0, [pc, #132]	@ (8001f54 <HAL_I2C_MspInit+0xd0>)
 8001ed0:	f001 f86c 	bl	8002fac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ed4:	4b1e      	ldr	r3, [pc, #120]	@ (8001f50 <HAL_I2C_MspInit+0xcc>)
 8001ed6:	69db      	ldr	r3, [r3, #28]
 8001ed8:	4a1d      	ldr	r2, [pc, #116]	@ (8001f50 <HAL_I2C_MspInit+0xcc>)
 8001eda:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ede:	61d3      	str	r3, [r2, #28]
 8001ee0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f50 <HAL_I2C_MspInit+0xcc>)
 8001ee2:	69db      	ldr	r3, [r3, #28]
 8001ee4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ee8:	613b      	str	r3, [r7, #16]
 8001eea:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001eec:	e029      	b.n	8001f42 <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a19      	ldr	r2, [pc, #100]	@ (8001f58 <HAL_I2C_MspInit+0xd4>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d124      	bne.n	8001f42 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ef8:	4b15      	ldr	r3, [pc, #84]	@ (8001f50 <HAL_I2C_MspInit+0xcc>)
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	4a14      	ldr	r2, [pc, #80]	@ (8001f50 <HAL_I2C_MspInit+0xcc>)
 8001efe:	f043 0308 	orr.w	r3, r3, #8
 8001f02:	6193      	str	r3, [r2, #24]
 8001f04:	4b12      	ldr	r3, [pc, #72]	@ (8001f50 <HAL_I2C_MspInit+0xcc>)
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	f003 0308 	and.w	r3, r3, #8
 8001f0c:	60fb      	str	r3, [r7, #12]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001f10:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001f14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f16:	2312      	movs	r3, #18
 8001f18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f1e:	f107 0318 	add.w	r3, r7, #24
 8001f22:	4619      	mov	r1, r3
 8001f24:	480b      	ldr	r0, [pc, #44]	@ (8001f54 <HAL_I2C_MspInit+0xd0>)
 8001f26:	f001 f841 	bl	8002fac <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001f2a:	4b09      	ldr	r3, [pc, #36]	@ (8001f50 <HAL_I2C_MspInit+0xcc>)
 8001f2c:	69db      	ldr	r3, [r3, #28]
 8001f2e:	4a08      	ldr	r2, [pc, #32]	@ (8001f50 <HAL_I2C_MspInit+0xcc>)
 8001f30:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001f34:	61d3      	str	r3, [r2, #28]
 8001f36:	4b06      	ldr	r3, [pc, #24]	@ (8001f50 <HAL_I2C_MspInit+0xcc>)
 8001f38:	69db      	ldr	r3, [r3, #28]
 8001f3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f3e:	60bb      	str	r3, [r7, #8]
 8001f40:	68bb      	ldr	r3, [r7, #8]
}
 8001f42:	bf00      	nop
 8001f44:	3728      	adds	r7, #40	@ 0x28
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	40005400 	.word	0x40005400
 8001f50:	40021000 	.word	0x40021000
 8001f54:	40010c00 	.word	0x40010c00
 8001f58:	40005800 	.word	0x40005800

08001f5c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b084      	sub	sp, #16
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f6c:	d113      	bne.n	8001f96 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa0 <HAL_TIM_Base_MspInit+0x44>)
 8001f70:	69db      	ldr	r3, [r3, #28]
 8001f72:	4a0b      	ldr	r2, [pc, #44]	@ (8001fa0 <HAL_TIM_Base_MspInit+0x44>)
 8001f74:	f043 0301 	orr.w	r3, r3, #1
 8001f78:	61d3      	str	r3, [r2, #28]
 8001f7a:	4b09      	ldr	r3, [pc, #36]	@ (8001fa0 <HAL_TIM_Base_MspInit+0x44>)
 8001f7c:	69db      	ldr	r3, [r3, #28]
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001f86:	2200      	movs	r2, #0
 8001f88:	2100      	movs	r1, #0
 8001f8a:	201c      	movs	r0, #28
 8001f8c:	f000 ff25 	bl	8002dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001f90:	201c      	movs	r0, #28
 8001f92:	f000 ff3e 	bl	8002e12 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001f96:	bf00      	nop
 8001f98:	3710      	adds	r7, #16
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	40021000 	.word	0x40021000

08001fa4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b088      	sub	sp, #32
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fac:	f107 0310 	add.w	r3, r7, #16
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	605a      	str	r2, [r3, #4]
 8001fb6:	609a      	str	r2, [r3, #8]
 8001fb8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a20      	ldr	r2, [pc, #128]	@ (8002040 <HAL_UART_MspInit+0x9c>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d139      	bne.n	8002038 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fc4:	4b1f      	ldr	r3, [pc, #124]	@ (8002044 <HAL_UART_MspInit+0xa0>)
 8001fc6:	699b      	ldr	r3, [r3, #24]
 8001fc8:	4a1e      	ldr	r2, [pc, #120]	@ (8002044 <HAL_UART_MspInit+0xa0>)
 8001fca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fce:	6193      	str	r3, [r2, #24]
 8001fd0:	4b1c      	ldr	r3, [pc, #112]	@ (8002044 <HAL_UART_MspInit+0xa0>)
 8001fd2:	699b      	ldr	r3, [r3, #24]
 8001fd4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fd8:	60fb      	str	r3, [r7, #12]
 8001fda:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fdc:	4b19      	ldr	r3, [pc, #100]	@ (8002044 <HAL_UART_MspInit+0xa0>)
 8001fde:	699b      	ldr	r3, [r3, #24]
 8001fe0:	4a18      	ldr	r2, [pc, #96]	@ (8002044 <HAL_UART_MspInit+0xa0>)
 8001fe2:	f043 0304 	orr.w	r3, r3, #4
 8001fe6:	6193      	str	r3, [r2, #24]
 8001fe8:	4b16      	ldr	r3, [pc, #88]	@ (8002044 <HAL_UART_MspInit+0xa0>)
 8001fea:	699b      	ldr	r3, [r3, #24]
 8001fec:	f003 0304 	and.w	r3, r3, #4
 8001ff0:	60bb      	str	r3, [r7, #8]
 8001ff2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001ff4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ff8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ffa:	2302      	movs	r3, #2
 8001ffc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ffe:	2303      	movs	r3, #3
 8002000:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002002:	f107 0310 	add.w	r3, r7, #16
 8002006:	4619      	mov	r1, r3
 8002008:	480f      	ldr	r0, [pc, #60]	@ (8002048 <HAL_UART_MspInit+0xa4>)
 800200a:	f000 ffcf 	bl	8002fac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800200e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002012:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002014:	2300      	movs	r3, #0
 8002016:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002018:	2300      	movs	r3, #0
 800201a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800201c:	f107 0310 	add.w	r3, r7, #16
 8002020:	4619      	mov	r1, r3
 8002022:	4809      	ldr	r0, [pc, #36]	@ (8002048 <HAL_UART_MspInit+0xa4>)
 8002024:	f000 ffc2 	bl	8002fac <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002028:	2200      	movs	r2, #0
 800202a:	2100      	movs	r1, #0
 800202c:	2025      	movs	r0, #37	@ 0x25
 800202e:	f000 fed4 	bl	8002dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002032:	2025      	movs	r0, #37	@ 0x25
 8002034:	f000 feed 	bl	8002e12 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002038:	bf00      	nop
 800203a:	3720      	adds	r7, #32
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40013800 	.word	0x40013800
 8002044:	40021000 	.word	0x40021000
 8002048:	40010800 	.word	0x40010800

0800204c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002050:	bf00      	nop
 8002052:	e7fd      	b.n	8002050 <NMI_Handler+0x4>

08002054 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002058:	bf00      	nop
 800205a:	e7fd      	b.n	8002058 <HardFault_Handler+0x4>

0800205c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002060:	bf00      	nop
 8002062:	e7fd      	b.n	8002060 <MemManage_Handler+0x4>

08002064 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002068:	bf00      	nop
 800206a:	e7fd      	b.n	8002068 <BusFault_Handler+0x4>

0800206c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002070:	bf00      	nop
 8002072:	e7fd      	b.n	8002070 <UsageFault_Handler+0x4>

08002074 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002078:	bf00      	nop
 800207a:	46bd      	mov	sp, r7
 800207c:	bc80      	pop	{r7}
 800207e:	4770      	bx	lr

08002080 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002084:	bf00      	nop
 8002086:	46bd      	mov	sp, r7
 8002088:	bc80      	pop	{r7}
 800208a:	4770      	bx	lr

0800208c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002090:	bf00      	nop
 8002092:	46bd      	mov	sp, r7
 8002094:	bc80      	pop	{r7}
 8002096:	4770      	bx	lr

08002098 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800209c:	f000 f92e 	bl	80022fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020a0:	bf00      	nop
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80020a8:	4802      	ldr	r0, [pc, #8]	@ (80020b4 <TIM2_IRQHandler+0x10>)
 80020aa:	f003 facd 	bl	8005648 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80020ae:	bf00      	nop
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	200002d0 	.word	0x200002d0

080020b8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80020bc:	4802      	ldr	r0, [pc, #8]	@ (80020c8 <USART1_IRQHandler+0x10>)
 80020be:	f003 ff13 	bl	8005ee8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80020c2:	bf00      	nop
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	20000318 	.word	0x20000318

080020cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
  return 1;
 80020d0:	2301      	movs	r3, #1
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bc80      	pop	{r7}
 80020d8:	4770      	bx	lr

080020da <_kill>:

int _kill(int pid, int sig)
{
 80020da:	b580      	push	{r7, lr}
 80020dc:	b082      	sub	sp, #8
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
 80020e2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80020e4:	f005 fe3c 	bl	8007d60 <__errno>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2216      	movs	r2, #22
 80020ec:	601a      	str	r2, [r3, #0]
  return -1;
 80020ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3708      	adds	r7, #8
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}

080020fa <_exit>:

void _exit (int status)
{
 80020fa:	b580      	push	{r7, lr}
 80020fc:	b082      	sub	sp, #8
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002102:	f04f 31ff 	mov.w	r1, #4294967295
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f7ff ffe7 	bl	80020da <_kill>
  while (1) {}    /* Make sure we hang here */
 800210c:	bf00      	nop
 800210e:	e7fd      	b.n	800210c <_exit+0x12>

08002110 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800211c:	2300      	movs	r3, #0
 800211e:	617b      	str	r3, [r7, #20]
 8002120:	e00a      	b.n	8002138 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002122:	f3af 8000 	nop.w
 8002126:	4601      	mov	r1, r0
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	1c5a      	adds	r2, r3, #1
 800212c:	60ba      	str	r2, [r7, #8]
 800212e:	b2ca      	uxtb	r2, r1
 8002130:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	3301      	adds	r3, #1
 8002136:	617b      	str	r3, [r7, #20]
 8002138:	697a      	ldr	r2, [r7, #20]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	429a      	cmp	r2, r3
 800213e:	dbf0      	blt.n	8002122 <_read+0x12>
  }

  return len;
 8002140:	687b      	ldr	r3, [r7, #4]
}
 8002142:	4618      	mov	r0, r3
 8002144:	3718      	adds	r7, #24
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}

0800214a <_close>:
  }
  return len;
}

int _close(int file)
{
 800214a:	b480      	push	{r7}
 800214c:	b083      	sub	sp, #12
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002152:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002156:	4618      	mov	r0, r3
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	bc80      	pop	{r7}
 800215e:	4770      	bx	lr

08002160 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002170:	605a      	str	r2, [r3, #4]
  return 0;
 8002172:	2300      	movs	r3, #0
}
 8002174:	4618      	mov	r0, r3
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	bc80      	pop	{r7}
 800217c:	4770      	bx	lr

0800217e <_isatty>:

int _isatty(int file)
{
 800217e:	b480      	push	{r7}
 8002180:	b083      	sub	sp, #12
 8002182:	af00      	add	r7, sp, #0
 8002184:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002186:	2301      	movs	r3, #1
}
 8002188:	4618      	mov	r0, r3
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	bc80      	pop	{r7}
 8002190:	4770      	bx	lr

08002192 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002192:	b480      	push	{r7}
 8002194:	b085      	sub	sp, #20
 8002196:	af00      	add	r7, sp, #0
 8002198:	60f8      	str	r0, [r7, #12]
 800219a:	60b9      	str	r1, [r7, #8]
 800219c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800219e:	2300      	movs	r3, #0
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3714      	adds	r7, #20
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bc80      	pop	{r7}
 80021a8:	4770      	bx	lr
	...

080021ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b086      	sub	sp, #24
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021b4:	4a14      	ldr	r2, [pc, #80]	@ (8002208 <_sbrk+0x5c>)
 80021b6:	4b15      	ldr	r3, [pc, #84]	@ (800220c <_sbrk+0x60>)
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021c0:	4b13      	ldr	r3, [pc, #76]	@ (8002210 <_sbrk+0x64>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d102      	bne.n	80021ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021c8:	4b11      	ldr	r3, [pc, #68]	@ (8002210 <_sbrk+0x64>)
 80021ca:	4a12      	ldr	r2, [pc, #72]	@ (8002214 <_sbrk+0x68>)
 80021cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021ce:	4b10      	ldr	r3, [pc, #64]	@ (8002210 <_sbrk+0x64>)
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4413      	add	r3, r2
 80021d6:	693a      	ldr	r2, [r7, #16]
 80021d8:	429a      	cmp	r2, r3
 80021da:	d207      	bcs.n	80021ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021dc:	f005 fdc0 	bl	8007d60 <__errno>
 80021e0:	4603      	mov	r3, r0
 80021e2:	220c      	movs	r2, #12
 80021e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021e6:	f04f 33ff 	mov.w	r3, #4294967295
 80021ea:	e009      	b.n	8002200 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021ec:	4b08      	ldr	r3, [pc, #32]	@ (8002210 <_sbrk+0x64>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021f2:	4b07      	ldr	r3, [pc, #28]	@ (8002210 <_sbrk+0x64>)
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4413      	add	r3, r2
 80021fa:	4a05      	ldr	r2, [pc, #20]	@ (8002210 <_sbrk+0x64>)
 80021fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021fe:	68fb      	ldr	r3, [r7, #12]
}
 8002200:	4618      	mov	r0, r3
 8002202:	3718      	adds	r7, #24
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}
 8002208:	20005000 	.word	0x20005000
 800220c:	00000400 	.word	0x00000400
 8002210:	200003b0 	.word	0x200003b0
 8002214:	20000508 	.word	0x20000508

08002218 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800221c:	bf00      	nop
 800221e:	46bd      	mov	sp, r7
 8002220:	bc80      	pop	{r7}
 8002222:	4770      	bx	lr

08002224 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002224:	f7ff fff8 	bl	8002218 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002228:	480b      	ldr	r0, [pc, #44]	@ (8002258 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800222a:	490c      	ldr	r1, [pc, #48]	@ (800225c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800222c:	4a0c      	ldr	r2, [pc, #48]	@ (8002260 <LoopFillZerobss+0x16>)
  movs r3, #0
 800222e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002230:	e002      	b.n	8002238 <LoopCopyDataInit>

08002232 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002232:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002234:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002236:	3304      	adds	r3, #4

08002238 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002238:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800223a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800223c:	d3f9      	bcc.n	8002232 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800223e:	4a09      	ldr	r2, [pc, #36]	@ (8002264 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002240:	4c09      	ldr	r4, [pc, #36]	@ (8002268 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002242:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002244:	e001      	b.n	800224a <LoopFillZerobss>

08002246 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002246:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002248:	3204      	adds	r2, #4

0800224a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800224a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800224c:	d3fb      	bcc.n	8002246 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800224e:	f005 fd8d 	bl	8007d6c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002252:	f7ff f9a3 	bl	800159c <main>
  bx lr
 8002256:	4770      	bx	lr
  ldr r0, =_sdata
 8002258:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800225c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002260:	0800b8e0 	.word	0x0800b8e0
  ldr r2, =_sbss
 8002264:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002268:	20000504 	.word	0x20000504

0800226c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800226c:	e7fe      	b.n	800226c <ADC1_2_IRQHandler>
	...

08002270 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002274:	4b08      	ldr	r3, [pc, #32]	@ (8002298 <HAL_Init+0x28>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a07      	ldr	r2, [pc, #28]	@ (8002298 <HAL_Init+0x28>)
 800227a:	f043 0310 	orr.w	r3, r3, #16
 800227e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002280:	2003      	movs	r0, #3
 8002282:	f000 fd9f 	bl	8002dc4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002286:	200f      	movs	r0, #15
 8002288:	f000 f808 	bl	800229c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800228c:	f7ff fd8c 	bl	8001da8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002290:	2300      	movs	r3, #0
}
 8002292:	4618      	mov	r0, r3
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	40022000 	.word	0x40022000

0800229c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022a4:	4b12      	ldr	r3, [pc, #72]	@ (80022f0 <HAL_InitTick+0x54>)
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	4b12      	ldr	r3, [pc, #72]	@ (80022f4 <HAL_InitTick+0x58>)
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	4619      	mov	r1, r3
 80022ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80022b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ba:	4618      	mov	r0, r3
 80022bc:	f000 fdb7 	bl	8002e2e <HAL_SYSTICK_Config>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e00e      	b.n	80022e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2b0f      	cmp	r3, #15
 80022ce:	d80a      	bhi.n	80022e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022d0:	2200      	movs	r2, #0
 80022d2:	6879      	ldr	r1, [r7, #4]
 80022d4:	f04f 30ff 	mov.w	r0, #4294967295
 80022d8:	f000 fd7f 	bl	8002dda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022dc:	4a06      	ldr	r2, [pc, #24]	@ (80022f8 <HAL_InitTick+0x5c>)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022e2:	2300      	movs	r3, #0
 80022e4:	e000      	b.n	80022e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	20000008 	.word	0x20000008
 80022f4:	20000010 	.word	0x20000010
 80022f8:	2000000c 	.word	0x2000000c

080022fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002300:	4b05      	ldr	r3, [pc, #20]	@ (8002318 <HAL_IncTick+0x1c>)
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	461a      	mov	r2, r3
 8002306:	4b05      	ldr	r3, [pc, #20]	@ (800231c <HAL_IncTick+0x20>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4413      	add	r3, r2
 800230c:	4a03      	ldr	r2, [pc, #12]	@ (800231c <HAL_IncTick+0x20>)
 800230e:	6013      	str	r3, [r2, #0]
}
 8002310:	bf00      	nop
 8002312:	46bd      	mov	sp, r7
 8002314:	bc80      	pop	{r7}
 8002316:	4770      	bx	lr
 8002318:	20000010 	.word	0x20000010
 800231c:	200003b4 	.word	0x200003b4

08002320 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  return uwTick;
 8002324:	4b02      	ldr	r3, [pc, #8]	@ (8002330 <HAL_GetTick+0x10>)
 8002326:	681b      	ldr	r3, [r3, #0]
}
 8002328:	4618      	mov	r0, r3
 800232a:	46bd      	mov	sp, r7
 800232c:	bc80      	pop	{r7}
 800232e:	4770      	bx	lr
 8002330:	200003b4 	.word	0x200003b4

08002334 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800233c:	f7ff fff0 	bl	8002320 <HAL_GetTick>
 8002340:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800234c:	d005      	beq.n	800235a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800234e:	4b0a      	ldr	r3, [pc, #40]	@ (8002378 <HAL_Delay+0x44>)
 8002350:	781b      	ldrb	r3, [r3, #0]
 8002352:	461a      	mov	r2, r3
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	4413      	add	r3, r2
 8002358:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800235a:	bf00      	nop
 800235c:	f7ff ffe0 	bl	8002320 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	68fa      	ldr	r2, [r7, #12]
 8002368:	429a      	cmp	r2, r3
 800236a:	d8f7      	bhi.n	800235c <HAL_Delay+0x28>
  {
  }
}
 800236c:	bf00      	nop
 800236e:	bf00      	nop
 8002370:	3710      	adds	r7, #16
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	20000010 	.word	0x20000010

0800237c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b086      	sub	sp, #24
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002384:	2300      	movs	r3, #0
 8002386:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002388:	2300      	movs	r3, #0
 800238a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800238c:	2300      	movs	r3, #0
 800238e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002390:	2300      	movs	r3, #0
 8002392:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d101      	bne.n	800239e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e0be      	b.n	800251c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d109      	bne.n	80023c0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2200      	movs	r2, #0
 80023b0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2200      	movs	r2, #0
 80023b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f7ff fd26 	bl	8001e0c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f000 fbf1 	bl	8002ba8 <ADC_ConversionStop_Disable>
 80023c6:	4603      	mov	r3, r0
 80023c8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ce:	f003 0310 	and.w	r3, r3, #16
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	f040 8099 	bne.w	800250a <HAL_ADC_Init+0x18e>
 80023d8:	7dfb      	ldrb	r3, [r7, #23]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	f040 8095 	bne.w	800250a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023e4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80023e8:	f023 0302 	bic.w	r3, r3, #2
 80023ec:	f043 0202 	orr.w	r2, r3, #2
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80023fc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	7b1b      	ldrb	r3, [r3, #12]
 8002402:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002404:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002406:	68ba      	ldr	r2, [r7, #8]
 8002408:	4313      	orrs	r3, r2
 800240a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002414:	d003      	beq.n	800241e <HAL_ADC_Init+0xa2>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	2b01      	cmp	r3, #1
 800241c:	d102      	bne.n	8002424 <HAL_ADC_Init+0xa8>
 800241e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002422:	e000      	b.n	8002426 <HAL_ADC_Init+0xaa>
 8002424:	2300      	movs	r3, #0
 8002426:	693a      	ldr	r2, [r7, #16]
 8002428:	4313      	orrs	r3, r2
 800242a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	7d1b      	ldrb	r3, [r3, #20]
 8002430:	2b01      	cmp	r3, #1
 8002432:	d119      	bne.n	8002468 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	7b1b      	ldrb	r3, [r3, #12]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d109      	bne.n	8002450 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	699b      	ldr	r3, [r3, #24]
 8002440:	3b01      	subs	r3, #1
 8002442:	035a      	lsls	r2, r3, #13
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	4313      	orrs	r3, r2
 8002448:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800244c:	613b      	str	r3, [r7, #16]
 800244e:	e00b      	b.n	8002468 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002454:	f043 0220 	orr.w	r2, r3, #32
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002460:	f043 0201 	orr.w	r2, r3, #1
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	430a      	orrs	r2, r1
 800247a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	689a      	ldr	r2, [r3, #8]
 8002482:	4b28      	ldr	r3, [pc, #160]	@ (8002524 <HAL_ADC_Init+0x1a8>)
 8002484:	4013      	ands	r3, r2
 8002486:	687a      	ldr	r2, [r7, #4]
 8002488:	6812      	ldr	r2, [r2, #0]
 800248a:	68b9      	ldr	r1, [r7, #8]
 800248c:	430b      	orrs	r3, r1
 800248e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002498:	d003      	beq.n	80024a2 <HAL_ADC_Init+0x126>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d104      	bne.n	80024ac <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	691b      	ldr	r3, [r3, #16]
 80024a6:	3b01      	subs	r3, #1
 80024a8:	051b      	lsls	r3, r3, #20
 80024aa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024b2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	68fa      	ldr	r2, [r7, #12]
 80024bc:	430a      	orrs	r2, r1
 80024be:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	689a      	ldr	r2, [r3, #8]
 80024c6:	4b18      	ldr	r3, [pc, #96]	@ (8002528 <HAL_ADC_Init+0x1ac>)
 80024c8:	4013      	ands	r3, r2
 80024ca:	68ba      	ldr	r2, [r7, #8]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d10b      	bne.n	80024e8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024da:	f023 0303 	bic.w	r3, r3, #3
 80024de:	f043 0201 	orr.w	r2, r3, #1
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80024e6:	e018      	b.n	800251a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ec:	f023 0312 	bic.w	r3, r3, #18
 80024f0:	f043 0210 	orr.w	r2, r3, #16
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024fc:	f043 0201 	orr.w	r2, r3, #1
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002508:	e007      	b.n	800251a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800250e:	f043 0210 	orr.w	r2, r3, #16
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800251a:	7dfb      	ldrb	r3, [r7, #23]
}
 800251c:	4618      	mov	r0, r3
 800251e:	3718      	adds	r7, #24
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	ffe1f7fd 	.word	0xffe1f7fd
 8002528:	ff1f0efe 	.word	0xff1f0efe

0800252c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002534:	2300      	movs	r3, #0
 8002536:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800253e:	2b01      	cmp	r3, #1
 8002540:	d101      	bne.n	8002546 <HAL_ADC_Start+0x1a>
 8002542:	2302      	movs	r3, #2
 8002544:	e098      	b.n	8002678 <HAL_ADC_Start+0x14c>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2201      	movs	r2, #1
 800254a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f000 fad0 	bl	8002af4 <ADC_Enable>
 8002554:	4603      	mov	r3, r0
 8002556:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002558:	7bfb      	ldrb	r3, [r7, #15]
 800255a:	2b00      	cmp	r3, #0
 800255c:	f040 8087 	bne.w	800266e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002564:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002568:	f023 0301 	bic.w	r3, r3, #1
 800256c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a41      	ldr	r2, [pc, #260]	@ (8002680 <HAL_ADC_Start+0x154>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d105      	bne.n	800258a <HAL_ADC_Start+0x5e>
 800257e:	4b41      	ldr	r3, [pc, #260]	@ (8002684 <HAL_ADC_Start+0x158>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002586:	2b00      	cmp	r3, #0
 8002588:	d115      	bne.n	80025b6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800258e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d026      	beq.n	80025f2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025a8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80025ac:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80025b4:	e01d      	b.n	80025f2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ba:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a2f      	ldr	r2, [pc, #188]	@ (8002684 <HAL_ADC_Start+0x158>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d004      	beq.n	80025d6 <HAL_ADC_Start+0xaa>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a2b      	ldr	r2, [pc, #172]	@ (8002680 <HAL_ADC_Start+0x154>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d10d      	bne.n	80025f2 <HAL_ADC_Start+0xc6>
 80025d6:	4b2b      	ldr	r3, [pc, #172]	@ (8002684 <HAL_ADC_Start+0x158>)
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d007      	beq.n	80025f2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025e6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80025ea:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d006      	beq.n	800260c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002602:	f023 0206 	bic.w	r2, r3, #6
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	62da      	str	r2, [r3, #44]	@ 0x2c
 800260a:	e002      	b.n	8002612 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2200      	movs	r2, #0
 8002610:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f06f 0202 	mvn.w	r2, #2
 8002622:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800262e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002632:	d113      	bne.n	800265c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002638:	4a11      	ldr	r2, [pc, #68]	@ (8002680 <HAL_ADC_Start+0x154>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d105      	bne.n	800264a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800263e:	4b11      	ldr	r3, [pc, #68]	@ (8002684 <HAL_ADC_Start+0x158>)
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002646:	2b00      	cmp	r3, #0
 8002648:	d108      	bne.n	800265c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	689a      	ldr	r2, [r3, #8]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002658:	609a      	str	r2, [r3, #8]
 800265a:	e00c      	b.n	8002676 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	689a      	ldr	r2, [r3, #8]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800266a:	609a      	str	r2, [r3, #8]
 800266c:	e003      	b.n	8002676 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2200      	movs	r2, #0
 8002672:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002676:	7bfb      	ldrb	r3, [r7, #15]
}
 8002678:	4618      	mov	r0, r3
 800267a:	3710      	adds	r7, #16
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	40012800 	.word	0x40012800
 8002684:	40012400 	.word	0x40012400

08002688 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002690:	2300      	movs	r3, #0
 8002692:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800269a:	2b01      	cmp	r3, #1
 800269c:	d101      	bne.n	80026a2 <HAL_ADC_Stop+0x1a>
 800269e:	2302      	movs	r3, #2
 80026a0:	e01a      	b.n	80026d8 <HAL_ADC_Stop+0x50>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2201      	movs	r2, #1
 80026a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f000 fa7c 	bl	8002ba8 <ADC_ConversionStop_Disable>
 80026b0:	4603      	mov	r3, r0
 80026b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80026b4:	7bfb      	ldrb	r3, [r7, #15]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d109      	bne.n	80026ce <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026be:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80026c2:	f023 0301 	bic.w	r3, r3, #1
 80026c6:	f043 0201 	orr.w	r2, r3, #1
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80026d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3710      	adds	r7, #16
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}

080026e0 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80026e0:	b590      	push	{r4, r7, lr}
 80026e2:	b087      	sub	sp, #28
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80026ea:	2300      	movs	r3, #0
 80026ec:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80026ee:	2300      	movs	r3, #0
 80026f0:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80026f2:	2300      	movs	r3, #0
 80026f4:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80026f6:	f7ff fe13 	bl	8002320 <HAL_GetTick>
 80026fa:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002706:	2b00      	cmp	r3, #0
 8002708:	d00b      	beq.n	8002722 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800270e:	f043 0220 	orr.w	r2, r3, #32
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2200      	movs	r2, #0
 800271a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e0d3      	b.n	80028ca <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800272c:	2b00      	cmp	r3, #0
 800272e:	d131      	bne.n	8002794 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002736:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800273a:	2b00      	cmp	r3, #0
 800273c:	d12a      	bne.n	8002794 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800273e:	e021      	b.n	8002784 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002746:	d01d      	beq.n	8002784 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d007      	beq.n	800275e <HAL_ADC_PollForConversion+0x7e>
 800274e:	f7ff fde7 	bl	8002320 <HAL_GetTick>
 8002752:	4602      	mov	r2, r0
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	683a      	ldr	r2, [r7, #0]
 800275a:	429a      	cmp	r2, r3
 800275c:	d212      	bcs.n	8002784 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0302 	and.w	r3, r3, #2
 8002768:	2b00      	cmp	r3, #0
 800276a:	d10b      	bne.n	8002784 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002770:	f043 0204 	orr.w	r2, r3, #4
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2200      	movs	r2, #0
 800277c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002780:	2303      	movs	r3, #3
 8002782:	e0a2      	b.n	80028ca <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	d0d6      	beq.n	8002740 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002792:	e070      	b.n	8002876 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002794:	4b4f      	ldr	r3, [pc, #316]	@ (80028d4 <HAL_ADC_PollForConversion+0x1f4>)
 8002796:	681c      	ldr	r4, [r3, #0]
 8002798:	2002      	movs	r0, #2
 800279a:	f002 fdfd 	bl	8005398 <HAL_RCCEx_GetPeriphCLKFreq>
 800279e:	4603      	mov	r3, r0
 80027a0:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	6919      	ldr	r1, [r3, #16]
 80027aa:	4b4b      	ldr	r3, [pc, #300]	@ (80028d8 <HAL_ADC_PollForConversion+0x1f8>)
 80027ac:	400b      	ands	r3, r1
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d118      	bne.n	80027e4 <HAL_ADC_PollForConversion+0x104>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	68d9      	ldr	r1, [r3, #12]
 80027b8:	4b48      	ldr	r3, [pc, #288]	@ (80028dc <HAL_ADC_PollForConversion+0x1fc>)
 80027ba:	400b      	ands	r3, r1
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d111      	bne.n	80027e4 <HAL_ADC_PollForConversion+0x104>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	6919      	ldr	r1, [r3, #16]
 80027c6:	4b46      	ldr	r3, [pc, #280]	@ (80028e0 <HAL_ADC_PollForConversion+0x200>)
 80027c8:	400b      	ands	r3, r1
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d108      	bne.n	80027e0 <HAL_ADC_PollForConversion+0x100>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	68d9      	ldr	r1, [r3, #12]
 80027d4:	4b43      	ldr	r3, [pc, #268]	@ (80028e4 <HAL_ADC_PollForConversion+0x204>)
 80027d6:	400b      	ands	r3, r1
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d101      	bne.n	80027e0 <HAL_ADC_PollForConversion+0x100>
 80027dc:	2314      	movs	r3, #20
 80027de:	e020      	b.n	8002822 <HAL_ADC_PollForConversion+0x142>
 80027e0:	2329      	movs	r3, #41	@ 0x29
 80027e2:	e01e      	b.n	8002822 <HAL_ADC_PollForConversion+0x142>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	6919      	ldr	r1, [r3, #16]
 80027ea:	4b3d      	ldr	r3, [pc, #244]	@ (80028e0 <HAL_ADC_PollForConversion+0x200>)
 80027ec:	400b      	ands	r3, r1
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d106      	bne.n	8002800 <HAL_ADC_PollForConversion+0x120>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68d9      	ldr	r1, [r3, #12]
 80027f8:	4b3a      	ldr	r3, [pc, #232]	@ (80028e4 <HAL_ADC_PollForConversion+0x204>)
 80027fa:	400b      	ands	r3, r1
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d00d      	beq.n	800281c <HAL_ADC_PollForConversion+0x13c>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	6919      	ldr	r1, [r3, #16]
 8002806:	4b38      	ldr	r3, [pc, #224]	@ (80028e8 <HAL_ADC_PollForConversion+0x208>)
 8002808:	400b      	ands	r3, r1
 800280a:	2b00      	cmp	r3, #0
 800280c:	d108      	bne.n	8002820 <HAL_ADC_PollForConversion+0x140>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68d9      	ldr	r1, [r3, #12]
 8002814:	4b34      	ldr	r3, [pc, #208]	@ (80028e8 <HAL_ADC_PollForConversion+0x208>)
 8002816:	400b      	ands	r3, r1
 8002818:	2b00      	cmp	r3, #0
 800281a:	d101      	bne.n	8002820 <HAL_ADC_PollForConversion+0x140>
 800281c:	2354      	movs	r3, #84	@ 0x54
 800281e:	e000      	b.n	8002822 <HAL_ADC_PollForConversion+0x142>
 8002820:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002822:	fb02 f303 	mul.w	r3, r2, r3
 8002826:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002828:	e021      	b.n	800286e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002830:	d01a      	beq.n	8002868 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d007      	beq.n	8002848 <HAL_ADC_PollForConversion+0x168>
 8002838:	f7ff fd72 	bl	8002320 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	683a      	ldr	r2, [r7, #0]
 8002844:	429a      	cmp	r2, r3
 8002846:	d20f      	bcs.n	8002868 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	693a      	ldr	r2, [r7, #16]
 800284c:	429a      	cmp	r2, r3
 800284e:	d90b      	bls.n	8002868 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002854:	f043 0204 	orr.w	r2, r3, #4
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002864:	2303      	movs	r3, #3
 8002866:	e030      	b.n	80028ca <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	3301      	adds	r3, #1
 800286c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	693a      	ldr	r2, [r7, #16]
 8002872:	429a      	cmp	r2, r3
 8002874:	d8d9      	bhi.n	800282a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f06f 0212 	mvn.w	r2, #18
 800287e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002884:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002896:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800289a:	d115      	bne.n	80028c8 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d111      	bne.n	80028c8 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d105      	bne.n	80028c8 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028c0:	f043 0201 	orr.w	r2, r3, #1
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80028c8:	2300      	movs	r3, #0
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	371c      	adds	r7, #28
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd90      	pop	{r4, r7, pc}
 80028d2:	bf00      	nop
 80028d4:	20000008 	.word	0x20000008
 80028d8:	24924924 	.word	0x24924924
 80028dc:	00924924 	.word	0x00924924
 80028e0:	12492492 	.word	0x12492492
 80028e4:	00492492 	.word	0x00492492
 80028e8:	00249249 	.word	0x00249249

080028ec <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	370c      	adds	r7, #12
 80028fe:	46bd      	mov	sp, r7
 8002900:	bc80      	pop	{r7}
 8002902:	4770      	bx	lr

08002904 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002904:	b480      	push	{r7}
 8002906:	b085      	sub	sp, #20
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800290e:	2300      	movs	r3, #0
 8002910:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002912:	2300      	movs	r3, #0
 8002914:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800291c:	2b01      	cmp	r3, #1
 800291e:	d101      	bne.n	8002924 <HAL_ADC_ConfigChannel+0x20>
 8002920:	2302      	movs	r3, #2
 8002922:	e0dc      	b.n	8002ade <HAL_ADC_ConfigChannel+0x1da>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2201      	movs	r2, #1
 8002928:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	2b06      	cmp	r3, #6
 8002932:	d81c      	bhi.n	800296e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	685a      	ldr	r2, [r3, #4]
 800293e:	4613      	mov	r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	4413      	add	r3, r2
 8002944:	3b05      	subs	r3, #5
 8002946:	221f      	movs	r2, #31
 8002948:	fa02 f303 	lsl.w	r3, r2, r3
 800294c:	43db      	mvns	r3, r3
 800294e:	4019      	ands	r1, r3
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	6818      	ldr	r0, [r3, #0]
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	685a      	ldr	r2, [r3, #4]
 8002958:	4613      	mov	r3, r2
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	4413      	add	r3, r2
 800295e:	3b05      	subs	r3, #5
 8002960:	fa00 f203 	lsl.w	r2, r0, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	430a      	orrs	r2, r1
 800296a:	635a      	str	r2, [r3, #52]	@ 0x34
 800296c:	e03c      	b.n	80029e8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	2b0c      	cmp	r3, #12
 8002974:	d81c      	bhi.n	80029b0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	685a      	ldr	r2, [r3, #4]
 8002980:	4613      	mov	r3, r2
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	4413      	add	r3, r2
 8002986:	3b23      	subs	r3, #35	@ 0x23
 8002988:	221f      	movs	r2, #31
 800298a:	fa02 f303 	lsl.w	r3, r2, r3
 800298e:	43db      	mvns	r3, r3
 8002990:	4019      	ands	r1, r3
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	6818      	ldr	r0, [r3, #0]
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	685a      	ldr	r2, [r3, #4]
 800299a:	4613      	mov	r3, r2
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	4413      	add	r3, r2
 80029a0:	3b23      	subs	r3, #35	@ 0x23
 80029a2:	fa00 f203 	lsl.w	r2, r0, r3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	430a      	orrs	r2, r1
 80029ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80029ae:	e01b      	b.n	80029e8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	685a      	ldr	r2, [r3, #4]
 80029ba:	4613      	mov	r3, r2
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	4413      	add	r3, r2
 80029c0:	3b41      	subs	r3, #65	@ 0x41
 80029c2:	221f      	movs	r2, #31
 80029c4:	fa02 f303 	lsl.w	r3, r2, r3
 80029c8:	43db      	mvns	r3, r3
 80029ca:	4019      	ands	r1, r3
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	6818      	ldr	r0, [r3, #0]
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685a      	ldr	r2, [r3, #4]
 80029d4:	4613      	mov	r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	4413      	add	r3, r2
 80029da:	3b41      	subs	r3, #65	@ 0x41
 80029dc:	fa00 f203 	lsl.w	r2, r0, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	430a      	orrs	r2, r1
 80029e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2b09      	cmp	r3, #9
 80029ee:	d91c      	bls.n	8002a2a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	68d9      	ldr	r1, [r3, #12]
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	4613      	mov	r3, r2
 80029fc:	005b      	lsls	r3, r3, #1
 80029fe:	4413      	add	r3, r2
 8002a00:	3b1e      	subs	r3, #30
 8002a02:	2207      	movs	r2, #7
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	43db      	mvns	r3, r3
 8002a0a:	4019      	ands	r1, r3
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	6898      	ldr	r0, [r3, #8]
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	4613      	mov	r3, r2
 8002a16:	005b      	lsls	r3, r3, #1
 8002a18:	4413      	add	r3, r2
 8002a1a:	3b1e      	subs	r3, #30
 8002a1c:	fa00 f203 	lsl.w	r2, r0, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	430a      	orrs	r2, r1
 8002a26:	60da      	str	r2, [r3, #12]
 8002a28:	e019      	b.n	8002a5e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	6919      	ldr	r1, [r3, #16]
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	4613      	mov	r3, r2
 8002a36:	005b      	lsls	r3, r3, #1
 8002a38:	4413      	add	r3, r2
 8002a3a:	2207      	movs	r2, #7
 8002a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a40:	43db      	mvns	r3, r3
 8002a42:	4019      	ands	r1, r3
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	6898      	ldr	r0, [r3, #8]
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	4413      	add	r3, r2
 8002a52:	fa00 f203 	lsl.w	r2, r0, r3
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	430a      	orrs	r2, r1
 8002a5c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	2b10      	cmp	r3, #16
 8002a64:	d003      	beq.n	8002a6e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a6a:	2b11      	cmp	r3, #17
 8002a6c:	d132      	bne.n	8002ad4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a1d      	ldr	r2, [pc, #116]	@ (8002ae8 <HAL_ADC_ConfigChannel+0x1e4>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d125      	bne.n	8002ac4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d126      	bne.n	8002ad4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	689a      	ldr	r2, [r3, #8]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002a94:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	2b10      	cmp	r3, #16
 8002a9c:	d11a      	bne.n	8002ad4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a9e:	4b13      	ldr	r3, [pc, #76]	@ (8002aec <HAL_ADC_ConfigChannel+0x1e8>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a13      	ldr	r2, [pc, #76]	@ (8002af0 <HAL_ADC_ConfigChannel+0x1ec>)
 8002aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa8:	0c9a      	lsrs	r2, r3, #18
 8002aaa:	4613      	mov	r3, r2
 8002aac:	009b      	lsls	r3, r3, #2
 8002aae:	4413      	add	r3, r2
 8002ab0:	005b      	lsls	r3, r3, #1
 8002ab2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ab4:	e002      	b.n	8002abc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	3b01      	subs	r3, #1
 8002aba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d1f9      	bne.n	8002ab6 <HAL_ADC_ConfigChannel+0x1b2>
 8002ac2:	e007      	b.n	8002ad4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac8:	f043 0220 	orr.w	r2, r3, #32
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002adc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3714      	adds	r7, #20
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bc80      	pop	{r7}
 8002ae6:	4770      	bx	lr
 8002ae8:	40012400 	.word	0x40012400
 8002aec:	20000008 	.word	0x20000008
 8002af0:	431bde83 	.word	0x431bde83

08002af4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002afc:	2300      	movs	r3, #0
 8002afe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002b00:	2300      	movs	r3, #0
 8002b02:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f003 0301 	and.w	r3, r3, #1
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d040      	beq.n	8002b94 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	689a      	ldr	r2, [r3, #8]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f042 0201 	orr.w	r2, r2, #1
 8002b20:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b22:	4b1f      	ldr	r3, [pc, #124]	@ (8002ba0 <ADC_Enable+0xac>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a1f      	ldr	r2, [pc, #124]	@ (8002ba4 <ADC_Enable+0xb0>)
 8002b28:	fba2 2303 	umull	r2, r3, r2, r3
 8002b2c:	0c9b      	lsrs	r3, r3, #18
 8002b2e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002b30:	e002      	b.n	8002b38 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	3b01      	subs	r3, #1
 8002b36:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d1f9      	bne.n	8002b32 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b3e:	f7ff fbef 	bl	8002320 <HAL_GetTick>
 8002b42:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002b44:	e01f      	b.n	8002b86 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002b46:	f7ff fbeb 	bl	8002320 <HAL_GetTick>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d918      	bls.n	8002b86 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d011      	beq.n	8002b86 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b66:	f043 0210 	orr.w	r2, r3, #16
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b72:	f043 0201 	orr.w	r2, r3, #1
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e007      	b.n	8002b96 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f003 0301 	and.w	r3, r3, #1
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d1d8      	bne.n	8002b46 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002b94:	2300      	movs	r3, #0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3710      	adds	r7, #16
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	20000008 	.word	0x20000008
 8002ba4:	431bde83 	.word	0x431bde83

08002ba8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	f003 0301 	and.w	r3, r3, #1
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d12e      	bne.n	8002c20 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	689a      	ldr	r2, [r3, #8]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f022 0201 	bic.w	r2, r2, #1
 8002bd0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002bd2:	f7ff fba5 	bl	8002320 <HAL_GetTick>
 8002bd6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002bd8:	e01b      	b.n	8002c12 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002bda:	f7ff fba1 	bl	8002320 <HAL_GetTick>
 8002bde:	4602      	mov	r2, r0
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d914      	bls.n	8002c12 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	f003 0301 	and.w	r3, r3, #1
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d10d      	bne.n	8002c12 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bfa:	f043 0210 	orr.w	r2, r3, #16
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c06:	f043 0201 	orr.w	r2, r3, #1
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e007      	b.n	8002c22 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	f003 0301 	and.w	r3, r3, #1
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d0dc      	beq.n	8002bda <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3710      	adds	r7, #16
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
	...

08002c2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b085      	sub	sp, #20
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	f003 0307 	and.w	r3, r3, #7
 8002c3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8002c70 <__NVIC_SetPriorityGrouping+0x44>)
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c42:	68ba      	ldr	r2, [r7, #8]
 8002c44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c48:	4013      	ands	r3, r2
 8002c4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c5e:	4a04      	ldr	r2, [pc, #16]	@ (8002c70 <__NVIC_SetPriorityGrouping+0x44>)
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	60d3      	str	r3, [r2, #12]
}
 8002c64:	bf00      	nop
 8002c66:	3714      	adds	r7, #20
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bc80      	pop	{r7}
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	e000ed00 	.word	0xe000ed00

08002c74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c74:	b480      	push	{r7}
 8002c76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c78:	4b04      	ldr	r3, [pc, #16]	@ (8002c8c <__NVIC_GetPriorityGrouping+0x18>)
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	0a1b      	lsrs	r3, r3, #8
 8002c7e:	f003 0307 	and.w	r3, r3, #7
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bc80      	pop	{r7}
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	e000ed00 	.word	0xe000ed00

08002c90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	4603      	mov	r3, r0
 8002c98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	db0b      	blt.n	8002cba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ca2:	79fb      	ldrb	r3, [r7, #7]
 8002ca4:	f003 021f 	and.w	r2, r3, #31
 8002ca8:	4906      	ldr	r1, [pc, #24]	@ (8002cc4 <__NVIC_EnableIRQ+0x34>)
 8002caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cae:	095b      	lsrs	r3, r3, #5
 8002cb0:	2001      	movs	r0, #1
 8002cb2:	fa00 f202 	lsl.w	r2, r0, r2
 8002cb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002cba:	bf00      	nop
 8002cbc:	370c      	adds	r7, #12
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bc80      	pop	{r7}
 8002cc2:	4770      	bx	lr
 8002cc4:	e000e100 	.word	0xe000e100

08002cc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	4603      	mov	r3, r0
 8002cd0:	6039      	str	r1, [r7, #0]
 8002cd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	db0a      	blt.n	8002cf2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	b2da      	uxtb	r2, r3
 8002ce0:	490c      	ldr	r1, [pc, #48]	@ (8002d14 <__NVIC_SetPriority+0x4c>)
 8002ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ce6:	0112      	lsls	r2, r2, #4
 8002ce8:	b2d2      	uxtb	r2, r2
 8002cea:	440b      	add	r3, r1
 8002cec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cf0:	e00a      	b.n	8002d08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	b2da      	uxtb	r2, r3
 8002cf6:	4908      	ldr	r1, [pc, #32]	@ (8002d18 <__NVIC_SetPriority+0x50>)
 8002cf8:	79fb      	ldrb	r3, [r7, #7]
 8002cfa:	f003 030f 	and.w	r3, r3, #15
 8002cfe:	3b04      	subs	r3, #4
 8002d00:	0112      	lsls	r2, r2, #4
 8002d02:	b2d2      	uxtb	r2, r2
 8002d04:	440b      	add	r3, r1
 8002d06:	761a      	strb	r2, [r3, #24]
}
 8002d08:	bf00      	nop
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bc80      	pop	{r7}
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	e000e100 	.word	0xe000e100
 8002d18:	e000ed00 	.word	0xe000ed00

08002d1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b089      	sub	sp, #36	@ 0x24
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f003 0307 	and.w	r3, r3, #7
 8002d2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	f1c3 0307 	rsb	r3, r3, #7
 8002d36:	2b04      	cmp	r3, #4
 8002d38:	bf28      	it	cs
 8002d3a:	2304      	movcs	r3, #4
 8002d3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	3304      	adds	r3, #4
 8002d42:	2b06      	cmp	r3, #6
 8002d44:	d902      	bls.n	8002d4c <NVIC_EncodePriority+0x30>
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	3b03      	subs	r3, #3
 8002d4a:	e000      	b.n	8002d4e <NVIC_EncodePriority+0x32>
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d50:	f04f 32ff 	mov.w	r2, #4294967295
 8002d54:	69bb      	ldr	r3, [r7, #24]
 8002d56:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5a:	43da      	mvns	r2, r3
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	401a      	ands	r2, r3
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d64:	f04f 31ff 	mov.w	r1, #4294967295
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d6e:	43d9      	mvns	r1, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d74:	4313      	orrs	r3, r2
         );
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3724      	adds	r7, #36	@ 0x24
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bc80      	pop	{r7}
 8002d7e:	4770      	bx	lr

08002d80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d90:	d301      	bcc.n	8002d96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d92:	2301      	movs	r3, #1
 8002d94:	e00f      	b.n	8002db6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d96:	4a0a      	ldr	r2, [pc, #40]	@ (8002dc0 <SysTick_Config+0x40>)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	3b01      	subs	r3, #1
 8002d9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d9e:	210f      	movs	r1, #15
 8002da0:	f04f 30ff 	mov.w	r0, #4294967295
 8002da4:	f7ff ff90 	bl	8002cc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002da8:	4b05      	ldr	r3, [pc, #20]	@ (8002dc0 <SysTick_Config+0x40>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002dae:	4b04      	ldr	r3, [pc, #16]	@ (8002dc0 <SysTick_Config+0x40>)
 8002db0:	2207      	movs	r2, #7
 8002db2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002db4:	2300      	movs	r3, #0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3708      	adds	r7, #8
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	e000e010 	.word	0xe000e010

08002dc4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b082      	sub	sp, #8
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f7ff ff2d 	bl	8002c2c <__NVIC_SetPriorityGrouping>
}
 8002dd2:	bf00      	nop
 8002dd4:	3708      	adds	r7, #8
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}

08002dda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dda:	b580      	push	{r7, lr}
 8002ddc:	b086      	sub	sp, #24
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	4603      	mov	r3, r0
 8002de2:	60b9      	str	r1, [r7, #8]
 8002de4:	607a      	str	r2, [r7, #4]
 8002de6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002de8:	2300      	movs	r3, #0
 8002dea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002dec:	f7ff ff42 	bl	8002c74 <__NVIC_GetPriorityGrouping>
 8002df0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	68b9      	ldr	r1, [r7, #8]
 8002df6:	6978      	ldr	r0, [r7, #20]
 8002df8:	f7ff ff90 	bl	8002d1c <NVIC_EncodePriority>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e02:	4611      	mov	r1, r2
 8002e04:	4618      	mov	r0, r3
 8002e06:	f7ff ff5f 	bl	8002cc8 <__NVIC_SetPriority>
}
 8002e0a:	bf00      	nop
 8002e0c:	3718      	adds	r7, #24
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}

08002e12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e12:	b580      	push	{r7, lr}
 8002e14:	b082      	sub	sp, #8
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	4603      	mov	r3, r0
 8002e1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e20:	4618      	mov	r0, r3
 8002e22:	f7ff ff35 	bl	8002c90 <__NVIC_EnableIRQ>
}
 8002e26:	bf00      	nop
 8002e28:	3708      	adds	r7, #8
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}

08002e2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e2e:	b580      	push	{r7, lr}
 8002e30:	b082      	sub	sp, #8
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f7ff ffa2 	bl	8002d80 <SysTick_Config>
 8002e3c:	4603      	mov	r3, r0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3708      	adds	r7, #8
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}

08002e46 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e46:	b480      	push	{r7}
 8002e48:	b085      	sub	sp, #20
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d008      	beq.n	8002e70 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2204      	movs	r2, #4
 8002e62:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2200      	movs	r2, #0
 8002e68:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e020      	b.n	8002eb2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f022 020e 	bic.w	r2, r2, #14
 8002e7e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f022 0201 	bic.w	r2, r2, #1
 8002e8e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e98:	2101      	movs	r1, #1
 8002e9a:	fa01 f202 	lsl.w	r2, r1, r2
 8002e9e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3714      	adds	r7, #20
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bc80      	pop	{r7}
 8002eba:	4770      	bx	lr

08002ebc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d005      	beq.n	8002ee0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2204      	movs	r2, #4
 8002ed8:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	73fb      	strb	r3, [r7, #15]
 8002ede:	e051      	b.n	8002f84 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f022 020e 	bic.w	r2, r2, #14
 8002eee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f022 0201 	bic.w	r2, r2, #1
 8002efe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a22      	ldr	r2, [pc, #136]	@ (8002f90 <HAL_DMA_Abort_IT+0xd4>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d029      	beq.n	8002f5e <HAL_DMA_Abort_IT+0xa2>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a21      	ldr	r2, [pc, #132]	@ (8002f94 <HAL_DMA_Abort_IT+0xd8>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d022      	beq.n	8002f5a <HAL_DMA_Abort_IT+0x9e>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a1f      	ldr	r2, [pc, #124]	@ (8002f98 <HAL_DMA_Abort_IT+0xdc>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d01a      	beq.n	8002f54 <HAL_DMA_Abort_IT+0x98>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a1e      	ldr	r2, [pc, #120]	@ (8002f9c <HAL_DMA_Abort_IT+0xe0>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d012      	beq.n	8002f4e <HAL_DMA_Abort_IT+0x92>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a1c      	ldr	r2, [pc, #112]	@ (8002fa0 <HAL_DMA_Abort_IT+0xe4>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d00a      	beq.n	8002f48 <HAL_DMA_Abort_IT+0x8c>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a1b      	ldr	r2, [pc, #108]	@ (8002fa4 <HAL_DMA_Abort_IT+0xe8>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d102      	bne.n	8002f42 <HAL_DMA_Abort_IT+0x86>
 8002f3c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002f40:	e00e      	b.n	8002f60 <HAL_DMA_Abort_IT+0xa4>
 8002f42:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f46:	e00b      	b.n	8002f60 <HAL_DMA_Abort_IT+0xa4>
 8002f48:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002f4c:	e008      	b.n	8002f60 <HAL_DMA_Abort_IT+0xa4>
 8002f4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f52:	e005      	b.n	8002f60 <HAL_DMA_Abort_IT+0xa4>
 8002f54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f58:	e002      	b.n	8002f60 <HAL_DMA_Abort_IT+0xa4>
 8002f5a:	2310      	movs	r3, #16
 8002f5c:	e000      	b.n	8002f60 <HAL_DMA_Abort_IT+0xa4>
 8002f5e:	2301      	movs	r3, #1
 8002f60:	4a11      	ldr	r2, [pc, #68]	@ (8002fa8 <HAL_DMA_Abort_IT+0xec>)
 8002f62:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2201      	movs	r2, #1
 8002f68:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d003      	beq.n	8002f84 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	4798      	blx	r3
    } 
  }
  return status;
 8002f84:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3710      	adds	r7, #16
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	40020008 	.word	0x40020008
 8002f94:	4002001c 	.word	0x4002001c
 8002f98:	40020030 	.word	0x40020030
 8002f9c:	40020044 	.word	0x40020044
 8002fa0:	40020058 	.word	0x40020058
 8002fa4:	4002006c 	.word	0x4002006c
 8002fa8:	40020000 	.word	0x40020000

08002fac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b08b      	sub	sp, #44	@ 0x2c
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fbe:	e169      	b.n	8003294 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	69fa      	ldr	r2, [r7, #28]
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	69fb      	ldr	r3, [r7, #28]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	f040 8158 	bne.w	800328e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	4a9a      	ldr	r2, [pc, #616]	@ (800324c <HAL_GPIO_Init+0x2a0>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d05e      	beq.n	80030a6 <HAL_GPIO_Init+0xfa>
 8002fe8:	4a98      	ldr	r2, [pc, #608]	@ (800324c <HAL_GPIO_Init+0x2a0>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d875      	bhi.n	80030da <HAL_GPIO_Init+0x12e>
 8002fee:	4a98      	ldr	r2, [pc, #608]	@ (8003250 <HAL_GPIO_Init+0x2a4>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d058      	beq.n	80030a6 <HAL_GPIO_Init+0xfa>
 8002ff4:	4a96      	ldr	r2, [pc, #600]	@ (8003250 <HAL_GPIO_Init+0x2a4>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d86f      	bhi.n	80030da <HAL_GPIO_Init+0x12e>
 8002ffa:	4a96      	ldr	r2, [pc, #600]	@ (8003254 <HAL_GPIO_Init+0x2a8>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d052      	beq.n	80030a6 <HAL_GPIO_Init+0xfa>
 8003000:	4a94      	ldr	r2, [pc, #592]	@ (8003254 <HAL_GPIO_Init+0x2a8>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d869      	bhi.n	80030da <HAL_GPIO_Init+0x12e>
 8003006:	4a94      	ldr	r2, [pc, #592]	@ (8003258 <HAL_GPIO_Init+0x2ac>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d04c      	beq.n	80030a6 <HAL_GPIO_Init+0xfa>
 800300c:	4a92      	ldr	r2, [pc, #584]	@ (8003258 <HAL_GPIO_Init+0x2ac>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d863      	bhi.n	80030da <HAL_GPIO_Init+0x12e>
 8003012:	4a92      	ldr	r2, [pc, #584]	@ (800325c <HAL_GPIO_Init+0x2b0>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d046      	beq.n	80030a6 <HAL_GPIO_Init+0xfa>
 8003018:	4a90      	ldr	r2, [pc, #576]	@ (800325c <HAL_GPIO_Init+0x2b0>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d85d      	bhi.n	80030da <HAL_GPIO_Init+0x12e>
 800301e:	2b12      	cmp	r3, #18
 8003020:	d82a      	bhi.n	8003078 <HAL_GPIO_Init+0xcc>
 8003022:	2b12      	cmp	r3, #18
 8003024:	d859      	bhi.n	80030da <HAL_GPIO_Init+0x12e>
 8003026:	a201      	add	r2, pc, #4	@ (adr r2, 800302c <HAL_GPIO_Init+0x80>)
 8003028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800302c:	080030a7 	.word	0x080030a7
 8003030:	08003081 	.word	0x08003081
 8003034:	08003093 	.word	0x08003093
 8003038:	080030d5 	.word	0x080030d5
 800303c:	080030db 	.word	0x080030db
 8003040:	080030db 	.word	0x080030db
 8003044:	080030db 	.word	0x080030db
 8003048:	080030db 	.word	0x080030db
 800304c:	080030db 	.word	0x080030db
 8003050:	080030db 	.word	0x080030db
 8003054:	080030db 	.word	0x080030db
 8003058:	080030db 	.word	0x080030db
 800305c:	080030db 	.word	0x080030db
 8003060:	080030db 	.word	0x080030db
 8003064:	080030db 	.word	0x080030db
 8003068:	080030db 	.word	0x080030db
 800306c:	080030db 	.word	0x080030db
 8003070:	08003089 	.word	0x08003089
 8003074:	0800309d 	.word	0x0800309d
 8003078:	4a79      	ldr	r2, [pc, #484]	@ (8003260 <HAL_GPIO_Init+0x2b4>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d013      	beq.n	80030a6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800307e:	e02c      	b.n	80030da <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	623b      	str	r3, [r7, #32]
          break;
 8003086:	e029      	b.n	80030dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	3304      	adds	r3, #4
 800308e:	623b      	str	r3, [r7, #32]
          break;
 8003090:	e024      	b.n	80030dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	3308      	adds	r3, #8
 8003098:	623b      	str	r3, [r7, #32]
          break;
 800309a:	e01f      	b.n	80030dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	330c      	adds	r3, #12
 80030a2:	623b      	str	r3, [r7, #32]
          break;
 80030a4:	e01a      	b.n	80030dc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d102      	bne.n	80030b4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80030ae:	2304      	movs	r3, #4
 80030b0:	623b      	str	r3, [r7, #32]
          break;
 80030b2:	e013      	b.n	80030dc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d105      	bne.n	80030c8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030bc:	2308      	movs	r3, #8
 80030be:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	69fa      	ldr	r2, [r7, #28]
 80030c4:	611a      	str	r2, [r3, #16]
          break;
 80030c6:	e009      	b.n	80030dc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030c8:	2308      	movs	r3, #8
 80030ca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	69fa      	ldr	r2, [r7, #28]
 80030d0:	615a      	str	r2, [r3, #20]
          break;
 80030d2:	e003      	b.n	80030dc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80030d4:	2300      	movs	r3, #0
 80030d6:	623b      	str	r3, [r7, #32]
          break;
 80030d8:	e000      	b.n	80030dc <HAL_GPIO_Init+0x130>
          break;
 80030da:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80030dc:	69bb      	ldr	r3, [r7, #24]
 80030de:	2bff      	cmp	r3, #255	@ 0xff
 80030e0:	d801      	bhi.n	80030e6 <HAL_GPIO_Init+0x13a>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	e001      	b.n	80030ea <HAL_GPIO_Init+0x13e>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	3304      	adds	r3, #4
 80030ea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	2bff      	cmp	r3, #255	@ 0xff
 80030f0:	d802      	bhi.n	80030f8 <HAL_GPIO_Init+0x14c>
 80030f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	e002      	b.n	80030fe <HAL_GPIO_Init+0x152>
 80030f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030fa:	3b08      	subs	r3, #8
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	210f      	movs	r1, #15
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	fa01 f303 	lsl.w	r3, r1, r3
 800310c:	43db      	mvns	r3, r3
 800310e:	401a      	ands	r2, r3
 8003110:	6a39      	ldr	r1, [r7, #32]
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	fa01 f303 	lsl.w	r3, r1, r3
 8003118:	431a      	orrs	r2, r3
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003126:	2b00      	cmp	r3, #0
 8003128:	f000 80b1 	beq.w	800328e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800312c:	4b4d      	ldr	r3, [pc, #308]	@ (8003264 <HAL_GPIO_Init+0x2b8>)
 800312e:	699b      	ldr	r3, [r3, #24]
 8003130:	4a4c      	ldr	r2, [pc, #304]	@ (8003264 <HAL_GPIO_Init+0x2b8>)
 8003132:	f043 0301 	orr.w	r3, r3, #1
 8003136:	6193      	str	r3, [r2, #24]
 8003138:	4b4a      	ldr	r3, [pc, #296]	@ (8003264 <HAL_GPIO_Init+0x2b8>)
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	60bb      	str	r3, [r7, #8]
 8003142:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003144:	4a48      	ldr	r2, [pc, #288]	@ (8003268 <HAL_GPIO_Init+0x2bc>)
 8003146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003148:	089b      	lsrs	r3, r3, #2
 800314a:	3302      	adds	r3, #2
 800314c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003150:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003154:	f003 0303 	and.w	r3, r3, #3
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	220f      	movs	r2, #15
 800315c:	fa02 f303 	lsl.w	r3, r2, r3
 8003160:	43db      	mvns	r3, r3
 8003162:	68fa      	ldr	r2, [r7, #12]
 8003164:	4013      	ands	r3, r2
 8003166:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	4a40      	ldr	r2, [pc, #256]	@ (800326c <HAL_GPIO_Init+0x2c0>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d013      	beq.n	8003198 <HAL_GPIO_Init+0x1ec>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	4a3f      	ldr	r2, [pc, #252]	@ (8003270 <HAL_GPIO_Init+0x2c4>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d00d      	beq.n	8003194 <HAL_GPIO_Init+0x1e8>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	4a3e      	ldr	r2, [pc, #248]	@ (8003274 <HAL_GPIO_Init+0x2c8>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d007      	beq.n	8003190 <HAL_GPIO_Init+0x1e4>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	4a3d      	ldr	r2, [pc, #244]	@ (8003278 <HAL_GPIO_Init+0x2cc>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d101      	bne.n	800318c <HAL_GPIO_Init+0x1e0>
 8003188:	2303      	movs	r3, #3
 800318a:	e006      	b.n	800319a <HAL_GPIO_Init+0x1ee>
 800318c:	2304      	movs	r3, #4
 800318e:	e004      	b.n	800319a <HAL_GPIO_Init+0x1ee>
 8003190:	2302      	movs	r3, #2
 8003192:	e002      	b.n	800319a <HAL_GPIO_Init+0x1ee>
 8003194:	2301      	movs	r3, #1
 8003196:	e000      	b.n	800319a <HAL_GPIO_Init+0x1ee>
 8003198:	2300      	movs	r3, #0
 800319a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800319c:	f002 0203 	and.w	r2, r2, #3
 80031a0:	0092      	lsls	r2, r2, #2
 80031a2:	4093      	lsls	r3, r2
 80031a4:	68fa      	ldr	r2, [r7, #12]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80031aa:	492f      	ldr	r1, [pc, #188]	@ (8003268 <HAL_GPIO_Init+0x2bc>)
 80031ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ae:	089b      	lsrs	r3, r3, #2
 80031b0:	3302      	adds	r3, #2
 80031b2:	68fa      	ldr	r2, [r7, #12]
 80031b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d006      	beq.n	80031d2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80031c4:	4b2d      	ldr	r3, [pc, #180]	@ (800327c <HAL_GPIO_Init+0x2d0>)
 80031c6:	689a      	ldr	r2, [r3, #8]
 80031c8:	492c      	ldr	r1, [pc, #176]	@ (800327c <HAL_GPIO_Init+0x2d0>)
 80031ca:	69bb      	ldr	r3, [r7, #24]
 80031cc:	4313      	orrs	r3, r2
 80031ce:	608b      	str	r3, [r1, #8]
 80031d0:	e006      	b.n	80031e0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80031d2:	4b2a      	ldr	r3, [pc, #168]	@ (800327c <HAL_GPIO_Init+0x2d0>)
 80031d4:	689a      	ldr	r2, [r3, #8]
 80031d6:	69bb      	ldr	r3, [r7, #24]
 80031d8:	43db      	mvns	r3, r3
 80031da:	4928      	ldr	r1, [pc, #160]	@ (800327c <HAL_GPIO_Init+0x2d0>)
 80031dc:	4013      	ands	r3, r2
 80031de:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d006      	beq.n	80031fa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80031ec:	4b23      	ldr	r3, [pc, #140]	@ (800327c <HAL_GPIO_Init+0x2d0>)
 80031ee:	68da      	ldr	r2, [r3, #12]
 80031f0:	4922      	ldr	r1, [pc, #136]	@ (800327c <HAL_GPIO_Init+0x2d0>)
 80031f2:	69bb      	ldr	r3, [r7, #24]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	60cb      	str	r3, [r1, #12]
 80031f8:	e006      	b.n	8003208 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80031fa:	4b20      	ldr	r3, [pc, #128]	@ (800327c <HAL_GPIO_Init+0x2d0>)
 80031fc:	68da      	ldr	r2, [r3, #12]
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	43db      	mvns	r3, r3
 8003202:	491e      	ldr	r1, [pc, #120]	@ (800327c <HAL_GPIO_Init+0x2d0>)
 8003204:	4013      	ands	r3, r2
 8003206:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003210:	2b00      	cmp	r3, #0
 8003212:	d006      	beq.n	8003222 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003214:	4b19      	ldr	r3, [pc, #100]	@ (800327c <HAL_GPIO_Init+0x2d0>)
 8003216:	685a      	ldr	r2, [r3, #4]
 8003218:	4918      	ldr	r1, [pc, #96]	@ (800327c <HAL_GPIO_Init+0x2d0>)
 800321a:	69bb      	ldr	r3, [r7, #24]
 800321c:	4313      	orrs	r3, r2
 800321e:	604b      	str	r3, [r1, #4]
 8003220:	e006      	b.n	8003230 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003222:	4b16      	ldr	r3, [pc, #88]	@ (800327c <HAL_GPIO_Init+0x2d0>)
 8003224:	685a      	ldr	r2, [r3, #4]
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	43db      	mvns	r3, r3
 800322a:	4914      	ldr	r1, [pc, #80]	@ (800327c <HAL_GPIO_Init+0x2d0>)
 800322c:	4013      	ands	r3, r2
 800322e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003238:	2b00      	cmp	r3, #0
 800323a:	d021      	beq.n	8003280 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800323c:	4b0f      	ldr	r3, [pc, #60]	@ (800327c <HAL_GPIO_Init+0x2d0>)
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	490e      	ldr	r1, [pc, #56]	@ (800327c <HAL_GPIO_Init+0x2d0>)
 8003242:	69bb      	ldr	r3, [r7, #24]
 8003244:	4313      	orrs	r3, r2
 8003246:	600b      	str	r3, [r1, #0]
 8003248:	e021      	b.n	800328e <HAL_GPIO_Init+0x2e2>
 800324a:	bf00      	nop
 800324c:	10320000 	.word	0x10320000
 8003250:	10310000 	.word	0x10310000
 8003254:	10220000 	.word	0x10220000
 8003258:	10210000 	.word	0x10210000
 800325c:	10120000 	.word	0x10120000
 8003260:	10110000 	.word	0x10110000
 8003264:	40021000 	.word	0x40021000
 8003268:	40010000 	.word	0x40010000
 800326c:	40010800 	.word	0x40010800
 8003270:	40010c00 	.word	0x40010c00
 8003274:	40011000 	.word	0x40011000
 8003278:	40011400 	.word	0x40011400
 800327c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003280:	4b0b      	ldr	r3, [pc, #44]	@ (80032b0 <HAL_GPIO_Init+0x304>)
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	69bb      	ldr	r3, [r7, #24]
 8003286:	43db      	mvns	r3, r3
 8003288:	4909      	ldr	r1, [pc, #36]	@ (80032b0 <HAL_GPIO_Init+0x304>)
 800328a:	4013      	ands	r3, r2
 800328c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800328e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003290:	3301      	adds	r3, #1
 8003292:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800329a:	fa22 f303 	lsr.w	r3, r2, r3
 800329e:	2b00      	cmp	r3, #0
 80032a0:	f47f ae8e 	bne.w	8002fc0 <HAL_GPIO_Init+0x14>
  }
}
 80032a4:	bf00      	nop
 80032a6:	bf00      	nop
 80032a8:	372c      	adds	r7, #44	@ 0x2c
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bc80      	pop	{r7}
 80032ae:	4770      	bx	lr
 80032b0:	40010400 	.word	0x40010400

080032b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d101      	bne.n	80032c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e12b      	b.n	800351e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d106      	bne.n	80032e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f7fe fdd2 	bl	8001e84 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2224      	movs	r2, #36	@ 0x24
 80032e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f022 0201 	bic.w	r2, r2, #1
 80032f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003306:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003316:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003318:	f001 ff42 	bl	80051a0 <HAL_RCC_GetPCLK1Freq>
 800331c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	4a81      	ldr	r2, [pc, #516]	@ (8003528 <HAL_I2C_Init+0x274>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d807      	bhi.n	8003338 <HAL_I2C_Init+0x84>
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	4a80      	ldr	r2, [pc, #512]	@ (800352c <HAL_I2C_Init+0x278>)
 800332c:	4293      	cmp	r3, r2
 800332e:	bf94      	ite	ls
 8003330:	2301      	movls	r3, #1
 8003332:	2300      	movhi	r3, #0
 8003334:	b2db      	uxtb	r3, r3
 8003336:	e006      	b.n	8003346 <HAL_I2C_Init+0x92>
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	4a7d      	ldr	r2, [pc, #500]	@ (8003530 <HAL_I2C_Init+0x27c>)
 800333c:	4293      	cmp	r3, r2
 800333e:	bf94      	ite	ls
 8003340:	2301      	movls	r3, #1
 8003342:	2300      	movhi	r3, #0
 8003344:	b2db      	uxtb	r3, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	d001      	beq.n	800334e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e0e7      	b.n	800351e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	4a78      	ldr	r2, [pc, #480]	@ (8003534 <HAL_I2C_Init+0x280>)
 8003352:	fba2 2303 	umull	r2, r3, r2, r3
 8003356:	0c9b      	lsrs	r3, r3, #18
 8003358:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	68ba      	ldr	r2, [r7, #8]
 800336a:	430a      	orrs	r2, r1
 800336c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	6a1b      	ldr	r3, [r3, #32]
 8003374:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	4a6a      	ldr	r2, [pc, #424]	@ (8003528 <HAL_I2C_Init+0x274>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d802      	bhi.n	8003388 <HAL_I2C_Init+0xd4>
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	3301      	adds	r3, #1
 8003386:	e009      	b.n	800339c <HAL_I2C_Init+0xe8>
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800338e:	fb02 f303 	mul.w	r3, r2, r3
 8003392:	4a69      	ldr	r2, [pc, #420]	@ (8003538 <HAL_I2C_Init+0x284>)
 8003394:	fba2 2303 	umull	r2, r3, r2, r3
 8003398:	099b      	lsrs	r3, r3, #6
 800339a:	3301      	adds	r3, #1
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	6812      	ldr	r2, [r2, #0]
 80033a0:	430b      	orrs	r3, r1
 80033a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	69db      	ldr	r3, [r3, #28]
 80033aa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80033ae:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	495c      	ldr	r1, [pc, #368]	@ (8003528 <HAL_I2C_Init+0x274>)
 80033b8:	428b      	cmp	r3, r1
 80033ba:	d819      	bhi.n	80033f0 <HAL_I2C_Init+0x13c>
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	1e59      	subs	r1, r3, #1
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	005b      	lsls	r3, r3, #1
 80033c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80033ca:	1c59      	adds	r1, r3, #1
 80033cc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80033d0:	400b      	ands	r3, r1
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d00a      	beq.n	80033ec <HAL_I2C_Init+0x138>
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	1e59      	subs	r1, r3, #1
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80033e4:	3301      	adds	r3, #1
 80033e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033ea:	e051      	b.n	8003490 <HAL_I2C_Init+0x1dc>
 80033ec:	2304      	movs	r3, #4
 80033ee:	e04f      	b.n	8003490 <HAL_I2C_Init+0x1dc>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d111      	bne.n	800341c <HAL_I2C_Init+0x168>
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	1e58      	subs	r0, r3, #1
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6859      	ldr	r1, [r3, #4]
 8003400:	460b      	mov	r3, r1
 8003402:	005b      	lsls	r3, r3, #1
 8003404:	440b      	add	r3, r1
 8003406:	fbb0 f3f3 	udiv	r3, r0, r3
 800340a:	3301      	adds	r3, #1
 800340c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003410:	2b00      	cmp	r3, #0
 8003412:	bf0c      	ite	eq
 8003414:	2301      	moveq	r3, #1
 8003416:	2300      	movne	r3, #0
 8003418:	b2db      	uxtb	r3, r3
 800341a:	e012      	b.n	8003442 <HAL_I2C_Init+0x18e>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	1e58      	subs	r0, r3, #1
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6859      	ldr	r1, [r3, #4]
 8003424:	460b      	mov	r3, r1
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	440b      	add	r3, r1
 800342a:	0099      	lsls	r1, r3, #2
 800342c:	440b      	add	r3, r1
 800342e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003432:	3301      	adds	r3, #1
 8003434:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003438:	2b00      	cmp	r3, #0
 800343a:	bf0c      	ite	eq
 800343c:	2301      	moveq	r3, #1
 800343e:	2300      	movne	r3, #0
 8003440:	b2db      	uxtb	r3, r3
 8003442:	2b00      	cmp	r3, #0
 8003444:	d001      	beq.n	800344a <HAL_I2C_Init+0x196>
 8003446:	2301      	movs	r3, #1
 8003448:	e022      	b.n	8003490 <HAL_I2C_Init+0x1dc>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d10e      	bne.n	8003470 <HAL_I2C_Init+0x1bc>
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	1e58      	subs	r0, r3, #1
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6859      	ldr	r1, [r3, #4]
 800345a:	460b      	mov	r3, r1
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	440b      	add	r3, r1
 8003460:	fbb0 f3f3 	udiv	r3, r0, r3
 8003464:	3301      	adds	r3, #1
 8003466:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800346a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800346e:	e00f      	b.n	8003490 <HAL_I2C_Init+0x1dc>
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	1e58      	subs	r0, r3, #1
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6859      	ldr	r1, [r3, #4]
 8003478:	460b      	mov	r3, r1
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	440b      	add	r3, r1
 800347e:	0099      	lsls	r1, r3, #2
 8003480:	440b      	add	r3, r1
 8003482:	fbb0 f3f3 	udiv	r3, r0, r3
 8003486:	3301      	adds	r3, #1
 8003488:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800348c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003490:	6879      	ldr	r1, [r7, #4]
 8003492:	6809      	ldr	r1, [r1, #0]
 8003494:	4313      	orrs	r3, r2
 8003496:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	69da      	ldr	r2, [r3, #28]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6a1b      	ldr	r3, [r3, #32]
 80034aa:	431a      	orrs	r2, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	430a      	orrs	r2, r1
 80034b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80034be:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80034c2:	687a      	ldr	r2, [r7, #4]
 80034c4:	6911      	ldr	r1, [r2, #16]
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	68d2      	ldr	r2, [r2, #12]
 80034ca:	4311      	orrs	r1, r2
 80034cc:	687a      	ldr	r2, [r7, #4]
 80034ce:	6812      	ldr	r2, [r2, #0]
 80034d0:	430b      	orrs	r3, r1
 80034d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	695a      	ldr	r2, [r3, #20]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	699b      	ldr	r3, [r3, #24]
 80034e6:	431a      	orrs	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	430a      	orrs	r2, r1
 80034ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f042 0201 	orr.w	r2, r2, #1
 80034fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2220      	movs	r2, #32
 800350a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800351c:	2300      	movs	r3, #0
}
 800351e:	4618      	mov	r0, r3
 8003520:	3710      	adds	r7, #16
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	000186a0 	.word	0x000186a0
 800352c:	001e847f 	.word	0x001e847f
 8003530:	003d08ff 	.word	0x003d08ff
 8003534:	431bde83 	.word	0x431bde83
 8003538:	10624dd3 	.word	0x10624dd3

0800353c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b088      	sub	sp, #32
 8003540:	af02      	add	r7, sp, #8
 8003542:	60f8      	str	r0, [r7, #12]
 8003544:	607a      	str	r2, [r7, #4]
 8003546:	461a      	mov	r2, r3
 8003548:	460b      	mov	r3, r1
 800354a:	817b      	strh	r3, [r7, #10]
 800354c:	4613      	mov	r3, r2
 800354e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003550:	f7fe fee6 	bl	8002320 <HAL_GetTick>
 8003554:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b20      	cmp	r3, #32
 8003560:	f040 80e0 	bne.w	8003724 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	9300      	str	r3, [sp, #0]
 8003568:	2319      	movs	r3, #25
 800356a:	2201      	movs	r2, #1
 800356c:	4970      	ldr	r1, [pc, #448]	@ (8003730 <HAL_I2C_Master_Transmit+0x1f4>)
 800356e:	68f8      	ldr	r0, [r7, #12]
 8003570:	f000 fffa 	bl	8004568 <I2C_WaitOnFlagUntilTimeout>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800357a:	2302      	movs	r3, #2
 800357c:	e0d3      	b.n	8003726 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003584:	2b01      	cmp	r3, #1
 8003586:	d101      	bne.n	800358c <HAL_I2C_Master_Transmit+0x50>
 8003588:	2302      	movs	r3, #2
 800358a:	e0cc      	b.n	8003726 <HAL_I2C_Master_Transmit+0x1ea>
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 0301 	and.w	r3, r3, #1
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d007      	beq.n	80035b2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f042 0201 	orr.w	r2, r2, #1
 80035b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2221      	movs	r2, #33	@ 0x21
 80035c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2210      	movs	r2, #16
 80035ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2200      	movs	r2, #0
 80035d6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	893a      	ldrh	r2, [r7, #8]
 80035e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035e8:	b29a      	uxth	r2, r3
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	4a50      	ldr	r2, [pc, #320]	@ (8003734 <HAL_I2C_Master_Transmit+0x1f8>)
 80035f2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80035f4:	8979      	ldrh	r1, [r7, #10]
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	6a3a      	ldr	r2, [r7, #32]
 80035fa:	68f8      	ldr	r0, [r7, #12]
 80035fc:	f000 fd7c 	bl	80040f8 <I2C_MasterRequestWrite>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e08d      	b.n	8003726 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800360a:	2300      	movs	r3, #0
 800360c:	613b      	str	r3, [r7, #16]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	695b      	ldr	r3, [r3, #20]
 8003614:	613b      	str	r3, [r7, #16]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	699b      	ldr	r3, [r3, #24]
 800361c:	613b      	str	r3, [r7, #16]
 800361e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003620:	e066      	b.n	80036f0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003622:	697a      	ldr	r2, [r7, #20]
 8003624:	6a39      	ldr	r1, [r7, #32]
 8003626:	68f8      	ldr	r0, [r7, #12]
 8003628:	f001 f8b8 	bl	800479c <I2C_WaitOnTXEFlagUntilTimeout>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00d      	beq.n	800364e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003636:	2b04      	cmp	r3, #4
 8003638:	d107      	bne.n	800364a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003648:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e06b      	b.n	8003726 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003652:	781a      	ldrb	r2, [r3, #0]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800365e:	1c5a      	adds	r2, r3, #1
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003668:	b29b      	uxth	r3, r3
 800366a:	3b01      	subs	r3, #1
 800366c:	b29a      	uxth	r2, r3
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003676:	3b01      	subs	r3, #1
 8003678:	b29a      	uxth	r2, r3
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	695b      	ldr	r3, [r3, #20]
 8003684:	f003 0304 	and.w	r3, r3, #4
 8003688:	2b04      	cmp	r3, #4
 800368a:	d11b      	bne.n	80036c4 <HAL_I2C_Master_Transmit+0x188>
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003690:	2b00      	cmp	r3, #0
 8003692:	d017      	beq.n	80036c4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003698:	781a      	ldrb	r2, [r3, #0]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a4:	1c5a      	adds	r2, r3, #1
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	3b01      	subs	r3, #1
 80036b2:	b29a      	uxth	r2, r3
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036bc:	3b01      	subs	r3, #1
 80036be:	b29a      	uxth	r2, r3
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036c4:	697a      	ldr	r2, [r7, #20]
 80036c6:	6a39      	ldr	r1, [r7, #32]
 80036c8:	68f8      	ldr	r0, [r7, #12]
 80036ca:	f001 f8af 	bl	800482c <I2C_WaitOnBTFFlagUntilTimeout>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00d      	beq.n	80036f0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d8:	2b04      	cmp	r3, #4
 80036da:	d107      	bne.n	80036ec <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036ea:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e01a      	b.n	8003726 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d194      	bne.n	8003622 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003706:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2220      	movs	r2, #32
 800370c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003720:	2300      	movs	r3, #0
 8003722:	e000      	b.n	8003726 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003724:	2302      	movs	r3, #2
  }
}
 8003726:	4618      	mov	r0, r3
 8003728:	3718      	adds	r7, #24
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	00100002 	.word	0x00100002
 8003734:	ffff0000 	.word	0xffff0000

08003738 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b08c      	sub	sp, #48	@ 0x30
 800373c:	af02      	add	r7, sp, #8
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	607a      	str	r2, [r7, #4]
 8003742:	461a      	mov	r2, r3
 8003744:	460b      	mov	r3, r1
 8003746:	817b      	strh	r3, [r7, #10]
 8003748:	4613      	mov	r3, r2
 800374a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800374c:	2300      	movs	r3, #0
 800374e:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003750:	f7fe fde6 	bl	8002320 <HAL_GetTick>
 8003754:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800375c:	b2db      	uxtb	r3, r3
 800375e:	2b20      	cmp	r3, #32
 8003760:	f040 824b 	bne.w	8003bfa <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003766:	9300      	str	r3, [sp, #0]
 8003768:	2319      	movs	r3, #25
 800376a:	2201      	movs	r2, #1
 800376c:	497f      	ldr	r1, [pc, #508]	@ (800396c <HAL_I2C_Master_Receive+0x234>)
 800376e:	68f8      	ldr	r0, [r7, #12]
 8003770:	f000 fefa 	bl	8004568 <I2C_WaitOnFlagUntilTimeout>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d001      	beq.n	800377e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800377a:	2302      	movs	r3, #2
 800377c:	e23e      	b.n	8003bfc <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003784:	2b01      	cmp	r3, #1
 8003786:	d101      	bne.n	800378c <HAL_I2C_Master_Receive+0x54>
 8003788:	2302      	movs	r3, #2
 800378a:	e237      	b.n	8003bfc <HAL_I2C_Master_Receive+0x4c4>
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2201      	movs	r2, #1
 8003790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0301 	and.w	r3, r3, #1
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d007      	beq.n	80037b2 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f042 0201 	orr.w	r2, r2, #1
 80037b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80037c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2222      	movs	r2, #34	@ 0x22
 80037c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2210      	movs	r2, #16
 80037ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2200      	movs	r2, #0
 80037d6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	893a      	ldrh	r2, [r7, #8]
 80037e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037e8:	b29a      	uxth	r2, r3
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	4a5f      	ldr	r2, [pc, #380]	@ (8003970 <HAL_I2C_Master_Receive+0x238>)
 80037f2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80037f4:	8979      	ldrh	r1, [r7, #10]
 80037f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037fa:	68f8      	ldr	r0, [r7, #12]
 80037fc:	f000 fcfe 	bl	80041fc <I2C_MasterRequestRead>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d001      	beq.n	800380a <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e1f8      	b.n	8003bfc <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800380e:	2b00      	cmp	r3, #0
 8003810:	d113      	bne.n	800383a <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003812:	2300      	movs	r3, #0
 8003814:	61fb      	str	r3, [r7, #28]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	695b      	ldr	r3, [r3, #20]
 800381c:	61fb      	str	r3, [r7, #28]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	699b      	ldr	r3, [r3, #24]
 8003824:	61fb      	str	r3, [r7, #28]
 8003826:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003836:	601a      	str	r2, [r3, #0]
 8003838:	e1cc      	b.n	8003bd4 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800383e:	2b01      	cmp	r3, #1
 8003840:	d11e      	bne.n	8003880 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003850:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003852:	b672      	cpsid	i
}
 8003854:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003856:	2300      	movs	r3, #0
 8003858:	61bb      	str	r3, [r7, #24]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	695b      	ldr	r3, [r3, #20]
 8003860:	61bb      	str	r3, [r7, #24]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	699b      	ldr	r3, [r3, #24]
 8003868:	61bb      	str	r3, [r7, #24]
 800386a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800387a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800387c:	b662      	cpsie	i
}
 800387e:	e035      	b.n	80038ec <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003884:	2b02      	cmp	r3, #2
 8003886:	d11e      	bne.n	80038c6 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003896:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003898:	b672      	cpsid	i
}
 800389a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800389c:	2300      	movs	r3, #0
 800389e:	617b      	str	r3, [r7, #20]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	695b      	ldr	r3, [r3, #20]
 80038a6:	617b      	str	r3, [r7, #20]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	699b      	ldr	r3, [r3, #24]
 80038ae:	617b      	str	r3, [r7, #20]
 80038b0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038c0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80038c2:	b662      	cpsie	i
}
 80038c4:	e012      	b.n	80038ec <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80038d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038d6:	2300      	movs	r3, #0
 80038d8:	613b      	str	r3, [r7, #16]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	695b      	ldr	r3, [r3, #20]
 80038e0:	613b      	str	r3, [r7, #16]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	699b      	ldr	r3, [r3, #24]
 80038e8:	613b      	str	r3, [r7, #16]
 80038ea:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80038ec:	e172      	b.n	8003bd4 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038f2:	2b03      	cmp	r3, #3
 80038f4:	f200 811f 	bhi.w	8003b36 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d123      	bne.n	8003948 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003900:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003902:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003904:	68f8      	ldr	r0, [r7, #12]
 8003906:	f000 ffd9 	bl	80048bc <I2C_WaitOnRXNEFlagUntilTimeout>
 800390a:	4603      	mov	r3, r0
 800390c:	2b00      	cmp	r3, #0
 800390e:	d001      	beq.n	8003914 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e173      	b.n	8003bfc <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	691a      	ldr	r2, [r3, #16]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800391e:	b2d2      	uxtb	r2, r2
 8003920:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003926:	1c5a      	adds	r2, r3, #1
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003930:	3b01      	subs	r3, #1
 8003932:	b29a      	uxth	r2, r3
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800393c:	b29b      	uxth	r3, r3
 800393e:	3b01      	subs	r3, #1
 8003940:	b29a      	uxth	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003946:	e145      	b.n	8003bd4 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800394c:	2b02      	cmp	r3, #2
 800394e:	d152      	bne.n	80039f6 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003952:	9300      	str	r3, [sp, #0]
 8003954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003956:	2200      	movs	r2, #0
 8003958:	4906      	ldr	r1, [pc, #24]	@ (8003974 <HAL_I2C_Master_Receive+0x23c>)
 800395a:	68f8      	ldr	r0, [r7, #12]
 800395c:	f000 fe04 	bl	8004568 <I2C_WaitOnFlagUntilTimeout>
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d008      	beq.n	8003978 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e148      	b.n	8003bfc <HAL_I2C_Master_Receive+0x4c4>
 800396a:	bf00      	nop
 800396c:	00100002 	.word	0x00100002
 8003970:	ffff0000 	.word	0xffff0000
 8003974:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003978:	b672      	cpsid	i
}
 800397a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800398a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	691a      	ldr	r2, [r3, #16]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003996:	b2d2      	uxtb	r2, r2
 8003998:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399e:	1c5a      	adds	r2, r3, #1
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039a8:	3b01      	subs	r3, #1
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	3b01      	subs	r3, #1
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80039be:	b662      	cpsie	i
}
 80039c0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	691a      	ldr	r2, [r3, #16]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039cc:	b2d2      	uxtb	r2, r2
 80039ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d4:	1c5a      	adds	r2, r3, #1
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039de:	3b01      	subs	r3, #1
 80039e0:	b29a      	uxth	r2, r3
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039ea:	b29b      	uxth	r3, r3
 80039ec:	3b01      	subs	r3, #1
 80039ee:	b29a      	uxth	r2, r3
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80039f4:	e0ee      	b.n	8003bd4 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f8:	9300      	str	r3, [sp, #0]
 80039fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039fc:	2200      	movs	r2, #0
 80039fe:	4981      	ldr	r1, [pc, #516]	@ (8003c04 <HAL_I2C_Master_Receive+0x4cc>)
 8003a00:	68f8      	ldr	r0, [r7, #12]
 8003a02:	f000 fdb1 	bl	8004568 <I2C_WaitOnFlagUntilTimeout>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d001      	beq.n	8003a10 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e0f5      	b.n	8003bfc <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a1e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003a20:	b672      	cpsid	i
}
 8003a22:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	691a      	ldr	r2, [r3, #16]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a2e:	b2d2      	uxtb	r2, r2
 8003a30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a36:	1c5a      	adds	r2, r3, #1
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a40:	3b01      	subs	r3, #1
 8003a42:	b29a      	uxth	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	3b01      	subs	r3, #1
 8003a50:	b29a      	uxth	r2, r3
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003a56:	4b6c      	ldr	r3, [pc, #432]	@ (8003c08 <HAL_I2C_Master_Receive+0x4d0>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	08db      	lsrs	r3, r3, #3
 8003a5c:	4a6b      	ldr	r2, [pc, #428]	@ (8003c0c <HAL_I2C_Master_Receive+0x4d4>)
 8003a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a62:	0a1a      	lsrs	r2, r3, #8
 8003a64:	4613      	mov	r3, r2
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	4413      	add	r3, r2
 8003a6a:	00da      	lsls	r2, r3, #3
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003a70:	6a3b      	ldr	r3, [r7, #32]
 8003a72:	3b01      	subs	r3, #1
 8003a74:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003a76:	6a3b      	ldr	r3, [r7, #32]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d118      	bne.n	8003aae <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2220      	movs	r2, #32
 8003a86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a96:	f043 0220 	orr.w	r2, r3, #32
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003a9e:	b662      	cpsie	i
}
 8003aa0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e0a6      	b.n	8003bfc <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	f003 0304 	and.w	r3, r3, #4
 8003ab8:	2b04      	cmp	r3, #4
 8003aba:	d1d9      	bne.n	8003a70 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003aca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	691a      	ldr	r2, [r3, #16]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad6:	b2d2      	uxtb	r2, r2
 8003ad8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ade:	1c5a      	adds	r2, r3, #1
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ae8:	3b01      	subs	r3, #1
 8003aea:	b29a      	uxth	r2, r3
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	3b01      	subs	r3, #1
 8003af8:	b29a      	uxth	r2, r3
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003afe:	b662      	cpsie	i
}
 8003b00:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	691a      	ldr	r2, [r3, #16]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0c:	b2d2      	uxtb	r2, r2
 8003b0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b14:	1c5a      	adds	r2, r3, #1
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b1e:	3b01      	subs	r3, #1
 8003b20:	b29a      	uxth	r2, r3
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	3b01      	subs	r3, #1
 8003b2e:	b29a      	uxth	r2, r3
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003b34:	e04e      	b.n	8003bd4 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b38:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003b3a:	68f8      	ldr	r0, [r7, #12]
 8003b3c:	f000 febe 	bl	80048bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d001      	beq.n	8003b4a <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e058      	b.n	8003bfc <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	691a      	ldr	r2, [r3, #16]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b54:	b2d2      	uxtb	r2, r2
 8003b56:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b5c:	1c5a      	adds	r2, r3, #1
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b66:	3b01      	subs	r3, #1
 8003b68:	b29a      	uxth	r2, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	3b01      	subs	r3, #1
 8003b76:	b29a      	uxth	r2, r3
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	f003 0304 	and.w	r3, r3, #4
 8003b86:	2b04      	cmp	r3, #4
 8003b88:	d124      	bne.n	8003bd4 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b8e:	2b03      	cmp	r3, #3
 8003b90:	d107      	bne.n	8003ba2 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ba0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	691a      	ldr	r2, [r3, #16]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bac:	b2d2      	uxtb	r2, r2
 8003bae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb4:	1c5a      	adds	r2, r3, #1
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	b29a      	uxth	r2, r3
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	3b01      	subs	r3, #1
 8003bce:	b29a      	uxth	r2, r3
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	f47f ae88 	bne.w	80038ee <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2220      	movs	r2, #32
 8003be2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	e000      	b.n	8003bfc <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003bfa:	2302      	movs	r3, #2
  }
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3728      	adds	r7, #40	@ 0x28
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	00010004 	.word	0x00010004
 8003c08:	20000008 	.word	0x20000008
 8003c0c:	14f8b589 	.word	0x14f8b589

08003c10 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b08c      	sub	sp, #48	@ 0x30
 8003c14:	af02      	add	r7, sp, #8
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	4608      	mov	r0, r1
 8003c1a:	4611      	mov	r1, r2
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	4603      	mov	r3, r0
 8003c20:	817b      	strh	r3, [r7, #10]
 8003c22:	460b      	mov	r3, r1
 8003c24:	813b      	strh	r3, [r7, #8]
 8003c26:	4613      	mov	r3, r2
 8003c28:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003c2e:	f7fe fb77 	bl	8002320 <HAL_GetTick>
 8003c32:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	2b20      	cmp	r3, #32
 8003c3e:	f040 8250 	bne.w	80040e2 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c44:	9300      	str	r3, [sp, #0]
 8003c46:	2319      	movs	r3, #25
 8003c48:	2201      	movs	r2, #1
 8003c4a:	4982      	ldr	r1, [pc, #520]	@ (8003e54 <HAL_I2C_Mem_Read+0x244>)
 8003c4c:	68f8      	ldr	r0, [r7, #12]
 8003c4e:	f000 fc8b 	bl	8004568 <I2C_WaitOnFlagUntilTimeout>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d001      	beq.n	8003c5c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003c58:	2302      	movs	r3, #2
 8003c5a:	e243      	b.n	80040e4 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d101      	bne.n	8003c6a <HAL_I2C_Mem_Read+0x5a>
 8003c66:	2302      	movs	r3, #2
 8003c68:	e23c      	b.n	80040e4 <HAL_I2C_Mem_Read+0x4d4>
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 0301 	and.w	r3, r3, #1
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d007      	beq.n	8003c90 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f042 0201 	orr.w	r2, r2, #1
 8003c8e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c9e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2222      	movs	r2, #34	@ 0x22
 8003ca4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2240      	movs	r2, #64	@ 0x40
 8003cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003cba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003cc0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cc6:	b29a      	uxth	r2, r3
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	4a62      	ldr	r2, [pc, #392]	@ (8003e58 <HAL_I2C_Mem_Read+0x248>)
 8003cd0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003cd2:	88f8      	ldrh	r0, [r7, #6]
 8003cd4:	893a      	ldrh	r2, [r7, #8]
 8003cd6:	8979      	ldrh	r1, [r7, #10]
 8003cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cda:	9301      	str	r3, [sp, #4]
 8003cdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cde:	9300      	str	r3, [sp, #0]
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	68f8      	ldr	r0, [r7, #12]
 8003ce4:	f000 fb58 	bl	8004398 <I2C_RequestMemoryRead>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d001      	beq.n	8003cf2 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e1f8      	b.n	80040e4 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d113      	bne.n	8003d22 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	61fb      	str	r3, [r7, #28]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	695b      	ldr	r3, [r3, #20]
 8003d04:	61fb      	str	r3, [r7, #28]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	699b      	ldr	r3, [r3, #24]
 8003d0c:	61fb      	str	r3, [r7, #28]
 8003d0e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d1e:	601a      	str	r2, [r3, #0]
 8003d20:	e1cc      	b.n	80040bc <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d11e      	bne.n	8003d68 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d38:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003d3a:	b672      	cpsid	i
}
 8003d3c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d3e:	2300      	movs	r3, #0
 8003d40:	61bb      	str	r3, [r7, #24]
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	695b      	ldr	r3, [r3, #20]
 8003d48:	61bb      	str	r3, [r7, #24]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	699b      	ldr	r3, [r3, #24]
 8003d50:	61bb      	str	r3, [r7, #24]
 8003d52:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d62:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003d64:	b662      	cpsie	i
}
 8003d66:	e035      	b.n	8003dd4 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d6c:	2b02      	cmp	r3, #2
 8003d6e:	d11e      	bne.n	8003dae <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d7e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003d80:	b672      	cpsid	i
}
 8003d82:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d84:	2300      	movs	r3, #0
 8003d86:	617b      	str	r3, [r7, #20]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	695b      	ldr	r3, [r3, #20]
 8003d8e:	617b      	str	r3, [r7, #20]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	699b      	ldr	r3, [r3, #24]
 8003d96:	617b      	str	r3, [r7, #20]
 8003d98:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003da8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003daa:	b662      	cpsie	i
}
 8003dac:	e012      	b.n	8003dd4 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003dbc:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	613b      	str	r3, [r7, #16]
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	695b      	ldr	r3, [r3, #20]
 8003dc8:	613b      	str	r3, [r7, #16]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	613b      	str	r3, [r7, #16]
 8003dd2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003dd4:	e172      	b.n	80040bc <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dda:	2b03      	cmp	r3, #3
 8003ddc:	f200 811f 	bhi.w	800401e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d123      	bne.n	8003e30 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003de8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dea:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003dec:	68f8      	ldr	r0, [r7, #12]
 8003dee:	f000 fd65 	bl	80048bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d001      	beq.n	8003dfc <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	e173      	b.n	80040e4 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	691a      	ldr	r2, [r3, #16]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e06:	b2d2      	uxtb	r2, r2
 8003e08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e0e:	1c5a      	adds	r2, r3, #1
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e18:	3b01      	subs	r3, #1
 8003e1a:	b29a      	uxth	r2, r3
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e24:	b29b      	uxth	r3, r3
 8003e26:	3b01      	subs	r3, #1
 8003e28:	b29a      	uxth	r2, r3
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003e2e:	e145      	b.n	80040bc <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	d152      	bne.n	8003ede <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e3a:	9300      	str	r3, [sp, #0]
 8003e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e3e:	2200      	movs	r2, #0
 8003e40:	4906      	ldr	r1, [pc, #24]	@ (8003e5c <HAL_I2C_Mem_Read+0x24c>)
 8003e42:	68f8      	ldr	r0, [r7, #12]
 8003e44:	f000 fb90 	bl	8004568 <I2C_WaitOnFlagUntilTimeout>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d008      	beq.n	8003e60 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e148      	b.n	80040e4 <HAL_I2C_Mem_Read+0x4d4>
 8003e52:	bf00      	nop
 8003e54:	00100002 	.word	0x00100002
 8003e58:	ffff0000 	.word	0xffff0000
 8003e5c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003e60:	b672      	cpsid	i
}
 8003e62:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e72:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	691a      	ldr	r2, [r3, #16]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7e:	b2d2      	uxtb	r2, r2
 8003e80:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e86:	1c5a      	adds	r2, r3, #1
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e90:	3b01      	subs	r3, #1
 8003e92:	b29a      	uxth	r2, r3
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	3b01      	subs	r3, #1
 8003ea0:	b29a      	uxth	r2, r3
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003ea6:	b662      	cpsie	i
}
 8003ea8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	691a      	ldr	r2, [r3, #16]
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb4:	b2d2      	uxtb	r2, r2
 8003eb6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ebc:	1c5a      	adds	r2, r3, #1
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ec6:	3b01      	subs	r3, #1
 8003ec8:	b29a      	uxth	r2, r3
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ed2:	b29b      	uxth	r3, r3
 8003ed4:	3b01      	subs	r3, #1
 8003ed6:	b29a      	uxth	r2, r3
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003edc:	e0ee      	b.n	80040bc <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee0:	9300      	str	r3, [sp, #0]
 8003ee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	4981      	ldr	r1, [pc, #516]	@ (80040ec <HAL_I2C_Mem_Read+0x4dc>)
 8003ee8:	68f8      	ldr	r0, [r7, #12]
 8003eea:	f000 fb3d 	bl	8004568 <I2C_WaitOnFlagUntilTimeout>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d001      	beq.n	8003ef8 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e0f5      	b.n	80040e4 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f06:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003f08:	b672      	cpsid	i
}
 8003f0a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	691a      	ldr	r2, [r3, #16]
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f16:	b2d2      	uxtb	r2, r2
 8003f18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f1e:	1c5a      	adds	r2, r3, #1
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f28:	3b01      	subs	r3, #1
 8003f2a:	b29a      	uxth	r2, r3
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	3b01      	subs	r3, #1
 8003f38:	b29a      	uxth	r2, r3
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003f3e:	4b6c      	ldr	r3, [pc, #432]	@ (80040f0 <HAL_I2C_Mem_Read+0x4e0>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	08db      	lsrs	r3, r3, #3
 8003f44:	4a6b      	ldr	r2, [pc, #428]	@ (80040f4 <HAL_I2C_Mem_Read+0x4e4>)
 8003f46:	fba2 2303 	umull	r2, r3, r2, r3
 8003f4a:	0a1a      	lsrs	r2, r3, #8
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	4413      	add	r3, r2
 8003f52:	00da      	lsls	r2, r3, #3
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003f58:	6a3b      	ldr	r3, [r7, #32]
 8003f5a:	3b01      	subs	r3, #1
 8003f5c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003f5e:	6a3b      	ldr	r3, [r7, #32]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d118      	bne.n	8003f96 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2200      	movs	r2, #0
 8003f68:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2220      	movs	r2, #32
 8003f6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f7e:	f043 0220 	orr.w	r2, r3, #32
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003f86:	b662      	cpsie	i
}
 8003f88:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e0a6      	b.n	80040e4 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	695b      	ldr	r3, [r3, #20]
 8003f9c:	f003 0304 	and.w	r3, r3, #4
 8003fa0:	2b04      	cmp	r3, #4
 8003fa2:	d1d9      	bne.n	8003f58 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fb2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	691a      	ldr	r2, [r3, #16]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fbe:	b2d2      	uxtb	r2, r2
 8003fc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc6:	1c5a      	adds	r2, r3, #1
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fd0:	3b01      	subs	r3, #1
 8003fd2:	b29a      	uxth	r2, r3
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fdc:	b29b      	uxth	r3, r3
 8003fde:	3b01      	subs	r3, #1
 8003fe0:	b29a      	uxth	r2, r3
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003fe6:	b662      	cpsie	i
}
 8003fe8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	691a      	ldr	r2, [r3, #16]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff4:	b2d2      	uxtb	r2, r2
 8003ff6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ffc:	1c5a      	adds	r2, r3, #1
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004006:	3b01      	subs	r3, #1
 8004008:	b29a      	uxth	r2, r3
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004012:	b29b      	uxth	r3, r3
 8004014:	3b01      	subs	r3, #1
 8004016:	b29a      	uxth	r2, r3
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800401c:	e04e      	b.n	80040bc <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800401e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004020:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004022:	68f8      	ldr	r0, [r7, #12]
 8004024:	f000 fc4a 	bl	80048bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d001      	beq.n	8004032 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e058      	b.n	80040e4 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	691a      	ldr	r2, [r3, #16]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403c:	b2d2      	uxtb	r2, r2
 800403e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004044:	1c5a      	adds	r2, r3, #1
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800404e:	3b01      	subs	r3, #1
 8004050:	b29a      	uxth	r2, r3
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800405a:	b29b      	uxth	r3, r3
 800405c:	3b01      	subs	r3, #1
 800405e:	b29a      	uxth	r2, r3
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	695b      	ldr	r3, [r3, #20]
 800406a:	f003 0304 	and.w	r3, r3, #4
 800406e:	2b04      	cmp	r3, #4
 8004070:	d124      	bne.n	80040bc <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004076:	2b03      	cmp	r3, #3
 8004078:	d107      	bne.n	800408a <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004088:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	691a      	ldr	r2, [r3, #16]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004094:	b2d2      	uxtb	r2, r2
 8004096:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800409c:	1c5a      	adds	r2, r3, #1
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040a6:	3b01      	subs	r3, #1
 80040a8:	b29a      	uxth	r2, r3
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	3b01      	subs	r3, #1
 80040b6:	b29a      	uxth	r2, r3
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	f47f ae88 	bne.w	8003dd6 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2220      	movs	r2, #32
 80040ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2200      	movs	r2, #0
 80040da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80040de:	2300      	movs	r3, #0
 80040e0:	e000      	b.n	80040e4 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80040e2:	2302      	movs	r3, #2
  }
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3728      	adds	r7, #40	@ 0x28
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	00010004 	.word	0x00010004
 80040f0:	20000008 	.word	0x20000008
 80040f4:	14f8b589 	.word	0x14f8b589

080040f8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b088      	sub	sp, #32
 80040fc:	af02      	add	r7, sp, #8
 80040fe:	60f8      	str	r0, [r7, #12]
 8004100:	607a      	str	r2, [r7, #4]
 8004102:	603b      	str	r3, [r7, #0]
 8004104:	460b      	mov	r3, r1
 8004106:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800410c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	2b08      	cmp	r3, #8
 8004112:	d006      	beq.n	8004122 <I2C_MasterRequestWrite+0x2a>
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	2b01      	cmp	r3, #1
 8004118:	d003      	beq.n	8004122 <I2C_MasterRequestWrite+0x2a>
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004120:	d108      	bne.n	8004134 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004130:	601a      	str	r2, [r3, #0]
 8004132:	e00b      	b.n	800414c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004138:	2b12      	cmp	r3, #18
 800413a:	d107      	bne.n	800414c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800414a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	9300      	str	r3, [sp, #0]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2200      	movs	r2, #0
 8004154:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004158:	68f8      	ldr	r0, [r7, #12]
 800415a:	f000 fa05 	bl	8004568 <I2C_WaitOnFlagUntilTimeout>
 800415e:	4603      	mov	r3, r0
 8004160:	2b00      	cmp	r3, #0
 8004162:	d00d      	beq.n	8004180 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800416e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004172:	d103      	bne.n	800417c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800417a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800417c:	2303      	movs	r3, #3
 800417e:	e035      	b.n	80041ec <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	691b      	ldr	r3, [r3, #16]
 8004184:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004188:	d108      	bne.n	800419c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800418a:	897b      	ldrh	r3, [r7, #10]
 800418c:	b2db      	uxtb	r3, r3
 800418e:	461a      	mov	r2, r3
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004198:	611a      	str	r2, [r3, #16]
 800419a:	e01b      	b.n	80041d4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800419c:	897b      	ldrh	r3, [r7, #10]
 800419e:	11db      	asrs	r3, r3, #7
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	f003 0306 	and.w	r3, r3, #6
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	f063 030f 	orn	r3, r3, #15
 80041ac:	b2da      	uxtb	r2, r3
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	687a      	ldr	r2, [r7, #4]
 80041b8:	490e      	ldr	r1, [pc, #56]	@ (80041f4 <I2C_MasterRequestWrite+0xfc>)
 80041ba:	68f8      	ldr	r0, [r7, #12]
 80041bc:	f000 fa4e 	bl	800465c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d001      	beq.n	80041ca <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e010      	b.n	80041ec <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80041ca:	897b      	ldrh	r3, [r7, #10]
 80041cc:	b2da      	uxtb	r2, r3
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	4907      	ldr	r1, [pc, #28]	@ (80041f8 <I2C_MasterRequestWrite+0x100>)
 80041da:	68f8      	ldr	r0, [r7, #12]
 80041dc:	f000 fa3e 	bl	800465c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d001      	beq.n	80041ea <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e000      	b.n	80041ec <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80041ea:	2300      	movs	r3, #0
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3718      	adds	r7, #24
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	00010008 	.word	0x00010008
 80041f8:	00010002 	.word	0x00010002

080041fc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b088      	sub	sp, #32
 8004200:	af02      	add	r7, sp, #8
 8004202:	60f8      	str	r0, [r7, #12]
 8004204:	607a      	str	r2, [r7, #4]
 8004206:	603b      	str	r3, [r7, #0]
 8004208:	460b      	mov	r3, r1
 800420a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004210:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004220:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	2b08      	cmp	r3, #8
 8004226:	d006      	beq.n	8004236 <I2C_MasterRequestRead+0x3a>
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	2b01      	cmp	r3, #1
 800422c:	d003      	beq.n	8004236 <I2C_MasterRequestRead+0x3a>
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004234:	d108      	bne.n	8004248 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004244:	601a      	str	r2, [r3, #0]
 8004246:	e00b      	b.n	8004260 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800424c:	2b11      	cmp	r3, #17
 800424e:	d107      	bne.n	8004260 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800425e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	9300      	str	r3, [sp, #0]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800426c:	68f8      	ldr	r0, [r7, #12]
 800426e:	f000 f97b 	bl	8004568 <I2C_WaitOnFlagUntilTimeout>
 8004272:	4603      	mov	r3, r0
 8004274:	2b00      	cmp	r3, #0
 8004276:	d00d      	beq.n	8004294 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004282:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004286:	d103      	bne.n	8004290 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800428e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004290:	2303      	movs	r3, #3
 8004292:	e079      	b.n	8004388 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	691b      	ldr	r3, [r3, #16]
 8004298:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800429c:	d108      	bne.n	80042b0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800429e:	897b      	ldrh	r3, [r7, #10]
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	f043 0301 	orr.w	r3, r3, #1
 80042a6:	b2da      	uxtb	r2, r3
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	611a      	str	r2, [r3, #16]
 80042ae:	e05f      	b.n	8004370 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80042b0:	897b      	ldrh	r3, [r7, #10]
 80042b2:	11db      	asrs	r3, r3, #7
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	f003 0306 	and.w	r3, r3, #6
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	f063 030f 	orn	r3, r3, #15
 80042c0:	b2da      	uxtb	r2, r3
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	4930      	ldr	r1, [pc, #192]	@ (8004390 <I2C_MasterRequestRead+0x194>)
 80042ce:	68f8      	ldr	r0, [r7, #12]
 80042d0:	f000 f9c4 	bl	800465c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042d4:	4603      	mov	r3, r0
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d001      	beq.n	80042de <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e054      	b.n	8004388 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80042de:	897b      	ldrh	r3, [r7, #10]
 80042e0:	b2da      	uxtb	r2, r3
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	4929      	ldr	r1, [pc, #164]	@ (8004394 <I2C_MasterRequestRead+0x198>)
 80042ee:	68f8      	ldr	r0, [r7, #12]
 80042f0:	f000 f9b4 	bl	800465c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042f4:	4603      	mov	r3, r0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d001      	beq.n	80042fe <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e044      	b.n	8004388 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042fe:	2300      	movs	r3, #0
 8004300:	613b      	str	r3, [r7, #16]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	695b      	ldr	r3, [r3, #20]
 8004308:	613b      	str	r3, [r7, #16]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	699b      	ldr	r3, [r3, #24]
 8004310:	613b      	str	r3, [r7, #16]
 8004312:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004322:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	9300      	str	r3, [sp, #0]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004330:	68f8      	ldr	r0, [r7, #12]
 8004332:	f000 f919 	bl	8004568 <I2C_WaitOnFlagUntilTimeout>
 8004336:	4603      	mov	r3, r0
 8004338:	2b00      	cmp	r3, #0
 800433a:	d00d      	beq.n	8004358 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004346:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800434a:	d103      	bne.n	8004354 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004352:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8004354:	2303      	movs	r3, #3
 8004356:	e017      	b.n	8004388 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004358:	897b      	ldrh	r3, [r7, #10]
 800435a:	11db      	asrs	r3, r3, #7
 800435c:	b2db      	uxtb	r3, r3
 800435e:	f003 0306 	and.w	r3, r3, #6
 8004362:	b2db      	uxtb	r3, r3
 8004364:	f063 030e 	orn	r3, r3, #14
 8004368:	b2da      	uxtb	r2, r3
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	4907      	ldr	r1, [pc, #28]	@ (8004394 <I2C_MasterRequestRead+0x198>)
 8004376:	68f8      	ldr	r0, [r7, #12]
 8004378:	f000 f970 	bl	800465c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d001      	beq.n	8004386 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e000      	b.n	8004388 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004386:	2300      	movs	r3, #0
}
 8004388:	4618      	mov	r0, r3
 800438a:	3718      	adds	r7, #24
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}
 8004390:	00010008 	.word	0x00010008
 8004394:	00010002 	.word	0x00010002

08004398 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b088      	sub	sp, #32
 800439c:	af02      	add	r7, sp, #8
 800439e:	60f8      	str	r0, [r7, #12]
 80043a0:	4608      	mov	r0, r1
 80043a2:	4611      	mov	r1, r2
 80043a4:	461a      	mov	r2, r3
 80043a6:	4603      	mov	r3, r0
 80043a8:	817b      	strh	r3, [r7, #10]
 80043aa:	460b      	mov	r3, r1
 80043ac:	813b      	strh	r3, [r7, #8]
 80043ae:	4613      	mov	r3, r2
 80043b0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80043c0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80043d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d4:	9300      	str	r3, [sp, #0]
 80043d6:	6a3b      	ldr	r3, [r7, #32]
 80043d8:	2200      	movs	r2, #0
 80043da:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80043de:	68f8      	ldr	r0, [r7, #12]
 80043e0:	f000 f8c2 	bl	8004568 <I2C_WaitOnFlagUntilTimeout>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d00d      	beq.n	8004406 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043f8:	d103      	bne.n	8004402 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004400:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004402:	2303      	movs	r3, #3
 8004404:	e0aa      	b.n	800455c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004406:	897b      	ldrh	r3, [r7, #10]
 8004408:	b2db      	uxtb	r3, r3
 800440a:	461a      	mov	r2, r3
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004414:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004418:	6a3a      	ldr	r2, [r7, #32]
 800441a:	4952      	ldr	r1, [pc, #328]	@ (8004564 <I2C_RequestMemoryRead+0x1cc>)
 800441c:	68f8      	ldr	r0, [r7, #12]
 800441e:	f000 f91d 	bl	800465c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d001      	beq.n	800442c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e097      	b.n	800455c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800442c:	2300      	movs	r3, #0
 800442e:	617b      	str	r3, [r7, #20]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	695b      	ldr	r3, [r3, #20]
 8004436:	617b      	str	r3, [r7, #20]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	699b      	ldr	r3, [r3, #24]
 800443e:	617b      	str	r3, [r7, #20]
 8004440:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004442:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004444:	6a39      	ldr	r1, [r7, #32]
 8004446:	68f8      	ldr	r0, [r7, #12]
 8004448:	f000 f9a8 	bl	800479c <I2C_WaitOnTXEFlagUntilTimeout>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	d00d      	beq.n	800446e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004456:	2b04      	cmp	r3, #4
 8004458:	d107      	bne.n	800446a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004468:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e076      	b.n	800455c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800446e:	88fb      	ldrh	r3, [r7, #6]
 8004470:	2b01      	cmp	r3, #1
 8004472:	d105      	bne.n	8004480 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004474:	893b      	ldrh	r3, [r7, #8]
 8004476:	b2da      	uxtb	r2, r3
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	611a      	str	r2, [r3, #16]
 800447e:	e021      	b.n	80044c4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004480:	893b      	ldrh	r3, [r7, #8]
 8004482:	0a1b      	lsrs	r3, r3, #8
 8004484:	b29b      	uxth	r3, r3
 8004486:	b2da      	uxtb	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800448e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004490:	6a39      	ldr	r1, [r7, #32]
 8004492:	68f8      	ldr	r0, [r7, #12]
 8004494:	f000 f982 	bl	800479c <I2C_WaitOnTXEFlagUntilTimeout>
 8004498:	4603      	mov	r3, r0
 800449a:	2b00      	cmp	r3, #0
 800449c:	d00d      	beq.n	80044ba <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a2:	2b04      	cmp	r3, #4
 80044a4:	d107      	bne.n	80044b6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044b4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e050      	b.n	800455c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80044ba:	893b      	ldrh	r3, [r7, #8]
 80044bc:	b2da      	uxtb	r2, r3
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044c6:	6a39      	ldr	r1, [r7, #32]
 80044c8:	68f8      	ldr	r0, [r7, #12]
 80044ca:	f000 f967 	bl	800479c <I2C_WaitOnTXEFlagUntilTimeout>
 80044ce:	4603      	mov	r3, r0
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d00d      	beq.n	80044f0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044d8:	2b04      	cmp	r3, #4
 80044da:	d107      	bne.n	80044ec <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044ea:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e035      	b.n	800455c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044fe:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004502:	9300      	str	r3, [sp, #0]
 8004504:	6a3b      	ldr	r3, [r7, #32]
 8004506:	2200      	movs	r2, #0
 8004508:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800450c:	68f8      	ldr	r0, [r7, #12]
 800450e:	f000 f82b 	bl	8004568 <I2C_WaitOnFlagUntilTimeout>
 8004512:	4603      	mov	r3, r0
 8004514:	2b00      	cmp	r3, #0
 8004516:	d00d      	beq.n	8004534 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004522:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004526:	d103      	bne.n	8004530 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800452e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004530:	2303      	movs	r3, #3
 8004532:	e013      	b.n	800455c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004534:	897b      	ldrh	r3, [r7, #10]
 8004536:	b2db      	uxtb	r3, r3
 8004538:	f043 0301 	orr.w	r3, r3, #1
 800453c:	b2da      	uxtb	r2, r3
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004546:	6a3a      	ldr	r2, [r7, #32]
 8004548:	4906      	ldr	r1, [pc, #24]	@ (8004564 <I2C_RequestMemoryRead+0x1cc>)
 800454a:	68f8      	ldr	r0, [r7, #12]
 800454c:	f000 f886 	bl	800465c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004550:	4603      	mov	r3, r0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d001      	beq.n	800455a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e000      	b.n	800455c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800455a:	2300      	movs	r3, #0
}
 800455c:	4618      	mov	r0, r3
 800455e:	3718      	adds	r7, #24
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}
 8004564:	00010002 	.word	0x00010002

08004568 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b084      	sub	sp, #16
 800456c:	af00      	add	r7, sp, #0
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	603b      	str	r3, [r7, #0]
 8004574:	4613      	mov	r3, r2
 8004576:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004578:	e048      	b.n	800460c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004580:	d044      	beq.n	800460c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004582:	f7fd fecd 	bl	8002320 <HAL_GetTick>
 8004586:	4602      	mov	r2, r0
 8004588:	69bb      	ldr	r3, [r7, #24]
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	683a      	ldr	r2, [r7, #0]
 800458e:	429a      	cmp	r2, r3
 8004590:	d302      	bcc.n	8004598 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d139      	bne.n	800460c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	0c1b      	lsrs	r3, r3, #16
 800459c:	b2db      	uxtb	r3, r3
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d10d      	bne.n	80045be <I2C_WaitOnFlagUntilTimeout+0x56>
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	695b      	ldr	r3, [r3, #20]
 80045a8:	43da      	mvns	r2, r3
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	4013      	ands	r3, r2
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	bf0c      	ite	eq
 80045b4:	2301      	moveq	r3, #1
 80045b6:	2300      	movne	r3, #0
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	461a      	mov	r2, r3
 80045bc:	e00c      	b.n	80045d8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	699b      	ldr	r3, [r3, #24]
 80045c4:	43da      	mvns	r2, r3
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	4013      	ands	r3, r2
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	bf0c      	ite	eq
 80045d0:	2301      	moveq	r3, #1
 80045d2:	2300      	movne	r3, #0
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	461a      	mov	r2, r3
 80045d8:	79fb      	ldrb	r3, [r7, #7]
 80045da:	429a      	cmp	r2, r3
 80045dc:	d116      	bne.n	800460c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2200      	movs	r2, #0
 80045e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2220      	movs	r2, #32
 80045e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2200      	movs	r2, #0
 80045f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f8:	f043 0220 	orr.w	r2, r3, #32
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2200      	movs	r2, #0
 8004604:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e023      	b.n	8004654 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	0c1b      	lsrs	r3, r3, #16
 8004610:	b2db      	uxtb	r3, r3
 8004612:	2b01      	cmp	r3, #1
 8004614:	d10d      	bne.n	8004632 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	695b      	ldr	r3, [r3, #20]
 800461c:	43da      	mvns	r2, r3
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	4013      	ands	r3, r2
 8004622:	b29b      	uxth	r3, r3
 8004624:	2b00      	cmp	r3, #0
 8004626:	bf0c      	ite	eq
 8004628:	2301      	moveq	r3, #1
 800462a:	2300      	movne	r3, #0
 800462c:	b2db      	uxtb	r3, r3
 800462e:	461a      	mov	r2, r3
 8004630:	e00c      	b.n	800464c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	699b      	ldr	r3, [r3, #24]
 8004638:	43da      	mvns	r2, r3
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	4013      	ands	r3, r2
 800463e:	b29b      	uxth	r3, r3
 8004640:	2b00      	cmp	r3, #0
 8004642:	bf0c      	ite	eq
 8004644:	2301      	moveq	r3, #1
 8004646:	2300      	movne	r3, #0
 8004648:	b2db      	uxtb	r3, r3
 800464a:	461a      	mov	r2, r3
 800464c:	79fb      	ldrb	r3, [r7, #7]
 800464e:	429a      	cmp	r2, r3
 8004650:	d093      	beq.n	800457a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004652:	2300      	movs	r3, #0
}
 8004654:	4618      	mov	r0, r3
 8004656:	3710      	adds	r7, #16
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	60f8      	str	r0, [r7, #12]
 8004664:	60b9      	str	r1, [r7, #8]
 8004666:	607a      	str	r2, [r7, #4]
 8004668:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800466a:	e071      	b.n	8004750 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	695b      	ldr	r3, [r3, #20]
 8004672:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004676:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800467a:	d123      	bne.n	80046c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800468a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004694:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2200      	movs	r2, #0
 800469a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2220      	movs	r2, #32
 80046a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b0:	f043 0204 	orr.w	r2, r3, #4
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	e067      	b.n	8004794 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ca:	d041      	beq.n	8004750 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046cc:	f7fd fe28 	bl	8002320 <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	429a      	cmp	r2, r3
 80046da:	d302      	bcc.n	80046e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d136      	bne.n	8004750 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	0c1b      	lsrs	r3, r3, #16
 80046e6:	b2db      	uxtb	r3, r3
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d10c      	bne.n	8004706 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	695b      	ldr	r3, [r3, #20]
 80046f2:	43da      	mvns	r2, r3
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	4013      	ands	r3, r2
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	bf14      	ite	ne
 80046fe:	2301      	movne	r3, #1
 8004700:	2300      	moveq	r3, #0
 8004702:	b2db      	uxtb	r3, r3
 8004704:	e00b      	b.n	800471e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	699b      	ldr	r3, [r3, #24]
 800470c:	43da      	mvns	r2, r3
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	4013      	ands	r3, r2
 8004712:	b29b      	uxth	r3, r3
 8004714:	2b00      	cmp	r3, #0
 8004716:	bf14      	ite	ne
 8004718:	2301      	movne	r3, #1
 800471a:	2300      	moveq	r3, #0
 800471c:	b2db      	uxtb	r3, r3
 800471e:	2b00      	cmp	r3, #0
 8004720:	d016      	beq.n	8004750 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2200      	movs	r2, #0
 8004726:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2220      	movs	r2, #32
 800472c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2200      	movs	r2, #0
 8004734:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800473c:	f043 0220 	orr.w	r2, r3, #32
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2200      	movs	r2, #0
 8004748:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	e021      	b.n	8004794 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	0c1b      	lsrs	r3, r3, #16
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2b01      	cmp	r3, #1
 8004758:	d10c      	bne.n	8004774 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	695b      	ldr	r3, [r3, #20]
 8004760:	43da      	mvns	r2, r3
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	4013      	ands	r3, r2
 8004766:	b29b      	uxth	r3, r3
 8004768:	2b00      	cmp	r3, #0
 800476a:	bf14      	ite	ne
 800476c:	2301      	movne	r3, #1
 800476e:	2300      	moveq	r3, #0
 8004770:	b2db      	uxtb	r3, r3
 8004772:	e00b      	b.n	800478c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	699b      	ldr	r3, [r3, #24]
 800477a:	43da      	mvns	r2, r3
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	4013      	ands	r3, r2
 8004780:	b29b      	uxth	r3, r3
 8004782:	2b00      	cmp	r3, #0
 8004784:	bf14      	ite	ne
 8004786:	2301      	movne	r3, #1
 8004788:	2300      	moveq	r3, #0
 800478a:	b2db      	uxtb	r3, r3
 800478c:	2b00      	cmp	r3, #0
 800478e:	f47f af6d 	bne.w	800466c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004792:	2300      	movs	r3, #0
}
 8004794:	4618      	mov	r0, r3
 8004796:	3710      	adds	r7, #16
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}

0800479c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	60f8      	str	r0, [r7, #12]
 80047a4:	60b9      	str	r1, [r7, #8]
 80047a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047a8:	e034      	b.n	8004814 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047aa:	68f8      	ldr	r0, [r7, #12]
 80047ac:	f000 f8e3 	bl	8004976 <I2C_IsAcknowledgeFailed>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d001      	beq.n	80047ba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e034      	b.n	8004824 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047c0:	d028      	beq.n	8004814 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047c2:	f7fd fdad 	bl	8002320 <HAL_GetTick>
 80047c6:	4602      	mov	r2, r0
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	1ad3      	subs	r3, r2, r3
 80047cc:	68ba      	ldr	r2, [r7, #8]
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d302      	bcc.n	80047d8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d11d      	bne.n	8004814 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	695b      	ldr	r3, [r3, #20]
 80047de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047e2:	2b80      	cmp	r3, #128	@ 0x80
 80047e4:	d016      	beq.n	8004814 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2200      	movs	r2, #0
 80047ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2220      	movs	r2, #32
 80047f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2200      	movs	r2, #0
 80047f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004800:	f043 0220 	orr.w	r2, r3, #32
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2200      	movs	r2, #0
 800480c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	e007      	b.n	8004824 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	695b      	ldr	r3, [r3, #20]
 800481a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800481e:	2b80      	cmp	r3, #128	@ 0x80
 8004820:	d1c3      	bne.n	80047aa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004822:	2300      	movs	r3, #0
}
 8004824:	4618      	mov	r0, r3
 8004826:	3710      	adds	r7, #16
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}

0800482c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b084      	sub	sp, #16
 8004830:	af00      	add	r7, sp, #0
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	60b9      	str	r1, [r7, #8]
 8004836:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004838:	e034      	b.n	80048a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800483a:	68f8      	ldr	r0, [r7, #12]
 800483c:	f000 f89b 	bl	8004976 <I2C_IsAcknowledgeFailed>
 8004840:	4603      	mov	r3, r0
 8004842:	2b00      	cmp	r3, #0
 8004844:	d001      	beq.n	800484a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e034      	b.n	80048b4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004850:	d028      	beq.n	80048a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004852:	f7fd fd65 	bl	8002320 <HAL_GetTick>
 8004856:	4602      	mov	r2, r0
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	1ad3      	subs	r3, r2, r3
 800485c:	68ba      	ldr	r2, [r7, #8]
 800485e:	429a      	cmp	r2, r3
 8004860:	d302      	bcc.n	8004868 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d11d      	bne.n	80048a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	695b      	ldr	r3, [r3, #20]
 800486e:	f003 0304 	and.w	r3, r3, #4
 8004872:	2b04      	cmp	r3, #4
 8004874:	d016      	beq.n	80048a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2200      	movs	r2, #0
 800487a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2220      	movs	r2, #32
 8004880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2200      	movs	r2, #0
 8004888:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004890:	f043 0220 	orr.w	r2, r3, #32
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2200      	movs	r2, #0
 800489c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e007      	b.n	80048b4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	695b      	ldr	r3, [r3, #20]
 80048aa:	f003 0304 	and.w	r3, r3, #4
 80048ae:	2b04      	cmp	r3, #4
 80048b0:	d1c3      	bne.n	800483a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80048b2:	2300      	movs	r3, #0
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	3710      	adds	r7, #16
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}

080048bc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b084      	sub	sp, #16
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	60f8      	str	r0, [r7, #12]
 80048c4:	60b9      	str	r1, [r7, #8]
 80048c6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80048c8:	e049      	b.n	800495e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	695b      	ldr	r3, [r3, #20]
 80048d0:	f003 0310 	and.w	r3, r3, #16
 80048d4:	2b10      	cmp	r3, #16
 80048d6:	d119      	bne.n	800490c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f06f 0210 	mvn.w	r2, #16
 80048e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2200      	movs	r2, #0
 80048e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2220      	movs	r2, #32
 80048ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2200      	movs	r2, #0
 8004904:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e030      	b.n	800496e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800490c:	f7fd fd08 	bl	8002320 <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	68ba      	ldr	r2, [r7, #8]
 8004918:	429a      	cmp	r2, r3
 800491a:	d302      	bcc.n	8004922 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d11d      	bne.n	800495e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	695b      	ldr	r3, [r3, #20]
 8004928:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800492c:	2b40      	cmp	r3, #64	@ 0x40
 800492e:	d016      	beq.n	800495e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2200      	movs	r2, #0
 8004934:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2220      	movs	r2, #32
 800493a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2200      	movs	r2, #0
 8004942:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800494a:	f043 0220 	orr.w	r2, r3, #32
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2200      	movs	r2, #0
 8004956:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	e007      	b.n	800496e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	695b      	ldr	r3, [r3, #20]
 8004964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004968:	2b40      	cmp	r3, #64	@ 0x40
 800496a:	d1ae      	bne.n	80048ca <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800496c:	2300      	movs	r3, #0
}
 800496e:	4618      	mov	r0, r3
 8004970:	3710      	adds	r7, #16
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}

08004976 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004976:	b480      	push	{r7}
 8004978:	b083      	sub	sp, #12
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	695b      	ldr	r3, [r3, #20]
 8004984:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004988:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800498c:	d11b      	bne.n	80049c6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004996:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2220      	movs	r2, #32
 80049a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2200      	movs	r2, #0
 80049aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b2:	f043 0204 	orr.w	r2, r3, #4
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e000      	b.n	80049c8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80049c6:	2300      	movs	r3, #0
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	370c      	adds	r7, #12
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bc80      	pop	{r7}
 80049d0:	4770      	bx	lr
	...

080049d4 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	460b      	mov	r3, r1
 80049de:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80049e0:	4b09      	ldr	r3, [pc, #36]	@ (8004a08 <HAL_PWR_EnterSLEEPMode+0x34>)
 80049e2:	691b      	ldr	r3, [r3, #16]
 80049e4:	4a08      	ldr	r2, [pc, #32]	@ (8004a08 <HAL_PWR_EnterSLEEPMode+0x34>)
 80049e6:	f023 0304 	bic.w	r3, r3, #4
 80049ea:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80049ec:	78fb      	ldrb	r3, [r7, #3]
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	d101      	bne.n	80049f6 <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80049f2:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 80049f4:	e002      	b.n	80049fc <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 80049f6:	bf40      	sev
    __WFE();
 80049f8:	bf20      	wfe
    __WFE();
 80049fa:	bf20      	wfe
}
 80049fc:	bf00      	nop
 80049fe:	370c      	adds	r7, #12
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bc80      	pop	{r7}
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	e000ed00 	.word	0xe000ed00

08004a0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b086      	sub	sp, #24
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d101      	bne.n	8004a1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e272      	b.n	8004f04 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 0301 	and.w	r3, r3, #1
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	f000 8087 	beq.w	8004b3a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a2c:	4b92      	ldr	r3, [pc, #584]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	f003 030c 	and.w	r3, r3, #12
 8004a34:	2b04      	cmp	r3, #4
 8004a36:	d00c      	beq.n	8004a52 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004a38:	4b8f      	ldr	r3, [pc, #572]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	f003 030c 	and.w	r3, r3, #12
 8004a40:	2b08      	cmp	r3, #8
 8004a42:	d112      	bne.n	8004a6a <HAL_RCC_OscConfig+0x5e>
 8004a44:	4b8c      	ldr	r3, [pc, #560]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a50:	d10b      	bne.n	8004a6a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a52:	4b89      	ldr	r3, [pc, #548]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d06c      	beq.n	8004b38 <HAL_RCC_OscConfig+0x12c>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d168      	bne.n	8004b38 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e24c      	b.n	8004f04 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a72:	d106      	bne.n	8004a82 <HAL_RCC_OscConfig+0x76>
 8004a74:	4b80      	ldr	r3, [pc, #512]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a7f      	ldr	r2, [pc, #508]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004a7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a7e:	6013      	str	r3, [r2, #0]
 8004a80:	e02e      	b.n	8004ae0 <HAL_RCC_OscConfig+0xd4>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d10c      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x98>
 8004a8a:	4b7b      	ldr	r3, [pc, #492]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a7a      	ldr	r2, [pc, #488]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004a90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a94:	6013      	str	r3, [r2, #0]
 8004a96:	4b78      	ldr	r3, [pc, #480]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a77      	ldr	r2, [pc, #476]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004a9c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004aa0:	6013      	str	r3, [r2, #0]
 8004aa2:	e01d      	b.n	8004ae0 <HAL_RCC_OscConfig+0xd4>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004aac:	d10c      	bne.n	8004ac8 <HAL_RCC_OscConfig+0xbc>
 8004aae:	4b72      	ldr	r3, [pc, #456]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a71      	ldr	r2, [pc, #452]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004ab4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ab8:	6013      	str	r3, [r2, #0]
 8004aba:	4b6f      	ldr	r3, [pc, #444]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a6e      	ldr	r2, [pc, #440]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004ac0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ac4:	6013      	str	r3, [r2, #0]
 8004ac6:	e00b      	b.n	8004ae0 <HAL_RCC_OscConfig+0xd4>
 8004ac8:	4b6b      	ldr	r3, [pc, #428]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a6a      	ldr	r2, [pc, #424]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004ace:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ad2:	6013      	str	r3, [r2, #0]
 8004ad4:	4b68      	ldr	r3, [pc, #416]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a67      	ldr	r2, [pc, #412]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004ada:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ade:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d013      	beq.n	8004b10 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ae8:	f7fd fc1a 	bl	8002320 <HAL_GetTick>
 8004aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aee:	e008      	b.n	8004b02 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004af0:	f7fd fc16 	bl	8002320 <HAL_GetTick>
 8004af4:	4602      	mov	r2, r0
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	2b64      	cmp	r3, #100	@ 0x64
 8004afc:	d901      	bls.n	8004b02 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e200      	b.n	8004f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b02:	4b5d      	ldr	r3, [pc, #372]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d0f0      	beq.n	8004af0 <HAL_RCC_OscConfig+0xe4>
 8004b0e:	e014      	b.n	8004b3a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b10:	f7fd fc06 	bl	8002320 <HAL_GetTick>
 8004b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b16:	e008      	b.n	8004b2a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b18:	f7fd fc02 	bl	8002320 <HAL_GetTick>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	2b64      	cmp	r3, #100	@ 0x64
 8004b24:	d901      	bls.n	8004b2a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e1ec      	b.n	8004f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b2a:	4b53      	ldr	r3, [pc, #332]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d1f0      	bne.n	8004b18 <HAL_RCC_OscConfig+0x10c>
 8004b36:	e000      	b.n	8004b3a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f003 0302 	and.w	r3, r3, #2
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d063      	beq.n	8004c0e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b46:	4b4c      	ldr	r3, [pc, #304]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	f003 030c 	and.w	r3, r3, #12
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d00b      	beq.n	8004b6a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004b52:	4b49      	ldr	r3, [pc, #292]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	f003 030c 	and.w	r3, r3, #12
 8004b5a:	2b08      	cmp	r3, #8
 8004b5c:	d11c      	bne.n	8004b98 <HAL_RCC_OscConfig+0x18c>
 8004b5e:	4b46      	ldr	r3, [pc, #280]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d116      	bne.n	8004b98 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b6a:	4b43      	ldr	r3, [pc, #268]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 0302 	and.w	r3, r3, #2
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d005      	beq.n	8004b82 <HAL_RCC_OscConfig+0x176>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	691b      	ldr	r3, [r3, #16]
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d001      	beq.n	8004b82 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e1c0      	b.n	8004f04 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b82:	4b3d      	ldr	r3, [pc, #244]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	695b      	ldr	r3, [r3, #20]
 8004b8e:	00db      	lsls	r3, r3, #3
 8004b90:	4939      	ldr	r1, [pc, #228]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004b92:	4313      	orrs	r3, r2
 8004b94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b96:	e03a      	b.n	8004c0e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	691b      	ldr	r3, [r3, #16]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d020      	beq.n	8004be2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ba0:	4b36      	ldr	r3, [pc, #216]	@ (8004c7c <HAL_RCC_OscConfig+0x270>)
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ba6:	f7fd fbbb 	bl	8002320 <HAL_GetTick>
 8004baa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bac:	e008      	b.n	8004bc0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bae:	f7fd fbb7 	bl	8002320 <HAL_GetTick>
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	1ad3      	subs	r3, r2, r3
 8004bb8:	2b02      	cmp	r3, #2
 8004bba:	d901      	bls.n	8004bc0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e1a1      	b.n	8004f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bc0:	4b2d      	ldr	r3, [pc, #180]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 0302 	and.w	r3, r3, #2
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d0f0      	beq.n	8004bae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bcc:	4b2a      	ldr	r3, [pc, #168]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	695b      	ldr	r3, [r3, #20]
 8004bd8:	00db      	lsls	r3, r3, #3
 8004bda:	4927      	ldr	r1, [pc, #156]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	600b      	str	r3, [r1, #0]
 8004be0:	e015      	b.n	8004c0e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004be2:	4b26      	ldr	r3, [pc, #152]	@ (8004c7c <HAL_RCC_OscConfig+0x270>)
 8004be4:	2200      	movs	r2, #0
 8004be6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004be8:	f7fd fb9a 	bl	8002320 <HAL_GetTick>
 8004bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bee:	e008      	b.n	8004c02 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bf0:	f7fd fb96 	bl	8002320 <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d901      	bls.n	8004c02 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e180      	b.n	8004f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c02:	4b1d      	ldr	r3, [pc, #116]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0302 	and.w	r3, r3, #2
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d1f0      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 0308 	and.w	r3, r3, #8
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d03a      	beq.n	8004c90 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	699b      	ldr	r3, [r3, #24]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d019      	beq.n	8004c56 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c22:	4b17      	ldr	r3, [pc, #92]	@ (8004c80 <HAL_RCC_OscConfig+0x274>)
 8004c24:	2201      	movs	r2, #1
 8004c26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c28:	f7fd fb7a 	bl	8002320 <HAL_GetTick>
 8004c2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c2e:	e008      	b.n	8004c42 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c30:	f7fd fb76 	bl	8002320 <HAL_GetTick>
 8004c34:	4602      	mov	r2, r0
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	2b02      	cmp	r3, #2
 8004c3c:	d901      	bls.n	8004c42 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004c3e:	2303      	movs	r3, #3
 8004c40:	e160      	b.n	8004f04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c42:	4b0d      	ldr	r3, [pc, #52]	@ (8004c78 <HAL_RCC_OscConfig+0x26c>)
 8004c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c46:	f003 0302 	and.w	r3, r3, #2
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d0f0      	beq.n	8004c30 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004c4e:	2001      	movs	r0, #1
 8004c50:	f000 face 	bl	80051f0 <RCC_Delay>
 8004c54:	e01c      	b.n	8004c90 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c56:	4b0a      	ldr	r3, [pc, #40]	@ (8004c80 <HAL_RCC_OscConfig+0x274>)
 8004c58:	2200      	movs	r2, #0
 8004c5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c5c:	f7fd fb60 	bl	8002320 <HAL_GetTick>
 8004c60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c62:	e00f      	b.n	8004c84 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c64:	f7fd fb5c 	bl	8002320 <HAL_GetTick>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	1ad3      	subs	r3, r2, r3
 8004c6e:	2b02      	cmp	r3, #2
 8004c70:	d908      	bls.n	8004c84 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004c72:	2303      	movs	r3, #3
 8004c74:	e146      	b.n	8004f04 <HAL_RCC_OscConfig+0x4f8>
 8004c76:	bf00      	nop
 8004c78:	40021000 	.word	0x40021000
 8004c7c:	42420000 	.word	0x42420000
 8004c80:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c84:	4b92      	ldr	r3, [pc, #584]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c88:	f003 0302 	and.w	r3, r3, #2
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d1e9      	bne.n	8004c64 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0304 	and.w	r3, r3, #4
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	f000 80a6 	beq.w	8004dea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ca2:	4b8b      	ldr	r3, [pc, #556]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004ca4:	69db      	ldr	r3, [r3, #28]
 8004ca6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d10d      	bne.n	8004cca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cae:	4b88      	ldr	r3, [pc, #544]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004cb0:	69db      	ldr	r3, [r3, #28]
 8004cb2:	4a87      	ldr	r2, [pc, #540]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004cb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cb8:	61d3      	str	r3, [r2, #28]
 8004cba:	4b85      	ldr	r3, [pc, #532]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004cbc:	69db      	ldr	r3, [r3, #28]
 8004cbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cc2:	60bb      	str	r3, [r7, #8]
 8004cc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cca:	4b82      	ldr	r3, [pc, #520]	@ (8004ed4 <HAL_RCC_OscConfig+0x4c8>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d118      	bne.n	8004d08 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cd6:	4b7f      	ldr	r3, [pc, #508]	@ (8004ed4 <HAL_RCC_OscConfig+0x4c8>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a7e      	ldr	r2, [pc, #504]	@ (8004ed4 <HAL_RCC_OscConfig+0x4c8>)
 8004cdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ce0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ce2:	f7fd fb1d 	bl	8002320 <HAL_GetTick>
 8004ce6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ce8:	e008      	b.n	8004cfc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cea:	f7fd fb19 	bl	8002320 <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	2b64      	cmp	r3, #100	@ 0x64
 8004cf6:	d901      	bls.n	8004cfc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	e103      	b.n	8004f04 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cfc:	4b75      	ldr	r3, [pc, #468]	@ (8004ed4 <HAL_RCC_OscConfig+0x4c8>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d0f0      	beq.n	8004cea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d106      	bne.n	8004d1e <HAL_RCC_OscConfig+0x312>
 8004d10:	4b6f      	ldr	r3, [pc, #444]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004d12:	6a1b      	ldr	r3, [r3, #32]
 8004d14:	4a6e      	ldr	r2, [pc, #440]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004d16:	f043 0301 	orr.w	r3, r3, #1
 8004d1a:	6213      	str	r3, [r2, #32]
 8004d1c:	e02d      	b.n	8004d7a <HAL_RCC_OscConfig+0x36e>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d10c      	bne.n	8004d40 <HAL_RCC_OscConfig+0x334>
 8004d26:	4b6a      	ldr	r3, [pc, #424]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004d28:	6a1b      	ldr	r3, [r3, #32]
 8004d2a:	4a69      	ldr	r2, [pc, #420]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004d2c:	f023 0301 	bic.w	r3, r3, #1
 8004d30:	6213      	str	r3, [r2, #32]
 8004d32:	4b67      	ldr	r3, [pc, #412]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004d34:	6a1b      	ldr	r3, [r3, #32]
 8004d36:	4a66      	ldr	r2, [pc, #408]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004d38:	f023 0304 	bic.w	r3, r3, #4
 8004d3c:	6213      	str	r3, [r2, #32]
 8004d3e:	e01c      	b.n	8004d7a <HAL_RCC_OscConfig+0x36e>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	2b05      	cmp	r3, #5
 8004d46:	d10c      	bne.n	8004d62 <HAL_RCC_OscConfig+0x356>
 8004d48:	4b61      	ldr	r3, [pc, #388]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004d4a:	6a1b      	ldr	r3, [r3, #32]
 8004d4c:	4a60      	ldr	r2, [pc, #384]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004d4e:	f043 0304 	orr.w	r3, r3, #4
 8004d52:	6213      	str	r3, [r2, #32]
 8004d54:	4b5e      	ldr	r3, [pc, #376]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004d56:	6a1b      	ldr	r3, [r3, #32]
 8004d58:	4a5d      	ldr	r2, [pc, #372]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004d5a:	f043 0301 	orr.w	r3, r3, #1
 8004d5e:	6213      	str	r3, [r2, #32]
 8004d60:	e00b      	b.n	8004d7a <HAL_RCC_OscConfig+0x36e>
 8004d62:	4b5b      	ldr	r3, [pc, #364]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004d64:	6a1b      	ldr	r3, [r3, #32]
 8004d66:	4a5a      	ldr	r2, [pc, #360]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004d68:	f023 0301 	bic.w	r3, r3, #1
 8004d6c:	6213      	str	r3, [r2, #32]
 8004d6e:	4b58      	ldr	r3, [pc, #352]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004d70:	6a1b      	ldr	r3, [r3, #32]
 8004d72:	4a57      	ldr	r2, [pc, #348]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004d74:	f023 0304 	bic.w	r3, r3, #4
 8004d78:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	68db      	ldr	r3, [r3, #12]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d015      	beq.n	8004dae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d82:	f7fd facd 	bl	8002320 <HAL_GetTick>
 8004d86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d88:	e00a      	b.n	8004da0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d8a:	f7fd fac9 	bl	8002320 <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d901      	bls.n	8004da0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e0b1      	b.n	8004f04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004da0:	4b4b      	ldr	r3, [pc, #300]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004da2:	6a1b      	ldr	r3, [r3, #32]
 8004da4:	f003 0302 	and.w	r3, r3, #2
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d0ee      	beq.n	8004d8a <HAL_RCC_OscConfig+0x37e>
 8004dac:	e014      	b.n	8004dd8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dae:	f7fd fab7 	bl	8002320 <HAL_GetTick>
 8004db2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004db4:	e00a      	b.n	8004dcc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004db6:	f7fd fab3 	bl	8002320 <HAL_GetTick>
 8004dba:	4602      	mov	r2, r0
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	1ad3      	subs	r3, r2, r3
 8004dc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d901      	bls.n	8004dcc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004dc8:	2303      	movs	r3, #3
 8004dca:	e09b      	b.n	8004f04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004dcc:	4b40      	ldr	r3, [pc, #256]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004dce:	6a1b      	ldr	r3, [r3, #32]
 8004dd0:	f003 0302 	and.w	r3, r3, #2
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d1ee      	bne.n	8004db6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004dd8:	7dfb      	ldrb	r3, [r7, #23]
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d105      	bne.n	8004dea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dde:	4b3c      	ldr	r3, [pc, #240]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004de0:	69db      	ldr	r3, [r3, #28]
 8004de2:	4a3b      	ldr	r2, [pc, #236]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004de4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004de8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	69db      	ldr	r3, [r3, #28]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	f000 8087 	beq.w	8004f02 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004df4:	4b36      	ldr	r3, [pc, #216]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	f003 030c 	and.w	r3, r3, #12
 8004dfc:	2b08      	cmp	r3, #8
 8004dfe:	d061      	beq.n	8004ec4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	69db      	ldr	r3, [r3, #28]
 8004e04:	2b02      	cmp	r3, #2
 8004e06:	d146      	bne.n	8004e96 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e08:	4b33      	ldr	r3, [pc, #204]	@ (8004ed8 <HAL_RCC_OscConfig+0x4cc>)
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e0e:	f7fd fa87 	bl	8002320 <HAL_GetTick>
 8004e12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e14:	e008      	b.n	8004e28 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e16:	f7fd fa83 	bl	8002320 <HAL_GetTick>
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	1ad3      	subs	r3, r2, r3
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d901      	bls.n	8004e28 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004e24:	2303      	movs	r3, #3
 8004e26:	e06d      	b.n	8004f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e28:	4b29      	ldr	r3, [pc, #164]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d1f0      	bne.n	8004e16 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6a1b      	ldr	r3, [r3, #32]
 8004e38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e3c:	d108      	bne.n	8004e50 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004e3e:	4b24      	ldr	r3, [pc, #144]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	4921      	ldr	r1, [pc, #132]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e50:	4b1f      	ldr	r3, [pc, #124]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6a19      	ldr	r1, [r3, #32]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e60:	430b      	orrs	r3, r1
 8004e62:	491b      	ldr	r1, [pc, #108]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004e64:	4313      	orrs	r3, r2
 8004e66:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e68:	4b1b      	ldr	r3, [pc, #108]	@ (8004ed8 <HAL_RCC_OscConfig+0x4cc>)
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e6e:	f7fd fa57 	bl	8002320 <HAL_GetTick>
 8004e72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e74:	e008      	b.n	8004e88 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e76:	f7fd fa53 	bl	8002320 <HAL_GetTick>
 8004e7a:	4602      	mov	r2, r0
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	1ad3      	subs	r3, r2, r3
 8004e80:	2b02      	cmp	r3, #2
 8004e82:	d901      	bls.n	8004e88 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004e84:	2303      	movs	r3, #3
 8004e86:	e03d      	b.n	8004f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e88:	4b11      	ldr	r3, [pc, #68]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d0f0      	beq.n	8004e76 <HAL_RCC_OscConfig+0x46a>
 8004e94:	e035      	b.n	8004f02 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e96:	4b10      	ldr	r3, [pc, #64]	@ (8004ed8 <HAL_RCC_OscConfig+0x4cc>)
 8004e98:	2200      	movs	r2, #0
 8004e9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e9c:	f7fd fa40 	bl	8002320 <HAL_GetTick>
 8004ea0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ea2:	e008      	b.n	8004eb6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ea4:	f7fd fa3c 	bl	8002320 <HAL_GetTick>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	2b02      	cmp	r3, #2
 8004eb0:	d901      	bls.n	8004eb6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004eb2:	2303      	movs	r3, #3
 8004eb4:	e026      	b.n	8004f04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004eb6:	4b06      	ldr	r3, [pc, #24]	@ (8004ed0 <HAL_RCC_OscConfig+0x4c4>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d1f0      	bne.n	8004ea4 <HAL_RCC_OscConfig+0x498>
 8004ec2:	e01e      	b.n	8004f02 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	69db      	ldr	r3, [r3, #28]
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d107      	bne.n	8004edc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e019      	b.n	8004f04 <HAL_RCC_OscConfig+0x4f8>
 8004ed0:	40021000 	.word	0x40021000
 8004ed4:	40007000 	.word	0x40007000
 8004ed8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004edc:	4b0b      	ldr	r3, [pc, #44]	@ (8004f0c <HAL_RCC_OscConfig+0x500>)
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6a1b      	ldr	r3, [r3, #32]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d106      	bne.n	8004efe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d001      	beq.n	8004f02 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	e000      	b.n	8004f04 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004f02:	2300      	movs	r3, #0
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3718      	adds	r7, #24
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}
 8004f0c:	40021000 	.word	0x40021000

08004f10 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d101      	bne.n	8004f24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e0d0      	b.n	80050c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f24:	4b6a      	ldr	r3, [pc, #424]	@ (80050d0 <HAL_RCC_ClockConfig+0x1c0>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f003 0307 	and.w	r3, r3, #7
 8004f2c:	683a      	ldr	r2, [r7, #0]
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d910      	bls.n	8004f54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f32:	4b67      	ldr	r3, [pc, #412]	@ (80050d0 <HAL_RCC_ClockConfig+0x1c0>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f023 0207 	bic.w	r2, r3, #7
 8004f3a:	4965      	ldr	r1, [pc, #404]	@ (80050d0 <HAL_RCC_ClockConfig+0x1c0>)
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f42:	4b63      	ldr	r3, [pc, #396]	@ (80050d0 <HAL_RCC_ClockConfig+0x1c0>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 0307 	and.w	r3, r3, #7
 8004f4a:	683a      	ldr	r2, [r7, #0]
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d001      	beq.n	8004f54 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	e0b8      	b.n	80050c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0302 	and.w	r3, r3, #2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d020      	beq.n	8004fa2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 0304 	and.w	r3, r3, #4
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d005      	beq.n	8004f78 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f6c:	4b59      	ldr	r3, [pc, #356]	@ (80050d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	4a58      	ldr	r2, [pc, #352]	@ (80050d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f72:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004f76:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 0308 	and.w	r3, r3, #8
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d005      	beq.n	8004f90 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f84:	4b53      	ldr	r3, [pc, #332]	@ (80050d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	4a52      	ldr	r2, [pc, #328]	@ (80050d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f8a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004f8e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f90:	4b50      	ldr	r3, [pc, #320]	@ (80050d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	494d      	ldr	r1, [pc, #308]	@ (80050d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 0301 	and.w	r3, r3, #1
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d040      	beq.n	8005030 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	d107      	bne.n	8004fc6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fb6:	4b47      	ldr	r3, [pc, #284]	@ (80050d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d115      	bne.n	8004fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e07f      	b.n	80050c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d107      	bne.n	8004fde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fce:	4b41      	ldr	r3, [pc, #260]	@ (80050d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d109      	bne.n	8004fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	e073      	b.n	80050c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fde:	4b3d      	ldr	r3, [pc, #244]	@ (80050d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0302 	and.w	r3, r3, #2
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d101      	bne.n	8004fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e06b      	b.n	80050c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fee:	4b39      	ldr	r3, [pc, #228]	@ (80050d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	f023 0203 	bic.w	r2, r3, #3
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	4936      	ldr	r1, [pc, #216]	@ (80050d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005000:	f7fd f98e 	bl	8002320 <HAL_GetTick>
 8005004:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005006:	e00a      	b.n	800501e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005008:	f7fd f98a 	bl	8002320 <HAL_GetTick>
 800500c:	4602      	mov	r2, r0
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	1ad3      	subs	r3, r2, r3
 8005012:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005016:	4293      	cmp	r3, r2
 8005018:	d901      	bls.n	800501e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e053      	b.n	80050c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800501e:	4b2d      	ldr	r3, [pc, #180]	@ (80050d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	f003 020c 	and.w	r2, r3, #12
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	009b      	lsls	r3, r3, #2
 800502c:	429a      	cmp	r2, r3
 800502e:	d1eb      	bne.n	8005008 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005030:	4b27      	ldr	r3, [pc, #156]	@ (80050d0 <HAL_RCC_ClockConfig+0x1c0>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0307 	and.w	r3, r3, #7
 8005038:	683a      	ldr	r2, [r7, #0]
 800503a:	429a      	cmp	r2, r3
 800503c:	d210      	bcs.n	8005060 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800503e:	4b24      	ldr	r3, [pc, #144]	@ (80050d0 <HAL_RCC_ClockConfig+0x1c0>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f023 0207 	bic.w	r2, r3, #7
 8005046:	4922      	ldr	r1, [pc, #136]	@ (80050d0 <HAL_RCC_ClockConfig+0x1c0>)
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	4313      	orrs	r3, r2
 800504c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800504e:	4b20      	ldr	r3, [pc, #128]	@ (80050d0 <HAL_RCC_ClockConfig+0x1c0>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0307 	and.w	r3, r3, #7
 8005056:	683a      	ldr	r2, [r7, #0]
 8005058:	429a      	cmp	r2, r3
 800505a:	d001      	beq.n	8005060 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	e032      	b.n	80050c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0304 	and.w	r3, r3, #4
 8005068:	2b00      	cmp	r3, #0
 800506a:	d008      	beq.n	800507e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800506c:	4b19      	ldr	r3, [pc, #100]	@ (80050d4 <HAL_RCC_ClockConfig+0x1c4>)
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	68db      	ldr	r3, [r3, #12]
 8005078:	4916      	ldr	r1, [pc, #88]	@ (80050d4 <HAL_RCC_ClockConfig+0x1c4>)
 800507a:	4313      	orrs	r3, r2
 800507c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0308 	and.w	r3, r3, #8
 8005086:	2b00      	cmp	r3, #0
 8005088:	d009      	beq.n	800509e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800508a:	4b12      	ldr	r3, [pc, #72]	@ (80050d4 <HAL_RCC_ClockConfig+0x1c4>)
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	691b      	ldr	r3, [r3, #16]
 8005096:	00db      	lsls	r3, r3, #3
 8005098:	490e      	ldr	r1, [pc, #56]	@ (80050d4 <HAL_RCC_ClockConfig+0x1c4>)
 800509a:	4313      	orrs	r3, r2
 800509c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800509e:	f000 f821 	bl	80050e4 <HAL_RCC_GetSysClockFreq>
 80050a2:	4602      	mov	r2, r0
 80050a4:	4b0b      	ldr	r3, [pc, #44]	@ (80050d4 <HAL_RCC_ClockConfig+0x1c4>)
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	091b      	lsrs	r3, r3, #4
 80050aa:	f003 030f 	and.w	r3, r3, #15
 80050ae:	490a      	ldr	r1, [pc, #40]	@ (80050d8 <HAL_RCC_ClockConfig+0x1c8>)
 80050b0:	5ccb      	ldrb	r3, [r1, r3]
 80050b2:	fa22 f303 	lsr.w	r3, r2, r3
 80050b6:	4a09      	ldr	r2, [pc, #36]	@ (80050dc <HAL_RCC_ClockConfig+0x1cc>)
 80050b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80050ba:	4b09      	ldr	r3, [pc, #36]	@ (80050e0 <HAL_RCC_ClockConfig+0x1d0>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4618      	mov	r0, r3
 80050c0:	f7fd f8ec 	bl	800229c <HAL_InitTick>

  return HAL_OK;
 80050c4:	2300      	movs	r3, #0
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3710      	adds	r7, #16
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop
 80050d0:	40022000 	.word	0x40022000
 80050d4:	40021000 	.word	0x40021000
 80050d8:	0800b46c 	.word	0x0800b46c
 80050dc:	20000008 	.word	0x20000008
 80050e0:	2000000c 	.word	0x2000000c

080050e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b087      	sub	sp, #28
 80050e8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80050ea:	2300      	movs	r3, #0
 80050ec:	60fb      	str	r3, [r7, #12]
 80050ee:	2300      	movs	r3, #0
 80050f0:	60bb      	str	r3, [r7, #8]
 80050f2:	2300      	movs	r3, #0
 80050f4:	617b      	str	r3, [r7, #20]
 80050f6:	2300      	movs	r3, #0
 80050f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80050fa:	2300      	movs	r3, #0
 80050fc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80050fe:	4b1e      	ldr	r3, [pc, #120]	@ (8005178 <HAL_RCC_GetSysClockFreq+0x94>)
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f003 030c 	and.w	r3, r3, #12
 800510a:	2b04      	cmp	r3, #4
 800510c:	d002      	beq.n	8005114 <HAL_RCC_GetSysClockFreq+0x30>
 800510e:	2b08      	cmp	r3, #8
 8005110:	d003      	beq.n	800511a <HAL_RCC_GetSysClockFreq+0x36>
 8005112:	e027      	b.n	8005164 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005114:	4b19      	ldr	r3, [pc, #100]	@ (800517c <HAL_RCC_GetSysClockFreq+0x98>)
 8005116:	613b      	str	r3, [r7, #16]
      break;
 8005118:	e027      	b.n	800516a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	0c9b      	lsrs	r3, r3, #18
 800511e:	f003 030f 	and.w	r3, r3, #15
 8005122:	4a17      	ldr	r2, [pc, #92]	@ (8005180 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005124:	5cd3      	ldrb	r3, [r2, r3]
 8005126:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d010      	beq.n	8005154 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005132:	4b11      	ldr	r3, [pc, #68]	@ (8005178 <HAL_RCC_GetSysClockFreq+0x94>)
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	0c5b      	lsrs	r3, r3, #17
 8005138:	f003 0301 	and.w	r3, r3, #1
 800513c:	4a11      	ldr	r2, [pc, #68]	@ (8005184 <HAL_RCC_GetSysClockFreq+0xa0>)
 800513e:	5cd3      	ldrb	r3, [r2, r3]
 8005140:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	4a0d      	ldr	r2, [pc, #52]	@ (800517c <HAL_RCC_GetSysClockFreq+0x98>)
 8005146:	fb03 f202 	mul.w	r2, r3, r2
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005150:	617b      	str	r3, [r7, #20]
 8005152:	e004      	b.n	800515e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	4a0c      	ldr	r2, [pc, #48]	@ (8005188 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005158:	fb02 f303 	mul.w	r3, r2, r3
 800515c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	613b      	str	r3, [r7, #16]
      break;
 8005162:	e002      	b.n	800516a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005164:	4b05      	ldr	r3, [pc, #20]	@ (800517c <HAL_RCC_GetSysClockFreq+0x98>)
 8005166:	613b      	str	r3, [r7, #16]
      break;
 8005168:	bf00      	nop
    }
  }
  return sysclockfreq;
 800516a:	693b      	ldr	r3, [r7, #16]
}
 800516c:	4618      	mov	r0, r3
 800516e:	371c      	adds	r7, #28
 8005170:	46bd      	mov	sp, r7
 8005172:	bc80      	pop	{r7}
 8005174:	4770      	bx	lr
 8005176:	bf00      	nop
 8005178:	40021000 	.word	0x40021000
 800517c:	007a1200 	.word	0x007a1200
 8005180:	0800b484 	.word	0x0800b484
 8005184:	0800b494 	.word	0x0800b494
 8005188:	003d0900 	.word	0x003d0900

0800518c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800518c:	b480      	push	{r7}
 800518e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005190:	4b02      	ldr	r3, [pc, #8]	@ (800519c <HAL_RCC_GetHCLKFreq+0x10>)
 8005192:	681b      	ldr	r3, [r3, #0]
}
 8005194:	4618      	mov	r0, r3
 8005196:	46bd      	mov	sp, r7
 8005198:	bc80      	pop	{r7}
 800519a:	4770      	bx	lr
 800519c:	20000008 	.word	0x20000008

080051a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80051a4:	f7ff fff2 	bl	800518c <HAL_RCC_GetHCLKFreq>
 80051a8:	4602      	mov	r2, r0
 80051aa:	4b05      	ldr	r3, [pc, #20]	@ (80051c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	0a1b      	lsrs	r3, r3, #8
 80051b0:	f003 0307 	and.w	r3, r3, #7
 80051b4:	4903      	ldr	r1, [pc, #12]	@ (80051c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051b6:	5ccb      	ldrb	r3, [r1, r3]
 80051b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051bc:	4618      	mov	r0, r3
 80051be:	bd80      	pop	{r7, pc}
 80051c0:	40021000 	.word	0x40021000
 80051c4:	0800b47c 	.word	0x0800b47c

080051c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80051cc:	f7ff ffde 	bl	800518c <HAL_RCC_GetHCLKFreq>
 80051d0:	4602      	mov	r2, r0
 80051d2:	4b05      	ldr	r3, [pc, #20]	@ (80051e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	0adb      	lsrs	r3, r3, #11
 80051d8:	f003 0307 	and.w	r3, r3, #7
 80051dc:	4903      	ldr	r1, [pc, #12]	@ (80051ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80051de:	5ccb      	ldrb	r3, [r1, r3]
 80051e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	40021000 	.word	0x40021000
 80051ec:	0800b47c 	.word	0x0800b47c

080051f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b085      	sub	sp, #20
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80051f8:	4b0a      	ldr	r3, [pc, #40]	@ (8005224 <RCC_Delay+0x34>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a0a      	ldr	r2, [pc, #40]	@ (8005228 <RCC_Delay+0x38>)
 80051fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005202:	0a5b      	lsrs	r3, r3, #9
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	fb02 f303 	mul.w	r3, r2, r3
 800520a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800520c:	bf00      	nop
  }
  while (Delay --);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	1e5a      	subs	r2, r3, #1
 8005212:	60fa      	str	r2, [r7, #12]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d1f9      	bne.n	800520c <RCC_Delay+0x1c>
}
 8005218:	bf00      	nop
 800521a:	bf00      	nop
 800521c:	3714      	adds	r7, #20
 800521e:	46bd      	mov	sp, r7
 8005220:	bc80      	pop	{r7}
 8005222:	4770      	bx	lr
 8005224:	20000008 	.word	0x20000008
 8005228:	10624dd3 	.word	0x10624dd3

0800522c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b086      	sub	sp, #24
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005234:	2300      	movs	r3, #0
 8005236:	613b      	str	r3, [r7, #16]
 8005238:	2300      	movs	r3, #0
 800523a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 0301 	and.w	r3, r3, #1
 8005244:	2b00      	cmp	r3, #0
 8005246:	d07d      	beq.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005248:	2300      	movs	r3, #0
 800524a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800524c:	4b4f      	ldr	r3, [pc, #316]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800524e:	69db      	ldr	r3, [r3, #28]
 8005250:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005254:	2b00      	cmp	r3, #0
 8005256:	d10d      	bne.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005258:	4b4c      	ldr	r3, [pc, #304]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800525a:	69db      	ldr	r3, [r3, #28]
 800525c:	4a4b      	ldr	r2, [pc, #300]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800525e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005262:	61d3      	str	r3, [r2, #28]
 8005264:	4b49      	ldr	r3, [pc, #292]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005266:	69db      	ldr	r3, [r3, #28]
 8005268:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800526c:	60bb      	str	r3, [r7, #8]
 800526e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005270:	2301      	movs	r3, #1
 8005272:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005274:	4b46      	ldr	r3, [pc, #280]	@ (8005390 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800527c:	2b00      	cmp	r3, #0
 800527e:	d118      	bne.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005280:	4b43      	ldr	r3, [pc, #268]	@ (8005390 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a42      	ldr	r2, [pc, #264]	@ (8005390 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005286:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800528a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800528c:	f7fd f848 	bl	8002320 <HAL_GetTick>
 8005290:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005292:	e008      	b.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005294:	f7fd f844 	bl	8002320 <HAL_GetTick>
 8005298:	4602      	mov	r2, r0
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	1ad3      	subs	r3, r2, r3
 800529e:	2b64      	cmp	r3, #100	@ 0x64
 80052a0:	d901      	bls.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80052a2:	2303      	movs	r3, #3
 80052a4:	e06d      	b.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052a6:	4b3a      	ldr	r3, [pc, #232]	@ (8005390 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d0f0      	beq.n	8005294 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80052b2:	4b36      	ldr	r3, [pc, #216]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052b4:	6a1b      	ldr	r3, [r3, #32]
 80052b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052ba:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d02e      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052ca:	68fa      	ldr	r2, [r7, #12]
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d027      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80052d0:	4b2e      	ldr	r3, [pc, #184]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052d2:	6a1b      	ldr	r3, [r3, #32]
 80052d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052d8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80052da:	4b2e      	ldr	r3, [pc, #184]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80052dc:	2201      	movs	r2, #1
 80052de:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80052e0:	4b2c      	ldr	r3, [pc, #176]	@ (8005394 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80052e2:	2200      	movs	r2, #0
 80052e4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80052e6:	4a29      	ldr	r2, [pc, #164]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f003 0301 	and.w	r3, r3, #1
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d014      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052f6:	f7fd f813 	bl	8002320 <HAL_GetTick>
 80052fa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052fc:	e00a      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052fe:	f7fd f80f 	bl	8002320 <HAL_GetTick>
 8005302:	4602      	mov	r2, r0
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	1ad3      	subs	r3, r2, r3
 8005308:	f241 3288 	movw	r2, #5000	@ 0x1388
 800530c:	4293      	cmp	r3, r2
 800530e:	d901      	bls.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005310:	2303      	movs	r3, #3
 8005312:	e036      	b.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005314:	4b1d      	ldr	r3, [pc, #116]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005316:	6a1b      	ldr	r3, [r3, #32]
 8005318:	f003 0302 	and.w	r3, r3, #2
 800531c:	2b00      	cmp	r3, #0
 800531e:	d0ee      	beq.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005320:	4b1a      	ldr	r3, [pc, #104]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005322:	6a1b      	ldr	r3, [r3, #32]
 8005324:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	4917      	ldr	r1, [pc, #92]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800532e:	4313      	orrs	r3, r2
 8005330:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005332:	7dfb      	ldrb	r3, [r7, #23]
 8005334:	2b01      	cmp	r3, #1
 8005336:	d105      	bne.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005338:	4b14      	ldr	r3, [pc, #80]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800533a:	69db      	ldr	r3, [r3, #28]
 800533c:	4a13      	ldr	r2, [pc, #76]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800533e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005342:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f003 0302 	and.w	r3, r3, #2
 800534c:	2b00      	cmp	r3, #0
 800534e:	d008      	beq.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005350:	4b0e      	ldr	r3, [pc, #56]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	490b      	ldr	r1, [pc, #44]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800535e:	4313      	orrs	r3, r2
 8005360:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 0310 	and.w	r3, r3, #16
 800536a:	2b00      	cmp	r3, #0
 800536c:	d008      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800536e:	4b07      	ldr	r3, [pc, #28]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	68db      	ldr	r3, [r3, #12]
 800537a:	4904      	ldr	r1, [pc, #16]	@ (800538c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800537c:	4313      	orrs	r3, r2
 800537e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005380:	2300      	movs	r3, #0
}
 8005382:	4618      	mov	r0, r3
 8005384:	3718      	adds	r7, #24
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	40021000 	.word	0x40021000
 8005390:	40007000 	.word	0x40007000
 8005394:	42420440 	.word	0x42420440

08005398 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b088      	sub	sp, #32
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80053a0:	2300      	movs	r3, #0
 80053a2:	617b      	str	r3, [r7, #20]
 80053a4:	2300      	movs	r3, #0
 80053a6:	61fb      	str	r3, [r7, #28]
 80053a8:	2300      	movs	r3, #0
 80053aa:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80053ac:	2300      	movs	r3, #0
 80053ae:	60fb      	str	r3, [r7, #12]
 80053b0:	2300      	movs	r3, #0
 80053b2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2b10      	cmp	r3, #16
 80053b8:	d00a      	beq.n	80053d0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2b10      	cmp	r3, #16
 80053be:	f200 808a 	bhi.w	80054d6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	d045      	beq.n	8005454 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2b02      	cmp	r3, #2
 80053cc:	d075      	beq.n	80054ba <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80053ce:	e082      	b.n	80054d6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80053d0:	4b46      	ldr	r3, [pc, #280]	@ (80054ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80053d6:	4b45      	ldr	r3, [pc, #276]	@ (80054ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d07b      	beq.n	80054da <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	0c9b      	lsrs	r3, r3, #18
 80053e6:	f003 030f 	and.w	r3, r3, #15
 80053ea:	4a41      	ldr	r2, [pc, #260]	@ (80054f0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80053ec:	5cd3      	ldrb	r3, [r2, r3]
 80053ee:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d015      	beq.n	8005426 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80053fa:	4b3c      	ldr	r3, [pc, #240]	@ (80054ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	0c5b      	lsrs	r3, r3, #17
 8005400:	f003 0301 	and.w	r3, r3, #1
 8005404:	4a3b      	ldr	r2, [pc, #236]	@ (80054f4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8005406:	5cd3      	ldrb	r3, [r2, r3]
 8005408:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005410:	2b00      	cmp	r3, #0
 8005412:	d00d      	beq.n	8005430 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005414:	4a38      	ldr	r2, [pc, #224]	@ (80054f8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	fbb2 f2f3 	udiv	r2, r2, r3
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	fb02 f303 	mul.w	r3, r2, r3
 8005422:	61fb      	str	r3, [r7, #28]
 8005424:	e004      	b.n	8005430 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	4a34      	ldr	r2, [pc, #208]	@ (80054fc <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800542a:	fb02 f303 	mul.w	r3, r2, r3
 800542e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005430:	4b2e      	ldr	r3, [pc, #184]	@ (80054ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005438:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800543c:	d102      	bne.n	8005444 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	61bb      	str	r3, [r7, #24]
      break;
 8005442:	e04a      	b.n	80054da <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8005444:	69fb      	ldr	r3, [r7, #28]
 8005446:	005b      	lsls	r3, r3, #1
 8005448:	4a2d      	ldr	r2, [pc, #180]	@ (8005500 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800544a:	fba2 2303 	umull	r2, r3, r2, r3
 800544e:	085b      	lsrs	r3, r3, #1
 8005450:	61bb      	str	r3, [r7, #24]
      break;
 8005452:	e042      	b.n	80054da <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8005454:	4b25      	ldr	r3, [pc, #148]	@ (80054ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005456:	6a1b      	ldr	r3, [r3, #32]
 8005458:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005460:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005464:	d108      	bne.n	8005478 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f003 0302 	and.w	r3, r3, #2
 800546c:	2b00      	cmp	r3, #0
 800546e:	d003      	beq.n	8005478 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8005470:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005474:	61bb      	str	r3, [r7, #24]
 8005476:	e01f      	b.n	80054b8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800547e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005482:	d109      	bne.n	8005498 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8005484:	4b19      	ldr	r3, [pc, #100]	@ (80054ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005488:	f003 0302 	and.w	r3, r3, #2
 800548c:	2b00      	cmp	r3, #0
 800548e:	d003      	beq.n	8005498 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8005490:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8005494:	61bb      	str	r3, [r7, #24]
 8005496:	e00f      	b.n	80054b8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800549e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054a2:	d11c      	bne.n	80054de <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80054a4:	4b11      	ldr	r3, [pc, #68]	@ (80054ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d016      	beq.n	80054de <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80054b0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80054b4:	61bb      	str	r3, [r7, #24]
      break;
 80054b6:	e012      	b.n	80054de <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80054b8:	e011      	b.n	80054de <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80054ba:	f7ff fe85 	bl	80051c8 <HAL_RCC_GetPCLK2Freq>
 80054be:	4602      	mov	r2, r0
 80054c0:	4b0a      	ldr	r3, [pc, #40]	@ (80054ec <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	0b9b      	lsrs	r3, r3, #14
 80054c6:	f003 0303 	and.w	r3, r3, #3
 80054ca:	3301      	adds	r3, #1
 80054cc:	005b      	lsls	r3, r3, #1
 80054ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80054d2:	61bb      	str	r3, [r7, #24]
      break;
 80054d4:	e004      	b.n	80054e0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80054d6:	bf00      	nop
 80054d8:	e002      	b.n	80054e0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80054da:	bf00      	nop
 80054dc:	e000      	b.n	80054e0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80054de:	bf00      	nop
    }
  }
  return (frequency);
 80054e0:	69bb      	ldr	r3, [r7, #24]
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3720      	adds	r7, #32
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}
 80054ea:	bf00      	nop
 80054ec:	40021000 	.word	0x40021000
 80054f0:	0800b498 	.word	0x0800b498
 80054f4:	0800b4a8 	.word	0x0800b4a8
 80054f8:	007a1200 	.word	0x007a1200
 80054fc:	003d0900 	.word	0x003d0900
 8005500:	aaaaaaab 	.word	0xaaaaaaab

08005504 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b082      	sub	sp, #8
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d101      	bne.n	8005516 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e041      	b.n	800559a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800551c:	b2db      	uxtb	r3, r3
 800551e:	2b00      	cmp	r3, #0
 8005520:	d106      	bne.n	8005530 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2200      	movs	r2, #0
 8005526:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f7fc fd16 	bl	8001f5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2202      	movs	r2, #2
 8005534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	3304      	adds	r3, #4
 8005540:	4619      	mov	r1, r3
 8005542:	4610      	mov	r0, r2
 8005544:	f000 fa5c 	bl	8005a00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2201      	movs	r2, #1
 8005554:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2201      	movs	r2, #1
 800555c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2201      	movs	r2, #1
 800556c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2201      	movs	r2, #1
 8005574:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005598:	2300      	movs	r3, #0
}
 800559a:	4618      	mov	r0, r3
 800559c:	3708      	adds	r7, #8
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}
	...

080055a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b085      	sub	sp, #20
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	d001      	beq.n	80055bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80055b8:	2301      	movs	r3, #1
 80055ba:	e03a      	b.n	8005632 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2202      	movs	r2, #2
 80055c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	68da      	ldr	r2, [r3, #12]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f042 0201 	orr.w	r2, r2, #1
 80055d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a18      	ldr	r2, [pc, #96]	@ (800563c <HAL_TIM_Base_Start_IT+0x98>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d00e      	beq.n	80055fc <HAL_TIM_Base_Start_IT+0x58>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055e6:	d009      	beq.n	80055fc <HAL_TIM_Base_Start_IT+0x58>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a14      	ldr	r2, [pc, #80]	@ (8005640 <HAL_TIM_Base_Start_IT+0x9c>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d004      	beq.n	80055fc <HAL_TIM_Base_Start_IT+0x58>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a13      	ldr	r2, [pc, #76]	@ (8005644 <HAL_TIM_Base_Start_IT+0xa0>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d111      	bne.n	8005620 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	f003 0307 	and.w	r3, r3, #7
 8005606:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2b06      	cmp	r3, #6
 800560c:	d010      	beq.n	8005630 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f042 0201 	orr.w	r2, r2, #1
 800561c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800561e:	e007      	b.n	8005630 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f042 0201 	orr.w	r2, r2, #1
 800562e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005630:	2300      	movs	r3, #0
}
 8005632:	4618      	mov	r0, r3
 8005634:	3714      	adds	r7, #20
 8005636:	46bd      	mov	sp, r7
 8005638:	bc80      	pop	{r7}
 800563a:	4770      	bx	lr
 800563c:	40012c00 	.word	0x40012c00
 8005640:	40000400 	.word	0x40000400
 8005644:	40000800 	.word	0x40000800

08005648 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b084      	sub	sp, #16
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	691b      	ldr	r3, [r3, #16]
 800565e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	f003 0302 	and.w	r3, r3, #2
 8005666:	2b00      	cmp	r3, #0
 8005668:	d020      	beq.n	80056ac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	f003 0302 	and.w	r3, r3, #2
 8005670:	2b00      	cmp	r3, #0
 8005672:	d01b      	beq.n	80056ac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f06f 0202 	mvn.w	r2, #2
 800567c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2201      	movs	r2, #1
 8005682:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	699b      	ldr	r3, [r3, #24]
 800568a:	f003 0303 	and.w	r3, r3, #3
 800568e:	2b00      	cmp	r3, #0
 8005690:	d003      	beq.n	800569a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f000 f998 	bl	80059c8 <HAL_TIM_IC_CaptureCallback>
 8005698:	e005      	b.n	80056a6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f000 f98b 	bl	80059b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	f000 f99a 	bl	80059da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2200      	movs	r2, #0
 80056aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	f003 0304 	and.w	r3, r3, #4
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d020      	beq.n	80056f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	f003 0304 	and.w	r3, r3, #4
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d01b      	beq.n	80056f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f06f 0204 	mvn.w	r2, #4
 80056c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2202      	movs	r2, #2
 80056ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	699b      	ldr	r3, [r3, #24]
 80056d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d003      	beq.n	80056e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f000 f972 	bl	80059c8 <HAL_TIM_IC_CaptureCallback>
 80056e4:	e005      	b.n	80056f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f000 f965 	bl	80059b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f000 f974 	bl	80059da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2200      	movs	r2, #0
 80056f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	f003 0308 	and.w	r3, r3, #8
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d020      	beq.n	8005744 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f003 0308 	and.w	r3, r3, #8
 8005708:	2b00      	cmp	r3, #0
 800570a:	d01b      	beq.n	8005744 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f06f 0208 	mvn.w	r2, #8
 8005714:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2204      	movs	r2, #4
 800571a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	69db      	ldr	r3, [r3, #28]
 8005722:	f003 0303 	and.w	r3, r3, #3
 8005726:	2b00      	cmp	r3, #0
 8005728:	d003      	beq.n	8005732 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f000 f94c 	bl	80059c8 <HAL_TIM_IC_CaptureCallback>
 8005730:	e005      	b.n	800573e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f000 f93f 	bl	80059b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f000 f94e 	bl	80059da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2200      	movs	r2, #0
 8005742:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	f003 0310 	and.w	r3, r3, #16
 800574a:	2b00      	cmp	r3, #0
 800574c:	d020      	beq.n	8005790 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f003 0310 	and.w	r3, r3, #16
 8005754:	2b00      	cmp	r3, #0
 8005756:	d01b      	beq.n	8005790 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f06f 0210 	mvn.w	r2, #16
 8005760:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2208      	movs	r2, #8
 8005766:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	69db      	ldr	r3, [r3, #28]
 800576e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005772:	2b00      	cmp	r3, #0
 8005774:	d003      	beq.n	800577e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	f000 f926 	bl	80059c8 <HAL_TIM_IC_CaptureCallback>
 800577c:	e005      	b.n	800578a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f000 f919 	bl	80059b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	f000 f928 	bl	80059da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	f003 0301 	and.w	r3, r3, #1
 8005796:	2b00      	cmp	r3, #0
 8005798:	d00c      	beq.n	80057b4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f003 0301 	and.w	r3, r3, #1
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d007      	beq.n	80057b4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f06f 0201 	mvn.w	r2, #1
 80057ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f7fc f946 	bl	8001a40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d00c      	beq.n	80057d8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d007      	beq.n	80057d8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80057d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f000 fa7f 	bl	8005cd6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d00c      	beq.n	80057fc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d007      	beq.n	80057fc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80057f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f000 f8f8 	bl	80059ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	f003 0320 	and.w	r3, r3, #32
 8005802:	2b00      	cmp	r3, #0
 8005804:	d00c      	beq.n	8005820 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f003 0320 	and.w	r3, r3, #32
 800580c:	2b00      	cmp	r3, #0
 800580e:	d007      	beq.n	8005820 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f06f 0220 	mvn.w	r2, #32
 8005818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f000 fa52 	bl	8005cc4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005820:	bf00      	nop
 8005822:	3710      	adds	r7, #16
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}

08005828 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b084      	sub	sp, #16
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005832:	2300      	movs	r3, #0
 8005834:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800583c:	2b01      	cmp	r3, #1
 800583e:	d101      	bne.n	8005844 <HAL_TIM_ConfigClockSource+0x1c>
 8005840:	2302      	movs	r3, #2
 8005842:	e0b4      	b.n	80059ae <HAL_TIM_ConfigClockSource+0x186>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2202      	movs	r2, #2
 8005850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	689b      	ldr	r3, [r3, #8]
 800585a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005862:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800586a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	68ba      	ldr	r2, [r7, #8]
 8005872:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800587c:	d03e      	beq.n	80058fc <HAL_TIM_ConfigClockSource+0xd4>
 800587e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005882:	f200 8087 	bhi.w	8005994 <HAL_TIM_ConfigClockSource+0x16c>
 8005886:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800588a:	f000 8086 	beq.w	800599a <HAL_TIM_ConfigClockSource+0x172>
 800588e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005892:	d87f      	bhi.n	8005994 <HAL_TIM_ConfigClockSource+0x16c>
 8005894:	2b70      	cmp	r3, #112	@ 0x70
 8005896:	d01a      	beq.n	80058ce <HAL_TIM_ConfigClockSource+0xa6>
 8005898:	2b70      	cmp	r3, #112	@ 0x70
 800589a:	d87b      	bhi.n	8005994 <HAL_TIM_ConfigClockSource+0x16c>
 800589c:	2b60      	cmp	r3, #96	@ 0x60
 800589e:	d050      	beq.n	8005942 <HAL_TIM_ConfigClockSource+0x11a>
 80058a0:	2b60      	cmp	r3, #96	@ 0x60
 80058a2:	d877      	bhi.n	8005994 <HAL_TIM_ConfigClockSource+0x16c>
 80058a4:	2b50      	cmp	r3, #80	@ 0x50
 80058a6:	d03c      	beq.n	8005922 <HAL_TIM_ConfigClockSource+0xfa>
 80058a8:	2b50      	cmp	r3, #80	@ 0x50
 80058aa:	d873      	bhi.n	8005994 <HAL_TIM_ConfigClockSource+0x16c>
 80058ac:	2b40      	cmp	r3, #64	@ 0x40
 80058ae:	d058      	beq.n	8005962 <HAL_TIM_ConfigClockSource+0x13a>
 80058b0:	2b40      	cmp	r3, #64	@ 0x40
 80058b2:	d86f      	bhi.n	8005994 <HAL_TIM_ConfigClockSource+0x16c>
 80058b4:	2b30      	cmp	r3, #48	@ 0x30
 80058b6:	d064      	beq.n	8005982 <HAL_TIM_ConfigClockSource+0x15a>
 80058b8:	2b30      	cmp	r3, #48	@ 0x30
 80058ba:	d86b      	bhi.n	8005994 <HAL_TIM_ConfigClockSource+0x16c>
 80058bc:	2b20      	cmp	r3, #32
 80058be:	d060      	beq.n	8005982 <HAL_TIM_ConfigClockSource+0x15a>
 80058c0:	2b20      	cmp	r3, #32
 80058c2:	d867      	bhi.n	8005994 <HAL_TIM_ConfigClockSource+0x16c>
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d05c      	beq.n	8005982 <HAL_TIM_ConfigClockSource+0x15a>
 80058c8:	2b10      	cmp	r3, #16
 80058ca:	d05a      	beq.n	8005982 <HAL_TIM_ConfigClockSource+0x15a>
 80058cc:	e062      	b.n	8005994 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80058de:	f000 f974 	bl	8005bca <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80058f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	68ba      	ldr	r2, [r7, #8]
 80058f8:	609a      	str	r2, [r3, #8]
      break;
 80058fa:	e04f      	b.n	800599c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800590c:	f000 f95d 	bl	8005bca <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	689a      	ldr	r2, [r3, #8]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800591e:	609a      	str	r2, [r3, #8]
      break;
 8005920:	e03c      	b.n	800599c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800592e:	461a      	mov	r2, r3
 8005930:	f000 f8d4 	bl	8005adc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	2150      	movs	r1, #80	@ 0x50
 800593a:	4618      	mov	r0, r3
 800593c:	f000 f92b 	bl	8005b96 <TIM_ITRx_SetConfig>
      break;
 8005940:	e02c      	b.n	800599c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800594e:	461a      	mov	r2, r3
 8005950:	f000 f8f2 	bl	8005b38 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	2160      	movs	r1, #96	@ 0x60
 800595a:	4618      	mov	r0, r3
 800595c:	f000 f91b 	bl	8005b96 <TIM_ITRx_SetConfig>
      break;
 8005960:	e01c      	b.n	800599c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800596e:	461a      	mov	r2, r3
 8005970:	f000 f8b4 	bl	8005adc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	2140      	movs	r1, #64	@ 0x40
 800597a:	4618      	mov	r0, r3
 800597c:	f000 f90b 	bl	8005b96 <TIM_ITRx_SetConfig>
      break;
 8005980:	e00c      	b.n	800599c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681a      	ldr	r2, [r3, #0]
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4619      	mov	r1, r3
 800598c:	4610      	mov	r0, r2
 800598e:	f000 f902 	bl	8005b96 <TIM_ITRx_SetConfig>
      break;
 8005992:	e003      	b.n	800599c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005994:	2301      	movs	r3, #1
 8005996:	73fb      	strb	r3, [r7, #15]
      break;
 8005998:	e000      	b.n	800599c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800599a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2201      	movs	r2, #1
 80059a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2200      	movs	r2, #0
 80059a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80059ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3710      	adds	r7, #16
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}

080059b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059b6:	b480      	push	{r7}
 80059b8:	b083      	sub	sp, #12
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059be:	bf00      	nop
 80059c0:	370c      	adds	r7, #12
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bc80      	pop	{r7}
 80059c6:	4770      	bx	lr

080059c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b083      	sub	sp, #12
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80059d0:	bf00      	nop
 80059d2:	370c      	adds	r7, #12
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bc80      	pop	{r7}
 80059d8:	4770      	bx	lr

080059da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059da:	b480      	push	{r7}
 80059dc:	b083      	sub	sp, #12
 80059de:	af00      	add	r7, sp, #0
 80059e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059e2:	bf00      	nop
 80059e4:	370c      	adds	r7, #12
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bc80      	pop	{r7}
 80059ea:	4770      	bx	lr

080059ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b083      	sub	sp, #12
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80059f4:	bf00      	nop
 80059f6:	370c      	adds	r7, #12
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bc80      	pop	{r7}
 80059fc:	4770      	bx	lr
	...

08005a00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b085      	sub	sp, #20
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	4a2f      	ldr	r2, [pc, #188]	@ (8005ad0 <TIM_Base_SetConfig+0xd0>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d00b      	beq.n	8005a30 <TIM_Base_SetConfig+0x30>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a1e:	d007      	beq.n	8005a30 <TIM_Base_SetConfig+0x30>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	4a2c      	ldr	r2, [pc, #176]	@ (8005ad4 <TIM_Base_SetConfig+0xd4>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d003      	beq.n	8005a30 <TIM_Base_SetConfig+0x30>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a2b      	ldr	r2, [pc, #172]	@ (8005ad8 <TIM_Base_SetConfig+0xd8>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d108      	bne.n	8005a42 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	68fa      	ldr	r2, [r7, #12]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a22      	ldr	r2, [pc, #136]	@ (8005ad0 <TIM_Base_SetConfig+0xd0>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d00b      	beq.n	8005a62 <TIM_Base_SetConfig+0x62>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a50:	d007      	beq.n	8005a62 <TIM_Base_SetConfig+0x62>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a1f      	ldr	r2, [pc, #124]	@ (8005ad4 <TIM_Base_SetConfig+0xd4>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d003      	beq.n	8005a62 <TIM_Base_SetConfig+0x62>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a1e      	ldr	r2, [pc, #120]	@ (8005ad8 <TIM_Base_SetConfig+0xd8>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d108      	bne.n	8005a74 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	68fa      	ldr	r2, [r7, #12]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	695b      	ldr	r3, [r3, #20]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	68fa      	ldr	r2, [r7, #12]
 8005a86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	689a      	ldr	r2, [r3, #8]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	681a      	ldr	r2, [r3, #0]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	4a0d      	ldr	r2, [pc, #52]	@ (8005ad0 <TIM_Base_SetConfig+0xd0>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d103      	bne.n	8005aa8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	691a      	ldr	r2, [r3, #16]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	691b      	ldr	r3, [r3, #16]
 8005ab2:	f003 0301 	and.w	r3, r3, #1
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d005      	beq.n	8005ac6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	691b      	ldr	r3, [r3, #16]
 8005abe:	f023 0201 	bic.w	r2, r3, #1
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	611a      	str	r2, [r3, #16]
  }
}
 8005ac6:	bf00      	nop
 8005ac8:	3714      	adds	r7, #20
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bc80      	pop	{r7}
 8005ace:	4770      	bx	lr
 8005ad0:	40012c00 	.word	0x40012c00
 8005ad4:	40000400 	.word	0x40000400
 8005ad8:	40000800 	.word	0x40000800

08005adc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b087      	sub	sp, #28
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	60f8      	str	r0, [r7, #12]
 8005ae4:	60b9      	str	r1, [r7, #8]
 8005ae6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	6a1b      	ldr	r3, [r3, #32]
 8005aec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	6a1b      	ldr	r3, [r3, #32]
 8005af2:	f023 0201 	bic.w	r2, r3, #1
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	699b      	ldr	r3, [r3, #24]
 8005afe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	011b      	lsls	r3, r3, #4
 8005b0c:	693a      	ldr	r2, [r7, #16]
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	f023 030a 	bic.w	r3, r3, #10
 8005b18:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b1a:	697a      	ldr	r2, [r7, #20]
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	693a      	ldr	r2, [r7, #16]
 8005b26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	697a      	ldr	r2, [r7, #20]
 8005b2c:	621a      	str	r2, [r3, #32]
}
 8005b2e:	bf00      	nop
 8005b30:	371c      	adds	r7, #28
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bc80      	pop	{r7}
 8005b36:	4770      	bx	lr

08005b38 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b087      	sub	sp, #28
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	60f8      	str	r0, [r7, #12]
 8005b40:	60b9      	str	r1, [r7, #8]
 8005b42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	6a1b      	ldr	r3, [r3, #32]
 8005b48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	6a1b      	ldr	r3, [r3, #32]
 8005b4e:	f023 0210 	bic.w	r2, r3, #16
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	699b      	ldr	r3, [r3, #24]
 8005b5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005b62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	031b      	lsls	r3, r3, #12
 8005b68:	693a      	ldr	r2, [r7, #16]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005b74:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	011b      	lsls	r3, r3, #4
 8005b7a:	697a      	ldr	r2, [r7, #20]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	693a      	ldr	r2, [r7, #16]
 8005b84:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	697a      	ldr	r2, [r7, #20]
 8005b8a:	621a      	str	r2, [r3, #32]
}
 8005b8c:	bf00      	nop
 8005b8e:	371c      	adds	r7, #28
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bc80      	pop	{r7}
 8005b94:	4770      	bx	lr

08005b96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005b96:	b480      	push	{r7}
 8005b98:	b085      	sub	sp, #20
 8005b9a:	af00      	add	r7, sp, #0
 8005b9c:	6078      	str	r0, [r7, #4]
 8005b9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005bae:	683a      	ldr	r2, [r7, #0]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	f043 0307 	orr.w	r3, r3, #7
 8005bb8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	68fa      	ldr	r2, [r7, #12]
 8005bbe:	609a      	str	r2, [r3, #8]
}
 8005bc0:	bf00      	nop
 8005bc2:	3714      	adds	r7, #20
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bc80      	pop	{r7}
 8005bc8:	4770      	bx	lr

08005bca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005bca:	b480      	push	{r7}
 8005bcc:	b087      	sub	sp, #28
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	60f8      	str	r0, [r7, #12]
 8005bd2:	60b9      	str	r1, [r7, #8]
 8005bd4:	607a      	str	r2, [r7, #4]
 8005bd6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005be4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	021a      	lsls	r2, r3, #8
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	431a      	orrs	r2, r3
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	697a      	ldr	r2, [r7, #20]
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	697a      	ldr	r2, [r7, #20]
 8005bfc:	609a      	str	r2, [r3, #8]
}
 8005bfe:	bf00      	nop
 8005c00:	371c      	adds	r7, #28
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bc80      	pop	{r7}
 8005c06:	4770      	bx	lr

08005c08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b085      	sub	sp, #20
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
 8005c10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d101      	bne.n	8005c20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	e046      	b.n	8005cae <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2202      	movs	r2, #2
 8005c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	68fa      	ldr	r2, [r7, #12]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a16      	ldr	r2, [pc, #88]	@ (8005cb8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d00e      	beq.n	8005c82 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c6c:	d009      	beq.n	8005c82 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a12      	ldr	r2, [pc, #72]	@ (8005cbc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d004      	beq.n	8005c82 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a10      	ldr	r2, [pc, #64]	@ (8005cc0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d10c      	bne.n	8005c9c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	68ba      	ldr	r2, [r7, #8]
 8005c90:	4313      	orrs	r3, r2
 8005c92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	68ba      	ldr	r2, [r7, #8]
 8005c9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005cac:	2300      	movs	r3, #0
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3714      	adds	r7, #20
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bc80      	pop	{r7}
 8005cb6:	4770      	bx	lr
 8005cb8:	40012c00 	.word	0x40012c00
 8005cbc:	40000400 	.word	0x40000400
 8005cc0:	40000800 	.word	0x40000800

08005cc4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b083      	sub	sp, #12
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ccc:	bf00      	nop
 8005cce:	370c      	adds	r7, #12
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bc80      	pop	{r7}
 8005cd4:	4770      	bx	lr

08005cd6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005cd6:	b480      	push	{r7}
 8005cd8:	b083      	sub	sp, #12
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005cde:	bf00      	nop
 8005ce0:	370c      	adds	r7, #12
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bc80      	pop	{r7}
 8005ce6:	4770      	bx	lr

08005ce8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b082      	sub	sp, #8
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d101      	bne.n	8005cfa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e042      	b.n	8005d80 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d106      	bne.n	8005d14 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f7fc f948 	bl	8001fa4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2224      	movs	r2, #36	@ 0x24
 8005d18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	68da      	ldr	r2, [r3, #12]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005d2a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f000 fdb7 	bl	80068a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	691a      	ldr	r2, [r3, #16]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d40:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	695a      	ldr	r2, [r3, #20]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d50:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	68da      	ldr	r2, [r3, #12]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d60:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2200      	movs	r2, #0
 8005d66:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2220      	movs	r2, #32
 8005d6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2220      	movs	r2, #32
 8005d74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005d7e:	2300      	movs	r3, #0
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3708      	adds	r7, #8
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}

08005d88 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b08a      	sub	sp, #40	@ 0x28
 8005d8c:	af02      	add	r7, sp, #8
 8005d8e:	60f8      	str	r0, [r7, #12]
 8005d90:	60b9      	str	r1, [r7, #8]
 8005d92:	603b      	str	r3, [r7, #0]
 8005d94:	4613      	mov	r3, r2
 8005d96:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005da2:	b2db      	uxtb	r3, r3
 8005da4:	2b20      	cmp	r3, #32
 8005da6:	d175      	bne.n	8005e94 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d002      	beq.n	8005db4 <HAL_UART_Transmit+0x2c>
 8005dae:	88fb      	ldrh	r3, [r7, #6]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d101      	bne.n	8005db8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005db4:	2301      	movs	r3, #1
 8005db6:	e06e      	b.n	8005e96 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2221      	movs	r2, #33	@ 0x21
 8005dc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005dc6:	f7fc faab 	bl	8002320 <HAL_GetTick>
 8005dca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	88fa      	ldrh	r2, [r7, #6]
 8005dd0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	88fa      	ldrh	r2, [r7, #6]
 8005dd6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005de0:	d108      	bne.n	8005df4 <HAL_UART_Transmit+0x6c>
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d104      	bne.n	8005df4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005dea:	2300      	movs	r3, #0
 8005dec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	61bb      	str	r3, [r7, #24]
 8005df2:	e003      	b.n	8005dfc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005df4:	68bb      	ldr	r3, [r7, #8]
 8005df6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005dfc:	e02e      	b.n	8005e5c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	9300      	str	r3, [sp, #0]
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	2200      	movs	r2, #0
 8005e06:	2180      	movs	r1, #128	@ 0x80
 8005e08:	68f8      	ldr	r0, [r7, #12]
 8005e0a:	f000 fb1c 	bl	8006446 <UART_WaitOnFlagUntilTimeout>
 8005e0e:	4603      	mov	r3, r0
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d005      	beq.n	8005e20 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2220      	movs	r2, #32
 8005e18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005e1c:	2303      	movs	r3, #3
 8005e1e:	e03a      	b.n	8005e96 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005e20:	69fb      	ldr	r3, [r7, #28]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d10b      	bne.n	8005e3e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e26:	69bb      	ldr	r3, [r7, #24]
 8005e28:	881b      	ldrh	r3, [r3, #0]
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e34:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	3302      	adds	r3, #2
 8005e3a:	61bb      	str	r3, [r7, #24]
 8005e3c:	e007      	b.n	8005e4e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e3e:	69fb      	ldr	r3, [r7, #28]
 8005e40:	781a      	ldrb	r2, [r3, #0]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005e48:	69fb      	ldr	r3, [r7, #28]
 8005e4a:	3301      	adds	r3, #1
 8005e4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	3b01      	subs	r3, #1
 8005e56:	b29a      	uxth	r2, r3
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e60:	b29b      	uxth	r3, r3
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d1cb      	bne.n	8005dfe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	9300      	str	r3, [sp, #0]
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	2140      	movs	r1, #64	@ 0x40
 8005e70:	68f8      	ldr	r0, [r7, #12]
 8005e72:	f000 fae8 	bl	8006446 <UART_WaitOnFlagUntilTimeout>
 8005e76:	4603      	mov	r3, r0
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d005      	beq.n	8005e88 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2220      	movs	r2, #32
 8005e80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005e84:	2303      	movs	r3, #3
 8005e86:	e006      	b.n	8005e96 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2220      	movs	r2, #32
 8005e8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005e90:	2300      	movs	r3, #0
 8005e92:	e000      	b.n	8005e96 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005e94:	2302      	movs	r3, #2
  }
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3720      	adds	r7, #32
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}

08005e9e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e9e:	b580      	push	{r7, lr}
 8005ea0:	b084      	sub	sp, #16
 8005ea2:	af00      	add	r7, sp, #0
 8005ea4:	60f8      	str	r0, [r7, #12]
 8005ea6:	60b9      	str	r1, [r7, #8]
 8005ea8:	4613      	mov	r3, r2
 8005eaa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005eb2:	b2db      	uxtb	r3, r3
 8005eb4:	2b20      	cmp	r3, #32
 8005eb6:	d112      	bne.n	8005ede <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d002      	beq.n	8005ec4 <HAL_UART_Receive_IT+0x26>
 8005ebe:	88fb      	ldrh	r3, [r7, #6]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d101      	bne.n	8005ec8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e00b      	b.n	8005ee0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005ece:	88fb      	ldrh	r3, [r7, #6]
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	68b9      	ldr	r1, [r7, #8]
 8005ed4:	68f8      	ldr	r0, [r7, #12]
 8005ed6:	f000 fb0f 	bl	80064f8 <UART_Start_Receive_IT>
 8005eda:	4603      	mov	r3, r0
 8005edc:	e000      	b.n	8005ee0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005ede:	2302      	movs	r3, #2
  }
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	3710      	adds	r7, #16
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd80      	pop	{r7, pc}

08005ee8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b0ba      	sub	sp, #232	@ 0xe8
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	68db      	ldr	r3, [r3, #12]
 8005f00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	695b      	ldr	r3, [r3, #20]
 8005f0a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005f14:	2300      	movs	r3, #0
 8005f16:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005f1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f1e:	f003 030f 	and.w	r3, r3, #15
 8005f22:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005f26:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d10f      	bne.n	8005f4e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005f2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f32:	f003 0320 	and.w	r3, r3, #32
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d009      	beq.n	8005f4e <HAL_UART_IRQHandler+0x66>
 8005f3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f3e:	f003 0320 	and.w	r3, r3, #32
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d003      	beq.n	8005f4e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f000 fbec 	bl	8006724 <UART_Receive_IT>
      return;
 8005f4c:	e25b      	b.n	8006406 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005f4e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	f000 80de 	beq.w	8006114 <HAL_UART_IRQHandler+0x22c>
 8005f58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f5c:	f003 0301 	and.w	r3, r3, #1
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d106      	bne.n	8005f72 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005f64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f68:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	f000 80d1 	beq.w	8006114 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005f72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f76:	f003 0301 	and.w	r3, r3, #1
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d00b      	beq.n	8005f96 <HAL_UART_IRQHandler+0xae>
 8005f7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d005      	beq.n	8005f96 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f8e:	f043 0201 	orr.w	r2, r3, #1
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f9a:	f003 0304 	and.w	r3, r3, #4
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d00b      	beq.n	8005fba <HAL_UART_IRQHandler+0xd2>
 8005fa2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005fa6:	f003 0301 	and.w	r3, r3, #1
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d005      	beq.n	8005fba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fb2:	f043 0202 	orr.w	r2, r3, #2
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005fba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fbe:	f003 0302 	and.w	r3, r3, #2
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d00b      	beq.n	8005fde <HAL_UART_IRQHandler+0xf6>
 8005fc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005fca:	f003 0301 	and.w	r3, r3, #1
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d005      	beq.n	8005fde <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fd6:	f043 0204 	orr.w	r2, r3, #4
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005fde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fe2:	f003 0308 	and.w	r3, r3, #8
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d011      	beq.n	800600e <HAL_UART_IRQHandler+0x126>
 8005fea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fee:	f003 0320 	and.w	r3, r3, #32
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d105      	bne.n	8006002 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005ff6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ffa:	f003 0301 	and.w	r3, r3, #1
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d005      	beq.n	800600e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006006:	f043 0208 	orr.w	r2, r3, #8
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006012:	2b00      	cmp	r3, #0
 8006014:	f000 81f2 	beq.w	80063fc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006018:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800601c:	f003 0320 	and.w	r3, r3, #32
 8006020:	2b00      	cmp	r3, #0
 8006022:	d008      	beq.n	8006036 <HAL_UART_IRQHandler+0x14e>
 8006024:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006028:	f003 0320 	and.w	r3, r3, #32
 800602c:	2b00      	cmp	r3, #0
 800602e:	d002      	beq.n	8006036 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f000 fb77 	bl	8006724 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	695b      	ldr	r3, [r3, #20]
 800603c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006040:	2b00      	cmp	r3, #0
 8006042:	bf14      	ite	ne
 8006044:	2301      	movne	r3, #1
 8006046:	2300      	moveq	r3, #0
 8006048:	b2db      	uxtb	r3, r3
 800604a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006052:	f003 0308 	and.w	r3, r3, #8
 8006056:	2b00      	cmp	r3, #0
 8006058:	d103      	bne.n	8006062 <HAL_UART_IRQHandler+0x17a>
 800605a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800605e:	2b00      	cmp	r3, #0
 8006060:	d04f      	beq.n	8006102 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f000 fa81 	bl	800656a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	695b      	ldr	r3, [r3, #20]
 800606e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006072:	2b00      	cmp	r3, #0
 8006074:	d041      	beq.n	80060fa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	3314      	adds	r3, #20
 800607c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006080:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006084:	e853 3f00 	ldrex	r3, [r3]
 8006088:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800608c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006090:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006094:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	3314      	adds	r3, #20
 800609e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80060a2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80060a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80060ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80060b2:	e841 2300 	strex	r3, r2, [r1]
 80060b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80060ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d1d9      	bne.n	8006076 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d013      	beq.n	80060f2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060ce:	4a7e      	ldr	r2, [pc, #504]	@ (80062c8 <HAL_UART_IRQHandler+0x3e0>)
 80060d0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060d6:	4618      	mov	r0, r3
 80060d8:	f7fc fef0 	bl	8002ebc <HAL_DMA_Abort_IT>
 80060dc:	4603      	mov	r3, r0
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d016      	beq.n	8006110 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060e8:	687a      	ldr	r2, [r7, #4]
 80060ea:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80060ec:	4610      	mov	r0, r2
 80060ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060f0:	e00e      	b.n	8006110 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f000 f993 	bl	800641e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060f8:	e00a      	b.n	8006110 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f000 f98f 	bl	800641e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006100:	e006      	b.n	8006110 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f000 f98b 	bl	800641e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2200      	movs	r2, #0
 800610c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800610e:	e175      	b.n	80063fc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006110:	bf00      	nop
    return;
 8006112:	e173      	b.n	80063fc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006118:	2b01      	cmp	r3, #1
 800611a:	f040 814f 	bne.w	80063bc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800611e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006122:	f003 0310 	and.w	r3, r3, #16
 8006126:	2b00      	cmp	r3, #0
 8006128:	f000 8148 	beq.w	80063bc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800612c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006130:	f003 0310 	and.w	r3, r3, #16
 8006134:	2b00      	cmp	r3, #0
 8006136:	f000 8141 	beq.w	80063bc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800613a:	2300      	movs	r3, #0
 800613c:	60bb      	str	r3, [r7, #8]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	60bb      	str	r3, [r7, #8]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	60bb      	str	r3, [r7, #8]
 800614e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	695b      	ldr	r3, [r3, #20]
 8006156:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800615a:	2b00      	cmp	r3, #0
 800615c:	f000 80b6 	beq.w	80062cc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800616c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006170:	2b00      	cmp	r3, #0
 8006172:	f000 8145 	beq.w	8006400 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800617a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800617e:	429a      	cmp	r2, r3
 8006180:	f080 813e 	bcs.w	8006400 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800618a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006190:	699b      	ldr	r3, [r3, #24]
 8006192:	2b20      	cmp	r3, #32
 8006194:	f000 8088 	beq.w	80062a8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	330c      	adds	r3, #12
 800619e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80061a6:	e853 3f00 	ldrex	r3, [r3]
 80061aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80061ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80061b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80061b6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	330c      	adds	r3, #12
 80061c0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80061c4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80061c8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061cc:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80061d0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80061d4:	e841 2300 	strex	r3, r2, [r1]
 80061d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80061dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d1d9      	bne.n	8006198 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	3314      	adds	r3, #20
 80061ea:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80061ee:	e853 3f00 	ldrex	r3, [r3]
 80061f2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80061f4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80061f6:	f023 0301 	bic.w	r3, r3, #1
 80061fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	3314      	adds	r3, #20
 8006204:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006208:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800620c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800620e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006210:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006214:	e841 2300 	strex	r3, r2, [r1]
 8006218:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800621a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800621c:	2b00      	cmp	r3, #0
 800621e:	d1e1      	bne.n	80061e4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	3314      	adds	r3, #20
 8006226:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006228:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800622a:	e853 3f00 	ldrex	r3, [r3]
 800622e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006230:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006232:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006236:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	3314      	adds	r3, #20
 8006240:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006244:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006246:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006248:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800624a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800624c:	e841 2300 	strex	r3, r2, [r1]
 8006250:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006252:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006254:	2b00      	cmp	r3, #0
 8006256:	d1e3      	bne.n	8006220 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2220      	movs	r2, #32
 800625c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2200      	movs	r2, #0
 8006264:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	330c      	adds	r3, #12
 800626c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800626e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006270:	e853 3f00 	ldrex	r3, [r3]
 8006274:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006276:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006278:	f023 0310 	bic.w	r3, r3, #16
 800627c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	330c      	adds	r3, #12
 8006286:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800628a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800628c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800628e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006290:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006292:	e841 2300 	strex	r3, r2, [r1]
 8006296:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006298:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800629a:	2b00      	cmp	r3, #0
 800629c:	d1e3      	bne.n	8006266 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062a2:	4618      	mov	r0, r3
 80062a4:	f7fc fdcf 	bl	8002e46 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2202      	movs	r2, #2
 80062ac:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80062b6:	b29b      	uxth	r3, r3
 80062b8:	1ad3      	subs	r3, r2, r3
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	4619      	mov	r1, r3
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f000 f8b6 	bl	8006430 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80062c4:	e09c      	b.n	8006400 <HAL_UART_IRQHandler+0x518>
 80062c6:	bf00      	nop
 80062c8:	0800662f 	.word	0x0800662f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	1ad3      	subs	r3, r2, r3
 80062d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80062e0:	b29b      	uxth	r3, r3
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	f000 808e 	beq.w	8006404 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80062e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	f000 8089 	beq.w	8006404 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	330c      	adds	r3, #12
 80062f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062fc:	e853 3f00 	ldrex	r3, [r3]
 8006300:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006302:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006304:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006308:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	330c      	adds	r3, #12
 8006312:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006316:	647a      	str	r2, [r7, #68]	@ 0x44
 8006318:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800631a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800631c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800631e:	e841 2300 	strex	r3, r2, [r1]
 8006322:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006324:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006326:	2b00      	cmp	r3, #0
 8006328:	d1e3      	bne.n	80062f2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	3314      	adds	r3, #20
 8006330:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006334:	e853 3f00 	ldrex	r3, [r3]
 8006338:	623b      	str	r3, [r7, #32]
   return(result);
 800633a:	6a3b      	ldr	r3, [r7, #32]
 800633c:	f023 0301 	bic.w	r3, r3, #1
 8006340:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	3314      	adds	r3, #20
 800634a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800634e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006350:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006352:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006354:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006356:	e841 2300 	strex	r3, r2, [r1]
 800635a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800635c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800635e:	2b00      	cmp	r3, #0
 8006360:	d1e3      	bne.n	800632a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2220      	movs	r2, #32
 8006366:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	330c      	adds	r3, #12
 8006376:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	e853 3f00 	ldrex	r3, [r3]
 800637e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f023 0310 	bic.w	r3, r3, #16
 8006386:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	330c      	adds	r3, #12
 8006390:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006394:	61fa      	str	r2, [r7, #28]
 8006396:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006398:	69b9      	ldr	r1, [r7, #24]
 800639a:	69fa      	ldr	r2, [r7, #28]
 800639c:	e841 2300 	strex	r3, r2, [r1]
 80063a0:	617b      	str	r3, [r7, #20]
   return(result);
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d1e3      	bne.n	8006370 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2202      	movs	r2, #2
 80063ac:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80063ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80063b2:	4619      	mov	r1, r3
 80063b4:	6878      	ldr	r0, [r7, #4]
 80063b6:	f000 f83b 	bl	8006430 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80063ba:	e023      	b.n	8006404 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80063bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d009      	beq.n	80063dc <HAL_UART_IRQHandler+0x4f4>
 80063c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d003      	beq.n	80063dc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f000 f93e 	bl	8006656 <UART_Transmit_IT>
    return;
 80063da:	e014      	b.n	8006406 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80063dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d00e      	beq.n	8006406 <HAL_UART_IRQHandler+0x51e>
 80063e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d008      	beq.n	8006406 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80063f4:	6878      	ldr	r0, [r7, #4]
 80063f6:	f000 f97d 	bl	80066f4 <UART_EndTransmit_IT>
    return;
 80063fa:	e004      	b.n	8006406 <HAL_UART_IRQHandler+0x51e>
    return;
 80063fc:	bf00      	nop
 80063fe:	e002      	b.n	8006406 <HAL_UART_IRQHandler+0x51e>
      return;
 8006400:	bf00      	nop
 8006402:	e000      	b.n	8006406 <HAL_UART_IRQHandler+0x51e>
      return;
 8006404:	bf00      	nop
  }
}
 8006406:	37e8      	adds	r7, #232	@ 0xe8
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}

0800640c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800640c:	b480      	push	{r7}
 800640e:	b083      	sub	sp, #12
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006414:	bf00      	nop
 8006416:	370c      	adds	r7, #12
 8006418:	46bd      	mov	sp, r7
 800641a:	bc80      	pop	{r7}
 800641c:	4770      	bx	lr

0800641e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800641e:	b480      	push	{r7}
 8006420:	b083      	sub	sp, #12
 8006422:	af00      	add	r7, sp, #0
 8006424:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006426:	bf00      	nop
 8006428:	370c      	adds	r7, #12
 800642a:	46bd      	mov	sp, r7
 800642c:	bc80      	pop	{r7}
 800642e:	4770      	bx	lr

08006430 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006430:	b480      	push	{r7}
 8006432:	b083      	sub	sp, #12
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
 8006438:	460b      	mov	r3, r1
 800643a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800643c:	bf00      	nop
 800643e:	370c      	adds	r7, #12
 8006440:	46bd      	mov	sp, r7
 8006442:	bc80      	pop	{r7}
 8006444:	4770      	bx	lr

08006446 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006446:	b580      	push	{r7, lr}
 8006448:	b086      	sub	sp, #24
 800644a:	af00      	add	r7, sp, #0
 800644c:	60f8      	str	r0, [r7, #12]
 800644e:	60b9      	str	r1, [r7, #8]
 8006450:	603b      	str	r3, [r7, #0]
 8006452:	4613      	mov	r3, r2
 8006454:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006456:	e03b      	b.n	80064d0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006458:	6a3b      	ldr	r3, [r7, #32]
 800645a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800645e:	d037      	beq.n	80064d0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006460:	f7fb ff5e 	bl	8002320 <HAL_GetTick>
 8006464:	4602      	mov	r2, r0
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	1ad3      	subs	r3, r2, r3
 800646a:	6a3a      	ldr	r2, [r7, #32]
 800646c:	429a      	cmp	r2, r3
 800646e:	d302      	bcc.n	8006476 <UART_WaitOnFlagUntilTimeout+0x30>
 8006470:	6a3b      	ldr	r3, [r7, #32]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d101      	bne.n	800647a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006476:	2303      	movs	r3, #3
 8006478:	e03a      	b.n	80064f0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	68db      	ldr	r3, [r3, #12]
 8006480:	f003 0304 	and.w	r3, r3, #4
 8006484:	2b00      	cmp	r3, #0
 8006486:	d023      	beq.n	80064d0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	2b80      	cmp	r3, #128	@ 0x80
 800648c:	d020      	beq.n	80064d0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	2b40      	cmp	r3, #64	@ 0x40
 8006492:	d01d      	beq.n	80064d0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f003 0308 	and.w	r3, r3, #8
 800649e:	2b08      	cmp	r3, #8
 80064a0:	d116      	bne.n	80064d0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80064a2:	2300      	movs	r3, #0
 80064a4:	617b      	str	r3, [r7, #20]
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	617b      	str	r3, [r7, #20]
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	617b      	str	r3, [r7, #20]
 80064b6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064b8:	68f8      	ldr	r0, [r7, #12]
 80064ba:	f000 f856 	bl	800656a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2208      	movs	r2, #8
 80064c2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	e00f      	b.n	80064f0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	681a      	ldr	r2, [r3, #0]
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	4013      	ands	r3, r2
 80064da:	68ba      	ldr	r2, [r7, #8]
 80064dc:	429a      	cmp	r2, r3
 80064de:	bf0c      	ite	eq
 80064e0:	2301      	moveq	r3, #1
 80064e2:	2300      	movne	r3, #0
 80064e4:	b2db      	uxtb	r3, r3
 80064e6:	461a      	mov	r2, r3
 80064e8:	79fb      	ldrb	r3, [r7, #7]
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d0b4      	beq.n	8006458 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80064ee:	2300      	movs	r3, #0
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3718      	adds	r7, #24
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}

080064f8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b085      	sub	sp, #20
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	60f8      	str	r0, [r7, #12]
 8006500:	60b9      	str	r1, [r7, #8]
 8006502:	4613      	mov	r3, r2
 8006504:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	68ba      	ldr	r2, [r7, #8]
 800650a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	88fa      	ldrh	r2, [r7, #6]
 8006510:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	88fa      	ldrh	r2, [r7, #6]
 8006516:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2200      	movs	r2, #0
 800651c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2222      	movs	r2, #34	@ 0x22
 8006522:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	691b      	ldr	r3, [r3, #16]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d007      	beq.n	800653e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	68da      	ldr	r2, [r3, #12]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800653c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	695a      	ldr	r2, [r3, #20]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f042 0201 	orr.w	r2, r2, #1
 800654c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	68da      	ldr	r2, [r3, #12]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f042 0220 	orr.w	r2, r2, #32
 800655c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800655e:	2300      	movs	r3, #0
}
 8006560:	4618      	mov	r0, r3
 8006562:	3714      	adds	r7, #20
 8006564:	46bd      	mov	sp, r7
 8006566:	bc80      	pop	{r7}
 8006568:	4770      	bx	lr

0800656a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800656a:	b480      	push	{r7}
 800656c:	b095      	sub	sp, #84	@ 0x54
 800656e:	af00      	add	r7, sp, #0
 8006570:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	330c      	adds	r3, #12
 8006578:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800657a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800657c:	e853 3f00 	ldrex	r3, [r3]
 8006580:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006584:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006588:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	330c      	adds	r3, #12
 8006590:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006592:	643a      	str	r2, [r7, #64]	@ 0x40
 8006594:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006596:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006598:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800659a:	e841 2300 	strex	r3, r2, [r1]
 800659e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80065a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d1e5      	bne.n	8006572 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	3314      	adds	r3, #20
 80065ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ae:	6a3b      	ldr	r3, [r7, #32]
 80065b0:	e853 3f00 	ldrex	r3, [r3]
 80065b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80065b6:	69fb      	ldr	r3, [r7, #28]
 80065b8:	f023 0301 	bic.w	r3, r3, #1
 80065bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	3314      	adds	r3, #20
 80065c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80065c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80065c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80065cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80065ce:	e841 2300 	strex	r3, r2, [r1]
 80065d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80065d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d1e5      	bne.n	80065a6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065de:	2b01      	cmp	r3, #1
 80065e0:	d119      	bne.n	8006616 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	330c      	adds	r3, #12
 80065e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	e853 3f00 	ldrex	r3, [r3]
 80065f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	f023 0310 	bic.w	r3, r3, #16
 80065f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	330c      	adds	r3, #12
 8006600:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006602:	61ba      	str	r2, [r7, #24]
 8006604:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006606:	6979      	ldr	r1, [r7, #20]
 8006608:	69ba      	ldr	r2, [r7, #24]
 800660a:	e841 2300 	strex	r3, r2, [r1]
 800660e:	613b      	str	r3, [r7, #16]
   return(result);
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d1e5      	bne.n	80065e2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2220      	movs	r2, #32
 800661a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2200      	movs	r2, #0
 8006622:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006624:	bf00      	nop
 8006626:	3754      	adds	r7, #84	@ 0x54
 8006628:	46bd      	mov	sp, r7
 800662a:	bc80      	pop	{r7}
 800662c:	4770      	bx	lr

0800662e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800662e:	b580      	push	{r7, lr}
 8006630:	b084      	sub	sp, #16
 8006632:	af00      	add	r7, sp, #0
 8006634:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800663a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	2200      	movs	r2, #0
 8006640:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	2200      	movs	r2, #0
 8006646:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006648:	68f8      	ldr	r0, [r7, #12]
 800664a:	f7ff fee8 	bl	800641e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800664e:	bf00      	nop
 8006650:	3710      	adds	r7, #16
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}

08006656 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006656:	b480      	push	{r7}
 8006658:	b085      	sub	sp, #20
 800665a:	af00      	add	r7, sp, #0
 800665c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006664:	b2db      	uxtb	r3, r3
 8006666:	2b21      	cmp	r3, #33	@ 0x21
 8006668:	d13e      	bne.n	80066e8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	689b      	ldr	r3, [r3, #8]
 800666e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006672:	d114      	bne.n	800669e <UART_Transmit_IT+0x48>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	691b      	ldr	r3, [r3, #16]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d110      	bne.n	800669e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6a1b      	ldr	r3, [r3, #32]
 8006680:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	881b      	ldrh	r3, [r3, #0]
 8006686:	461a      	mov	r2, r3
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006690:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6a1b      	ldr	r3, [r3, #32]
 8006696:	1c9a      	adds	r2, r3, #2
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	621a      	str	r2, [r3, #32]
 800669c:	e008      	b.n	80066b0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6a1b      	ldr	r3, [r3, #32]
 80066a2:	1c59      	adds	r1, r3, #1
 80066a4:	687a      	ldr	r2, [r7, #4]
 80066a6:	6211      	str	r1, [r2, #32]
 80066a8:	781a      	ldrb	r2, [r3, #0]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80066b4:	b29b      	uxth	r3, r3
 80066b6:	3b01      	subs	r3, #1
 80066b8:	b29b      	uxth	r3, r3
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	4619      	mov	r1, r3
 80066be:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d10f      	bne.n	80066e4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	68da      	ldr	r2, [r3, #12]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80066d2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	68da      	ldr	r2, [r3, #12]
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80066e2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80066e4:	2300      	movs	r3, #0
 80066e6:	e000      	b.n	80066ea <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80066e8:	2302      	movs	r3, #2
  }
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3714      	adds	r7, #20
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bc80      	pop	{r7}
 80066f2:	4770      	bx	lr

080066f4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b082      	sub	sp, #8
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	68da      	ldr	r2, [r3, #12]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800670a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2220      	movs	r2, #32
 8006710:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006714:	6878      	ldr	r0, [r7, #4]
 8006716:	f7ff fe79 	bl	800640c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800671a:	2300      	movs	r3, #0
}
 800671c:	4618      	mov	r0, r3
 800671e:	3708      	adds	r7, #8
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}

08006724 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b08c      	sub	sp, #48	@ 0x30
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006732:	b2db      	uxtb	r3, r3
 8006734:	2b22      	cmp	r3, #34	@ 0x22
 8006736:	f040 80ae 	bne.w	8006896 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006742:	d117      	bne.n	8006774 <UART_Receive_IT+0x50>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	691b      	ldr	r3, [r3, #16]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d113      	bne.n	8006774 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800674c:	2300      	movs	r3, #0
 800674e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006754:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	b29b      	uxth	r3, r3
 800675e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006762:	b29a      	uxth	r2, r3
 8006764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006766:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800676c:	1c9a      	adds	r2, r3, #2
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	629a      	str	r2, [r3, #40]	@ 0x28
 8006772:	e026      	b.n	80067c2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006778:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800677a:	2300      	movs	r3, #0
 800677c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006786:	d007      	beq.n	8006798 <UART_Receive_IT+0x74>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d10a      	bne.n	80067a6 <UART_Receive_IT+0x82>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	691b      	ldr	r3, [r3, #16]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d106      	bne.n	80067a6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	685b      	ldr	r3, [r3, #4]
 800679e:	b2da      	uxtb	r2, r3
 80067a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067a2:	701a      	strb	r2, [r3, #0]
 80067a4:	e008      	b.n	80067b8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	b2db      	uxtb	r3, r3
 80067ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067b2:	b2da      	uxtb	r2, r3
 80067b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067b6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067bc:	1c5a      	adds	r2, r3, #1
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80067c6:	b29b      	uxth	r3, r3
 80067c8:	3b01      	subs	r3, #1
 80067ca:	b29b      	uxth	r3, r3
 80067cc:	687a      	ldr	r2, [r7, #4]
 80067ce:	4619      	mov	r1, r3
 80067d0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d15d      	bne.n	8006892 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	68da      	ldr	r2, [r3, #12]
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f022 0220 	bic.w	r2, r2, #32
 80067e4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	68da      	ldr	r2, [r3, #12]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80067f4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	695a      	ldr	r2, [r3, #20]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f022 0201 	bic.w	r2, r2, #1
 8006804:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2220      	movs	r2, #32
 800680a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2200      	movs	r2, #0
 8006812:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006818:	2b01      	cmp	r3, #1
 800681a:	d135      	bne.n	8006888 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2200      	movs	r2, #0
 8006820:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	330c      	adds	r3, #12
 8006828:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	e853 3f00 	ldrex	r3, [r3]
 8006830:	613b      	str	r3, [r7, #16]
   return(result);
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	f023 0310 	bic.w	r3, r3, #16
 8006838:	627b      	str	r3, [r7, #36]	@ 0x24
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	330c      	adds	r3, #12
 8006840:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006842:	623a      	str	r2, [r7, #32]
 8006844:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006846:	69f9      	ldr	r1, [r7, #28]
 8006848:	6a3a      	ldr	r2, [r7, #32]
 800684a:	e841 2300 	strex	r3, r2, [r1]
 800684e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006850:	69bb      	ldr	r3, [r7, #24]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d1e5      	bne.n	8006822 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f003 0310 	and.w	r3, r3, #16
 8006860:	2b10      	cmp	r3, #16
 8006862:	d10a      	bne.n	800687a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006864:	2300      	movs	r3, #0
 8006866:	60fb      	str	r3, [r7, #12]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	60fb      	str	r3, [r7, #12]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	60fb      	str	r3, [r7, #12]
 8006878:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800687e:	4619      	mov	r1, r3
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f7ff fdd5 	bl	8006430 <HAL_UARTEx_RxEventCallback>
 8006886:	e002      	b.n	800688e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006888:	6878      	ldr	r0, [r7, #4]
 800688a:	f7fb f8ed 	bl	8001a68 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800688e:	2300      	movs	r3, #0
 8006890:	e002      	b.n	8006898 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006892:	2300      	movs	r3, #0
 8006894:	e000      	b.n	8006898 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006896:	2302      	movs	r3, #2
  }
}
 8006898:	4618      	mov	r0, r3
 800689a:	3730      	adds	r7, #48	@ 0x30
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}

080068a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b084      	sub	sp, #16
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	691b      	ldr	r3, [r3, #16]
 80068ae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	68da      	ldr	r2, [r3, #12]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	430a      	orrs	r2, r1
 80068bc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	689a      	ldr	r2, [r3, #8]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	691b      	ldr	r3, [r3, #16]
 80068c6:	431a      	orrs	r2, r3
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	695b      	ldr	r3, [r3, #20]
 80068cc:	4313      	orrs	r3, r2
 80068ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	68db      	ldr	r3, [r3, #12]
 80068d6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80068da:	f023 030c 	bic.w	r3, r3, #12
 80068de:	687a      	ldr	r2, [r7, #4]
 80068e0:	6812      	ldr	r2, [r2, #0]
 80068e2:	68b9      	ldr	r1, [r7, #8]
 80068e4:	430b      	orrs	r3, r1
 80068e6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	695b      	ldr	r3, [r3, #20]
 80068ee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	699a      	ldr	r2, [r3, #24]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	430a      	orrs	r2, r1
 80068fc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a2c      	ldr	r2, [pc, #176]	@ (80069b4 <UART_SetConfig+0x114>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d103      	bne.n	8006910 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006908:	f7fe fc5e 	bl	80051c8 <HAL_RCC_GetPCLK2Freq>
 800690c:	60f8      	str	r0, [r7, #12]
 800690e:	e002      	b.n	8006916 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006910:	f7fe fc46 	bl	80051a0 <HAL_RCC_GetPCLK1Freq>
 8006914:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006916:	68fa      	ldr	r2, [r7, #12]
 8006918:	4613      	mov	r3, r2
 800691a:	009b      	lsls	r3, r3, #2
 800691c:	4413      	add	r3, r2
 800691e:	009a      	lsls	r2, r3, #2
 8006920:	441a      	add	r2, r3
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	009b      	lsls	r3, r3, #2
 8006928:	fbb2 f3f3 	udiv	r3, r2, r3
 800692c:	4a22      	ldr	r2, [pc, #136]	@ (80069b8 <UART_SetConfig+0x118>)
 800692e:	fba2 2303 	umull	r2, r3, r2, r3
 8006932:	095b      	lsrs	r3, r3, #5
 8006934:	0119      	lsls	r1, r3, #4
 8006936:	68fa      	ldr	r2, [r7, #12]
 8006938:	4613      	mov	r3, r2
 800693a:	009b      	lsls	r3, r3, #2
 800693c:	4413      	add	r3, r2
 800693e:	009a      	lsls	r2, r3, #2
 8006940:	441a      	add	r2, r3
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	685b      	ldr	r3, [r3, #4]
 8006946:	009b      	lsls	r3, r3, #2
 8006948:	fbb2 f2f3 	udiv	r2, r2, r3
 800694c:	4b1a      	ldr	r3, [pc, #104]	@ (80069b8 <UART_SetConfig+0x118>)
 800694e:	fba3 0302 	umull	r0, r3, r3, r2
 8006952:	095b      	lsrs	r3, r3, #5
 8006954:	2064      	movs	r0, #100	@ 0x64
 8006956:	fb00 f303 	mul.w	r3, r0, r3
 800695a:	1ad3      	subs	r3, r2, r3
 800695c:	011b      	lsls	r3, r3, #4
 800695e:	3332      	adds	r3, #50	@ 0x32
 8006960:	4a15      	ldr	r2, [pc, #84]	@ (80069b8 <UART_SetConfig+0x118>)
 8006962:	fba2 2303 	umull	r2, r3, r2, r3
 8006966:	095b      	lsrs	r3, r3, #5
 8006968:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800696c:	4419      	add	r1, r3
 800696e:	68fa      	ldr	r2, [r7, #12]
 8006970:	4613      	mov	r3, r2
 8006972:	009b      	lsls	r3, r3, #2
 8006974:	4413      	add	r3, r2
 8006976:	009a      	lsls	r2, r3, #2
 8006978:	441a      	add	r2, r3
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	009b      	lsls	r3, r3, #2
 8006980:	fbb2 f2f3 	udiv	r2, r2, r3
 8006984:	4b0c      	ldr	r3, [pc, #48]	@ (80069b8 <UART_SetConfig+0x118>)
 8006986:	fba3 0302 	umull	r0, r3, r3, r2
 800698a:	095b      	lsrs	r3, r3, #5
 800698c:	2064      	movs	r0, #100	@ 0x64
 800698e:	fb00 f303 	mul.w	r3, r0, r3
 8006992:	1ad3      	subs	r3, r2, r3
 8006994:	011b      	lsls	r3, r3, #4
 8006996:	3332      	adds	r3, #50	@ 0x32
 8006998:	4a07      	ldr	r2, [pc, #28]	@ (80069b8 <UART_SetConfig+0x118>)
 800699a:	fba2 2303 	umull	r2, r3, r2, r3
 800699e:	095b      	lsrs	r3, r3, #5
 80069a0:	f003 020f 	and.w	r2, r3, #15
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	440a      	add	r2, r1
 80069aa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80069ac:	bf00      	nop
 80069ae:	3710      	adds	r7, #16
 80069b0:	46bd      	mov	sp, r7
 80069b2:	bd80      	pop	{r7, pc}
 80069b4:	40013800 	.word	0x40013800
 80069b8:	51eb851f 	.word	0x51eb851f

080069bc <__assert_func>:
 80069bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80069be:	4614      	mov	r4, r2
 80069c0:	461a      	mov	r2, r3
 80069c2:	4b09      	ldr	r3, [pc, #36]	@ (80069e8 <__assert_func+0x2c>)
 80069c4:	4605      	mov	r5, r0
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	68d8      	ldr	r0, [r3, #12]
 80069ca:	b14c      	cbz	r4, 80069e0 <__assert_func+0x24>
 80069cc:	4b07      	ldr	r3, [pc, #28]	@ (80069ec <__assert_func+0x30>)
 80069ce:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80069d2:	9100      	str	r1, [sp, #0]
 80069d4:	462b      	mov	r3, r5
 80069d6:	4906      	ldr	r1, [pc, #24]	@ (80069f0 <__assert_func+0x34>)
 80069d8:	f000 ffa0 	bl	800791c <fiprintf>
 80069dc:	f001 fa00 	bl	8007de0 <abort>
 80069e0:	4b04      	ldr	r3, [pc, #16]	@ (80069f4 <__assert_func+0x38>)
 80069e2:	461c      	mov	r4, r3
 80069e4:	e7f3      	b.n	80069ce <__assert_func+0x12>
 80069e6:	bf00      	nop
 80069e8:	20000020 	.word	0x20000020
 80069ec:	0800b4aa 	.word	0x0800b4aa
 80069f0:	0800b4b7 	.word	0x0800b4b7
 80069f4:	0800b4e5 	.word	0x0800b4e5

080069f8 <atoi>:
 80069f8:	220a      	movs	r2, #10
 80069fa:	2100      	movs	r1, #0
 80069fc:	f000 b87c 	b.w	8006af8 <strtol>

08006a00 <_strtol_l.isra.0>:
 8006a00:	2b24      	cmp	r3, #36	@ 0x24
 8006a02:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a06:	4686      	mov	lr, r0
 8006a08:	4690      	mov	r8, r2
 8006a0a:	d801      	bhi.n	8006a10 <_strtol_l.isra.0+0x10>
 8006a0c:	2b01      	cmp	r3, #1
 8006a0e:	d106      	bne.n	8006a1e <_strtol_l.isra.0+0x1e>
 8006a10:	f001 f9a6 	bl	8007d60 <__errno>
 8006a14:	2316      	movs	r3, #22
 8006a16:	6003      	str	r3, [r0, #0]
 8006a18:	2000      	movs	r0, #0
 8006a1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a1e:	460d      	mov	r5, r1
 8006a20:	4833      	ldr	r0, [pc, #204]	@ (8006af0 <_strtol_l.isra.0+0xf0>)
 8006a22:	462a      	mov	r2, r5
 8006a24:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006a28:	5d06      	ldrb	r6, [r0, r4]
 8006a2a:	f016 0608 	ands.w	r6, r6, #8
 8006a2e:	d1f8      	bne.n	8006a22 <_strtol_l.isra.0+0x22>
 8006a30:	2c2d      	cmp	r4, #45	@ 0x2d
 8006a32:	d110      	bne.n	8006a56 <_strtol_l.isra.0+0x56>
 8006a34:	2601      	movs	r6, #1
 8006a36:	782c      	ldrb	r4, [r5, #0]
 8006a38:	1c95      	adds	r5, r2, #2
 8006a3a:	f033 0210 	bics.w	r2, r3, #16
 8006a3e:	d115      	bne.n	8006a6c <_strtol_l.isra.0+0x6c>
 8006a40:	2c30      	cmp	r4, #48	@ 0x30
 8006a42:	d10d      	bne.n	8006a60 <_strtol_l.isra.0+0x60>
 8006a44:	782a      	ldrb	r2, [r5, #0]
 8006a46:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006a4a:	2a58      	cmp	r2, #88	@ 0x58
 8006a4c:	d108      	bne.n	8006a60 <_strtol_l.isra.0+0x60>
 8006a4e:	786c      	ldrb	r4, [r5, #1]
 8006a50:	3502      	adds	r5, #2
 8006a52:	2310      	movs	r3, #16
 8006a54:	e00a      	b.n	8006a6c <_strtol_l.isra.0+0x6c>
 8006a56:	2c2b      	cmp	r4, #43	@ 0x2b
 8006a58:	bf04      	itt	eq
 8006a5a:	782c      	ldrbeq	r4, [r5, #0]
 8006a5c:	1c95      	addeq	r5, r2, #2
 8006a5e:	e7ec      	b.n	8006a3a <_strtol_l.isra.0+0x3a>
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d1f6      	bne.n	8006a52 <_strtol_l.isra.0+0x52>
 8006a64:	2c30      	cmp	r4, #48	@ 0x30
 8006a66:	bf14      	ite	ne
 8006a68:	230a      	movne	r3, #10
 8006a6a:	2308      	moveq	r3, #8
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006a72:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006a76:	fbbc f9f3 	udiv	r9, ip, r3
 8006a7a:	4610      	mov	r0, r2
 8006a7c:	fb03 ca19 	mls	sl, r3, r9, ip
 8006a80:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006a84:	2f09      	cmp	r7, #9
 8006a86:	d80f      	bhi.n	8006aa8 <_strtol_l.isra.0+0xa8>
 8006a88:	463c      	mov	r4, r7
 8006a8a:	42a3      	cmp	r3, r4
 8006a8c:	dd1b      	ble.n	8006ac6 <_strtol_l.isra.0+0xc6>
 8006a8e:	1c57      	adds	r7, r2, #1
 8006a90:	d007      	beq.n	8006aa2 <_strtol_l.isra.0+0xa2>
 8006a92:	4581      	cmp	r9, r0
 8006a94:	d314      	bcc.n	8006ac0 <_strtol_l.isra.0+0xc0>
 8006a96:	d101      	bne.n	8006a9c <_strtol_l.isra.0+0x9c>
 8006a98:	45a2      	cmp	sl, r4
 8006a9a:	db11      	blt.n	8006ac0 <_strtol_l.isra.0+0xc0>
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	fb00 4003 	mla	r0, r0, r3, r4
 8006aa2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006aa6:	e7eb      	b.n	8006a80 <_strtol_l.isra.0+0x80>
 8006aa8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006aac:	2f19      	cmp	r7, #25
 8006aae:	d801      	bhi.n	8006ab4 <_strtol_l.isra.0+0xb4>
 8006ab0:	3c37      	subs	r4, #55	@ 0x37
 8006ab2:	e7ea      	b.n	8006a8a <_strtol_l.isra.0+0x8a>
 8006ab4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006ab8:	2f19      	cmp	r7, #25
 8006aba:	d804      	bhi.n	8006ac6 <_strtol_l.isra.0+0xc6>
 8006abc:	3c57      	subs	r4, #87	@ 0x57
 8006abe:	e7e4      	b.n	8006a8a <_strtol_l.isra.0+0x8a>
 8006ac0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ac4:	e7ed      	b.n	8006aa2 <_strtol_l.isra.0+0xa2>
 8006ac6:	1c53      	adds	r3, r2, #1
 8006ac8:	d108      	bne.n	8006adc <_strtol_l.isra.0+0xdc>
 8006aca:	2322      	movs	r3, #34	@ 0x22
 8006acc:	4660      	mov	r0, ip
 8006ace:	f8ce 3000 	str.w	r3, [lr]
 8006ad2:	f1b8 0f00 	cmp.w	r8, #0
 8006ad6:	d0a0      	beq.n	8006a1a <_strtol_l.isra.0+0x1a>
 8006ad8:	1e69      	subs	r1, r5, #1
 8006ada:	e006      	b.n	8006aea <_strtol_l.isra.0+0xea>
 8006adc:	b106      	cbz	r6, 8006ae0 <_strtol_l.isra.0+0xe0>
 8006ade:	4240      	negs	r0, r0
 8006ae0:	f1b8 0f00 	cmp.w	r8, #0
 8006ae4:	d099      	beq.n	8006a1a <_strtol_l.isra.0+0x1a>
 8006ae6:	2a00      	cmp	r2, #0
 8006ae8:	d1f6      	bne.n	8006ad8 <_strtol_l.isra.0+0xd8>
 8006aea:	f8c8 1000 	str.w	r1, [r8]
 8006aee:	e794      	b.n	8006a1a <_strtol_l.isra.0+0x1a>
 8006af0:	0800b681 	.word	0x0800b681

08006af4 <_strtol_r>:
 8006af4:	f7ff bf84 	b.w	8006a00 <_strtol_l.isra.0>

08006af8 <strtol>:
 8006af8:	4613      	mov	r3, r2
 8006afa:	460a      	mov	r2, r1
 8006afc:	4601      	mov	r1, r0
 8006afe:	4802      	ldr	r0, [pc, #8]	@ (8006b08 <strtol+0x10>)
 8006b00:	6800      	ldr	r0, [r0, #0]
 8006b02:	f7ff bf7d 	b.w	8006a00 <_strtol_l.isra.0>
 8006b06:	bf00      	nop
 8006b08:	20000020 	.word	0x20000020

08006b0c <__cvt>:
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b12:	461d      	mov	r5, r3
 8006b14:	bfbb      	ittet	lt
 8006b16:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8006b1a:	461d      	movlt	r5, r3
 8006b1c:	2300      	movge	r3, #0
 8006b1e:	232d      	movlt	r3, #45	@ 0x2d
 8006b20:	b088      	sub	sp, #32
 8006b22:	4614      	mov	r4, r2
 8006b24:	bfb8      	it	lt
 8006b26:	4614      	movlt	r4, r2
 8006b28:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006b2a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006b2c:	7013      	strb	r3, [r2, #0]
 8006b2e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006b30:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006b34:	f023 0820 	bic.w	r8, r3, #32
 8006b38:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006b3c:	d005      	beq.n	8006b4a <__cvt+0x3e>
 8006b3e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006b42:	d100      	bne.n	8006b46 <__cvt+0x3a>
 8006b44:	3601      	adds	r6, #1
 8006b46:	2302      	movs	r3, #2
 8006b48:	e000      	b.n	8006b4c <__cvt+0x40>
 8006b4a:	2303      	movs	r3, #3
 8006b4c:	aa07      	add	r2, sp, #28
 8006b4e:	9204      	str	r2, [sp, #16]
 8006b50:	aa06      	add	r2, sp, #24
 8006b52:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006b56:	e9cd 3600 	strd	r3, r6, [sp]
 8006b5a:	4622      	mov	r2, r4
 8006b5c:	462b      	mov	r3, r5
 8006b5e:	f001 f9cf 	bl	8007f00 <_dtoa_r>
 8006b62:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006b66:	4607      	mov	r7, r0
 8006b68:	d119      	bne.n	8006b9e <__cvt+0x92>
 8006b6a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006b6c:	07db      	lsls	r3, r3, #31
 8006b6e:	d50e      	bpl.n	8006b8e <__cvt+0x82>
 8006b70:	eb00 0906 	add.w	r9, r0, r6
 8006b74:	2200      	movs	r2, #0
 8006b76:	2300      	movs	r3, #0
 8006b78:	4620      	mov	r0, r4
 8006b7a:	4629      	mov	r1, r5
 8006b7c:	f7f9 ff14 	bl	80009a8 <__aeabi_dcmpeq>
 8006b80:	b108      	cbz	r0, 8006b86 <__cvt+0x7a>
 8006b82:	f8cd 901c 	str.w	r9, [sp, #28]
 8006b86:	2230      	movs	r2, #48	@ 0x30
 8006b88:	9b07      	ldr	r3, [sp, #28]
 8006b8a:	454b      	cmp	r3, r9
 8006b8c:	d31e      	bcc.n	8006bcc <__cvt+0xc0>
 8006b8e:	4638      	mov	r0, r7
 8006b90:	9b07      	ldr	r3, [sp, #28]
 8006b92:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006b94:	1bdb      	subs	r3, r3, r7
 8006b96:	6013      	str	r3, [r2, #0]
 8006b98:	b008      	add	sp, #32
 8006b9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b9e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006ba2:	eb00 0906 	add.w	r9, r0, r6
 8006ba6:	d1e5      	bne.n	8006b74 <__cvt+0x68>
 8006ba8:	7803      	ldrb	r3, [r0, #0]
 8006baa:	2b30      	cmp	r3, #48	@ 0x30
 8006bac:	d10a      	bne.n	8006bc4 <__cvt+0xb8>
 8006bae:	2200      	movs	r2, #0
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	4620      	mov	r0, r4
 8006bb4:	4629      	mov	r1, r5
 8006bb6:	f7f9 fef7 	bl	80009a8 <__aeabi_dcmpeq>
 8006bba:	b918      	cbnz	r0, 8006bc4 <__cvt+0xb8>
 8006bbc:	f1c6 0601 	rsb	r6, r6, #1
 8006bc0:	f8ca 6000 	str.w	r6, [sl]
 8006bc4:	f8da 3000 	ldr.w	r3, [sl]
 8006bc8:	4499      	add	r9, r3
 8006bca:	e7d3      	b.n	8006b74 <__cvt+0x68>
 8006bcc:	1c59      	adds	r1, r3, #1
 8006bce:	9107      	str	r1, [sp, #28]
 8006bd0:	701a      	strb	r2, [r3, #0]
 8006bd2:	e7d9      	b.n	8006b88 <__cvt+0x7c>

08006bd4 <__exponent>:
 8006bd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006bd6:	2900      	cmp	r1, #0
 8006bd8:	bfb6      	itet	lt
 8006bda:	232d      	movlt	r3, #45	@ 0x2d
 8006bdc:	232b      	movge	r3, #43	@ 0x2b
 8006bde:	4249      	neglt	r1, r1
 8006be0:	2909      	cmp	r1, #9
 8006be2:	7002      	strb	r2, [r0, #0]
 8006be4:	7043      	strb	r3, [r0, #1]
 8006be6:	dd29      	ble.n	8006c3c <__exponent+0x68>
 8006be8:	f10d 0307 	add.w	r3, sp, #7
 8006bec:	461d      	mov	r5, r3
 8006bee:	270a      	movs	r7, #10
 8006bf0:	fbb1 f6f7 	udiv	r6, r1, r7
 8006bf4:	461a      	mov	r2, r3
 8006bf6:	fb07 1416 	mls	r4, r7, r6, r1
 8006bfa:	3430      	adds	r4, #48	@ 0x30
 8006bfc:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006c00:	460c      	mov	r4, r1
 8006c02:	2c63      	cmp	r4, #99	@ 0x63
 8006c04:	4631      	mov	r1, r6
 8006c06:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c0a:	dcf1      	bgt.n	8006bf0 <__exponent+0x1c>
 8006c0c:	3130      	adds	r1, #48	@ 0x30
 8006c0e:	1e94      	subs	r4, r2, #2
 8006c10:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006c14:	4623      	mov	r3, r4
 8006c16:	1c41      	adds	r1, r0, #1
 8006c18:	42ab      	cmp	r3, r5
 8006c1a:	d30a      	bcc.n	8006c32 <__exponent+0x5e>
 8006c1c:	f10d 0309 	add.w	r3, sp, #9
 8006c20:	1a9b      	subs	r3, r3, r2
 8006c22:	42ac      	cmp	r4, r5
 8006c24:	bf88      	it	hi
 8006c26:	2300      	movhi	r3, #0
 8006c28:	3302      	adds	r3, #2
 8006c2a:	4403      	add	r3, r0
 8006c2c:	1a18      	subs	r0, r3, r0
 8006c2e:	b003      	add	sp, #12
 8006c30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c32:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006c36:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006c3a:	e7ed      	b.n	8006c18 <__exponent+0x44>
 8006c3c:	2330      	movs	r3, #48	@ 0x30
 8006c3e:	3130      	adds	r1, #48	@ 0x30
 8006c40:	7083      	strb	r3, [r0, #2]
 8006c42:	70c1      	strb	r1, [r0, #3]
 8006c44:	1d03      	adds	r3, r0, #4
 8006c46:	e7f1      	b.n	8006c2c <__exponent+0x58>

08006c48 <_printf_float>:
 8006c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c4c:	b091      	sub	sp, #68	@ 0x44
 8006c4e:	460c      	mov	r4, r1
 8006c50:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006c54:	4616      	mov	r6, r2
 8006c56:	461f      	mov	r7, r3
 8006c58:	4605      	mov	r5, r0
 8006c5a:	f001 f837 	bl	8007ccc <_localeconv_r>
 8006c5e:	6803      	ldr	r3, [r0, #0]
 8006c60:	4618      	mov	r0, r3
 8006c62:	9308      	str	r3, [sp, #32]
 8006c64:	f7f9 fa74 	bl	8000150 <strlen>
 8006c68:	2300      	movs	r3, #0
 8006c6a:	930e      	str	r3, [sp, #56]	@ 0x38
 8006c6c:	f8d8 3000 	ldr.w	r3, [r8]
 8006c70:	9009      	str	r0, [sp, #36]	@ 0x24
 8006c72:	3307      	adds	r3, #7
 8006c74:	f023 0307 	bic.w	r3, r3, #7
 8006c78:	f103 0208 	add.w	r2, r3, #8
 8006c7c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006c80:	f8d4 b000 	ldr.w	fp, [r4]
 8006c84:	f8c8 2000 	str.w	r2, [r8]
 8006c88:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006c8c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006c90:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c92:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006c96:	f04f 32ff 	mov.w	r2, #4294967295
 8006c9a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006c9e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006ca2:	4b9c      	ldr	r3, [pc, #624]	@ (8006f14 <_printf_float+0x2cc>)
 8006ca4:	f7f9 feb2 	bl	8000a0c <__aeabi_dcmpun>
 8006ca8:	bb70      	cbnz	r0, 8006d08 <_printf_float+0xc0>
 8006caa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006cae:	f04f 32ff 	mov.w	r2, #4294967295
 8006cb2:	4b98      	ldr	r3, [pc, #608]	@ (8006f14 <_printf_float+0x2cc>)
 8006cb4:	f7f9 fe8c 	bl	80009d0 <__aeabi_dcmple>
 8006cb8:	bb30      	cbnz	r0, 8006d08 <_printf_float+0xc0>
 8006cba:	2200      	movs	r2, #0
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	4640      	mov	r0, r8
 8006cc0:	4649      	mov	r1, r9
 8006cc2:	f7f9 fe7b 	bl	80009bc <__aeabi_dcmplt>
 8006cc6:	b110      	cbz	r0, 8006cce <_printf_float+0x86>
 8006cc8:	232d      	movs	r3, #45	@ 0x2d
 8006cca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cce:	4a92      	ldr	r2, [pc, #584]	@ (8006f18 <_printf_float+0x2d0>)
 8006cd0:	4b92      	ldr	r3, [pc, #584]	@ (8006f1c <_printf_float+0x2d4>)
 8006cd2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006cd6:	bf8c      	ite	hi
 8006cd8:	4690      	movhi	r8, r2
 8006cda:	4698      	movls	r8, r3
 8006cdc:	2303      	movs	r3, #3
 8006cde:	f04f 0900 	mov.w	r9, #0
 8006ce2:	6123      	str	r3, [r4, #16]
 8006ce4:	f02b 0304 	bic.w	r3, fp, #4
 8006ce8:	6023      	str	r3, [r4, #0]
 8006cea:	4633      	mov	r3, r6
 8006cec:	4621      	mov	r1, r4
 8006cee:	4628      	mov	r0, r5
 8006cf0:	9700      	str	r7, [sp, #0]
 8006cf2:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006cf4:	f000 f9d4 	bl	80070a0 <_printf_common>
 8006cf8:	3001      	adds	r0, #1
 8006cfa:	f040 8090 	bne.w	8006e1e <_printf_float+0x1d6>
 8006cfe:	f04f 30ff 	mov.w	r0, #4294967295
 8006d02:	b011      	add	sp, #68	@ 0x44
 8006d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d08:	4642      	mov	r2, r8
 8006d0a:	464b      	mov	r3, r9
 8006d0c:	4640      	mov	r0, r8
 8006d0e:	4649      	mov	r1, r9
 8006d10:	f7f9 fe7c 	bl	8000a0c <__aeabi_dcmpun>
 8006d14:	b148      	cbz	r0, 8006d2a <_printf_float+0xe2>
 8006d16:	464b      	mov	r3, r9
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	bfb8      	it	lt
 8006d1c:	232d      	movlt	r3, #45	@ 0x2d
 8006d1e:	4a80      	ldr	r2, [pc, #512]	@ (8006f20 <_printf_float+0x2d8>)
 8006d20:	bfb8      	it	lt
 8006d22:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006d26:	4b7f      	ldr	r3, [pc, #508]	@ (8006f24 <_printf_float+0x2dc>)
 8006d28:	e7d3      	b.n	8006cd2 <_printf_float+0x8a>
 8006d2a:	6863      	ldr	r3, [r4, #4]
 8006d2c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006d30:	1c5a      	adds	r2, r3, #1
 8006d32:	d13f      	bne.n	8006db4 <_printf_float+0x16c>
 8006d34:	2306      	movs	r3, #6
 8006d36:	6063      	str	r3, [r4, #4]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8006d3e:	6023      	str	r3, [r4, #0]
 8006d40:	9206      	str	r2, [sp, #24]
 8006d42:	aa0e      	add	r2, sp, #56	@ 0x38
 8006d44:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006d48:	aa0d      	add	r2, sp, #52	@ 0x34
 8006d4a:	9203      	str	r2, [sp, #12]
 8006d4c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006d50:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006d54:	6863      	ldr	r3, [r4, #4]
 8006d56:	4642      	mov	r2, r8
 8006d58:	9300      	str	r3, [sp, #0]
 8006d5a:	4628      	mov	r0, r5
 8006d5c:	464b      	mov	r3, r9
 8006d5e:	910a      	str	r1, [sp, #40]	@ 0x28
 8006d60:	f7ff fed4 	bl	8006b0c <__cvt>
 8006d64:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006d66:	4680      	mov	r8, r0
 8006d68:	2947      	cmp	r1, #71	@ 0x47
 8006d6a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006d6c:	d128      	bne.n	8006dc0 <_printf_float+0x178>
 8006d6e:	1cc8      	adds	r0, r1, #3
 8006d70:	db02      	blt.n	8006d78 <_printf_float+0x130>
 8006d72:	6863      	ldr	r3, [r4, #4]
 8006d74:	4299      	cmp	r1, r3
 8006d76:	dd40      	ble.n	8006dfa <_printf_float+0x1b2>
 8006d78:	f1aa 0a02 	sub.w	sl, sl, #2
 8006d7c:	fa5f fa8a 	uxtb.w	sl, sl
 8006d80:	4652      	mov	r2, sl
 8006d82:	3901      	subs	r1, #1
 8006d84:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006d88:	910d      	str	r1, [sp, #52]	@ 0x34
 8006d8a:	f7ff ff23 	bl	8006bd4 <__exponent>
 8006d8e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006d90:	4681      	mov	r9, r0
 8006d92:	1813      	adds	r3, r2, r0
 8006d94:	2a01      	cmp	r2, #1
 8006d96:	6123      	str	r3, [r4, #16]
 8006d98:	dc02      	bgt.n	8006da0 <_printf_float+0x158>
 8006d9a:	6822      	ldr	r2, [r4, #0]
 8006d9c:	07d2      	lsls	r2, r2, #31
 8006d9e:	d501      	bpl.n	8006da4 <_printf_float+0x15c>
 8006da0:	3301      	adds	r3, #1
 8006da2:	6123      	str	r3, [r4, #16]
 8006da4:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d09e      	beq.n	8006cea <_printf_float+0xa2>
 8006dac:	232d      	movs	r3, #45	@ 0x2d
 8006dae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006db2:	e79a      	b.n	8006cea <_printf_float+0xa2>
 8006db4:	2947      	cmp	r1, #71	@ 0x47
 8006db6:	d1bf      	bne.n	8006d38 <_printf_float+0xf0>
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d1bd      	bne.n	8006d38 <_printf_float+0xf0>
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	e7ba      	b.n	8006d36 <_printf_float+0xee>
 8006dc0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006dc4:	d9dc      	bls.n	8006d80 <_printf_float+0x138>
 8006dc6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006dca:	d118      	bne.n	8006dfe <_printf_float+0x1b6>
 8006dcc:	2900      	cmp	r1, #0
 8006dce:	6863      	ldr	r3, [r4, #4]
 8006dd0:	dd0b      	ble.n	8006dea <_printf_float+0x1a2>
 8006dd2:	6121      	str	r1, [r4, #16]
 8006dd4:	b913      	cbnz	r3, 8006ddc <_printf_float+0x194>
 8006dd6:	6822      	ldr	r2, [r4, #0]
 8006dd8:	07d0      	lsls	r0, r2, #31
 8006dda:	d502      	bpl.n	8006de2 <_printf_float+0x19a>
 8006ddc:	3301      	adds	r3, #1
 8006dde:	440b      	add	r3, r1
 8006de0:	6123      	str	r3, [r4, #16]
 8006de2:	f04f 0900 	mov.w	r9, #0
 8006de6:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006de8:	e7dc      	b.n	8006da4 <_printf_float+0x15c>
 8006dea:	b913      	cbnz	r3, 8006df2 <_printf_float+0x1aa>
 8006dec:	6822      	ldr	r2, [r4, #0]
 8006dee:	07d2      	lsls	r2, r2, #31
 8006df0:	d501      	bpl.n	8006df6 <_printf_float+0x1ae>
 8006df2:	3302      	adds	r3, #2
 8006df4:	e7f4      	b.n	8006de0 <_printf_float+0x198>
 8006df6:	2301      	movs	r3, #1
 8006df8:	e7f2      	b.n	8006de0 <_printf_float+0x198>
 8006dfa:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006dfe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e00:	4299      	cmp	r1, r3
 8006e02:	db05      	blt.n	8006e10 <_printf_float+0x1c8>
 8006e04:	6823      	ldr	r3, [r4, #0]
 8006e06:	6121      	str	r1, [r4, #16]
 8006e08:	07d8      	lsls	r0, r3, #31
 8006e0a:	d5ea      	bpl.n	8006de2 <_printf_float+0x19a>
 8006e0c:	1c4b      	adds	r3, r1, #1
 8006e0e:	e7e7      	b.n	8006de0 <_printf_float+0x198>
 8006e10:	2900      	cmp	r1, #0
 8006e12:	bfcc      	ite	gt
 8006e14:	2201      	movgt	r2, #1
 8006e16:	f1c1 0202 	rsble	r2, r1, #2
 8006e1a:	4413      	add	r3, r2
 8006e1c:	e7e0      	b.n	8006de0 <_printf_float+0x198>
 8006e1e:	6823      	ldr	r3, [r4, #0]
 8006e20:	055a      	lsls	r2, r3, #21
 8006e22:	d407      	bmi.n	8006e34 <_printf_float+0x1ec>
 8006e24:	6923      	ldr	r3, [r4, #16]
 8006e26:	4642      	mov	r2, r8
 8006e28:	4631      	mov	r1, r6
 8006e2a:	4628      	mov	r0, r5
 8006e2c:	47b8      	blx	r7
 8006e2e:	3001      	adds	r0, #1
 8006e30:	d12b      	bne.n	8006e8a <_printf_float+0x242>
 8006e32:	e764      	b.n	8006cfe <_printf_float+0xb6>
 8006e34:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006e38:	f240 80dc 	bls.w	8006ff4 <_printf_float+0x3ac>
 8006e3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006e40:	2200      	movs	r2, #0
 8006e42:	2300      	movs	r3, #0
 8006e44:	f7f9 fdb0 	bl	80009a8 <__aeabi_dcmpeq>
 8006e48:	2800      	cmp	r0, #0
 8006e4a:	d033      	beq.n	8006eb4 <_printf_float+0x26c>
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	4631      	mov	r1, r6
 8006e50:	4628      	mov	r0, r5
 8006e52:	4a35      	ldr	r2, [pc, #212]	@ (8006f28 <_printf_float+0x2e0>)
 8006e54:	47b8      	blx	r7
 8006e56:	3001      	adds	r0, #1
 8006e58:	f43f af51 	beq.w	8006cfe <_printf_float+0xb6>
 8006e5c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006e60:	4543      	cmp	r3, r8
 8006e62:	db02      	blt.n	8006e6a <_printf_float+0x222>
 8006e64:	6823      	ldr	r3, [r4, #0]
 8006e66:	07d8      	lsls	r0, r3, #31
 8006e68:	d50f      	bpl.n	8006e8a <_printf_float+0x242>
 8006e6a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006e6e:	4631      	mov	r1, r6
 8006e70:	4628      	mov	r0, r5
 8006e72:	47b8      	blx	r7
 8006e74:	3001      	adds	r0, #1
 8006e76:	f43f af42 	beq.w	8006cfe <_printf_float+0xb6>
 8006e7a:	f04f 0900 	mov.w	r9, #0
 8006e7e:	f108 38ff 	add.w	r8, r8, #4294967295
 8006e82:	f104 0a1a 	add.w	sl, r4, #26
 8006e86:	45c8      	cmp	r8, r9
 8006e88:	dc09      	bgt.n	8006e9e <_printf_float+0x256>
 8006e8a:	6823      	ldr	r3, [r4, #0]
 8006e8c:	079b      	lsls	r3, r3, #30
 8006e8e:	f100 8102 	bmi.w	8007096 <_printf_float+0x44e>
 8006e92:	68e0      	ldr	r0, [r4, #12]
 8006e94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e96:	4298      	cmp	r0, r3
 8006e98:	bfb8      	it	lt
 8006e9a:	4618      	movlt	r0, r3
 8006e9c:	e731      	b.n	8006d02 <_printf_float+0xba>
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	4652      	mov	r2, sl
 8006ea2:	4631      	mov	r1, r6
 8006ea4:	4628      	mov	r0, r5
 8006ea6:	47b8      	blx	r7
 8006ea8:	3001      	adds	r0, #1
 8006eaa:	f43f af28 	beq.w	8006cfe <_printf_float+0xb6>
 8006eae:	f109 0901 	add.w	r9, r9, #1
 8006eb2:	e7e8      	b.n	8006e86 <_printf_float+0x23e>
 8006eb4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	dc38      	bgt.n	8006f2c <_printf_float+0x2e4>
 8006eba:	2301      	movs	r3, #1
 8006ebc:	4631      	mov	r1, r6
 8006ebe:	4628      	mov	r0, r5
 8006ec0:	4a19      	ldr	r2, [pc, #100]	@ (8006f28 <_printf_float+0x2e0>)
 8006ec2:	47b8      	blx	r7
 8006ec4:	3001      	adds	r0, #1
 8006ec6:	f43f af1a 	beq.w	8006cfe <_printf_float+0xb6>
 8006eca:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8006ece:	ea59 0303 	orrs.w	r3, r9, r3
 8006ed2:	d102      	bne.n	8006eda <_printf_float+0x292>
 8006ed4:	6823      	ldr	r3, [r4, #0]
 8006ed6:	07d9      	lsls	r1, r3, #31
 8006ed8:	d5d7      	bpl.n	8006e8a <_printf_float+0x242>
 8006eda:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006ede:	4631      	mov	r1, r6
 8006ee0:	4628      	mov	r0, r5
 8006ee2:	47b8      	blx	r7
 8006ee4:	3001      	adds	r0, #1
 8006ee6:	f43f af0a 	beq.w	8006cfe <_printf_float+0xb6>
 8006eea:	f04f 0a00 	mov.w	sl, #0
 8006eee:	f104 0b1a 	add.w	fp, r4, #26
 8006ef2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ef4:	425b      	negs	r3, r3
 8006ef6:	4553      	cmp	r3, sl
 8006ef8:	dc01      	bgt.n	8006efe <_printf_float+0x2b6>
 8006efa:	464b      	mov	r3, r9
 8006efc:	e793      	b.n	8006e26 <_printf_float+0x1de>
 8006efe:	2301      	movs	r3, #1
 8006f00:	465a      	mov	r2, fp
 8006f02:	4631      	mov	r1, r6
 8006f04:	4628      	mov	r0, r5
 8006f06:	47b8      	blx	r7
 8006f08:	3001      	adds	r0, #1
 8006f0a:	f43f aef8 	beq.w	8006cfe <_printf_float+0xb6>
 8006f0e:	f10a 0a01 	add.w	sl, sl, #1
 8006f12:	e7ee      	b.n	8006ef2 <_printf_float+0x2aa>
 8006f14:	7fefffff 	.word	0x7fefffff
 8006f18:	0800b4ea 	.word	0x0800b4ea
 8006f1c:	0800b4e6 	.word	0x0800b4e6
 8006f20:	0800b4f2 	.word	0x0800b4f2
 8006f24:	0800b4ee 	.word	0x0800b4ee
 8006f28:	0800b4f6 	.word	0x0800b4f6
 8006f2c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006f2e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006f32:	4553      	cmp	r3, sl
 8006f34:	bfa8      	it	ge
 8006f36:	4653      	movge	r3, sl
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	4699      	mov	r9, r3
 8006f3c:	dc36      	bgt.n	8006fac <_printf_float+0x364>
 8006f3e:	f04f 0b00 	mov.w	fp, #0
 8006f42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f46:	f104 021a 	add.w	r2, r4, #26
 8006f4a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006f4c:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f4e:	eba3 0309 	sub.w	r3, r3, r9
 8006f52:	455b      	cmp	r3, fp
 8006f54:	dc31      	bgt.n	8006fba <_printf_float+0x372>
 8006f56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f58:	459a      	cmp	sl, r3
 8006f5a:	dc3a      	bgt.n	8006fd2 <_printf_float+0x38a>
 8006f5c:	6823      	ldr	r3, [r4, #0]
 8006f5e:	07da      	lsls	r2, r3, #31
 8006f60:	d437      	bmi.n	8006fd2 <_printf_float+0x38a>
 8006f62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f64:	ebaa 0903 	sub.w	r9, sl, r3
 8006f68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f6a:	ebaa 0303 	sub.w	r3, sl, r3
 8006f6e:	4599      	cmp	r9, r3
 8006f70:	bfa8      	it	ge
 8006f72:	4699      	movge	r9, r3
 8006f74:	f1b9 0f00 	cmp.w	r9, #0
 8006f78:	dc33      	bgt.n	8006fe2 <_printf_float+0x39a>
 8006f7a:	f04f 0800 	mov.w	r8, #0
 8006f7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f82:	f104 0b1a 	add.w	fp, r4, #26
 8006f86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f88:	ebaa 0303 	sub.w	r3, sl, r3
 8006f8c:	eba3 0309 	sub.w	r3, r3, r9
 8006f90:	4543      	cmp	r3, r8
 8006f92:	f77f af7a 	ble.w	8006e8a <_printf_float+0x242>
 8006f96:	2301      	movs	r3, #1
 8006f98:	465a      	mov	r2, fp
 8006f9a:	4631      	mov	r1, r6
 8006f9c:	4628      	mov	r0, r5
 8006f9e:	47b8      	blx	r7
 8006fa0:	3001      	adds	r0, #1
 8006fa2:	f43f aeac 	beq.w	8006cfe <_printf_float+0xb6>
 8006fa6:	f108 0801 	add.w	r8, r8, #1
 8006faa:	e7ec      	b.n	8006f86 <_printf_float+0x33e>
 8006fac:	4642      	mov	r2, r8
 8006fae:	4631      	mov	r1, r6
 8006fb0:	4628      	mov	r0, r5
 8006fb2:	47b8      	blx	r7
 8006fb4:	3001      	adds	r0, #1
 8006fb6:	d1c2      	bne.n	8006f3e <_printf_float+0x2f6>
 8006fb8:	e6a1      	b.n	8006cfe <_printf_float+0xb6>
 8006fba:	2301      	movs	r3, #1
 8006fbc:	4631      	mov	r1, r6
 8006fbe:	4628      	mov	r0, r5
 8006fc0:	920a      	str	r2, [sp, #40]	@ 0x28
 8006fc2:	47b8      	blx	r7
 8006fc4:	3001      	adds	r0, #1
 8006fc6:	f43f ae9a 	beq.w	8006cfe <_printf_float+0xb6>
 8006fca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006fcc:	f10b 0b01 	add.w	fp, fp, #1
 8006fd0:	e7bb      	b.n	8006f4a <_printf_float+0x302>
 8006fd2:	4631      	mov	r1, r6
 8006fd4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006fd8:	4628      	mov	r0, r5
 8006fda:	47b8      	blx	r7
 8006fdc:	3001      	adds	r0, #1
 8006fde:	d1c0      	bne.n	8006f62 <_printf_float+0x31a>
 8006fe0:	e68d      	b.n	8006cfe <_printf_float+0xb6>
 8006fe2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006fe4:	464b      	mov	r3, r9
 8006fe6:	4631      	mov	r1, r6
 8006fe8:	4628      	mov	r0, r5
 8006fea:	4442      	add	r2, r8
 8006fec:	47b8      	blx	r7
 8006fee:	3001      	adds	r0, #1
 8006ff0:	d1c3      	bne.n	8006f7a <_printf_float+0x332>
 8006ff2:	e684      	b.n	8006cfe <_printf_float+0xb6>
 8006ff4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006ff8:	f1ba 0f01 	cmp.w	sl, #1
 8006ffc:	dc01      	bgt.n	8007002 <_printf_float+0x3ba>
 8006ffe:	07db      	lsls	r3, r3, #31
 8007000:	d536      	bpl.n	8007070 <_printf_float+0x428>
 8007002:	2301      	movs	r3, #1
 8007004:	4642      	mov	r2, r8
 8007006:	4631      	mov	r1, r6
 8007008:	4628      	mov	r0, r5
 800700a:	47b8      	blx	r7
 800700c:	3001      	adds	r0, #1
 800700e:	f43f ae76 	beq.w	8006cfe <_printf_float+0xb6>
 8007012:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007016:	4631      	mov	r1, r6
 8007018:	4628      	mov	r0, r5
 800701a:	47b8      	blx	r7
 800701c:	3001      	adds	r0, #1
 800701e:	f43f ae6e 	beq.w	8006cfe <_printf_float+0xb6>
 8007022:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007026:	2200      	movs	r2, #0
 8007028:	2300      	movs	r3, #0
 800702a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800702e:	f7f9 fcbb 	bl	80009a8 <__aeabi_dcmpeq>
 8007032:	b9c0      	cbnz	r0, 8007066 <_printf_float+0x41e>
 8007034:	4653      	mov	r3, sl
 8007036:	f108 0201 	add.w	r2, r8, #1
 800703a:	4631      	mov	r1, r6
 800703c:	4628      	mov	r0, r5
 800703e:	47b8      	blx	r7
 8007040:	3001      	adds	r0, #1
 8007042:	d10c      	bne.n	800705e <_printf_float+0x416>
 8007044:	e65b      	b.n	8006cfe <_printf_float+0xb6>
 8007046:	2301      	movs	r3, #1
 8007048:	465a      	mov	r2, fp
 800704a:	4631      	mov	r1, r6
 800704c:	4628      	mov	r0, r5
 800704e:	47b8      	blx	r7
 8007050:	3001      	adds	r0, #1
 8007052:	f43f ae54 	beq.w	8006cfe <_printf_float+0xb6>
 8007056:	f108 0801 	add.w	r8, r8, #1
 800705a:	45d0      	cmp	r8, sl
 800705c:	dbf3      	blt.n	8007046 <_printf_float+0x3fe>
 800705e:	464b      	mov	r3, r9
 8007060:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007064:	e6e0      	b.n	8006e28 <_printf_float+0x1e0>
 8007066:	f04f 0800 	mov.w	r8, #0
 800706a:	f104 0b1a 	add.w	fp, r4, #26
 800706e:	e7f4      	b.n	800705a <_printf_float+0x412>
 8007070:	2301      	movs	r3, #1
 8007072:	4642      	mov	r2, r8
 8007074:	e7e1      	b.n	800703a <_printf_float+0x3f2>
 8007076:	2301      	movs	r3, #1
 8007078:	464a      	mov	r2, r9
 800707a:	4631      	mov	r1, r6
 800707c:	4628      	mov	r0, r5
 800707e:	47b8      	blx	r7
 8007080:	3001      	adds	r0, #1
 8007082:	f43f ae3c 	beq.w	8006cfe <_printf_float+0xb6>
 8007086:	f108 0801 	add.w	r8, r8, #1
 800708a:	68e3      	ldr	r3, [r4, #12]
 800708c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800708e:	1a5b      	subs	r3, r3, r1
 8007090:	4543      	cmp	r3, r8
 8007092:	dcf0      	bgt.n	8007076 <_printf_float+0x42e>
 8007094:	e6fd      	b.n	8006e92 <_printf_float+0x24a>
 8007096:	f04f 0800 	mov.w	r8, #0
 800709a:	f104 0919 	add.w	r9, r4, #25
 800709e:	e7f4      	b.n	800708a <_printf_float+0x442>

080070a0 <_printf_common>:
 80070a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070a4:	4616      	mov	r6, r2
 80070a6:	4698      	mov	r8, r3
 80070a8:	688a      	ldr	r2, [r1, #8]
 80070aa:	690b      	ldr	r3, [r1, #16]
 80070ac:	4607      	mov	r7, r0
 80070ae:	4293      	cmp	r3, r2
 80070b0:	bfb8      	it	lt
 80070b2:	4613      	movlt	r3, r2
 80070b4:	6033      	str	r3, [r6, #0]
 80070b6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80070ba:	460c      	mov	r4, r1
 80070bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80070c0:	b10a      	cbz	r2, 80070c6 <_printf_common+0x26>
 80070c2:	3301      	adds	r3, #1
 80070c4:	6033      	str	r3, [r6, #0]
 80070c6:	6823      	ldr	r3, [r4, #0]
 80070c8:	0699      	lsls	r1, r3, #26
 80070ca:	bf42      	ittt	mi
 80070cc:	6833      	ldrmi	r3, [r6, #0]
 80070ce:	3302      	addmi	r3, #2
 80070d0:	6033      	strmi	r3, [r6, #0]
 80070d2:	6825      	ldr	r5, [r4, #0]
 80070d4:	f015 0506 	ands.w	r5, r5, #6
 80070d8:	d106      	bne.n	80070e8 <_printf_common+0x48>
 80070da:	f104 0a19 	add.w	sl, r4, #25
 80070de:	68e3      	ldr	r3, [r4, #12]
 80070e0:	6832      	ldr	r2, [r6, #0]
 80070e2:	1a9b      	subs	r3, r3, r2
 80070e4:	42ab      	cmp	r3, r5
 80070e6:	dc2b      	bgt.n	8007140 <_printf_common+0xa0>
 80070e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80070ec:	6822      	ldr	r2, [r4, #0]
 80070ee:	3b00      	subs	r3, #0
 80070f0:	bf18      	it	ne
 80070f2:	2301      	movne	r3, #1
 80070f4:	0692      	lsls	r2, r2, #26
 80070f6:	d430      	bmi.n	800715a <_printf_common+0xba>
 80070f8:	4641      	mov	r1, r8
 80070fa:	4638      	mov	r0, r7
 80070fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007100:	47c8      	blx	r9
 8007102:	3001      	adds	r0, #1
 8007104:	d023      	beq.n	800714e <_printf_common+0xae>
 8007106:	6823      	ldr	r3, [r4, #0]
 8007108:	6922      	ldr	r2, [r4, #16]
 800710a:	f003 0306 	and.w	r3, r3, #6
 800710e:	2b04      	cmp	r3, #4
 8007110:	bf14      	ite	ne
 8007112:	2500      	movne	r5, #0
 8007114:	6833      	ldreq	r3, [r6, #0]
 8007116:	f04f 0600 	mov.w	r6, #0
 800711a:	bf08      	it	eq
 800711c:	68e5      	ldreq	r5, [r4, #12]
 800711e:	f104 041a 	add.w	r4, r4, #26
 8007122:	bf08      	it	eq
 8007124:	1aed      	subeq	r5, r5, r3
 8007126:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800712a:	bf08      	it	eq
 800712c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007130:	4293      	cmp	r3, r2
 8007132:	bfc4      	itt	gt
 8007134:	1a9b      	subgt	r3, r3, r2
 8007136:	18ed      	addgt	r5, r5, r3
 8007138:	42b5      	cmp	r5, r6
 800713a:	d11a      	bne.n	8007172 <_printf_common+0xd2>
 800713c:	2000      	movs	r0, #0
 800713e:	e008      	b.n	8007152 <_printf_common+0xb2>
 8007140:	2301      	movs	r3, #1
 8007142:	4652      	mov	r2, sl
 8007144:	4641      	mov	r1, r8
 8007146:	4638      	mov	r0, r7
 8007148:	47c8      	blx	r9
 800714a:	3001      	adds	r0, #1
 800714c:	d103      	bne.n	8007156 <_printf_common+0xb6>
 800714e:	f04f 30ff 	mov.w	r0, #4294967295
 8007152:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007156:	3501      	adds	r5, #1
 8007158:	e7c1      	b.n	80070de <_printf_common+0x3e>
 800715a:	2030      	movs	r0, #48	@ 0x30
 800715c:	18e1      	adds	r1, r4, r3
 800715e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007162:	1c5a      	adds	r2, r3, #1
 8007164:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007168:	4422      	add	r2, r4
 800716a:	3302      	adds	r3, #2
 800716c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007170:	e7c2      	b.n	80070f8 <_printf_common+0x58>
 8007172:	2301      	movs	r3, #1
 8007174:	4622      	mov	r2, r4
 8007176:	4641      	mov	r1, r8
 8007178:	4638      	mov	r0, r7
 800717a:	47c8      	blx	r9
 800717c:	3001      	adds	r0, #1
 800717e:	d0e6      	beq.n	800714e <_printf_common+0xae>
 8007180:	3601      	adds	r6, #1
 8007182:	e7d9      	b.n	8007138 <_printf_common+0x98>

08007184 <_printf_i>:
 8007184:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007188:	7e0f      	ldrb	r7, [r1, #24]
 800718a:	4691      	mov	r9, r2
 800718c:	2f78      	cmp	r7, #120	@ 0x78
 800718e:	4680      	mov	r8, r0
 8007190:	460c      	mov	r4, r1
 8007192:	469a      	mov	sl, r3
 8007194:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007196:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800719a:	d807      	bhi.n	80071ac <_printf_i+0x28>
 800719c:	2f62      	cmp	r7, #98	@ 0x62
 800719e:	d80a      	bhi.n	80071b6 <_printf_i+0x32>
 80071a0:	2f00      	cmp	r7, #0
 80071a2:	f000 80d1 	beq.w	8007348 <_printf_i+0x1c4>
 80071a6:	2f58      	cmp	r7, #88	@ 0x58
 80071a8:	f000 80b8 	beq.w	800731c <_printf_i+0x198>
 80071ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80071b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80071b4:	e03a      	b.n	800722c <_printf_i+0xa8>
 80071b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80071ba:	2b15      	cmp	r3, #21
 80071bc:	d8f6      	bhi.n	80071ac <_printf_i+0x28>
 80071be:	a101      	add	r1, pc, #4	@ (adr r1, 80071c4 <_printf_i+0x40>)
 80071c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80071c4:	0800721d 	.word	0x0800721d
 80071c8:	08007231 	.word	0x08007231
 80071cc:	080071ad 	.word	0x080071ad
 80071d0:	080071ad 	.word	0x080071ad
 80071d4:	080071ad 	.word	0x080071ad
 80071d8:	080071ad 	.word	0x080071ad
 80071dc:	08007231 	.word	0x08007231
 80071e0:	080071ad 	.word	0x080071ad
 80071e4:	080071ad 	.word	0x080071ad
 80071e8:	080071ad 	.word	0x080071ad
 80071ec:	080071ad 	.word	0x080071ad
 80071f0:	0800732f 	.word	0x0800732f
 80071f4:	0800725b 	.word	0x0800725b
 80071f8:	080072e9 	.word	0x080072e9
 80071fc:	080071ad 	.word	0x080071ad
 8007200:	080071ad 	.word	0x080071ad
 8007204:	08007351 	.word	0x08007351
 8007208:	080071ad 	.word	0x080071ad
 800720c:	0800725b 	.word	0x0800725b
 8007210:	080071ad 	.word	0x080071ad
 8007214:	080071ad 	.word	0x080071ad
 8007218:	080072f1 	.word	0x080072f1
 800721c:	6833      	ldr	r3, [r6, #0]
 800721e:	1d1a      	adds	r2, r3, #4
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	6032      	str	r2, [r6, #0]
 8007224:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007228:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800722c:	2301      	movs	r3, #1
 800722e:	e09c      	b.n	800736a <_printf_i+0x1e6>
 8007230:	6833      	ldr	r3, [r6, #0]
 8007232:	6820      	ldr	r0, [r4, #0]
 8007234:	1d19      	adds	r1, r3, #4
 8007236:	6031      	str	r1, [r6, #0]
 8007238:	0606      	lsls	r6, r0, #24
 800723a:	d501      	bpl.n	8007240 <_printf_i+0xbc>
 800723c:	681d      	ldr	r5, [r3, #0]
 800723e:	e003      	b.n	8007248 <_printf_i+0xc4>
 8007240:	0645      	lsls	r5, r0, #25
 8007242:	d5fb      	bpl.n	800723c <_printf_i+0xb8>
 8007244:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007248:	2d00      	cmp	r5, #0
 800724a:	da03      	bge.n	8007254 <_printf_i+0xd0>
 800724c:	232d      	movs	r3, #45	@ 0x2d
 800724e:	426d      	negs	r5, r5
 8007250:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007254:	230a      	movs	r3, #10
 8007256:	4858      	ldr	r0, [pc, #352]	@ (80073b8 <_printf_i+0x234>)
 8007258:	e011      	b.n	800727e <_printf_i+0xfa>
 800725a:	6821      	ldr	r1, [r4, #0]
 800725c:	6833      	ldr	r3, [r6, #0]
 800725e:	0608      	lsls	r0, r1, #24
 8007260:	f853 5b04 	ldr.w	r5, [r3], #4
 8007264:	d402      	bmi.n	800726c <_printf_i+0xe8>
 8007266:	0649      	lsls	r1, r1, #25
 8007268:	bf48      	it	mi
 800726a:	b2ad      	uxthmi	r5, r5
 800726c:	2f6f      	cmp	r7, #111	@ 0x6f
 800726e:	6033      	str	r3, [r6, #0]
 8007270:	bf14      	ite	ne
 8007272:	230a      	movne	r3, #10
 8007274:	2308      	moveq	r3, #8
 8007276:	4850      	ldr	r0, [pc, #320]	@ (80073b8 <_printf_i+0x234>)
 8007278:	2100      	movs	r1, #0
 800727a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800727e:	6866      	ldr	r6, [r4, #4]
 8007280:	2e00      	cmp	r6, #0
 8007282:	60a6      	str	r6, [r4, #8]
 8007284:	db05      	blt.n	8007292 <_printf_i+0x10e>
 8007286:	6821      	ldr	r1, [r4, #0]
 8007288:	432e      	orrs	r6, r5
 800728a:	f021 0104 	bic.w	r1, r1, #4
 800728e:	6021      	str	r1, [r4, #0]
 8007290:	d04b      	beq.n	800732a <_printf_i+0x1a6>
 8007292:	4616      	mov	r6, r2
 8007294:	fbb5 f1f3 	udiv	r1, r5, r3
 8007298:	fb03 5711 	mls	r7, r3, r1, r5
 800729c:	5dc7      	ldrb	r7, [r0, r7]
 800729e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80072a2:	462f      	mov	r7, r5
 80072a4:	42bb      	cmp	r3, r7
 80072a6:	460d      	mov	r5, r1
 80072a8:	d9f4      	bls.n	8007294 <_printf_i+0x110>
 80072aa:	2b08      	cmp	r3, #8
 80072ac:	d10b      	bne.n	80072c6 <_printf_i+0x142>
 80072ae:	6823      	ldr	r3, [r4, #0]
 80072b0:	07df      	lsls	r7, r3, #31
 80072b2:	d508      	bpl.n	80072c6 <_printf_i+0x142>
 80072b4:	6923      	ldr	r3, [r4, #16]
 80072b6:	6861      	ldr	r1, [r4, #4]
 80072b8:	4299      	cmp	r1, r3
 80072ba:	bfde      	ittt	le
 80072bc:	2330      	movle	r3, #48	@ 0x30
 80072be:	f806 3c01 	strble.w	r3, [r6, #-1]
 80072c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80072c6:	1b92      	subs	r2, r2, r6
 80072c8:	6122      	str	r2, [r4, #16]
 80072ca:	464b      	mov	r3, r9
 80072cc:	4621      	mov	r1, r4
 80072ce:	4640      	mov	r0, r8
 80072d0:	f8cd a000 	str.w	sl, [sp]
 80072d4:	aa03      	add	r2, sp, #12
 80072d6:	f7ff fee3 	bl	80070a0 <_printf_common>
 80072da:	3001      	adds	r0, #1
 80072dc:	d14a      	bne.n	8007374 <_printf_i+0x1f0>
 80072de:	f04f 30ff 	mov.w	r0, #4294967295
 80072e2:	b004      	add	sp, #16
 80072e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072e8:	6823      	ldr	r3, [r4, #0]
 80072ea:	f043 0320 	orr.w	r3, r3, #32
 80072ee:	6023      	str	r3, [r4, #0]
 80072f0:	2778      	movs	r7, #120	@ 0x78
 80072f2:	4832      	ldr	r0, [pc, #200]	@ (80073bc <_printf_i+0x238>)
 80072f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80072f8:	6823      	ldr	r3, [r4, #0]
 80072fa:	6831      	ldr	r1, [r6, #0]
 80072fc:	061f      	lsls	r7, r3, #24
 80072fe:	f851 5b04 	ldr.w	r5, [r1], #4
 8007302:	d402      	bmi.n	800730a <_printf_i+0x186>
 8007304:	065f      	lsls	r7, r3, #25
 8007306:	bf48      	it	mi
 8007308:	b2ad      	uxthmi	r5, r5
 800730a:	6031      	str	r1, [r6, #0]
 800730c:	07d9      	lsls	r1, r3, #31
 800730e:	bf44      	itt	mi
 8007310:	f043 0320 	orrmi.w	r3, r3, #32
 8007314:	6023      	strmi	r3, [r4, #0]
 8007316:	b11d      	cbz	r5, 8007320 <_printf_i+0x19c>
 8007318:	2310      	movs	r3, #16
 800731a:	e7ad      	b.n	8007278 <_printf_i+0xf4>
 800731c:	4826      	ldr	r0, [pc, #152]	@ (80073b8 <_printf_i+0x234>)
 800731e:	e7e9      	b.n	80072f4 <_printf_i+0x170>
 8007320:	6823      	ldr	r3, [r4, #0]
 8007322:	f023 0320 	bic.w	r3, r3, #32
 8007326:	6023      	str	r3, [r4, #0]
 8007328:	e7f6      	b.n	8007318 <_printf_i+0x194>
 800732a:	4616      	mov	r6, r2
 800732c:	e7bd      	b.n	80072aa <_printf_i+0x126>
 800732e:	6833      	ldr	r3, [r6, #0]
 8007330:	6825      	ldr	r5, [r4, #0]
 8007332:	1d18      	adds	r0, r3, #4
 8007334:	6961      	ldr	r1, [r4, #20]
 8007336:	6030      	str	r0, [r6, #0]
 8007338:	062e      	lsls	r6, r5, #24
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	d501      	bpl.n	8007342 <_printf_i+0x1be>
 800733e:	6019      	str	r1, [r3, #0]
 8007340:	e002      	b.n	8007348 <_printf_i+0x1c4>
 8007342:	0668      	lsls	r0, r5, #25
 8007344:	d5fb      	bpl.n	800733e <_printf_i+0x1ba>
 8007346:	8019      	strh	r1, [r3, #0]
 8007348:	2300      	movs	r3, #0
 800734a:	4616      	mov	r6, r2
 800734c:	6123      	str	r3, [r4, #16]
 800734e:	e7bc      	b.n	80072ca <_printf_i+0x146>
 8007350:	6833      	ldr	r3, [r6, #0]
 8007352:	2100      	movs	r1, #0
 8007354:	1d1a      	adds	r2, r3, #4
 8007356:	6032      	str	r2, [r6, #0]
 8007358:	681e      	ldr	r6, [r3, #0]
 800735a:	6862      	ldr	r2, [r4, #4]
 800735c:	4630      	mov	r0, r6
 800735e:	f000 fd2c 	bl	8007dba <memchr>
 8007362:	b108      	cbz	r0, 8007368 <_printf_i+0x1e4>
 8007364:	1b80      	subs	r0, r0, r6
 8007366:	6060      	str	r0, [r4, #4]
 8007368:	6863      	ldr	r3, [r4, #4]
 800736a:	6123      	str	r3, [r4, #16]
 800736c:	2300      	movs	r3, #0
 800736e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007372:	e7aa      	b.n	80072ca <_printf_i+0x146>
 8007374:	4632      	mov	r2, r6
 8007376:	4649      	mov	r1, r9
 8007378:	4640      	mov	r0, r8
 800737a:	6923      	ldr	r3, [r4, #16]
 800737c:	47d0      	blx	sl
 800737e:	3001      	adds	r0, #1
 8007380:	d0ad      	beq.n	80072de <_printf_i+0x15a>
 8007382:	6823      	ldr	r3, [r4, #0]
 8007384:	079b      	lsls	r3, r3, #30
 8007386:	d413      	bmi.n	80073b0 <_printf_i+0x22c>
 8007388:	68e0      	ldr	r0, [r4, #12]
 800738a:	9b03      	ldr	r3, [sp, #12]
 800738c:	4298      	cmp	r0, r3
 800738e:	bfb8      	it	lt
 8007390:	4618      	movlt	r0, r3
 8007392:	e7a6      	b.n	80072e2 <_printf_i+0x15e>
 8007394:	2301      	movs	r3, #1
 8007396:	4632      	mov	r2, r6
 8007398:	4649      	mov	r1, r9
 800739a:	4640      	mov	r0, r8
 800739c:	47d0      	blx	sl
 800739e:	3001      	adds	r0, #1
 80073a0:	d09d      	beq.n	80072de <_printf_i+0x15a>
 80073a2:	3501      	adds	r5, #1
 80073a4:	68e3      	ldr	r3, [r4, #12]
 80073a6:	9903      	ldr	r1, [sp, #12]
 80073a8:	1a5b      	subs	r3, r3, r1
 80073aa:	42ab      	cmp	r3, r5
 80073ac:	dcf2      	bgt.n	8007394 <_printf_i+0x210>
 80073ae:	e7eb      	b.n	8007388 <_printf_i+0x204>
 80073b0:	2500      	movs	r5, #0
 80073b2:	f104 0619 	add.w	r6, r4, #25
 80073b6:	e7f5      	b.n	80073a4 <_printf_i+0x220>
 80073b8:	0800b4f8 	.word	0x0800b4f8
 80073bc:	0800b509 	.word	0x0800b509

080073c0 <_scanf_float>:
 80073c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073c4:	b087      	sub	sp, #28
 80073c6:	9303      	str	r3, [sp, #12]
 80073c8:	688b      	ldr	r3, [r1, #8]
 80073ca:	4691      	mov	r9, r2
 80073cc:	1e5a      	subs	r2, r3, #1
 80073ce:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80073d2:	bf82      	ittt	hi
 80073d4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80073d8:	eb03 0b05 	addhi.w	fp, r3, r5
 80073dc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80073e0:	460a      	mov	r2, r1
 80073e2:	f04f 0500 	mov.w	r5, #0
 80073e6:	bf88      	it	hi
 80073e8:	608b      	strhi	r3, [r1, #8]
 80073ea:	680b      	ldr	r3, [r1, #0]
 80073ec:	4680      	mov	r8, r0
 80073ee:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80073f2:	f842 3b1c 	str.w	r3, [r2], #28
 80073f6:	460c      	mov	r4, r1
 80073f8:	bf98      	it	ls
 80073fa:	f04f 0b00 	movls.w	fp, #0
 80073fe:	4616      	mov	r6, r2
 8007400:	46aa      	mov	sl, r5
 8007402:	462f      	mov	r7, r5
 8007404:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007408:	9201      	str	r2, [sp, #4]
 800740a:	9502      	str	r5, [sp, #8]
 800740c:	68a2      	ldr	r2, [r4, #8]
 800740e:	b15a      	cbz	r2, 8007428 <_scanf_float+0x68>
 8007410:	f8d9 3000 	ldr.w	r3, [r9]
 8007414:	781b      	ldrb	r3, [r3, #0]
 8007416:	2b4e      	cmp	r3, #78	@ 0x4e
 8007418:	d862      	bhi.n	80074e0 <_scanf_float+0x120>
 800741a:	2b40      	cmp	r3, #64	@ 0x40
 800741c:	d83a      	bhi.n	8007494 <_scanf_float+0xd4>
 800741e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007422:	b2c8      	uxtb	r0, r1
 8007424:	280e      	cmp	r0, #14
 8007426:	d938      	bls.n	800749a <_scanf_float+0xda>
 8007428:	b11f      	cbz	r7, 8007432 <_scanf_float+0x72>
 800742a:	6823      	ldr	r3, [r4, #0]
 800742c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007430:	6023      	str	r3, [r4, #0]
 8007432:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007436:	f1ba 0f01 	cmp.w	sl, #1
 800743a:	f200 8114 	bhi.w	8007666 <_scanf_float+0x2a6>
 800743e:	9b01      	ldr	r3, [sp, #4]
 8007440:	429e      	cmp	r6, r3
 8007442:	f200 8105 	bhi.w	8007650 <_scanf_float+0x290>
 8007446:	2001      	movs	r0, #1
 8007448:	b007      	add	sp, #28
 800744a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800744e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007452:	2a0d      	cmp	r2, #13
 8007454:	d8e8      	bhi.n	8007428 <_scanf_float+0x68>
 8007456:	a101      	add	r1, pc, #4	@ (adr r1, 800745c <_scanf_float+0x9c>)
 8007458:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800745c:	080075a5 	.word	0x080075a5
 8007460:	08007429 	.word	0x08007429
 8007464:	08007429 	.word	0x08007429
 8007468:	08007429 	.word	0x08007429
 800746c:	08007601 	.word	0x08007601
 8007470:	080075db 	.word	0x080075db
 8007474:	08007429 	.word	0x08007429
 8007478:	08007429 	.word	0x08007429
 800747c:	080075b3 	.word	0x080075b3
 8007480:	08007429 	.word	0x08007429
 8007484:	08007429 	.word	0x08007429
 8007488:	08007429 	.word	0x08007429
 800748c:	08007429 	.word	0x08007429
 8007490:	0800756f 	.word	0x0800756f
 8007494:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007498:	e7db      	b.n	8007452 <_scanf_float+0x92>
 800749a:	290e      	cmp	r1, #14
 800749c:	d8c4      	bhi.n	8007428 <_scanf_float+0x68>
 800749e:	a001      	add	r0, pc, #4	@ (adr r0, 80074a4 <_scanf_float+0xe4>)
 80074a0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80074a4:	0800755f 	.word	0x0800755f
 80074a8:	08007429 	.word	0x08007429
 80074ac:	0800755f 	.word	0x0800755f
 80074b0:	080075ef 	.word	0x080075ef
 80074b4:	08007429 	.word	0x08007429
 80074b8:	08007501 	.word	0x08007501
 80074bc:	08007545 	.word	0x08007545
 80074c0:	08007545 	.word	0x08007545
 80074c4:	08007545 	.word	0x08007545
 80074c8:	08007545 	.word	0x08007545
 80074cc:	08007545 	.word	0x08007545
 80074d0:	08007545 	.word	0x08007545
 80074d4:	08007545 	.word	0x08007545
 80074d8:	08007545 	.word	0x08007545
 80074dc:	08007545 	.word	0x08007545
 80074e0:	2b6e      	cmp	r3, #110	@ 0x6e
 80074e2:	d809      	bhi.n	80074f8 <_scanf_float+0x138>
 80074e4:	2b60      	cmp	r3, #96	@ 0x60
 80074e6:	d8b2      	bhi.n	800744e <_scanf_float+0x8e>
 80074e8:	2b54      	cmp	r3, #84	@ 0x54
 80074ea:	d07b      	beq.n	80075e4 <_scanf_float+0x224>
 80074ec:	2b59      	cmp	r3, #89	@ 0x59
 80074ee:	d19b      	bne.n	8007428 <_scanf_float+0x68>
 80074f0:	2d07      	cmp	r5, #7
 80074f2:	d199      	bne.n	8007428 <_scanf_float+0x68>
 80074f4:	2508      	movs	r5, #8
 80074f6:	e02f      	b.n	8007558 <_scanf_float+0x198>
 80074f8:	2b74      	cmp	r3, #116	@ 0x74
 80074fa:	d073      	beq.n	80075e4 <_scanf_float+0x224>
 80074fc:	2b79      	cmp	r3, #121	@ 0x79
 80074fe:	e7f6      	b.n	80074ee <_scanf_float+0x12e>
 8007500:	6821      	ldr	r1, [r4, #0]
 8007502:	05c8      	lsls	r0, r1, #23
 8007504:	d51e      	bpl.n	8007544 <_scanf_float+0x184>
 8007506:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800750a:	6021      	str	r1, [r4, #0]
 800750c:	3701      	adds	r7, #1
 800750e:	f1bb 0f00 	cmp.w	fp, #0
 8007512:	d003      	beq.n	800751c <_scanf_float+0x15c>
 8007514:	3201      	adds	r2, #1
 8007516:	f10b 3bff 	add.w	fp, fp, #4294967295
 800751a:	60a2      	str	r2, [r4, #8]
 800751c:	68a3      	ldr	r3, [r4, #8]
 800751e:	3b01      	subs	r3, #1
 8007520:	60a3      	str	r3, [r4, #8]
 8007522:	6923      	ldr	r3, [r4, #16]
 8007524:	3301      	adds	r3, #1
 8007526:	6123      	str	r3, [r4, #16]
 8007528:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800752c:	3b01      	subs	r3, #1
 800752e:	2b00      	cmp	r3, #0
 8007530:	f8c9 3004 	str.w	r3, [r9, #4]
 8007534:	f340 8083 	ble.w	800763e <_scanf_float+0x27e>
 8007538:	f8d9 3000 	ldr.w	r3, [r9]
 800753c:	3301      	adds	r3, #1
 800753e:	f8c9 3000 	str.w	r3, [r9]
 8007542:	e763      	b.n	800740c <_scanf_float+0x4c>
 8007544:	eb1a 0105 	adds.w	r1, sl, r5
 8007548:	f47f af6e 	bne.w	8007428 <_scanf_float+0x68>
 800754c:	460d      	mov	r5, r1
 800754e:	468a      	mov	sl, r1
 8007550:	6822      	ldr	r2, [r4, #0]
 8007552:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007556:	6022      	str	r2, [r4, #0]
 8007558:	f806 3b01 	strb.w	r3, [r6], #1
 800755c:	e7de      	b.n	800751c <_scanf_float+0x15c>
 800755e:	6822      	ldr	r2, [r4, #0]
 8007560:	0610      	lsls	r0, r2, #24
 8007562:	f57f af61 	bpl.w	8007428 <_scanf_float+0x68>
 8007566:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800756a:	6022      	str	r2, [r4, #0]
 800756c:	e7f4      	b.n	8007558 <_scanf_float+0x198>
 800756e:	f1ba 0f00 	cmp.w	sl, #0
 8007572:	d10c      	bne.n	800758e <_scanf_float+0x1ce>
 8007574:	b977      	cbnz	r7, 8007594 <_scanf_float+0x1d4>
 8007576:	6822      	ldr	r2, [r4, #0]
 8007578:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800757c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007580:	d108      	bne.n	8007594 <_scanf_float+0x1d4>
 8007582:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007586:	f04f 0a01 	mov.w	sl, #1
 800758a:	6022      	str	r2, [r4, #0]
 800758c:	e7e4      	b.n	8007558 <_scanf_float+0x198>
 800758e:	f1ba 0f02 	cmp.w	sl, #2
 8007592:	d051      	beq.n	8007638 <_scanf_float+0x278>
 8007594:	2d01      	cmp	r5, #1
 8007596:	d002      	beq.n	800759e <_scanf_float+0x1de>
 8007598:	2d04      	cmp	r5, #4
 800759a:	f47f af45 	bne.w	8007428 <_scanf_float+0x68>
 800759e:	3501      	adds	r5, #1
 80075a0:	b2ed      	uxtb	r5, r5
 80075a2:	e7d9      	b.n	8007558 <_scanf_float+0x198>
 80075a4:	f1ba 0f01 	cmp.w	sl, #1
 80075a8:	f47f af3e 	bne.w	8007428 <_scanf_float+0x68>
 80075ac:	f04f 0a02 	mov.w	sl, #2
 80075b0:	e7d2      	b.n	8007558 <_scanf_float+0x198>
 80075b2:	b975      	cbnz	r5, 80075d2 <_scanf_float+0x212>
 80075b4:	2f00      	cmp	r7, #0
 80075b6:	f47f af38 	bne.w	800742a <_scanf_float+0x6a>
 80075ba:	6822      	ldr	r2, [r4, #0]
 80075bc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80075c0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80075c4:	f040 80ff 	bne.w	80077c6 <_scanf_float+0x406>
 80075c8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80075cc:	2501      	movs	r5, #1
 80075ce:	6022      	str	r2, [r4, #0]
 80075d0:	e7c2      	b.n	8007558 <_scanf_float+0x198>
 80075d2:	2d03      	cmp	r5, #3
 80075d4:	d0e3      	beq.n	800759e <_scanf_float+0x1de>
 80075d6:	2d05      	cmp	r5, #5
 80075d8:	e7df      	b.n	800759a <_scanf_float+0x1da>
 80075da:	2d02      	cmp	r5, #2
 80075dc:	f47f af24 	bne.w	8007428 <_scanf_float+0x68>
 80075e0:	2503      	movs	r5, #3
 80075e2:	e7b9      	b.n	8007558 <_scanf_float+0x198>
 80075e4:	2d06      	cmp	r5, #6
 80075e6:	f47f af1f 	bne.w	8007428 <_scanf_float+0x68>
 80075ea:	2507      	movs	r5, #7
 80075ec:	e7b4      	b.n	8007558 <_scanf_float+0x198>
 80075ee:	6822      	ldr	r2, [r4, #0]
 80075f0:	0591      	lsls	r1, r2, #22
 80075f2:	f57f af19 	bpl.w	8007428 <_scanf_float+0x68>
 80075f6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80075fa:	6022      	str	r2, [r4, #0]
 80075fc:	9702      	str	r7, [sp, #8]
 80075fe:	e7ab      	b.n	8007558 <_scanf_float+0x198>
 8007600:	6822      	ldr	r2, [r4, #0]
 8007602:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007606:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800760a:	d005      	beq.n	8007618 <_scanf_float+0x258>
 800760c:	0550      	lsls	r0, r2, #21
 800760e:	f57f af0b 	bpl.w	8007428 <_scanf_float+0x68>
 8007612:	2f00      	cmp	r7, #0
 8007614:	f000 80d7 	beq.w	80077c6 <_scanf_float+0x406>
 8007618:	0591      	lsls	r1, r2, #22
 800761a:	bf58      	it	pl
 800761c:	9902      	ldrpl	r1, [sp, #8]
 800761e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007622:	bf58      	it	pl
 8007624:	1a79      	subpl	r1, r7, r1
 8007626:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800762a:	f04f 0700 	mov.w	r7, #0
 800762e:	bf58      	it	pl
 8007630:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007634:	6022      	str	r2, [r4, #0]
 8007636:	e78f      	b.n	8007558 <_scanf_float+0x198>
 8007638:	f04f 0a03 	mov.w	sl, #3
 800763c:	e78c      	b.n	8007558 <_scanf_float+0x198>
 800763e:	4649      	mov	r1, r9
 8007640:	4640      	mov	r0, r8
 8007642:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007646:	4798      	blx	r3
 8007648:	2800      	cmp	r0, #0
 800764a:	f43f aedf 	beq.w	800740c <_scanf_float+0x4c>
 800764e:	e6eb      	b.n	8007428 <_scanf_float+0x68>
 8007650:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007654:	464a      	mov	r2, r9
 8007656:	4640      	mov	r0, r8
 8007658:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800765c:	4798      	blx	r3
 800765e:	6923      	ldr	r3, [r4, #16]
 8007660:	3b01      	subs	r3, #1
 8007662:	6123      	str	r3, [r4, #16]
 8007664:	e6eb      	b.n	800743e <_scanf_float+0x7e>
 8007666:	1e6b      	subs	r3, r5, #1
 8007668:	2b06      	cmp	r3, #6
 800766a:	d824      	bhi.n	80076b6 <_scanf_float+0x2f6>
 800766c:	2d02      	cmp	r5, #2
 800766e:	d836      	bhi.n	80076de <_scanf_float+0x31e>
 8007670:	9b01      	ldr	r3, [sp, #4]
 8007672:	429e      	cmp	r6, r3
 8007674:	f67f aee7 	bls.w	8007446 <_scanf_float+0x86>
 8007678:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800767c:	464a      	mov	r2, r9
 800767e:	4640      	mov	r0, r8
 8007680:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007684:	4798      	blx	r3
 8007686:	6923      	ldr	r3, [r4, #16]
 8007688:	3b01      	subs	r3, #1
 800768a:	6123      	str	r3, [r4, #16]
 800768c:	e7f0      	b.n	8007670 <_scanf_float+0x2b0>
 800768e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007692:	464a      	mov	r2, r9
 8007694:	4640      	mov	r0, r8
 8007696:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800769a:	4798      	blx	r3
 800769c:	6923      	ldr	r3, [r4, #16]
 800769e:	3b01      	subs	r3, #1
 80076a0:	6123      	str	r3, [r4, #16]
 80076a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80076a6:	fa5f fa8a 	uxtb.w	sl, sl
 80076aa:	f1ba 0f02 	cmp.w	sl, #2
 80076ae:	d1ee      	bne.n	800768e <_scanf_float+0x2ce>
 80076b0:	3d03      	subs	r5, #3
 80076b2:	b2ed      	uxtb	r5, r5
 80076b4:	1b76      	subs	r6, r6, r5
 80076b6:	6823      	ldr	r3, [r4, #0]
 80076b8:	05da      	lsls	r2, r3, #23
 80076ba:	d530      	bpl.n	800771e <_scanf_float+0x35e>
 80076bc:	055b      	lsls	r3, r3, #21
 80076be:	d511      	bpl.n	80076e4 <_scanf_float+0x324>
 80076c0:	9b01      	ldr	r3, [sp, #4]
 80076c2:	429e      	cmp	r6, r3
 80076c4:	f67f aebf 	bls.w	8007446 <_scanf_float+0x86>
 80076c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80076cc:	464a      	mov	r2, r9
 80076ce:	4640      	mov	r0, r8
 80076d0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80076d4:	4798      	blx	r3
 80076d6:	6923      	ldr	r3, [r4, #16]
 80076d8:	3b01      	subs	r3, #1
 80076da:	6123      	str	r3, [r4, #16]
 80076dc:	e7f0      	b.n	80076c0 <_scanf_float+0x300>
 80076de:	46aa      	mov	sl, r5
 80076e0:	46b3      	mov	fp, r6
 80076e2:	e7de      	b.n	80076a2 <_scanf_float+0x2e2>
 80076e4:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80076e8:	6923      	ldr	r3, [r4, #16]
 80076ea:	2965      	cmp	r1, #101	@ 0x65
 80076ec:	f103 33ff 	add.w	r3, r3, #4294967295
 80076f0:	f106 35ff 	add.w	r5, r6, #4294967295
 80076f4:	6123      	str	r3, [r4, #16]
 80076f6:	d00c      	beq.n	8007712 <_scanf_float+0x352>
 80076f8:	2945      	cmp	r1, #69	@ 0x45
 80076fa:	d00a      	beq.n	8007712 <_scanf_float+0x352>
 80076fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007700:	464a      	mov	r2, r9
 8007702:	4640      	mov	r0, r8
 8007704:	4798      	blx	r3
 8007706:	6923      	ldr	r3, [r4, #16]
 8007708:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800770c:	3b01      	subs	r3, #1
 800770e:	1eb5      	subs	r5, r6, #2
 8007710:	6123      	str	r3, [r4, #16]
 8007712:	464a      	mov	r2, r9
 8007714:	4640      	mov	r0, r8
 8007716:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800771a:	4798      	blx	r3
 800771c:	462e      	mov	r6, r5
 800771e:	6822      	ldr	r2, [r4, #0]
 8007720:	f012 0210 	ands.w	r2, r2, #16
 8007724:	d001      	beq.n	800772a <_scanf_float+0x36a>
 8007726:	2000      	movs	r0, #0
 8007728:	e68e      	b.n	8007448 <_scanf_float+0x88>
 800772a:	7032      	strb	r2, [r6, #0]
 800772c:	6823      	ldr	r3, [r4, #0]
 800772e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007732:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007736:	d125      	bne.n	8007784 <_scanf_float+0x3c4>
 8007738:	9b02      	ldr	r3, [sp, #8]
 800773a:	429f      	cmp	r7, r3
 800773c:	d00a      	beq.n	8007754 <_scanf_float+0x394>
 800773e:	1bda      	subs	r2, r3, r7
 8007740:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007744:	429e      	cmp	r6, r3
 8007746:	bf28      	it	cs
 8007748:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800774c:	4630      	mov	r0, r6
 800774e:	491f      	ldr	r1, [pc, #124]	@ (80077cc <_scanf_float+0x40c>)
 8007750:	f000 f9ba 	bl	8007ac8 <siprintf>
 8007754:	2200      	movs	r2, #0
 8007756:	4640      	mov	r0, r8
 8007758:	9901      	ldr	r1, [sp, #4]
 800775a:	f002 fd3d 	bl	800a1d8 <_strtod_r>
 800775e:	9b03      	ldr	r3, [sp, #12]
 8007760:	6825      	ldr	r5, [r4, #0]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f015 0f02 	tst.w	r5, #2
 8007768:	4606      	mov	r6, r0
 800776a:	460f      	mov	r7, r1
 800776c:	f103 0204 	add.w	r2, r3, #4
 8007770:	d015      	beq.n	800779e <_scanf_float+0x3de>
 8007772:	9903      	ldr	r1, [sp, #12]
 8007774:	600a      	str	r2, [r1, #0]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	e9c3 6700 	strd	r6, r7, [r3]
 800777c:	68e3      	ldr	r3, [r4, #12]
 800777e:	3301      	adds	r3, #1
 8007780:	60e3      	str	r3, [r4, #12]
 8007782:	e7d0      	b.n	8007726 <_scanf_float+0x366>
 8007784:	9b04      	ldr	r3, [sp, #16]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d0e4      	beq.n	8007754 <_scanf_float+0x394>
 800778a:	9905      	ldr	r1, [sp, #20]
 800778c:	230a      	movs	r3, #10
 800778e:	4640      	mov	r0, r8
 8007790:	3101      	adds	r1, #1
 8007792:	f7ff f9af 	bl	8006af4 <_strtol_r>
 8007796:	9b04      	ldr	r3, [sp, #16]
 8007798:	9e05      	ldr	r6, [sp, #20]
 800779a:	1ac2      	subs	r2, r0, r3
 800779c:	e7d0      	b.n	8007740 <_scanf_float+0x380>
 800779e:	076d      	lsls	r5, r5, #29
 80077a0:	d4e7      	bmi.n	8007772 <_scanf_float+0x3b2>
 80077a2:	9d03      	ldr	r5, [sp, #12]
 80077a4:	602a      	str	r2, [r5, #0]
 80077a6:	681d      	ldr	r5, [r3, #0]
 80077a8:	4602      	mov	r2, r0
 80077aa:	460b      	mov	r3, r1
 80077ac:	f7f9 f92e 	bl	8000a0c <__aeabi_dcmpun>
 80077b0:	b120      	cbz	r0, 80077bc <_scanf_float+0x3fc>
 80077b2:	4807      	ldr	r0, [pc, #28]	@ (80077d0 <_scanf_float+0x410>)
 80077b4:	f000 fb10 	bl	8007dd8 <nanf>
 80077b8:	6028      	str	r0, [r5, #0]
 80077ba:	e7df      	b.n	800777c <_scanf_float+0x3bc>
 80077bc:	4630      	mov	r0, r6
 80077be:	4639      	mov	r1, r7
 80077c0:	f7f9 f982 	bl	8000ac8 <__aeabi_d2f>
 80077c4:	e7f8      	b.n	80077b8 <_scanf_float+0x3f8>
 80077c6:	2700      	movs	r7, #0
 80077c8:	e633      	b.n	8007432 <_scanf_float+0x72>
 80077ca:	bf00      	nop
 80077cc:	0800b51a 	.word	0x0800b51a
 80077d0:	0800b4e5 	.word	0x0800b4e5

080077d4 <std>:
 80077d4:	2300      	movs	r3, #0
 80077d6:	b510      	push	{r4, lr}
 80077d8:	4604      	mov	r4, r0
 80077da:	e9c0 3300 	strd	r3, r3, [r0]
 80077de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80077e2:	6083      	str	r3, [r0, #8]
 80077e4:	8181      	strh	r1, [r0, #12]
 80077e6:	6643      	str	r3, [r0, #100]	@ 0x64
 80077e8:	81c2      	strh	r2, [r0, #14]
 80077ea:	6183      	str	r3, [r0, #24]
 80077ec:	4619      	mov	r1, r3
 80077ee:	2208      	movs	r2, #8
 80077f0:	305c      	adds	r0, #92	@ 0x5c
 80077f2:	f000 fa63 	bl	8007cbc <memset>
 80077f6:	4b0d      	ldr	r3, [pc, #52]	@ (800782c <std+0x58>)
 80077f8:	6224      	str	r4, [r4, #32]
 80077fa:	6263      	str	r3, [r4, #36]	@ 0x24
 80077fc:	4b0c      	ldr	r3, [pc, #48]	@ (8007830 <std+0x5c>)
 80077fe:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007800:	4b0c      	ldr	r3, [pc, #48]	@ (8007834 <std+0x60>)
 8007802:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007804:	4b0c      	ldr	r3, [pc, #48]	@ (8007838 <std+0x64>)
 8007806:	6323      	str	r3, [r4, #48]	@ 0x30
 8007808:	4b0c      	ldr	r3, [pc, #48]	@ (800783c <std+0x68>)
 800780a:	429c      	cmp	r4, r3
 800780c:	d006      	beq.n	800781c <std+0x48>
 800780e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007812:	4294      	cmp	r4, r2
 8007814:	d002      	beq.n	800781c <std+0x48>
 8007816:	33d0      	adds	r3, #208	@ 0xd0
 8007818:	429c      	cmp	r4, r3
 800781a:	d105      	bne.n	8007828 <std+0x54>
 800781c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007820:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007824:	f000 bac6 	b.w	8007db4 <__retarget_lock_init_recursive>
 8007828:	bd10      	pop	{r4, pc}
 800782a:	bf00      	nop
 800782c:	08007b0d 	.word	0x08007b0d
 8007830:	08007b2f 	.word	0x08007b2f
 8007834:	08007b67 	.word	0x08007b67
 8007838:	08007b8b 	.word	0x08007b8b
 800783c:	200003b8 	.word	0x200003b8

08007840 <stdio_exit_handler>:
 8007840:	4a02      	ldr	r2, [pc, #8]	@ (800784c <stdio_exit_handler+0xc>)
 8007842:	4903      	ldr	r1, [pc, #12]	@ (8007850 <stdio_exit_handler+0x10>)
 8007844:	4803      	ldr	r0, [pc, #12]	@ (8007854 <stdio_exit_handler+0x14>)
 8007846:	f000 b87b 	b.w	8007940 <_fwalk_sglue>
 800784a:	bf00      	nop
 800784c:	20000014 	.word	0x20000014
 8007850:	0800a815 	.word	0x0800a815
 8007854:	20000024 	.word	0x20000024

08007858 <cleanup_stdio>:
 8007858:	6841      	ldr	r1, [r0, #4]
 800785a:	4b0c      	ldr	r3, [pc, #48]	@ (800788c <cleanup_stdio+0x34>)
 800785c:	b510      	push	{r4, lr}
 800785e:	4299      	cmp	r1, r3
 8007860:	4604      	mov	r4, r0
 8007862:	d001      	beq.n	8007868 <cleanup_stdio+0x10>
 8007864:	f002 ffd6 	bl	800a814 <_fflush_r>
 8007868:	68a1      	ldr	r1, [r4, #8]
 800786a:	4b09      	ldr	r3, [pc, #36]	@ (8007890 <cleanup_stdio+0x38>)
 800786c:	4299      	cmp	r1, r3
 800786e:	d002      	beq.n	8007876 <cleanup_stdio+0x1e>
 8007870:	4620      	mov	r0, r4
 8007872:	f002 ffcf 	bl	800a814 <_fflush_r>
 8007876:	68e1      	ldr	r1, [r4, #12]
 8007878:	4b06      	ldr	r3, [pc, #24]	@ (8007894 <cleanup_stdio+0x3c>)
 800787a:	4299      	cmp	r1, r3
 800787c:	d004      	beq.n	8007888 <cleanup_stdio+0x30>
 800787e:	4620      	mov	r0, r4
 8007880:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007884:	f002 bfc6 	b.w	800a814 <_fflush_r>
 8007888:	bd10      	pop	{r4, pc}
 800788a:	bf00      	nop
 800788c:	200003b8 	.word	0x200003b8
 8007890:	20000420 	.word	0x20000420
 8007894:	20000488 	.word	0x20000488

08007898 <global_stdio_init.part.0>:
 8007898:	b510      	push	{r4, lr}
 800789a:	4b0b      	ldr	r3, [pc, #44]	@ (80078c8 <global_stdio_init.part.0+0x30>)
 800789c:	4c0b      	ldr	r4, [pc, #44]	@ (80078cc <global_stdio_init.part.0+0x34>)
 800789e:	4a0c      	ldr	r2, [pc, #48]	@ (80078d0 <global_stdio_init.part.0+0x38>)
 80078a0:	4620      	mov	r0, r4
 80078a2:	601a      	str	r2, [r3, #0]
 80078a4:	2104      	movs	r1, #4
 80078a6:	2200      	movs	r2, #0
 80078a8:	f7ff ff94 	bl	80077d4 <std>
 80078ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80078b0:	2201      	movs	r2, #1
 80078b2:	2109      	movs	r1, #9
 80078b4:	f7ff ff8e 	bl	80077d4 <std>
 80078b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80078bc:	2202      	movs	r2, #2
 80078be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078c2:	2112      	movs	r1, #18
 80078c4:	f7ff bf86 	b.w	80077d4 <std>
 80078c8:	200004f0 	.word	0x200004f0
 80078cc:	200003b8 	.word	0x200003b8
 80078d0:	08007841 	.word	0x08007841

080078d4 <__sfp_lock_acquire>:
 80078d4:	4801      	ldr	r0, [pc, #4]	@ (80078dc <__sfp_lock_acquire+0x8>)
 80078d6:	f000 ba6e 	b.w	8007db6 <__retarget_lock_acquire_recursive>
 80078da:	bf00      	nop
 80078dc:	200004f9 	.word	0x200004f9

080078e0 <__sfp_lock_release>:
 80078e0:	4801      	ldr	r0, [pc, #4]	@ (80078e8 <__sfp_lock_release+0x8>)
 80078e2:	f000 ba69 	b.w	8007db8 <__retarget_lock_release_recursive>
 80078e6:	bf00      	nop
 80078e8:	200004f9 	.word	0x200004f9

080078ec <__sinit>:
 80078ec:	b510      	push	{r4, lr}
 80078ee:	4604      	mov	r4, r0
 80078f0:	f7ff fff0 	bl	80078d4 <__sfp_lock_acquire>
 80078f4:	6a23      	ldr	r3, [r4, #32]
 80078f6:	b11b      	cbz	r3, 8007900 <__sinit+0x14>
 80078f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078fc:	f7ff bff0 	b.w	80078e0 <__sfp_lock_release>
 8007900:	4b04      	ldr	r3, [pc, #16]	@ (8007914 <__sinit+0x28>)
 8007902:	6223      	str	r3, [r4, #32]
 8007904:	4b04      	ldr	r3, [pc, #16]	@ (8007918 <__sinit+0x2c>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d1f5      	bne.n	80078f8 <__sinit+0xc>
 800790c:	f7ff ffc4 	bl	8007898 <global_stdio_init.part.0>
 8007910:	e7f2      	b.n	80078f8 <__sinit+0xc>
 8007912:	bf00      	nop
 8007914:	08007859 	.word	0x08007859
 8007918:	200004f0 	.word	0x200004f0

0800791c <fiprintf>:
 800791c:	b40e      	push	{r1, r2, r3}
 800791e:	b503      	push	{r0, r1, lr}
 8007920:	4601      	mov	r1, r0
 8007922:	ab03      	add	r3, sp, #12
 8007924:	4805      	ldr	r0, [pc, #20]	@ (800793c <fiprintf+0x20>)
 8007926:	f853 2b04 	ldr.w	r2, [r3], #4
 800792a:	6800      	ldr	r0, [r0, #0]
 800792c:	9301      	str	r3, [sp, #4]
 800792e:	f002 fdd9 	bl	800a4e4 <_vfiprintf_r>
 8007932:	b002      	add	sp, #8
 8007934:	f85d eb04 	ldr.w	lr, [sp], #4
 8007938:	b003      	add	sp, #12
 800793a:	4770      	bx	lr
 800793c:	20000020 	.word	0x20000020

08007940 <_fwalk_sglue>:
 8007940:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007944:	4607      	mov	r7, r0
 8007946:	4688      	mov	r8, r1
 8007948:	4614      	mov	r4, r2
 800794a:	2600      	movs	r6, #0
 800794c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007950:	f1b9 0901 	subs.w	r9, r9, #1
 8007954:	d505      	bpl.n	8007962 <_fwalk_sglue+0x22>
 8007956:	6824      	ldr	r4, [r4, #0]
 8007958:	2c00      	cmp	r4, #0
 800795a:	d1f7      	bne.n	800794c <_fwalk_sglue+0xc>
 800795c:	4630      	mov	r0, r6
 800795e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007962:	89ab      	ldrh	r3, [r5, #12]
 8007964:	2b01      	cmp	r3, #1
 8007966:	d907      	bls.n	8007978 <_fwalk_sglue+0x38>
 8007968:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800796c:	3301      	adds	r3, #1
 800796e:	d003      	beq.n	8007978 <_fwalk_sglue+0x38>
 8007970:	4629      	mov	r1, r5
 8007972:	4638      	mov	r0, r7
 8007974:	47c0      	blx	r8
 8007976:	4306      	orrs	r6, r0
 8007978:	3568      	adds	r5, #104	@ 0x68
 800797a:	e7e9      	b.n	8007950 <_fwalk_sglue+0x10>

0800797c <iprintf>:
 800797c:	b40f      	push	{r0, r1, r2, r3}
 800797e:	b507      	push	{r0, r1, r2, lr}
 8007980:	4906      	ldr	r1, [pc, #24]	@ (800799c <iprintf+0x20>)
 8007982:	ab04      	add	r3, sp, #16
 8007984:	6808      	ldr	r0, [r1, #0]
 8007986:	f853 2b04 	ldr.w	r2, [r3], #4
 800798a:	6881      	ldr	r1, [r0, #8]
 800798c:	9301      	str	r3, [sp, #4]
 800798e:	f002 fda9 	bl	800a4e4 <_vfiprintf_r>
 8007992:	b003      	add	sp, #12
 8007994:	f85d eb04 	ldr.w	lr, [sp], #4
 8007998:	b004      	add	sp, #16
 800799a:	4770      	bx	lr
 800799c:	20000020 	.word	0x20000020

080079a0 <_puts_r>:
 80079a0:	6a03      	ldr	r3, [r0, #32]
 80079a2:	b570      	push	{r4, r5, r6, lr}
 80079a4:	4605      	mov	r5, r0
 80079a6:	460e      	mov	r6, r1
 80079a8:	6884      	ldr	r4, [r0, #8]
 80079aa:	b90b      	cbnz	r3, 80079b0 <_puts_r+0x10>
 80079ac:	f7ff ff9e 	bl	80078ec <__sinit>
 80079b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80079b2:	07db      	lsls	r3, r3, #31
 80079b4:	d405      	bmi.n	80079c2 <_puts_r+0x22>
 80079b6:	89a3      	ldrh	r3, [r4, #12]
 80079b8:	0598      	lsls	r0, r3, #22
 80079ba:	d402      	bmi.n	80079c2 <_puts_r+0x22>
 80079bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80079be:	f000 f9fa 	bl	8007db6 <__retarget_lock_acquire_recursive>
 80079c2:	89a3      	ldrh	r3, [r4, #12]
 80079c4:	0719      	lsls	r1, r3, #28
 80079c6:	d502      	bpl.n	80079ce <_puts_r+0x2e>
 80079c8:	6923      	ldr	r3, [r4, #16]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d135      	bne.n	8007a3a <_puts_r+0x9a>
 80079ce:	4621      	mov	r1, r4
 80079d0:	4628      	mov	r0, r5
 80079d2:	f000 f91d 	bl	8007c10 <__swsetup_r>
 80079d6:	b380      	cbz	r0, 8007a3a <_puts_r+0x9a>
 80079d8:	f04f 35ff 	mov.w	r5, #4294967295
 80079dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80079de:	07da      	lsls	r2, r3, #31
 80079e0:	d405      	bmi.n	80079ee <_puts_r+0x4e>
 80079e2:	89a3      	ldrh	r3, [r4, #12]
 80079e4:	059b      	lsls	r3, r3, #22
 80079e6:	d402      	bmi.n	80079ee <_puts_r+0x4e>
 80079e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80079ea:	f000 f9e5 	bl	8007db8 <__retarget_lock_release_recursive>
 80079ee:	4628      	mov	r0, r5
 80079f0:	bd70      	pop	{r4, r5, r6, pc}
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	da04      	bge.n	8007a00 <_puts_r+0x60>
 80079f6:	69a2      	ldr	r2, [r4, #24]
 80079f8:	429a      	cmp	r2, r3
 80079fa:	dc17      	bgt.n	8007a2c <_puts_r+0x8c>
 80079fc:	290a      	cmp	r1, #10
 80079fe:	d015      	beq.n	8007a2c <_puts_r+0x8c>
 8007a00:	6823      	ldr	r3, [r4, #0]
 8007a02:	1c5a      	adds	r2, r3, #1
 8007a04:	6022      	str	r2, [r4, #0]
 8007a06:	7019      	strb	r1, [r3, #0]
 8007a08:	68a3      	ldr	r3, [r4, #8]
 8007a0a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007a0e:	3b01      	subs	r3, #1
 8007a10:	60a3      	str	r3, [r4, #8]
 8007a12:	2900      	cmp	r1, #0
 8007a14:	d1ed      	bne.n	80079f2 <_puts_r+0x52>
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	da11      	bge.n	8007a3e <_puts_r+0x9e>
 8007a1a:	4622      	mov	r2, r4
 8007a1c:	210a      	movs	r1, #10
 8007a1e:	4628      	mov	r0, r5
 8007a20:	f000 f8b7 	bl	8007b92 <__swbuf_r>
 8007a24:	3001      	adds	r0, #1
 8007a26:	d0d7      	beq.n	80079d8 <_puts_r+0x38>
 8007a28:	250a      	movs	r5, #10
 8007a2a:	e7d7      	b.n	80079dc <_puts_r+0x3c>
 8007a2c:	4622      	mov	r2, r4
 8007a2e:	4628      	mov	r0, r5
 8007a30:	f000 f8af 	bl	8007b92 <__swbuf_r>
 8007a34:	3001      	adds	r0, #1
 8007a36:	d1e7      	bne.n	8007a08 <_puts_r+0x68>
 8007a38:	e7ce      	b.n	80079d8 <_puts_r+0x38>
 8007a3a:	3e01      	subs	r6, #1
 8007a3c:	e7e4      	b.n	8007a08 <_puts_r+0x68>
 8007a3e:	6823      	ldr	r3, [r4, #0]
 8007a40:	1c5a      	adds	r2, r3, #1
 8007a42:	6022      	str	r2, [r4, #0]
 8007a44:	220a      	movs	r2, #10
 8007a46:	701a      	strb	r2, [r3, #0]
 8007a48:	e7ee      	b.n	8007a28 <_puts_r+0x88>
	...

08007a4c <puts>:
 8007a4c:	4b02      	ldr	r3, [pc, #8]	@ (8007a58 <puts+0xc>)
 8007a4e:	4601      	mov	r1, r0
 8007a50:	6818      	ldr	r0, [r3, #0]
 8007a52:	f7ff bfa5 	b.w	80079a0 <_puts_r>
 8007a56:	bf00      	nop
 8007a58:	20000020 	.word	0x20000020

08007a5c <sniprintf>:
 8007a5c:	b40c      	push	{r2, r3}
 8007a5e:	b530      	push	{r4, r5, lr}
 8007a60:	4b18      	ldr	r3, [pc, #96]	@ (8007ac4 <sniprintf+0x68>)
 8007a62:	1e0c      	subs	r4, r1, #0
 8007a64:	681d      	ldr	r5, [r3, #0]
 8007a66:	b09d      	sub	sp, #116	@ 0x74
 8007a68:	da08      	bge.n	8007a7c <sniprintf+0x20>
 8007a6a:	238b      	movs	r3, #139	@ 0x8b
 8007a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a70:	602b      	str	r3, [r5, #0]
 8007a72:	b01d      	add	sp, #116	@ 0x74
 8007a74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007a78:	b002      	add	sp, #8
 8007a7a:	4770      	bx	lr
 8007a7c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007a80:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007a84:	f04f 0300 	mov.w	r3, #0
 8007a88:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007a8a:	bf0c      	ite	eq
 8007a8c:	4623      	moveq	r3, r4
 8007a8e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007a92:	9304      	str	r3, [sp, #16]
 8007a94:	9307      	str	r3, [sp, #28]
 8007a96:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007a9a:	9002      	str	r0, [sp, #8]
 8007a9c:	9006      	str	r0, [sp, #24]
 8007a9e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007aa2:	4628      	mov	r0, r5
 8007aa4:	ab21      	add	r3, sp, #132	@ 0x84
 8007aa6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007aa8:	a902      	add	r1, sp, #8
 8007aaa:	9301      	str	r3, [sp, #4]
 8007aac:	f002 fbf6 	bl	800a29c <_svfiprintf_r>
 8007ab0:	1c43      	adds	r3, r0, #1
 8007ab2:	bfbc      	itt	lt
 8007ab4:	238b      	movlt	r3, #139	@ 0x8b
 8007ab6:	602b      	strlt	r3, [r5, #0]
 8007ab8:	2c00      	cmp	r4, #0
 8007aba:	d0da      	beq.n	8007a72 <sniprintf+0x16>
 8007abc:	2200      	movs	r2, #0
 8007abe:	9b02      	ldr	r3, [sp, #8]
 8007ac0:	701a      	strb	r2, [r3, #0]
 8007ac2:	e7d6      	b.n	8007a72 <sniprintf+0x16>
 8007ac4:	20000020 	.word	0x20000020

08007ac8 <siprintf>:
 8007ac8:	b40e      	push	{r1, r2, r3}
 8007aca:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007ace:	b510      	push	{r4, lr}
 8007ad0:	2400      	movs	r4, #0
 8007ad2:	b09d      	sub	sp, #116	@ 0x74
 8007ad4:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007ad6:	9002      	str	r0, [sp, #8]
 8007ad8:	9006      	str	r0, [sp, #24]
 8007ada:	9107      	str	r1, [sp, #28]
 8007adc:	9104      	str	r1, [sp, #16]
 8007ade:	4809      	ldr	r0, [pc, #36]	@ (8007b04 <siprintf+0x3c>)
 8007ae0:	4909      	ldr	r1, [pc, #36]	@ (8007b08 <siprintf+0x40>)
 8007ae2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ae6:	9105      	str	r1, [sp, #20]
 8007ae8:	6800      	ldr	r0, [r0, #0]
 8007aea:	a902      	add	r1, sp, #8
 8007aec:	9301      	str	r3, [sp, #4]
 8007aee:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007af0:	f002 fbd4 	bl	800a29c <_svfiprintf_r>
 8007af4:	9b02      	ldr	r3, [sp, #8]
 8007af6:	701c      	strb	r4, [r3, #0]
 8007af8:	b01d      	add	sp, #116	@ 0x74
 8007afa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007afe:	b003      	add	sp, #12
 8007b00:	4770      	bx	lr
 8007b02:	bf00      	nop
 8007b04:	20000020 	.word	0x20000020
 8007b08:	ffff0208 	.word	0xffff0208

08007b0c <__sread>:
 8007b0c:	b510      	push	{r4, lr}
 8007b0e:	460c      	mov	r4, r1
 8007b10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b14:	f000 f900 	bl	8007d18 <_read_r>
 8007b18:	2800      	cmp	r0, #0
 8007b1a:	bfab      	itete	ge
 8007b1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007b1e:	89a3      	ldrhlt	r3, [r4, #12]
 8007b20:	181b      	addge	r3, r3, r0
 8007b22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007b26:	bfac      	ite	ge
 8007b28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007b2a:	81a3      	strhlt	r3, [r4, #12]
 8007b2c:	bd10      	pop	{r4, pc}

08007b2e <__swrite>:
 8007b2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b32:	461f      	mov	r7, r3
 8007b34:	898b      	ldrh	r3, [r1, #12]
 8007b36:	4605      	mov	r5, r0
 8007b38:	05db      	lsls	r3, r3, #23
 8007b3a:	460c      	mov	r4, r1
 8007b3c:	4616      	mov	r6, r2
 8007b3e:	d505      	bpl.n	8007b4c <__swrite+0x1e>
 8007b40:	2302      	movs	r3, #2
 8007b42:	2200      	movs	r2, #0
 8007b44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b48:	f000 f8d4 	bl	8007cf4 <_lseek_r>
 8007b4c:	89a3      	ldrh	r3, [r4, #12]
 8007b4e:	4632      	mov	r2, r6
 8007b50:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b54:	81a3      	strh	r3, [r4, #12]
 8007b56:	4628      	mov	r0, r5
 8007b58:	463b      	mov	r3, r7
 8007b5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b62:	f000 b8eb 	b.w	8007d3c <_write_r>

08007b66 <__sseek>:
 8007b66:	b510      	push	{r4, lr}
 8007b68:	460c      	mov	r4, r1
 8007b6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b6e:	f000 f8c1 	bl	8007cf4 <_lseek_r>
 8007b72:	1c43      	adds	r3, r0, #1
 8007b74:	89a3      	ldrh	r3, [r4, #12]
 8007b76:	bf15      	itete	ne
 8007b78:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007b7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007b7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007b82:	81a3      	strheq	r3, [r4, #12]
 8007b84:	bf18      	it	ne
 8007b86:	81a3      	strhne	r3, [r4, #12]
 8007b88:	bd10      	pop	{r4, pc}

08007b8a <__sclose>:
 8007b8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b8e:	f000 b8a1 	b.w	8007cd4 <_close_r>

08007b92 <__swbuf_r>:
 8007b92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b94:	460e      	mov	r6, r1
 8007b96:	4614      	mov	r4, r2
 8007b98:	4605      	mov	r5, r0
 8007b9a:	b118      	cbz	r0, 8007ba4 <__swbuf_r+0x12>
 8007b9c:	6a03      	ldr	r3, [r0, #32]
 8007b9e:	b90b      	cbnz	r3, 8007ba4 <__swbuf_r+0x12>
 8007ba0:	f7ff fea4 	bl	80078ec <__sinit>
 8007ba4:	69a3      	ldr	r3, [r4, #24]
 8007ba6:	60a3      	str	r3, [r4, #8]
 8007ba8:	89a3      	ldrh	r3, [r4, #12]
 8007baa:	071a      	lsls	r2, r3, #28
 8007bac:	d501      	bpl.n	8007bb2 <__swbuf_r+0x20>
 8007bae:	6923      	ldr	r3, [r4, #16]
 8007bb0:	b943      	cbnz	r3, 8007bc4 <__swbuf_r+0x32>
 8007bb2:	4621      	mov	r1, r4
 8007bb4:	4628      	mov	r0, r5
 8007bb6:	f000 f82b 	bl	8007c10 <__swsetup_r>
 8007bba:	b118      	cbz	r0, 8007bc4 <__swbuf_r+0x32>
 8007bbc:	f04f 37ff 	mov.w	r7, #4294967295
 8007bc0:	4638      	mov	r0, r7
 8007bc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007bc4:	6823      	ldr	r3, [r4, #0]
 8007bc6:	6922      	ldr	r2, [r4, #16]
 8007bc8:	b2f6      	uxtb	r6, r6
 8007bca:	1a98      	subs	r0, r3, r2
 8007bcc:	6963      	ldr	r3, [r4, #20]
 8007bce:	4637      	mov	r7, r6
 8007bd0:	4283      	cmp	r3, r0
 8007bd2:	dc05      	bgt.n	8007be0 <__swbuf_r+0x4e>
 8007bd4:	4621      	mov	r1, r4
 8007bd6:	4628      	mov	r0, r5
 8007bd8:	f002 fe1c 	bl	800a814 <_fflush_r>
 8007bdc:	2800      	cmp	r0, #0
 8007bde:	d1ed      	bne.n	8007bbc <__swbuf_r+0x2a>
 8007be0:	68a3      	ldr	r3, [r4, #8]
 8007be2:	3b01      	subs	r3, #1
 8007be4:	60a3      	str	r3, [r4, #8]
 8007be6:	6823      	ldr	r3, [r4, #0]
 8007be8:	1c5a      	adds	r2, r3, #1
 8007bea:	6022      	str	r2, [r4, #0]
 8007bec:	701e      	strb	r6, [r3, #0]
 8007bee:	6962      	ldr	r2, [r4, #20]
 8007bf0:	1c43      	adds	r3, r0, #1
 8007bf2:	429a      	cmp	r2, r3
 8007bf4:	d004      	beq.n	8007c00 <__swbuf_r+0x6e>
 8007bf6:	89a3      	ldrh	r3, [r4, #12]
 8007bf8:	07db      	lsls	r3, r3, #31
 8007bfa:	d5e1      	bpl.n	8007bc0 <__swbuf_r+0x2e>
 8007bfc:	2e0a      	cmp	r6, #10
 8007bfe:	d1df      	bne.n	8007bc0 <__swbuf_r+0x2e>
 8007c00:	4621      	mov	r1, r4
 8007c02:	4628      	mov	r0, r5
 8007c04:	f002 fe06 	bl	800a814 <_fflush_r>
 8007c08:	2800      	cmp	r0, #0
 8007c0a:	d0d9      	beq.n	8007bc0 <__swbuf_r+0x2e>
 8007c0c:	e7d6      	b.n	8007bbc <__swbuf_r+0x2a>
	...

08007c10 <__swsetup_r>:
 8007c10:	b538      	push	{r3, r4, r5, lr}
 8007c12:	4b29      	ldr	r3, [pc, #164]	@ (8007cb8 <__swsetup_r+0xa8>)
 8007c14:	4605      	mov	r5, r0
 8007c16:	6818      	ldr	r0, [r3, #0]
 8007c18:	460c      	mov	r4, r1
 8007c1a:	b118      	cbz	r0, 8007c24 <__swsetup_r+0x14>
 8007c1c:	6a03      	ldr	r3, [r0, #32]
 8007c1e:	b90b      	cbnz	r3, 8007c24 <__swsetup_r+0x14>
 8007c20:	f7ff fe64 	bl	80078ec <__sinit>
 8007c24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c28:	0719      	lsls	r1, r3, #28
 8007c2a:	d422      	bmi.n	8007c72 <__swsetup_r+0x62>
 8007c2c:	06da      	lsls	r2, r3, #27
 8007c2e:	d407      	bmi.n	8007c40 <__swsetup_r+0x30>
 8007c30:	2209      	movs	r2, #9
 8007c32:	602a      	str	r2, [r5, #0]
 8007c34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c38:	f04f 30ff 	mov.w	r0, #4294967295
 8007c3c:	81a3      	strh	r3, [r4, #12]
 8007c3e:	e033      	b.n	8007ca8 <__swsetup_r+0x98>
 8007c40:	0758      	lsls	r0, r3, #29
 8007c42:	d512      	bpl.n	8007c6a <__swsetup_r+0x5a>
 8007c44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c46:	b141      	cbz	r1, 8007c5a <__swsetup_r+0x4a>
 8007c48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c4c:	4299      	cmp	r1, r3
 8007c4e:	d002      	beq.n	8007c56 <__swsetup_r+0x46>
 8007c50:	4628      	mov	r0, r5
 8007c52:	f000 ff29 	bl	8008aa8 <_free_r>
 8007c56:	2300      	movs	r3, #0
 8007c58:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c5a:	89a3      	ldrh	r3, [r4, #12]
 8007c5c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007c60:	81a3      	strh	r3, [r4, #12]
 8007c62:	2300      	movs	r3, #0
 8007c64:	6063      	str	r3, [r4, #4]
 8007c66:	6923      	ldr	r3, [r4, #16]
 8007c68:	6023      	str	r3, [r4, #0]
 8007c6a:	89a3      	ldrh	r3, [r4, #12]
 8007c6c:	f043 0308 	orr.w	r3, r3, #8
 8007c70:	81a3      	strh	r3, [r4, #12]
 8007c72:	6923      	ldr	r3, [r4, #16]
 8007c74:	b94b      	cbnz	r3, 8007c8a <__swsetup_r+0x7a>
 8007c76:	89a3      	ldrh	r3, [r4, #12]
 8007c78:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007c7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c80:	d003      	beq.n	8007c8a <__swsetup_r+0x7a>
 8007c82:	4621      	mov	r1, r4
 8007c84:	4628      	mov	r0, r5
 8007c86:	f002 fe12 	bl	800a8ae <__smakebuf_r>
 8007c8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c8e:	f013 0201 	ands.w	r2, r3, #1
 8007c92:	d00a      	beq.n	8007caa <__swsetup_r+0x9a>
 8007c94:	2200      	movs	r2, #0
 8007c96:	60a2      	str	r2, [r4, #8]
 8007c98:	6962      	ldr	r2, [r4, #20]
 8007c9a:	4252      	negs	r2, r2
 8007c9c:	61a2      	str	r2, [r4, #24]
 8007c9e:	6922      	ldr	r2, [r4, #16]
 8007ca0:	b942      	cbnz	r2, 8007cb4 <__swsetup_r+0xa4>
 8007ca2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007ca6:	d1c5      	bne.n	8007c34 <__swsetup_r+0x24>
 8007ca8:	bd38      	pop	{r3, r4, r5, pc}
 8007caa:	0799      	lsls	r1, r3, #30
 8007cac:	bf58      	it	pl
 8007cae:	6962      	ldrpl	r2, [r4, #20]
 8007cb0:	60a2      	str	r2, [r4, #8]
 8007cb2:	e7f4      	b.n	8007c9e <__swsetup_r+0x8e>
 8007cb4:	2000      	movs	r0, #0
 8007cb6:	e7f7      	b.n	8007ca8 <__swsetup_r+0x98>
 8007cb8:	20000020 	.word	0x20000020

08007cbc <memset>:
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	4402      	add	r2, r0
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	d100      	bne.n	8007cc6 <memset+0xa>
 8007cc4:	4770      	bx	lr
 8007cc6:	f803 1b01 	strb.w	r1, [r3], #1
 8007cca:	e7f9      	b.n	8007cc0 <memset+0x4>

08007ccc <_localeconv_r>:
 8007ccc:	4800      	ldr	r0, [pc, #0]	@ (8007cd0 <_localeconv_r+0x4>)
 8007cce:	4770      	bx	lr
 8007cd0:	20000160 	.word	0x20000160

08007cd4 <_close_r>:
 8007cd4:	b538      	push	{r3, r4, r5, lr}
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	4d05      	ldr	r5, [pc, #20]	@ (8007cf0 <_close_r+0x1c>)
 8007cda:	4604      	mov	r4, r0
 8007cdc:	4608      	mov	r0, r1
 8007cde:	602b      	str	r3, [r5, #0]
 8007ce0:	f7fa fa33 	bl	800214a <_close>
 8007ce4:	1c43      	adds	r3, r0, #1
 8007ce6:	d102      	bne.n	8007cee <_close_r+0x1a>
 8007ce8:	682b      	ldr	r3, [r5, #0]
 8007cea:	b103      	cbz	r3, 8007cee <_close_r+0x1a>
 8007cec:	6023      	str	r3, [r4, #0]
 8007cee:	bd38      	pop	{r3, r4, r5, pc}
 8007cf0:	200004f4 	.word	0x200004f4

08007cf4 <_lseek_r>:
 8007cf4:	b538      	push	{r3, r4, r5, lr}
 8007cf6:	4604      	mov	r4, r0
 8007cf8:	4608      	mov	r0, r1
 8007cfa:	4611      	mov	r1, r2
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	4d05      	ldr	r5, [pc, #20]	@ (8007d14 <_lseek_r+0x20>)
 8007d00:	602a      	str	r2, [r5, #0]
 8007d02:	461a      	mov	r2, r3
 8007d04:	f7fa fa45 	bl	8002192 <_lseek>
 8007d08:	1c43      	adds	r3, r0, #1
 8007d0a:	d102      	bne.n	8007d12 <_lseek_r+0x1e>
 8007d0c:	682b      	ldr	r3, [r5, #0]
 8007d0e:	b103      	cbz	r3, 8007d12 <_lseek_r+0x1e>
 8007d10:	6023      	str	r3, [r4, #0]
 8007d12:	bd38      	pop	{r3, r4, r5, pc}
 8007d14:	200004f4 	.word	0x200004f4

08007d18 <_read_r>:
 8007d18:	b538      	push	{r3, r4, r5, lr}
 8007d1a:	4604      	mov	r4, r0
 8007d1c:	4608      	mov	r0, r1
 8007d1e:	4611      	mov	r1, r2
 8007d20:	2200      	movs	r2, #0
 8007d22:	4d05      	ldr	r5, [pc, #20]	@ (8007d38 <_read_r+0x20>)
 8007d24:	602a      	str	r2, [r5, #0]
 8007d26:	461a      	mov	r2, r3
 8007d28:	f7fa f9f2 	bl	8002110 <_read>
 8007d2c:	1c43      	adds	r3, r0, #1
 8007d2e:	d102      	bne.n	8007d36 <_read_r+0x1e>
 8007d30:	682b      	ldr	r3, [r5, #0]
 8007d32:	b103      	cbz	r3, 8007d36 <_read_r+0x1e>
 8007d34:	6023      	str	r3, [r4, #0]
 8007d36:	bd38      	pop	{r3, r4, r5, pc}
 8007d38:	200004f4 	.word	0x200004f4

08007d3c <_write_r>:
 8007d3c:	b538      	push	{r3, r4, r5, lr}
 8007d3e:	4604      	mov	r4, r0
 8007d40:	4608      	mov	r0, r1
 8007d42:	4611      	mov	r1, r2
 8007d44:	2200      	movs	r2, #0
 8007d46:	4d05      	ldr	r5, [pc, #20]	@ (8007d5c <_write_r+0x20>)
 8007d48:	602a      	str	r2, [r5, #0]
 8007d4a:	461a      	mov	r2, r3
 8007d4c:	f7f9 fa96 	bl	800127c <_write>
 8007d50:	1c43      	adds	r3, r0, #1
 8007d52:	d102      	bne.n	8007d5a <_write_r+0x1e>
 8007d54:	682b      	ldr	r3, [r5, #0]
 8007d56:	b103      	cbz	r3, 8007d5a <_write_r+0x1e>
 8007d58:	6023      	str	r3, [r4, #0]
 8007d5a:	bd38      	pop	{r3, r4, r5, pc}
 8007d5c:	200004f4 	.word	0x200004f4

08007d60 <__errno>:
 8007d60:	4b01      	ldr	r3, [pc, #4]	@ (8007d68 <__errno+0x8>)
 8007d62:	6818      	ldr	r0, [r3, #0]
 8007d64:	4770      	bx	lr
 8007d66:	bf00      	nop
 8007d68:	20000020 	.word	0x20000020

08007d6c <__libc_init_array>:
 8007d6c:	b570      	push	{r4, r5, r6, lr}
 8007d6e:	2600      	movs	r6, #0
 8007d70:	4d0c      	ldr	r5, [pc, #48]	@ (8007da4 <__libc_init_array+0x38>)
 8007d72:	4c0d      	ldr	r4, [pc, #52]	@ (8007da8 <__libc_init_array+0x3c>)
 8007d74:	1b64      	subs	r4, r4, r5
 8007d76:	10a4      	asrs	r4, r4, #2
 8007d78:	42a6      	cmp	r6, r4
 8007d7a:	d109      	bne.n	8007d90 <__libc_init_array+0x24>
 8007d7c:	f003 fa2c 	bl	800b1d8 <_init>
 8007d80:	2600      	movs	r6, #0
 8007d82:	4d0a      	ldr	r5, [pc, #40]	@ (8007dac <__libc_init_array+0x40>)
 8007d84:	4c0a      	ldr	r4, [pc, #40]	@ (8007db0 <__libc_init_array+0x44>)
 8007d86:	1b64      	subs	r4, r4, r5
 8007d88:	10a4      	asrs	r4, r4, #2
 8007d8a:	42a6      	cmp	r6, r4
 8007d8c:	d105      	bne.n	8007d9a <__libc_init_array+0x2e>
 8007d8e:	bd70      	pop	{r4, r5, r6, pc}
 8007d90:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d94:	4798      	blx	r3
 8007d96:	3601      	adds	r6, #1
 8007d98:	e7ee      	b.n	8007d78 <__libc_init_array+0xc>
 8007d9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d9e:	4798      	blx	r3
 8007da0:	3601      	adds	r6, #1
 8007da2:	e7f2      	b.n	8007d8a <__libc_init_array+0x1e>
 8007da4:	0800b8d8 	.word	0x0800b8d8
 8007da8:	0800b8d8 	.word	0x0800b8d8
 8007dac:	0800b8d8 	.word	0x0800b8d8
 8007db0:	0800b8dc 	.word	0x0800b8dc

08007db4 <__retarget_lock_init_recursive>:
 8007db4:	4770      	bx	lr

08007db6 <__retarget_lock_acquire_recursive>:
 8007db6:	4770      	bx	lr

08007db8 <__retarget_lock_release_recursive>:
 8007db8:	4770      	bx	lr

08007dba <memchr>:
 8007dba:	4603      	mov	r3, r0
 8007dbc:	b510      	push	{r4, lr}
 8007dbe:	b2c9      	uxtb	r1, r1
 8007dc0:	4402      	add	r2, r0
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	d101      	bne.n	8007dcc <memchr+0x12>
 8007dc8:	2000      	movs	r0, #0
 8007dca:	e003      	b.n	8007dd4 <memchr+0x1a>
 8007dcc:	7804      	ldrb	r4, [r0, #0]
 8007dce:	3301      	adds	r3, #1
 8007dd0:	428c      	cmp	r4, r1
 8007dd2:	d1f6      	bne.n	8007dc2 <memchr+0x8>
 8007dd4:	bd10      	pop	{r4, pc}
	...

08007dd8 <nanf>:
 8007dd8:	4800      	ldr	r0, [pc, #0]	@ (8007ddc <nanf+0x4>)
 8007dda:	4770      	bx	lr
 8007ddc:	7fc00000 	.word	0x7fc00000

08007de0 <abort>:
 8007de0:	2006      	movs	r0, #6
 8007de2:	b508      	push	{r3, lr}
 8007de4:	f002 fdf4 	bl	800a9d0 <raise>
 8007de8:	2001      	movs	r0, #1
 8007dea:	f7fa f986 	bl	80020fa <_exit>

08007dee <quorem>:
 8007dee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007df2:	6903      	ldr	r3, [r0, #16]
 8007df4:	690c      	ldr	r4, [r1, #16]
 8007df6:	4607      	mov	r7, r0
 8007df8:	42a3      	cmp	r3, r4
 8007dfa:	db7e      	blt.n	8007efa <quorem+0x10c>
 8007dfc:	3c01      	subs	r4, #1
 8007dfe:	00a3      	lsls	r3, r4, #2
 8007e00:	f100 0514 	add.w	r5, r0, #20
 8007e04:	f101 0814 	add.w	r8, r1, #20
 8007e08:	9300      	str	r3, [sp, #0]
 8007e0a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e0e:	9301      	str	r3, [sp, #4]
 8007e10:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007e14:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e18:	3301      	adds	r3, #1
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007e20:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007e24:	d32e      	bcc.n	8007e84 <quorem+0x96>
 8007e26:	f04f 0a00 	mov.w	sl, #0
 8007e2a:	46c4      	mov	ip, r8
 8007e2c:	46ae      	mov	lr, r5
 8007e2e:	46d3      	mov	fp, sl
 8007e30:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007e34:	b298      	uxth	r0, r3
 8007e36:	fb06 a000 	mla	r0, r6, r0, sl
 8007e3a:	0c1b      	lsrs	r3, r3, #16
 8007e3c:	0c02      	lsrs	r2, r0, #16
 8007e3e:	fb06 2303 	mla	r3, r6, r3, r2
 8007e42:	f8de 2000 	ldr.w	r2, [lr]
 8007e46:	b280      	uxth	r0, r0
 8007e48:	b292      	uxth	r2, r2
 8007e4a:	1a12      	subs	r2, r2, r0
 8007e4c:	445a      	add	r2, fp
 8007e4e:	f8de 0000 	ldr.w	r0, [lr]
 8007e52:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007e56:	b29b      	uxth	r3, r3
 8007e58:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007e5c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007e60:	b292      	uxth	r2, r2
 8007e62:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007e66:	45e1      	cmp	r9, ip
 8007e68:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007e6c:	f84e 2b04 	str.w	r2, [lr], #4
 8007e70:	d2de      	bcs.n	8007e30 <quorem+0x42>
 8007e72:	9b00      	ldr	r3, [sp, #0]
 8007e74:	58eb      	ldr	r3, [r5, r3]
 8007e76:	b92b      	cbnz	r3, 8007e84 <quorem+0x96>
 8007e78:	9b01      	ldr	r3, [sp, #4]
 8007e7a:	3b04      	subs	r3, #4
 8007e7c:	429d      	cmp	r5, r3
 8007e7e:	461a      	mov	r2, r3
 8007e80:	d32f      	bcc.n	8007ee2 <quorem+0xf4>
 8007e82:	613c      	str	r4, [r7, #16]
 8007e84:	4638      	mov	r0, r7
 8007e86:	f001 f9c9 	bl	800921c <__mcmp>
 8007e8a:	2800      	cmp	r0, #0
 8007e8c:	db25      	blt.n	8007eda <quorem+0xec>
 8007e8e:	4629      	mov	r1, r5
 8007e90:	2000      	movs	r0, #0
 8007e92:	f858 2b04 	ldr.w	r2, [r8], #4
 8007e96:	f8d1 c000 	ldr.w	ip, [r1]
 8007e9a:	fa1f fe82 	uxth.w	lr, r2
 8007e9e:	fa1f f38c 	uxth.w	r3, ip
 8007ea2:	eba3 030e 	sub.w	r3, r3, lr
 8007ea6:	4403      	add	r3, r0
 8007ea8:	0c12      	lsrs	r2, r2, #16
 8007eaa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007eae:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007eb2:	b29b      	uxth	r3, r3
 8007eb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007eb8:	45c1      	cmp	r9, r8
 8007eba:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007ebe:	f841 3b04 	str.w	r3, [r1], #4
 8007ec2:	d2e6      	bcs.n	8007e92 <quorem+0xa4>
 8007ec4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007ec8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ecc:	b922      	cbnz	r2, 8007ed8 <quorem+0xea>
 8007ece:	3b04      	subs	r3, #4
 8007ed0:	429d      	cmp	r5, r3
 8007ed2:	461a      	mov	r2, r3
 8007ed4:	d30b      	bcc.n	8007eee <quorem+0x100>
 8007ed6:	613c      	str	r4, [r7, #16]
 8007ed8:	3601      	adds	r6, #1
 8007eda:	4630      	mov	r0, r6
 8007edc:	b003      	add	sp, #12
 8007ede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ee2:	6812      	ldr	r2, [r2, #0]
 8007ee4:	3b04      	subs	r3, #4
 8007ee6:	2a00      	cmp	r2, #0
 8007ee8:	d1cb      	bne.n	8007e82 <quorem+0x94>
 8007eea:	3c01      	subs	r4, #1
 8007eec:	e7c6      	b.n	8007e7c <quorem+0x8e>
 8007eee:	6812      	ldr	r2, [r2, #0]
 8007ef0:	3b04      	subs	r3, #4
 8007ef2:	2a00      	cmp	r2, #0
 8007ef4:	d1ef      	bne.n	8007ed6 <quorem+0xe8>
 8007ef6:	3c01      	subs	r4, #1
 8007ef8:	e7ea      	b.n	8007ed0 <quorem+0xe2>
 8007efa:	2000      	movs	r0, #0
 8007efc:	e7ee      	b.n	8007edc <quorem+0xee>
	...

08007f00 <_dtoa_r>:
 8007f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f04:	4614      	mov	r4, r2
 8007f06:	461d      	mov	r5, r3
 8007f08:	69c7      	ldr	r7, [r0, #28]
 8007f0a:	b097      	sub	sp, #92	@ 0x5c
 8007f0c:	4681      	mov	r9, r0
 8007f0e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007f12:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8007f14:	b97f      	cbnz	r7, 8007f36 <_dtoa_r+0x36>
 8007f16:	2010      	movs	r0, #16
 8007f18:	f000 fe0e 	bl	8008b38 <malloc>
 8007f1c:	4602      	mov	r2, r0
 8007f1e:	f8c9 001c 	str.w	r0, [r9, #28]
 8007f22:	b920      	cbnz	r0, 8007f2e <_dtoa_r+0x2e>
 8007f24:	21ef      	movs	r1, #239	@ 0xef
 8007f26:	4bac      	ldr	r3, [pc, #688]	@ (80081d8 <_dtoa_r+0x2d8>)
 8007f28:	48ac      	ldr	r0, [pc, #688]	@ (80081dc <_dtoa_r+0x2dc>)
 8007f2a:	f7fe fd47 	bl	80069bc <__assert_func>
 8007f2e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007f32:	6007      	str	r7, [r0, #0]
 8007f34:	60c7      	str	r7, [r0, #12]
 8007f36:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007f3a:	6819      	ldr	r1, [r3, #0]
 8007f3c:	b159      	cbz	r1, 8007f56 <_dtoa_r+0x56>
 8007f3e:	685a      	ldr	r2, [r3, #4]
 8007f40:	2301      	movs	r3, #1
 8007f42:	4093      	lsls	r3, r2
 8007f44:	604a      	str	r2, [r1, #4]
 8007f46:	608b      	str	r3, [r1, #8]
 8007f48:	4648      	mov	r0, r9
 8007f4a:	f000 feeb 	bl	8008d24 <_Bfree>
 8007f4e:	2200      	movs	r2, #0
 8007f50:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007f54:	601a      	str	r2, [r3, #0]
 8007f56:	1e2b      	subs	r3, r5, #0
 8007f58:	bfaf      	iteee	ge
 8007f5a:	2300      	movge	r3, #0
 8007f5c:	2201      	movlt	r2, #1
 8007f5e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007f62:	9307      	strlt	r3, [sp, #28]
 8007f64:	bfa8      	it	ge
 8007f66:	6033      	strge	r3, [r6, #0]
 8007f68:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8007f6c:	4b9c      	ldr	r3, [pc, #624]	@ (80081e0 <_dtoa_r+0x2e0>)
 8007f6e:	bfb8      	it	lt
 8007f70:	6032      	strlt	r2, [r6, #0]
 8007f72:	ea33 0308 	bics.w	r3, r3, r8
 8007f76:	d112      	bne.n	8007f9e <_dtoa_r+0x9e>
 8007f78:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007f7c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007f7e:	6013      	str	r3, [r2, #0]
 8007f80:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007f84:	4323      	orrs	r3, r4
 8007f86:	f000 855e 	beq.w	8008a46 <_dtoa_r+0xb46>
 8007f8a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007f8c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80081e4 <_dtoa_r+0x2e4>
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	f000 8560 	beq.w	8008a56 <_dtoa_r+0xb56>
 8007f96:	f10a 0303 	add.w	r3, sl, #3
 8007f9a:	f000 bd5a 	b.w	8008a52 <_dtoa_r+0xb52>
 8007f9e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007fa2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007fa6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007faa:	2200      	movs	r2, #0
 8007fac:	2300      	movs	r3, #0
 8007fae:	f7f8 fcfb 	bl	80009a8 <__aeabi_dcmpeq>
 8007fb2:	4607      	mov	r7, r0
 8007fb4:	b158      	cbz	r0, 8007fce <_dtoa_r+0xce>
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007fba:	6013      	str	r3, [r2, #0]
 8007fbc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007fbe:	b113      	cbz	r3, 8007fc6 <_dtoa_r+0xc6>
 8007fc0:	4b89      	ldr	r3, [pc, #548]	@ (80081e8 <_dtoa_r+0x2e8>)
 8007fc2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007fc4:	6013      	str	r3, [r2, #0]
 8007fc6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80081ec <_dtoa_r+0x2ec>
 8007fca:	f000 bd44 	b.w	8008a56 <_dtoa_r+0xb56>
 8007fce:	ab14      	add	r3, sp, #80	@ 0x50
 8007fd0:	9301      	str	r3, [sp, #4]
 8007fd2:	ab15      	add	r3, sp, #84	@ 0x54
 8007fd4:	9300      	str	r3, [sp, #0]
 8007fd6:	4648      	mov	r0, r9
 8007fd8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007fdc:	f001 fa36 	bl	800944c <__d2b>
 8007fe0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8007fe4:	9003      	str	r0, [sp, #12]
 8007fe6:	2e00      	cmp	r6, #0
 8007fe8:	d078      	beq.n	80080dc <_dtoa_r+0x1dc>
 8007fea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007fee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ff0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007ff4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ff8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007ffc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008000:	9712      	str	r7, [sp, #72]	@ 0x48
 8008002:	4619      	mov	r1, r3
 8008004:	2200      	movs	r2, #0
 8008006:	4b7a      	ldr	r3, [pc, #488]	@ (80081f0 <_dtoa_r+0x2f0>)
 8008008:	f7f8 f8ae 	bl	8000168 <__aeabi_dsub>
 800800c:	a36c      	add	r3, pc, #432	@ (adr r3, 80081c0 <_dtoa_r+0x2c0>)
 800800e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008012:	f7f8 fa61 	bl	80004d8 <__aeabi_dmul>
 8008016:	a36c      	add	r3, pc, #432	@ (adr r3, 80081c8 <_dtoa_r+0x2c8>)
 8008018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800801c:	f7f8 f8a6 	bl	800016c <__adddf3>
 8008020:	4604      	mov	r4, r0
 8008022:	4630      	mov	r0, r6
 8008024:	460d      	mov	r5, r1
 8008026:	f7f8 f9ed 	bl	8000404 <__aeabi_i2d>
 800802a:	a369      	add	r3, pc, #420	@ (adr r3, 80081d0 <_dtoa_r+0x2d0>)
 800802c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008030:	f7f8 fa52 	bl	80004d8 <__aeabi_dmul>
 8008034:	4602      	mov	r2, r0
 8008036:	460b      	mov	r3, r1
 8008038:	4620      	mov	r0, r4
 800803a:	4629      	mov	r1, r5
 800803c:	f7f8 f896 	bl	800016c <__adddf3>
 8008040:	4604      	mov	r4, r0
 8008042:	460d      	mov	r5, r1
 8008044:	f7f8 fcf8 	bl	8000a38 <__aeabi_d2iz>
 8008048:	2200      	movs	r2, #0
 800804a:	4607      	mov	r7, r0
 800804c:	2300      	movs	r3, #0
 800804e:	4620      	mov	r0, r4
 8008050:	4629      	mov	r1, r5
 8008052:	f7f8 fcb3 	bl	80009bc <__aeabi_dcmplt>
 8008056:	b140      	cbz	r0, 800806a <_dtoa_r+0x16a>
 8008058:	4638      	mov	r0, r7
 800805a:	f7f8 f9d3 	bl	8000404 <__aeabi_i2d>
 800805e:	4622      	mov	r2, r4
 8008060:	462b      	mov	r3, r5
 8008062:	f7f8 fca1 	bl	80009a8 <__aeabi_dcmpeq>
 8008066:	b900      	cbnz	r0, 800806a <_dtoa_r+0x16a>
 8008068:	3f01      	subs	r7, #1
 800806a:	2f16      	cmp	r7, #22
 800806c:	d854      	bhi.n	8008118 <_dtoa_r+0x218>
 800806e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008072:	4b60      	ldr	r3, [pc, #384]	@ (80081f4 <_dtoa_r+0x2f4>)
 8008074:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800807c:	f7f8 fc9e 	bl	80009bc <__aeabi_dcmplt>
 8008080:	2800      	cmp	r0, #0
 8008082:	d04b      	beq.n	800811c <_dtoa_r+0x21c>
 8008084:	2300      	movs	r3, #0
 8008086:	3f01      	subs	r7, #1
 8008088:	930f      	str	r3, [sp, #60]	@ 0x3c
 800808a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800808c:	1b9b      	subs	r3, r3, r6
 800808e:	1e5a      	subs	r2, r3, #1
 8008090:	bf49      	itett	mi
 8008092:	f1c3 0301 	rsbmi	r3, r3, #1
 8008096:	2300      	movpl	r3, #0
 8008098:	9304      	strmi	r3, [sp, #16]
 800809a:	2300      	movmi	r3, #0
 800809c:	9209      	str	r2, [sp, #36]	@ 0x24
 800809e:	bf54      	ite	pl
 80080a0:	9304      	strpl	r3, [sp, #16]
 80080a2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80080a4:	2f00      	cmp	r7, #0
 80080a6:	db3b      	blt.n	8008120 <_dtoa_r+0x220>
 80080a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080aa:	970e      	str	r7, [sp, #56]	@ 0x38
 80080ac:	443b      	add	r3, r7
 80080ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80080b0:	2300      	movs	r3, #0
 80080b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80080b4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80080b6:	2b09      	cmp	r3, #9
 80080b8:	d865      	bhi.n	8008186 <_dtoa_r+0x286>
 80080ba:	2b05      	cmp	r3, #5
 80080bc:	bfc4      	itt	gt
 80080be:	3b04      	subgt	r3, #4
 80080c0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80080c2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80080c4:	bfc8      	it	gt
 80080c6:	2400      	movgt	r4, #0
 80080c8:	f1a3 0302 	sub.w	r3, r3, #2
 80080cc:	bfd8      	it	le
 80080ce:	2401      	movle	r4, #1
 80080d0:	2b03      	cmp	r3, #3
 80080d2:	d864      	bhi.n	800819e <_dtoa_r+0x29e>
 80080d4:	e8df f003 	tbb	[pc, r3]
 80080d8:	2c385553 	.word	0x2c385553
 80080dc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80080e0:	441e      	add	r6, r3
 80080e2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80080e6:	2b20      	cmp	r3, #32
 80080e8:	bfc1      	itttt	gt
 80080ea:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80080ee:	fa08 f803 	lslgt.w	r8, r8, r3
 80080f2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80080f6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80080fa:	bfd6      	itet	le
 80080fc:	f1c3 0320 	rsble	r3, r3, #32
 8008100:	ea48 0003 	orrgt.w	r0, r8, r3
 8008104:	fa04 f003 	lslle.w	r0, r4, r3
 8008108:	f7f8 f96c 	bl	80003e4 <__aeabi_ui2d>
 800810c:	2201      	movs	r2, #1
 800810e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008112:	3e01      	subs	r6, #1
 8008114:	9212      	str	r2, [sp, #72]	@ 0x48
 8008116:	e774      	b.n	8008002 <_dtoa_r+0x102>
 8008118:	2301      	movs	r3, #1
 800811a:	e7b5      	b.n	8008088 <_dtoa_r+0x188>
 800811c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800811e:	e7b4      	b.n	800808a <_dtoa_r+0x18a>
 8008120:	9b04      	ldr	r3, [sp, #16]
 8008122:	1bdb      	subs	r3, r3, r7
 8008124:	9304      	str	r3, [sp, #16]
 8008126:	427b      	negs	r3, r7
 8008128:	930a      	str	r3, [sp, #40]	@ 0x28
 800812a:	2300      	movs	r3, #0
 800812c:	930e      	str	r3, [sp, #56]	@ 0x38
 800812e:	e7c1      	b.n	80080b4 <_dtoa_r+0x1b4>
 8008130:	2301      	movs	r3, #1
 8008132:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008134:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008136:	eb07 0b03 	add.w	fp, r7, r3
 800813a:	f10b 0301 	add.w	r3, fp, #1
 800813e:	2b01      	cmp	r3, #1
 8008140:	9308      	str	r3, [sp, #32]
 8008142:	bfb8      	it	lt
 8008144:	2301      	movlt	r3, #1
 8008146:	e006      	b.n	8008156 <_dtoa_r+0x256>
 8008148:	2301      	movs	r3, #1
 800814a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800814c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800814e:	2b00      	cmp	r3, #0
 8008150:	dd28      	ble.n	80081a4 <_dtoa_r+0x2a4>
 8008152:	469b      	mov	fp, r3
 8008154:	9308      	str	r3, [sp, #32]
 8008156:	2100      	movs	r1, #0
 8008158:	2204      	movs	r2, #4
 800815a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800815e:	f102 0514 	add.w	r5, r2, #20
 8008162:	429d      	cmp	r5, r3
 8008164:	d926      	bls.n	80081b4 <_dtoa_r+0x2b4>
 8008166:	6041      	str	r1, [r0, #4]
 8008168:	4648      	mov	r0, r9
 800816a:	f000 fd9b 	bl	8008ca4 <_Balloc>
 800816e:	4682      	mov	sl, r0
 8008170:	2800      	cmp	r0, #0
 8008172:	d143      	bne.n	80081fc <_dtoa_r+0x2fc>
 8008174:	4602      	mov	r2, r0
 8008176:	f240 11af 	movw	r1, #431	@ 0x1af
 800817a:	4b1f      	ldr	r3, [pc, #124]	@ (80081f8 <_dtoa_r+0x2f8>)
 800817c:	e6d4      	b.n	8007f28 <_dtoa_r+0x28>
 800817e:	2300      	movs	r3, #0
 8008180:	e7e3      	b.n	800814a <_dtoa_r+0x24a>
 8008182:	2300      	movs	r3, #0
 8008184:	e7d5      	b.n	8008132 <_dtoa_r+0x232>
 8008186:	2401      	movs	r4, #1
 8008188:	2300      	movs	r3, #0
 800818a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800818c:	9320      	str	r3, [sp, #128]	@ 0x80
 800818e:	f04f 3bff 	mov.w	fp, #4294967295
 8008192:	2200      	movs	r2, #0
 8008194:	2312      	movs	r3, #18
 8008196:	f8cd b020 	str.w	fp, [sp, #32]
 800819a:	9221      	str	r2, [sp, #132]	@ 0x84
 800819c:	e7db      	b.n	8008156 <_dtoa_r+0x256>
 800819e:	2301      	movs	r3, #1
 80081a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80081a2:	e7f4      	b.n	800818e <_dtoa_r+0x28e>
 80081a4:	f04f 0b01 	mov.w	fp, #1
 80081a8:	465b      	mov	r3, fp
 80081aa:	f8cd b020 	str.w	fp, [sp, #32]
 80081ae:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80081b2:	e7d0      	b.n	8008156 <_dtoa_r+0x256>
 80081b4:	3101      	adds	r1, #1
 80081b6:	0052      	lsls	r2, r2, #1
 80081b8:	e7d1      	b.n	800815e <_dtoa_r+0x25e>
 80081ba:	bf00      	nop
 80081bc:	f3af 8000 	nop.w
 80081c0:	636f4361 	.word	0x636f4361
 80081c4:	3fd287a7 	.word	0x3fd287a7
 80081c8:	8b60c8b3 	.word	0x8b60c8b3
 80081cc:	3fc68a28 	.word	0x3fc68a28
 80081d0:	509f79fb 	.word	0x509f79fb
 80081d4:	3fd34413 	.word	0x3fd34413
 80081d8:	0800b52c 	.word	0x0800b52c
 80081dc:	0800b543 	.word	0x0800b543
 80081e0:	7ff00000 	.word	0x7ff00000
 80081e4:	0800b528 	.word	0x0800b528
 80081e8:	0800b4f7 	.word	0x0800b4f7
 80081ec:	0800b4f6 	.word	0x0800b4f6
 80081f0:	3ff80000 	.word	0x3ff80000
 80081f4:	0800b7b8 	.word	0x0800b7b8
 80081f8:	0800b59b 	.word	0x0800b59b
 80081fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008200:	6018      	str	r0, [r3, #0]
 8008202:	9b08      	ldr	r3, [sp, #32]
 8008204:	2b0e      	cmp	r3, #14
 8008206:	f200 80a1 	bhi.w	800834c <_dtoa_r+0x44c>
 800820a:	2c00      	cmp	r4, #0
 800820c:	f000 809e 	beq.w	800834c <_dtoa_r+0x44c>
 8008210:	2f00      	cmp	r7, #0
 8008212:	dd33      	ble.n	800827c <_dtoa_r+0x37c>
 8008214:	4b9c      	ldr	r3, [pc, #624]	@ (8008488 <_dtoa_r+0x588>)
 8008216:	f007 020f 	and.w	r2, r7, #15
 800821a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800821e:	05f8      	lsls	r0, r7, #23
 8008220:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008224:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8008228:	ea4f 1427 	mov.w	r4, r7, asr #4
 800822c:	d516      	bpl.n	800825c <_dtoa_r+0x35c>
 800822e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008232:	4b96      	ldr	r3, [pc, #600]	@ (800848c <_dtoa_r+0x58c>)
 8008234:	2603      	movs	r6, #3
 8008236:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800823a:	f7f8 fa77 	bl	800072c <__aeabi_ddiv>
 800823e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008242:	f004 040f 	and.w	r4, r4, #15
 8008246:	4d91      	ldr	r5, [pc, #580]	@ (800848c <_dtoa_r+0x58c>)
 8008248:	b954      	cbnz	r4, 8008260 <_dtoa_r+0x360>
 800824a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800824e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008252:	f7f8 fa6b 	bl	800072c <__aeabi_ddiv>
 8008256:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800825a:	e028      	b.n	80082ae <_dtoa_r+0x3ae>
 800825c:	2602      	movs	r6, #2
 800825e:	e7f2      	b.n	8008246 <_dtoa_r+0x346>
 8008260:	07e1      	lsls	r1, r4, #31
 8008262:	d508      	bpl.n	8008276 <_dtoa_r+0x376>
 8008264:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008268:	e9d5 2300 	ldrd	r2, r3, [r5]
 800826c:	f7f8 f934 	bl	80004d8 <__aeabi_dmul>
 8008270:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008274:	3601      	adds	r6, #1
 8008276:	1064      	asrs	r4, r4, #1
 8008278:	3508      	adds	r5, #8
 800827a:	e7e5      	b.n	8008248 <_dtoa_r+0x348>
 800827c:	f000 80af 	beq.w	80083de <_dtoa_r+0x4de>
 8008280:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008284:	427c      	negs	r4, r7
 8008286:	4b80      	ldr	r3, [pc, #512]	@ (8008488 <_dtoa_r+0x588>)
 8008288:	f004 020f 	and.w	r2, r4, #15
 800828c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008294:	f7f8 f920 	bl	80004d8 <__aeabi_dmul>
 8008298:	2602      	movs	r6, #2
 800829a:	2300      	movs	r3, #0
 800829c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80082a0:	4d7a      	ldr	r5, [pc, #488]	@ (800848c <_dtoa_r+0x58c>)
 80082a2:	1124      	asrs	r4, r4, #4
 80082a4:	2c00      	cmp	r4, #0
 80082a6:	f040 808f 	bne.w	80083c8 <_dtoa_r+0x4c8>
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d1d3      	bne.n	8008256 <_dtoa_r+0x356>
 80082ae:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80082b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	f000 8094 	beq.w	80083e2 <_dtoa_r+0x4e2>
 80082ba:	2200      	movs	r2, #0
 80082bc:	4620      	mov	r0, r4
 80082be:	4629      	mov	r1, r5
 80082c0:	4b73      	ldr	r3, [pc, #460]	@ (8008490 <_dtoa_r+0x590>)
 80082c2:	f7f8 fb7b 	bl	80009bc <__aeabi_dcmplt>
 80082c6:	2800      	cmp	r0, #0
 80082c8:	f000 808b 	beq.w	80083e2 <_dtoa_r+0x4e2>
 80082cc:	9b08      	ldr	r3, [sp, #32]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	f000 8087 	beq.w	80083e2 <_dtoa_r+0x4e2>
 80082d4:	f1bb 0f00 	cmp.w	fp, #0
 80082d8:	dd34      	ble.n	8008344 <_dtoa_r+0x444>
 80082da:	4620      	mov	r0, r4
 80082dc:	2200      	movs	r2, #0
 80082de:	4629      	mov	r1, r5
 80082e0:	4b6c      	ldr	r3, [pc, #432]	@ (8008494 <_dtoa_r+0x594>)
 80082e2:	f7f8 f8f9 	bl	80004d8 <__aeabi_dmul>
 80082e6:	465c      	mov	r4, fp
 80082e8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80082ec:	f107 38ff 	add.w	r8, r7, #4294967295
 80082f0:	3601      	adds	r6, #1
 80082f2:	4630      	mov	r0, r6
 80082f4:	f7f8 f886 	bl	8000404 <__aeabi_i2d>
 80082f8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80082fc:	f7f8 f8ec 	bl	80004d8 <__aeabi_dmul>
 8008300:	2200      	movs	r2, #0
 8008302:	4b65      	ldr	r3, [pc, #404]	@ (8008498 <_dtoa_r+0x598>)
 8008304:	f7f7 ff32 	bl	800016c <__adddf3>
 8008308:	4605      	mov	r5, r0
 800830a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800830e:	2c00      	cmp	r4, #0
 8008310:	d16a      	bne.n	80083e8 <_dtoa_r+0x4e8>
 8008312:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008316:	2200      	movs	r2, #0
 8008318:	4b60      	ldr	r3, [pc, #384]	@ (800849c <_dtoa_r+0x59c>)
 800831a:	f7f7 ff25 	bl	8000168 <__aeabi_dsub>
 800831e:	4602      	mov	r2, r0
 8008320:	460b      	mov	r3, r1
 8008322:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008326:	462a      	mov	r2, r5
 8008328:	4633      	mov	r3, r6
 800832a:	f7f8 fb65 	bl	80009f8 <__aeabi_dcmpgt>
 800832e:	2800      	cmp	r0, #0
 8008330:	f040 8298 	bne.w	8008864 <_dtoa_r+0x964>
 8008334:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008338:	462a      	mov	r2, r5
 800833a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800833e:	f7f8 fb3d 	bl	80009bc <__aeabi_dcmplt>
 8008342:	bb38      	cbnz	r0, 8008394 <_dtoa_r+0x494>
 8008344:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008348:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800834c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800834e:	2b00      	cmp	r3, #0
 8008350:	f2c0 8157 	blt.w	8008602 <_dtoa_r+0x702>
 8008354:	2f0e      	cmp	r7, #14
 8008356:	f300 8154 	bgt.w	8008602 <_dtoa_r+0x702>
 800835a:	4b4b      	ldr	r3, [pc, #300]	@ (8008488 <_dtoa_r+0x588>)
 800835c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008360:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008364:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008368:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800836a:	2b00      	cmp	r3, #0
 800836c:	f280 80e5 	bge.w	800853a <_dtoa_r+0x63a>
 8008370:	9b08      	ldr	r3, [sp, #32]
 8008372:	2b00      	cmp	r3, #0
 8008374:	f300 80e1 	bgt.w	800853a <_dtoa_r+0x63a>
 8008378:	d10c      	bne.n	8008394 <_dtoa_r+0x494>
 800837a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800837e:	2200      	movs	r2, #0
 8008380:	4b46      	ldr	r3, [pc, #280]	@ (800849c <_dtoa_r+0x59c>)
 8008382:	f7f8 f8a9 	bl	80004d8 <__aeabi_dmul>
 8008386:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800838a:	f7f8 fb2b 	bl	80009e4 <__aeabi_dcmpge>
 800838e:	2800      	cmp	r0, #0
 8008390:	f000 8266 	beq.w	8008860 <_dtoa_r+0x960>
 8008394:	2400      	movs	r4, #0
 8008396:	4625      	mov	r5, r4
 8008398:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800839a:	4656      	mov	r6, sl
 800839c:	ea6f 0803 	mvn.w	r8, r3
 80083a0:	2700      	movs	r7, #0
 80083a2:	4621      	mov	r1, r4
 80083a4:	4648      	mov	r0, r9
 80083a6:	f000 fcbd 	bl	8008d24 <_Bfree>
 80083aa:	2d00      	cmp	r5, #0
 80083ac:	f000 80bd 	beq.w	800852a <_dtoa_r+0x62a>
 80083b0:	b12f      	cbz	r7, 80083be <_dtoa_r+0x4be>
 80083b2:	42af      	cmp	r7, r5
 80083b4:	d003      	beq.n	80083be <_dtoa_r+0x4be>
 80083b6:	4639      	mov	r1, r7
 80083b8:	4648      	mov	r0, r9
 80083ba:	f000 fcb3 	bl	8008d24 <_Bfree>
 80083be:	4629      	mov	r1, r5
 80083c0:	4648      	mov	r0, r9
 80083c2:	f000 fcaf 	bl	8008d24 <_Bfree>
 80083c6:	e0b0      	b.n	800852a <_dtoa_r+0x62a>
 80083c8:	07e2      	lsls	r2, r4, #31
 80083ca:	d505      	bpl.n	80083d8 <_dtoa_r+0x4d8>
 80083cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80083d0:	f7f8 f882 	bl	80004d8 <__aeabi_dmul>
 80083d4:	2301      	movs	r3, #1
 80083d6:	3601      	adds	r6, #1
 80083d8:	1064      	asrs	r4, r4, #1
 80083da:	3508      	adds	r5, #8
 80083dc:	e762      	b.n	80082a4 <_dtoa_r+0x3a4>
 80083de:	2602      	movs	r6, #2
 80083e0:	e765      	b.n	80082ae <_dtoa_r+0x3ae>
 80083e2:	46b8      	mov	r8, r7
 80083e4:	9c08      	ldr	r4, [sp, #32]
 80083e6:	e784      	b.n	80082f2 <_dtoa_r+0x3f2>
 80083e8:	4b27      	ldr	r3, [pc, #156]	@ (8008488 <_dtoa_r+0x588>)
 80083ea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80083ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80083f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80083f4:	4454      	add	r4, sl
 80083f6:	2900      	cmp	r1, #0
 80083f8:	d054      	beq.n	80084a4 <_dtoa_r+0x5a4>
 80083fa:	2000      	movs	r0, #0
 80083fc:	4928      	ldr	r1, [pc, #160]	@ (80084a0 <_dtoa_r+0x5a0>)
 80083fe:	f7f8 f995 	bl	800072c <__aeabi_ddiv>
 8008402:	4633      	mov	r3, r6
 8008404:	462a      	mov	r2, r5
 8008406:	f7f7 feaf 	bl	8000168 <__aeabi_dsub>
 800840a:	4656      	mov	r6, sl
 800840c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008410:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008414:	f7f8 fb10 	bl	8000a38 <__aeabi_d2iz>
 8008418:	4605      	mov	r5, r0
 800841a:	f7f7 fff3 	bl	8000404 <__aeabi_i2d>
 800841e:	4602      	mov	r2, r0
 8008420:	460b      	mov	r3, r1
 8008422:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008426:	f7f7 fe9f 	bl	8000168 <__aeabi_dsub>
 800842a:	4602      	mov	r2, r0
 800842c:	460b      	mov	r3, r1
 800842e:	3530      	adds	r5, #48	@ 0x30
 8008430:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008434:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008438:	f806 5b01 	strb.w	r5, [r6], #1
 800843c:	f7f8 fabe 	bl	80009bc <__aeabi_dcmplt>
 8008440:	2800      	cmp	r0, #0
 8008442:	d172      	bne.n	800852a <_dtoa_r+0x62a>
 8008444:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008448:	2000      	movs	r0, #0
 800844a:	4911      	ldr	r1, [pc, #68]	@ (8008490 <_dtoa_r+0x590>)
 800844c:	f7f7 fe8c 	bl	8000168 <__aeabi_dsub>
 8008450:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008454:	f7f8 fab2 	bl	80009bc <__aeabi_dcmplt>
 8008458:	2800      	cmp	r0, #0
 800845a:	f040 80b4 	bne.w	80085c6 <_dtoa_r+0x6c6>
 800845e:	42a6      	cmp	r6, r4
 8008460:	f43f af70 	beq.w	8008344 <_dtoa_r+0x444>
 8008464:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008468:	2200      	movs	r2, #0
 800846a:	4b0a      	ldr	r3, [pc, #40]	@ (8008494 <_dtoa_r+0x594>)
 800846c:	f7f8 f834 	bl	80004d8 <__aeabi_dmul>
 8008470:	2200      	movs	r2, #0
 8008472:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008476:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800847a:	4b06      	ldr	r3, [pc, #24]	@ (8008494 <_dtoa_r+0x594>)
 800847c:	f7f8 f82c 	bl	80004d8 <__aeabi_dmul>
 8008480:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008484:	e7c4      	b.n	8008410 <_dtoa_r+0x510>
 8008486:	bf00      	nop
 8008488:	0800b7b8 	.word	0x0800b7b8
 800848c:	0800b790 	.word	0x0800b790
 8008490:	3ff00000 	.word	0x3ff00000
 8008494:	40240000 	.word	0x40240000
 8008498:	401c0000 	.word	0x401c0000
 800849c:	40140000 	.word	0x40140000
 80084a0:	3fe00000 	.word	0x3fe00000
 80084a4:	4631      	mov	r1, r6
 80084a6:	4628      	mov	r0, r5
 80084a8:	f7f8 f816 	bl	80004d8 <__aeabi_dmul>
 80084ac:	4656      	mov	r6, sl
 80084ae:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80084b2:	9413      	str	r4, [sp, #76]	@ 0x4c
 80084b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80084b8:	f7f8 fabe 	bl	8000a38 <__aeabi_d2iz>
 80084bc:	4605      	mov	r5, r0
 80084be:	f7f7 ffa1 	bl	8000404 <__aeabi_i2d>
 80084c2:	4602      	mov	r2, r0
 80084c4:	460b      	mov	r3, r1
 80084c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80084ca:	f7f7 fe4d 	bl	8000168 <__aeabi_dsub>
 80084ce:	4602      	mov	r2, r0
 80084d0:	460b      	mov	r3, r1
 80084d2:	3530      	adds	r5, #48	@ 0x30
 80084d4:	f806 5b01 	strb.w	r5, [r6], #1
 80084d8:	42a6      	cmp	r6, r4
 80084da:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80084de:	f04f 0200 	mov.w	r2, #0
 80084e2:	d124      	bne.n	800852e <_dtoa_r+0x62e>
 80084e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80084e8:	4bae      	ldr	r3, [pc, #696]	@ (80087a4 <_dtoa_r+0x8a4>)
 80084ea:	f7f7 fe3f 	bl	800016c <__adddf3>
 80084ee:	4602      	mov	r2, r0
 80084f0:	460b      	mov	r3, r1
 80084f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80084f6:	f7f8 fa7f 	bl	80009f8 <__aeabi_dcmpgt>
 80084fa:	2800      	cmp	r0, #0
 80084fc:	d163      	bne.n	80085c6 <_dtoa_r+0x6c6>
 80084fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008502:	2000      	movs	r0, #0
 8008504:	49a7      	ldr	r1, [pc, #668]	@ (80087a4 <_dtoa_r+0x8a4>)
 8008506:	f7f7 fe2f 	bl	8000168 <__aeabi_dsub>
 800850a:	4602      	mov	r2, r0
 800850c:	460b      	mov	r3, r1
 800850e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008512:	f7f8 fa53 	bl	80009bc <__aeabi_dcmplt>
 8008516:	2800      	cmp	r0, #0
 8008518:	f43f af14 	beq.w	8008344 <_dtoa_r+0x444>
 800851c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800851e:	1e73      	subs	r3, r6, #1
 8008520:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008522:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008526:	2b30      	cmp	r3, #48	@ 0x30
 8008528:	d0f8      	beq.n	800851c <_dtoa_r+0x61c>
 800852a:	4647      	mov	r7, r8
 800852c:	e03b      	b.n	80085a6 <_dtoa_r+0x6a6>
 800852e:	4b9e      	ldr	r3, [pc, #632]	@ (80087a8 <_dtoa_r+0x8a8>)
 8008530:	f7f7 ffd2 	bl	80004d8 <__aeabi_dmul>
 8008534:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008538:	e7bc      	b.n	80084b4 <_dtoa_r+0x5b4>
 800853a:	4656      	mov	r6, sl
 800853c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8008540:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008544:	4620      	mov	r0, r4
 8008546:	4629      	mov	r1, r5
 8008548:	f7f8 f8f0 	bl	800072c <__aeabi_ddiv>
 800854c:	f7f8 fa74 	bl	8000a38 <__aeabi_d2iz>
 8008550:	4680      	mov	r8, r0
 8008552:	f7f7 ff57 	bl	8000404 <__aeabi_i2d>
 8008556:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800855a:	f7f7 ffbd 	bl	80004d8 <__aeabi_dmul>
 800855e:	4602      	mov	r2, r0
 8008560:	460b      	mov	r3, r1
 8008562:	4620      	mov	r0, r4
 8008564:	4629      	mov	r1, r5
 8008566:	f7f7 fdff 	bl	8000168 <__aeabi_dsub>
 800856a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800856e:	9d08      	ldr	r5, [sp, #32]
 8008570:	f806 4b01 	strb.w	r4, [r6], #1
 8008574:	eba6 040a 	sub.w	r4, r6, sl
 8008578:	42a5      	cmp	r5, r4
 800857a:	4602      	mov	r2, r0
 800857c:	460b      	mov	r3, r1
 800857e:	d133      	bne.n	80085e8 <_dtoa_r+0x6e8>
 8008580:	f7f7 fdf4 	bl	800016c <__adddf3>
 8008584:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008588:	4604      	mov	r4, r0
 800858a:	460d      	mov	r5, r1
 800858c:	f7f8 fa34 	bl	80009f8 <__aeabi_dcmpgt>
 8008590:	b9c0      	cbnz	r0, 80085c4 <_dtoa_r+0x6c4>
 8008592:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008596:	4620      	mov	r0, r4
 8008598:	4629      	mov	r1, r5
 800859a:	f7f8 fa05 	bl	80009a8 <__aeabi_dcmpeq>
 800859e:	b110      	cbz	r0, 80085a6 <_dtoa_r+0x6a6>
 80085a0:	f018 0f01 	tst.w	r8, #1
 80085a4:	d10e      	bne.n	80085c4 <_dtoa_r+0x6c4>
 80085a6:	4648      	mov	r0, r9
 80085a8:	9903      	ldr	r1, [sp, #12]
 80085aa:	f000 fbbb 	bl	8008d24 <_Bfree>
 80085ae:	2300      	movs	r3, #0
 80085b0:	7033      	strb	r3, [r6, #0]
 80085b2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80085b4:	3701      	adds	r7, #1
 80085b6:	601f      	str	r7, [r3, #0]
 80085b8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	f000 824b 	beq.w	8008a56 <_dtoa_r+0xb56>
 80085c0:	601e      	str	r6, [r3, #0]
 80085c2:	e248      	b.n	8008a56 <_dtoa_r+0xb56>
 80085c4:	46b8      	mov	r8, r7
 80085c6:	4633      	mov	r3, r6
 80085c8:	461e      	mov	r6, r3
 80085ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80085ce:	2a39      	cmp	r2, #57	@ 0x39
 80085d0:	d106      	bne.n	80085e0 <_dtoa_r+0x6e0>
 80085d2:	459a      	cmp	sl, r3
 80085d4:	d1f8      	bne.n	80085c8 <_dtoa_r+0x6c8>
 80085d6:	2230      	movs	r2, #48	@ 0x30
 80085d8:	f108 0801 	add.w	r8, r8, #1
 80085dc:	f88a 2000 	strb.w	r2, [sl]
 80085e0:	781a      	ldrb	r2, [r3, #0]
 80085e2:	3201      	adds	r2, #1
 80085e4:	701a      	strb	r2, [r3, #0]
 80085e6:	e7a0      	b.n	800852a <_dtoa_r+0x62a>
 80085e8:	2200      	movs	r2, #0
 80085ea:	4b6f      	ldr	r3, [pc, #444]	@ (80087a8 <_dtoa_r+0x8a8>)
 80085ec:	f7f7 ff74 	bl	80004d8 <__aeabi_dmul>
 80085f0:	2200      	movs	r2, #0
 80085f2:	2300      	movs	r3, #0
 80085f4:	4604      	mov	r4, r0
 80085f6:	460d      	mov	r5, r1
 80085f8:	f7f8 f9d6 	bl	80009a8 <__aeabi_dcmpeq>
 80085fc:	2800      	cmp	r0, #0
 80085fe:	d09f      	beq.n	8008540 <_dtoa_r+0x640>
 8008600:	e7d1      	b.n	80085a6 <_dtoa_r+0x6a6>
 8008602:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008604:	2a00      	cmp	r2, #0
 8008606:	f000 80ea 	beq.w	80087de <_dtoa_r+0x8de>
 800860a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800860c:	2a01      	cmp	r2, #1
 800860e:	f300 80cd 	bgt.w	80087ac <_dtoa_r+0x8ac>
 8008612:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008614:	2a00      	cmp	r2, #0
 8008616:	f000 80c1 	beq.w	800879c <_dtoa_r+0x89c>
 800861a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800861e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008620:	9e04      	ldr	r6, [sp, #16]
 8008622:	9a04      	ldr	r2, [sp, #16]
 8008624:	2101      	movs	r1, #1
 8008626:	441a      	add	r2, r3
 8008628:	9204      	str	r2, [sp, #16]
 800862a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800862c:	4648      	mov	r0, r9
 800862e:	441a      	add	r2, r3
 8008630:	9209      	str	r2, [sp, #36]	@ 0x24
 8008632:	f000 fc75 	bl	8008f20 <__i2b>
 8008636:	4605      	mov	r5, r0
 8008638:	b166      	cbz	r6, 8008654 <_dtoa_r+0x754>
 800863a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800863c:	2b00      	cmp	r3, #0
 800863e:	dd09      	ble.n	8008654 <_dtoa_r+0x754>
 8008640:	42b3      	cmp	r3, r6
 8008642:	bfa8      	it	ge
 8008644:	4633      	movge	r3, r6
 8008646:	9a04      	ldr	r2, [sp, #16]
 8008648:	1af6      	subs	r6, r6, r3
 800864a:	1ad2      	subs	r2, r2, r3
 800864c:	9204      	str	r2, [sp, #16]
 800864e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008650:	1ad3      	subs	r3, r2, r3
 8008652:	9309      	str	r3, [sp, #36]	@ 0x24
 8008654:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008656:	b30b      	cbz	r3, 800869c <_dtoa_r+0x79c>
 8008658:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800865a:	2b00      	cmp	r3, #0
 800865c:	f000 80c6 	beq.w	80087ec <_dtoa_r+0x8ec>
 8008660:	2c00      	cmp	r4, #0
 8008662:	f000 80c0 	beq.w	80087e6 <_dtoa_r+0x8e6>
 8008666:	4629      	mov	r1, r5
 8008668:	4622      	mov	r2, r4
 800866a:	4648      	mov	r0, r9
 800866c:	f000 fd10 	bl	8009090 <__pow5mult>
 8008670:	9a03      	ldr	r2, [sp, #12]
 8008672:	4601      	mov	r1, r0
 8008674:	4605      	mov	r5, r0
 8008676:	4648      	mov	r0, r9
 8008678:	f000 fc68 	bl	8008f4c <__multiply>
 800867c:	9903      	ldr	r1, [sp, #12]
 800867e:	4680      	mov	r8, r0
 8008680:	4648      	mov	r0, r9
 8008682:	f000 fb4f 	bl	8008d24 <_Bfree>
 8008686:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008688:	1b1b      	subs	r3, r3, r4
 800868a:	930a      	str	r3, [sp, #40]	@ 0x28
 800868c:	f000 80b1 	beq.w	80087f2 <_dtoa_r+0x8f2>
 8008690:	4641      	mov	r1, r8
 8008692:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008694:	4648      	mov	r0, r9
 8008696:	f000 fcfb 	bl	8009090 <__pow5mult>
 800869a:	9003      	str	r0, [sp, #12]
 800869c:	2101      	movs	r1, #1
 800869e:	4648      	mov	r0, r9
 80086a0:	f000 fc3e 	bl	8008f20 <__i2b>
 80086a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80086a6:	4604      	mov	r4, r0
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	f000 81d8 	beq.w	8008a5e <_dtoa_r+0xb5e>
 80086ae:	461a      	mov	r2, r3
 80086b0:	4601      	mov	r1, r0
 80086b2:	4648      	mov	r0, r9
 80086b4:	f000 fcec 	bl	8009090 <__pow5mult>
 80086b8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80086ba:	4604      	mov	r4, r0
 80086bc:	2b01      	cmp	r3, #1
 80086be:	f300 809f 	bgt.w	8008800 <_dtoa_r+0x900>
 80086c2:	9b06      	ldr	r3, [sp, #24]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	f040 8097 	bne.w	80087f8 <_dtoa_r+0x8f8>
 80086ca:	9b07      	ldr	r3, [sp, #28]
 80086cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	f040 8093 	bne.w	80087fc <_dtoa_r+0x8fc>
 80086d6:	9b07      	ldr	r3, [sp, #28]
 80086d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80086dc:	0d1b      	lsrs	r3, r3, #20
 80086de:	051b      	lsls	r3, r3, #20
 80086e0:	b133      	cbz	r3, 80086f0 <_dtoa_r+0x7f0>
 80086e2:	9b04      	ldr	r3, [sp, #16]
 80086e4:	3301      	adds	r3, #1
 80086e6:	9304      	str	r3, [sp, #16]
 80086e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086ea:	3301      	adds	r3, #1
 80086ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80086ee:	2301      	movs	r3, #1
 80086f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80086f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	f000 81b8 	beq.w	8008a6a <_dtoa_r+0xb6a>
 80086fa:	6923      	ldr	r3, [r4, #16]
 80086fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008700:	6918      	ldr	r0, [r3, #16]
 8008702:	f000 fbc1 	bl	8008e88 <__hi0bits>
 8008706:	f1c0 0020 	rsb	r0, r0, #32
 800870a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800870c:	4418      	add	r0, r3
 800870e:	f010 001f 	ands.w	r0, r0, #31
 8008712:	f000 8082 	beq.w	800881a <_dtoa_r+0x91a>
 8008716:	f1c0 0320 	rsb	r3, r0, #32
 800871a:	2b04      	cmp	r3, #4
 800871c:	dd73      	ble.n	8008806 <_dtoa_r+0x906>
 800871e:	9b04      	ldr	r3, [sp, #16]
 8008720:	f1c0 001c 	rsb	r0, r0, #28
 8008724:	4403      	add	r3, r0
 8008726:	9304      	str	r3, [sp, #16]
 8008728:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800872a:	4406      	add	r6, r0
 800872c:	4403      	add	r3, r0
 800872e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008730:	9b04      	ldr	r3, [sp, #16]
 8008732:	2b00      	cmp	r3, #0
 8008734:	dd05      	ble.n	8008742 <_dtoa_r+0x842>
 8008736:	461a      	mov	r2, r3
 8008738:	4648      	mov	r0, r9
 800873a:	9903      	ldr	r1, [sp, #12]
 800873c:	f000 fd02 	bl	8009144 <__lshift>
 8008740:	9003      	str	r0, [sp, #12]
 8008742:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008744:	2b00      	cmp	r3, #0
 8008746:	dd05      	ble.n	8008754 <_dtoa_r+0x854>
 8008748:	4621      	mov	r1, r4
 800874a:	461a      	mov	r2, r3
 800874c:	4648      	mov	r0, r9
 800874e:	f000 fcf9 	bl	8009144 <__lshift>
 8008752:	4604      	mov	r4, r0
 8008754:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008756:	2b00      	cmp	r3, #0
 8008758:	d061      	beq.n	800881e <_dtoa_r+0x91e>
 800875a:	4621      	mov	r1, r4
 800875c:	9803      	ldr	r0, [sp, #12]
 800875e:	f000 fd5d 	bl	800921c <__mcmp>
 8008762:	2800      	cmp	r0, #0
 8008764:	da5b      	bge.n	800881e <_dtoa_r+0x91e>
 8008766:	2300      	movs	r3, #0
 8008768:	220a      	movs	r2, #10
 800876a:	4648      	mov	r0, r9
 800876c:	9903      	ldr	r1, [sp, #12]
 800876e:	f000 fafb 	bl	8008d68 <__multadd>
 8008772:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008774:	f107 38ff 	add.w	r8, r7, #4294967295
 8008778:	9003      	str	r0, [sp, #12]
 800877a:	2b00      	cmp	r3, #0
 800877c:	f000 8177 	beq.w	8008a6e <_dtoa_r+0xb6e>
 8008780:	4629      	mov	r1, r5
 8008782:	2300      	movs	r3, #0
 8008784:	220a      	movs	r2, #10
 8008786:	4648      	mov	r0, r9
 8008788:	f000 faee 	bl	8008d68 <__multadd>
 800878c:	f1bb 0f00 	cmp.w	fp, #0
 8008790:	4605      	mov	r5, r0
 8008792:	dc6f      	bgt.n	8008874 <_dtoa_r+0x974>
 8008794:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008796:	2b02      	cmp	r3, #2
 8008798:	dc49      	bgt.n	800882e <_dtoa_r+0x92e>
 800879a:	e06b      	b.n	8008874 <_dtoa_r+0x974>
 800879c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800879e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80087a2:	e73c      	b.n	800861e <_dtoa_r+0x71e>
 80087a4:	3fe00000 	.word	0x3fe00000
 80087a8:	40240000 	.word	0x40240000
 80087ac:	9b08      	ldr	r3, [sp, #32]
 80087ae:	1e5c      	subs	r4, r3, #1
 80087b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80087b2:	42a3      	cmp	r3, r4
 80087b4:	db09      	blt.n	80087ca <_dtoa_r+0x8ca>
 80087b6:	1b1c      	subs	r4, r3, r4
 80087b8:	9b08      	ldr	r3, [sp, #32]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	f6bf af30 	bge.w	8008620 <_dtoa_r+0x720>
 80087c0:	9b04      	ldr	r3, [sp, #16]
 80087c2:	9a08      	ldr	r2, [sp, #32]
 80087c4:	1a9e      	subs	r6, r3, r2
 80087c6:	2300      	movs	r3, #0
 80087c8:	e72b      	b.n	8008622 <_dtoa_r+0x722>
 80087ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80087cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80087ce:	1ae3      	subs	r3, r4, r3
 80087d0:	441a      	add	r2, r3
 80087d2:	940a      	str	r4, [sp, #40]	@ 0x28
 80087d4:	9e04      	ldr	r6, [sp, #16]
 80087d6:	2400      	movs	r4, #0
 80087d8:	9b08      	ldr	r3, [sp, #32]
 80087da:	920e      	str	r2, [sp, #56]	@ 0x38
 80087dc:	e721      	b.n	8008622 <_dtoa_r+0x722>
 80087de:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80087e0:	9e04      	ldr	r6, [sp, #16]
 80087e2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80087e4:	e728      	b.n	8008638 <_dtoa_r+0x738>
 80087e6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80087ea:	e751      	b.n	8008690 <_dtoa_r+0x790>
 80087ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80087ee:	9903      	ldr	r1, [sp, #12]
 80087f0:	e750      	b.n	8008694 <_dtoa_r+0x794>
 80087f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80087f6:	e751      	b.n	800869c <_dtoa_r+0x79c>
 80087f8:	2300      	movs	r3, #0
 80087fa:	e779      	b.n	80086f0 <_dtoa_r+0x7f0>
 80087fc:	9b06      	ldr	r3, [sp, #24]
 80087fe:	e777      	b.n	80086f0 <_dtoa_r+0x7f0>
 8008800:	2300      	movs	r3, #0
 8008802:	930a      	str	r3, [sp, #40]	@ 0x28
 8008804:	e779      	b.n	80086fa <_dtoa_r+0x7fa>
 8008806:	d093      	beq.n	8008730 <_dtoa_r+0x830>
 8008808:	9a04      	ldr	r2, [sp, #16]
 800880a:	331c      	adds	r3, #28
 800880c:	441a      	add	r2, r3
 800880e:	9204      	str	r2, [sp, #16]
 8008810:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008812:	441e      	add	r6, r3
 8008814:	441a      	add	r2, r3
 8008816:	9209      	str	r2, [sp, #36]	@ 0x24
 8008818:	e78a      	b.n	8008730 <_dtoa_r+0x830>
 800881a:	4603      	mov	r3, r0
 800881c:	e7f4      	b.n	8008808 <_dtoa_r+0x908>
 800881e:	9b08      	ldr	r3, [sp, #32]
 8008820:	46b8      	mov	r8, r7
 8008822:	2b00      	cmp	r3, #0
 8008824:	dc20      	bgt.n	8008868 <_dtoa_r+0x968>
 8008826:	469b      	mov	fp, r3
 8008828:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800882a:	2b02      	cmp	r3, #2
 800882c:	dd1e      	ble.n	800886c <_dtoa_r+0x96c>
 800882e:	f1bb 0f00 	cmp.w	fp, #0
 8008832:	f47f adb1 	bne.w	8008398 <_dtoa_r+0x498>
 8008836:	4621      	mov	r1, r4
 8008838:	465b      	mov	r3, fp
 800883a:	2205      	movs	r2, #5
 800883c:	4648      	mov	r0, r9
 800883e:	f000 fa93 	bl	8008d68 <__multadd>
 8008842:	4601      	mov	r1, r0
 8008844:	4604      	mov	r4, r0
 8008846:	9803      	ldr	r0, [sp, #12]
 8008848:	f000 fce8 	bl	800921c <__mcmp>
 800884c:	2800      	cmp	r0, #0
 800884e:	f77f ada3 	ble.w	8008398 <_dtoa_r+0x498>
 8008852:	4656      	mov	r6, sl
 8008854:	2331      	movs	r3, #49	@ 0x31
 8008856:	f108 0801 	add.w	r8, r8, #1
 800885a:	f806 3b01 	strb.w	r3, [r6], #1
 800885e:	e59f      	b.n	80083a0 <_dtoa_r+0x4a0>
 8008860:	46b8      	mov	r8, r7
 8008862:	9c08      	ldr	r4, [sp, #32]
 8008864:	4625      	mov	r5, r4
 8008866:	e7f4      	b.n	8008852 <_dtoa_r+0x952>
 8008868:	f8dd b020 	ldr.w	fp, [sp, #32]
 800886c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800886e:	2b00      	cmp	r3, #0
 8008870:	f000 8101 	beq.w	8008a76 <_dtoa_r+0xb76>
 8008874:	2e00      	cmp	r6, #0
 8008876:	dd05      	ble.n	8008884 <_dtoa_r+0x984>
 8008878:	4629      	mov	r1, r5
 800887a:	4632      	mov	r2, r6
 800887c:	4648      	mov	r0, r9
 800887e:	f000 fc61 	bl	8009144 <__lshift>
 8008882:	4605      	mov	r5, r0
 8008884:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008886:	2b00      	cmp	r3, #0
 8008888:	d05c      	beq.n	8008944 <_dtoa_r+0xa44>
 800888a:	4648      	mov	r0, r9
 800888c:	6869      	ldr	r1, [r5, #4]
 800888e:	f000 fa09 	bl	8008ca4 <_Balloc>
 8008892:	4606      	mov	r6, r0
 8008894:	b928      	cbnz	r0, 80088a2 <_dtoa_r+0x9a2>
 8008896:	4602      	mov	r2, r0
 8008898:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800889c:	4b80      	ldr	r3, [pc, #512]	@ (8008aa0 <_dtoa_r+0xba0>)
 800889e:	f7ff bb43 	b.w	8007f28 <_dtoa_r+0x28>
 80088a2:	692a      	ldr	r2, [r5, #16]
 80088a4:	f105 010c 	add.w	r1, r5, #12
 80088a8:	3202      	adds	r2, #2
 80088aa:	0092      	lsls	r2, r2, #2
 80088ac:	300c      	adds	r0, #12
 80088ae:	f002 f8dd 	bl	800aa6c <memcpy>
 80088b2:	2201      	movs	r2, #1
 80088b4:	4631      	mov	r1, r6
 80088b6:	4648      	mov	r0, r9
 80088b8:	f000 fc44 	bl	8009144 <__lshift>
 80088bc:	462f      	mov	r7, r5
 80088be:	4605      	mov	r5, r0
 80088c0:	f10a 0301 	add.w	r3, sl, #1
 80088c4:	9304      	str	r3, [sp, #16]
 80088c6:	eb0a 030b 	add.w	r3, sl, fp
 80088ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80088cc:	9b06      	ldr	r3, [sp, #24]
 80088ce:	f003 0301 	and.w	r3, r3, #1
 80088d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80088d4:	9b04      	ldr	r3, [sp, #16]
 80088d6:	4621      	mov	r1, r4
 80088d8:	9803      	ldr	r0, [sp, #12]
 80088da:	f103 3bff 	add.w	fp, r3, #4294967295
 80088de:	f7ff fa86 	bl	8007dee <quorem>
 80088e2:	4603      	mov	r3, r0
 80088e4:	4639      	mov	r1, r7
 80088e6:	3330      	adds	r3, #48	@ 0x30
 80088e8:	9006      	str	r0, [sp, #24]
 80088ea:	9803      	ldr	r0, [sp, #12]
 80088ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 80088ee:	f000 fc95 	bl	800921c <__mcmp>
 80088f2:	462a      	mov	r2, r5
 80088f4:	9008      	str	r0, [sp, #32]
 80088f6:	4621      	mov	r1, r4
 80088f8:	4648      	mov	r0, r9
 80088fa:	f000 fcab 	bl	8009254 <__mdiff>
 80088fe:	68c2      	ldr	r2, [r0, #12]
 8008900:	4606      	mov	r6, r0
 8008902:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008904:	bb02      	cbnz	r2, 8008948 <_dtoa_r+0xa48>
 8008906:	4601      	mov	r1, r0
 8008908:	9803      	ldr	r0, [sp, #12]
 800890a:	f000 fc87 	bl	800921c <__mcmp>
 800890e:	4602      	mov	r2, r0
 8008910:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008912:	4631      	mov	r1, r6
 8008914:	4648      	mov	r0, r9
 8008916:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800891a:	f000 fa03 	bl	8008d24 <_Bfree>
 800891e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008920:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008922:	9e04      	ldr	r6, [sp, #16]
 8008924:	ea42 0103 	orr.w	r1, r2, r3
 8008928:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800892a:	4319      	orrs	r1, r3
 800892c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800892e:	d10d      	bne.n	800894c <_dtoa_r+0xa4c>
 8008930:	2b39      	cmp	r3, #57	@ 0x39
 8008932:	d027      	beq.n	8008984 <_dtoa_r+0xa84>
 8008934:	9a08      	ldr	r2, [sp, #32]
 8008936:	2a00      	cmp	r2, #0
 8008938:	dd01      	ble.n	800893e <_dtoa_r+0xa3e>
 800893a:	9b06      	ldr	r3, [sp, #24]
 800893c:	3331      	adds	r3, #49	@ 0x31
 800893e:	f88b 3000 	strb.w	r3, [fp]
 8008942:	e52e      	b.n	80083a2 <_dtoa_r+0x4a2>
 8008944:	4628      	mov	r0, r5
 8008946:	e7b9      	b.n	80088bc <_dtoa_r+0x9bc>
 8008948:	2201      	movs	r2, #1
 800894a:	e7e2      	b.n	8008912 <_dtoa_r+0xa12>
 800894c:	9908      	ldr	r1, [sp, #32]
 800894e:	2900      	cmp	r1, #0
 8008950:	db04      	blt.n	800895c <_dtoa_r+0xa5c>
 8008952:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8008954:	4301      	orrs	r1, r0
 8008956:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008958:	4301      	orrs	r1, r0
 800895a:	d120      	bne.n	800899e <_dtoa_r+0xa9e>
 800895c:	2a00      	cmp	r2, #0
 800895e:	ddee      	ble.n	800893e <_dtoa_r+0xa3e>
 8008960:	2201      	movs	r2, #1
 8008962:	9903      	ldr	r1, [sp, #12]
 8008964:	4648      	mov	r0, r9
 8008966:	9304      	str	r3, [sp, #16]
 8008968:	f000 fbec 	bl	8009144 <__lshift>
 800896c:	4621      	mov	r1, r4
 800896e:	9003      	str	r0, [sp, #12]
 8008970:	f000 fc54 	bl	800921c <__mcmp>
 8008974:	2800      	cmp	r0, #0
 8008976:	9b04      	ldr	r3, [sp, #16]
 8008978:	dc02      	bgt.n	8008980 <_dtoa_r+0xa80>
 800897a:	d1e0      	bne.n	800893e <_dtoa_r+0xa3e>
 800897c:	07da      	lsls	r2, r3, #31
 800897e:	d5de      	bpl.n	800893e <_dtoa_r+0xa3e>
 8008980:	2b39      	cmp	r3, #57	@ 0x39
 8008982:	d1da      	bne.n	800893a <_dtoa_r+0xa3a>
 8008984:	2339      	movs	r3, #57	@ 0x39
 8008986:	f88b 3000 	strb.w	r3, [fp]
 800898a:	4633      	mov	r3, r6
 800898c:	461e      	mov	r6, r3
 800898e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008992:	3b01      	subs	r3, #1
 8008994:	2a39      	cmp	r2, #57	@ 0x39
 8008996:	d04e      	beq.n	8008a36 <_dtoa_r+0xb36>
 8008998:	3201      	adds	r2, #1
 800899a:	701a      	strb	r2, [r3, #0]
 800899c:	e501      	b.n	80083a2 <_dtoa_r+0x4a2>
 800899e:	2a00      	cmp	r2, #0
 80089a0:	dd03      	ble.n	80089aa <_dtoa_r+0xaaa>
 80089a2:	2b39      	cmp	r3, #57	@ 0x39
 80089a4:	d0ee      	beq.n	8008984 <_dtoa_r+0xa84>
 80089a6:	3301      	adds	r3, #1
 80089a8:	e7c9      	b.n	800893e <_dtoa_r+0xa3e>
 80089aa:	9a04      	ldr	r2, [sp, #16]
 80089ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80089ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 80089b2:	428a      	cmp	r2, r1
 80089b4:	d028      	beq.n	8008a08 <_dtoa_r+0xb08>
 80089b6:	2300      	movs	r3, #0
 80089b8:	220a      	movs	r2, #10
 80089ba:	9903      	ldr	r1, [sp, #12]
 80089bc:	4648      	mov	r0, r9
 80089be:	f000 f9d3 	bl	8008d68 <__multadd>
 80089c2:	42af      	cmp	r7, r5
 80089c4:	9003      	str	r0, [sp, #12]
 80089c6:	f04f 0300 	mov.w	r3, #0
 80089ca:	f04f 020a 	mov.w	r2, #10
 80089ce:	4639      	mov	r1, r7
 80089d0:	4648      	mov	r0, r9
 80089d2:	d107      	bne.n	80089e4 <_dtoa_r+0xae4>
 80089d4:	f000 f9c8 	bl	8008d68 <__multadd>
 80089d8:	4607      	mov	r7, r0
 80089da:	4605      	mov	r5, r0
 80089dc:	9b04      	ldr	r3, [sp, #16]
 80089de:	3301      	adds	r3, #1
 80089e0:	9304      	str	r3, [sp, #16]
 80089e2:	e777      	b.n	80088d4 <_dtoa_r+0x9d4>
 80089e4:	f000 f9c0 	bl	8008d68 <__multadd>
 80089e8:	4629      	mov	r1, r5
 80089ea:	4607      	mov	r7, r0
 80089ec:	2300      	movs	r3, #0
 80089ee:	220a      	movs	r2, #10
 80089f0:	4648      	mov	r0, r9
 80089f2:	f000 f9b9 	bl	8008d68 <__multadd>
 80089f6:	4605      	mov	r5, r0
 80089f8:	e7f0      	b.n	80089dc <_dtoa_r+0xadc>
 80089fa:	f1bb 0f00 	cmp.w	fp, #0
 80089fe:	bfcc      	ite	gt
 8008a00:	465e      	movgt	r6, fp
 8008a02:	2601      	movle	r6, #1
 8008a04:	2700      	movs	r7, #0
 8008a06:	4456      	add	r6, sl
 8008a08:	2201      	movs	r2, #1
 8008a0a:	9903      	ldr	r1, [sp, #12]
 8008a0c:	4648      	mov	r0, r9
 8008a0e:	9304      	str	r3, [sp, #16]
 8008a10:	f000 fb98 	bl	8009144 <__lshift>
 8008a14:	4621      	mov	r1, r4
 8008a16:	9003      	str	r0, [sp, #12]
 8008a18:	f000 fc00 	bl	800921c <__mcmp>
 8008a1c:	2800      	cmp	r0, #0
 8008a1e:	dcb4      	bgt.n	800898a <_dtoa_r+0xa8a>
 8008a20:	d102      	bne.n	8008a28 <_dtoa_r+0xb28>
 8008a22:	9b04      	ldr	r3, [sp, #16]
 8008a24:	07db      	lsls	r3, r3, #31
 8008a26:	d4b0      	bmi.n	800898a <_dtoa_r+0xa8a>
 8008a28:	4633      	mov	r3, r6
 8008a2a:	461e      	mov	r6, r3
 8008a2c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a30:	2a30      	cmp	r2, #48	@ 0x30
 8008a32:	d0fa      	beq.n	8008a2a <_dtoa_r+0xb2a>
 8008a34:	e4b5      	b.n	80083a2 <_dtoa_r+0x4a2>
 8008a36:	459a      	cmp	sl, r3
 8008a38:	d1a8      	bne.n	800898c <_dtoa_r+0xa8c>
 8008a3a:	2331      	movs	r3, #49	@ 0x31
 8008a3c:	f108 0801 	add.w	r8, r8, #1
 8008a40:	f88a 3000 	strb.w	r3, [sl]
 8008a44:	e4ad      	b.n	80083a2 <_dtoa_r+0x4a2>
 8008a46:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008a48:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008aa4 <_dtoa_r+0xba4>
 8008a4c:	b11b      	cbz	r3, 8008a56 <_dtoa_r+0xb56>
 8008a4e:	f10a 0308 	add.w	r3, sl, #8
 8008a52:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008a54:	6013      	str	r3, [r2, #0]
 8008a56:	4650      	mov	r0, sl
 8008a58:	b017      	add	sp, #92	@ 0x5c
 8008a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a5e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008a60:	2b01      	cmp	r3, #1
 8008a62:	f77f ae2e 	ble.w	80086c2 <_dtoa_r+0x7c2>
 8008a66:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a68:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a6a:	2001      	movs	r0, #1
 8008a6c:	e64d      	b.n	800870a <_dtoa_r+0x80a>
 8008a6e:	f1bb 0f00 	cmp.w	fp, #0
 8008a72:	f77f aed9 	ble.w	8008828 <_dtoa_r+0x928>
 8008a76:	4656      	mov	r6, sl
 8008a78:	4621      	mov	r1, r4
 8008a7a:	9803      	ldr	r0, [sp, #12]
 8008a7c:	f7ff f9b7 	bl	8007dee <quorem>
 8008a80:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008a84:	f806 3b01 	strb.w	r3, [r6], #1
 8008a88:	eba6 020a 	sub.w	r2, r6, sl
 8008a8c:	4593      	cmp	fp, r2
 8008a8e:	ddb4      	ble.n	80089fa <_dtoa_r+0xafa>
 8008a90:	2300      	movs	r3, #0
 8008a92:	220a      	movs	r2, #10
 8008a94:	4648      	mov	r0, r9
 8008a96:	9903      	ldr	r1, [sp, #12]
 8008a98:	f000 f966 	bl	8008d68 <__multadd>
 8008a9c:	9003      	str	r0, [sp, #12]
 8008a9e:	e7eb      	b.n	8008a78 <_dtoa_r+0xb78>
 8008aa0:	0800b59b 	.word	0x0800b59b
 8008aa4:	0800b51f 	.word	0x0800b51f

08008aa8 <_free_r>:
 8008aa8:	b538      	push	{r3, r4, r5, lr}
 8008aaa:	4605      	mov	r5, r0
 8008aac:	2900      	cmp	r1, #0
 8008aae:	d040      	beq.n	8008b32 <_free_r+0x8a>
 8008ab0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ab4:	1f0c      	subs	r4, r1, #4
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	bfb8      	it	lt
 8008aba:	18e4      	addlt	r4, r4, r3
 8008abc:	f000 f8e6 	bl	8008c8c <__malloc_lock>
 8008ac0:	4a1c      	ldr	r2, [pc, #112]	@ (8008b34 <_free_r+0x8c>)
 8008ac2:	6813      	ldr	r3, [r2, #0]
 8008ac4:	b933      	cbnz	r3, 8008ad4 <_free_r+0x2c>
 8008ac6:	6063      	str	r3, [r4, #4]
 8008ac8:	6014      	str	r4, [r2, #0]
 8008aca:	4628      	mov	r0, r5
 8008acc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ad0:	f000 b8e2 	b.w	8008c98 <__malloc_unlock>
 8008ad4:	42a3      	cmp	r3, r4
 8008ad6:	d908      	bls.n	8008aea <_free_r+0x42>
 8008ad8:	6820      	ldr	r0, [r4, #0]
 8008ada:	1821      	adds	r1, r4, r0
 8008adc:	428b      	cmp	r3, r1
 8008ade:	bf01      	itttt	eq
 8008ae0:	6819      	ldreq	r1, [r3, #0]
 8008ae2:	685b      	ldreq	r3, [r3, #4]
 8008ae4:	1809      	addeq	r1, r1, r0
 8008ae6:	6021      	streq	r1, [r4, #0]
 8008ae8:	e7ed      	b.n	8008ac6 <_free_r+0x1e>
 8008aea:	461a      	mov	r2, r3
 8008aec:	685b      	ldr	r3, [r3, #4]
 8008aee:	b10b      	cbz	r3, 8008af4 <_free_r+0x4c>
 8008af0:	42a3      	cmp	r3, r4
 8008af2:	d9fa      	bls.n	8008aea <_free_r+0x42>
 8008af4:	6811      	ldr	r1, [r2, #0]
 8008af6:	1850      	adds	r0, r2, r1
 8008af8:	42a0      	cmp	r0, r4
 8008afa:	d10b      	bne.n	8008b14 <_free_r+0x6c>
 8008afc:	6820      	ldr	r0, [r4, #0]
 8008afe:	4401      	add	r1, r0
 8008b00:	1850      	adds	r0, r2, r1
 8008b02:	4283      	cmp	r3, r0
 8008b04:	6011      	str	r1, [r2, #0]
 8008b06:	d1e0      	bne.n	8008aca <_free_r+0x22>
 8008b08:	6818      	ldr	r0, [r3, #0]
 8008b0a:	685b      	ldr	r3, [r3, #4]
 8008b0c:	4408      	add	r0, r1
 8008b0e:	6010      	str	r0, [r2, #0]
 8008b10:	6053      	str	r3, [r2, #4]
 8008b12:	e7da      	b.n	8008aca <_free_r+0x22>
 8008b14:	d902      	bls.n	8008b1c <_free_r+0x74>
 8008b16:	230c      	movs	r3, #12
 8008b18:	602b      	str	r3, [r5, #0]
 8008b1a:	e7d6      	b.n	8008aca <_free_r+0x22>
 8008b1c:	6820      	ldr	r0, [r4, #0]
 8008b1e:	1821      	adds	r1, r4, r0
 8008b20:	428b      	cmp	r3, r1
 8008b22:	bf01      	itttt	eq
 8008b24:	6819      	ldreq	r1, [r3, #0]
 8008b26:	685b      	ldreq	r3, [r3, #4]
 8008b28:	1809      	addeq	r1, r1, r0
 8008b2a:	6021      	streq	r1, [r4, #0]
 8008b2c:	6063      	str	r3, [r4, #4]
 8008b2e:	6054      	str	r4, [r2, #4]
 8008b30:	e7cb      	b.n	8008aca <_free_r+0x22>
 8008b32:	bd38      	pop	{r3, r4, r5, pc}
 8008b34:	20000500 	.word	0x20000500

08008b38 <malloc>:
 8008b38:	4b02      	ldr	r3, [pc, #8]	@ (8008b44 <malloc+0xc>)
 8008b3a:	4601      	mov	r1, r0
 8008b3c:	6818      	ldr	r0, [r3, #0]
 8008b3e:	f000 b825 	b.w	8008b8c <_malloc_r>
 8008b42:	bf00      	nop
 8008b44:	20000020 	.word	0x20000020

08008b48 <sbrk_aligned>:
 8008b48:	b570      	push	{r4, r5, r6, lr}
 8008b4a:	4e0f      	ldr	r6, [pc, #60]	@ (8008b88 <sbrk_aligned+0x40>)
 8008b4c:	460c      	mov	r4, r1
 8008b4e:	6831      	ldr	r1, [r6, #0]
 8008b50:	4605      	mov	r5, r0
 8008b52:	b911      	cbnz	r1, 8008b5a <sbrk_aligned+0x12>
 8008b54:	f001 ff7a 	bl	800aa4c <_sbrk_r>
 8008b58:	6030      	str	r0, [r6, #0]
 8008b5a:	4621      	mov	r1, r4
 8008b5c:	4628      	mov	r0, r5
 8008b5e:	f001 ff75 	bl	800aa4c <_sbrk_r>
 8008b62:	1c43      	adds	r3, r0, #1
 8008b64:	d103      	bne.n	8008b6e <sbrk_aligned+0x26>
 8008b66:	f04f 34ff 	mov.w	r4, #4294967295
 8008b6a:	4620      	mov	r0, r4
 8008b6c:	bd70      	pop	{r4, r5, r6, pc}
 8008b6e:	1cc4      	adds	r4, r0, #3
 8008b70:	f024 0403 	bic.w	r4, r4, #3
 8008b74:	42a0      	cmp	r0, r4
 8008b76:	d0f8      	beq.n	8008b6a <sbrk_aligned+0x22>
 8008b78:	1a21      	subs	r1, r4, r0
 8008b7a:	4628      	mov	r0, r5
 8008b7c:	f001 ff66 	bl	800aa4c <_sbrk_r>
 8008b80:	3001      	adds	r0, #1
 8008b82:	d1f2      	bne.n	8008b6a <sbrk_aligned+0x22>
 8008b84:	e7ef      	b.n	8008b66 <sbrk_aligned+0x1e>
 8008b86:	bf00      	nop
 8008b88:	200004fc 	.word	0x200004fc

08008b8c <_malloc_r>:
 8008b8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b90:	1ccd      	adds	r5, r1, #3
 8008b92:	f025 0503 	bic.w	r5, r5, #3
 8008b96:	3508      	adds	r5, #8
 8008b98:	2d0c      	cmp	r5, #12
 8008b9a:	bf38      	it	cc
 8008b9c:	250c      	movcc	r5, #12
 8008b9e:	2d00      	cmp	r5, #0
 8008ba0:	4606      	mov	r6, r0
 8008ba2:	db01      	blt.n	8008ba8 <_malloc_r+0x1c>
 8008ba4:	42a9      	cmp	r1, r5
 8008ba6:	d904      	bls.n	8008bb2 <_malloc_r+0x26>
 8008ba8:	230c      	movs	r3, #12
 8008baa:	6033      	str	r3, [r6, #0]
 8008bac:	2000      	movs	r0, #0
 8008bae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bb2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008c88 <_malloc_r+0xfc>
 8008bb6:	f000 f869 	bl	8008c8c <__malloc_lock>
 8008bba:	f8d8 3000 	ldr.w	r3, [r8]
 8008bbe:	461c      	mov	r4, r3
 8008bc0:	bb44      	cbnz	r4, 8008c14 <_malloc_r+0x88>
 8008bc2:	4629      	mov	r1, r5
 8008bc4:	4630      	mov	r0, r6
 8008bc6:	f7ff ffbf 	bl	8008b48 <sbrk_aligned>
 8008bca:	1c43      	adds	r3, r0, #1
 8008bcc:	4604      	mov	r4, r0
 8008bce:	d158      	bne.n	8008c82 <_malloc_r+0xf6>
 8008bd0:	f8d8 4000 	ldr.w	r4, [r8]
 8008bd4:	4627      	mov	r7, r4
 8008bd6:	2f00      	cmp	r7, #0
 8008bd8:	d143      	bne.n	8008c62 <_malloc_r+0xd6>
 8008bda:	2c00      	cmp	r4, #0
 8008bdc:	d04b      	beq.n	8008c76 <_malloc_r+0xea>
 8008bde:	6823      	ldr	r3, [r4, #0]
 8008be0:	4639      	mov	r1, r7
 8008be2:	4630      	mov	r0, r6
 8008be4:	eb04 0903 	add.w	r9, r4, r3
 8008be8:	f001 ff30 	bl	800aa4c <_sbrk_r>
 8008bec:	4581      	cmp	r9, r0
 8008bee:	d142      	bne.n	8008c76 <_malloc_r+0xea>
 8008bf0:	6821      	ldr	r1, [r4, #0]
 8008bf2:	4630      	mov	r0, r6
 8008bf4:	1a6d      	subs	r5, r5, r1
 8008bf6:	4629      	mov	r1, r5
 8008bf8:	f7ff ffa6 	bl	8008b48 <sbrk_aligned>
 8008bfc:	3001      	adds	r0, #1
 8008bfe:	d03a      	beq.n	8008c76 <_malloc_r+0xea>
 8008c00:	6823      	ldr	r3, [r4, #0]
 8008c02:	442b      	add	r3, r5
 8008c04:	6023      	str	r3, [r4, #0]
 8008c06:	f8d8 3000 	ldr.w	r3, [r8]
 8008c0a:	685a      	ldr	r2, [r3, #4]
 8008c0c:	bb62      	cbnz	r2, 8008c68 <_malloc_r+0xdc>
 8008c0e:	f8c8 7000 	str.w	r7, [r8]
 8008c12:	e00f      	b.n	8008c34 <_malloc_r+0xa8>
 8008c14:	6822      	ldr	r2, [r4, #0]
 8008c16:	1b52      	subs	r2, r2, r5
 8008c18:	d420      	bmi.n	8008c5c <_malloc_r+0xd0>
 8008c1a:	2a0b      	cmp	r2, #11
 8008c1c:	d917      	bls.n	8008c4e <_malloc_r+0xc2>
 8008c1e:	1961      	adds	r1, r4, r5
 8008c20:	42a3      	cmp	r3, r4
 8008c22:	6025      	str	r5, [r4, #0]
 8008c24:	bf18      	it	ne
 8008c26:	6059      	strne	r1, [r3, #4]
 8008c28:	6863      	ldr	r3, [r4, #4]
 8008c2a:	bf08      	it	eq
 8008c2c:	f8c8 1000 	streq.w	r1, [r8]
 8008c30:	5162      	str	r2, [r4, r5]
 8008c32:	604b      	str	r3, [r1, #4]
 8008c34:	4630      	mov	r0, r6
 8008c36:	f000 f82f 	bl	8008c98 <__malloc_unlock>
 8008c3a:	f104 000b 	add.w	r0, r4, #11
 8008c3e:	1d23      	adds	r3, r4, #4
 8008c40:	f020 0007 	bic.w	r0, r0, #7
 8008c44:	1ac2      	subs	r2, r0, r3
 8008c46:	bf1c      	itt	ne
 8008c48:	1a1b      	subne	r3, r3, r0
 8008c4a:	50a3      	strne	r3, [r4, r2]
 8008c4c:	e7af      	b.n	8008bae <_malloc_r+0x22>
 8008c4e:	6862      	ldr	r2, [r4, #4]
 8008c50:	42a3      	cmp	r3, r4
 8008c52:	bf0c      	ite	eq
 8008c54:	f8c8 2000 	streq.w	r2, [r8]
 8008c58:	605a      	strne	r2, [r3, #4]
 8008c5a:	e7eb      	b.n	8008c34 <_malloc_r+0xa8>
 8008c5c:	4623      	mov	r3, r4
 8008c5e:	6864      	ldr	r4, [r4, #4]
 8008c60:	e7ae      	b.n	8008bc0 <_malloc_r+0x34>
 8008c62:	463c      	mov	r4, r7
 8008c64:	687f      	ldr	r7, [r7, #4]
 8008c66:	e7b6      	b.n	8008bd6 <_malloc_r+0x4a>
 8008c68:	461a      	mov	r2, r3
 8008c6a:	685b      	ldr	r3, [r3, #4]
 8008c6c:	42a3      	cmp	r3, r4
 8008c6e:	d1fb      	bne.n	8008c68 <_malloc_r+0xdc>
 8008c70:	2300      	movs	r3, #0
 8008c72:	6053      	str	r3, [r2, #4]
 8008c74:	e7de      	b.n	8008c34 <_malloc_r+0xa8>
 8008c76:	230c      	movs	r3, #12
 8008c78:	4630      	mov	r0, r6
 8008c7a:	6033      	str	r3, [r6, #0]
 8008c7c:	f000 f80c 	bl	8008c98 <__malloc_unlock>
 8008c80:	e794      	b.n	8008bac <_malloc_r+0x20>
 8008c82:	6005      	str	r5, [r0, #0]
 8008c84:	e7d6      	b.n	8008c34 <_malloc_r+0xa8>
 8008c86:	bf00      	nop
 8008c88:	20000500 	.word	0x20000500

08008c8c <__malloc_lock>:
 8008c8c:	4801      	ldr	r0, [pc, #4]	@ (8008c94 <__malloc_lock+0x8>)
 8008c8e:	f7ff b892 	b.w	8007db6 <__retarget_lock_acquire_recursive>
 8008c92:	bf00      	nop
 8008c94:	200004f8 	.word	0x200004f8

08008c98 <__malloc_unlock>:
 8008c98:	4801      	ldr	r0, [pc, #4]	@ (8008ca0 <__malloc_unlock+0x8>)
 8008c9a:	f7ff b88d 	b.w	8007db8 <__retarget_lock_release_recursive>
 8008c9e:	bf00      	nop
 8008ca0:	200004f8 	.word	0x200004f8

08008ca4 <_Balloc>:
 8008ca4:	b570      	push	{r4, r5, r6, lr}
 8008ca6:	69c6      	ldr	r6, [r0, #28]
 8008ca8:	4604      	mov	r4, r0
 8008caa:	460d      	mov	r5, r1
 8008cac:	b976      	cbnz	r6, 8008ccc <_Balloc+0x28>
 8008cae:	2010      	movs	r0, #16
 8008cb0:	f7ff ff42 	bl	8008b38 <malloc>
 8008cb4:	4602      	mov	r2, r0
 8008cb6:	61e0      	str	r0, [r4, #28]
 8008cb8:	b920      	cbnz	r0, 8008cc4 <_Balloc+0x20>
 8008cba:	216b      	movs	r1, #107	@ 0x6b
 8008cbc:	4b17      	ldr	r3, [pc, #92]	@ (8008d1c <_Balloc+0x78>)
 8008cbe:	4818      	ldr	r0, [pc, #96]	@ (8008d20 <_Balloc+0x7c>)
 8008cc0:	f7fd fe7c 	bl	80069bc <__assert_func>
 8008cc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008cc8:	6006      	str	r6, [r0, #0]
 8008cca:	60c6      	str	r6, [r0, #12]
 8008ccc:	69e6      	ldr	r6, [r4, #28]
 8008cce:	68f3      	ldr	r3, [r6, #12]
 8008cd0:	b183      	cbz	r3, 8008cf4 <_Balloc+0x50>
 8008cd2:	69e3      	ldr	r3, [r4, #28]
 8008cd4:	68db      	ldr	r3, [r3, #12]
 8008cd6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008cda:	b9b8      	cbnz	r0, 8008d0c <_Balloc+0x68>
 8008cdc:	2101      	movs	r1, #1
 8008cde:	fa01 f605 	lsl.w	r6, r1, r5
 8008ce2:	1d72      	adds	r2, r6, #5
 8008ce4:	4620      	mov	r0, r4
 8008ce6:	0092      	lsls	r2, r2, #2
 8008ce8:	f001 fed4 	bl	800aa94 <_calloc_r>
 8008cec:	b160      	cbz	r0, 8008d08 <_Balloc+0x64>
 8008cee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008cf2:	e00e      	b.n	8008d12 <_Balloc+0x6e>
 8008cf4:	2221      	movs	r2, #33	@ 0x21
 8008cf6:	2104      	movs	r1, #4
 8008cf8:	4620      	mov	r0, r4
 8008cfa:	f001 fecb 	bl	800aa94 <_calloc_r>
 8008cfe:	69e3      	ldr	r3, [r4, #28]
 8008d00:	60f0      	str	r0, [r6, #12]
 8008d02:	68db      	ldr	r3, [r3, #12]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d1e4      	bne.n	8008cd2 <_Balloc+0x2e>
 8008d08:	2000      	movs	r0, #0
 8008d0a:	bd70      	pop	{r4, r5, r6, pc}
 8008d0c:	6802      	ldr	r2, [r0, #0]
 8008d0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008d12:	2300      	movs	r3, #0
 8008d14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008d18:	e7f7      	b.n	8008d0a <_Balloc+0x66>
 8008d1a:	bf00      	nop
 8008d1c:	0800b52c 	.word	0x0800b52c
 8008d20:	0800b5ac 	.word	0x0800b5ac

08008d24 <_Bfree>:
 8008d24:	b570      	push	{r4, r5, r6, lr}
 8008d26:	69c6      	ldr	r6, [r0, #28]
 8008d28:	4605      	mov	r5, r0
 8008d2a:	460c      	mov	r4, r1
 8008d2c:	b976      	cbnz	r6, 8008d4c <_Bfree+0x28>
 8008d2e:	2010      	movs	r0, #16
 8008d30:	f7ff ff02 	bl	8008b38 <malloc>
 8008d34:	4602      	mov	r2, r0
 8008d36:	61e8      	str	r0, [r5, #28]
 8008d38:	b920      	cbnz	r0, 8008d44 <_Bfree+0x20>
 8008d3a:	218f      	movs	r1, #143	@ 0x8f
 8008d3c:	4b08      	ldr	r3, [pc, #32]	@ (8008d60 <_Bfree+0x3c>)
 8008d3e:	4809      	ldr	r0, [pc, #36]	@ (8008d64 <_Bfree+0x40>)
 8008d40:	f7fd fe3c 	bl	80069bc <__assert_func>
 8008d44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d48:	6006      	str	r6, [r0, #0]
 8008d4a:	60c6      	str	r6, [r0, #12]
 8008d4c:	b13c      	cbz	r4, 8008d5e <_Bfree+0x3a>
 8008d4e:	69eb      	ldr	r3, [r5, #28]
 8008d50:	6862      	ldr	r2, [r4, #4]
 8008d52:	68db      	ldr	r3, [r3, #12]
 8008d54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008d58:	6021      	str	r1, [r4, #0]
 8008d5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008d5e:	bd70      	pop	{r4, r5, r6, pc}
 8008d60:	0800b52c 	.word	0x0800b52c
 8008d64:	0800b5ac 	.word	0x0800b5ac

08008d68 <__multadd>:
 8008d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d6c:	4607      	mov	r7, r0
 8008d6e:	460c      	mov	r4, r1
 8008d70:	461e      	mov	r6, r3
 8008d72:	2000      	movs	r0, #0
 8008d74:	690d      	ldr	r5, [r1, #16]
 8008d76:	f101 0c14 	add.w	ip, r1, #20
 8008d7a:	f8dc 3000 	ldr.w	r3, [ip]
 8008d7e:	3001      	adds	r0, #1
 8008d80:	b299      	uxth	r1, r3
 8008d82:	fb02 6101 	mla	r1, r2, r1, r6
 8008d86:	0c1e      	lsrs	r6, r3, #16
 8008d88:	0c0b      	lsrs	r3, r1, #16
 8008d8a:	fb02 3306 	mla	r3, r2, r6, r3
 8008d8e:	b289      	uxth	r1, r1
 8008d90:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008d94:	4285      	cmp	r5, r0
 8008d96:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008d9a:	f84c 1b04 	str.w	r1, [ip], #4
 8008d9e:	dcec      	bgt.n	8008d7a <__multadd+0x12>
 8008da0:	b30e      	cbz	r6, 8008de6 <__multadd+0x7e>
 8008da2:	68a3      	ldr	r3, [r4, #8]
 8008da4:	42ab      	cmp	r3, r5
 8008da6:	dc19      	bgt.n	8008ddc <__multadd+0x74>
 8008da8:	6861      	ldr	r1, [r4, #4]
 8008daa:	4638      	mov	r0, r7
 8008dac:	3101      	adds	r1, #1
 8008dae:	f7ff ff79 	bl	8008ca4 <_Balloc>
 8008db2:	4680      	mov	r8, r0
 8008db4:	b928      	cbnz	r0, 8008dc2 <__multadd+0x5a>
 8008db6:	4602      	mov	r2, r0
 8008db8:	21ba      	movs	r1, #186	@ 0xba
 8008dba:	4b0c      	ldr	r3, [pc, #48]	@ (8008dec <__multadd+0x84>)
 8008dbc:	480c      	ldr	r0, [pc, #48]	@ (8008df0 <__multadd+0x88>)
 8008dbe:	f7fd fdfd 	bl	80069bc <__assert_func>
 8008dc2:	6922      	ldr	r2, [r4, #16]
 8008dc4:	f104 010c 	add.w	r1, r4, #12
 8008dc8:	3202      	adds	r2, #2
 8008dca:	0092      	lsls	r2, r2, #2
 8008dcc:	300c      	adds	r0, #12
 8008dce:	f001 fe4d 	bl	800aa6c <memcpy>
 8008dd2:	4621      	mov	r1, r4
 8008dd4:	4638      	mov	r0, r7
 8008dd6:	f7ff ffa5 	bl	8008d24 <_Bfree>
 8008dda:	4644      	mov	r4, r8
 8008ddc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008de0:	3501      	adds	r5, #1
 8008de2:	615e      	str	r6, [r3, #20]
 8008de4:	6125      	str	r5, [r4, #16]
 8008de6:	4620      	mov	r0, r4
 8008de8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008dec:	0800b59b 	.word	0x0800b59b
 8008df0:	0800b5ac 	.word	0x0800b5ac

08008df4 <__s2b>:
 8008df4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008df8:	4615      	mov	r5, r2
 8008dfa:	2209      	movs	r2, #9
 8008dfc:	461f      	mov	r7, r3
 8008dfe:	3308      	adds	r3, #8
 8008e00:	460c      	mov	r4, r1
 8008e02:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e06:	4606      	mov	r6, r0
 8008e08:	2201      	movs	r2, #1
 8008e0a:	2100      	movs	r1, #0
 8008e0c:	429a      	cmp	r2, r3
 8008e0e:	db09      	blt.n	8008e24 <__s2b+0x30>
 8008e10:	4630      	mov	r0, r6
 8008e12:	f7ff ff47 	bl	8008ca4 <_Balloc>
 8008e16:	b940      	cbnz	r0, 8008e2a <__s2b+0x36>
 8008e18:	4602      	mov	r2, r0
 8008e1a:	21d3      	movs	r1, #211	@ 0xd3
 8008e1c:	4b18      	ldr	r3, [pc, #96]	@ (8008e80 <__s2b+0x8c>)
 8008e1e:	4819      	ldr	r0, [pc, #100]	@ (8008e84 <__s2b+0x90>)
 8008e20:	f7fd fdcc 	bl	80069bc <__assert_func>
 8008e24:	0052      	lsls	r2, r2, #1
 8008e26:	3101      	adds	r1, #1
 8008e28:	e7f0      	b.n	8008e0c <__s2b+0x18>
 8008e2a:	9b08      	ldr	r3, [sp, #32]
 8008e2c:	2d09      	cmp	r5, #9
 8008e2e:	6143      	str	r3, [r0, #20]
 8008e30:	f04f 0301 	mov.w	r3, #1
 8008e34:	6103      	str	r3, [r0, #16]
 8008e36:	dd16      	ble.n	8008e66 <__s2b+0x72>
 8008e38:	f104 0909 	add.w	r9, r4, #9
 8008e3c:	46c8      	mov	r8, r9
 8008e3e:	442c      	add	r4, r5
 8008e40:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008e44:	4601      	mov	r1, r0
 8008e46:	220a      	movs	r2, #10
 8008e48:	4630      	mov	r0, r6
 8008e4a:	3b30      	subs	r3, #48	@ 0x30
 8008e4c:	f7ff ff8c 	bl	8008d68 <__multadd>
 8008e50:	45a0      	cmp	r8, r4
 8008e52:	d1f5      	bne.n	8008e40 <__s2b+0x4c>
 8008e54:	f1a5 0408 	sub.w	r4, r5, #8
 8008e58:	444c      	add	r4, r9
 8008e5a:	1b2d      	subs	r5, r5, r4
 8008e5c:	1963      	adds	r3, r4, r5
 8008e5e:	42bb      	cmp	r3, r7
 8008e60:	db04      	blt.n	8008e6c <__s2b+0x78>
 8008e62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e66:	2509      	movs	r5, #9
 8008e68:	340a      	adds	r4, #10
 8008e6a:	e7f6      	b.n	8008e5a <__s2b+0x66>
 8008e6c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008e70:	4601      	mov	r1, r0
 8008e72:	220a      	movs	r2, #10
 8008e74:	4630      	mov	r0, r6
 8008e76:	3b30      	subs	r3, #48	@ 0x30
 8008e78:	f7ff ff76 	bl	8008d68 <__multadd>
 8008e7c:	e7ee      	b.n	8008e5c <__s2b+0x68>
 8008e7e:	bf00      	nop
 8008e80:	0800b59b 	.word	0x0800b59b
 8008e84:	0800b5ac 	.word	0x0800b5ac

08008e88 <__hi0bits>:
 8008e88:	4603      	mov	r3, r0
 8008e8a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008e8e:	bf3a      	itte	cc
 8008e90:	0403      	lslcc	r3, r0, #16
 8008e92:	2010      	movcc	r0, #16
 8008e94:	2000      	movcs	r0, #0
 8008e96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008e9a:	bf3c      	itt	cc
 8008e9c:	021b      	lslcc	r3, r3, #8
 8008e9e:	3008      	addcc	r0, #8
 8008ea0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008ea4:	bf3c      	itt	cc
 8008ea6:	011b      	lslcc	r3, r3, #4
 8008ea8:	3004      	addcc	r0, #4
 8008eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008eae:	bf3c      	itt	cc
 8008eb0:	009b      	lslcc	r3, r3, #2
 8008eb2:	3002      	addcc	r0, #2
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	db05      	blt.n	8008ec4 <__hi0bits+0x3c>
 8008eb8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008ebc:	f100 0001 	add.w	r0, r0, #1
 8008ec0:	bf08      	it	eq
 8008ec2:	2020      	moveq	r0, #32
 8008ec4:	4770      	bx	lr

08008ec6 <__lo0bits>:
 8008ec6:	6803      	ldr	r3, [r0, #0]
 8008ec8:	4602      	mov	r2, r0
 8008eca:	f013 0007 	ands.w	r0, r3, #7
 8008ece:	d00b      	beq.n	8008ee8 <__lo0bits+0x22>
 8008ed0:	07d9      	lsls	r1, r3, #31
 8008ed2:	d421      	bmi.n	8008f18 <__lo0bits+0x52>
 8008ed4:	0798      	lsls	r0, r3, #30
 8008ed6:	bf49      	itett	mi
 8008ed8:	085b      	lsrmi	r3, r3, #1
 8008eda:	089b      	lsrpl	r3, r3, #2
 8008edc:	2001      	movmi	r0, #1
 8008ede:	6013      	strmi	r3, [r2, #0]
 8008ee0:	bf5c      	itt	pl
 8008ee2:	2002      	movpl	r0, #2
 8008ee4:	6013      	strpl	r3, [r2, #0]
 8008ee6:	4770      	bx	lr
 8008ee8:	b299      	uxth	r1, r3
 8008eea:	b909      	cbnz	r1, 8008ef0 <__lo0bits+0x2a>
 8008eec:	2010      	movs	r0, #16
 8008eee:	0c1b      	lsrs	r3, r3, #16
 8008ef0:	b2d9      	uxtb	r1, r3
 8008ef2:	b909      	cbnz	r1, 8008ef8 <__lo0bits+0x32>
 8008ef4:	3008      	adds	r0, #8
 8008ef6:	0a1b      	lsrs	r3, r3, #8
 8008ef8:	0719      	lsls	r1, r3, #28
 8008efa:	bf04      	itt	eq
 8008efc:	091b      	lsreq	r3, r3, #4
 8008efe:	3004      	addeq	r0, #4
 8008f00:	0799      	lsls	r1, r3, #30
 8008f02:	bf04      	itt	eq
 8008f04:	089b      	lsreq	r3, r3, #2
 8008f06:	3002      	addeq	r0, #2
 8008f08:	07d9      	lsls	r1, r3, #31
 8008f0a:	d403      	bmi.n	8008f14 <__lo0bits+0x4e>
 8008f0c:	085b      	lsrs	r3, r3, #1
 8008f0e:	f100 0001 	add.w	r0, r0, #1
 8008f12:	d003      	beq.n	8008f1c <__lo0bits+0x56>
 8008f14:	6013      	str	r3, [r2, #0]
 8008f16:	4770      	bx	lr
 8008f18:	2000      	movs	r0, #0
 8008f1a:	4770      	bx	lr
 8008f1c:	2020      	movs	r0, #32
 8008f1e:	4770      	bx	lr

08008f20 <__i2b>:
 8008f20:	b510      	push	{r4, lr}
 8008f22:	460c      	mov	r4, r1
 8008f24:	2101      	movs	r1, #1
 8008f26:	f7ff febd 	bl	8008ca4 <_Balloc>
 8008f2a:	4602      	mov	r2, r0
 8008f2c:	b928      	cbnz	r0, 8008f3a <__i2b+0x1a>
 8008f2e:	f240 1145 	movw	r1, #325	@ 0x145
 8008f32:	4b04      	ldr	r3, [pc, #16]	@ (8008f44 <__i2b+0x24>)
 8008f34:	4804      	ldr	r0, [pc, #16]	@ (8008f48 <__i2b+0x28>)
 8008f36:	f7fd fd41 	bl	80069bc <__assert_func>
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	6144      	str	r4, [r0, #20]
 8008f3e:	6103      	str	r3, [r0, #16]
 8008f40:	bd10      	pop	{r4, pc}
 8008f42:	bf00      	nop
 8008f44:	0800b59b 	.word	0x0800b59b
 8008f48:	0800b5ac 	.word	0x0800b5ac

08008f4c <__multiply>:
 8008f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f50:	4617      	mov	r7, r2
 8008f52:	690a      	ldr	r2, [r1, #16]
 8008f54:	693b      	ldr	r3, [r7, #16]
 8008f56:	4689      	mov	r9, r1
 8008f58:	429a      	cmp	r2, r3
 8008f5a:	bfa2      	ittt	ge
 8008f5c:	463b      	movge	r3, r7
 8008f5e:	460f      	movge	r7, r1
 8008f60:	4699      	movge	r9, r3
 8008f62:	693d      	ldr	r5, [r7, #16]
 8008f64:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	6879      	ldr	r1, [r7, #4]
 8008f6c:	eb05 060a 	add.w	r6, r5, sl
 8008f70:	42b3      	cmp	r3, r6
 8008f72:	b085      	sub	sp, #20
 8008f74:	bfb8      	it	lt
 8008f76:	3101      	addlt	r1, #1
 8008f78:	f7ff fe94 	bl	8008ca4 <_Balloc>
 8008f7c:	b930      	cbnz	r0, 8008f8c <__multiply+0x40>
 8008f7e:	4602      	mov	r2, r0
 8008f80:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008f84:	4b40      	ldr	r3, [pc, #256]	@ (8009088 <__multiply+0x13c>)
 8008f86:	4841      	ldr	r0, [pc, #260]	@ (800908c <__multiply+0x140>)
 8008f88:	f7fd fd18 	bl	80069bc <__assert_func>
 8008f8c:	f100 0414 	add.w	r4, r0, #20
 8008f90:	4623      	mov	r3, r4
 8008f92:	2200      	movs	r2, #0
 8008f94:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008f98:	4573      	cmp	r3, lr
 8008f9a:	d320      	bcc.n	8008fde <__multiply+0x92>
 8008f9c:	f107 0814 	add.w	r8, r7, #20
 8008fa0:	f109 0114 	add.w	r1, r9, #20
 8008fa4:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008fa8:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008fac:	9302      	str	r3, [sp, #8]
 8008fae:	1beb      	subs	r3, r5, r7
 8008fb0:	3b15      	subs	r3, #21
 8008fb2:	f023 0303 	bic.w	r3, r3, #3
 8008fb6:	3304      	adds	r3, #4
 8008fb8:	3715      	adds	r7, #21
 8008fba:	42bd      	cmp	r5, r7
 8008fbc:	bf38      	it	cc
 8008fbe:	2304      	movcc	r3, #4
 8008fc0:	9301      	str	r3, [sp, #4]
 8008fc2:	9b02      	ldr	r3, [sp, #8]
 8008fc4:	9103      	str	r1, [sp, #12]
 8008fc6:	428b      	cmp	r3, r1
 8008fc8:	d80c      	bhi.n	8008fe4 <__multiply+0x98>
 8008fca:	2e00      	cmp	r6, #0
 8008fcc:	dd03      	ble.n	8008fd6 <__multiply+0x8a>
 8008fce:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d055      	beq.n	8009082 <__multiply+0x136>
 8008fd6:	6106      	str	r6, [r0, #16]
 8008fd8:	b005      	add	sp, #20
 8008fda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fde:	f843 2b04 	str.w	r2, [r3], #4
 8008fe2:	e7d9      	b.n	8008f98 <__multiply+0x4c>
 8008fe4:	f8b1 a000 	ldrh.w	sl, [r1]
 8008fe8:	f1ba 0f00 	cmp.w	sl, #0
 8008fec:	d01f      	beq.n	800902e <__multiply+0xe2>
 8008fee:	46c4      	mov	ip, r8
 8008ff0:	46a1      	mov	r9, r4
 8008ff2:	2700      	movs	r7, #0
 8008ff4:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008ff8:	f8d9 3000 	ldr.w	r3, [r9]
 8008ffc:	fa1f fb82 	uxth.w	fp, r2
 8009000:	b29b      	uxth	r3, r3
 8009002:	fb0a 330b 	mla	r3, sl, fp, r3
 8009006:	443b      	add	r3, r7
 8009008:	f8d9 7000 	ldr.w	r7, [r9]
 800900c:	0c12      	lsrs	r2, r2, #16
 800900e:	0c3f      	lsrs	r7, r7, #16
 8009010:	fb0a 7202 	mla	r2, sl, r2, r7
 8009014:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009018:	b29b      	uxth	r3, r3
 800901a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800901e:	4565      	cmp	r5, ip
 8009020:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009024:	f849 3b04 	str.w	r3, [r9], #4
 8009028:	d8e4      	bhi.n	8008ff4 <__multiply+0xa8>
 800902a:	9b01      	ldr	r3, [sp, #4]
 800902c:	50e7      	str	r7, [r4, r3]
 800902e:	9b03      	ldr	r3, [sp, #12]
 8009030:	3104      	adds	r1, #4
 8009032:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009036:	f1b9 0f00 	cmp.w	r9, #0
 800903a:	d020      	beq.n	800907e <__multiply+0x132>
 800903c:	4647      	mov	r7, r8
 800903e:	46a4      	mov	ip, r4
 8009040:	f04f 0a00 	mov.w	sl, #0
 8009044:	6823      	ldr	r3, [r4, #0]
 8009046:	f8b7 b000 	ldrh.w	fp, [r7]
 800904a:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800904e:	b29b      	uxth	r3, r3
 8009050:	fb09 220b 	mla	r2, r9, fp, r2
 8009054:	4452      	add	r2, sl
 8009056:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800905a:	f84c 3b04 	str.w	r3, [ip], #4
 800905e:	f857 3b04 	ldr.w	r3, [r7], #4
 8009062:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009066:	f8bc 3000 	ldrh.w	r3, [ip]
 800906a:	42bd      	cmp	r5, r7
 800906c:	fb09 330a 	mla	r3, r9, sl, r3
 8009070:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009074:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009078:	d8e5      	bhi.n	8009046 <__multiply+0xfa>
 800907a:	9a01      	ldr	r2, [sp, #4]
 800907c:	50a3      	str	r3, [r4, r2]
 800907e:	3404      	adds	r4, #4
 8009080:	e79f      	b.n	8008fc2 <__multiply+0x76>
 8009082:	3e01      	subs	r6, #1
 8009084:	e7a1      	b.n	8008fca <__multiply+0x7e>
 8009086:	bf00      	nop
 8009088:	0800b59b 	.word	0x0800b59b
 800908c:	0800b5ac 	.word	0x0800b5ac

08009090 <__pow5mult>:
 8009090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009094:	4615      	mov	r5, r2
 8009096:	f012 0203 	ands.w	r2, r2, #3
 800909a:	4607      	mov	r7, r0
 800909c:	460e      	mov	r6, r1
 800909e:	d007      	beq.n	80090b0 <__pow5mult+0x20>
 80090a0:	4c25      	ldr	r4, [pc, #148]	@ (8009138 <__pow5mult+0xa8>)
 80090a2:	3a01      	subs	r2, #1
 80090a4:	2300      	movs	r3, #0
 80090a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80090aa:	f7ff fe5d 	bl	8008d68 <__multadd>
 80090ae:	4606      	mov	r6, r0
 80090b0:	10ad      	asrs	r5, r5, #2
 80090b2:	d03d      	beq.n	8009130 <__pow5mult+0xa0>
 80090b4:	69fc      	ldr	r4, [r7, #28]
 80090b6:	b97c      	cbnz	r4, 80090d8 <__pow5mult+0x48>
 80090b8:	2010      	movs	r0, #16
 80090ba:	f7ff fd3d 	bl	8008b38 <malloc>
 80090be:	4602      	mov	r2, r0
 80090c0:	61f8      	str	r0, [r7, #28]
 80090c2:	b928      	cbnz	r0, 80090d0 <__pow5mult+0x40>
 80090c4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80090c8:	4b1c      	ldr	r3, [pc, #112]	@ (800913c <__pow5mult+0xac>)
 80090ca:	481d      	ldr	r0, [pc, #116]	@ (8009140 <__pow5mult+0xb0>)
 80090cc:	f7fd fc76 	bl	80069bc <__assert_func>
 80090d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80090d4:	6004      	str	r4, [r0, #0]
 80090d6:	60c4      	str	r4, [r0, #12]
 80090d8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80090dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80090e0:	b94c      	cbnz	r4, 80090f6 <__pow5mult+0x66>
 80090e2:	f240 2171 	movw	r1, #625	@ 0x271
 80090e6:	4638      	mov	r0, r7
 80090e8:	f7ff ff1a 	bl	8008f20 <__i2b>
 80090ec:	2300      	movs	r3, #0
 80090ee:	4604      	mov	r4, r0
 80090f0:	f8c8 0008 	str.w	r0, [r8, #8]
 80090f4:	6003      	str	r3, [r0, #0]
 80090f6:	f04f 0900 	mov.w	r9, #0
 80090fa:	07eb      	lsls	r3, r5, #31
 80090fc:	d50a      	bpl.n	8009114 <__pow5mult+0x84>
 80090fe:	4631      	mov	r1, r6
 8009100:	4622      	mov	r2, r4
 8009102:	4638      	mov	r0, r7
 8009104:	f7ff ff22 	bl	8008f4c <__multiply>
 8009108:	4680      	mov	r8, r0
 800910a:	4631      	mov	r1, r6
 800910c:	4638      	mov	r0, r7
 800910e:	f7ff fe09 	bl	8008d24 <_Bfree>
 8009112:	4646      	mov	r6, r8
 8009114:	106d      	asrs	r5, r5, #1
 8009116:	d00b      	beq.n	8009130 <__pow5mult+0xa0>
 8009118:	6820      	ldr	r0, [r4, #0]
 800911a:	b938      	cbnz	r0, 800912c <__pow5mult+0x9c>
 800911c:	4622      	mov	r2, r4
 800911e:	4621      	mov	r1, r4
 8009120:	4638      	mov	r0, r7
 8009122:	f7ff ff13 	bl	8008f4c <__multiply>
 8009126:	6020      	str	r0, [r4, #0]
 8009128:	f8c0 9000 	str.w	r9, [r0]
 800912c:	4604      	mov	r4, r0
 800912e:	e7e4      	b.n	80090fa <__pow5mult+0x6a>
 8009130:	4630      	mov	r0, r6
 8009132:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009136:	bf00      	nop
 8009138:	0800b784 	.word	0x0800b784
 800913c:	0800b52c 	.word	0x0800b52c
 8009140:	0800b5ac 	.word	0x0800b5ac

08009144 <__lshift>:
 8009144:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009148:	460c      	mov	r4, r1
 800914a:	4607      	mov	r7, r0
 800914c:	4691      	mov	r9, r2
 800914e:	6923      	ldr	r3, [r4, #16]
 8009150:	6849      	ldr	r1, [r1, #4]
 8009152:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009156:	68a3      	ldr	r3, [r4, #8]
 8009158:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800915c:	f108 0601 	add.w	r6, r8, #1
 8009160:	42b3      	cmp	r3, r6
 8009162:	db0b      	blt.n	800917c <__lshift+0x38>
 8009164:	4638      	mov	r0, r7
 8009166:	f7ff fd9d 	bl	8008ca4 <_Balloc>
 800916a:	4605      	mov	r5, r0
 800916c:	b948      	cbnz	r0, 8009182 <__lshift+0x3e>
 800916e:	4602      	mov	r2, r0
 8009170:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009174:	4b27      	ldr	r3, [pc, #156]	@ (8009214 <__lshift+0xd0>)
 8009176:	4828      	ldr	r0, [pc, #160]	@ (8009218 <__lshift+0xd4>)
 8009178:	f7fd fc20 	bl	80069bc <__assert_func>
 800917c:	3101      	adds	r1, #1
 800917e:	005b      	lsls	r3, r3, #1
 8009180:	e7ee      	b.n	8009160 <__lshift+0x1c>
 8009182:	2300      	movs	r3, #0
 8009184:	f100 0114 	add.w	r1, r0, #20
 8009188:	f100 0210 	add.w	r2, r0, #16
 800918c:	4618      	mov	r0, r3
 800918e:	4553      	cmp	r3, sl
 8009190:	db33      	blt.n	80091fa <__lshift+0xb6>
 8009192:	6920      	ldr	r0, [r4, #16]
 8009194:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009198:	f104 0314 	add.w	r3, r4, #20
 800919c:	f019 091f 	ands.w	r9, r9, #31
 80091a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80091a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80091a8:	d02b      	beq.n	8009202 <__lshift+0xbe>
 80091aa:	468a      	mov	sl, r1
 80091ac:	2200      	movs	r2, #0
 80091ae:	f1c9 0e20 	rsb	lr, r9, #32
 80091b2:	6818      	ldr	r0, [r3, #0]
 80091b4:	fa00 f009 	lsl.w	r0, r0, r9
 80091b8:	4310      	orrs	r0, r2
 80091ba:	f84a 0b04 	str.w	r0, [sl], #4
 80091be:	f853 2b04 	ldr.w	r2, [r3], #4
 80091c2:	459c      	cmp	ip, r3
 80091c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80091c8:	d8f3      	bhi.n	80091b2 <__lshift+0x6e>
 80091ca:	ebac 0304 	sub.w	r3, ip, r4
 80091ce:	3b15      	subs	r3, #21
 80091d0:	f023 0303 	bic.w	r3, r3, #3
 80091d4:	3304      	adds	r3, #4
 80091d6:	f104 0015 	add.w	r0, r4, #21
 80091da:	4560      	cmp	r0, ip
 80091dc:	bf88      	it	hi
 80091de:	2304      	movhi	r3, #4
 80091e0:	50ca      	str	r2, [r1, r3]
 80091e2:	b10a      	cbz	r2, 80091e8 <__lshift+0xa4>
 80091e4:	f108 0602 	add.w	r6, r8, #2
 80091e8:	3e01      	subs	r6, #1
 80091ea:	4638      	mov	r0, r7
 80091ec:	4621      	mov	r1, r4
 80091ee:	612e      	str	r6, [r5, #16]
 80091f0:	f7ff fd98 	bl	8008d24 <_Bfree>
 80091f4:	4628      	mov	r0, r5
 80091f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80091fe:	3301      	adds	r3, #1
 8009200:	e7c5      	b.n	800918e <__lshift+0x4a>
 8009202:	3904      	subs	r1, #4
 8009204:	f853 2b04 	ldr.w	r2, [r3], #4
 8009208:	459c      	cmp	ip, r3
 800920a:	f841 2f04 	str.w	r2, [r1, #4]!
 800920e:	d8f9      	bhi.n	8009204 <__lshift+0xc0>
 8009210:	e7ea      	b.n	80091e8 <__lshift+0xa4>
 8009212:	bf00      	nop
 8009214:	0800b59b 	.word	0x0800b59b
 8009218:	0800b5ac 	.word	0x0800b5ac

0800921c <__mcmp>:
 800921c:	4603      	mov	r3, r0
 800921e:	690a      	ldr	r2, [r1, #16]
 8009220:	6900      	ldr	r0, [r0, #16]
 8009222:	b530      	push	{r4, r5, lr}
 8009224:	1a80      	subs	r0, r0, r2
 8009226:	d10e      	bne.n	8009246 <__mcmp+0x2a>
 8009228:	3314      	adds	r3, #20
 800922a:	3114      	adds	r1, #20
 800922c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009230:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009234:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009238:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800923c:	4295      	cmp	r5, r2
 800923e:	d003      	beq.n	8009248 <__mcmp+0x2c>
 8009240:	d205      	bcs.n	800924e <__mcmp+0x32>
 8009242:	f04f 30ff 	mov.w	r0, #4294967295
 8009246:	bd30      	pop	{r4, r5, pc}
 8009248:	42a3      	cmp	r3, r4
 800924a:	d3f3      	bcc.n	8009234 <__mcmp+0x18>
 800924c:	e7fb      	b.n	8009246 <__mcmp+0x2a>
 800924e:	2001      	movs	r0, #1
 8009250:	e7f9      	b.n	8009246 <__mcmp+0x2a>
	...

08009254 <__mdiff>:
 8009254:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009258:	4689      	mov	r9, r1
 800925a:	4606      	mov	r6, r0
 800925c:	4611      	mov	r1, r2
 800925e:	4648      	mov	r0, r9
 8009260:	4614      	mov	r4, r2
 8009262:	f7ff ffdb 	bl	800921c <__mcmp>
 8009266:	1e05      	subs	r5, r0, #0
 8009268:	d112      	bne.n	8009290 <__mdiff+0x3c>
 800926a:	4629      	mov	r1, r5
 800926c:	4630      	mov	r0, r6
 800926e:	f7ff fd19 	bl	8008ca4 <_Balloc>
 8009272:	4602      	mov	r2, r0
 8009274:	b928      	cbnz	r0, 8009282 <__mdiff+0x2e>
 8009276:	f240 2137 	movw	r1, #567	@ 0x237
 800927a:	4b3e      	ldr	r3, [pc, #248]	@ (8009374 <__mdiff+0x120>)
 800927c:	483e      	ldr	r0, [pc, #248]	@ (8009378 <__mdiff+0x124>)
 800927e:	f7fd fb9d 	bl	80069bc <__assert_func>
 8009282:	2301      	movs	r3, #1
 8009284:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009288:	4610      	mov	r0, r2
 800928a:	b003      	add	sp, #12
 800928c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009290:	bfbc      	itt	lt
 8009292:	464b      	movlt	r3, r9
 8009294:	46a1      	movlt	r9, r4
 8009296:	4630      	mov	r0, r6
 8009298:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800929c:	bfba      	itte	lt
 800929e:	461c      	movlt	r4, r3
 80092a0:	2501      	movlt	r5, #1
 80092a2:	2500      	movge	r5, #0
 80092a4:	f7ff fcfe 	bl	8008ca4 <_Balloc>
 80092a8:	4602      	mov	r2, r0
 80092aa:	b918      	cbnz	r0, 80092b4 <__mdiff+0x60>
 80092ac:	f240 2145 	movw	r1, #581	@ 0x245
 80092b0:	4b30      	ldr	r3, [pc, #192]	@ (8009374 <__mdiff+0x120>)
 80092b2:	e7e3      	b.n	800927c <__mdiff+0x28>
 80092b4:	f100 0b14 	add.w	fp, r0, #20
 80092b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80092bc:	f109 0310 	add.w	r3, r9, #16
 80092c0:	60c5      	str	r5, [r0, #12]
 80092c2:	f04f 0c00 	mov.w	ip, #0
 80092c6:	f109 0514 	add.w	r5, r9, #20
 80092ca:	46d9      	mov	r9, fp
 80092cc:	6926      	ldr	r6, [r4, #16]
 80092ce:	f104 0e14 	add.w	lr, r4, #20
 80092d2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80092d6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80092da:	9301      	str	r3, [sp, #4]
 80092dc:	9b01      	ldr	r3, [sp, #4]
 80092de:	f85e 0b04 	ldr.w	r0, [lr], #4
 80092e2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80092e6:	b281      	uxth	r1, r0
 80092e8:	9301      	str	r3, [sp, #4]
 80092ea:	fa1f f38a 	uxth.w	r3, sl
 80092ee:	1a5b      	subs	r3, r3, r1
 80092f0:	0c00      	lsrs	r0, r0, #16
 80092f2:	4463      	add	r3, ip
 80092f4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80092f8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80092fc:	b29b      	uxth	r3, r3
 80092fe:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009302:	4576      	cmp	r6, lr
 8009304:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009308:	f849 3b04 	str.w	r3, [r9], #4
 800930c:	d8e6      	bhi.n	80092dc <__mdiff+0x88>
 800930e:	1b33      	subs	r3, r6, r4
 8009310:	3b15      	subs	r3, #21
 8009312:	f023 0303 	bic.w	r3, r3, #3
 8009316:	3415      	adds	r4, #21
 8009318:	3304      	adds	r3, #4
 800931a:	42a6      	cmp	r6, r4
 800931c:	bf38      	it	cc
 800931e:	2304      	movcc	r3, #4
 8009320:	441d      	add	r5, r3
 8009322:	445b      	add	r3, fp
 8009324:	461e      	mov	r6, r3
 8009326:	462c      	mov	r4, r5
 8009328:	4544      	cmp	r4, r8
 800932a:	d30e      	bcc.n	800934a <__mdiff+0xf6>
 800932c:	f108 0103 	add.w	r1, r8, #3
 8009330:	1b49      	subs	r1, r1, r5
 8009332:	f021 0103 	bic.w	r1, r1, #3
 8009336:	3d03      	subs	r5, #3
 8009338:	45a8      	cmp	r8, r5
 800933a:	bf38      	it	cc
 800933c:	2100      	movcc	r1, #0
 800933e:	440b      	add	r3, r1
 8009340:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009344:	b199      	cbz	r1, 800936e <__mdiff+0x11a>
 8009346:	6117      	str	r7, [r2, #16]
 8009348:	e79e      	b.n	8009288 <__mdiff+0x34>
 800934a:	46e6      	mov	lr, ip
 800934c:	f854 1b04 	ldr.w	r1, [r4], #4
 8009350:	fa1f fc81 	uxth.w	ip, r1
 8009354:	44f4      	add	ip, lr
 8009356:	0c08      	lsrs	r0, r1, #16
 8009358:	4471      	add	r1, lr
 800935a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800935e:	b289      	uxth	r1, r1
 8009360:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009364:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009368:	f846 1b04 	str.w	r1, [r6], #4
 800936c:	e7dc      	b.n	8009328 <__mdiff+0xd4>
 800936e:	3f01      	subs	r7, #1
 8009370:	e7e6      	b.n	8009340 <__mdiff+0xec>
 8009372:	bf00      	nop
 8009374:	0800b59b 	.word	0x0800b59b
 8009378:	0800b5ac 	.word	0x0800b5ac

0800937c <__ulp>:
 800937c:	4b0e      	ldr	r3, [pc, #56]	@ (80093b8 <__ulp+0x3c>)
 800937e:	400b      	ands	r3, r1
 8009380:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009384:	2b00      	cmp	r3, #0
 8009386:	dc08      	bgt.n	800939a <__ulp+0x1e>
 8009388:	425b      	negs	r3, r3
 800938a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800938e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009392:	da04      	bge.n	800939e <__ulp+0x22>
 8009394:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009398:	4113      	asrs	r3, r2
 800939a:	2200      	movs	r2, #0
 800939c:	e008      	b.n	80093b0 <__ulp+0x34>
 800939e:	f1a2 0314 	sub.w	r3, r2, #20
 80093a2:	2b1e      	cmp	r3, #30
 80093a4:	bfd6      	itet	le
 80093a6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80093aa:	2201      	movgt	r2, #1
 80093ac:	40da      	lsrle	r2, r3
 80093ae:	2300      	movs	r3, #0
 80093b0:	4619      	mov	r1, r3
 80093b2:	4610      	mov	r0, r2
 80093b4:	4770      	bx	lr
 80093b6:	bf00      	nop
 80093b8:	7ff00000 	.word	0x7ff00000

080093bc <__b2d>:
 80093bc:	6902      	ldr	r2, [r0, #16]
 80093be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093c0:	f100 0614 	add.w	r6, r0, #20
 80093c4:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80093c8:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80093cc:	4f1e      	ldr	r7, [pc, #120]	@ (8009448 <__b2d+0x8c>)
 80093ce:	4620      	mov	r0, r4
 80093d0:	f7ff fd5a 	bl	8008e88 <__hi0bits>
 80093d4:	4603      	mov	r3, r0
 80093d6:	f1c0 0020 	rsb	r0, r0, #32
 80093da:	2b0a      	cmp	r3, #10
 80093dc:	f1a2 0504 	sub.w	r5, r2, #4
 80093e0:	6008      	str	r0, [r1, #0]
 80093e2:	dc12      	bgt.n	800940a <__b2d+0x4e>
 80093e4:	42ae      	cmp	r6, r5
 80093e6:	bf2c      	ite	cs
 80093e8:	2200      	movcs	r2, #0
 80093ea:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80093ee:	f1c3 0c0b 	rsb	ip, r3, #11
 80093f2:	3315      	adds	r3, #21
 80093f4:	fa24 fe0c 	lsr.w	lr, r4, ip
 80093f8:	fa04 f303 	lsl.w	r3, r4, r3
 80093fc:	fa22 f20c 	lsr.w	r2, r2, ip
 8009400:	ea4e 0107 	orr.w	r1, lr, r7
 8009404:	431a      	orrs	r2, r3
 8009406:	4610      	mov	r0, r2
 8009408:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800940a:	42ae      	cmp	r6, r5
 800940c:	bf36      	itet	cc
 800940e:	f1a2 0508 	subcc.w	r5, r2, #8
 8009412:	2200      	movcs	r2, #0
 8009414:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8009418:	3b0b      	subs	r3, #11
 800941a:	d012      	beq.n	8009442 <__b2d+0x86>
 800941c:	f1c3 0720 	rsb	r7, r3, #32
 8009420:	fa22 f107 	lsr.w	r1, r2, r7
 8009424:	409c      	lsls	r4, r3
 8009426:	430c      	orrs	r4, r1
 8009428:	42b5      	cmp	r5, r6
 800942a:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800942e:	bf94      	ite	ls
 8009430:	2400      	movls	r4, #0
 8009432:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8009436:	409a      	lsls	r2, r3
 8009438:	40fc      	lsrs	r4, r7
 800943a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800943e:	4322      	orrs	r2, r4
 8009440:	e7e1      	b.n	8009406 <__b2d+0x4a>
 8009442:	ea44 0107 	orr.w	r1, r4, r7
 8009446:	e7de      	b.n	8009406 <__b2d+0x4a>
 8009448:	3ff00000 	.word	0x3ff00000

0800944c <__d2b>:
 800944c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8009450:	2101      	movs	r1, #1
 8009452:	4690      	mov	r8, r2
 8009454:	4699      	mov	r9, r3
 8009456:	9e08      	ldr	r6, [sp, #32]
 8009458:	f7ff fc24 	bl	8008ca4 <_Balloc>
 800945c:	4604      	mov	r4, r0
 800945e:	b930      	cbnz	r0, 800946e <__d2b+0x22>
 8009460:	4602      	mov	r2, r0
 8009462:	f240 310f 	movw	r1, #783	@ 0x30f
 8009466:	4b23      	ldr	r3, [pc, #140]	@ (80094f4 <__d2b+0xa8>)
 8009468:	4823      	ldr	r0, [pc, #140]	@ (80094f8 <__d2b+0xac>)
 800946a:	f7fd faa7 	bl	80069bc <__assert_func>
 800946e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009472:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009476:	b10d      	cbz	r5, 800947c <__d2b+0x30>
 8009478:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800947c:	9301      	str	r3, [sp, #4]
 800947e:	f1b8 0300 	subs.w	r3, r8, #0
 8009482:	d024      	beq.n	80094ce <__d2b+0x82>
 8009484:	4668      	mov	r0, sp
 8009486:	9300      	str	r3, [sp, #0]
 8009488:	f7ff fd1d 	bl	8008ec6 <__lo0bits>
 800948c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009490:	b1d8      	cbz	r0, 80094ca <__d2b+0x7e>
 8009492:	f1c0 0320 	rsb	r3, r0, #32
 8009496:	fa02 f303 	lsl.w	r3, r2, r3
 800949a:	430b      	orrs	r3, r1
 800949c:	40c2      	lsrs	r2, r0
 800949e:	6163      	str	r3, [r4, #20]
 80094a0:	9201      	str	r2, [sp, #4]
 80094a2:	9b01      	ldr	r3, [sp, #4]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	bf0c      	ite	eq
 80094a8:	2201      	moveq	r2, #1
 80094aa:	2202      	movne	r2, #2
 80094ac:	61a3      	str	r3, [r4, #24]
 80094ae:	6122      	str	r2, [r4, #16]
 80094b0:	b1ad      	cbz	r5, 80094de <__d2b+0x92>
 80094b2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80094b6:	4405      	add	r5, r0
 80094b8:	6035      	str	r5, [r6, #0]
 80094ba:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80094be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094c0:	6018      	str	r0, [r3, #0]
 80094c2:	4620      	mov	r0, r4
 80094c4:	b002      	add	sp, #8
 80094c6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80094ca:	6161      	str	r1, [r4, #20]
 80094cc:	e7e9      	b.n	80094a2 <__d2b+0x56>
 80094ce:	a801      	add	r0, sp, #4
 80094d0:	f7ff fcf9 	bl	8008ec6 <__lo0bits>
 80094d4:	9b01      	ldr	r3, [sp, #4]
 80094d6:	2201      	movs	r2, #1
 80094d8:	6163      	str	r3, [r4, #20]
 80094da:	3020      	adds	r0, #32
 80094dc:	e7e7      	b.n	80094ae <__d2b+0x62>
 80094de:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80094e2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80094e6:	6030      	str	r0, [r6, #0]
 80094e8:	6918      	ldr	r0, [r3, #16]
 80094ea:	f7ff fccd 	bl	8008e88 <__hi0bits>
 80094ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80094f2:	e7e4      	b.n	80094be <__d2b+0x72>
 80094f4:	0800b59b 	.word	0x0800b59b
 80094f8:	0800b5ac 	.word	0x0800b5ac

080094fc <__ratio>:
 80094fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009500:	b085      	sub	sp, #20
 8009502:	e9cd 1000 	strd	r1, r0, [sp]
 8009506:	a902      	add	r1, sp, #8
 8009508:	f7ff ff58 	bl	80093bc <__b2d>
 800950c:	468b      	mov	fp, r1
 800950e:	4606      	mov	r6, r0
 8009510:	460f      	mov	r7, r1
 8009512:	9800      	ldr	r0, [sp, #0]
 8009514:	a903      	add	r1, sp, #12
 8009516:	f7ff ff51 	bl	80093bc <__b2d>
 800951a:	460d      	mov	r5, r1
 800951c:	9b01      	ldr	r3, [sp, #4]
 800951e:	4689      	mov	r9, r1
 8009520:	6919      	ldr	r1, [r3, #16]
 8009522:	9b00      	ldr	r3, [sp, #0]
 8009524:	4604      	mov	r4, r0
 8009526:	691b      	ldr	r3, [r3, #16]
 8009528:	4630      	mov	r0, r6
 800952a:	1ac9      	subs	r1, r1, r3
 800952c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009530:	1a9b      	subs	r3, r3, r2
 8009532:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009536:	2b00      	cmp	r3, #0
 8009538:	bfcd      	iteet	gt
 800953a:	463a      	movgt	r2, r7
 800953c:	462a      	movle	r2, r5
 800953e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009542:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8009546:	bfd8      	it	le
 8009548:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800954c:	464b      	mov	r3, r9
 800954e:	4622      	mov	r2, r4
 8009550:	4659      	mov	r1, fp
 8009552:	f7f7 f8eb 	bl	800072c <__aeabi_ddiv>
 8009556:	b005      	add	sp, #20
 8009558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800955c <__copybits>:
 800955c:	3901      	subs	r1, #1
 800955e:	b570      	push	{r4, r5, r6, lr}
 8009560:	1149      	asrs	r1, r1, #5
 8009562:	6914      	ldr	r4, [r2, #16]
 8009564:	3101      	adds	r1, #1
 8009566:	f102 0314 	add.w	r3, r2, #20
 800956a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800956e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009572:	1f05      	subs	r5, r0, #4
 8009574:	42a3      	cmp	r3, r4
 8009576:	d30c      	bcc.n	8009592 <__copybits+0x36>
 8009578:	1aa3      	subs	r3, r4, r2
 800957a:	3b11      	subs	r3, #17
 800957c:	f023 0303 	bic.w	r3, r3, #3
 8009580:	3211      	adds	r2, #17
 8009582:	42a2      	cmp	r2, r4
 8009584:	bf88      	it	hi
 8009586:	2300      	movhi	r3, #0
 8009588:	4418      	add	r0, r3
 800958a:	2300      	movs	r3, #0
 800958c:	4288      	cmp	r0, r1
 800958e:	d305      	bcc.n	800959c <__copybits+0x40>
 8009590:	bd70      	pop	{r4, r5, r6, pc}
 8009592:	f853 6b04 	ldr.w	r6, [r3], #4
 8009596:	f845 6f04 	str.w	r6, [r5, #4]!
 800959a:	e7eb      	b.n	8009574 <__copybits+0x18>
 800959c:	f840 3b04 	str.w	r3, [r0], #4
 80095a0:	e7f4      	b.n	800958c <__copybits+0x30>

080095a2 <__any_on>:
 80095a2:	f100 0214 	add.w	r2, r0, #20
 80095a6:	6900      	ldr	r0, [r0, #16]
 80095a8:	114b      	asrs	r3, r1, #5
 80095aa:	4298      	cmp	r0, r3
 80095ac:	b510      	push	{r4, lr}
 80095ae:	db11      	blt.n	80095d4 <__any_on+0x32>
 80095b0:	dd0a      	ble.n	80095c8 <__any_on+0x26>
 80095b2:	f011 011f 	ands.w	r1, r1, #31
 80095b6:	d007      	beq.n	80095c8 <__any_on+0x26>
 80095b8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80095bc:	fa24 f001 	lsr.w	r0, r4, r1
 80095c0:	fa00 f101 	lsl.w	r1, r0, r1
 80095c4:	428c      	cmp	r4, r1
 80095c6:	d10b      	bne.n	80095e0 <__any_on+0x3e>
 80095c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d803      	bhi.n	80095d8 <__any_on+0x36>
 80095d0:	2000      	movs	r0, #0
 80095d2:	bd10      	pop	{r4, pc}
 80095d4:	4603      	mov	r3, r0
 80095d6:	e7f7      	b.n	80095c8 <__any_on+0x26>
 80095d8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80095dc:	2900      	cmp	r1, #0
 80095de:	d0f5      	beq.n	80095cc <__any_on+0x2a>
 80095e0:	2001      	movs	r0, #1
 80095e2:	e7f6      	b.n	80095d2 <__any_on+0x30>

080095e4 <sulp>:
 80095e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095e8:	460f      	mov	r7, r1
 80095ea:	4690      	mov	r8, r2
 80095ec:	f7ff fec6 	bl	800937c <__ulp>
 80095f0:	4604      	mov	r4, r0
 80095f2:	460d      	mov	r5, r1
 80095f4:	f1b8 0f00 	cmp.w	r8, #0
 80095f8:	d011      	beq.n	800961e <sulp+0x3a>
 80095fa:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80095fe:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009602:	2b00      	cmp	r3, #0
 8009604:	dd0b      	ble.n	800961e <sulp+0x3a>
 8009606:	2400      	movs	r4, #0
 8009608:	051b      	lsls	r3, r3, #20
 800960a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800960e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009612:	4622      	mov	r2, r4
 8009614:	462b      	mov	r3, r5
 8009616:	f7f6 ff5f 	bl	80004d8 <__aeabi_dmul>
 800961a:	4604      	mov	r4, r0
 800961c:	460d      	mov	r5, r1
 800961e:	4620      	mov	r0, r4
 8009620:	4629      	mov	r1, r5
 8009622:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08009628 <_strtod_l>:
 8009628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800962c:	b09f      	sub	sp, #124	@ 0x7c
 800962e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009630:	2200      	movs	r2, #0
 8009632:	460c      	mov	r4, r1
 8009634:	921a      	str	r2, [sp, #104]	@ 0x68
 8009636:	f04f 0a00 	mov.w	sl, #0
 800963a:	f04f 0b00 	mov.w	fp, #0
 800963e:	460a      	mov	r2, r1
 8009640:	9005      	str	r0, [sp, #20]
 8009642:	9219      	str	r2, [sp, #100]	@ 0x64
 8009644:	7811      	ldrb	r1, [r2, #0]
 8009646:	292b      	cmp	r1, #43	@ 0x2b
 8009648:	d048      	beq.n	80096dc <_strtod_l+0xb4>
 800964a:	d836      	bhi.n	80096ba <_strtod_l+0x92>
 800964c:	290d      	cmp	r1, #13
 800964e:	d830      	bhi.n	80096b2 <_strtod_l+0x8a>
 8009650:	2908      	cmp	r1, #8
 8009652:	d830      	bhi.n	80096b6 <_strtod_l+0x8e>
 8009654:	2900      	cmp	r1, #0
 8009656:	d039      	beq.n	80096cc <_strtod_l+0xa4>
 8009658:	2200      	movs	r2, #0
 800965a:	920e      	str	r2, [sp, #56]	@ 0x38
 800965c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800965e:	782a      	ldrb	r2, [r5, #0]
 8009660:	2a30      	cmp	r2, #48	@ 0x30
 8009662:	f040 80b0 	bne.w	80097c6 <_strtod_l+0x19e>
 8009666:	786a      	ldrb	r2, [r5, #1]
 8009668:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800966c:	2a58      	cmp	r2, #88	@ 0x58
 800966e:	d16c      	bne.n	800974a <_strtod_l+0x122>
 8009670:	9302      	str	r3, [sp, #8]
 8009672:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009674:	4a8f      	ldr	r2, [pc, #572]	@ (80098b4 <_strtod_l+0x28c>)
 8009676:	9301      	str	r3, [sp, #4]
 8009678:	ab1a      	add	r3, sp, #104	@ 0x68
 800967a:	9300      	str	r3, [sp, #0]
 800967c:	9805      	ldr	r0, [sp, #20]
 800967e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009680:	a919      	add	r1, sp, #100	@ 0x64
 8009682:	f001 fa83 	bl	800ab8c <__gethex>
 8009686:	f010 060f 	ands.w	r6, r0, #15
 800968a:	4604      	mov	r4, r0
 800968c:	d005      	beq.n	800969a <_strtod_l+0x72>
 800968e:	2e06      	cmp	r6, #6
 8009690:	d126      	bne.n	80096e0 <_strtod_l+0xb8>
 8009692:	2300      	movs	r3, #0
 8009694:	3501      	adds	r5, #1
 8009696:	9519      	str	r5, [sp, #100]	@ 0x64
 8009698:	930e      	str	r3, [sp, #56]	@ 0x38
 800969a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800969c:	2b00      	cmp	r3, #0
 800969e:	f040 8582 	bne.w	800a1a6 <_strtod_l+0xb7e>
 80096a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80096a4:	b1bb      	cbz	r3, 80096d6 <_strtod_l+0xae>
 80096a6:	4650      	mov	r0, sl
 80096a8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80096ac:	b01f      	add	sp, #124	@ 0x7c
 80096ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096b2:	2920      	cmp	r1, #32
 80096b4:	d1d0      	bne.n	8009658 <_strtod_l+0x30>
 80096b6:	3201      	adds	r2, #1
 80096b8:	e7c3      	b.n	8009642 <_strtod_l+0x1a>
 80096ba:	292d      	cmp	r1, #45	@ 0x2d
 80096bc:	d1cc      	bne.n	8009658 <_strtod_l+0x30>
 80096be:	2101      	movs	r1, #1
 80096c0:	910e      	str	r1, [sp, #56]	@ 0x38
 80096c2:	1c51      	adds	r1, r2, #1
 80096c4:	9119      	str	r1, [sp, #100]	@ 0x64
 80096c6:	7852      	ldrb	r2, [r2, #1]
 80096c8:	2a00      	cmp	r2, #0
 80096ca:	d1c7      	bne.n	800965c <_strtod_l+0x34>
 80096cc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80096ce:	9419      	str	r4, [sp, #100]	@ 0x64
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	f040 8566 	bne.w	800a1a2 <_strtod_l+0xb7a>
 80096d6:	4650      	mov	r0, sl
 80096d8:	4659      	mov	r1, fp
 80096da:	e7e7      	b.n	80096ac <_strtod_l+0x84>
 80096dc:	2100      	movs	r1, #0
 80096de:	e7ef      	b.n	80096c0 <_strtod_l+0x98>
 80096e0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80096e2:	b13a      	cbz	r2, 80096f4 <_strtod_l+0xcc>
 80096e4:	2135      	movs	r1, #53	@ 0x35
 80096e6:	a81c      	add	r0, sp, #112	@ 0x70
 80096e8:	f7ff ff38 	bl	800955c <__copybits>
 80096ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80096ee:	9805      	ldr	r0, [sp, #20]
 80096f0:	f7ff fb18 	bl	8008d24 <_Bfree>
 80096f4:	3e01      	subs	r6, #1
 80096f6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80096f8:	2e04      	cmp	r6, #4
 80096fa:	d806      	bhi.n	800970a <_strtod_l+0xe2>
 80096fc:	e8df f006 	tbb	[pc, r6]
 8009700:	201d0314 	.word	0x201d0314
 8009704:	14          	.byte	0x14
 8009705:	00          	.byte	0x00
 8009706:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800970a:	05e1      	lsls	r1, r4, #23
 800970c:	bf48      	it	mi
 800970e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009712:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009716:	0d1b      	lsrs	r3, r3, #20
 8009718:	051b      	lsls	r3, r3, #20
 800971a:	2b00      	cmp	r3, #0
 800971c:	d1bd      	bne.n	800969a <_strtod_l+0x72>
 800971e:	f7fe fb1f 	bl	8007d60 <__errno>
 8009722:	2322      	movs	r3, #34	@ 0x22
 8009724:	6003      	str	r3, [r0, #0]
 8009726:	e7b8      	b.n	800969a <_strtod_l+0x72>
 8009728:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800972c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009730:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009734:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009738:	e7e7      	b.n	800970a <_strtod_l+0xe2>
 800973a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80098b8 <_strtod_l+0x290>
 800973e:	e7e4      	b.n	800970a <_strtod_l+0xe2>
 8009740:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009744:	f04f 3aff 	mov.w	sl, #4294967295
 8009748:	e7df      	b.n	800970a <_strtod_l+0xe2>
 800974a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800974c:	1c5a      	adds	r2, r3, #1
 800974e:	9219      	str	r2, [sp, #100]	@ 0x64
 8009750:	785b      	ldrb	r3, [r3, #1]
 8009752:	2b30      	cmp	r3, #48	@ 0x30
 8009754:	d0f9      	beq.n	800974a <_strtod_l+0x122>
 8009756:	2b00      	cmp	r3, #0
 8009758:	d09f      	beq.n	800969a <_strtod_l+0x72>
 800975a:	2301      	movs	r3, #1
 800975c:	2700      	movs	r7, #0
 800975e:	220a      	movs	r2, #10
 8009760:	46b9      	mov	r9, r7
 8009762:	9308      	str	r3, [sp, #32]
 8009764:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009766:	970b      	str	r7, [sp, #44]	@ 0x2c
 8009768:	930c      	str	r3, [sp, #48]	@ 0x30
 800976a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800976c:	7805      	ldrb	r5, [r0, #0]
 800976e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009772:	b2d9      	uxtb	r1, r3
 8009774:	2909      	cmp	r1, #9
 8009776:	d928      	bls.n	80097ca <_strtod_l+0x1a2>
 8009778:	2201      	movs	r2, #1
 800977a:	4950      	ldr	r1, [pc, #320]	@ (80098bc <_strtod_l+0x294>)
 800977c:	f001 f8ed 	bl	800a95a <strncmp>
 8009780:	2800      	cmp	r0, #0
 8009782:	d032      	beq.n	80097ea <_strtod_l+0x1c2>
 8009784:	2000      	movs	r0, #0
 8009786:	462a      	mov	r2, r5
 8009788:	4603      	mov	r3, r0
 800978a:	464d      	mov	r5, r9
 800978c:	900a      	str	r0, [sp, #40]	@ 0x28
 800978e:	2a65      	cmp	r2, #101	@ 0x65
 8009790:	d001      	beq.n	8009796 <_strtod_l+0x16e>
 8009792:	2a45      	cmp	r2, #69	@ 0x45
 8009794:	d114      	bne.n	80097c0 <_strtod_l+0x198>
 8009796:	b91d      	cbnz	r5, 80097a0 <_strtod_l+0x178>
 8009798:	9a08      	ldr	r2, [sp, #32]
 800979a:	4302      	orrs	r2, r0
 800979c:	d096      	beq.n	80096cc <_strtod_l+0xa4>
 800979e:	2500      	movs	r5, #0
 80097a0:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80097a2:	1c62      	adds	r2, r4, #1
 80097a4:	9219      	str	r2, [sp, #100]	@ 0x64
 80097a6:	7862      	ldrb	r2, [r4, #1]
 80097a8:	2a2b      	cmp	r2, #43	@ 0x2b
 80097aa:	d07a      	beq.n	80098a2 <_strtod_l+0x27a>
 80097ac:	2a2d      	cmp	r2, #45	@ 0x2d
 80097ae:	d07e      	beq.n	80098ae <_strtod_l+0x286>
 80097b0:	f04f 0c00 	mov.w	ip, #0
 80097b4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80097b8:	2909      	cmp	r1, #9
 80097ba:	f240 8085 	bls.w	80098c8 <_strtod_l+0x2a0>
 80097be:	9419      	str	r4, [sp, #100]	@ 0x64
 80097c0:	f04f 0800 	mov.w	r8, #0
 80097c4:	e0a5      	b.n	8009912 <_strtod_l+0x2ea>
 80097c6:	2300      	movs	r3, #0
 80097c8:	e7c8      	b.n	800975c <_strtod_l+0x134>
 80097ca:	f1b9 0f08 	cmp.w	r9, #8
 80097ce:	bfd8      	it	le
 80097d0:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80097d2:	f100 0001 	add.w	r0, r0, #1
 80097d6:	bfd6      	itet	le
 80097d8:	fb02 3301 	mlale	r3, r2, r1, r3
 80097dc:	fb02 3707 	mlagt	r7, r2, r7, r3
 80097e0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80097e2:	f109 0901 	add.w	r9, r9, #1
 80097e6:	9019      	str	r0, [sp, #100]	@ 0x64
 80097e8:	e7bf      	b.n	800976a <_strtod_l+0x142>
 80097ea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80097ec:	1c5a      	adds	r2, r3, #1
 80097ee:	9219      	str	r2, [sp, #100]	@ 0x64
 80097f0:	785a      	ldrb	r2, [r3, #1]
 80097f2:	f1b9 0f00 	cmp.w	r9, #0
 80097f6:	d03b      	beq.n	8009870 <_strtod_l+0x248>
 80097f8:	464d      	mov	r5, r9
 80097fa:	900a      	str	r0, [sp, #40]	@ 0x28
 80097fc:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009800:	2b09      	cmp	r3, #9
 8009802:	d912      	bls.n	800982a <_strtod_l+0x202>
 8009804:	2301      	movs	r3, #1
 8009806:	e7c2      	b.n	800978e <_strtod_l+0x166>
 8009808:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800980a:	3001      	adds	r0, #1
 800980c:	1c5a      	adds	r2, r3, #1
 800980e:	9219      	str	r2, [sp, #100]	@ 0x64
 8009810:	785a      	ldrb	r2, [r3, #1]
 8009812:	2a30      	cmp	r2, #48	@ 0x30
 8009814:	d0f8      	beq.n	8009808 <_strtod_l+0x1e0>
 8009816:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800981a:	2b08      	cmp	r3, #8
 800981c:	f200 84c8 	bhi.w	800a1b0 <_strtod_l+0xb88>
 8009820:	900a      	str	r0, [sp, #40]	@ 0x28
 8009822:	2000      	movs	r0, #0
 8009824:	4605      	mov	r5, r0
 8009826:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009828:	930c      	str	r3, [sp, #48]	@ 0x30
 800982a:	3a30      	subs	r2, #48	@ 0x30
 800982c:	f100 0301 	add.w	r3, r0, #1
 8009830:	d018      	beq.n	8009864 <_strtod_l+0x23c>
 8009832:	462e      	mov	r6, r5
 8009834:	f04f 0e0a 	mov.w	lr, #10
 8009838:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800983a:	4419      	add	r1, r3
 800983c:	910a      	str	r1, [sp, #40]	@ 0x28
 800983e:	1c71      	adds	r1, r6, #1
 8009840:	eba1 0c05 	sub.w	ip, r1, r5
 8009844:	4563      	cmp	r3, ip
 8009846:	dc15      	bgt.n	8009874 <_strtod_l+0x24c>
 8009848:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800984c:	182b      	adds	r3, r5, r0
 800984e:	2b08      	cmp	r3, #8
 8009850:	f105 0501 	add.w	r5, r5, #1
 8009854:	4405      	add	r5, r0
 8009856:	dc1a      	bgt.n	800988e <_strtod_l+0x266>
 8009858:	230a      	movs	r3, #10
 800985a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800985c:	fb03 2301 	mla	r3, r3, r1, r2
 8009860:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009862:	2300      	movs	r3, #0
 8009864:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009866:	4618      	mov	r0, r3
 8009868:	1c51      	adds	r1, r2, #1
 800986a:	9119      	str	r1, [sp, #100]	@ 0x64
 800986c:	7852      	ldrb	r2, [r2, #1]
 800986e:	e7c5      	b.n	80097fc <_strtod_l+0x1d4>
 8009870:	4648      	mov	r0, r9
 8009872:	e7ce      	b.n	8009812 <_strtod_l+0x1ea>
 8009874:	2e08      	cmp	r6, #8
 8009876:	dc05      	bgt.n	8009884 <_strtod_l+0x25c>
 8009878:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800987a:	fb0e f606 	mul.w	r6, lr, r6
 800987e:	960b      	str	r6, [sp, #44]	@ 0x2c
 8009880:	460e      	mov	r6, r1
 8009882:	e7dc      	b.n	800983e <_strtod_l+0x216>
 8009884:	2910      	cmp	r1, #16
 8009886:	bfd8      	it	le
 8009888:	fb0e f707 	mulle.w	r7, lr, r7
 800988c:	e7f8      	b.n	8009880 <_strtod_l+0x258>
 800988e:	2b0f      	cmp	r3, #15
 8009890:	bfdc      	itt	le
 8009892:	230a      	movle	r3, #10
 8009894:	fb03 2707 	mlale	r7, r3, r7, r2
 8009898:	e7e3      	b.n	8009862 <_strtod_l+0x23a>
 800989a:	2300      	movs	r3, #0
 800989c:	930a      	str	r3, [sp, #40]	@ 0x28
 800989e:	2301      	movs	r3, #1
 80098a0:	e77a      	b.n	8009798 <_strtod_l+0x170>
 80098a2:	f04f 0c00 	mov.w	ip, #0
 80098a6:	1ca2      	adds	r2, r4, #2
 80098a8:	9219      	str	r2, [sp, #100]	@ 0x64
 80098aa:	78a2      	ldrb	r2, [r4, #2]
 80098ac:	e782      	b.n	80097b4 <_strtod_l+0x18c>
 80098ae:	f04f 0c01 	mov.w	ip, #1
 80098b2:	e7f8      	b.n	80098a6 <_strtod_l+0x27e>
 80098b4:	0800b894 	.word	0x0800b894
 80098b8:	7ff00000 	.word	0x7ff00000
 80098bc:	0800b605 	.word	0x0800b605
 80098c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80098c2:	1c51      	adds	r1, r2, #1
 80098c4:	9119      	str	r1, [sp, #100]	@ 0x64
 80098c6:	7852      	ldrb	r2, [r2, #1]
 80098c8:	2a30      	cmp	r2, #48	@ 0x30
 80098ca:	d0f9      	beq.n	80098c0 <_strtod_l+0x298>
 80098cc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80098d0:	2908      	cmp	r1, #8
 80098d2:	f63f af75 	bhi.w	80097c0 <_strtod_l+0x198>
 80098d6:	f04f 080a 	mov.w	r8, #10
 80098da:	3a30      	subs	r2, #48	@ 0x30
 80098dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80098de:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80098e0:	920f      	str	r2, [sp, #60]	@ 0x3c
 80098e2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80098e4:	1c56      	adds	r6, r2, #1
 80098e6:	9619      	str	r6, [sp, #100]	@ 0x64
 80098e8:	7852      	ldrb	r2, [r2, #1]
 80098ea:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80098ee:	f1be 0f09 	cmp.w	lr, #9
 80098f2:	d939      	bls.n	8009968 <_strtod_l+0x340>
 80098f4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80098f6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80098fa:	1a76      	subs	r6, r6, r1
 80098fc:	2e08      	cmp	r6, #8
 80098fe:	dc03      	bgt.n	8009908 <_strtod_l+0x2e0>
 8009900:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009902:	4588      	cmp	r8, r1
 8009904:	bfa8      	it	ge
 8009906:	4688      	movge	r8, r1
 8009908:	f1bc 0f00 	cmp.w	ip, #0
 800990c:	d001      	beq.n	8009912 <_strtod_l+0x2ea>
 800990e:	f1c8 0800 	rsb	r8, r8, #0
 8009912:	2d00      	cmp	r5, #0
 8009914:	d14e      	bne.n	80099b4 <_strtod_l+0x38c>
 8009916:	9908      	ldr	r1, [sp, #32]
 8009918:	4308      	orrs	r0, r1
 800991a:	f47f aebe 	bne.w	800969a <_strtod_l+0x72>
 800991e:	2b00      	cmp	r3, #0
 8009920:	f47f aed4 	bne.w	80096cc <_strtod_l+0xa4>
 8009924:	2a69      	cmp	r2, #105	@ 0x69
 8009926:	d028      	beq.n	800997a <_strtod_l+0x352>
 8009928:	dc25      	bgt.n	8009976 <_strtod_l+0x34e>
 800992a:	2a49      	cmp	r2, #73	@ 0x49
 800992c:	d025      	beq.n	800997a <_strtod_l+0x352>
 800992e:	2a4e      	cmp	r2, #78	@ 0x4e
 8009930:	f47f aecc 	bne.w	80096cc <_strtod_l+0xa4>
 8009934:	4999      	ldr	r1, [pc, #612]	@ (8009b9c <_strtod_l+0x574>)
 8009936:	a819      	add	r0, sp, #100	@ 0x64
 8009938:	f001 fb4a 	bl	800afd0 <__match>
 800993c:	2800      	cmp	r0, #0
 800993e:	f43f aec5 	beq.w	80096cc <_strtod_l+0xa4>
 8009942:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009944:	781b      	ldrb	r3, [r3, #0]
 8009946:	2b28      	cmp	r3, #40	@ 0x28
 8009948:	d12e      	bne.n	80099a8 <_strtod_l+0x380>
 800994a:	4995      	ldr	r1, [pc, #596]	@ (8009ba0 <_strtod_l+0x578>)
 800994c:	aa1c      	add	r2, sp, #112	@ 0x70
 800994e:	a819      	add	r0, sp, #100	@ 0x64
 8009950:	f001 fb52 	bl	800aff8 <__hexnan>
 8009954:	2805      	cmp	r0, #5
 8009956:	d127      	bne.n	80099a8 <_strtod_l+0x380>
 8009958:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800995a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800995e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009962:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009966:	e698      	b.n	800969a <_strtod_l+0x72>
 8009968:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800996a:	fb08 2101 	mla	r1, r8, r1, r2
 800996e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009972:	9209      	str	r2, [sp, #36]	@ 0x24
 8009974:	e7b5      	b.n	80098e2 <_strtod_l+0x2ba>
 8009976:	2a6e      	cmp	r2, #110	@ 0x6e
 8009978:	e7da      	b.n	8009930 <_strtod_l+0x308>
 800997a:	498a      	ldr	r1, [pc, #552]	@ (8009ba4 <_strtod_l+0x57c>)
 800997c:	a819      	add	r0, sp, #100	@ 0x64
 800997e:	f001 fb27 	bl	800afd0 <__match>
 8009982:	2800      	cmp	r0, #0
 8009984:	f43f aea2 	beq.w	80096cc <_strtod_l+0xa4>
 8009988:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800998a:	4987      	ldr	r1, [pc, #540]	@ (8009ba8 <_strtod_l+0x580>)
 800998c:	3b01      	subs	r3, #1
 800998e:	a819      	add	r0, sp, #100	@ 0x64
 8009990:	9319      	str	r3, [sp, #100]	@ 0x64
 8009992:	f001 fb1d 	bl	800afd0 <__match>
 8009996:	b910      	cbnz	r0, 800999e <_strtod_l+0x376>
 8009998:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800999a:	3301      	adds	r3, #1
 800999c:	9319      	str	r3, [sp, #100]	@ 0x64
 800999e:	f04f 0a00 	mov.w	sl, #0
 80099a2:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8009bac <_strtod_l+0x584>
 80099a6:	e678      	b.n	800969a <_strtod_l+0x72>
 80099a8:	4881      	ldr	r0, [pc, #516]	@ (8009bb0 <_strtod_l+0x588>)
 80099aa:	f001 f86d 	bl	800aa88 <nan>
 80099ae:	4682      	mov	sl, r0
 80099b0:	468b      	mov	fp, r1
 80099b2:	e672      	b.n	800969a <_strtod_l+0x72>
 80099b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80099b6:	f1b9 0f00 	cmp.w	r9, #0
 80099ba:	bf08      	it	eq
 80099bc:	46a9      	moveq	r9, r5
 80099be:	eba8 0303 	sub.w	r3, r8, r3
 80099c2:	2d10      	cmp	r5, #16
 80099c4:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80099c6:	462c      	mov	r4, r5
 80099c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80099ca:	bfa8      	it	ge
 80099cc:	2410      	movge	r4, #16
 80099ce:	f7f6 fd09 	bl	80003e4 <__aeabi_ui2d>
 80099d2:	2d09      	cmp	r5, #9
 80099d4:	4682      	mov	sl, r0
 80099d6:	468b      	mov	fp, r1
 80099d8:	dc11      	bgt.n	80099fe <_strtod_l+0x3d6>
 80099da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099dc:	2b00      	cmp	r3, #0
 80099de:	f43f ae5c 	beq.w	800969a <_strtod_l+0x72>
 80099e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099e4:	dd76      	ble.n	8009ad4 <_strtod_l+0x4ac>
 80099e6:	2b16      	cmp	r3, #22
 80099e8:	dc5d      	bgt.n	8009aa6 <_strtod_l+0x47e>
 80099ea:	4972      	ldr	r1, [pc, #456]	@ (8009bb4 <_strtod_l+0x58c>)
 80099ec:	4652      	mov	r2, sl
 80099ee:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80099f2:	465b      	mov	r3, fp
 80099f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80099f8:	f7f6 fd6e 	bl	80004d8 <__aeabi_dmul>
 80099fc:	e7d7      	b.n	80099ae <_strtod_l+0x386>
 80099fe:	4b6d      	ldr	r3, [pc, #436]	@ (8009bb4 <_strtod_l+0x58c>)
 8009a00:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009a04:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009a08:	f7f6 fd66 	bl	80004d8 <__aeabi_dmul>
 8009a0c:	4682      	mov	sl, r0
 8009a0e:	4638      	mov	r0, r7
 8009a10:	468b      	mov	fp, r1
 8009a12:	f7f6 fce7 	bl	80003e4 <__aeabi_ui2d>
 8009a16:	4602      	mov	r2, r0
 8009a18:	460b      	mov	r3, r1
 8009a1a:	4650      	mov	r0, sl
 8009a1c:	4659      	mov	r1, fp
 8009a1e:	f7f6 fba5 	bl	800016c <__adddf3>
 8009a22:	2d0f      	cmp	r5, #15
 8009a24:	4682      	mov	sl, r0
 8009a26:	468b      	mov	fp, r1
 8009a28:	ddd7      	ble.n	80099da <_strtod_l+0x3b2>
 8009a2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a2c:	1b2c      	subs	r4, r5, r4
 8009a2e:	441c      	add	r4, r3
 8009a30:	2c00      	cmp	r4, #0
 8009a32:	f340 8093 	ble.w	8009b5c <_strtod_l+0x534>
 8009a36:	f014 030f 	ands.w	r3, r4, #15
 8009a3a:	d00a      	beq.n	8009a52 <_strtod_l+0x42a>
 8009a3c:	495d      	ldr	r1, [pc, #372]	@ (8009bb4 <_strtod_l+0x58c>)
 8009a3e:	4652      	mov	r2, sl
 8009a40:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009a44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a48:	465b      	mov	r3, fp
 8009a4a:	f7f6 fd45 	bl	80004d8 <__aeabi_dmul>
 8009a4e:	4682      	mov	sl, r0
 8009a50:	468b      	mov	fp, r1
 8009a52:	f034 040f 	bics.w	r4, r4, #15
 8009a56:	d073      	beq.n	8009b40 <_strtod_l+0x518>
 8009a58:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009a5c:	dd49      	ble.n	8009af2 <_strtod_l+0x4ca>
 8009a5e:	2400      	movs	r4, #0
 8009a60:	46a0      	mov	r8, r4
 8009a62:	46a1      	mov	r9, r4
 8009a64:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009a66:	2322      	movs	r3, #34	@ 0x22
 8009a68:	f04f 0a00 	mov.w	sl, #0
 8009a6c:	9a05      	ldr	r2, [sp, #20]
 8009a6e:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8009bac <_strtod_l+0x584>
 8009a72:	6013      	str	r3, [r2, #0]
 8009a74:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	f43f ae0f 	beq.w	800969a <_strtod_l+0x72>
 8009a7c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009a7e:	9805      	ldr	r0, [sp, #20]
 8009a80:	f7ff f950 	bl	8008d24 <_Bfree>
 8009a84:	4649      	mov	r1, r9
 8009a86:	9805      	ldr	r0, [sp, #20]
 8009a88:	f7ff f94c 	bl	8008d24 <_Bfree>
 8009a8c:	4641      	mov	r1, r8
 8009a8e:	9805      	ldr	r0, [sp, #20]
 8009a90:	f7ff f948 	bl	8008d24 <_Bfree>
 8009a94:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009a96:	9805      	ldr	r0, [sp, #20]
 8009a98:	f7ff f944 	bl	8008d24 <_Bfree>
 8009a9c:	4621      	mov	r1, r4
 8009a9e:	9805      	ldr	r0, [sp, #20]
 8009aa0:	f7ff f940 	bl	8008d24 <_Bfree>
 8009aa4:	e5f9      	b.n	800969a <_strtod_l+0x72>
 8009aa6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009aa8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009aac:	4293      	cmp	r3, r2
 8009aae:	dbbc      	blt.n	8009a2a <_strtod_l+0x402>
 8009ab0:	4c40      	ldr	r4, [pc, #256]	@ (8009bb4 <_strtod_l+0x58c>)
 8009ab2:	f1c5 050f 	rsb	r5, r5, #15
 8009ab6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009aba:	4652      	mov	r2, sl
 8009abc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ac0:	465b      	mov	r3, fp
 8009ac2:	f7f6 fd09 	bl	80004d8 <__aeabi_dmul>
 8009ac6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ac8:	1b5d      	subs	r5, r3, r5
 8009aca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009ace:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009ad2:	e791      	b.n	80099f8 <_strtod_l+0x3d0>
 8009ad4:	3316      	adds	r3, #22
 8009ad6:	dba8      	blt.n	8009a2a <_strtod_l+0x402>
 8009ad8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ada:	4650      	mov	r0, sl
 8009adc:	eba3 0808 	sub.w	r8, r3, r8
 8009ae0:	4b34      	ldr	r3, [pc, #208]	@ (8009bb4 <_strtod_l+0x58c>)
 8009ae2:	4659      	mov	r1, fp
 8009ae4:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009ae8:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009aec:	f7f6 fe1e 	bl	800072c <__aeabi_ddiv>
 8009af0:	e75d      	b.n	80099ae <_strtod_l+0x386>
 8009af2:	2300      	movs	r3, #0
 8009af4:	4650      	mov	r0, sl
 8009af6:	4659      	mov	r1, fp
 8009af8:	461e      	mov	r6, r3
 8009afa:	4f2f      	ldr	r7, [pc, #188]	@ (8009bb8 <_strtod_l+0x590>)
 8009afc:	1124      	asrs	r4, r4, #4
 8009afe:	2c01      	cmp	r4, #1
 8009b00:	dc21      	bgt.n	8009b46 <_strtod_l+0x51e>
 8009b02:	b10b      	cbz	r3, 8009b08 <_strtod_l+0x4e0>
 8009b04:	4682      	mov	sl, r0
 8009b06:	468b      	mov	fp, r1
 8009b08:	492b      	ldr	r1, [pc, #172]	@ (8009bb8 <_strtod_l+0x590>)
 8009b0a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009b0e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009b12:	4652      	mov	r2, sl
 8009b14:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b18:	465b      	mov	r3, fp
 8009b1a:	f7f6 fcdd 	bl	80004d8 <__aeabi_dmul>
 8009b1e:	4b23      	ldr	r3, [pc, #140]	@ (8009bac <_strtod_l+0x584>)
 8009b20:	460a      	mov	r2, r1
 8009b22:	400b      	ands	r3, r1
 8009b24:	4925      	ldr	r1, [pc, #148]	@ (8009bbc <_strtod_l+0x594>)
 8009b26:	4682      	mov	sl, r0
 8009b28:	428b      	cmp	r3, r1
 8009b2a:	d898      	bhi.n	8009a5e <_strtod_l+0x436>
 8009b2c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009b30:	428b      	cmp	r3, r1
 8009b32:	bf86      	itte	hi
 8009b34:	f04f 3aff 	movhi.w	sl, #4294967295
 8009b38:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8009bc0 <_strtod_l+0x598>
 8009b3c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009b40:	2300      	movs	r3, #0
 8009b42:	9308      	str	r3, [sp, #32]
 8009b44:	e076      	b.n	8009c34 <_strtod_l+0x60c>
 8009b46:	07e2      	lsls	r2, r4, #31
 8009b48:	d504      	bpl.n	8009b54 <_strtod_l+0x52c>
 8009b4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b4e:	f7f6 fcc3 	bl	80004d8 <__aeabi_dmul>
 8009b52:	2301      	movs	r3, #1
 8009b54:	3601      	adds	r6, #1
 8009b56:	1064      	asrs	r4, r4, #1
 8009b58:	3708      	adds	r7, #8
 8009b5a:	e7d0      	b.n	8009afe <_strtod_l+0x4d6>
 8009b5c:	d0f0      	beq.n	8009b40 <_strtod_l+0x518>
 8009b5e:	4264      	negs	r4, r4
 8009b60:	f014 020f 	ands.w	r2, r4, #15
 8009b64:	d00a      	beq.n	8009b7c <_strtod_l+0x554>
 8009b66:	4b13      	ldr	r3, [pc, #76]	@ (8009bb4 <_strtod_l+0x58c>)
 8009b68:	4650      	mov	r0, sl
 8009b6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b6e:	4659      	mov	r1, fp
 8009b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b74:	f7f6 fdda 	bl	800072c <__aeabi_ddiv>
 8009b78:	4682      	mov	sl, r0
 8009b7a:	468b      	mov	fp, r1
 8009b7c:	1124      	asrs	r4, r4, #4
 8009b7e:	d0df      	beq.n	8009b40 <_strtod_l+0x518>
 8009b80:	2c1f      	cmp	r4, #31
 8009b82:	dd1f      	ble.n	8009bc4 <_strtod_l+0x59c>
 8009b84:	2400      	movs	r4, #0
 8009b86:	46a0      	mov	r8, r4
 8009b88:	46a1      	mov	r9, r4
 8009b8a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009b8c:	2322      	movs	r3, #34	@ 0x22
 8009b8e:	9a05      	ldr	r2, [sp, #20]
 8009b90:	f04f 0a00 	mov.w	sl, #0
 8009b94:	f04f 0b00 	mov.w	fp, #0
 8009b98:	6013      	str	r3, [r2, #0]
 8009b9a:	e76b      	b.n	8009a74 <_strtod_l+0x44c>
 8009b9c:	0800b4f3 	.word	0x0800b4f3
 8009ba0:	0800b880 	.word	0x0800b880
 8009ba4:	0800b4eb 	.word	0x0800b4eb
 8009ba8:	0800b522 	.word	0x0800b522
 8009bac:	7ff00000 	.word	0x7ff00000
 8009bb0:	0800b4e5 	.word	0x0800b4e5
 8009bb4:	0800b7b8 	.word	0x0800b7b8
 8009bb8:	0800b790 	.word	0x0800b790
 8009bbc:	7ca00000 	.word	0x7ca00000
 8009bc0:	7fefffff 	.word	0x7fefffff
 8009bc4:	f014 0310 	ands.w	r3, r4, #16
 8009bc8:	bf18      	it	ne
 8009bca:	236a      	movne	r3, #106	@ 0x6a
 8009bcc:	4650      	mov	r0, sl
 8009bce:	9308      	str	r3, [sp, #32]
 8009bd0:	4659      	mov	r1, fp
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	4e77      	ldr	r6, [pc, #476]	@ (8009db4 <_strtod_l+0x78c>)
 8009bd6:	07e7      	lsls	r7, r4, #31
 8009bd8:	d504      	bpl.n	8009be4 <_strtod_l+0x5bc>
 8009bda:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009bde:	f7f6 fc7b 	bl	80004d8 <__aeabi_dmul>
 8009be2:	2301      	movs	r3, #1
 8009be4:	1064      	asrs	r4, r4, #1
 8009be6:	f106 0608 	add.w	r6, r6, #8
 8009bea:	d1f4      	bne.n	8009bd6 <_strtod_l+0x5ae>
 8009bec:	b10b      	cbz	r3, 8009bf2 <_strtod_l+0x5ca>
 8009bee:	4682      	mov	sl, r0
 8009bf0:	468b      	mov	fp, r1
 8009bf2:	9b08      	ldr	r3, [sp, #32]
 8009bf4:	b1b3      	cbz	r3, 8009c24 <_strtod_l+0x5fc>
 8009bf6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009bfa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	4659      	mov	r1, fp
 8009c02:	dd0f      	ble.n	8009c24 <_strtod_l+0x5fc>
 8009c04:	2b1f      	cmp	r3, #31
 8009c06:	dd58      	ble.n	8009cba <_strtod_l+0x692>
 8009c08:	2b34      	cmp	r3, #52	@ 0x34
 8009c0a:	bfd8      	it	le
 8009c0c:	f04f 33ff 	movle.w	r3, #4294967295
 8009c10:	f04f 0a00 	mov.w	sl, #0
 8009c14:	bfcf      	iteee	gt
 8009c16:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009c1a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009c1e:	4093      	lslle	r3, r2
 8009c20:	ea03 0b01 	andle.w	fp, r3, r1
 8009c24:	2200      	movs	r2, #0
 8009c26:	2300      	movs	r3, #0
 8009c28:	4650      	mov	r0, sl
 8009c2a:	4659      	mov	r1, fp
 8009c2c:	f7f6 febc 	bl	80009a8 <__aeabi_dcmpeq>
 8009c30:	2800      	cmp	r0, #0
 8009c32:	d1a7      	bne.n	8009b84 <_strtod_l+0x55c>
 8009c34:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c36:	464a      	mov	r2, r9
 8009c38:	9300      	str	r3, [sp, #0]
 8009c3a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009c3c:	462b      	mov	r3, r5
 8009c3e:	9805      	ldr	r0, [sp, #20]
 8009c40:	f7ff f8d8 	bl	8008df4 <__s2b>
 8009c44:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009c46:	2800      	cmp	r0, #0
 8009c48:	f43f af09 	beq.w	8009a5e <_strtod_l+0x436>
 8009c4c:	2400      	movs	r4, #0
 8009c4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c52:	2a00      	cmp	r2, #0
 8009c54:	eba3 0308 	sub.w	r3, r3, r8
 8009c58:	bfa8      	it	ge
 8009c5a:	2300      	movge	r3, #0
 8009c5c:	46a0      	mov	r8, r4
 8009c5e:	9312      	str	r3, [sp, #72]	@ 0x48
 8009c60:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009c64:	9316      	str	r3, [sp, #88]	@ 0x58
 8009c66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c68:	9805      	ldr	r0, [sp, #20]
 8009c6a:	6859      	ldr	r1, [r3, #4]
 8009c6c:	f7ff f81a 	bl	8008ca4 <_Balloc>
 8009c70:	4681      	mov	r9, r0
 8009c72:	2800      	cmp	r0, #0
 8009c74:	f43f aef7 	beq.w	8009a66 <_strtod_l+0x43e>
 8009c78:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c7a:	300c      	adds	r0, #12
 8009c7c:	691a      	ldr	r2, [r3, #16]
 8009c7e:	f103 010c 	add.w	r1, r3, #12
 8009c82:	3202      	adds	r2, #2
 8009c84:	0092      	lsls	r2, r2, #2
 8009c86:	f000 fef1 	bl	800aa6c <memcpy>
 8009c8a:	ab1c      	add	r3, sp, #112	@ 0x70
 8009c8c:	9301      	str	r3, [sp, #4]
 8009c8e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009c90:	9300      	str	r3, [sp, #0]
 8009c92:	4652      	mov	r2, sl
 8009c94:	465b      	mov	r3, fp
 8009c96:	9805      	ldr	r0, [sp, #20]
 8009c98:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009c9c:	f7ff fbd6 	bl	800944c <__d2b>
 8009ca0:	901a      	str	r0, [sp, #104]	@ 0x68
 8009ca2:	2800      	cmp	r0, #0
 8009ca4:	f43f aedf 	beq.w	8009a66 <_strtod_l+0x43e>
 8009ca8:	2101      	movs	r1, #1
 8009caa:	9805      	ldr	r0, [sp, #20]
 8009cac:	f7ff f938 	bl	8008f20 <__i2b>
 8009cb0:	4680      	mov	r8, r0
 8009cb2:	b948      	cbnz	r0, 8009cc8 <_strtod_l+0x6a0>
 8009cb4:	f04f 0800 	mov.w	r8, #0
 8009cb8:	e6d5      	b.n	8009a66 <_strtod_l+0x43e>
 8009cba:	f04f 32ff 	mov.w	r2, #4294967295
 8009cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8009cc2:	ea03 0a0a 	and.w	sl, r3, sl
 8009cc6:	e7ad      	b.n	8009c24 <_strtod_l+0x5fc>
 8009cc8:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009cca:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009ccc:	2d00      	cmp	r5, #0
 8009cce:	bfab      	itete	ge
 8009cd0:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009cd2:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009cd4:	18ef      	addge	r7, r5, r3
 8009cd6:	1b5e      	sublt	r6, r3, r5
 8009cd8:	9b08      	ldr	r3, [sp, #32]
 8009cda:	bfa8      	it	ge
 8009cdc:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009cde:	eba5 0503 	sub.w	r5, r5, r3
 8009ce2:	4415      	add	r5, r2
 8009ce4:	4b34      	ldr	r3, [pc, #208]	@ (8009db8 <_strtod_l+0x790>)
 8009ce6:	f105 35ff 	add.w	r5, r5, #4294967295
 8009cea:	bfb8      	it	lt
 8009cec:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009cee:	429d      	cmp	r5, r3
 8009cf0:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009cf4:	da50      	bge.n	8009d98 <_strtod_l+0x770>
 8009cf6:	1b5b      	subs	r3, r3, r5
 8009cf8:	2b1f      	cmp	r3, #31
 8009cfa:	f04f 0101 	mov.w	r1, #1
 8009cfe:	eba2 0203 	sub.w	r2, r2, r3
 8009d02:	dc3d      	bgt.n	8009d80 <_strtod_l+0x758>
 8009d04:	fa01 f303 	lsl.w	r3, r1, r3
 8009d08:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	9310      	str	r3, [sp, #64]	@ 0x40
 8009d0e:	18bd      	adds	r5, r7, r2
 8009d10:	9b08      	ldr	r3, [sp, #32]
 8009d12:	42af      	cmp	r7, r5
 8009d14:	4416      	add	r6, r2
 8009d16:	441e      	add	r6, r3
 8009d18:	463b      	mov	r3, r7
 8009d1a:	bfa8      	it	ge
 8009d1c:	462b      	movge	r3, r5
 8009d1e:	42b3      	cmp	r3, r6
 8009d20:	bfa8      	it	ge
 8009d22:	4633      	movge	r3, r6
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	bfc2      	ittt	gt
 8009d28:	1aed      	subgt	r5, r5, r3
 8009d2a:	1af6      	subgt	r6, r6, r3
 8009d2c:	1aff      	subgt	r7, r7, r3
 8009d2e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	dd16      	ble.n	8009d62 <_strtod_l+0x73a>
 8009d34:	4641      	mov	r1, r8
 8009d36:	461a      	mov	r2, r3
 8009d38:	9805      	ldr	r0, [sp, #20]
 8009d3a:	f7ff f9a9 	bl	8009090 <__pow5mult>
 8009d3e:	4680      	mov	r8, r0
 8009d40:	2800      	cmp	r0, #0
 8009d42:	d0b7      	beq.n	8009cb4 <_strtod_l+0x68c>
 8009d44:	4601      	mov	r1, r0
 8009d46:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009d48:	9805      	ldr	r0, [sp, #20]
 8009d4a:	f7ff f8ff 	bl	8008f4c <__multiply>
 8009d4e:	900a      	str	r0, [sp, #40]	@ 0x28
 8009d50:	2800      	cmp	r0, #0
 8009d52:	f43f ae88 	beq.w	8009a66 <_strtod_l+0x43e>
 8009d56:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009d58:	9805      	ldr	r0, [sp, #20]
 8009d5a:	f7fe ffe3 	bl	8008d24 <_Bfree>
 8009d5e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d60:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d62:	2d00      	cmp	r5, #0
 8009d64:	dc1d      	bgt.n	8009da2 <_strtod_l+0x77a>
 8009d66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	dd27      	ble.n	8009dbc <_strtod_l+0x794>
 8009d6c:	4649      	mov	r1, r9
 8009d6e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009d70:	9805      	ldr	r0, [sp, #20]
 8009d72:	f7ff f98d 	bl	8009090 <__pow5mult>
 8009d76:	4681      	mov	r9, r0
 8009d78:	bb00      	cbnz	r0, 8009dbc <_strtod_l+0x794>
 8009d7a:	f04f 0900 	mov.w	r9, #0
 8009d7e:	e672      	b.n	8009a66 <_strtod_l+0x43e>
 8009d80:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009d84:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009d88:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009d8c:	35e2      	adds	r5, #226	@ 0xe2
 8009d8e:	fa01 f305 	lsl.w	r3, r1, r5
 8009d92:	9310      	str	r3, [sp, #64]	@ 0x40
 8009d94:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009d96:	e7ba      	b.n	8009d0e <_strtod_l+0x6e6>
 8009d98:	2300      	movs	r3, #0
 8009d9a:	9310      	str	r3, [sp, #64]	@ 0x40
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009da0:	e7b5      	b.n	8009d0e <_strtod_l+0x6e6>
 8009da2:	462a      	mov	r2, r5
 8009da4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009da6:	9805      	ldr	r0, [sp, #20]
 8009da8:	f7ff f9cc 	bl	8009144 <__lshift>
 8009dac:	901a      	str	r0, [sp, #104]	@ 0x68
 8009dae:	2800      	cmp	r0, #0
 8009db0:	d1d9      	bne.n	8009d66 <_strtod_l+0x73e>
 8009db2:	e658      	b.n	8009a66 <_strtod_l+0x43e>
 8009db4:	0800b8a8 	.word	0x0800b8a8
 8009db8:	fffffc02 	.word	0xfffffc02
 8009dbc:	2e00      	cmp	r6, #0
 8009dbe:	dd07      	ble.n	8009dd0 <_strtod_l+0x7a8>
 8009dc0:	4649      	mov	r1, r9
 8009dc2:	4632      	mov	r2, r6
 8009dc4:	9805      	ldr	r0, [sp, #20]
 8009dc6:	f7ff f9bd 	bl	8009144 <__lshift>
 8009dca:	4681      	mov	r9, r0
 8009dcc:	2800      	cmp	r0, #0
 8009dce:	d0d4      	beq.n	8009d7a <_strtod_l+0x752>
 8009dd0:	2f00      	cmp	r7, #0
 8009dd2:	dd08      	ble.n	8009de6 <_strtod_l+0x7be>
 8009dd4:	4641      	mov	r1, r8
 8009dd6:	463a      	mov	r2, r7
 8009dd8:	9805      	ldr	r0, [sp, #20]
 8009dda:	f7ff f9b3 	bl	8009144 <__lshift>
 8009dde:	4680      	mov	r8, r0
 8009de0:	2800      	cmp	r0, #0
 8009de2:	f43f ae40 	beq.w	8009a66 <_strtod_l+0x43e>
 8009de6:	464a      	mov	r2, r9
 8009de8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009dea:	9805      	ldr	r0, [sp, #20]
 8009dec:	f7ff fa32 	bl	8009254 <__mdiff>
 8009df0:	4604      	mov	r4, r0
 8009df2:	2800      	cmp	r0, #0
 8009df4:	f43f ae37 	beq.w	8009a66 <_strtod_l+0x43e>
 8009df8:	68c3      	ldr	r3, [r0, #12]
 8009dfa:	4641      	mov	r1, r8
 8009dfc:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009dfe:	2300      	movs	r3, #0
 8009e00:	60c3      	str	r3, [r0, #12]
 8009e02:	f7ff fa0b 	bl	800921c <__mcmp>
 8009e06:	2800      	cmp	r0, #0
 8009e08:	da3d      	bge.n	8009e86 <_strtod_l+0x85e>
 8009e0a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e0c:	ea53 030a 	orrs.w	r3, r3, sl
 8009e10:	d163      	bne.n	8009eda <_strtod_l+0x8b2>
 8009e12:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d15f      	bne.n	8009eda <_strtod_l+0x8b2>
 8009e1a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009e1e:	0d1b      	lsrs	r3, r3, #20
 8009e20:	051b      	lsls	r3, r3, #20
 8009e22:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009e26:	d958      	bls.n	8009eda <_strtod_l+0x8b2>
 8009e28:	6963      	ldr	r3, [r4, #20]
 8009e2a:	b913      	cbnz	r3, 8009e32 <_strtod_l+0x80a>
 8009e2c:	6923      	ldr	r3, [r4, #16]
 8009e2e:	2b01      	cmp	r3, #1
 8009e30:	dd53      	ble.n	8009eda <_strtod_l+0x8b2>
 8009e32:	4621      	mov	r1, r4
 8009e34:	2201      	movs	r2, #1
 8009e36:	9805      	ldr	r0, [sp, #20]
 8009e38:	f7ff f984 	bl	8009144 <__lshift>
 8009e3c:	4641      	mov	r1, r8
 8009e3e:	4604      	mov	r4, r0
 8009e40:	f7ff f9ec 	bl	800921c <__mcmp>
 8009e44:	2800      	cmp	r0, #0
 8009e46:	dd48      	ble.n	8009eda <_strtod_l+0x8b2>
 8009e48:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009e4c:	9a08      	ldr	r2, [sp, #32]
 8009e4e:	0d1b      	lsrs	r3, r3, #20
 8009e50:	051b      	lsls	r3, r3, #20
 8009e52:	2a00      	cmp	r2, #0
 8009e54:	d062      	beq.n	8009f1c <_strtod_l+0x8f4>
 8009e56:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009e5a:	d85f      	bhi.n	8009f1c <_strtod_l+0x8f4>
 8009e5c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009e60:	f67f ae94 	bls.w	8009b8c <_strtod_l+0x564>
 8009e64:	4650      	mov	r0, sl
 8009e66:	4659      	mov	r1, fp
 8009e68:	4ba3      	ldr	r3, [pc, #652]	@ (800a0f8 <_strtod_l+0xad0>)
 8009e6a:	2200      	movs	r2, #0
 8009e6c:	f7f6 fb34 	bl	80004d8 <__aeabi_dmul>
 8009e70:	4ba2      	ldr	r3, [pc, #648]	@ (800a0fc <_strtod_l+0xad4>)
 8009e72:	4682      	mov	sl, r0
 8009e74:	400b      	ands	r3, r1
 8009e76:	468b      	mov	fp, r1
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	f47f adff 	bne.w	8009a7c <_strtod_l+0x454>
 8009e7e:	2322      	movs	r3, #34	@ 0x22
 8009e80:	9a05      	ldr	r2, [sp, #20]
 8009e82:	6013      	str	r3, [r2, #0]
 8009e84:	e5fa      	b.n	8009a7c <_strtod_l+0x454>
 8009e86:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009e8a:	d165      	bne.n	8009f58 <_strtod_l+0x930>
 8009e8c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009e8e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009e92:	b35a      	cbz	r2, 8009eec <_strtod_l+0x8c4>
 8009e94:	4a9a      	ldr	r2, [pc, #616]	@ (800a100 <_strtod_l+0xad8>)
 8009e96:	4293      	cmp	r3, r2
 8009e98:	d12b      	bne.n	8009ef2 <_strtod_l+0x8ca>
 8009e9a:	9b08      	ldr	r3, [sp, #32]
 8009e9c:	4651      	mov	r1, sl
 8009e9e:	b303      	cbz	r3, 8009ee2 <_strtod_l+0x8ba>
 8009ea0:	465a      	mov	r2, fp
 8009ea2:	4b96      	ldr	r3, [pc, #600]	@ (800a0fc <_strtod_l+0xad4>)
 8009ea4:	4013      	ands	r3, r2
 8009ea6:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009eaa:	f04f 32ff 	mov.w	r2, #4294967295
 8009eae:	d81b      	bhi.n	8009ee8 <_strtod_l+0x8c0>
 8009eb0:	0d1b      	lsrs	r3, r3, #20
 8009eb2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8009eba:	4299      	cmp	r1, r3
 8009ebc:	d119      	bne.n	8009ef2 <_strtod_l+0x8ca>
 8009ebe:	4b91      	ldr	r3, [pc, #580]	@ (800a104 <_strtod_l+0xadc>)
 8009ec0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ec2:	429a      	cmp	r2, r3
 8009ec4:	d102      	bne.n	8009ecc <_strtod_l+0x8a4>
 8009ec6:	3101      	adds	r1, #1
 8009ec8:	f43f adcd 	beq.w	8009a66 <_strtod_l+0x43e>
 8009ecc:	f04f 0a00 	mov.w	sl, #0
 8009ed0:	4b8a      	ldr	r3, [pc, #552]	@ (800a0fc <_strtod_l+0xad4>)
 8009ed2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ed4:	401a      	ands	r2, r3
 8009ed6:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009eda:	9b08      	ldr	r3, [sp, #32]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d1c1      	bne.n	8009e64 <_strtod_l+0x83c>
 8009ee0:	e5cc      	b.n	8009a7c <_strtod_l+0x454>
 8009ee2:	f04f 33ff 	mov.w	r3, #4294967295
 8009ee6:	e7e8      	b.n	8009eba <_strtod_l+0x892>
 8009ee8:	4613      	mov	r3, r2
 8009eea:	e7e6      	b.n	8009eba <_strtod_l+0x892>
 8009eec:	ea53 030a 	orrs.w	r3, r3, sl
 8009ef0:	d0aa      	beq.n	8009e48 <_strtod_l+0x820>
 8009ef2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009ef4:	b1db      	cbz	r3, 8009f2e <_strtod_l+0x906>
 8009ef6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ef8:	4213      	tst	r3, r2
 8009efa:	d0ee      	beq.n	8009eda <_strtod_l+0x8b2>
 8009efc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009efe:	4650      	mov	r0, sl
 8009f00:	4659      	mov	r1, fp
 8009f02:	9a08      	ldr	r2, [sp, #32]
 8009f04:	b1bb      	cbz	r3, 8009f36 <_strtod_l+0x90e>
 8009f06:	f7ff fb6d 	bl	80095e4 <sulp>
 8009f0a:	4602      	mov	r2, r0
 8009f0c:	460b      	mov	r3, r1
 8009f0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f12:	f7f6 f92b 	bl	800016c <__adddf3>
 8009f16:	4682      	mov	sl, r0
 8009f18:	468b      	mov	fp, r1
 8009f1a:	e7de      	b.n	8009eda <_strtod_l+0x8b2>
 8009f1c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009f20:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009f24:	f04f 3aff 	mov.w	sl, #4294967295
 8009f28:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009f2c:	e7d5      	b.n	8009eda <_strtod_l+0x8b2>
 8009f2e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009f30:	ea13 0f0a 	tst.w	r3, sl
 8009f34:	e7e1      	b.n	8009efa <_strtod_l+0x8d2>
 8009f36:	f7ff fb55 	bl	80095e4 <sulp>
 8009f3a:	4602      	mov	r2, r0
 8009f3c:	460b      	mov	r3, r1
 8009f3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f42:	f7f6 f911 	bl	8000168 <__aeabi_dsub>
 8009f46:	2200      	movs	r2, #0
 8009f48:	2300      	movs	r3, #0
 8009f4a:	4682      	mov	sl, r0
 8009f4c:	468b      	mov	fp, r1
 8009f4e:	f7f6 fd2b 	bl	80009a8 <__aeabi_dcmpeq>
 8009f52:	2800      	cmp	r0, #0
 8009f54:	d0c1      	beq.n	8009eda <_strtod_l+0x8b2>
 8009f56:	e619      	b.n	8009b8c <_strtod_l+0x564>
 8009f58:	4641      	mov	r1, r8
 8009f5a:	4620      	mov	r0, r4
 8009f5c:	f7ff face 	bl	80094fc <__ratio>
 8009f60:	2200      	movs	r2, #0
 8009f62:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009f66:	4606      	mov	r6, r0
 8009f68:	460f      	mov	r7, r1
 8009f6a:	f7f6 fd31 	bl	80009d0 <__aeabi_dcmple>
 8009f6e:	2800      	cmp	r0, #0
 8009f70:	d06d      	beq.n	800a04e <_strtod_l+0xa26>
 8009f72:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d178      	bne.n	800a06a <_strtod_l+0xa42>
 8009f78:	f1ba 0f00 	cmp.w	sl, #0
 8009f7c:	d156      	bne.n	800a02c <_strtod_l+0xa04>
 8009f7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d158      	bne.n	800a03a <_strtod_l+0xa12>
 8009f88:	2200      	movs	r2, #0
 8009f8a:	4630      	mov	r0, r6
 8009f8c:	4639      	mov	r1, r7
 8009f8e:	4b5e      	ldr	r3, [pc, #376]	@ (800a108 <_strtod_l+0xae0>)
 8009f90:	f7f6 fd14 	bl	80009bc <__aeabi_dcmplt>
 8009f94:	2800      	cmp	r0, #0
 8009f96:	d157      	bne.n	800a048 <_strtod_l+0xa20>
 8009f98:	4630      	mov	r0, r6
 8009f9a:	4639      	mov	r1, r7
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	4b5b      	ldr	r3, [pc, #364]	@ (800a10c <_strtod_l+0xae4>)
 8009fa0:	f7f6 fa9a 	bl	80004d8 <__aeabi_dmul>
 8009fa4:	4606      	mov	r6, r0
 8009fa6:	460f      	mov	r7, r1
 8009fa8:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009fac:	9606      	str	r6, [sp, #24]
 8009fae:	9307      	str	r3, [sp, #28]
 8009fb0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009fb4:	4d51      	ldr	r5, [pc, #324]	@ (800a0fc <_strtod_l+0xad4>)
 8009fb6:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009fba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009fbc:	401d      	ands	r5, r3
 8009fbe:	4b54      	ldr	r3, [pc, #336]	@ (800a110 <_strtod_l+0xae8>)
 8009fc0:	429d      	cmp	r5, r3
 8009fc2:	f040 80ab 	bne.w	800a11c <_strtod_l+0xaf4>
 8009fc6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009fc8:	4650      	mov	r0, sl
 8009fca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009fce:	4659      	mov	r1, fp
 8009fd0:	f7ff f9d4 	bl	800937c <__ulp>
 8009fd4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009fd8:	f7f6 fa7e 	bl	80004d8 <__aeabi_dmul>
 8009fdc:	4652      	mov	r2, sl
 8009fde:	465b      	mov	r3, fp
 8009fe0:	f7f6 f8c4 	bl	800016c <__adddf3>
 8009fe4:	460b      	mov	r3, r1
 8009fe6:	4945      	ldr	r1, [pc, #276]	@ (800a0fc <_strtod_l+0xad4>)
 8009fe8:	4a4a      	ldr	r2, [pc, #296]	@ (800a114 <_strtod_l+0xaec>)
 8009fea:	4019      	ands	r1, r3
 8009fec:	4291      	cmp	r1, r2
 8009fee:	4682      	mov	sl, r0
 8009ff0:	d942      	bls.n	800a078 <_strtod_l+0xa50>
 8009ff2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009ff4:	4b43      	ldr	r3, [pc, #268]	@ (800a104 <_strtod_l+0xadc>)
 8009ff6:	429a      	cmp	r2, r3
 8009ff8:	d103      	bne.n	800a002 <_strtod_l+0x9da>
 8009ffa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009ffc:	3301      	adds	r3, #1
 8009ffe:	f43f ad32 	beq.w	8009a66 <_strtod_l+0x43e>
 800a002:	f04f 3aff 	mov.w	sl, #4294967295
 800a006:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800a104 <_strtod_l+0xadc>
 800a00a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a00c:	9805      	ldr	r0, [sp, #20]
 800a00e:	f7fe fe89 	bl	8008d24 <_Bfree>
 800a012:	4649      	mov	r1, r9
 800a014:	9805      	ldr	r0, [sp, #20]
 800a016:	f7fe fe85 	bl	8008d24 <_Bfree>
 800a01a:	4641      	mov	r1, r8
 800a01c:	9805      	ldr	r0, [sp, #20]
 800a01e:	f7fe fe81 	bl	8008d24 <_Bfree>
 800a022:	4621      	mov	r1, r4
 800a024:	9805      	ldr	r0, [sp, #20]
 800a026:	f7fe fe7d 	bl	8008d24 <_Bfree>
 800a02a:	e61c      	b.n	8009c66 <_strtod_l+0x63e>
 800a02c:	f1ba 0f01 	cmp.w	sl, #1
 800a030:	d103      	bne.n	800a03a <_strtod_l+0xa12>
 800a032:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a034:	2b00      	cmp	r3, #0
 800a036:	f43f ada9 	beq.w	8009b8c <_strtod_l+0x564>
 800a03a:	2200      	movs	r2, #0
 800a03c:	4b36      	ldr	r3, [pc, #216]	@ (800a118 <_strtod_l+0xaf0>)
 800a03e:	2600      	movs	r6, #0
 800a040:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a044:	4f30      	ldr	r7, [pc, #192]	@ (800a108 <_strtod_l+0xae0>)
 800a046:	e7b3      	b.n	8009fb0 <_strtod_l+0x988>
 800a048:	2600      	movs	r6, #0
 800a04a:	4f30      	ldr	r7, [pc, #192]	@ (800a10c <_strtod_l+0xae4>)
 800a04c:	e7ac      	b.n	8009fa8 <_strtod_l+0x980>
 800a04e:	4630      	mov	r0, r6
 800a050:	4639      	mov	r1, r7
 800a052:	4b2e      	ldr	r3, [pc, #184]	@ (800a10c <_strtod_l+0xae4>)
 800a054:	2200      	movs	r2, #0
 800a056:	f7f6 fa3f 	bl	80004d8 <__aeabi_dmul>
 800a05a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a05c:	4606      	mov	r6, r0
 800a05e:	460f      	mov	r7, r1
 800a060:	2b00      	cmp	r3, #0
 800a062:	d0a1      	beq.n	8009fa8 <_strtod_l+0x980>
 800a064:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a068:	e7a2      	b.n	8009fb0 <_strtod_l+0x988>
 800a06a:	2200      	movs	r2, #0
 800a06c:	4b26      	ldr	r3, [pc, #152]	@ (800a108 <_strtod_l+0xae0>)
 800a06e:	4616      	mov	r6, r2
 800a070:	461f      	mov	r7, r3
 800a072:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a076:	e79b      	b.n	8009fb0 <_strtod_l+0x988>
 800a078:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a07c:	9b08      	ldr	r3, [sp, #32]
 800a07e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a082:	2b00      	cmp	r3, #0
 800a084:	d1c1      	bne.n	800a00a <_strtod_l+0x9e2>
 800a086:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a08a:	0d1b      	lsrs	r3, r3, #20
 800a08c:	051b      	lsls	r3, r3, #20
 800a08e:	429d      	cmp	r5, r3
 800a090:	d1bb      	bne.n	800a00a <_strtod_l+0x9e2>
 800a092:	4630      	mov	r0, r6
 800a094:	4639      	mov	r1, r7
 800a096:	f7f6 ffc5 	bl	8001024 <__aeabi_d2lz>
 800a09a:	f7f6 f9ef 	bl	800047c <__aeabi_l2d>
 800a09e:	4602      	mov	r2, r0
 800a0a0:	460b      	mov	r3, r1
 800a0a2:	4630      	mov	r0, r6
 800a0a4:	4639      	mov	r1, r7
 800a0a6:	f7f6 f85f 	bl	8000168 <__aeabi_dsub>
 800a0aa:	460b      	mov	r3, r1
 800a0ac:	4602      	mov	r2, r0
 800a0ae:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a0b2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a0b6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0b8:	ea46 060a 	orr.w	r6, r6, sl
 800a0bc:	431e      	orrs	r6, r3
 800a0be:	d06a      	beq.n	800a196 <_strtod_l+0xb6e>
 800a0c0:	a309      	add	r3, pc, #36	@ (adr r3, 800a0e8 <_strtod_l+0xac0>)
 800a0c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0c6:	f7f6 fc79 	bl	80009bc <__aeabi_dcmplt>
 800a0ca:	2800      	cmp	r0, #0
 800a0cc:	f47f acd6 	bne.w	8009a7c <_strtod_l+0x454>
 800a0d0:	a307      	add	r3, pc, #28	@ (adr r3, 800a0f0 <_strtod_l+0xac8>)
 800a0d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a0da:	f7f6 fc8d 	bl	80009f8 <__aeabi_dcmpgt>
 800a0de:	2800      	cmp	r0, #0
 800a0e0:	d093      	beq.n	800a00a <_strtod_l+0x9e2>
 800a0e2:	e4cb      	b.n	8009a7c <_strtod_l+0x454>
 800a0e4:	f3af 8000 	nop.w
 800a0e8:	94a03595 	.word	0x94a03595
 800a0ec:	3fdfffff 	.word	0x3fdfffff
 800a0f0:	35afe535 	.word	0x35afe535
 800a0f4:	3fe00000 	.word	0x3fe00000
 800a0f8:	39500000 	.word	0x39500000
 800a0fc:	7ff00000 	.word	0x7ff00000
 800a100:	000fffff 	.word	0x000fffff
 800a104:	7fefffff 	.word	0x7fefffff
 800a108:	3ff00000 	.word	0x3ff00000
 800a10c:	3fe00000 	.word	0x3fe00000
 800a110:	7fe00000 	.word	0x7fe00000
 800a114:	7c9fffff 	.word	0x7c9fffff
 800a118:	bff00000 	.word	0xbff00000
 800a11c:	9b08      	ldr	r3, [sp, #32]
 800a11e:	b323      	cbz	r3, 800a16a <_strtod_l+0xb42>
 800a120:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a124:	d821      	bhi.n	800a16a <_strtod_l+0xb42>
 800a126:	a328      	add	r3, pc, #160	@ (adr r3, 800a1c8 <_strtod_l+0xba0>)
 800a128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a12c:	4630      	mov	r0, r6
 800a12e:	4639      	mov	r1, r7
 800a130:	f7f6 fc4e 	bl	80009d0 <__aeabi_dcmple>
 800a134:	b1a0      	cbz	r0, 800a160 <_strtod_l+0xb38>
 800a136:	4639      	mov	r1, r7
 800a138:	4630      	mov	r0, r6
 800a13a:	f7f6 fca5 	bl	8000a88 <__aeabi_d2uiz>
 800a13e:	2801      	cmp	r0, #1
 800a140:	bf38      	it	cc
 800a142:	2001      	movcc	r0, #1
 800a144:	f7f6 f94e 	bl	80003e4 <__aeabi_ui2d>
 800a148:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a14a:	4606      	mov	r6, r0
 800a14c:	460f      	mov	r7, r1
 800a14e:	b9fb      	cbnz	r3, 800a190 <_strtod_l+0xb68>
 800a150:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a154:	9014      	str	r0, [sp, #80]	@ 0x50
 800a156:	9315      	str	r3, [sp, #84]	@ 0x54
 800a158:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a15c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a160:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a162:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a166:	1b5b      	subs	r3, r3, r5
 800a168:	9311      	str	r3, [sp, #68]	@ 0x44
 800a16a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a16e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a172:	f7ff f903 	bl	800937c <__ulp>
 800a176:	4602      	mov	r2, r0
 800a178:	460b      	mov	r3, r1
 800a17a:	4650      	mov	r0, sl
 800a17c:	4659      	mov	r1, fp
 800a17e:	f7f6 f9ab 	bl	80004d8 <__aeabi_dmul>
 800a182:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a186:	f7f5 fff1 	bl	800016c <__adddf3>
 800a18a:	4682      	mov	sl, r0
 800a18c:	468b      	mov	fp, r1
 800a18e:	e775      	b.n	800a07c <_strtod_l+0xa54>
 800a190:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a194:	e7e0      	b.n	800a158 <_strtod_l+0xb30>
 800a196:	a30e      	add	r3, pc, #56	@ (adr r3, 800a1d0 <_strtod_l+0xba8>)
 800a198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a19c:	f7f6 fc0e 	bl	80009bc <__aeabi_dcmplt>
 800a1a0:	e79d      	b.n	800a0de <_strtod_l+0xab6>
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	930e      	str	r3, [sp, #56]	@ 0x38
 800a1a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a1a8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a1aa:	6013      	str	r3, [r2, #0]
 800a1ac:	f7ff ba79 	b.w	80096a2 <_strtod_l+0x7a>
 800a1b0:	2a65      	cmp	r2, #101	@ 0x65
 800a1b2:	f43f ab72 	beq.w	800989a <_strtod_l+0x272>
 800a1b6:	2a45      	cmp	r2, #69	@ 0x45
 800a1b8:	f43f ab6f 	beq.w	800989a <_strtod_l+0x272>
 800a1bc:	2301      	movs	r3, #1
 800a1be:	f7ff bbaa 	b.w	8009916 <_strtod_l+0x2ee>
 800a1c2:	bf00      	nop
 800a1c4:	f3af 8000 	nop.w
 800a1c8:	ffc00000 	.word	0xffc00000
 800a1cc:	41dfffff 	.word	0x41dfffff
 800a1d0:	94a03595 	.word	0x94a03595
 800a1d4:	3fcfffff 	.word	0x3fcfffff

0800a1d8 <_strtod_r>:
 800a1d8:	4b01      	ldr	r3, [pc, #4]	@ (800a1e0 <_strtod_r+0x8>)
 800a1da:	f7ff ba25 	b.w	8009628 <_strtod_l>
 800a1de:	bf00      	nop
 800a1e0:	20000070 	.word	0x20000070

0800a1e4 <__ssputs_r>:
 800a1e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1e8:	461f      	mov	r7, r3
 800a1ea:	688e      	ldr	r6, [r1, #8]
 800a1ec:	4682      	mov	sl, r0
 800a1ee:	42be      	cmp	r6, r7
 800a1f0:	460c      	mov	r4, r1
 800a1f2:	4690      	mov	r8, r2
 800a1f4:	680b      	ldr	r3, [r1, #0]
 800a1f6:	d82d      	bhi.n	800a254 <__ssputs_r+0x70>
 800a1f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a1fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a200:	d026      	beq.n	800a250 <__ssputs_r+0x6c>
 800a202:	6965      	ldr	r5, [r4, #20]
 800a204:	6909      	ldr	r1, [r1, #16]
 800a206:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a20a:	eba3 0901 	sub.w	r9, r3, r1
 800a20e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a212:	1c7b      	adds	r3, r7, #1
 800a214:	444b      	add	r3, r9
 800a216:	106d      	asrs	r5, r5, #1
 800a218:	429d      	cmp	r5, r3
 800a21a:	bf38      	it	cc
 800a21c:	461d      	movcc	r5, r3
 800a21e:	0553      	lsls	r3, r2, #21
 800a220:	d527      	bpl.n	800a272 <__ssputs_r+0x8e>
 800a222:	4629      	mov	r1, r5
 800a224:	f7fe fcb2 	bl	8008b8c <_malloc_r>
 800a228:	4606      	mov	r6, r0
 800a22a:	b360      	cbz	r0, 800a286 <__ssputs_r+0xa2>
 800a22c:	464a      	mov	r2, r9
 800a22e:	6921      	ldr	r1, [r4, #16]
 800a230:	f000 fc1c 	bl	800aa6c <memcpy>
 800a234:	89a3      	ldrh	r3, [r4, #12]
 800a236:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a23a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a23e:	81a3      	strh	r3, [r4, #12]
 800a240:	6126      	str	r6, [r4, #16]
 800a242:	444e      	add	r6, r9
 800a244:	6026      	str	r6, [r4, #0]
 800a246:	463e      	mov	r6, r7
 800a248:	6165      	str	r5, [r4, #20]
 800a24a:	eba5 0509 	sub.w	r5, r5, r9
 800a24e:	60a5      	str	r5, [r4, #8]
 800a250:	42be      	cmp	r6, r7
 800a252:	d900      	bls.n	800a256 <__ssputs_r+0x72>
 800a254:	463e      	mov	r6, r7
 800a256:	4632      	mov	r2, r6
 800a258:	4641      	mov	r1, r8
 800a25a:	6820      	ldr	r0, [r4, #0]
 800a25c:	f000 fb63 	bl	800a926 <memmove>
 800a260:	2000      	movs	r0, #0
 800a262:	68a3      	ldr	r3, [r4, #8]
 800a264:	1b9b      	subs	r3, r3, r6
 800a266:	60a3      	str	r3, [r4, #8]
 800a268:	6823      	ldr	r3, [r4, #0]
 800a26a:	4433      	add	r3, r6
 800a26c:	6023      	str	r3, [r4, #0]
 800a26e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a272:	462a      	mov	r2, r5
 800a274:	f000 ff6d 	bl	800b152 <_realloc_r>
 800a278:	4606      	mov	r6, r0
 800a27a:	2800      	cmp	r0, #0
 800a27c:	d1e0      	bne.n	800a240 <__ssputs_r+0x5c>
 800a27e:	4650      	mov	r0, sl
 800a280:	6921      	ldr	r1, [r4, #16]
 800a282:	f7fe fc11 	bl	8008aa8 <_free_r>
 800a286:	230c      	movs	r3, #12
 800a288:	f8ca 3000 	str.w	r3, [sl]
 800a28c:	89a3      	ldrh	r3, [r4, #12]
 800a28e:	f04f 30ff 	mov.w	r0, #4294967295
 800a292:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a296:	81a3      	strh	r3, [r4, #12]
 800a298:	e7e9      	b.n	800a26e <__ssputs_r+0x8a>
	...

0800a29c <_svfiprintf_r>:
 800a29c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2a0:	4698      	mov	r8, r3
 800a2a2:	898b      	ldrh	r3, [r1, #12]
 800a2a4:	4607      	mov	r7, r0
 800a2a6:	061b      	lsls	r3, r3, #24
 800a2a8:	460d      	mov	r5, r1
 800a2aa:	4614      	mov	r4, r2
 800a2ac:	b09d      	sub	sp, #116	@ 0x74
 800a2ae:	d510      	bpl.n	800a2d2 <_svfiprintf_r+0x36>
 800a2b0:	690b      	ldr	r3, [r1, #16]
 800a2b2:	b973      	cbnz	r3, 800a2d2 <_svfiprintf_r+0x36>
 800a2b4:	2140      	movs	r1, #64	@ 0x40
 800a2b6:	f7fe fc69 	bl	8008b8c <_malloc_r>
 800a2ba:	6028      	str	r0, [r5, #0]
 800a2bc:	6128      	str	r0, [r5, #16]
 800a2be:	b930      	cbnz	r0, 800a2ce <_svfiprintf_r+0x32>
 800a2c0:	230c      	movs	r3, #12
 800a2c2:	603b      	str	r3, [r7, #0]
 800a2c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a2c8:	b01d      	add	sp, #116	@ 0x74
 800a2ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2ce:	2340      	movs	r3, #64	@ 0x40
 800a2d0:	616b      	str	r3, [r5, #20]
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2d6:	2320      	movs	r3, #32
 800a2d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a2dc:	2330      	movs	r3, #48	@ 0x30
 800a2de:	f04f 0901 	mov.w	r9, #1
 800a2e2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2e6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800a480 <_svfiprintf_r+0x1e4>
 800a2ea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a2ee:	4623      	mov	r3, r4
 800a2f0:	469a      	mov	sl, r3
 800a2f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2f6:	b10a      	cbz	r2, 800a2fc <_svfiprintf_r+0x60>
 800a2f8:	2a25      	cmp	r2, #37	@ 0x25
 800a2fa:	d1f9      	bne.n	800a2f0 <_svfiprintf_r+0x54>
 800a2fc:	ebba 0b04 	subs.w	fp, sl, r4
 800a300:	d00b      	beq.n	800a31a <_svfiprintf_r+0x7e>
 800a302:	465b      	mov	r3, fp
 800a304:	4622      	mov	r2, r4
 800a306:	4629      	mov	r1, r5
 800a308:	4638      	mov	r0, r7
 800a30a:	f7ff ff6b 	bl	800a1e4 <__ssputs_r>
 800a30e:	3001      	adds	r0, #1
 800a310:	f000 80a7 	beq.w	800a462 <_svfiprintf_r+0x1c6>
 800a314:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a316:	445a      	add	r2, fp
 800a318:	9209      	str	r2, [sp, #36]	@ 0x24
 800a31a:	f89a 3000 	ldrb.w	r3, [sl]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	f000 809f 	beq.w	800a462 <_svfiprintf_r+0x1c6>
 800a324:	2300      	movs	r3, #0
 800a326:	f04f 32ff 	mov.w	r2, #4294967295
 800a32a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a32e:	f10a 0a01 	add.w	sl, sl, #1
 800a332:	9304      	str	r3, [sp, #16]
 800a334:	9307      	str	r3, [sp, #28]
 800a336:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a33a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a33c:	4654      	mov	r4, sl
 800a33e:	2205      	movs	r2, #5
 800a340:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a344:	484e      	ldr	r0, [pc, #312]	@ (800a480 <_svfiprintf_r+0x1e4>)
 800a346:	f7fd fd38 	bl	8007dba <memchr>
 800a34a:	9a04      	ldr	r2, [sp, #16]
 800a34c:	b9d8      	cbnz	r0, 800a386 <_svfiprintf_r+0xea>
 800a34e:	06d0      	lsls	r0, r2, #27
 800a350:	bf44      	itt	mi
 800a352:	2320      	movmi	r3, #32
 800a354:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a358:	0711      	lsls	r1, r2, #28
 800a35a:	bf44      	itt	mi
 800a35c:	232b      	movmi	r3, #43	@ 0x2b
 800a35e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a362:	f89a 3000 	ldrb.w	r3, [sl]
 800a366:	2b2a      	cmp	r3, #42	@ 0x2a
 800a368:	d015      	beq.n	800a396 <_svfiprintf_r+0xfa>
 800a36a:	4654      	mov	r4, sl
 800a36c:	2000      	movs	r0, #0
 800a36e:	f04f 0c0a 	mov.w	ip, #10
 800a372:	9a07      	ldr	r2, [sp, #28]
 800a374:	4621      	mov	r1, r4
 800a376:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a37a:	3b30      	subs	r3, #48	@ 0x30
 800a37c:	2b09      	cmp	r3, #9
 800a37e:	d94b      	bls.n	800a418 <_svfiprintf_r+0x17c>
 800a380:	b1b0      	cbz	r0, 800a3b0 <_svfiprintf_r+0x114>
 800a382:	9207      	str	r2, [sp, #28]
 800a384:	e014      	b.n	800a3b0 <_svfiprintf_r+0x114>
 800a386:	eba0 0308 	sub.w	r3, r0, r8
 800a38a:	fa09 f303 	lsl.w	r3, r9, r3
 800a38e:	4313      	orrs	r3, r2
 800a390:	46a2      	mov	sl, r4
 800a392:	9304      	str	r3, [sp, #16]
 800a394:	e7d2      	b.n	800a33c <_svfiprintf_r+0xa0>
 800a396:	9b03      	ldr	r3, [sp, #12]
 800a398:	1d19      	adds	r1, r3, #4
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	9103      	str	r1, [sp, #12]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	bfbb      	ittet	lt
 800a3a2:	425b      	neglt	r3, r3
 800a3a4:	f042 0202 	orrlt.w	r2, r2, #2
 800a3a8:	9307      	strge	r3, [sp, #28]
 800a3aa:	9307      	strlt	r3, [sp, #28]
 800a3ac:	bfb8      	it	lt
 800a3ae:	9204      	strlt	r2, [sp, #16]
 800a3b0:	7823      	ldrb	r3, [r4, #0]
 800a3b2:	2b2e      	cmp	r3, #46	@ 0x2e
 800a3b4:	d10a      	bne.n	800a3cc <_svfiprintf_r+0x130>
 800a3b6:	7863      	ldrb	r3, [r4, #1]
 800a3b8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3ba:	d132      	bne.n	800a422 <_svfiprintf_r+0x186>
 800a3bc:	9b03      	ldr	r3, [sp, #12]
 800a3be:	3402      	adds	r4, #2
 800a3c0:	1d1a      	adds	r2, r3, #4
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	9203      	str	r2, [sp, #12]
 800a3c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a3ca:	9305      	str	r3, [sp, #20]
 800a3cc:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800a484 <_svfiprintf_r+0x1e8>
 800a3d0:	2203      	movs	r2, #3
 800a3d2:	4650      	mov	r0, sl
 800a3d4:	7821      	ldrb	r1, [r4, #0]
 800a3d6:	f7fd fcf0 	bl	8007dba <memchr>
 800a3da:	b138      	cbz	r0, 800a3ec <_svfiprintf_r+0x150>
 800a3dc:	2240      	movs	r2, #64	@ 0x40
 800a3de:	9b04      	ldr	r3, [sp, #16]
 800a3e0:	eba0 000a 	sub.w	r0, r0, sl
 800a3e4:	4082      	lsls	r2, r0
 800a3e6:	4313      	orrs	r3, r2
 800a3e8:	3401      	adds	r4, #1
 800a3ea:	9304      	str	r3, [sp, #16]
 800a3ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3f0:	2206      	movs	r2, #6
 800a3f2:	4825      	ldr	r0, [pc, #148]	@ (800a488 <_svfiprintf_r+0x1ec>)
 800a3f4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a3f8:	f7fd fcdf 	bl	8007dba <memchr>
 800a3fc:	2800      	cmp	r0, #0
 800a3fe:	d036      	beq.n	800a46e <_svfiprintf_r+0x1d2>
 800a400:	4b22      	ldr	r3, [pc, #136]	@ (800a48c <_svfiprintf_r+0x1f0>)
 800a402:	bb1b      	cbnz	r3, 800a44c <_svfiprintf_r+0x1b0>
 800a404:	9b03      	ldr	r3, [sp, #12]
 800a406:	3307      	adds	r3, #7
 800a408:	f023 0307 	bic.w	r3, r3, #7
 800a40c:	3308      	adds	r3, #8
 800a40e:	9303      	str	r3, [sp, #12]
 800a410:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a412:	4433      	add	r3, r6
 800a414:	9309      	str	r3, [sp, #36]	@ 0x24
 800a416:	e76a      	b.n	800a2ee <_svfiprintf_r+0x52>
 800a418:	460c      	mov	r4, r1
 800a41a:	2001      	movs	r0, #1
 800a41c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a420:	e7a8      	b.n	800a374 <_svfiprintf_r+0xd8>
 800a422:	2300      	movs	r3, #0
 800a424:	f04f 0c0a 	mov.w	ip, #10
 800a428:	4619      	mov	r1, r3
 800a42a:	3401      	adds	r4, #1
 800a42c:	9305      	str	r3, [sp, #20]
 800a42e:	4620      	mov	r0, r4
 800a430:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a434:	3a30      	subs	r2, #48	@ 0x30
 800a436:	2a09      	cmp	r2, #9
 800a438:	d903      	bls.n	800a442 <_svfiprintf_r+0x1a6>
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d0c6      	beq.n	800a3cc <_svfiprintf_r+0x130>
 800a43e:	9105      	str	r1, [sp, #20]
 800a440:	e7c4      	b.n	800a3cc <_svfiprintf_r+0x130>
 800a442:	4604      	mov	r4, r0
 800a444:	2301      	movs	r3, #1
 800a446:	fb0c 2101 	mla	r1, ip, r1, r2
 800a44a:	e7f0      	b.n	800a42e <_svfiprintf_r+0x192>
 800a44c:	ab03      	add	r3, sp, #12
 800a44e:	9300      	str	r3, [sp, #0]
 800a450:	462a      	mov	r2, r5
 800a452:	4638      	mov	r0, r7
 800a454:	4b0e      	ldr	r3, [pc, #56]	@ (800a490 <_svfiprintf_r+0x1f4>)
 800a456:	a904      	add	r1, sp, #16
 800a458:	f7fc fbf6 	bl	8006c48 <_printf_float>
 800a45c:	1c42      	adds	r2, r0, #1
 800a45e:	4606      	mov	r6, r0
 800a460:	d1d6      	bne.n	800a410 <_svfiprintf_r+0x174>
 800a462:	89ab      	ldrh	r3, [r5, #12]
 800a464:	065b      	lsls	r3, r3, #25
 800a466:	f53f af2d 	bmi.w	800a2c4 <_svfiprintf_r+0x28>
 800a46a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a46c:	e72c      	b.n	800a2c8 <_svfiprintf_r+0x2c>
 800a46e:	ab03      	add	r3, sp, #12
 800a470:	9300      	str	r3, [sp, #0]
 800a472:	462a      	mov	r2, r5
 800a474:	4638      	mov	r0, r7
 800a476:	4b06      	ldr	r3, [pc, #24]	@ (800a490 <_svfiprintf_r+0x1f4>)
 800a478:	a904      	add	r1, sp, #16
 800a47a:	f7fc fe83 	bl	8007184 <_printf_i>
 800a47e:	e7ed      	b.n	800a45c <_svfiprintf_r+0x1c0>
 800a480:	0800b607 	.word	0x0800b607
 800a484:	0800b60d 	.word	0x0800b60d
 800a488:	0800b611 	.word	0x0800b611
 800a48c:	08006c49 	.word	0x08006c49
 800a490:	0800a1e5 	.word	0x0800a1e5

0800a494 <__sfputc_r>:
 800a494:	6893      	ldr	r3, [r2, #8]
 800a496:	b410      	push	{r4}
 800a498:	3b01      	subs	r3, #1
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	6093      	str	r3, [r2, #8]
 800a49e:	da07      	bge.n	800a4b0 <__sfputc_r+0x1c>
 800a4a0:	6994      	ldr	r4, [r2, #24]
 800a4a2:	42a3      	cmp	r3, r4
 800a4a4:	db01      	blt.n	800a4aa <__sfputc_r+0x16>
 800a4a6:	290a      	cmp	r1, #10
 800a4a8:	d102      	bne.n	800a4b0 <__sfputc_r+0x1c>
 800a4aa:	bc10      	pop	{r4}
 800a4ac:	f7fd bb71 	b.w	8007b92 <__swbuf_r>
 800a4b0:	6813      	ldr	r3, [r2, #0]
 800a4b2:	1c58      	adds	r0, r3, #1
 800a4b4:	6010      	str	r0, [r2, #0]
 800a4b6:	7019      	strb	r1, [r3, #0]
 800a4b8:	4608      	mov	r0, r1
 800a4ba:	bc10      	pop	{r4}
 800a4bc:	4770      	bx	lr

0800a4be <__sfputs_r>:
 800a4be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4c0:	4606      	mov	r6, r0
 800a4c2:	460f      	mov	r7, r1
 800a4c4:	4614      	mov	r4, r2
 800a4c6:	18d5      	adds	r5, r2, r3
 800a4c8:	42ac      	cmp	r4, r5
 800a4ca:	d101      	bne.n	800a4d0 <__sfputs_r+0x12>
 800a4cc:	2000      	movs	r0, #0
 800a4ce:	e007      	b.n	800a4e0 <__sfputs_r+0x22>
 800a4d0:	463a      	mov	r2, r7
 800a4d2:	4630      	mov	r0, r6
 800a4d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4d8:	f7ff ffdc 	bl	800a494 <__sfputc_r>
 800a4dc:	1c43      	adds	r3, r0, #1
 800a4de:	d1f3      	bne.n	800a4c8 <__sfputs_r+0xa>
 800a4e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a4e4 <_vfiprintf_r>:
 800a4e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4e8:	460d      	mov	r5, r1
 800a4ea:	4614      	mov	r4, r2
 800a4ec:	4698      	mov	r8, r3
 800a4ee:	4606      	mov	r6, r0
 800a4f0:	b09d      	sub	sp, #116	@ 0x74
 800a4f2:	b118      	cbz	r0, 800a4fc <_vfiprintf_r+0x18>
 800a4f4:	6a03      	ldr	r3, [r0, #32]
 800a4f6:	b90b      	cbnz	r3, 800a4fc <_vfiprintf_r+0x18>
 800a4f8:	f7fd f9f8 	bl	80078ec <__sinit>
 800a4fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a4fe:	07d9      	lsls	r1, r3, #31
 800a500:	d405      	bmi.n	800a50e <_vfiprintf_r+0x2a>
 800a502:	89ab      	ldrh	r3, [r5, #12]
 800a504:	059a      	lsls	r2, r3, #22
 800a506:	d402      	bmi.n	800a50e <_vfiprintf_r+0x2a>
 800a508:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a50a:	f7fd fc54 	bl	8007db6 <__retarget_lock_acquire_recursive>
 800a50e:	89ab      	ldrh	r3, [r5, #12]
 800a510:	071b      	lsls	r3, r3, #28
 800a512:	d501      	bpl.n	800a518 <_vfiprintf_r+0x34>
 800a514:	692b      	ldr	r3, [r5, #16]
 800a516:	b99b      	cbnz	r3, 800a540 <_vfiprintf_r+0x5c>
 800a518:	4629      	mov	r1, r5
 800a51a:	4630      	mov	r0, r6
 800a51c:	f7fd fb78 	bl	8007c10 <__swsetup_r>
 800a520:	b170      	cbz	r0, 800a540 <_vfiprintf_r+0x5c>
 800a522:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a524:	07dc      	lsls	r4, r3, #31
 800a526:	d504      	bpl.n	800a532 <_vfiprintf_r+0x4e>
 800a528:	f04f 30ff 	mov.w	r0, #4294967295
 800a52c:	b01d      	add	sp, #116	@ 0x74
 800a52e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a532:	89ab      	ldrh	r3, [r5, #12]
 800a534:	0598      	lsls	r0, r3, #22
 800a536:	d4f7      	bmi.n	800a528 <_vfiprintf_r+0x44>
 800a538:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a53a:	f7fd fc3d 	bl	8007db8 <__retarget_lock_release_recursive>
 800a53e:	e7f3      	b.n	800a528 <_vfiprintf_r+0x44>
 800a540:	2300      	movs	r3, #0
 800a542:	9309      	str	r3, [sp, #36]	@ 0x24
 800a544:	2320      	movs	r3, #32
 800a546:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a54a:	2330      	movs	r3, #48	@ 0x30
 800a54c:	f04f 0901 	mov.w	r9, #1
 800a550:	f8cd 800c 	str.w	r8, [sp, #12]
 800a554:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a700 <_vfiprintf_r+0x21c>
 800a558:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a55c:	4623      	mov	r3, r4
 800a55e:	469a      	mov	sl, r3
 800a560:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a564:	b10a      	cbz	r2, 800a56a <_vfiprintf_r+0x86>
 800a566:	2a25      	cmp	r2, #37	@ 0x25
 800a568:	d1f9      	bne.n	800a55e <_vfiprintf_r+0x7a>
 800a56a:	ebba 0b04 	subs.w	fp, sl, r4
 800a56e:	d00b      	beq.n	800a588 <_vfiprintf_r+0xa4>
 800a570:	465b      	mov	r3, fp
 800a572:	4622      	mov	r2, r4
 800a574:	4629      	mov	r1, r5
 800a576:	4630      	mov	r0, r6
 800a578:	f7ff ffa1 	bl	800a4be <__sfputs_r>
 800a57c:	3001      	adds	r0, #1
 800a57e:	f000 80a7 	beq.w	800a6d0 <_vfiprintf_r+0x1ec>
 800a582:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a584:	445a      	add	r2, fp
 800a586:	9209      	str	r2, [sp, #36]	@ 0x24
 800a588:	f89a 3000 	ldrb.w	r3, [sl]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	f000 809f 	beq.w	800a6d0 <_vfiprintf_r+0x1ec>
 800a592:	2300      	movs	r3, #0
 800a594:	f04f 32ff 	mov.w	r2, #4294967295
 800a598:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a59c:	f10a 0a01 	add.w	sl, sl, #1
 800a5a0:	9304      	str	r3, [sp, #16]
 800a5a2:	9307      	str	r3, [sp, #28]
 800a5a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a5a8:	931a      	str	r3, [sp, #104]	@ 0x68
 800a5aa:	4654      	mov	r4, sl
 800a5ac:	2205      	movs	r2, #5
 800a5ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5b2:	4853      	ldr	r0, [pc, #332]	@ (800a700 <_vfiprintf_r+0x21c>)
 800a5b4:	f7fd fc01 	bl	8007dba <memchr>
 800a5b8:	9a04      	ldr	r2, [sp, #16]
 800a5ba:	b9d8      	cbnz	r0, 800a5f4 <_vfiprintf_r+0x110>
 800a5bc:	06d1      	lsls	r1, r2, #27
 800a5be:	bf44      	itt	mi
 800a5c0:	2320      	movmi	r3, #32
 800a5c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a5c6:	0713      	lsls	r3, r2, #28
 800a5c8:	bf44      	itt	mi
 800a5ca:	232b      	movmi	r3, #43	@ 0x2b
 800a5cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a5d0:	f89a 3000 	ldrb.w	r3, [sl]
 800a5d4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a5d6:	d015      	beq.n	800a604 <_vfiprintf_r+0x120>
 800a5d8:	4654      	mov	r4, sl
 800a5da:	2000      	movs	r0, #0
 800a5dc:	f04f 0c0a 	mov.w	ip, #10
 800a5e0:	9a07      	ldr	r2, [sp, #28]
 800a5e2:	4621      	mov	r1, r4
 800a5e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5e8:	3b30      	subs	r3, #48	@ 0x30
 800a5ea:	2b09      	cmp	r3, #9
 800a5ec:	d94b      	bls.n	800a686 <_vfiprintf_r+0x1a2>
 800a5ee:	b1b0      	cbz	r0, 800a61e <_vfiprintf_r+0x13a>
 800a5f0:	9207      	str	r2, [sp, #28]
 800a5f2:	e014      	b.n	800a61e <_vfiprintf_r+0x13a>
 800a5f4:	eba0 0308 	sub.w	r3, r0, r8
 800a5f8:	fa09 f303 	lsl.w	r3, r9, r3
 800a5fc:	4313      	orrs	r3, r2
 800a5fe:	46a2      	mov	sl, r4
 800a600:	9304      	str	r3, [sp, #16]
 800a602:	e7d2      	b.n	800a5aa <_vfiprintf_r+0xc6>
 800a604:	9b03      	ldr	r3, [sp, #12]
 800a606:	1d19      	adds	r1, r3, #4
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	9103      	str	r1, [sp, #12]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	bfbb      	ittet	lt
 800a610:	425b      	neglt	r3, r3
 800a612:	f042 0202 	orrlt.w	r2, r2, #2
 800a616:	9307      	strge	r3, [sp, #28]
 800a618:	9307      	strlt	r3, [sp, #28]
 800a61a:	bfb8      	it	lt
 800a61c:	9204      	strlt	r2, [sp, #16]
 800a61e:	7823      	ldrb	r3, [r4, #0]
 800a620:	2b2e      	cmp	r3, #46	@ 0x2e
 800a622:	d10a      	bne.n	800a63a <_vfiprintf_r+0x156>
 800a624:	7863      	ldrb	r3, [r4, #1]
 800a626:	2b2a      	cmp	r3, #42	@ 0x2a
 800a628:	d132      	bne.n	800a690 <_vfiprintf_r+0x1ac>
 800a62a:	9b03      	ldr	r3, [sp, #12]
 800a62c:	3402      	adds	r4, #2
 800a62e:	1d1a      	adds	r2, r3, #4
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	9203      	str	r2, [sp, #12]
 800a634:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a638:	9305      	str	r3, [sp, #20]
 800a63a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a704 <_vfiprintf_r+0x220>
 800a63e:	2203      	movs	r2, #3
 800a640:	4650      	mov	r0, sl
 800a642:	7821      	ldrb	r1, [r4, #0]
 800a644:	f7fd fbb9 	bl	8007dba <memchr>
 800a648:	b138      	cbz	r0, 800a65a <_vfiprintf_r+0x176>
 800a64a:	2240      	movs	r2, #64	@ 0x40
 800a64c:	9b04      	ldr	r3, [sp, #16]
 800a64e:	eba0 000a 	sub.w	r0, r0, sl
 800a652:	4082      	lsls	r2, r0
 800a654:	4313      	orrs	r3, r2
 800a656:	3401      	adds	r4, #1
 800a658:	9304      	str	r3, [sp, #16]
 800a65a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a65e:	2206      	movs	r2, #6
 800a660:	4829      	ldr	r0, [pc, #164]	@ (800a708 <_vfiprintf_r+0x224>)
 800a662:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a666:	f7fd fba8 	bl	8007dba <memchr>
 800a66a:	2800      	cmp	r0, #0
 800a66c:	d03f      	beq.n	800a6ee <_vfiprintf_r+0x20a>
 800a66e:	4b27      	ldr	r3, [pc, #156]	@ (800a70c <_vfiprintf_r+0x228>)
 800a670:	bb1b      	cbnz	r3, 800a6ba <_vfiprintf_r+0x1d6>
 800a672:	9b03      	ldr	r3, [sp, #12]
 800a674:	3307      	adds	r3, #7
 800a676:	f023 0307 	bic.w	r3, r3, #7
 800a67a:	3308      	adds	r3, #8
 800a67c:	9303      	str	r3, [sp, #12]
 800a67e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a680:	443b      	add	r3, r7
 800a682:	9309      	str	r3, [sp, #36]	@ 0x24
 800a684:	e76a      	b.n	800a55c <_vfiprintf_r+0x78>
 800a686:	460c      	mov	r4, r1
 800a688:	2001      	movs	r0, #1
 800a68a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a68e:	e7a8      	b.n	800a5e2 <_vfiprintf_r+0xfe>
 800a690:	2300      	movs	r3, #0
 800a692:	f04f 0c0a 	mov.w	ip, #10
 800a696:	4619      	mov	r1, r3
 800a698:	3401      	adds	r4, #1
 800a69a:	9305      	str	r3, [sp, #20]
 800a69c:	4620      	mov	r0, r4
 800a69e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a6a2:	3a30      	subs	r2, #48	@ 0x30
 800a6a4:	2a09      	cmp	r2, #9
 800a6a6:	d903      	bls.n	800a6b0 <_vfiprintf_r+0x1cc>
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d0c6      	beq.n	800a63a <_vfiprintf_r+0x156>
 800a6ac:	9105      	str	r1, [sp, #20]
 800a6ae:	e7c4      	b.n	800a63a <_vfiprintf_r+0x156>
 800a6b0:	4604      	mov	r4, r0
 800a6b2:	2301      	movs	r3, #1
 800a6b4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a6b8:	e7f0      	b.n	800a69c <_vfiprintf_r+0x1b8>
 800a6ba:	ab03      	add	r3, sp, #12
 800a6bc:	9300      	str	r3, [sp, #0]
 800a6be:	462a      	mov	r2, r5
 800a6c0:	4630      	mov	r0, r6
 800a6c2:	4b13      	ldr	r3, [pc, #76]	@ (800a710 <_vfiprintf_r+0x22c>)
 800a6c4:	a904      	add	r1, sp, #16
 800a6c6:	f7fc fabf 	bl	8006c48 <_printf_float>
 800a6ca:	4607      	mov	r7, r0
 800a6cc:	1c78      	adds	r0, r7, #1
 800a6ce:	d1d6      	bne.n	800a67e <_vfiprintf_r+0x19a>
 800a6d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a6d2:	07d9      	lsls	r1, r3, #31
 800a6d4:	d405      	bmi.n	800a6e2 <_vfiprintf_r+0x1fe>
 800a6d6:	89ab      	ldrh	r3, [r5, #12]
 800a6d8:	059a      	lsls	r2, r3, #22
 800a6da:	d402      	bmi.n	800a6e2 <_vfiprintf_r+0x1fe>
 800a6dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a6de:	f7fd fb6b 	bl	8007db8 <__retarget_lock_release_recursive>
 800a6e2:	89ab      	ldrh	r3, [r5, #12]
 800a6e4:	065b      	lsls	r3, r3, #25
 800a6e6:	f53f af1f 	bmi.w	800a528 <_vfiprintf_r+0x44>
 800a6ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a6ec:	e71e      	b.n	800a52c <_vfiprintf_r+0x48>
 800a6ee:	ab03      	add	r3, sp, #12
 800a6f0:	9300      	str	r3, [sp, #0]
 800a6f2:	462a      	mov	r2, r5
 800a6f4:	4630      	mov	r0, r6
 800a6f6:	4b06      	ldr	r3, [pc, #24]	@ (800a710 <_vfiprintf_r+0x22c>)
 800a6f8:	a904      	add	r1, sp, #16
 800a6fa:	f7fc fd43 	bl	8007184 <_printf_i>
 800a6fe:	e7e4      	b.n	800a6ca <_vfiprintf_r+0x1e6>
 800a700:	0800b607 	.word	0x0800b607
 800a704:	0800b60d 	.word	0x0800b60d
 800a708:	0800b611 	.word	0x0800b611
 800a70c:	08006c49 	.word	0x08006c49
 800a710:	0800a4bf 	.word	0x0800a4bf

0800a714 <__sflush_r>:
 800a714:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a71a:	0716      	lsls	r6, r2, #28
 800a71c:	4605      	mov	r5, r0
 800a71e:	460c      	mov	r4, r1
 800a720:	d454      	bmi.n	800a7cc <__sflush_r+0xb8>
 800a722:	684b      	ldr	r3, [r1, #4]
 800a724:	2b00      	cmp	r3, #0
 800a726:	dc02      	bgt.n	800a72e <__sflush_r+0x1a>
 800a728:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	dd48      	ble.n	800a7c0 <__sflush_r+0xac>
 800a72e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a730:	2e00      	cmp	r6, #0
 800a732:	d045      	beq.n	800a7c0 <__sflush_r+0xac>
 800a734:	2300      	movs	r3, #0
 800a736:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a73a:	682f      	ldr	r7, [r5, #0]
 800a73c:	6a21      	ldr	r1, [r4, #32]
 800a73e:	602b      	str	r3, [r5, #0]
 800a740:	d030      	beq.n	800a7a4 <__sflush_r+0x90>
 800a742:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a744:	89a3      	ldrh	r3, [r4, #12]
 800a746:	0759      	lsls	r1, r3, #29
 800a748:	d505      	bpl.n	800a756 <__sflush_r+0x42>
 800a74a:	6863      	ldr	r3, [r4, #4]
 800a74c:	1ad2      	subs	r2, r2, r3
 800a74e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a750:	b10b      	cbz	r3, 800a756 <__sflush_r+0x42>
 800a752:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a754:	1ad2      	subs	r2, r2, r3
 800a756:	2300      	movs	r3, #0
 800a758:	4628      	mov	r0, r5
 800a75a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a75c:	6a21      	ldr	r1, [r4, #32]
 800a75e:	47b0      	blx	r6
 800a760:	1c43      	adds	r3, r0, #1
 800a762:	89a3      	ldrh	r3, [r4, #12]
 800a764:	d106      	bne.n	800a774 <__sflush_r+0x60>
 800a766:	6829      	ldr	r1, [r5, #0]
 800a768:	291d      	cmp	r1, #29
 800a76a:	d82b      	bhi.n	800a7c4 <__sflush_r+0xb0>
 800a76c:	4a28      	ldr	r2, [pc, #160]	@ (800a810 <__sflush_r+0xfc>)
 800a76e:	40ca      	lsrs	r2, r1
 800a770:	07d6      	lsls	r6, r2, #31
 800a772:	d527      	bpl.n	800a7c4 <__sflush_r+0xb0>
 800a774:	2200      	movs	r2, #0
 800a776:	6062      	str	r2, [r4, #4]
 800a778:	6922      	ldr	r2, [r4, #16]
 800a77a:	04d9      	lsls	r1, r3, #19
 800a77c:	6022      	str	r2, [r4, #0]
 800a77e:	d504      	bpl.n	800a78a <__sflush_r+0x76>
 800a780:	1c42      	adds	r2, r0, #1
 800a782:	d101      	bne.n	800a788 <__sflush_r+0x74>
 800a784:	682b      	ldr	r3, [r5, #0]
 800a786:	b903      	cbnz	r3, 800a78a <__sflush_r+0x76>
 800a788:	6560      	str	r0, [r4, #84]	@ 0x54
 800a78a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a78c:	602f      	str	r7, [r5, #0]
 800a78e:	b1b9      	cbz	r1, 800a7c0 <__sflush_r+0xac>
 800a790:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a794:	4299      	cmp	r1, r3
 800a796:	d002      	beq.n	800a79e <__sflush_r+0x8a>
 800a798:	4628      	mov	r0, r5
 800a79a:	f7fe f985 	bl	8008aa8 <_free_r>
 800a79e:	2300      	movs	r3, #0
 800a7a0:	6363      	str	r3, [r4, #52]	@ 0x34
 800a7a2:	e00d      	b.n	800a7c0 <__sflush_r+0xac>
 800a7a4:	2301      	movs	r3, #1
 800a7a6:	4628      	mov	r0, r5
 800a7a8:	47b0      	blx	r6
 800a7aa:	4602      	mov	r2, r0
 800a7ac:	1c50      	adds	r0, r2, #1
 800a7ae:	d1c9      	bne.n	800a744 <__sflush_r+0x30>
 800a7b0:	682b      	ldr	r3, [r5, #0]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d0c6      	beq.n	800a744 <__sflush_r+0x30>
 800a7b6:	2b1d      	cmp	r3, #29
 800a7b8:	d001      	beq.n	800a7be <__sflush_r+0xaa>
 800a7ba:	2b16      	cmp	r3, #22
 800a7bc:	d11d      	bne.n	800a7fa <__sflush_r+0xe6>
 800a7be:	602f      	str	r7, [r5, #0]
 800a7c0:	2000      	movs	r0, #0
 800a7c2:	e021      	b.n	800a808 <__sflush_r+0xf4>
 800a7c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a7c8:	b21b      	sxth	r3, r3
 800a7ca:	e01a      	b.n	800a802 <__sflush_r+0xee>
 800a7cc:	690f      	ldr	r7, [r1, #16]
 800a7ce:	2f00      	cmp	r7, #0
 800a7d0:	d0f6      	beq.n	800a7c0 <__sflush_r+0xac>
 800a7d2:	0793      	lsls	r3, r2, #30
 800a7d4:	bf18      	it	ne
 800a7d6:	2300      	movne	r3, #0
 800a7d8:	680e      	ldr	r6, [r1, #0]
 800a7da:	bf08      	it	eq
 800a7dc:	694b      	ldreq	r3, [r1, #20]
 800a7de:	1bf6      	subs	r6, r6, r7
 800a7e0:	600f      	str	r7, [r1, #0]
 800a7e2:	608b      	str	r3, [r1, #8]
 800a7e4:	2e00      	cmp	r6, #0
 800a7e6:	ddeb      	ble.n	800a7c0 <__sflush_r+0xac>
 800a7e8:	4633      	mov	r3, r6
 800a7ea:	463a      	mov	r2, r7
 800a7ec:	4628      	mov	r0, r5
 800a7ee:	6a21      	ldr	r1, [r4, #32]
 800a7f0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a7f4:	47e0      	blx	ip
 800a7f6:	2800      	cmp	r0, #0
 800a7f8:	dc07      	bgt.n	800a80a <__sflush_r+0xf6>
 800a7fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a802:	f04f 30ff 	mov.w	r0, #4294967295
 800a806:	81a3      	strh	r3, [r4, #12]
 800a808:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a80a:	4407      	add	r7, r0
 800a80c:	1a36      	subs	r6, r6, r0
 800a80e:	e7e9      	b.n	800a7e4 <__sflush_r+0xd0>
 800a810:	20400001 	.word	0x20400001

0800a814 <_fflush_r>:
 800a814:	b538      	push	{r3, r4, r5, lr}
 800a816:	690b      	ldr	r3, [r1, #16]
 800a818:	4605      	mov	r5, r0
 800a81a:	460c      	mov	r4, r1
 800a81c:	b913      	cbnz	r3, 800a824 <_fflush_r+0x10>
 800a81e:	2500      	movs	r5, #0
 800a820:	4628      	mov	r0, r5
 800a822:	bd38      	pop	{r3, r4, r5, pc}
 800a824:	b118      	cbz	r0, 800a82e <_fflush_r+0x1a>
 800a826:	6a03      	ldr	r3, [r0, #32]
 800a828:	b90b      	cbnz	r3, 800a82e <_fflush_r+0x1a>
 800a82a:	f7fd f85f 	bl	80078ec <__sinit>
 800a82e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d0f3      	beq.n	800a81e <_fflush_r+0xa>
 800a836:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a838:	07d0      	lsls	r0, r2, #31
 800a83a:	d404      	bmi.n	800a846 <_fflush_r+0x32>
 800a83c:	0599      	lsls	r1, r3, #22
 800a83e:	d402      	bmi.n	800a846 <_fflush_r+0x32>
 800a840:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a842:	f7fd fab8 	bl	8007db6 <__retarget_lock_acquire_recursive>
 800a846:	4628      	mov	r0, r5
 800a848:	4621      	mov	r1, r4
 800a84a:	f7ff ff63 	bl	800a714 <__sflush_r>
 800a84e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a850:	4605      	mov	r5, r0
 800a852:	07da      	lsls	r2, r3, #31
 800a854:	d4e4      	bmi.n	800a820 <_fflush_r+0xc>
 800a856:	89a3      	ldrh	r3, [r4, #12]
 800a858:	059b      	lsls	r3, r3, #22
 800a85a:	d4e1      	bmi.n	800a820 <_fflush_r+0xc>
 800a85c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a85e:	f7fd faab 	bl	8007db8 <__retarget_lock_release_recursive>
 800a862:	e7dd      	b.n	800a820 <_fflush_r+0xc>

0800a864 <__swhatbuf_r>:
 800a864:	b570      	push	{r4, r5, r6, lr}
 800a866:	460c      	mov	r4, r1
 800a868:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a86c:	4615      	mov	r5, r2
 800a86e:	2900      	cmp	r1, #0
 800a870:	461e      	mov	r6, r3
 800a872:	b096      	sub	sp, #88	@ 0x58
 800a874:	da0c      	bge.n	800a890 <__swhatbuf_r+0x2c>
 800a876:	89a3      	ldrh	r3, [r4, #12]
 800a878:	2100      	movs	r1, #0
 800a87a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a87e:	bf14      	ite	ne
 800a880:	2340      	movne	r3, #64	@ 0x40
 800a882:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a886:	2000      	movs	r0, #0
 800a888:	6031      	str	r1, [r6, #0]
 800a88a:	602b      	str	r3, [r5, #0]
 800a88c:	b016      	add	sp, #88	@ 0x58
 800a88e:	bd70      	pop	{r4, r5, r6, pc}
 800a890:	466a      	mov	r2, sp
 800a892:	f000 f8a5 	bl	800a9e0 <_fstat_r>
 800a896:	2800      	cmp	r0, #0
 800a898:	dbed      	blt.n	800a876 <__swhatbuf_r+0x12>
 800a89a:	9901      	ldr	r1, [sp, #4]
 800a89c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a8a0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a8a4:	4259      	negs	r1, r3
 800a8a6:	4159      	adcs	r1, r3
 800a8a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a8ac:	e7eb      	b.n	800a886 <__swhatbuf_r+0x22>

0800a8ae <__smakebuf_r>:
 800a8ae:	898b      	ldrh	r3, [r1, #12]
 800a8b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a8b2:	079d      	lsls	r5, r3, #30
 800a8b4:	4606      	mov	r6, r0
 800a8b6:	460c      	mov	r4, r1
 800a8b8:	d507      	bpl.n	800a8ca <__smakebuf_r+0x1c>
 800a8ba:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a8be:	6023      	str	r3, [r4, #0]
 800a8c0:	6123      	str	r3, [r4, #16]
 800a8c2:	2301      	movs	r3, #1
 800a8c4:	6163      	str	r3, [r4, #20]
 800a8c6:	b003      	add	sp, #12
 800a8c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8ca:	466a      	mov	r2, sp
 800a8cc:	ab01      	add	r3, sp, #4
 800a8ce:	f7ff ffc9 	bl	800a864 <__swhatbuf_r>
 800a8d2:	9f00      	ldr	r7, [sp, #0]
 800a8d4:	4605      	mov	r5, r0
 800a8d6:	4639      	mov	r1, r7
 800a8d8:	4630      	mov	r0, r6
 800a8da:	f7fe f957 	bl	8008b8c <_malloc_r>
 800a8de:	b948      	cbnz	r0, 800a8f4 <__smakebuf_r+0x46>
 800a8e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8e4:	059a      	lsls	r2, r3, #22
 800a8e6:	d4ee      	bmi.n	800a8c6 <__smakebuf_r+0x18>
 800a8e8:	f023 0303 	bic.w	r3, r3, #3
 800a8ec:	f043 0302 	orr.w	r3, r3, #2
 800a8f0:	81a3      	strh	r3, [r4, #12]
 800a8f2:	e7e2      	b.n	800a8ba <__smakebuf_r+0xc>
 800a8f4:	89a3      	ldrh	r3, [r4, #12]
 800a8f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a8fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8fe:	81a3      	strh	r3, [r4, #12]
 800a900:	9b01      	ldr	r3, [sp, #4]
 800a902:	6020      	str	r0, [r4, #0]
 800a904:	b15b      	cbz	r3, 800a91e <__smakebuf_r+0x70>
 800a906:	4630      	mov	r0, r6
 800a908:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a90c:	f000 f87a 	bl	800aa04 <_isatty_r>
 800a910:	b128      	cbz	r0, 800a91e <__smakebuf_r+0x70>
 800a912:	89a3      	ldrh	r3, [r4, #12]
 800a914:	f023 0303 	bic.w	r3, r3, #3
 800a918:	f043 0301 	orr.w	r3, r3, #1
 800a91c:	81a3      	strh	r3, [r4, #12]
 800a91e:	89a3      	ldrh	r3, [r4, #12]
 800a920:	431d      	orrs	r5, r3
 800a922:	81a5      	strh	r5, [r4, #12]
 800a924:	e7cf      	b.n	800a8c6 <__smakebuf_r+0x18>

0800a926 <memmove>:
 800a926:	4288      	cmp	r0, r1
 800a928:	b510      	push	{r4, lr}
 800a92a:	eb01 0402 	add.w	r4, r1, r2
 800a92e:	d902      	bls.n	800a936 <memmove+0x10>
 800a930:	4284      	cmp	r4, r0
 800a932:	4623      	mov	r3, r4
 800a934:	d807      	bhi.n	800a946 <memmove+0x20>
 800a936:	1e43      	subs	r3, r0, #1
 800a938:	42a1      	cmp	r1, r4
 800a93a:	d008      	beq.n	800a94e <memmove+0x28>
 800a93c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a940:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a944:	e7f8      	b.n	800a938 <memmove+0x12>
 800a946:	4601      	mov	r1, r0
 800a948:	4402      	add	r2, r0
 800a94a:	428a      	cmp	r2, r1
 800a94c:	d100      	bne.n	800a950 <memmove+0x2a>
 800a94e:	bd10      	pop	{r4, pc}
 800a950:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a954:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a958:	e7f7      	b.n	800a94a <memmove+0x24>

0800a95a <strncmp>:
 800a95a:	b510      	push	{r4, lr}
 800a95c:	b16a      	cbz	r2, 800a97a <strncmp+0x20>
 800a95e:	3901      	subs	r1, #1
 800a960:	1884      	adds	r4, r0, r2
 800a962:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a966:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a96a:	429a      	cmp	r2, r3
 800a96c:	d103      	bne.n	800a976 <strncmp+0x1c>
 800a96e:	42a0      	cmp	r0, r4
 800a970:	d001      	beq.n	800a976 <strncmp+0x1c>
 800a972:	2a00      	cmp	r2, #0
 800a974:	d1f5      	bne.n	800a962 <strncmp+0x8>
 800a976:	1ad0      	subs	r0, r2, r3
 800a978:	bd10      	pop	{r4, pc}
 800a97a:	4610      	mov	r0, r2
 800a97c:	e7fc      	b.n	800a978 <strncmp+0x1e>

0800a97e <_raise_r>:
 800a97e:	291f      	cmp	r1, #31
 800a980:	b538      	push	{r3, r4, r5, lr}
 800a982:	4605      	mov	r5, r0
 800a984:	460c      	mov	r4, r1
 800a986:	d904      	bls.n	800a992 <_raise_r+0x14>
 800a988:	2316      	movs	r3, #22
 800a98a:	6003      	str	r3, [r0, #0]
 800a98c:	f04f 30ff 	mov.w	r0, #4294967295
 800a990:	bd38      	pop	{r3, r4, r5, pc}
 800a992:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a994:	b112      	cbz	r2, 800a99c <_raise_r+0x1e>
 800a996:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a99a:	b94b      	cbnz	r3, 800a9b0 <_raise_r+0x32>
 800a99c:	4628      	mov	r0, r5
 800a99e:	f000 f853 	bl	800aa48 <_getpid_r>
 800a9a2:	4622      	mov	r2, r4
 800a9a4:	4601      	mov	r1, r0
 800a9a6:	4628      	mov	r0, r5
 800a9a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a9ac:	f000 b83a 	b.w	800aa24 <_kill_r>
 800a9b0:	2b01      	cmp	r3, #1
 800a9b2:	d00a      	beq.n	800a9ca <_raise_r+0x4c>
 800a9b4:	1c59      	adds	r1, r3, #1
 800a9b6:	d103      	bne.n	800a9c0 <_raise_r+0x42>
 800a9b8:	2316      	movs	r3, #22
 800a9ba:	6003      	str	r3, [r0, #0]
 800a9bc:	2001      	movs	r0, #1
 800a9be:	e7e7      	b.n	800a990 <_raise_r+0x12>
 800a9c0:	2100      	movs	r1, #0
 800a9c2:	4620      	mov	r0, r4
 800a9c4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a9c8:	4798      	blx	r3
 800a9ca:	2000      	movs	r0, #0
 800a9cc:	e7e0      	b.n	800a990 <_raise_r+0x12>
	...

0800a9d0 <raise>:
 800a9d0:	4b02      	ldr	r3, [pc, #8]	@ (800a9dc <raise+0xc>)
 800a9d2:	4601      	mov	r1, r0
 800a9d4:	6818      	ldr	r0, [r3, #0]
 800a9d6:	f7ff bfd2 	b.w	800a97e <_raise_r>
 800a9da:	bf00      	nop
 800a9dc:	20000020 	.word	0x20000020

0800a9e0 <_fstat_r>:
 800a9e0:	b538      	push	{r3, r4, r5, lr}
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	4d06      	ldr	r5, [pc, #24]	@ (800aa00 <_fstat_r+0x20>)
 800a9e6:	4604      	mov	r4, r0
 800a9e8:	4608      	mov	r0, r1
 800a9ea:	4611      	mov	r1, r2
 800a9ec:	602b      	str	r3, [r5, #0]
 800a9ee:	f7f7 fbb7 	bl	8002160 <_fstat>
 800a9f2:	1c43      	adds	r3, r0, #1
 800a9f4:	d102      	bne.n	800a9fc <_fstat_r+0x1c>
 800a9f6:	682b      	ldr	r3, [r5, #0]
 800a9f8:	b103      	cbz	r3, 800a9fc <_fstat_r+0x1c>
 800a9fa:	6023      	str	r3, [r4, #0]
 800a9fc:	bd38      	pop	{r3, r4, r5, pc}
 800a9fe:	bf00      	nop
 800aa00:	200004f4 	.word	0x200004f4

0800aa04 <_isatty_r>:
 800aa04:	b538      	push	{r3, r4, r5, lr}
 800aa06:	2300      	movs	r3, #0
 800aa08:	4d05      	ldr	r5, [pc, #20]	@ (800aa20 <_isatty_r+0x1c>)
 800aa0a:	4604      	mov	r4, r0
 800aa0c:	4608      	mov	r0, r1
 800aa0e:	602b      	str	r3, [r5, #0]
 800aa10:	f7f7 fbb5 	bl	800217e <_isatty>
 800aa14:	1c43      	adds	r3, r0, #1
 800aa16:	d102      	bne.n	800aa1e <_isatty_r+0x1a>
 800aa18:	682b      	ldr	r3, [r5, #0]
 800aa1a:	b103      	cbz	r3, 800aa1e <_isatty_r+0x1a>
 800aa1c:	6023      	str	r3, [r4, #0]
 800aa1e:	bd38      	pop	{r3, r4, r5, pc}
 800aa20:	200004f4 	.word	0x200004f4

0800aa24 <_kill_r>:
 800aa24:	b538      	push	{r3, r4, r5, lr}
 800aa26:	2300      	movs	r3, #0
 800aa28:	4d06      	ldr	r5, [pc, #24]	@ (800aa44 <_kill_r+0x20>)
 800aa2a:	4604      	mov	r4, r0
 800aa2c:	4608      	mov	r0, r1
 800aa2e:	4611      	mov	r1, r2
 800aa30:	602b      	str	r3, [r5, #0]
 800aa32:	f7f7 fb52 	bl	80020da <_kill>
 800aa36:	1c43      	adds	r3, r0, #1
 800aa38:	d102      	bne.n	800aa40 <_kill_r+0x1c>
 800aa3a:	682b      	ldr	r3, [r5, #0]
 800aa3c:	b103      	cbz	r3, 800aa40 <_kill_r+0x1c>
 800aa3e:	6023      	str	r3, [r4, #0]
 800aa40:	bd38      	pop	{r3, r4, r5, pc}
 800aa42:	bf00      	nop
 800aa44:	200004f4 	.word	0x200004f4

0800aa48 <_getpid_r>:
 800aa48:	f7f7 bb40 	b.w	80020cc <_getpid>

0800aa4c <_sbrk_r>:
 800aa4c:	b538      	push	{r3, r4, r5, lr}
 800aa4e:	2300      	movs	r3, #0
 800aa50:	4d05      	ldr	r5, [pc, #20]	@ (800aa68 <_sbrk_r+0x1c>)
 800aa52:	4604      	mov	r4, r0
 800aa54:	4608      	mov	r0, r1
 800aa56:	602b      	str	r3, [r5, #0]
 800aa58:	f7f7 fba8 	bl	80021ac <_sbrk>
 800aa5c:	1c43      	adds	r3, r0, #1
 800aa5e:	d102      	bne.n	800aa66 <_sbrk_r+0x1a>
 800aa60:	682b      	ldr	r3, [r5, #0]
 800aa62:	b103      	cbz	r3, 800aa66 <_sbrk_r+0x1a>
 800aa64:	6023      	str	r3, [r4, #0]
 800aa66:	bd38      	pop	{r3, r4, r5, pc}
 800aa68:	200004f4 	.word	0x200004f4

0800aa6c <memcpy>:
 800aa6c:	440a      	add	r2, r1
 800aa6e:	4291      	cmp	r1, r2
 800aa70:	f100 33ff 	add.w	r3, r0, #4294967295
 800aa74:	d100      	bne.n	800aa78 <memcpy+0xc>
 800aa76:	4770      	bx	lr
 800aa78:	b510      	push	{r4, lr}
 800aa7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa7e:	4291      	cmp	r1, r2
 800aa80:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa84:	d1f9      	bne.n	800aa7a <memcpy+0xe>
 800aa86:	bd10      	pop	{r4, pc}

0800aa88 <nan>:
 800aa88:	2000      	movs	r0, #0
 800aa8a:	4901      	ldr	r1, [pc, #4]	@ (800aa90 <nan+0x8>)
 800aa8c:	4770      	bx	lr
 800aa8e:	bf00      	nop
 800aa90:	7ff80000 	.word	0x7ff80000

0800aa94 <_calloc_r>:
 800aa94:	b570      	push	{r4, r5, r6, lr}
 800aa96:	fba1 5402 	umull	r5, r4, r1, r2
 800aa9a:	b934      	cbnz	r4, 800aaaa <_calloc_r+0x16>
 800aa9c:	4629      	mov	r1, r5
 800aa9e:	f7fe f875 	bl	8008b8c <_malloc_r>
 800aaa2:	4606      	mov	r6, r0
 800aaa4:	b928      	cbnz	r0, 800aab2 <_calloc_r+0x1e>
 800aaa6:	4630      	mov	r0, r6
 800aaa8:	bd70      	pop	{r4, r5, r6, pc}
 800aaaa:	220c      	movs	r2, #12
 800aaac:	2600      	movs	r6, #0
 800aaae:	6002      	str	r2, [r0, #0]
 800aab0:	e7f9      	b.n	800aaa6 <_calloc_r+0x12>
 800aab2:	462a      	mov	r2, r5
 800aab4:	4621      	mov	r1, r4
 800aab6:	f7fd f901 	bl	8007cbc <memset>
 800aaba:	e7f4      	b.n	800aaa6 <_calloc_r+0x12>

0800aabc <rshift>:
 800aabc:	6903      	ldr	r3, [r0, #16]
 800aabe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aac2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800aac6:	f100 0414 	add.w	r4, r0, #20
 800aaca:	ea4f 1261 	mov.w	r2, r1, asr #5
 800aace:	dd46      	ble.n	800ab5e <rshift+0xa2>
 800aad0:	f011 011f 	ands.w	r1, r1, #31
 800aad4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800aad8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800aadc:	d10c      	bne.n	800aaf8 <rshift+0x3c>
 800aade:	4629      	mov	r1, r5
 800aae0:	f100 0710 	add.w	r7, r0, #16
 800aae4:	42b1      	cmp	r1, r6
 800aae6:	d335      	bcc.n	800ab54 <rshift+0x98>
 800aae8:	1a9b      	subs	r3, r3, r2
 800aaea:	009b      	lsls	r3, r3, #2
 800aaec:	1eea      	subs	r2, r5, #3
 800aaee:	4296      	cmp	r6, r2
 800aaf0:	bf38      	it	cc
 800aaf2:	2300      	movcc	r3, #0
 800aaf4:	4423      	add	r3, r4
 800aaf6:	e015      	b.n	800ab24 <rshift+0x68>
 800aaf8:	46a1      	mov	r9, r4
 800aafa:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800aafe:	f1c1 0820 	rsb	r8, r1, #32
 800ab02:	40cf      	lsrs	r7, r1
 800ab04:	f105 0e04 	add.w	lr, r5, #4
 800ab08:	4576      	cmp	r6, lr
 800ab0a:	46f4      	mov	ip, lr
 800ab0c:	d816      	bhi.n	800ab3c <rshift+0x80>
 800ab0e:	1a9a      	subs	r2, r3, r2
 800ab10:	0092      	lsls	r2, r2, #2
 800ab12:	3a04      	subs	r2, #4
 800ab14:	3501      	adds	r5, #1
 800ab16:	42ae      	cmp	r6, r5
 800ab18:	bf38      	it	cc
 800ab1a:	2200      	movcc	r2, #0
 800ab1c:	18a3      	adds	r3, r4, r2
 800ab1e:	50a7      	str	r7, [r4, r2]
 800ab20:	b107      	cbz	r7, 800ab24 <rshift+0x68>
 800ab22:	3304      	adds	r3, #4
 800ab24:	42a3      	cmp	r3, r4
 800ab26:	eba3 0204 	sub.w	r2, r3, r4
 800ab2a:	bf08      	it	eq
 800ab2c:	2300      	moveq	r3, #0
 800ab2e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ab32:	6102      	str	r2, [r0, #16]
 800ab34:	bf08      	it	eq
 800ab36:	6143      	streq	r3, [r0, #20]
 800ab38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab3c:	f8dc c000 	ldr.w	ip, [ip]
 800ab40:	fa0c fc08 	lsl.w	ip, ip, r8
 800ab44:	ea4c 0707 	orr.w	r7, ip, r7
 800ab48:	f849 7b04 	str.w	r7, [r9], #4
 800ab4c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ab50:	40cf      	lsrs	r7, r1
 800ab52:	e7d9      	b.n	800ab08 <rshift+0x4c>
 800ab54:	f851 cb04 	ldr.w	ip, [r1], #4
 800ab58:	f847 cf04 	str.w	ip, [r7, #4]!
 800ab5c:	e7c2      	b.n	800aae4 <rshift+0x28>
 800ab5e:	4623      	mov	r3, r4
 800ab60:	e7e0      	b.n	800ab24 <rshift+0x68>

0800ab62 <__hexdig_fun>:
 800ab62:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ab66:	2b09      	cmp	r3, #9
 800ab68:	d802      	bhi.n	800ab70 <__hexdig_fun+0xe>
 800ab6a:	3820      	subs	r0, #32
 800ab6c:	b2c0      	uxtb	r0, r0
 800ab6e:	4770      	bx	lr
 800ab70:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ab74:	2b05      	cmp	r3, #5
 800ab76:	d801      	bhi.n	800ab7c <__hexdig_fun+0x1a>
 800ab78:	3847      	subs	r0, #71	@ 0x47
 800ab7a:	e7f7      	b.n	800ab6c <__hexdig_fun+0xa>
 800ab7c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ab80:	2b05      	cmp	r3, #5
 800ab82:	d801      	bhi.n	800ab88 <__hexdig_fun+0x26>
 800ab84:	3827      	subs	r0, #39	@ 0x27
 800ab86:	e7f1      	b.n	800ab6c <__hexdig_fun+0xa>
 800ab88:	2000      	movs	r0, #0
 800ab8a:	4770      	bx	lr

0800ab8c <__gethex>:
 800ab8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab90:	468a      	mov	sl, r1
 800ab92:	4690      	mov	r8, r2
 800ab94:	b085      	sub	sp, #20
 800ab96:	9302      	str	r3, [sp, #8]
 800ab98:	680b      	ldr	r3, [r1, #0]
 800ab9a:	9001      	str	r0, [sp, #4]
 800ab9c:	1c9c      	adds	r4, r3, #2
 800ab9e:	46a1      	mov	r9, r4
 800aba0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800aba4:	2830      	cmp	r0, #48	@ 0x30
 800aba6:	d0fa      	beq.n	800ab9e <__gethex+0x12>
 800aba8:	eba9 0303 	sub.w	r3, r9, r3
 800abac:	f1a3 0b02 	sub.w	fp, r3, #2
 800abb0:	f7ff ffd7 	bl	800ab62 <__hexdig_fun>
 800abb4:	4605      	mov	r5, r0
 800abb6:	2800      	cmp	r0, #0
 800abb8:	d168      	bne.n	800ac8c <__gethex+0x100>
 800abba:	2201      	movs	r2, #1
 800abbc:	4648      	mov	r0, r9
 800abbe:	499f      	ldr	r1, [pc, #636]	@ (800ae3c <__gethex+0x2b0>)
 800abc0:	f7ff fecb 	bl	800a95a <strncmp>
 800abc4:	4607      	mov	r7, r0
 800abc6:	2800      	cmp	r0, #0
 800abc8:	d167      	bne.n	800ac9a <__gethex+0x10e>
 800abca:	f899 0001 	ldrb.w	r0, [r9, #1]
 800abce:	4626      	mov	r6, r4
 800abd0:	f7ff ffc7 	bl	800ab62 <__hexdig_fun>
 800abd4:	2800      	cmp	r0, #0
 800abd6:	d062      	beq.n	800ac9e <__gethex+0x112>
 800abd8:	4623      	mov	r3, r4
 800abda:	7818      	ldrb	r0, [r3, #0]
 800abdc:	4699      	mov	r9, r3
 800abde:	2830      	cmp	r0, #48	@ 0x30
 800abe0:	f103 0301 	add.w	r3, r3, #1
 800abe4:	d0f9      	beq.n	800abda <__gethex+0x4e>
 800abe6:	f7ff ffbc 	bl	800ab62 <__hexdig_fun>
 800abea:	fab0 f580 	clz	r5, r0
 800abee:	f04f 0b01 	mov.w	fp, #1
 800abf2:	096d      	lsrs	r5, r5, #5
 800abf4:	464a      	mov	r2, r9
 800abf6:	4616      	mov	r6, r2
 800abf8:	7830      	ldrb	r0, [r6, #0]
 800abfa:	3201      	adds	r2, #1
 800abfc:	f7ff ffb1 	bl	800ab62 <__hexdig_fun>
 800ac00:	2800      	cmp	r0, #0
 800ac02:	d1f8      	bne.n	800abf6 <__gethex+0x6a>
 800ac04:	2201      	movs	r2, #1
 800ac06:	4630      	mov	r0, r6
 800ac08:	498c      	ldr	r1, [pc, #560]	@ (800ae3c <__gethex+0x2b0>)
 800ac0a:	f7ff fea6 	bl	800a95a <strncmp>
 800ac0e:	2800      	cmp	r0, #0
 800ac10:	d13f      	bne.n	800ac92 <__gethex+0x106>
 800ac12:	b944      	cbnz	r4, 800ac26 <__gethex+0x9a>
 800ac14:	1c74      	adds	r4, r6, #1
 800ac16:	4622      	mov	r2, r4
 800ac18:	4616      	mov	r6, r2
 800ac1a:	7830      	ldrb	r0, [r6, #0]
 800ac1c:	3201      	adds	r2, #1
 800ac1e:	f7ff ffa0 	bl	800ab62 <__hexdig_fun>
 800ac22:	2800      	cmp	r0, #0
 800ac24:	d1f8      	bne.n	800ac18 <__gethex+0x8c>
 800ac26:	1ba4      	subs	r4, r4, r6
 800ac28:	00a7      	lsls	r7, r4, #2
 800ac2a:	7833      	ldrb	r3, [r6, #0]
 800ac2c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ac30:	2b50      	cmp	r3, #80	@ 0x50
 800ac32:	d13e      	bne.n	800acb2 <__gethex+0x126>
 800ac34:	7873      	ldrb	r3, [r6, #1]
 800ac36:	2b2b      	cmp	r3, #43	@ 0x2b
 800ac38:	d033      	beq.n	800aca2 <__gethex+0x116>
 800ac3a:	2b2d      	cmp	r3, #45	@ 0x2d
 800ac3c:	d034      	beq.n	800aca8 <__gethex+0x11c>
 800ac3e:	2400      	movs	r4, #0
 800ac40:	1c71      	adds	r1, r6, #1
 800ac42:	7808      	ldrb	r0, [r1, #0]
 800ac44:	f7ff ff8d 	bl	800ab62 <__hexdig_fun>
 800ac48:	1e43      	subs	r3, r0, #1
 800ac4a:	b2db      	uxtb	r3, r3
 800ac4c:	2b18      	cmp	r3, #24
 800ac4e:	d830      	bhi.n	800acb2 <__gethex+0x126>
 800ac50:	f1a0 0210 	sub.w	r2, r0, #16
 800ac54:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ac58:	f7ff ff83 	bl	800ab62 <__hexdig_fun>
 800ac5c:	f100 3cff 	add.w	ip, r0, #4294967295
 800ac60:	fa5f fc8c 	uxtb.w	ip, ip
 800ac64:	f1bc 0f18 	cmp.w	ip, #24
 800ac68:	f04f 030a 	mov.w	r3, #10
 800ac6c:	d91e      	bls.n	800acac <__gethex+0x120>
 800ac6e:	b104      	cbz	r4, 800ac72 <__gethex+0xe6>
 800ac70:	4252      	negs	r2, r2
 800ac72:	4417      	add	r7, r2
 800ac74:	f8ca 1000 	str.w	r1, [sl]
 800ac78:	b1ed      	cbz	r5, 800acb6 <__gethex+0x12a>
 800ac7a:	f1bb 0f00 	cmp.w	fp, #0
 800ac7e:	bf0c      	ite	eq
 800ac80:	2506      	moveq	r5, #6
 800ac82:	2500      	movne	r5, #0
 800ac84:	4628      	mov	r0, r5
 800ac86:	b005      	add	sp, #20
 800ac88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac8c:	2500      	movs	r5, #0
 800ac8e:	462c      	mov	r4, r5
 800ac90:	e7b0      	b.n	800abf4 <__gethex+0x68>
 800ac92:	2c00      	cmp	r4, #0
 800ac94:	d1c7      	bne.n	800ac26 <__gethex+0x9a>
 800ac96:	4627      	mov	r7, r4
 800ac98:	e7c7      	b.n	800ac2a <__gethex+0x9e>
 800ac9a:	464e      	mov	r6, r9
 800ac9c:	462f      	mov	r7, r5
 800ac9e:	2501      	movs	r5, #1
 800aca0:	e7c3      	b.n	800ac2a <__gethex+0x9e>
 800aca2:	2400      	movs	r4, #0
 800aca4:	1cb1      	adds	r1, r6, #2
 800aca6:	e7cc      	b.n	800ac42 <__gethex+0xb6>
 800aca8:	2401      	movs	r4, #1
 800acaa:	e7fb      	b.n	800aca4 <__gethex+0x118>
 800acac:	fb03 0002 	mla	r0, r3, r2, r0
 800acb0:	e7ce      	b.n	800ac50 <__gethex+0xc4>
 800acb2:	4631      	mov	r1, r6
 800acb4:	e7de      	b.n	800ac74 <__gethex+0xe8>
 800acb6:	4629      	mov	r1, r5
 800acb8:	eba6 0309 	sub.w	r3, r6, r9
 800acbc:	3b01      	subs	r3, #1
 800acbe:	2b07      	cmp	r3, #7
 800acc0:	dc0a      	bgt.n	800acd8 <__gethex+0x14c>
 800acc2:	9801      	ldr	r0, [sp, #4]
 800acc4:	f7fd ffee 	bl	8008ca4 <_Balloc>
 800acc8:	4604      	mov	r4, r0
 800acca:	b940      	cbnz	r0, 800acde <__gethex+0x152>
 800accc:	4602      	mov	r2, r0
 800acce:	21e4      	movs	r1, #228	@ 0xe4
 800acd0:	4b5b      	ldr	r3, [pc, #364]	@ (800ae40 <__gethex+0x2b4>)
 800acd2:	485c      	ldr	r0, [pc, #368]	@ (800ae44 <__gethex+0x2b8>)
 800acd4:	f7fb fe72 	bl	80069bc <__assert_func>
 800acd8:	3101      	adds	r1, #1
 800acda:	105b      	asrs	r3, r3, #1
 800acdc:	e7ef      	b.n	800acbe <__gethex+0x132>
 800acde:	2300      	movs	r3, #0
 800ace0:	f100 0a14 	add.w	sl, r0, #20
 800ace4:	4655      	mov	r5, sl
 800ace6:	469b      	mov	fp, r3
 800ace8:	45b1      	cmp	r9, r6
 800acea:	d337      	bcc.n	800ad5c <__gethex+0x1d0>
 800acec:	f845 bb04 	str.w	fp, [r5], #4
 800acf0:	eba5 050a 	sub.w	r5, r5, sl
 800acf4:	10ad      	asrs	r5, r5, #2
 800acf6:	6125      	str	r5, [r4, #16]
 800acf8:	4658      	mov	r0, fp
 800acfa:	f7fe f8c5 	bl	8008e88 <__hi0bits>
 800acfe:	016d      	lsls	r5, r5, #5
 800ad00:	f8d8 6000 	ldr.w	r6, [r8]
 800ad04:	1a2d      	subs	r5, r5, r0
 800ad06:	42b5      	cmp	r5, r6
 800ad08:	dd54      	ble.n	800adb4 <__gethex+0x228>
 800ad0a:	1bad      	subs	r5, r5, r6
 800ad0c:	4629      	mov	r1, r5
 800ad0e:	4620      	mov	r0, r4
 800ad10:	f7fe fc47 	bl	80095a2 <__any_on>
 800ad14:	4681      	mov	r9, r0
 800ad16:	b178      	cbz	r0, 800ad38 <__gethex+0x1ac>
 800ad18:	f04f 0901 	mov.w	r9, #1
 800ad1c:	1e6b      	subs	r3, r5, #1
 800ad1e:	1159      	asrs	r1, r3, #5
 800ad20:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ad24:	f003 021f 	and.w	r2, r3, #31
 800ad28:	fa09 f202 	lsl.w	r2, r9, r2
 800ad2c:	420a      	tst	r2, r1
 800ad2e:	d003      	beq.n	800ad38 <__gethex+0x1ac>
 800ad30:	454b      	cmp	r3, r9
 800ad32:	dc36      	bgt.n	800ada2 <__gethex+0x216>
 800ad34:	f04f 0902 	mov.w	r9, #2
 800ad38:	4629      	mov	r1, r5
 800ad3a:	4620      	mov	r0, r4
 800ad3c:	f7ff febe 	bl	800aabc <rshift>
 800ad40:	442f      	add	r7, r5
 800ad42:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ad46:	42bb      	cmp	r3, r7
 800ad48:	da42      	bge.n	800add0 <__gethex+0x244>
 800ad4a:	4621      	mov	r1, r4
 800ad4c:	9801      	ldr	r0, [sp, #4]
 800ad4e:	f7fd ffe9 	bl	8008d24 <_Bfree>
 800ad52:	2300      	movs	r3, #0
 800ad54:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad56:	25a3      	movs	r5, #163	@ 0xa3
 800ad58:	6013      	str	r3, [r2, #0]
 800ad5a:	e793      	b.n	800ac84 <__gethex+0xf8>
 800ad5c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ad60:	2a2e      	cmp	r2, #46	@ 0x2e
 800ad62:	d012      	beq.n	800ad8a <__gethex+0x1fe>
 800ad64:	2b20      	cmp	r3, #32
 800ad66:	d104      	bne.n	800ad72 <__gethex+0x1e6>
 800ad68:	f845 bb04 	str.w	fp, [r5], #4
 800ad6c:	f04f 0b00 	mov.w	fp, #0
 800ad70:	465b      	mov	r3, fp
 800ad72:	7830      	ldrb	r0, [r6, #0]
 800ad74:	9303      	str	r3, [sp, #12]
 800ad76:	f7ff fef4 	bl	800ab62 <__hexdig_fun>
 800ad7a:	9b03      	ldr	r3, [sp, #12]
 800ad7c:	f000 000f 	and.w	r0, r0, #15
 800ad80:	4098      	lsls	r0, r3
 800ad82:	ea4b 0b00 	orr.w	fp, fp, r0
 800ad86:	3304      	adds	r3, #4
 800ad88:	e7ae      	b.n	800ace8 <__gethex+0x15c>
 800ad8a:	45b1      	cmp	r9, r6
 800ad8c:	d8ea      	bhi.n	800ad64 <__gethex+0x1d8>
 800ad8e:	2201      	movs	r2, #1
 800ad90:	4630      	mov	r0, r6
 800ad92:	492a      	ldr	r1, [pc, #168]	@ (800ae3c <__gethex+0x2b0>)
 800ad94:	9303      	str	r3, [sp, #12]
 800ad96:	f7ff fde0 	bl	800a95a <strncmp>
 800ad9a:	9b03      	ldr	r3, [sp, #12]
 800ad9c:	2800      	cmp	r0, #0
 800ad9e:	d1e1      	bne.n	800ad64 <__gethex+0x1d8>
 800ada0:	e7a2      	b.n	800ace8 <__gethex+0x15c>
 800ada2:	4620      	mov	r0, r4
 800ada4:	1ea9      	subs	r1, r5, #2
 800ada6:	f7fe fbfc 	bl	80095a2 <__any_on>
 800adaa:	2800      	cmp	r0, #0
 800adac:	d0c2      	beq.n	800ad34 <__gethex+0x1a8>
 800adae:	f04f 0903 	mov.w	r9, #3
 800adb2:	e7c1      	b.n	800ad38 <__gethex+0x1ac>
 800adb4:	da09      	bge.n	800adca <__gethex+0x23e>
 800adb6:	1b75      	subs	r5, r6, r5
 800adb8:	4621      	mov	r1, r4
 800adba:	462a      	mov	r2, r5
 800adbc:	9801      	ldr	r0, [sp, #4]
 800adbe:	f7fe f9c1 	bl	8009144 <__lshift>
 800adc2:	4604      	mov	r4, r0
 800adc4:	1b7f      	subs	r7, r7, r5
 800adc6:	f100 0a14 	add.w	sl, r0, #20
 800adca:	f04f 0900 	mov.w	r9, #0
 800adce:	e7b8      	b.n	800ad42 <__gethex+0x1b6>
 800add0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800add4:	42bd      	cmp	r5, r7
 800add6:	dd6f      	ble.n	800aeb8 <__gethex+0x32c>
 800add8:	1bed      	subs	r5, r5, r7
 800adda:	42ae      	cmp	r6, r5
 800addc:	dc34      	bgt.n	800ae48 <__gethex+0x2bc>
 800adde:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ade2:	2b02      	cmp	r3, #2
 800ade4:	d022      	beq.n	800ae2c <__gethex+0x2a0>
 800ade6:	2b03      	cmp	r3, #3
 800ade8:	d024      	beq.n	800ae34 <__gethex+0x2a8>
 800adea:	2b01      	cmp	r3, #1
 800adec:	d115      	bne.n	800ae1a <__gethex+0x28e>
 800adee:	42ae      	cmp	r6, r5
 800adf0:	d113      	bne.n	800ae1a <__gethex+0x28e>
 800adf2:	2e01      	cmp	r6, #1
 800adf4:	d10b      	bne.n	800ae0e <__gethex+0x282>
 800adf6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800adfa:	9a02      	ldr	r2, [sp, #8]
 800adfc:	2562      	movs	r5, #98	@ 0x62
 800adfe:	6013      	str	r3, [r2, #0]
 800ae00:	2301      	movs	r3, #1
 800ae02:	6123      	str	r3, [r4, #16]
 800ae04:	f8ca 3000 	str.w	r3, [sl]
 800ae08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae0a:	601c      	str	r4, [r3, #0]
 800ae0c:	e73a      	b.n	800ac84 <__gethex+0xf8>
 800ae0e:	4620      	mov	r0, r4
 800ae10:	1e71      	subs	r1, r6, #1
 800ae12:	f7fe fbc6 	bl	80095a2 <__any_on>
 800ae16:	2800      	cmp	r0, #0
 800ae18:	d1ed      	bne.n	800adf6 <__gethex+0x26a>
 800ae1a:	4621      	mov	r1, r4
 800ae1c:	9801      	ldr	r0, [sp, #4]
 800ae1e:	f7fd ff81 	bl	8008d24 <_Bfree>
 800ae22:	2300      	movs	r3, #0
 800ae24:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ae26:	2550      	movs	r5, #80	@ 0x50
 800ae28:	6013      	str	r3, [r2, #0]
 800ae2a:	e72b      	b.n	800ac84 <__gethex+0xf8>
 800ae2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d1f3      	bne.n	800ae1a <__gethex+0x28e>
 800ae32:	e7e0      	b.n	800adf6 <__gethex+0x26a>
 800ae34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d1dd      	bne.n	800adf6 <__gethex+0x26a>
 800ae3a:	e7ee      	b.n	800ae1a <__gethex+0x28e>
 800ae3c:	0800b605 	.word	0x0800b605
 800ae40:	0800b59b 	.word	0x0800b59b
 800ae44:	0800b620 	.word	0x0800b620
 800ae48:	1e6f      	subs	r7, r5, #1
 800ae4a:	f1b9 0f00 	cmp.w	r9, #0
 800ae4e:	d130      	bne.n	800aeb2 <__gethex+0x326>
 800ae50:	b127      	cbz	r7, 800ae5c <__gethex+0x2d0>
 800ae52:	4639      	mov	r1, r7
 800ae54:	4620      	mov	r0, r4
 800ae56:	f7fe fba4 	bl	80095a2 <__any_on>
 800ae5a:	4681      	mov	r9, r0
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	4629      	mov	r1, r5
 800ae60:	1b76      	subs	r6, r6, r5
 800ae62:	2502      	movs	r5, #2
 800ae64:	117a      	asrs	r2, r7, #5
 800ae66:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ae6a:	f007 071f 	and.w	r7, r7, #31
 800ae6e:	40bb      	lsls	r3, r7
 800ae70:	4213      	tst	r3, r2
 800ae72:	4620      	mov	r0, r4
 800ae74:	bf18      	it	ne
 800ae76:	f049 0902 	orrne.w	r9, r9, #2
 800ae7a:	f7ff fe1f 	bl	800aabc <rshift>
 800ae7e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ae82:	f1b9 0f00 	cmp.w	r9, #0
 800ae86:	d047      	beq.n	800af18 <__gethex+0x38c>
 800ae88:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ae8c:	2b02      	cmp	r3, #2
 800ae8e:	d015      	beq.n	800aebc <__gethex+0x330>
 800ae90:	2b03      	cmp	r3, #3
 800ae92:	d017      	beq.n	800aec4 <__gethex+0x338>
 800ae94:	2b01      	cmp	r3, #1
 800ae96:	d109      	bne.n	800aeac <__gethex+0x320>
 800ae98:	f019 0f02 	tst.w	r9, #2
 800ae9c:	d006      	beq.n	800aeac <__gethex+0x320>
 800ae9e:	f8da 3000 	ldr.w	r3, [sl]
 800aea2:	ea49 0903 	orr.w	r9, r9, r3
 800aea6:	f019 0f01 	tst.w	r9, #1
 800aeaa:	d10e      	bne.n	800aeca <__gethex+0x33e>
 800aeac:	f045 0510 	orr.w	r5, r5, #16
 800aeb0:	e032      	b.n	800af18 <__gethex+0x38c>
 800aeb2:	f04f 0901 	mov.w	r9, #1
 800aeb6:	e7d1      	b.n	800ae5c <__gethex+0x2d0>
 800aeb8:	2501      	movs	r5, #1
 800aeba:	e7e2      	b.n	800ae82 <__gethex+0x2f6>
 800aebc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aebe:	f1c3 0301 	rsb	r3, r3, #1
 800aec2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aec4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d0f0      	beq.n	800aeac <__gethex+0x320>
 800aeca:	f04f 0c00 	mov.w	ip, #0
 800aece:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800aed2:	f104 0314 	add.w	r3, r4, #20
 800aed6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800aeda:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800aede:	4618      	mov	r0, r3
 800aee0:	f853 2b04 	ldr.w	r2, [r3], #4
 800aee4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800aee8:	d01b      	beq.n	800af22 <__gethex+0x396>
 800aeea:	3201      	adds	r2, #1
 800aeec:	6002      	str	r2, [r0, #0]
 800aeee:	2d02      	cmp	r5, #2
 800aef0:	f104 0314 	add.w	r3, r4, #20
 800aef4:	d13c      	bne.n	800af70 <__gethex+0x3e4>
 800aef6:	f8d8 2000 	ldr.w	r2, [r8]
 800aefa:	3a01      	subs	r2, #1
 800aefc:	42b2      	cmp	r2, r6
 800aefe:	d109      	bne.n	800af14 <__gethex+0x388>
 800af00:	2201      	movs	r2, #1
 800af02:	1171      	asrs	r1, r6, #5
 800af04:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800af08:	f006 061f 	and.w	r6, r6, #31
 800af0c:	fa02 f606 	lsl.w	r6, r2, r6
 800af10:	421e      	tst	r6, r3
 800af12:	d13a      	bne.n	800af8a <__gethex+0x3fe>
 800af14:	f045 0520 	orr.w	r5, r5, #32
 800af18:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800af1a:	601c      	str	r4, [r3, #0]
 800af1c:	9b02      	ldr	r3, [sp, #8]
 800af1e:	601f      	str	r7, [r3, #0]
 800af20:	e6b0      	b.n	800ac84 <__gethex+0xf8>
 800af22:	4299      	cmp	r1, r3
 800af24:	f843 cc04 	str.w	ip, [r3, #-4]
 800af28:	d8d9      	bhi.n	800aede <__gethex+0x352>
 800af2a:	68a3      	ldr	r3, [r4, #8]
 800af2c:	459b      	cmp	fp, r3
 800af2e:	db17      	blt.n	800af60 <__gethex+0x3d4>
 800af30:	6861      	ldr	r1, [r4, #4]
 800af32:	9801      	ldr	r0, [sp, #4]
 800af34:	3101      	adds	r1, #1
 800af36:	f7fd feb5 	bl	8008ca4 <_Balloc>
 800af3a:	4681      	mov	r9, r0
 800af3c:	b918      	cbnz	r0, 800af46 <__gethex+0x3ba>
 800af3e:	4602      	mov	r2, r0
 800af40:	2184      	movs	r1, #132	@ 0x84
 800af42:	4b19      	ldr	r3, [pc, #100]	@ (800afa8 <__gethex+0x41c>)
 800af44:	e6c5      	b.n	800acd2 <__gethex+0x146>
 800af46:	6922      	ldr	r2, [r4, #16]
 800af48:	f104 010c 	add.w	r1, r4, #12
 800af4c:	3202      	adds	r2, #2
 800af4e:	0092      	lsls	r2, r2, #2
 800af50:	300c      	adds	r0, #12
 800af52:	f7ff fd8b 	bl	800aa6c <memcpy>
 800af56:	4621      	mov	r1, r4
 800af58:	9801      	ldr	r0, [sp, #4]
 800af5a:	f7fd fee3 	bl	8008d24 <_Bfree>
 800af5e:	464c      	mov	r4, r9
 800af60:	6923      	ldr	r3, [r4, #16]
 800af62:	1c5a      	adds	r2, r3, #1
 800af64:	6122      	str	r2, [r4, #16]
 800af66:	2201      	movs	r2, #1
 800af68:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800af6c:	615a      	str	r2, [r3, #20]
 800af6e:	e7be      	b.n	800aeee <__gethex+0x362>
 800af70:	6922      	ldr	r2, [r4, #16]
 800af72:	455a      	cmp	r2, fp
 800af74:	dd0b      	ble.n	800af8e <__gethex+0x402>
 800af76:	2101      	movs	r1, #1
 800af78:	4620      	mov	r0, r4
 800af7a:	f7ff fd9f 	bl	800aabc <rshift>
 800af7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800af82:	3701      	adds	r7, #1
 800af84:	42bb      	cmp	r3, r7
 800af86:	f6ff aee0 	blt.w	800ad4a <__gethex+0x1be>
 800af8a:	2501      	movs	r5, #1
 800af8c:	e7c2      	b.n	800af14 <__gethex+0x388>
 800af8e:	f016 061f 	ands.w	r6, r6, #31
 800af92:	d0fa      	beq.n	800af8a <__gethex+0x3fe>
 800af94:	4453      	add	r3, sl
 800af96:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800af9a:	f7fd ff75 	bl	8008e88 <__hi0bits>
 800af9e:	f1c6 0620 	rsb	r6, r6, #32
 800afa2:	42b0      	cmp	r0, r6
 800afa4:	dbe7      	blt.n	800af76 <__gethex+0x3ea>
 800afa6:	e7f0      	b.n	800af8a <__gethex+0x3fe>
 800afa8:	0800b59b 	.word	0x0800b59b

0800afac <L_shift>:
 800afac:	f1c2 0208 	rsb	r2, r2, #8
 800afb0:	0092      	lsls	r2, r2, #2
 800afb2:	b570      	push	{r4, r5, r6, lr}
 800afb4:	f1c2 0620 	rsb	r6, r2, #32
 800afb8:	6843      	ldr	r3, [r0, #4]
 800afba:	6804      	ldr	r4, [r0, #0]
 800afbc:	fa03 f506 	lsl.w	r5, r3, r6
 800afc0:	432c      	orrs	r4, r5
 800afc2:	40d3      	lsrs	r3, r2
 800afc4:	6004      	str	r4, [r0, #0]
 800afc6:	f840 3f04 	str.w	r3, [r0, #4]!
 800afca:	4288      	cmp	r0, r1
 800afcc:	d3f4      	bcc.n	800afb8 <L_shift+0xc>
 800afce:	bd70      	pop	{r4, r5, r6, pc}

0800afd0 <__match>:
 800afd0:	b530      	push	{r4, r5, lr}
 800afd2:	6803      	ldr	r3, [r0, #0]
 800afd4:	3301      	adds	r3, #1
 800afd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800afda:	b914      	cbnz	r4, 800afe2 <__match+0x12>
 800afdc:	6003      	str	r3, [r0, #0]
 800afde:	2001      	movs	r0, #1
 800afe0:	bd30      	pop	{r4, r5, pc}
 800afe2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800afe6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800afea:	2d19      	cmp	r5, #25
 800afec:	bf98      	it	ls
 800afee:	3220      	addls	r2, #32
 800aff0:	42a2      	cmp	r2, r4
 800aff2:	d0f0      	beq.n	800afd6 <__match+0x6>
 800aff4:	2000      	movs	r0, #0
 800aff6:	e7f3      	b.n	800afe0 <__match+0x10>

0800aff8 <__hexnan>:
 800aff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800affc:	2500      	movs	r5, #0
 800affe:	680b      	ldr	r3, [r1, #0]
 800b000:	4682      	mov	sl, r0
 800b002:	115e      	asrs	r6, r3, #5
 800b004:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b008:	f013 031f 	ands.w	r3, r3, #31
 800b00c:	bf18      	it	ne
 800b00e:	3604      	addne	r6, #4
 800b010:	1f37      	subs	r7, r6, #4
 800b012:	4690      	mov	r8, r2
 800b014:	46b9      	mov	r9, r7
 800b016:	463c      	mov	r4, r7
 800b018:	46ab      	mov	fp, r5
 800b01a:	b087      	sub	sp, #28
 800b01c:	6801      	ldr	r1, [r0, #0]
 800b01e:	9301      	str	r3, [sp, #4]
 800b020:	f846 5c04 	str.w	r5, [r6, #-4]
 800b024:	9502      	str	r5, [sp, #8]
 800b026:	784a      	ldrb	r2, [r1, #1]
 800b028:	1c4b      	adds	r3, r1, #1
 800b02a:	9303      	str	r3, [sp, #12]
 800b02c:	b342      	cbz	r2, 800b080 <__hexnan+0x88>
 800b02e:	4610      	mov	r0, r2
 800b030:	9105      	str	r1, [sp, #20]
 800b032:	9204      	str	r2, [sp, #16]
 800b034:	f7ff fd95 	bl	800ab62 <__hexdig_fun>
 800b038:	2800      	cmp	r0, #0
 800b03a:	d151      	bne.n	800b0e0 <__hexnan+0xe8>
 800b03c:	9a04      	ldr	r2, [sp, #16]
 800b03e:	9905      	ldr	r1, [sp, #20]
 800b040:	2a20      	cmp	r2, #32
 800b042:	d818      	bhi.n	800b076 <__hexnan+0x7e>
 800b044:	9b02      	ldr	r3, [sp, #8]
 800b046:	459b      	cmp	fp, r3
 800b048:	dd13      	ble.n	800b072 <__hexnan+0x7a>
 800b04a:	454c      	cmp	r4, r9
 800b04c:	d206      	bcs.n	800b05c <__hexnan+0x64>
 800b04e:	2d07      	cmp	r5, #7
 800b050:	dc04      	bgt.n	800b05c <__hexnan+0x64>
 800b052:	462a      	mov	r2, r5
 800b054:	4649      	mov	r1, r9
 800b056:	4620      	mov	r0, r4
 800b058:	f7ff ffa8 	bl	800afac <L_shift>
 800b05c:	4544      	cmp	r4, r8
 800b05e:	d952      	bls.n	800b106 <__hexnan+0x10e>
 800b060:	2300      	movs	r3, #0
 800b062:	f1a4 0904 	sub.w	r9, r4, #4
 800b066:	f844 3c04 	str.w	r3, [r4, #-4]
 800b06a:	461d      	mov	r5, r3
 800b06c:	464c      	mov	r4, r9
 800b06e:	f8cd b008 	str.w	fp, [sp, #8]
 800b072:	9903      	ldr	r1, [sp, #12]
 800b074:	e7d7      	b.n	800b026 <__hexnan+0x2e>
 800b076:	2a29      	cmp	r2, #41	@ 0x29
 800b078:	d157      	bne.n	800b12a <__hexnan+0x132>
 800b07a:	3102      	adds	r1, #2
 800b07c:	f8ca 1000 	str.w	r1, [sl]
 800b080:	f1bb 0f00 	cmp.w	fp, #0
 800b084:	d051      	beq.n	800b12a <__hexnan+0x132>
 800b086:	454c      	cmp	r4, r9
 800b088:	d206      	bcs.n	800b098 <__hexnan+0xa0>
 800b08a:	2d07      	cmp	r5, #7
 800b08c:	dc04      	bgt.n	800b098 <__hexnan+0xa0>
 800b08e:	462a      	mov	r2, r5
 800b090:	4649      	mov	r1, r9
 800b092:	4620      	mov	r0, r4
 800b094:	f7ff ff8a 	bl	800afac <L_shift>
 800b098:	4544      	cmp	r4, r8
 800b09a:	d936      	bls.n	800b10a <__hexnan+0x112>
 800b09c:	4623      	mov	r3, r4
 800b09e:	f1a8 0204 	sub.w	r2, r8, #4
 800b0a2:	f853 1b04 	ldr.w	r1, [r3], #4
 800b0a6:	429f      	cmp	r7, r3
 800b0a8:	f842 1f04 	str.w	r1, [r2, #4]!
 800b0ac:	d2f9      	bcs.n	800b0a2 <__hexnan+0xaa>
 800b0ae:	1b3b      	subs	r3, r7, r4
 800b0b0:	f023 0303 	bic.w	r3, r3, #3
 800b0b4:	3304      	adds	r3, #4
 800b0b6:	3401      	adds	r4, #1
 800b0b8:	3e03      	subs	r6, #3
 800b0ba:	42b4      	cmp	r4, r6
 800b0bc:	bf88      	it	hi
 800b0be:	2304      	movhi	r3, #4
 800b0c0:	2200      	movs	r2, #0
 800b0c2:	4443      	add	r3, r8
 800b0c4:	f843 2b04 	str.w	r2, [r3], #4
 800b0c8:	429f      	cmp	r7, r3
 800b0ca:	d2fb      	bcs.n	800b0c4 <__hexnan+0xcc>
 800b0cc:	683b      	ldr	r3, [r7, #0]
 800b0ce:	b91b      	cbnz	r3, 800b0d8 <__hexnan+0xe0>
 800b0d0:	4547      	cmp	r7, r8
 800b0d2:	d128      	bne.n	800b126 <__hexnan+0x12e>
 800b0d4:	2301      	movs	r3, #1
 800b0d6:	603b      	str	r3, [r7, #0]
 800b0d8:	2005      	movs	r0, #5
 800b0da:	b007      	add	sp, #28
 800b0dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0e0:	3501      	adds	r5, #1
 800b0e2:	2d08      	cmp	r5, #8
 800b0e4:	f10b 0b01 	add.w	fp, fp, #1
 800b0e8:	dd06      	ble.n	800b0f8 <__hexnan+0x100>
 800b0ea:	4544      	cmp	r4, r8
 800b0ec:	d9c1      	bls.n	800b072 <__hexnan+0x7a>
 800b0ee:	2300      	movs	r3, #0
 800b0f0:	2501      	movs	r5, #1
 800b0f2:	f844 3c04 	str.w	r3, [r4, #-4]
 800b0f6:	3c04      	subs	r4, #4
 800b0f8:	6822      	ldr	r2, [r4, #0]
 800b0fa:	f000 000f 	and.w	r0, r0, #15
 800b0fe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b102:	6020      	str	r0, [r4, #0]
 800b104:	e7b5      	b.n	800b072 <__hexnan+0x7a>
 800b106:	2508      	movs	r5, #8
 800b108:	e7b3      	b.n	800b072 <__hexnan+0x7a>
 800b10a:	9b01      	ldr	r3, [sp, #4]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d0dd      	beq.n	800b0cc <__hexnan+0xd4>
 800b110:	f04f 32ff 	mov.w	r2, #4294967295
 800b114:	f1c3 0320 	rsb	r3, r3, #32
 800b118:	40da      	lsrs	r2, r3
 800b11a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b11e:	4013      	ands	r3, r2
 800b120:	f846 3c04 	str.w	r3, [r6, #-4]
 800b124:	e7d2      	b.n	800b0cc <__hexnan+0xd4>
 800b126:	3f04      	subs	r7, #4
 800b128:	e7d0      	b.n	800b0cc <__hexnan+0xd4>
 800b12a:	2004      	movs	r0, #4
 800b12c:	e7d5      	b.n	800b0da <__hexnan+0xe2>

0800b12e <__ascii_mbtowc>:
 800b12e:	b082      	sub	sp, #8
 800b130:	b901      	cbnz	r1, 800b134 <__ascii_mbtowc+0x6>
 800b132:	a901      	add	r1, sp, #4
 800b134:	b142      	cbz	r2, 800b148 <__ascii_mbtowc+0x1a>
 800b136:	b14b      	cbz	r3, 800b14c <__ascii_mbtowc+0x1e>
 800b138:	7813      	ldrb	r3, [r2, #0]
 800b13a:	600b      	str	r3, [r1, #0]
 800b13c:	7812      	ldrb	r2, [r2, #0]
 800b13e:	1e10      	subs	r0, r2, #0
 800b140:	bf18      	it	ne
 800b142:	2001      	movne	r0, #1
 800b144:	b002      	add	sp, #8
 800b146:	4770      	bx	lr
 800b148:	4610      	mov	r0, r2
 800b14a:	e7fb      	b.n	800b144 <__ascii_mbtowc+0x16>
 800b14c:	f06f 0001 	mvn.w	r0, #1
 800b150:	e7f8      	b.n	800b144 <__ascii_mbtowc+0x16>

0800b152 <_realloc_r>:
 800b152:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b156:	4607      	mov	r7, r0
 800b158:	4614      	mov	r4, r2
 800b15a:	460d      	mov	r5, r1
 800b15c:	b921      	cbnz	r1, 800b168 <_realloc_r+0x16>
 800b15e:	4611      	mov	r1, r2
 800b160:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b164:	f7fd bd12 	b.w	8008b8c <_malloc_r>
 800b168:	b92a      	cbnz	r2, 800b176 <_realloc_r+0x24>
 800b16a:	f7fd fc9d 	bl	8008aa8 <_free_r>
 800b16e:	4625      	mov	r5, r4
 800b170:	4628      	mov	r0, r5
 800b172:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b176:	f000 f827 	bl	800b1c8 <_malloc_usable_size_r>
 800b17a:	4284      	cmp	r4, r0
 800b17c:	4606      	mov	r6, r0
 800b17e:	d802      	bhi.n	800b186 <_realloc_r+0x34>
 800b180:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b184:	d8f4      	bhi.n	800b170 <_realloc_r+0x1e>
 800b186:	4621      	mov	r1, r4
 800b188:	4638      	mov	r0, r7
 800b18a:	f7fd fcff 	bl	8008b8c <_malloc_r>
 800b18e:	4680      	mov	r8, r0
 800b190:	b908      	cbnz	r0, 800b196 <_realloc_r+0x44>
 800b192:	4645      	mov	r5, r8
 800b194:	e7ec      	b.n	800b170 <_realloc_r+0x1e>
 800b196:	42b4      	cmp	r4, r6
 800b198:	4622      	mov	r2, r4
 800b19a:	4629      	mov	r1, r5
 800b19c:	bf28      	it	cs
 800b19e:	4632      	movcs	r2, r6
 800b1a0:	f7ff fc64 	bl	800aa6c <memcpy>
 800b1a4:	4629      	mov	r1, r5
 800b1a6:	4638      	mov	r0, r7
 800b1a8:	f7fd fc7e 	bl	8008aa8 <_free_r>
 800b1ac:	e7f1      	b.n	800b192 <_realloc_r+0x40>

0800b1ae <__ascii_wctomb>:
 800b1ae:	4603      	mov	r3, r0
 800b1b0:	4608      	mov	r0, r1
 800b1b2:	b141      	cbz	r1, 800b1c6 <__ascii_wctomb+0x18>
 800b1b4:	2aff      	cmp	r2, #255	@ 0xff
 800b1b6:	d904      	bls.n	800b1c2 <__ascii_wctomb+0x14>
 800b1b8:	228a      	movs	r2, #138	@ 0x8a
 800b1ba:	f04f 30ff 	mov.w	r0, #4294967295
 800b1be:	601a      	str	r2, [r3, #0]
 800b1c0:	4770      	bx	lr
 800b1c2:	2001      	movs	r0, #1
 800b1c4:	700a      	strb	r2, [r1, #0]
 800b1c6:	4770      	bx	lr

0800b1c8 <_malloc_usable_size_r>:
 800b1c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b1cc:	1f18      	subs	r0, r3, #4
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	bfbc      	itt	lt
 800b1d2:	580b      	ldrlt	r3, [r1, r0]
 800b1d4:	18c0      	addlt	r0, r0, r3
 800b1d6:	4770      	bx	lr

0800b1d8 <_init>:
 800b1d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1da:	bf00      	nop
 800b1dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1de:	bc08      	pop	{r3}
 800b1e0:	469e      	mov	lr, r3
 800b1e2:	4770      	bx	lr

0800b1e4 <_fini>:
 800b1e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1e6:	bf00      	nop
 800b1e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1ea:	bc08      	pop	{r3}
 800b1ec:	469e      	mov	lr, r3
 800b1ee:	4770      	bx	lr
