

================================================================
== Vivado HLS Report for 'matmul_partition'
================================================================
* Date:           Wed Apr 29 19:05:10 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        matmul_partition
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.920 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1064|     1064| 4.256 us | 4.256 us |  1064|  1064|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_A                 |      257|      257|         3|          1|          1|   256|    yes   |
        |- read_B                 |      257|      257|         3|          1|          1|   256|    yes   |
        |- arraypart1_arraypart2  |      261|      261|         7|          1|          1|   256|    yes   |
        |- writeC                 |      257|      257|         3|          1|          1|   256|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|     1988|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        2|     72|     4954|     2015|    -|
|Memory               |        1|      -|     2048|      256|    0|
|Multiplexer          |        -|      -|        -|      933|    -|
|Register             |        0|      -|     2450|      128|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        3|     72|     9452|     5320|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      3|        1|        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+-----+
    |matmul_partition_control_s_axi_U          |matmul_partition_control_s_axi         |        0|      0|  284|  488|    0|
    |matmul_partition_gmem_m_axi_U             |matmul_partition_gmem_m_axi            |        2|      0|  512|  580|    0|
    |matmul_partition_mul_32ns_32ns_64_4_1_U2  |matmul_partition_mul_32ns_32ns_64_4_1  |        0|      4|  231|   49|    0|
    |matmul_partition_mul_32s_32s_32_4_1_U1    |matmul_partition_mul_32s_32s_32_4_1    |        0|      4|  231|   49|    0|
    |matmul_partition_mul_32s_32s_32_4_1_U3    |matmul_partition_mul_32s_32s_32_4_1    |        0|      4|  231|   49|    0|
    |matmul_partition_mul_32s_32s_32_4_1_U4    |matmul_partition_mul_32s_32s_32_4_1    |        0|      4|  231|   49|    0|
    |matmul_partition_mul_32s_32s_32_4_1_U5    |matmul_partition_mul_32s_32s_32_4_1    |        0|      4|  231|   49|    0|
    |matmul_partition_mul_32s_32s_32_4_1_U6    |matmul_partition_mul_32s_32s_32_4_1    |        0|      4|  231|   49|    0|
    |matmul_partition_mul_32s_32s_32_4_1_U7    |matmul_partition_mul_32s_32s_32_4_1    |        0|      4|  231|   49|    0|
    |matmul_partition_mul_32s_32s_32_4_1_U8    |matmul_partition_mul_32s_32s_32_4_1    |        0|      4|  231|   49|    0|
    |matmul_partition_mul_32s_32s_32_4_1_U9    |matmul_partition_mul_32s_32s_32_4_1    |        0|      4|  231|   49|    0|
    |matmul_partition_mul_32s_32s_32_4_1_U10   |matmul_partition_mul_32s_32s_32_4_1    |        0|      4|  231|   49|    0|
    |matmul_partition_mul_32s_32s_32_4_1_U11   |matmul_partition_mul_32s_32s_32_4_1    |        0|      4|  231|   49|    0|
    |matmul_partition_mul_32s_32s_32_4_1_U12   |matmul_partition_mul_32s_32s_32_4_1    |        0|      4|  231|   49|    0|
    |matmul_partition_mul_32s_32s_32_4_1_U13   |matmul_partition_mul_32s_32s_32_4_1    |        0|      4|  231|   49|    0|
    |matmul_partition_mul_32s_32s_32_4_1_U14   |matmul_partition_mul_32s_32s_32_4_1    |        0|      4|  231|   49|    0|
    |matmul_partition_mul_32s_32s_32_4_1_U15   |matmul_partition_mul_32s_32s_32_4_1    |        0|      4|  231|   49|    0|
    |matmul_partition_mul_32s_32s_32_4_1_U16   |matmul_partition_mul_32s_32s_32_4_1    |        0|      4|  231|   49|    0|
    |matmul_partition_mul_32s_32s_32_4_1_U17   |matmul_partition_mul_32s_32s_32_4_1    |        0|      4|  231|   49|    0|
    |matmul_partition_mul_32s_32s_32_4_1_U18   |matmul_partition_mul_32s_32s_32_4_1    |        0|      4|  231|   49|    0|
    |matmul_partition_mux_164_32_1_1_U19       |matmul_partition_mux_164_32_1_1        |        0|      0|    0|   65|    0|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+-----+
    |Total                                     |                                       |        2|     72| 4954| 2015|    0|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |A_U     |matmul_partition_A    |        1|   0|   0|    0|   256|   32|     1|         8192|
    |B_0_U   |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_1_U   |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_2_U   |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_3_U   |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_4_U   |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_5_U   |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_6_U   |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_7_U   |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_8_U   |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_9_U   |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_10_U  |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_11_U  |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_12_U  |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_13_U  |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_14_U  |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |B_15_U  |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |C_0_U   |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |C_1_U   |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |C_2_U   |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |C_3_U   |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |C_4_U   |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |C_5_U   |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |C_6_U   |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |C_7_U   |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |C_8_U   |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |C_9_U   |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |C_10_U  |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |C_11_U  |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |C_12_U  |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |C_13_U  |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |C_14_U  |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |C_15_U  |matmul_partition_B_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    +--------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                      |        1|2048| 256|    0|   768| 1056|    33|        24576|
    +--------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln104_fu_1419_p2               |     +    |      0|  0|  10|          10|          10|
    |add_ln106_fu_1360_p2               |     +    |      0|  0|  32|          32|           2|
    |add_ln77_fu_1264_p2                |     +    |      0|  0|  10|          10|          10|
    |add_ln94_fu_1370_p2                |     +    |      0|  0|  64|          64|           1|
    |col_fu_1435_p2                     |     +    |      0|  0|  32|          32|           1|
    |i_1_fu_1300_p2                     |     +    |      0|  0|  32|           1|          32|
    |i_2_fu_1919_p2                     |     +    |      0|  0|  32|           1|          32|
    |i_fu_1226_p2                       |     +    |      0|  0|  32|           1|          32|
    |itr_1_fu_1289_p2                   |     +    |      0|  0|  31|          31|           1|
    |itr_2_fu_1908_p2                   |     +    |      0|  0|  31|          31|           1|
    |itr_fu_1215_p2                     |     +    |      0|  0|  31|          31|           1|
    |j_1_fu_1326_p2                     |     +    |      0|  0|  32|          32|           1|
    |j_2_fu_1965_p2                     |     +    |      0|  0|  32|           1|          32|
    |j_fu_1270_p2                       |     +    |      0|  0|  32|           1|          32|
    |row_fu_1376_p2                     |     +    |      0|  0|  31|           1|          31|
    |temp_sum_0_fu_1555_p2              |     +    |      0|  0|  32|          32|          32|
    |temp_sum_10_fu_1760_p2             |     +    |      0|  0|  32|          32|          32|
    |temp_sum_11_fu_1781_p2             |     +    |      0|  0|  32|          32|          32|
    |temp_sum_12_fu_1802_p2             |     +    |      0|  0|  32|          32|          32|
    |temp_sum_13_fu_1823_p2             |     +    |      0|  0|  32|          32|          32|
    |temp_sum_14_fu_1844_p2             |     +    |      0|  0|  32|          32|          32|
    |temp_sum_15_fu_1865_p2             |     +    |      0|  0|  32|          32|          32|
    |temp_sum_1_fu_1571_p2              |     +    |      0|  0|  32|          32|          32|
    |temp_sum_2_fu_1592_p2              |     +    |      0|  0|  32|          32|          32|
    |temp_sum_3_fu_1613_p2              |     +    |      0|  0|  32|          32|          32|
    |temp_sum_4_fu_1634_p2              |     +    |      0|  0|  32|          32|          32|
    |temp_sum_5_fu_1655_p2              |     +    |      0|  0|  32|          32|          32|
    |temp_sum_6_fu_1676_p2              |     +    |      0|  0|  32|          32|          32|
    |temp_sum_7_fu_1697_p2              |     +    |      0|  0|  32|          32|          32|
    |temp_sum_8_fu_1718_p2              |     +    |      0|  0|  32|          32|          32|
    |temp_sum_9_fu_1739_p2              |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state24_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state40_io                |    and   |      0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n              |    and   |      0|  0|   2|           1|           1|
    |ap_ext_blocking_n                  |    and   |      0|  0|   2|           1|           2|
    |ap_int_blocking_n                  |    and   |      0|  0|   2|           2|           2|
    |ap_str_blocking_n                  |    and   |      0|  0|   2|           2|           2|
    |icmp_ln103_fu_1441_p2              |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln106_fu_1430_p2              |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln114_fu_1903_p2              |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln117_fu_1914_p2              |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln70_fu_1210_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln73_fu_1221_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln82_fu_1284_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln85_fu_1295_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln94_fu_1365_p2               |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln97_fu_1382_p2               |   icmp   |      0|  0|  20|          32|          32|
    |select_ln103_10_fu_1753_p3         |  select  |      0|  0|  32|           1|           1|
    |select_ln103_11_fu_1774_p3         |  select  |      0|  0|  32|           1|           1|
    |select_ln103_12_fu_1795_p3         |  select  |      0|  0|  32|           1|           1|
    |select_ln103_13_fu_1816_p3         |  select  |      0|  0|  32|           1|           1|
    |select_ln103_14_fu_1837_p3         |  select  |      0|  0|  32|           1|           1|
    |select_ln103_15_fu_1858_p3         |  select  |      0|  0|  32|           1|           1|
    |select_ln103_1_fu_1564_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln103_2_fu_1585_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln103_3_fu_1606_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln103_4_fu_1627_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln103_5_fu_1648_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln103_6_fu_1669_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln103_7_fu_1690_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln103_8_fu_1711_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln103_9_fu_1732_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln103_fu_1548_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln117_1_fu_1933_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln117_fu_1925_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln73_1_fu_1240_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln73_fu_1232_p3             |  select  |      0|  0|  32|           1|           1|
    |select_ln85_1_fu_1314_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln85_fu_1306_p3             |  select  |      0|  0|  32|           1|           1|
    |select_ln94_1_fu_1395_p3           |  select  |      0|  0|  31|           1|          31|
    |select_ln94_fu_1387_p3             |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1988|        1191|        1224|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |A_address0                          |   15|          3|    8|         24|
    |B_0_address0                        |   15|          3|    4|         12|
    |B_10_address0                       |   15|          3|    4|         12|
    |B_11_address0                       |   15|          3|    4|         12|
    |B_12_address0                       |   15|          3|    4|         12|
    |B_13_address0                       |   15|          3|    4|         12|
    |B_14_address0                       |   15|          3|    4|         12|
    |B_15_address0                       |   15|          3|    4|         12|
    |B_1_address0                        |   15|          3|    4|         12|
    |B_2_address0                        |   15|          3|    4|         12|
    |B_3_address0                        |   15|          3|    4|         12|
    |B_4_address0                        |   15|          3|    4|         12|
    |B_5_address0                        |   15|          3|    4|         12|
    |B_6_address0                        |   15|          3|    4|         12|
    |B_7_address0                        |   15|          3|    4|         12|
    |B_8_address0                        |   15|          3|    4|         12|
    |B_9_address0                        |   15|          3|    4|         12|
    |C_0_address0                        |   15|          3|    4|         12|
    |C_10_address0                       |   15|          3|    4|         12|
    |C_11_address0                       |   15|          3|    4|         12|
    |C_12_address0                       |   15|          3|    4|         12|
    |C_13_address0                       |   15|          3|    4|         12|
    |C_14_address0                       |   15|          3|    4|         12|
    |C_15_address0                       |   15|          3|    4|         12|
    |C_1_address0                        |   15|          3|    4|         12|
    |C_2_address0                        |   15|          3|    4|         12|
    |C_3_address0                        |   15|          3|    4|         12|
    |C_4_address0                        |   15|          3|    4|         12|
    |C_5_address0                        |   15|          3|    4|         12|
    |C_6_address0                        |   15|          3|    4|         12|
    |C_7_address0                        |   15|          3|    4|         12|
    |C_8_address0                        |   15|          3|    4|         12|
    |C_9_address0                        |   15|          3|    4|         12|
    |ap_NS_fsm                           |  153|         34|    1|         34|
    |ap_enable_reg_pp0_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter6             |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2             |    9|          2|    1|          2|
    |ap_phi_mux_i2_0_phi_fu_1058_p4      |    9|          2|   32|         64|
    |ap_phi_mux_i6_0_phi_fu_1124_p4      |    9|          2|   32|         64|
    |ap_phi_mux_i_0_phi_fu_1025_p4       |    9|          2|   32|         64|
    |ap_phi_mux_row_0_phi_fu_1091_p4     |    9|          2|   31|         62|
    |ap_sig_allocacmp_temp_sum_0_1_load  |    9|          2|   32|         64|
    |col_0_reg_1098                      |    9|          2|   32|         64|
    |gmem_ARADDR                         |   15|          3|   64|        192|
    |gmem_blk_n_AR                       |    9|          2|    1|          2|
    |gmem_blk_n_AW                       |    9|          2|    1|          2|
    |gmem_blk_n_B                        |    9|          2|    1|          2|
    |gmem_blk_n_R                        |    9|          2|    1|          2|
    |gmem_blk_n_W                        |    9|          2|    1|          2|
    |i2_0_reg_1054                       |    9|          2|   32|         64|
    |i6_0_reg_1120                       |    9|          2|   32|         64|
    |i_0_reg_1021                        |    9|          2|   32|         64|
    |indvar_flatten_reg_1076             |    9|          2|   64|        128|
    |itr1_0_reg_1065                     |    9|          2|   31|         62|
    |itr5_0_reg_1109                     |    9|          2|   31|         62|
    |itr_0_reg_1032                      |    9|          2|   31|         62|
    |j3_0_reg_1043                       |    9|          2|   32|         64|
    |j7_0_reg_1131                       |    9|          2|   32|         64|
    |j_0_reg_1010                        |    9|          2|   32|         64|
    |row_0_reg_1087                      |    9|          2|   31|         62|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  933|        196|  785|       1802|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |A_load_reg_2288                       |  32|   0|   32|          0|
    |add_ln106_reg_2223                    |  32|   0|   32|          0|
    |add_ln77_reg_2062                     |  10|   0|   10|          0|
    |add_ln77_reg_2062_pp0_iter1_reg       |  10|   0|   10|          0|
    |ap_CS_fsm                             |  33|   0|   33|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2               |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg                 |   1|   0|    1|          0|
    |ap_int_blocking_n_reg                 |   0|   0|    1|          1|
    |ap_rst_n_inv                          |   1|   0|    1|          0|
    |ap_rst_reg_1                          |   1|   0|    1|          0|
    |ap_rst_reg_2                          |   1|   0|    1|          0|
    |ap_str_blocking_n_reg                 |   0|   0|    1|          1|
    |col_0_reg_1098                        |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_2101             |  32|   0|   32|          0|
    |gmem_addr_1_reg_2026                  |  62|   0|   64|          2|
    |gmem_addr_2_read_reg_2072             |  32|   0|   32|          0|
    |gmem_addr_2_reg_2032                  |  62|   0|   64|          2|
    |gmem_addr_reg_2020                    |  62|   0|   64|          2|
    |i2_0_reg_1054                         |  32|   0|   32|          0|
    |i6_0_reg_1120                         |  32|   0|   32|          0|
    |i_0_reg_1021                          |  32|   0|   32|          0|
    |icmp_ln103_reg_2268                   |   1|   0|    1|          0|
    |icmp_ln106_reg_2259                   |   1|   0|    1|          0|
    |icmp_ln114_reg_2549                   |   1|   0|    1|          0|
    |icmp_ln114_reg_2549_pp3_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln70_reg_2048                    |   1|   0|    1|          0|
    |icmp_ln70_reg_2048_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln82_reg_2077                    |   1|   0|    1|          0|
    |icmp_ln94_reg_2233                    |   1|   0|    1|          0|
    |indvar_flatten_reg_1076               |  64|   0|   64|          0|
    |itr1_0_reg_1065                       |  31|   0|   31|          0|
    |itr5_0_reg_1109                       |  31|   0|   31|          0|
    |itr_0_reg_1032                        |  31|   0|   31|          0|
    |j3_0_reg_1043                         |  32|   0|   32|          0|
    |j7_0_reg_1131                         |  32|   0|   32|          0|
    |j_0_reg_1010                          |  32|   0|   32|          0|
    |mul_ln106_reg_2228                    |  64|   0|   64|          0|
    |mul_ln70_reg_2038                     |  32|   0|   32|          0|
    |row_0_reg_1087                        |  31|   0|   31|          0|
    |select_ln117_reg_2558                 |  32|   0|   32|          0|
    |select_ln73_1_reg_2057                |  32|   0|   32|          0|
    |select_ln85_1_reg_2086                |  32|   0|   32|          0|
    |select_ln85_1_reg_2086_pp1_iter1_reg  |  32|   0|   32|          0|
    |select_ln94_1_reg_2248                |  31|   0|   31|          0|
    |select_ln94_reg_2242                  |  32|   0|   32|          0|
    |size_read_reg_2008                    |  32|   0|   32|          0|
    |temp_sum_0_1_fu_258                   |  32|   0|   32|          0|
    |temp_sum_0_reg_2468                   |  32|   0|   32|          0|
    |temp_sum_10_1_fu_298                  |  32|   0|   32|          0|
    |temp_sum_10_reg_2519                  |  32|   0|   32|          0|
    |temp_sum_11_1_fu_302                  |  32|   0|   32|          0|
    |temp_sum_11_reg_2524                  |  32|   0|   32|          0|
    |temp_sum_12_1_fu_306                  |  32|   0|   32|          0|
    |temp_sum_12_reg_2529                  |  32|   0|   32|          0|
    |temp_sum_13_1_fu_310                  |  32|   0|   32|          0|
    |temp_sum_13_reg_2534                  |  32|   0|   32|          0|
    |temp_sum_14_1_fu_314                  |  32|   0|   32|          0|
    |temp_sum_14_reg_2539                  |  32|   0|   32|          0|
    |temp_sum_15_1_fu_318                  |  32|   0|   32|          0|
    |temp_sum_15_reg_2544                  |  32|   0|   32|          0|
    |temp_sum_1_1_fu_262                   |  32|   0|   32|          0|
    |temp_sum_1_reg_2474                   |  32|   0|   32|          0|
    |temp_sum_2_1_fu_266                   |  32|   0|   32|          0|
    |temp_sum_2_reg_2479                   |  32|   0|   32|          0|
    |temp_sum_3_1_fu_270                   |  32|   0|   32|          0|
    |temp_sum_3_reg_2484                   |  32|   0|   32|          0|
    |temp_sum_4_1_fu_274                   |  32|   0|   32|          0|
    |temp_sum_4_reg_2489                   |  32|   0|   32|          0|
    |temp_sum_5_1_fu_278                   |  32|   0|   32|          0|
    |temp_sum_5_reg_2494                   |  32|   0|   32|          0|
    |temp_sum_6_1_fu_282                   |  32|   0|   32|          0|
    |temp_sum_6_reg_2499                   |  32|   0|   32|          0|
    |temp_sum_7_1_fu_286                   |  32|   0|   32|          0|
    |temp_sum_7_reg_2504                   |  32|   0|   32|          0|
    |temp_sum_8_1_fu_290                   |  32|   0|   32|          0|
    |temp_sum_8_reg_2509                   |  32|   0|   32|          0|
    |temp_sum_9_1_fu_294                   |  32|   0|   32|          0|
    |temp_sum_9_reg_2514                   |  32|   0|   32|          0|
    |tmp_4_reg_2653                        |  32|   0|   32|          0|
    |trunc_ln121_reg_2563                  |   4|   0|    4|          0|
    |trunc_ln89_reg_2092                   |   4|   0|    4|          0|
    |trunc_ln89_reg_2092_pp1_iter1_reg     |   4|   0|    4|          0|
    |icmp_ln103_reg_2268                   |  64|  32|    1|          0|
    |icmp_ln106_reg_2259                   |  64|  32|    1|          0|
    |icmp_ln94_reg_2233                    |  64|  32|    1|          0|
    |select_ln94_1_reg_2248                |  64|  32|   31|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |2450| 128| 2236|          8|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |      control     |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |      control     |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |      control     |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |      control     |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |      control     |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |      control     |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |      control     |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |      control     |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |      control     |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |      control     |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |      control     |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |      control     |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |      control     |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |      control     |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |      control     |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |      control     |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |      control     |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs | matmul_partition | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | matmul_partition | return value |
|event_done             | out |    1| ap_ctrl_hs | matmul_partition | return value |
|interrupt              | out |    1| ap_ctrl_hs | matmul_partition | return value |
|event_start            | out |    1| ap_ctrl_hs | matmul_partition | return value |
|stall_start_ext        | out |    1| ap_ctrl_hs | matmul_partition | return value |
|stall_done_ext         | out |    1| ap_ctrl_hs | matmul_partition | return value |
|stall_start_str        | out |    1| ap_ctrl_hs | matmul_partition | return value |
|stall_done_str         | out |    1| ap_ctrl_hs | matmul_partition | return value |
|stall_start_int        | out |    1| ap_ctrl_hs | matmul_partition | return value |
|stall_done_int         | out |    1| ap_ctrl_hs | matmul_partition | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WDATA       | out |   32|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |       gmem       |    pointer   |
+-----------------------+-----+-----+------------+------------------+--------------+

