// Seed: 3924576674
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input id_3,
    output id_4,
    input id_5,
    input logic id_6
);
  always @(1) id_4 <= #1 id_0;
  logic id_7;
endmodule
