

================================================================
== Vitis HLS Report for 'chunkProcessor_Pipeline_VITIS_LOOP_27_2'
================================================================
* Date:           Fri Aug  1 20:18:12 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sha384Accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.262 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      164|      164|  1.640 us|  1.640 us|  162|  162|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_2  |      162|      162|         4|          2|          1|    80|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+------+------+-----+
|       Name      | BRAM_18K| DSP|  FF  |  LUT | URAM|
+-----------------+---------+----+------+------+-----+
|DSP              |        -|   -|     -|     -|    -|
|Expression       |        -|   -|     0|  1267|    -|
|FIFO             |        -|   -|     -|     -|    -|
|Instance         |        -|   -|     -|     -|    -|
|Memory           |        2|   -|     0|     0|    -|
|Multiplexer      |        -|   -|     0|   150|    -|
|Register         |        -|   -|  1039|     -|    -|
+-----------------+---------+----+------+------+-----+
|Total            |        2|   0|  1039|  1417|    0|
+-----------------+---------+----+------+------+-----+
|Available        |       10|  10|  7500|  3750|    0|
+-----------------+---------+----+------+------+-----+
|Utilization (%)  |       20|   0|    13|    37|    0|
+-----------------+---------+----+------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                            Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |kValues_U  |chunkProcessor_Pipeline_VITIS_LOOP_27_2_kValues_ROM_AUTO_1R  |        2|  0|   0|    0|    80|   64|     1|         5120|
    +-----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                             |        2|  0|   0|    0|    80|   64|     1|         5120|
    +-----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln13_1_fu_478_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln13_2_fu_483_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln13_fu_376_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln15_2_fu_607_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln15_fu_602_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln19_fu_613_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln27_fu_326_p2    |         +|   0|  0|  14|           7|           1|
    |t1_fu_488_p2          |         +|   0|  0|  64|          64|          64|
    |and_ln13_1_fu_364_p2  |       and|   0|  0|  64|          64|          64|
    |and_ln13_fu_358_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln15_1_fu_556_p2  |       and|   0|  0|  64|          64|          64|
    |and_ln15_fu_551_p2    |       and|   0|  0|  64|          64|          64|
    |icmp_ln27_fu_320_p2   |      icmp|   0|  0|  14|           7|           7|
    |or_ln13_fu_370_p2     |        or|   0|  0|  64|          64|          64|
    |or_ln15_3_fu_576_p2   |        or|   0|  0|  64|          64|          64|
    |or_ln15_fu_547_p2     |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln13_1_fu_466_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln13_2_fu_472_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln13_fu_352_p2    |       xor|   0|  0|  64|          64|           2|
    |xor_ln15_1_fu_596_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln15_fu_590_p2    |       xor|   0|  0|  64|          64|          64|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|1267|        1231|        1164|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |add_i26_i251347_fu_122              |   9|          2|   64|        128|
    |add_i26_i25134_fu_134               |   9|          2|   64|        128|
    |add_i26_i2513_fu_110                |   9|          2|   64|        128|
    |add_i26_i251_fu_130                 |   9|          2|   64|        128|
    |ap_NS_fsm                           |  15|          3|    1|          3|
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg    |   9|          2|    1|          2|
    |ap_sig_allocacmp_add_i26_i251_load  |   9|          2|   64|        128|
    |ap_sig_allocacmp_i_3                |   9|          2|    7|         14|
    |i_fu_106                            |   9|          2|    7|         14|
    |thr_add562568_fu_126                |   9|          2|   64|        128|
    |thr_add56256_fu_138                 |   9|          2|   64|        128|
    |thr_add5625_fu_114                  |   9|          2|   64|        128|
    |thr_add562_fu_118                   |   9|          2|   64|        128|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 150|         33|  595|       1191|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_i26_i251347_fu_122            |  64|   0|   64|          0|
    |add_i26_i25134_fu_134             |  64|   0|   64|          0|
    |add_i26_i25134_load_reg_740       |  64|   0|   64|          0|
    |add_i26_i2513_fu_110              |  64|   0|   64|          0|
    |add_i26_i251_fu_130               |  64|   0|   64|          0|
    |add_i26_i251_load_reg_729         |  64|   0|   64|          0|
    |add_ln13_reg_751                  |  64|   0|   64|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_106                          |   7|   0|    7|          0|
    |icmp_ln27_reg_715                 |   1|   0|    1|          0|
    |icmp_ln27_reg_715_pp0_iter1_reg   |   1|   0|    1|          0|
    |or_ln13_reg_746                   |  64|   0|   64|          0|
    |t1_reg_780                        |  64|   0|   64|          0|
    |thr_add562568_fu_126              |  64|   0|   64|          0|
    |thr_add56256_fu_138               |  64|   0|   64|          0|
    |thr_add56256_load_reg_767         |  64|   0|   64|          0|
    |thr_add5625_fu_114                |  64|   0|   64|          0|
    |thr_add5625_load_reg_774          |  64|   0|   64|          0|
    |thr_add562_fu_118                 |  64|   0|   64|          0|
    |thr_add562_load_reg_756           |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1039|   0| 1039|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_27_2|  return value|
|wvars_load_7                |   in|   64|     ap_none|                             wvars_load_7|        scalar|
|wvars_load_6                |   in|   64|     ap_none|                             wvars_load_6|        scalar|
|wvars_load_5                |   in|   64|     ap_none|                             wvars_load_5|        scalar|
|wvars_load_4                |   in|   64|     ap_none|                             wvars_load_4|        scalar|
|wvars_load_3                |   in|   64|     ap_none|                             wvars_load_3|        scalar|
|wvars_load_2                |   in|   64|     ap_none|                             wvars_load_2|        scalar|
|wvars_load_1                |   in|   64|     ap_none|                             wvars_load_1|        scalar|
|wvars_load                  |   in|   64|     ap_none|                               wvars_load|        scalar|
|wValues_address0            |  out|    7|   ap_memory|                                  wValues|         array|
|wValues_ce0                 |  out|    1|   ap_memory|                                  wValues|         array|
|wValues_q0                  |   in|   64|   ap_memory|                                  wValues|         array|
|thr_add562568_out           |  out|   64|      ap_vld|                        thr_add562568_out|       pointer|
|thr_add562568_out_ap_vld    |  out|    1|      ap_vld|                        thr_add562568_out|       pointer|
|add_i26_i251347_out         |  out|   64|      ap_vld|                      add_i26_i251347_out|       pointer|
|add_i26_i251347_out_ap_vld  |  out|    1|      ap_vld|                      add_i26_i251347_out|       pointer|
|thr_add56256_out            |  out|   64|      ap_vld|                         thr_add56256_out|       pointer|
|thr_add56256_out_ap_vld     |  out|    1|      ap_vld|                         thr_add56256_out|       pointer|
|thr_add5625_out             |  out|   64|      ap_vld|                          thr_add5625_out|       pointer|
|thr_add5625_out_ap_vld      |  out|    1|      ap_vld|                          thr_add5625_out|       pointer|
|add_i26_i25134_out          |  out|   64|      ap_vld|                       add_i26_i25134_out|       pointer|
|add_i26_i25134_out_ap_vld   |  out|    1|      ap_vld|                       add_i26_i25134_out|       pointer|
|add_i26_i2513_out           |  out|   64|      ap_vld|                        add_i26_i2513_out|       pointer|
|add_i26_i2513_out_ap_vld    |  out|    1|      ap_vld|                        add_i26_i2513_out|       pointer|
|thr_add562_out              |  out|   64|      ap_vld|                           thr_add562_out|       pointer|
|thr_add562_out_ap_vld       |  out|    1|      ap_vld|                           thr_add562_out|       pointer|
|add_i26_i251_out            |  out|   64|      ap_vld|                         add_i26_i251_out|       pointer|
|add_i26_i251_out_ap_vld     |  out|    1|      ap_vld|                         add_i26_i251_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.20>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_i26_i2513 = alloca i32 1"   --->   Operation 8 'alloca' 'add_i26_i2513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%thr_add5625 = alloca i32 1"   --->   Operation 9 'alloca' 'thr_add5625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%thr_add562 = alloca i32 1"   --->   Operation 10 'alloca' 'thr_add562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_i26_i251347 = alloca i32 1"   --->   Operation 11 'alloca' 'add_i26_i251347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%thr_add562568 = alloca i32 1"   --->   Operation 12 'alloca' 'thr_add562568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add_i26_i251 = alloca i32 1"   --->   Operation 13 'alloca' 'add_i26_i251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_i26_i25134 = alloca i32 1"   --->   Operation 14 'alloca' 'add_i26_i25134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%thr_add56256 = alloca i32 1"   --->   Operation 15 'alloca' 'thr_add56256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%wvars_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load"   --->   Operation 16 'read' 'wvars_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%wvars_load_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_1"   --->   Operation 17 'read' 'wvars_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%wvars_load_2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_2"   --->   Operation 18 'read' 'wvars_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%wvars_load_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_3"   --->   Operation 19 'read' 'wvars_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%wvars_load_4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_4"   --->   Operation 20 'read' 'wvars_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%wvars_load_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_5"   --->   Operation 21 'read' 'wvars_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%wvars_load_6_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_6"   --->   Operation 22 'read' 'wvars_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%wvars_load_7_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_7"   --->   Operation 23 'read' 'wvars_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 %wvars_load_5_read, i64 %thr_add56256"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 25 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 %wvars_load_3_read, i64 %add_i26_i25134"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 26 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 %wvars_load_read, i64 %add_i26_i251"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 %wvars_load_7_read, i64 %thr_add562568"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 28 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 %wvars_load_6_read, i64 %add_i26_i251347"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 %wvars_load_1_read, i64 %thr_add562"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 30 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 %wvars_load_4_read, i64 %thr_add5625"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 31 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 %wvars_load_2_read, i64 %add_i26_i2513"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 32 [1/1] (1.29ns)   --->   "%store_ln27 = store i7 0, i7 %i" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 32 'store' 'store_ln27' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_30_3"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_3 = load i7 %i" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 34 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.61ns)   --->   "%icmp_ln27 = icmp_eq  i7 %i_3, i7 80" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 35 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.61ns)   --->   "%add_ln27 = add i7 %i_3, i7 1" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 36 'add' 'add_ln27' <Predicate = true> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %VITIS_LOOP_30_3.split, void %VITIS_LOOP_34_4.exitStub" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 37 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i7 %i_3" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 38 'zext' 'zext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kValues_addr = getelementptr i64 %kValues, i64 0, i64 %zext_ln27" [../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 39 'getelementptr' 'kValues_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (2.77ns)   --->   "%kt = load i7 %kValues_addr" [../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 40 'load' 'kt' <Predicate = (!icmp_ln27)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 80> <ROM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%wValues_addr = getelementptr i64 %wValues, i64 0, i64 %zext_ln27" [../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 41 'getelementptr' 'wValues_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.77ns)   --->   "%wt = load i7 %wValues_addr" [../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 42 'load' 'wt' <Predicate = (!icmp_ln27)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 80> <RAM>
ST_1 : Operation 43 [1/1] (1.29ns)   --->   "%store_ln27 = store i7 %add_ln27, i7 %i" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 43 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 5.69>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%add_i26_i251_load = load i64 %add_i26_i251" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 44 'load' 'add_i26_i251_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%add_i26_i25134_load = load i64 %add_i26_i25134" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 45 'load' 'add_i26_i25134_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%add_i26_i2513_load = load i64 %add_i26_i2513"   --->   Operation 46 'load' 'add_i26_i2513_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 47 [1/2] ( I:2.77ns O:2.77ns )   --->   "%kt = load i7 %kValues_addr" [../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 47 'load' 'kt' <Predicate = (!icmp_ln27)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 80> <ROM>
ST_2 : Operation 48 [1/2] ( I:2.77ns O:2.77ns )   --->   "%wt = load i7 %wValues_addr" [../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 48 'load' 'wt' <Predicate = (!icmp_ln27)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 80> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln13)   --->   "%xor_ln13 = xor i64 %add_i26_i251_load, i64 18446744073709551615" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 49 'xor' 'xor_ln13' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln13)   --->   "%and_ln13 = and i64 %add_i26_i25134_load, i64 %xor_ln13" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 50 'and' 'and_ln13' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln13)   --->   "%and_ln13_1 = and i64 %add_i26_i251_load, i64 %add_i26_i2513_load" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 51 'and' 'and_ln13_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln13 = or i64 %and_ln13, i64 %and_ln13_1" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 52 'or' 'or_ln13' <Predicate = (!icmp_ln27)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (2.92ns)   --->   "%add_ln13 = add i64 %kt, i64 %wt" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 53 'add' 'add_ln13' <Predicate = (!icmp_ln27)> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 %add_i26_i2513_load, i64 %add_i26_i25134"   --->   Operation 54 'store' 'store_ln0' <Predicate = (!icmp_ln27)> <Delay = 1.29>
ST_2 : Operation 55 [1/1] (1.29ns)   --->   "%store_ln13 = store i64 %add_i26_i251_load, i64 %add_i26_i2513" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 55 'store' 'store_ln13' <Predicate = (!icmp_ln27)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%thr_add562_load = load i64 %thr_add562" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 56 'load' 'thr_add562_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%thr_add56256_load = load i64 %thr_add56256" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 57 'load' 'thr_add56256_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%thr_add5625_load = load i64 %thr_add5625"   --->   Operation 58 'load' 'thr_add5625_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%add_i26_i251347_load = load i64 %add_i26_i251347" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 59 'load' 'add_i26_i251347_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%lshr_ln5 = partselect i50 @_ssdm_op_PartSelect.i50.i64.i32.i32, i64 %add_i26_i251_load, i32 14, i32 63" [../functions512.cpp:17->../chunkIteration512/chunkIter512.cpp:9->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 60 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%trunc_ln17 = trunc i64 %add_i26_i251_load" [../functions512.cpp:17->../chunkIteration512/chunkIter512.cpp:9->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 61 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%lshr_ln6 = partselect i46 @_ssdm_op_PartSelect.i46.i64.i32.i32, i64 %add_i26_i251_load, i32 18, i32 63" [../functions512.cpp:18->../chunkIteration512/chunkIter512.cpp:9->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 62 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%trunc_ln18 = trunc i64 %add_i26_i251_load" [../functions512.cpp:18->../chunkIteration512/chunkIter512.cpp:9->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 63 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%lshr_ln = partselect i23 @_ssdm_op_PartSelect.i23.i64.i32.i32, i64 %add_i26_i251_load, i32 41, i32 63" [../functions512.cpp:19->../chunkIteration512/chunkIter512.cpp:9->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 64 'partselect' 'lshr_ln' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%trunc_ln19 = trunc i64 %add_i26_i251_load" [../functions512.cpp:19->../chunkIteration512/chunkIter512.cpp:9->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 65 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%or_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i14.i50, i14 %trunc_ln17, i50 %lshr_ln5" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 66 'bitconcatenate' 'or_ln2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%or_ln13_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i18.i46, i18 %trunc_ln18, i46 %lshr_ln6" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 67 'bitconcatenate' 'or_ln13_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%or_ln13_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i41.i23, i41 %trunc_ln19, i23 %lshr_ln" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 68 'bitconcatenate' 'or_ln13_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%xor_ln13_1 = xor i64 %or_ln13_1, i64 %or_ln13_3" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 69 'xor' 'xor_ln13_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%xor_ln13_2 = xor i64 %xor_ln13_1, i64 %or_ln2" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 70 'xor' 'xor_ln13_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_1 = add i64 %add_ln13, i64 %add_i26_i251347_load" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 71 'add' 'add_ln13_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [1/1] (2.92ns) (out node of the LUT)   --->   "%add_ln13_2 = add i64 %or_ln13, i64 %xor_ln13_2" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 72 'add' 'add_ln13_2' <Predicate = (!icmp_ln27)> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%t1 = add i64 %add_ln13_2, i64 %add_ln13_1" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 73 'add' 't1' <Predicate = (!icmp_ln27)> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 %thr_add5625_load, i64 %thr_add56256"   --->   Operation 74 'store' 'store_ln0' <Predicate = (!icmp_ln27)> <Delay = 1.29>
ST_3 : Operation 75 [1/1] (1.29ns)   --->   "%store_ln13 = store i64 %add_i26_i25134_load, i64 %add_i26_i251347" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 75 'store' 'store_ln13' <Predicate = (!icmp_ln27)> <Delay = 1.29>
ST_3 : Operation 76 [1/1] (1.29ns)   --->   "%store_ln15 = store i64 %thr_add562_load, i64 %thr_add5625" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 76 'store' 'store_ln15' <Predicate = (!icmp_ln27)> <Delay = 1.29>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%add_i26_i2513_load_1 = load i64 %add_i26_i2513"   --->   Operation 103 'load' 'add_i26_i2513_load_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%thr_add5625_load_1 = load i64 %thr_add5625"   --->   Operation 104 'load' 'thr_add5625_load_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%add_i26_i251347_load_1 = load i64 %add_i26_i251347"   --->   Operation 105 'load' 'add_i26_i251347_load_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%thr_add562568_load_1 = load i64 %thr_add562568"   --->   Operation 106 'load' 'thr_add562568_load_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %thr_add562568_out, i64 %thr_add562568_load_1"   --->   Operation 107 'write' 'write_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add_i26_i251347_out, i64 %add_i26_i251347_load_1"   --->   Operation 108 'write' 'write_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %thr_add56256_out, i64 %thr_add56256_load" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 109 'write' 'write_ln15' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %thr_add5625_out, i64 %thr_add5625_load_1"   --->   Operation 110 'write' 'write_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln13 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add_i26_i25134_out, i64 %add_i26_i25134_load" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 111 'write' 'write_ln13' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add_i26_i2513_out, i64 %add_i26_i2513_load_1"   --->   Operation 112 'write' 'write_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %thr_add562_out, i64 %thr_add562_load" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 113 'write' 'write_ln15' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln13 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add_i26_i251_out, i64 %add_i26_i251_load" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 114 'write' 'write_ln13' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 1.29>

State 4 <SV = 3> <Delay = 6.44>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%thr_add562568_load = load i64 %thr_add562568" [../chunkIteration512/chunkIter512.cpp:19->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 77 'load' 'thr_add562568_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 78 'specpipeline' 'specpipeline_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 80 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_1)   --->   "%lshr_ln7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %thr_add562_load, i32 28, i32 63" [../functions512.cpp:7->../chunkIteration512/chunkIter512.cpp:10->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 81 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_1)   --->   "%trunc_ln7 = trunc i64 %thr_add562_load" [../functions512.cpp:7->../chunkIteration512/chunkIter512.cpp:10->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 82 'trunc' 'trunc_ln7' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_1)   --->   "%lshr_ln8 = partselect i30 @_ssdm_op_PartSelect.i30.i64.i32.i32, i64 %thr_add562_load, i32 34, i32 63" [../functions512.cpp:8->../chunkIteration512/chunkIter512.cpp:10->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 83 'partselect' 'lshr_ln8' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_1)   --->   "%trunc_ln8 = trunc i64 %thr_add562_load" [../functions512.cpp:8->../chunkIteration512/chunkIter512.cpp:10->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 84 'trunc' 'trunc_ln8' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_1)   --->   "%lshr_ln9 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %thr_add562_load, i32 39, i32 63" [../functions512.cpp:9->../chunkIteration512/chunkIter512.cpp:10->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 85 'partselect' 'lshr_ln9' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_1)   --->   "%trunc_ln9 = trunc i64 %thr_add562_load" [../functions512.cpp:9->../chunkIteration512/chunkIter512.cpp:10->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 86 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_3)   --->   "%or_ln15 = or i64 %thr_add5625_load, i64 %thr_add56256_load" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 87 'or' 'or_ln15' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_3)   --->   "%and_ln15 = and i64 %thr_add562_load, i64 %or_ln15" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 88 'and' 'and_ln15' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_3)   --->   "%and_ln15_1 = and i64 %thr_add5625_load, i64 %thr_add56256_load" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 89 'and' 'and_ln15_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_1)   --->   "%or_ln15_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln7, i36 %lshr_ln7" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 90 'bitconcatenate' 'or_ln15_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_1)   --->   "%or_ln15_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i34.i30, i34 %trunc_ln8, i30 %lshr_ln8" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 91 'bitconcatenate' 'or_ln15_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln15_3 = or i64 %and_ln15, i64 %and_ln15_1" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 92 'or' 'or_ln15_3' <Predicate = (!icmp_ln27)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_1)   --->   "%or_ln15_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln9, i25 %lshr_ln9" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 93 'bitconcatenate' 'or_ln15_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_1)   --->   "%xor_ln15 = xor i64 %or_ln15_2, i64 %or_ln15_4" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 94 'xor' 'xor_ln15' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln15_1 = xor i64 %xor_ln15, i64 %or_ln15_1" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 95 'xor' 'xor_ln15_1' <Predicate = (!icmp_ln27)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15 = add i64 %t1, i64 %or_ln15_3" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 96 'add' 'add_ln15' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%add_ln15_2 = add i64 %add_ln15, i64 %xor_ln15_1" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 97 'add' 'add_ln15_2' <Predicate = (!icmp_ln27)> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/1] (2.92ns)   --->   "%add_ln19 = add i64 %t1, i64 %thr_add562568_load" [../chunkIteration512/chunkIter512.cpp:19->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 98 'add' 'add_ln19' <Predicate = (!icmp_ln27)> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.29ns)   --->   "%store_ln19 = store i64 %add_ln19, i64 %add_i26_i251" [../chunkIteration512/chunkIter512.cpp:19->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 99 'store' 'store_ln19' <Predicate = (!icmp_ln27)> <Delay = 1.29>
ST_4 : Operation 100 [1/1] (1.29ns)   --->   "%store_ln15 = store i64 %thr_add56256_load, i64 %thr_add562568" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 100 'store' 'store_ln15' <Predicate = (!icmp_ln27)> <Delay = 1.29>
ST_4 : Operation 101 [1/1] (1.29ns)   --->   "%store_ln15 = store i64 %add_ln15_2, i64 %thr_add562" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 101 'store' 'store_ln15' <Predicate = (!icmp_ln27)> <Delay = 1.29>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_3" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 102 'br' 'br_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wvars_load_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wvars_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wvars_load_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wvars_load_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wvars_load_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wvars_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wvars_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wvars_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wValues]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13333333333333333]; IO mode=ap_memory:ce=0
Port [ thr_add562568_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add_i26_i251347_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ thr_add56256_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ thr_add5625_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add_i26_i25134_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add_i26_i2513_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ thr_add562_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add_i26_i251_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ kValues]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01000]
add_i26_i2513          (alloca           ) [ 01110]
thr_add5625            (alloca           ) [ 01110]
thr_add562             (alloca           ) [ 01111]
add_i26_i251347        (alloca           ) [ 01110]
thr_add562568          (alloca           ) [ 01111]
add_i26_i251           (alloca           ) [ 01111]
add_i26_i25134         (alloca           ) [ 01100]
thr_add56256           (alloca           ) [ 01110]
wvars_load_read        (read             ) [ 00000]
wvars_load_1_read      (read             ) [ 00000]
wvars_load_2_read      (read             ) [ 00000]
wvars_load_3_read      (read             ) [ 00000]
wvars_load_4_read      (read             ) [ 00000]
wvars_load_5_read      (read             ) [ 00000]
wvars_load_6_read      (read             ) [ 00000]
wvars_load_7_read      (read             ) [ 00000]
store_ln0              (store            ) [ 00000]
store_ln0              (store            ) [ 00000]
store_ln0              (store            ) [ 00000]
store_ln0              (store            ) [ 00000]
store_ln0              (store            ) [ 00000]
store_ln0              (store            ) [ 00000]
store_ln0              (store            ) [ 00000]
store_ln0              (store            ) [ 00000]
store_ln27             (store            ) [ 00000]
br_ln0                 (br               ) [ 00000]
i_3                    (load             ) [ 00000]
icmp_ln27              (icmp             ) [ 01111]
add_ln27               (add              ) [ 00000]
br_ln27                (br               ) [ 00000]
zext_ln27              (zext             ) [ 00000]
kValues_addr           (getelementptr    ) [ 00100]
wValues_addr           (getelementptr    ) [ 00100]
store_ln27             (store            ) [ 00000]
add_i26_i251_load      (load             ) [ 01010]
add_i26_i25134_load    (load             ) [ 01010]
add_i26_i2513_load     (load             ) [ 00000]
kt                     (load             ) [ 00000]
wt                     (load             ) [ 00000]
xor_ln13               (xor              ) [ 00000]
and_ln13               (and              ) [ 00000]
and_ln13_1             (and              ) [ 00000]
or_ln13                (or               ) [ 01010]
add_ln13               (add              ) [ 01010]
store_ln0              (store            ) [ 00000]
store_ln13             (store            ) [ 00000]
thr_add562_load        (load             ) [ 00101]
thr_add56256_load      (load             ) [ 00101]
thr_add5625_load       (load             ) [ 00101]
add_i26_i251347_load   (load             ) [ 00000]
lshr_ln5               (partselect       ) [ 00000]
trunc_ln17             (trunc            ) [ 00000]
lshr_ln6               (partselect       ) [ 00000]
trunc_ln18             (trunc            ) [ 00000]
lshr_ln                (partselect       ) [ 00000]
trunc_ln19             (trunc            ) [ 00000]
or_ln2                 (bitconcatenate   ) [ 00000]
or_ln13_1              (bitconcatenate   ) [ 00000]
or_ln13_3              (bitconcatenate   ) [ 00000]
xor_ln13_1             (xor              ) [ 00000]
xor_ln13_2             (xor              ) [ 00000]
add_ln13_1             (add              ) [ 00000]
add_ln13_2             (add              ) [ 00000]
t1                     (add              ) [ 00101]
store_ln0              (store            ) [ 00000]
store_ln13             (store            ) [ 00000]
store_ln15             (store            ) [ 00000]
thr_add562568_load     (load             ) [ 00000]
specpipeline_ln27      (specpipeline     ) [ 00000]
speclooptripcount_ln27 (speclooptripcount) [ 00000]
specloopname_ln27      (specloopname     ) [ 00000]
lshr_ln7               (partselect       ) [ 00000]
trunc_ln7              (trunc            ) [ 00000]
lshr_ln8               (partselect       ) [ 00000]
trunc_ln8              (trunc            ) [ 00000]
lshr_ln9               (partselect       ) [ 00000]
trunc_ln9              (trunc            ) [ 00000]
or_ln15                (or               ) [ 00000]
and_ln15               (and              ) [ 00000]
and_ln15_1             (and              ) [ 00000]
or_ln15_1              (bitconcatenate   ) [ 00000]
or_ln15_2              (bitconcatenate   ) [ 00000]
or_ln15_3              (or               ) [ 00000]
or_ln15_4              (bitconcatenate   ) [ 00000]
xor_ln15               (xor              ) [ 00000]
xor_ln15_1             (xor              ) [ 00000]
add_ln15               (add              ) [ 00000]
add_ln15_2             (add              ) [ 00000]
add_ln19               (add              ) [ 00000]
store_ln19             (store            ) [ 00000]
store_ln15             (store            ) [ 00000]
store_ln15             (store            ) [ 00000]
br_ln27                (br               ) [ 00000]
add_i26_i2513_load_1   (load             ) [ 00000]
thr_add5625_load_1     (load             ) [ 00000]
add_i26_i251347_load_1 (load             ) [ 00000]
thr_add562568_load_1   (load             ) [ 00000]
write_ln0              (write            ) [ 00000]
write_ln0              (write            ) [ 00000]
write_ln15             (write            ) [ 00000]
write_ln0              (write            ) [ 00000]
write_ln13             (write            ) [ 00000]
write_ln0              (write            ) [ 00000]
write_ln15             (write            ) [ 00000]
write_ln13             (write            ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wvars_load_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wvars_load_7"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wvars_load_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wvars_load_6"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wvars_load_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wvars_load_5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wvars_load_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wvars_load_4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wvars_load_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wvars_load_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="wvars_load_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wvars_load_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="wvars_load_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wvars_load_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="wvars_load">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wvars_load"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="wValues">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wValues"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="thr_add562568_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thr_add562568_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="add_i26_i251347_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_i26_i251347_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="thr_add56256_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thr_add56256_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="thr_add5625_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thr_add5625_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="add_i26_i25134_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_i26_i25134_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="add_i26_i2513_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_i26_i2513_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="thr_add562_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thr_add562_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="add_i26_i251_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_i26_i251_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kValues">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kValues"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i46.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i14.i50"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i18.i46"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i41.i23"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i28.i36"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i34.i30"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i39.i25"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_i26_i2513_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_i26_i2513/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="thr_add5625_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thr_add5625/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="thr_add562_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thr_add562/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_i26_i251347_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_i26_i251347/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="thr_add562568_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thr_add562568/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_i26_i251_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_i26_i251/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_i26_i25134_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_i26_i25134/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="thr_add56256_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thr_add56256/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="wvars_load_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wvars_load_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="wvars_load_1_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wvars_load_1_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="wvars_load_2_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wvars_load_2_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="wvars_load_3_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wvars_load_3_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="wvars_load_4_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wvars_load_4_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="wvars_load_5_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wvars_load_5_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="wvars_load_6_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wvars_load_6_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="wvars_load_7_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wvars_load_7_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln0_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="0" index="2" bw="64" slack="0"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="write_ln0_write_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="0"/>
<pin id="200" dir="0" index="2" bw="64" slack="0"/>
<pin id="201" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="write_ln15_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="0" index="2" bw="64" slack="0"/>
<pin id="208" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="write_ln0_write_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="64" slack="0"/>
<pin id="214" dir="0" index="2" bw="64" slack="0"/>
<pin id="215" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="write_ln13_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="0" index="2" bw="64" slack="1"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln13/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="write_ln0_write_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="0"/>
<pin id="228" dir="0" index="2" bw="64" slack="0"/>
<pin id="229" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="write_ln15_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="0" index="2" bw="64" slack="0"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="write_ln13_write_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="64" slack="0"/>
<pin id="242" dir="0" index="2" bw="64" slack="1"/>
<pin id="243" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln13/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="kValues_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="7" slack="0"/>
<pin id="250" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kValues_addr/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kt/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="wValues_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="7" slack="0"/>
<pin id="263" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wValues_addr/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wt/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln0_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln0_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln0_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln0_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln0_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln0_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln0_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln0_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="0"/>
<pin id="309" dir="0" index="1" bw="64" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln27_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="7" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="i_3_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="0"/>
<pin id="319" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln27_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="7" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln27_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln27_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln27_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="0" index="1" bw="7" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_i26_i251_load_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="1"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_i26_i251_load/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_i26_i25134_load_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="1"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_i26_i25134_load/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_i26_i2513_load_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="1"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_i26_i2513_load/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="xor_ln13_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln13/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="and_ln13_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="0" index="1" bw="64" slack="0"/>
<pin id="361" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="and_ln13_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="0"/>
<pin id="366" dir="0" index="1" bw="64" slack="0"/>
<pin id="367" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13_1/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="or_ln13_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="0"/>
<pin id="373" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln13_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln0_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="0"/>
<pin id="384" dir="0" index="1" bw="64" slack="1"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln13_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="0"/>
<pin id="389" dir="0" index="1" bw="64" slack="1"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="thr_add562_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="2"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thr_add562_load/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="thr_add56256_load_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="2"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thr_add56256_load/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="thr_add5625_load_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="2"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thr_add5625_load/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_i26_i251347_load_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="2"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_i26_i251347_load/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="lshr_ln5_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="50" slack="0"/>
<pin id="408" dir="0" index="1" bw="64" slack="1"/>
<pin id="409" dir="0" index="2" bw="5" slack="0"/>
<pin id="410" dir="0" index="3" bw="7" slack="0"/>
<pin id="411" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln17_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="1"/>
<pin id="417" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="lshr_ln6_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="46" slack="0"/>
<pin id="420" dir="0" index="1" bw="64" slack="1"/>
<pin id="421" dir="0" index="2" bw="6" slack="0"/>
<pin id="422" dir="0" index="3" bw="7" slack="0"/>
<pin id="423" dir="1" index="4" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="trunc_ln18_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="1"/>
<pin id="429" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="lshr_ln_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="23" slack="0"/>
<pin id="432" dir="0" index="1" bw="64" slack="1"/>
<pin id="433" dir="0" index="2" bw="7" slack="0"/>
<pin id="434" dir="0" index="3" bw="7" slack="0"/>
<pin id="435" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln19_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="1"/>
<pin id="441" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="or_ln2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="0"/>
<pin id="444" dir="0" index="1" bw="14" slack="0"/>
<pin id="445" dir="0" index="2" bw="50" slack="0"/>
<pin id="446" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln2/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="or_ln13_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="0"/>
<pin id="452" dir="0" index="1" bw="18" slack="0"/>
<pin id="453" dir="0" index="2" bw="46" slack="0"/>
<pin id="454" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln13_1/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="or_ln13_3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="0"/>
<pin id="460" dir="0" index="1" bw="41" slack="0"/>
<pin id="461" dir="0" index="2" bw="23" slack="0"/>
<pin id="462" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln13_3/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="xor_ln13_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="64" slack="0"/>
<pin id="469" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln13_1/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="xor_ln13_2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="0" index="1" bw="64" slack="0"/>
<pin id="475" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln13_2/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln13_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="1"/>
<pin id="480" dir="0" index="1" bw="64" slack="0"/>
<pin id="481" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln13_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="1"/>
<pin id="485" dir="0" index="1" bw="64" slack="0"/>
<pin id="486" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_2/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="t1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="0"/>
<pin id="490" dir="0" index="1" bw="64" slack="0"/>
<pin id="491" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="store_ln0_store_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="2"/>
<pin id="497" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="store_ln13_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="1"/>
<pin id="501" dir="0" index="1" bw="64" slack="2"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="store_ln15_store_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="0"/>
<pin id="505" dir="0" index="1" bw="64" slack="2"/>
<pin id="506" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="thr_add562568_load_load_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="3"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thr_add562568_load/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="lshr_ln7_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="36" slack="0"/>
<pin id="513" dir="0" index="1" bw="64" slack="1"/>
<pin id="514" dir="0" index="2" bw="6" slack="0"/>
<pin id="515" dir="0" index="3" bw="7" slack="0"/>
<pin id="516" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln7/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="trunc_ln7_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="1"/>
<pin id="522" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="lshr_ln8_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="30" slack="0"/>
<pin id="525" dir="0" index="1" bw="64" slack="1"/>
<pin id="526" dir="0" index="2" bw="7" slack="0"/>
<pin id="527" dir="0" index="3" bw="7" slack="0"/>
<pin id="528" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln8/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="trunc_ln8_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="64" slack="1"/>
<pin id="534" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="lshr_ln9_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="25" slack="0"/>
<pin id="537" dir="0" index="1" bw="64" slack="1"/>
<pin id="538" dir="0" index="2" bw="7" slack="0"/>
<pin id="539" dir="0" index="3" bw="7" slack="0"/>
<pin id="540" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln9/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="trunc_ln9_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="1"/>
<pin id="546" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="or_ln15_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="1"/>
<pin id="549" dir="0" index="1" bw="64" slack="1"/>
<pin id="550" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="and_ln15_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="1"/>
<pin id="553" dir="0" index="1" bw="64" slack="0"/>
<pin id="554" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="and_ln15_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="1"/>
<pin id="558" dir="0" index="1" bw="64" slack="1"/>
<pin id="559" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15_1/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="or_ln15_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="0"/>
<pin id="562" dir="0" index="1" bw="28" slack="0"/>
<pin id="563" dir="0" index="2" bw="36" slack="0"/>
<pin id="564" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln15_1/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="or_ln15_2_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="0"/>
<pin id="570" dir="0" index="1" bw="34" slack="0"/>
<pin id="571" dir="0" index="2" bw="30" slack="0"/>
<pin id="572" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln15_2/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="or_ln15_3_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="0"/>
<pin id="578" dir="0" index="1" bw="64" slack="0"/>
<pin id="579" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15_3/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="or_ln15_4_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="0"/>
<pin id="584" dir="0" index="1" bw="39" slack="0"/>
<pin id="585" dir="0" index="2" bw="25" slack="0"/>
<pin id="586" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln15_4/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="xor_ln15_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="0"/>
<pin id="592" dir="0" index="1" bw="64" slack="0"/>
<pin id="593" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="xor_ln15_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="0"/>
<pin id="598" dir="0" index="1" bw="64" slack="0"/>
<pin id="599" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15_1/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln15_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="1"/>
<pin id="604" dir="0" index="1" bw="64" slack="0"/>
<pin id="605" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln15_2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="0"/>
<pin id="609" dir="0" index="1" bw="64" slack="0"/>
<pin id="610" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_2/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln19_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="1"/>
<pin id="615" dir="0" index="1" bw="64" slack="0"/>
<pin id="616" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="store_ln19_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="0"/>
<pin id="620" dir="0" index="1" bw="64" slack="3"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="store_ln15_store_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="1"/>
<pin id="625" dir="0" index="1" bw="64" slack="3"/>
<pin id="626" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="store_ln15_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="64" slack="0"/>
<pin id="629" dir="0" index="1" bw="64" slack="3"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_i26_i2513_load_1_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="2"/>
<pin id="634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_i26_i2513_load_1/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="thr_add5625_load_1_load_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="2"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thr_add5625_load_1/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="add_i26_i251347_load_1_load_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="2"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_i26_i251347_load_1/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="thr_add562568_load_1_load_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="2"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thr_add562568_load_1/3 "/>
</bind>
</comp>

<comp id="648" class="1005" name="i_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="7" slack="0"/>
<pin id="650" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="655" class="1005" name="add_i26_i2513_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="64" slack="0"/>
<pin id="657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_i26_i2513 "/>
</bind>
</comp>

<comp id="663" class="1005" name="thr_add5625_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="64" slack="0"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="thr_add5625 "/>
</bind>
</comp>

<comp id="671" class="1005" name="thr_add562_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="64" slack="0"/>
<pin id="673" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="thr_add562 "/>
</bind>
</comp>

<comp id="678" class="1005" name="add_i26_i251347_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="64" slack="0"/>
<pin id="680" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_i26_i251347 "/>
</bind>
</comp>

<comp id="686" class="1005" name="thr_add562568_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="64" slack="0"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="thr_add562568 "/>
</bind>
</comp>

<comp id="694" class="1005" name="add_i26_i251_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="64" slack="0"/>
<pin id="696" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_i26_i251 "/>
</bind>
</comp>

<comp id="701" class="1005" name="add_i26_i25134_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="64" slack="0"/>
<pin id="703" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_i26_i25134 "/>
</bind>
</comp>

<comp id="708" class="1005" name="thr_add56256_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="0"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="thr_add56256 "/>
</bind>
</comp>

<comp id="715" class="1005" name="icmp_ln27_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="1"/>
<pin id="717" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="719" class="1005" name="kValues_addr_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="7" slack="1"/>
<pin id="721" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kValues_addr "/>
</bind>
</comp>

<comp id="724" class="1005" name="wValues_addr_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="7" slack="1"/>
<pin id="726" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="wValues_addr "/>
</bind>
</comp>

<comp id="729" class="1005" name="add_i26_i251_load_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="64" slack="1"/>
<pin id="731" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i26_i251_load "/>
</bind>
</comp>

<comp id="740" class="1005" name="add_i26_i25134_load_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="64" slack="1"/>
<pin id="742" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i26_i25134_load "/>
</bind>
</comp>

<comp id="746" class="1005" name="or_ln13_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="64" slack="1"/>
<pin id="748" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="or_ln13 "/>
</bind>
</comp>

<comp id="751" class="1005" name="add_ln13_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="1"/>
<pin id="753" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="756" class="1005" name="thr_add562_load_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="64" slack="1"/>
<pin id="758" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="thr_add562_load "/>
</bind>
</comp>

<comp id="767" class="1005" name="thr_add56256_load_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="64" slack="1"/>
<pin id="769" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="thr_add56256_load "/>
</bind>
</comp>

<comp id="774" class="1005" name="thr_add5625_load_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="64" slack="1"/>
<pin id="776" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="thr_add5625_load "/>
</bind>
</comp>

<comp id="780" class="1005" name="t1_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="64" slack="1"/>
<pin id="782" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="104" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="104" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="104" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="104" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="104" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="104" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="104" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="104" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="172" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="160" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="142" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="184" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="178" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="148" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="166" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="154" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="40" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="42" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="317" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="317" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="342"><net_src comp="326" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="356"><net_src comp="343" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="48" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="346" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="343" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="349" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="358" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="253" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="266" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="349" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="343" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="392" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="399"><net_src comp="396" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="412"><net_src comp="50" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="52" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="414"><net_src comp="54" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="424"><net_src comp="56" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="58" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="426"><net_src comp="54" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="436"><net_src comp="60" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="62" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="438"><net_src comp="54" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="447"><net_src comp="64" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="415" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="406" pin="4"/><net_sink comp="442" pin=2"/></net>

<net id="455"><net_src comp="66" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="427" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="418" pin="4"/><net_sink comp="450" pin=2"/></net>

<net id="463"><net_src comp="68" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="439" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="430" pin="4"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="450" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="458" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="442" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="403" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="472" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="483" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="478" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="400" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="507"><net_src comp="392" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="517"><net_src comp="86" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="88" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="519"><net_src comp="54" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="529"><net_src comp="90" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="92" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="531"><net_src comp="54" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="541"><net_src comp="94" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="96" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="543"><net_src comp="54" pin="0"/><net_sink comp="535" pin=3"/></net>

<net id="555"><net_src comp="547" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="565"><net_src comp="98" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="520" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="511" pin="4"/><net_sink comp="560" pin=2"/></net>

<net id="573"><net_src comp="100" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="532" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="523" pin="4"/><net_sink comp="568" pin=2"/></net>

<net id="580"><net_src comp="551" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="556" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="102" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="544" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="535" pin="4"/><net_sink comp="582" pin=2"/></net>

<net id="594"><net_src comp="568" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="582" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="560" pin="3"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="576" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="602" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="596" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="508" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="613" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="631"><net_src comp="607" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="632" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="639"><net_src comp="636" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="643"><net_src comp="640" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="647"><net_src comp="644" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="651"><net_src comp="106" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="654"><net_src comp="648" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="658"><net_src comp="110" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="662"><net_src comp="655" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="666"><net_src comp="114" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="669"><net_src comp="663" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="670"><net_src comp="663" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="674"><net_src comp="118" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="677"><net_src comp="671" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="681"><net_src comp="122" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="684"><net_src comp="678" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="685"><net_src comp="678" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="689"><net_src comp="126" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="692"><net_src comp="686" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="693"><net_src comp="686" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="697"><net_src comp="130" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="700"><net_src comp="694" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="704"><net_src comp="134" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="711"><net_src comp="138" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="714"><net_src comp="708" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="718"><net_src comp="320" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="246" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="727"><net_src comp="259" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="732"><net_src comp="343" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="735"><net_src comp="729" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="736"><net_src comp="729" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="737"><net_src comp="729" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="738"><net_src comp="729" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="739"><net_src comp="729" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="743"><net_src comp="346" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="749"><net_src comp="370" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="754"><net_src comp="376" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="759"><net_src comp="392" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="762"><net_src comp="756" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="763"><net_src comp="756" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="764"><net_src comp="756" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="765"><net_src comp="756" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="766"><net_src comp="756" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="770"><net_src comp="396" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="773"><net_src comp="767" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="777"><net_src comp="400" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="783"><net_src comp="488" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="613" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: thr_add562568_out | {3 }
	Port: add_i26_i251347_out | {3 }
	Port: thr_add56256_out | {3 }
	Port: thr_add5625_out | {3 }
	Port: add_i26_i25134_out | {3 }
	Port: add_i26_i2513_out | {3 }
	Port: thr_add562_out | {3 }
	Port: add_i26_i251_out | {3 }
	Port: kValues | {}
 - Input state : 
	Port: chunkProcessor_Pipeline_VITIS_LOOP_27_2 : wvars_load_7 | {1 }
	Port: chunkProcessor_Pipeline_VITIS_LOOP_27_2 : wvars_load_6 | {1 }
	Port: chunkProcessor_Pipeline_VITIS_LOOP_27_2 : wvars_load_5 | {1 }
	Port: chunkProcessor_Pipeline_VITIS_LOOP_27_2 : wvars_load_4 | {1 }
	Port: chunkProcessor_Pipeline_VITIS_LOOP_27_2 : wvars_load_3 | {1 }
	Port: chunkProcessor_Pipeline_VITIS_LOOP_27_2 : wvars_load_2 | {1 }
	Port: chunkProcessor_Pipeline_VITIS_LOOP_27_2 : wvars_load_1 | {1 }
	Port: chunkProcessor_Pipeline_VITIS_LOOP_27_2 : wvars_load | {1 }
	Port: chunkProcessor_Pipeline_VITIS_LOOP_27_2 : wValues | {1 2 }
	Port: chunkProcessor_Pipeline_VITIS_LOOP_27_2 : kValues | {1 2 }
  - Chain level:
	State 1
		store_ln27 : 1
		i_3 : 1
		icmp_ln27 : 2
		add_ln27 : 2
		br_ln27 : 3
		zext_ln27 : 2
		kValues_addr : 3
		kt : 4
		wValues_addr : 3
		wt : 4
		store_ln27 : 3
	State 2
		xor_ln13 : 1
		and_ln13 : 1
		and_ln13_1 : 1
		or_ln13 : 1
		add_ln13 : 1
		store_ln0 : 1
		store_ln13 : 1
	State 3
		or_ln2 : 1
		or_ln13_1 : 1
		or_ln13_3 : 1
		xor_ln13_1 : 2
		xor_ln13_2 : 2
		add_ln13_1 : 1
		add_ln13_2 : 2
		t1 : 3
		store_ln0 : 1
		store_ln15 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln15 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln15 : 1
	State 4
		or_ln15_1 : 1
		or_ln15_2 : 1
		or_ln15_4 : 1
		xor_ln15 : 2
		xor_ln15_1 : 2
		add_ln15_2 : 1
		add_ln19 : 1
		store_ln19 : 2
		store_ln15 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln27_fu_326        |    0    |    14   |
|          |        add_ln13_fu_376        |    0    |    71   |
|          |       add_ln13_1_fu_478       |    0    |    64   |
|    add   |       add_ln13_2_fu_483       |    0    |    71   |
|          |           t1_fu_488           |    0    |    64   |
|          |        add_ln15_fu_602        |    0    |    64   |
|          |       add_ln15_2_fu_607       |    0    |    64   |
|          |        add_ln19_fu_613        |    0    |    71   |
|----------|-------------------------------|---------|---------|
|          |        xor_ln13_fu_352        |    0    |    64   |
|          |       xor_ln13_1_fu_466       |    0    |    64   |
|    xor   |       xor_ln13_2_fu_472       |    0    |    64   |
|          |        xor_ln15_fu_590        |    0    |    64   |
|          |       xor_ln15_1_fu_596       |    0    |    64   |
|----------|-------------------------------|---------|---------|
|          |        and_ln13_fu_358        |    0    |    64   |
|    and   |       and_ln13_1_fu_364       |    0    |    64   |
|          |        and_ln15_fu_551        |    0    |    64   |
|          |       and_ln15_1_fu_556       |    0    |    64   |
|----------|-------------------------------|---------|---------|
|          |         or_ln13_fu_370        |    0    |    64   |
|    or    |         or_ln15_fu_547        |    0    |    64   |
|          |        or_ln15_3_fu_576       |    0    |    64   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln27_fu_320       |    0    |    14   |
|----------|-------------------------------|---------|---------|
|          |  wvars_load_read_read_fu_142  |    0    |    0    |
|          | wvars_load_1_read_read_fu_148 |    0    |    0    |
|          | wvars_load_2_read_read_fu_154 |    0    |    0    |
|   read   | wvars_load_3_read_read_fu_160 |    0    |    0    |
|          | wvars_load_4_read_read_fu_166 |    0    |    0    |
|          | wvars_load_5_read_read_fu_172 |    0    |    0    |
|          | wvars_load_6_read_read_fu_178 |    0    |    0    |
|          | wvars_load_7_read_read_fu_184 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |     write_ln0_write_fu_190    |    0    |    0    |
|          |     write_ln0_write_fu_197    |    0    |    0    |
|          |    write_ln15_write_fu_204    |    0    |    0    |
|   write  |     write_ln0_write_fu_211    |    0    |    0    |
|          |    write_ln13_write_fu_218    |    0    |    0    |
|          |     write_ln0_write_fu_225    |    0    |    0    |
|          |    write_ln15_write_fu_232    |    0    |    0    |
|          |    write_ln13_write_fu_239    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |        zext_ln27_fu_332       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        lshr_ln5_fu_406        |    0    |    0    |
|          |        lshr_ln6_fu_418        |    0    |    0    |
|partselect|         lshr_ln_fu_430        |    0    |    0    |
|          |        lshr_ln7_fu_511        |    0    |    0    |
|          |        lshr_ln8_fu_523        |    0    |    0    |
|          |        lshr_ln9_fu_535        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln17_fu_415       |    0    |    0    |
|          |       trunc_ln18_fu_427       |    0    |    0    |
|   trunc  |       trunc_ln19_fu_439       |    0    |    0    |
|          |        trunc_ln7_fu_520       |    0    |    0    |
|          |        trunc_ln8_fu_532       |    0    |    0    |
|          |        trunc_ln9_fu_544       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         or_ln2_fu_442         |    0    |    0    |
|          |        or_ln13_1_fu_450       |    0    |    0    |
|bitconcatenate|        or_ln13_3_fu_458       |    0    |    0    |
|          |        or_ln15_1_fu_560       |    0    |    0    |
|          |        or_ln15_2_fu_568       |    0    |    0    |
|          |        or_ln15_4_fu_582       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   1265  |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  add_i26_i251347_reg_678  |   64   |
|add_i26_i25134_load_reg_740|   64   |
|   add_i26_i25134_reg_701  |   64   |
|   add_i26_i2513_reg_655   |   64   |
| add_i26_i251_load_reg_729 |   64   |
|    add_i26_i251_reg_694   |   64   |
|      add_ln13_reg_751     |   64   |
|         i_reg_648         |    7   |
|     icmp_ln27_reg_715     |    1   |
|    kValues_addr_reg_719   |    7   |
|      or_ln13_reg_746      |   64   |
|         t1_reg_780        |   64   |
|   thr_add562568_reg_686   |   64   |
| thr_add56256_load_reg_767 |   64   |
|    thr_add56256_reg_708   |   64   |
|  thr_add5625_load_reg_774 |   64   |
|    thr_add5625_reg_663    |   64   |
|  thr_add562_load_reg_756  |   64   |
|     thr_add562_reg_671    |   64   |
|    wValues_addr_reg_724   |    7   |
+---------------------------+--------+
|           Total           |  1046  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_253 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_266 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   28   ||  2.588  ||    0    ||    18   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1265  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    0   |   18   |
|  Register |    -   |  1046  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |  1046  |  1283  |
+-----------+--------+--------+--------+
