# Accelerating Somewhat Homomorphic Evaluation using FPGAs

**Authors:** Doroz et al.  \
**Venue/Year:** DAC 2015  \
**URL:** https://doi.org/10.1145/2744769.2744877  \
**DOI:** 10.1145/2744769.2744877

## Key Innovation

FPGA implementation with pipelined NTT and modular reduction units

## Repo Summary

- TODO

## Method / Architecture

- TODO

## Highlights

- TODO

## Results

- TODO

## Notes

- TODO

## BibTeX

```bibtex
% TODO
```
