<?xml version="1.0"?>
<block name="pipelined_8bit_adder.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:cac8e1ce5e007c89ef841e8f1d18aee3de1b465eb7b26650fe559f1f2c721d57" atom_netlist_id="SHA256:dc087d62ff2cf3cb9b864671d45d304779b8a288c2ba4a7e594580e5e5a1fcdd">
	<inputs>clk ren wen raddr_0_ raddr_1_ raddr_2_ raddr_3_ raddr_4_ raddr_5_ waddr_1_ waddr_2_ waddr_3_ waddr_4_ waddr_5_ a_0_ a_1_ a_2_ a_3_ a_4_ a_5_ a_6_ b_0_ b_1_ b_2_ b_3_ b_4_ b_5_ b_6_</inputs>
	<outputs>out:q_0_ out:q_1_ out:q_2_ out:q_3_ out:q_4_ out:q_5_ out:q_6_ out:q_7_</outputs>
	<clocks>clk</clocks>
	<block name="ram.0.0.0_d_out[0]" instance="memory[0]" mode="mem_16K_dp">
		<inputs>
			<port name="waddr">waddr_st1[1] waddr_st1[2] waddr_st1[3] waddr_st1[4] waddr_st1[5] $false $false $false $false</port>
			<port name="raddr">raddr_0_ raddr_1_ raddr_2_ raddr_3_ raddr_4_ raddr_5_ $false $false $false</port>
			<port name="d_in">AplusB[0] AplusB[1] AplusB[2] AplusB[3] AplusB[4] AplusB[5] AplusB[6] AplusB[7] $false $false $false $false $false $false $false $false AplusB[0] AplusB[1] AplusB[2] AplusB[3] AplusB[4] AplusB[5] AplusB[6] AplusB[7] $false $false $false $false $false $false $false $false</port>
			<port name="wenb">ram.0.0.0_wenb ram.0.0.0_wenb ram.0.0.0_wenb ram.0.0.0_wenb ram.0.0.0_wenb ram.0.0.0_wenb ram.0.0.0_wenb ram.0.0.0_wenb ram.0.0.0_wenb ram.0.0.0_wenb ram.0.0.0_wenb ram.0.0.0_wenb ram.0.0.0_wenb ram.0.0.0_wenb ram.0.0.0_wenb ram.0.0.0_wenb raddr_0_ raddr_0_ raddr_0_ raddr_0_ raddr_0_ raddr_0_ raddr_0_ raddr_0_ raddr_0_ raddr_0_ raddr_0_ raddr_0_ raddr_0_ raddr_0_ raddr_0_ raddr_0_</port>
			<port name="wen">wen_st1</port>
			<port name="ren">ren</port>
		</inputs>
		<outputs>
			<port name="d_out">mem_16K_dp[0].d_out[0]-&gt;dataout mem_16K_dp[0].d_out[1]-&gt;dataout mem_16K_dp[0].d_out[2]-&gt;dataout mem_16K_dp[0].d_out[3]-&gt;dataout mem_16K_dp[0].d_out[4]-&gt;dataout mem_16K_dp[0].d_out[5]-&gt;dataout mem_16K_dp[0].d_out[6]-&gt;dataout mem_16K_dp[0].d_out[7]-&gt;dataout open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="rclk">clk</port>
			<port name="wclk">clk</port>
		</clocks>
		<block name="ram.0.0.0_d_out[0]" instance="mem_16K_dp[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="waddr">memory.waddr[0]-&gt;waddress memory.waddr[1]-&gt;waddress memory.waddr[2]-&gt;waddress memory.waddr[3]-&gt;waddress memory.waddr[4]-&gt;waddress memory.waddr[5]-&gt;waddress memory.waddr[6]-&gt;waddress memory.waddr[7]-&gt;waddress memory.waddr[8]-&gt;waddress</port>
				<port name="raddr">memory.raddr[0]-&gt;raddress memory.raddr[1]-&gt;raddress memory.raddr[2]-&gt;raddress memory.raddr[3]-&gt;raddress memory.raddr[4]-&gt;raddress memory.raddr[5]-&gt;raddress memory.raddr[6]-&gt;raddress memory.raddr[7]-&gt;raddress memory.raddr[8]-&gt;raddress</port>
				<port name="d_in">memory.d_in[0]-&gt;data_input memory.d_in[1]-&gt;data_input memory.d_in[2]-&gt;data_input memory.d_in[3]-&gt;data_input memory.d_in[4]-&gt;data_input memory.d_in[5]-&gt;data_input memory.d_in[6]-&gt;data_input memory.d_in[7]-&gt;data_input memory.d_in[8]-&gt;data_input memory.d_in[9]-&gt;data_input memory.d_in[10]-&gt;data_input memory.d_in[11]-&gt;data_input memory.d_in[12]-&gt;data_input memory.d_in[13]-&gt;data_input memory.d_in[14]-&gt;data_input memory.d_in[15]-&gt;data_input memory.d_in[16]-&gt;data_input memory.d_in[17]-&gt;data_input memory.d_in[18]-&gt;data_input memory.d_in[19]-&gt;data_input memory.d_in[20]-&gt;data_input memory.d_in[21]-&gt;data_input memory.d_in[22]-&gt;data_input memory.d_in[23]-&gt;data_input memory.d_in[24]-&gt;data_input memory.d_in[25]-&gt;data_input memory.d_in[26]-&gt;data_input memory.d_in[27]-&gt;data_input memory.d_in[28]-&gt;data_input memory.d_in[29]-&gt;data_input memory.d_in[30]-&gt;data_input memory.d_in[31]-&gt;data_input</port>
				<port name="wenb">memory.wenb[0]-&gt;write_mask memory.wenb[1]-&gt;write_mask memory.wenb[2]-&gt;write_mask memory.wenb[3]-&gt;write_mask memory.wenb[4]-&gt;write_mask memory.wenb[5]-&gt;write_mask memory.wenb[6]-&gt;write_mask memory.wenb[7]-&gt;write_mask memory.wenb[8]-&gt;write_mask memory.wenb[9]-&gt;write_mask memory.wenb[10]-&gt;write_mask memory.wenb[11]-&gt;write_mask memory.wenb[12]-&gt;write_mask memory.wenb[13]-&gt;write_mask memory.wenb[14]-&gt;write_mask memory.wenb[15]-&gt;write_mask memory.wenb[16]-&gt;write_mask memory.wenb[17]-&gt;write_mask memory.wenb[18]-&gt;write_mask memory.wenb[19]-&gt;write_mask memory.wenb[20]-&gt;write_mask memory.wenb[21]-&gt;write_mask memory.wenb[22]-&gt;write_mask memory.wenb[23]-&gt;write_mask memory.wenb[24]-&gt;write_mask memory.wenb[25]-&gt;write_mask memory.wenb[26]-&gt;write_mask memory.wenb[27]-&gt;write_mask memory.wenb[28]-&gt;write_mask memory.wenb[29]-&gt;write_mask memory.wenb[30]-&gt;write_mask memory.wenb[31]-&gt;write_mask</port>
				<port name="wen">memory.wen[0]-&gt;writeen</port>
				<port name="ren">memory.ren[0]-&gt;readen</port>
			</inputs>
			<outputs>
				<port name="d_out">q_0_ q_1_ q_2_ q_3_ q_4_ q_5_ q_6_ q_7_ open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</outputs>
			<clocks>
				<port name="rclk">memory.rclk[0]-&gt;rclk</port>
				<port name="wclk">memory.wclk[0]-&gt;wclk</port>
			</clocks>
		</block>
	</block>
	<block name="AplusB_adder_sumout_7_cin" instance="clb[1]" mode="default">
		<inputs>
			<port name="I0">open open a_st0[4] open open a_st1[6] b_st0[1] open open open</port>
			<port name="I1">a_st0[2] $false a_st1[5] b_st0[2] b_st1[6] open open open open open</port>
			<port name="I2">open open open b_st0[0] b_st0[3] open open b_st0[4] b_st0[5] a_st0[0]</port>
			<port name="I3">a_st0[1] open open open open open a_st0[3] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="a_st1[4]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[8]-&gt;crossbar1 clb.I0[2]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="a_st1[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="b_st1[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="b_st1[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="b_st1[5]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="b_st1[5]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">b_st1[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="a_st1[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="a_st1[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="a_st1[4]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="a_st1[4]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">a_st1[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="a_st1[3]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 open open clb.I3[6]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="a_st1[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="b_st1[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="b_st1[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="b_st1[4]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="b_st1[4]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">b_st1[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="a_st1[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="a_st1[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="a_st1[3]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="a_st1[3]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">a_st1[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="a_st1[2]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[4]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="a_st1[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="b_st1[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="b_st1[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="b_st1[3]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="b_st1[3]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">b_st1[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="a_st1[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="a_st1[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="a_st1[2]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="a_st1[2]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">a_st1[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="a_st1[1]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 clb.I1[3]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="a_st1[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="b_st1[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="b_st1[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="b_st1[2]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="b_st1[2]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">b_st1[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="a_st1[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="a_st1[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="a_st1[1]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="a_st1[1]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">a_st1[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="a_st1[0]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[9]-&gt;crossbar0 open open open clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="a_st1[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="b_st1[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="b_st1[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="b_st1[1]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="b_st1[1]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">b_st1[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="a_st1[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="a_st1[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="a_st1[0]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="a_st1[0]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">a_st1[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="AplusB_adder_sumout_7_cin" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[3]-&gt;crossbar1 open clb.I1[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="AplusB_adder_sumout_7_cin" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="b_st1[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="b_st1[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="b_st1[0]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="b_st1[0]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">b_st1[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="AplusB_adder_sumout_7_cin" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">open</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="AplusB_adder_sumout_7_cin" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">open</port>
						</inputs>
						<outputs>
							<port name="out">open</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="AplusB_adder_sumout_7_cin" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">open</port>
							</inputs>
							<outputs>
								<port name="cout">AplusB_adder_sumout_7_cin</port>
								<port name="sumout">open</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="AplusB_adder_sumout_7_cout" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 fle[5].out[0]-&gt;crossbar2 fle[4].out[1]-&gt;crossbar3 open open</port>
				<port name="cin">fle[5].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="AplusB_adder_sumout_7_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="AplusB_adder_sumout_7_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="AplusB_adder_sumout_7_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="AplusB_adder_sumout_7_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">AplusB_adder_sumout_7_cout</port>
								<port name="sumout">AplusB[0]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="AplusB_adder_sumout_6_cout" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="AplusB_adder_sumout_6_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="AplusB_adder_sumout_6_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">AplusB_adder_sumout_6_cout</port>
								<port name="sumout">AplusB[1]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="AplusB_adder_sumout_5_cout" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar0 fle[1].out[1]-&gt;crossbar1 fle[2].out[0]-&gt;crossbar2 fle[2].out[1]-&gt;crossbar3 open open</port>
				<port name="cin">fle[6].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="AplusB_adder_sumout_5_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="AplusB_adder_sumout_5_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="AplusB_adder_sumout_5_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="AplusB_adder_sumout_5_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">AplusB_adder_sumout_5_cout</port>
								<port name="sumout">AplusB[2]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="AplusB_adder_sumout_4_cout" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="AplusB_adder_sumout_4_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in2 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="AplusB_adder_sumout_4_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">AplusB_adder_sumout_4_cout</port>
								<port name="sumout">AplusB[3]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="AplusB_adder_sumout_3_cout" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 fle[0].out[1]-&gt;crossbar2 fle[1].out[0]-&gt;crossbar3 open open</port>
				<port name="cin">fle[7].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">lut5inter[0].cout[0]-&gt;carry_out</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="AplusB_adder_sumout_3_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">ble5[1].cout[0]-&gt;carry_out</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="AplusB_adder_sumout_3_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="AplusB_adder_sumout_3_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="AplusB_adder_sumout_3_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">AplusB_adder_sumout_3_cout</port>
								<port name="sumout">AplusB[4]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="AplusB_adder_sumout_2_cout" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="AplusB_adder_sumout_2_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">arithmetic.in[0]-&gt;lut_in2 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[0]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="AplusB_adder_sumout_2_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">AplusB_adder_sumout_2_cout</port>
								<port name="sumout">AplusB[5]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="AplusB_adder_sumout_1_cout" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[4]-&gt;crossbar1 clb.I0[5]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 open open</port>
				<port name="cin">fle[8].cout[0]-&gt;carry_link</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="AplusB_adder_sumout_1_cout" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">fle.cin[0]-&gt;carry_in</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="AplusB_adder_sumout_1_cout" instance="ble5[0]" mode="arithmetic">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">lut5inter.cin[0]-&gt;carry_in</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">arithmetic[0].cout[0]-&gt;carry_out</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="AplusB_adder_sumout_1_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">adder[0].cout[0]-&gt;carry_out</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open arithmetic.in[2]-&gt;lut_in1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open arithmetic.in[1]-&gt;lut_in2 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[1]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="AplusB_adder_sumout_1_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">AplusB_adder_sumout_1_cout</port>
								<port name="sumout">AplusB[6]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="AplusB_adder_sumout_cout" instance="ble5[1]" mode="arithmetic">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">ble5[0].cout[0]-&gt;carry_link</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">arithmetic[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="AplusB_adder_sumout_cout" instance="arithmetic[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1</port>
							<port name="cin">ble5.cin[0]-&gt;carry_in</port>
						</inputs>
						<outputs>
							<port name="out">adder[0].sumout[0]-&gt;sumout</port>
							<port name="cout">open</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in1</port>
							</inputs>
							<outputs>
								<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="lut4[1]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open arithmetic.in[3]-&gt;lut_in2</port>
							</inputs>
							<outputs>
								<port name="out">lut4[1].in[3]-&gt;complete:lut4</port>
							</outputs>
							<clocks />
						</block>
						<block name="AplusB_adder_sumout_cout" instance="adder[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="a">lut4[0].out[0]-&gt;lut_to_add1</port>
								<port name="b">lut4[1].out[0]-&gt;lut_to_add2</port>
								<port name="cin">arithmetic.cin[0]-&gt;carry_in</port>
							</inputs>
							<outputs>
								<port name="cout">open</port>
								<port name="sumout">AplusB[7]</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="ram.0.0.0_wenb" instance="clb[2]" mode="default">
		<inputs>
			<port name="I0">open open raddr_0_ open open open open open open open</port>
			<port name="I1">open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="ram.0.0.0_wenb" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I0[2]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="ram.0.0.0_wenb" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="ram.0.0.0_wenb" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="ram.0.0.0_wenb" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="ram.0.0.0_wenb" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="ram.0.0.0_wenb" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">open open 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">ram.0.0.0_wenb</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="out:q_0_" instance="io[3]" mode="outpad">
		<inputs>
			<port name="outpad">q_0_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:q_0_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:q_1_" instance="io[4]" mode="outpad">
		<inputs>
			<port name="outpad">q_1_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:q_1_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:q_2_" instance="io[5]" mode="outpad">
		<inputs>
			<port name="outpad">q_2_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:q_2_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:q_3_" instance="io[6]" mode="outpad">
		<inputs>
			<port name="outpad">q_3_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:q_3_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:q_4_" instance="io[7]" mode="outpad">
		<inputs>
			<port name="outpad">q_4_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:q_4_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:q_5_" instance="io[8]" mode="outpad">
		<inputs>
			<port name="outpad">q_5_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:q_5_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:q_6_" instance="io[9]" mode="outpad">
		<inputs>
			<port name="outpad">q_6_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:q_6_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:q_7_" instance="io[10]" mode="outpad">
		<inputs>
			<port name="outpad">q_7_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:q_7_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="a_st1[6]" instance="clb[11]" mode="default">
		<inputs>
			<port name="I0">open open open open open b_2_ a_1_ open open open</port>
			<port name="I1">b_1_ a_3_ b_0_ a_0_ a_6_ open open open open open</port>
			<port name="I2">open open open b_3_ b_4_ b_5_ a_2_ b_6_ open a_4_</port>
			<port name="I3">a_5_ open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="a_st0[4]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open clb.I2[9]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="a_st0[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="a_st0[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="a_st0[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="a_st0[4]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="a_st0[4]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">a_st0[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="a_st0[2]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[6]-&gt;crossbar0 open open clb.I1[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="a_st0[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="a_st0[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="a_st0[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="a_st0[3]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="a_st0[3]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">a_st0[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="a_st0[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="a_st0[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="a_st0[2]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="a_st0[2]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">a_st0[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="a_st0[0]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open clb.I1[3]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="a_st0[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="a_st0[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="a_st0[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="a_st0[1]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="a_st0[1]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">a_st0[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="a_st0[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="a_st0[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="a_st0[0]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="a_st0[0]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">a_st0[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="a_st1[5]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 open fle[4].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="a_st1[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="a_st0[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="a_st0[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="a_st0[5]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="a_st0[5]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">a_st0[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="a_st1[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="a_st1[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="a_st1[5]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="a_st1[5]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">a_st1[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="b_st0[4]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[4]-&gt;crossbar1 open open clb.I2[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="b_st0[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="b_st0[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="b_st0[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="b_st0[5]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="b_st0[5]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">b_st0[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="b_st0[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="b_st0[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="b_st0[4]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="b_st0[4]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">b_st0[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="b_st0[2]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I0[5]-&gt;crossbar2 open clb.I2[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="b_st0[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="b_st0[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="b_st0[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="b_st0[3]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="b_st0[3]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">b_st0[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="b_st0[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="b_st0[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="b_st0[2]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="b_st0[2]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">b_st0[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="b_st0[0]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[2]-&gt;crossbar1 clb.I1[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="b_st0[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="b_st0[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="b_st0[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="b_st0[1]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="b_st0[1]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">b_st0[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="b_st0[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="b_st0[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="b_st0[0]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="b_st0[0]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">b_st0[0]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="b_st1[6]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I2[7]-&gt;crossbar0 open fle[8].out[0]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="b_st1[6]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="b_st0[6]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="b_st0[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="b_st0[6]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="b_st0[6]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">b_st0[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="b_st1[6]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="b_st1[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="b_st1[6]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="b_st1[6]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">b_st1[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="a_st1[6]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[4]-&gt;crossbar1 open open fle[9].out[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="a_st1[6]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="a_st0[6]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="a_st0[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="a_st0[6]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="a_st0[6]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">a_st0[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="a_st1[6]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="a_st1[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="a_st1[6]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="a_st1[6]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">a_st1[6]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="waddr_st1[5]" instance="clb[12]" mode="default">
		<inputs>
			<port name="I0">open open waddr_1_ open open waddr_5_ wen open open open</port>
			<port name="I1">open waddr_2_ open open waddr_3_ open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">waddr_4_ open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="waddr_st1[4]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[4].out[0]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="waddr_st1[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="waddr_st0[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="waddr_st0[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="waddr_st0[4]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="waddr_st0[4]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">waddr_st0[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="waddr_st1[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="waddr_st1[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="waddr_st1[4]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="waddr_st1[4]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">waddr_st1[4]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="waddr_st1[3]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[5].out[0]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="waddr_st1[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="waddr_st0[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="waddr_st0[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="waddr_st0[3]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="waddr_st0[3]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">waddr_st0[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="waddr_st1[3]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="waddr_st1[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="waddr_st1[3]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="waddr_st1[3]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">waddr_st1[3]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="waddr_st1[2]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[6].out[0]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="waddr_st1[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="waddr_st0[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="waddr_st0[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="waddr_st0[2]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="waddr_st0[2]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">waddr_st0[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="waddr_st1[2]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="waddr_st1[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="waddr_st1[2]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="waddr_st1[2]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">waddr_st1[2]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="waddr_st1[1]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open fle[7].out[0]-&gt;crossbar3 clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="waddr_st1[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="waddr_st0[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="waddr_st0[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="waddr_st0[1]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="waddr_st0[1]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">waddr_st0[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="waddr_st1[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="waddr_st1[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="waddr_st1[1]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="waddr_st1[1]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">waddr_st1[1]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="wen_st1" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[8].out[0]-&gt;crossbar1 clb.I0[6]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="wen_st1" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="wen_st0" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="wen_st0" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="wen_st0" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="wen_st0" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">wen_st0</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="wen_st1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="wen_st1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="wen_st1" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="wen_st1" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">wen_st1</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="waddr_st1[5]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open open fle[9].out[0]-&gt;crossbar2 open clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="waddr_st1[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="waddr_st0[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="waddr_st0[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="waddr_st0[5]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="waddr_st0[5]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">waddr_st0[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="waddr_st1[5]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="waddr_st1[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct2</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="waddr_st1[5]" instance="ff[0]" mode="DFF">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">open</port>
								<port name="R">open</port>
								<port name="E">open</port>
							</inputs>
							<outputs>
								<port name="Q">DFF[0].Q[0]-&gt;Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="waddr_st1[5]" instance="DFF[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D</port>
								</inputs>
								<outputs>
									<port name="Q">waddr_st1[5]</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$false" instance="clb[13]" mode="default">
		<inputs>
			<port name="I0">open open open open open open open open open open</port>
			<port name="I1">open open open open open open open open open open</port>
			<port name="I2">open open open open open open open open open open</port>
			<port name="I3">open open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">open open open open open open open open open open</port>
			<port name="reset">open open open open open open open open open open</port>
			<port name="enable">open open open open open open open open open open</port>
			<port name="regin">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="regout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="$false" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="regin">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="enable">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="regout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$false" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$false" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct3</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$false" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux1</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$false" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$false" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">$false</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="clk" instance="io[14]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="clk" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">clk</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="ren" instance="io[15]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="ren" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">ren</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="wen" instance="io[16]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="wen" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">wen</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="raddr_0_" instance="io[17]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="raddr_0_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">raddr_0_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="raddr_1_" instance="io[18]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="raddr_1_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">raddr_1_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="raddr_2_" instance="io[19]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="raddr_2_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">raddr_2_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="raddr_3_" instance="io[20]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="raddr_3_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">raddr_3_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="raddr_4_" instance="io[21]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="raddr_4_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">raddr_4_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="raddr_5_" instance="io[22]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="raddr_5_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">raddr_5_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="waddr_1_" instance="io[23]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="waddr_1_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">waddr_1_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="waddr_2_" instance="io[24]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="waddr_2_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">waddr_2_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="waddr_3_" instance="io[25]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="waddr_3_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">waddr_3_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="waddr_4_" instance="io[26]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="waddr_4_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">waddr_4_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="waddr_5_" instance="io[27]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="waddr_5_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">waddr_5_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a_0_" instance="io[28]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="a_0_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a_0_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a_1_" instance="io[29]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="a_1_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a_1_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a_2_" instance="io[30]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="a_2_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a_2_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a_3_" instance="io[31]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="a_3_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a_3_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a_4_" instance="io[32]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="a_4_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a_4_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a_5_" instance="io[33]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="a_5_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a_5_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="a_6_" instance="io[34]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="a_6_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">a_6_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b_0_" instance="io[35]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="b_0_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b_0_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b_1_" instance="io[36]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="b_1_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b_1_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b_2_" instance="io[37]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="b_2_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b_2_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b_3_" instance="io[38]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="b_3_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b_3_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b_4_" instance="io[39]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="b_4_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b_4_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b_5_" instance="io[40]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="b_5_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b_5_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="b_6_" instance="io[41]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="b_6_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">b_6_</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
