irq_linear_revmap	,	F_5
parent	,	V_11
"MOXARTINTC"	,	L_3
IRQ_NOREQUEST	,	V_13
hwirq	,	V_4
ack	,	V_29
irq_gc_mask_clr_bit	,	V_35
IRQ_NOPROBE	,	V_14
IRQ_MASK_REG	,	V_28
u32	,	T_2
ret	,	V_16
irq_domain_add_linear	,	F_9
pt_regs	,	V_1
clr	,	V_12
handle_irq	,	F_1
"interrupt-mask"	,	L_5
irq_get_domain_generic_chip	,	F_13
node	,	V_10
"%s: could not read interrupt-mask DT property\n"	,	L_6
ffs	,	F_3
full_name	,	V_19
domain	,	V_8
IRQ_LEVEL_REG	,	V_39
pr_err	,	F_8
IRQ_MODE_REG	,	V_38
irq_mask	,	V_34
__exception_irq_entry	,	T_1
IRQ_NOAUTOEN	,	V_15
chip_types	,	V_26
irq_alloc_domain_generic_chips	,	F_10
handle_IRQ	,	F_4
moxart_of_intc_init	,	F_6
device_node	,	V_9
"%s: unable to map IC registers\n"	,	L_1
IRQ_GC_INIT_MASK_CACHE	,	V_23
of_property_read_u32	,	F_12
"%s: unable to create IRQ domain\n"	,	L_2
irqstat	,	V_3
irq_chip_generic	,	V_17
reg_base	,	V_25
gc	,	V_18
irq_generic_chip_ops	,	V_21
mask	,	V_27
handle_edge_irq	,	V_22
irq_gc_mask_set_bit	,	V_37
chip	,	V_31
set_handle_irq	,	F_15
readl	,	F_2
intc	,	V_5
irq_gc_ack_set_bit	,	V_33
writel	,	F_14
"%s: could not allocate generic chip\n"	,	L_4
interrupt_mask	,	V_24
IRQ_CLEAR_REG	,	V_30
irq_ack	,	V_32
irq_unmask	,	V_36
regs	,	V_2
IRQ_STATUS_REG	,	V_7
EINVAL	,	V_20
irq_domain_remove	,	F_11
__init	,	T_3
of_iomap	,	F_7
base	,	V_6
