                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ISO C Compiler 
                              3 ; Version 4.2.14 #0 (Linux)
                              4 ;--------------------------------------------------------
                              5 	.cs08
                              6 	.module _divuint
                              7 	.optsdcc -ms08
                              8 	
                              9 	.area HOME    (CODE)
                             10 	.area GSINIT0 (CODE)
                             11 	.area GSINIT  (CODE)
                             12 	.area GSFINAL (CODE)
                             13 	.area CSEG    (CODE)
                             14 	.area XINIT   (CODE)
                             15 	.area CONST   (CODE)
                             16 	.area DSEG    (PAG)
                             17 	.area OSEG    (PAG, OVR)
                             18 	.area XSEG
                             19 	.area XISEG
                             20 ;--------------------------------------------------------
                             21 ; Public variables in this module
                             22 ;--------------------------------------------------------
                             23 	.globl __divuint_PARM_2
                             24 	.globl __divuint
                             25 ;--------------------------------------------------------
                             26 ; ram data
                             27 ;--------------------------------------------------------
                             28 	.area DSEG    (PAG)
                             29 ;--------------------------------------------------------
                             30 ; overlayable items in ram
                             31 ;--------------------------------------------------------
                             32 	.area	OSEG    (PAG, OVR)
   0000                      33 __divuint_sloc0_1_0:
   0000                      34 	.ds 1
                             35 ;--------------------------------------------------------
                             36 ; absolute ram data
                             37 ;--------------------------------------------------------
                             38 	.area IABS    (ABS)
                             39 	.area IABS    (ABS)
                             40 ;--------------------------------------------------------
                             41 ; absolute external ram data
                             42 ;--------------------------------------------------------
                             43 	.area XABS    (ABS)
                             44 ;--------------------------------------------------------
                             45 ; initialized external ram data
                             46 ;--------------------------------------------------------
                             47 	.area XISEG
                             48 ;--------------------------------------------------------
                             49 ; extended address mode data
                             50 ;--------------------------------------------------------
                             51 	.area XSEG
   0000                      52 __divuint_PARM_2:
   0000                      53 	.ds 2
   0002                      54 __divuint_x_65536_1:
   0002                      55 	.ds 2
   0004                      56 __divuint_c_65536_2:
   0004                      57 	.ds 1
                             58 ;--------------------------------------------------------
                             59 ; global & static initialisations
                             60 ;--------------------------------------------------------
                             61 	.area HOME    (CODE)
                             62 	.area GSINIT  (CODE)
                             63 	.area GSFINAL (CODE)
                             64 	.area GSINIT  (CODE)
                             65 ;--------------------------------------------------------
                             66 ; Home
                             67 ;--------------------------------------------------------
                             68 	.area HOME    (CODE)
                             69 	.area HOME    (CODE)
                             70 ;--------------------------------------------------------
                             71 ; code
                             72 ;--------------------------------------------------------
                             73 	.area CSEG    (CODE)
                             74 ;------------------------------------------------------------
                             75 ;Allocation info for local variables in function '_divuint'
                             76 ;------------------------------------------------------------
                             77 ;y                         Allocated with name '__divuint_PARM_2'
                             78 ;x                         Allocated with name '__divuint_x_65536_1'
                             79 ;reste                     Allocated to registers x h 
                             80 ;count                     Allocated to registers 
                             81 ;c                         Allocated with name '__divuint_c_65536_2'
                             82 ;sloc0                     Allocated with name '__divuint_sloc0_1_0'
                             83 ;------------------------------------------------------------
                             84 ;../_divuint.c:161: _divuint (unsigned int x, unsigned int y) __SDCC_NONBANKED
                             85 ;	-----------------------------------------
                             86 ;	 function _divuint
                             87 ;	-----------------------------------------
                             88 ;	Register assignment is optimal.
                             89 ;	Stack space usage: 0 bytes.
   0000                      90 __divuint:
   0000 C7r00r03      [ 4]   91 	sta	(__divuint_x_65536_1 + 1)
   0003 CFr00r02      [ 4]   92 	stx	__divuint_x_65536_1
                             93 ;../_divuint.c:163: unsigned int reste = 0;
   0006 8C            [ 1]   94 	clrh
   0007 5F            [ 1]   95 	clrx
                             96 ;../_divuint.c:167: do
   0008 6E 10*00      [ 4]   97 	mov	#0x10,*__divuint_sloc0_1_0
   000B                      98 00105$:
                             99 ;../_divuint.c:170: c = MSB_SET(x);
   000B C6r00r02      [ 4]  100 	lda	__divuint_x_65536_1
   000E 49            [ 1]  101 	rola
   000F 4F            [ 1]  102 	clra
   0010 49            [ 1]  103 	rola
   0011 C7r00r04      [ 4]  104 	sta	__divuint_c_65536_2
                            105 ;../_divuint.c:171: x <<= 1;
   0014 89            [ 2]  106 	pshx
   0015 C6r00r03      [ 4]  107 	lda	(__divuint_x_65536_1 + 1)
   0018 CEr00r02      [ 4]  108 	ldx	__divuint_x_65536_1
   001B 48            [ 1]  109 	lsla
   001C 59            [ 1]  110 	rolx
   001D C7r00r03      [ 4]  111 	sta	(__divuint_x_65536_1 + 1)
   0020 CFr00r02      [ 4]  112 	stx	__divuint_x_65536_1
   0023 88            [ 3]  113 	pulx
                            114 ;../_divuint.c:172: reste <<= 1;
   0024 9F            [ 1]  115 	txa
   0025 8B            [ 2]  116 	pshh
   0026 88            [ 3]  117 	pulx
   0027 48            [ 1]  118 	lsla
   0028 59            [ 1]  119 	rolx
   0029 89            [ 2]  120 	pshx
   002A 8A            [ 3]  121 	pulh
   002B 97            [ 1]  122 	tax
                            123 ;../_divuint.c:173: if (c)
   002C C6r00r04      [ 4]  124 	lda	__divuint_c_65536_2
   002F 27 04         [ 3]  125 	beq	00102$
                            126 ;../_divuint.c:174: reste |= 1;
   0031 9F            [ 1]  127 	txa
   0032 AA 01         [ 2]  128 	ora	#0x01
   0034 97            [ 1]  129 	tax
   0035                     130 00102$:
                            131 ;../_divuint.c:176: if (reste >= y)
   0035 3Er00r00      [ 6]  132 	cphx	__divuint_PARM_2
   0038 25 14         [ 3]  133 	bcs	00106$
                            134 ;../_divuint.c:178: reste -= y;
   003A 9F            [ 1]  135 	txa
   003B C0r00r01      [ 4]  136 	sub	(__divuint_PARM_2 + 1)
   003E 97            [ 1]  137 	tax
   003F 8B            [ 2]  138 	pshh
   0040 86            [ 3]  139 	pula
   0041 C2r00r00      [ 4]  140 	sbc	__divuint_PARM_2
   0044 87            [ 2]  141 	psha
   0045 8A            [ 3]  142 	pulh
                            143 ;../_divuint.c:180: x |= 1;
   0046 C6r00r03      [ 4]  144 	lda	(__divuint_x_65536_1 + 1)
   0049 AA 01         [ 2]  145 	ora	#0x01
   004B C7r00r03      [ 4]  146 	sta	(__divuint_x_65536_1 + 1)
   004E                     147 00106$:
                            148 ;../_divuint.c:183: while (--count);
   004E 3A*00         [ 5]  149 	dec	*__divuint_sloc0_1_0
   0050 3D*00         [ 4]  150 	tst	*__divuint_sloc0_1_0
   0052 26 B7         [ 3]  151 	bne	00105$
                            152 ;../_divuint.c:184: return x;
   0054 CEr00r02      [ 4]  153 	ldx	__divuint_x_65536_1
   0057 C6r00r03      [ 4]  154 	lda	(__divuint_x_65536_1 + 1)
                            155 ;../_divuint.c:185: }
   005A 81            [ 6]  156 	rts
                            157 	.area CSEG    (CODE)
                            158 	.area CONST   (CODE)
                            159 	.area XINIT   (CODE)
                            160 	.area CABS    (ABS,CODE)
