{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575407963976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575407963977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 16:19:23 2019 " "Processing started: Tue Dec  3 16:19:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575407963977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407963977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pdm_to_pcm -c pdm_to_pcm " "Command: quartus_map --read_settings_files=on --write_settings_files=off pdm_to_pcm -c pdm_to_pcm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407963977 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../synthesis/bform.qip " "Tcl Script File ../synthesis/bform.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../synthesis/bform.qip " "set_global_assignment -name QIP_FILE ../synthesis/bform.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1575407964016 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1575407964016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575407964103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575407964104 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "cic.qsys " "Elaborating Platform Designer system entity \"cic.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407968492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.03.16:19:30 Progress: Loading isc_micarray/cic.qsys " "2019.12.03.16:19:30 Progress: Loading isc_micarray/cic.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407970124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.03.16:19:30 Progress: Reading input file " "2019.12.03.16:19:30 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407970294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.03.16:19:30 Progress: Adding cic_ii_0 \[altera_cic_ii 19.1\] " "2019.12.03.16:19:30 Progress: Adding cic_ii_0 \[altera_cic_ii 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407970335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.03.16:19:30 Progress: Parameterizing module cic_ii_0 " "2019.12.03.16:19:30 Progress: Parameterizing module cic_ii_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407970444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.03.16:19:30 Progress: Building connections " "2019.12.03.16:19:30 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407970448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.03.16:19:30 Progress: Parameterizing connections " "2019.12.03.16:19:30 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407970448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.03.16:19:30 Progress: Validating " "2019.12.03.16:19:30 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407970460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.03.16:19:30 Progress: Done reading input file " "2019.12.03.16:19:30 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407970839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cic: Generating cic \"cic\" for QUARTUS_SYNTH " "Cic: Generating cic \"cic\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407971444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cic_ii_0: \"cic\" instantiated altera_cic_ii \"cic_ii_0\" " "Cic_ii_0: \"cic\" instantiated altera_cic_ii \"cic_ii_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407971541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cic: Done \"cic\" with 2 modules, 30 files " "Cic: Done \"cic\" with 2 modules, 30 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407971542 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "cic.qsys " "Finished elaborating Platform Designer system entity \"cic.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407972222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_core/integrator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_core/integrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrator " "Found entity 1: integrator" {  } { { "cic_core/integrator.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/integrator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_core/downsampler.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_core/downsampler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 downsampler " "Found entity 1: downsampler" {  } { { "cic_core/downsampler.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/downsampler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_core/comb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_core/comb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comb " "Found entity 1: comb" {  } { { "cic_core/comb.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/comb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_core/cic_package.sv 1 0 " "Found 1 design units, including 0 entities, in source file cic_core/cic_package.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cic_package (SystemVerilog) " "Found design unit 1: cic_package (SystemVerilog)" {  } { { "cic_core/cic_package.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_package.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_core/cic_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_core/cic_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_i " "Found entity 1: cic_i" {  } { { "cic_core/cic_i.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_i.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_core/cic_d.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic_core/cic_d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_d " "Found entity 1: cic_d" {  } { { "cic_core/cic_d.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_d.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beamformer.v 1 1 " "Found 1 design units, including 1 entities, in source file beamformer.v" { { "Info" "ISGN_ENTITY_NAME" "1 beamformer " "Found entity 1: beamformer" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdm_to_pcm.v 1 1 " "Found 1 design units, including 1 entities, in source file pdm_to_pcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pdm_to_pcm " "Found entity 1: pdm_to_pcm" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accum.v 1 1 " "Found 1 design units, including 1 entities, in source file accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 accum " "Found entity 1: accum" {  } { { "accum.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/accum.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo2.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2 " "Found entity 1: fifo2" {  } { { "fifo2.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delayline.v 1 1 " "Found 1 design units, including 1 entities, in source file delayline.v" { { "Info" "ISGN_ENTITY_NAME" "1 delayline " "Found entity 1: delayline" {  } { { "delayline.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/delayline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micloc.v 1 1 " "Found 1 design units, including 1 entities, in source file micloc.v" { { "Info" "ISGN_ENTITY_NAME" "1 micloc " "Found entity 1: micloc" {  } { { "micloc.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/cic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic " "Found entity 1: cic" {  } { { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "db/ip/cic/submodules/alt_cic_dec_siso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_siso.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "db/ip/cic/submodules/alt_cic_int_simo.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "db/ip/cic/submodules/alt_cic_int_siso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (cic) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (cic)" {  } { { "db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407972803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407972803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973149 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407973149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973220 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407973220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_small_fifo-arch " "Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973294 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_small_fifo " "Found entity 1: auk_dspip_avalon_streaming_small_fifo" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407973294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973377 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407973377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973457 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407973457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (cic) " "Found design unit 1: auk_dspip_cic_lib_pkg (cic)" {  } { { "db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407973538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "db/ip/cic/submodules/auk_dspip_delay.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973539 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "db/ip/cic/submodules/auk_dspip_delay.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407973539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "db/ip/cic/submodules/auk_dspip_differentiator.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_differentiator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973623 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "db/ip/cic/submodules/auk_dspip_differentiator.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_differentiator.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407973623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407973701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "db/ip/cic/submodules/auk_dspip_fastadd.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973701 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "db/ip/cic/submodules/auk_dspip_fastadd.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407973701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "db/ip/cic/submodules/auk_dspip_fastaddsub.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973702 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "db/ip/cic/submodules/auk_dspip_fastaddsub.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407973702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "db/ip/cic/submodules/auk_dspip_integrator.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973786 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "db/ip/cic/submodules/auk_dspip_integrator.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407973786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (cic) " "Found design unit 1: auk_dspip_lib_pkg (cic)" {  } { { "db/ip/cic/submodules/auk_dspip_lib_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407973787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (cic) " "Found design unit 1: auk_dspip_math_pkg (cic)" {  } { { "db/ip/cic/submodules/auk_dspip_math_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973787 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "db/ip/cic/submodules/auk_dspip_math_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407973787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973788 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407973788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "db/ip/cic/submodules/auk_dspip_roundsat.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973789 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "db/ip/cic/submodules/auk_dspip_roundsat.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407973789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (cic) " "Found design unit 1: auk_dspip_text_pkg (cic)" {  } { { "db/ip/cic/submodules/auk_dspip_text_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973789 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "db/ip/cic/submodules/auk_dspip_text_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407973789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "db/ip/cic/submodules/auk_dspip_upsample.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973867 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "db/ip/cic/submodules/auk_dspip_upsample.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407973867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_variable_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_variable_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "db/ip/cic/submodules/auk_dspip_variable_downsample.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_variable_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407973945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/cic_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/cic_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_cic_ii_0 " "Found entity 1: cic_cic_ii_0" {  } { { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407973946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407973946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "db/ip/cic/submodules/counter_module.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407974040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407974040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "db/ip/cic/submodules/hyper_pipeline_interface.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407974117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407974117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "raw_idx_vert beamformer.v(76) " "Verilog HDL Implicit Net warning at beamformer.v(76): created implicit net for \"raw_idx_vert\"" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407974124 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "raw_idx_hori beamformer.v(77) " "Verilog HDL Implicit Net warning at beamformer.v(77): created implicit net for \"raw_idx_hori\"" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407974124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pdm_to_pcm " "Elaborating entity \"pdm_to_pcm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575407974180 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cic_in_error pdm_to_pcm.v(76) " "Verilog HDL or VHDL warning at pdm_to_pcm.v(76): object \"cic_in_error\" assigned a value but never read" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575407974182 "|pdm_to_pcm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cic_in_valid pdm_to_pcm.v(77) " "Verilog HDL or VHDL warning at pdm_to_pcm.v(77): object \"cic_in_valid\" assigned a value but never read" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575407974182 "|pdm_to_pcm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cic_out_ready pdm_to_pcm.v(78) " "Verilog HDL or VHDL warning at pdm_to_pcm.v(78): object \"cic_out_ready\" assigned a value but never read" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575407974182 "|pdm_to_pcm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cic_channel_counter pdm_to_pcm.v(92) " "Verilog HDL or VHDL warning at pdm_to_pcm.v(92): object \"cic_channel_counter\" assigned a value but never read" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575407974182 "|pdm_to_pcm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pdm_to_pcm.v(172) " "Verilog HDL assignment warning at pdm_to_pcm.v(172): truncated value with size 32 to match size of target (4)" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575407974182 "|pdm_to_pcm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pdm_to_pcm.v(198) " "Verilog HDL assignment warning at pdm_to_pcm.v(198): truncated value with size 32 to match size of target (5)" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575407974182 "|pdm_to_pcm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 15 pdm_to_pcm.v(255) " "Verilog HDL assignment warning at pdm_to_pcm.v(255): truncated value with size 19 to match size of target (15)" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575407974182 "|pdm_to_pcm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 fifo2:module_gen\[0\].fifo_i " "Elaborating entity \"fifo2\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\"" {  } { { "pdm_to_pcm.v" "module_gen\[0\].fifo_i" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407974188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\"" {  } { { "fifo2.v" "dcfifo_component" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407974382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\"" {  } { { "fifo2.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407974382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575407974382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575407974382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575407974382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575407974382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575407974382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575407974382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575407974382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575407974382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575407974382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575407974382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575407974382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575407974382 ""}  } { { "fifo2.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575407974382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_cvi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_cvi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_cvi1 " "Found entity 1: dcfifo_cvi1" {  } { { "db/dcfifo_cvi1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407974409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407974409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_cvi1 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated " "Elaborating entity \"dcfifo_cvi1\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407974409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_h26.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_h26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_h26 " "Found entity 1: a_graycounter_h26" {  } { { "db/a_graycounter_h26.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_h26.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407974435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407974435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_h26 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|a_graycounter_h26:rdptr_g1p " "Elaborating entity \"a_graycounter_h26\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|a_graycounter_h26:rdptr_g1p\"" {  } { { "db/dcfifo_cvi1.tdf" "rdptr_g1p" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407974436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_dgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_dgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_dgb " "Found entity 1: a_graycounter_dgb" {  } { { "db/a_graycounter_dgb.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_dgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407974463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407974463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_dgb fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|a_graycounter_dgb:wrptr_g1p " "Elaborating entity \"a_graycounter_dgb\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|a_graycounter_dgb:wrptr_g1p\"" {  } { { "db/dcfifo_cvi1.tdf" "wrptr_g1p" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407974463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ji51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ji51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ji51 " "Found entity 1: altsyncram_ji51" {  } { { "db/altsyncram_ji51.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_ji51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407974492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407974492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ji51 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|altsyncram_ji51:fifo_ram " "Elaborating entity \"altsyncram_ji51\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|altsyncram_ji51:fifo_ram\"" {  } { { "db/dcfifo_cvi1.tdf" "fifo_ram" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407974493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_r9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_r9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_r9l " "Found entity 1: alt_synch_pipe_r9l" {  } { { "db/alt_synch_pipe_r9l.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_r9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407974495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407974495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_r9l fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|alt_synch_pipe_r9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_r9l\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|alt_synch_pipe_r9l:rs_dgwp\"" {  } { { "db/dcfifo_cvi1.tdf" "rs_dgwp" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407974496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_cv8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_cv8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_cv8 " "Found entity 1: dffpipe_cv8" {  } { { "db/dffpipe_cv8.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_cv8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407974498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407974498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_cv8 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|alt_synch_pipe_r9l:rs_dgwp\|dffpipe_cv8:dffpipe6 " "Elaborating entity \"dffpipe_cv8\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|alt_synch_pipe_r9l:rs_dgwp\|dffpipe_cv8:dffpipe6\"" {  } { { "db/alt_synch_pipe_r9l.tdf" "dffpipe6" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_r9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407974498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_s9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_s9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_s9l " "Found entity 1: alt_synch_pipe_s9l" {  } { { "db/alt_synch_pipe_s9l.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_s9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407974500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407974500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_s9l fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|alt_synch_pipe_s9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_s9l\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|alt_synch_pipe_s9l:ws_dgrp\"" {  } { { "db/dcfifo_cvi1.tdf" "ws_dgrp" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407974500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dv8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dv8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dv8 " "Found entity 1: dffpipe_dv8" {  } { { "db/dffpipe_dv8.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_dv8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407974503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407974503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dv8 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|alt_synch_pipe_s9l:ws_dgrp\|dffpipe_dv8:dffpipe9 " "Elaborating entity \"dffpipe_dv8\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|alt_synch_pipe_s9l:ws_dgrp\|dffpipe_dv8:dffpipe9\"" {  } { { "db/alt_synch_pipe_s9l.tdf" "dffpipe9" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_s9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407974503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5h5 " "Found entity 1: cmpr_5h5" {  } { { "db/cmpr_5h5.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_5h5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575407974530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407974530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5h5 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|cmpr_5h5:rdempty_eq_comp " "Elaborating entity \"cmpr_5h5\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_cvi1:auto_generated\|cmpr_5h5:rdempty_eq_comp\"" {  } { { "db/dcfifo_cvi1.tdf" "rdempty_eq_comp" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407974530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_d cic_d:cic_filter " "Elaborating entity \"cic_d\" for hierarchy \"cic_d:cic_filter\"" {  } { { "pdm_to_pcm.v" "cic_filter" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407975784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 cic_package.sv(90) " "Verilog HDL assignment warning at cic_package.sv(90): truncated value with size 64 to match size of target (32)" {  } { { "cic_core/cic_package.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_package.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575407976040 "|pdm_to_pcm|cic_d:cic_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrator cic_d:cic_filter\|integrator:int_stage\[0\].int_inst " "Elaborating entity \"integrator\" for hierarchy \"cic_d:cic_filter\|integrator:int_stage\[0\].int_inst\"" {  } { { "cic_core/cic_d.sv" "int_stage\[0\].int_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_d.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407978895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downsampler cic_d:cic_filter\|downsampler:u1 " "Elaborating entity \"downsampler\" for hierarchy \"cic_d:cic_filter\|downsampler:u1\"" {  } { { "cic_core/cic_d.sv" "u1" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_d.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407978897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 downsampler.sv(23) " "Verilog HDL assignment warning at downsampler.sv(23): truncated value with size 32 to match size of target (7)" {  } { { "cic_core/downsampler.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/downsampler.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575407978898 "|pdm_to_pcm|cic_d:cic_filter|downsampler:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb cic_d:cic_filter\|comb:comb_stage\[0\].comb_inst " "Elaborating entity \"comb\" for hierarchy \"cic_d:cic_filter\|comb:comb_stage\[0\].comb_inst\"" {  } { { "cic_core/cic_d.sv" "comb_stage\[0\].comb_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_d.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407978900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spislv " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spislv\"" {  } { { "pdm_to_pcm.v" "spislv" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407978904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi_slave.v(45) " "Verilog HDL assignment warning at spi_slave.v(45): truncated value with size 32 to match size of target (5)" {  } { { "spi_slave.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575407978904 "|pdm_to_pcm|spi_slave:spislv"}
{ "Warning" "WSGN_OCP_OFF" "it has been explicitly disabled for this design " "Intel FPGA IP Evaluation Mode feature will not be used - it has been explicitly disabled for this design" {  } {  } 0 12193 "Intel FPGA IP Evaluation Mode feature will not be used - %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407979544 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575407979559 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575407979842 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1575407980429 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1575407980429 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575407980622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575407980622 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[1\] " "No output dependent on input pin \"pdm\[1\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575407980737 "|pdm_to_pcm|pdm[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[2\] " "No output dependent on input pin \"pdm\[2\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575407980737 "|pdm_to_pcm|pdm[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[3\] " "No output dependent on input pin \"pdm\[3\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575407980737 "|pdm_to_pcm|pdm[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[4\] " "No output dependent on input pin \"pdm\[4\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575407980737 "|pdm_to_pcm|pdm[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[5\] " "No output dependent on input pin \"pdm\[5\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575407980737 "|pdm_to_pcm|pdm[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[6\] " "No output dependent on input pin \"pdm\[6\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575407980737 "|pdm_to_pcm|pdm[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[7\] " "No output dependent on input pin \"pdm\[7\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575407980737 "|pdm_to_pcm|pdm[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[8\] " "No output dependent on input pin \"pdm\[8\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575407980737 "|pdm_to_pcm|pdm[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mosi " "No output dependent on input pin \"mosi\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575407980737 "|pdm_to_pcm|mosi"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575407980737 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1508 " "Implemented 1508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575407980738 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575407980738 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1357 " "Implemented 1357 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575407980738 ""} { "Info" "ICUT_CUT_TM_RAMS" "135 " "Implemented 135 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575407980738 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575407980738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1105 " "Peak virtual memory: 1105 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575407980750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 16:19:40 2019 " "Processing ended: Tue Dec  3 16:19:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575407980750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575407980750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575407980750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575407980750 ""}
