# References

See the following reference documents for further details:

-   Configuration of the MSS clocks.
    -   For detailed information about the MSS clocking features, see [PolarFire Family Clocking Resources User Guide](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/Microchip_PolarFire_FPGA_and_PolarFire_SoC_FPGA_Clocking_Resources_User_Guide_VB.pdf).
-   Configuration of the MSS interfaces to the FPGA fabric.
    -   For detailed information about the MSS Fabric Interface Controller \(FIC\) features, see [PolarFire SoC FPGA MSS Technical Reference Manual](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/ReferenceManuals/PolarFire_SoC_FPGA_MSS_Technical_Reference_Manual_VC.pdf).
-   Selection and assignment of the MSS peripherals to the MSS dedicated I/Os and/or the FPGA fabric dedicated peripheral interfaces.
    -   For detailed information about the MSS Peripherals features, see [PolarFire SoC FPGA MSS Technical Reference Manual](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/ReferenceManuals/PolarFire_SoC_FPGA_MSS_Technical_Reference_Manual_VC.pdf).
-   Configuration of the MSS Bank voltages and I/O standards and attributes.
    -   For detailed information about the MSS Banks and I/Os features, see [PolarFire FPGA and PolarFire SoC FPGA User I/O User Guide](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/Microchip_PolarFire_FPGA_and_PolarFire_SoC_FPGA_User_IO_User_Guide_VC.pdf).
-   Configuration of the MSS DDR memories \(DDR3/L, DDR4, LPDDR3, and LPDDR4\).
    -   For detailed information about the MSS DDR4, DDR3, LPDDR3, and LPDDR4 features, see [PolarFire Family Memory Controller User Guide](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/PolarFire_FPGA_PolarFire_SoC_FPGA_Memory_Controller_User_Guide_VB.pdf).
-   Configuration of the MSS debug features.
    -   For detailed information about the MSS debug features, see [PolarFire SoC FPGA MSS Technical Reference Manual](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/ReferenceManuals/PolarFire_SoC_FPGA_MSS_Technical_Reference_Manual_VC.pdf).

