#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Jun  5 17:42:50 2016
# Process ID: 28116
# Current directory: /home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.runs/synth_1
# Command line: vivado -log VC709_Gen3x4If128.vds -mode batch -messageDb vivado.pb -notrace -source VC709_Gen3x4If128.tcl
# Log file: /home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.runs/synth_1/VC709_Gen3x4If128.vds
# Journal file: /home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source VC709_Gen3x4If128.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
Command: synth_design -top VC709_Gen3x4If128 -part xc7vx690tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -97 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/functions.vh:58]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/functions.vh:74]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tlp.vh:228]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tlp.vh:248]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ultrascale.vh:361]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ultrascale.vh:376]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_gpio.v:61]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1196.129 ; gain = 356.086 ; free physical = 15559 ; free virtual = 62380
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VC709_Gen3x4If128' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/VC709_Gen3x4If128.v:47]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14297]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (2#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14297]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21909]
INFO: [Synth 8-256] done synthesizing module 'OBUF' (3#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21909]
INFO: [Synth 8-638] synthesizing module 'PCIeGen3x4If128' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.runs/synth_1/.Xil/Vivado-28116-archetype/realtime/PCIeGen3x4If128_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen3x4If128' (4#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.runs/synth_1/.Xil/Vivado-28116-archetype/realtime/PCIeGen3x4If128_stub.v:7]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_rq_tready' does not match port width (4) of module 'PCIeGen3x4If128' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/VC709_Gen3x4If128.v:274]
WARNING: [Synth 8-689] width (22) of port connection 'm_axis_rc_tready' does not match port width (1) of module 'PCIeGen3x4If128' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/VC709_Gen3x4If128.v:282]
WARNING: [Synth 8-689] width (22) of port connection 'm_axis_cq_tready' does not match port width (1) of module 'PCIeGen3x4If128' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/VC709_Gen3x4If128.v:289]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_cc_tready' does not match port width (4) of module 'PCIeGen3x4If128' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/VC709_Gen3x4If128.v:296]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_phy_link_status' does not match port width (2) of module 'PCIeGen3x4If128' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/VC709_Gen3x4If128.v:308]
INFO: [Synth 8-638] synthesizing module 'riffa_wrapper_vc709' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_wrapper_vc709.v:47]
INFO: [Synth 8-638] synthesizing module 'engine_layer' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/engine_layer.v:45]
INFO: [Synth 8-638] synthesizing module 'rx_engine_ultrascale' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rx_engine_ultrascale.v:48]
INFO: [Synth 8-638] synthesizing module 'rxc_engine_ultrascale' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rxc_engine_ultrascale.v:47]
INFO: [Synth 8-638] synthesizing module 'register' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-256] done synthesizing module 'register' (5#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'pipeline' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline' (6#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline' (7#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'register__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized0' (7#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized1' (7#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized2' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized2' (7#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized3' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized3' (7#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'shiftreg' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'shiftreg' (8#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized0' (8#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized1' (8#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized2' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized2' (8#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'offset_to_mask' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/offset_to_mask.v:36]
INFO: [Synth 8-256] done synthesizing module 'offset_to_mask' (9#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/offset_to_mask.v:36]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized0' (9#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized0' (9#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'rxc_engine_ultrascale' (10#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rxc_engine_ultrascale.v:47]
INFO: [Synth 8-638] synthesizing module 'rxr_engine_ultrascale' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rxr_engine_ultrascale.v:47]
INFO: [Synth 8-638] synthesizing module 'register__parameterized4' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized4' (10#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized5' (10#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized6' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized6' (10#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized7' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized7' (10#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized8' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized8' (10#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized3' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized3' (10#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized4' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized4' (10#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized5' (10#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized6' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized6' (10#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'register__parameterized9' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized9' (10#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized1' (10#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized1' (10#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
WARNING: [Synth 8-3848] Net rRst in module/entity rxr_engine_ultrascale does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rxr_engine_ultrascale.v:384]
INFO: [Synth 8-256] done synthesizing module 'rxr_engine_ultrascale' (11#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rxr_engine_ultrascale.v:47]
INFO: [Synth 8-256] done synthesizing module 'rx_engine_ultrascale' (12#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rx_engine_ultrascale.v:48]
INFO: [Synth 8-638] synthesizing module 'tx_engine_ultrascale' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_engine_ultrascale.v:50]
INFO: [Synth 8-638] synthesizing module 'txr_engine_ultrascale' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/txr_engine_ultrascale.v:51]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized7' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized7' (12#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'txr_formatter_ultrascale' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/txr_engine_ultrascale.v:273]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized2' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized2' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized2' (12#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized2' (12#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized3' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized3' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized3' (12#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized3' (12#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'txr_formatter_ultrascale' (13#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/txr_engine_ultrascale.v:273]
INFO: [Synth 8-638] synthesizing module 'tx_engine' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_engine.v:49]
INFO: [Synth 8-638] synthesizing module 'tx_data_pipeline' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_data_pipeline.v:55]
INFO: [Synth 8-638] synthesizing module 'tx_data_shift' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_data_shift.v:73]
INFO: [Synth 8-638] synthesizing module 'rotate' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rotate.v:44]
INFO: [Synth 8-256] done synthesizing module 'rotate' (14#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rotate.v:44]
INFO: [Synth 8-638] synthesizing module 'one_hot_mux' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/one_hot_mux.v:44]
INFO: [Synth 8-256] done synthesizing module 'one_hot_mux' (15#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/one_hot_mux.v:44]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized4' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized4' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized4' (15#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized4' (15#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized5' (15#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized5' (15#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'rotate__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rotate.v:44]
INFO: [Synth 8-256] done synthesizing module 'rotate__parameterized0' (15#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rotate.v:44]
INFO: [Synth 8-638] synthesizing module 'offset_flag_to_one_hot' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/offset_flag_to_one_hot.v:45]
INFO: [Synth 8-256] done synthesizing module 'offset_flag_to_one_hot' (16#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/offset_flag_to_one_hot.v:45]
INFO: [Synth 8-638] synthesizing module 'rotate__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rotate.v:44]
INFO: [Synth 8-256] done synthesizing module 'rotate__parameterized1' (16#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rotate.v:44]
INFO: [Synth 8-256] done synthesizing module 'tx_data_shift' (17#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_data_shift.v:73]
INFO: [Synth 8-638] synthesizing module 'tx_data_fifo' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_data_fifo.v:63]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized6' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized6' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized6' (17#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized6' (17#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/fifo.v:45]
INFO: [Synth 8-638] synthesizing module 'scsdpram' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/scsdpram.v:50]
INFO: [Synth 8-256] done synthesizing module 'scsdpram' (18#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/scsdpram.v:50]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized8' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized8' (18#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'fifo' (19#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/fifo.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized7' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized7' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized7' (19#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized7' (19#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'counter_v2' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_data_fifo.v:288]
INFO: [Synth 8-256] done synthesizing module 'counter_v2' (20#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_data_fifo.v:288]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized8' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized8' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized8' (20#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized8' (20#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized9' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized9' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized9' (20#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized9' (20#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized10' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized10' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized10' (20#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized10' (20#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized11' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized11' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized11' (20#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized11' (20#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized12' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized12' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized12' (20#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized12' (20#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized13' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized13' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized13' (20#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized13' (20#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized14' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized14' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized14' (20#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized14' (20#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'tx_data_fifo' (21#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_data_fifo.v:63]
INFO: [Synth 8-256] done synthesizing module 'tx_data_pipeline' (22#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_data_pipeline.v:55]
INFO: [Synth 8-638] synthesizing module 'tx_hdr_fifo' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_hdr_fifo.v:56]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized15' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized15' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized15' (22#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized15' (22#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/fifo.v:45]
INFO: [Synth 8-638] synthesizing module 'scsdpram__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/scsdpram.v:50]
INFO: [Synth 8-256] done synthesizing module 'scsdpram__parameterized0' (22#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/scsdpram.v:50]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized9' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized9' (22#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (22#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/fifo.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized16' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized16' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized16' (22#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized16' (22#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'tx_hdr_fifo' (23#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_hdr_fifo.v:56]
INFO: [Synth 8-638] synthesizing module 'tx_alignment_pipeline' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:87]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized17' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized17' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized17' (23#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized17' (23#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized18' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized18' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized18' (23#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized18' (23#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized19' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized19' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized19' (23#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized19' (23#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized20' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized20' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized20' (23#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized20' (23#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized21' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized21' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized21' (23#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized21' (23#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized22' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized22' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized22' (23#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized22' (23#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized23' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized23' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized23' (23#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized23' (23#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized24' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized24' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized24' (23#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized24' (23#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/mux.v:45]
INFO: [Synth 8-638] synthesizing module 'mux_select' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/mux.v:90]
INFO: [Synth 8-256] done synthesizing module 'mux_select' (24#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/mux.v:90]
INFO: [Synth 8-256] done synthesizing module 'mux' (25#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/mux.v:45]
WARNING: [Synth 8-689] width (32) of port connection 'OFFSET' does not match port width (2) of module 'offset_to_mask' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:290]
INFO: [Synth 8-638] synthesizing module 'rotate__parameterized2' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rotate.v:44]
INFO: [Synth 8-256] done synthesizing module 'rotate__parameterized2' (25#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rotate.v:44]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized25' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized25' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized25' (25#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized25' (25#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized26' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized26' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized26' (25#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized26' (25#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized27' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized27' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized27' (25#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized27' (25#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized28' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized28' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized28' (25#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized28' (25#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/counter.v:47]
INFO: [Synth 8-256] done synthesizing module 'counter' (26#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/counter.v:47]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/counter.v:47]
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (26#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/counter.v:47]
WARNING: [Synth 8-689] width (15) of port connection 'VALUE' does not match port width (16) of module 'counter__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:417]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized29' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized29' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized29' (26#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized29' (26#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
WARNING: [Synth 8-3848] Net wSchedule[0][31] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][30] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][29] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][28] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][27] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][26] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][25] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][24] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][23] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][19] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][15] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][11] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][10] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][9] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][8] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][7] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][6] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][5] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][4] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][3] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][2] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][1] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][0] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][31] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][30] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][29] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][28] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][27] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][26] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][25] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][24] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][23] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][19] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][15] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][11] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][10] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][9] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][8] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][7] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][6] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][5] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][4] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][3] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][2] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][1] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][0] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][31] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][30] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][29] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][28] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][27] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][26] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][25] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][24] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][23] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][19] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][15] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][11] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][10] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][9] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][8] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][7] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][6] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][5] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][4] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][3] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][2] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][1] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][0] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][31] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][30] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][29] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][28] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][27] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][26] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][25] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][24] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][23] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][19] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][15] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][11] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][10] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][9] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][8] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][7] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][6] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][5] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][4] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][3] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][2] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][1] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][0] in module/entity tx_alignment_pipeline does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
INFO: [Synth 8-256] done synthesizing module 'tx_alignment_pipeline' (27#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:87]
INFO: [Synth 8-256] done synthesizing module 'tx_engine' (28#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_engine.v:49]
INFO: [Synth 8-638] synthesizing module 'txr_translation_layer' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/txr_engine_ultrascale.v:404]
INFO: [Synth 8-638] synthesizing module 'reset_controller' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/reset_controller.v:50]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/counter.v:47]
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized1' (28#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/counter.v:47]
INFO: [Synth 8-256] done synthesizing module 'reset_controller' (29#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/reset_controller.v:50]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized30' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized30' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized30' (29#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized30' (29#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized31' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized31' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized31' (29#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized31' (29#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized32' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized32' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized32' (29#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized32' (29#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'txr_translation_layer' (30#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/txr_engine_ultrascale.v:404]
INFO: [Synth 8-256] done synthesizing module 'txr_engine_ultrascale' (31#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/txr_engine_ultrascale.v:51]
INFO: [Synth 8-638] synthesizing module 'txc_engine_ultrascale' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/txc_engine_ultrascale.v:51]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized10' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized10' (31#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'txc_formatter_ultrascale' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/txc_engine_ultrascale.v:278]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized33' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized33' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized33' (31#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized33' (31#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized34' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized34' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized34' (31#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized34' (31#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'txc_formatter_ultrascale' (32#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/txc_engine_ultrascale.v:278]
INFO: [Synth 8-638] synthesizing module 'txc_translation_layer' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/txc_engine_ultrascale.v:402]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized35' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized35' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized35' (32#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized35' (32#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized36' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized36' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized36' (32#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized36' (32#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'txc_translation_layer' (33#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/txc_engine_ultrascale.v:402]
INFO: [Synth 8-256] done synthesizing module 'txc_engine_ultrascale' (34#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/txc_engine_ultrascale.v:51]
INFO: [Synth 8-256] done synthesizing module 'tx_engine_ultrascale' (35#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_engine_ultrascale.v:50]
INFO: [Synth 8-256] done synthesizing module 'engine_layer' (36#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/engine_layer.v:45]
INFO: [Synth 8-638] synthesizing module 'riffa' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/riffa.v:38]
INFO: [Synth 8-638] synthesizing module 'channel' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/channel.v:36]
INFO: [Synth 8-638] synthesizing module 'channel_128' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/channel_128.v:45]
INFO: [Synth 8-638] synthesizing module 'rx_port_128' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rx_port_128.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_packer_128' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/fifo_packer_128.v:47]
INFO: [Synth 8-256] done synthesizing module 'fifo_packer_128' (37#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/fifo_packer_128.v:47]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fwft' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/async_fifo_fwft.v:48]
INFO: [Synth 8-638] synthesizing module 'async_fifo' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/async_fifo.v:51]
INFO: [Synth 8-638] synthesizing module 'ram_2clk_1w_1r' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_2clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'ram_2clk_1w_1r' (38#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_2clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'async_cmp' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/async_fifo.v:138]
INFO: [Synth 8-256] done synthesizing module 'async_cmp' (39#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/async_fifo.v:138]
INFO: [Synth 8-638] synthesizing module 'rd_ptr_empty' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/async_fifo.v:191]
INFO: [Synth 8-256] done synthesizing module 'rd_ptr_empty' (40#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/async_fifo.v:191]
INFO: [Synth 8-638] synthesizing module 'wr_ptr_full' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/async_fifo.v:251]
INFO: [Synth 8-256] done synthesizing module 'wr_ptr_full' (41#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/async_fifo.v:251]
INFO: [Synth 8-256] done synthesizing module 'async_fifo' (42#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/async_fifo.v:51]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fwft' (43#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/async_fifo_fwft.v:48]
INFO: [Synth 8-638] synthesizing module 'sync_fifo' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/sync_fifo.v:48]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r' (44#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo' (45#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/sync_fifo.v:48]
INFO: [Synth 8-638] synthesizing module 'sg_list_requester' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/sg_list_requester.v:57]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/sg_list_requester.v:102]
INFO: [Synth 8-256] done synthesizing module 'sg_list_requester' (46#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/sg_list_requester.v:57]
INFO: [Synth 8-638] synthesizing module 'rx_port_requester_mux' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rx_port_requester_mux.v:52]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rx_port_requester_mux.v:84]
INFO: [Synth 8-256] done synthesizing module 'rx_port_requester_mux' (47#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rx_port_requester_mux.v:52]
INFO: [Synth 8-638] synthesizing module 'sg_list_reader_128' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/sg_list_reader_128.v:50]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/sg_list_reader_128.v:70]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/sg_list_reader_128.v:74]
WARNING: [Synth 8-3936] Found unconnected internal register 'rData_reg' and it is trimmed from '128' to '96' bits. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/sg_list_reader_128.v:93]
WARNING: [Synth 8-3936] Found unconnected internal register '_rData_reg' and it is trimmed from '128' to '96' bits. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/sg_list_reader_128.v:105]
INFO: [Synth 8-256] done synthesizing module 'sg_list_reader_128' (48#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/sg_list_reader_128.v:50]
INFO: [Synth 8-638] synthesizing module 'rx_port_reader' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rx_port_reader.v:62]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rx_port_reader.v:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rx_port_reader.v:133]
INFO: [Synth 8-256] done synthesizing module 'rx_port_reader' (49#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rx_port_reader.v:62]
INFO: [Synth 8-638] synthesizing module 'rx_port_channel_gate' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rx_port_channel_gate.v:46]
INFO: [Synth 8-638] synthesizing module 'cross_domain_signal' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/cross_domain_signal.v:47]
INFO: [Synth 8-638] synthesizing module 'syncff' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/syncff.v:45]
INFO: [Synth 8-638] synthesizing module 'ff' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ff.v:44]
INFO: [Synth 8-256] done synthesizing module 'ff' (50#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ff.v:44]
INFO: [Synth 8-256] done synthesizing module 'syncff' (51#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/syncff.v:45]
INFO: [Synth 8-256] done synthesizing module 'cross_domain_signal' (52#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/cross_domain_signal.v:47]
INFO: [Synth 8-256] done synthesizing module 'rx_port_channel_gate' (53#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rx_port_channel_gate.v:46]
INFO: [Synth 8-256] done synthesizing module 'rx_port_128' (54#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rx_port_128.v:45]
INFO: [Synth 8-638] synthesizing module 'tx_port_128' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_port_128.v:46]
INFO: [Synth 8-638] synthesizing module 'tx_port_channel_gate_128' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_port_channel_gate_128.v:53]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_port_channel_gate_128.v:80]
INFO: [Synth 8-638] synthesizing module 'async_fifo__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/async_fifo.v:51]
INFO: [Synth 8-638] synthesizing module 'ram_2clk_1w_1r__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_2clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'ram_2clk_1w_1r__parameterized0' (54#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_2clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'async_cmp__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/async_fifo.v:138]
INFO: [Synth 8-256] done synthesizing module 'async_cmp__parameterized0' (54#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/async_fifo.v:138]
INFO: [Synth 8-638] synthesizing module 'rd_ptr_empty__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/async_fifo.v:191]
INFO: [Synth 8-256] done synthesizing module 'rd_ptr_empty__parameterized0' (54#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/async_fifo.v:191]
INFO: [Synth 8-638] synthesizing module 'wr_ptr_full__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/async_fifo.v:251]
INFO: [Synth 8-256] done synthesizing module 'wr_ptr_full__parameterized0' (54#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/async_fifo.v:251]
INFO: [Synth 8-256] done synthesizing module 'async_fifo__parameterized0' (54#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/async_fifo.v:51]
INFO: [Synth 8-256] done synthesizing module 'tx_port_channel_gate_128' (55#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_port_channel_gate_128.v:53]
INFO: [Synth 8-638] synthesizing module 'tx_port_monitor_128' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_port_monitor_128.v:53]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_port_monitor_128.v:88]
INFO: [Synth 8-256] done synthesizing module 'tx_port_monitor_128' (56#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_port_monitor_128.v:53]
INFO: [Synth 8-638] synthesizing module 'tx_port_buffer_128' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_port_buffer_128.v:48]
INFO: [Synth 8-638] synthesizing module 'sync_fifo__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/sync_fifo.v:48]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized0' (56#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo__parameterized0' (56#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/sync_fifo.v:48]
INFO: [Synth 8-256] done synthesizing module 'tx_port_buffer_128' (57#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_port_buffer_128.v:48]
INFO: [Synth 8-638] synthesizing module 'tx_port_writer' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_port_writer.v:64]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_port_writer.v:106]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_port_writer.v:117]
INFO: [Synth 8-256] done synthesizing module 'tx_port_writer' (58#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_port_writer.v:64]
INFO: [Synth 8-256] done synthesizing module 'tx_port_128' (59#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_port_128.v:46]
INFO: [Synth 8-256] done synthesizing module 'channel_128' (60#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/channel_128.v:45]
INFO: [Synth 8-256] done synthesizing module 'channel' (61#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/channel.v:36]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized37' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized37' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized37' (61#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized37' (61#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized38' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized38' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized38' (61#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized38' (61#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reset_extender' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/reset_extender.v:35]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized2' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/counter.v:47]
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized2' (61#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/counter.v:47]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized11' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized11' (61#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'reset_extender' (62#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/reset_extender.v:35]
INFO: [Synth 8-638] synthesizing module 'reorder_queue' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/reorder_queue.v:62]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized1' (62#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized2' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized2' (62#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized3' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized3' (62#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized4' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized4' (62#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized5' (62#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized6' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized6' (62#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'reorder_queue_input' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/reorder_queue_input.v:44]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized7' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized7' (62#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized8' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized8' (62#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'reorder_queue_input' (63#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/reorder_queue_input.v:44]
INFO: [Synth 8-638] synthesizing module 'reorder_queue_output' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/reorder_queue_output.v:58]
INFO: [Synth 8-256] done synthesizing module 'reorder_queue_output' (64#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/reorder_queue_output.v:58]
INFO: [Synth 8-256] done synthesizing module 'reorder_queue' (65#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/reorder_queue.v:62]
INFO: [Synth 8-638] synthesizing module 'registers' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/registers.v:37]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized39' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized39' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized39' (65#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized39' (65#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'demux' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-256] done synthesizing module 'demux' (66#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized0' (66#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized1' (66#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized2' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized2' (66#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized3' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized3' (66#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized4' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized4' (66#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized5' (66#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized6' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized6' (66#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized7' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized7' (66#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized8' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized8' (66#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized9' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized9' (66#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized10' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized10' (66#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized11' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized11' (66#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized40' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized40' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized40' (66#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized40' (66#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized41' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized41' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized41' (66#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized41' (66#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/pipeline.v:45]
WARNING: [Synth 8-3848] Net __wRdMemory[63] in module/entity registers does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[62] in module/entity registers does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[61] in module/entity registers does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[60] in module/entity registers does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[59] in module/entity registers does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[58] in module/entity registers does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[57] in module/entity registers does not have driver. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/registers.v:160]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'registers' (67#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/registers.v:37]
INFO: [Synth 8-638] synthesizing module 'recv_credit_flow_ctrl' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/recv_credit_flow_ctrl.v:48]
INFO: [Synth 8-256] done synthesizing module 'recv_credit_flow_ctrl' (68#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/recv_credit_flow_ctrl.v:48]
INFO: [Synth 8-638] synthesizing module 'interrupt' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/interrupt.v:49]
INFO: [Synth 8-638] synthesizing module 'interrupt_controller' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/interrupt_controller.v:62]
INFO: [Synth 8-256] done synthesizing module 'interrupt_controller' (69#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/interrupt_controller.v:62]
INFO: [Synth 8-256] done synthesizing module 'interrupt' (70#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/interrupt.v:49]
INFO: [Synth 8-638] synthesizing module 'tx_multiplexer' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_multiplexer.v:44]
INFO: [Synth 8-638] synthesizing module 'tx_multiplexer_128' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_multiplexer_128.v:52]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_multiplexer_128.v:156]
INFO: [Synth 8-638] synthesizing module 'tx_engine_selector' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_engine_selector.v:47]
INFO: [Synth 8-256] done synthesizing module 'tx_engine_selector' (71#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_engine_selector.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'rChnl_reg' and it is trimmed from '24' to '20' bits. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_multiplexer_128.v:367]
WARNING: [Synth 8-3936] Found unconnected internal register '_rChnl_reg' and it is trimmed from '24' to '20' bits. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_multiplexer_128.v:383]
WARNING: [Synth 8-3936] Found unconnected internal register 'rLen_reg' and it is trimmed from '60' to '54' bits. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_multiplexer_128.v:374]
WARNING: [Synth 8-3936] Found unconnected internal register '_rLen_reg' and it is trimmed from '60' to '54' bits. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_multiplexer_128.v:387]
INFO: [Synth 8-256] done synthesizing module 'tx_multiplexer_128' (72#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_multiplexer_128.v:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/fifo.v:45]
INFO: [Synth 8-638] synthesizing module 'scsdpram__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/scsdpram.v:50]
INFO: [Synth 8-256] done synthesizing module 'scsdpram__parameterized1' (72#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/scsdpram.v:50]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized12' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized12' (72#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (72#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/fifo.v:45]
INFO: [Synth 8-256] done synthesizing module 'tx_multiplexer' (73#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_multiplexer.v:44]
INFO: [Synth 8-256] done synthesizing module 'riffa' (74#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/riffa.v:38]
INFO: [Synth 8-256] done synthesizing module 'riffa_wrapper_vc709' (75#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_wrapper_vc709.v:47]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (76#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'riffa_gpio' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_gpio.v:63]
INFO: [Synth 8-256] done synthesizing module 'riffa_gpio' (77#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_gpio.v:63]
INFO: [Synth 8-638] synthesizing module 'chnl_tester' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/chnl_tester.v:50]
INFO: [Synth 8-256] done synthesizing module 'chnl_tester' (78#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/chnl_tester.v:50]
INFO: [Synth 8-638] synthesizing module 'riffa_axis_m' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_axis_m.v:47]
INFO: [Synth 8-256] done synthesizing module 'riffa_axis_m' (79#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_axis_m.v:47]
INFO: [Synth 8-638] synthesizing module 'riffa_axis_s' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_axis_s.v:47]
INFO: [Synth 8-256] done synthesizing module 'riffa_axis_s' (80#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_axis_s.v:47]
INFO: [Synth 8-638] synthesizing module 'pfm_counter' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/pfm_counter.v:46]
INFO: [Synth 8-256] done synthesizing module 'pfm_counter' (81#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/pfm_counter.v:46]
INFO: [Synth 8-638] synthesizing module 'inference' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference.v:12]
INFO: [Synth 8-638] synthesizing module 'inference_x_in_0_0_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_0_0_0.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_x_in_0_0_0_memcore' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_0_0_0_memcore.v:58]
INFO: [Synth 8-638] synthesizing module 'inference_x_in_0_0_0_memcore_ram' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_0_0_0_memcore.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_0_0_0_memcore.v:25]
INFO: [Synth 8-256] done synthesizing module 'inference_x_in_0_0_0_memcore_ram' (82#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_0_0_0_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_x_in_0_0_0_memcore' (83#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_0_0_0_memcore.v:58]
INFO: [Synth 8-256] done synthesizing module 'inference_x_in_0_0_0' (84#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_0_0_0.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_x_in_0_3_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_0_3_0.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_x_in_0_3_0_memcore' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_0_3_0_memcore.v:58]
INFO: [Synth 8-638] synthesizing module 'inference_x_in_0_3_0_memcore_ram' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_0_3_0_memcore.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_0_3_0_memcore.v:25]
INFO: [Synth 8-256] done synthesizing module 'inference_x_in_0_3_0_memcore_ram' (85#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_0_3_0_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_x_in_0_3_0_memcore' (86#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_0_3_0_memcore.v:58]
INFO: [Synth 8-256] done synthesizing module 'inference_x_in_0_3_0' (87#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_0_3_0.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_x_in_3_3_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_3_3_0.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_x_in_3_3_0_memcore' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_3_3_0_memcore.v:58]
INFO: [Synth 8-638] synthesizing module 'inference_x_in_3_3_0_memcore_ram' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_3_3_0_memcore.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_3_3_0_memcore.v:25]
INFO: [Synth 8-256] done synthesizing module 'inference_x_in_3_3_0_memcore_ram' (88#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_3_3_0_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_x_in_3_3_0_memcore' (89#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_3_3_0_memcore.v:58]
INFO: [Synth 8-256] done synthesizing module 'inference_x_in_3_3_0' (90#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_x_in_3_3_0.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_convOutput1_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput1_0.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_convOutput1_0_memcore' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput1_0_memcore.v:58]
INFO: [Synth 8-638] synthesizing module 'inference_convOutput1_0_memcore_ram' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput1_0_memcore.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput1_0_memcore.v:25]
INFO: [Synth 8-256] done synthesizing module 'inference_convOutput1_0_memcore_ram' (91#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput1_0_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_convOutput1_0_memcore' (92#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput1_0_memcore.v:58]
INFO: [Synth 8-256] done synthesizing module 'inference_convOutput1_0' (93#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput1_0.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_poolOut1_0_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut1_0_0.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_poolOut1_0_0_memcore' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut1_0_0_memcore.v:58]
INFO: [Synth 8-638] synthesizing module 'inference_poolOut1_0_0_memcore_ram' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut1_0_0_memcore.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut1_0_0_memcore.v:25]
INFO: [Synth 8-256] done synthesizing module 'inference_poolOut1_0_0_memcore_ram' (94#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut1_0_0_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_poolOut1_0_0_memcore' (95#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut1_0_0_memcore.v:58]
INFO: [Synth 8-256] done synthesizing module 'inference_poolOut1_0_0' (96#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut1_0_0.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_poolOut1_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut1_4.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_poolOut1_4_memcore' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut1_4_memcore.v:66]
INFO: [Synth 8-638] synthesizing module 'inference_poolOut1_4_memcore_ram' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut1_4_memcore.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut1_4_memcore.v:27]
INFO: [Synth 8-256] done synthesizing module 'inference_poolOut1_4_memcore_ram' (97#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut1_4_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_poolOut1_4_memcore' (98#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut1_4_memcore.v:66]
INFO: [Synth 8-256] done synthesizing module 'inference_poolOut1_4' (99#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut1_4.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_convOutput2_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput2_0.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_convOutput2_0_memcore' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput2_0_memcore.v:58]
INFO: [Synth 8-638] synthesizing module 'inference_convOutput2_0_memcore_ram' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput2_0_memcore.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput2_0_memcore.v:25]
INFO: [Synth 8-256] done synthesizing module 'inference_convOutput2_0_memcore_ram' (100#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput2_0_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_convOutput2_0_memcore' (101#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput2_0_memcore.v:58]
INFO: [Synth 8-256] done synthesizing module 'inference_convOutput2_0' (102#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput2_0.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_poolOut2_0_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut2_0_0.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_poolOut2_0_0_memcore' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut2_0_0_memcore.v:58]
INFO: [Synth 8-638] synthesizing module 'inference_poolOut2_0_0_memcore_ram' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut2_0_0_memcore.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut2_0_0_memcore.v:25]
INFO: [Synth 8-256] done synthesizing module 'inference_poolOut2_0_0_memcore_ram' (103#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut2_0_0_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_poolOut2_0_0_memcore' (104#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut2_0_0_memcore.v:58]
INFO: [Synth 8-256] done synthesizing module 'inference_poolOut2_0_0' (105#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_poolOut2_0_0.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_convOutput3_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput3_0.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_convOutput3_0_memcore' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput3_0_memcore.v:66]
INFO: [Synth 8-638] synthesizing module 'inference_convOutput3_0_memcore_ram' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput3_0_memcore.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput3_0_memcore.v:27]
INFO: [Synth 8-256] done synthesizing module 'inference_convOutput3_0_memcore_ram' (106#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput3_0_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_convOutput3_0_memcore' (107#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput3_0_memcore.v:66]
INFO: [Synth 8-256] done synthesizing module 'inference_convOutput3_0' (108#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_convOutput3_0.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_fcOut4_0_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fcOut4_0_0.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_fcOut4_0_0_memcore' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fcOut4_0_0_memcore.v:58]
INFO: [Synth 8-638] synthesizing module 'inference_fcOut4_0_0_memcore_ram' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fcOut4_0_0_memcore.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fcOut4_0_0_memcore.v:25]
INFO: [Synth 8-256] done synthesizing module 'inference_fcOut4_0_0_memcore_ram' (109#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fcOut4_0_0_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_fcOut4_0_0_memcore' (110#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fcOut4_0_0_memcore.v:58]
INFO: [Synth 8-256] done synthesizing module 'inference_fcOut4_0_0' (111#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fcOut4_0_0.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_Loop_1_proc' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_Loop_1_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_Loop_1_proc.v:317]
INFO: [Synth 8-638] synthesizing module 'inference_urem_5ns_4ns_5_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_5ns_4ns_5_9.v:129]
INFO: [Synth 8-638] synthesizing module 'inference_urem_5ns_4ns_5_9_div' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_5ns_4ns_5_9.v:68]
INFO: [Synth 8-638] synthesizing module 'inference_urem_5ns_4ns_5_9_div_u' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_5ns_4ns_5_9.v:10]
INFO: [Synth 8-256] done synthesizing module 'inference_urem_5ns_4ns_5_9_div_u' (112#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_5ns_4ns_5_9.v:10]
INFO: [Synth 8-256] done synthesizing module 'inference_urem_5ns_4ns_5_9_div' (113#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_5ns_4ns_5_9.v:68]
INFO: [Synth 8-256] done synthesizing module 'inference_urem_5ns_4ns_5_9' (114#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_5ns_4ns_5_9.v:129]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_Loop_1_proc.v:1167]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_Loop_1_proc.v:1173]
INFO: [Synth 8-256] done synthesizing module 'inference_Loop_1_proc' (115#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_Loop_1_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:686]
INFO: [Synth 8-638] synthesizing module 'inference_fadd_32ns_32ns_32_4_full_dsp' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fadd_32ns_32ns_32_4_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_ap_fadd_2_full_dsp_32' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fadd_2_full_dsp_32/synth/inference_ap_fadd_2_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91666' bound to instance 'U0' of component 'floating_point_v7_1_1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fadd_2_full_dsp_32/synth/inference_ap_fadd_2_full_dsp_32.vhd:196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:89969' bound to instance 'i_synth' of component 'floating_point_v7_1_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91792]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:7036]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:12443]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:7125]
INFO: [Synth 8-3919] null assignment ignored [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv' (116#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_add' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:61638]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:61102]
INFO: [Synth 8-638] synthesizing module 'delay' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' (116#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay' (117#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:37611]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' (117#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (117#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' (117#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (117#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' (117#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (117#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (118#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (119#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (120#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' (120#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (120#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' (120#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (120#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' (120#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (120#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' (120#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (120#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' (120#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (120#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (121#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:37611]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36179]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32380]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' (121#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (121#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32448]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32448]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32448]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32448]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32448]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32448]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32448]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32448]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' (121#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (121#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' (121#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (121#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized25' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' (121#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized25' (121#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32380]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized27' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized27' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'm2' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36318]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36324]
INFO: [Synth 8-113] binding component instance 'm0' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36330]
INFO: [Synth 8-113] binding component instance 'round_lut' to cell 'LUT6' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36337]
INFO: [Synth 8-113] binding component instance 'zero_lut_s' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36349]
INFO: [Synth 8-113] binding component instance 'zero_lut_di' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36359]
INFO: [Synth 8-113] binding component instance 'lsb_lut' to cell 'LUT6' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36370]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized29' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized29' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized31' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized31' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized32' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized32' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized33' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized33' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized34' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized34' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized35' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized35' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized36' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized36' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized37' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized37' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (122#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (123#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:36179]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp_sp' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:59946]
INFO: [Synth 8-638] synthesizing module 'special_detect' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized38' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' (123#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized38' (123#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized39' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' (123#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized39' (123#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (123#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (123#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized40' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' (123#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized40' (123#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized41' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' (123#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized41' (123#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (124#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29202]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized42' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' (124#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized42' (124#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized43' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' (124#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized43' (124#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (124#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (125#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-256] done synthesizing module 'compare' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29202]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized44' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized44' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized45' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized45' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized46' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized46' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized47' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized47' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized48' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized48' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized49' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized49' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized50' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized50' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized51' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized51' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized52' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized52' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized53' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized53' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized54' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized54' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized55' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized55' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'delay__parameterized56' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized56' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized57' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized57' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized58' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized58' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized59' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized59' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized60' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized60' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized61' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized61' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized62' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized62' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized63' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized63' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized64' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized64' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized65' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized65' (126#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp_sp' (127#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:59946]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (128#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (129#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:61102]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (130#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:61638]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized66' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' (130#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized66' (130#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized67' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' (130#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized67' (130#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized68' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' (130#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized68' (130#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized69' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' (130#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized69' (130#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized70' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' (130#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized70' (130#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized71' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' (130#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized71' (130#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized72' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' (130#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized72' (130#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv' (131#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1' (132#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'inference_ap_fadd_2_full_dsp_32' (133#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fadd_2_full_dsp_32/synth/inference_ap_fadd_2_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'inference_fadd_32ns_32ns_32_4_full_dsp' (134#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fadd_32ns_32ns_32_4_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_fmul_32ns_32ns_32_2_max_dsp' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fmul_32ns_32ns_32_2_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_ap_fmul_0_max_dsp_32' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fmul_0_max_dsp_32/synth/inference_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91666' bound to instance 'U0' of component 'floating_point_v7_1_1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fmul_0_max_dsp_32/synth/inference_ap_fmul_0_max_dsp_32.vhd:192]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:89969' bound to instance 'i_synth' of component 'floating_point_v7_1_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91792]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-3919] null assignment ignored [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized148' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized148' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:51081]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:48932]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:47006]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized73' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized150' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized150' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized73' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized74' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized152' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized152' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized74' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized75' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized154' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized154' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized75' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized76' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized156' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized156' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized76' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized77' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized158' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized158' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized77' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized78' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized160' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized160' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized78' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized79' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized162' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized162' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized79' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized80' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized164' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized164' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized80' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized81' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized166' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized166' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized81' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized82' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized168' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized168' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized82' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized83' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized170' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized170' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized83' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized84' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized172' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized172' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized84' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized85' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized174' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized174' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized85' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized86' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized176' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized176' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized86' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized87' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized178' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized178' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized87' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (134#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (135#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:47006]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:48932]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:50339]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized88' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized180' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized180' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized88' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized89' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized182' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized182' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized89' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized90' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized184' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized184' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized90' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized91' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized186' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized186' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized91' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized92' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized188' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized188' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized92' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized93' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized190' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized190' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized93' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized2' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized94' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized192' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized192' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized94' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized2' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized95' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized194' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized194' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized95' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized96' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized196' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized196' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized96' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized1' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized97' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized198' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized198' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized97' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized98' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized200' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized200' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized98' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized99' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized202' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized202' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized99' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized100' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized204' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized204' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized100' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized101' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized206' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized206' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized101' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized102' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized208' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized208' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized102' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized103' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized210' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized210' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized103' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized104' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized212' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized212' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized104' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized105' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized214' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized214' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized105' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized106' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized216' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized216' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized106' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized107' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized218' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized218' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized107' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized108' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized220' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized220' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized108' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized109' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized222' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized222' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized109' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized110' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized224' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized224' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized110' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized111' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized226' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized226' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized111' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized112' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized228' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized228' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized112' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized113' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized230' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized230' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized113' (136#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:50339]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:50036]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49216]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized114' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized232' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized232' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized114' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized115' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized234' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized234' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized115' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized116' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized236' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized236' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized116' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized117' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized238' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized238' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized117' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized118' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized240' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized240' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized118' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized119' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized242' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized242' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized119' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized120' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized244' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized244' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized120' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized121' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized246' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized246' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized121' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized122' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized248' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized248' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized122' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized123' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized250' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized250' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized123' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized124' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized252' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized252' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized124' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized125' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized254' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized254' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized125' (137#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (138#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49216]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (139#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:50036]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:31407]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (140#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:31407]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (141#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:51081]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized126' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized256' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized256' (141#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized126' (141#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized127' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized258' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized258' (141#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized127' (141#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized128' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized260' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized260' (141#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized128' (141#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized129' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized262' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized262' (141#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized129' (141#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized130' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized264' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized264' (141#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized130' (141#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized131' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized266' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized266' (141#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized131' (141#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized132' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized268' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized268' (141#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized132' (141#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv__parameterized1' (141#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1__parameterized1' (141#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'inference_ap_fmul_0_max_dsp_32' (142#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fmul_0_max_dsp_32/synth/inference_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'inference_fmul_32ns_32ns_32_2_max_dsp' (143#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fmul_32ns_32ns_32_2_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_fcmp_32ns_32ns_1_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fcmp_32ns_32ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_ap_fcmp_0_no_dsp_32' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/synth/inference_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1__parameterized3' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv__parameterized3' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-3919] null assignment ignored [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized269' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized269' (143#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'fp_cmp' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:42697]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized3' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized133' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized271' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized271' (143#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized133' (143#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (143#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized3' (143#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'compare_ne_im' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28878]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized134' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized273' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized273' (143#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized134' (143#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (143#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_ne_im' (144#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28878]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized4' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized10' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized135' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized275' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized275' (144#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized135' (144#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized10' (144#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized4' (144#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized11' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized136' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized277' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized277' (144#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized136' (144#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized11' (144#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized5' (144#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'compare_eq' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29049]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized12' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized137' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized279' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized279' (144#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized137' (144#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized12' (144#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_eq' (145#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29049]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized13' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized138' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized281' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized281' (145#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized138' (145#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized13' (145#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized0' (145#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized139' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized283' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized283' (145#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized139' (145#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized140' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized285' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized285' (145#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized140' (145#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized141' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized287' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized287' (145#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized141' (145#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized142' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized289' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized289' (145#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized142' (145#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'fp_cmp' (146#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:42697]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized143' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized291' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized291' (146#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized143' (146#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized144' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized293' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized293' (146#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized144' (146#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized145' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized295' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized295' (146#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized145' (146#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized146' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized297' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized297' (146#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized146' (146#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized147' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized299' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized299' (146#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized147' (146#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized148' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized301' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized301' (146#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized148' (146#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized149' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized303' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized303' (146#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized149' (146#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv__parameterized3' (146#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1__parameterized3' (146#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'inference_ap_fcmp_0_no_dsp_32' (147#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/synth/inference_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'inference_fcmp_32ns_32ns_1_1' (148#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fcmp_32ns_32ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_urem_7ns_4ns_7_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_7ns_4ns_7_11.v:129]
INFO: [Synth 8-638] synthesizing module 'inference_urem_7ns_4ns_7_11_div' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_7ns_4ns_7_11.v:68]
INFO: [Synth 8-638] synthesizing module 'inference_urem_7ns_4ns_7_11_div_u' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_7ns_4ns_7_11.v:10]
INFO: [Synth 8-256] done synthesizing module 'inference_urem_7ns_4ns_7_11_div_u' (149#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_7ns_4ns_7_11.v:10]
INFO: [Synth 8-256] done synthesizing module 'inference_urem_7ns_4ns_7_11_div' (150#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_7ns_4ns_7_11.v:68]
INFO: [Synth 8-256] done synthesizing module 'inference_urem_7ns_4ns_7_11' (151#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_7ns_4ns_7_11.v:129]
INFO: [Synth 8-638] synthesizing module 'inference_mux_6to1_sel3_32_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mux_6to1_sel3_32_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'inference_mux_6to1_sel3_32_1' (152#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mux_6to1_sel3_32_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:8167]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:8225]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:8541]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:8561]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:8563]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:8943]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_1' (153#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:10]
INFO: [Synth 8-638] synthesizing module 'inference_maxPoolNxN_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:413]
INFO: [Synth 8-638] synthesizing module 'inference_urem_4ns_4ns_4_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_4ns_4ns_4_8.v:129]
INFO: [Synth 8-638] synthesizing module 'inference_urem_4ns_4ns_4_8_div' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_4ns_4ns_4_8.v:68]
INFO: [Synth 8-638] synthesizing module 'inference_urem_4ns_4ns_4_8_div_u' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_4ns_4ns_4_8.v:10]
INFO: [Synth 8-256] done synthesizing module 'inference_urem_4ns_4ns_4_8_div_u' (154#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_4ns_4ns_4_8.v:10]
INFO: [Synth 8-256] done synthesizing module 'inference_urem_4ns_4ns_4_8_div' (155#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_4ns_4ns_4_8.v:68]
INFO: [Synth 8-256] done synthesizing module 'inference_urem_4ns_4ns_4_8' (156#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_4ns_4ns_4_8.v:129]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2242]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2244]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2256]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2258]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2262]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2266]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2452]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2456]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2458]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2464]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2468]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2470]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2474]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2478]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2482]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2484]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2488]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2492]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2496]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2498]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2502]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2506]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2510]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2512]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2516]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2520]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2524]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2530]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2534]
INFO: [Synth 8-256] done synthesizing module 'inference_maxPoolNxN_1' (157#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:10]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:520]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_0_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_0_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_0_0_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_0_0_rom' (158#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_0_0' (159#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_0_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_0_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_1_0_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_0_0_rom' (160#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_0_0' (161#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_0_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_0_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_2_0_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_0_0_rom' (162#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_0_0' (163#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_0_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_0_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_3_0_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_0_0_rom' (164#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_0_0' (165#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_0_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_0_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_4_0_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_0_0_rom' (166#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_0_0' (167#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_1_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_1_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_0_1_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_1_0_rom' (168#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_1_0' (169#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_1_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_1_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_1_1_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_1_0_rom' (170#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_1_0' (171#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_1_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_1_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_2_1_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_1_0_rom' (172#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_1_0' (173#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_1_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_1_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_3_1_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_1_0_rom' (174#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_1_0' (175#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_1_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_1_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_4_1_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_1_0_rom' (176#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_1_0' (177#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_2_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_2_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_0_2_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_2_0_rom' (178#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_2_0' (179#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_2_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_2_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_1_2_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_2_0_rom' (180#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_2_0' (181#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_2_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_2_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_2_2_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_2_0_rom' (182#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_2_0' (183#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_2_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_2_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_3_2_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_2_0_rom' (184#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_2_0' (185#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_2_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_2_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_4_2_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_2_0_rom' (186#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_2_0' (187#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_3_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_3_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_0_3_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_3_0_rom' (188#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_3_0' (189#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_3_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_3_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_1_3_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_3_0_rom' (190#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_3_0' (191#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_3_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_3_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_2_3_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_3_0_rom' (192#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_3_0' (193#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_3_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_3_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_3_3_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_3_0_rom' (194#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_3_0' (195#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_3_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_3_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_4_3_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_3_0_rom' (196#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_3_0' (197#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_4_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_4_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_0_4_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_4_0_rom' (198#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_4_0' (199#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_4_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_4_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_1_4_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_4_0_rom' (200#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_4_0' (201#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_4_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_4_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_2_4_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_4_0_rom' (202#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_4_0' (203#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_4_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_4_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_3_4_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_4_0_rom' (204#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_4_0' (205#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_4_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_4_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_0.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_4_4_0_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_4_0_rom' (206#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_4_0' (207#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_0_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_0_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_0_0_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_0_1_rom' (208#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_0_1' (209#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_0_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_0_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_1_0_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_0_1_rom' (210#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_0_1' (211#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_0_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_0_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_2_0_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_0_1_rom' (212#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_0_1' (213#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_0_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_0_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_3_0_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_0_1_rom' (214#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_0_1' (215#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_0_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_0_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_4_0_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_0_1_rom' (216#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_0_1' (217#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_1_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_1_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_0_1_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_1_1_rom' (218#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_1_1' (219#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_1_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_1_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_1_1_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_1_1_rom' (220#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_1_1' (221#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_1_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_1_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_2_1_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_1_1_rom' (222#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_1_1' (223#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_1_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_1_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_3_1_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_1_1_rom' (224#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_1_1' (225#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_1_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_1_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_4_1_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_1_1_rom' (226#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_1_1' (227#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_2_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_2_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_0_2_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_2_1_rom' (228#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_2_1' (229#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_2_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_2_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_1_2_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_2_1_rom' (230#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_2_1' (231#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_2_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_2_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_2_2_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_2_1_rom' (232#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_2_1' (233#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_2_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_2_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_3_2_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_2_1_rom' (234#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_2_1' (235#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_2_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_2_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_4_2_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_2_1_rom' (236#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_2_1' (237#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_3_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_3_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_0_3_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_3_1_rom' (238#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_3_1' (239#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_3_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_3_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_1_3_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_3_1_rom' (240#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_3_1' (241#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_3_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_3_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_2_3_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_3_1_rom' (242#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_3_1' (243#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_3_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_3_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_3_3_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_3_1_rom' (244#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_3_1' (245#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_3_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_3_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_4_3_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_3_1_rom' (246#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_3_1' (247#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_4_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_4_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_0_4_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_4_1_rom' (248#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_4_1' (249#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_4_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_4_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_1_4_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_4_1_rom' (250#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_4_1' (251#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_4_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_4_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_2_4_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_4_1_rom' (252#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_4_1' (253#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_4_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_4_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_3_4_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_4_1_rom' (254#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_4_1' (255#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_4_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_4_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_1.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_4_4_1_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_4_1_rom' (256#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_4_1' (257#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_0_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_0_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_0_0_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_0_2_rom' (258#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_0_2' (259#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_0_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_0_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_1_0_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_0_2_rom' (260#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_0_2' (261#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_0_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_0_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_2_0_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_0_2_rom' (262#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_0_2' (263#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_0_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_0_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_3_0_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_0_2_rom' (264#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_0_2' (265#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_0_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_0_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_4_0_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_0_2_rom' (266#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_0_2' (267#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_1_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_1_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_0_1_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_1_2_rom' (268#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_1_2' (269#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_1_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_1_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_1_1_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_1_2_rom' (270#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_1_2' (271#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_1_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_1_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_2_1_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_1_2_rom' (272#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_1_2' (273#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_1_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_1_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_3_1_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_1_2_rom' (274#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_1_2' (275#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_1_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_1_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_4_1_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_1_2_rom' (276#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_1_2' (277#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_2_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_2_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_0_2_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_2_2_rom' (278#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_2_2' (279#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_2_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_2_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_1_2_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_2_2_rom' (280#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_2_2' (281#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_2_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_2_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_2_2_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_2_2_rom' (282#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_2_2' (283#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_2_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_2_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_3_2_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_2_2_rom' (284#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_2_2' (285#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_2_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_2_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_4_2_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_2_2_rom' (286#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_2_2' (287#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_3_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_3_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_0_3_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_3_2_rom' (288#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_3_2' (289#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_3_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_3_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_1_3_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_3_2_rom' (290#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_3_2' (291#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_3_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_3_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_2_3_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_3_2_rom' (292#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_3_2' (293#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_3_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_3_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_3_3_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_3_2_rom' (294#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_3_2' (295#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_3_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_3_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_4_3_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_3_2_rom' (296#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_3_2' (297#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_4_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_4_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_0_4_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_4_2_rom' (298#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_4_2' (299#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_4_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_4_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_1_4_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_4_2_rom' (300#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_4_2' (301#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_4_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_4_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_2_4_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_4_2_rom' (302#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_4_2' (303#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_4_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_4_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_2.v:21]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_3_4_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_4_2_rom' (304#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_4_2' (305#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_4_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_4_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_2.v:21]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_4_4_2_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_4_2_rom' (306#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_4_2' (307#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_0_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_0_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_0_0_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_0_3_rom' (308#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_0_3' (309#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_0_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_0_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_1_0_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_0_3_rom' (310#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_0_3' (311#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_0_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_0_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_2_0_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_0_3_rom' (312#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_0_3' (313#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_0_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_0_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_3_0_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_0_3_rom' (314#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_0_3' (315#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_0_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_0_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_4_0_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_0_3_rom' (316#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_0_3' (317#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_1_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_1_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_0_1_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_1_3_rom' (318#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_1_3' (319#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_1_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_1_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_1_1_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_1_3_rom' (320#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_1_3' (321#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_1_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_1_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_2_1_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_1_3_rom' (322#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_1_3' (323#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_1_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_1_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_3_1_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_1_3_rom' (324#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_1_3' (325#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_1_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_1_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_4_1_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_1_3_rom' (326#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_1_3' (327#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_2_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_2_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_0_2_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_2_3_rom' (328#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_2_3' (329#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_2_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_2_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_1_2_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_2_3_rom' (330#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_2_3' (331#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_2_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_2_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_2_2_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_2_3_rom' (332#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_2_3' (333#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_2_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_2_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_3_2_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_2_3_rom' (334#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_2_3' (335#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_2_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_2_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_4_2_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_2_3_rom' (336#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_2_3' (337#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_3_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_3_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_0_3_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_3_3_rom' (338#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_3_3' (339#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_3_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_3_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_1_3_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_3_3_rom' (340#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_3_3' (341#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_3_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_3_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_2_3_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_3_3_rom' (342#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_3_3' (343#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_3_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_3_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_3_3_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_3_3_rom' (344#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_3_3' (345#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_3_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_3_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_4_3_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_3_3_rom' (346#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_3_3' (347#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_4_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_4_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_0_4_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_4_3_rom' (348#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_4_3' (349#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_4_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_4_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_1_4_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_4_3_rom' (350#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_4_3' (351#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_4_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_4_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_2_4_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_4_3_rom' (352#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_4_3' (353#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_4_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_4_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_3_4_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_3.v:24]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_4_3_rom' (354#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_4_3' (355#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_4_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_4_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_3.v:9]
INFO: [Synth 8-3876] $readmem data file './inference_conv2d_2_f2_4_4_3_rom.dat' is read successfully [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_3.v:24]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_4_3_rom' (356#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_4_3' (357#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_0_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_0_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_0_4_rom' (358#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_0_4' (359#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_0_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_0_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_0_4_rom' (360#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_0_4' (361#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_0_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_0_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_0_4_rom' (362#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_0_4' (363#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_0_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_0_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_0_4_rom' (364#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_0_4' (365#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_0_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_0_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_0_4_rom' (366#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_0_4' (367#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_1_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_1_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_1_4_rom' (368#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_1_4' (369#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_1_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_1_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_1_4_rom' (370#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_1_4' (371#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_1_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_1_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_1_4_rom' (372#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_1_4' (373#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_1_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_1_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_1_4_rom' (374#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_1_4' (375#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_1_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_1_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_1_4_rom' (376#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_1_4' (377#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_2_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_2_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_2_4_rom' (378#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_2_4' (379#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_2_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_2_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_2_4_rom' (380#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_2_4' (381#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_2_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_2_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_2_4_rom' (382#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_2_4' (383#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_2_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_2_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_2_4_rom' (384#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_2_4' (385#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_2_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_2_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_2_4_rom' (386#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_2_4' (387#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_3_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_3_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_3_4_rom' (388#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_3_4' (389#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_3_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_3_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_3_4_rom' (390#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_3_4' (391#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_3_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_3_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_3_4_rom' (392#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_3_4' (393#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_3_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_3_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_3_4_rom' (394#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_3_4' (395#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_3_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_3_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_3_4_rom' (396#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_3_4' (397#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_4_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_4_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_4_4_rom' (398#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_4_4' (399#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_4_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_4_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_4_4_rom' (400#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_4_4' (401#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_4_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_4_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_4_4_rom' (402#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_4_4' (403#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_4_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_4_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_4_4_rom' (404#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_4_4' (405#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_4_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_4_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_4_4_rom' (406#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_4_4' (407#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_0_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_0_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_0_5_rom' (408#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_0_5' (409#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_0_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_0_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_0_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_0_5_rom' (410#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_0_5' (411#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_0_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_0_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_0_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_0_5_rom' (412#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_0_5' (413#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_0_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_0_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_0_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_0_5_rom' (414#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_0_5' (415#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_0_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_0_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_0_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_0_5_rom' (416#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_0_5' (417#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_0_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_1_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_1_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_1_5_rom' (418#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_1_5' (419#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_1_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_1_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_1_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_1_5_rom' (420#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_1_5' (421#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_1_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_1_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_1_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_1_5_rom' (422#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_1_5' (423#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_1_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_1_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_1_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_1_5_rom' (424#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_1_5' (425#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_1_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_1_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_1_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_1_5_rom' (426#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_1_5' (427#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_1_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_2_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_2_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_2_5_rom' (428#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_2_5' (429#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_2_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_2_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_2_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_2_5_rom' (430#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_2_5' (431#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_2_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_2_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_2_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_2_5_rom' (432#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_2_5' (433#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_2_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_2_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_2_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_2_5_rom' (434#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_2_5' (435#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_2_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_2_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_2_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_2_5_rom' (436#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_2_5' (437#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_2_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_3_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_3_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_3_5_rom' (438#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_3_5' (439#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_3_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_3_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_3_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_3_5_rom' (440#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_3_5' (441#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_3_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_3_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_3_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_3_5_rom' (442#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_3_5' (443#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_3_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_3_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_3_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_3_5_rom' (444#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_3_5' (445#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_3_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_3_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_3_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_3_5_rom' (446#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_3_5' (447#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_3_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_4_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_0_4_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_4_5_rom' (448#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_0_4_5' (449#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_0_4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_4_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_1_4_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_4_5_rom' (450#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_1_4_5' (451#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_1_4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_4_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_2_4_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_4_5_rom' (452#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_2_4_5' (453#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_2_4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_4_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_3_4_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_4_5_rom' (454#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_3_4_5' (455#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_3_4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_4_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_f2_4_4_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_4_5_rom' (456#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_f2_4_4_5' (457#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_f2_4_4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_b2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_b2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_2_b2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_b2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_b2_rom' (458#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_b2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2_b2' (459#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2_b2.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19882]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19884]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19886]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19888]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19890]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19892]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19894]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19896]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19898]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19900]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19906]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19908]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19910]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19912]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19914]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19916]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19918]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19920]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19922]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19924]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19926]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19928]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19930]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19932]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19938]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19942]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19946]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19948]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19950]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19952]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19954]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19956]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19958]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19960]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19970]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19974]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19976]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19978]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19980]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19982]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19984]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19986]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19988]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19992]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19994]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19996]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:19998]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:20000]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:20002]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:20004]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:20006]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:20008]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:20010]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_2' (460#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:10]
INFO: [Synth 8-638] synthesizing module 'inference_maxPoolNxN' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN.v:10]
INFO: [Synth 8-256] done synthesizing module 'inference_maxPoolNxN' (461#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN.v:10]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:10]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_0_rom' (462#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_0' (463#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_0_rom' (464#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_0' (465#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_0_rom' (466#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_0' (467#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_0_rom' (468#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_0' (469#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_0_rom' (470#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_0' (471#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_0_rom' (472#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_0' (473#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_0_rom' (474#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_0' (475#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_0_rom' (476#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_0' (477#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_0_rom' (478#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_0' (479#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_0_rom' (480#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_0' (481#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_0_rom' (482#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_0' (483#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_0_rom' (484#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_0' (485#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_0_rom' (486#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_0' (487#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_0_rom' (488#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_0' (489#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_0_rom' (490#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_0' (491#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_0_rom' (492#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_0' (493#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_0_rom' (494#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_0' (495#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_0_rom' (496#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_0' (497#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_0_rom' (498#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_0' (499#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_0_rom' (500#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_0' (501#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_0_rom' (502#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_0' (503#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_0_rom' (504#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_0' (505#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_0_rom' (506#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_0' (507#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_0_rom' (508#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_0' (509#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_0_rom' (510#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_0' (511#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_1_rom' (512#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_1' (513#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_1_rom' (514#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_1' (515#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_1_rom' (516#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_1' (517#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_1_rom' (518#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_1' (519#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_1_rom' (520#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_1' (521#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_1_rom' (522#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_1' (523#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_1_rom' (524#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_1' (525#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_1_rom' (526#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_1' (527#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_1_rom' (528#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_1' (529#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_1_rom' (530#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_1' (531#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_1_rom' (532#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_1' (533#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_1_rom' (534#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_1' (535#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_1_rom' (536#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_1' (537#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_1_rom' (538#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_1' (539#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_1_rom' (540#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_1' (541#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_1_rom' (542#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_1' (543#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_1_rom' (544#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_1' (545#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_1_rom' (546#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_1' (547#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_1_rom' (548#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_1' (549#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_1_rom' (550#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_1' (551#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_1_rom' (552#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_1' (553#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_1_rom' (554#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_1' (555#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_1_rom' (556#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_1' (557#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_1_rom' (558#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_1' (559#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_1_rom' (560#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_1' (561#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_2_rom' (562#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_2' (563#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_2_rom' (564#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_2' (565#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_2_rom' (566#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_2' (567#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_2_rom' (568#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_2' (569#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_2_rom' (570#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_2' (571#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_2_rom' (572#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_2' (573#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_2_rom' (574#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_2' (575#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_2_rom' (576#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_2' (577#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_2_rom' (578#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_2' (579#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_2_rom' (580#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_2' (581#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_2_rom' (582#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_2' (583#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_2_rom' (584#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_2' (585#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_2_rom' (586#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_2' (587#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_2_rom' (588#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_2' (589#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_2_rom' (590#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_2' (591#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_2_rom' (592#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_2' (593#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_2_rom' (594#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_2' (595#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_2_rom' (596#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_2' (597#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_2_rom' (598#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_2' (599#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_2_rom' (600#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_2' (601#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_2_rom' (602#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_2' (603#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_2_rom' (604#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_2' (605#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_2_rom' (606#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_2' (607#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_2_rom' (608#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_2' (609#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_2_rom' (610#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_2' (611#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_3_rom' (612#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_3' (613#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_3_rom' (614#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_3' (615#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_3_rom' (616#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_3' (617#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_3_rom' (618#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_3' (619#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_3_rom' (620#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_3' (621#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_3_rom' (622#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_3' (623#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_3_rom' (624#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_3' (625#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_3_rom' (626#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_3' (627#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_3_rom' (628#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_3' (629#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_3_rom' (630#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_3' (631#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_3_rom' (632#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_3' (633#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_3_rom' (634#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_3' (635#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_3_rom' (636#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_3' (637#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_3_rom' (638#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_3' (639#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_3_rom' (640#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_3' (641#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_3_rom' (642#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_3' (643#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_3_rom' (644#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_3' (645#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_3_rom' (646#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_3' (647#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_3_rom' (648#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_3' (649#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_3_rom' (650#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_3' (651#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_3_rom' (652#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_3' (653#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_3_rom' (654#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_3' (655#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_3_rom' (656#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_3' (657#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_3_rom' (658#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_3' (659#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_3_rom' (660#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_3' (661#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_4_rom' (662#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_4' (663#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_4_rom' (664#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_4' (665#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_4_rom' (666#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_4' (667#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_4_rom' (668#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_4' (669#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_4_rom' (670#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_4' (671#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_4_rom' (672#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_4' (673#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_4_rom' (674#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_4' (675#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_4_rom' (676#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_4' (677#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_4_rom' (678#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_4' (679#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_4_rom' (680#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_4' (681#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_4_rom' (682#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_4' (683#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_4_rom' (684#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_4' (685#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_4_rom' (686#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_4' (687#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_4_rom' (688#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_4' (689#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_4_rom' (690#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_4' (691#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_4_rom' (692#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_4' (693#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_4_rom' (694#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_4' (695#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_4_rom' (696#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_4' (697#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_4_rom' (698#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_4' (699#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_4_rom' (700#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_4' (701#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_4_rom' (702#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_4' (703#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_4_rom' (704#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_4' (705#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_4_rom' (706#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_4' (707#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_4_rom' (708#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_4' (709#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_4_rom' (710#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_4' (711#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_5_rom' (712#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_5' (713#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_5_rom' (714#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_5' (715#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_5_rom' (716#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_5' (717#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_5_rom' (718#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_5' (719#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_5_rom' (720#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_5' (721#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_5_rom' (722#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_5' (723#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_5_rom' (724#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_5' (725#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_5_rom' (726#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_5' (727#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_5_rom' (728#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_5' (729#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_5_rom' (730#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_5' (731#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_5_rom' (732#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_5' (733#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_5_rom' (734#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_5' (735#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_5_rom' (736#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_5' (737#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_5_rom' (738#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_5' (739#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_5_rom' (740#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_5' (741#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_5_rom' (742#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_5' (743#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_5_rom' (744#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_5' (745#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_5_rom' (746#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_5' (747#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_5_rom' (748#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_5' (749#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_5_rom' (750#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_5' (751#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_5_rom' (752#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_5' (753#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_5_rom' (754#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_5' (755#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_5_rom' (756#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_5' (757#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_5_rom' (758#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_5' (759#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_5_rom' (760#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_5' (761#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_6_rom' (762#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_6' (763#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_6_rom' (764#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_6' (765#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_6_rom' (766#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_6' (767#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_6_rom' (768#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_6' (769#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_6_rom' (770#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_6' (771#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_6_rom' (772#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_6' (773#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_6_rom' (774#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_6' (775#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_6_rom' (776#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_6' (777#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_6_rom' (778#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_6' (779#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_6_rom' (780#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_6' (781#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_6_rom' (782#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_6' (783#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_6_rom' (784#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_6' (785#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_6_rom' (786#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_6' (787#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_6_rom' (788#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_6' (789#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_6_rom' (790#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_6' (791#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_6_rom' (792#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_6' (793#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_6_rom' (794#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_6' (795#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_6_rom' (796#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_6' (797#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_6_rom' (798#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_6' (799#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_6_rom' (800#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_6' (801#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_6_rom' (802#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_6' (803#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_6_rom' (804#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_6' (805#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_6_rom' (806#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_6' (807#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_6_rom' (808#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_6' (809#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_6_rom' (810#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_6' (811#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_7_rom' (812#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_7' (813#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_7_rom' (814#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_7' (815#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_7_rom' (816#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_7' (817#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_7_rom' (818#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_7' (819#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_7_rom' (820#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_7' (821#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_7_rom' (822#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_7' (823#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_7_rom' (824#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_7' (825#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_7_rom' (826#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_7' (827#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_7_rom' (828#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_7' (829#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_7_rom' (830#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_7' (831#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_7_rom' (832#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_7' (833#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_7_rom' (834#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_7' (835#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_7_rom' (836#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_7' (837#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_7_rom' (838#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_7' (839#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_7_rom' (840#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_7' (841#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_7_rom' (842#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_7' (843#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_7_rom' (844#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_7' (845#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_7_rom' (846#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_7' (847#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_7_rom' (848#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_7' (849#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_7_rom' (850#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_7' (851#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_7_rom' (852#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_7' (853#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_7_rom' (854#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_7' (855#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_7_rom' (856#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_7' (857#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_7_rom' (858#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_7' (859#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_7_rom' (860#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_7' (861#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_8_rom' (862#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_8' (863#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_8_rom' (864#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_8' (865#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_8_rom' (866#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_8' (867#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_8_rom' (868#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_8' (869#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_8_rom' (870#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_8' (871#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_8_rom' (872#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_8' (873#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_8_rom' (874#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_8' (875#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_8_rom' (876#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_8' (877#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_8_rom' (878#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_8' (879#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_8_rom' (880#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_8' (881#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_8_rom' (882#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_8' (883#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_8_rom' (884#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_8' (885#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_8_rom' (886#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_8' (887#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_8_rom' (888#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_8' (889#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_8_rom' (890#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_8' (891#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_8_rom' (892#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_8' (893#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_8_rom' (894#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_8' (895#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_8_rom' (896#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_8' (897#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_8_rom' (898#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_8' (899#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_8_rom' (900#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_8' (901#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_8_rom' (902#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_8' (903#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_8_rom' (904#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_8' (905#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_8_rom' (906#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_8' (907#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_8_rom' (908#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_8' (909#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_8_rom' (910#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_8' (911#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_9_rom' (912#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_9' (913#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_9_rom' (914#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_9' (915#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_9_rom' (916#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_9' (917#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_9_rom' (918#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_9' (919#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_9_rom' (920#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_9' (921#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_9_rom' (922#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_9' (923#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_9_rom' (924#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_9' (925#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_9_rom' (926#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_9' (927#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_9_rom' (928#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_9' (929#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_9_rom' (930#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_9' (931#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_9_rom' (932#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_9' (933#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_9_rom' (934#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_9' (935#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_9_rom' (936#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_9' (937#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_9_rom' (938#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_9' (939#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_9_rom' (940#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_9' (941#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_9_rom' (942#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_9' (943#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_9_rom' (944#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_9' (945#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_9_rom' (946#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_9' (947#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_9_rom' (948#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_9' (949#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_9_rom' (950#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_9' (951#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_9_rom' (952#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_9' (953#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_9_rom' (954#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_9' (955#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_9_rom' (956#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_9' (957#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_9_rom' (958#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_9' (959#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_9_rom' (960#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_9' (961#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_10_rom' (962#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_10' (963#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_10_rom' (964#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_10' (965#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_10_rom' (966#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_10' (967#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_10_rom' (968#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_10' (969#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_10_rom' (970#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_10' (971#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_10_rom' (972#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_10' (973#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_10_rom' (974#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_10' (975#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_10_rom' (976#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_10' (977#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_10_rom' (978#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_10' (979#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_10_rom' (980#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_10' (981#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_10_rom' (982#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_10' (983#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_10_rom' (984#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_10' (985#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_10_rom' (986#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_10' (987#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_10_rom' (988#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_10' (989#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_10_rom' (990#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_10' (991#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_10_rom' (992#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_10' (993#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_10_rom' (994#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_10' (995#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_10_rom' (996#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_10' (997#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_10_rom' (998#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_10' (999#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_10_rom' (1000#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_10' (1001#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_10_rom' (1002#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_10' (1003#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_10_rom' (1004#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_10' (1005#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_10_rom' (1006#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_10' (1007#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_10_rom' (1008#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_10' (1009#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_10_rom' (1010#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_10' (1011#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_11_rom' (1012#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_11' (1013#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_11_rom' (1014#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_11' (1015#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_11_rom' (1016#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_11' (1017#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_11_rom' (1018#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_11' (1019#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_11_rom' (1020#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_11' (1021#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_11_rom' (1022#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_11' (1023#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_11_rom' (1024#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_11' (1025#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_11_rom' (1026#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_11' (1027#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_11_rom' (1028#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_11' (1029#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_11_rom' (1030#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_11' (1031#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_11_rom' (1032#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_11' (1033#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_11_rom' (1034#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_11' (1035#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_11_rom' (1036#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_11' (1037#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_11_rom' (1038#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_11' (1039#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_11_rom' (1040#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_11' (1041#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_11_rom' (1042#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_11' (1043#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_11_rom' (1044#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_11' (1045#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_11_rom' (1046#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_11' (1047#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_11_rom' (1048#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_11' (1049#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_11_rom' (1050#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_11' (1051#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_11_rom' (1052#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_11' (1053#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_11_rom' (1054#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_11' (1055#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_11_rom' (1056#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_11' (1057#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_11_rom' (1058#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_11' (1059#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_11_rom' (1060#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_11' (1061#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_12_rom' (1062#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_12' (1063#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_12_rom' (1064#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_12' (1065#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_12_rom' (1066#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_12' (1067#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_12_rom' (1068#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_12' (1069#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_12_rom' (1070#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_12' (1071#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_12_rom' (1072#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_12' (1073#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_12_rom' (1074#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_12' (1075#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_12_rom' (1076#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_12' (1077#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_12_rom' (1078#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_12' (1079#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_12_rom' (1080#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_12' (1081#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_12_rom' (1082#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_12' (1083#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_12_rom' (1084#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_12' (1085#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_12_rom' (1086#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_12' (1087#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_12_rom' (1088#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_12' (1089#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_12_rom' (1090#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_12' (1091#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_12_rom' (1092#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_12' (1093#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_12_rom' (1094#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_12' (1095#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_12_rom' (1096#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_12' (1097#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_12_rom' (1098#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_12' (1099#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_12_rom' (1100#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_12' (1101#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_12_rom' (1102#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_12' (1103#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_12_rom' (1104#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_12' (1105#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_12_rom' (1106#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_12' (1107#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_12_rom' (1108#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_12' (1109#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_12_rom' (1110#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_12' (1111#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_13_rom' (1112#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_13' (1113#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_13_rom' (1114#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_13' (1115#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_13_rom' (1116#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_13' (1117#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_13_rom' (1118#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_13' (1119#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_13_rom' (1120#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_13' (1121#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_13_rom' (1122#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_13' (1123#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_13_rom' (1124#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_13' (1125#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_13_rom' (1126#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_13' (1127#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_13_rom' (1128#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_13' (1129#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_13_rom' (1130#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_13' (1131#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_13_rom' (1132#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_13' (1133#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_13_rom' (1134#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_13' (1135#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_13_rom' (1136#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_13' (1137#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_13_rom' (1138#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_13' (1139#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_13_rom' (1140#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_13' (1141#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_13_rom' (1142#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_13' (1143#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_13_rom' (1144#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_13' (1145#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_13_rom' (1146#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_13' (1147#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_13_rom' (1148#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_13' (1149#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_13_rom' (1150#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_13' (1151#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_13_rom' (1152#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_13' (1153#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_13_rom' (1154#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_13' (1155#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_13_rom' (1156#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_13' (1157#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_13_rom' (1158#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_13' (1159#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_13_rom' (1160#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_13' (1161#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_14_rom' (1162#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_14' (1163#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_14_rom' (1164#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_14' (1165#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_14_rom' (1166#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_14' (1167#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_14_rom' (1168#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_14' (1169#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_14_rom' (1170#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_14' (1171#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_14_rom' (1172#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_14' (1173#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_14_rom' (1174#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_14' (1175#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_14_rom' (1176#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_14' (1177#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_14_rom' (1178#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_14' (1179#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_14_rom' (1180#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_14' (1181#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_14_rom' (1182#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_14' (1183#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_14_rom' (1184#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_14' (1185#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_14_rom' (1186#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_14' (1187#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_14_rom' (1188#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_14' (1189#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_14_rom' (1190#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_14' (1191#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_14_rom' (1192#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_14' (1193#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_14_rom' (1194#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_14' (1195#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_14_rom' (1196#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_14' (1197#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_14_rom' (1198#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_14' (1199#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_14_rom' (1200#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_14' (1201#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_14_rom' (1202#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_14' (1203#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_14_rom' (1204#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_14' (1205#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_14_rom' (1206#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_14' (1207#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_14_rom' (1208#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_14' (1209#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_14_rom' (1210#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_14' (1211#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_0_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_15_rom' (1212#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_0_15' (1213#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_0_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_0_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_15_rom' (1214#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_0_15' (1215#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_0_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_0_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_15_rom' (1216#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_0_15' (1217#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_0_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_0_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_15_rom' (1218#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_0_15' (1219#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_0_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_0_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_15_rom' (1220#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_0_15' (1221#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_0_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_1_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_15_rom' (1222#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_1_15' (1223#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_1_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_1_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_15_rom' (1224#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_1_15' (1225#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_1_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_1_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_15_rom' (1226#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_1_15' (1227#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_1_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_1_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_15_rom' (1228#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_1_15' (1229#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_1_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_1_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_15_rom' (1230#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_1_15' (1231#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_1_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_2_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_15_rom' (1232#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_2_15' (1233#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_2_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_2_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_15_rom' (1234#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_2_15' (1235#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_2_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_2_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_15_rom' (1236#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_2_15' (1237#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_2_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_2_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_15_rom' (1238#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_2_15' (1239#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_2_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_2_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_15_rom' (1240#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_2_15' (1241#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_2_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_3_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_15_rom' (1242#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_3_15' (1243#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_3_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_3_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_15_rom' (1244#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_3_15' (1245#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_3_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_3_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_15_rom' (1246#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_3_15' (1247#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_3_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_3_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_15_rom' (1248#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_3_15' (1249#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_3_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_3_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_15_rom' (1250#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_3_15' (1251#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_3_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_0_4_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_15_rom' (1252#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_0_4_15' (1253#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_0_4_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_1_4_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_15_rom' (1254#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_1_4_15' (1255#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_1_4_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_2_4_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_15_rom' (1256#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_2_4_15' (1257#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_2_4_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_3_4_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_15_rom' (1258#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_3_4_15' (1259#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_3_4_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_f3_4_4_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_15_rom' (1260#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_f3_4_4_15' (1261#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_f3_4_4_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_b3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_b3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_conv2d_b3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_b3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_b3_rom' (1262#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_b3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d_b3' (1263#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_b3.v:43]
INFO: [Synth 8-4471] merging register 'x_1_0_addr_reg_11010_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256855]
INFO: [Synth 8-4471] merging register 'x_2_0_addr_reg_11015_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256856]
INFO: [Synth 8-4471] merging register 'x_3_0_addr_reg_11020_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256857]
INFO: [Synth 8-4471] merging register 'x_4_0_addr_reg_11025_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256858]
INFO: [Synth 8-4471] merging register 'x_1_0_addr_1_reg_11035_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256860]
INFO: [Synth 8-4471] merging register 'x_2_0_addr_1_reg_11040_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256861]
INFO: [Synth 8-4471] merging register 'x_3_0_addr_1_reg_11045_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256862]
INFO: [Synth 8-4471] merging register 'x_4_0_addr_1_reg_11050_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256863]
INFO: [Synth 8-4471] merging register 'x_1_0_addr_3_reg_11060_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256865]
INFO: [Synth 8-4471] merging register 'x_2_0_addr_3_reg_11065_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256866]
INFO: [Synth 8-4471] merging register 'x_3_0_addr_3_reg_11070_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256867]
INFO: [Synth 8-4471] merging register 'x_4_0_addr_3_reg_11075_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256868]
INFO: [Synth 8-4471] merging register 'x_0_1_addr_reg_11080_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256869]
INFO: [Synth 8-4471] merging register 'x_1_1_addr_reg_11085_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256870]
INFO: [Synth 8-4471] merging register 'x_2_1_addr_reg_11090_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256871]
INFO: [Synth 8-4471] merging register 'x_3_1_addr_reg_11095_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256872]
INFO: [Synth 8-4471] merging register 'x_4_1_addr_reg_11100_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256873]
INFO: [Synth 8-4471] merging register 'x_0_1_addr_1_reg_11105_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256874]
INFO: [Synth 8-4471] merging register 'x_1_1_addr_1_reg_11110_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256875]
INFO: [Synth 8-4471] merging register 'x_2_1_addr_1_reg_11115_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256876]
INFO: [Synth 8-4471] merging register 'x_3_1_addr_1_reg_11120_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256877]
INFO: [Synth 8-4471] merging register 'x_4_1_addr_1_reg_11125_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256878]
INFO: [Synth 8-4471] merging register 'x_0_1_addr_3_reg_11130_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256879]
INFO: [Synth 8-4471] merging register 'x_1_1_addr_3_reg_11135_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256880]
INFO: [Synth 8-4471] merging register 'x_2_1_addr_3_reg_11140_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256881]
INFO: [Synth 8-4471] merging register 'x_3_1_addr_3_reg_11145_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256882]
INFO: [Synth 8-4471] merging register 'x_4_1_addr_3_reg_11150_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256883]
INFO: [Synth 8-4471] merging register 'x_0_2_addr_reg_11155_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256884]
INFO: [Synth 8-4471] merging register 'x_1_2_addr_reg_11160_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256885]
INFO: [Synth 8-4471] merging register 'x_2_2_addr_reg_11165_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256886]
INFO: [Synth 8-4471] merging register 'x_3_2_addr_reg_11170_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256887]
INFO: [Synth 8-4471] merging register 'x_4_2_addr_reg_11175_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256888]
INFO: [Synth 8-4471] merging register 'x_0_2_addr_1_reg_11180_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256889]
INFO: [Synth 8-4471] merging register 'x_1_2_addr_1_reg_11185_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256890]
INFO: [Synth 8-4471] merging register 'x_2_2_addr_1_reg_11190_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256891]
INFO: [Synth 8-4471] merging register 'x_3_2_addr_1_reg_11195_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256892]
INFO: [Synth 8-4471] merging register 'x_4_2_addr_1_reg_11200_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256893]
INFO: [Synth 8-4471] merging register 'x_0_2_addr_3_reg_11205_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256894]
INFO: [Synth 8-4471] merging register 'x_1_2_addr_3_reg_11210_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256895]
INFO: [Synth 8-4471] merging register 'x_2_2_addr_3_reg_11215_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256896]
INFO: [Synth 8-4471] merging register 'x_3_2_addr_3_reg_11220_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256897]
INFO: [Synth 8-4471] merging register 'x_4_2_addr_3_reg_11225_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256898]
INFO: [Synth 8-4471] merging register 'x_0_3_addr_reg_11230_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256899]
INFO: [Synth 8-4471] merging register 'x_1_3_addr_reg_11235_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256900]
INFO: [Synth 8-4471] merging register 'x_2_3_addr_reg_11240_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256901]
INFO: [Synth 8-4471] merging register 'x_3_3_addr_reg_11245_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256902]
INFO: [Synth 8-4471] merging register 'x_4_3_addr_reg_11250_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256903]
INFO: [Synth 8-4471] merging register 'x_0_3_addr_1_reg_11255_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256904]
INFO: [Synth 8-4471] merging register 'x_1_3_addr_1_reg_11260_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256905]
INFO: [Synth 8-4471] merging register 'x_2_3_addr_1_reg_11265_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256906]
INFO: [Synth 8-4471] merging register 'x_3_3_addr_1_reg_11270_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256907]
INFO: [Synth 8-4471] merging register 'x_4_3_addr_1_reg_11275_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256908]
INFO: [Synth 8-4471] merging register 'x_0_3_addr_3_reg_11280_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256909]
INFO: [Synth 8-4471] merging register 'x_1_3_addr_3_reg_11285_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256910]
INFO: [Synth 8-4471] merging register 'x_2_3_addr_3_reg_11290_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256911]
INFO: [Synth 8-4471] merging register 'x_3_3_addr_3_reg_11295_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256912]
INFO: [Synth 8-4471] merging register 'x_4_3_addr_3_reg_11300_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256913]
INFO: [Synth 8-4471] merging register 'x_0_4_addr_reg_11305_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256914]
INFO: [Synth 8-4471] merging register 'x_1_4_addr_reg_11310_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256915]
INFO: [Synth 8-4471] merging register 'x_2_4_addr_reg_11315_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256916]
INFO: [Synth 8-4471] merging register 'x_3_4_addr_reg_11320_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256917]
INFO: [Synth 8-4471] merging register 'x_4_4_addr_reg_11325_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256918]
INFO: [Synth 8-4471] merging register 'x_0_4_addr_1_reg_11330_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256919]
INFO: [Synth 8-4471] merging register 'x_1_4_addr_1_reg_11335_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256920]
INFO: [Synth 8-4471] merging register 'x_2_4_addr_1_reg_11340_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256921]
INFO: [Synth 8-4471] merging register 'x_3_4_addr_1_reg_11345_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256922]
INFO: [Synth 8-4471] merging register 'x_4_4_addr_1_reg_11350_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256923]
INFO: [Synth 8-4471] merging register 'x_0_4_addr_3_reg_11355_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256924]
INFO: [Synth 8-4471] merging register 'x_1_4_addr_3_reg_11360_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256925]
INFO: [Synth 8-4471] merging register 'x_2_4_addr_3_reg_11365_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256926]
INFO: [Synth 8-4471] merging register 'x_3_4_addr_3_reg_11370_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256927]
INFO: [Synth 8-4471] merging register 'x_4_4_addr_3_reg_11375_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256928]
INFO: [Synth 8-4471] merging register 'x_0_5_addr_reg_11380_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256929]
INFO: [Synth 8-4471] merging register 'x_1_5_addr_reg_11385_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256930]
INFO: [Synth 8-4471] merging register 'x_2_5_addr_reg_11390_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256931]
INFO: [Synth 8-4471] merging register 'x_3_5_addr_reg_11395_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256932]
INFO: [Synth 8-4471] merging register 'x_4_5_addr_reg_11400_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256933]
INFO: [Synth 8-4471] merging register 'x_0_5_addr_1_reg_11405_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256934]
INFO: [Synth 8-4471] merging register 'x_1_5_addr_1_reg_11410_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256935]
INFO: [Synth 8-4471] merging register 'x_2_5_addr_1_reg_11415_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256936]
INFO: [Synth 8-4471] merging register 'x_3_5_addr_1_reg_11420_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256937]
INFO: [Synth 8-4471] merging register 'x_4_5_addr_1_reg_11425_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256938]
INFO: [Synth 8-4471] merging register 'x_0_5_addr_3_reg_11430_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256939]
INFO: [Synth 8-4471] merging register 'x_1_5_addr_3_reg_11435_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256940]
INFO: [Synth 8-4471] merging register 'x_2_5_addr_3_reg_11440_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256941]
INFO: [Synth 8-4471] merging register 'x_3_5_addr_3_reg_11445_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256942]
INFO: [Synth 8-4471] merging register 'x_4_5_addr_3_reg_11450_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256943]
INFO: [Synth 8-4471] merging register 'x_0_6_addr_reg_11455_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256944]
INFO: [Synth 8-4471] merging register 'x_1_6_addr_reg_11460_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256945]
INFO: [Synth 8-4471] merging register 'x_2_6_addr_reg_11465_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256946]
INFO: [Synth 8-4471] merging register 'x_3_6_addr_reg_11470_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256947]
INFO: [Synth 8-4471] merging register 'x_4_6_addr_reg_11475_reg[2:0]' into 'x_0_0_addr_reg_11005_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256948]
INFO: [Synth 8-4471] merging register 'x_0_6_addr_1_reg_11480_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256949]
INFO: [Synth 8-4471] merging register 'x_1_6_addr_1_reg_11485_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256950]
INFO: [Synth 8-4471] merging register 'x_2_6_addr_1_reg_11490_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256951]
INFO: [Synth 8-4471] merging register 'x_3_6_addr_1_reg_11495_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256952]
INFO: [Synth 8-4471] merging register 'x_4_6_addr_1_reg_11500_reg[2:0]' into 'x_0_0_addr_1_reg_11030_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256953]
INFO: [Synth 8-4471] merging register 'x_0_6_addr_3_reg_11505_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256954]
INFO: [Synth 8-4471] merging register 'x_1_6_addr_3_reg_11510_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256955]
INFO: [Synth 8-4471] merging register 'x_2_6_addr_3_reg_11515_reg[2:0]' into 'x_0_0_addr_3_reg_11055_reg[2:0]' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:256956]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'inference_conv2d' (1264#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d.v:10]
INFO: [Synth 8-638] synthesizing module 'inference_Loop_inference_label11_proc' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_Loop_inference_label11_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'inference_mux_4to1_sel2_32_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mux_4to1_sel2_32_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'inference_mux_4to1_sel2_32_1' (1265#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mux_4to1_sel2_32_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'inference_Loop_inference_label11_proc' (1266#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_Loop_inference_label11_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'inference_fc' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fc.v:10]
INFO: [Synth 8-638] synthesizing module 'inference_fc_T_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fc_T_0.v:46]
INFO: [Synth 8-638] synthesizing module 'inference_fc_T_0_ram' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fc_T_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_fc_T_0_ram' (1267#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fc_T_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_fc_T_0' (1268#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fc_T_0.v:46]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s.v:10]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_0_rom' (1269#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_0' (1270#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_1_rom' (1271#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_1' (1272#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_2_rom' (1273#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_2' (1274#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_3_rom' (1275#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_3' (1276#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_4_rom' (1277#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_4' (1278#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_5_rom' (1279#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_5' (1280#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_6_rom' (1281#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_6' (1282#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_7_rom' (1283#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_7' (1284#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_8_rom' (1285#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_8' (1286#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_9_rom' (1287#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_9' (1288#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_10_rom' (1289#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_10' (1290#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_11_rom' (1291#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_11' (1292#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_12_rom' (1293#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_12' (1294#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_13_rom' (1295#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_13' (1296#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_14_rom' (1297#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_14' (1298#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_15_rom' (1299#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_15' (1300#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_16' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_16.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_16_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_16.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_16_rom' (1301#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_16.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_16' (1302#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_16.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_17' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_17.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_17_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_17.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_17_rom' (1303#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_17.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_17' (1304#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_17.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_18' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_18.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_18_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_18.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_18_rom' (1305#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_18.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_18' (1306#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_18.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_19' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_19.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_19_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_19.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_19_rom' (1307#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_19.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_19' (1308#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_19.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_20' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_20.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_20_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_20.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_20_rom' (1309#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_20.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_20' (1310#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_20.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_21' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_21.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_21_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_21.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_21_rom' (1311#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_21.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_21' (1312#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_21.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_22' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_22.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_22_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_22.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_22_rom' (1313#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_22.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_22' (1314#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_22.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_23' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_23.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_23_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_23.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_23_rom' (1315#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_23.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_23' (1316#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_23.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_24' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_24.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_24_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_24.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_24_rom' (1317#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_24.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_24' (1318#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_24.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_25' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_25.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_25_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_25.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_25_rom' (1319#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_25.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_25' (1320#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_25.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_26' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_26.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_26_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_26.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_26_rom' (1321#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_26.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_26' (1322#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_26.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_27' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_27.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_27_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_27.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_27_rom' (1323#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_27.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_27' (1324#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_27.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_28' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_28.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_28_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_28.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_28_rom' (1325#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_28.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_28' (1326#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_28.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_29' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_29.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_29_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_29.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_29_rom' (1327#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_29.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_29' (1328#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_29.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_30' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_30.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_30_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_30.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_30_rom' (1329#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_30.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_30' (1330#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_30.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_31' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_31.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_31_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_31.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_31_rom' (1331#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_31.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_31' (1332#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_31.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_32' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_32.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_32_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_32.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_32_rom' (1333#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_32.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_32' (1334#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_32.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_33' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_33.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_33_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_33.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_33_rom' (1335#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_33.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_33' (1336#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_33.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_34' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_34.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_34_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_34.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_34_rom' (1337#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_34.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_34' (1338#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_34.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_35' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_35.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_35_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_35.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_35_rom' (1339#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_35.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_35' (1340#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_35.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_36' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_36.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_36_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_36.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_36_rom' (1341#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_36.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_36' (1342#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_36.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_37' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_37.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_37_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_37.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_37_rom' (1343#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_37.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_37' (1344#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_37.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_38' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_38.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_38_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_38.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_38_rom' (1345#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_38.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_38' (1346#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_38.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_39' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_39.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_39_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_39.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_39_rom' (1347#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_39.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_39' (1348#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_39.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_40' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_40.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_40_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_40.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_40_rom' (1349#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_40.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_40' (1350#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_40.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_41' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_41.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_41_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_41.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_41_rom' (1351#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_41.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_41' (1352#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_41.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_42' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_42.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_42_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_42.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_42_rom' (1353#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_42.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_42' (1354#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_42.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_43' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_43.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_43_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_43.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_43_rom' (1355#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_43.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_43' (1356#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_43.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_44' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_44.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_44_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_44.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_44_rom' (1357#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_44.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_44' (1358#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_44.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_45' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_45.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_45_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_45.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_45_rom' (1359#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_45.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_45' (1360#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_45.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_46' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_46.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_46_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_46.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_46_rom' (1361#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_46.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_46' (1362#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_46.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_47' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_47.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_47_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_47.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_47_rom' (1363#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_47.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_47' (1364#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_47.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_48' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_48.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_48_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_48.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_48_rom' (1365#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_48.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_48' (1366#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_48.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_49' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_49.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_49_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_49.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_49_rom' (1367#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_49.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_49' (1368#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_49.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_50' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_50.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_50_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_50.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_50_rom' (1369#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_50.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_50' (1370#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_50.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_51' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_51.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_51_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_51.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_51_rom' (1371#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_51.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_51' (1372#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_51.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_52' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_52.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_52_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_52.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_52_rom' (1373#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_52.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_52' (1374#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_52.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_53' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_53.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_53_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_53.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_53_rom' (1375#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_53.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_53' (1376#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_53.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_54' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_54.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_54_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_54.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_54_rom' (1377#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_54.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_54' (1378#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_54.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_55' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_55.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_55_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_55.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_55_rom' (1379#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_55.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_55' (1380#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_55.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_56' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_56.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_56_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_56.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_56_rom' (1381#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_56.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_56' (1382#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_56.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_57' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_57.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_57_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_57.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_57_rom' (1383#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_57.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_57' (1384#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_57.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_58' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_58.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_58_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_58.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_58_rom' (1385#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_58.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_58' (1386#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_58.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_59' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_59.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_59_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_59.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_59_rom' (1387#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_59.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_59' (1388#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_59.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_60' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_60.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_60_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_60.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_60_rom' (1389#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_60.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_60' (1390#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_60.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_61' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_61.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_61_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_61.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_61_rom' (1391#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_61.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_61' (1392#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_61.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_62' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_62.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_62_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_62.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_62_rom' (1393#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_62.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_62' (1394#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_62.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_63' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_63.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_63_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_63.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_63_rom' (1395#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_63.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_63' (1396#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_63.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_64' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_64.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_64_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_64.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_64_rom' (1397#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_64.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_64' (1398#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_64.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_65' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_65.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_65_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_65.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_65_rom' (1399#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_65.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_65' (1400#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_65.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_66' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_66.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_66_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_66.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_66_rom' (1401#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_66.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_66' (1402#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_66.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_67' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_67.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_67_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_67.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_67_rom' (1403#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_67.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_67' (1404#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_67.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_68' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_68.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_68_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_68.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_68_rom' (1405#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_68.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_68' (1406#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_68.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_69' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_69.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_69_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_69.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_69_rom' (1407#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_69.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_69' (1408#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_69.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_70' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_70.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_70_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_70.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_70_rom' (1409#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_70.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_70' (1410#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_70.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_71' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_71.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_71_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_71.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_71_rom' (1411#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_71.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_71' (1412#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_71.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_72' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_72.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_72_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_72.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_72_rom' (1413#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_72.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_72' (1414#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_72.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_73' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_73.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_73_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_73.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_73_rom' (1415#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_73.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_73' (1416#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_73.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_74' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_74.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_74_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_74.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_74_rom' (1417#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_74.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_74' (1418#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_74.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_75' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_75.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_75_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_75.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_75_rom' (1419#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_75.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_75' (1420#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_75.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_76' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_76.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_76_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_76.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_76_rom' (1421#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_76.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_76' (1422#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_76.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_77' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_77.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_77_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_77.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_77_rom' (1423#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_77.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_77' (1424#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_77.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_78' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_78.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_78_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_78.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_78_rom' (1425#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_78.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_78' (1426#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_78.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_79' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_79.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_79_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_79.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_79_rom' (1427#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_79.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_79' (1428#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_79.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_80' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_80.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_80_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_80.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_80_rom' (1429#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_80.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_80' (1430#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_80.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_81' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_81.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_81_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_81.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_81_rom' (1431#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_81.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_81' (1432#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_81.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_82' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_82.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_82_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_82.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_82_rom' (1433#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_82.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_82' (1434#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_82.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_83' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_83.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_83_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_83.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_83_rom' (1435#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_83.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_83' (1436#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_83.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_84' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_84.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_84_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_84.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_84_rom' (1437#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_84.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_84' (1438#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_84.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_85' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_85.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_85_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_85.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_85_rom' (1439#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_85.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_85' (1440#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_85.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_86' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_86.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_86_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_86.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_86_rom' (1441#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_86.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_86' (1442#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_86.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_87' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_87.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_87_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_87.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_87_rom' (1443#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_87.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_87' (1444#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_87.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_88' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_88.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_88_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_88.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_88_rom' (1445#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_88.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_88' (1446#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_88.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_89' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_89.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_89_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_89.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_89_rom' (1447#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_89.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_89' (1448#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_89.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_90' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_90.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_90_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_90.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_90_rom' (1449#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_90.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_90' (1450#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_90.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_91' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_91.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_91_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_91.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_91_rom' (1451#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_91.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_91' (1452#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_91.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_92' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_92.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_92_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_92.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_92_rom' (1453#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_92.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_92' (1454#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_92.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_93' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_93.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_93_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_93.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_93_rom' (1455#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_93.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_93' (1456#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_93.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_94' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_94.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_94_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_94.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_94_rom' (1457#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_94.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_94' (1458#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_94.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_95' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_95.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_95_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_95.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_95_rom' (1459#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_95.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_95' (1460#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_95.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_96' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_96.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_96_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_96.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_96_rom' (1461#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_96.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_96' (1462#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_96.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_97' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_97.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_97_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_97.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_97_rom' (1463#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_97.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_97' (1464#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_97.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_98' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_98.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_98_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_98.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_98_rom' (1465#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_98.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_98' (1466#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_98.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_99' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_99.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_99_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_99.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_99_rom' (1467#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_99.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_99' (1468#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_99.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_rom' (1469#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4' (1470#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_100' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_100.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_100_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_100.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_100_rom' (1471#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_100.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_100' (1472#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_100.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_101' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_101.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_101_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_101.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_101_rom' (1473#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_101.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_101' (1474#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_101.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_102' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_102.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_102_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_102.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_102_rom' (1475#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_102.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_102' (1476#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_102.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_103' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_103.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_103_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_103.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_103_rom' (1477#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_103.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_103' (1478#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_103.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_104' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_104.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_104_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_104.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_104_rom' (1479#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_104.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_104' (1480#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_104.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_105' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_105.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_105_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_105.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_105_rom' (1481#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_105.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_105' (1482#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_105.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_106' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_106.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_106_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_106.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_106_rom' (1483#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_106.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_106' (1484#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_106.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_107' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_107.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_107_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_107.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_107_rom' (1485#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_107.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_107' (1486#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_107.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_108' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_108.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_108_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_108.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_108_rom' (1487#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_108.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_108' (1488#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_108.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_109' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_109.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_109_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_109.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_109_rom' (1489#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_109.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_109' (1490#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_109.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_110' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_110.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_110_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_110.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_110_rom' (1491#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_110.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_110' (1492#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_110.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_111' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_111.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_111_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_111.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_111_rom' (1493#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_111.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_111' (1494#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_111.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_112' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_112.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_112_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_112.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_112_rom' (1495#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_112.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_112' (1496#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_112.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_113' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_113.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_113_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_113.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_113_rom' (1497#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_113.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_113' (1498#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_113.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_114' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_114.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_114_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_114.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_114_rom' (1499#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_114.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_114' (1500#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_114.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_115' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_115.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_115_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_115.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_115_rom' (1501#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_115.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_115' (1502#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_115.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_116' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_116.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_116_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_116.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_116_rom' (1503#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_116.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_116' (1504#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_116.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_117' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_117.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_117_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_117.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_117_rom' (1505#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_117.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_117' (1506#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_117.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_118' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_118.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_120_120_84_s_W4_118_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_118.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_118_rom' (1507#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_118.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s_W4_118' (1508#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s_W4_118.v:43]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_120_120_84_s' (1509#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_120_120_84_s.v:10]
INFO: [Synth 8-638] synthesizing module 'inference_add_1_84_s' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_add_1_84_s.v:10]
INFO: [Synth 8-638] synthesizing module 'inference_add_1_84_s_B4_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_add_1_84_s_B4_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_add_1_84_s_B4_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_add_1_84_s_B4_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_add_1_84_s_B4_0_rom' (1510#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_add_1_84_s_B4_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_add_1_84_s_B4_0' (1511#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_add_1_84_s_B4_0.v:43]
INFO: [Synth 8-256] done synthesizing module 'inference_add_1_84_s' (1512#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_add_1_84_s.v:10]
INFO: [Synth 8-638] synthesizing module 'inference_fdiv_32ns_32ns_32_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fdiv_32ns_32ns_32_8.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_ap_fdiv_6_no_dsp_32' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fdiv_6_no_dsp_32/synth/inference_ap_fdiv_6_no_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1__parameterized5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv__parameterized5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-3919] null assignment ignored [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized304' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized304' (1512#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_div' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:46042]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44953]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized150' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized306' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized306' (1512#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized150' (1512#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized14' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized151' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized308' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized308' (1512#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized151' (1512#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized14' (1512#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized152' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized310' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized310' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized152' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized153' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized312' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized312' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized153' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized154' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized314' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized314' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized154' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized155' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized316' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized316' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized155' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized156' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized318' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized318' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized156' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized157' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized320' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized320' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized157' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized158' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized322' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized322' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized158' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized159' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized324' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized324' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized159' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized160' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized326' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized326' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized160' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized161' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized328' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized328' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized161' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized162' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized330' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized330' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized162' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized163' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized332' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized332' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized163' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized164' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized334' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized334' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized164' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized165' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized336' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized336' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized165' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized15' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized166' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized338' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized338' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized166' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized167' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized340' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized340' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized167' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized168' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized342' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized342' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized168' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized15' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized0' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized169' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized344' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized344' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized169' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized170' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized346' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized346' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized170' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized171' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized348' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized348' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized171' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized172' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized350' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized350' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized172' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized173' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized352' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized352' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized173' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized174' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized354' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized354' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized174' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized175' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized356' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized356' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized175' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized176' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized358' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized358' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized176' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized177' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized360' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized360' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized177' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized178' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized362' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized362' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized178' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized179' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized364' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized364' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized179' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized180' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized366' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized366' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized180' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized181' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized368' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized368' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized181' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized182' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized370' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized370' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized182' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized183' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized372' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized372' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized183' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized184' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized374' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized374' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized184' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized185' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized376' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized376' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized185' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized16' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized186' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized378' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized378' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized186' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized187' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized380' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized380' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized187' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized188' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized382' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized382' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized188' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized16' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized1' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized189' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized384' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized384' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized189' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized190' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized386' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized386' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized190' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized191' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized388' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized388' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized191' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized192' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized390' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized390' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized192' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized193' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized392' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized392' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized193' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized194' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized394' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized394' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized194' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized195' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized396' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized396' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized195' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized196' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized398' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized398' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized196' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized197' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized400' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized400' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized197' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized198' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized402' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized402' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized198' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized199' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized404' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized404' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized199' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized200' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized406' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized406' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized200' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized201' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized408' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized408' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized201' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized202' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized410' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized410' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized202' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized203' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized412' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized412' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized203' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized204' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized414' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized414' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized204' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized205' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized416' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized416' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized205' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized2' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized17' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized206' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized418' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized418' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized206' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized207' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized420' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized420' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized207' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized208' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized422' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized422' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized208' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized17' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized2' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized209' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized424' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized424' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized209' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized210' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized426' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized426' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized210' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized211' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized428' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized428' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized211' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized212' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized430' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized430' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized212' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized213' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized432' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized432' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized213' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized214' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized434' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized434' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized214' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized215' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized436' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized436' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized215' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized216' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized438' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized438' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized216' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized217' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized440' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized440' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized217' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized218' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized442' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized442' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized218' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized219' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized444' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized444' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized219' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized220' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized446' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized446' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized220' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized221' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized448' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized448' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized221' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized222' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized450' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized450' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized222' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized223' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized452' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized452' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized223' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized224' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized454' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized454' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized224' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized225' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized456' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized456' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized225' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized3' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized18' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized226' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized458' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized458' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized226' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized227' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized460' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized460' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized227' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized228' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized462' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized462' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized228' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized18' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized3' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized229' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized464' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized464' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized229' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized230' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized466' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized466' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized230' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized231' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized468' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized468' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized231' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized232' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized470' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized470' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized232' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized233' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized472' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized472' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized233' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized234' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized474' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized474' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized234' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized235' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized476' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized476' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized235' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized236' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized478' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized478' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized236' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized237' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized480' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized480' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized237' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized238' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized482' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized482' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized238' (1513#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:44953]
INFO: [Synth 8-638] synthesizing module 'flt_div_exp' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:45340]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized239' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized484' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized484' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized239' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized2' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized240' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized486' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized486' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized240' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized241' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized488' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized488' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized241' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized242' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized490' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized490' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized242' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized2' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized3' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized243' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized492' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized492' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized243' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized244' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized494' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized494' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized244' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized245' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized496' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized496' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized245' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized3' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized246' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized498' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized498' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized246' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized247' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized500' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized500' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized247' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized248' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized502' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized502' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized248' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized249' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized504' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized504' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized249' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized250' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized506' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized506' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized250' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized251' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized508' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized508' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized251' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized252' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized510' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized510' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized252' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized253' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized512' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized512' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized253' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized254' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized514' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized514' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized254' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized255' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized516' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized516' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized255' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized256' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized518' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized518' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized256' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized257' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized520' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized520' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized257' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized258' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized522' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized522' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized258' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized259' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized524' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized524' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized259' (1514#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_div_exp' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:45340]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized260' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized526' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized526' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized260' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized261' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized528' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized528' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized261' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized262' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized530' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized530' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized262' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized263' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized532' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized532' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized263' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized264' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized534' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized534' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized264' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized265' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized536' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized536' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized265' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized266' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized538' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized538' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized266' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized267' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized540' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized540' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized267' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized268' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized542' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized542' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized268' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized269' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized544' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized544' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized269' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized270' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized546' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized546' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized270' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized271' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized548' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized548' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized271' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized272' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized550' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized550' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized272' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized273' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized552' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized552' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized273' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized274' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized554' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized554' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized274' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized275' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized556' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized556' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized275' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized276' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized558' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized558' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized276' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized277' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized560' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized560' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized277' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized278' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized562' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized562' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized278' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:34967]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized19' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized279' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized564' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized564' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized279' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized19' (1515#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (1516#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:34967]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized280' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized566' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized566' (1516#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized280' (1516#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized20' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized281' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized568' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized568' (1516#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized281' (1516#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized20' (1516#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized21' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized282' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized570' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized570' (1516#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized282' (1516#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized21' (1516#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized22' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized283' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized572' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized572' (1516#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized283' (1516#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized22' (1516#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (1517#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:31407]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized284' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized574' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized574' (1517#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized284' (1517#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat__parameterized0' (1517#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:31407]
INFO: [Synth 8-256] done synthesizing module 'flt_div' (1518#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:46042]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized285' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized576' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized576' (1518#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized285' (1518#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized286' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized578' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized578' (1518#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized286' (1518#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized287' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized580' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized580' (1518#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized287' (1518#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized288' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized582' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized582' (1518#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized288' (1518#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized289' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized584' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized584' (1518#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized289' (1518#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized290' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized586' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized586' (1518#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized290' (1518#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized291' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized588' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized588' (1518#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized291' (1518#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv__parameterized5' (1518#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1__parameterized5' (1518#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'inference_ap_fdiv_6_no_dsp_32' (1519#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fdiv_6_no_dsp_32/synth/inference_ap_fdiv_6_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'inference_fdiv_32ns_32ns_32_8' (1520#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fdiv_32ns_32ns_32_8.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_fexp_32ns_32ns_32_6_full_dsp' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fexp_32ns_32ns_32_6_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'inference_ap_fexp_4_full_dsp_32' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fexp_4_full_dsp_32/synth/inference_ap_fexp_4_full_dsp_32.vhd:70]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1__parameterized7' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv__parameterized7' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-3919] null assignment ignored [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized589' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized589' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_exp' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:78981]
INFO: [Synth 8-3919] null assignment ignored [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:14278]
INFO: [Synth 8-3919] null assignment ignored [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:14278]
INFO: [Synth 8-638] synthesizing module 'flt_exp_specialcase' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:76534]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized4' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized292' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized591' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized591' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized292' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized293' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized593' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized593' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized293' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized294' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized595' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized595' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized294' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized4' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized23' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized295' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized597' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized597' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized295' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized296' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized599' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized599' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized296' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized23' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized1' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized2' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized24' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized297' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized601' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized601' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized297' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized298' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized603' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized603' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized298' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized24' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized2' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized299' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized605' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized605' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized299' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized300' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized607' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized607' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized300' (1520#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_specialcase' (1521#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:76534]
INFO: [Synth 8-638] synthesizing module 'flt_to_fix_conv' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:41017]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized301' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized609' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized609' (1521#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized301' (1521#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized302' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized611' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized611' (1521#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized302' (1521#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized6' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized25' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized303' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized613' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized613' (1521#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized303' (1521#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized25' (1521#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized6' (1521#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized304' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized615' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized615' (1521#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized304' (1521#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized305' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized617' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized617' (1521#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized305' (1521#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized5' (1521#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'delay_s' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27518]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized306' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized619' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized619' (1521#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized306' (1521#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'delay_s' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27518]
INFO: [Synth 8-638] synthesizing module 'delay_s__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27518]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized307' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized621' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized621' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized307' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'delay_s__parameterized0' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27518]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized308' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized623' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized623' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized308' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized309' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized625' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized625' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized309' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized310' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized627' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized627' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized310' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized311' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized629' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized629' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized311' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized312' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized631' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized631' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized312' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'zero_det_sel' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:30101]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized7' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized26' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized313' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized633' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized633' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized313' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized26' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized7' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized314' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized635' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized635' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized314' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized315' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized637' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized637' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized315' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized316' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized639' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized639' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized316' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized317' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized641' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized641' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized317' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized318' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized643' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized643' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized318' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized319' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized645' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized645' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized319' (1522#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'zero_det_sel' (1523#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:30101]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:30502]
INFO: [Synth 8-3919] null assignment ignored [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:30592]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized320' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized647' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized647' (1523#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized320' (1523#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized321' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized649' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized649' (1523#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized321' (1523#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized322' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized651' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized651' (1523#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized322' (1523#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized323' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized653' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized653' (1523#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized323' (1523#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized324' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized655' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized655' (1523#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized324' (1523#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized325' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized657' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized657' (1523#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized325' (1523#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (1524#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:30502]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized326' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized659' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized659' (1524#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized326' (1524#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized327' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized661' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized661' (1524#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized327' (1524#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized328' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized663' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized663' (1524#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized328' (1524#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized27' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized329' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized665' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized665' (1524#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized329' (1524#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized27' (1524#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized330' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized667' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized667' (1524#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized330' (1524#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized331' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized669' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized669' (1524#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized331' (1524#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_to_fix_conv' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:41017]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized332' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized671' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized671' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized332' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_exp_ccm' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:76961]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized333' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized673' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized673' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized333' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized334' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized675' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized675' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized334' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:67014]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized4' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized335' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized677' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized677' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized335' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized336' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized679' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized679' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized336' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized337' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized681' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized681' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized337' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized338' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized683' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized683' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized338' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized339' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized685' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized685' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized339' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized340' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized687' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized687' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized340' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized341' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized689' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized689' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized341' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized4' (1525#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:67014]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized342' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized691' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized691' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized342' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized343' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized693' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized693' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized343' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3919] null assignment ignored [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:77115]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:67014]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized5' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized344' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized695' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized695' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized344' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized345' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized697' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized697' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized345' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized346' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized699' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized699' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized346' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized347' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized701' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized701' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized347' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized348' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized703' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized703' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized348' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized349' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized705' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized705' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized349' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized350' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized707' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized707' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized350' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized5' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized0' (1526#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:67014]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_ccm' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:76961]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized351' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized709' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized709' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized351' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_exp_ccm__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:76961]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized352' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized711' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized711' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized352' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized353' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized713' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized713' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized353' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:67014]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized6' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized354' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized715' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized715' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized354' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized355' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized717' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized717' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized355' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized356' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized719' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized719' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized356' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized357' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized721' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized721' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized357' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized358' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized723' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized723' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized358' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized359' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized725' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized725' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized359' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized360' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized727' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized727' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized360' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized6' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized1' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:67014]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized361' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized729' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized729' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized361' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized362' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized731' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized731' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized362' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3919] null assignment ignored [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:77115]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized2' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:67014]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized7' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized363' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized733' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized733' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized363' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized364' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized735' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized735' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized364' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized365' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized737' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized737' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized365' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized366' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized739' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized739' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized366' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized367' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized741' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized741' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized367' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized368' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized743' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized743' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized368' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized369' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized745' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized745' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized369' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized7' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized2' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:67014]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_ccm__parameterized0' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:76961]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized370' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized747' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized747' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized370' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized371' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized749' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized749' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized371' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3919] null assignment ignored [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79268]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized3' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:67014]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized8' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized372' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized751' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized751' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized372' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized373' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized753' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized753' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized373' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized374' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized755' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized755' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized374' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized375' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized757' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized757' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized375' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized376' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized759' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized759' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized376' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized377' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized761' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized761' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized377' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized378' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized763' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized763' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized378' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized8' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized3' (1527#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:67014]
INFO: [Synth 8-638] synthesizing module 'flt_exp_e2A' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:77238]
INFO: [Synth 8-3919] null assignment ignored [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:77356]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_e2A' (1528#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:77238]
INFO: [Synth 8-638] synthesizing module 'flt_exp_e2zmzm1' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:78168]
INFO: [Synth 8-3919] null assignment ignored [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:78272]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_e2zmzm1' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:78168]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized379' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized765' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized765' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized379' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized9' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized380' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized767' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized767' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized380' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized381' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized769' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized769' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized381' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized382' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized771' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized771' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized382' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized383' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized773' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized773' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized383' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized384' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized775' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized775' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized384' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized385' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized777' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized777' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized385' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized386' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized779' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized779' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized386' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized9' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized387' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized781' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized781' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized387' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized388' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized783' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized783' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized388' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized389' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized785' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized785' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized389' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized390' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized787' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized787' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized390' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized391' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized789' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized789' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized391' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized392' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized791' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized791' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized392' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized393' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized793' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized793' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized393' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized394' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized795' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized795' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized394' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized395' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized797' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized797' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized395' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized396' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized799' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized799' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized396' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized397' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized801' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized801' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized397' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized398' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized803' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized803' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized398' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized399' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized805' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized805' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized399' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized400' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized807' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized807' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized400' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized401' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized809' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized809' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized401' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized402' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized811' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized811' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized402' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized403' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized813' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized813' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized403' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized404' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized815' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized815' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized404' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized405' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized817' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized817' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized405' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized406' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized819' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized819' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized406' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized407' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized821' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized821' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized407' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized408' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized823' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized823' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized408' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized409' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized825' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized825' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized409' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized10' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized410' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized827' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized827' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized410' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized411' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized829' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized829' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized411' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized412' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized831' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized831' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized412' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized413' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized833' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized833' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized413' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized414' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized835' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized835' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized414' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized415' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized837' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized837' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized415' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized416' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized839' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized839' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized416' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized10' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized0' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized4' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:67014]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized417' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized841' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized841' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized417' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized4' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:67014]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized8' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized28' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized418' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized843' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized843' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized418' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized28' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized8' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'compare_ne_im__parameterized0' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28878]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized29' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized419' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized845' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized845' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized419' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized29' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_ne_im__parameterized0' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28878]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized420' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized847' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized847' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized420' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized3' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized30' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized421' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized849' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized849' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized421' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized30' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized3' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized422' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized851' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized851' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized422' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized423' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized853' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized853' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized423' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_exp_recomb' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:76745]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized424' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized855' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized855' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized424' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized425' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized857' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized857' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized425' (1529#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_recomb' (1530#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:76745]
INFO: [Synth 8-256] done synthesizing module 'flt_exp' (1531#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:78981]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized426' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized859' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized859' (1531#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized426' (1531#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized427' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized861' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized861' (1531#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized427' (1531#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized428' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized863' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized863' (1531#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized428' (1531#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized429' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized865' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized865' (1531#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized429' (1531#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized430' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized867' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized867' (1531#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized430' (1531#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized431' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized869' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized869' (1531#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized431' (1531#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized432' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized871' [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized871' (1531#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized432' (1531#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv__parameterized7' (1531#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1__parameterized7' (1531#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'inference_ap_fexp_4_full_dsp_32' (1532#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fexp_4_full_dsp_32/synth/inference_ap_fexp_4_full_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'inference_fexp_32ns_32ns_32_6_full_dsp' (1533#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fexp_32ns_32ns_32_6_full_dsp.v:11]
INFO: [Synth 8-256] done synthesizing module 'inference_fc' (1534#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_fc.v:10]
INFO: [Synth 8-638] synthesizing module 'inference_sm' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_sm.v:10]
INFO: [Synth 8-638] synthesizing module 'inference_sm_T_0_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_sm_T_0_0.v:46]
INFO: [Synth 8-638] synthesizing module 'inference_sm_T_0_0_ram' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_sm_T_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_sm_T_0_0_ram' (1535#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_sm_T_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_sm_T_0_0' (1536#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_sm_T_0_0.v:46]
INFO: [Synth 8-638] synthesizing module 'inference_sm_T_2_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_sm_T_2_0.v:46]
INFO: [Synth 8-638] synthesizing module 'inference_sm_T_2_0_ram' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_sm_T_2_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_sm_T_2_0_ram' (1537#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_sm_T_2_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_sm_T_2_0' (1538#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_sm_T_2_0.v:46]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s.v:10]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_0_rom' (1539#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_0' (1540#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_1_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_1_rom' (1541#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_1' (1542#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_1.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_2_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_2_rom' (1543#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_2' (1544#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_2.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_3_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_3_rom' (1545#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_3.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_3' (1546#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_3.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_4_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_4_rom' (1547#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_4.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_4' (1548#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_4.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_5_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_5_rom' (1549#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_5.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_5' (1550#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_5.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_6_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_6_rom' (1551#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_6.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_6' (1552#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_6.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_7_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_7_rom' (1553#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_7.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_7' (1554#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_7.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_8_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_8_rom' (1555#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_8.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_8' (1556#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_8.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_9_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_9_rom' (1557#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_9.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_9' (1558#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_9.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_10_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_10_rom' (1559#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_10.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_10' (1560#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_10.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_11_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_11_rom' (1561#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_11.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_11' (1562#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_11.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_12_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_12_rom' (1563#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_12.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_12' (1564#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_12.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_13_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_13_rom' (1565#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_13.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_13' (1566#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_13.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_14_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_14_rom' (1567#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_14.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_14' (1568#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_14.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_15_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_15_rom' (1569#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_15.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_15' (1570#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_15.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_16' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_16.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_16_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_16.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_16_rom' (1571#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_16.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_16' (1572#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_16.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_17' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_17.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_17_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_17.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_17_rom' (1573#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_17.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_17' (1574#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_17.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_18' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_18.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_18_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_18.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_18_rom' (1575#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_18.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_18' (1576#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_18.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_19' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_19.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_19_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_19.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_19_rom' (1577#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_19.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_19' (1578#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_19.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_20' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_20.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_20_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_20.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_20_rom' (1579#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_20.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_20' (1580#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_20.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_21' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_21.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_21_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_21.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_21_rom' (1581#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_21.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_21' (1582#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_21.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_22' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_22.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_22_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_22.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_22_rom' (1583#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_22.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_22' (1584#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_22.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_23' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_23.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_23_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_23.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_23_rom' (1585#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_23.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_23' (1586#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_23.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_24' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_24.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_24_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_24.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_24_rom' (1587#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_24.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_24' (1588#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_24.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_25' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_25.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_25_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_25.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_25_rom' (1589#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_25.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_25' (1590#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_25.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_26' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_26.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_26_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_26.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_26_rom' (1591#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_26.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_26' (1592#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_26.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_27' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_27.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_27_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_27.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_27_rom' (1593#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_27.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_27' (1594#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_27.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_28' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_28.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_28_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_28.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_28_rom' (1595#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_28.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_28' (1596#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_28.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_29' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_29.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_29_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_29.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_29_rom' (1597#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_29.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_29' (1598#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_29.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_30' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_30.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_30_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_30.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_30_rom' (1599#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_30.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_30' (1600#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_30.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_31' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_31.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_31_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_31.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_31_rom' (1601#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_31.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_31' (1602#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_31.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_32' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_32.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_32_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_32.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_32_rom' (1603#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_32.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_32' (1604#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_32.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_33' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_33.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_33_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_33.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_33_rom' (1605#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_33.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_33' (1606#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_33.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_34' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_34.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_34_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_34.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_34_rom' (1607#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_34.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_34' (1608#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_34.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_35' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_35.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_35_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_35.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_35_rom' (1609#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_35.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_35' (1610#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_35.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_36' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_36.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_36_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_36.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_36_rom' (1611#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_36.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_36' (1612#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_36.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_37' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_37.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_37_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_37.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_37_rom' (1613#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_37.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_37' (1614#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_37.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_38' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_38.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_38_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_38.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_38_rom' (1615#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_38.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_38' (1616#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_38.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_39' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_39.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_39_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_39.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_39_rom' (1617#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_39.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_39' (1618#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_39.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_40' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_40.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_40_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_40.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_40_rom' (1619#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_40.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_40' (1620#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_40.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_41' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_41.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_41_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_41.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_41_rom' (1621#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_41.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_41' (1622#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_41.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_42' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_42.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_42_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_42.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_42_rom' (1623#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_42.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_42' (1624#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_42.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_43' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_43.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_43_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_43.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_43_rom' (1625#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_43.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_43' (1626#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_43.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_44' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_44.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_44_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_44.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_44_rom' (1627#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_44.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_44' (1628#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_44.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_45' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_45.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_45_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_45.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_45_rom' (1629#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_45.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_45' (1630#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_45.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_46' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_46.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_46_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_46.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_46_rom' (1631#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_46.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_46' (1632#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_46.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_47' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_47.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_47_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_47.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_47_rom' (1633#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_47.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_47' (1634#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_47.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_48' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_48.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_48_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_48.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_48_rom' (1635#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_48.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_48' (1636#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_48.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_49' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_49.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_49_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_49.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_49_rom' (1637#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_49.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_49' (1638#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_49.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_50' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_50.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_50_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_50.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_50_rom' (1639#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_50.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_50' (1640#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_50.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_51' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_51.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_51_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_51.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_51_rom' (1641#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_51.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_51' (1642#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_51.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_52' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_52.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_52_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_52.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_52_rom' (1643#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_52.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_52' (1644#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_52.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_53' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_53.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_53_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_53.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_53_rom' (1645#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_53.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_53' (1646#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_53.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_54' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_54.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_54_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_54.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_54_rom' (1647#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_54.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_54' (1648#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_54.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_55' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_55.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_55_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_55.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_55_rom' (1649#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_55.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_55' (1650#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_55.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_56' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_56.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_56_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_56.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_56_rom' (1651#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_56.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_56' (1652#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_56.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_57' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_57.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_57_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_57.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_57_rom' (1653#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_57.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_57' (1654#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_57.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_58' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_58.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_58_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_58.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_58_rom' (1655#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_58.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_58' (1656#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_58.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_59' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_59.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_59_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_59.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_59_rom' (1657#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_59.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_59' (1658#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_59.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_60' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_60.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_60_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_60.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_60_rom' (1659#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_60.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_60' (1660#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_60.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_61' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_61.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_61_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_61.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_61_rom' (1661#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_61.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_61' (1662#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_61.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_62' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_62.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_62_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_62.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_62_rom' (1663#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_62.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_62' (1664#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_62.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_63' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_63.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_63_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_63.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_63_rom' (1665#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_63.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_63' (1666#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_63.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_64' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_64.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_64_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_64.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_64_rom' (1667#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_64.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_64' (1668#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_64.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_65' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_65.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_65_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_65.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_65_rom' (1669#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_65.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_65' (1670#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_65.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_66' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_66.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_66_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_66.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_66_rom' (1671#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_66.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_66' (1672#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_66.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_67' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_67.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_67_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_67.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_67_rom' (1673#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_67.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_67' (1674#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_67.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_68' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_68.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_68_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_68.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_68_rom' (1675#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_68.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_68' (1676#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_68.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_69' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_69.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_69_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_69.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_69_rom' (1677#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_69.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_69' (1678#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_69.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_70' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_70.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_70_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_70.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_70_rom' (1679#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_70.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_70' (1680#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_70.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_71' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_71.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_71_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_71.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_71_rom' (1681#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_71.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_71' (1682#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_71.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_72' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_72.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_72_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_72.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_72_rom' (1683#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_72.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_72' (1684#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_72.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_73' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_73.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_73_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_73.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_73_rom' (1685#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_73.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_73' (1686#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_73.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_74' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_74.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_74_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_74.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_74_rom' (1687#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_74.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_74' (1688#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_74.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_75' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_75.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_75_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_75.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_75_rom' (1689#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_75.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_75' (1690#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_75.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_76' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_76.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_76_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_76.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_76_rom' (1691#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_76.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_76' (1692#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_76.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_77' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_77.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_77_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_77.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_77_rom' (1693#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_77.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_77' (1694#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_77.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_78' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_78.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_78_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_78.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_78_rom' (1695#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_78.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_78' (1696#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_78.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_79' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_79.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_79_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_79.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_79_rom' (1697#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_79.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_79' (1698#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_79.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_80' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_80.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_80_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_80.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_80_rom' (1699#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_80.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_80' (1700#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_80.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_81' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_81.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_81_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_81.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_81_rom' (1701#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_81.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_81' (1702#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_81.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_82' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_82.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_82_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_82.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_82_rom' (1703#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_82.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_82' (1704#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_82.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_83' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_83.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_mult_1_84_84_10_s_W5_83_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_83.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_83_rom' (1705#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_83.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s_W5_83' (1706#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s_W5_83.v:43]
INFO: [Synth 8-256] done synthesizing module 'inference_mult_1_84_84_10_s' (1707#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_mult_1_84_84_10_s.v:10]
INFO: [Synth 8-638] synthesizing module 'inference_add_1_10_s' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_add_1_10_s.v:10]
INFO: [Synth 8-638] synthesizing module 'inference_add_1_10_s_B5_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_add_1_10_s_B5_0.v:43]
INFO: [Synth 8-638] synthesizing module 'inference_add_1_10_s_B5_0_rom' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_add_1_10_s_B5_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_add_1_10_s_B5_0_rom' (1708#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_add_1_10_s_B5_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'inference_add_1_10_s_B5_0' (1709#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_add_1_10_s_B5_0.v:43]
INFO: [Synth 8-256] done synthesizing module 'inference_add_1_10_s' (1710#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_add_1_10_s.v:10]
INFO: [Synth 8-638] synthesizing module 'inference_softmax_1_10_s' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_softmax_1_10_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'inference_softmax_1_10_s' (1711#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_softmax_1_10_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'inference_sm' (1712#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_sm.v:10]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_0' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_0.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_0_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_0.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_0_shiftReg' (1713#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_0.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_0' (1714#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_0.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_1' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_1_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_1_shiftReg' (1715#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_1' (1716#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_2' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_2.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_2_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_2_shiftReg' (1717#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_2.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_2' (1718#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_2.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_3' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_3.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_3_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_3_shiftReg' (1719#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_3' (1720#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_3.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_4' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_4.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_4_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_4.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_4_shiftReg' (1721#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_4.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_4' (1722#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_4.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_5' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_5.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_5_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_5.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_5_shiftReg' (1723#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_5.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_5' (1724#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_5.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_6' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_6.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_6_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_6_shiftReg' (1725#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_6' (1726#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_6.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_7' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_7.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_7_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_7.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_7_shiftReg' (1727#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_7.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_7' (1728#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_7.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_8' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_8.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_8_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_8.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_8_shiftReg' (1729#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_8.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_8' (1730#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_8.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_9' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_9.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_9_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_9.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_9_shiftReg' (1731#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_9.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_9' (1732#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_9.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_10' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_10.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_10_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_10.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_10_shiftReg' (1733#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_10.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_10' (1734#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_10.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_11' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_11.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_11_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_11.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_11_shiftReg' (1735#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_11.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_11' (1736#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_11.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_12' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_12.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_12_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_12.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_12_shiftReg' (1737#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_12.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_12' (1738#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_12.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_13' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_13.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_13_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_13.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_13_shiftReg' (1739#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_13.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_13' (1740#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_13.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_14' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_14.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_14_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_14.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_14_shiftReg' (1741#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_14.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_14' (1742#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_14.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_15' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_15.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_15_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_15.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_15_shiftReg' (1743#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_15.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_15' (1744#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_15.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_16' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_16.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_16_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_16.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_16_shiftReg' (1745#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_16.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_16' (1746#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_16.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_17' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_17.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_17_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_17.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_17_shiftReg' (1747#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_17.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_17' (1748#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_17.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_18' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_18.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_18_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_18.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_18_shiftReg' (1749#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_18.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_18' (1750#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_18.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_19' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_19.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_19_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_19.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_19_shiftReg' (1751#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_19.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_19' (1752#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_19.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_20' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_20.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_20_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_20.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_20_shiftReg' (1753#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_20.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_20' (1754#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_20.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_21' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_21.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_21_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_21.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_21_shiftReg' (1755#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_21.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_21' (1756#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_21.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_22' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_22.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_22_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_22.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_22_shiftReg' (1757#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_22.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_22' (1758#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_22.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_23' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_23.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_23_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_23.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_23_shiftReg' (1759#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_23.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_23' (1760#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_23.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_24' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_24.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_24_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_24.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_24_shiftReg' (1761#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_24.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_24' (1762#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_24.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_25' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_25.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_25_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_25.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_25_shiftReg' (1763#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_25.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_25' (1764#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_25.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_26' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_26.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_26_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_26.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_26_shiftReg' (1765#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_26.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_26' (1766#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_26.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_27' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_27.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_27_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_27.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_27_shiftReg' (1767#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_27.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_27' (1768#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_27.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_28' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_28.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_28_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_28.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_28_shiftReg' (1769#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_28.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_28' (1770#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_28.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_29' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_29.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_29_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_29.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_29_shiftReg' (1771#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_29.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_29' (1772#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_29.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_30' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_30.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_30_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_30.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_30_shiftReg' (1773#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_30.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_30' (1774#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_30.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_31' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_31.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_31_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_31.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_31_shiftReg' (1775#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_31.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_31' (1776#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_31.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_32' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_32.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_32_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_32.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_32_shiftReg' (1777#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_32.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_32' (1778#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_32.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_33' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_33.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_33_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_33.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_33_shiftReg' (1779#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_33.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_33' (1780#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_33.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_34' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_34.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_34_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_34.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_34_shiftReg' (1781#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_34.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_34' (1782#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_34.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_35' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_35.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_35_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_35.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_35_shiftReg' (1783#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_35.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_35' (1784#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_35.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_36' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_36.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_36_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_36.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_36_shiftReg' (1785#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_36.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_36' (1786#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_36.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_37' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_37.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_37_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_37.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_37_shiftReg' (1787#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_37.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_37' (1788#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_37.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_38' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_38.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_38_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_38.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_38_shiftReg' (1789#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_38.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_38' (1790#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_38.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_39' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_39.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_39_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_39.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_39_shiftReg' (1791#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_39.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_39' (1792#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_39.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_40' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_40.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_40_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_40.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_40_shiftReg' (1793#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_40.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_40' (1794#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_40.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_41' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_41.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_41_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_41.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_41_shiftReg' (1795#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_41.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_41' (1796#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_41.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_42' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_42.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_42_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_42.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_42_shiftReg' (1797#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_42.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_42' (1798#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_42.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_43' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_43.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_43_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_43.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_43_shiftReg' (1799#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_43.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_43' (1800#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_43.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_44' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_44.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_44_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_44.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_44_shiftReg' (1801#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_44.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_44' (1802#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_44.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_45' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_45.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_45_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_45.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_45_shiftReg' (1803#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_45.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_45' (1804#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_45.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_46' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_46.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_46_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_46.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_46_shiftReg' (1805#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_46.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_46' (1806#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_46.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_47' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_47.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_47_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_47.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_47_shiftReg' (1807#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_47.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_47' (1808#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_47.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_48' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_48.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_48_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_48.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_48_shiftReg' (1809#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_48.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_48' (1810#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_48.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_49' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_49.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_49_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_49.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_49_shiftReg' (1811#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_49.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_49' (1812#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_49.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_50' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_50.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_50_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_50.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_50_shiftReg' (1813#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_50.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_50' (1814#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_50.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_51' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_51.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_51_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_51.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_51_shiftReg' (1815#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_51.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_51' (1816#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_51.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_52' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_52.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_52_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_52.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_52_shiftReg' (1817#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_52.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_52' (1818#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_52.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_53' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_53.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_53_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_53.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_53_shiftReg' (1819#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_53.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_53' (1820#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_53.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_54' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_54.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_54_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_54.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_54_shiftReg' (1821#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_54.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_54' (1822#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_54.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_55' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_55.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_55_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_55.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_55_shiftReg' (1823#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_55.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_55' (1824#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_55.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_56' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_56.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_56_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_56.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_56_shiftReg' (1825#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_56.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_56' (1826#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_56.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_57' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_57.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_57_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_57.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_57_shiftReg' (1827#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_57.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_57' (1828#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_57.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_58' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_58.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_58_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_58.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_58_shiftReg' (1829#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_58.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_58' (1830#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_58.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_59' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_59.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_59_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_59.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_59_shiftReg' (1831#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_59.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_59' (1832#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_59.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_60' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_60.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_60_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_60.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_60_shiftReg' (1833#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_60.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_60' (1834#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_60.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_61' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_61.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_61_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_61.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_61_shiftReg' (1835#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_61.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_61' (1836#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_61.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_62' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_62.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_62_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_62.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_62_shiftReg' (1837#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_62.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_62' (1838#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_62.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_63' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_63.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_63_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_63.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_63_shiftReg' (1839#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_63.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_63' (1840#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_63.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_64' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_64.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_64_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_64.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_64_shiftReg' (1841#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_64.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_64' (1842#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_64.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_65' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_65.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_65_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_65.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_65_shiftReg' (1843#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_65.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_65' (1844#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_65.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_66' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_66.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_66_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_66.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_66_shiftReg' (1845#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_66.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_66' (1846#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_66.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_67' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_67.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_67_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_67.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_67_shiftReg' (1847#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_67.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_67' (1848#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_67.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_68' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_68.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_68_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_68.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_68_shiftReg' (1849#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_68.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_68' (1850#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_68.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_69' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_69.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_69_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_69.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_69_shiftReg' (1851#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_69.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_69' (1852#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_69.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_70' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_70.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_70_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_70.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_70_shiftReg' (1853#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_70.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_70' (1854#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_70.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_71' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_71.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_71_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_71.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_71_shiftReg' (1855#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_71.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_71' (1856#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_71.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_72' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_72.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_72_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_72.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_72_shiftReg' (1857#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_72.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_72' (1858#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_72.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_73' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_73.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_73_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_73.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_73_shiftReg' (1859#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_73.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_73' (1860#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_73.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_74' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_74.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_74_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_74.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_74_shiftReg' (1861#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_74.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_74' (1862#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_74.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_75' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_75.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_75_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_75.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_75_shiftReg' (1863#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_75.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_75' (1864#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_75.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_76' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_76.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_76_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_76.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_76_shiftReg' (1865#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_76.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_76' (1866#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_76.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_77' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_77.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_77_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_77.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_77_shiftReg' (1867#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_77.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_77' (1868#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_77.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_78' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_78.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_78_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_78.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_78_shiftReg' (1869#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_78.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_78' (1870#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_78.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_79' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_79.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_79_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_79.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_79_shiftReg' (1871#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_79.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_79' (1872#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_79.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_80' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_80.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_80_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_80.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_80_shiftReg' (1873#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_80.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_80' (1874#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_80.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_81' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_81.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_81_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_81.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_81_shiftReg' (1875#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_81.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_81' (1876#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_81.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_82' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_82.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_82_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_82.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_82_shiftReg' (1877#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_82.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_82' (1878#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_82.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_83' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_83.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_83_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_83.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_83_shiftReg' (1879#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_83.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_83' (1880#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_83.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_84' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_84.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_84_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_84.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_84_shiftReg' (1881#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_84.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_84' (1882#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_84.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_85' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_85.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_85_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_85.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_85_shiftReg' (1883#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_85.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_85' (1884#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_85.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_86' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_86.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_86_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_86.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_86_shiftReg' (1885#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_86.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_86' (1886#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_86.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_87' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_87.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_87_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_87.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_87_shiftReg' (1887#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_87.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_87' (1888#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_87.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_88' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_88.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_88_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_88.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_88_shiftReg' (1889#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_88.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_88' (1890#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_88.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_89' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_89.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_89_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_89.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_89_shiftReg' (1891#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_89.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_89' (1892#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_89.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_90' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_90.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_90_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_90.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_90_shiftReg' (1893#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_90.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_90' (1894#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_90.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_91' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_91.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_91_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_91.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_91_shiftReg' (1895#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_91.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_91' (1896#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_91.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_92' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_92.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_92_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_92.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_92_shiftReg' (1897#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_92.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_92' (1898#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_92.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_93' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_93.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_93_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_93.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_93_shiftReg' (1899#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_93.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_93' (1900#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_93.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_94' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_94.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_94_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_94.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_94_shiftReg' (1901#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_94.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_94' (1902#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_94.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_95' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_95.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_95_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_95.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_95_shiftReg' (1903#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_95.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_95' (1904#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_95.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_96' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_96.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_96_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_96.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_96_shiftReg' (1905#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_96.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_96' (1906#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_96.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_97' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_97.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_97_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_97.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_97_shiftReg' (1907#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_97.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_97' (1908#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_97.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_98' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_98.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_98_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_98.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_98_shiftReg' (1909#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_98.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_98' (1910#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_98.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_99' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_99.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_99_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_99.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_99_shiftReg' (1911#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_99.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_99' (1912#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_99.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_100' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_100.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_100_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_100.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_100_shiftReg' (1913#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_100.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_100' (1914#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_100.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_101' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_101.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_101_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_101.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_101_shiftReg' (1915#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_101.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_101' (1916#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_101.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_102' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_102.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_102_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_102.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_102_shiftReg' (1917#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_102.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_102' (1918#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_102.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_103' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_103.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_103_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_103.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_103_shiftReg' (1919#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_103.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_103' (1920#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_103.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_104' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_104.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_104_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_104.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_104_shiftReg' (1921#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_104.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_104' (1922#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_104.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_105' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_105.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_105_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_105.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_105_shiftReg' (1923#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_105.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_105' (1924#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_105.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_106' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_106.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_106_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_106.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_106_shiftReg' (1925#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_106.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_106' (1926#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_106.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_107' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_107.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_107_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_107.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_107_shiftReg' (1927#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_107.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_107' (1928#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_107.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_108' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_108.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_108_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_108.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_108_shiftReg' (1929#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_108.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_108' (1930#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_108.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_109' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_109.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_109_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_109.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_109_shiftReg' (1931#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_109.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_109' (1932#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_109.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_110' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_110.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_110_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_110.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_110_shiftReg' (1933#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_110.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_110' (1934#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_110.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_111' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_111.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_111_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_111.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_111_shiftReg' (1935#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_111.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_111' (1936#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_111.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_112' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_112.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_112_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_112.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_112_shiftReg' (1937#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_112.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_112' (1938#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_112.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_113' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_113.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_113_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_113.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_113_shiftReg' (1939#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_113.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_113' (1940#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_113.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_114' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_114.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_114_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_114.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_114_shiftReg' (1941#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_114.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_114' (1942#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_114.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_115' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_115.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_115_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_115.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_115_shiftReg' (1943#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_115.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_115' (1944#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_115.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_116' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_116.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_116_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_116.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_116_shiftReg' (1945#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_116.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_116' (1946#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_116.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_117' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_117.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_117_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_117.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_117_shiftReg' (1947#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_117.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_117' (1948#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_117.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_118' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_118.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_118_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_118.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_118_shiftReg' (1949#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_118.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_118' (1950#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_118.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_119' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_119.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_inference_fcIn_0_119_shiftReg' [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_119.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_119_shiftReg' (1951#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_119.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_inference_fcIn_0_119' (1952#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/FIFO_inference_fcIn_0_119.v:45]
INFO: [Synth 8-256] done synthesizing module 'inference' (1953#1) [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference.v:12]
INFO: [Synth 8-256] done synthesizing module 'VC709_Gen3x4If128' (1954#1) [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/VC709_Gen3x4If128.v:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:19 ; elapsed = 00:03:22 . Memory (MB): peak = 4489.188 ; gain = 3649.145 ; free physical = 11193 ; free virtual = 58085
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin valid_shiftreg_inst:RST_IN to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/rxr_engine_ultrascale.v:379]
WARNING: [Synth 8-3295] tying undriven pin packet_valid_reg:WR_DATA[0] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_data_fifo.v:268]
WARNING: [Synth 8-3295] tying undriven pin \gen_data_input_regs[0].packet_valid_register :WR_DATA[0] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:477]
WARNING: [Synth 8-3295] tying undriven pin \gen_data_input_regs[1].packet_valid_register :WR_DATA[0] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:477]
WARNING: [Synth 8-3295] tying undriven pin \gen_data_input_regs[2].packet_valid_register :WR_DATA[0] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:477]
WARNING: [Synth 8-3295] tying undriven pin \gen_data_input_regs[3].packet_valid_register :WR_DATA[0] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_alignment_pipeline.v:477]
INFO: [Synth 8-3295] tying undriven pin MANT_DEL:D[0] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49382]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[31] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[30] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[29] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[28] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[27] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[26] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[25] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[24] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[23] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[22] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[21] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[20] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[19] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[18] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[17] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[16] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[15] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[14] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[13] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[12] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[11] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[10] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[9] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[8] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[6] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[5] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[4] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[3] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[2] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[1] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[0] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin i_calculate_Xf:b[33] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79273]
INFO: [Synth 8-3295] tying undriven pin i_res_exp:b[8] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79614]
INFO: [Synth 8-3295] tying undriven pin i_Xi_gt_bias_sub1:A[8] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79712]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[16] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[15] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[14] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[13] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[12] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[11] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[10] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[9] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[8] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[7] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[6] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[15] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[14] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[13] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[12] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[11] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[10] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[9] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[8] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[7] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[6] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[5] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[4] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[3] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[2] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[1] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[0] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :D_IN[16] to constant 0 [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:79380]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:46 ; elapsed = 00:03:51 . Memory (MB): peak = 4489.188 ; gain = 3649.145 ; free physical = 11156 ; free virtual = 58047
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 39586 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_1_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U28/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_1_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U29/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_1_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U30/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_1_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U31/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U134/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U135/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U136/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U137/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U138/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U139/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U140/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U141/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U142/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U143/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U144/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U421/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U422/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U423/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U424/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U425/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U426/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U427/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U428/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U429/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U430/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U431/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U432/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U433/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U434/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U435/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U436/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U437/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U438/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U439/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U440/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U441/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U442/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U443/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U444/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U445/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U446/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U447/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U448/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U449/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U450/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U451/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U452/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U453/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U454/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U455/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U456/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U457/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U458/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U459/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U460/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U461/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U462/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U463/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U464/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U465/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U466/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U467/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U468/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U469/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U470/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U471/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U472/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U473/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U474/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U475/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U476/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U477/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U478/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U479/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U480/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U481/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U482/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U483/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U484/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U485/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U486/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U487/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U488/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U489/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U490/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U491/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U492/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U493/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U494/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U495/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U496/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U497/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U498/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U499/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U500/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U501/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U502/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U503/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U504/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'm0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U505/inference_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.srcs/sources_1/ip/inference_ap_fcmp_0_no_dsp_32/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
INFO: [Common 17-14] Message 'Constraints 18-549' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.runs/synth_1/.Xil/Vivado-28116-archetype/dcp/PCIeGen3x4If128_in_context.xdc] for cell 'pcie3_7x_0_i'
Finished Parsing XDC File [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.runs/synth_1/.Xil/Vivado-28116-archetype/dcp/PCIeGen3x4If128_in_context.xdc] for cell 'pcie3_7x_0_i'
Parsing XDC File [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/constr/VC709_Gen3x4If128.xdc]
Finished Parsing XDC File [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/constr/VC709_Gen3x4If128.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/constr/VC709_Gen3x4If128.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VC709_Gen3x4If128_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VC709_Gen3x4If128_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.runs/synth_1/dont_touch.xdc]
get_cells: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 13980.586 ; gain = 126.000 ; free physical = 3029 ; free virtual = 49961
get_cells: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 13980.586 ; gain = 0.000 ; free physical = 3029 ; free virtual = 49961
get_cells: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 13980.586 ; gain = 0.000 ; free physical = 3028 ; free virtual = 49960
get_cells: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 13980.586 ; gain = 0.000 ; free physical = 3028 ; free virtual = 49960
get_cells: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 13980.586 ; gain = 0.000 ; free physical = 3029 ; free virtual = 49960
Finished Parsing XDC File [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/prj/VC709_Gen3x4If128.runs/synth_1/dont_touch.xdc]
write_xdc: Time (s): cpu = 00:00:35 ; elapsed = 00:00:05 . Memory (MB): peak = 14028.586 ; gain = 48.000 ; free physical = 2950 ; free virtual = 49881
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3121 instances were transformed.
  FDE => FDRE: 3121 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 14269.141 ; gain = 32.000 ; free physical = 2714 ; free virtual = 49635
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28649 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:13:01 ; elapsed = 00:11:29 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 2659 ; free virtual = 49580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:13:01 ; elapsed = 00:11:29 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 2659 ; free virtual = 49580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_1_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U28/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_1_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U29/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_1_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U30/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_1_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U31/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_1_U0/inference_fcmp_32ns_32ns_1_1_U36/inference_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_1_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U32/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_1_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U33/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_1_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U34/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_1_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U35/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U134/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U135/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U136/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U137/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U138/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U139/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U140/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U141/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U142/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U143/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U144/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fcmp_32ns_32ns_1_1_U155/inference_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U145/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U146/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U147/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U148/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U149/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U150/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U151/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U152/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U153/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_2_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U154/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U421/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U422/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U423/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U424/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U425/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U426/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U427/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U428/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U429/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U430/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U431/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U432/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U433/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U434/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U435/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U436/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U437/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U438/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U439/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U440/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U441/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U442/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U443/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U444/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U445/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U446/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U447/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U448/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U449/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U450/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U451/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U452/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U453/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U454/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U455/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U456/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U457/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U458/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U459/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U460/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U461/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U462/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U463/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U464/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U465/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U466/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U467/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U468/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U469/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U470/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U471/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U472/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U473/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U474/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U475/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U476/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U477/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U478/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U479/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U480/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U481/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U482/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U483/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U484/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U485/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U486/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U487/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U488/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U489/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U490/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U491/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U492/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U493/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U494/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U495/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U496/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U497/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U498/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U499/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U500/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U501/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U502/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U503/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U504/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U505/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U506/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U507/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U508/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U509/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U510/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U511/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U512/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U513/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U514/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U515/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U516/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U517/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U518/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U519/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U520/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U521/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U522/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U523/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U524/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U525/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U526/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U527/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U528/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U529/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U530/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U531/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U532/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U533/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U534/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U535/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U536/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U537/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U538/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U539/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U540/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U541/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U542/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U543/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U544/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U545/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U546/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U547/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U548/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U549/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U550/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U551/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U552/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U553/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U554/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fcmp_32ns_32ns_1_1_U689/inference_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U555/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U556/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U557/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U558/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U559/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U560/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U561/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U562/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U563/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U564/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U565/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U566/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U567/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U568/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U569/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U570/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U571/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U572/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U573/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U574/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U575/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U576/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U577/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U578/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U579/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U580/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U581/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U582/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U583/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U584/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U585/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U586/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U587/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U588/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U589/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U590/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U591/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U592/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U593/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U594/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U595/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U596/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U597/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U598/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U599/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U600/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U601/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U602/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U603/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U604/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U605/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U606/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U607/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U608/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U609/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U610/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U611/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U612/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U613/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U614/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U615/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U616/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U617/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U618/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U619/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U620/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U621/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U622/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U623/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U624/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U625/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U626/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U627/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U628/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U629/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U630/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U631/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U632/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U633/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U634/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U635/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U636/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U637/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U638/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U639/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U640/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U641/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U642/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U643/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U644/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U645/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U646/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U647/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U648/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U649/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U650/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U651/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U652/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U653/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U654/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U655/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U656/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U657/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U658/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U659/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U660/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U661/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U662/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U663/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U664/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U665/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U666/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U667/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U668/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U669/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U670/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U671/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U672/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U673/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U674/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U675/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U676/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U677/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U678/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U679/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U680/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U681/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U682/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U683/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U684/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U685/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U686/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U687/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_conv2d_U0/inference_fmul_32ns_32ns_32_2_max_dsp_U688/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_add_1_84_s_fu_1885/inference_fadd_32ns_32ns_32_4_full_dsp_U1664/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1180/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1181/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1182/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1183/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1184/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1185/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1186/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1187/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1188/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1189/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1190/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1191/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1192/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1193/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1194/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1195/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1196/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1197/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1198/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1199/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1200/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1201/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1202/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1203/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1204/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1205/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1206/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1207/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1208/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1209/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1210/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1211/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1212/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1213/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1214/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1215/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1216/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1217/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1218/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1219/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1220/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1221/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1222/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1223/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1224/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1225/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1226/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1227/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1228/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1229/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1230/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1231/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1232/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1233/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1234/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1235/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1236/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1237/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1238/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1239/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1240/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1241/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1242/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1243/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1244/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1245/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1246/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1247/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1248/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1249/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1250/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1251/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1252/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1253/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1254/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1255/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1256/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1257/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1258/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1259/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1260/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1261/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1262/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1263/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1264/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1265/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1266/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1267/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1268/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1269/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1270/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1271/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1272/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1273/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1274/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1275/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1276/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1277/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1278/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1279/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1280/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1281/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1282/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1283/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1284/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1285/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1286/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1287/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1288/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1289/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1290/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1291/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1292/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1293/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1294/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1295/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1296/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1297/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1298/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fadd_32ns_32ns_32_4_full_dsp_U1299/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1300/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1301/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1302/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1303/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1304/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1305/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1306/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1307/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1308/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1309/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1310/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1311/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1312/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1313/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1314/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1315/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1316/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1317/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1318/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1319/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1320/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1321/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1322/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1323/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1324/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1325/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1326/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1327/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1328/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1329/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1330/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1331/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1332/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1333/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1334/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1335/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1336/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1337/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1338/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1339/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1340/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1341/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1342/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1343/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1344/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1345/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1346/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1347/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1348/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1349/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1350/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1351/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1352/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1353/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1354/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1355/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1356/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1357/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1358/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1359/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1360/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1361/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1362/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1363/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1364/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1365/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1366/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1367/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1368/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1369/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1370/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1371/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1372/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1373/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1374/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1375/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1376/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1377/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1378/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1379/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1380/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1381/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1382/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1383/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1384/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1385/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1386/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1387/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1388/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1389/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1390/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1391/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1392/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1393/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1394/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1395/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1396/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1397/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1398/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1399/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1400/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1401/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1402/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1403/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1404/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1405/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1406/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1407/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1408/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1409/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1410/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1411/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1412/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1413/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1414/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1415/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1416/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1417/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1418/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/grp_inference_mult_1_120_120_84_s_fu_1393/inference_fmul_32ns_32ns_32_2_max_dsp_U1419/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U1675/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U1676/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U1677/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/inference_fadd_32ns_32ns_32_4_full_dsp_U1678/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/inference_fdiv_32ns_32ns_32_8_U1679/inference_ap_fdiv_6_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/inference_fdiv_32ns_32ns_32_8_U1680/inference_ap_fdiv_6_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/inference_fdiv_32ns_32ns_32_8_U1681/inference_ap_fdiv_6_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/inference_fdiv_32ns_32ns_32_8_U1682/inference_ap_fdiv_6_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/inference_fexp_32ns_32ns_32_6_full_dsp_U1683/inference_ap_fexp_4_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/inference_fexp_32ns_32ns_32_6_full_dsp_U1684/inference_ap_fexp_4_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/inference_fexp_32ns_32ns_32_6_full_dsp_U1685/inference_ap_fexp_4_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_fc_U0/inference_fexp_32ns_32ns_32_6_full_dsp_U1686/inference_ap_fexp_4_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_maxPoolNxN_1_U0/inference_fcmp_32ns_32ns_1_1_U100/inference_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_maxPoolNxN_1_U0/inference_fcmp_32ns_32ns_1_1_U101/inference_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_maxPoolNxN_1_U0/inference_fcmp_32ns_32ns_1_1_U102/inference_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_maxPoolNxN_1_U0/inference_fcmp_32ns_32ns_1_1_U103/inference_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_maxPoolNxN_U0/inference_fcmp_32ns_32ns_1_1_U335/inference_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_maxPoolNxN_U0/inference_fcmp_32ns_32ns_1_1_U336/inference_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_maxPoolNxN_U0/inference_fcmp_32ns_32ns_1_1_U337/inference_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_maxPoolNxN_U0/inference_fcmp_32ns_32ns_1_1_U338/inference_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_sm_U0/grp_inference_add_1_10_s_fu_416/inference_fadd_32ns_32ns_32_4_full_dsp_U1920/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_sm_U0/grp_inference_mult_1_84_84_10_s_fu_228/inference_fadd_32ns_32ns_32_4_full_dsp_U1812/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_sm_U0/grp_inference_mult_1_84_84_10_s_fu_228/inference_fadd_32ns_32ns_32_4_full_dsp_U1813/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_sm_U0/grp_inference_mult_1_84_84_10_s_fu_228/inference_fadd_32ns_32ns_32_4_full_dsp_U1814/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_sm_U0/grp_inference_mult_1_84_84_10_s_fu_228/inference_fadd_32ns_32ns_32_4_full_dsp_U1815/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_sm_U0/grp_inference_mult_1_84_84_10_s_fu_228/inference_fadd_32ns_32ns_32_4_full_dsp_U1816/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_sm_U0/grp_inference_mult_1_84_84_10_s_fu_228/inference_fadd_32ns_32ns_32_4_full_dsp_U1817/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_sm_U0/grp_inference_mult_1_84_84_10_s_fu_228/inference_fadd_32ns_32ns_32_4_full_dsp_U1818/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_sm_U0/grp_inference_mult_1_84_84_10_s_fu_228/inference_fadd_32ns_32ns_32_4_full_dsp_U1819/inference_ap_fadd_2_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_sm_U0/grp_inference_mult_1_84_84_10_s_fu_228/inference_fmul_32ns_32ns_32_2_max_dsp_U1820/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_sm_U0/grp_inference_mult_1_84_84_10_s_fu_228/inference_fmul_32ns_32ns_32_2_max_dsp_U1821/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_sm_U0/grp_inference_mult_1_84_84_10_s_fu_228/inference_fmul_32ns_32ns_32_2_max_dsp_U1822/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_sm_U0/grp_inference_mult_1_84_84_10_s_fu_228/inference_fmul_32ns_32ns_32_2_max_dsp_U1823/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_sm_U0/grp_inference_mult_1_84_84_10_s_fu_228/inference_fmul_32ns_32ns_32_2_max_dsp_U1824/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_sm_U0/grp_inference_mult_1_84_84_10_s_fu_228/inference_fmul_32ns_32ns_32_2_max_dsp_U1825/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_sm_U0/grp_inference_mult_1_84_84_10_s_fu_228/inference_fmul_32ns_32ns_32_2_max_dsp_U1826/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_sm_U0/grp_inference_mult_1_84_84_10_s_fu_228/inference_fmul_32ns_32ns_32_2_max_dsp_U1827/inference_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m0_inference/inference_sm_U0/grp_inference_softmax_1_10_s_fu_430/inference_fcmp_32ns_32ns_1_1_U1930/inference_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:13:48 ; elapsed = 00:12:17 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 2642 ; free virtual = 49564
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_data_fifo.v:315]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/reorder_queue_input.v:213]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/reorder_queue_input.v:203]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/recv_credit_flow_ctrl.v:98]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/recv_credit_flow_ctrl.v:98]
INFO: [Synth 8-5545] ROM "rState0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'rCapChnl_reg' and it is trimmed from '6' to '4' bits. [/home/sakthi/lib_convnet/RIFFA_BUILDER/user/Output/FPGA_PRJ/hdl/riffa_hdl/tx_multiplexer_128.v:227]
INFO: [Synth 8-5546] ROM "TXR_META_LDWBE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_rRdAck" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rWrAck" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rIsWr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rCapChnl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "_rDelay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rCopyBufWords" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rUseInit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rOffLast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rStarted" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rTxErrd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rCopyBufWords" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rUseInit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'stat_reg' in module 'riffa_gpio'
INFO: [Synth 8-5544] ROM "stat" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpio_rdata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CHNL_TX_LAST" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chnl_rx_pending" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'stat_reg' in module 'riffa_axis_m'
INFO: [Synth 8-802] inferred FSM for state register 'stat_reg' in module 'riffa_axis_s'
INFO: [Synth 8-5546] ROM "buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "stat" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '5' to '4' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_5ns_4ns_5_9.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '5' to '4' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_5ns_4ns_5_9.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '5' to '4' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_5ns_4ns_5_9.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '5' to '4' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_5ns_4ns_5_9.v:52]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_i_i_fu_481_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '7' to '6' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_7ns_4ns_7_11.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '7' to '6' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_7ns_4ns_7_11.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '7' to '6' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_7ns_4ns_7_11.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '7' to '6' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_7ns_4ns_7_11.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '7' to '6' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_7ns_4ns_7_11.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '7' to '6' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_7ns_4ns_7_11.v:52]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:6023]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:6057]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:6055]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:6053]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:6051]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:8807]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:8807]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1108_reg_16517_reg' and it is trimmed from '12' to '11' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:4440]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1028_reg_12264_reg' and it is trimmed from '6' to '5' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:4933]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1027_reg_12259_reg' and it is trimmed from '7' to '6' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:4932]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_976_reg_13882_reg' and it is trimmed from '6' to '5' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:4644]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_974_reg_13875_reg' and it is trimmed from '6' to '5' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:4643]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_985_reg_13895_reg' and it is trimmed from '6' to '5' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:4646]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_983_reg_13889_reg' and it is trimmed from '6' to '5' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:4645]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_992_reg_13908_reg' and it is trimmed from '6' to '5' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:4648]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_990_reg_13901_reg' and it is trimmed from '6' to '5' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:4647]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1004_reg_11484_reg' and it is trimmed from '6' to '5' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:4865]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1003_reg_11477_reg' and it is trimmed from '6' to '5' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:4864]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_998_reg_12297_reg' and it is trimmed from '6' to '5' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:5200]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_997_reg_12289_reg' and it is trimmed from '6' to '5' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:5199]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:8807]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_8064_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_8044_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_8026_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_11002_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_8064_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_8044_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_8026_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_11002_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '4' to '3' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_4ns_4ns_4_8.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '4' to '3' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_4ns_4ns_4_8.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '4' to '3' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_urem_4ns_4ns_4_8.v:52]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2898]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:3008]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2898]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:3008]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_140_reg_4004_reg' and it is trimmed from '8' to '7' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:1070]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_37_reg_3571_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:1144]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_10_reg_3558_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:1142]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2898]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:3008]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "cond_fu_1316_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1028_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cond1_fu_1378_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs34_fu_3357_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs3_fu_2495_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs41_fu_3451_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs6_fu_1593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs20_fu_2873_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs27_fu_2963_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs32_fu_3053_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_2109_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs39_fu_3143_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs5_fu_1410_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs9_fu_1521_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs8_fu_1611_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs4_fu_2513_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs13_fu_2603_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs18_fu_2693_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs25_fu_2783_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_2127_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs11_fu_2217_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs30_fu_2307_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs37_fu_2397_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs16_fu_1821_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs23_fu_1911_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cond_fu_1316_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1028_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cond1_fu_1378_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs34_fu_3357_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs3_fu_2495_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs41_fu_3451_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs6_fu_1593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs20_fu_2873_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs27_fu_2963_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs32_fu_3053_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_2109_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs39_fu_3143_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs5_fu_1410_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs9_fu_1521_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs8_fu_1611_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs4_fu_2513_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs13_fu_2603_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs18_fu_2693_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs25_fu_2783_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_2127_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs11_fu_2217_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs30_fu_2307_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs37_fu_2397_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs16_fu_1821_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs23_fu_1911_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Common 17-14] Message 'Synth 8-5542' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:16829]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:16827]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:16825]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:16823]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:16821]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:16819]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:16863]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:16861]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:16859]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:16857]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:16855]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:16853]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it40_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11510]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it39_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11508]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it38_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11507]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it37_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11506]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it36_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11505]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it35_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11504]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it34_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11503]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it33_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11502]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it32_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11501]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it31_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11500]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it30_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11499]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it29_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11497]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it28_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11496]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it27_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11495]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it26_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11494]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it25_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11493]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it24_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11492]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it23_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11491]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it22_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11490]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it21_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11489]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it20_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11488]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it19_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11486]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it18_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11485]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it17_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11484]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it16_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11483]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it15_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11482]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it14_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11481]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it13_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11480]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it12_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11479]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it11_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11478]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it10_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11477]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it9_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11477]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it8_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11514]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it7_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11513]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it6_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11512]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it5_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11511]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it4_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11509]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it3_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11498]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it2_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11487]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_969_reg_20568_pp0_it1_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11476]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_969_reg_20568_reg' and it is trimmed from '11' to '10' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12731]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_reg_19835_pp0_it1_reg' and it is trimmed from '5' to '4' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:11516]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_19835_reg' and it is trimmed from '5' to '4' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12732]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_747_reg_20677_reg' and it is trimmed from '8' to '7' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12252]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_745_reg_20663_reg' and it is trimmed from '8' to '7' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12251]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_749_reg_21173_reg' and it is trimmed from '8' to '7' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12479]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_743_reg_20184_reg' and it is trimmed from '8' to '7' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12722]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_741_reg_20170_reg' and it is trimmed from '8' to '7' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12721]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_739_reg_21168_reg' and it is trimmed from '7' to '6' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12478]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_798_reg_20830_reg' and it is trimmed from '8' to '7' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12254]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_795_reg_20816_reg' and it is trimmed from '8' to '7' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12253]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_801_reg_21197_reg' and it is trimmed from '8' to '7' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12481]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_792_reg_20219_reg' and it is trimmed from '8' to '7' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12724]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_789_reg_20205_reg' and it is trimmed from '8' to '7' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12723]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_786_reg_21192_reg' and it is trimmed from '7' to '6' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12480]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_844_reg_20983_reg' and it is trimmed from '8' to '7' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12256]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_841_reg_20969_reg' and it is trimmed from '8' to '7' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12255]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_847_reg_21221_reg' and it is trimmed from '8' to '7' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12483]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_838_reg_20254_reg' and it is trimmed from '8' to '7' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12726]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_835_reg_20240_reg' and it is trimmed from '8' to '7' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12725]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_832_reg_21216_reg' and it is trimmed from '7' to '6' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12482]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_890_reg_21016_reg' and it is trimmed from '8' to '7' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12258]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_887_reg_21002_reg' and it is trimmed from '8' to '7' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12257]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_893_reg_21365_reg' and it is trimmed from '8' to '7' bits. [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_2.v:12485]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_9531_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_10309_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_10321_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_9569_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_9549_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp_fu_10297_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_10333_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_16372_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_9531_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_10309_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_10321_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_9569_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_9549_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp_fu_10297_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_10333_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_16372_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_2370_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_2370_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_179_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_248_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_235_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_222_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_185_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_173_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_259_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_246_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_233_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                             0000
                   ST_RX |                              001 |                             0001
               ST_RX_END |                              010 |                             0010
            ST_GIO_WRITE |                              011 |                             0011
             ST_GIO_READ |                              100 |                             0100
         ST_GIO_READ_END |                              101 |                             0101
             ST_TX_START |                              110 |                             0110
                   ST_TX |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stat_reg' using encoding 'sequential' in module 'riffa_gpio'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                             0001 |                             0000
                   ST_RX |                             0010 |                             0001
               ST_RX_END |                             0100 |                             0010
                  iSTATE |                             1000 |                             1111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stat_reg' using encoding 'one-hot' in module 'riffa_axis_m'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                             0000
               ST_TX_REQ |                               01 |                             0001
                   ST_TX |                               10 |                             0010
               ST_TX_END |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stat_reg' using encoding 'sequential' in module 'riffa_axis_s'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 02:32:32 ; elapsed = 02:31:14 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 2765 ; free virtual = 49723
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'm0_inference/inference_conv2d_1_U0/inference_urem_5ns_4ns_5_9_U39' (inference_urem_5ns_4ns_5_9) to 'm0_inference/inference_conv2d_1_U0/inference_urem_5ns_4ns_5_9_U40'
INFO: [Synth 8-223] decloning instance 'm0_inference/inference_conv2d_1_U0/inference_urem_5ns_4ns_5_9_U39' (inference_urem_5ns_4ns_5_9) to 'm0_inference/inference_conv2d_1_U0/inference_urem_5ns_4ns_5_9_U41'

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |channel                             |           3|     33608|
|2     |riffa__GC0                          |           1|     16788|
|3     |riffa_wrapper_vc709__GC0            |           1|     13451|
|4     |inference_conv2d_1__GB0             |           1|     50624|
|5     |inference_conv2d_1__GB1             |           1|     19666|
|6     |inference_conv2d_1__GB2             |           1|     26456|
|7     |inference_conv2d_1__GB3             |           1|     49345|
|8     |inference_conv2d_1__GB4             |           1|     13019|
|9     |inference_conv2d_2__GB0             |           1|     34824|
|10    |inference_conv2d_2__GB1             |           1|     16530|
|11    |inference_conv2d_2__GB2             |           1|     33362|
|12    |inference_conv2d_2__GB3             |           1|     20809|
|13    |inference_conv2d_2__GB4             |           1|     37397|
|14    |inference_conv2d_2__GB5             |           1|     12536|
|15    |inference_conv2d_2__GB6             |           1|     40999|
|16    |inference_conv2d_2__GB7             |           1|     25398|
|17    |inference_conv2d_2__GB8             |           1|     18771|
|18    |inference_conv2d_2__GB9             |           1|     20757|
|19    |inference_conv2d_2__GB10            |           1|     29730|
|20    |inference_conv2d__GB0               |           1|   3708887|
|21    |inference_mult_1_120_120_84_s__GB0  |           1|     23002|
|22    |inference_mult_1_120_120_84_s__GB1  |           1|     21295|
|23    |inference_mult_1_120_120_84_s__GB2  |           1|     23002|
|24    |inference_mult_1_120_120_84_s__GB3  |           1|     29650|
|25    |inference_mult_1_120_120_84_s__GB4  |           1|     29510|
|26    |inference_mult_1_120_120_84_s__GB5  |           1|      9858|
|27    |inference_mult_1_120_120_84_s__GB6  |           1|     11501|
|28    |inference_mult_1_120_120_84_s__GB7  |           1|     13144|
|29    |inference_mult_1_120_120_84_s__GB8  |           1|     16494|
|30    |inference_mult_1_120_120_84_s__GB9  |           1|       976|
|31    |inference_mult_1_120_120_84_s__GB10 |           1|     22493|
|32    |inference_fc__GCB0                  |           1|     16855|
|33    |inference_fc__GCB1                  |           1|     15040|
|34    |inference_mult_1_84_84_10_s__GB0    |           1|     33262|
|35    |inference_mult_1_84_84_10_s__GB1    |           1|     23510|
|36    |inference_mult_1_84_84_10_s__GB2    |           1|     15277|
|37    |inference_mult_1_84_84_10_s__GB3    |           1|     23863|
|38    |inference_sm__GC0                   |           1|      2832|
|39    |inference__GCB0                     |           1|     25903|
|40    |inference__GCB1                     |           1|     15200|
|41    |inference__GCB2                     |           1|      9960|
|42    |inference__GCB3                     |           1|     32064|
|43    |inference__GCB4                     |           1|     16929|
|44    |VC709_Gen3x4If128__GC0              |           1|     15739|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 02:33:48 ; elapsed = 02:32:31 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 2581 ; free virtual = 49538
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "rState0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port M_AXIS_CQ_TREADY driven by constant 1
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port M_AXIS_RC_TREADY driven by constant 1
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[32] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[31] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[30] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[29] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[28] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[27] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[26] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[25] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[24] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[23] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[22] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[21] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[20] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[19] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[18] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[17] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[16] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[15] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[14] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[13] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[12] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[11] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[10] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[9] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[8] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[7] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[6] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[5] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[4] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[3] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[2] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[1] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port S_AXIS_CC_TUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port RXC_DATA_START_OFFSET[1] driven by constant 1
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port RXC_DATA_START_OFFSET[0] driven by constant 1
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port RXC_META_LDWBE[3] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port RXC_META_LDWBE[2] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port RXC_META_LDWBE[1] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port RXC_META_LDWBE[0] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port RXC_META_FDWBE[3] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port RXC_META_FDWBE[2] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port RXC_META_FDWBE[1] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port RXC_META_FDWBE[0] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port RXR_DATA_START_OFFSET[1] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port RXR_DATA_START_OFFSET[0] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port RXR_META_ADDR[1] driven by constant 0
WARNING: [Synth 8-3917] design riffa_wrapper_vc709__GC0 has port RXR_META_ADDR[0] driven by constant 0
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TKEEP[3]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TKEEP[2]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TKEEP[1]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TKEEP[0]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[84]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[83]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[82]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[81]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[80]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[79]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[78]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[77]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[76]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[75]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[74]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[73]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[72]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[71]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[70]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[69]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[68]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[67]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[66]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[65]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[64]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[63]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[62]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[61]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[60]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[59]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[58]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[57]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[56]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[55]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[54]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[53]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[52]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[51]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[50]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[49]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[48]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[47]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[46]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[45]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[44]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[43]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[42]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[41]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[39]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[38]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[37]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[36]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[35]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[34]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[33]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[32]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[31]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[30]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[29]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[28]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[27]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[26]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[25]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[24]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[23]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[22]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[21]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[20]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[19]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[18]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[17]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[16]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[15]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[14]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[13]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[12]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[11]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[10]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[9]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_CQ_TUSER[8]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_RC_TKEEP[3]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_RC_TKEEP[2]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_RC_TKEEP[1]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_RC_TKEEP[0]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_RC_TUSER[74]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_RC_TUSER[73]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_RC_TUSER[72]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_RC_TUSER[71]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_RC_TUSER[70]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_RC_TUSER[69]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_RC_TUSER[68]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_RC_TUSER[67]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_RC_TUSER[66]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_RC_TUSER[65]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_RC_TUSER[64]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_RC_TUSER[63]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_RC_TUSER[62]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_RC_TUSER[61]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_RC_TUSER[60]
WARNING: [Synth 8-3331] design riffa_wrapper_vc709__GC0 has unconnected port M_AXIS_RC_TUSER[59]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_conv2d_1.v:8807]
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Common 17-14] Message 'Synth 8-5587' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5542' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5587' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/sakthi/lib_convnet/convnet_cpp/solution1/impl/verilog/inference_maxPoolNxN_1.v:2898]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 05:01:45 ; elapsed = 04:59:53 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 3911 ; free virtual = 38506
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 05:01:45 ; elapsed = 04:59:53 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 3911 ; free virtual = 38506

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |channel                             |           3|     26028|
|2     |riffa__GC0                          |           1|     16551|
|3     |riffa_wrapper_vc709__GC0            |           1|     13981|
|4     |inference_conv2d_1__GB0             |           1|     50652|
|5     |inference_conv2d_1__GB1             |           1|     20073|
|6     |inference_conv2d_1__GB2             |           1|     29359|
|7     |inference_conv2d_1__GB3             |           1|     49345|
|8     |inference_conv2d_1__GB4             |           1|     13019|
|9     |inference_conv2d_2__GB0             |           1|     34824|
|10    |inference_conv2d_2__GB1             |           1|     16530|
|11    |inference_conv2d_2__GB2             |           1|     33362|
|12    |inference_conv2d_2__GB3             |           1|     20809|
|13    |inference_conv2d_2__GB4             |           1|     38359|
|14    |inference_conv2d_2__GB5             |           1|     12783|
|15    |inference_conv2d_2__GB6             |           1|     48647|
|16    |inference_conv2d_2__GB7             |           1|     27350|
|17    |inference_conv2d_2__GB8             |           1|     22003|
|18    |inference_conv2d_2__GB9             |           1|     28596|
|19    |inference_conv2d_2__GB10            |           1|     43858|
|20    |inference_conv2d__GB0               |           1|   3757467|
|21    |inference_mult_1_120_120_84_s__GB0  |           1|     24916|
|22    |inference_mult_1_120_120_84_s__GB1  |           1|     23070|
|23    |inference_mult_1_120_120_84_s__GB2  |           1|     24916|
|24    |inference_mult_1_120_120_84_s__GB3  |           1|     32179|
|25    |inference_mult_1_120_120_84_s__GB4  |           1|     31980|
|26    |inference_mult_1_120_120_84_s__GB5  |           1|     10660|
|27    |inference_mult_1_120_120_84_s__GB6  |           1|     12442|
|28    |inference_mult_1_120_120_84_s__GB7  |           1|     14224|
|29    |inference_mult_1_120_120_84_s__GB8  |           1|     17884|
|30    |inference_mult_1_120_120_84_s__GB9  |           1|       976|
|31    |inference_mult_1_120_120_84_s__GB10 |           1|     24154|
|32    |inference_fc__GCB0                  |           1|     19303|
|33    |inference_fc__GCB1                  |           1|     16774|
|34    |inference_mult_1_84_84_10_s__GB0    |           1|     33538|
|35    |inference_mult_1_84_84_10_s__GB1    |           1|     26582|
|36    |inference_mult_1_84_84_10_s__GB2    |           1|     15461|
|37    |inference_mult_1_84_84_10_s__GB3    |           1|     24591|
|38    |inference_sm__GC0                   |           1|      3523|
|39    |inference__GCB0                     |           1|     37431|
|40    |inference__GCB1                     |           1|     32096|
|41    |inference__GCB2                     |           1|     21224|
|42    |inference__GCB3                     |           1|     50227|
|43    |inference__GCB4                     |           1|     29922|
|44    |VC709_Gen3x4If128__GC0              |           1|     16527|
+------+------------------------------------+------------+----------+
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM fifo/mem/rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM mem/rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM mem/rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rams[0].ram/rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rams[1].ram/rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rams[2].ram/rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rams[3].ram/rRAM_reg to conserve power
INFO: [Synth 8-3971] The signal gen_buffer[0].inference_poolOut1_4_memcore_U/inference_poolOut1_4_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].inference_poolOut1_4_memcore_U/inference_poolOut1_4_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/C_2_0_addr_reg_312_reg[0] ' (FDE) to 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/C_0_0_addr_reg_302_reg[0] '
INFO: [Synth 8-3886] merging instance 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/ap_reg_ppstg_C_2_0_addr_reg_312_pp0_it1_reg[0] ' (FDE) to 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/ap_reg_ppstg_C_0_0_addr_reg_302_pp0_it1_reg[0] '
INFO: [Synth 8-3886] merging instance 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/ap_reg_ppstg_C_2_0_addr_reg_312_pp0_it2_reg[0] ' (FD) to 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/ap_reg_ppstg_C_0_0_addr_reg_302_pp0_it2_reg[0] '
INFO: [Synth 8-3886] merging instance 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/B5_0_U/inference_add_1_10_s_B5_0_rom_U/q0_reg[26] ' (FDE) to 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/B5_0_U/inference_add_1_10_s_B5_0_rom_U/q0_reg[27] '
INFO: [Synth 8-3886] merging instance 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/B5_0_U/inference_add_1_10_s_B5_0_rom_U/q0_reg[27] ' (FDE) to 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/B5_0_U/inference_add_1_10_s_B5_0_rom_U/q0_reg[28] '
INFO: [Synth 8-3886] merging instance 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/B5_0_U/inference_add_1_10_s_B5_0_rom_U/q0_reg[28] ' (FDE) to 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/B5_0_U/inference_add_1_10_s_B5_0_rom_U/q0_reg[29] '
INFO: [Synth 8-3886] merging instance 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/B5_0_U/inference_add_1_10_s_B5_0_rom_U/q0_reg[30] ' (FDE) to 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/B5_0_U/inference_add_1_10_s_B5_0_rom_U/q0_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/B5_0_U/inference_add_1_10_s_B5_0_rom_U/q0_reg[31] )
INFO: [Synth 8-3886] merging instance 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/ap_reg_ppstg_C_2_0_addr_reg_312_pp0_it3_reg[0] ' (FD) to 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/ap_reg_ppstg_C_0_0_addr_reg_302_pp0_it3_reg[0] '
INFO: [Synth 8-3886] merging instance 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/B5_0_load_reg_327_reg[26] ' (FDE) to 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/B5_0_load_reg_327_reg[27] '
INFO: [Synth 8-3886] merging instance 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/B5_0_load_reg_327_reg[27] ' (FDE) to 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/B5_0_load_reg_327_reg[28] '
INFO: [Synth 8-3886] merging instance 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/B5_0_load_reg_327_reg[28] ' (FDE) to 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/B5_0_load_reg_327_reg[29] '
INFO: [Synth 8-3886] merging instance 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/B5_0_load_reg_327_reg[30] ' (FDE) to 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/B5_0_load_reg_327_reg[31] '
INFO: [Synth 8-3886] merging instance 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/ap_reg_ppstg_C_2_0_addr_reg_312_pp0_it4_reg[0] ' (FD) to 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/ap_reg_ppstg_C_0_0_addr_reg_302_pp0_it4_reg[0] '
INFO: [Synth 8-3886] merging instance 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/inference_fadd_32ns_32ns_32_4_full_dsp_U1920/din1_buf1_reg[26] ' (FD) to 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/inference_fadd_32ns_32ns_32_4_full_dsp_U1920/din1_buf1_reg[28] '
INFO: [Synth 8-3886] merging instance 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/inference_fadd_32ns_32ns_32_4_full_dsp_U1920/din1_buf1_reg[27] ' (FD) to 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/inference_fadd_32ns_32ns_32_4_full_dsp_U1920/din1_buf1_reg[28] '
INFO: [Synth 8-3886] merging instance 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/inference_fadd_32ns_32ns_32_4_full_dsp_U1920/din1_buf1_reg[28] ' (FD) to 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/inference_fadd_32ns_32ns_32_4_full_dsp_U1920/din1_buf1_reg[29] '
INFO: [Synth 8-3886] merging instance 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/inference_fadd_32ns_32ns_32_4_full_dsp_U1920/din1_buf1_reg[30] ' (FD) to 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/inference_fadd_32ns_32ns_32_4_full_dsp_U1920/din1_buf1_reg[31] '
INFO: [Synth 8-3886] merging instance 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/ap_reg_ppstg_C_2_0_addr_reg_312_pp0_it5_reg[0] ' (FD) to 'inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/ap_reg_ppstg_C_0_0_addr_reg_302_pp0_it5_reg[0] '
INFO: [Synth 8-3886] merging instance 'inference_sm_U0i_1_36/\grp_inference_softmax_1_10_s_fu_430/j_mid2_reg_391_reg[1] ' (FDE) to 'inference_sm_U0i_1_36/\grp_inference_softmax_1_10_s_fu_430/tmp_2_reg_402_reg[1] '
INFO: [Synth 8-3886] merging instance 'inference_sm_U0i_1_36/\grp_inference_softmax_1_10_s_fu_430/j_mid2_reg_391_reg[0] ' (FDE) to 'inference_sm_U0i_1_36/\grp_inference_softmax_1_10_s_fu_430/tmp_2_reg_402_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/B5_0_load_reg_327_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inference_sm_U0i_1_36/\grp_inference_add_1_10_s_fu_416/inference_fadd_32ns_32ns_32_4_full_dsp_U1920/din1_buf1_reg[31] )
INFO: [Synth 8-3332] Sequential element (\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] ) is unused and will be removed from module floating_point_v7_1_1_viv.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inference_sm_U0i_1_36/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\channel/rxPort /\gate/rConsumed_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_55/\channel/txPort/monitor/rWordsRecvdAdv_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\channel/txPort/writer/rMaxPayload_reg[0] )
INFO: [Synth 8-3886] merging instance '\channel/rxPort /reader/\rMaxPayload_reg[0] ' (FD) to '\channel/rxPort /reader/\rMaxPayload_reg[4] '
INFO: [Synth 8-3886] merging instance '\channel/rxPort /sgTxReq/\rMaxPayload_reg[0] ' (FD) to '\channel/rxPort /sgTxReq/\rMaxPayload_reg[1] '
INFO: [Synth 8-3886] merging instance '\channel/rxPort /sgRxReq/\rMaxPayload_reg[0] ' (FD) to '\channel/rxPort /sgRxReq/\rMaxPayload_reg[1] '
INFO: [Synth 8-3886] merging instance '\channel/rxPort /reader/\rMaxPayload_reg[1] ' (FD) to '\channel/rxPort /reader/\rMaxPayload_reg[4] '
INFO: [Synth 8-3886] merging instance '\channel/rxPort /sgTxReq/\rMaxPayload_reg[1] ' (FD) to '\channel/rxPort /sgTxReq/\rMaxPayload_reg[2] '
INFO: [Synth 8-3886] merging instance '\channel/rxPort /sgRxReq/\rMaxPayload_reg[1] ' (FD) to '\channel/rxPort /sgRxReq/\rMaxPayload_reg[2] '
INFO: [Synth 8-3886] merging instance '\channel/rxPort /reader/\rMaxPayload_reg[2] ' (FD) to '\channel/rxPort /reader/\rMaxPayload_reg[4] '
INFO: [Synth 8-3886] merging instance '\channel/rxPort /sgTxReq/\rMaxPayload_reg[2] ' (FD) to '\channel/rxPort /sgTxReq/\rMaxPayload_reg[3] '
INFO: [Synth 8-3886] merging instance '\channel/rxPort /sgRxReq/\rMaxPayload_reg[2] ' (FD) to '\channel/rxPort /sgRxReq/\rMaxPayload_reg[3] '
INFO: [Synth 8-3886] merging instance '\channel/rxPort /reader/\rMaxPayload_reg[3] ' (FD) to '\channel/rxPort /reader/\rMaxPayload_reg[4] '
INFO: [Synth 8-3886] merging instance '\channel/rxPort /sgTxReq/\rMaxPayload_reg[3] ' (FD) to '\channel/rxPort /sgTxReq/\rMaxPayload_reg[4] '
INFO: [Synth 8-3886] merging instance '\channel/rxPort /sgRxReq/\rMaxPayload_reg[3] ' (FD) to '\channel/rxPort /sgRxReq/\rMaxPayload_reg[4] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\channel/rxPort /reader/\rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\channel/rxPort /sgTxReq/\rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\channel/rxPort /sgRxReq/\rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_65/\channel/txPort/monitor/rWordsRecvd_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\channel/txPort/writer/rMaxPayload_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\channel/txPort/writer/rMaxPayload_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\channel/txPort/writer/rMaxPayload_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\channel/txPort/writer/rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\channel/rxPort /\gate/rConsumedStable_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\channel/rxPort /\gate/rConsumedSample_reg[0] )
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[127] ) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[126] ) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[125] ) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[124] ) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[123] ) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[122] ) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[121] ) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[120] ) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[119] ) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[118] ) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[117] ) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[116] ) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[115] ) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[114] ) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[113] ) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[112] ) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[111] ) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[110] ) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[109] ) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[108] ) is unused and will be removed from module fifo_packer_128__2.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[127] ) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[126] ) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[125] ) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[124] ) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[123] ) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[122] ) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[121] ) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[120] ) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[119] ) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[118] ) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[117] ) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[116] ) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[115] ) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[114] ) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[113] ) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[112] ) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[111] ) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[110] ) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[109] ) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (\rPackedData_reg[108] ) is unused and will be removed from module fifo_packer_128.
WARNING: [Synth 8-3332] Sequential element (\provide_count.rCount_reg[4] ) is unused and will be removed from module sync_fifo__1.
WARNING: [Synth 8-3332] Sequential element (\provide_count.rCount_reg[3] ) is unused and will be removed from module sync_fifo__1.
WARNING: [Synth 8-3332] Sequential element (\provide_count.rCount_reg[2] ) is unused and will be removed from module sync_fifo__1.
WARNING: [Synth 8-3332] Sequential element (\provide_count.rCount_reg[1] ) is unused and will be removed from module sync_fifo__1.
WARNING: [Synth 8-3332] Sequential element (\provide_count.rCount_reg[0] ) is unused and will be removed from module sync_fifo__1.
WARNING: [Synth 8-3332] Sequential element (\provide_count.rCount_reg[4] ) is unused and will be removed from module sync_fifo.
WARNING: [Synth 8-3332] Sequential element (\provide_count.rCount_reg[3] ) is unused and will be removed from module sync_fifo.
WARNING: [Synth 8-3332] Sequential element (\provide_count.rCount_reg[2] ) is unused and will be removed from module sync_fifo.
WARNING: [Synth 8-3332] Sequential element (\provide_count.rCount_reg[1] ) is unused and will be removed from module sync_fifo.
WARNING: [Synth 8-3332] Sequential element (\provide_count.rCount_reg[0] ) is unused and will be removed from module sync_fifo.
WARNING: [Synth 8-3332] Sequential element (\rMaxPayload_reg[4] ) is unused and will be removed from module sg_list_requester__1.
WARNING: [Synth 8-3332] Sequential element (\rMaxPayload_reg[3] ) is unused and will be removed from module sg_list_requester__1.
WARNING: [Synth 8-3332] Sequential element (\rMaxPayload_reg[2] ) is unused and will be removed from module sg_list_requester__1.
WARNING: [Synth 8-3332] Sequential element (\rMaxPayload_reg[1] ) is unused and will be removed from module sg_list_requester__1.
WARNING: [Synth 8-3332] Sequential element (\rMaxPayload_reg[0] ) is unused and will be removed from module sg_list_requester__1.
WARNING: [Synth 8-3332] Sequential element (\rMaxPayload_reg[4] ) is unused and will be removed from module sg_list_requester.
WARNING: [Synth 8-3332] Sequential element (\rMaxPayload_reg[3] ) is unused and will be removed from module sg_list_requester.
WARNING: [Synth 8-3332] Sequential element (\rMaxPayload_reg[2] ) is unused and will be removed from module sg_list_requester.
WARNING: [Synth 8-3332] Sequential element (\rMaxPayload_reg[1] ) is unused and will be removed from module sg_list_requester.
WARNING: [Synth 8-3332] Sequential element (\rMaxPayload_reg[0] ) is unused and will be removed from module sg_list_requester.
WARNING: [Synth 8-3332] Sequential element (\rMaxPayload_reg[4] ) is unused and will be removed from module rx_port_reader.
WARNING: [Synth 8-3332] Sequential element (\rMaxPayload_reg[3] ) is unused and will be removed from module rx_port_reader.
WARNING: [Synth 8-3332] Sequential element (\rMaxPayload_reg[2] ) is unused and will be removed from module rx_port_reader.
WARNING: [Synth 8-3332] Sequential element (\rMaxPayload_reg[1] ) is unused and will be removed from module rx_port_reader.
WARNING: [Synth 8-3332] Sequential element (\rMaxPayload_reg[0] ) is unused and will be removed from module rx_port_reader.
WARNING: [Synth 8-3332] Sequential element (\gate/rConsumed_reg[0] ) is unused and will be removed from module rx_port_128.
WARNING: [Synth 8-3332] Sequential element (\gate/rConsumedStable_reg[0] ) is unused and will be removed from module rx_port_128.
WARNING: [Synth 8-3332] Sequential element (\gate/rConsumedSample_reg[0] ) is unused and will be removed from module rx_port_128.
WARNING: [Synth 8-3332] Sequential element (\channel/txPort/buffer/fifo/provide_count.rCount_reg[1] ) is unused and will be removed from module channel.
WARNING: [Synth 8-3332] Sequential element (\channel/txPort/buffer/fifo/provide_count.rCount_reg[0] ) is unused and will be removed from module channel.
WARNING: [Synth 8-3332] Sequential element (\channel/txPort/buffer/rCountHist_reg[5] ) is unused and will be removed from module channel.
WARNING: [Synth 8-3332] Sequential element (\channel/txPort/buffer/rCountHist_reg[2] ) is unused and will be removed from module channel.
WARNING: [Synth 8-3332] Sequential element (\channel/txPort/monitor/rWordsRecvdAdv_reg[0] ) is unused and will be removed from module channel.
WARNING: [Synth 8-3332] Sequential element (\channel/txPort/monitor/rWordsRecvdAdv_reg[1] ) is unused and will be removed from module channel.
WARNING: [Synth 8-3332] Sequential element (\channel/txPort/monitor/rWordsRecvd_reg[0] ) is unused and will be removed from module channel.
WARNING: [Synth 8-3332] Sequential element (\channel/txPort/writer/rMaxPayload_reg[4] ) is unused and will be removed from module channel.
WARNING: [Synth 8-3332] Sequential element (\channel/txPort/writer/rMaxPayload_reg[3] ) is unused and will be removed from module channel.
WARNING: [Synth 8-3332] Sequential element (\channel/txPort/writer/rMaxPayload_reg[2] ) is unused and will be removed from module channel.
WARNING: [Synth 8-3332] Sequential element (\channel/txPort/writer/rMaxPayload_reg[1] ) is unused and will be removed from module channel.
WARNING: [Synth 8-3332] Sequential element (\channel/txPort/writer/rMaxPayload_reg[0] ) is unused and will be removed from module channel.
INFO: [Synth 8-3886] merging instance '\channel/txPort/gate/fifo/asyncCompare/rRdValid_reg ' (FDR) to '\channel/txPort/monitor/rDataValid_reg[0] '
WARNING: [Synth 8-3332] Sequential element (\channel/txPort/gate/fifo/asyncCompare/rRdValid_reg ) is unused and will be removed from module channel.
INFO: [Synth 8-3886] merging instance '\channel/rxPort /mainFifo/\fifo/asyncCompare/rRdValid_reg ' (FDR) to '\channel/rxPort /mainFifo/rFifoDataValid_reg'
WARNING: [Synth 8-3332] Sequential element (\fifo/asyncCompare/rRdValid_reg ) is unused and will be removed from module async_fifo_fwft.
INFO: [Synth 8-3886] merging instance 'reorderQueue/\data_input/rPrevCount_reg[6] ' (FD) to 'reorderQueue/\data_input/rWords_reg[6] '
INFO: [Synth 8-3886] merging instance 'reorderQueue/\data_input/rPrevCount_reg[7] ' (FD) to 'reorderQueue/\data_input/rWords_reg[7] '
INFO: [Synth 8-3886] merging instance 'reorderQueue/\data_input/rPrevCount_reg[4] ' (FD) to 'reorderQueue/\data_input/rWords_reg[4] '
INFO: [Synth 8-3886] merging instance 'reorderQueue/\data_input/rPrevCount_reg[5] ' (FD) to 'reorderQueue/\data_input/rWords_reg[5] '
INFO: [Synth 8-3886] merging instance 'reorderQueue/\data_input/rPrevCount_reg[2] ' (FD) to 'reorderQueue/\data_input/rWords_reg[2] '
INFO: [Synth 8-3886] merging instance 'reorderQueue/\data_input/rPrevCount_reg[3] ' (FD) to 'reorderQueue/\data_input/rWords_reg[3] '
INFO: [Synth 8-3886] merging instance 'reorderQueue/\data_input/rPrevCount_reg[1] ' (FD) to 'reorderQueue/\data_input/rWords_reg[1] '
INFO: [Synth 8-3886] merging instance 'reorderQueue/\data_input/rPrevCount_reg[0] ' (FD) to 'reorderQueue/\data_input/rWords_reg[0] '
INFO: [Synth 8-3886] merging instance 'rc_fc/\rMaxRecv_reg[4] ' (FD) to 'rc_fc/\rCplDAmt_reg[11] '
INFO: [Synth 8-3886] merging instance 'rc_fc/\rMaxRecv_reg[5] ' (FD) to 'rc_fc/\rCplDAmt_reg[11] '
INFO: [Synth 8-3886] merging instance 'rc_fc/\rMaxRecv_reg[6] ' (FD) to 'rc_fc/\rCplDAmt_reg[11] '
INFO: [Synth 8-3886] merging instance 'rc_fc/\rCplHAmt_reg[7] ' (FD) to 'rc_fc/\rCplDAmt_reg[11] '
INFO: [Synth 8-3886] merging instance 'rc_fc/\rCplDAmt_reg[0] ' (FD) to 'rc_fc/\rCplDAmt_reg[2] '
INFO: [Synth 8-3886] merging instance 'rc_fc/\rCplDAmt_reg[1] ' (FD) to 'rc_fc/\rCplDAmt_reg[2] '
INFO: [Synth 8-3886] merging instance 'rc_fc/\rCplDAmt_reg[9] ' (FD) to 'rc_fc/\rCplDAmt_reg[11] '
INFO: [Synth 8-3886] merging instance 'rc_fc/\rCplDAmt_reg[10] ' (FD) to 'rc_fc/\rCplDAmt_reg[11] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rc_fc/\rCplDAmt_reg[11] )
INFO: [Synth 8-3886] merging instance 'reorderQueue/\data_input/rShiftUp_reg[5] ' (FD) to 'reorderQueue/\data_input/rShiftDown_reg[5] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reorderQueue/\data_input/rShiftUp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reorderQueue/\data_input/rShiftUp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reorderQueue/\data_input/rShiftUp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reorderQueue/\data_input/rShiftUp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reorderQueue/\data_input/rShiftUp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reorderQueue/\data_input/rShiftDown_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reorderQueue/\data_input/rShiftDown_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reorderQueue/\data_input/rShiftDown_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reorderQueue/\data_input/rShiftDown_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reorderQueue/\data_input/rShiftDown_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reorderQueue/\data_input/rBaseAddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reorderQueue/\data_input/rBaseAddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reorderQueue/\data_input/rBaseAddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reorderQueue/\data_input/rBaseAddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reorderQueue/\data_input/rBaseAddr_reg[4] )
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][67] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][68] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][69] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][74] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][75] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][73] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][109] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][110] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][111] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][112] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][113] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][114] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][115] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][116] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][117] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][118] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][119] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][120] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][121] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][122] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][123] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][124] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][125] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][126] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][127] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][128] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][129] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][130] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][131] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][132] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][133] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][134] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][135] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][136] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][137] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][139] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][140] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][141] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][142] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][143] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][144] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][145] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][146] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][147] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][148] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][149] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][150] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Synth 8-3886] merging instance 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][151] ' (FDE) to 'reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][66] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rc_fc/\rCplDAmt_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\txc_data_hold/pipeline_inst/gen_stages[1].rData_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\txc_data_hold/pipeline_inst/gen_stages[1].rData_reg[1][133] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][66] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][70] )
WARNING: [Synth 8-3332] Sequential element (\data_input/rBaseAddr_reg[4] ) is unused and will be removed from module reorder_queue.
WARNING: [Synth 8-3332] Sequential element (\data_input/rBaseAddr_reg[3] ) is unused and will be removed from module reorder_queue.
WARNING: [Synth 8-3332] Sequential element (\data_input/rBaseAddr_reg[2] ) is unused and will be removed from module reorder_queue.
WARNING: [Synth 8-3332] Sequential element (\data_input/rBaseAddr_reg[1] ) is unused and will be removed from module reorder_queue.
WARNING: [Synth 8-3332] Sequential element (\data_input/rBaseAddr_reg[0] ) is unused and will be removed from module reorder_queue.
WARNING: [Synth 8-3332] Sequential element (\data_input/rAddr_reg[29] ) is unused and will be removed from module reorder_queue.
WARNING: [Synth 8-3332] Sequential element (\data_input/rAddr_reg[28] ) is unused and will be removed from module reorder_queue.
WARNING: [Synth 8-3332] Sequential element (\data_input/rAddr_reg[27] ) is unused and will be removed from module reorder_queue.
WARNING: [Synth 8-3332] Sequential element (\data_input/rAddr_reg[26] ) is unused and will be removed from module reorder_queue.
WARNING: [Synth 8-3332] Sequential element (\data_input/rAddr_reg[25] ) is unused and will be removed from module reorder_queue.
WARNING: [Synth 8-3332] Sequential element (\data_input/rAddr_reg[19] ) is unused and will be removed from module reorder_queue.
WARNING: [Synth 8-3332] Sequential element (\data_input/rAddr_reg[18] ) is unused and will be removed from module reorder_queue.
WARNING: [Synth 8-3332] Sequential element (\data_input/rAddr_reg[17] ) is unused and will be removed from module reorder_queue.
WARNING: [Synth 8-3332] Sequential element (\data_input/rAddr_reg[16] ) is unused and will be removed from module reorder_queue.
WARNING: [Synth 8-3332] Sequential element (\data_input/rAddr_reg[15] ) is unused and will be removed from module reorder_queue.
WARNING: [Synth 8-3332] Sequential element (\data_input/rAddr_reg[9] ) is unused and will be removed from module reorder_queue.
WARNING: [Synth 8-3332] Sequential element (\data_input/rAddr_reg[8] ) is unused and will be removed from module reorder_queue.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_formatter_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_formatter_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_formatter_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/dw_pipeline/pipeline_inst/gen_stages[1].rValid_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/dw_pipeline/pipeline_inst/gen_stages[1].rValid_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_trans_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_formatter_inst/output_inst/pipeline_inst/gen_stages[1].rData_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/output_pipeline/pipeline_inst/gen_stages[2].rData_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[2].rData_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[2].rData_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][31] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_phiprechg_in_val2_0_4_4_reg_6686pp0_it1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_phiprechg_in_val2_0_4_1_reg_7162pp0_it1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inference_urem_7ns_4ns_7_11_U42/\inference_urem_7ns_4ns_7_11_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inference_urem_7ns_4ns_7_11_U42/\inference_urem_7ns_4ns_7_11_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inference_urem_7ns_4ns_7_11_U43/\inference_urem_7ns_4ns_7_11_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inference_urem_7ns_4ns_7_11_U43/\inference_urem_7ns_4ns_7_11_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inference_urem_7ns_4ns_7_11_U42/\inference_urem_7ns_4ns_7_11_div_U/inference_urem_7ns_4ns_7_11_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inference_urem_7ns_4ns_7_11_U38/\inference_urem_7ns_4ns_7_11_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inference_urem_7ns_4ns_7_11_U38/\inference_urem_7ns_4ns_7_11_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inference_urem_7ns_4ns_7_11_U37/\inference_urem_7ns_4ns_7_11_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inference_urem_7ns_4ns_7_11_U37/\inference_urem_7ns_4ns_7_11_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inference_urem_7ns_4ns_7_11_U43/\inference_urem_7ns_4ns_7_11_div_U/inference_urem_7ns_4ns_7_11_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inference_urem_7ns_4ns_7_11_U38/\inference_urem_7ns_4ns_7_11_div_U/inference_urem_7ns_4ns_7_11_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inference_urem_7ns_4ns_7_11_U37/\inference_urem_7ns_4ns_7_11_div_U/inference_urem_7ns_4ns_7_11_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inference_urem_5ns_4ns_5_9_U44/\inference_urem_5ns_4ns_5_9_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inference_urem_5ns_4ns_5_9_U44/\inference_urem_5ns_4ns_5_9_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inference_urem_5ns_4ns_5_9_U39/\inference_urem_5ns_4ns_5_9_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inference_urem_5ns_4ns_5_9_U39/\inference_urem_5ns_4ns_5_9_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inference_urem_5ns_4ns_5_9_U44/\inference_urem_5ns_4ns_5_9_div_U/inference_urem_5ns_4ns_5_9_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inference_urem_5ns_4ns_5_9_U39/\inference_urem_5ns_4ns_5_9_div_U/inference_urem_5ns_4ns_5_9_div_u_0/remd_tmp_reg[0][3] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_738_reg_16307_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_740_reg_16337_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_742_reg_16357_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_744_reg_16382_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_738_reg_16307_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_740_reg_16337_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_742_reg_16357_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_744_reg_16382_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_720_reg_11874_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_722_reg_12430_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_724_reg_12958_reg[29] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 08:04:41 ; elapsed = 08:03:30 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 2483 ; free virtual = 35827
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 08:04:41 ; elapsed = 08:03:30 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 2483 ; free virtual = 35827

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |channel                             |           3|     17735|
|2     |riffa__GC0                          |           1|      8539|
|3     |riffa_wrapper_vc709__GC0            |           1|     10976|
|4     |inference_conv2d_1__GB0             |           1|     50131|
|5     |inference_conv2d_1__GB1             |           1|     18652|
|6     |inference_conv2d_1__GB2             |           1|     13550|
|7     |inference_conv2d_1__GB3             |           1|     48937|
|8     |inference_conv2d_1__GB4             |           1|     13015|
|9     |inference_conv2d_2__GB0             |           1|     29216|
|10    |inference_conv2d_2__GB1             |           1|     13696|
|11    |inference_conv2d_2__GB2             |           1|     30528|
|12    |inference_conv2d_2__GB3             |           1|     19392|
|13    |inference_conv2d_2__GB4             |           1|     35804|
|14    |inference_conv2d_2__GB5             |           1|      5708|
|15    |inference_conv2d_2__GB6             |           1|     42584|
|16    |inference_conv2d_2__GB7             |           1|     25281|
|17    |inference_conv2d_2__GB8             |           1|     11820|
|18    |inference_conv2d_2__GB9             |           1|     23874|
|19    |inference_conv2d_2__GB10            |           1|     34694|
|20    |inference_conv2d__GB0               |           1|   3701091|
|21    |inference_mult_1_120_120_84_s__GB0  |           1|     20856|
|22    |inference_mult_1_120_120_84_s__GB1  |           1|     19300|
|23    |inference_mult_1_120_120_84_s__GB2  |           1|     20856|
|24    |inference_mult_1_120_120_84_s__GB3  |           1|     26895|
|25    |inference_mult_1_120_120_84_s__GB4  |           1|     26760|
|26    |inference_mult_1_120_120_84_s__GB5  |           1|      8920|
|27    |inference_mult_1_120_120_84_s__GB6  |           1|     10412|
|28    |inference_mult_1_120_120_84_s__GB7  |           1|     11904|
|29    |inference_mult_1_120_120_84_s__GB8  |           1|     14984|
|30    |inference_mult_1_120_120_84_s__GB9  |           1|       976|
|31    |inference_mult_1_120_120_84_s__GB10 |           1|     20674|
|32    |inference_fc__GCB0                  |           1|     16189|
|33    |inference_fc__GCB1                  |           1|     13544|
|34    |inference_mult_1_84_84_10_s__GB0    |           1|     31186|
|35    |inference_mult_1_84_84_10_s__GB1    |           1|     23500|
|36    |inference_mult_1_84_84_10_s__GB2    |           1|     13755|
|37    |inference_mult_1_84_84_10_s__GB3    |           1|     21674|
|38    |inference_sm__GC0                   |           1|      2924|
|39    |inference__GCB0                     |           1|     32182|
|40    |inference__GCB1                     |           1|     25518|
|41    |inference__GCB2                     |           1|     16869|
|42    |inference__GCB3                     |           1|     43862|
|43    |inference__GCB4                     |           1|     17523|
|44    |VC709_Gen3x4If128__GC0              |           1|      6818|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie3_7x_0_i/user_clk' to pin 'pcie3_7x_0_i/bbstub_user_clk/O'
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 08:05:49 ; elapsed = 08:04:38 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 2459 ; free virtual = 35829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 08:10:42 ; elapsed = 08:09:35 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 1444 ; free virtual = 34933
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |channel                             |           1|     17258|
|2     |riffa__GC0                          |           1|      8067|
|3     |riffa_wrapper_vc709__GC0            |           1|      8185|
|4     |inference_conv2d_1__GB0             |           1|     50126|
|5     |inference_conv2d_1__GB1             |           1|     18644|
|6     |inference_conv2d_1__GB2             |           1|     13545|
|7     |inference_conv2d_1__GB3             |           1|     48937|
|8     |inference_conv2d_1__GB4             |           1|     13015|
|9     |inference_conv2d_2__GB0             |           1|     29216|
|10    |inference_conv2d_2__GB1             |           1|     13696|
|11    |inference_conv2d_2__GB2             |           1|     30528|
|12    |inference_conv2d_2__GB3             |           1|     19392|
|13    |inference_conv2d_2__GB4             |           1|     35804|
|14    |inference_conv2d_2__GB5             |           1|      5708|
|15    |inference_conv2d_2__GB6             |           1|     42584|
|16    |inference_conv2d_2__GB7             |           1|     25281|
|17    |inference_conv2d_2__GB8             |           1|     11820|
|18    |inference_conv2d_2__GB9             |           1|     23874|
|19    |inference_conv2d_2__GB10            |           1|     34694|
|20    |inference_conv2d__GB0               |           1|   3701091|
|21    |inference_mult_1_120_120_84_s__GB0  |           1|     20856|
|22    |inference_mult_1_120_120_84_s__GB1  |           1|     19300|
|23    |inference_mult_1_120_120_84_s__GB2  |           1|     20856|
|24    |inference_mult_1_120_120_84_s__GB3  |           1|     26895|
|25    |inference_mult_1_120_120_84_s__GB4  |           1|     26760|
|26    |inference_mult_1_120_120_84_s__GB5  |           1|      8920|
|27    |inference_mult_1_120_120_84_s__GB6  |           1|     10412|
|28    |inference_mult_1_120_120_84_s__GB7  |           1|     11904|
|29    |inference_mult_1_120_120_84_s__GB8  |           1|     14984|
|30    |inference_mult_1_120_120_84_s__GB9  |           1|       976|
|31    |inference_mult_1_120_120_84_s__GB10 |           1|     20674|
|32    |inference_fc__GCB0                  |           1|     16153|
|33    |inference_fc__GCB1                  |           1|     13542|
|34    |inference_mult_1_84_84_10_s__GB0    |           1|     31180|
|35    |inference_mult_1_84_84_10_s__GB1    |           1|     23500|
|36    |inference_mult_1_84_84_10_s__GB2    |           1|     13752|
|37    |inference_mult_1_84_84_10_s__GB3    |           1|     21674|
|38    |inference_sm__GC0                   |           1|      2924|
|39    |inference__GCB0                     |           1|     32114|
|40    |inference__GCB1                     |           1|     25386|
|41    |inference__GCB2                     |           1|     16781|
|42    |inference__GCB3                     |           1|     43830|
|43    |inference__GCB4                     |           1|     17519|
|44    |VC709_Gen3x4If128__GC0              |           1|      6706|
|45    |channel__1                          |           1|     17632|
|46    |channel__2                          |           1|     17441|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/riffa_inst/channels[2].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/riffa_inst/channels[2].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/riffa_inst/channels[2].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/riffa_inst/channels[2].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/riffa_inst/channels[2].channel/channel/txPort/gate/fifo/mem/rRAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/riffa_inst/channels[2].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/convOutput2_0_U/gen_buffer[0].inference_convOutput2_0_memcore_U/inference_convOutput2_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/convOutput2_0_U/gen_buffer[0].inference_convOutput2_0_memcore_U/inference_convOutput2_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/convOutput2_0_U/gen_buffer[1].inference_convOutput2_0_memcore_U/inference_convOutput2_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/convOutput2_0_U/gen_buffer[1].inference_convOutput2_0_memcore_U/inference_convOutput2_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/convOutput2_1_U/gen_buffer[0].inference_convOutput2_0_memcore_U/inference_convOutput2_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/convOutput2_1_U/gen_buffer[0].inference_convOutput2_0_memcore_U/inference_convOutput2_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/convOutput2_1_U/gen_buffer[1].inference_convOutput2_0_memcore_U/inference_convOutput2_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/convOutput2_1_U/gen_buffer[1].inference_convOutput2_0_memcore_U/inference_convOutput2_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_0_0_0_U/gen_buffer[0].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_0_0_0_U/gen_buffer[0].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_0_0_0_U/gen_buffer[1].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_0_0_0_U/gen_buffer[1].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_0_1_0_U/gen_buffer[0].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_0_1_0_U/gen_buffer[0].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_0_1_0_U/gen_buffer[1].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_0_1_0_U/gen_buffer[1].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_0_2_0_U/gen_buffer[0].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_0_2_0_U/gen_buffer[0].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_0_2_0_U/gen_buffer[1].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_0_2_0_U/gen_buffer[1].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_1_0_0_U/gen_buffer[0].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_1_0_0_U/gen_buffer[0].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_1_0_0_U/gen_buffer[1].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_1_0_0_U/gen_buffer[1].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_1_1_0_U/gen_buffer[0].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_1_1_0_U/gen_buffer[0].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_1_1_0_U/gen_buffer[1].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_1_1_0_U/gen_buffer[1].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_1_2_0_U/gen_buffer[0].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_1_2_0_U/gen_buffer[0].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_1_2_0_U/gen_buffer[1].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_1_2_0_U/gen_buffer[1].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/convOutput3_3_U/inference_convOutput3_0_memcore_U/inference_convOutput3_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/convOutput3_2_U/inference_convOutput3_0_memcore_U/inference_convOutput3_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/convOutput3_1_U/inference_convOutput3_0_memcore_U/inference_convOutput3_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/convOutput3_0_U/inference_convOutput3_0_memcore_U/inference_convOutput3_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_2_0_0_U/gen_buffer[0].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_2_0_0_U/gen_buffer[0].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_2_0_0_U/gen_buffer[1].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_2_0_0_U/gen_buffer[1].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_2_1_0_U/gen_buffer[0].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_2_1_0_U/gen_buffer[0].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_2_1_0_U/gen_buffer[1].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_2_1_0_U/gen_buffer[1].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_2_2_0_U/gen_buffer[0].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_2_2_0_U/gen_buffer[0].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_2_2_0_U/gen_buffer[1].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/x_in_2_2_0_U/gen_buffer[1].inference_x_in_0_0_0_memcore_U/inference_x_in_0_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_1_0_U/gen_buffer[0].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_1_0_U/gen_buffer[0].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_1_0_U/gen_buffer[1].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_1_0_U/gen_buffer[1].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_1_1_U/gen_buffer[0].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_1_1_U/gen_buffer[0].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_1_1_U/gen_buffer[1].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_1_1_U/gen_buffer[1].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_0_5_U/gen_buffer[0].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_0_5_U/gen_buffer[0].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_0_5_U/gen_buffer[1].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_0_5_U/gen_buffer[1].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_0_4_U/gen_buffer[0].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_0_4_U/gen_buffer[0].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_0_4_U/gen_buffer[1].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_0_4_U/gen_buffer[1].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_0_3_U/gen_buffer[0].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_0_3_U/gen_buffer[0].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_0_3_U/gen_buffer[1].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_0_3_U/gen_buffer[1].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_0_2_U/gen_buffer[0].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_0_2_U/gen_buffer[0].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_0_2_U/gen_buffer[1].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_0_2_U/gen_buffer[1].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_0_1_U/gen_buffer[0].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \m0_inference/poolOut1_0_1_U/gen_buffer[0].inference_poolOut1_0_0_memcore_U/inference_poolOut1_0_0_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 08:35:31 ; elapsed = 08:34:40 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 2428 ; free virtual = 36062
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 08:35:31 ; elapsed = 08:34:40 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 2428 ; free virtual = 36062

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 08:35:31 ; elapsed = 08:34:40 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 2428 ; free virtual = 36062
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 08:36:04 ; elapsed = 08:35:13 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 2054 ; free virtual = 35689
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 08:36:11 ; elapsed = 08:35:20 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 2055 ; free virtual = 35689
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 08:38:32 ; elapsed = 08:37:41 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 2055 ; free virtual = 35689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 08:38:35 ; elapsed = 08:37:44 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 2055 ; free virtual = 35689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 08:39:12 ; elapsed = 08:38:22 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 2055 ; free virtual = 35689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 08:39:14 ; elapsed = 08:38:24 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 2055 ; free virtual = 35689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |PCIeGen3x4If128 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+-------+
|      |Cell            |Count  |
+------+----------------+-------+
|1     |PCIeGen3x4If128 |      1|
|2     |BUFG            |      1|
|3     |CARRY4          |   1984|
|4     |DSP48E1         |    276|
|5     |DSP48E1_1       |    276|
|6     |DSP48E1_2       |    292|
|7     |DSP48E1_3       |    283|
|8     |DSP48E1_4       |    283|
|9     |DSP48E1_5       |      8|
|10    |DSP48E1_6       |      4|
|11    |IBUFDS_GTE2     |      1|
|12    |LUT1            |   3127|
|13    |LUT2            |  20275|
|14    |LUT3            |  42286|
|15    |LUT4            |  33893|
|16    |LUT5            |  40537|
|17    |LUT6            |  86228|
|18    |MUXCY           |  24238|
|19    |MUXF7           |   1164|
|20    |MUXF8           |     10|
|21    |RAM16X1D        |   7680|
|22    |RAM16X1S        |    768|
|23    |RAM32M          |     10|
|24    |RAMB18E1        |     14|
|25    |RAMB18E1_1      |      1|
|26    |RAMB18E1_10     |      1|
|27    |RAMB18E1_100    |      1|
|28    |RAMB18E1_101    |      1|
|29    |RAMB18E1_102    |      1|
|30    |RAMB18E1_103    |      1|
|31    |RAMB18E1_104    |      1|
|32    |RAMB18E1_105    |      1|
|33    |RAMB18E1_106    |      1|
|34    |RAMB18E1_107    |      1|
|35    |RAMB18E1_108    |      1|
|36    |RAMB18E1_109    |      1|
|37    |RAMB18E1_11     |      1|
|38    |RAMB18E1_110    |      1|
|39    |RAMB18E1_111    |      1|
|40    |RAMB18E1_112    |      1|
|41    |RAMB18E1_113    |      1|
|42    |RAMB18E1_114    |      1|
|43    |RAMB18E1_115    |      1|
|44    |RAMB18E1_116    |      1|
|45    |RAMB18E1_117    |      1|
|46    |RAMB18E1_118    |      1|
|47    |RAMB18E1_119    |      1|
|48    |RAMB18E1_12     |      1|
|49    |RAMB18E1_120    |      1|
|50    |RAMB18E1_121    |      1|
|51    |RAMB18E1_122    |      1|
|52    |RAMB18E1_123    |      1|
|53    |RAMB18E1_124    |      1|
|54    |RAMB18E1_125    |      1|
|55    |RAMB18E1_126    |      1|
|56    |RAMB18E1_127    |      1|
|57    |RAMB18E1_128    |      1|
|58    |RAMB18E1_129    |      1|
|59    |RAMB18E1_13     |      1|
|60    |RAMB18E1_130    |      1|
|61    |RAMB18E1_131    |      1|
|62    |RAMB18E1_132    |      1|
|63    |RAMB18E1_133    |      1|
|64    |RAMB18E1_134    |      1|
|65    |RAMB18E1_135    |      1|
|66    |RAMB18E1_136    |      1|
|67    |RAMB18E1_137    |      1|
|68    |RAMB18E1_138    |      1|
|69    |RAMB18E1_139    |      1|
|70    |RAMB18E1_14     |      1|
|71    |RAMB18E1_140    |      1|
|72    |RAMB18E1_141    |      1|
|73    |RAMB18E1_142    |      1|
|74    |RAMB18E1_143    |      1|
|75    |RAMB18E1_144    |      1|
|76    |RAMB18E1_145    |      1|
|77    |RAMB18E1_146    |      1|
|78    |RAMB18E1_147    |      1|
|79    |RAMB18E1_148    |      1|
|80    |RAMB18E1_149    |      1|
|81    |RAMB18E1_15     |      1|
|82    |RAMB18E1_150    |      1|
|83    |RAMB18E1_151    |      1|
|84    |RAMB18E1_152    |      1|
|85    |RAMB18E1_153    |      1|
|86    |RAMB18E1_154    |      1|
|87    |RAMB18E1_155    |      1|
|88    |RAMB18E1_156    |      1|
|89    |RAMB18E1_157    |      1|
|90    |RAMB18E1_158    |      1|
|91    |RAMB18E1_159    |      1|
|92    |RAMB18E1_16     |      1|
|93    |RAMB18E1_160    |      1|
|94    |RAMB18E1_161    |      1|
|95    |RAMB18E1_162    |      1|
|96    |RAMB18E1_163    |      1|
|97    |RAMB18E1_164    |      1|
|98    |RAMB18E1_165    |      1|
|99    |RAMB18E1_166    |      1|
|100   |RAMB18E1_167    |      1|
|101   |RAMB18E1_168    |      1|
|102   |RAMB18E1_169    |      1|
|103   |RAMB18E1_17     |      1|
|104   |RAMB18E1_170    |      1|
|105   |RAMB18E1_171    |      1|
|106   |RAMB18E1_172    |      1|
|107   |RAMB18E1_173    |      1|
|108   |RAMB18E1_174    |      1|
|109   |RAMB18E1_175    |      1|
|110   |RAMB18E1_176    |      1|
|111   |RAMB18E1_177    |      1|
|112   |RAMB18E1_178    |      1|
|113   |RAMB18E1_179    |      1|
|114   |RAMB18E1_18     |      1|
|115   |RAMB18E1_180    |      1|
|116   |RAMB18E1_181    |      1|
|117   |RAMB18E1_182    |      1|
|118   |RAMB18E1_183    |      1|
|119   |RAMB18E1_184    |      1|
|120   |RAMB18E1_185    |      1|
|121   |RAMB18E1_186    |      1|
|122   |RAMB18E1_187    |      1|
|123   |RAMB18E1_188    |      1|
|124   |RAMB18E1_189    |      1|
|125   |RAMB18E1_19     |      1|
|126   |RAMB18E1_190    |      1|
|127   |RAMB18E1_191    |      1|
|128   |RAMB18E1_192    |      1|
|129   |RAMB18E1_193    |      1|
|130   |RAMB18E1_194    |      1|
|131   |RAMB18E1_195    |      1|
|132   |RAMB18E1_196    |      1|
|133   |RAMB18E1_197    |      1|
|134   |RAMB18E1_198    |      1|
|135   |RAMB18E1_199    |      1|
|136   |RAMB18E1_2      |      1|
|137   |RAMB18E1_20     |      1|
|138   |RAMB18E1_200    |      1|
|139   |RAMB18E1_201    |      1|
|140   |RAMB18E1_202    |      1|
|141   |RAMB18E1_203    |      1|
|142   |RAMB18E1_204    |      1|
|143   |RAMB18E1_205    |      1|
|144   |RAMB18E1_206    |      1|
|145   |RAMB18E1_207    |      1|
|146   |RAMB18E1_208    |      1|
|147   |RAMB18E1_209    |      1|
|148   |RAMB18E1_21     |      1|
|149   |RAMB18E1_210    |      1|
|150   |RAMB18E1_211    |      1|
|151   |RAMB18E1_212    |      1|
|152   |RAMB18E1_213    |      1|
|153   |RAMB18E1_214    |      1|
|154   |RAMB18E1_215    |      1|
|155   |RAMB18E1_216    |      1|
|156   |RAMB18E1_217    |      1|
|157   |RAMB18E1_218    |      1|
|158   |RAMB18E1_219    |      1|
|159   |RAMB18E1_22     |      1|
|160   |RAMB18E1_220    |      1|
|161   |RAMB18E1_221    |      1|
|162   |RAMB18E1_222    |      1|
|163   |RAMB18E1_223    |      1|
|164   |RAMB18E1_224    |      1|
|165   |RAMB18E1_225    |      1|
|166   |RAMB18E1_226    |      1|
|167   |RAMB18E1_227    |      1|
|168   |RAMB18E1_228    |      1|
|169   |RAMB18E1_229    |      1|
|170   |RAMB18E1_23     |      1|
|171   |RAMB18E1_230    |      1|
|172   |RAMB18E1_231    |      1|
|173   |RAMB18E1_232    |      1|
|174   |RAMB18E1_233    |      1|
|175   |RAMB18E1_234    |      1|
|176   |RAMB18E1_235    |      1|
|177   |RAMB18E1_236    |      1|
|178   |RAMB18E1_237    |      1|
|179   |RAMB18E1_238    |      1|
|180   |RAMB18E1_239    |      1|
|181   |RAMB18E1_24     |      1|
|182   |RAMB18E1_240    |      1|
|183   |RAMB18E1_241    |      1|
|184   |RAMB18E1_242    |      1|
|185   |RAMB18E1_243    |      1|
|186   |RAMB18E1_244    |      1|
|187   |RAMB18E1_245    |      1|
|188   |RAMB18E1_246    |      1|
|189   |RAMB18E1_247    |      1|
|190   |RAMB18E1_248    |      1|
|191   |RAMB18E1_249    |      1|
|192   |RAMB18E1_25     |      1|
|193   |RAMB18E1_250    |      1|
|194   |RAMB18E1_251    |      1|
|195   |RAMB18E1_252    |      1|
|196   |RAMB18E1_253    |      1|
|197   |RAMB18E1_254    |      1|
|198   |RAMB18E1_255    |      1|
|199   |RAMB18E1_256    |      1|
|200   |RAMB18E1_257    |      1|
|201   |RAMB18E1_258    |      1|
|202   |RAMB18E1_259    |      1|
|203   |RAMB18E1_26     |      1|
|204   |RAMB18E1_260    |      1|
|205   |RAMB18E1_261    |      1|
|206   |RAMB18E1_262    |      1|
|207   |RAMB18E1_263    |      1|
|208   |RAMB18E1_264    |      1|
|209   |RAMB18E1_265    |      1|
|210   |RAMB18E1_266    |      1|
|211   |RAMB18E1_267    |      1|
|212   |RAMB18E1_268    |      1|
|213   |RAMB18E1_269    |      1|
|214   |RAMB18E1_27     |      1|
|215   |RAMB18E1_270    |      1|
|216   |RAMB18E1_271    |      1|
|217   |RAMB18E1_272    |      1|
|218   |RAMB18E1_273    |      1|
|219   |RAMB18E1_274    |      1|
|220   |RAMB18E1_275    |      1|
|221   |RAMB18E1_276    |      1|
|222   |RAMB18E1_277    |      1|
|223   |RAMB18E1_278    |      1|
|224   |RAMB18E1_279    |      1|
|225   |RAMB18E1_28     |      1|
|226   |RAMB18E1_280    |      1|
|227   |RAMB18E1_281    |      1|
|228   |RAMB18E1_282    |      1|
|229   |RAMB18E1_283    |      1|
|230   |RAMB18E1_284    |      1|
|231   |RAMB18E1_285    |      1|
|232   |RAMB18E1_286    |      1|
|233   |RAMB18E1_287    |      1|
|234   |RAMB18E1_288    |      1|
|235   |RAMB18E1_289    |      1|
|236   |RAMB18E1_29     |      1|
|237   |RAMB18E1_290    |      1|
|238   |RAMB18E1_291    |      1|
|239   |RAMB18E1_292    |      1|
|240   |RAMB18E1_293    |      1|
|241   |RAMB18E1_294    |      1|
|242   |RAMB18E1_295    |      1|
|243   |RAMB18E1_296    |      1|
|244   |RAMB18E1_297    |      1|
|245   |RAMB18E1_298    |      1|
|246   |RAMB18E1_299    |      1|
|247   |RAMB18E1_3      |      1|
|248   |RAMB18E1_30     |      1|
|249   |RAMB18E1_300    |      1|
|250   |RAMB18E1_301    |      1|
|251   |RAMB18E1_302    |      1|
|252   |RAMB18E1_303    |      1|
|253   |RAMB18E1_304    |      1|
|254   |RAMB18E1_305    |      1|
|255   |RAMB18E1_306    |      1|
|256   |RAMB18E1_307    |      1|
|257   |RAMB18E1_308    |      1|
|258   |RAMB18E1_309    |      1|
|259   |RAMB18E1_31     |      1|
|260   |RAMB18E1_310    |      1|
|261   |RAMB18E1_311    |      1|
|262   |RAMB18E1_312    |      1|
|263   |RAMB18E1_313    |      1|
|264   |RAMB18E1_314    |      1|
|265   |RAMB18E1_315    |      1|
|266   |RAMB18E1_316    |      1|
|267   |RAMB18E1_317    |      1|
|268   |RAMB18E1_318    |      1|
|269   |RAMB18E1_319    |      1|
|270   |RAMB18E1_32     |      1|
|271   |RAMB18E1_320    |      1|
|272   |RAMB18E1_321    |      1|
|273   |RAMB18E1_322    |      1|
|274   |RAMB18E1_323    |      1|
|275   |RAMB18E1_324    |      1|
|276   |RAMB18E1_325    |      1|
|277   |RAMB18E1_326    |      1|
|278   |RAMB18E1_327    |      1|
|279   |RAMB18E1_328    |      1|
|280   |RAMB18E1_329    |      1|
|281   |RAMB18E1_33     |      1|
|282   |RAMB18E1_330    |      1|
|283   |RAMB18E1_331    |      1|
|284   |RAMB18E1_332    |      1|
|285   |RAMB18E1_333    |      1|
|286   |RAMB18E1_334    |      1|
|287   |RAMB18E1_335    |      1|
|288   |RAMB18E1_336    |      1|
|289   |RAMB18E1_337    |      1|
|290   |RAMB18E1_338    |      1|
|291   |RAMB18E1_339    |      1|
|292   |RAMB18E1_34     |      1|
|293   |RAMB18E1_340    |      1|
|294   |RAMB18E1_341    |      1|
|295   |RAMB18E1_342    |      1|
|296   |RAMB18E1_343    |      1|
|297   |RAMB18E1_344    |      1|
|298   |RAMB18E1_345    |      1|
|299   |RAMB18E1_346    |      1|
|300   |RAMB18E1_347    |      1|
|301   |RAMB18E1_348    |      1|
|302   |RAMB18E1_349    |      1|
|303   |RAMB18E1_35     |      1|
|304   |RAMB18E1_350    |      1|
|305   |RAMB18E1_351    |      1|
|306   |RAMB18E1_352    |      1|
|307   |RAMB18E1_353    |      1|
|308   |RAMB18E1_354    |      1|
|309   |RAMB18E1_355    |      1|
|310   |RAMB18E1_356    |      1|
|311   |RAMB18E1_357    |      1|
|312   |RAMB18E1_358    |      1|
|313   |RAMB18E1_359    |      1|
|314   |RAMB18E1_36     |      1|
|315   |RAMB18E1_360    |      1|
|316   |RAMB18E1_361    |      1|
|317   |RAMB18E1_362    |      1|
|318   |RAMB18E1_363    |      1|
|319   |RAMB18E1_364    |      1|
|320   |RAMB18E1_365    |      1|
|321   |RAMB18E1_366    |      1|
|322   |RAMB18E1_367    |      1|
|323   |RAMB18E1_368    |      1|
|324   |RAMB18E1_369    |      1|
|325   |RAMB18E1_37     |      1|
|326   |RAMB18E1_370    |      1|
|327   |RAMB18E1_371    |      1|
|328   |RAMB18E1_372    |      1|
|329   |RAMB18E1_373    |      1|
|330   |RAMB18E1_374    |      1|
|331   |RAMB18E1_375    |      1|
|332   |RAMB18E1_376    |      1|
|333   |RAMB18E1_377    |      1|
|334   |RAMB18E1_378    |      1|
|335   |RAMB18E1_379    |      1|
|336   |RAMB18E1_38     |      1|
|337   |RAMB18E1_380    |      1|
|338   |RAMB18E1_381    |      1|
|339   |RAMB18E1_382    |      1|
|340   |RAMB18E1_383    |      1|
|341   |RAMB18E1_384    |      1|
|342   |RAMB18E1_385    |      1|
|343   |RAMB18E1_386    |      1|
|344   |RAMB18E1_387    |      1|
|345   |RAMB18E1_388    |      1|
|346   |RAMB18E1_389    |      1|
|347   |RAMB18E1_39     |      1|
|348   |RAMB18E1_390    |      1|
|349   |RAMB18E1_391    |      1|
|350   |RAMB18E1_392    |      1|
|351   |RAMB18E1_393    |      1|
|352   |RAMB18E1_394    |      1|
|353   |RAMB18E1_395    |      1|
|354   |RAMB18E1_396    |      1|
|355   |RAMB18E1_397    |      1|
|356   |RAMB18E1_398    |      1|
|357   |RAMB18E1_399    |      1|
|358   |RAMB18E1_4      |      1|
|359   |RAMB18E1_40     |      1|
|360   |RAMB18E1_400    |      1|
|361   |RAMB18E1_401    |      1|
|362   |RAMB18E1_402    |      1|
|363   |RAMB18E1_403    |      1|
|364   |RAMB18E1_404    |      1|
|365   |RAMB18E1_405    |      1|
|366   |RAMB18E1_406    |      1|
|367   |RAMB18E1_407    |      1|
|368   |RAMB18E1_408    |      1|
|369   |RAMB18E1_409    |      1|
|370   |RAMB18E1_41     |      1|
|371   |RAMB18E1_410    |      1|
|372   |RAMB18E1_411    |      1|
|373   |RAMB18E1_412    |      1|
|374   |RAMB18E1_413    |      1|
|375   |RAMB18E1_414    |      1|
|376   |RAMB18E1_415    |      1|
|377   |RAMB18E1_416    |      1|
|378   |RAMB18E1_417    |      1|
|379   |RAMB18E1_418    |      1|
|380   |RAMB18E1_419    |      1|
|381   |RAMB18E1_42     |      1|
|382   |RAMB18E1_420    |      1|
|383   |RAMB18E1_421    |      1|
|384   |RAMB18E1_422    |      1|
|385   |RAMB18E1_423    |      1|
|386   |RAMB18E1_424    |      1|
|387   |RAMB18E1_425    |      1|
|388   |RAMB18E1_426    |      1|
|389   |RAMB18E1_427    |      1|
|390   |RAMB18E1_428    |      1|
|391   |RAMB18E1_429    |      1|
|392   |RAMB18E1_43     |      1|
|393   |RAMB18E1_430    |      1|
|394   |RAMB18E1_431    |      1|
|395   |RAMB18E1_432    |      1|
|396   |RAMB18E1_433    |      1|
|397   |RAMB18E1_434    |      1|
|398   |RAMB18E1_435    |      1|
|399   |RAMB18E1_436    |      1|
|400   |RAMB18E1_437    |      1|
|401   |RAMB18E1_438    |      1|
|402   |RAMB18E1_439    |      1|
|403   |RAMB18E1_44     |      1|
|404   |RAMB18E1_440    |      1|
|405   |RAMB18E1_441    |      1|
|406   |RAMB18E1_442    |      1|
|407   |RAMB18E1_443    |      1|
|408   |RAMB18E1_444    |      1|
|409   |RAMB18E1_445    |      1|
|410   |RAMB18E1_446    |      1|
|411   |RAMB18E1_447    |      1|
|412   |RAMB18E1_448    |      1|
|413   |RAMB18E1_449    |      1|
|414   |RAMB18E1_45     |      1|
|415   |RAMB18E1_450    |      1|
|416   |RAMB18E1_451    |      1|
|417   |RAMB18E1_452    |      1|
|418   |RAMB18E1_453    |      1|
|419   |RAMB18E1_454    |      1|
|420   |RAMB18E1_455    |      1|
|421   |RAMB18E1_456    |      1|
|422   |RAMB18E1_457    |      1|
|423   |RAMB18E1_458    |      1|
|424   |RAMB18E1_459    |      1|
|425   |RAMB18E1_46     |      1|
|426   |RAMB18E1_460    |      1|
|427   |RAMB18E1_461    |      1|
|428   |RAMB18E1_462    |      1|
|429   |RAMB18E1_463    |      1|
|430   |RAMB18E1_464    |      1|
|431   |RAMB18E1_465    |      1|
|432   |RAMB18E1_466    |      1|
|433   |RAMB18E1_467    |      1|
|434   |RAMB18E1_468    |      1|
|435   |RAMB18E1_469    |      1|
|436   |RAMB18E1_47     |      1|
|437   |RAMB18E1_470    |      1|
|438   |RAMB18E1_471    |      1|
|439   |RAMB18E1_472    |      1|
|440   |RAMB18E1_473    |      1|
|441   |RAMB18E1_474    |      1|
|442   |RAMB18E1_475    |      1|
|443   |RAMB18E1_476    |      1|
|444   |RAMB18E1_477    |      1|
|445   |RAMB18E1_478    |      1|
|446   |RAMB18E1_479    |      1|
|447   |RAMB18E1_48     |      1|
|448   |RAMB18E1_480    |      1|
|449   |RAMB18E1_481    |      1|
|450   |RAMB18E1_482    |      1|
|451   |RAMB18E1_483    |      1|
|452   |RAMB18E1_484    |      1|
|453   |RAMB18E1_485    |      1|
|454   |RAMB18E1_486    |      1|
|455   |RAMB18E1_487    |      1|
|456   |RAMB18E1_488    |      1|
|457   |RAMB18E1_489    |      1|
|458   |RAMB18E1_49     |      1|
|459   |RAMB18E1_490    |      1|
|460   |RAMB18E1_491    |      1|
|461   |RAMB18E1_492    |      1|
|462   |RAMB18E1_493    |      1|
|463   |RAMB18E1_494    |      1|
|464   |RAMB18E1_495    |      1|
|465   |RAMB18E1_496    |      1|
|466   |RAMB18E1_497    |      1|
|467   |RAMB18E1_498    |      1|
|468   |RAMB18E1_499    |      1|
|469   |RAMB18E1_5      |      1|
|470   |RAMB18E1_50     |      1|
|471   |RAMB18E1_500    |      1|
|472   |RAMB18E1_501    |      1|
|473   |RAMB18E1_502    |      1|
|474   |RAMB18E1_503    |      1|
|475   |RAMB18E1_504    |      1|
|476   |RAMB18E1_505    |      1|
|477   |RAMB18E1_506    |      1|
|478   |RAMB18E1_507    |      1|
|479   |RAMB18E1_508    |      1|
|480   |RAMB18E1_509    |      1|
|481   |RAMB18E1_51     |      1|
|482   |RAMB18E1_510    |      1|
|483   |RAMB18E1_511    |      1|
|484   |RAMB18E1_512    |      1|
|485   |RAMB18E1_513    |      1|
|486   |RAMB18E1_514    |      1|
|487   |RAMB18E1_515    |      1|
|488   |RAMB18E1_516    |      1|
|489   |RAMB18E1_517    |      1|
|490   |RAMB18E1_518    |      1|
|491   |RAMB18E1_519    |      1|
|492   |RAMB18E1_52     |      1|
|493   |RAMB18E1_520    |      1|
|494   |RAMB18E1_521    |      1|
|495   |RAMB18E1_522    |      1|
|496   |RAMB18E1_53     |      1|
|497   |RAMB18E1_54     |      1|
|498   |RAMB18E1_55     |      1|
|499   |RAMB18E1_56     |      1|
|500   |RAMB18E1_57     |      1|
|501   |RAMB18E1_58     |      1|
|502   |RAMB18E1_59     |      1|
|503   |RAMB18E1_6      |      1|
|504   |RAMB18E1_60     |      1|
|505   |RAMB18E1_61     |      1|
|506   |RAMB18E1_62     |      1|
|507   |RAMB18E1_63     |      1|
|508   |RAMB18E1_64     |      1|
|509   |RAMB18E1_65     |      1|
|510   |RAMB18E1_66     |      1|
|511   |RAMB18E1_67     |      1|
|512   |RAMB18E1_68     |      1|
|513   |RAMB18E1_69     |      1|
|514   |RAMB18E1_7      |      1|
|515   |RAMB18E1_70     |      1|
|516   |RAMB18E1_71     |      1|
|517   |RAMB18E1_72     |      1|
|518   |RAMB18E1_73     |      1|
|519   |RAMB18E1_74     |      1|
|520   |RAMB18E1_75     |      1|
|521   |RAMB18E1_76     |      1|
|522   |RAMB18E1_77     |      1|
|523   |RAMB18E1_78     |      1|
|524   |RAMB18E1_79     |      1|
|525   |RAMB18E1_8      |      1|
|526   |RAMB18E1_80     |      1|
|527   |RAMB18E1_81     |      1|
|528   |RAMB18E1_82     |      1|
|529   |RAMB18E1_83     |      1|
|530   |RAMB18E1_84     |      1|
|531   |RAMB18E1_85     |      1|
|532   |RAMB18E1_86     |      1|
|533   |RAMB18E1_87     |      1|
|534   |RAMB18E1_88     |      1|
|535   |RAMB18E1_89     |      1|
|536   |RAMB18E1_9      |      1|
|537   |RAMB18E1_90     |      1|
|538   |RAMB18E1_91     |      1|
|539   |RAMB18E1_92     |      1|
|540   |RAMB18E1_93     |      1|
|541   |RAMB18E1_94     |      1|
|542   |RAMB18E1_95     |      1|
|543   |RAMB18E1_96     |      1|
|544   |RAMB18E1_97     |      1|
|545   |RAMB18E1_98     |      1|
|546   |RAMB18E1_99     |      1|
|547   |RAMB36E1        |     12|
|548   |RAMB36E1_1      |     22|
|549   |RAMB36E1_2      |      6|
|550   |RAMB36E1_3      |     10|
|551   |RAMB36E1_4      |     72|
|552   |RAMB36E1_5      |     16|
|553   |SRL16E          |   9608|
|554   |SRLC32E         | 116755|
|555   |XORCY           |   9683|
|556   |FDCE            |    578|
|557   |FDE             |   3121|
|558   |FDPE            |     12|
|559   |FDRE            | 233136|
|560   |FDSE            |   1000|
|561   |IBUF            |     11|
|562   |OBUF            |     16|
+------+----------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 08:39:15 ; elapsed = 08:38:25 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 2055 ; free virtual = 35689
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3630 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 08:30:03 ; elapsed = 08:30:50 . Memory (MB): peak = 14333.141 ; gain = 3507.977 ; free physical = 2055 ; free virtual = 35690
Synthesis Optimization Complete : Time (s): cpu = 08:39:15 ; elapsed = 08:38:25 . Memory (MB): peak = 14333.141 ; gain = 13493.098 ; free physical = 2054 ; free virtual = 35687
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49591 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 9 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24992 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 6624 instances
  FDE => FDRE: 3121 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 7680 instances
  RAM16X1S => RAM32X1S (RAMS32): 768 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances
  SRLC32E => SRL16E: 6789 instances

INFO: [Common 17-83] Releasing license: Synthesis
7529 Infos, 773 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 08:46:58 ; elapsed = 08:41:48 . Memory (MB): peak = 14372.871 ; gain = 13442.133 ; free physical = 15989 ; free virtual = 49657
write_checkpoint: Time (s): cpu = 00:01:58 ; elapsed = 00:01:08 . Memory (MB): peak = 14404.891 ; gain = 32.020 ; free physical = 15862 ; free virtual = 49654
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 14404.891 ; gain = 0.000 ; free physical = 15861 ; free virtual = 49653
INFO: [Common 17-206] Exiting Vivado at Mon Jun  6 02:25:56 2016...
