# compile verilog/system verilog design source files
sv xil_defaultlib "C:/git/Project-Zipline/rtl/common/include/messages.vh" --include "../../../../../../../../git/Project-Zipline/rtl/common/include" --include "../../../../../../../../git/Project-Zipline/rtl/common/axi" --include "../../../../../../../../git/Project-Zipline/rtl/mem_wrappers/bimc_master/top" --include "../../../../../../../../git/Project-Zipline/rtl/cr_cddip_sa" --include "../../../../../../../../git/Project-Zipline/rtl/cr_cddip_support" --include "../../../../../../../../git/Project-Zipline/rtl/cr_cg" --include "../../../../../../../../git/Project-Zipline/rtl/cr_crcgc" --include "../../../../../../../../git/Project-Zipline/rtl/cr_isf" --include "../../../../../../../../git/Project-Zipline/rtl/cr_osf" --include "../../../../../../../../git/Project-Zipline/rtl/cr_prefix_attach" --include "../../../../../../../../git/Project-Zipline/rtl/cr_su" --include "../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp" --include "../../../../../../../../git/Project-Zipline/rtl/cr_cddip" --include "../../../../../../../../git/Project-Zipline/rtl/cr_prefix" \
"../../../../../../../../git/Project-Zipline/rtl/common/CR_TIE_CELL.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/axi/axi_channel_reg_slice.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/axi/axi_channel_split_slice.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/axi/axi_hndshk_split.sv" \
"../../../../../../../../git/Project-Zipline/rtl/mem_wrappers/bimc_master/top/bimc_master.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/cr_adler/cr_adler.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/cr_tlvp/cr_axi4s_mstr.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/cr_tlvp/cr_axi4s_mstr_su.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/cr_tlvp/cr_axi4s_slv.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/cr_tlvp/cr_axi4s_slv2.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_cddip/cr_cddip.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_cddip_sa/cr_cddip_sa.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_cddip_sa/cr_cddip_sa_core.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_cddip_sa/cr_cddip_sa_regfile.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_cddip_sa/cr_cddip_sa_regs.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_cddip_support/cr_cddip_support.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_cddip_support/cr_cddip_support_core.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_cddip_support/cr_cddip_support_regfile.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_cddip_support/cr_cddip_support_regs.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_cg/cr_cg.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_cg/cr_cg_core.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_cg/cr_cg_regfile.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_cg/cr_cg_regs.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_cg/cr_cg_tlv_mods.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/cr_crc/cr_crc.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/cr_crc16t/cr_crc16t.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_crcgc/cr_crcgc.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_core.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_cts.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_regfile.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_regs.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/cr_dual_rank_synchronizer.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap3.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_isf/cr_isf.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_isf/cr_isf_core.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_isf/cr_isf_regfile.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_isf/cr_isf_regs.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_isf/cr_isf_support.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_isf/cr_isf_tlv_mods.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_osf/cr_osf.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_osf/cr_osf_core.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_osf/cr_osf_ctl.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_osf/cr_osf_dbg2fifo_ctl.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_osf/cr_osf_debug_ctl.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_osf/cr_osf_latency.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_osf/cr_osf_regfile.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_osf/cr_osf_regs.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_osf/cr_osf_support.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_core.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_ibp.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pmc.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pti.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_regfile.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_regs.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/cr_rst_sync.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_su/cr_su.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_su/cr_su_core.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_su/cr_su_ctl.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_su/cr_su_regfile.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_su/cr_su_regs.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/cr_tlvp_apps/cr_tlvp_axi_in_axi_out_top.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/cr_tlvp_apps/cr_tlvp_axi_in_top.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/cr_tlvp_apps/cr_tlvp_axi_out_top.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_dsm.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_id.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_spl.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_top.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_be.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_be_fifos.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_be_frm_chk.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_be_tlvp.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_core.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_bhp.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_bhp_dflate.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_crc.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_data_aligner.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_fhp.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_lfa.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_lfa_fifo.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_tlvp.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_array_inc.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_bct_sat_writer.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_blt.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_hdr_fifo.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_histogram.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_predef_buf.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_slt_writer.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_small_tables.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_svt_writer.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_symtab_dec.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_symtab_dec_retro.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_symtab_dec_retro_huff.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_table_writer.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_hufd.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_lz77.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_ag.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_bm.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_do.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_ep.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_hb.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_if.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_pl.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_mtf.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_regfile.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_regs.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_ld.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_sp.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_ss.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_wf.sv" \
"../../../../../../../../git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_unpacker.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_credit_manager.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_event_counter_array.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_event_counter_array_wide.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_event_interrupt.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_fifo.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_fifo_1r1w_indirect_access_debug.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_fifo_1r1w_indirect_access_debug_cntrl.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl_ram_1r1w.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_fifo_ram_1r1w.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v2.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v3.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_interface_monitor.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_interface_monitor_pipe.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_ram_1r1w.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_ram_1rw_indirect_access.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_ram_2rw.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_rbus_apb.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_rbus_ring.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/nx_roreg_indirect_access.sv" \
"../../../../../../../../git/Project-Zipline/rtl/common/nx_library/sync_fifo.sv" \
"../../../../../../../../git/Project-Zipline/dv/CDD_64/run/zipline_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
