#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000016d83842af0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000016d83842c80 .scope module, "top" "top" 3 4;
 .timescale 0 0;
UDP_my_comb_gate .udp/comb "my_comb_gate", 2
 ,"000"
 ,"011"
 ,"100";
L_0000016d838431c0 .udp UDP_my_comb_gate, v0000016d83843320_0, v0000016d83568090_0;
v0000016d83843320_0 .var "a10", 0 0;
v0000016d83568090_0 .var "b10", 0 0;
v0000016d83569450_0 .net "out10", 0 0, L_0000016d838431c0;  1 drivers
    .scope S_0000016d83842c80;
T_0 ;
    %vpi_call/w 3 17 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call/w 3 18 "$dumpvars" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016d83843320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016d83568090_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016d83843320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016d83568090_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016d83843320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016d83568090_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016d83843320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016d83568090_0, 0, 1;
    %delay 1, 0;
    %delay 1, 0;
    %vpi_call/w 3 34 "$display", "at time = %0d", $time, ", end of the sim" {0 0 0};
    %vpi_call/w 3 35 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "src/top.sv";
