
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105194                       # Number of seconds simulated
sim_ticks                                105193851561                       # Number of ticks simulated
final_tick                               633137967573                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 182451                       # Simulator instruction rate (inst/s)
host_op_rate                                   230028                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5790310                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908692                       # Number of bytes of host memory used
host_seconds                                 18167.22                       # Real time elapsed on the host
sim_insts                                  3314624957                       # Number of instructions simulated
sim_ops                                    4178968851                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1143296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       547456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2356096                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4052224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1559552                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1559552                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8932                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4277                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        18407                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31658                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12184                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12184                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10868468                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19469                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5204259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     22397659                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                38521491                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15818                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19469                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15818                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              51106                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14825505                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14825505                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14825505                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15818                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10868468                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19469                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5204259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15818                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     22397659                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               53346996                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               252263434                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20664473                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16895125                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2011710                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8482824                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8113792                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2118444                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91483                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199016788                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             116100780                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20664473                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10232236                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24187212                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5582911                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4878277                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12190985                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2013263                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231619840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.958494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207432628     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1162043      0.50%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1772226      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2419563      1.04%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2483959      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2077911      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1184141      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1734458      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11352911      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231619840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081916                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.460236                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       196740934                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7173065                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24122858                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45663                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3537319                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3409977                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     142241797                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1336                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3537319                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197297436                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1359173                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4410432                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23621481                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1393998                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     142152221                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1515                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        315397                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556758                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1314                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    197544172                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    661580852                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    661580852                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170748560                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26795567                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39139                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22470                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4050665                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13494757                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7402009                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       131077                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1665053                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141957972                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39123                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134643387                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26859                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16147745                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     38349920                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5787                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231619840                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581312                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270218                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174634744     75.40%     75.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23274746     10.05%     85.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12021510      5.19%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9025152      3.90%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7022471      3.03%     97.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2824947      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1792695      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       909224      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       114351      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231619840                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          24181     10.19%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         86884     36.61%     46.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126278     53.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    112803253     83.78%     83.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2088626      1.55%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12389306      9.20%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7345533      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134643387                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533741                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             237343                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001763                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501170812                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    158145175                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132627243                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134880730                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       316107                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2226886                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          335                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       179596                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          131                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3537319                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1077353                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       127963                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141997096                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65050                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13494757                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7402009                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22455                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         94534                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          335                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1173079                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1143315                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2316394                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132817904                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11683516                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1825479                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19027423                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18773973                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7343907                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526505                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132627437                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132627243                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76340321                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204475876                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525749                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.373346                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904055                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19100727                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044701                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228082521                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538858                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.387924                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177796832     77.95%     77.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24810354     10.88%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9413216      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4547200      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3781782      1.66%     96.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2248938      0.99%     97.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1889124      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       841493      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2753582      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228082521                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904055                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490280                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267871                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627217                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781424                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507745                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2753582                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367333721                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          287547121                       # The number of ROB writes
system.switch_cpus0.timesIdled                3098835                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20643594                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.522634                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.522634                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.396411                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.396411                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       598624678                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184029289                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      132391730                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               252263434                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22571775                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18523836                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2103272                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9223814                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8857786                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2248937                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98393                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201934312                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             123897691                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22571775                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11106723                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26699783                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5876918                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6172891                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12216646                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2093593                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    238562395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.637141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.999487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       211862612     88.81%     88.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1984107      0.83%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3602721      1.51%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2125614      0.89%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1741961      0.73%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1545992      0.65%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          859316      0.36%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2142812      0.90%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12697260      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    238562395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089477                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491144                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       200268855                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7851605                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26620660                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        66144                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3755128                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3708699                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     151929120                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1642                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3755128                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       200566224                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         694136                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6246641                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26372126                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       928132                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     151880256                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        101302                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       536805                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    213936281                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    704900141                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    704900141                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181390965                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32545316                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36093                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18074                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2688487                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14112585                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7600251                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        73822                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1729517                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         150722443                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36094                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143549621                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        70162                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18138463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37749972                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    238562395                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.601728                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.289173                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    178823300     74.96%     74.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23747208      9.95%     84.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12427786      5.21%     90.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8788260      3.68%     93.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8780043      3.68%     97.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3146463      1.32%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2392421      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       280264      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       176650      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    238562395                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          52533     13.65%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        172188     44.76%     58.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       159998     41.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121113846     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1971928      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18019      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12864757      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7581071      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143549621                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.569046                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             384719                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002680                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    526116518                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    168897248                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141107807                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143934340                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       292929                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2325908                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       105061                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3755128                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         485157                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56766                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    150758537                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        16277                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14112585                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7600251                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18074                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         46916                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1206628                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1106223                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2312851                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141924795                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12764157                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1624826                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20345222                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20099528                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7581065                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.562605                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141107852                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141107807                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82566112                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        224943687                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.559367                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367052                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105466144                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130001960                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20756834                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36040                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2121065                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    234807267                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.553654                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.405348                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    181734223     77.40%     77.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25891166     11.03%     88.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9928509      4.23%     92.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5232253      2.23%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4436081      1.89%     96.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2104156      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       997569      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1559981      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2923329      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    234807267                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105466144                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130001960                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19281867                       # Number of memory references committed
system.switch_cpus1.commit.loads             11786677                       # Number of loads committed
system.switch_cpus1.commit.membars              18020                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18861998                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117035117                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2688796                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2923329                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           382642732                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          305272718                       # The number of ROB writes
system.switch_cpus1.timesIdled                2977691                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13701039                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105466144                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130001960                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105466144                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.391890                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.391890                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.418079                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.418079                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       638132440                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197092841                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      140664595                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36040                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               252263434                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22854805                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18512993                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2092359                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9117652                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8613440                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2565779                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94755                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    193162602                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             127085513                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22854805                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11179219                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27834785                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6423311                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4543297                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12085532                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2091902                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    229824736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.679444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.052086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       201989951     87.89%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2593115      1.13%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2036215      0.89%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4793897      2.09%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1031294      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1605708      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1234772      0.54%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          774805      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13764979      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    229824736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090599                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.503781                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       191020003                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6748280                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27722738                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        92587                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4241124                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3942944                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        43545                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155849158                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        76836                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4241124                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       191546915                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1739553                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3531548                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27257300                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1508292                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     155706299                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        25952                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        288687                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       560165                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       199834                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    219044201                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    726606954                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    726606954                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177810004                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        41234190                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38891                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21659                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4924195                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15121553                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7523106                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       140153                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1671290                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         154595963                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38875                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145196341                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       148887                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     25851585                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     53848972                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4427                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    229824736                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.631770                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.302928                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    167244580     72.77%     72.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26813650     11.67%     84.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13000350      5.66%     90.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8694332      3.78%     93.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8045380      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2705580      1.18%     98.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2790631      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       396075      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       134158      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    229824736                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         416778     59.14%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        143364     20.34%     79.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144579     20.52%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121951353     83.99%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2200035      1.52%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17224      0.01%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13563514      9.34%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7464215      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145196341                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.575574                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             704721                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004854                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    521071026                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    180486923                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141470499                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145901062                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       364598                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3419293                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1075                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          500                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       204299                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4241124                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1107189                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       100803                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    154634838                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        10788                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15121553                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7523106                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21651                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         85306                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          500                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1137998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1186728                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2324726                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142550066                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13095646                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2646275                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20558507                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20205535                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7462861                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.565084                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141471342                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141470499                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83770307                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231308128                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.560805                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.362159                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104167746                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127928026                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     26708182                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34448                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2095992                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    225583612                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.567098                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.371856                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    171872945     76.19%     76.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25274402     11.20%     87.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11035449      4.89%     92.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      6271481      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4541306      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1783296      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1378551      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       994183      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2431999      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    225583612                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104167746                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127928026                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19021065                       # Number of memory references committed
system.switch_cpus2.commit.loads             11702258                       # Number of loads committed
system.switch_cpus2.commit.membars              17224                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18380789                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115267802                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2604410                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2431999                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           377787821                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          313513684                       # The number of ROB writes
system.switch_cpus2.timesIdled                3120199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               22438698                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104167746                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127928026                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104167746                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.421704                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.421704                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.412932                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.412932                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       642084127                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197011702                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143935127                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34448                       # number of misc regfile writes
system.l20.replacements                          8945                       # number of replacements
system.l20.tagsinuse                     10239.979821                       # Cycle average of tags in use
system.l20.total_refs                          552219                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19185                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.783894                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          562.024359                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.475071                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3829.998833                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5840.481558                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.054885                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000730                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.374023                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.570360                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43690                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43690                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25510                       # number of Writeback hits
system.l20.Writeback_hits::total                25510                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43690                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43690                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43690                       # number of overall hits
system.l20.overall_hits::total                  43690                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8929                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8942                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8932                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8945                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8932                       # number of overall misses
system.l20.overall_misses::total                 8945                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2900443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2025340734                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2028241177                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       664638                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       664638                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2900443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2026005372                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2028905815                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2900443                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2026005372                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2028905815                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52619                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52632                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25510                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25510                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52622                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52635                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52622                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52635                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169692                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169897                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169739                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169944                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169739                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169944                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       223111                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 226827.274499                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 226821.871729                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       221546                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       221546                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       223111                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 226825.500672                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 226820.102292                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       223111                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 226825.500672                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 226820.102292                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5912                       # number of writebacks
system.l20.writebacks::total                     5912                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8929                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8942                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8932                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8945                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8932                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8945                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1472570559                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1474667183                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       479014                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       479014                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1473049573                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1475146197                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1473049573                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1475146197                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169692                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169897                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169739                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169944                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169739                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169944                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164919.986449                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 164914.692798                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 159671.333333                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 159671.333333                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 164918.223578                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 164912.934265                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 164918.223578                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 164912.934265                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4293                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          316825                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14533                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.800385                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          482.671994                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.496642                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2016.366441                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             0.945234                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7725.519689                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.047136                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001416                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.196911                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000092                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.754445                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30294                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30294                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9825                       # number of Writeback hits
system.l21.Writeback_hits::total                 9825                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30294                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30294                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30294                       # number of overall hits
system.l21.overall_hits::total                  30294                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4277                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4293                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4277                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4293                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4277                       # number of overall misses
system.l21.overall_misses::total                 4293                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3574145                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1000978374                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1004552519                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3574145                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1000978374                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1004552519                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3574145                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1000978374                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1004552519                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34571                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34587                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9825                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9825                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34571                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34587                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34571                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34587                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.123716                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.124122                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.123716                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.124122                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.123716                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.124122                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 223384.062500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 234037.496844                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 233997.791521                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 223384.062500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 234037.496844                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 233997.791521                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 223384.062500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 234037.496844                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 233997.791521                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2747                       # number of writebacks
system.l21.writebacks::total                     2747                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4277                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4293                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4277                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4293                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4277                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4293                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2583674                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    736226134                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    738809808                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2583674                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    736226134                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    738809808                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2583674                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    736226134                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    738809808                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.123716                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.124122                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.123716                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.124122                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.123716                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.124122                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161479.625000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 172136.108020                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 172096.391335                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 161479.625000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 172136.108020                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 172096.391335                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 161479.625000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 172136.108020                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 172096.391335                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         18420                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          772356                       # Total number of references to valid blocks.
system.l22.sampled_refs                         30708                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.151622                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          415.930788                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.560260                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3907.497746                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.242690                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7954.768516                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033849                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000778                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.317993                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000020                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.647361                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        57906                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  57906                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           21550                       # number of Writeback hits
system.l22.Writeback_hits::total                21550                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        57906                       # number of demand (read+write) hits
system.l22.demand_hits::total                   57906                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        57906                       # number of overall hits
system.l22.overall_hits::total                  57906                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        18407                       # number of ReadReq misses
system.l22.ReadReq_misses::total                18420                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        18407                       # number of demand (read+write) misses
system.l22.demand_misses::total                 18420                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        18407                       # number of overall misses
system.l22.overall_misses::total                18420                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2636025                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4321633992                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4324270017                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2636025                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4321633992                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4324270017                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2636025                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4321633992                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4324270017                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        76313                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              76326                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        21550                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            21550                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        76313                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               76326                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        76313                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              76326                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.241204                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.241333                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.241204                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.241333                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.241204                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.241333                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 202771.153846                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 234782.093334                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 234759.501466                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 202771.153846                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 234782.093334                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 234759.501466                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 202771.153846                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 234782.093334                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 234759.501466                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3525                       # number of writebacks
system.l22.writebacks::total                     3525                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        18407                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           18420                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        18407                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            18420                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        18407                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           18420                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1830528                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3182094870                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3183925398                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1830528                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3182094870                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3183925398                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1830528                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3182094870                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3183925398                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.241204                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.241333                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.241204                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.241333                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.241204                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.241333                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140809.846154                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 172874.171239                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 172851.541694                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 140809.846154                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 172874.171239                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 172851.541694                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 140809.846154                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 172874.171239                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 172851.541694                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               492.996194                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012198590                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2053141.156187                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996194                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          480                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.769231                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790058                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12190968                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12190968                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12190968                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12190968                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12190968                       # number of overall hits
system.cpu0.icache.overall_hits::total       12190968                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3955074                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3955074                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3955074                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3955074                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3955074                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3955074                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12190985                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12190985                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12190985                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12190985                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12190985                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12190985                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 232651.411765                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 232651.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 232651.411765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3008835                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3008835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3008835                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 231448.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52622                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171840903                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52878                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3249.761772                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.294316                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.705684                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911306                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088694                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8572822                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8572822                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7184964                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7184964                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17537                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17537                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15757786                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15757786                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15757786                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15757786                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       149246                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       149246                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3097                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3097                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       152343                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152343                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       152343                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152343                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  16984183732                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  16984183732                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    602287686                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    602287686                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17586471418                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17586471418                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17586471418                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17586471418                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8722068                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8722068                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15910129                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15910129                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15910129                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15910129                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017111                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017111                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000431                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000431                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009575                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009575                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009575                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009575                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113799.925841                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113799.925841                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 194474.551501                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 194474.551501                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 115439.970448                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 115439.970448                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 115439.970448                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 115439.970448                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1397130                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 116427.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25510                       # number of writebacks
system.cpu0.dcache.writebacks::total            25510                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        96627                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        96627                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3094                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3094                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        99721                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        99721                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        99721                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        99721                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52619                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52619                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52622                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52622                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52622                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52622                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4968085435                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4968085435                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       689538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       689538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4968774973                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4968774973                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4968774973                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4968774973                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006033                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006033                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003307                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003307                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003307                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003307                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94416.188734                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94416.188734                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data       229846                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total       229846                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94423.909639                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94423.909639                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94423.909639                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94423.909639                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.021322                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015359697                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2197748.261905                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.021322                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024073                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738816                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12216627                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12216627                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12216627                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12216627                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12216627                       # number of overall hits
system.cpu1.icache.overall_hits::total       12216627                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4596991                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4596991                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4596991                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4596991                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4596991                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4596991                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12216646                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12216646                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12216646                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12216646                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12216646                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12216646                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 241946.894737                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 241946.894737                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 241946.894737                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 241946.894737                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 241946.894737                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 241946.894737                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3707563                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3707563                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3707563                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3707563                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3707563                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3707563                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 231722.687500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 231722.687500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 231722.687500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 231722.687500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 231722.687500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 231722.687500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34571                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163734141                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34827                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4701.356448                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.171363                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.828637                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903013                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096987                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9512662                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9512662                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7459151                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7459151                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18050                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18050                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18020                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18020                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16971813                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16971813                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16971813                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16971813                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        89032                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        89032                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        89032                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         89032                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        89032                       # number of overall misses
system.cpu1.dcache.overall_misses::total        89032                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8468195636                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8468195636                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8468195636                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8468195636                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8468195636                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8468195636                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9601694                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9601694                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7459151                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7459151                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18020                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18020                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17060845                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17060845                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17060845                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17060845                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009273                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009273                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005218                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005218                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005218                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005218                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95114.067257                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95114.067257                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95114.067257                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95114.067257                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95114.067257                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95114.067257                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9825                       # number of writebacks
system.cpu1.dcache.writebacks::total             9825                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        54461                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        54461                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        54461                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        54461                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        54461                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        54461                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34571                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34571                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34571                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34571                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34571                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34571                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3012001284                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3012001284                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3012001284                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3012001284                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3012001284                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3012001284                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002026                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002026                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002026                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002026                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87125.084146                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87125.084146                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87125.084146                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87125.084146                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87125.084146                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87125.084146                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               490.997309                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013948788                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2065068.814664                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997309                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          478                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.766026                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12085517                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12085517                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12085517                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12085517                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12085517                       # number of overall hits
system.cpu2.icache.overall_hits::total       12085517                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3254748                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3254748                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3254748                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3254748                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3254748                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3254748                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12085532                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12085532                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12085532                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12085532                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12085532                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12085532                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 216983.200000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 216983.200000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 216983.200000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 216983.200000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 216983.200000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 216983.200000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2743925                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2743925                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2743925                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2743925                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2743925                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2743925                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 211071.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 211071.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 211071.153846                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 211071.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 211071.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 211071.153846                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 76313                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180452061                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 76569                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2356.724797                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.081787                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.918213                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902663                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097337                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9811093                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9811093                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7284359                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7284359                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21496                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21496                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17224                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17224                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17095452                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17095452                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17095452                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17095452                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       183906                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       183906                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       183906                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        183906                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       183906                       # number of overall misses
system.cpu2.dcache.overall_misses::total       183906                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  22253292971                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  22253292971                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  22253292971                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  22253292971                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  22253292971                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  22253292971                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9994999                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9994999                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7284359                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7284359                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17224                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17224                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17279358                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17279358                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17279358                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17279358                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018400                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018400                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010643                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010643                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010643                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010643                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 121003.626695                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 121003.626695                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 121003.626695                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121003.626695                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 121003.626695                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121003.626695                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21550                       # number of writebacks
system.cpu2.dcache.writebacks::total            21550                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       107593                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       107593                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       107593                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       107593                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       107593                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       107593                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        76313                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        76313                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        76313                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        76313                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        76313                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        76313                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8278135672                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8278135672                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8278135672                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8278135672                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8278135672                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8278135672                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007635                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007635                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004416                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004416                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004416                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004416                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 108476.087587                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108476.087587                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 108476.087587                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 108476.087587                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 108476.087587                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 108476.087587                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
