============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 27 2019  12:31:32 am
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


-------------------------------------------------------
TCF summary for top design
-------------------------------------------------------
Asserted Primary inputs in design         : 0 (0.00%)
Total connected primary inputs in design  : 27 (100.00%)
-------------------------------------------------------
Asserted sequential outputs               : 0 (0.00%)
Total connected sequential outputs        : 53 (100.00%)
-------------------------------------------------------
Total nets in design                      : 2479 (100.00%)
Nets asserted                             : 0 (0.00%)
Nets computed                             : 1733 (69.91%)
Default nets                              : 445 (17.95%)
Clock nets with no assertions             : 26 (1.05%)
Constant nets                             : 217 (8.75%)
Nets with no assertions                   : 2479 (100.00%)
-------------------------------------------------------
