{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1578765991549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578765991549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 19:06:31 2020 " "Processing started: Sat Jan 11 19:06:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578765991549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1578765991549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_embedded_system -c UART_embedded_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_embedded_system -c UART_embedded_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1578765991550 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1578765991886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/uart_embedded_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/uart_embedded_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_embedded_system-rtl " "Found design unit 1: UART_embedded_system-rtl" {  } { { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992466 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system " "Found entity 1: UART_embedded_system" {  } { { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992470 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator" {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: uart_embedded_system_onchip_memory2_0_s1_translator-rtl" {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992474 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_onchip_memory2_0_s1_translator " "Found entity 1: uart_embedded_system_onchip_memory2_0_s1_translator" {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator-rtl " "Found design unit 1: uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator-rtl" {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992479 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator " "Found entity 1: uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator" {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992483 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/uart_embedded_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/uart_embedded_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_rst_controller-rtl " "Found design unit 1: uart_embedded_system_rst_controller-rtl" {  } { { "synthesis/uart_embedded_system_rst_controller.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992487 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_rst_controller " "Found entity 1: uart_embedded_system_rst_controller" {  } { { "synthesis/uart_embedded_system_rst_controller.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/uart_embedded_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/uart_embedded_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_rst_controller_001-rtl " "Found design unit 1: uart_embedded_system_rst_controller_001-rtl" {  } { { "synthesis/uart_embedded_system_rst_controller_001.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992491 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_rst_controller_001 " "Found entity 1: uart_embedded_system_rst_controller_001" {  } { { "synthesis/uart_embedded_system_rst_controller_001.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: uart_embedded_system_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992497 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_nios2_qsys_0_instruction_master_translator " "Found entity 1: uart_embedded_system_nios2_qsys_0_instruction_master_translator" {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_embedded_system_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: uart_embedded_system_nios2_qsys_0_data_master_translator-rtl" {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992502 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_embedded_system_nios2_qsys_0_data_master_translator " "Found entity 1: uart_embedded_system_nios2_qsys_0_data_master_translator" {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_irq_mapper " "Found entity 1: UART_embedded_system_irq_mapper" {  } { { "synthesis/submodules/UART_embedded_system_irq_mapper.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992510 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_rsp_xbar_mux_001 " "Found entity 1: UART_embedded_system_rsp_xbar_mux_001" {  } { { "synthesis/submodules/UART_embedded_system_rsp_xbar_mux_001.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_rsp_xbar_mux " "Found entity 1: UART_embedded_system_rsp_xbar_mux" {  } { { "synthesis/submodules/UART_embedded_system_rsp_xbar_mux.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_rsp_xbar_demux_002 " "Found entity 1: UART_embedded_system_rsp_xbar_demux_002" {  } { { "synthesis/submodules/UART_embedded_system_rsp_xbar_demux_002.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_cmd_xbar_mux " "Found entity 1: UART_embedded_system_cmd_xbar_mux" {  } { { "synthesis/submodules/UART_embedded_system_cmd_xbar_mux.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_cmd_xbar_demux_001 " "Found entity 1: UART_embedded_system_cmd_xbar_demux_001" {  } { { "synthesis/submodules/UART_embedded_system_cmd_xbar_demux_001.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_cmd_xbar_demux " "Found entity 1: UART_embedded_system_cmd_xbar_demux" {  } { { "synthesis/submodules/UART_embedded_system_cmd_xbar_demux.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel UART_embedded_system_id_router_002.sv(48) " "Verilog HDL Declaration information at UART_embedded_system_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/UART_embedded_system_id_router_002.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578765992545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel UART_embedded_system_id_router_002.sv(49) " "Verilog HDL Declaration information at UART_embedded_system_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/UART_embedded_system_id_router_002.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578765992546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/uart_embedded_system_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_id_router_002_default_decode " "Found entity 1: UART_embedded_system_id_router_002_default_decode" {  } { { "synthesis/submodules/UART_embedded_system_id_router_002.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992546 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_embedded_system_id_router_002 " "Found entity 2: UART_embedded_system_id_router_002" {  } { { "synthesis/submodules/UART_embedded_system_id_router_002.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel UART_embedded_system_id_router.sv(48) " "Verilog HDL Declaration information at UART_embedded_system_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/UART_embedded_system_id_router.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578765992549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel UART_embedded_system_id_router.sv(49) " "Verilog HDL Declaration information at UART_embedded_system_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/UART_embedded_system_id_router.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578765992550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/uart_embedded_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_id_router_default_decode " "Found entity 1: UART_embedded_system_id_router_default_decode" {  } { { "synthesis/submodules/UART_embedded_system_id_router.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992550 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_embedded_system_id_router " "Found entity 2: UART_embedded_system_id_router" {  } { { "synthesis/submodules/UART_embedded_system_id_router.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel UART_embedded_system_addr_router_001.sv(48) " "Verilog HDL Declaration information at UART_embedded_system_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/UART_embedded_system_addr_router_001.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578765992553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel UART_embedded_system_addr_router_001.sv(49) " "Verilog HDL Declaration information at UART_embedded_system_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/UART_embedded_system_addr_router_001.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578765992554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/uart_embedded_system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_addr_router_001_default_decode " "Found entity 1: UART_embedded_system_addr_router_001_default_decode" {  } { { "synthesis/submodules/UART_embedded_system_addr_router_001.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992554 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_embedded_system_addr_router_001 " "Found entity 2: UART_embedded_system_addr_router_001" {  } { { "synthesis/submodules/UART_embedded_system_addr_router_001.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel UART_embedded_system_addr_router.sv(48) " "Verilog HDL Declaration information at UART_embedded_system_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/UART_embedded_system_addr_router.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578765992558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel UART_embedded_system_addr_router.sv(49) " "Verilog HDL Declaration information at UART_embedded_system_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/UART_embedded_system_addr_router.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1578765992558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/uart_embedded_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_addr_router_default_decode " "Found entity 1: UART_embedded_system_addr_router_default_decode" {  } { { "synthesis/submodules/UART_embedded_system_addr_router.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992558 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_embedded_system_addr_router " "Found entity 2: UART_embedded_system_addr_router" {  } { { "synthesis/submodules/UART_embedded_system_addr_router.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file synthesis/submodules/uart_embedded_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: UART_embedded_system_jtag_uart_0_sim_scfifo_w" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992592 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_embedded_system_jtag_uart_0_scfifo_w " "Found entity 2: UART_embedded_system_jtag_uart_0_scfifo_w" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992592 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_embedded_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: UART_embedded_system_jtag_uart_0_sim_scfifo_r" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992592 ""} { "Info" "ISGN_ENTITY_NAME" "4 UART_embedded_system_jtag_uart_0_scfifo_r " "Found entity 4: UART_embedded_system_jtag_uart_0_scfifo_r" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992592 ""} { "Info" "ISGN_ENTITY_NAME" "5 UART_embedded_system_jtag_uart_0 " "Found entity 5: UART_embedded_system_jtag_uart_0" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-Behavior " "Found design unit 1: reg32-Behavior" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992598 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/reg32_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/reg32_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32_avalon_interface-Structure " "Found design unit 1: reg32_avalon_interface-Structure" {  } { { "synthesis/submodules/reg32_avalon_interface.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32_avalon_interface.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992602 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "synthesis/submodules/reg32_avalon_interface.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32_avalon_interface.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_onchip_memory2_0 " "Found entity 1: UART_embedded_system_onchip_memory2_0" {  } { { "synthesis/submodules/UART_embedded_system_onchip_memory2_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file synthesis/submodules/uart_embedded_system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_nios2_qsys_0_register_bank_a_module " "Found entity 1: UART_embedded_system_nios2_qsys_0_register_bank_a_module" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_embedded_system_nios2_qsys_0_register_bank_b_module " "Found entity 2: UART_embedded_system_nios2_qsys_0_register_bank_b_module" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_embedded_system_nios2_qsys_0_nios2_oci_debug " "Found entity 3: UART_embedded_system_nios2_qsys_0_nios2_oci_debug" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""} { "Info" "ISGN_ENTITY_NAME" "4 UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""} { "Info" "ISGN_ENTITY_NAME" "5 UART_embedded_system_nios2_qsys_0_nios2_ocimem " "Found entity 5: UART_embedded_system_nios2_qsys_0_nios2_ocimem" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""} { "Info" "ISGN_ENTITY_NAME" "6 UART_embedded_system_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: UART_embedded_system_nios2_qsys_0_nios2_avalon_reg" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""} { "Info" "ISGN_ENTITY_NAME" "7 UART_embedded_system_nios2_qsys_0_nios2_oci_break " "Found entity 7: UART_embedded_system_nios2_qsys_0_nios2_oci_break" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""} { "Info" "ISGN_ENTITY_NAME" "8 UART_embedded_system_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: UART_embedded_system_nios2_qsys_0_nios2_oci_xbrk" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""} { "Info" "ISGN_ENTITY_NAME" "9 UART_embedded_system_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: UART_embedded_system_nios2_qsys_0_nios2_oci_dbrk" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""} { "Info" "ISGN_ENTITY_NAME" "10 UART_embedded_system_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: UART_embedded_system_nios2_qsys_0_nios2_oci_itrace" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""} { "Info" "ISGN_ENTITY_NAME" "11 UART_embedded_system_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: UART_embedded_system_nios2_qsys_0_nios2_oci_td_mode" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""} { "Info" "ISGN_ENTITY_NAME" "12 UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""} { "Info" "ISGN_ENTITY_NAME" "13 UART_embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: UART_embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""} { "Info" "ISGN_ENTITY_NAME" "14 UART_embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: UART_embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""} { "Info" "ISGN_ENTITY_NAME" "15 UART_embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: UART_embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""} { "Info" "ISGN_ENTITY_NAME" "16 UART_embedded_system_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: UART_embedded_system_nios2_qsys_0_nios2_oci_fifo" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""} { "Info" "ISGN_ENTITY_NAME" "17 UART_embedded_system_nios2_qsys_0_nios2_oci_pib " "Found entity 17: UART_embedded_system_nios2_qsys_0_nios2_oci_pib" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""} { "Info" "ISGN_ENTITY_NAME" "18 UART_embedded_system_nios2_qsys_0_nios2_oci_im " "Found entity 18: UART_embedded_system_nios2_qsys_0_nios2_oci_im" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""} { "Info" "ISGN_ENTITY_NAME" "19 UART_embedded_system_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: UART_embedded_system_nios2_qsys_0_nios2_performance_monitors" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""} { "Info" "ISGN_ENTITY_NAME" "20 UART_embedded_system_nios2_qsys_0_nios2_oci " "Found entity 20: UART_embedded_system_nios2_qsys_0_nios2_oci" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""} { "Info" "ISGN_ENTITY_NAME" "21 UART_embedded_system_nios2_qsys_0 " "Found entity 21: UART_embedded_system_nios2_qsys_0" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_nios2_qsys_0_oci_test_bench " "Found entity 1: UART_embedded_system_nios2_qsys_0_oci_test_bench" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_oci_test_bench.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/uart_embedded_system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/uart_embedded_system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_embedded_system_nios2_qsys_0_test_bench " "Found entity 1: UART_embedded_system_nios2_qsys_0_test_bench" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_test_bench.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765992650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765992650 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "UART_embedded_system_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at UART_embedded_system_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1578765992676 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "UART_embedded_system_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at UART_embedded_system_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1578765992676 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "UART_embedded_system_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at UART_embedded_system_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1578765992676 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "UART_embedded_system_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at UART_embedded_system_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1578765992681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_embedded_system " "Elaborating entity \"UART_embedded_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1578765992733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0 UART_embedded_system_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"UART_embedded_system_nios2_qsys_0\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\"" {  } { { "synthesis/UART_embedded_system.vhd" "nios2_qsys_0" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765993033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_test_bench UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_test_bench:the_UART_embedded_system_nios2_qsys_0_test_bench " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_test_bench\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_test_bench:the_UART_embedded_system_nios2_qsys_0_test_bench\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_test_bench" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765993281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_register_bank_a_module UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_a_module:UART_embedded_system_nios2_qsys_0_register_bank_a " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_register_bank_a_module\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_a_module:UART_embedded_system_nios2_qsys_0_register_bank_a\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "UART_embedded_system_nios2_qsys_0_register_bank_a" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765993335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_a_module:UART_embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_a_module:UART_embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765994479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_a_module:UART_embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_a_module:UART_embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578765994530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_a_module:UART_embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_a_module:UART_embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765994547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UART_embedded_system_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"UART_embedded_system_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765994547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765994547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765994547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765994547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765994547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765994547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765994547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765994547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765994547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765994547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765994547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765994547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765994547 ""}  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1578765994547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ai1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ai1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ai1 " "Found entity 1: altsyncram_2ai1" {  } { { "db/altsyncram_2ai1.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/altsyncram_2ai1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765994800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765994800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ai1 UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_a_module:UART_embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2ai1:auto_generated " "Elaborating entity \"altsyncram_2ai1\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_a_module:UART_embedded_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2ai1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765994802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_register_bank_b_module UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_b_module:UART_embedded_system_nios2_qsys_0_register_bank_b " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_register_bank_b_module\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_b_module:UART_embedded_system_nios2_qsys_0_register_bank_b\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "UART_embedded_system_nios2_qsys_0_register_bank_b" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_b_module:UART_embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_b_module:UART_embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_b_module:UART_embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_b_module:UART_embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578765995185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_b_module:UART_embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_b_module:UART_embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UART_embedded_system_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"UART_embedded_system_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995185 ""}  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1578765995185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ai1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ai1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ai1 " "Found entity 1: altsyncram_3ai1" {  } { { "db/altsyncram_3ai1.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/altsyncram_3ai1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765995276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765995276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ai1 UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_b_module:UART_embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3ai1:auto_generated " "Elaborating entity \"altsyncram_3ai1\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_register_bank_b_module:UART_embedded_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3ai1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_oci" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_debug UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578765995509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995509 ""}  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1578765995509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_ocimem UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_ocimem\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_ocimem" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\|UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module:UART_embedded_system_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\|UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module:UART_embedded_system_nios2_qsys_0_ociram_sp_ram\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "UART_embedded_system_nios2_qsys_0_ociram_sp_ram" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\|UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module:UART_embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\|UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module:UART_embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_altsyncram" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\|UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module:UART_embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\|UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module:UART_embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578765995813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\|UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module:UART_embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\|UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module:UART_embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UART_embedded_system_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"UART_embedded_system_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995813 ""}  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1578765995813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6n91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6n91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6n91 " "Found entity 1: altsyncram_6n91" {  } { { "db/altsyncram_6n91.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/altsyncram_6n91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765995896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765995896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6n91 UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\|UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module:UART_embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_6n91:auto_generated " "Elaborating entity \"altsyncram_6n91\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_ocimem:the_UART_embedded_system_nios2_qsys_0_nios2_ocimem\|UART_embedded_system_nios2_qsys_0_ociram_sp_ram_module:UART_embedded_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_6n91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765995898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_avalon_reg UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_avalon_reg:the_UART_embedded_system_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_avalon_reg:the_UART_embedded_system_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_avalon_reg" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_break UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_break:the_UART_embedded_system_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_break\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_break:the_UART_embedded_system_nios2_qsys_0_nios2_oci_break\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_oci_break" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_xbrk UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_xbrk:the_UART_embedded_system_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_xbrk:the_UART_embedded_system_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_oci_xbrk" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_dbrk UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_UART_embedded_system_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_dbrk:the_UART_embedded_system_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_oci_dbrk" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_itrace UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_itrace:the_UART_embedded_system_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_itrace:the_UART_embedded_system_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_oci_itrace" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_td_mode UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace\|UART_embedded_system_nios2_qsys_0_nios2_oci_td_mode:UART_embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace:the_UART_embedded_system_nios2_qsys_0_nios2_oci_dtrace\|UART_embedded_system_nios2_qsys_0_nios2_oci_td_mode:UART_embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "UART_embedded_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_fifo UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifo:the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifo:the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifo:the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo\|UART_embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count:UART_embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifo:the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo\|UART_embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count:UART_embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "UART_embedded_system_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifo:the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc:UART_embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifo:the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc:UART_embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "UART_embedded_system_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifo:the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc:UART_embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifo:the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc:UART_embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "UART_embedded_system_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_oci_test_bench UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifo:the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo\|UART_embedded_system_nios2_qsys_0_oci_test_bench:the_UART_embedded_system_nios2_qsys_0_oci_test_bench " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_oci_test_bench\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_fifo:the_UART_embedded_system_nios2_qsys_0_nios2_oci_fifo\|UART_embedded_system_nios2_qsys_0_oci_test_bench:the_UART_embedded_system_nios2_qsys_0_oci_test_bench\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_oci_test_bench" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996510 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "UART_embedded_system_nios2_qsys_0_oci_test_bench " "Entity \"UART_embedded_system_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_oci_test_bench" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1578765996511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_pib UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_pib:the_UART_embedded_system_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_pib:the_UART_embedded_system_nios2_qsys_0_nios2_oci_pib\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_oci_pib" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_nios2_oci_im UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_im:the_UART_embedded_system_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_nios2_oci_im\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_im:the_UART_embedded_system_nios2_qsys_0_nios2_oci_im\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_nios2_oci_im" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_tck" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578765996901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996901 ""}  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1578765996901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996903 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:UART_embedded_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765996960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_onchip_memory2_0 UART_embedded_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"UART_embedded_system_onchip_memory2_0\" for hierarchy \"UART_embedded_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "synthesis/UART_embedded_system.vhd" "onchip_memory2_0" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765997002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram UART_embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"UART_embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/UART_embedded_system_onchip_memory2_0.v" "the_altsyncram" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765997108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"UART_embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/UART_embedded_system_onchip_memory2_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578765997136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"UART_embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765997136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UART_embedded_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"UART_embedded_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765997136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765997136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765997136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765997136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765997136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765997136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765997136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765997136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765997136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765997136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765997136 ""}  } { { "synthesis/submodules/UART_embedded_system_onchip_memory2_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1578765997136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ce1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ce1 " "Found entity 1: altsyncram_0ce1" {  } { { "db/altsyncram_0ce1.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/altsyncram_0ce1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765997276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765997276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ce1 UART_embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_0ce1:auto_generated " "Elaborating entity \"altsyncram_0ce1\" for hierarchy \"UART_embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_0ce1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765997278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_avalon_interface reg32_avalon_interface:reg32_avalon_interface_0 " "Elaborating entity \"reg32_avalon_interface\" for hierarchy \"reg32_avalon_interface:reg32_avalon_interface_0\"" {  } { { "synthesis/UART_embedded_system.vhd" "reg32_avalon_interface_0" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765997421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance " "Elaborating entity \"reg32\" for hierarchy \"reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\"" {  } { { "synthesis/submodules/reg32_avalon_interface.vhd" "reg_instance" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32_avalon_interface.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765997446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_jtag_uart_0 UART_embedded_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"UART_embedded_system_jtag_uart_0\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\"" {  } { { "synthesis/UART_embedded_system.vhd" "jtag_uart_0" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765997471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_jtag_uart_0_scfifo_w UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w " "Elaborating entity \"UART_embedded_system_jtag_uart_0_scfifo_w\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\"" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "the_UART_embedded_system_jtag_uart_0_scfifo_w" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765997572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "wfifo" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765998301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578765998320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765998321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765998321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765998321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765998321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765998321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765998321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765998321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765998321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765998321 ""}  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1578765998321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765998457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765998457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Elaborating entity \"scfifo_aq21\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765998459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765998491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765998491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Elaborating entity \"a_dpfifo_h031\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "E:/altera/Projet/UART_embedded_system/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765998494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765998543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765998543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "E:/altera/Projet/UART_embedded_system/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765998545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765998668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765998668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/altera/Projet/UART_embedded_system/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765998670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/dpram_ek21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765998887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765998887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Elaborating entity \"dpram_ek21\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "E:/altera/Projet/UART_embedded_system/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765998889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765998996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765998996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Elaborating entity \"altsyncram_i0m1\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "E:/altera/Projet/UART_embedded_system/db/dpram_ek21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765998998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "E:/altera/Projet/UART_embedded_system/db/cntr_omb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578765999215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578765999215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Elaborating entity \"cntr_omb\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_w:the_UART_embedded_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "E:/altera/Projet/UART_embedded_system/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765999217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_jtag_uart_0_scfifo_r UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_r:the_UART_embedded_system_jtag_uart_0_scfifo_r " "Elaborating entity \"UART_embedded_system_jtag_uart_0_scfifo_r\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|UART_embedded_system_jtag_uart_0_scfifo_r:the_UART_embedded_system_jtag_uart_0_scfifo_r\"" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "the_UART_embedded_system_jtag_uart_0_scfifo_r" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765999267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic UART_embedded_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:UART_embedded_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:UART_embedded_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "UART_embedded_system_jtag_uart_0_alt_jtag_atlantic" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765999433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_embedded_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:UART_embedded_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:UART_embedded_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578765999473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_embedded_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:UART_embedded_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"UART_embedded_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:UART_embedded_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765999473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765999473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765999473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765999473 ""}  } { { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1578765999473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_nios2_qsys_0_instruction_master_translator uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"uart_embedded_system_nios2_qsys_0_instruction_master_translator\" for hierarchy \"uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "synthesis/UART_embedded_system.vhd" "nios2_qsys_0_instruction_master_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765999614 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999616 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999616 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999616 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999617 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999617 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_embedded_system_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765999658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_nios2_qsys_0_data_master_translator uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"uart_embedded_system_nios2_qsys_0_data_master_translator\" for hierarchy \"uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "synthesis/UART_embedded_system.vhd" "nios2_qsys_0_data_master_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765999718 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999720 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999721 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999721 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999721 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999721 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_embedded_system_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765999802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "synthesis/UART_embedded_system.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765999861 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999863 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999864 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999864 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999864 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999864 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999864 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999864 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999865 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999865 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999865 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578765999865 "|UART_embedded_system|uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578765999950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_onchip_memory2_0_s1_translator uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"uart_embedded_system_onchip_memory2_0_s1_translator\" for hierarchy \"uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "synthesis/UART_embedded_system.vhd" "onchip_memory2_0_s1_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766000110 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_embedded_system_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000112 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_embedded_system_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000112 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_embedded_system_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000112 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_embedded_system_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000113 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_embedded_system_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000113 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_embedded_system_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000113 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_embedded_system_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000113 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_embedded_system_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000113 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_embedded_system_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000113 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_embedded_system_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000114 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_embedded_system_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_embedded_system_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000114 "|UART_embedded_system|uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_embedded_system_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766000141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator " "Elaborating entity \"uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator\" for hierarchy \"uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator\"" {  } { { "synthesis/UART_embedded_system.vhd" "reg32_avalon_interface_0_avalon_slave_0_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766000179 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_address uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(57) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(57): used implicit default value for signal \"av_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000181 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(58) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000181 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(59) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000181 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(60) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000182 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(61) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000182 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(62) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000182 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(63) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000182 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(64) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000182 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(68) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000182 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000183 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(72) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000183 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(74) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000183 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator\|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:reg32_avalon_interface_0_avalon_slave_0_translator\|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator\"" {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "reg32_avalon_interface_0_avalon_slave_0_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766000215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "synthesis/UART_embedded_system.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766000350 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000351 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000352 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000352 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000352 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000352 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000352 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000352 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000353 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000353 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000353 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000353 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000353 "|UART_embedded_system|uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766000385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator " "Elaborating entity \"uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator\" for hierarchy \"uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator\"" {  } { { "synthesis/UART_embedded_system.vhd" "uart_0_avalon_slave_0_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766000463 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_address uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(57) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(57): used implicit default value for signal \"av_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000464 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(58) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000465 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(59) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000465 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(60) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000465 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(61) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000465 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(62) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000466 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(63) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000466 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(64) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000466 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(68) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000467 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(69) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000467 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(72) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000467 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(74) " "VHDL Signal Declaration warning at uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766000467 "|UART_embedded_system|uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator\|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator:uart_0_avalon_slave_0_translator\|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator\"" {  } { { "synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" "reg32_avalon_interface_0_avalon_slave_0_translator" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_reg32_avalon_interface_0_avalon_slave_0_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766000499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "synthesis/UART_embedded_system.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 1970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766000535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "synthesis/UART_embedded_system.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766000566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "synthesis/UART_embedded_system.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766000593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766000710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "synthesis/UART_embedded_system.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766000738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_addr_router UART_embedded_system_addr_router:addr_router " "Elaborating entity \"UART_embedded_system_addr_router\" for hierarchy \"UART_embedded_system_addr_router:addr_router\"" {  } { { "synthesis/UART_embedded_system.vhd" "addr_router" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766000849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_addr_router_default_decode UART_embedded_system_addr_router:addr_router\|UART_embedded_system_addr_router_default_decode:the_default_decode " "Elaborating entity \"UART_embedded_system_addr_router_default_decode\" for hierarchy \"UART_embedded_system_addr_router:addr_router\|UART_embedded_system_addr_router_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/UART_embedded_system_addr_router.sv" "the_default_decode" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766000884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_addr_router_001 UART_embedded_system_addr_router_001:addr_router_001 " "Elaborating entity \"UART_embedded_system_addr_router_001\" for hierarchy \"UART_embedded_system_addr_router_001:addr_router_001\"" {  } { { "synthesis/UART_embedded_system.vhd" "addr_router_001" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766000971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_addr_router_001_default_decode UART_embedded_system_addr_router_001:addr_router_001\|UART_embedded_system_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"UART_embedded_system_addr_router_001_default_decode\" for hierarchy \"UART_embedded_system_addr_router_001:addr_router_001\|UART_embedded_system_addr_router_001_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/UART_embedded_system_addr_router_001.sv" "the_default_decode" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_addr_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_id_router UART_embedded_system_id_router:id_router " "Elaborating entity \"UART_embedded_system_id_router\" for hierarchy \"UART_embedded_system_id_router:id_router\"" {  } { { "synthesis/UART_embedded_system.vhd" "id_router" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_id_router_default_decode UART_embedded_system_id_router:id_router\|UART_embedded_system_id_router_default_decode:the_default_decode " "Elaborating entity \"UART_embedded_system_id_router_default_decode\" for hierarchy \"UART_embedded_system_id_router:id_router\|UART_embedded_system_id_router_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/UART_embedded_system_id_router.sv" "the_default_decode" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_id_router_002 UART_embedded_system_id_router_002:id_router_002 " "Elaborating entity \"UART_embedded_system_id_router_002\" for hierarchy \"UART_embedded_system_id_router_002:id_router_002\"" {  } { { "synthesis/UART_embedded_system.vhd" "id_router_002" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_id_router_002_default_decode UART_embedded_system_id_router_002:id_router_002\|UART_embedded_system_id_router_002_default_decode:the_default_decode " "Elaborating entity \"UART_embedded_system_id_router_002_default_decode\" for hierarchy \"UART_embedded_system_id_router_002:id_router_002\|UART_embedded_system_id_router_002_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/UART_embedded_system_id_router_002.sv" "the_default_decode" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_rst_controller uart_embedded_system_rst_controller:rst_controller " "Elaborating entity \"uart_embedded_system_rst_controller\" for hierarchy \"uart_embedded_system_rst_controller:rst_controller\"" {  } { { "synthesis/UART_embedded_system.vhd" "rst_controller" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "synthesis/uart_embedded_system_rst_controller.vhd" "rst_controller" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_embedded_system_rst_controller_001 uart_embedded_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"uart_embedded_system_rst_controller_001\" for hierarchy \"uart_embedded_system_rst_controller_001:rst_controller_001\"" {  } { { "synthesis/UART_embedded_system.vhd" "rst_controller_001" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001406 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req uart_embedded_system_rst_controller_001.vhd(35) " "VHDL Signal Declaration warning at uart_embedded_system_rst_controller_001.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/uart_embedded_system_rst_controller_001.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller_001.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578766001407 "|UART_embedded_system|uart_embedded_system_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller uart_embedded_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"uart_embedded_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "synthesis/uart_embedded_system_rst_controller_001.vhd" "rst_controller_001" { Text "E:/altera/Projet/UART_embedded_system/synthesis/uart_embedded_system_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_cmd_xbar_demux UART_embedded_system_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"UART_embedded_system_cmd_xbar_demux\" for hierarchy \"UART_embedded_system_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "synthesis/UART_embedded_system.vhd" "cmd_xbar_demux" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_cmd_xbar_demux_001 UART_embedded_system_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"UART_embedded_system_cmd_xbar_demux_001\" for hierarchy \"UART_embedded_system_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "synthesis/UART_embedded_system.vhd" "cmd_xbar_demux_001" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 2965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_cmd_xbar_mux UART_embedded_system_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"UART_embedded_system_cmd_xbar_mux\" for hierarchy \"UART_embedded_system_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "synthesis/UART_embedded_system.vhd" "cmd_xbar_mux" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 3007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator UART_embedded_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"UART_embedded_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/UART_embedded_system_cmd_xbar_mux.sv" "arb" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder UART_embedded_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"UART_embedded_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_rsp_xbar_demux_002 UART_embedded_system_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"UART_embedded_system_rsp_xbar_demux_002\" for hierarchy \"UART_embedded_system_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "synthesis/UART_embedded_system.vhd" "rsp_xbar_demux_002" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 3103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_rsp_xbar_mux UART_embedded_system_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"UART_embedded_system_rsp_xbar_mux\" for hierarchy \"UART_embedded_system_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "synthesis/UART_embedded_system.vhd" "rsp_xbar_mux" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 3157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator UART_embedded_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"UART_embedded_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/UART_embedded_system_rsp_xbar_mux.sv" "arb" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_rsp_xbar_mux_001 UART_embedded_system_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"UART_embedded_system_rsp_xbar_mux_001\" for hierarchy \"UART_embedded_system_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "synthesis/UART_embedded_system.vhd" "rsp_xbar_mux_001" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 3181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator UART_embedded_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"UART_embedded_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/UART_embedded_system_rsp_xbar_mux_001.sv" "arb" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder UART_embedded_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"UART_embedded_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_embedded_system_irq_mapper UART_embedded_system_irq_mapper:irq_mapper " "Elaborating entity \"UART_embedded_system_irq_mapper\" for hierarchy \"UART_embedded_system_irq_mapper:irq_mapper\"" {  } { { "synthesis/UART_embedded_system.vhd" "irq_mapper" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 3223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578766001952 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1578766007912 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 3740 -1 0 } } { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 3167 -1 0 } } { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 4133 -1 0 } } { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "synthesis/submodules/UART_embedded_system_jtag_uart_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_jtag_uart_0.v" 393 -1 0 } } { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 599 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1578766008124 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1578766008124 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578766009485 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1578766010855 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1578766011066 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1578766011066 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1578766011170 "|UART_embedded_system|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1578766011170 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578766011391 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera/Projet/UART_embedded_system/output_files/UART_embedded_system.map.smsg " "Generated suppressed messages file E:/altera/Projet/UART_embedded_system/output_files/UART_embedded_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1578766012257 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1578766013430 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578766013430 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2136 " "Implemented 2136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1578766013921 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1578766013921 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1921 " "Implemented 1921 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1578766013921 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1578766013921 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1578766013921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578766014179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 19:06:54 2020 " "Processing ended: Sat Jan 11 19:06:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578766014179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578766014179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578766014179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578766014179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1578766015571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578766015572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 19:06:55 2020 " "Processing started: Sat Jan 11 19:06:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578766015572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1578766015572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UART_embedded_system -c UART_embedded_system " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UART_embedded_system -c UART_embedded_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1578766015572 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1578766015651 ""}
{ "Info" "0" "" "Project  = UART_embedded_system" {  } {  } 0 0 "Project  = UART_embedded_system" 0 0 "Fitter" 0 0 1578766015652 ""}
{ "Info" "0" "" "Revision = UART_embedded_system" {  } {  } 0 0 "Revision = UART_embedded_system" 0 0 "Fitter" 0 0 1578766015652 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1578766015815 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UART_embedded_system EP3C25F324C8 " "Selected device EP3C25F324C8 for design \"UART_embedded_system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1578766015846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578766015898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578766015899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578766015899 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1578766016067 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1578766016078 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C8 " "Device EP3C40F324C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1578766016432 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1578766016432 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 6781 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1578766016451 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 6783 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1578766016451 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 6785 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1578766016451 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 6787 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1578766016451 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 6789 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1578766016451 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1578766016451 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1578766016459 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1578766016499 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[0\] " "Pin to_hex_readdata\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[0] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[1\] " "Pin to_hex_readdata\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[1] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[2\] " "Pin to_hex_readdata\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[2] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[3\] " "Pin to_hex_readdata\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[3] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[4\] " "Pin to_hex_readdata\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[4] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[5\] " "Pin to_hex_readdata\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[5] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[6\] " "Pin to_hex_readdata\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[6] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[7\] " "Pin to_hex_readdata\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[7] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[8\] " "Pin to_hex_readdata\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[8] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[9\] " "Pin to_hex_readdata\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[9] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[10\] " "Pin to_hex_readdata\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[10] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[11\] " "Pin to_hex_readdata\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[11] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[12\] " "Pin to_hex_readdata\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[12] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[13\] " "Pin to_hex_readdata\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[13] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[14\] " "Pin to_hex_readdata\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[14] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[15\] " "Pin to_hex_readdata\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[15] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[16\] " "Pin to_hex_readdata\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[16] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[17\] " "Pin to_hex_readdata\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[17] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[18\] " "Pin to_hex_readdata\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[18] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[19\] " "Pin to_hex_readdata\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[19] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[20\] " "Pin to_hex_readdata\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[20] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[21\] " "Pin to_hex_readdata\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[21] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[22\] " "Pin to_hex_readdata\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[22] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[23\] " "Pin to_hex_readdata\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[23] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[24\] " "Pin to_hex_readdata\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[24] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[25\] " "Pin to_hex_readdata\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[25] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[26\] " "Pin to_hex_readdata\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[26] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[27\] " "Pin to_hex_readdata\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[27] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[28\] " "Pin to_hex_readdata\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[28] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[29\] " "Pin to_hex_readdata\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[29] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[30\] " "Pin to_hex_readdata\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[30] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_readdata\[31\] " "Pin to_hex_readdata\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_readdata[31] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_readdata[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[0\] " "Pin to_hex_1_export\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[0] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[1\] " "Pin to_hex_1_export\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[1] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[2\] " "Pin to_hex_1_export\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[2] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[3\] " "Pin to_hex_1_export\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[3] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[4\] " "Pin to_hex_1_export\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[4] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[5\] " "Pin to_hex_1_export\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[5] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[6\] " "Pin to_hex_1_export\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[6] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[7\] " "Pin to_hex_1_export\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[7] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[8\] " "Pin to_hex_1_export\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[8] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[9\] " "Pin to_hex_1_export\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[9] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[10\] " "Pin to_hex_1_export\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[10] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[11\] " "Pin to_hex_1_export\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[11] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[12\] " "Pin to_hex_1_export\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[12] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[13\] " "Pin to_hex_1_export\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[13] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[14\] " "Pin to_hex_1_export\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[14] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[15\] " "Pin to_hex_1_export\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[15] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[16\] " "Pin to_hex_1_export\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[16] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[17\] " "Pin to_hex_1_export\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[17] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[18\] " "Pin to_hex_1_export\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[18] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[19\] " "Pin to_hex_1_export\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[19] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[20\] " "Pin to_hex_1_export\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[20] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[21\] " "Pin to_hex_1_export\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[21] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[22\] " "Pin to_hex_1_export\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[22] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[23\] " "Pin to_hex_1_export\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[23] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[24\] " "Pin to_hex_1_export\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[24] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[25\] " "Pin to_hex_1_export\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[25] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[26\] " "Pin to_hex_1_export\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[26] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[27\] " "Pin to_hex_1_export\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[27] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[28\] " "Pin to_hex_1_export\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[28] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[29\] " "Pin to_hex_1_export\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[29] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[30\] " "Pin to_hex_1_export\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[30] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "to_hex_1_export\[31\] " "Pin to_hex_1_export\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { to_hex_1_export[31] } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 14 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { to_hex_1_export[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_clk " "Pin clk_clk not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resetn_reset_n " "Pin resetn_reset_n not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { resetn_reset_n } } } { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 12 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resetn_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1578766017305 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1578766017305 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1578766018672 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1578766018672 ""}
{ "Info" "ISTA_SDC_FOUND" "synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1578766018701 ""}
{ "Info" "ISTA_SDC_FOUND" "synthesis/submodules/UART_embedded_system_nios2_qsys_0.sdc " "Reading SDC File: 'synthesis/submodules/UART_embedded_system_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1578766018707 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578766018729 "|UART_embedded_system|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1578766018801 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1578766018801 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1578766018801 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1578766018801 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1578766018801 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018802 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018802 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1578766018802 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1578766018802 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN F2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk_clk~input (placed in PIN F2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578766019049 ""}  } { { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 6770 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578766019049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578766019049 ""}  } { { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2745 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578766019049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetn_reset_n~input (placed in PIN F1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node resetn_reset_n~input (placed in PIN F1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578766019049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_embedded_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 4099 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578766019049 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1578766019049 ""}  } { { "synthesis/UART_embedded_system.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.vhd" 12 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resetn_reset_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 6771 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578766019049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578766019050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|W_rf_wren " "Destination node UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|W_rf_wren" {  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 3700 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_embedded_system_nios2_qsys_0:nios2_qsys_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2431 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578766019050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_embedded_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 3119 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578766019050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_embedded_system_nios2_qsys_0:nios2_qsys_0|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 4275 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578766019050 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1578766019050 ""}  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_embedded_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578766019050 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|resetrequest  " "Automatically promoted node UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578766019051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_embedded_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 4099 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578766019051 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1578766019051 ""}  } { { "synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/UART_embedded_system_nios2_qsys_0.v" 180 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_embedded_system_nios2_qsys_0:nios2_qsys_0\|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci\|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug\|resetrequest" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_embedded_system_nios2_qsys_0:nios2_qsys_0|UART_embedded_system_nios2_qsys_0_nios2_oci:the_UART_embedded_system_nios2_qsys_0_nios2_oci|UART_embedded_system_nios2_qsys_0_nios2_oci_debug:the_UART_embedded_system_nios2_qsys_0_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 1582 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578766019051 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_embedded_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node uart_embedded_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578766019051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~0 " "Destination node reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~0" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 7 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32_avalon_interface:reg32_avalon_interface_0|reg32:reg_instance|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2941 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578766019051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q\[4\]~1 " "Destination node reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q\[4\]~1" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 26 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32_avalon_interface:reg32_avalon_interface_0|reg32:reg_instance|Q[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2947 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578766019051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~2 " "Destination node reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~2" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 7 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32_avalon_interface:reg32_avalon_interface_0|reg32:reg_instance|Q~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2948 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578766019051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~3 " "Destination node reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~3" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 7 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32_avalon_interface:reg32_avalon_interface_0|reg32:reg_instance|Q~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2949 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578766019051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~4 " "Destination node reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~4" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 7 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32_avalon_interface:reg32_avalon_interface_0|reg32:reg_instance|Q~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2950 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578766019051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~5 " "Destination node reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~5" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 7 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32_avalon_interface:reg32_avalon_interface_0|reg32:reg_instance|Q~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2951 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578766019051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~6 " "Destination node reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~6" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 7 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32_avalon_interface:reg32_avalon_interface_0|reg32:reg_instance|Q~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2952 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578766019051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~7 " "Destination node reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~7" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 7 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32_avalon_interface:reg32_avalon_interface_0|reg32:reg_instance|Q~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2953 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578766019051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~8 " "Destination node reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~8" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 7 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32_avalon_interface:reg32_avalon_interface_0|reg32:reg_instance|Q~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2954 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578766019051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~9 " "Destination node reg32_avalon_interface:reg32_avalon_interface_0\|reg32:reg_instance\|Q~9" {  } { { "synthesis/submodules/reg32.vhd" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/reg32.vhd" 7 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg32_avalon_interface:reg32_avalon_interface_0|reg32:reg_instance|Q~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2955 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578766019051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1578766019051 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1578766019051 ""}  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_embedded_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 2550 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578766019051 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node uart_embedded_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578766019052 ""}  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_embedded_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 0 { 0 ""} 0 4099 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578766019052 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1578766019785 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1578766019791 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1578766019793 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578766019799 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578766019808 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1578766019815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1578766019815 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1578766019820 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1578766019897 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1578766019902 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1578766019902 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 2.5V 0 64 0 " "Number of I/O pins in group: 64 (unused VREF, 2.5V VCCIO, 0 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1578766019929 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1578766019929 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1578766019929 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 10 14 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 10 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1578766019930 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 25 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1578766019930 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 31 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1578766019930 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 32 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1578766019930 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 23 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1578766019930 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 19 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1578766019930 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 33 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1578766019930 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1578766019930 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1578766019930 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1578766019930 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578766020086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1578766022628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578766023699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1578766023761 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1578766025104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578766025104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1578766026010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "E:/altera/Projet/UART_embedded_system/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1578766027999 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1578766027999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578766028549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1578766028552 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1578766028552 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1578766028552 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1578766028725 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578766028776 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578766029680 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578766029721 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578766030721 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578766031587 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera/Projet/UART_embedded_system/output_files/UART_embedded_system.fit.smsg " "Generated suppressed messages file E:/altera/Projet/UART_embedded_system/output_files/UART_embedded_system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1578766032748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4937 " "Peak virtual memory: 4937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578766034320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 19:07:14 2020 " "Processing ended: Sat Jan 11 19:07:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578766034320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578766034320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578766034320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1578766034320 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1578766036774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578766036775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 19:07:16 2020 " "Processing started: Sat Jan 11 19:07:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578766036775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1578766036775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UART_embedded_system -c UART_embedded_system " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UART_embedded_system -c UART_embedded_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1578766036775 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1578766038525 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1578766038579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578766039511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 19:07:19 2020 " "Processing ended: Sat Jan 11 19:07:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578766039511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578766039511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578766039511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1578766039511 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1578766040169 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1578766041163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578766041164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 19:07:20 2020 " "Processing started: Sat Jan 11 19:07:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578766041164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1578766041164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART_embedded_system -c UART_embedded_system " "Command: quartus_sta UART_embedded_system -c UART_embedded_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1578766041164 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1578766041323 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1578766041570 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1578766041570 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1578766041634 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1578766041634 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1578766042088 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1578766042088 ""}
{ "Info" "ISTA_SDC_FOUND" "synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1578766042110 ""}
{ "Info" "ISTA_SDC_FOUND" "synthesis/submodules/UART_embedded_system_nios2_qsys_0.sdc " "Reading SDC File: 'synthesis/submodules/UART_embedded_system_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1578766042123 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1578766042146 "|UART_embedded_system|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1578766042348 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1578766042348 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1578766042348 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1578766042348 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1578766042348 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1578766042410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.124 " "Worst-case setup slack is 46.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.124         0.000 altera_reserved_tck  " "   46.124         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578766042452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 altera_reserved_tck  " "    0.453         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578766042463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.424 " "Worst-case recovery slack is 47.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.424         0.000 altera_reserved_tck  " "   47.424         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578766042472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.382 " "Worst-case removal slack is 1.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.382         0.000 altera_reserved_tck  " "    1.382         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578766042484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.502 " "Worst-case minimum pulse width slack is 49.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.502         0.000 altera_reserved_tck  " "   49.502         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578766042494 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.724 ns " "Worst Case Available Settling Time: 196.724 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042644 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766042644 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1578766042658 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1578766042753 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1578766043968 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1578766044299 "|UART_embedded_system|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1578766044304 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1578766044304 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1578766044304 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1578766044304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.488 " "Worst-case setup slack is 46.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.488         0.000 altera_reserved_tck  " "   46.488         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578766044335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 altera_reserved_tck  " "    0.402         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578766044349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.725 " "Worst-case recovery slack is 47.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.725         0.000 altera_reserved_tck  " "   47.725         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578766044398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.238 " "Worst-case removal slack is 1.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.238         0.000 altera_reserved_tck  " "    1.238         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578766044409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.374 " "Worst-case minimum pulse width slack is 49.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.374         0.000 altera_reserved_tck  " "   49.374         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578766044479 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.964 ns " "Worst Case Available Settling Time: 196.964 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044595 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044595 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1578766044643 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1578766044891 "|UART_embedded_system|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1578766044896 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1578766044896 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1578766044896 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1578766044896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.416 " "Worst-case setup slack is 48.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.416         0.000 altera_reserved_tck  " "   48.416         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578766044910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "    0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578766044923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.984 " "Worst-case recovery slack is 48.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.984         0.000 altera_reserved_tck  " "   48.984         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578766044937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.571 " "Worst-case removal slack is 0.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571         0.000 altera_reserved_tck  " "    0.571         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578766044948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.490 " "Worst-case minimum pulse width slack is 49.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.490         0.000 altera_reserved_tck  " "   49.490         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578766044961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578766044961 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766045106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766045106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766045106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766045106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766045106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.627 ns " "Worst Case Available Settling Time: 198.627 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766045106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766045106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766045106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766045106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766045106 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766045106 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1578766045106 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1578766045455 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1578766045456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578766045665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 19:07:25 2020 " "Processing ended: Sat Jan 11 19:07:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578766045665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578766045665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578766045665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578766045665 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 99 s " "Quartus II Full Compilation was successful. 0 errors, 99 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578766046456 ""}
