// Seed: 3189138546
module module_0 (
    input  tri1  id_0,
    input  tri   id_1,
    output tri   id_2,
    output uwire id_3,
    output tri   id_4,
    input  tri   id_5,
    input  wire  id_6,
    input  tri1  id_7,
    input  tri1  id_8
);
  assign id_4 = id_5;
  assign id_4 = 1 > id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd39
) (
    input  uwire id_0,
    input  tri1  _id_1,
    output wor   id_2,
    output tri0  id_3,
    input  uwire id_4,
    output uwire id_5
);
  integer [-1 : -1] id_7;
  ;
  assign id_5 = -1;
  wire id_8;
  logic [id_1 : 1] id_9;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5,
      id_2,
      id_5,
      id_4,
      id_0,
      id_4,
      id_4
  );
endmodule
