vcs -V -sverilog +vc -Mupdate -line -full64 +vcs+vcdpluson -debug_pp sys_defs.svh ISA.svh verilog/alu_stage.sv verilog/dispatch.sv verilog/issue.sv verilog/pipeline.sv verilog/rs.sv verilog/ps.sv verilog/map_tables.sv verilog/issue_fifo.sv verilog/rob.sv verilog/complete_stage.sv verilog/re_stage.sv verilog/freelist.sv testbench/pipeline_test.sv testbench/mt-fl_sim.cpp testbench/pipe_print.c -o pl_simv
/usr/caen/vcs-2017.12-SP2-1/linux64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ -Masflags= -Mcfl= -pipe -fPIC -O -I/usr/caen/vcs-2017.12-SP2-1/include  -Mxcflags= -pipe -fPIC -I/usr/caen/vcs-2017.12-SP2-1/include -Mldflags= -rdynamic  -Mout=pl_simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" /usr/caen/vcs-2017.12-SP2-1/linux64/lib/libvirsim.so /usr/caen/vcs-2017.12-SP2-1/linux64/lib/liberrorinf.so /usr/caen/vcs-2017.12-SP2-1/linux64/lib/libsnpsmalloc.so /usr/caen/vcs-2017.12-SP2-1/linux64/lib/libvfs.so " -Mexternalobj= -Msaverestoreobj=/usr/caen/vcs-2017.12-SP2-1/linux64/lib/vcs_save_restore_new.o -Mcrt0= -Mcrtn="" -Mcsrc="testbench/mt-fl_sim.cpp testbench/pipe_print.c " -Mupdate -Msyslibs=-ldl  -V +vc -line -full64 +vcs+vcdpluson -Xcbug=0x1 -Xpiyushb1=0x80 -o pl_simv -picarchive +vcsd +itf+/usr/caen/vcs-2017.12-SP2-1/linux64/lib/vcsdp.tab +cli+1 -debug=4 +memcbk -sverilog +vpi -gen_obj sys_defs.svh ISA.svh verilog/alu_stage.sv verilog/dispatch.sv verilog/issue.sv verilog/pipeline.sv verilog/rs.sv verilog/ps.sv verilog/map_tables.sv verilog/issue_fifo.sv verilog/rob.sv verilog/complete_stage.sv verilog/re_stage.sv verilog/freelist.sv testbench/pipeline_test.sv  
                         Chronologic VCS (TM)
      Version N-2017.12-SP2-1_Full64 -- Thu Mar 25 23:04:57 2021
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'sys_defs.svh'
Parsing design file 'ISA.svh'
Parsing design file 'verilog/alu_stage.sv'
Parsing design file 'verilog/dispatch.sv'
Parsing design file 'verilog/issue.sv'
Parsing design file 'verilog/pipeline.sv'

Warning-[IPDW] Identifier previously declared
verilog/pipeline.sv, 209
  Second declaration for identifier 'RetireEN' ignored
  Identifier 'RetireEN' previously declared as logic. [verilog/pipeline.sv, 
  138]

Parsing design file 'verilog/rs.sv'
Parsing design file 'verilog/ps.sv'
Parsing design file 'verilog/map_tables.sv'
Parsing design file 'verilog/issue_fifo.sv'
Parsing design file 'verilog/rob.sv'
Parsing design file 'verilog/complete_stage.sv'
Parsing design file 'verilog/re_stage.sv'
Parsing design file 'verilog/freelist.sv'
Parsing design file 'testbench/pipeline_test.sv'
Top Level Modules:
       pc_sel16
       testbench
TimeScale is 1 ns / 100 ps

Warning-[TFIPC] Too few instance port connections
verilog/dispatch.sv, 421
"decoder decode_0( .if_packet (dis_packet[0]),  .fu_sel (fu_sel[0]),  .op_sel (op_sel[0]),  .opa_select (opa_select[0]),  .opb_select (opb_select[0]),  .dest_reg (dest_arch[0]),  .reg1 (reg1_arch[0]),  .reg2 (reg2_arch[0]),  .halt (halt[0]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
verilog/dispatch.sv, 433
"decoder decode_1( .if_packet (dis_packet[1]),  .fu_sel (fu_sel[1]),  .op_sel (op_sel[1]),  .opa_select (opa_select[1]),  .opb_select (opb_select[1]),  .dest_reg (dest_arch[1]),  .reg1 (reg1_arch[1]),  .reg2 (reg2_arch[1]),  .halt (halt[1]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
verilog/dispatch.sv, 445
"decoder decode_2( .if_packet (dis_packet[2]),  .fu_sel (fu_sel[2]),  .op_sel (op_sel[2]),  .opa_select (opa_select[2]),  .opb_select (opb_select[2]),  .dest_reg (dest_arch[2]),  .reg1 (reg1_arch[2]),  .reg2 (reg2_arch[2]),  .halt (halt[2]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
verilog/rs.sv, 137
"ps16 is_ps_2( .req (entry_ready),  .en (1'b1),  .gnt (tag_issue_separate[2]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
verilog/rs.sv, 139
"ps16 is_ps_1( .req (entry_ready_two2one),  .en (1'b1),  .gnt (tag_issue_separate[1]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
verilog/rs.sv, 141
"ps16 is_ps_0( .req (entry_ready_one2zero),  .en (1'b1),  .gnt (tag_issue_separate[0]));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[PCWM-W] Port connection width mismatch
verilog/pipeline.sv, 458
"alu_stage alus( .clock (clock),  .reset (reset),  .complete_stall (complete_stall),  .fu_packet_in (is_fu_packet),  .fu_ready (fu_ready),  .want_to_complete (fu_finish_packet),  .fu_packet_out (fu_c_packet));"
  The following 1464-bit expression is connected to 549-bit port 
  "fu_packet_in" of module "alu_stage", instance "alus".
  Expression: is_fu_packet
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
verilog/pipeline.sv, 553
"retire_stage retire_0( .rob_head_entry (retire_entry),  .fl_distance (fl_distance),  .BPRecoverEN (BPRecoverEN),  .target_pc (fetch_pc),  .archi_maptable (archi_maptable_out),  .map_ar_pr (map_ar_pr),  .map_ar (map_ar),  .recover_maptable (archi_maptable),  .FreelistHead (FreelistHead),  .Retire_EN (RetireEN),  .Tolds_out (RetireReg),  .BPRecoverHead (BPRecoverHead));"
  The following 6-bit expression is connected to 5-bit port "FreelistHead" of 
  module "retire_stage", instance "retire_0".
  Expression: FreelistHead
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
verilog/pipeline.sv, 574
"Freelist fl_0( .clock (clock),  .reset (reset),  .DispatchEN (dis_new_pr_en),  .RetireEN (RetireEN),  .RetireReg (RetireReg),  .BPRecoverEN (BPRecoverEN),  .BPRecoverHead (BPRecoverHead),  .FreeReg (free_pr),  .Head (FreelistHead),  .FreeRegValid (free_pr_valid),  .fl_distance (fl_distance),  .array_display (fl_array_display),  .head_display (fl_head_display),  .tail_display (fl_tail_display),  .empty_display (fl_empty_display));"
  The following 6-bit expression is connected to 5-bit port "Head" of module 
  "Freelist", instance "fl_0".
  Expression: FreelistHead
  	use +lint=PCWM for more details


Warning-[ENUMASSIGN] Illegal assignment to enum variable
verilog/rob.sv, 288
ROB, "rob_states <= #(1) 0;"
  Only expressions of the enum type can be assigned to an enum variable. 
  The type int is incompatible with the enum 'ROB_STATE'
  Expression: 0
  Use the static cast operator to convert the expression to enum type.


Warning-[PCWM-W] Port connection width mismatch
testbench/pipeline_test.sv, 104
"pipeline tbd( .clock (clock),  .reset (reset),  .dis_in_display (dis_in_display),  .dis_rob_packet_display (dis_rob_packet_display),  .dis_stall_display (dis_stall_display),  .dis_rs_packet_display (dis_rs_packet_display),  .rs_entries_display (rs_entries_display),  .rs_out_display (rs_out_display),  .rs_stall_display (rs_stall_display),  .map_array_disp (map_array_display),  .ready_array_disp (ready_array_display),  .is_in_display (is_in_display),  .fu_fifo_stall_display (fu_fifo_stall_display),  .alu_fifo_display (alu_fifo_display),  .mult_fifo_display (mult_fifo_display),  .br_fifo_display (br_fifo_display),  .ls_fifo_display (ls_fifo_display),  .fu_in_display (fu_in_display),  .fu_ready_display (fu_ready_display),  .fu_finish_display (fu_finish_disp ... "
  The following 234-bit expression is connected to 78-bit port 
  "fu_packet_out_display" of module "pipeline", instance "tbd".
  Expression: fu_packet_out_display
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
testbench/pipeline_test.sv, 104
"pipeline tbd( .clock (clock),  .reset (reset),  .dis_in_display (dis_in_display),  .dis_rob_packet_display (dis_rob_packet_display),  .dis_stall_display (dis_stall_display),  .dis_rs_packet_display (dis_rs_packet_display),  .rs_entries_display (rs_entries_display),  .rs_out_display (rs_out_display),  .rs_stall_display (rs_stall_display),  .map_array_disp (map_array_display),  .ready_array_disp (ready_array_display),  .is_in_display (is_in_display),  .fu_fifo_stall_display (fu_fifo_stall_display),  .alu_fifo_display (alu_fifo_display),  .mult_fifo_display (mult_fifo_display),  .br_fifo_display (br_fifo_display),  .ls_fifo_display (ls_fifo_display),  .fu_in_display (fu_in_display),  .fu_ready_display (fu_ready_display),  .fu_finish_display (fu_finish_disp ... "
  The following 1-bit expression is connected to 96-bit port 
  "wb_value_display" of module "pipeline", instance "tbd".
  Expression: wb_value_display
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
testbench/pipeline_test.sv, 104
"pipeline tbd( .clock (clock),  .reset (reset),  .dis_in_display (dis_in_display),  .dis_rob_packet_display (dis_rob_packet_display),  .dis_stall_display (dis_stall_display),  .dis_rs_packet_display (dis_rs_packet_display),  .rs_entries_display (rs_entries_display),  .rs_out_display (rs_out_display),  .rs_stall_display (rs_stall_display),  .map_array_disp (map_array_display),  .ready_array_disp (ready_array_display),  .is_in_display (is_in_display),  .fu_fifo_stall_display (fu_fifo_stall_display),  .alu_fifo_display (alu_fifo_display),  .mult_fifo_display (mult_fifo_display),  .br_fifo_display (br_fifo_display),  .ls_fifo_display (ls_fifo_display),  .fu_in_display (fu_in_display),  .fu_ready_display (fu_ready_display),  .fu_finish_display (fu_finish_disp ... "
  The following 1-bit expression is connected to 192-bit port 
  "fl_array_display" of module "pipeline", instance "tbd".
  Expression: fl_array_display
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
testbench/pipeline_test.sv, 104
"pipeline tbd( .clock (clock),  .reset (reset),  .dis_in_display (dis_in_display),  .dis_rob_packet_display (dis_rob_packet_display),  .dis_stall_display (dis_stall_display),  .dis_rs_packet_display (dis_rs_packet_display),  .rs_entries_display (rs_entries_display),  .rs_out_display (rs_out_display),  .rs_stall_display (rs_stall_display),  .map_array_disp (map_array_display),  .ready_array_disp (ready_array_display),  .is_in_display (is_in_display),  .fu_fifo_stall_display (fu_fifo_stall_display),  .alu_fifo_display (alu_fifo_display),  .mult_fifo_display (mult_fifo_display),  .br_fifo_display (br_fifo_display),  .ls_fifo_display (ls_fifo_display),  .fu_in_display (fu_in_display),  .fu_ready_display (fu_ready_display),  .fu_finish_display (fu_finish_disp ... "
  The following 1-bit expression is connected to 5-bit port "fl_head_display" 
  of module "pipeline", instance "tbd".
  Expression: fl_head_display
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
testbench/pipeline_test.sv, 104
"pipeline tbd( .clock (clock),  .reset (reset),  .dis_in_display (dis_in_display),  .dis_rob_packet_display (dis_rob_packet_display),  .dis_stall_display (dis_stall_display),  .dis_rs_packet_display (dis_rs_packet_display),  .rs_entries_display (rs_entries_display),  .rs_out_display (rs_out_display),  .rs_stall_display (rs_stall_display),  .map_array_disp (map_array_display),  .ready_array_disp (ready_array_display),  .is_in_display (is_in_display),  .fu_fifo_stall_display (fu_fifo_stall_display),  .alu_fifo_display (alu_fifo_display),  .mult_fifo_display (mult_fifo_display),  .br_fifo_display (br_fifo_display),  .ls_fifo_display (ls_fifo_display),  .fu_in_display (fu_in_display),  .fu_ready_display (fu_ready_display),  .fu_finish_display (fu_finish_disp ... "
  The following 1-bit expression is connected to 5-bit port "fl_tail_display" 
  of module "pipeline", instance "tbd".
  Expression: fl_tail_display
  	use +lint=PCWM for more details

Starting vcs inline pass...
13 modules and 0 UDP read.
recompiling module Freelist
	However, due to incremental compilation, only 1 module needs to be compiled. 
  /usr/caen/vcs-2017.12-SP2-1/linux64/bin/vcselab -o pl_simv -nobanner 
make[1]: Entering directory `/afs/umich.edu/user/b/r/brucewei/EECS470/Projects/Project4/group15w21/csrc'
make[1]: Leaving directory `/afs/umich.edu/user/b/r/brucewei/EECS470/Projects/Project4/group15w21/csrc'
( cd csrc ; make -f Makefile LD=g++ SNPS_VCS_TMPDIR=/tmp/vcs_20210326030456_2064 product )
make[1]: Entering directory `/afs/umich.edu/user/b/r/brucewei/EECS470/Projects/Project4/group15w21/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../pl_simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../pl_simv ]; then chmod -x ../pl_simv; fi
g++  -o ../pl_simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/pl_simv.daidir/ -Wl,-rpath=./pl_simv.daidir/ -Wl,-rpath='$ORIGIN'/pl_simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/usr/caen/vcs-2017.12-SP2-1/linux64/lib -L/usr/caen/vcs-2017.12-SP2-1/linux64/lib -lcmsg  mt-fl_sim.o pipe_print.o     _2752_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so    rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/caen/vcs-2017.12-SP2-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive       ./../pl_simv.daidir/vc_hdrs.o    /usr/caen/vcs-2017.12-SP2-1/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../pl_simv up to date
make[1]: Leaving directory `/afs/umich.edu/user/b/r/brucewei/EECS470/Projects/Project4/group15w21/csrc'
CPU time: .903 seconds to compile + .733 seconds to elab + 1.480 seconds to link
./pl_simv | tee pl_sim_program.out
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Mar 25 23:05 2021
VCD+ Writer N-2017.12-SP2-1_Full64 Copyright (c) 1991-2017 by Synopsys Inc.

Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rob.sv, 216
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.rob_0, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rob.sv, 245
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.rob_0, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/freelist.sv, 197
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.fl_0, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/pipeline.sv, 273
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rs.sv, 125
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.RS_0.unnamed$$_4, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rs.sv, 125
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.RS_0.unnamed$$_4, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rs.sv, 125
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.RS_0.unnamed$$_4, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rs.sv, 125
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.RS_0.unnamed$$_4, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rs.sv, 125
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.RS_0.unnamed$$_4, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rs.sv, 125
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.RS_0.unnamed$$_4, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rs.sv, 125
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.RS_0.unnamed$$_4, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rs.sv, 125
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.RS_0.unnamed$$_4, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rs.sv, 125
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.RS_0.unnamed$$_4, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rs.sv, 125
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.RS_0.unnamed$$_4, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rs.sv, 125
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.RS_0.unnamed$$_4, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rs.sv, 125
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.RS_0.unnamed$$_4, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rs.sv, 125
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.RS_0.unnamed$$_4, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rs.sv, 125
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.RS_0.unnamed$$_4, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rs.sv, 125
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.RS_0.unnamed$$_4, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rs.sv, 125
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.RS_0.unnamed$$_4, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rob.sv, 216
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.rob_0, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rob.sv, 245
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.rob_0, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rob.sv, 216
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.rob_0, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rob.sv, 245
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.rob_0, at time 0ps.


Warning-[RT-NCMPRCS] No condition matches in statement
verilog/rob.sv, 245
  No condition matches in 'priority case' statement. 'default' specification 
  is missing, inside testbench.tbd.rob_0, at time 6000ps.

 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 

 |     IF      |     DIS     |     IS      |
2|   0:mul     |   0:-       |   0:-       |
1|   4:sw      |   0:-       |   0:-       |
0|   8:lw      |   0:-       |   0:-       |
IS FIFO stall: 0000

|     ALU     |     LS      |    MULT     |   BRANCH    |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |

|    ALU_1    |    ALU_2    |    ALU_3    |     LS_1    |     LS_2    |    MULT_1   |    MULT_2   |    BRANCH   |
|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-        
fu ready: 00011111
fu finish: 00000000
| valid | halt | take_branch | target_pc | dest_pr | dest_value | rob_entry |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
CDB:  0   0   0
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 0 reg2_pr: 0 reg2_ready 0
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 0 reg2_pr: 0 reg2_ready 0
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 0 reg2_pr: 0 reg2_ready 0
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 0 reg2_pr: 0 reg2_ready 0
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 0 reg2_pr: 0 reg2_ready 0
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 0 reg2_pr: 0 reg2_ready 0
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 0 reg2_pr: 0 reg2_ready 0
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 0 reg2_pr: 0 reg2_ready 0
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 0 reg2_pr: 0 reg2_ready 0
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 0 reg2_pr: 0 reg2_ready 0
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 0 reg2_pr: 0 reg2_ready 0
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 0 reg2_pr: 0 reg2_ready 0
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 0 reg2_pr: 0 reg2_ready 0
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 0 reg2_pr: 0 reg2_ready 0
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 0 reg2_pr: 0 reg2_ready 0
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 0 reg2_pr: 0 reg2_ready 0
structual_stall:000
=====   RS_S Packet   =====
| WAY |     inst    | fu_sel | op_sel  |
|  2  |   0:-       |  ALU_1 |      0   |
|  1  |   0:-       |  ALU_1 |      0   |
|  0  |   0:-       |  ALU_1 |      0   |
| WAY | valid |  PC  | dest_pr | reg1_pr | reg2_pr |       inst | halt |
|  2  |     0 | 0000 |       0 |       0 |      0  |         00
|  1  |     0 | 0000 |       0 |       0 |      0  |         00
|  0  |     0 | 0000 |       0 |       0 |      0  |         00
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail: 0
|ROB|valid| Tnew | Told | Reg  |Completed|
| 2 |  0  |   0  |   0  |   0  |    0    |
| 1 |  0  |   0  |   0  |   0  |    0    |
| 0 |  0  |   0  |   0  |   0  |    0    |
 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 
=========== Cycle     0 =========:
 |     IF      |     DIS     |     IS      |
2|  12:sw      |   0:mul     |   0:-       |
1|  16:addi    |   4:sw      |   0:-       |
0|  20:addi    |   8:lw      |   0:-       |
IS FIFO stall: 0000

|     ALU     |     LS      |    MULT     |   BRANCH    |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |

|    ALU_1    |    ALU_2    |    ALU_3    |     LS_1    |     LS_2    |    MULT_1   |    MULT_2   |    BRANCH   |
|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-        
fu ready: 00011111
fu finish: 00000111
| valid | halt | take_branch | target_pc | dest_pr | dest_value | rob_entry |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
CDB:  0   0   0
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
structual_stall:000
=====   RS_S Packet   =====
| WAY |     inst    | fu_sel | op_sel  |
|  2  |   0:-       |  ALU_1 |      0   |
|  1  |   0:-       |  ALU_1 |      0   |
|  0  |   0:-       |  ALU_1 |      0   |
| WAY | valid |  PC  | dest_pr | reg1_pr | reg2_pr |       inst | halt |
|  2  |     0 | 0000 |       0 |       0 |      0  |         00
|  1  |     0 | 0000 |       0 |       0 |      0  |         00
|  0  |     0 | 0000 |       0 |       0 |      0  |         00
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
head: 0 tail: 0
|ROB|valid| Tnew | Told | Reg  |Completed|
| 2 |  1  |  32  |   3  |   3  |    0    |
| 1 |  1  |   0  |   0  |   0  |    0    |
| 0 |  1  |  33  |   4  |   4  |    0    |
 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 
=========== Cycle     1 =========:
 |     IF      |     DIS     |     IS      |
2|  24:slti    |  12:sw      |   0:-       |
1|  28:nop     |  16:addi    |   0:-       |
0|  32:addi    |  20:addi    |   0:-       |
IS FIFO stall: 0000

|     ALU     |     LS      |    MULT     |   BRANCH    |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |

|    ALU_1    |    ALU_2    |    ALU_3    |     LS_1    |     LS_2    |    MULT_1   |    MULT_2   |    BRANCH   |
|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-        
fu ready: 00011111
fu finish: 00000111
| valid | halt | take_branch | target_pc | dest_pr | dest_value | rob_entry |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
CDB:  0   0   0
*   0:mul     dest_pr:32 reg1_pr: 6 reg1_ready: 1 reg2_pr:31 reg2_ready 1
*   4:sw      dest_pr: 0 reg1_pr: 2 reg1_ready: 1 reg2_pr: 3 reg2_ready 1
*   8:lw      dest_pr:33 reg1_pr: 2 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
structual_stall:000
=====   RS_S Packet   =====
| WAY |     inst    | fu_sel | op_sel  |
|  2  |   0:mul     | MULT_1 |      0   |
|  1  |   4:sw      |  LS_1  |      2   |
|  0  |   8:lw      |  LS_1  |      1   |
| WAY | valid |  PC  | dest_pr | reg1_pr | reg2_pr |       inst | halt |
|  2  |     1 | 0000 |      32 |       6 |     31  |  662573310
|  1  |     1 | 0004 |       0 |       2 |      3  |   32194910
|  0  |     1 | 0008 |      33 |       2 |      0  |     742430
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 33  Told:  4  arch_reg:  4  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 32  Told:  3  arch_reg:  3  completed: 1  precise_state: 0  target_pc:   0
head: 0 tail: 2
|ROB|valid| Tnew | Told | Reg  |Completed|
| 2 |  1  |   0  |   0  |   0  |    0    |
| 1 |  1  |  34  |   2  |   2  |    0    |
| 0 |  1  |  35  |   6  |   6  |    0    |
 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 
=========== Cycle     2 =========:
 |     IF      |     DIS     |     IS      |
2|  36:lui     |  24:slti    |   0:mul     |
1|  40:addi    |  28:nop     |   4:sw      |
0|  44:addi    |  32:addi    |   8:lw      |
IS FIFO stall: 0000

|     ALU     |     LS      |    MULT     |   BRANCH    |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |

|    ALU_1    |    ALU_2    |    ALU_3    |     LS_1    |     LS_2    |    MULT_1   |    MULT_2   |    BRANCH   |
|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-        
fu ready: 00011111
fu finish: 00000111
| valid | halt | take_branch | target_pc | dest_pr | dest_value | rob_entry |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
CDB:  0   0   0
*   0:-       dest_pr:32 reg1_pr: 6 reg1_ready: 1 reg2_pr:31 reg2_ready 1
*   4:-       dest_pr: 0 reg1_pr: 2 reg1_ready: 1 reg2_pr: 3 reg2_ready 1
*   8:-       dest_pr:33 reg1_pr: 2 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  12:sw      dest_pr: 0 reg1_pr: 2 reg1_ready: 1 reg2_pr:33 reg2_ready 0
*  16:addi    dest_pr:34 reg1_pr: 2 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  20:addi    dest_pr:35 reg1_pr: 6 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
structual_stall:000
=====   RS_S Packet   =====
| WAY |     inst    | fu_sel | op_sel  |
|  2  |  16:addi    |  ALU_1 |      0   |
|  1  |  20:addi    |  ALU_1 |      0   |
|  0  |   0:-       |  ALU_1 |      0   |
| WAY | valid |  PC  | dest_pr | reg1_pr | reg2_pr |       inst | halt |
|  2  |     1 | 0010 |      34 |       2 |      0  |   84544190
|  1  |     1 | 0014 |      35 |       6 |      0  |   12459710
|  0  |     0 | 0000 |       0 |       0 |      0  |         00
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 35  Told:  6  arch_reg:  6  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 34  Told:  2  arch_reg:  2  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 33  Told:  4  arch_reg:  4  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 32  Told:  3  arch_reg:  3  completed: 1  precise_state: 0  target_pc:   0
head: 1 tail: 5
|ROB|valid| Tnew | Told | Reg  |Completed|
| 2 |  1  |  36  |   5  |   5  |    0    |
| 1 |  1  |   0  |   0  |   0  |    0    |
| 0 |  1  |  37  |  10  |  10  |    0    |
 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 
=========== Cycle     3 =========:
 |     IF      |     DIS     |     IS      |
2|  36:-       |  36:lui     |  16:addi    |
1|  40:-       |  40:addi    |  20:addi    |
0|  44:-       |  44:addi    |   0:-       |
IS FIFO stall: 0000

|     ALU     |     LS      |    MULT     |   BRANCH    |
|   0:-       |   0:-       |   0:mul     |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |

|    ALU_1    |    ALU_2    |    ALU_3    |     LS_1    |     LS_2    |    MULT_1   |    MULT_2   |    BRANCH   |
|   0:-       |   0:-       |   0:-       |   8:lw      |   4:sw      |   0:-       |   0:-       |   0:-        
fu ready: 00011111
fu finish: 00000111
| valid | halt | take_branch | target_pc | dest_pr | dest_value | rob_entry |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
CDB:  0   0   0
*  24:slti    dest_pr:36 reg1_pr:35 reg1_ready: 0 reg2_pr: 0 reg2_ready 1
*  28:nop     dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  32:addi    dest_pr:37 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  12:sw      dest_pr: 0 reg1_pr: 2 reg1_ready: 1 reg2_pr:33 reg2_ready 0
*  16:-       dest_pr:34 reg1_pr: 2 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  20:-       dest_pr:35 reg1_pr: 6 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
structual_stall:000
=====   RS_S Packet   =====
| WAY |     inst    | fu_sel | op_sel  |
|  2  |  28:nop     |  ALU_1 |      0   |
|  1  |  32:addi    |  ALU_1 |      0   |
|  0  |   0:-       |  ALU_1 |      0   |
| WAY | valid |  PC  | dest_pr | reg1_pr | reg2_pr |       inst | halt |
|  2  |     1 | 001c |       0 |       0 |      0  |        190
|  1  |     1 | 0020 |      37 |       0 |      0  |      12990
|  0  |     0 | 0000 |       0 |       0 |      0  |         00
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 37  Told: 10  arch_reg: 10  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 36  Told:  5  arch_reg:  5  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 35  Told:  6  arch_reg:  6  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 34  Told:  2  arch_reg:  2  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 33  Told:  4  arch_reg:  4  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 32  Told:  3  arch_reg:  3  completed: 1  precise_state: 0  target_pc:   0
head: 1 tail: 8
|ROB|valid| Tnew | Told | Reg  |Completed|
| 2 |  1  |  38  |  11  |  11  |    0    |
| 1 |  1  |  39  |  11  |  11  |    0    |
| 0 |  1  |  40  |  12  |  12  |    0    |
 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 
=========== Cycle     4 =========:
 |     IF      |     DIS     |     IS      |
2|  36:-       |  36:-       |  28:nop     |
1|  40:-       |  40:-       |  32:addi    |
0|  44:-       |  44:-       |   0:-       |
IS FIFO stall: 0000

|     ALU     |     LS      |    MULT     |   BRANCH    |
|   0:-       |   0:-       |   0:mul     |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |

|    ALU_1    |    ALU_2    |    ALU_3    |     LS_1    |     LS_2    |    MULT_1   |    MULT_2   |    BRANCH   |
|   0:-       |  20:addi    |  16:addi    |   0:-       |   0:-       |   0:-       |   0:-       |   0:-        
fu ready: 00011111
fu finish: 00000111
| valid | halt | take_branch | target_pc | dest_pr | dest_value | rob_entry |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
| 1 | 0 | 0 | 0000 | 34 |          0 |  4 |
CDB: 34  34  34
*  24:slti    dest_pr:36 reg1_pr:35 reg1_ready: 0 reg2_pr: 0 reg2_ready 1
*  28:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  32:-       dest_pr:37 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  12:sw      dest_pr: 0 reg1_pr: 2 reg1_ready: 1 reg2_pr:33 reg2_ready 0
*  36:lui     dest_pr:38 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  40:addi    dest_pr:39 reg1_pr:11 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  44:addi    dest_pr:40 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
structual_stall:000
=====   RS_S Packet   =====
| WAY |     inst    | fu_sel | op_sel  |
|  2  |  36:lui     |  LS_1  |      0   |
|  1  |  40:addi    |  ALU_1 |      0   |
|  0  |  44:addi    |  ALU_1 |      0   |
| WAY | valid |  PC  | dest_pr | reg1_pr | reg2_pr |       inst | halt |
|  2  |     1 | 0024 |      38 |       0 |      0  |     137510
|  1  |     1 | 0028 |      39 |      11 |      0  |  276248510
|  0  |     1 | 002c |      40 |       0 |      0  | 3586145470
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 40  Told: 12  arch_reg: 12  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 39  Told: 11  arch_reg: 11  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 38  Told: 11  arch_reg: 11  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 37  Told: 10  arch_reg: 10  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 36  Told:  5  arch_reg:  5  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 35  Told:  6  arch_reg:  6  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 34  Told:  2  arch_reg:  2  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 33  Told:  4  arch_reg:  4  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 32  Told:  3  arch_reg:  3  completed: 1  precise_state: 0  target_pc:   0
head: 1 tail:11
|ROB|valid| Tnew | Told | Reg  |Completed|
| 2 |  0  |   0  |   0  |   0  |    0    |
| 1 |  0  |   0  |   0  |   0  |    0    |
| 0 |  0  |   0  |   0  |   0  |    0    |
 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 
=========== Cycle     5 =========:
 |     IF      |     DIS     |     IS      |
2|  36:-       |  36:-       |  36:lui     |
1|  40:-       |  40:-       |  40:addi    |
0|  44:-       |  44:-       |  44:addi    |
IS FIFO stall: 0000

|     ALU     |     LS      |    MULT     |   BRANCH    |
|   0:-       |   0:-       |   0:mul     |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |

|    ALU_1    |    ALU_2    |    ALU_3    |     LS_1    |     LS_2    |    MULT_1   |    MULT_2   |    BRANCH   |
|   0:-       |  32:addi    |  28:nop     |   0:-       |   0:-       |   0:-       |   0:-       |   0:-        
fu ready: 00011111
fu finish: 00000111
| valid | halt | take_branch | target_pc | dest_pr | dest_value | rob_entry |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
| 1 | 0 | 0 | 0000 |  0 |          0 |  7 |
CDB:  0   0   0
*  24:slti    dest_pr:36 reg1_pr:35 reg1_ready: 0 reg2_pr: 0 reg2_ready 1
*  36:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  40:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  12:sw      dest_pr: 0 reg1_pr: 2 reg1_ready: 1 reg2_pr:33 reg2_ready 0
*  36:-       dest_pr:38 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  40:-       dest_pr:39 reg1_pr:11 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  44:-       dest_pr:40 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  44:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
structual_stall:000
=====   RS_S Packet   =====
| WAY |     inst    | fu_sel | op_sel  |
|  2  |   0:-       |  ALU_1 |      0   |
|  1  |   0:-       |  ALU_1 |      0   |
|  0  |   0:-       |  ALU_1 |      0   |
| WAY | valid |  PC  | dest_pr | reg1_pr | reg2_pr |       inst | halt |
|  2  |     0 | 0000 |       0 |       0 |      0  |         00
|  1  |     0 | 0000 |       0 |       0 |      0  |         00
|  0  |     0 | 0000 |       0 |       0 |      0  |         00
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 40  Told: 12  arch_reg: 12  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 39  Told: 11  arch_reg: 11  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 38  Told: 11  arch_reg: 11  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 37  Told: 10  arch_reg: 10  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 36  Told:  5  arch_reg:  5  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 35  Told:  6  arch_reg:  6  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 34  Told:  2  arch_reg:  2  completed: 1  precise_state: 0  target_pc:   0
valid: 1  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 33  Told:  4  arch_reg:  4  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 32  Told:  3  arch_reg:  3  completed: 1  precise_state: 0  target_pc:   0
head: 1 tail:11
|ROB|valid| Tnew | Told | Reg  |Completed|
| 2 |  0  |   0  |   0  |   0  |    0    |
| 1 |  0  |   0  |   0  |   0  |    0    |
| 0 |  0  |   0  |   0  |   0  |    0    |
 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 
=========== Cycle     6 =========:
 |     IF      |     DIS     |     IS      |
2|  36:-       |  36:-       |   0:-       |
1|  40:-       |  40:-       |   0:-       |
0|  44:-       |  44:-       |   0:-       |
IS FIFO stall: 0000

|     ALU     |     LS      |    MULT     |   BRANCH    |
|   0:-       |   0:-       |   0:mul     |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |

|    ALU_1    |    ALU_2    |    ALU_3    |     LS_1    |     LS_2    |    MULT_1   |    MULT_2   |    BRANCH   |
|   0:-       |  44:addi    |  40:addi    |   0:-       |  36:lui     |   0:-       |   0:-       |   0:-        
fu ready: 00011111
fu finish: 00000111
| valid | halt | take_branch | target_pc | dest_pr | dest_value | rob_entry |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
| 1 | 0 | 0 | 0000 | 39 |          0 | 10 |
CDB: 39  39  39
*  24:slti    dest_pr:36 reg1_pr:35 reg1_ready: 0 reg2_pr: 0 reg2_ready 1
*  36:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  40:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  12:sw      dest_pr: 0 reg1_pr: 2 reg1_ready: 1 reg2_pr:33 reg2_ready 0
*  44:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  40:-       dest_pr:39 reg1_pr:11 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  44:-       dest_pr:40 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  44:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
structual_stall:000
=====   RS_S Packet   =====
| WAY |     inst    | fu_sel | op_sel  |
|  2  |   0:-       |  ALU_1 |      0   |
|  1  |   0:-       |  ALU_1 |      0   |
|  0  |   0:-       |  ALU_1 |      0   |
| WAY | valid |  PC  | dest_pr | reg1_pr | reg2_pr |       inst | halt |
|  2  |     0 | 0000 |       0 |       0 |      0  |         00
|  1  |     0 | 0000 |       0 |       0 |      0  |         00
|  0  |     0 | 0000 |       0 |       0 |      0  |         00
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 40  Told: 12  arch_reg: 12  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 39  Told: 11  arch_reg: 11  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 38  Told: 11  arch_reg: 11  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 37  Told: 10  arch_reg: 10  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew:  0  Told:  0  arch_reg:  0  completed: 1  precise_state: 0  target_pc:   0
valid: 1  Tnew: 36  Told:  5  arch_reg:  5  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 35  Told:  6  arch_reg:  6  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 34  Told:  2  arch_reg:  2  completed: 1  precise_state: 0  target_pc:   0
valid: 1  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 33  Told:  4  arch_reg:  4  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 32  Told:  3  arch_reg:  3  completed: 1  precise_state: 0  target_pc:   0
head: 1 tail:11
|ROB|valid| Tnew | Told | Reg  |Completed|
| 2 |  0  |   0  |   0  |   0  |    0    |
| 1 |  0  |   0  |   0  |   0  |    0    |
| 0 |  0  |   0  |   0  |   0  |    0    |
 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 
=========== Cycle     7 =========:
 |     IF      |     DIS     |     IS      |
2|  36:-       |  36:-       |   0:-       |
1|  40:-       |  40:-       |   0:-       |
0|  44:-       |  44:-       |   0:-       |
IS FIFO stall: 0000

|     ALU     |     LS      |    MULT     |   BRANCH    |
|   0:-       |   0:-       |   0:mul     |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |
|   0:-       |   0:-       |   0:-       |   0:-       |

|    ALU_1    |    ALU_2    |    ALU_3    |     LS_1    |     LS_2    |    MULT_1   |    MULT_2   |    BRANCH   |
|   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-       |   0:-        
fu ready: 00011111
fu finish: 00000111
| valid | halt | take_branch | target_pc | dest_pr | dest_value | rob_entry |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
| 0 | 0 | 0 | 0000 |  0 |          0 |  0 |
CDB:  0   0   0
*  24:slti    dest_pr:36 reg1_pr:35 reg1_ready: 0 reg2_pr: 0 reg2_ready 1
*  36:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  40:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  12:sw      dest_pr: 0 reg1_pr: 2 reg1_ready: 1 reg2_pr:33 reg2_ready 0
*  44:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  40:-       dest_pr:39 reg1_pr:11 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  44:-       dest_pr:40 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*  44:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
*   0:-       dest_pr: 0 reg1_pr: 0 reg1_ready: 1 reg2_pr: 0 reg2_ready 1
structual_stall:000
=====   RS_S Packet   =====
| WAY |     inst    | fu_sel | op_sel  |
|  2  |   0:-       |  ALU_1 |      0   |
|  1  |   0:-       |  ALU_1 |      0   |
|  0  |   0:-       |  ALU_1 |      0   |
| WAY | valid |  PC  | dest_pr | reg1_pr | reg2_pr |       inst | halt |
|  2  |     0 | 0000 |       0 |       0 |      0  |         00
|  1  |     0 | 0000 |       0 |       0 |      0  |         00
|  0  |     0 | 0000 |       0 |       0 |      0  |         00
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 0  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: 0  target_pc:   0
valid: 1  Tnew: 40  Told: 12  arch_reg: 12  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 39  Told: 11  arch_reg: 11  completed: 1  precise_state: 0  target_pc:   0
valid: 1  Tnew: 38  Told: 11  arch_reg: 11  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 37  Told: 10  arch_reg: 10  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew:  0  Told:  0  arch_reg:  0  completed: 1  precise_state: 0  target_pc:   0
valid: 1  Tnew: 36  Told:  5  arch_reg:  5  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 35  Told:  6  arch_reg:  6  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 34  Told:  2  arch_reg:  2  completed: 1  precise_state: 0  target_pc:   0
valid: 1  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 33  Told:  4  arch_reg:  4  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew:  0  Told:  0  arch_reg:  0  completed: 0  precise_state: x  target_pc:          x
valid: 1  Tnew: 32  Told:  3  arch_reg:  3  completed: 1  precise_state: 0  target_pc:   0
head: 1 tail:11
|ROB|valid| Tnew | Told | Reg  |Completed|
| 2 |  0  |   0  |   0  |   0  |    0    |
| 1 |  0  |   0  |   0  |   0  |    0    |
| 0 |  0  |   0  |   0  |   0  |    0    |
@@@Pass: test finished
$finish called from file "testbench/pipeline_test.sv", line 431.
$finish at simulation time                  920
           V C S   S i m u l a t i o n   R e p o r t 
Time: 92000 ps
CPU Time:      0.380 seconds;       Data structure size:   0.2Mb
Thu Mar 25 23:05:05 2021
