Analysis & Synthesis report for AXI_PROJECT
Fri Nov 07 23:17:35 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Nov 07 23:17:35 2025               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; AXI_PROJECT                                     ;
; Top-level Entity Name              ; serv_axi_system                                 ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; serv_axi_system    ; AXI_PROJECT        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Nov 07 23:17:34 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AXI_PROJECT -c AXI_PROJECT
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/utils/faling_edge_detc.v
    Info (12023): Found entity 1: Faling_Edge_Detc
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/utils/raising_edge_det.v
    Info (12023): Found entity 1: Raising_Edge_Det
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/handshake/aw_handshake_checker.v
    Info (12023): Found entity 1: AW_HandShake_Checker
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/handshake/wd_handshake.v
    Info (12023): Found entity 1: WD_HandShake
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/handshake/wr_handshake.v
    Info (12023): Found entity 1: WR_HandShake
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/aw_mux_2_1.v
    Info (12023): Found entity 1: AW_MUX_2_1
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/bready_mux_2_1.v
    Info (12023): Found entity 1: BReady_MUX_2_1
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/mux_2x1.v
    Info (12023): Found entity 1: Mux_2x1
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/mux_2x1_en.v
    Info (12023): Found entity 1: Mux_2x1_en
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/mux_4x1.v
    Info (12023): Found entity 1: Mux_4x1
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/wd_mux_2_1.v
    Info (12023): Found entity 1: WD_MUX_2_1
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/demux/demux_1x2.v
    Info (12023): Found entity 1: Demux_1x2
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/demux/demux_1x2_en.v
    Info (12023): Found entity 1: Demux_1x2_en
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/demux/demux_1_2.v
    Info (12023): Found entity 1: Demux_1_2
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/demux/demux_1x4.v
    Info (12023): Found entity 1: Demux_1x4
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/buffers/queue.v
    Info (12023): Found entity 1: Queue
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/buffers/resp_queue.v
    Info (12023): Found entity 1: Resp_Queue
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/arbitration/qos_arbiter.v
    Info (12023): Found entity 1: Qos_Arbiter
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/arbitration/read_arbiter.v
    Info (12023): Found entity 1: Read_Arbiter
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/arbitration/write_arbiter.v
    Info (12023): Found entity 1: Write_Arbiter
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/arbitration/write_arbiter_rr.v
    Info (12023): Found entity 1: Write_Arbiter_RR
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/decoders/read_addr_channel_dec.v
    Info (12023): Found entity 1: Read_Addr_Channel_Dec
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/decoders/write_addr_channel_dec.v
    Info (12023): Found entity 1: Write_Addr_Channel_Dec
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/decoders/write_resp_channel_arb.v
    Info (12023): Found entity 1: Write_Resp_Channel_Arb
Warning (10090): Verilog HDL syntax warning at Write_Resp_Channel_Dec.v(17): extra block comment delimiter characters /* within block comment
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/decoders/write_resp_channel_dec.v
    Info (12023): Found entity 1: Write_Resp_Channel_Dec
Warning (10090): Verilog HDL syntax warning at AW_Channel_Controller_Top.v(21): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at AW_Channel_Controller_Top.v(25): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at AW_Channel_Controller_Top.v(44): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at AW_Channel_Controller_Top.v(61): extra block comment delimiter characters /* within block comment
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/channel_controllers/write/aw_channel_controller_top.v
    Info (12023): Found entity 1: AW_Channel_Controller_Top
Warning (10090): Verilog HDL syntax warning at BR_Channel_Controller_Top.v(13): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at BR_Channel_Controller_Top.v(18): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at BR_Channel_Controller_Top.v(24): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at BR_Channel_Controller_Top.v(30): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at BR_Channel_Controller_Top.v(37): extra block comment delimiter characters /* within block comment
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/channel_controllers/write/br_channel_controller_top.v
    Info (12023): Found entity 1: BR_Channel_Controller_Top
Warning (10090): Verilog HDL syntax warning at WD_Channel_Controller_Top.v(21): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at WD_Channel_Controller_Top.v(26): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at WD_Channel_Controller_Top.v(35): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at WD_Channel_Controller_Top.v(44): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at WD_Channel_Controller_Top.v(53): extra block comment delimiter characters /* within block comment
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/channel_controllers/write/wd_channel_controller_top.v
    Info (12023): Found entity 1: WD_Channel_Controller_Top
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/channel_controllers/read/ar_channel_controller_top.v
    Info (12023): Found entity 1: AR_Channel_Controller_Top
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/channel_controllers/read/controller.v
    Info (12023): Found entity 1: Controller
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/core/axi_interconnect.v
    Info (12023): Found entity 1: AXI_Interconnect
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/core/axi_interconnect_full.v
    Info (12023): Found entity 1: AXI_Interconnect_Full
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/core/axi_interconnect_2s_rdonly.v
    Info (12023): Found entity 1: AXI_Interconnect_2S_RDONLY
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_state.v
    Info (12023): Found entity 1: serv_state
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_immdec.v
    Info (12023): Found entity 1: serv_immdec
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_compdec.v
    Info (12023): Found entity 1: serv_compdec
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_decode.v
    Info (12023): Found entity 1: serv_decode
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_alu.v
    Info (12023): Found entity 1: serv_alu
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_ctrl.v
    Info (12023): Found entity 1: serv_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_csr.v
    Info (12023): Found entity 1: serv_csr
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_bufreg.v
    Info (12023): Found entity 1: serv_bufreg
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_bufreg2.v
    Info (12023): Found entity 1: serv_bufreg2
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_aligner.v
    Info (12023): Found entity 1: serv_aligner
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_mem_if.v
    Info (12023): Found entity 1: serv_mem_if
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_rf_if.v
    Info (12023): Found entity 1: serv_rf_if
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_rf_ram_if.v
    Info (12023): Found entity 1: serv_rf_ram_if
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_rf_ram.v
    Info (12023): Found entity 1: serv_rf_ram
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_rf_top.v
    Info (12023): Found entity 1: serv_rf_top
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_top.v
    Info (12023): Found entity 1: serv_top
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/wrapper/wb2axi_read.v
    Info (12023): Found entity 1: wb2axi_read
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/wrapper/wb2axi_write.v
    Info (12023): Found entity 1: wb2axi_write
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/wrapper/serv_axi_wrapper.v
    Info (12023): Found entity 1: serv_axi_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/wrapper/serv_axi_system.v
    Info (12023): Found entity 1: serv_axi_system
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/wrapper/axi_rom_slave.v
    Info (12023): Found entity 1: axi_rom_slave
Info (12021): Found 1 design units, including 1 entities, in source file /axi/src/wrapper/axi_memory_slave.v
    Info (12023): Found entity 1: axi_memory_slave
Info (12127): Elaborating entity "serv_axi_system" for the top level hierarchy
Warning (10034): Output port "M01_AXI_awid[3..1]" at serv_axi_system.v(107) has no driver
Info (12128): Elaborating entity "serv_axi_wrapper" for hierarchy "serv_axi_wrapper:u_serv_wrapper"
Info (12128): Elaborating entity "serv_rf_top" for hierarchy "serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core"
Info (12128): Elaborating entity "serv_rf_ram_if" for hierarchy "serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if"
Warning (10230): Verilog HDL assignment warning at serv_rf_ram_if.v(100): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "serv_rf_ram" for hierarchy "serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram"
Info (12128): Elaborating entity "serv_top" for hierarchy "serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu"
Info (12128): Elaborating entity "serv_state" for hierarchy "serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state"
Info (12128): Elaborating entity "serv_decode" for hierarchy "serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_decode:decode"
Info (12128): Elaborating entity "serv_immdec" for hierarchy "serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_immdec:immdec"
Info (12128): Elaborating entity "serv_bufreg" for hierarchy "serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg"
Info (12128): Elaborating entity "serv_bufreg2" for hierarchy "serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2"
Info (12128): Elaborating entity "serv_ctrl" for hierarchy "serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl"
Info (12128): Elaborating entity "serv_alu" for hierarchy "serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu"
Info (12128): Elaborating entity "serv_rf_if" for hierarchy "serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_rf_if:rf_if"
Info (12128): Elaborating entity "serv_mem_if" for hierarchy "serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_mem_if:mem_if"
Info (12128): Elaborating entity "serv_csr" for hierarchy "serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_csr:gen_csr.csr"
Info (12128): Elaborating entity "wb2axi_read" for hierarchy "serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst"
Warning (10036): Verilog HDL or VHDL warning at wb2axi_read.v(69): object "addr_capture_delay" assigned a value but never read
Warning (10240): Verilog HDL Always Construct warning at wb2axi_read.v(132): inferring latch(es) for variable "wb_cyc_prev", which holds its previous value in one or more paths through the always construct
Info (10264): Verilog HDL Case Statement information at wb2axi_read.v(369): all case item expressions in this case statement are onehot
Info (10041): Inferred latch for "wb_cyc_prev" at wb2axi_read.v(132)
Error (10028): Can't resolve multiple constant drivers for net "wb_cyc_prev" at wb2axi_read.v(119) File: D:/AXI/src/wrapper/wb2axi_read.v Line: 119
Error (10029): Constant driver at wb2axi_read.v(132) File: D:/AXI/src/wrapper/wb2axi_read.v Line: 132
Error (12152): Can't elaborate user hierarchy "serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst" File: D:/AXI/src/wrapper/serv_axi_wrapper.v Line: 241
Info (144001): Generated suppressed messages file D:/AXI/sim/quartus/output_files/AXI_PROJECT.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 19 warnings
    Error: Peak virtual memory: 4590 megabytes
    Error: Processing ended: Fri Nov 07 23:17:35 2025
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/AXI/sim/quartus/output_files/AXI_PROJECT.map.smsg.


