{
  "module_name": "pmu.h",
  "hash_id": "01da0aa692568a8db7fe158795035c94bc2f5d5d1ac4432a416a28f704296c24",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/include/nvfw/pmu.h",
  "human_readable_source": "#ifndef __NVFW_PMU_H__\n#define __NVFW_PMU_H__\n\nstruct nv_pmu_args {\n\tu32 reserved;\n\tu32 freq_hz;\n\tu32 trace_size;\n\tu32 trace_dma_base;\n\tu16 trace_dma_base1;\n\tu8 trace_dma_offset;\n\tu32 trace_dma_idx;\n\tbool secure_mode;\n\tbool raise_priv_sec;\n\tstruct {\n\t\tu32 dma_base;\n\t\tu16 dma_base1;\n\t\tu8 dma_offset;\n\t\tu16 fb_size;\n\t\tu8 dma_idx;\n\t} gc6_ctx;\n\tu8 pad;\n};\n\n#define NV_PMU_UNIT_INIT                                                   0x07\n#define NV_PMU_UNIT_ACR                                                    0x0a\n\nstruct nv_pmu_init_msg {\n\tstruct nvfw_falcon_msg hdr;\n#define NV_PMU_INIT_MSG_INIT                                               0x00\n\tu8 msg_type;\n\n\tu8 pad;\n\tu16 os_debug_entry_point;\n\n\tstruct {\n\t\tu16 size;\n\t\tu16 offset;\n\t\tu8 index;\n\t\tu8 pad;\n\t} queue_info[5];\n\n\tu16 sw_managed_area_offset;\n\tu16 sw_managed_area_size;\n};\n\nstruct nv_pmu_acr_cmd {\n\tstruct nvfw_falcon_cmd hdr;\n#define NV_PMU_ACR_CMD_INIT_WPR_REGION                                     0x00\n#define NV_PMU_ACR_CMD_BOOTSTRAP_FALCON                                    0x01\n#define NV_PMU_ACR_CMD_BOOTSTRAP_MULTIPLE_FALCONS                          0x03\n\tu8 cmd_type;\n};\n\nstruct nv_pmu_acr_msg {\n\tstruct nvfw_falcon_cmd hdr;\n\tu8 msg_type;\n};\n\nstruct nv_pmu_acr_init_wpr_region_cmd {\n\tstruct nv_pmu_acr_cmd cmd;\n\tu32 region_id;\n\tu32 wpr_offset;\n};\n\nstruct nv_pmu_acr_init_wpr_region_msg {\n\tstruct nv_pmu_acr_msg msg;\n\tu32 error_code;\n};\n\nstruct nv_pmu_acr_bootstrap_falcon_cmd {\n\tstruct nv_pmu_acr_cmd cmd;\n#define NV_PMU_ACR_BOOTSTRAP_FALCON_FLAGS_RESET_YES                  0x00000000\n#define NV_PMU_ACR_BOOTSTRAP_FALCON_FLAGS_RESET_NO                   0x00000001\n\tu32 flags;\n\tu32 falcon_id;\n};\n\nstruct nv_pmu_acr_bootstrap_falcon_msg {\n\tstruct nv_pmu_acr_msg msg;\n\tu32 falcon_id;\n};\n\nstruct nv_pmu_acr_bootstrap_multiple_falcons_cmd {\n\tstruct nv_pmu_acr_cmd cmd;\n#define NV_PMU_ACR_BOOTSTRAP_MULTIPLE_FALCONS_FLAGS_RESET_YES        0x00000000\n#define NV_PMU_ACR_BOOTSTRAP_MULTIPLE_FALCONS_FLAGS_RESET_NO         0x00000001\n\tu32 flags;\n\tu32 falcon_mask;\n\tu32 use_va_mask;\n\tu32 wpr_lo;\n\tu32 wpr_hi;\n};\n\nstruct nv_pmu_acr_bootstrap_multiple_falcons_msg {\n\tstruct nv_pmu_acr_msg msg;\n\tu32 falcon_mask;\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}