### Verilog-A Model
[GitHub - google/skywater-pdk-libs-sky130\_fd\_pr\_reram: SKY130 ReRAM and examples (SkyWater Provided)](https://github.com/google/skywater-pdk-libs-sky130_fd_pr_reram/tree/main)

### 仿真 log
#### 参考
[skywater-pdk-libs-sky130_fd_pr_reram/examples/1T1R/schematic.png at main · google/skywater-pdk-libs-sky130_fd_pr_reram (github.com)](https://github.com/google/skywater-pdk-libs-sky130_fd_pr_reram/blob/main/examples/1T1R/schematic.png)
[skywater-pdk-libs-sky130\_fd\_pr\_reram/docs/technology\_specifications.rst at main · google/skywater-pdk-libs-sky130\_fd\_pr\_reram · GitHub](https://github.com/google/skywater-pdk-libs-sky130_fd_pr_reram/blob/main/docs/technology_specifications.rst)

![](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/202405081203302.png)
[Request Rejected](https://ieeexplore.ieee.org/document/6296677)
![](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/202405081203873.png)

#### 过程
##### forming

