-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_write_out_stream_direct is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_inout2_AWVALID : OUT STD_LOGIC;
    m_axi_inout2_AWREADY : IN STD_LOGIC;
    m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_WVALID : OUT STD_LOGIC;
    m_axi_inout2_WREADY : IN STD_LOGIC;
    m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_WLAST : OUT STD_LOGIC;
    m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_ARVALID : OUT STD_LOGIC;
    m_axi_inout2_ARREADY : IN STD_LOGIC;
    m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RVALID : IN STD_LOGIC;
    m_axi_inout2_RREADY : OUT STD_LOGIC;
    m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout2_RLAST : IN STD_LOGIC;
    m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BVALID : IN STD_LOGIC;
    m_axi_inout2_BREADY : OUT STD_LOGIC;
    m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    dst_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    dst_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    dst_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    dst_empty_n : IN STD_LOGIC;
    dst_read : OUT STD_LOGIC;
    out_stream_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    out_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    out_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    out_stream_empty_n : IN STD_LOGIC;
    out_stream_read : OUT STD_LOGIC;
    out_dim_offset_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    out_dim_offset_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    out_dim_offset_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    out_dim_offset_empty_n : IN STD_LOGIC;
    out_dim_offset_read : OUT STD_LOGIC );
end;


architecture behav of ViT_act_write_out_stream_direct is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv11_7 : STD_LOGIC_VECTOR (10 downto 0) := "00000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal inout2_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal inout2_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal dst_blk_n : STD_LOGIC;
    signal out_dim_offset_blk_n : STD_LOGIC;
    signal iters_fu_131_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal iters_reg_161 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_reg_167 : STD_LOGIC_VECTOR (58 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_start : STD_LOGIC;
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_done : STD_LOGIC;
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_idle : STD_LOGIC;
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_ready : STD_LOGIC;
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_out_stream_read : STD_LOGIC;
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWVALID : STD_LOGIC;
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WVALID : STD_LOGIC;
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WLAST : STD_LOGIC;
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARVALID : STD_LOGIC;
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_RREADY : STD_LOGIC;
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_BREADY : STD_LOGIC;
    signal grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_NS_fsm_state3 : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal sext_ln231_fu_151_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln229_2_fu_147_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal out_dim_cast_i_fu_95_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln70_fu_99_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln_fu_105_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln_fu_119_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln229_1_fu_127_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln229_fu_115_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_write_out_stream_direct_Pipeline_ln231_for_each_i IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_stream_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        out_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        out_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        out_stream_empty_n : IN STD_LOGIC;
        out_stream_read : OUT STD_LOGIC;
        m_axi_inout2_AWVALID : OUT STD_LOGIC;
        m_axi_inout2_AWREADY : IN STD_LOGIC;
        m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WVALID : OUT STD_LOGIC;
        m_axi_inout2_WREADY : IN STD_LOGIC;
        m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_WLAST : OUT STD_LOGIC;
        m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARVALID : OUT STD_LOGIC;
        m_axi_inout2_ARREADY : IN STD_LOGIC;
        m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RVALID : IN STD_LOGIC;
        m_axi_inout2_RREADY : OUT STD_LOGIC;
        m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_RLAST : IN STD_LOGIC;
        m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BVALID : IN STD_LOGIC;
        m_axi_inout2_BREADY : OUT STD_LOGIC;
        m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln231 : IN STD_LOGIC_VECTOR (58 downto 0);
        iters : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85 : component ViT_act_write_out_stream_direct_Pipeline_ln231_for_each_i
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_start,
        ap_done => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_done,
        ap_idle => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_idle,
        ap_ready => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_ready,
        out_stream_dout => out_stream_dout,
        out_stream_num_data_valid => ap_const_lv2_0,
        out_stream_fifo_cap => ap_const_lv2_0,
        out_stream_empty_n => out_stream_empty_n,
        out_stream_read => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_out_stream_read,
        m_axi_inout2_AWVALID => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY => m_axi_inout2_AWREADY,
        m_axi_inout2_AWADDR => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWADDR,
        m_axi_inout2_AWID => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWID,
        m_axi_inout2_AWLEN => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WVALID,
        m_axi_inout2_WREADY => m_axi_inout2_WREADY,
        m_axi_inout2_WDATA => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WLAST,
        m_axi_inout2_WID => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WID,
        m_axi_inout2_WUSER => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY => ap_const_logic_0,
        m_axi_inout2_ARADDR => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARADDR,
        m_axi_inout2_ARID => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARID,
        m_axi_inout2_ARLEN => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID => ap_const_logic_0,
        m_axi_inout2_RREADY => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_RREADY,
        m_axi_inout2_RDATA => ap_const_lv256_lc_1,
        m_axi_inout2_RLAST => ap_const_logic_0,
        m_axi_inout2_RID => ap_const_lv1_0,
        m_axi_inout2_RFIFONUM => ap_const_lv9_0,
        m_axi_inout2_RUSER => ap_const_lv1_0,
        m_axi_inout2_RRESP => ap_const_lv2_0,
        m_axi_inout2_BVALID => m_axi_inout2_BVALID,
        m_axi_inout2_BREADY => grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_BREADY,
        m_axi_inout2_BRESP => m_axi_inout2_BRESP,
        m_axi_inout2_BID => m_axi_inout2_BID,
        m_axi_inout2_BUSER => m_axi_inout2_BUSER,
        sext_ln231 => trunc_ln_reg_167,
        iters => iters_reg_161);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((m_axi_inout2_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_ready = ap_const_logic_1)) then 
                    grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                iters_reg_161 <= iters_fu_131_p2;
                trunc_ln_reg_167 <= dst_dout(63 downto 5);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, m_axi_inout2_AWREADY, m_axi_inout2_BVALID, dst_empty_n, out_dim_offset_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state9, grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_done, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((dst_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (out_dim_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((m_axi_inout2_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((m_axi_inout2_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    add_ln70_fu_99_p2 <= std_logic_vector(unsigned(out_dim_cast_i_fu_95_p1) + unsigned(ap_const_lv11_7));
    and_ln_fu_119_p3 <= (lshr_ln_fu_105_p4 & ap_const_lv7_0);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state3 <= ap_NS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, dst_empty_n, out_dim_offset_empty_n)
    begin
        if (((dst_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (out_dim_offset_empty_n = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(m_axi_inout2_AWREADY)
    begin
        if ((m_axi_inout2_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_done)
    begin
        if ((grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(m_axi_inout2_BVALID)
    begin
        if ((m_axi_inout2_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, dst_empty_n, out_dim_offset_empty_n)
    begin
                ap_block_state1 <= ((dst_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (out_dim_offset_empty_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, m_axi_inout2_BVALID, ap_CS_fsm_state9)
    begin
        if (((m_axi_inout2_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(m_axi_inout2_BVALID, ap_CS_fsm_state9)
    begin
        if (((m_axi_inout2_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    dst_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, dst_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dst_blk_n <= dst_empty_n;
        else 
            dst_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dst_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, dst_empty_n, out_dim_offset_empty_n)
    begin
        if ((not(((dst_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (out_dim_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dst_read <= ap_const_logic_1;
        else 
            dst_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_start <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_ap_start_reg;

    inout2_blk_n_AW_assign_proc : process(m_axi_inout2_AWREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            inout2_blk_n_AW <= m_axi_inout2_AWREADY;
        else 
            inout2_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    inout2_blk_n_B_assign_proc : process(m_axi_inout2_BVALID, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            inout2_blk_n_B <= m_axi_inout2_BVALID;
        else 
            inout2_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    iters_fu_131_p2 <= std_logic_vector(unsigned(zext_ln229_1_fu_127_p1) + unsigned(zext_ln229_fu_115_p1));
    lshr_ln_fu_105_p4 <= add_ln70_fu_99_p2(10 downto 3);
    m_axi_inout2_ARADDR <= ap_const_lv64_0;
    m_axi_inout2_ARBURST <= ap_const_lv2_0;
    m_axi_inout2_ARCACHE <= ap_const_lv4_0;
    m_axi_inout2_ARID <= ap_const_lv1_0;
    m_axi_inout2_ARLEN <= ap_const_lv32_0;
    m_axi_inout2_ARLOCK <= ap_const_lv2_0;
    m_axi_inout2_ARPROT <= ap_const_lv3_0;
    m_axi_inout2_ARQOS <= ap_const_lv4_0;
    m_axi_inout2_ARREGION <= ap_const_lv4_0;
    m_axi_inout2_ARSIZE <= ap_const_lv3_0;
    m_axi_inout2_ARUSER <= ap_const_lv1_0;
    m_axi_inout2_ARVALID <= ap_const_logic_0;

    m_axi_inout2_AWADDR_assign_proc : process(m_axi_inout2_AWREADY, ap_CS_fsm_state2, grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWADDR, ap_CS_fsm_state3, ap_CS_fsm_state4, sext_ln231_fu_151_p1)
    begin
        if (((m_axi_inout2_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_inout2_AWADDR <= sext_ln231_fu_151_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_inout2_AWADDR <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWADDR;
        else 
            m_axi_inout2_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_inout2_AWBURST_assign_proc : process(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWBURST, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_inout2_AWBURST <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWBURST;
        else 
            m_axi_inout2_AWBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_inout2_AWCACHE_assign_proc : process(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWCACHE, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_inout2_AWCACHE <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWCACHE;
        else 
            m_axi_inout2_AWCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_inout2_AWID_assign_proc : process(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWID, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_inout2_AWID <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWID;
        else 
            m_axi_inout2_AWID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_inout2_AWLEN_assign_proc : process(m_axi_inout2_AWREADY, ap_CS_fsm_state2, grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWLEN, ap_CS_fsm_state3, ap_CS_fsm_state4, zext_ln229_2_fu_147_p1)
    begin
        if (((m_axi_inout2_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_inout2_AWLEN <= zext_ln229_2_fu_147_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_inout2_AWLEN <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWLEN;
        else 
            m_axi_inout2_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_inout2_AWLOCK_assign_proc : process(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWLOCK, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_inout2_AWLOCK <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWLOCK;
        else 
            m_axi_inout2_AWLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_inout2_AWPROT_assign_proc : process(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWPROT, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_inout2_AWPROT <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWPROT;
        else 
            m_axi_inout2_AWPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_inout2_AWQOS_assign_proc : process(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWQOS, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_inout2_AWQOS <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWQOS;
        else 
            m_axi_inout2_AWQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_inout2_AWREGION_assign_proc : process(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWREGION, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_inout2_AWREGION <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWREGION;
        else 
            m_axi_inout2_AWREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_inout2_AWSIZE_assign_proc : process(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWSIZE, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_inout2_AWSIZE <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWSIZE;
        else 
            m_axi_inout2_AWSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_inout2_AWUSER_assign_proc : process(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWUSER, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_inout2_AWUSER <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWUSER;
        else 
            m_axi_inout2_AWUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_inout2_AWVALID_assign_proc : process(m_axi_inout2_AWREADY, ap_CS_fsm_state2, grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWVALID, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((m_axi_inout2_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_inout2_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_inout2_AWVALID <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_AWVALID;
        else 
            m_axi_inout2_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_inout2_BREADY_assign_proc : process(m_axi_inout2_BVALID, ap_CS_fsm_state9, grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_BREADY, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((m_axi_inout2_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_axi_inout2_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_inout2_BREADY <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_BREADY;
        else 
            m_axi_inout2_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_inout2_RREADY <= ap_const_logic_0;
    m_axi_inout2_WDATA <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WDATA;
    m_axi_inout2_WID <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WID;
    m_axi_inout2_WLAST <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WLAST;
    m_axi_inout2_WSTRB <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WSTRB;
    m_axi_inout2_WUSER <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WUSER;

    m_axi_inout2_WVALID_assign_proc : process(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WVALID, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_inout2_WVALID <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_m_axi_inout2_WVALID;
        else 
            m_axi_inout2_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    out_dim_cast_i_fu_95_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_dim_offset_dout),11));

    out_dim_offset_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, out_dim_offset_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_dim_offset_blk_n <= out_dim_offset_empty_n;
        else 
            out_dim_offset_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_dim_offset_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, dst_empty_n, out_dim_offset_empty_n)
    begin
        if ((not(((dst_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (out_dim_offset_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_dim_offset_read <= ap_const_logic_1;
        else 
            out_dim_offset_read <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_read_assign_proc : process(grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_out_stream_read, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_stream_read <= grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85_out_stream_read;
        else 
            out_stream_read <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln231_fu_151_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_167),64));

    zext_ln229_1_fu_127_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln_fu_119_p3),16));
    zext_ln229_2_fu_147_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(iters_reg_161),32));
    zext_ln229_fu_115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_105_p4),16));
end behav;
