
ftdi_stm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000340c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  0800359c  0800359c  0001359c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080036f0  080036f0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080036f0  080036f0  000136f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080036f8  080036f8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080036f8  080036f8  000136f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080036fc  080036fc  000136fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003700  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  20000070  08003770  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ac  08003770  000202ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b264  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001dee  00000000  00000000  0002b304  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000810  00000000  00000000  0002d0f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000718  00000000  00000000  0002d908  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000216f4  00000000  00000000  0002e020  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000812e  00000000  00000000  0004f714  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c28b2  00000000  00000000  00057842  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011a0f4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002570  00000000  00000000  0011a170  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003584 	.word	0x08003584

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08003584 	.word	0x08003584

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	4603      	mov	r3, r0
 8000578:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800057a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800057e:	2b00      	cmp	r3, #0
 8000580:	db0b      	blt.n	800059a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000582:	79fb      	ldrb	r3, [r7, #7]
 8000584:	f003 021f 	and.w	r2, r3, #31
 8000588:	4907      	ldr	r1, [pc, #28]	; (80005a8 <__NVIC_EnableIRQ+0x38>)
 800058a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800058e:	095b      	lsrs	r3, r3, #5
 8000590:	2001      	movs	r0, #1
 8000592:	fa00 f202 	lsl.w	r2, r0, r2
 8000596:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800059a:	bf00      	nop
 800059c:	370c      	adds	r7, #12
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	e000e100 	.word	0xe000e100

080005ac <ADC_DMA_Init>:
	ADC1->CR2 |= ADC_CR2_CONT; //Continuous conversion mode
	ADC1->CR2 |= ADC_CR2_ADON; //enable ADC
}

void ADC_DMA_Init(uint8_t *buff, uint32_t len)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	6039      	str	r1, [r7, #0]
	DMA2_Stream4->CR &= ~DMA_SxCR_EN; //disable DMA
 80005b6:	4b17      	ldr	r3, [pc, #92]	; (8000614 <ADC_DMA_Init+0x68>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4a16      	ldr	r2, [pc, #88]	; (8000614 <ADC_DMA_Init+0x68>)
 80005bc:	f023 0301 	bic.w	r3, r3, #1
 80005c0:	6013      	str	r3, [r2, #0]

	/* Configure DMA */
	DMA2_Stream4->CR |= DMA_SxCR_PL_1; //priority level - high
 80005c2:	4b14      	ldr	r3, [pc, #80]	; (8000614 <ADC_DMA_Init+0x68>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	4a13      	ldr	r2, [pc, #76]	; (8000614 <ADC_DMA_Init+0x68>)
 80005c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005cc:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_MINC; //Memory address pointer is incremented after each data transfer
 80005ce:	4b11      	ldr	r3, [pc, #68]	; (8000614 <ADC_DMA_Init+0x68>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4a10      	ldr	r2, [pc, #64]	; (8000614 <ADC_DMA_Init+0x68>)
 80005d4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80005d8:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_CIRC; //circular mode enable
 80005da:	4b0e      	ldr	r3, [pc, #56]	; (8000614 <ADC_DMA_Init+0x68>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	4a0d      	ldr	r2, [pc, #52]	; (8000614 <ADC_DMA_Init+0x68>)
 80005e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005e4:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->NDTR = len;
 80005e6:	4a0b      	ldr	r2, [pc, #44]	; (8000614 <ADC_DMA_Init+0x68>)
 80005e8:	683b      	ldr	r3, [r7, #0]
 80005ea:	6053      	str	r3, [r2, #4]
	DMA2_Stream4->PAR  = (uint32_t)&ADC1->DR;
 80005ec:	4b09      	ldr	r3, [pc, #36]	; (8000614 <ADC_DMA_Init+0x68>)
 80005ee:	4a0a      	ldr	r2, [pc, #40]	; (8000618 <ADC_DMA_Init+0x6c>)
 80005f0:	609a      	str	r2, [r3, #8]
	DMA2_Stream4->M0AR = (uint32_t)buff;
 80005f2:	4a08      	ldr	r2, [pc, #32]	; (8000614 <ADC_DMA_Init+0x68>)
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	60d3      	str	r3, [r2, #12]
	DMA2->HIFCR |= DMA_HIFCR_CTCIF4; //clear interrupt flag
 80005f8:	4b08      	ldr	r3, [pc, #32]	; (800061c <ADC_DMA_Init+0x70>)
 80005fa:	68db      	ldr	r3, [r3, #12]
 80005fc:	4a07      	ldr	r2, [pc, #28]	; (800061c <ADC_DMA_Init+0x70>)
 80005fe:	f043 0320 	orr.w	r3, r3, #32
 8000602:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8000604:	203c      	movs	r0, #60	; 0x3c
 8000606:	f7ff ffb3 	bl	8000570 <__NVIC_EnableIRQ>
}
 800060a:	bf00      	nop
 800060c:	3708      	adds	r7, #8
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	40026470 	.word	0x40026470
 8000618:	4001204c 	.word	0x4001204c
 800061c:	40026400 	.word	0x40026400

08000620 <ADC_DMA_Enable>:

void ADC_DMA_Enable()
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
	DMA2_Stream4->CR |= DMA_SxCR_TCIE; //enable transfer complete interrupt
 8000624:	4b08      	ldr	r3, [pc, #32]	; (8000648 <ADC_DMA_Enable+0x28>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a07      	ldr	r2, [pc, #28]	; (8000648 <ADC_DMA_Enable+0x28>)
 800062a:	f043 0310 	orr.w	r3, r3, #16
 800062e:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_EN; //enable DMA
 8000630:	4b05      	ldr	r3, [pc, #20]	; (8000648 <ADC_DMA_Enable+0x28>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a04      	ldr	r2, [pc, #16]	; (8000648 <ADC_DMA_Enable+0x28>)
 8000636:	f043 0301 	orr.w	r3, r3, #1
 800063a:	6013      	str	r3, [r2, #0]
}
 800063c:	bf00      	nop
 800063e:	46bd      	mov	sp, r7
 8000640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop
 8000648:	40026470 	.word	0x40026470

0800064c <ADC_DMA_Disable>:


void ADC_DMA_Disable()
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
	DMA2_Stream4->CR &= ~DMA_SxCR_TCIE; //disable transfer complete interrupt
 8000650:	4b08      	ldr	r3, [pc, #32]	; (8000674 <ADC_DMA_Disable+0x28>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a07      	ldr	r2, [pc, #28]	; (8000674 <ADC_DMA_Disable+0x28>)
 8000656:	f023 0310 	bic.w	r3, r3, #16
 800065a:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR &= ~DMA_SxCR_EN; //disable DMA
 800065c:	4b05      	ldr	r3, [pc, #20]	; (8000674 <ADC_DMA_Disable+0x28>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	4a04      	ldr	r2, [pc, #16]	; (8000674 <ADC_DMA_Disable+0x28>)
 8000662:	f023 0301 	bic.w	r3, r3, #1
 8000666:	6013      	str	r3, [r2, #0]
}
 8000668:	bf00      	nop
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	40026470 	.word	0x40026470

08000678 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800067e:	f000 fc79 	bl	8000f74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000682:	f000 f831 	bl	80006e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000686:	f000 f8f1 	bl	800086c <MX_GPIO_Init>
  MX_DMA_Init();
 800068a:	f000 f8c7 	bl	800081c <MX_DMA_Init>
  MX_SPI1_Init();
 800068e:	f000 f893 	bl	80007b8 <MX_SPI1_Init>
  UART_Init();
 8000692:	f000 fbf1 	bl	8000e78 <UART_Init>
  printf("Current state %d\r\n", Get_CurrentState());
 8000696:	f000 fa0b 	bl	8000ab0 <Get_CurrentState>
 800069a:	4603      	mov	r3, r0
 800069c:	4619      	mov	r1, r3
 800069e:	4811      	ldr	r0, [pc, #68]	; (80006e4 <main+0x6c>)
 80006a0:	f002 f88c 	bl	80027bc <iprintf>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int s = 0;
 80006a4:	2300      	movs	r3, #0
 80006a6:	607b      	str	r3, [r7, #4]
  while (1)
  {
	  State_Machine();
 80006a8:	f000 f9a8 	bl	80009fc <State_Machine>
	  for (int i = 0; i < 60000; i++);
 80006ac:	2300      	movs	r3, #0
 80006ae:	603b      	str	r3, [r7, #0]
 80006b0:	e002      	b.n	80006b8 <main+0x40>
 80006b2:	683b      	ldr	r3, [r7, #0]
 80006b4:	3301      	adds	r3, #1
 80006b6:	603b      	str	r3, [r7, #0]
 80006b8:	683b      	ldr	r3, [r7, #0]
 80006ba:	f64e 225f 	movw	r2, #59999	; 0xea5f
 80006be:	4293      	cmp	r3, r2
 80006c0:	ddf7      	ble.n	80006b2 <main+0x3a>
	  Set_Signal(++s%4);
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	3301      	adds	r3, #1
 80006c6:	607b      	str	r3, [r7, #4]
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	425a      	negs	r2, r3
 80006cc:	f003 0303 	and.w	r3, r3, #3
 80006d0:	f002 0203 	and.w	r2, r2, #3
 80006d4:	bf58      	it	pl
 80006d6:	4253      	negpl	r3, r2
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	4618      	mov	r0, r3
 80006dc:	f000 f9cc 	bl	8000a78 <Set_Signal>
	  State_Machine();
 80006e0:	e7e2      	b.n	80006a8 <main+0x30>
 80006e2:	bf00      	nop
 80006e4:	0800359c 	.word	0x0800359c

080006e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b094      	sub	sp, #80	; 0x50
 80006ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ee:	f107 0320 	add.w	r3, r7, #32
 80006f2:	2230      	movs	r2, #48	; 0x30
 80006f4:	2100      	movs	r1, #0
 80006f6:	4618      	mov	r0, r3
 80006f8:	f002 f858 	bl	80027ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006fc:	f107 030c 	add.w	r3, r7, #12
 8000700:	2200      	movs	r2, #0
 8000702:	601a      	str	r2, [r3, #0]
 8000704:	605a      	str	r2, [r3, #4]
 8000706:	609a      	str	r2, [r3, #8]
 8000708:	60da      	str	r2, [r3, #12]
 800070a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800070c:	2300      	movs	r3, #0
 800070e:	60bb      	str	r3, [r7, #8]
 8000710:	4b27      	ldr	r3, [pc, #156]	; (80007b0 <SystemClock_Config+0xc8>)
 8000712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000714:	4a26      	ldr	r2, [pc, #152]	; (80007b0 <SystemClock_Config+0xc8>)
 8000716:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800071a:	6413      	str	r3, [r2, #64]	; 0x40
 800071c:	4b24      	ldr	r3, [pc, #144]	; (80007b0 <SystemClock_Config+0xc8>)
 800071e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000720:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000724:	60bb      	str	r3, [r7, #8]
 8000726:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000728:	2300      	movs	r3, #0
 800072a:	607b      	str	r3, [r7, #4]
 800072c:	4b21      	ldr	r3, [pc, #132]	; (80007b4 <SystemClock_Config+0xcc>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a20      	ldr	r2, [pc, #128]	; (80007b4 <SystemClock_Config+0xcc>)
 8000732:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000736:	6013      	str	r3, [r2, #0]
 8000738:	4b1e      	ldr	r3, [pc, #120]	; (80007b4 <SystemClock_Config+0xcc>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000740:	607b      	str	r3, [r7, #4]
 8000742:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000744:	2301      	movs	r3, #1
 8000746:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000748:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800074c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800074e:	2302      	movs	r3, #2
 8000750:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000752:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000756:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000758:	2304      	movs	r3, #4
 800075a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800075c:	2348      	movs	r3, #72	; 0x48
 800075e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000760:	2302      	movs	r3, #2
 8000762:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000764:	2304      	movs	r3, #4
 8000766:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000768:	f107 0320 	add.w	r3, r7, #32
 800076c:	4618      	mov	r0, r3
 800076e:	f001 fa43 	bl	8001bf8 <HAL_RCC_OscConfig>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000778:	f000 f938 	bl	80009ec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800077c:	230f      	movs	r3, #15
 800077e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000780:	2302      	movs	r3, #2
 8000782:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000784:	2300      	movs	r3, #0
 8000786:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000788:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800078c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800078e:	2300      	movs	r3, #0
 8000790:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000792:	f107 030c 	add.w	r3, r7, #12
 8000796:	2102      	movs	r1, #2
 8000798:	4618      	mov	r0, r3
 800079a:	f001 fc9d 	bl	80020d8 <HAL_RCC_ClockConfig>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80007a4:	f000 f922 	bl	80009ec <Error_Handler>
  }
}
 80007a8:	bf00      	nop
 80007aa:	3750      	adds	r7, #80	; 0x50
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	40023800 	.word	0x40023800
 80007b4:	40007000 	.word	0x40007000

080007b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007bc:	4b15      	ldr	r3, [pc, #84]	; (8000814 <MX_SPI1_Init+0x5c>)
 80007be:	4a16      	ldr	r2, [pc, #88]	; (8000818 <MX_SPI1_Init+0x60>)
 80007c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80007c2:	4b14      	ldr	r3, [pc, #80]	; (8000814 <MX_SPI1_Init+0x5c>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007c8:	4b12      	ldr	r3, [pc, #72]	; (8000814 <MX_SPI1_Init+0x5c>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007ce:	4b11      	ldr	r3, [pc, #68]	; (8000814 <MX_SPI1_Init+0x5c>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007d4:	4b0f      	ldr	r3, [pc, #60]	; (8000814 <MX_SPI1_Init+0x5c>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007da:	4b0e      	ldr	r3, [pc, #56]	; (8000814 <MX_SPI1_Init+0x5c>)
 80007dc:	2200      	movs	r2, #0
 80007de:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 80007e0:	4b0c      	ldr	r3, [pc, #48]	; (8000814 <MX_SPI1_Init+0x5c>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007e6:	4b0b      	ldr	r3, [pc, #44]	; (8000814 <MX_SPI1_Init+0x5c>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007ec:	4b09      	ldr	r3, [pc, #36]	; (8000814 <MX_SPI1_Init+0x5c>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007f2:	4b08      	ldr	r3, [pc, #32]	; (8000814 <MX_SPI1_Init+0x5c>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80007f8:	4b06      	ldr	r3, [pc, #24]	; (8000814 <MX_SPI1_Init+0x5c>)
 80007fa:	220a      	movs	r2, #10
 80007fc:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007fe:	4805      	ldr	r0, [pc, #20]	; (8000814 <MX_SPI1_Init+0x5c>)
 8000800:	f001 fe28 	bl	8002454 <HAL_SPI_Init>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <MX_SPI1_Init+0x56>
  {
    Error_Handler();
 800080a:	f000 f8ef 	bl	80009ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800080e:	bf00      	nop
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	2000018c 	.word	0x2000018c
 8000818:	40013000 	.word	0x40013000

0800081c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	607b      	str	r3, [r7, #4]
 8000826:	4b10      	ldr	r3, [pc, #64]	; (8000868 <MX_DMA_Init+0x4c>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	4a0f      	ldr	r2, [pc, #60]	; (8000868 <MX_DMA_Init+0x4c>)
 800082c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000830:	6313      	str	r3, [r2, #48]	; 0x30
 8000832:	4b0d      	ldr	r3, [pc, #52]	; (8000868 <MX_DMA_Init+0x4c>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000836:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800083a:	607b      	str	r3, [r7, #4]
 800083c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800083e:	2200      	movs	r2, #0
 8000840:	2100      	movs	r1, #0
 8000842:	2038      	movs	r0, #56	; 0x38
 8000844:	f000 fce3 	bl	800120e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000848:	2038      	movs	r0, #56	; 0x38
 800084a:	f000 fcfc 	bl	8001246 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800084e:	2200      	movs	r2, #0
 8000850:	2100      	movs	r1, #0
 8000852:	203b      	movs	r0, #59	; 0x3b
 8000854:	f000 fcdb 	bl	800120e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000858:	203b      	movs	r0, #59	; 0x3b
 800085a:	f000 fcf4 	bl	8001246 <HAL_NVIC_EnableIRQ>

}
 800085e:	bf00      	nop
 8000860:	3708      	adds	r7, #8
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	40023800 	.word	0x40023800

0800086c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b088      	sub	sp, #32
 8000870:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000872:	f107 030c 	add.w	r3, r7, #12
 8000876:	2200      	movs	r2, #0
 8000878:	601a      	str	r2, [r3, #0]
 800087a:	605a      	str	r2, [r3, #4]
 800087c:	609a      	str	r2, [r3, #8]
 800087e:	60da      	str	r2, [r3, #12]
 8000880:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	60bb      	str	r3, [r7, #8]
 8000886:	4b20      	ldr	r3, [pc, #128]	; (8000908 <MX_GPIO_Init+0x9c>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	4a1f      	ldr	r2, [pc, #124]	; (8000908 <MX_GPIO_Init+0x9c>)
 800088c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000890:	6313      	str	r3, [r2, #48]	; 0x30
 8000892:	4b1d      	ldr	r3, [pc, #116]	; (8000908 <MX_GPIO_Init+0x9c>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800089a:	60bb      	str	r3, [r7, #8]
 800089c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	607b      	str	r3, [r7, #4]
 80008a2:	4b19      	ldr	r3, [pc, #100]	; (8000908 <MX_GPIO_Init+0x9c>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a6:	4a18      	ldr	r2, [pc, #96]	; (8000908 <MX_GPIO_Init+0x9c>)
 80008a8:	f043 0301 	orr.w	r3, r3, #1
 80008ac:	6313      	str	r3, [r2, #48]	; 0x30
 80008ae:	4b16      	ldr	r3, [pc, #88]	; (8000908 <MX_GPIO_Init+0x9c>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b2:	f003 0301 	and.w	r3, r3, #1
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	603b      	str	r3, [r7, #0]
 80008be:	4b12      	ldr	r3, [pc, #72]	; (8000908 <MX_GPIO_Init+0x9c>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c2:	4a11      	ldr	r2, [pc, #68]	; (8000908 <MX_GPIO_Init+0x9c>)
 80008c4:	f043 0308 	orr.w	r3, r3, #8
 80008c8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ca:	4b0f      	ldr	r3, [pc, #60]	; (8000908 <MX_GPIO_Init+0x9c>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ce:	f003 0308 	and.w	r3, r3, #8
 80008d2:	603b      	str	r3, [r7, #0]
 80008d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80008d6:	2200      	movs	r2, #0
 80008d8:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 80008dc:	480b      	ldr	r0, [pc, #44]	; (800090c <MX_GPIO_Init+0xa0>)
 80008de:	f001 f971 	bl	8001bc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80008e2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80008e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e8:	2301      	movs	r3, #1
 80008ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f0:	2300      	movs	r3, #0
 80008f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008f4:	f107 030c 	add.w	r3, r7, #12
 80008f8:	4619      	mov	r1, r3
 80008fa:	4804      	ldr	r0, [pc, #16]	; (800090c <MX_GPIO_Init+0xa0>)
 80008fc:	f000 ffc8 	bl	8001890 <HAL_GPIO_Init>

}
 8000900:	bf00      	nop
 8000902:	3720      	adds	r7, #32
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	40023800 	.word	0x40023800
 800090c:	40020c00 	.word	0x40020c00

08000910 <DMA2_Stream4_IRQHandler>:

/* USER CODE BEGIN 4 */
void DMA2_Stream4_IRQHandler()
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
	if (DMA2->HISR & DMA_HISR_TCIF4)
 8000914:	4b12      	ldr	r3, [pc, #72]	; (8000960 <DMA2_Stream4_IRQHandler+0x50>)
 8000916:	685b      	ldr	r3, [r3, #4]
 8000918:	f003 0320 	and.w	r3, r3, #32
 800091c:	2b00      	cmp	r3, #0
 800091e:	d01d      	beq.n	800095c <DMA2_Stream4_IRQHandler+0x4c>
	{
		DMA2->HIFCR |= DMA_HIFCR_CTCIF4; //clear interrupt flag
 8000920:	4b0f      	ldr	r3, [pc, #60]	; (8000960 <DMA2_Stream4_IRQHandler+0x50>)
 8000922:	68db      	ldr	r3, [r3, #12]
 8000924:	4a0e      	ldr	r2, [pc, #56]	; (8000960 <DMA2_Stream4_IRQHandler+0x50>)
 8000926:	f043 0320 	orr.w	r3, r3, #32
 800092a:	60d3      	str	r3, [r2, #12]
		ADC_DMA_Disable();
 800092c:	f7ff fe8e 	bl	800064c <ADC_DMA_Disable>
		ADC1->CR2 &= ~ADC_CR2_ADON; //disable ADC
 8000930:	4b0c      	ldr	r3, [pc, #48]	; (8000964 <DMA2_Stream4_IRQHandler+0x54>)
 8000932:	689b      	ldr	r3, [r3, #8]
 8000934:	4a0b      	ldr	r2, [pc, #44]	; (8000964 <DMA2_Stream4_IRQHandler+0x54>)
 8000936:	f023 0301 	bic.w	r3, r3, #1
 800093a:	6093      	str	r3, [r2, #8]
		if (++packets == M)
 800093c:	4b0a      	ldr	r3, [pc, #40]	; (8000968 <DMA2_Stream4_IRQHandler+0x58>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	3301      	adds	r3, #1
 8000942:	b2da      	uxtb	r2, r3
 8000944:	4b08      	ldr	r3, [pc, #32]	; (8000968 <DMA2_Stream4_IRQHandler+0x58>)
 8000946:	701a      	strb	r2, [r3, #0]
 8000948:	4b07      	ldr	r3, [pc, #28]	; (8000968 <DMA2_Stream4_IRQHandler+0x58>)
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	2b30      	cmp	r3, #48	; 0x30
 800094e:	d105      	bne.n	800095c <DMA2_Stream4_IRQHandler+0x4c>
		{
			EXTI->IMR &= ~EXTI_IMR_IM11; //disable external interrupt
 8000950:	4b06      	ldr	r3, [pc, #24]	; (800096c <DMA2_Stream4_IRQHandler+0x5c>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	4a05      	ldr	r2, [pc, #20]	; (800096c <DMA2_Stream4_IRQHandler+0x5c>)
 8000956:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800095a:	6013      	str	r3, [r2, #0]
		}
#if DEBUG_EXTI
		GPIOD->ODR &= ~GPIO_ODR_OD14;
#endif
	}
}
 800095c:	bf00      	nop
 800095e:	bd80      	pop	{r7, pc}
 8000960:	40026400 	.word	0x40026400
 8000964:	40012000 	.word	0x40012000
 8000968:	2000017c 	.word	0x2000017c
 800096c:	40013c00 	.word	0x40013c00

08000970 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler()
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR11)
 8000974:	4b12      	ldr	r3, [pc, #72]	; (80009c0 <EXTI15_10_IRQHandler+0x50>)
 8000976:	695b      	ldr	r3, [r3, #20]
 8000978:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800097c:	2b00      	cmp	r3, #0
 800097e:	d01d      	beq.n	80009bc <EXTI15_10_IRQHandler+0x4c>
	{
		EXTI->PR = EXTI_PR_PR11; //clear interrupt flag
 8000980:	4b0f      	ldr	r3, [pc, #60]	; (80009c0 <EXTI15_10_IRQHandler+0x50>)
 8000982:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000986:	615a      	str	r2, [r3, #20]
		ADC1->CR2 |= ADC_CR2_ADON; //enable ADC
 8000988:	4b0e      	ldr	r3, [pc, #56]	; (80009c4 <EXTI15_10_IRQHandler+0x54>)
 800098a:	689b      	ldr	r3, [r3, #8]
 800098c:	4a0d      	ldr	r2, [pc, #52]	; (80009c4 <EXTI15_10_IRQHandler+0x54>)
 800098e:	f043 0301 	orr.w	r3, r3, #1
 8000992:	6093      	str	r3, [r2, #8]
		ADC_DMA_Init(*(convBuff + packets), N); //start storing data to buff
 8000994:	4b0c      	ldr	r3, [pc, #48]	; (80009c8 <EXTI15_10_IRQHandler+0x58>)
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	461a      	mov	r2, r3
 800099a:	4613      	mov	r3, r2
 800099c:	009b      	lsls	r3, r3, #2
 800099e:	4413      	add	r3, r2
 80009a0:	4a0a      	ldr	r2, [pc, #40]	; (80009cc <EXTI15_10_IRQHandler+0x5c>)
 80009a2:	4413      	add	r3, r2
 80009a4:	2105      	movs	r1, #5
 80009a6:	4618      	mov	r0, r3
 80009a8:	f7ff fe00 	bl	80005ac <ADC_DMA_Init>
		ADC1->CR2 |= ADC_CR2_SWSTART; //start ADC conversion
 80009ac:	4b05      	ldr	r3, [pc, #20]	; (80009c4 <EXTI15_10_IRQHandler+0x54>)
 80009ae:	689b      	ldr	r3, [r3, #8]
 80009b0:	4a04      	ldr	r2, [pc, #16]	; (80009c4 <EXTI15_10_IRQHandler+0x54>)
 80009b2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80009b6:	6093      	str	r3, [r2, #8]
		ADC_DMA_Enable(); //enable DMA
 80009b8:	f7ff fe32 	bl	8000620 <ADC_DMA_Enable>
#if DEBUG_EXTI
	GPIOD->ODR |= GPIO_ODR_OD14;
#endif
	}
}
 80009bc:	bf00      	nop
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	40013c00 	.word	0x40013c00
 80009c4:	40012000 	.word	0x40012000
 80009c8:	2000017c 	.word	0x2000017c
 80009cc:	2000008c 	.word	0x2000008c

080009d0 <__io_putchar>:

	}
}

int __io_putchar(int ch)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
	UART_SendByte(ch);
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	b2db      	uxtb	r3, r3
 80009dc:	4618      	mov	r0, r3
 80009de:	f000 fa87 	bl	8000ef0 <UART_SendByte>
	return ch;
 80009e2:	687b      	ldr	r3, [r7, #4]
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	3708      	adds	r7, #8
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}

080009ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80009f0:	bf00      	nop
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr
	...

080009fc <State_Machine>:
enum signals current_signal = TO_IDLE_SIG;
enum states current_state = IDLE_STATE;


void State_Machine()
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
	enum signals new_signal = Get_Signal();
 8000a02:	f000 f849 	bl	8000a98 <Get_Signal>
 8000a06:	4603      	mov	r3, r0
 8000a08:	71fb      	strb	r3, [r7, #7]
	enum states new_state = state_table[current_state][new_signal].new_state;
 8000a0a:	4b18      	ldr	r3, [pc, #96]	; (8000a6c <State_Machine+0x70>)
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	461a      	mov	r2, r3
 8000a10:	79fb      	ldrb	r3, [r7, #7]
 8000a12:	4917      	ldr	r1, [pc, #92]	; (8000a70 <State_Machine+0x74>)
 8000a14:	0092      	lsls	r2, r2, #2
 8000a16:	4413      	add	r3, r2
 8000a18:	f811 3033 	ldrb.w	r3, [r1, r3, lsl #3]
 8000a1c:	71bb      	strb	r3, [r7, #6]
	transition_callback worker = state_table[current_state][new_signal].worker;
 8000a1e:	4b13      	ldr	r3, [pc, #76]	; (8000a6c <State_Machine+0x70>)
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	461a      	mov	r2, r3
 8000a24:	79fb      	ldrb	r3, [r7, #7]
 8000a26:	4912      	ldr	r1, [pc, #72]	; (8000a70 <State_Machine+0x74>)
 8000a28:	0092      	lsls	r2, r2, #2
 8000a2a:	4413      	add	r3, r2
 8000a2c:	00db      	lsls	r3, r3, #3
 8000a2e:	440b      	add	r3, r1
 8000a30:	685b      	ldr	r3, [r3, #4]
 8000a32:	603b      	str	r3, [r7, #0]
	if (worker != NULL)
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d004      	beq.n	8000a44 <State_Machine+0x48>
	{
		worker(new_state, new_signal);
 8000a3a:	79f9      	ldrb	r1, [r7, #7]
 8000a3c:	79ba      	ldrb	r2, [r7, #6]
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	4610      	mov	r0, r2
 8000a42:	4798      	blx	r3
	}

	if (current_state != new_state)
 8000a44:	4b09      	ldr	r3, [pc, #36]	; (8000a6c <State_Machine+0x70>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	79ba      	ldrb	r2, [r7, #6]
 8000a4a:	429a      	cmp	r2, r3
 8000a4c:	d007      	beq.n	8000a5e <State_Machine+0x62>
	{
		printf("Current state %d -> New state %d | event %d \r\n", current_state, new_state, new_signal);
 8000a4e:	4b07      	ldr	r3, [pc, #28]	; (8000a6c <State_Machine+0x70>)
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	4619      	mov	r1, r3
 8000a54:	79ba      	ldrb	r2, [r7, #6]
 8000a56:	79fb      	ldrb	r3, [r7, #7]
 8000a58:	4806      	ldr	r0, [pc, #24]	; (8000a74 <State_Machine+0x78>)
 8000a5a:	f001 feaf 	bl	80027bc <iprintf>
	}
	current_state = new_state;
 8000a5e:	4a03      	ldr	r2, [pc, #12]	; (8000a6c <State_Machine+0x70>)
 8000a60:	79bb      	ldrb	r3, [r7, #6]
 8000a62:	7013      	strb	r3, [r2, #0]
}
 8000a64:	bf00      	nop
 8000a66:	3708      	adds	r7, #8
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	2000017e 	.word	0x2000017e
 8000a70:	080035e0 	.word	0x080035e0
 8000a74:	080035b0 	.word	0x080035b0

08000a78 <Set_Signal>:

void Set_Signal(enum signals signal)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	4603      	mov	r3, r0
 8000a80:	71fb      	strb	r3, [r7, #7]
	current_signal = signal;
 8000a82:	4a04      	ldr	r2, [pc, #16]	; (8000a94 <Set_Signal+0x1c>)
 8000a84:	79fb      	ldrb	r3, [r7, #7]
 8000a86:	7013      	strb	r3, [r2, #0]
}
 8000a88:	bf00      	nop
 8000a8a:	370c      	adds	r7, #12
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr
 8000a94:	2000017d 	.word	0x2000017d

08000a98 <Get_Signal>:


enum signals Get_Signal()
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
	return current_signal;
 8000a9c:	4b03      	ldr	r3, [pc, #12]	; (8000aac <Get_Signal+0x14>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	2000017d 	.word	0x2000017d

08000ab0 <Get_CurrentState>:

enum states Get_CurrentState()
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
	return current_state;
 8000ab4:	4b03      	ldr	r3, [pc, #12]	; (8000ac4 <Get_CurrentState+0x14>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop
 8000ac4:	2000017e 	.word	0x2000017e

08000ac8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	607b      	str	r3, [r7, #4]
 8000ad2:	4b10      	ldr	r3, [pc, #64]	; (8000b14 <HAL_MspInit+0x4c>)
 8000ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ad6:	4a0f      	ldr	r2, [pc, #60]	; (8000b14 <HAL_MspInit+0x4c>)
 8000ad8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000adc:	6453      	str	r3, [r2, #68]	; 0x44
 8000ade:	4b0d      	ldr	r3, [pc, #52]	; (8000b14 <HAL_MspInit+0x4c>)
 8000ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ae2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ae6:	607b      	str	r3, [r7, #4]
 8000ae8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aea:	2300      	movs	r3, #0
 8000aec:	603b      	str	r3, [r7, #0]
 8000aee:	4b09      	ldr	r3, [pc, #36]	; (8000b14 <HAL_MspInit+0x4c>)
 8000af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af2:	4a08      	ldr	r2, [pc, #32]	; (8000b14 <HAL_MspInit+0x4c>)
 8000af4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000af8:	6413      	str	r3, [r2, #64]	; 0x40
 8000afa:	4b06      	ldr	r3, [pc, #24]	; (8000b14 <HAL_MspInit+0x4c>)
 8000afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b02:	603b      	str	r3, [r7, #0]
 8000b04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b06:	bf00      	nop
 8000b08:	370c      	adds	r7, #12
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	40023800 	.word	0x40023800

08000b18 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b08a      	sub	sp, #40	; 0x28
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b20:	f107 0314 	add.w	r3, r7, #20
 8000b24:	2200      	movs	r2, #0
 8000b26:	601a      	str	r2, [r3, #0]
 8000b28:	605a      	str	r2, [r3, #4]
 8000b2a:	609a      	str	r2, [r3, #8]
 8000b2c:	60da      	str	r2, [r3, #12]
 8000b2e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a4b      	ldr	r2, [pc, #300]	; (8000c64 <HAL_SPI_MspInit+0x14c>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	f040 8090 	bne.w	8000c5c <HAL_SPI_MspInit+0x144>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	613b      	str	r3, [r7, #16]
 8000b40:	4b49      	ldr	r3, [pc, #292]	; (8000c68 <HAL_SPI_MspInit+0x150>)
 8000b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b44:	4a48      	ldr	r2, [pc, #288]	; (8000c68 <HAL_SPI_MspInit+0x150>)
 8000b46:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b4a:	6453      	str	r3, [r2, #68]	; 0x44
 8000b4c:	4b46      	ldr	r3, [pc, #280]	; (8000c68 <HAL_SPI_MspInit+0x150>)
 8000b4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b50:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b54:	613b      	str	r3, [r7, #16]
 8000b56:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b58:	2300      	movs	r3, #0
 8000b5a:	60fb      	str	r3, [r7, #12]
 8000b5c:	4b42      	ldr	r3, [pc, #264]	; (8000c68 <HAL_SPI_MspInit+0x150>)
 8000b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b60:	4a41      	ldr	r2, [pc, #260]	; (8000c68 <HAL_SPI_MspInit+0x150>)
 8000b62:	f043 0301 	orr.w	r3, r3, #1
 8000b66:	6313      	str	r3, [r2, #48]	; 0x30
 8000b68:	4b3f      	ldr	r3, [pc, #252]	; (8000c68 <HAL_SPI_MspInit+0x150>)
 8000b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b6c:	f003 0301 	and.w	r3, r3, #1
 8000b70:	60fb      	str	r3, [r7, #12]
 8000b72:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000b74:	23f0      	movs	r3, #240	; 0xf0
 8000b76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b78:	2302      	movs	r3, #2
 8000b7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b80:	2303      	movs	r3, #3
 8000b82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b84:	2305      	movs	r3, #5
 8000b86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b88:	f107 0314 	add.w	r3, r7, #20
 8000b8c:	4619      	mov	r1, r3
 8000b8e:	4837      	ldr	r0, [pc, #220]	; (8000c6c <HAL_SPI_MspInit+0x154>)
 8000b90:	f000 fe7e 	bl	8001890 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8000b94:	4b36      	ldr	r3, [pc, #216]	; (8000c70 <HAL_SPI_MspInit+0x158>)
 8000b96:	4a37      	ldr	r2, [pc, #220]	; (8000c74 <HAL_SPI_MspInit+0x15c>)
 8000b98:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8000b9a:	4b35      	ldr	r3, [pc, #212]	; (8000c70 <HAL_SPI_MspInit+0x158>)
 8000b9c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8000ba0:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ba2:	4b33      	ldr	r3, [pc, #204]	; (8000c70 <HAL_SPI_MspInit+0x158>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ba8:	4b31      	ldr	r3, [pc, #196]	; (8000c70 <HAL_SPI_MspInit+0x158>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000bae:	4b30      	ldr	r3, [pc, #192]	; (8000c70 <HAL_SPI_MspInit+0x158>)
 8000bb0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000bb4:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000bb6:	4b2e      	ldr	r3, [pc, #184]	; (8000c70 <HAL_SPI_MspInit+0x158>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000bbc:	4b2c      	ldr	r3, [pc, #176]	; (8000c70 <HAL_SPI_MspInit+0x158>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000bc2:	4b2b      	ldr	r3, [pc, #172]	; (8000c70 <HAL_SPI_MspInit+0x158>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000bc8:	4b29      	ldr	r3, [pc, #164]	; (8000c70 <HAL_SPI_MspInit+0x158>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000bce:	4b28      	ldr	r3, [pc, #160]	; (8000c70 <HAL_SPI_MspInit+0x158>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000bd4:	4826      	ldr	r0, [pc, #152]	; (8000c70 <HAL_SPI_MspInit+0x158>)
 8000bd6:	f000 fb51 	bl	800127c <HAL_DMA_Init>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8000be0:	f7ff ff04 	bl	80009ec <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	4a22      	ldr	r2, [pc, #136]	; (8000c70 <HAL_SPI_MspInit+0x158>)
 8000be8:	64da      	str	r2, [r3, #76]	; 0x4c
 8000bea:	4a21      	ldr	r2, [pc, #132]	; (8000c70 <HAL_SPI_MspInit+0x158>)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8000bf0:	4b21      	ldr	r3, [pc, #132]	; (8000c78 <HAL_SPI_MspInit+0x160>)
 8000bf2:	4a22      	ldr	r2, [pc, #136]	; (8000c7c <HAL_SPI_MspInit+0x164>)
 8000bf4:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8000bf6:	4b20      	ldr	r3, [pc, #128]	; (8000c78 <HAL_SPI_MspInit+0x160>)
 8000bf8:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8000bfc:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000bfe:	4b1e      	ldr	r3, [pc, #120]	; (8000c78 <HAL_SPI_MspInit+0x160>)
 8000c00:	2240      	movs	r2, #64	; 0x40
 8000c02:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c04:	4b1c      	ldr	r3, [pc, #112]	; (8000c78 <HAL_SPI_MspInit+0x160>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c0a:	4b1b      	ldr	r3, [pc, #108]	; (8000c78 <HAL_SPI_MspInit+0x160>)
 8000c0c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c10:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c12:	4b19      	ldr	r3, [pc, #100]	; (8000c78 <HAL_SPI_MspInit+0x160>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c18:	4b17      	ldr	r3, [pc, #92]	; (8000c78 <HAL_SPI_MspInit+0x160>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000c1e:	4b16      	ldr	r3, [pc, #88]	; (8000c78 <HAL_SPI_MspInit+0x160>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000c24:	4b14      	ldr	r3, [pc, #80]	; (8000c78 <HAL_SPI_MspInit+0x160>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c2a:	4b13      	ldr	r3, [pc, #76]	; (8000c78 <HAL_SPI_MspInit+0x160>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000c30:	4811      	ldr	r0, [pc, #68]	; (8000c78 <HAL_SPI_MspInit+0x160>)
 8000c32:	f000 fb23 	bl	800127c <HAL_DMA_Init>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8000c3c:	f7ff fed6 	bl	80009ec <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	4a0d      	ldr	r2, [pc, #52]	; (8000c78 <HAL_SPI_MspInit+0x160>)
 8000c44:	649a      	str	r2, [r3, #72]	; 0x48
 8000c46:	4a0c      	ldr	r2, [pc, #48]	; (8000c78 <HAL_SPI_MspInit+0x160>)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	2100      	movs	r1, #0
 8000c50:	2023      	movs	r0, #35	; 0x23
 8000c52:	f000 fadc 	bl	800120e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000c56:	2023      	movs	r0, #35	; 0x23
 8000c58:	f000 faf5 	bl	8001246 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000c5c:	bf00      	nop
 8000c5e:	3728      	adds	r7, #40	; 0x28
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	40013000 	.word	0x40013000
 8000c68:	40023800 	.word	0x40023800
 8000c6c:	40020000 	.word	0x40020000
 8000c70:	200001e4 	.word	0x200001e4
 8000c74:	40026410 	.word	0x40026410
 8000c78:	20000244 	.word	0x20000244
 8000c7c:	40026458 	.word	0x40026458

08000c80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000c84:	bf00      	nop
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr

08000c8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c8e:	b480      	push	{r7}
 8000c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c92:	e7fe      	b.n	8000c92 <HardFault_Handler+0x4>

08000c94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c98:	e7fe      	b.n	8000c98 <MemManage_Handler+0x4>

08000c9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c9a:	b480      	push	{r7}
 8000c9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c9e:	e7fe      	b.n	8000c9e <BusFault_Handler+0x4>

08000ca0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ca4:	e7fe      	b.n	8000ca4 <UsageFault_Handler+0x4>

08000ca6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ca6:	b480      	push	{r7}
 8000ca8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000caa:	bf00      	nop
 8000cac:	46bd      	mov	sp, r7
 8000cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb2:	4770      	bx	lr

08000cb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cb8:	bf00      	nop
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr

08000cc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cc2:	b480      	push	{r7}
 8000cc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cc6:	bf00      	nop
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr

08000cd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cd4:	f000 f9a0 	bl	8001018 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cd8:	bf00      	nop
 8000cda:	bd80      	pop	{r7, pc}

08000cdc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000ce0:	4802      	ldr	r0, [pc, #8]	; (8000cec <SPI1_IRQHandler+0x10>)
 8000ce2:	f001 fc1b 	bl	800251c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	2000018c 	.word	0x2000018c

08000cf0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000cf4:	4802      	ldr	r0, [pc, #8]	; (8000d00 <DMA2_Stream0_IRQHandler+0x10>)
 8000cf6:	f000 fb91 	bl	800141c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	200001e4 	.word	0x200001e4

08000d04 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000d08:	4802      	ldr	r0, [pc, #8]	; (8000d14 <DMA2_Stream3_IRQHandler+0x10>)
 8000d0a:	f000 fb87 	bl	800141c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8000d0e:	bf00      	nop
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	20000244 	.word	0x20000244

08000d18 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b086      	sub	sp, #24
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	60f8      	str	r0, [r7, #12]
 8000d20:	60b9      	str	r1, [r7, #8]
 8000d22:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d24:	2300      	movs	r3, #0
 8000d26:	617b      	str	r3, [r7, #20]
 8000d28:	e00a      	b.n	8000d40 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000d2a:	f3af 8000 	nop.w
 8000d2e:	4601      	mov	r1, r0
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	1c5a      	adds	r2, r3, #1
 8000d34:	60ba      	str	r2, [r7, #8]
 8000d36:	b2ca      	uxtb	r2, r1
 8000d38:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d3a:	697b      	ldr	r3, [r7, #20]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	617b      	str	r3, [r7, #20]
 8000d40:	697a      	ldr	r2, [r7, #20]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	429a      	cmp	r2, r3
 8000d46:	dbf0      	blt.n	8000d2a <_read+0x12>
	}

return len;
 8000d48:	687b      	ldr	r3, [r7, #4]
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	3718      	adds	r7, #24
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}

08000d52 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d52:	b580      	push	{r7, lr}
 8000d54:	b086      	sub	sp, #24
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	60f8      	str	r0, [r7, #12]
 8000d5a:	60b9      	str	r1, [r7, #8]
 8000d5c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d5e:	2300      	movs	r3, #0
 8000d60:	617b      	str	r3, [r7, #20]
 8000d62:	e009      	b.n	8000d78 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	1c5a      	adds	r2, r3, #1
 8000d68:	60ba      	str	r2, [r7, #8]
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff fe2f 	bl	80009d0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d72:	697b      	ldr	r3, [r7, #20]
 8000d74:	3301      	adds	r3, #1
 8000d76:	617b      	str	r3, [r7, #20]
 8000d78:	697a      	ldr	r2, [r7, #20]
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	dbf1      	blt.n	8000d64 <_write+0x12>
	}
	return len;
 8000d80:	687b      	ldr	r3, [r7, #4]
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3718      	adds	r7, #24
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <_close>:

int _close(int file)
{
 8000d8a:	b480      	push	{r7}
 8000d8c:	b083      	sub	sp, #12
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
	return -1;
 8000d92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	370c      	adds	r7, #12
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr

08000da2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000da2:	b480      	push	{r7}
 8000da4:	b083      	sub	sp, #12
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	6078      	str	r0, [r7, #4]
 8000daa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000db2:	605a      	str	r2, [r3, #4]
	return 0;
 8000db4:	2300      	movs	r3, #0
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	370c      	adds	r7, #12
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr

08000dc2 <_isatty>:

int _isatty(int file)
{
 8000dc2:	b480      	push	{r7}
 8000dc4:	b083      	sub	sp, #12
 8000dc6:	af00      	add	r7, sp, #0
 8000dc8:	6078      	str	r0, [r7, #4]
	return 1;
 8000dca:	2301      	movs	r3, #1
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	370c      	adds	r7, #12
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr

08000dd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b085      	sub	sp, #20
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	60f8      	str	r0, [r7, #12]
 8000de0:	60b9      	str	r1, [r7, #8]
 8000de2:	607a      	str	r2, [r7, #4]
	return 0;
 8000de4:	2300      	movs	r3, #0
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3714      	adds	r7, #20
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
	...

08000df4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000dfc:	4b11      	ldr	r3, [pc, #68]	; (8000e44 <_sbrk+0x50>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d102      	bne.n	8000e0a <_sbrk+0x16>
		heap_end = &end;
 8000e04:	4b0f      	ldr	r3, [pc, #60]	; (8000e44 <_sbrk+0x50>)
 8000e06:	4a10      	ldr	r2, [pc, #64]	; (8000e48 <_sbrk+0x54>)
 8000e08:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000e0a:	4b0e      	ldr	r3, [pc, #56]	; (8000e44 <_sbrk+0x50>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000e10:	4b0c      	ldr	r3, [pc, #48]	; (8000e44 <_sbrk+0x50>)
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	4413      	add	r3, r2
 8000e18:	466a      	mov	r2, sp
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d907      	bls.n	8000e2e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000e1e:	f001 fc9b 	bl	8002758 <__errno>
 8000e22:	4602      	mov	r2, r0
 8000e24:	230c      	movs	r3, #12
 8000e26:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000e28:	f04f 33ff 	mov.w	r3, #4294967295
 8000e2c:	e006      	b.n	8000e3c <_sbrk+0x48>
	}

	heap_end += incr;
 8000e2e:	4b05      	ldr	r3, [pc, #20]	; (8000e44 <_sbrk+0x50>)
 8000e30:	681a      	ldr	r2, [r3, #0]
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	4413      	add	r3, r2
 8000e36:	4a03      	ldr	r2, [pc, #12]	; (8000e44 <_sbrk+0x50>)
 8000e38:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000e3a:	68fb      	ldr	r3, [r7, #12]
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	3710      	adds	r7, #16
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	20000180 	.word	0x20000180
 8000e48:	200002b0 	.word	0x200002b0

08000e4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e50:	4b08      	ldr	r3, [pc, #32]	; (8000e74 <SystemInit+0x28>)
 8000e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e56:	4a07      	ldr	r2, [pc, #28]	; (8000e74 <SystemInit+0x28>)
 8000e58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e60:	4b04      	ldr	r3, [pc, #16]	; (8000e74 <SystemInit+0x28>)
 8000e62:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e66:	609a      	str	r2, [r3, #8]
#endif
}
 8000e68:	bf00      	nop
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	e000ed00 	.word	0xe000ed00

08000e78 <UART_Init>:
#include <stdarg.h>
#include <string.h>
#include <stdio.h>

void UART_Init()
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_USART2EN; //enable clocking USART2
 8000e7c:	4b19      	ldr	r3, [pc, #100]	; (8000ee4 <UART_Init+0x6c>)
 8000e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e80:	4a18      	ldr	r2, [pc, #96]	; (8000ee4 <UART_Init+0x6c>)
 8000e82:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e86:	6413      	str	r3, [r2, #64]	; 0x40
	/* Configure pins for USART2 */
	if (!(RCC->AHB1ENR & RCC_AHB1ENR_GPIOAEN))
 8000e88:	4b16      	ldr	r3, [pc, #88]	; (8000ee4 <UART_Init+0x6c>)
 8000e8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8c:	f003 0301 	and.w	r3, r3, #1
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d105      	bne.n	8000ea0 <UART_Init+0x28>
	{
		RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000e94:	4b13      	ldr	r3, [pc, #76]	; (8000ee4 <UART_Init+0x6c>)
 8000e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e98:	4a12      	ldr	r2, [pc, #72]	; (8000ee4 <UART_Init+0x6c>)
 8000e9a:	f043 0301 	orr.w	r3, r3, #1
 8000e9e:	6313      	str	r3, [r2, #48]	; 0x30
	}

	GPIOA->MODER |= GPIO_MODER_MODE2_1; //PA2 as alternate function
 8000ea0:	4b11      	ldr	r3, [pc, #68]	; (8000ee8 <UART_Init+0x70>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a10      	ldr	r2, [pc, #64]	; (8000ee8 <UART_Init+0x70>)
 8000ea6:	f043 0320 	orr.w	r3, r3, #32
 8000eaa:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0] |= GPIO_AFRL_AFSEL2_0 | GPIO_AFRL_AFSEL2_1 | GPIO_AFRL_AFSEL2_2;
 8000eac:	4b0e      	ldr	r3, [pc, #56]	; (8000ee8 <UART_Init+0x70>)
 8000eae:	6a1b      	ldr	r3, [r3, #32]
 8000eb0:	4a0d      	ldr	r2, [pc, #52]	; (8000ee8 <UART_Init+0x70>)
 8000eb2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000eb6:	6213      	str	r3, [r2, #32]

	/* USART configure */
	USART2->BRR = 0xEA6; //9600 bps
 8000eb8:	4b0c      	ldr	r3, [pc, #48]	; (8000eec <UART_Init+0x74>)
 8000eba:	f640 62a6 	movw	r2, #3750	; 0xea6
 8000ebe:	609a      	str	r2, [r3, #8]
	USART2->CR1 |= USART_CR1_TE; //Transmitter enable
 8000ec0:	4b0a      	ldr	r3, [pc, #40]	; (8000eec <UART_Init+0x74>)
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	4a09      	ldr	r2, [pc, #36]	; (8000eec <UART_Init+0x74>)
 8000ec6:	f043 0308 	orr.w	r3, r3, #8
 8000eca:	60d3      	str	r3, [r2, #12]
	USART2->CR1 |= USART_CR1_UE; //enable USART2
 8000ecc:	4b07      	ldr	r3, [pc, #28]	; (8000eec <UART_Init+0x74>)
 8000ece:	68db      	ldr	r3, [r3, #12]
 8000ed0:	4a06      	ldr	r2, [pc, #24]	; (8000eec <UART_Init+0x74>)
 8000ed2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000ed6:	60d3      	str	r3, [r2, #12]
}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	40023800 	.word	0x40023800
 8000ee8:	40020000 	.word	0x40020000
 8000eec:	40004400 	.word	0x40004400

08000ef0 <UART_SendByte>:


void UART_SendByte(uint8_t b)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	71fb      	strb	r3, [r7, #7]
	USART2->DR = b;
 8000efa:	4a08      	ldr	r2, [pc, #32]	; (8000f1c <UART_SendByte+0x2c>)
 8000efc:	79fb      	ldrb	r3, [r7, #7]
 8000efe:	6053      	str	r3, [r2, #4]
	while (!(USART2->SR & USART_SR_TXE));
 8000f00:	bf00      	nop
 8000f02:	4b06      	ldr	r3, [pc, #24]	; (8000f1c <UART_SendByte+0x2c>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d0f9      	beq.n	8000f02 <UART_SendByte+0x12>
}
 8000f0e:	bf00      	nop
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	40004400 	.word	0x40004400

08000f20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000f20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f58 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000f24:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000f26:	e003      	b.n	8000f30 <LoopCopyDataInit>

08000f28 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000f28:	4b0c      	ldr	r3, [pc, #48]	; (8000f5c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000f2a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000f2c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000f2e:	3104      	adds	r1, #4

08000f30 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000f30:	480b      	ldr	r0, [pc, #44]	; (8000f60 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000f32:	4b0c      	ldr	r3, [pc, #48]	; (8000f64 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000f34:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000f36:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000f38:	d3f6      	bcc.n	8000f28 <CopyDataInit>
  ldr  r2, =_sbss
 8000f3a:	4a0b      	ldr	r2, [pc, #44]	; (8000f68 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000f3c:	e002      	b.n	8000f44 <LoopFillZerobss>

08000f3e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000f3e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000f40:	f842 3b04 	str.w	r3, [r2], #4

08000f44 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000f44:	4b09      	ldr	r3, [pc, #36]	; (8000f6c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000f46:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000f48:	d3f9      	bcc.n	8000f3e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000f4a:	f7ff ff7f 	bl	8000e4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f4e:	f001 fc09 	bl	8002764 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f52:	f7ff fb91 	bl	8000678 <main>
  bx  lr    
 8000f56:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f58:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000f5c:	08003700 	.word	0x08003700
  ldr  r0, =_sdata
 8000f60:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000f64:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8000f68:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8000f6c:	200002ac 	.word	0x200002ac

08000f70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f70:	e7fe      	b.n	8000f70 <ADC_IRQHandler>
	...

08000f74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f78:	4b0e      	ldr	r3, [pc, #56]	; (8000fb4 <HAL_Init+0x40>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a0d      	ldr	r2, [pc, #52]	; (8000fb4 <HAL_Init+0x40>)
 8000f7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f84:	4b0b      	ldr	r3, [pc, #44]	; (8000fb4 <HAL_Init+0x40>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a0a      	ldr	r2, [pc, #40]	; (8000fb4 <HAL_Init+0x40>)
 8000f8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f90:	4b08      	ldr	r3, [pc, #32]	; (8000fb4 <HAL_Init+0x40>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a07      	ldr	r2, [pc, #28]	; (8000fb4 <HAL_Init+0x40>)
 8000f96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f9c:	2003      	movs	r0, #3
 8000f9e:	f000 f92b 	bl	80011f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	f000 f808 	bl	8000fb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fa8:	f7ff fd8e 	bl	8000ac8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fac:	2300      	movs	r3, #0
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40023c00 	.word	0x40023c00

08000fb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fc0:	4b12      	ldr	r3, [pc, #72]	; (800100c <HAL_InitTick+0x54>)
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	4b12      	ldr	r3, [pc, #72]	; (8001010 <HAL_InitTick+0x58>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	4619      	mov	r1, r3
 8000fca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fce:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f000 f943 	bl	8001262 <HAL_SYSTICK_Config>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e00e      	b.n	8001004 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	2b0f      	cmp	r3, #15
 8000fea:	d80a      	bhi.n	8001002 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fec:	2200      	movs	r2, #0
 8000fee:	6879      	ldr	r1, [r7, #4]
 8000ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ff4:	f000 f90b 	bl	800120e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ff8:	4a06      	ldr	r2, [pc, #24]	; (8001014 <HAL_InitTick+0x5c>)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ffe:	2300      	movs	r3, #0
 8001000:	e000      	b.n	8001004 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001002:	2301      	movs	r3, #1
}
 8001004:	4618      	mov	r0, r3
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	20000000 	.word	0x20000000
 8001010:	20000008 	.word	0x20000008
 8001014:	20000004 	.word	0x20000004

08001018 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800101c:	4b06      	ldr	r3, [pc, #24]	; (8001038 <HAL_IncTick+0x20>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	461a      	mov	r2, r3
 8001022:	4b06      	ldr	r3, [pc, #24]	; (800103c <HAL_IncTick+0x24>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4413      	add	r3, r2
 8001028:	4a04      	ldr	r2, [pc, #16]	; (800103c <HAL_IncTick+0x24>)
 800102a:	6013      	str	r3, [r2, #0]
}
 800102c:	bf00      	nop
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	20000008 	.word	0x20000008
 800103c:	200002a4 	.word	0x200002a4

08001040 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  return uwTick;
 8001044:	4b03      	ldr	r3, [pc, #12]	; (8001054 <HAL_GetTick+0x14>)
 8001046:	681b      	ldr	r3, [r3, #0]
}
 8001048:	4618      	mov	r0, r3
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	200002a4 	.word	0x200002a4

08001058 <__NVIC_SetPriorityGrouping>:
{
 8001058:	b480      	push	{r7}
 800105a:	b085      	sub	sp, #20
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	f003 0307 	and.w	r3, r3, #7
 8001066:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001068:	4b0c      	ldr	r3, [pc, #48]	; (800109c <__NVIC_SetPriorityGrouping+0x44>)
 800106a:	68db      	ldr	r3, [r3, #12]
 800106c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800106e:	68ba      	ldr	r2, [r7, #8]
 8001070:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001074:	4013      	ands	r3, r2
 8001076:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001080:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001084:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001088:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800108a:	4a04      	ldr	r2, [pc, #16]	; (800109c <__NVIC_SetPriorityGrouping+0x44>)
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	60d3      	str	r3, [r2, #12]
}
 8001090:	bf00      	nop
 8001092:	3714      	adds	r7, #20
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr
 800109c:	e000ed00 	.word	0xe000ed00

080010a0 <__NVIC_GetPriorityGrouping>:
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010a4:	4b04      	ldr	r3, [pc, #16]	; (80010b8 <__NVIC_GetPriorityGrouping+0x18>)
 80010a6:	68db      	ldr	r3, [r3, #12]
 80010a8:	0a1b      	lsrs	r3, r3, #8
 80010aa:	f003 0307 	and.w	r3, r3, #7
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr
 80010b8:	e000ed00 	.word	0xe000ed00

080010bc <__NVIC_EnableIRQ>:
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	db0b      	blt.n	80010e6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	f003 021f 	and.w	r2, r3, #31
 80010d4:	4907      	ldr	r1, [pc, #28]	; (80010f4 <__NVIC_EnableIRQ+0x38>)
 80010d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010da:	095b      	lsrs	r3, r3, #5
 80010dc:	2001      	movs	r0, #1
 80010de:	fa00 f202 	lsl.w	r2, r0, r2
 80010e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80010e6:	bf00      	nop
 80010e8:	370c      	adds	r7, #12
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	e000e100 	.word	0xe000e100

080010f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	6039      	str	r1, [r7, #0]
 8001102:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001104:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001108:	2b00      	cmp	r3, #0
 800110a:	db0a      	blt.n	8001122 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	b2da      	uxtb	r2, r3
 8001110:	490c      	ldr	r1, [pc, #48]	; (8001144 <__NVIC_SetPriority+0x4c>)
 8001112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001116:	0112      	lsls	r2, r2, #4
 8001118:	b2d2      	uxtb	r2, r2
 800111a:	440b      	add	r3, r1
 800111c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001120:	e00a      	b.n	8001138 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	b2da      	uxtb	r2, r3
 8001126:	4908      	ldr	r1, [pc, #32]	; (8001148 <__NVIC_SetPriority+0x50>)
 8001128:	79fb      	ldrb	r3, [r7, #7]
 800112a:	f003 030f 	and.w	r3, r3, #15
 800112e:	3b04      	subs	r3, #4
 8001130:	0112      	lsls	r2, r2, #4
 8001132:	b2d2      	uxtb	r2, r2
 8001134:	440b      	add	r3, r1
 8001136:	761a      	strb	r2, [r3, #24]
}
 8001138:	bf00      	nop
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr
 8001144:	e000e100 	.word	0xe000e100
 8001148:	e000ed00 	.word	0xe000ed00

0800114c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800114c:	b480      	push	{r7}
 800114e:	b089      	sub	sp, #36	; 0x24
 8001150:	af00      	add	r7, sp, #0
 8001152:	60f8      	str	r0, [r7, #12]
 8001154:	60b9      	str	r1, [r7, #8]
 8001156:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	f003 0307 	and.w	r3, r3, #7
 800115e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001160:	69fb      	ldr	r3, [r7, #28]
 8001162:	f1c3 0307 	rsb	r3, r3, #7
 8001166:	2b04      	cmp	r3, #4
 8001168:	bf28      	it	cs
 800116a:	2304      	movcs	r3, #4
 800116c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	3304      	adds	r3, #4
 8001172:	2b06      	cmp	r3, #6
 8001174:	d902      	bls.n	800117c <NVIC_EncodePriority+0x30>
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	3b03      	subs	r3, #3
 800117a:	e000      	b.n	800117e <NVIC_EncodePriority+0x32>
 800117c:	2300      	movs	r3, #0
 800117e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001180:	f04f 32ff 	mov.w	r2, #4294967295
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	fa02 f303 	lsl.w	r3, r2, r3
 800118a:	43da      	mvns	r2, r3
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	401a      	ands	r2, r3
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001194:	f04f 31ff 	mov.w	r1, #4294967295
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	fa01 f303 	lsl.w	r3, r1, r3
 800119e:	43d9      	mvns	r1, r3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011a4:	4313      	orrs	r3, r2
         );
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3724      	adds	r7, #36	; 0x24
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
	...

080011b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	3b01      	subs	r3, #1
 80011c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011c4:	d301      	bcc.n	80011ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011c6:	2301      	movs	r3, #1
 80011c8:	e00f      	b.n	80011ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011ca:	4a0a      	ldr	r2, [pc, #40]	; (80011f4 <SysTick_Config+0x40>)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	3b01      	subs	r3, #1
 80011d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011d2:	210f      	movs	r1, #15
 80011d4:	f04f 30ff 	mov.w	r0, #4294967295
 80011d8:	f7ff ff8e 	bl	80010f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011dc:	4b05      	ldr	r3, [pc, #20]	; (80011f4 <SysTick_Config+0x40>)
 80011de:	2200      	movs	r2, #0
 80011e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011e2:	4b04      	ldr	r3, [pc, #16]	; (80011f4 <SysTick_Config+0x40>)
 80011e4:	2207      	movs	r2, #7
 80011e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011e8:	2300      	movs	r3, #0
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	e000e010 	.word	0xe000e010

080011f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001200:	6878      	ldr	r0, [r7, #4]
 8001202:	f7ff ff29 	bl	8001058 <__NVIC_SetPriorityGrouping>
}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}

0800120e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800120e:	b580      	push	{r7, lr}
 8001210:	b086      	sub	sp, #24
 8001212:	af00      	add	r7, sp, #0
 8001214:	4603      	mov	r3, r0
 8001216:	60b9      	str	r1, [r7, #8]
 8001218:	607a      	str	r2, [r7, #4]
 800121a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800121c:	2300      	movs	r3, #0
 800121e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001220:	f7ff ff3e 	bl	80010a0 <__NVIC_GetPriorityGrouping>
 8001224:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001226:	687a      	ldr	r2, [r7, #4]
 8001228:	68b9      	ldr	r1, [r7, #8]
 800122a:	6978      	ldr	r0, [r7, #20]
 800122c:	f7ff ff8e 	bl	800114c <NVIC_EncodePriority>
 8001230:	4602      	mov	r2, r0
 8001232:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001236:	4611      	mov	r1, r2
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff ff5d 	bl	80010f8 <__NVIC_SetPriority>
}
 800123e:	bf00      	nop
 8001240:	3718      	adds	r7, #24
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}

08001246 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001246:	b580      	push	{r7, lr}
 8001248:	b082      	sub	sp, #8
 800124a:	af00      	add	r7, sp, #0
 800124c:	4603      	mov	r3, r0
 800124e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001250:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff ff31 	bl	80010bc <__NVIC_EnableIRQ>
}
 800125a:	bf00      	nop
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001262:	b580      	push	{r7, lr}
 8001264:	b082      	sub	sp, #8
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f7ff ffa2 	bl	80011b4 <SysTick_Config>
 8001270:	4603      	mov	r3, r0
}
 8001272:	4618      	mov	r0, r3
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
	...

0800127c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b086      	sub	sp, #24
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001284:	2300      	movs	r3, #0
 8001286:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001288:	f7ff feda 	bl	8001040 <HAL_GetTick>
 800128c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d101      	bne.n	8001298 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001294:	2301      	movs	r3, #1
 8001296:	e099      	b.n	80013cc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2200      	movs	r2, #0
 800129c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2202      	movs	r2, #2
 80012a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f022 0201 	bic.w	r2, r2, #1
 80012b6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80012b8:	e00f      	b.n	80012da <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80012ba:	f7ff fec1 	bl	8001040 <HAL_GetTick>
 80012be:	4602      	mov	r2, r0
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	1ad3      	subs	r3, r2, r3
 80012c4:	2b05      	cmp	r3, #5
 80012c6:	d908      	bls.n	80012da <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2220      	movs	r2, #32
 80012cc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2203      	movs	r2, #3
 80012d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80012d6:	2303      	movs	r3, #3
 80012d8:	e078      	b.n	80013cc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f003 0301 	and.w	r3, r3, #1
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d1e8      	bne.n	80012ba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80012f0:	697a      	ldr	r2, [r7, #20]
 80012f2:	4b38      	ldr	r3, [pc, #224]	; (80013d4 <HAL_DMA_Init+0x158>)
 80012f4:	4013      	ands	r3, r2
 80012f6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	685a      	ldr	r2, [r3, #4]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	689b      	ldr	r3, [r3, #8]
 8001300:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001306:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	691b      	ldr	r3, [r3, #16]
 800130c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001312:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	699b      	ldr	r3, [r3, #24]
 8001318:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800131e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6a1b      	ldr	r3, [r3, #32]
 8001324:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001326:	697a      	ldr	r2, [r7, #20]
 8001328:	4313      	orrs	r3, r2
 800132a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001330:	2b04      	cmp	r3, #4
 8001332:	d107      	bne.n	8001344 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133c:	4313      	orrs	r3, r2
 800133e:	697a      	ldr	r2, [r7, #20]
 8001340:	4313      	orrs	r3, r2
 8001342:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	697a      	ldr	r2, [r7, #20]
 800134a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	695b      	ldr	r3, [r3, #20]
 8001352:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	f023 0307 	bic.w	r3, r3, #7
 800135a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001360:	697a      	ldr	r2, [r7, #20]
 8001362:	4313      	orrs	r3, r2
 8001364:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800136a:	2b04      	cmp	r3, #4
 800136c:	d117      	bne.n	800139e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001372:	697a      	ldr	r2, [r7, #20]
 8001374:	4313      	orrs	r3, r2
 8001376:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800137c:	2b00      	cmp	r3, #0
 800137e:	d00e      	beq.n	800139e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f000 fa0b 	bl	800179c <DMA_CheckFifoParam>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d008      	beq.n	800139e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2240      	movs	r2, #64	; 0x40
 8001390:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2201      	movs	r2, #1
 8001396:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800139a:	2301      	movs	r3, #1
 800139c:	e016      	b.n	80013cc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	697a      	ldr	r2, [r7, #20]
 80013a4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f000 f9c2 	bl	8001730 <DMA_CalcBaseAndBitshift>
 80013ac:	4603      	mov	r3, r0
 80013ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013b4:	223f      	movs	r2, #63	; 0x3f
 80013b6:	409a      	lsls	r2, r3
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2200      	movs	r2, #0
 80013c0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2201      	movs	r2, #1
 80013c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80013ca:	2300      	movs	r3, #0
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3718      	adds	r7, #24
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	f010803f 	.word	0xf010803f

080013d8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d004      	beq.n	80013f6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2280      	movs	r2, #128	; 0x80
 80013f0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80013f2:	2301      	movs	r3, #1
 80013f4:	e00c      	b.n	8001410 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	2205      	movs	r2, #5
 80013fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f022 0201 	bic.w	r2, r2, #1
 800140c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800140e:	2300      	movs	r3, #0
}
 8001410:	4618      	mov	r0, r3
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr

0800141c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001424:	2300      	movs	r3, #0
 8001426:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001428:	4b92      	ldr	r3, [pc, #584]	; (8001674 <HAL_DMA_IRQHandler+0x258>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a92      	ldr	r2, [pc, #584]	; (8001678 <HAL_DMA_IRQHandler+0x25c>)
 800142e:	fba2 2303 	umull	r2, r3, r2, r3
 8001432:	0a9b      	lsrs	r3, r3, #10
 8001434:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800143a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001446:	2208      	movs	r2, #8
 8001448:	409a      	lsls	r2, r3
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	4013      	ands	r3, r2
 800144e:	2b00      	cmp	r3, #0
 8001450:	d01a      	beq.n	8001488 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f003 0304 	and.w	r3, r3, #4
 800145c:	2b00      	cmp	r3, #0
 800145e:	d013      	beq.n	8001488 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f022 0204 	bic.w	r2, r2, #4
 800146e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001474:	2208      	movs	r2, #8
 8001476:	409a      	lsls	r2, r3
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001480:	f043 0201 	orr.w	r2, r3, #1
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800148c:	2201      	movs	r2, #1
 800148e:	409a      	lsls	r2, r3
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	4013      	ands	r3, r2
 8001494:	2b00      	cmp	r3, #0
 8001496:	d012      	beq.n	80014be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	695b      	ldr	r3, [r3, #20]
 800149e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d00b      	beq.n	80014be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014aa:	2201      	movs	r2, #1
 80014ac:	409a      	lsls	r2, r3
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014b6:	f043 0202 	orr.w	r2, r3, #2
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014c2:	2204      	movs	r2, #4
 80014c4:	409a      	lsls	r2, r3
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	4013      	ands	r3, r2
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d012      	beq.n	80014f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f003 0302 	and.w	r3, r3, #2
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d00b      	beq.n	80014f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014e0:	2204      	movs	r2, #4
 80014e2:	409a      	lsls	r2, r3
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014ec:	f043 0204 	orr.w	r2, r3, #4
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014f8:	2210      	movs	r2, #16
 80014fa:	409a      	lsls	r2, r3
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	4013      	ands	r3, r2
 8001500:	2b00      	cmp	r3, #0
 8001502:	d043      	beq.n	800158c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 0308 	and.w	r3, r3, #8
 800150e:	2b00      	cmp	r3, #0
 8001510:	d03c      	beq.n	800158c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001516:	2210      	movs	r2, #16
 8001518:	409a      	lsls	r2, r3
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001528:	2b00      	cmp	r3, #0
 800152a:	d018      	beq.n	800155e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d108      	bne.n	800154c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800153e:	2b00      	cmp	r3, #0
 8001540:	d024      	beq.n	800158c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001546:	6878      	ldr	r0, [r7, #4]
 8001548:	4798      	blx	r3
 800154a:	e01f      	b.n	800158c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001550:	2b00      	cmp	r3, #0
 8001552:	d01b      	beq.n	800158c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	4798      	blx	r3
 800155c:	e016      	b.n	800158c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001568:	2b00      	cmp	r3, #0
 800156a:	d107      	bne.n	800157c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f022 0208 	bic.w	r2, r2, #8
 800157a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001580:	2b00      	cmp	r3, #0
 8001582:	d003      	beq.n	800158c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001590:	2220      	movs	r2, #32
 8001592:	409a      	lsls	r2, r3
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	4013      	ands	r3, r2
 8001598:	2b00      	cmp	r3, #0
 800159a:	f000 808e 	beq.w	80016ba <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f003 0310 	and.w	r3, r3, #16
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	f000 8086 	beq.w	80016ba <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015b2:	2220      	movs	r2, #32
 80015b4:	409a      	lsls	r2, r3
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	2b05      	cmp	r3, #5
 80015c4:	d136      	bne.n	8001634 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	681a      	ldr	r2, [r3, #0]
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f022 0216 	bic.w	r2, r2, #22
 80015d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	695a      	ldr	r2, [r3, #20]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80015e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d103      	bne.n	80015f6 <HAL_DMA_IRQHandler+0x1da>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d007      	beq.n	8001606 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f022 0208 	bic.w	r2, r2, #8
 8001604:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800160a:	223f      	movs	r2, #63	; 0x3f
 800160c:	409a      	lsls	r2, r3
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2200      	movs	r2, #0
 8001616:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2201      	movs	r2, #1
 800161e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001626:	2b00      	cmp	r3, #0
 8001628:	d07d      	beq.n	8001726 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	4798      	blx	r3
        }
        return;
 8001632:	e078      	b.n	8001726 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800163e:	2b00      	cmp	r3, #0
 8001640:	d01c      	beq.n	800167c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800164c:	2b00      	cmp	r3, #0
 800164e:	d108      	bne.n	8001662 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001654:	2b00      	cmp	r3, #0
 8001656:	d030      	beq.n	80016ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800165c:	6878      	ldr	r0, [r7, #4]
 800165e:	4798      	blx	r3
 8001660:	e02b      	b.n	80016ba <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001666:	2b00      	cmp	r3, #0
 8001668:	d027      	beq.n	80016ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	4798      	blx	r3
 8001672:	e022      	b.n	80016ba <HAL_DMA_IRQHandler+0x29e>
 8001674:	20000000 	.word	0x20000000
 8001678:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001686:	2b00      	cmp	r3, #0
 8001688:	d10f      	bne.n	80016aa <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f022 0210 	bic.w	r2, r2, #16
 8001698:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2201      	movs	r2, #1
 80016a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d003      	beq.n	80016ba <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016b6:	6878      	ldr	r0, [r7, #4]
 80016b8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d032      	beq.n	8001728 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016c6:	f003 0301 	and.w	r3, r3, #1
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d022      	beq.n	8001714 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2205      	movs	r2, #5
 80016d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f022 0201 	bic.w	r2, r2, #1
 80016e4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	3301      	adds	r3, #1
 80016ea:	60bb      	str	r3, [r7, #8]
 80016ec:	697a      	ldr	r2, [r7, #20]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d307      	bcc.n	8001702 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f003 0301 	and.w	r3, r3, #1
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d1f2      	bne.n	80016e6 <HAL_DMA_IRQHandler+0x2ca>
 8001700:	e000      	b.n	8001704 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001702:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2200      	movs	r2, #0
 8001708:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2201      	movs	r2, #1
 8001710:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001718:	2b00      	cmp	r3, #0
 800171a:	d005      	beq.n	8001728 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	4798      	blx	r3
 8001724:	e000      	b.n	8001728 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001726:	bf00      	nop
    }
  }
}
 8001728:	3718      	adds	r7, #24
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop

08001730 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	b2db      	uxtb	r3, r3
 800173e:	3b10      	subs	r3, #16
 8001740:	4a14      	ldr	r2, [pc, #80]	; (8001794 <DMA_CalcBaseAndBitshift+0x64>)
 8001742:	fba2 2303 	umull	r2, r3, r2, r3
 8001746:	091b      	lsrs	r3, r3, #4
 8001748:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800174a:	4a13      	ldr	r2, [pc, #76]	; (8001798 <DMA_CalcBaseAndBitshift+0x68>)
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	4413      	add	r3, r2
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	461a      	mov	r2, r3
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	2b03      	cmp	r3, #3
 800175c:	d909      	bls.n	8001772 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001766:	f023 0303 	bic.w	r3, r3, #3
 800176a:	1d1a      	adds	r2, r3, #4
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	659a      	str	r2, [r3, #88]	; 0x58
 8001770:	e007      	b.n	8001782 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800177a:	f023 0303 	bic.w	r3, r3, #3
 800177e:	687a      	ldr	r2, [r7, #4]
 8001780:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001786:	4618      	mov	r0, r3
 8001788:	3714      	adds	r7, #20
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	aaaaaaab 	.word	0xaaaaaaab
 8001798:	08003650 	.word	0x08003650

0800179c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800179c:	b480      	push	{r7}
 800179e:	b085      	sub	sp, #20
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017a4:	2300      	movs	r3, #0
 80017a6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	699b      	ldr	r3, [r3, #24]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d11f      	bne.n	80017f6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	2b03      	cmp	r3, #3
 80017ba:	d855      	bhi.n	8001868 <DMA_CheckFifoParam+0xcc>
 80017bc:	a201      	add	r2, pc, #4	; (adr r2, 80017c4 <DMA_CheckFifoParam+0x28>)
 80017be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017c2:	bf00      	nop
 80017c4:	080017d5 	.word	0x080017d5
 80017c8:	080017e7 	.word	0x080017e7
 80017cc:	080017d5 	.word	0x080017d5
 80017d0:	08001869 	.word	0x08001869
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d045      	beq.n	800186c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80017e4:	e042      	b.n	800186c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80017ee:	d13f      	bne.n	8001870 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80017f4:	e03c      	b.n	8001870 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	699b      	ldr	r3, [r3, #24]
 80017fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80017fe:	d121      	bne.n	8001844 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	2b03      	cmp	r3, #3
 8001804:	d836      	bhi.n	8001874 <DMA_CheckFifoParam+0xd8>
 8001806:	a201      	add	r2, pc, #4	; (adr r2, 800180c <DMA_CheckFifoParam+0x70>)
 8001808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800180c:	0800181d 	.word	0x0800181d
 8001810:	08001823 	.word	0x08001823
 8001814:	0800181d 	.word	0x0800181d
 8001818:	08001835 	.word	0x08001835
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800181c:	2301      	movs	r3, #1
 800181e:	73fb      	strb	r3, [r7, #15]
      break;
 8001820:	e02f      	b.n	8001882 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001826:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d024      	beq.n	8001878 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800182e:	2301      	movs	r3, #1
 8001830:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001832:	e021      	b.n	8001878 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001838:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800183c:	d11e      	bne.n	800187c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001842:	e01b      	b.n	800187c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	2b02      	cmp	r3, #2
 8001848:	d902      	bls.n	8001850 <DMA_CheckFifoParam+0xb4>
 800184a:	2b03      	cmp	r3, #3
 800184c:	d003      	beq.n	8001856 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800184e:	e018      	b.n	8001882 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001850:	2301      	movs	r3, #1
 8001852:	73fb      	strb	r3, [r7, #15]
      break;
 8001854:	e015      	b.n	8001882 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800185a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d00e      	beq.n	8001880 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	73fb      	strb	r3, [r7, #15]
      break;
 8001866:	e00b      	b.n	8001880 <DMA_CheckFifoParam+0xe4>
      break;
 8001868:	bf00      	nop
 800186a:	e00a      	b.n	8001882 <DMA_CheckFifoParam+0xe6>
      break;
 800186c:	bf00      	nop
 800186e:	e008      	b.n	8001882 <DMA_CheckFifoParam+0xe6>
      break;
 8001870:	bf00      	nop
 8001872:	e006      	b.n	8001882 <DMA_CheckFifoParam+0xe6>
      break;
 8001874:	bf00      	nop
 8001876:	e004      	b.n	8001882 <DMA_CheckFifoParam+0xe6>
      break;
 8001878:	bf00      	nop
 800187a:	e002      	b.n	8001882 <DMA_CheckFifoParam+0xe6>
      break;   
 800187c:	bf00      	nop
 800187e:	e000      	b.n	8001882 <DMA_CheckFifoParam+0xe6>
      break;
 8001880:	bf00      	nop
    }
  } 
  
  return status; 
 8001882:	7bfb      	ldrb	r3, [r7, #15]
}
 8001884:	4618      	mov	r0, r3
 8001886:	3714      	adds	r7, #20
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr

08001890 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001890:	b480      	push	{r7}
 8001892:	b089      	sub	sp, #36	; 0x24
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800189a:	2300      	movs	r3, #0
 800189c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800189e:	2300      	movs	r3, #0
 80018a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018a2:	2300      	movs	r3, #0
 80018a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018a6:	2300      	movs	r3, #0
 80018a8:	61fb      	str	r3, [r7, #28]
 80018aa:	e16b      	b.n	8001b84 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018ac:	2201      	movs	r2, #1
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	fa02 f303 	lsl.w	r3, r2, r3
 80018b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	697a      	ldr	r2, [r7, #20]
 80018bc:	4013      	ands	r3, r2
 80018be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018c0:	693a      	ldr	r2, [r7, #16]
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	f040 815a 	bne.w	8001b7e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d00b      	beq.n	80018ea <HAL_GPIO_Init+0x5a>
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	d007      	beq.n	80018ea <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018de:	2b11      	cmp	r3, #17
 80018e0:	d003      	beq.n	80018ea <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	2b12      	cmp	r3, #18
 80018e8:	d130      	bne.n	800194c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	005b      	lsls	r3, r3, #1
 80018f4:	2203      	movs	r2, #3
 80018f6:	fa02 f303 	lsl.w	r3, r2, r3
 80018fa:	43db      	mvns	r3, r3
 80018fc:	69ba      	ldr	r2, [r7, #24]
 80018fe:	4013      	ands	r3, r2
 8001900:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	68da      	ldr	r2, [r3, #12]
 8001906:	69fb      	ldr	r3, [r7, #28]
 8001908:	005b      	lsls	r3, r3, #1
 800190a:	fa02 f303 	lsl.w	r3, r2, r3
 800190e:	69ba      	ldr	r2, [r7, #24]
 8001910:	4313      	orrs	r3, r2
 8001912:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	69ba      	ldr	r2, [r7, #24]
 8001918:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001920:	2201      	movs	r2, #1
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	fa02 f303 	lsl.w	r3, r2, r3
 8001928:	43db      	mvns	r3, r3
 800192a:	69ba      	ldr	r2, [r7, #24]
 800192c:	4013      	ands	r3, r2
 800192e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	091b      	lsrs	r3, r3, #4
 8001936:	f003 0201 	and.w	r2, r3, #1
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	69ba      	ldr	r2, [r7, #24]
 8001942:	4313      	orrs	r3, r2
 8001944:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	69ba      	ldr	r2, [r7, #24]
 800194a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	005b      	lsls	r3, r3, #1
 8001956:	2203      	movs	r2, #3
 8001958:	fa02 f303 	lsl.w	r3, r2, r3
 800195c:	43db      	mvns	r3, r3
 800195e:	69ba      	ldr	r2, [r7, #24]
 8001960:	4013      	ands	r3, r2
 8001962:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	689a      	ldr	r2, [r3, #8]
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	005b      	lsls	r3, r3, #1
 800196c:	fa02 f303 	lsl.w	r3, r2, r3
 8001970:	69ba      	ldr	r2, [r7, #24]
 8001972:	4313      	orrs	r3, r2
 8001974:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	69ba      	ldr	r2, [r7, #24]
 800197a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	2b02      	cmp	r3, #2
 8001982:	d003      	beq.n	800198c <HAL_GPIO_Init+0xfc>
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	2b12      	cmp	r3, #18
 800198a:	d123      	bne.n	80019d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	08da      	lsrs	r2, r3, #3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	3208      	adds	r2, #8
 8001994:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001998:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	f003 0307 	and.w	r3, r3, #7
 80019a0:	009b      	lsls	r3, r3, #2
 80019a2:	220f      	movs	r2, #15
 80019a4:	fa02 f303 	lsl.w	r3, r2, r3
 80019a8:	43db      	mvns	r3, r3
 80019aa:	69ba      	ldr	r2, [r7, #24]
 80019ac:	4013      	ands	r3, r2
 80019ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	691a      	ldr	r2, [r3, #16]
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	f003 0307 	and.w	r3, r3, #7
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	69ba      	ldr	r2, [r7, #24]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	08da      	lsrs	r2, r3, #3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	3208      	adds	r2, #8
 80019ce:	69b9      	ldr	r1, [r7, #24]
 80019d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	005b      	lsls	r3, r3, #1
 80019de:	2203      	movs	r2, #3
 80019e0:	fa02 f303 	lsl.w	r3, r2, r3
 80019e4:	43db      	mvns	r3, r3
 80019e6:	69ba      	ldr	r2, [r7, #24]
 80019e8:	4013      	ands	r3, r2
 80019ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f003 0203 	and.w	r2, r3, #3
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	fa02 f303 	lsl.w	r3, r2, r3
 80019fc:	69ba      	ldr	r2, [r7, #24]
 80019fe:	4313      	orrs	r3, r2
 8001a00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	69ba      	ldr	r2, [r7, #24]
 8001a06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	f000 80b4 	beq.w	8001b7e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	4b5f      	ldr	r3, [pc, #380]	; (8001b98 <HAL_GPIO_Init+0x308>)
 8001a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a1e:	4a5e      	ldr	r2, [pc, #376]	; (8001b98 <HAL_GPIO_Init+0x308>)
 8001a20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a24:	6453      	str	r3, [r2, #68]	; 0x44
 8001a26:	4b5c      	ldr	r3, [pc, #368]	; (8001b98 <HAL_GPIO_Init+0x308>)
 8001a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a2e:	60fb      	str	r3, [r7, #12]
 8001a30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a32:	4a5a      	ldr	r2, [pc, #360]	; (8001b9c <HAL_GPIO_Init+0x30c>)
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	089b      	lsrs	r3, r3, #2
 8001a38:	3302      	adds	r3, #2
 8001a3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	f003 0303 	and.w	r3, r3, #3
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	220f      	movs	r2, #15
 8001a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4e:	43db      	mvns	r3, r3
 8001a50:	69ba      	ldr	r2, [r7, #24]
 8001a52:	4013      	ands	r3, r2
 8001a54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4a51      	ldr	r2, [pc, #324]	; (8001ba0 <HAL_GPIO_Init+0x310>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d02b      	beq.n	8001ab6 <HAL_GPIO_Init+0x226>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4a50      	ldr	r2, [pc, #320]	; (8001ba4 <HAL_GPIO_Init+0x314>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d025      	beq.n	8001ab2 <HAL_GPIO_Init+0x222>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4a4f      	ldr	r2, [pc, #316]	; (8001ba8 <HAL_GPIO_Init+0x318>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d01f      	beq.n	8001aae <HAL_GPIO_Init+0x21e>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4a4e      	ldr	r2, [pc, #312]	; (8001bac <HAL_GPIO_Init+0x31c>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d019      	beq.n	8001aaa <HAL_GPIO_Init+0x21a>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4a4d      	ldr	r2, [pc, #308]	; (8001bb0 <HAL_GPIO_Init+0x320>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d013      	beq.n	8001aa6 <HAL_GPIO_Init+0x216>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a4c      	ldr	r2, [pc, #304]	; (8001bb4 <HAL_GPIO_Init+0x324>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d00d      	beq.n	8001aa2 <HAL_GPIO_Init+0x212>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a4b      	ldr	r2, [pc, #300]	; (8001bb8 <HAL_GPIO_Init+0x328>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d007      	beq.n	8001a9e <HAL_GPIO_Init+0x20e>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a4a      	ldr	r2, [pc, #296]	; (8001bbc <HAL_GPIO_Init+0x32c>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d101      	bne.n	8001a9a <HAL_GPIO_Init+0x20a>
 8001a96:	2307      	movs	r3, #7
 8001a98:	e00e      	b.n	8001ab8 <HAL_GPIO_Init+0x228>
 8001a9a:	2308      	movs	r3, #8
 8001a9c:	e00c      	b.n	8001ab8 <HAL_GPIO_Init+0x228>
 8001a9e:	2306      	movs	r3, #6
 8001aa0:	e00a      	b.n	8001ab8 <HAL_GPIO_Init+0x228>
 8001aa2:	2305      	movs	r3, #5
 8001aa4:	e008      	b.n	8001ab8 <HAL_GPIO_Init+0x228>
 8001aa6:	2304      	movs	r3, #4
 8001aa8:	e006      	b.n	8001ab8 <HAL_GPIO_Init+0x228>
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e004      	b.n	8001ab8 <HAL_GPIO_Init+0x228>
 8001aae:	2302      	movs	r3, #2
 8001ab0:	e002      	b.n	8001ab8 <HAL_GPIO_Init+0x228>
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e000      	b.n	8001ab8 <HAL_GPIO_Init+0x228>
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	69fa      	ldr	r2, [r7, #28]
 8001aba:	f002 0203 	and.w	r2, r2, #3
 8001abe:	0092      	lsls	r2, r2, #2
 8001ac0:	4093      	lsls	r3, r2
 8001ac2:	69ba      	ldr	r2, [r7, #24]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ac8:	4934      	ldr	r1, [pc, #208]	; (8001b9c <HAL_GPIO_Init+0x30c>)
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	089b      	lsrs	r3, r3, #2
 8001ace:	3302      	adds	r3, #2
 8001ad0:	69ba      	ldr	r2, [r7, #24]
 8001ad2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ad6:	4b3a      	ldr	r3, [pc, #232]	; (8001bc0 <HAL_GPIO_Init+0x330>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	43db      	mvns	r3, r3
 8001ae0:	69ba      	ldr	r2, [r7, #24]
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d003      	beq.n	8001afa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001af2:	69ba      	ldr	r2, [r7, #24]
 8001af4:	693b      	ldr	r3, [r7, #16]
 8001af6:	4313      	orrs	r3, r2
 8001af8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001afa:	4a31      	ldr	r2, [pc, #196]	; (8001bc0 <HAL_GPIO_Init+0x330>)
 8001afc:	69bb      	ldr	r3, [r7, #24]
 8001afe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001b00:	4b2f      	ldr	r3, [pc, #188]	; (8001bc0 <HAL_GPIO_Init+0x330>)
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	69ba      	ldr	r2, [r7, #24]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d003      	beq.n	8001b24 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001b1c:	69ba      	ldr	r2, [r7, #24]
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	4313      	orrs	r3, r2
 8001b22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b24:	4a26      	ldr	r2, [pc, #152]	; (8001bc0 <HAL_GPIO_Init+0x330>)
 8001b26:	69bb      	ldr	r3, [r7, #24]
 8001b28:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b2a:	4b25      	ldr	r3, [pc, #148]	; (8001bc0 <HAL_GPIO_Init+0x330>)
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	43db      	mvns	r3, r3
 8001b34:	69ba      	ldr	r2, [r7, #24]
 8001b36:	4013      	ands	r3, r2
 8001b38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d003      	beq.n	8001b4e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001b46:	69ba      	ldr	r2, [r7, #24]
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b4e:	4a1c      	ldr	r2, [pc, #112]	; (8001bc0 <HAL_GPIO_Init+0x330>)
 8001b50:	69bb      	ldr	r3, [r7, #24]
 8001b52:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b54:	4b1a      	ldr	r3, [pc, #104]	; (8001bc0 <HAL_GPIO_Init+0x330>)
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	43db      	mvns	r3, r3
 8001b5e:	69ba      	ldr	r2, [r7, #24]
 8001b60:	4013      	ands	r3, r2
 8001b62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d003      	beq.n	8001b78 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001b70:	69ba      	ldr	r2, [r7, #24]
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b78:	4a11      	ldr	r2, [pc, #68]	; (8001bc0 <HAL_GPIO_Init+0x330>)
 8001b7a:	69bb      	ldr	r3, [r7, #24]
 8001b7c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	3301      	adds	r3, #1
 8001b82:	61fb      	str	r3, [r7, #28]
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	2b0f      	cmp	r3, #15
 8001b88:	f67f ae90 	bls.w	80018ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b8c:	bf00      	nop
 8001b8e:	3724      	adds	r7, #36	; 0x24
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	40013800 	.word	0x40013800
 8001ba0:	40020000 	.word	0x40020000
 8001ba4:	40020400 	.word	0x40020400
 8001ba8:	40020800 	.word	0x40020800
 8001bac:	40020c00 	.word	0x40020c00
 8001bb0:	40021000 	.word	0x40021000
 8001bb4:	40021400 	.word	0x40021400
 8001bb8:	40021800 	.word	0x40021800
 8001bbc:	40021c00 	.word	0x40021c00
 8001bc0:	40013c00 	.word	0x40013c00

08001bc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	460b      	mov	r3, r1
 8001bce:	807b      	strh	r3, [r7, #2]
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bd4:	787b      	ldrb	r3, [r7, #1]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d003      	beq.n	8001be2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bda:	887a      	ldrh	r2, [r7, #2]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001be0:	e003      	b.n	8001bea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001be2:	887b      	ldrh	r3, [r7, #2]
 8001be4:	041a      	lsls	r2, r3, #16
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	619a      	str	r2, [r3, #24]
}
 8001bea:	bf00      	nop
 8001bec:	370c      	adds	r7, #12
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
	...

08001bf8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d101      	bne.n	8001c0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e25b      	b.n	80020c2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 0301 	and.w	r3, r3, #1
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d075      	beq.n	8001d02 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c16:	4ba3      	ldr	r3, [pc, #652]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	f003 030c 	and.w	r3, r3, #12
 8001c1e:	2b04      	cmp	r3, #4
 8001c20:	d00c      	beq.n	8001c3c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c22:	4ba0      	ldr	r3, [pc, #640]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c2a:	2b08      	cmp	r3, #8
 8001c2c:	d112      	bne.n	8001c54 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c2e:	4b9d      	ldr	r3, [pc, #628]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c36:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c3a:	d10b      	bne.n	8001c54 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c3c:	4b99      	ldr	r3, [pc, #612]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d05b      	beq.n	8001d00 <HAL_RCC_OscConfig+0x108>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d157      	bne.n	8001d00 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001c50:	2301      	movs	r3, #1
 8001c52:	e236      	b.n	80020c2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c5c:	d106      	bne.n	8001c6c <HAL_RCC_OscConfig+0x74>
 8001c5e:	4b91      	ldr	r3, [pc, #580]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a90      	ldr	r2, [pc, #576]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001c64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c68:	6013      	str	r3, [r2, #0]
 8001c6a:	e01d      	b.n	8001ca8 <HAL_RCC_OscConfig+0xb0>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c74:	d10c      	bne.n	8001c90 <HAL_RCC_OscConfig+0x98>
 8001c76:	4b8b      	ldr	r3, [pc, #556]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a8a      	ldr	r2, [pc, #552]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001c7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c80:	6013      	str	r3, [r2, #0]
 8001c82:	4b88      	ldr	r3, [pc, #544]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a87      	ldr	r2, [pc, #540]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001c88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c8c:	6013      	str	r3, [r2, #0]
 8001c8e:	e00b      	b.n	8001ca8 <HAL_RCC_OscConfig+0xb0>
 8001c90:	4b84      	ldr	r3, [pc, #528]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a83      	ldr	r2, [pc, #524]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001c96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c9a:	6013      	str	r3, [r2, #0]
 8001c9c:	4b81      	ldr	r3, [pc, #516]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a80      	ldr	r2, [pc, #512]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001ca2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ca6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d013      	beq.n	8001cd8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb0:	f7ff f9c6 	bl	8001040 <HAL_GetTick>
 8001cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cb6:	e008      	b.n	8001cca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cb8:	f7ff f9c2 	bl	8001040 <HAL_GetTick>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	2b64      	cmp	r3, #100	; 0x64
 8001cc4:	d901      	bls.n	8001cca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e1fb      	b.n	80020c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cca:	4b76      	ldr	r3, [pc, #472]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d0f0      	beq.n	8001cb8 <HAL_RCC_OscConfig+0xc0>
 8001cd6:	e014      	b.n	8001d02 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd8:	f7ff f9b2 	bl	8001040 <HAL_GetTick>
 8001cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cde:	e008      	b.n	8001cf2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ce0:	f7ff f9ae 	bl	8001040 <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	2b64      	cmp	r3, #100	; 0x64
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e1e7      	b.n	80020c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cf2:	4b6c      	ldr	r3, [pc, #432]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d1f0      	bne.n	8001ce0 <HAL_RCC_OscConfig+0xe8>
 8001cfe:	e000      	b.n	8001d02 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d063      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d0e:	4b65      	ldr	r3, [pc, #404]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001d10:	689b      	ldr	r3, [r3, #8]
 8001d12:	f003 030c 	and.w	r3, r3, #12
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d00b      	beq.n	8001d32 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d1a:	4b62      	ldr	r3, [pc, #392]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d22:	2b08      	cmp	r3, #8
 8001d24:	d11c      	bne.n	8001d60 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d26:	4b5f      	ldr	r3, [pc, #380]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d116      	bne.n	8001d60 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d32:	4b5c      	ldr	r3, [pc, #368]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d005      	beq.n	8001d4a <HAL_RCC_OscConfig+0x152>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	68db      	ldr	r3, [r3, #12]
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	d001      	beq.n	8001d4a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e1bb      	b.n	80020c2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d4a:	4b56      	ldr	r3, [pc, #344]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	691b      	ldr	r3, [r3, #16]
 8001d56:	00db      	lsls	r3, r3, #3
 8001d58:	4952      	ldr	r1, [pc, #328]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d5e:	e03a      	b.n	8001dd6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d020      	beq.n	8001daa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d68:	4b4f      	ldr	r3, [pc, #316]	; (8001ea8 <HAL_RCC_OscConfig+0x2b0>)
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d6e:	f7ff f967 	bl	8001040 <HAL_GetTick>
 8001d72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d74:	e008      	b.n	8001d88 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d76:	f7ff f963 	bl	8001040 <HAL_GetTick>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	2b02      	cmp	r3, #2
 8001d82:	d901      	bls.n	8001d88 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001d84:	2303      	movs	r3, #3
 8001d86:	e19c      	b.n	80020c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d88:	4b46      	ldr	r3, [pc, #280]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f003 0302 	and.w	r3, r3, #2
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d0f0      	beq.n	8001d76 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d94:	4b43      	ldr	r3, [pc, #268]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	691b      	ldr	r3, [r3, #16]
 8001da0:	00db      	lsls	r3, r3, #3
 8001da2:	4940      	ldr	r1, [pc, #256]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001da4:	4313      	orrs	r3, r2
 8001da6:	600b      	str	r3, [r1, #0]
 8001da8:	e015      	b.n	8001dd6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001daa:	4b3f      	ldr	r3, [pc, #252]	; (8001ea8 <HAL_RCC_OscConfig+0x2b0>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001db0:	f7ff f946 	bl	8001040 <HAL_GetTick>
 8001db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001db6:	e008      	b.n	8001dca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001db8:	f7ff f942 	bl	8001040 <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	2b02      	cmp	r3, #2
 8001dc4:	d901      	bls.n	8001dca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e17b      	b.n	80020c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dca:	4b36      	ldr	r3, [pc, #216]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d1f0      	bne.n	8001db8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0308 	and.w	r3, r3, #8
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d030      	beq.n	8001e44 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	695b      	ldr	r3, [r3, #20]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d016      	beq.n	8001e18 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001dea:	4b30      	ldr	r3, [pc, #192]	; (8001eac <HAL_RCC_OscConfig+0x2b4>)
 8001dec:	2201      	movs	r2, #1
 8001dee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001df0:	f7ff f926 	bl	8001040 <HAL_GetTick>
 8001df4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001df6:	e008      	b.n	8001e0a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001df8:	f7ff f922 	bl	8001040 <HAL_GetTick>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d901      	bls.n	8001e0a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	e15b      	b.n	80020c2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e0a:	4b26      	ldr	r3, [pc, #152]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001e0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e0e:	f003 0302 	and.w	r3, r3, #2
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d0f0      	beq.n	8001df8 <HAL_RCC_OscConfig+0x200>
 8001e16:	e015      	b.n	8001e44 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e18:	4b24      	ldr	r3, [pc, #144]	; (8001eac <HAL_RCC_OscConfig+0x2b4>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e1e:	f7ff f90f 	bl	8001040 <HAL_GetTick>
 8001e22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e24:	e008      	b.n	8001e38 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e26:	f7ff f90b 	bl	8001040 <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d901      	bls.n	8001e38 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001e34:	2303      	movs	r3, #3
 8001e36:	e144      	b.n	80020c2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e38:	4b1a      	ldr	r3, [pc, #104]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001e3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e3c:	f003 0302 	and.w	r3, r3, #2
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d1f0      	bne.n	8001e26 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f003 0304 	and.w	r3, r3, #4
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	f000 80a0 	beq.w	8001f92 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e52:	2300      	movs	r3, #0
 8001e54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e56:	4b13      	ldr	r3, [pc, #76]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d10f      	bne.n	8001e82 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	60bb      	str	r3, [r7, #8]
 8001e66:	4b0f      	ldr	r3, [pc, #60]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6a:	4a0e      	ldr	r2, [pc, #56]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001e6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e70:	6413      	str	r3, [r2, #64]	; 0x40
 8001e72:	4b0c      	ldr	r3, [pc, #48]	; (8001ea4 <HAL_RCC_OscConfig+0x2ac>)
 8001e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e7a:	60bb      	str	r3, [r7, #8]
 8001e7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e82:	4b0b      	ldr	r3, [pc, #44]	; (8001eb0 <HAL_RCC_OscConfig+0x2b8>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d121      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e8e:	4b08      	ldr	r3, [pc, #32]	; (8001eb0 <HAL_RCC_OscConfig+0x2b8>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a07      	ldr	r2, [pc, #28]	; (8001eb0 <HAL_RCC_OscConfig+0x2b8>)
 8001e94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e9a:	f7ff f8d1 	bl	8001040 <HAL_GetTick>
 8001e9e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ea0:	e011      	b.n	8001ec6 <HAL_RCC_OscConfig+0x2ce>
 8001ea2:	bf00      	nop
 8001ea4:	40023800 	.word	0x40023800
 8001ea8:	42470000 	.word	0x42470000
 8001eac:	42470e80 	.word	0x42470e80
 8001eb0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001eb4:	f7ff f8c4 	bl	8001040 <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d901      	bls.n	8001ec6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	e0fd      	b.n	80020c2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ec6:	4b81      	ldr	r3, [pc, #516]	; (80020cc <HAL_RCC_OscConfig+0x4d4>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d0f0      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d106      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x2f0>
 8001eda:	4b7d      	ldr	r3, [pc, #500]	; (80020d0 <HAL_RCC_OscConfig+0x4d8>)
 8001edc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ede:	4a7c      	ldr	r2, [pc, #496]	; (80020d0 <HAL_RCC_OscConfig+0x4d8>)
 8001ee0:	f043 0301 	orr.w	r3, r3, #1
 8001ee4:	6713      	str	r3, [r2, #112]	; 0x70
 8001ee6:	e01c      	b.n	8001f22 <HAL_RCC_OscConfig+0x32a>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	2b05      	cmp	r3, #5
 8001eee:	d10c      	bne.n	8001f0a <HAL_RCC_OscConfig+0x312>
 8001ef0:	4b77      	ldr	r3, [pc, #476]	; (80020d0 <HAL_RCC_OscConfig+0x4d8>)
 8001ef2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ef4:	4a76      	ldr	r2, [pc, #472]	; (80020d0 <HAL_RCC_OscConfig+0x4d8>)
 8001ef6:	f043 0304 	orr.w	r3, r3, #4
 8001efa:	6713      	str	r3, [r2, #112]	; 0x70
 8001efc:	4b74      	ldr	r3, [pc, #464]	; (80020d0 <HAL_RCC_OscConfig+0x4d8>)
 8001efe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f00:	4a73      	ldr	r2, [pc, #460]	; (80020d0 <HAL_RCC_OscConfig+0x4d8>)
 8001f02:	f043 0301 	orr.w	r3, r3, #1
 8001f06:	6713      	str	r3, [r2, #112]	; 0x70
 8001f08:	e00b      	b.n	8001f22 <HAL_RCC_OscConfig+0x32a>
 8001f0a:	4b71      	ldr	r3, [pc, #452]	; (80020d0 <HAL_RCC_OscConfig+0x4d8>)
 8001f0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f0e:	4a70      	ldr	r2, [pc, #448]	; (80020d0 <HAL_RCC_OscConfig+0x4d8>)
 8001f10:	f023 0301 	bic.w	r3, r3, #1
 8001f14:	6713      	str	r3, [r2, #112]	; 0x70
 8001f16:	4b6e      	ldr	r3, [pc, #440]	; (80020d0 <HAL_RCC_OscConfig+0x4d8>)
 8001f18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f1a:	4a6d      	ldr	r2, [pc, #436]	; (80020d0 <HAL_RCC_OscConfig+0x4d8>)
 8001f1c:	f023 0304 	bic.w	r3, r3, #4
 8001f20:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d015      	beq.n	8001f56 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f2a:	f7ff f889 	bl	8001040 <HAL_GetTick>
 8001f2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f30:	e00a      	b.n	8001f48 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f32:	f7ff f885 	bl	8001040 <HAL_GetTick>
 8001f36:	4602      	mov	r2, r0
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d901      	bls.n	8001f48 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001f44:	2303      	movs	r3, #3
 8001f46:	e0bc      	b.n	80020c2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f48:	4b61      	ldr	r3, [pc, #388]	; (80020d0 <HAL_RCC_OscConfig+0x4d8>)
 8001f4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f4c:	f003 0302 	and.w	r3, r3, #2
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d0ee      	beq.n	8001f32 <HAL_RCC_OscConfig+0x33a>
 8001f54:	e014      	b.n	8001f80 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f56:	f7ff f873 	bl	8001040 <HAL_GetTick>
 8001f5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f5c:	e00a      	b.n	8001f74 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f5e:	f7ff f86f 	bl	8001040 <HAL_GetTick>
 8001f62:	4602      	mov	r2, r0
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e0a6      	b.n	80020c2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f74:	4b56      	ldr	r3, [pc, #344]	; (80020d0 <HAL_RCC_OscConfig+0x4d8>)
 8001f76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f78:	f003 0302 	and.w	r3, r3, #2
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d1ee      	bne.n	8001f5e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f80:	7dfb      	ldrb	r3, [r7, #23]
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d105      	bne.n	8001f92 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f86:	4b52      	ldr	r3, [pc, #328]	; (80020d0 <HAL_RCC_OscConfig+0x4d8>)
 8001f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8a:	4a51      	ldr	r2, [pc, #324]	; (80020d0 <HAL_RCC_OscConfig+0x4d8>)
 8001f8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f90:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	699b      	ldr	r3, [r3, #24]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	f000 8092 	beq.w	80020c0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f9c:	4b4c      	ldr	r3, [pc, #304]	; (80020d0 <HAL_RCC_OscConfig+0x4d8>)
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	f003 030c 	and.w	r3, r3, #12
 8001fa4:	2b08      	cmp	r3, #8
 8001fa6:	d05c      	beq.n	8002062 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	699b      	ldr	r3, [r3, #24]
 8001fac:	2b02      	cmp	r3, #2
 8001fae:	d141      	bne.n	8002034 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fb0:	4b48      	ldr	r3, [pc, #288]	; (80020d4 <HAL_RCC_OscConfig+0x4dc>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb6:	f7ff f843 	bl	8001040 <HAL_GetTick>
 8001fba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fbc:	e008      	b.n	8001fd0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fbe:	f7ff f83f 	bl	8001040 <HAL_GetTick>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	1ad3      	subs	r3, r2, r3
 8001fc8:	2b02      	cmp	r3, #2
 8001fca:	d901      	bls.n	8001fd0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	e078      	b.n	80020c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fd0:	4b3f      	ldr	r3, [pc, #252]	; (80020d0 <HAL_RCC_OscConfig+0x4d8>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d1f0      	bne.n	8001fbe <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	69da      	ldr	r2, [r3, #28]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6a1b      	ldr	r3, [r3, #32]
 8001fe4:	431a      	orrs	r2, r3
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fea:	019b      	lsls	r3, r3, #6
 8001fec:	431a      	orrs	r2, r3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ff2:	085b      	lsrs	r3, r3, #1
 8001ff4:	3b01      	subs	r3, #1
 8001ff6:	041b      	lsls	r3, r3, #16
 8001ff8:	431a      	orrs	r2, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ffe:	061b      	lsls	r3, r3, #24
 8002000:	4933      	ldr	r1, [pc, #204]	; (80020d0 <HAL_RCC_OscConfig+0x4d8>)
 8002002:	4313      	orrs	r3, r2
 8002004:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002006:	4b33      	ldr	r3, [pc, #204]	; (80020d4 <HAL_RCC_OscConfig+0x4dc>)
 8002008:	2201      	movs	r2, #1
 800200a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800200c:	f7ff f818 	bl	8001040 <HAL_GetTick>
 8002010:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002012:	e008      	b.n	8002026 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002014:	f7ff f814 	bl	8001040 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	2b02      	cmp	r3, #2
 8002020:	d901      	bls.n	8002026 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e04d      	b.n	80020c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002026:	4b2a      	ldr	r3, [pc, #168]	; (80020d0 <HAL_RCC_OscConfig+0x4d8>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d0f0      	beq.n	8002014 <HAL_RCC_OscConfig+0x41c>
 8002032:	e045      	b.n	80020c0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002034:	4b27      	ldr	r3, [pc, #156]	; (80020d4 <HAL_RCC_OscConfig+0x4dc>)
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800203a:	f7ff f801 	bl	8001040 <HAL_GetTick>
 800203e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002040:	e008      	b.n	8002054 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002042:	f7fe fffd 	bl	8001040 <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	2b02      	cmp	r3, #2
 800204e:	d901      	bls.n	8002054 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002050:	2303      	movs	r3, #3
 8002052:	e036      	b.n	80020c2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002054:	4b1e      	ldr	r3, [pc, #120]	; (80020d0 <HAL_RCC_OscConfig+0x4d8>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d1f0      	bne.n	8002042 <HAL_RCC_OscConfig+0x44a>
 8002060:	e02e      	b.n	80020c0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	699b      	ldr	r3, [r3, #24]
 8002066:	2b01      	cmp	r3, #1
 8002068:	d101      	bne.n	800206e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e029      	b.n	80020c2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800206e:	4b18      	ldr	r3, [pc, #96]	; (80020d0 <HAL_RCC_OscConfig+0x4d8>)
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	69db      	ldr	r3, [r3, #28]
 800207e:	429a      	cmp	r2, r3
 8002080:	d11c      	bne.n	80020bc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800208c:	429a      	cmp	r2, r3
 800208e:	d115      	bne.n	80020bc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002090:	68fa      	ldr	r2, [r7, #12]
 8002092:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002096:	4013      	ands	r3, r2
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800209c:	4293      	cmp	r3, r2
 800209e:	d10d      	bne.n	80020bc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d106      	bne.n	80020bc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d001      	beq.n	80020c0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e000      	b.n	80020c2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3718      	adds	r7, #24
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	40007000 	.word	0x40007000
 80020d0:	40023800 	.word	0x40023800
 80020d4:	42470060 	.word	0x42470060

080020d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
 80020e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d101      	bne.n	80020ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e0cc      	b.n	8002286 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020ec:	4b68      	ldr	r3, [pc, #416]	; (8002290 <HAL_RCC_ClockConfig+0x1b8>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 030f 	and.w	r3, r3, #15
 80020f4:	683a      	ldr	r2, [r7, #0]
 80020f6:	429a      	cmp	r2, r3
 80020f8:	d90c      	bls.n	8002114 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020fa:	4b65      	ldr	r3, [pc, #404]	; (8002290 <HAL_RCC_ClockConfig+0x1b8>)
 80020fc:	683a      	ldr	r2, [r7, #0]
 80020fe:	b2d2      	uxtb	r2, r2
 8002100:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002102:	4b63      	ldr	r3, [pc, #396]	; (8002290 <HAL_RCC_ClockConfig+0x1b8>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 030f 	and.w	r3, r3, #15
 800210a:	683a      	ldr	r2, [r7, #0]
 800210c:	429a      	cmp	r2, r3
 800210e:	d001      	beq.n	8002114 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e0b8      	b.n	8002286 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0302 	and.w	r3, r3, #2
 800211c:	2b00      	cmp	r3, #0
 800211e:	d020      	beq.n	8002162 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f003 0304 	and.w	r3, r3, #4
 8002128:	2b00      	cmp	r3, #0
 800212a:	d005      	beq.n	8002138 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800212c:	4b59      	ldr	r3, [pc, #356]	; (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	4a58      	ldr	r2, [pc, #352]	; (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 8002132:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002136:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0308 	and.w	r3, r3, #8
 8002140:	2b00      	cmp	r3, #0
 8002142:	d005      	beq.n	8002150 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002144:	4b53      	ldr	r3, [pc, #332]	; (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	4a52      	ldr	r2, [pc, #328]	; (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 800214a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800214e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002150:	4b50      	ldr	r3, [pc, #320]	; (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	494d      	ldr	r1, [pc, #308]	; (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 800215e:	4313      	orrs	r3, r2
 8002160:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 0301 	and.w	r3, r3, #1
 800216a:	2b00      	cmp	r3, #0
 800216c:	d044      	beq.n	80021f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	2b01      	cmp	r3, #1
 8002174:	d107      	bne.n	8002186 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002176:	4b47      	ldr	r3, [pc, #284]	; (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800217e:	2b00      	cmp	r3, #0
 8002180:	d119      	bne.n	80021b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e07f      	b.n	8002286 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	2b02      	cmp	r3, #2
 800218c:	d003      	beq.n	8002196 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002192:	2b03      	cmp	r3, #3
 8002194:	d107      	bne.n	80021a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002196:	4b3f      	ldr	r3, [pc, #252]	; (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d109      	bne.n	80021b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e06f      	b.n	8002286 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021a6:	4b3b      	ldr	r3, [pc, #236]	; (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 0302 	and.w	r3, r3, #2
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d101      	bne.n	80021b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e067      	b.n	8002286 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021b6:	4b37      	ldr	r3, [pc, #220]	; (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	f023 0203 	bic.w	r2, r3, #3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	4934      	ldr	r1, [pc, #208]	; (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 80021c4:	4313      	orrs	r3, r2
 80021c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021c8:	f7fe ff3a 	bl	8001040 <HAL_GetTick>
 80021cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ce:	e00a      	b.n	80021e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021d0:	f7fe ff36 	bl	8001040 <HAL_GetTick>
 80021d4:	4602      	mov	r2, r0
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	f241 3288 	movw	r2, #5000	; 0x1388
 80021de:	4293      	cmp	r3, r2
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e04f      	b.n	8002286 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021e6:	4b2b      	ldr	r3, [pc, #172]	; (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	f003 020c 	and.w	r2, r3, #12
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d1eb      	bne.n	80021d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80021f8:	4b25      	ldr	r3, [pc, #148]	; (8002290 <HAL_RCC_ClockConfig+0x1b8>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 030f 	and.w	r3, r3, #15
 8002200:	683a      	ldr	r2, [r7, #0]
 8002202:	429a      	cmp	r2, r3
 8002204:	d20c      	bcs.n	8002220 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002206:	4b22      	ldr	r3, [pc, #136]	; (8002290 <HAL_RCC_ClockConfig+0x1b8>)
 8002208:	683a      	ldr	r2, [r7, #0]
 800220a:	b2d2      	uxtb	r2, r2
 800220c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800220e:	4b20      	ldr	r3, [pc, #128]	; (8002290 <HAL_RCC_ClockConfig+0x1b8>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 030f 	and.w	r3, r3, #15
 8002216:	683a      	ldr	r2, [r7, #0]
 8002218:	429a      	cmp	r2, r3
 800221a:	d001      	beq.n	8002220 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e032      	b.n	8002286 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0304 	and.w	r3, r3, #4
 8002228:	2b00      	cmp	r3, #0
 800222a:	d008      	beq.n	800223e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800222c:	4b19      	ldr	r3, [pc, #100]	; (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	4916      	ldr	r1, [pc, #88]	; (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 800223a:	4313      	orrs	r3, r2
 800223c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0308 	and.w	r3, r3, #8
 8002246:	2b00      	cmp	r3, #0
 8002248:	d009      	beq.n	800225e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800224a:	4b12      	ldr	r3, [pc, #72]	; (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	691b      	ldr	r3, [r3, #16]
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	490e      	ldr	r1, [pc, #56]	; (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 800225a:	4313      	orrs	r3, r2
 800225c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800225e:	f000 f821 	bl	80022a4 <HAL_RCC_GetSysClockFreq>
 8002262:	4601      	mov	r1, r0
 8002264:	4b0b      	ldr	r3, [pc, #44]	; (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	091b      	lsrs	r3, r3, #4
 800226a:	f003 030f 	and.w	r3, r3, #15
 800226e:	4a0a      	ldr	r2, [pc, #40]	; (8002298 <HAL_RCC_ClockConfig+0x1c0>)
 8002270:	5cd3      	ldrb	r3, [r2, r3]
 8002272:	fa21 f303 	lsr.w	r3, r1, r3
 8002276:	4a09      	ldr	r2, [pc, #36]	; (800229c <HAL_RCC_ClockConfig+0x1c4>)
 8002278:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800227a:	4b09      	ldr	r3, [pc, #36]	; (80022a0 <HAL_RCC_ClockConfig+0x1c8>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4618      	mov	r0, r3
 8002280:	f7fe fe9a 	bl	8000fb8 <HAL_InitTick>

  return HAL_OK;
 8002284:	2300      	movs	r3, #0
}
 8002286:	4618      	mov	r0, r3
 8002288:	3710      	adds	r7, #16
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	40023c00 	.word	0x40023c00
 8002294:	40023800 	.word	0x40023800
 8002298:	08003640 	.word	0x08003640
 800229c:	20000000 	.word	0x20000000
 80022a0:	20000004 	.word	0x20000004

080022a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022a6:	b085      	sub	sp, #20
 80022a8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80022aa:	2300      	movs	r3, #0
 80022ac:	607b      	str	r3, [r7, #4]
 80022ae:	2300      	movs	r3, #0
 80022b0:	60fb      	str	r3, [r7, #12]
 80022b2:	2300      	movs	r3, #0
 80022b4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80022b6:	2300      	movs	r3, #0
 80022b8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80022ba:	4b63      	ldr	r3, [pc, #396]	; (8002448 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f003 030c 	and.w	r3, r3, #12
 80022c2:	2b04      	cmp	r3, #4
 80022c4:	d007      	beq.n	80022d6 <HAL_RCC_GetSysClockFreq+0x32>
 80022c6:	2b08      	cmp	r3, #8
 80022c8:	d008      	beq.n	80022dc <HAL_RCC_GetSysClockFreq+0x38>
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	f040 80b4 	bne.w	8002438 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80022d0:	4b5e      	ldr	r3, [pc, #376]	; (800244c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80022d2:	60bb      	str	r3, [r7, #8]
       break;
 80022d4:	e0b3      	b.n	800243e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80022d6:	4b5e      	ldr	r3, [pc, #376]	; (8002450 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80022d8:	60bb      	str	r3, [r7, #8]
      break;
 80022da:	e0b0      	b.n	800243e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80022dc:	4b5a      	ldr	r3, [pc, #360]	; (8002448 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80022e4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80022e6:	4b58      	ldr	r3, [pc, #352]	; (8002448 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d04a      	beq.n	8002388 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022f2:	4b55      	ldr	r3, [pc, #340]	; (8002448 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	099b      	lsrs	r3, r3, #6
 80022f8:	f04f 0400 	mov.w	r4, #0
 80022fc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002300:	f04f 0200 	mov.w	r2, #0
 8002304:	ea03 0501 	and.w	r5, r3, r1
 8002308:	ea04 0602 	and.w	r6, r4, r2
 800230c:	4629      	mov	r1, r5
 800230e:	4632      	mov	r2, r6
 8002310:	f04f 0300 	mov.w	r3, #0
 8002314:	f04f 0400 	mov.w	r4, #0
 8002318:	0154      	lsls	r4, r2, #5
 800231a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800231e:	014b      	lsls	r3, r1, #5
 8002320:	4619      	mov	r1, r3
 8002322:	4622      	mov	r2, r4
 8002324:	1b49      	subs	r1, r1, r5
 8002326:	eb62 0206 	sbc.w	r2, r2, r6
 800232a:	f04f 0300 	mov.w	r3, #0
 800232e:	f04f 0400 	mov.w	r4, #0
 8002332:	0194      	lsls	r4, r2, #6
 8002334:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002338:	018b      	lsls	r3, r1, #6
 800233a:	1a5b      	subs	r3, r3, r1
 800233c:	eb64 0402 	sbc.w	r4, r4, r2
 8002340:	f04f 0100 	mov.w	r1, #0
 8002344:	f04f 0200 	mov.w	r2, #0
 8002348:	00e2      	lsls	r2, r4, #3
 800234a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800234e:	00d9      	lsls	r1, r3, #3
 8002350:	460b      	mov	r3, r1
 8002352:	4614      	mov	r4, r2
 8002354:	195b      	adds	r3, r3, r5
 8002356:	eb44 0406 	adc.w	r4, r4, r6
 800235a:	f04f 0100 	mov.w	r1, #0
 800235e:	f04f 0200 	mov.w	r2, #0
 8002362:	0262      	lsls	r2, r4, #9
 8002364:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002368:	0259      	lsls	r1, r3, #9
 800236a:	460b      	mov	r3, r1
 800236c:	4614      	mov	r4, r2
 800236e:	4618      	mov	r0, r3
 8002370:	4621      	mov	r1, r4
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	f04f 0400 	mov.w	r4, #0
 8002378:	461a      	mov	r2, r3
 800237a:	4623      	mov	r3, r4
 800237c:	f7fd ff78 	bl	8000270 <__aeabi_uldivmod>
 8002380:	4603      	mov	r3, r0
 8002382:	460c      	mov	r4, r1
 8002384:	60fb      	str	r3, [r7, #12]
 8002386:	e049      	b.n	800241c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002388:	4b2f      	ldr	r3, [pc, #188]	; (8002448 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	099b      	lsrs	r3, r3, #6
 800238e:	f04f 0400 	mov.w	r4, #0
 8002392:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002396:	f04f 0200 	mov.w	r2, #0
 800239a:	ea03 0501 	and.w	r5, r3, r1
 800239e:	ea04 0602 	and.w	r6, r4, r2
 80023a2:	4629      	mov	r1, r5
 80023a4:	4632      	mov	r2, r6
 80023a6:	f04f 0300 	mov.w	r3, #0
 80023aa:	f04f 0400 	mov.w	r4, #0
 80023ae:	0154      	lsls	r4, r2, #5
 80023b0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80023b4:	014b      	lsls	r3, r1, #5
 80023b6:	4619      	mov	r1, r3
 80023b8:	4622      	mov	r2, r4
 80023ba:	1b49      	subs	r1, r1, r5
 80023bc:	eb62 0206 	sbc.w	r2, r2, r6
 80023c0:	f04f 0300 	mov.w	r3, #0
 80023c4:	f04f 0400 	mov.w	r4, #0
 80023c8:	0194      	lsls	r4, r2, #6
 80023ca:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80023ce:	018b      	lsls	r3, r1, #6
 80023d0:	1a5b      	subs	r3, r3, r1
 80023d2:	eb64 0402 	sbc.w	r4, r4, r2
 80023d6:	f04f 0100 	mov.w	r1, #0
 80023da:	f04f 0200 	mov.w	r2, #0
 80023de:	00e2      	lsls	r2, r4, #3
 80023e0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80023e4:	00d9      	lsls	r1, r3, #3
 80023e6:	460b      	mov	r3, r1
 80023e8:	4614      	mov	r4, r2
 80023ea:	195b      	adds	r3, r3, r5
 80023ec:	eb44 0406 	adc.w	r4, r4, r6
 80023f0:	f04f 0100 	mov.w	r1, #0
 80023f4:	f04f 0200 	mov.w	r2, #0
 80023f8:	02a2      	lsls	r2, r4, #10
 80023fa:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80023fe:	0299      	lsls	r1, r3, #10
 8002400:	460b      	mov	r3, r1
 8002402:	4614      	mov	r4, r2
 8002404:	4618      	mov	r0, r3
 8002406:	4621      	mov	r1, r4
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f04f 0400 	mov.w	r4, #0
 800240e:	461a      	mov	r2, r3
 8002410:	4623      	mov	r3, r4
 8002412:	f7fd ff2d 	bl	8000270 <__aeabi_uldivmod>
 8002416:	4603      	mov	r3, r0
 8002418:	460c      	mov	r4, r1
 800241a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800241c:	4b0a      	ldr	r3, [pc, #40]	; (8002448 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	0c1b      	lsrs	r3, r3, #16
 8002422:	f003 0303 	and.w	r3, r3, #3
 8002426:	3301      	adds	r3, #1
 8002428:	005b      	lsls	r3, r3, #1
 800242a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800242c:	68fa      	ldr	r2, [r7, #12]
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	fbb2 f3f3 	udiv	r3, r2, r3
 8002434:	60bb      	str	r3, [r7, #8]
      break;
 8002436:	e002      	b.n	800243e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002438:	4b04      	ldr	r3, [pc, #16]	; (800244c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800243a:	60bb      	str	r3, [r7, #8]
      break;
 800243c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800243e:	68bb      	ldr	r3, [r7, #8]
}
 8002440:	4618      	mov	r0, r3
 8002442:	3714      	adds	r7, #20
 8002444:	46bd      	mov	sp, r7
 8002446:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002448:	40023800 	.word	0x40023800
 800244c:	00f42400 	.word	0x00f42400
 8002450:	007a1200 	.word	0x007a1200

08002454 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d101      	bne.n	8002466 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e056      	b.n	8002514 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002472:	b2db      	uxtb	r3, r3
 8002474:	2b00      	cmp	r3, #0
 8002476:	d106      	bne.n	8002486 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2200      	movs	r2, #0
 800247c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	f7fe fb49 	bl	8000b18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2202      	movs	r2, #2
 800248a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800249c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685a      	ldr	r2, [r3, #4]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	431a      	orrs	r2, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	431a      	orrs	r2, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	691b      	ldr	r3, [r3, #16]
 80024b2:	431a      	orrs	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	695b      	ldr	r3, [r3, #20]
 80024b8:	431a      	orrs	r2, r3
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	699b      	ldr	r3, [r3, #24]
 80024be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024c2:	431a      	orrs	r2, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	69db      	ldr	r3, [r3, #28]
 80024c8:	431a      	orrs	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6a1b      	ldr	r3, [r3, #32]
 80024ce:	ea42 0103 	orr.w	r1, r2, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	430a      	orrs	r2, r1
 80024dc:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	699b      	ldr	r3, [r3, #24]
 80024e2:	0c1b      	lsrs	r3, r3, #16
 80024e4:	f003 0104 	and.w	r1, r3, #4
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	430a      	orrs	r2, r1
 80024f2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	69da      	ldr	r2, [r3, #28]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002502:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2201      	movs	r2, #1
 800250e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002512:	2300      	movs	r3, #0
}
 8002514:	4618      	mov	r0, r3
 8002516:	3708      	adds	r7, #8
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}

0800251c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b088      	sub	sp, #32
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	099b      	lsrs	r3, r3, #6
 8002538:	f003 0301 	and.w	r3, r3, #1
 800253c:	2b00      	cmp	r3, #0
 800253e:	d10f      	bne.n	8002560 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002540:	69bb      	ldr	r3, [r7, #24]
 8002542:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002546:	2b00      	cmp	r3, #0
 8002548:	d00a      	beq.n	8002560 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	099b      	lsrs	r3, r3, #6
 800254e:	f003 0301 	and.w	r3, r3, #1
 8002552:	2b00      	cmp	r3, #0
 8002554:	d004      	beq.n	8002560 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	4798      	blx	r3
    return;
 800255e:	e0d8      	b.n	8002712 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002560:	69bb      	ldr	r3, [r7, #24]
 8002562:	085b      	lsrs	r3, r3, #1
 8002564:	f003 0301 	and.w	r3, r3, #1
 8002568:	2b00      	cmp	r3, #0
 800256a:	d00a      	beq.n	8002582 <HAL_SPI_IRQHandler+0x66>
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	09db      	lsrs	r3, r3, #7
 8002570:	f003 0301 	and.w	r3, r3, #1
 8002574:	2b00      	cmp	r3, #0
 8002576:	d004      	beq.n	8002582 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	4798      	blx	r3
    return;
 8002580:	e0c7      	b.n	8002712 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	095b      	lsrs	r3, r3, #5
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	2b00      	cmp	r3, #0
 800258c:	d10c      	bne.n	80025a8 <HAL_SPI_IRQHandler+0x8c>
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	099b      	lsrs	r3, r3, #6
 8002592:	f003 0301 	and.w	r3, r3, #1
 8002596:	2b00      	cmp	r3, #0
 8002598:	d106      	bne.n	80025a8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	0a1b      	lsrs	r3, r3, #8
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	f000 80b5 	beq.w	8002712 <HAL_SPI_IRQHandler+0x1f6>
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	095b      	lsrs	r3, r3, #5
 80025ac:	f003 0301 	and.w	r3, r3, #1
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	f000 80ae 	beq.w	8002712 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80025b6:	69bb      	ldr	r3, [r7, #24]
 80025b8:	099b      	lsrs	r3, r3, #6
 80025ba:	f003 0301 	and.w	r3, r3, #1
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d023      	beq.n	800260a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	2b03      	cmp	r3, #3
 80025cc:	d011      	beq.n	80025f2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025d2:	f043 0204 	orr.w	r2, r3, #4
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80025da:	2300      	movs	r3, #0
 80025dc:	617b      	str	r3, [r7, #20]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	617b      	str	r3, [r7, #20]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	617b      	str	r3, [r7, #20]
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	e00b      	b.n	800260a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80025f2:	2300      	movs	r3, #0
 80025f4:	613b      	str	r3, [r7, #16]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	68db      	ldr	r3, [r3, #12]
 80025fc:	613b      	str	r3, [r7, #16]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	613b      	str	r3, [r7, #16]
 8002606:	693b      	ldr	r3, [r7, #16]
        return;
 8002608:	e083      	b.n	8002712 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	095b      	lsrs	r3, r3, #5
 800260e:	f003 0301 	and.w	r3, r3, #1
 8002612:	2b00      	cmp	r3, #0
 8002614:	d014      	beq.n	8002640 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800261a:	f043 0201 	orr.w	r2, r3, #1
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002622:	2300      	movs	r3, #0
 8002624:	60fb      	str	r3, [r7, #12]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	60fb      	str	r3, [r7, #12]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800263c:	601a      	str	r2, [r3, #0]
 800263e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002640:	69bb      	ldr	r3, [r7, #24]
 8002642:	0a1b      	lsrs	r3, r3, #8
 8002644:	f003 0301 	and.w	r3, r3, #1
 8002648:	2b00      	cmp	r3, #0
 800264a:	d00c      	beq.n	8002666 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002650:	f043 0208 	orr.w	r2, r3, #8
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002658:	2300      	movs	r3, #0
 800265a:	60bb      	str	r3, [r7, #8]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	60bb      	str	r3, [r7, #8]
 8002664:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800266a:	2b00      	cmp	r3, #0
 800266c:	d050      	beq.n	8002710 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	685a      	ldr	r2, [r3, #4]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800267c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2201      	movs	r2, #1
 8002682:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	f003 0302 	and.w	r3, r3, #2
 800268c:	2b00      	cmp	r3, #0
 800268e:	d104      	bne.n	800269a <HAL_SPI_IRQHandler+0x17e>
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	2b00      	cmp	r3, #0
 8002698:	d034      	beq.n	8002704 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f022 0203 	bic.w	r2, r2, #3
 80026a8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d011      	beq.n	80026d6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b6:	4a18      	ldr	r2, [pc, #96]	; (8002718 <HAL_SPI_IRQHandler+0x1fc>)
 80026b8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026be:	4618      	mov	r0, r3
 80026c0:	f7fe fe8a 	bl	80013d8 <HAL_DMA_Abort_IT>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d005      	beq.n	80026d6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d016      	beq.n	800270c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026e2:	4a0d      	ldr	r2, [pc, #52]	; (8002718 <HAL_SPI_IRQHandler+0x1fc>)
 80026e4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026ea:	4618      	mov	r0, r3
 80026ec:	f7fe fe74 	bl	80013d8 <HAL_DMA_Abort_IT>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00a      	beq.n	800270c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026fa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8002702:	e003      	b.n	800270c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f000 f809 	bl	800271c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800270a:	e000      	b.n	800270e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800270c:	bf00      	nop
    return;
 800270e:	bf00      	nop
 8002710:	bf00      	nop
  }
}
 8002712:	3720      	adds	r7, #32
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}
 8002718:	08002731 	.word	0x08002731

0800271c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800271c:	b480      	push	{r7}
 800271e:	b083      	sub	sp, #12
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002724:	bf00      	nop
 8002726:	370c      	adds	r7, #12
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr

08002730 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800273c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2200      	movs	r2, #0
 8002742:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2200      	movs	r2, #0
 8002748:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800274a:	68f8      	ldr	r0, [r7, #12]
 800274c:	f7ff ffe6 	bl	800271c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002750:	bf00      	nop
 8002752:	3710      	adds	r7, #16
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <__errno>:
 8002758:	4b01      	ldr	r3, [pc, #4]	; (8002760 <__errno+0x8>)
 800275a:	6818      	ldr	r0, [r3, #0]
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	2000000c 	.word	0x2000000c

08002764 <__libc_init_array>:
 8002764:	b570      	push	{r4, r5, r6, lr}
 8002766:	4e0d      	ldr	r6, [pc, #52]	; (800279c <__libc_init_array+0x38>)
 8002768:	4c0d      	ldr	r4, [pc, #52]	; (80027a0 <__libc_init_array+0x3c>)
 800276a:	1ba4      	subs	r4, r4, r6
 800276c:	10a4      	asrs	r4, r4, #2
 800276e:	2500      	movs	r5, #0
 8002770:	42a5      	cmp	r5, r4
 8002772:	d109      	bne.n	8002788 <__libc_init_array+0x24>
 8002774:	4e0b      	ldr	r6, [pc, #44]	; (80027a4 <__libc_init_array+0x40>)
 8002776:	4c0c      	ldr	r4, [pc, #48]	; (80027a8 <__libc_init_array+0x44>)
 8002778:	f000 ff04 	bl	8003584 <_init>
 800277c:	1ba4      	subs	r4, r4, r6
 800277e:	10a4      	asrs	r4, r4, #2
 8002780:	2500      	movs	r5, #0
 8002782:	42a5      	cmp	r5, r4
 8002784:	d105      	bne.n	8002792 <__libc_init_array+0x2e>
 8002786:	bd70      	pop	{r4, r5, r6, pc}
 8002788:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800278c:	4798      	blx	r3
 800278e:	3501      	adds	r5, #1
 8002790:	e7ee      	b.n	8002770 <__libc_init_array+0xc>
 8002792:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002796:	4798      	blx	r3
 8002798:	3501      	adds	r5, #1
 800279a:	e7f2      	b.n	8002782 <__libc_init_array+0x1e>
 800279c:	080036f8 	.word	0x080036f8
 80027a0:	080036f8 	.word	0x080036f8
 80027a4:	080036f8 	.word	0x080036f8
 80027a8:	080036fc 	.word	0x080036fc

080027ac <memset>:
 80027ac:	4402      	add	r2, r0
 80027ae:	4603      	mov	r3, r0
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d100      	bne.n	80027b6 <memset+0xa>
 80027b4:	4770      	bx	lr
 80027b6:	f803 1b01 	strb.w	r1, [r3], #1
 80027ba:	e7f9      	b.n	80027b0 <memset+0x4>

080027bc <iprintf>:
 80027bc:	b40f      	push	{r0, r1, r2, r3}
 80027be:	4b0a      	ldr	r3, [pc, #40]	; (80027e8 <iprintf+0x2c>)
 80027c0:	b513      	push	{r0, r1, r4, lr}
 80027c2:	681c      	ldr	r4, [r3, #0]
 80027c4:	b124      	cbz	r4, 80027d0 <iprintf+0x14>
 80027c6:	69a3      	ldr	r3, [r4, #24]
 80027c8:	b913      	cbnz	r3, 80027d0 <iprintf+0x14>
 80027ca:	4620      	mov	r0, r4
 80027cc:	f000 f84e 	bl	800286c <__sinit>
 80027d0:	ab05      	add	r3, sp, #20
 80027d2:	9a04      	ldr	r2, [sp, #16]
 80027d4:	68a1      	ldr	r1, [r4, #8]
 80027d6:	9301      	str	r3, [sp, #4]
 80027d8:	4620      	mov	r0, r4
 80027da:	f000 f955 	bl	8002a88 <_vfiprintf_r>
 80027de:	b002      	add	sp, #8
 80027e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80027e4:	b004      	add	sp, #16
 80027e6:	4770      	bx	lr
 80027e8:	2000000c 	.word	0x2000000c

080027ec <std>:
 80027ec:	2300      	movs	r3, #0
 80027ee:	b510      	push	{r4, lr}
 80027f0:	4604      	mov	r4, r0
 80027f2:	e9c0 3300 	strd	r3, r3, [r0]
 80027f6:	6083      	str	r3, [r0, #8]
 80027f8:	8181      	strh	r1, [r0, #12]
 80027fa:	6643      	str	r3, [r0, #100]	; 0x64
 80027fc:	81c2      	strh	r2, [r0, #14]
 80027fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002802:	6183      	str	r3, [r0, #24]
 8002804:	4619      	mov	r1, r3
 8002806:	2208      	movs	r2, #8
 8002808:	305c      	adds	r0, #92	; 0x5c
 800280a:	f7ff ffcf 	bl	80027ac <memset>
 800280e:	4b05      	ldr	r3, [pc, #20]	; (8002824 <std+0x38>)
 8002810:	6263      	str	r3, [r4, #36]	; 0x24
 8002812:	4b05      	ldr	r3, [pc, #20]	; (8002828 <std+0x3c>)
 8002814:	62a3      	str	r3, [r4, #40]	; 0x28
 8002816:	4b05      	ldr	r3, [pc, #20]	; (800282c <std+0x40>)
 8002818:	62e3      	str	r3, [r4, #44]	; 0x2c
 800281a:	4b05      	ldr	r3, [pc, #20]	; (8002830 <std+0x44>)
 800281c:	6224      	str	r4, [r4, #32]
 800281e:	6323      	str	r3, [r4, #48]	; 0x30
 8002820:	bd10      	pop	{r4, pc}
 8002822:	bf00      	nop
 8002824:	08002fe5 	.word	0x08002fe5
 8002828:	08003007 	.word	0x08003007
 800282c:	0800303f 	.word	0x0800303f
 8002830:	08003063 	.word	0x08003063

08002834 <_cleanup_r>:
 8002834:	4901      	ldr	r1, [pc, #4]	; (800283c <_cleanup_r+0x8>)
 8002836:	f000 b885 	b.w	8002944 <_fwalk_reent>
 800283a:	bf00      	nop
 800283c:	0800333d 	.word	0x0800333d

08002840 <__sfmoreglue>:
 8002840:	b570      	push	{r4, r5, r6, lr}
 8002842:	1e4a      	subs	r2, r1, #1
 8002844:	2568      	movs	r5, #104	; 0x68
 8002846:	4355      	muls	r5, r2
 8002848:	460e      	mov	r6, r1
 800284a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800284e:	f000 f897 	bl	8002980 <_malloc_r>
 8002852:	4604      	mov	r4, r0
 8002854:	b140      	cbz	r0, 8002868 <__sfmoreglue+0x28>
 8002856:	2100      	movs	r1, #0
 8002858:	e9c0 1600 	strd	r1, r6, [r0]
 800285c:	300c      	adds	r0, #12
 800285e:	60a0      	str	r0, [r4, #8]
 8002860:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002864:	f7ff ffa2 	bl	80027ac <memset>
 8002868:	4620      	mov	r0, r4
 800286a:	bd70      	pop	{r4, r5, r6, pc}

0800286c <__sinit>:
 800286c:	6983      	ldr	r3, [r0, #24]
 800286e:	b510      	push	{r4, lr}
 8002870:	4604      	mov	r4, r0
 8002872:	bb33      	cbnz	r3, 80028c2 <__sinit+0x56>
 8002874:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8002878:	6503      	str	r3, [r0, #80]	; 0x50
 800287a:	4b12      	ldr	r3, [pc, #72]	; (80028c4 <__sinit+0x58>)
 800287c:	4a12      	ldr	r2, [pc, #72]	; (80028c8 <__sinit+0x5c>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	6282      	str	r2, [r0, #40]	; 0x28
 8002882:	4298      	cmp	r0, r3
 8002884:	bf04      	itt	eq
 8002886:	2301      	moveq	r3, #1
 8002888:	6183      	streq	r3, [r0, #24]
 800288a:	f000 f81f 	bl	80028cc <__sfp>
 800288e:	6060      	str	r0, [r4, #4]
 8002890:	4620      	mov	r0, r4
 8002892:	f000 f81b 	bl	80028cc <__sfp>
 8002896:	60a0      	str	r0, [r4, #8]
 8002898:	4620      	mov	r0, r4
 800289a:	f000 f817 	bl	80028cc <__sfp>
 800289e:	2200      	movs	r2, #0
 80028a0:	60e0      	str	r0, [r4, #12]
 80028a2:	2104      	movs	r1, #4
 80028a4:	6860      	ldr	r0, [r4, #4]
 80028a6:	f7ff ffa1 	bl	80027ec <std>
 80028aa:	2201      	movs	r2, #1
 80028ac:	2109      	movs	r1, #9
 80028ae:	68a0      	ldr	r0, [r4, #8]
 80028b0:	f7ff ff9c 	bl	80027ec <std>
 80028b4:	2202      	movs	r2, #2
 80028b6:	2112      	movs	r1, #18
 80028b8:	68e0      	ldr	r0, [r4, #12]
 80028ba:	f7ff ff97 	bl	80027ec <std>
 80028be:	2301      	movs	r3, #1
 80028c0:	61a3      	str	r3, [r4, #24]
 80028c2:	bd10      	pop	{r4, pc}
 80028c4:	08003658 	.word	0x08003658
 80028c8:	08002835 	.word	0x08002835

080028cc <__sfp>:
 80028cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028ce:	4b1b      	ldr	r3, [pc, #108]	; (800293c <__sfp+0x70>)
 80028d0:	681e      	ldr	r6, [r3, #0]
 80028d2:	69b3      	ldr	r3, [r6, #24]
 80028d4:	4607      	mov	r7, r0
 80028d6:	b913      	cbnz	r3, 80028de <__sfp+0x12>
 80028d8:	4630      	mov	r0, r6
 80028da:	f7ff ffc7 	bl	800286c <__sinit>
 80028de:	3648      	adds	r6, #72	; 0x48
 80028e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80028e4:	3b01      	subs	r3, #1
 80028e6:	d503      	bpl.n	80028f0 <__sfp+0x24>
 80028e8:	6833      	ldr	r3, [r6, #0]
 80028ea:	b133      	cbz	r3, 80028fa <__sfp+0x2e>
 80028ec:	6836      	ldr	r6, [r6, #0]
 80028ee:	e7f7      	b.n	80028e0 <__sfp+0x14>
 80028f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80028f4:	b16d      	cbz	r5, 8002912 <__sfp+0x46>
 80028f6:	3468      	adds	r4, #104	; 0x68
 80028f8:	e7f4      	b.n	80028e4 <__sfp+0x18>
 80028fa:	2104      	movs	r1, #4
 80028fc:	4638      	mov	r0, r7
 80028fe:	f7ff ff9f 	bl	8002840 <__sfmoreglue>
 8002902:	6030      	str	r0, [r6, #0]
 8002904:	2800      	cmp	r0, #0
 8002906:	d1f1      	bne.n	80028ec <__sfp+0x20>
 8002908:	230c      	movs	r3, #12
 800290a:	603b      	str	r3, [r7, #0]
 800290c:	4604      	mov	r4, r0
 800290e:	4620      	mov	r0, r4
 8002910:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002912:	4b0b      	ldr	r3, [pc, #44]	; (8002940 <__sfp+0x74>)
 8002914:	6665      	str	r5, [r4, #100]	; 0x64
 8002916:	e9c4 5500 	strd	r5, r5, [r4]
 800291a:	60a5      	str	r5, [r4, #8]
 800291c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8002920:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8002924:	2208      	movs	r2, #8
 8002926:	4629      	mov	r1, r5
 8002928:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800292c:	f7ff ff3e 	bl	80027ac <memset>
 8002930:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002934:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002938:	e7e9      	b.n	800290e <__sfp+0x42>
 800293a:	bf00      	nop
 800293c:	08003658 	.word	0x08003658
 8002940:	ffff0001 	.word	0xffff0001

08002944 <_fwalk_reent>:
 8002944:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002948:	4680      	mov	r8, r0
 800294a:	4689      	mov	r9, r1
 800294c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002950:	2600      	movs	r6, #0
 8002952:	b914      	cbnz	r4, 800295a <_fwalk_reent+0x16>
 8002954:	4630      	mov	r0, r6
 8002956:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800295a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800295e:	3f01      	subs	r7, #1
 8002960:	d501      	bpl.n	8002966 <_fwalk_reent+0x22>
 8002962:	6824      	ldr	r4, [r4, #0]
 8002964:	e7f5      	b.n	8002952 <_fwalk_reent+0xe>
 8002966:	89ab      	ldrh	r3, [r5, #12]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d907      	bls.n	800297c <_fwalk_reent+0x38>
 800296c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002970:	3301      	adds	r3, #1
 8002972:	d003      	beq.n	800297c <_fwalk_reent+0x38>
 8002974:	4629      	mov	r1, r5
 8002976:	4640      	mov	r0, r8
 8002978:	47c8      	blx	r9
 800297a:	4306      	orrs	r6, r0
 800297c:	3568      	adds	r5, #104	; 0x68
 800297e:	e7ee      	b.n	800295e <_fwalk_reent+0x1a>

08002980 <_malloc_r>:
 8002980:	b570      	push	{r4, r5, r6, lr}
 8002982:	1ccd      	adds	r5, r1, #3
 8002984:	f025 0503 	bic.w	r5, r5, #3
 8002988:	3508      	adds	r5, #8
 800298a:	2d0c      	cmp	r5, #12
 800298c:	bf38      	it	cc
 800298e:	250c      	movcc	r5, #12
 8002990:	2d00      	cmp	r5, #0
 8002992:	4606      	mov	r6, r0
 8002994:	db01      	blt.n	800299a <_malloc_r+0x1a>
 8002996:	42a9      	cmp	r1, r5
 8002998:	d903      	bls.n	80029a2 <_malloc_r+0x22>
 800299a:	230c      	movs	r3, #12
 800299c:	6033      	str	r3, [r6, #0]
 800299e:	2000      	movs	r0, #0
 80029a0:	bd70      	pop	{r4, r5, r6, pc}
 80029a2:	f000 fd6b 	bl	800347c <__malloc_lock>
 80029a6:	4a21      	ldr	r2, [pc, #132]	; (8002a2c <_malloc_r+0xac>)
 80029a8:	6814      	ldr	r4, [r2, #0]
 80029aa:	4621      	mov	r1, r4
 80029ac:	b991      	cbnz	r1, 80029d4 <_malloc_r+0x54>
 80029ae:	4c20      	ldr	r4, [pc, #128]	; (8002a30 <_malloc_r+0xb0>)
 80029b0:	6823      	ldr	r3, [r4, #0]
 80029b2:	b91b      	cbnz	r3, 80029bc <_malloc_r+0x3c>
 80029b4:	4630      	mov	r0, r6
 80029b6:	f000 fb05 	bl	8002fc4 <_sbrk_r>
 80029ba:	6020      	str	r0, [r4, #0]
 80029bc:	4629      	mov	r1, r5
 80029be:	4630      	mov	r0, r6
 80029c0:	f000 fb00 	bl	8002fc4 <_sbrk_r>
 80029c4:	1c43      	adds	r3, r0, #1
 80029c6:	d124      	bne.n	8002a12 <_malloc_r+0x92>
 80029c8:	230c      	movs	r3, #12
 80029ca:	6033      	str	r3, [r6, #0]
 80029cc:	4630      	mov	r0, r6
 80029ce:	f000 fd56 	bl	800347e <__malloc_unlock>
 80029d2:	e7e4      	b.n	800299e <_malloc_r+0x1e>
 80029d4:	680b      	ldr	r3, [r1, #0]
 80029d6:	1b5b      	subs	r3, r3, r5
 80029d8:	d418      	bmi.n	8002a0c <_malloc_r+0x8c>
 80029da:	2b0b      	cmp	r3, #11
 80029dc:	d90f      	bls.n	80029fe <_malloc_r+0x7e>
 80029de:	600b      	str	r3, [r1, #0]
 80029e0:	50cd      	str	r5, [r1, r3]
 80029e2:	18cc      	adds	r4, r1, r3
 80029e4:	4630      	mov	r0, r6
 80029e6:	f000 fd4a 	bl	800347e <__malloc_unlock>
 80029ea:	f104 000b 	add.w	r0, r4, #11
 80029ee:	1d23      	adds	r3, r4, #4
 80029f0:	f020 0007 	bic.w	r0, r0, #7
 80029f4:	1ac3      	subs	r3, r0, r3
 80029f6:	d0d3      	beq.n	80029a0 <_malloc_r+0x20>
 80029f8:	425a      	negs	r2, r3
 80029fa:	50e2      	str	r2, [r4, r3]
 80029fc:	e7d0      	b.n	80029a0 <_malloc_r+0x20>
 80029fe:	428c      	cmp	r4, r1
 8002a00:	684b      	ldr	r3, [r1, #4]
 8002a02:	bf16      	itet	ne
 8002a04:	6063      	strne	r3, [r4, #4]
 8002a06:	6013      	streq	r3, [r2, #0]
 8002a08:	460c      	movne	r4, r1
 8002a0a:	e7eb      	b.n	80029e4 <_malloc_r+0x64>
 8002a0c:	460c      	mov	r4, r1
 8002a0e:	6849      	ldr	r1, [r1, #4]
 8002a10:	e7cc      	b.n	80029ac <_malloc_r+0x2c>
 8002a12:	1cc4      	adds	r4, r0, #3
 8002a14:	f024 0403 	bic.w	r4, r4, #3
 8002a18:	42a0      	cmp	r0, r4
 8002a1a:	d005      	beq.n	8002a28 <_malloc_r+0xa8>
 8002a1c:	1a21      	subs	r1, r4, r0
 8002a1e:	4630      	mov	r0, r6
 8002a20:	f000 fad0 	bl	8002fc4 <_sbrk_r>
 8002a24:	3001      	adds	r0, #1
 8002a26:	d0cf      	beq.n	80029c8 <_malloc_r+0x48>
 8002a28:	6025      	str	r5, [r4, #0]
 8002a2a:	e7db      	b.n	80029e4 <_malloc_r+0x64>
 8002a2c:	20000184 	.word	0x20000184
 8002a30:	20000188 	.word	0x20000188

08002a34 <__sfputc_r>:
 8002a34:	6893      	ldr	r3, [r2, #8]
 8002a36:	3b01      	subs	r3, #1
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	b410      	push	{r4}
 8002a3c:	6093      	str	r3, [r2, #8]
 8002a3e:	da08      	bge.n	8002a52 <__sfputc_r+0x1e>
 8002a40:	6994      	ldr	r4, [r2, #24]
 8002a42:	42a3      	cmp	r3, r4
 8002a44:	db01      	blt.n	8002a4a <__sfputc_r+0x16>
 8002a46:	290a      	cmp	r1, #10
 8002a48:	d103      	bne.n	8002a52 <__sfputc_r+0x1e>
 8002a4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002a4e:	f000 bb0d 	b.w	800306c <__swbuf_r>
 8002a52:	6813      	ldr	r3, [r2, #0]
 8002a54:	1c58      	adds	r0, r3, #1
 8002a56:	6010      	str	r0, [r2, #0]
 8002a58:	7019      	strb	r1, [r3, #0]
 8002a5a:	4608      	mov	r0, r1
 8002a5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002a60:	4770      	bx	lr

08002a62 <__sfputs_r>:
 8002a62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a64:	4606      	mov	r6, r0
 8002a66:	460f      	mov	r7, r1
 8002a68:	4614      	mov	r4, r2
 8002a6a:	18d5      	adds	r5, r2, r3
 8002a6c:	42ac      	cmp	r4, r5
 8002a6e:	d101      	bne.n	8002a74 <__sfputs_r+0x12>
 8002a70:	2000      	movs	r0, #0
 8002a72:	e007      	b.n	8002a84 <__sfputs_r+0x22>
 8002a74:	463a      	mov	r2, r7
 8002a76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a7a:	4630      	mov	r0, r6
 8002a7c:	f7ff ffda 	bl	8002a34 <__sfputc_r>
 8002a80:	1c43      	adds	r3, r0, #1
 8002a82:	d1f3      	bne.n	8002a6c <__sfputs_r+0xa>
 8002a84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002a88 <_vfiprintf_r>:
 8002a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a8c:	460c      	mov	r4, r1
 8002a8e:	b09d      	sub	sp, #116	; 0x74
 8002a90:	4617      	mov	r7, r2
 8002a92:	461d      	mov	r5, r3
 8002a94:	4606      	mov	r6, r0
 8002a96:	b118      	cbz	r0, 8002aa0 <_vfiprintf_r+0x18>
 8002a98:	6983      	ldr	r3, [r0, #24]
 8002a9a:	b90b      	cbnz	r3, 8002aa0 <_vfiprintf_r+0x18>
 8002a9c:	f7ff fee6 	bl	800286c <__sinit>
 8002aa0:	4b7c      	ldr	r3, [pc, #496]	; (8002c94 <_vfiprintf_r+0x20c>)
 8002aa2:	429c      	cmp	r4, r3
 8002aa4:	d158      	bne.n	8002b58 <_vfiprintf_r+0xd0>
 8002aa6:	6874      	ldr	r4, [r6, #4]
 8002aa8:	89a3      	ldrh	r3, [r4, #12]
 8002aaa:	0718      	lsls	r0, r3, #28
 8002aac:	d55e      	bpl.n	8002b6c <_vfiprintf_r+0xe4>
 8002aae:	6923      	ldr	r3, [r4, #16]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d05b      	beq.n	8002b6c <_vfiprintf_r+0xe4>
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	9309      	str	r3, [sp, #36]	; 0x24
 8002ab8:	2320      	movs	r3, #32
 8002aba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002abe:	2330      	movs	r3, #48	; 0x30
 8002ac0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002ac4:	9503      	str	r5, [sp, #12]
 8002ac6:	f04f 0b01 	mov.w	fp, #1
 8002aca:	46b8      	mov	r8, r7
 8002acc:	4645      	mov	r5, r8
 8002ace:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002ad2:	b10b      	cbz	r3, 8002ad8 <_vfiprintf_r+0x50>
 8002ad4:	2b25      	cmp	r3, #37	; 0x25
 8002ad6:	d154      	bne.n	8002b82 <_vfiprintf_r+0xfa>
 8002ad8:	ebb8 0a07 	subs.w	sl, r8, r7
 8002adc:	d00b      	beq.n	8002af6 <_vfiprintf_r+0x6e>
 8002ade:	4653      	mov	r3, sl
 8002ae0:	463a      	mov	r2, r7
 8002ae2:	4621      	mov	r1, r4
 8002ae4:	4630      	mov	r0, r6
 8002ae6:	f7ff ffbc 	bl	8002a62 <__sfputs_r>
 8002aea:	3001      	adds	r0, #1
 8002aec:	f000 80c2 	beq.w	8002c74 <_vfiprintf_r+0x1ec>
 8002af0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002af2:	4453      	add	r3, sl
 8002af4:	9309      	str	r3, [sp, #36]	; 0x24
 8002af6:	f898 3000 	ldrb.w	r3, [r8]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	f000 80ba 	beq.w	8002c74 <_vfiprintf_r+0x1ec>
 8002b00:	2300      	movs	r3, #0
 8002b02:	f04f 32ff 	mov.w	r2, #4294967295
 8002b06:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002b0a:	9304      	str	r3, [sp, #16]
 8002b0c:	9307      	str	r3, [sp, #28]
 8002b0e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002b12:	931a      	str	r3, [sp, #104]	; 0x68
 8002b14:	46a8      	mov	r8, r5
 8002b16:	2205      	movs	r2, #5
 8002b18:	f818 1b01 	ldrb.w	r1, [r8], #1
 8002b1c:	485e      	ldr	r0, [pc, #376]	; (8002c98 <_vfiprintf_r+0x210>)
 8002b1e:	f7fd fb57 	bl	80001d0 <memchr>
 8002b22:	9b04      	ldr	r3, [sp, #16]
 8002b24:	bb78      	cbnz	r0, 8002b86 <_vfiprintf_r+0xfe>
 8002b26:	06d9      	lsls	r1, r3, #27
 8002b28:	bf44      	itt	mi
 8002b2a:	2220      	movmi	r2, #32
 8002b2c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002b30:	071a      	lsls	r2, r3, #28
 8002b32:	bf44      	itt	mi
 8002b34:	222b      	movmi	r2, #43	; 0x2b
 8002b36:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002b3a:	782a      	ldrb	r2, [r5, #0]
 8002b3c:	2a2a      	cmp	r2, #42	; 0x2a
 8002b3e:	d02a      	beq.n	8002b96 <_vfiprintf_r+0x10e>
 8002b40:	9a07      	ldr	r2, [sp, #28]
 8002b42:	46a8      	mov	r8, r5
 8002b44:	2000      	movs	r0, #0
 8002b46:	250a      	movs	r5, #10
 8002b48:	4641      	mov	r1, r8
 8002b4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002b4e:	3b30      	subs	r3, #48	; 0x30
 8002b50:	2b09      	cmp	r3, #9
 8002b52:	d969      	bls.n	8002c28 <_vfiprintf_r+0x1a0>
 8002b54:	b360      	cbz	r0, 8002bb0 <_vfiprintf_r+0x128>
 8002b56:	e024      	b.n	8002ba2 <_vfiprintf_r+0x11a>
 8002b58:	4b50      	ldr	r3, [pc, #320]	; (8002c9c <_vfiprintf_r+0x214>)
 8002b5a:	429c      	cmp	r4, r3
 8002b5c:	d101      	bne.n	8002b62 <_vfiprintf_r+0xda>
 8002b5e:	68b4      	ldr	r4, [r6, #8]
 8002b60:	e7a2      	b.n	8002aa8 <_vfiprintf_r+0x20>
 8002b62:	4b4f      	ldr	r3, [pc, #316]	; (8002ca0 <_vfiprintf_r+0x218>)
 8002b64:	429c      	cmp	r4, r3
 8002b66:	bf08      	it	eq
 8002b68:	68f4      	ldreq	r4, [r6, #12]
 8002b6a:	e79d      	b.n	8002aa8 <_vfiprintf_r+0x20>
 8002b6c:	4621      	mov	r1, r4
 8002b6e:	4630      	mov	r0, r6
 8002b70:	f000 fae0 	bl	8003134 <__swsetup_r>
 8002b74:	2800      	cmp	r0, #0
 8002b76:	d09d      	beq.n	8002ab4 <_vfiprintf_r+0x2c>
 8002b78:	f04f 30ff 	mov.w	r0, #4294967295
 8002b7c:	b01d      	add	sp, #116	; 0x74
 8002b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b82:	46a8      	mov	r8, r5
 8002b84:	e7a2      	b.n	8002acc <_vfiprintf_r+0x44>
 8002b86:	4a44      	ldr	r2, [pc, #272]	; (8002c98 <_vfiprintf_r+0x210>)
 8002b88:	1a80      	subs	r0, r0, r2
 8002b8a:	fa0b f000 	lsl.w	r0, fp, r0
 8002b8e:	4318      	orrs	r0, r3
 8002b90:	9004      	str	r0, [sp, #16]
 8002b92:	4645      	mov	r5, r8
 8002b94:	e7be      	b.n	8002b14 <_vfiprintf_r+0x8c>
 8002b96:	9a03      	ldr	r2, [sp, #12]
 8002b98:	1d11      	adds	r1, r2, #4
 8002b9a:	6812      	ldr	r2, [r2, #0]
 8002b9c:	9103      	str	r1, [sp, #12]
 8002b9e:	2a00      	cmp	r2, #0
 8002ba0:	db01      	blt.n	8002ba6 <_vfiprintf_r+0x11e>
 8002ba2:	9207      	str	r2, [sp, #28]
 8002ba4:	e004      	b.n	8002bb0 <_vfiprintf_r+0x128>
 8002ba6:	4252      	negs	r2, r2
 8002ba8:	f043 0302 	orr.w	r3, r3, #2
 8002bac:	9207      	str	r2, [sp, #28]
 8002bae:	9304      	str	r3, [sp, #16]
 8002bb0:	f898 3000 	ldrb.w	r3, [r8]
 8002bb4:	2b2e      	cmp	r3, #46	; 0x2e
 8002bb6:	d10e      	bne.n	8002bd6 <_vfiprintf_r+0x14e>
 8002bb8:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002bbc:	2b2a      	cmp	r3, #42	; 0x2a
 8002bbe:	d138      	bne.n	8002c32 <_vfiprintf_r+0x1aa>
 8002bc0:	9b03      	ldr	r3, [sp, #12]
 8002bc2:	1d1a      	adds	r2, r3, #4
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	9203      	str	r2, [sp, #12]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	bfb8      	it	lt
 8002bcc:	f04f 33ff 	movlt.w	r3, #4294967295
 8002bd0:	f108 0802 	add.w	r8, r8, #2
 8002bd4:	9305      	str	r3, [sp, #20]
 8002bd6:	4d33      	ldr	r5, [pc, #204]	; (8002ca4 <_vfiprintf_r+0x21c>)
 8002bd8:	f898 1000 	ldrb.w	r1, [r8]
 8002bdc:	2203      	movs	r2, #3
 8002bde:	4628      	mov	r0, r5
 8002be0:	f7fd faf6 	bl	80001d0 <memchr>
 8002be4:	b140      	cbz	r0, 8002bf8 <_vfiprintf_r+0x170>
 8002be6:	2340      	movs	r3, #64	; 0x40
 8002be8:	1b40      	subs	r0, r0, r5
 8002bea:	fa03 f000 	lsl.w	r0, r3, r0
 8002bee:	9b04      	ldr	r3, [sp, #16]
 8002bf0:	4303      	orrs	r3, r0
 8002bf2:	f108 0801 	add.w	r8, r8, #1
 8002bf6:	9304      	str	r3, [sp, #16]
 8002bf8:	f898 1000 	ldrb.w	r1, [r8]
 8002bfc:	482a      	ldr	r0, [pc, #168]	; (8002ca8 <_vfiprintf_r+0x220>)
 8002bfe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002c02:	2206      	movs	r2, #6
 8002c04:	f108 0701 	add.w	r7, r8, #1
 8002c08:	f7fd fae2 	bl	80001d0 <memchr>
 8002c0c:	2800      	cmp	r0, #0
 8002c0e:	d037      	beq.n	8002c80 <_vfiprintf_r+0x1f8>
 8002c10:	4b26      	ldr	r3, [pc, #152]	; (8002cac <_vfiprintf_r+0x224>)
 8002c12:	bb1b      	cbnz	r3, 8002c5c <_vfiprintf_r+0x1d4>
 8002c14:	9b03      	ldr	r3, [sp, #12]
 8002c16:	3307      	adds	r3, #7
 8002c18:	f023 0307 	bic.w	r3, r3, #7
 8002c1c:	3308      	adds	r3, #8
 8002c1e:	9303      	str	r3, [sp, #12]
 8002c20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002c22:	444b      	add	r3, r9
 8002c24:	9309      	str	r3, [sp, #36]	; 0x24
 8002c26:	e750      	b.n	8002aca <_vfiprintf_r+0x42>
 8002c28:	fb05 3202 	mla	r2, r5, r2, r3
 8002c2c:	2001      	movs	r0, #1
 8002c2e:	4688      	mov	r8, r1
 8002c30:	e78a      	b.n	8002b48 <_vfiprintf_r+0xc0>
 8002c32:	2300      	movs	r3, #0
 8002c34:	f108 0801 	add.w	r8, r8, #1
 8002c38:	9305      	str	r3, [sp, #20]
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	250a      	movs	r5, #10
 8002c3e:	4640      	mov	r0, r8
 8002c40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002c44:	3a30      	subs	r2, #48	; 0x30
 8002c46:	2a09      	cmp	r2, #9
 8002c48:	d903      	bls.n	8002c52 <_vfiprintf_r+0x1ca>
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d0c3      	beq.n	8002bd6 <_vfiprintf_r+0x14e>
 8002c4e:	9105      	str	r1, [sp, #20]
 8002c50:	e7c1      	b.n	8002bd6 <_vfiprintf_r+0x14e>
 8002c52:	fb05 2101 	mla	r1, r5, r1, r2
 8002c56:	2301      	movs	r3, #1
 8002c58:	4680      	mov	r8, r0
 8002c5a:	e7f0      	b.n	8002c3e <_vfiprintf_r+0x1b6>
 8002c5c:	ab03      	add	r3, sp, #12
 8002c5e:	9300      	str	r3, [sp, #0]
 8002c60:	4622      	mov	r2, r4
 8002c62:	4b13      	ldr	r3, [pc, #76]	; (8002cb0 <_vfiprintf_r+0x228>)
 8002c64:	a904      	add	r1, sp, #16
 8002c66:	4630      	mov	r0, r6
 8002c68:	f3af 8000 	nop.w
 8002c6c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002c70:	4681      	mov	r9, r0
 8002c72:	d1d5      	bne.n	8002c20 <_vfiprintf_r+0x198>
 8002c74:	89a3      	ldrh	r3, [r4, #12]
 8002c76:	065b      	lsls	r3, r3, #25
 8002c78:	f53f af7e 	bmi.w	8002b78 <_vfiprintf_r+0xf0>
 8002c7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002c7e:	e77d      	b.n	8002b7c <_vfiprintf_r+0xf4>
 8002c80:	ab03      	add	r3, sp, #12
 8002c82:	9300      	str	r3, [sp, #0]
 8002c84:	4622      	mov	r2, r4
 8002c86:	4b0a      	ldr	r3, [pc, #40]	; (8002cb0 <_vfiprintf_r+0x228>)
 8002c88:	a904      	add	r1, sp, #16
 8002c8a:	4630      	mov	r0, r6
 8002c8c:	f000 f888 	bl	8002da0 <_printf_i>
 8002c90:	e7ec      	b.n	8002c6c <_vfiprintf_r+0x1e4>
 8002c92:	bf00      	nop
 8002c94:	0800367c 	.word	0x0800367c
 8002c98:	080036bc 	.word	0x080036bc
 8002c9c:	0800369c 	.word	0x0800369c
 8002ca0:	0800365c 	.word	0x0800365c
 8002ca4:	080036c2 	.word	0x080036c2
 8002ca8:	080036c6 	.word	0x080036c6
 8002cac:	00000000 	.word	0x00000000
 8002cb0:	08002a63 	.word	0x08002a63

08002cb4 <_printf_common>:
 8002cb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002cb8:	4691      	mov	r9, r2
 8002cba:	461f      	mov	r7, r3
 8002cbc:	688a      	ldr	r2, [r1, #8]
 8002cbe:	690b      	ldr	r3, [r1, #16]
 8002cc0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	bfb8      	it	lt
 8002cc8:	4613      	movlt	r3, r2
 8002cca:	f8c9 3000 	str.w	r3, [r9]
 8002cce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002cd2:	4606      	mov	r6, r0
 8002cd4:	460c      	mov	r4, r1
 8002cd6:	b112      	cbz	r2, 8002cde <_printf_common+0x2a>
 8002cd8:	3301      	adds	r3, #1
 8002cda:	f8c9 3000 	str.w	r3, [r9]
 8002cde:	6823      	ldr	r3, [r4, #0]
 8002ce0:	0699      	lsls	r1, r3, #26
 8002ce2:	bf42      	ittt	mi
 8002ce4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002ce8:	3302      	addmi	r3, #2
 8002cea:	f8c9 3000 	strmi.w	r3, [r9]
 8002cee:	6825      	ldr	r5, [r4, #0]
 8002cf0:	f015 0506 	ands.w	r5, r5, #6
 8002cf4:	d107      	bne.n	8002d06 <_printf_common+0x52>
 8002cf6:	f104 0a19 	add.w	sl, r4, #25
 8002cfa:	68e3      	ldr	r3, [r4, #12]
 8002cfc:	f8d9 2000 	ldr.w	r2, [r9]
 8002d00:	1a9b      	subs	r3, r3, r2
 8002d02:	42ab      	cmp	r3, r5
 8002d04:	dc28      	bgt.n	8002d58 <_printf_common+0xa4>
 8002d06:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002d0a:	6822      	ldr	r2, [r4, #0]
 8002d0c:	3300      	adds	r3, #0
 8002d0e:	bf18      	it	ne
 8002d10:	2301      	movne	r3, #1
 8002d12:	0692      	lsls	r2, r2, #26
 8002d14:	d42d      	bmi.n	8002d72 <_printf_common+0xbe>
 8002d16:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002d1a:	4639      	mov	r1, r7
 8002d1c:	4630      	mov	r0, r6
 8002d1e:	47c0      	blx	r8
 8002d20:	3001      	adds	r0, #1
 8002d22:	d020      	beq.n	8002d66 <_printf_common+0xb2>
 8002d24:	6823      	ldr	r3, [r4, #0]
 8002d26:	68e5      	ldr	r5, [r4, #12]
 8002d28:	f8d9 2000 	ldr.w	r2, [r9]
 8002d2c:	f003 0306 	and.w	r3, r3, #6
 8002d30:	2b04      	cmp	r3, #4
 8002d32:	bf08      	it	eq
 8002d34:	1aad      	subeq	r5, r5, r2
 8002d36:	68a3      	ldr	r3, [r4, #8]
 8002d38:	6922      	ldr	r2, [r4, #16]
 8002d3a:	bf0c      	ite	eq
 8002d3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002d40:	2500      	movne	r5, #0
 8002d42:	4293      	cmp	r3, r2
 8002d44:	bfc4      	itt	gt
 8002d46:	1a9b      	subgt	r3, r3, r2
 8002d48:	18ed      	addgt	r5, r5, r3
 8002d4a:	f04f 0900 	mov.w	r9, #0
 8002d4e:	341a      	adds	r4, #26
 8002d50:	454d      	cmp	r5, r9
 8002d52:	d11a      	bne.n	8002d8a <_printf_common+0xd6>
 8002d54:	2000      	movs	r0, #0
 8002d56:	e008      	b.n	8002d6a <_printf_common+0xb6>
 8002d58:	2301      	movs	r3, #1
 8002d5a:	4652      	mov	r2, sl
 8002d5c:	4639      	mov	r1, r7
 8002d5e:	4630      	mov	r0, r6
 8002d60:	47c0      	blx	r8
 8002d62:	3001      	adds	r0, #1
 8002d64:	d103      	bne.n	8002d6e <_printf_common+0xba>
 8002d66:	f04f 30ff 	mov.w	r0, #4294967295
 8002d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d6e:	3501      	adds	r5, #1
 8002d70:	e7c3      	b.n	8002cfa <_printf_common+0x46>
 8002d72:	18e1      	adds	r1, r4, r3
 8002d74:	1c5a      	adds	r2, r3, #1
 8002d76:	2030      	movs	r0, #48	; 0x30
 8002d78:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002d7c:	4422      	add	r2, r4
 8002d7e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002d82:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002d86:	3302      	adds	r3, #2
 8002d88:	e7c5      	b.n	8002d16 <_printf_common+0x62>
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	4622      	mov	r2, r4
 8002d8e:	4639      	mov	r1, r7
 8002d90:	4630      	mov	r0, r6
 8002d92:	47c0      	blx	r8
 8002d94:	3001      	adds	r0, #1
 8002d96:	d0e6      	beq.n	8002d66 <_printf_common+0xb2>
 8002d98:	f109 0901 	add.w	r9, r9, #1
 8002d9c:	e7d8      	b.n	8002d50 <_printf_common+0x9c>
	...

08002da0 <_printf_i>:
 8002da0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002da4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002da8:	460c      	mov	r4, r1
 8002daa:	7e09      	ldrb	r1, [r1, #24]
 8002dac:	b085      	sub	sp, #20
 8002dae:	296e      	cmp	r1, #110	; 0x6e
 8002db0:	4617      	mov	r7, r2
 8002db2:	4606      	mov	r6, r0
 8002db4:	4698      	mov	r8, r3
 8002db6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002db8:	f000 80b3 	beq.w	8002f22 <_printf_i+0x182>
 8002dbc:	d822      	bhi.n	8002e04 <_printf_i+0x64>
 8002dbe:	2963      	cmp	r1, #99	; 0x63
 8002dc0:	d036      	beq.n	8002e30 <_printf_i+0x90>
 8002dc2:	d80a      	bhi.n	8002dda <_printf_i+0x3a>
 8002dc4:	2900      	cmp	r1, #0
 8002dc6:	f000 80b9 	beq.w	8002f3c <_printf_i+0x19c>
 8002dca:	2958      	cmp	r1, #88	; 0x58
 8002dcc:	f000 8083 	beq.w	8002ed6 <_printf_i+0x136>
 8002dd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002dd4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002dd8:	e032      	b.n	8002e40 <_printf_i+0xa0>
 8002dda:	2964      	cmp	r1, #100	; 0x64
 8002ddc:	d001      	beq.n	8002de2 <_printf_i+0x42>
 8002dde:	2969      	cmp	r1, #105	; 0x69
 8002de0:	d1f6      	bne.n	8002dd0 <_printf_i+0x30>
 8002de2:	6820      	ldr	r0, [r4, #0]
 8002de4:	6813      	ldr	r3, [r2, #0]
 8002de6:	0605      	lsls	r5, r0, #24
 8002de8:	f103 0104 	add.w	r1, r3, #4
 8002dec:	d52a      	bpl.n	8002e44 <_printf_i+0xa4>
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	6011      	str	r1, [r2, #0]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	da03      	bge.n	8002dfe <_printf_i+0x5e>
 8002df6:	222d      	movs	r2, #45	; 0x2d
 8002df8:	425b      	negs	r3, r3
 8002dfa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002dfe:	486f      	ldr	r0, [pc, #444]	; (8002fbc <_printf_i+0x21c>)
 8002e00:	220a      	movs	r2, #10
 8002e02:	e039      	b.n	8002e78 <_printf_i+0xd8>
 8002e04:	2973      	cmp	r1, #115	; 0x73
 8002e06:	f000 809d 	beq.w	8002f44 <_printf_i+0x1a4>
 8002e0a:	d808      	bhi.n	8002e1e <_printf_i+0x7e>
 8002e0c:	296f      	cmp	r1, #111	; 0x6f
 8002e0e:	d020      	beq.n	8002e52 <_printf_i+0xb2>
 8002e10:	2970      	cmp	r1, #112	; 0x70
 8002e12:	d1dd      	bne.n	8002dd0 <_printf_i+0x30>
 8002e14:	6823      	ldr	r3, [r4, #0]
 8002e16:	f043 0320 	orr.w	r3, r3, #32
 8002e1a:	6023      	str	r3, [r4, #0]
 8002e1c:	e003      	b.n	8002e26 <_printf_i+0x86>
 8002e1e:	2975      	cmp	r1, #117	; 0x75
 8002e20:	d017      	beq.n	8002e52 <_printf_i+0xb2>
 8002e22:	2978      	cmp	r1, #120	; 0x78
 8002e24:	d1d4      	bne.n	8002dd0 <_printf_i+0x30>
 8002e26:	2378      	movs	r3, #120	; 0x78
 8002e28:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002e2c:	4864      	ldr	r0, [pc, #400]	; (8002fc0 <_printf_i+0x220>)
 8002e2e:	e055      	b.n	8002edc <_printf_i+0x13c>
 8002e30:	6813      	ldr	r3, [r2, #0]
 8002e32:	1d19      	adds	r1, r3, #4
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	6011      	str	r1, [r2, #0]
 8002e38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002e3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002e40:	2301      	movs	r3, #1
 8002e42:	e08c      	b.n	8002f5e <_printf_i+0x1be>
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	6011      	str	r1, [r2, #0]
 8002e48:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002e4c:	bf18      	it	ne
 8002e4e:	b21b      	sxthne	r3, r3
 8002e50:	e7cf      	b.n	8002df2 <_printf_i+0x52>
 8002e52:	6813      	ldr	r3, [r2, #0]
 8002e54:	6825      	ldr	r5, [r4, #0]
 8002e56:	1d18      	adds	r0, r3, #4
 8002e58:	6010      	str	r0, [r2, #0]
 8002e5a:	0628      	lsls	r0, r5, #24
 8002e5c:	d501      	bpl.n	8002e62 <_printf_i+0xc2>
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	e002      	b.n	8002e68 <_printf_i+0xc8>
 8002e62:	0668      	lsls	r0, r5, #25
 8002e64:	d5fb      	bpl.n	8002e5e <_printf_i+0xbe>
 8002e66:	881b      	ldrh	r3, [r3, #0]
 8002e68:	4854      	ldr	r0, [pc, #336]	; (8002fbc <_printf_i+0x21c>)
 8002e6a:	296f      	cmp	r1, #111	; 0x6f
 8002e6c:	bf14      	ite	ne
 8002e6e:	220a      	movne	r2, #10
 8002e70:	2208      	moveq	r2, #8
 8002e72:	2100      	movs	r1, #0
 8002e74:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002e78:	6865      	ldr	r5, [r4, #4]
 8002e7a:	60a5      	str	r5, [r4, #8]
 8002e7c:	2d00      	cmp	r5, #0
 8002e7e:	f2c0 8095 	blt.w	8002fac <_printf_i+0x20c>
 8002e82:	6821      	ldr	r1, [r4, #0]
 8002e84:	f021 0104 	bic.w	r1, r1, #4
 8002e88:	6021      	str	r1, [r4, #0]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d13d      	bne.n	8002f0a <_printf_i+0x16a>
 8002e8e:	2d00      	cmp	r5, #0
 8002e90:	f040 808e 	bne.w	8002fb0 <_printf_i+0x210>
 8002e94:	4665      	mov	r5, ip
 8002e96:	2a08      	cmp	r2, #8
 8002e98:	d10b      	bne.n	8002eb2 <_printf_i+0x112>
 8002e9a:	6823      	ldr	r3, [r4, #0]
 8002e9c:	07db      	lsls	r3, r3, #31
 8002e9e:	d508      	bpl.n	8002eb2 <_printf_i+0x112>
 8002ea0:	6923      	ldr	r3, [r4, #16]
 8002ea2:	6862      	ldr	r2, [r4, #4]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	bfde      	ittt	le
 8002ea8:	2330      	movle	r3, #48	; 0x30
 8002eaa:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002eae:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002eb2:	ebac 0305 	sub.w	r3, ip, r5
 8002eb6:	6123      	str	r3, [r4, #16]
 8002eb8:	f8cd 8000 	str.w	r8, [sp]
 8002ebc:	463b      	mov	r3, r7
 8002ebe:	aa03      	add	r2, sp, #12
 8002ec0:	4621      	mov	r1, r4
 8002ec2:	4630      	mov	r0, r6
 8002ec4:	f7ff fef6 	bl	8002cb4 <_printf_common>
 8002ec8:	3001      	adds	r0, #1
 8002eca:	d14d      	bne.n	8002f68 <_printf_i+0x1c8>
 8002ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ed0:	b005      	add	sp, #20
 8002ed2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002ed6:	4839      	ldr	r0, [pc, #228]	; (8002fbc <_printf_i+0x21c>)
 8002ed8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002edc:	6813      	ldr	r3, [r2, #0]
 8002ede:	6821      	ldr	r1, [r4, #0]
 8002ee0:	1d1d      	adds	r5, r3, #4
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	6015      	str	r5, [r2, #0]
 8002ee6:	060a      	lsls	r2, r1, #24
 8002ee8:	d50b      	bpl.n	8002f02 <_printf_i+0x162>
 8002eea:	07ca      	lsls	r2, r1, #31
 8002eec:	bf44      	itt	mi
 8002eee:	f041 0120 	orrmi.w	r1, r1, #32
 8002ef2:	6021      	strmi	r1, [r4, #0]
 8002ef4:	b91b      	cbnz	r3, 8002efe <_printf_i+0x15e>
 8002ef6:	6822      	ldr	r2, [r4, #0]
 8002ef8:	f022 0220 	bic.w	r2, r2, #32
 8002efc:	6022      	str	r2, [r4, #0]
 8002efe:	2210      	movs	r2, #16
 8002f00:	e7b7      	b.n	8002e72 <_printf_i+0xd2>
 8002f02:	064d      	lsls	r5, r1, #25
 8002f04:	bf48      	it	mi
 8002f06:	b29b      	uxthmi	r3, r3
 8002f08:	e7ef      	b.n	8002eea <_printf_i+0x14a>
 8002f0a:	4665      	mov	r5, ip
 8002f0c:	fbb3 f1f2 	udiv	r1, r3, r2
 8002f10:	fb02 3311 	mls	r3, r2, r1, r3
 8002f14:	5cc3      	ldrb	r3, [r0, r3]
 8002f16:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002f1a:	460b      	mov	r3, r1
 8002f1c:	2900      	cmp	r1, #0
 8002f1e:	d1f5      	bne.n	8002f0c <_printf_i+0x16c>
 8002f20:	e7b9      	b.n	8002e96 <_printf_i+0xf6>
 8002f22:	6813      	ldr	r3, [r2, #0]
 8002f24:	6825      	ldr	r5, [r4, #0]
 8002f26:	6961      	ldr	r1, [r4, #20]
 8002f28:	1d18      	adds	r0, r3, #4
 8002f2a:	6010      	str	r0, [r2, #0]
 8002f2c:	0628      	lsls	r0, r5, #24
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	d501      	bpl.n	8002f36 <_printf_i+0x196>
 8002f32:	6019      	str	r1, [r3, #0]
 8002f34:	e002      	b.n	8002f3c <_printf_i+0x19c>
 8002f36:	066a      	lsls	r2, r5, #25
 8002f38:	d5fb      	bpl.n	8002f32 <_printf_i+0x192>
 8002f3a:	8019      	strh	r1, [r3, #0]
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	6123      	str	r3, [r4, #16]
 8002f40:	4665      	mov	r5, ip
 8002f42:	e7b9      	b.n	8002eb8 <_printf_i+0x118>
 8002f44:	6813      	ldr	r3, [r2, #0]
 8002f46:	1d19      	adds	r1, r3, #4
 8002f48:	6011      	str	r1, [r2, #0]
 8002f4a:	681d      	ldr	r5, [r3, #0]
 8002f4c:	6862      	ldr	r2, [r4, #4]
 8002f4e:	2100      	movs	r1, #0
 8002f50:	4628      	mov	r0, r5
 8002f52:	f7fd f93d 	bl	80001d0 <memchr>
 8002f56:	b108      	cbz	r0, 8002f5c <_printf_i+0x1bc>
 8002f58:	1b40      	subs	r0, r0, r5
 8002f5a:	6060      	str	r0, [r4, #4]
 8002f5c:	6863      	ldr	r3, [r4, #4]
 8002f5e:	6123      	str	r3, [r4, #16]
 8002f60:	2300      	movs	r3, #0
 8002f62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f66:	e7a7      	b.n	8002eb8 <_printf_i+0x118>
 8002f68:	6923      	ldr	r3, [r4, #16]
 8002f6a:	462a      	mov	r2, r5
 8002f6c:	4639      	mov	r1, r7
 8002f6e:	4630      	mov	r0, r6
 8002f70:	47c0      	blx	r8
 8002f72:	3001      	adds	r0, #1
 8002f74:	d0aa      	beq.n	8002ecc <_printf_i+0x12c>
 8002f76:	6823      	ldr	r3, [r4, #0]
 8002f78:	079b      	lsls	r3, r3, #30
 8002f7a:	d413      	bmi.n	8002fa4 <_printf_i+0x204>
 8002f7c:	68e0      	ldr	r0, [r4, #12]
 8002f7e:	9b03      	ldr	r3, [sp, #12]
 8002f80:	4298      	cmp	r0, r3
 8002f82:	bfb8      	it	lt
 8002f84:	4618      	movlt	r0, r3
 8002f86:	e7a3      	b.n	8002ed0 <_printf_i+0x130>
 8002f88:	2301      	movs	r3, #1
 8002f8a:	464a      	mov	r2, r9
 8002f8c:	4639      	mov	r1, r7
 8002f8e:	4630      	mov	r0, r6
 8002f90:	47c0      	blx	r8
 8002f92:	3001      	adds	r0, #1
 8002f94:	d09a      	beq.n	8002ecc <_printf_i+0x12c>
 8002f96:	3501      	adds	r5, #1
 8002f98:	68e3      	ldr	r3, [r4, #12]
 8002f9a:	9a03      	ldr	r2, [sp, #12]
 8002f9c:	1a9b      	subs	r3, r3, r2
 8002f9e:	42ab      	cmp	r3, r5
 8002fa0:	dcf2      	bgt.n	8002f88 <_printf_i+0x1e8>
 8002fa2:	e7eb      	b.n	8002f7c <_printf_i+0x1dc>
 8002fa4:	2500      	movs	r5, #0
 8002fa6:	f104 0919 	add.w	r9, r4, #25
 8002faa:	e7f5      	b.n	8002f98 <_printf_i+0x1f8>
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d1ac      	bne.n	8002f0a <_printf_i+0x16a>
 8002fb0:	7803      	ldrb	r3, [r0, #0]
 8002fb2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002fb6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002fba:	e76c      	b.n	8002e96 <_printf_i+0xf6>
 8002fbc:	080036cd 	.word	0x080036cd
 8002fc0:	080036de 	.word	0x080036de

08002fc4 <_sbrk_r>:
 8002fc4:	b538      	push	{r3, r4, r5, lr}
 8002fc6:	4c06      	ldr	r4, [pc, #24]	; (8002fe0 <_sbrk_r+0x1c>)
 8002fc8:	2300      	movs	r3, #0
 8002fca:	4605      	mov	r5, r0
 8002fcc:	4608      	mov	r0, r1
 8002fce:	6023      	str	r3, [r4, #0]
 8002fd0:	f7fd ff10 	bl	8000df4 <_sbrk>
 8002fd4:	1c43      	adds	r3, r0, #1
 8002fd6:	d102      	bne.n	8002fde <_sbrk_r+0x1a>
 8002fd8:	6823      	ldr	r3, [r4, #0]
 8002fda:	b103      	cbz	r3, 8002fde <_sbrk_r+0x1a>
 8002fdc:	602b      	str	r3, [r5, #0]
 8002fde:	bd38      	pop	{r3, r4, r5, pc}
 8002fe0:	200002a8 	.word	0x200002a8

08002fe4 <__sread>:
 8002fe4:	b510      	push	{r4, lr}
 8002fe6:	460c      	mov	r4, r1
 8002fe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fec:	f000 fa96 	bl	800351c <_read_r>
 8002ff0:	2800      	cmp	r0, #0
 8002ff2:	bfab      	itete	ge
 8002ff4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002ff6:	89a3      	ldrhlt	r3, [r4, #12]
 8002ff8:	181b      	addge	r3, r3, r0
 8002ffa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002ffe:	bfac      	ite	ge
 8003000:	6563      	strge	r3, [r4, #84]	; 0x54
 8003002:	81a3      	strhlt	r3, [r4, #12]
 8003004:	bd10      	pop	{r4, pc}

08003006 <__swrite>:
 8003006:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800300a:	461f      	mov	r7, r3
 800300c:	898b      	ldrh	r3, [r1, #12]
 800300e:	05db      	lsls	r3, r3, #23
 8003010:	4605      	mov	r5, r0
 8003012:	460c      	mov	r4, r1
 8003014:	4616      	mov	r6, r2
 8003016:	d505      	bpl.n	8003024 <__swrite+0x1e>
 8003018:	2302      	movs	r3, #2
 800301a:	2200      	movs	r2, #0
 800301c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003020:	f000 f9b6 	bl	8003390 <_lseek_r>
 8003024:	89a3      	ldrh	r3, [r4, #12]
 8003026:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800302a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800302e:	81a3      	strh	r3, [r4, #12]
 8003030:	4632      	mov	r2, r6
 8003032:	463b      	mov	r3, r7
 8003034:	4628      	mov	r0, r5
 8003036:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800303a:	f000 b869 	b.w	8003110 <_write_r>

0800303e <__sseek>:
 800303e:	b510      	push	{r4, lr}
 8003040:	460c      	mov	r4, r1
 8003042:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003046:	f000 f9a3 	bl	8003390 <_lseek_r>
 800304a:	1c43      	adds	r3, r0, #1
 800304c:	89a3      	ldrh	r3, [r4, #12]
 800304e:	bf15      	itete	ne
 8003050:	6560      	strne	r0, [r4, #84]	; 0x54
 8003052:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003056:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800305a:	81a3      	strheq	r3, [r4, #12]
 800305c:	bf18      	it	ne
 800305e:	81a3      	strhne	r3, [r4, #12]
 8003060:	bd10      	pop	{r4, pc}

08003062 <__sclose>:
 8003062:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003066:	f000 b8d3 	b.w	8003210 <_close_r>
	...

0800306c <__swbuf_r>:
 800306c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800306e:	460e      	mov	r6, r1
 8003070:	4614      	mov	r4, r2
 8003072:	4605      	mov	r5, r0
 8003074:	b118      	cbz	r0, 800307e <__swbuf_r+0x12>
 8003076:	6983      	ldr	r3, [r0, #24]
 8003078:	b90b      	cbnz	r3, 800307e <__swbuf_r+0x12>
 800307a:	f7ff fbf7 	bl	800286c <__sinit>
 800307e:	4b21      	ldr	r3, [pc, #132]	; (8003104 <__swbuf_r+0x98>)
 8003080:	429c      	cmp	r4, r3
 8003082:	d12a      	bne.n	80030da <__swbuf_r+0x6e>
 8003084:	686c      	ldr	r4, [r5, #4]
 8003086:	69a3      	ldr	r3, [r4, #24]
 8003088:	60a3      	str	r3, [r4, #8]
 800308a:	89a3      	ldrh	r3, [r4, #12]
 800308c:	071a      	lsls	r2, r3, #28
 800308e:	d52e      	bpl.n	80030ee <__swbuf_r+0x82>
 8003090:	6923      	ldr	r3, [r4, #16]
 8003092:	b363      	cbz	r3, 80030ee <__swbuf_r+0x82>
 8003094:	6923      	ldr	r3, [r4, #16]
 8003096:	6820      	ldr	r0, [r4, #0]
 8003098:	1ac0      	subs	r0, r0, r3
 800309a:	6963      	ldr	r3, [r4, #20]
 800309c:	b2f6      	uxtb	r6, r6
 800309e:	4283      	cmp	r3, r0
 80030a0:	4637      	mov	r7, r6
 80030a2:	dc04      	bgt.n	80030ae <__swbuf_r+0x42>
 80030a4:	4621      	mov	r1, r4
 80030a6:	4628      	mov	r0, r5
 80030a8:	f000 f948 	bl	800333c <_fflush_r>
 80030ac:	bb28      	cbnz	r0, 80030fa <__swbuf_r+0x8e>
 80030ae:	68a3      	ldr	r3, [r4, #8]
 80030b0:	3b01      	subs	r3, #1
 80030b2:	60a3      	str	r3, [r4, #8]
 80030b4:	6823      	ldr	r3, [r4, #0]
 80030b6:	1c5a      	adds	r2, r3, #1
 80030b8:	6022      	str	r2, [r4, #0]
 80030ba:	701e      	strb	r6, [r3, #0]
 80030bc:	6963      	ldr	r3, [r4, #20]
 80030be:	3001      	adds	r0, #1
 80030c0:	4283      	cmp	r3, r0
 80030c2:	d004      	beq.n	80030ce <__swbuf_r+0x62>
 80030c4:	89a3      	ldrh	r3, [r4, #12]
 80030c6:	07db      	lsls	r3, r3, #31
 80030c8:	d519      	bpl.n	80030fe <__swbuf_r+0x92>
 80030ca:	2e0a      	cmp	r6, #10
 80030cc:	d117      	bne.n	80030fe <__swbuf_r+0x92>
 80030ce:	4621      	mov	r1, r4
 80030d0:	4628      	mov	r0, r5
 80030d2:	f000 f933 	bl	800333c <_fflush_r>
 80030d6:	b190      	cbz	r0, 80030fe <__swbuf_r+0x92>
 80030d8:	e00f      	b.n	80030fa <__swbuf_r+0x8e>
 80030da:	4b0b      	ldr	r3, [pc, #44]	; (8003108 <__swbuf_r+0x9c>)
 80030dc:	429c      	cmp	r4, r3
 80030de:	d101      	bne.n	80030e4 <__swbuf_r+0x78>
 80030e0:	68ac      	ldr	r4, [r5, #8]
 80030e2:	e7d0      	b.n	8003086 <__swbuf_r+0x1a>
 80030e4:	4b09      	ldr	r3, [pc, #36]	; (800310c <__swbuf_r+0xa0>)
 80030e6:	429c      	cmp	r4, r3
 80030e8:	bf08      	it	eq
 80030ea:	68ec      	ldreq	r4, [r5, #12]
 80030ec:	e7cb      	b.n	8003086 <__swbuf_r+0x1a>
 80030ee:	4621      	mov	r1, r4
 80030f0:	4628      	mov	r0, r5
 80030f2:	f000 f81f 	bl	8003134 <__swsetup_r>
 80030f6:	2800      	cmp	r0, #0
 80030f8:	d0cc      	beq.n	8003094 <__swbuf_r+0x28>
 80030fa:	f04f 37ff 	mov.w	r7, #4294967295
 80030fe:	4638      	mov	r0, r7
 8003100:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003102:	bf00      	nop
 8003104:	0800367c 	.word	0x0800367c
 8003108:	0800369c 	.word	0x0800369c
 800310c:	0800365c 	.word	0x0800365c

08003110 <_write_r>:
 8003110:	b538      	push	{r3, r4, r5, lr}
 8003112:	4c07      	ldr	r4, [pc, #28]	; (8003130 <_write_r+0x20>)
 8003114:	4605      	mov	r5, r0
 8003116:	4608      	mov	r0, r1
 8003118:	4611      	mov	r1, r2
 800311a:	2200      	movs	r2, #0
 800311c:	6022      	str	r2, [r4, #0]
 800311e:	461a      	mov	r2, r3
 8003120:	f7fd fe17 	bl	8000d52 <_write>
 8003124:	1c43      	adds	r3, r0, #1
 8003126:	d102      	bne.n	800312e <_write_r+0x1e>
 8003128:	6823      	ldr	r3, [r4, #0]
 800312a:	b103      	cbz	r3, 800312e <_write_r+0x1e>
 800312c:	602b      	str	r3, [r5, #0]
 800312e:	bd38      	pop	{r3, r4, r5, pc}
 8003130:	200002a8 	.word	0x200002a8

08003134 <__swsetup_r>:
 8003134:	4b32      	ldr	r3, [pc, #200]	; (8003200 <__swsetup_r+0xcc>)
 8003136:	b570      	push	{r4, r5, r6, lr}
 8003138:	681d      	ldr	r5, [r3, #0]
 800313a:	4606      	mov	r6, r0
 800313c:	460c      	mov	r4, r1
 800313e:	b125      	cbz	r5, 800314a <__swsetup_r+0x16>
 8003140:	69ab      	ldr	r3, [r5, #24]
 8003142:	b913      	cbnz	r3, 800314a <__swsetup_r+0x16>
 8003144:	4628      	mov	r0, r5
 8003146:	f7ff fb91 	bl	800286c <__sinit>
 800314a:	4b2e      	ldr	r3, [pc, #184]	; (8003204 <__swsetup_r+0xd0>)
 800314c:	429c      	cmp	r4, r3
 800314e:	d10f      	bne.n	8003170 <__swsetup_r+0x3c>
 8003150:	686c      	ldr	r4, [r5, #4]
 8003152:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003156:	b29a      	uxth	r2, r3
 8003158:	0715      	lsls	r5, r2, #28
 800315a:	d42c      	bmi.n	80031b6 <__swsetup_r+0x82>
 800315c:	06d0      	lsls	r0, r2, #27
 800315e:	d411      	bmi.n	8003184 <__swsetup_r+0x50>
 8003160:	2209      	movs	r2, #9
 8003162:	6032      	str	r2, [r6, #0]
 8003164:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003168:	81a3      	strh	r3, [r4, #12]
 800316a:	f04f 30ff 	mov.w	r0, #4294967295
 800316e:	e03e      	b.n	80031ee <__swsetup_r+0xba>
 8003170:	4b25      	ldr	r3, [pc, #148]	; (8003208 <__swsetup_r+0xd4>)
 8003172:	429c      	cmp	r4, r3
 8003174:	d101      	bne.n	800317a <__swsetup_r+0x46>
 8003176:	68ac      	ldr	r4, [r5, #8]
 8003178:	e7eb      	b.n	8003152 <__swsetup_r+0x1e>
 800317a:	4b24      	ldr	r3, [pc, #144]	; (800320c <__swsetup_r+0xd8>)
 800317c:	429c      	cmp	r4, r3
 800317e:	bf08      	it	eq
 8003180:	68ec      	ldreq	r4, [r5, #12]
 8003182:	e7e6      	b.n	8003152 <__swsetup_r+0x1e>
 8003184:	0751      	lsls	r1, r2, #29
 8003186:	d512      	bpl.n	80031ae <__swsetup_r+0x7a>
 8003188:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800318a:	b141      	cbz	r1, 800319e <__swsetup_r+0x6a>
 800318c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003190:	4299      	cmp	r1, r3
 8003192:	d002      	beq.n	800319a <__swsetup_r+0x66>
 8003194:	4630      	mov	r0, r6
 8003196:	f000 f973 	bl	8003480 <_free_r>
 800319a:	2300      	movs	r3, #0
 800319c:	6363      	str	r3, [r4, #52]	; 0x34
 800319e:	89a3      	ldrh	r3, [r4, #12]
 80031a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80031a4:	81a3      	strh	r3, [r4, #12]
 80031a6:	2300      	movs	r3, #0
 80031a8:	6063      	str	r3, [r4, #4]
 80031aa:	6923      	ldr	r3, [r4, #16]
 80031ac:	6023      	str	r3, [r4, #0]
 80031ae:	89a3      	ldrh	r3, [r4, #12]
 80031b0:	f043 0308 	orr.w	r3, r3, #8
 80031b4:	81a3      	strh	r3, [r4, #12]
 80031b6:	6923      	ldr	r3, [r4, #16]
 80031b8:	b94b      	cbnz	r3, 80031ce <__swsetup_r+0x9a>
 80031ba:	89a3      	ldrh	r3, [r4, #12]
 80031bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80031c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031c4:	d003      	beq.n	80031ce <__swsetup_r+0x9a>
 80031c6:	4621      	mov	r1, r4
 80031c8:	4630      	mov	r0, r6
 80031ca:	f000 f917 	bl	80033fc <__smakebuf_r>
 80031ce:	89a2      	ldrh	r2, [r4, #12]
 80031d0:	f012 0301 	ands.w	r3, r2, #1
 80031d4:	d00c      	beq.n	80031f0 <__swsetup_r+0xbc>
 80031d6:	2300      	movs	r3, #0
 80031d8:	60a3      	str	r3, [r4, #8]
 80031da:	6963      	ldr	r3, [r4, #20]
 80031dc:	425b      	negs	r3, r3
 80031de:	61a3      	str	r3, [r4, #24]
 80031e0:	6923      	ldr	r3, [r4, #16]
 80031e2:	b953      	cbnz	r3, 80031fa <__swsetup_r+0xc6>
 80031e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80031e8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80031ec:	d1ba      	bne.n	8003164 <__swsetup_r+0x30>
 80031ee:	bd70      	pop	{r4, r5, r6, pc}
 80031f0:	0792      	lsls	r2, r2, #30
 80031f2:	bf58      	it	pl
 80031f4:	6963      	ldrpl	r3, [r4, #20]
 80031f6:	60a3      	str	r3, [r4, #8]
 80031f8:	e7f2      	b.n	80031e0 <__swsetup_r+0xac>
 80031fa:	2000      	movs	r0, #0
 80031fc:	e7f7      	b.n	80031ee <__swsetup_r+0xba>
 80031fe:	bf00      	nop
 8003200:	2000000c 	.word	0x2000000c
 8003204:	0800367c 	.word	0x0800367c
 8003208:	0800369c 	.word	0x0800369c
 800320c:	0800365c 	.word	0x0800365c

08003210 <_close_r>:
 8003210:	b538      	push	{r3, r4, r5, lr}
 8003212:	4c06      	ldr	r4, [pc, #24]	; (800322c <_close_r+0x1c>)
 8003214:	2300      	movs	r3, #0
 8003216:	4605      	mov	r5, r0
 8003218:	4608      	mov	r0, r1
 800321a:	6023      	str	r3, [r4, #0]
 800321c:	f7fd fdb5 	bl	8000d8a <_close>
 8003220:	1c43      	adds	r3, r0, #1
 8003222:	d102      	bne.n	800322a <_close_r+0x1a>
 8003224:	6823      	ldr	r3, [r4, #0]
 8003226:	b103      	cbz	r3, 800322a <_close_r+0x1a>
 8003228:	602b      	str	r3, [r5, #0]
 800322a:	bd38      	pop	{r3, r4, r5, pc}
 800322c:	200002a8 	.word	0x200002a8

08003230 <__sflush_r>:
 8003230:	898a      	ldrh	r2, [r1, #12]
 8003232:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003236:	4605      	mov	r5, r0
 8003238:	0710      	lsls	r0, r2, #28
 800323a:	460c      	mov	r4, r1
 800323c:	d458      	bmi.n	80032f0 <__sflush_r+0xc0>
 800323e:	684b      	ldr	r3, [r1, #4]
 8003240:	2b00      	cmp	r3, #0
 8003242:	dc05      	bgt.n	8003250 <__sflush_r+0x20>
 8003244:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003246:	2b00      	cmp	r3, #0
 8003248:	dc02      	bgt.n	8003250 <__sflush_r+0x20>
 800324a:	2000      	movs	r0, #0
 800324c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003250:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003252:	2e00      	cmp	r6, #0
 8003254:	d0f9      	beq.n	800324a <__sflush_r+0x1a>
 8003256:	2300      	movs	r3, #0
 8003258:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800325c:	682f      	ldr	r7, [r5, #0]
 800325e:	6a21      	ldr	r1, [r4, #32]
 8003260:	602b      	str	r3, [r5, #0]
 8003262:	d032      	beq.n	80032ca <__sflush_r+0x9a>
 8003264:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003266:	89a3      	ldrh	r3, [r4, #12]
 8003268:	075a      	lsls	r2, r3, #29
 800326a:	d505      	bpl.n	8003278 <__sflush_r+0x48>
 800326c:	6863      	ldr	r3, [r4, #4]
 800326e:	1ac0      	subs	r0, r0, r3
 8003270:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003272:	b10b      	cbz	r3, 8003278 <__sflush_r+0x48>
 8003274:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003276:	1ac0      	subs	r0, r0, r3
 8003278:	2300      	movs	r3, #0
 800327a:	4602      	mov	r2, r0
 800327c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800327e:	6a21      	ldr	r1, [r4, #32]
 8003280:	4628      	mov	r0, r5
 8003282:	47b0      	blx	r6
 8003284:	1c43      	adds	r3, r0, #1
 8003286:	89a3      	ldrh	r3, [r4, #12]
 8003288:	d106      	bne.n	8003298 <__sflush_r+0x68>
 800328a:	6829      	ldr	r1, [r5, #0]
 800328c:	291d      	cmp	r1, #29
 800328e:	d848      	bhi.n	8003322 <__sflush_r+0xf2>
 8003290:	4a29      	ldr	r2, [pc, #164]	; (8003338 <__sflush_r+0x108>)
 8003292:	40ca      	lsrs	r2, r1
 8003294:	07d6      	lsls	r6, r2, #31
 8003296:	d544      	bpl.n	8003322 <__sflush_r+0xf2>
 8003298:	2200      	movs	r2, #0
 800329a:	6062      	str	r2, [r4, #4]
 800329c:	04d9      	lsls	r1, r3, #19
 800329e:	6922      	ldr	r2, [r4, #16]
 80032a0:	6022      	str	r2, [r4, #0]
 80032a2:	d504      	bpl.n	80032ae <__sflush_r+0x7e>
 80032a4:	1c42      	adds	r2, r0, #1
 80032a6:	d101      	bne.n	80032ac <__sflush_r+0x7c>
 80032a8:	682b      	ldr	r3, [r5, #0]
 80032aa:	b903      	cbnz	r3, 80032ae <__sflush_r+0x7e>
 80032ac:	6560      	str	r0, [r4, #84]	; 0x54
 80032ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80032b0:	602f      	str	r7, [r5, #0]
 80032b2:	2900      	cmp	r1, #0
 80032b4:	d0c9      	beq.n	800324a <__sflush_r+0x1a>
 80032b6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80032ba:	4299      	cmp	r1, r3
 80032bc:	d002      	beq.n	80032c4 <__sflush_r+0x94>
 80032be:	4628      	mov	r0, r5
 80032c0:	f000 f8de 	bl	8003480 <_free_r>
 80032c4:	2000      	movs	r0, #0
 80032c6:	6360      	str	r0, [r4, #52]	; 0x34
 80032c8:	e7c0      	b.n	800324c <__sflush_r+0x1c>
 80032ca:	2301      	movs	r3, #1
 80032cc:	4628      	mov	r0, r5
 80032ce:	47b0      	blx	r6
 80032d0:	1c41      	adds	r1, r0, #1
 80032d2:	d1c8      	bne.n	8003266 <__sflush_r+0x36>
 80032d4:	682b      	ldr	r3, [r5, #0]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d0c5      	beq.n	8003266 <__sflush_r+0x36>
 80032da:	2b1d      	cmp	r3, #29
 80032dc:	d001      	beq.n	80032e2 <__sflush_r+0xb2>
 80032de:	2b16      	cmp	r3, #22
 80032e0:	d101      	bne.n	80032e6 <__sflush_r+0xb6>
 80032e2:	602f      	str	r7, [r5, #0]
 80032e4:	e7b1      	b.n	800324a <__sflush_r+0x1a>
 80032e6:	89a3      	ldrh	r3, [r4, #12]
 80032e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032ec:	81a3      	strh	r3, [r4, #12]
 80032ee:	e7ad      	b.n	800324c <__sflush_r+0x1c>
 80032f0:	690f      	ldr	r7, [r1, #16]
 80032f2:	2f00      	cmp	r7, #0
 80032f4:	d0a9      	beq.n	800324a <__sflush_r+0x1a>
 80032f6:	0793      	lsls	r3, r2, #30
 80032f8:	680e      	ldr	r6, [r1, #0]
 80032fa:	bf08      	it	eq
 80032fc:	694b      	ldreq	r3, [r1, #20]
 80032fe:	600f      	str	r7, [r1, #0]
 8003300:	bf18      	it	ne
 8003302:	2300      	movne	r3, #0
 8003304:	eba6 0807 	sub.w	r8, r6, r7
 8003308:	608b      	str	r3, [r1, #8]
 800330a:	f1b8 0f00 	cmp.w	r8, #0
 800330e:	dd9c      	ble.n	800324a <__sflush_r+0x1a>
 8003310:	4643      	mov	r3, r8
 8003312:	463a      	mov	r2, r7
 8003314:	6a21      	ldr	r1, [r4, #32]
 8003316:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003318:	4628      	mov	r0, r5
 800331a:	47b0      	blx	r6
 800331c:	2800      	cmp	r0, #0
 800331e:	dc06      	bgt.n	800332e <__sflush_r+0xfe>
 8003320:	89a3      	ldrh	r3, [r4, #12]
 8003322:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003326:	81a3      	strh	r3, [r4, #12]
 8003328:	f04f 30ff 	mov.w	r0, #4294967295
 800332c:	e78e      	b.n	800324c <__sflush_r+0x1c>
 800332e:	4407      	add	r7, r0
 8003330:	eba8 0800 	sub.w	r8, r8, r0
 8003334:	e7e9      	b.n	800330a <__sflush_r+0xda>
 8003336:	bf00      	nop
 8003338:	20400001 	.word	0x20400001

0800333c <_fflush_r>:
 800333c:	b538      	push	{r3, r4, r5, lr}
 800333e:	690b      	ldr	r3, [r1, #16]
 8003340:	4605      	mov	r5, r0
 8003342:	460c      	mov	r4, r1
 8003344:	b1db      	cbz	r3, 800337e <_fflush_r+0x42>
 8003346:	b118      	cbz	r0, 8003350 <_fflush_r+0x14>
 8003348:	6983      	ldr	r3, [r0, #24]
 800334a:	b90b      	cbnz	r3, 8003350 <_fflush_r+0x14>
 800334c:	f7ff fa8e 	bl	800286c <__sinit>
 8003350:	4b0c      	ldr	r3, [pc, #48]	; (8003384 <_fflush_r+0x48>)
 8003352:	429c      	cmp	r4, r3
 8003354:	d109      	bne.n	800336a <_fflush_r+0x2e>
 8003356:	686c      	ldr	r4, [r5, #4]
 8003358:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800335c:	b17b      	cbz	r3, 800337e <_fflush_r+0x42>
 800335e:	4621      	mov	r1, r4
 8003360:	4628      	mov	r0, r5
 8003362:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003366:	f7ff bf63 	b.w	8003230 <__sflush_r>
 800336a:	4b07      	ldr	r3, [pc, #28]	; (8003388 <_fflush_r+0x4c>)
 800336c:	429c      	cmp	r4, r3
 800336e:	d101      	bne.n	8003374 <_fflush_r+0x38>
 8003370:	68ac      	ldr	r4, [r5, #8]
 8003372:	e7f1      	b.n	8003358 <_fflush_r+0x1c>
 8003374:	4b05      	ldr	r3, [pc, #20]	; (800338c <_fflush_r+0x50>)
 8003376:	429c      	cmp	r4, r3
 8003378:	bf08      	it	eq
 800337a:	68ec      	ldreq	r4, [r5, #12]
 800337c:	e7ec      	b.n	8003358 <_fflush_r+0x1c>
 800337e:	2000      	movs	r0, #0
 8003380:	bd38      	pop	{r3, r4, r5, pc}
 8003382:	bf00      	nop
 8003384:	0800367c 	.word	0x0800367c
 8003388:	0800369c 	.word	0x0800369c
 800338c:	0800365c 	.word	0x0800365c

08003390 <_lseek_r>:
 8003390:	b538      	push	{r3, r4, r5, lr}
 8003392:	4c07      	ldr	r4, [pc, #28]	; (80033b0 <_lseek_r+0x20>)
 8003394:	4605      	mov	r5, r0
 8003396:	4608      	mov	r0, r1
 8003398:	4611      	mov	r1, r2
 800339a:	2200      	movs	r2, #0
 800339c:	6022      	str	r2, [r4, #0]
 800339e:	461a      	mov	r2, r3
 80033a0:	f7fd fd1a 	bl	8000dd8 <_lseek>
 80033a4:	1c43      	adds	r3, r0, #1
 80033a6:	d102      	bne.n	80033ae <_lseek_r+0x1e>
 80033a8:	6823      	ldr	r3, [r4, #0]
 80033aa:	b103      	cbz	r3, 80033ae <_lseek_r+0x1e>
 80033ac:	602b      	str	r3, [r5, #0]
 80033ae:	bd38      	pop	{r3, r4, r5, pc}
 80033b0:	200002a8 	.word	0x200002a8

080033b4 <__swhatbuf_r>:
 80033b4:	b570      	push	{r4, r5, r6, lr}
 80033b6:	460e      	mov	r6, r1
 80033b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033bc:	2900      	cmp	r1, #0
 80033be:	b096      	sub	sp, #88	; 0x58
 80033c0:	4614      	mov	r4, r2
 80033c2:	461d      	mov	r5, r3
 80033c4:	da07      	bge.n	80033d6 <__swhatbuf_r+0x22>
 80033c6:	2300      	movs	r3, #0
 80033c8:	602b      	str	r3, [r5, #0]
 80033ca:	89b3      	ldrh	r3, [r6, #12]
 80033cc:	061a      	lsls	r2, r3, #24
 80033ce:	d410      	bmi.n	80033f2 <__swhatbuf_r+0x3e>
 80033d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033d4:	e00e      	b.n	80033f4 <__swhatbuf_r+0x40>
 80033d6:	466a      	mov	r2, sp
 80033d8:	f000 f8b2 	bl	8003540 <_fstat_r>
 80033dc:	2800      	cmp	r0, #0
 80033de:	dbf2      	blt.n	80033c6 <__swhatbuf_r+0x12>
 80033e0:	9a01      	ldr	r2, [sp, #4]
 80033e2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80033e6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80033ea:	425a      	negs	r2, r3
 80033ec:	415a      	adcs	r2, r3
 80033ee:	602a      	str	r2, [r5, #0]
 80033f0:	e7ee      	b.n	80033d0 <__swhatbuf_r+0x1c>
 80033f2:	2340      	movs	r3, #64	; 0x40
 80033f4:	2000      	movs	r0, #0
 80033f6:	6023      	str	r3, [r4, #0]
 80033f8:	b016      	add	sp, #88	; 0x58
 80033fa:	bd70      	pop	{r4, r5, r6, pc}

080033fc <__smakebuf_r>:
 80033fc:	898b      	ldrh	r3, [r1, #12]
 80033fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003400:	079d      	lsls	r5, r3, #30
 8003402:	4606      	mov	r6, r0
 8003404:	460c      	mov	r4, r1
 8003406:	d507      	bpl.n	8003418 <__smakebuf_r+0x1c>
 8003408:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800340c:	6023      	str	r3, [r4, #0]
 800340e:	6123      	str	r3, [r4, #16]
 8003410:	2301      	movs	r3, #1
 8003412:	6163      	str	r3, [r4, #20]
 8003414:	b002      	add	sp, #8
 8003416:	bd70      	pop	{r4, r5, r6, pc}
 8003418:	ab01      	add	r3, sp, #4
 800341a:	466a      	mov	r2, sp
 800341c:	f7ff ffca 	bl	80033b4 <__swhatbuf_r>
 8003420:	9900      	ldr	r1, [sp, #0]
 8003422:	4605      	mov	r5, r0
 8003424:	4630      	mov	r0, r6
 8003426:	f7ff faab 	bl	8002980 <_malloc_r>
 800342a:	b948      	cbnz	r0, 8003440 <__smakebuf_r+0x44>
 800342c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003430:	059a      	lsls	r2, r3, #22
 8003432:	d4ef      	bmi.n	8003414 <__smakebuf_r+0x18>
 8003434:	f023 0303 	bic.w	r3, r3, #3
 8003438:	f043 0302 	orr.w	r3, r3, #2
 800343c:	81a3      	strh	r3, [r4, #12]
 800343e:	e7e3      	b.n	8003408 <__smakebuf_r+0xc>
 8003440:	4b0d      	ldr	r3, [pc, #52]	; (8003478 <__smakebuf_r+0x7c>)
 8003442:	62b3      	str	r3, [r6, #40]	; 0x28
 8003444:	89a3      	ldrh	r3, [r4, #12]
 8003446:	6020      	str	r0, [r4, #0]
 8003448:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800344c:	81a3      	strh	r3, [r4, #12]
 800344e:	9b00      	ldr	r3, [sp, #0]
 8003450:	6163      	str	r3, [r4, #20]
 8003452:	9b01      	ldr	r3, [sp, #4]
 8003454:	6120      	str	r0, [r4, #16]
 8003456:	b15b      	cbz	r3, 8003470 <__smakebuf_r+0x74>
 8003458:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800345c:	4630      	mov	r0, r6
 800345e:	f000 f881 	bl	8003564 <_isatty_r>
 8003462:	b128      	cbz	r0, 8003470 <__smakebuf_r+0x74>
 8003464:	89a3      	ldrh	r3, [r4, #12]
 8003466:	f023 0303 	bic.w	r3, r3, #3
 800346a:	f043 0301 	orr.w	r3, r3, #1
 800346e:	81a3      	strh	r3, [r4, #12]
 8003470:	89a3      	ldrh	r3, [r4, #12]
 8003472:	431d      	orrs	r5, r3
 8003474:	81a5      	strh	r5, [r4, #12]
 8003476:	e7cd      	b.n	8003414 <__smakebuf_r+0x18>
 8003478:	08002835 	.word	0x08002835

0800347c <__malloc_lock>:
 800347c:	4770      	bx	lr

0800347e <__malloc_unlock>:
 800347e:	4770      	bx	lr

08003480 <_free_r>:
 8003480:	b538      	push	{r3, r4, r5, lr}
 8003482:	4605      	mov	r5, r0
 8003484:	2900      	cmp	r1, #0
 8003486:	d045      	beq.n	8003514 <_free_r+0x94>
 8003488:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800348c:	1f0c      	subs	r4, r1, #4
 800348e:	2b00      	cmp	r3, #0
 8003490:	bfb8      	it	lt
 8003492:	18e4      	addlt	r4, r4, r3
 8003494:	f7ff fff2 	bl	800347c <__malloc_lock>
 8003498:	4a1f      	ldr	r2, [pc, #124]	; (8003518 <_free_r+0x98>)
 800349a:	6813      	ldr	r3, [r2, #0]
 800349c:	4610      	mov	r0, r2
 800349e:	b933      	cbnz	r3, 80034ae <_free_r+0x2e>
 80034a0:	6063      	str	r3, [r4, #4]
 80034a2:	6014      	str	r4, [r2, #0]
 80034a4:	4628      	mov	r0, r5
 80034a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80034aa:	f7ff bfe8 	b.w	800347e <__malloc_unlock>
 80034ae:	42a3      	cmp	r3, r4
 80034b0:	d90c      	bls.n	80034cc <_free_r+0x4c>
 80034b2:	6821      	ldr	r1, [r4, #0]
 80034b4:	1862      	adds	r2, r4, r1
 80034b6:	4293      	cmp	r3, r2
 80034b8:	bf04      	itt	eq
 80034ba:	681a      	ldreq	r2, [r3, #0]
 80034bc:	685b      	ldreq	r3, [r3, #4]
 80034be:	6063      	str	r3, [r4, #4]
 80034c0:	bf04      	itt	eq
 80034c2:	1852      	addeq	r2, r2, r1
 80034c4:	6022      	streq	r2, [r4, #0]
 80034c6:	6004      	str	r4, [r0, #0]
 80034c8:	e7ec      	b.n	80034a4 <_free_r+0x24>
 80034ca:	4613      	mov	r3, r2
 80034cc:	685a      	ldr	r2, [r3, #4]
 80034ce:	b10a      	cbz	r2, 80034d4 <_free_r+0x54>
 80034d0:	42a2      	cmp	r2, r4
 80034d2:	d9fa      	bls.n	80034ca <_free_r+0x4a>
 80034d4:	6819      	ldr	r1, [r3, #0]
 80034d6:	1858      	adds	r0, r3, r1
 80034d8:	42a0      	cmp	r0, r4
 80034da:	d10b      	bne.n	80034f4 <_free_r+0x74>
 80034dc:	6820      	ldr	r0, [r4, #0]
 80034de:	4401      	add	r1, r0
 80034e0:	1858      	adds	r0, r3, r1
 80034e2:	4282      	cmp	r2, r0
 80034e4:	6019      	str	r1, [r3, #0]
 80034e6:	d1dd      	bne.n	80034a4 <_free_r+0x24>
 80034e8:	6810      	ldr	r0, [r2, #0]
 80034ea:	6852      	ldr	r2, [r2, #4]
 80034ec:	605a      	str	r2, [r3, #4]
 80034ee:	4401      	add	r1, r0
 80034f0:	6019      	str	r1, [r3, #0]
 80034f2:	e7d7      	b.n	80034a4 <_free_r+0x24>
 80034f4:	d902      	bls.n	80034fc <_free_r+0x7c>
 80034f6:	230c      	movs	r3, #12
 80034f8:	602b      	str	r3, [r5, #0]
 80034fa:	e7d3      	b.n	80034a4 <_free_r+0x24>
 80034fc:	6820      	ldr	r0, [r4, #0]
 80034fe:	1821      	adds	r1, r4, r0
 8003500:	428a      	cmp	r2, r1
 8003502:	bf04      	itt	eq
 8003504:	6811      	ldreq	r1, [r2, #0]
 8003506:	6852      	ldreq	r2, [r2, #4]
 8003508:	6062      	str	r2, [r4, #4]
 800350a:	bf04      	itt	eq
 800350c:	1809      	addeq	r1, r1, r0
 800350e:	6021      	streq	r1, [r4, #0]
 8003510:	605c      	str	r4, [r3, #4]
 8003512:	e7c7      	b.n	80034a4 <_free_r+0x24>
 8003514:	bd38      	pop	{r3, r4, r5, pc}
 8003516:	bf00      	nop
 8003518:	20000184 	.word	0x20000184

0800351c <_read_r>:
 800351c:	b538      	push	{r3, r4, r5, lr}
 800351e:	4c07      	ldr	r4, [pc, #28]	; (800353c <_read_r+0x20>)
 8003520:	4605      	mov	r5, r0
 8003522:	4608      	mov	r0, r1
 8003524:	4611      	mov	r1, r2
 8003526:	2200      	movs	r2, #0
 8003528:	6022      	str	r2, [r4, #0]
 800352a:	461a      	mov	r2, r3
 800352c:	f7fd fbf4 	bl	8000d18 <_read>
 8003530:	1c43      	adds	r3, r0, #1
 8003532:	d102      	bne.n	800353a <_read_r+0x1e>
 8003534:	6823      	ldr	r3, [r4, #0]
 8003536:	b103      	cbz	r3, 800353a <_read_r+0x1e>
 8003538:	602b      	str	r3, [r5, #0]
 800353a:	bd38      	pop	{r3, r4, r5, pc}
 800353c:	200002a8 	.word	0x200002a8

08003540 <_fstat_r>:
 8003540:	b538      	push	{r3, r4, r5, lr}
 8003542:	4c07      	ldr	r4, [pc, #28]	; (8003560 <_fstat_r+0x20>)
 8003544:	2300      	movs	r3, #0
 8003546:	4605      	mov	r5, r0
 8003548:	4608      	mov	r0, r1
 800354a:	4611      	mov	r1, r2
 800354c:	6023      	str	r3, [r4, #0]
 800354e:	f7fd fc28 	bl	8000da2 <_fstat>
 8003552:	1c43      	adds	r3, r0, #1
 8003554:	d102      	bne.n	800355c <_fstat_r+0x1c>
 8003556:	6823      	ldr	r3, [r4, #0]
 8003558:	b103      	cbz	r3, 800355c <_fstat_r+0x1c>
 800355a:	602b      	str	r3, [r5, #0]
 800355c:	bd38      	pop	{r3, r4, r5, pc}
 800355e:	bf00      	nop
 8003560:	200002a8 	.word	0x200002a8

08003564 <_isatty_r>:
 8003564:	b538      	push	{r3, r4, r5, lr}
 8003566:	4c06      	ldr	r4, [pc, #24]	; (8003580 <_isatty_r+0x1c>)
 8003568:	2300      	movs	r3, #0
 800356a:	4605      	mov	r5, r0
 800356c:	4608      	mov	r0, r1
 800356e:	6023      	str	r3, [r4, #0]
 8003570:	f7fd fc27 	bl	8000dc2 <_isatty>
 8003574:	1c43      	adds	r3, r0, #1
 8003576:	d102      	bne.n	800357e <_isatty_r+0x1a>
 8003578:	6823      	ldr	r3, [r4, #0]
 800357a:	b103      	cbz	r3, 800357e <_isatty_r+0x1a>
 800357c:	602b      	str	r3, [r5, #0]
 800357e:	bd38      	pop	{r3, r4, r5, pc}
 8003580:	200002a8 	.word	0x200002a8

08003584 <_init>:
 8003584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003586:	bf00      	nop
 8003588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800358a:	bc08      	pop	{r3}
 800358c:	469e      	mov	lr, r3
 800358e:	4770      	bx	lr

08003590 <_fini>:
 8003590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003592:	bf00      	nop
 8003594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003596:	bc08      	pop	{r3}
 8003598:	469e      	mov	lr, r3
 800359a:	4770      	bx	lr
