

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Sat Dec 28 18:44:02 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15694|  62734|  15694|  62734|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |  15692|  62732|        18|          5|          1| 3136 ~ 12544 |    yes   |
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      0|       0|    954|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|    2044|    484|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    218|    -|
|Register         |        0|      -|    1383|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|    3427|   1720|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|       3|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+-----+-----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------+-------------------------+---------+-------+-----+-----+-----+
    |network_mux_32_16_3_1_x_U41  |network_mux_32_16_3_1_x  |        0|      0|  511|  121|    0|
    |network_mux_32_16_3_1_x_U42  |network_mux_32_16_3_1_x  |        0|      0|  511|  121|    0|
    |network_mux_32_16_3_1_x_U43  |network_mux_32_16_3_1_x  |        0|      0|  511|  121|    0|
    |network_mux_32_16_3_1_x_U44  |network_mux_32_16_3_1_x  |        0|      0|  511|  121|    0|
    +-----------------------------+-------------------------+---------+-------+-----+-----+-----+
    |Total                        |                         |        0|      0| 2044|  484|    0|
    +-----------------------------+-------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_6ns_9ns_5ns_14_1_1_U45  |network_mac_muladd_6ns_9ns_5ns_14_1_1  | i0 * i1 + i2 |
    |network_mul_mul_16s_16s_30_1_1_U46         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U47         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U48         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U49         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U50         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U51         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U52         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U53         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U54         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |mul_ln34_2_fu_429_p2         |     *    |      0|  0|  33|           7|           5|
    |mul_ln34_fu_382_p2           |     *    |      0|  0|  33|           5|           7|
    |mul_ln40_1_fu_476_p2         |     *    |      0|  0|  26|           6|           5|
    |mul_ln40_fu_443_p2           |     *    |      0|  0|  26|           5|           6|
    |mul_ln5_fu_358_p2            |     *    |      0|  0|  17|           5|           5|
    |tmp5_0_0_mid2_fu_541_p2      |     *    |      0|  0|  51|           7|           9|
    |tmp5_1_0_mid2_fu_609_p2      |     *    |      0|  0|  51|           7|           9|
    |tmp5_2_0_mid2_fu_585_p2      |     *    |      0|  0|  51|           7|           9|
    |add_ln21_fu_465_p2           |     +    |      0|  0|  19|          14|           1|
    |add_ln22_1_fu_403_p2         |     +    |      0|  0|  14|           1|          10|
    |add_ln28_5_fu_572_p2         |     +    |      0|  0|  10|           2|           2|
    |add_ln28_fu_562_p2           |     +    |      0|  0|  10|           1|           2|
    |add_ln34_10_fu_659_p2        |     +    |      0|  0|  19|          14|          14|
    |add_ln34_11_fu_663_p2        |     +    |      0|  0|  19|          14|          14|
    |add_ln34_12_fu_683_p2        |     +    |      0|  0|  19|          14|          14|
    |add_ln34_4_fu_601_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln34_5_fu_638_p2         |     +    |      0|  0|  15|           2|           5|
    |add_ln34_6_fu_670_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln34_7_fu_695_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln34_8_fu_699_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln34_9_fu_703_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln34_fu_593_p2           |     +    |      0|  0|  19|          14|          14|
    |add_ln40_1_fu_857_p2         |     +    |      0|  0|  23|          16|          16|
    |add_ln40_2_fu_861_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln40_3_fu_866_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln40_4_fu_890_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln40_5_fu_880_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln40_6_fu_825_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln40_7_fu_830_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln40_8_fu_885_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln40_9_fu_894_p2         |     +    |      0|  0|  16|          16|          16|
    |out_d_fu_392_p2              |     +    |      0|  0|  15|           1|           5|
    |out_h_fu_452_p2              |     +    |      0|  0|  15|           1|           5|
    |out_w_fu_557_p2              |     +    |      0|  0|  15|           1|           5|
    |tmp5_1_0_mid2_v_v_fu_577_p2  |     +    |      0|  0|  15|           1|           9|
    |tmp5_2_0_mid2_v_v_fu_546_p2  |     +    |      0|  0|  15|           2|           9|
    |tmp6_fu_461_p2               |     +    |      0|  0|  15|           9|           9|
    |tmp6_mid1_fu_522_p2          |     +    |      0|  0|  15|           9|           9|
    |tmp_0_0_fu_457_p2            |     +    |      0|  0|  15|           9|           9|
    |tmp_0_0_mid1_fu_495_p2       |     +    |      0|  0|  15|           9|           9|
    |icmp_ln21_fu_387_p2          |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln22_fu_398_p2          |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln23_1_fu_438_p2        |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln23_fu_372_p2          |   icmp   |      0|  0|  11|           5|           1|
    |empty_48_fu_480_p2           |    or    |      0|  0|   2|           1|           1|
    |out_w_0_mid2_fu_484_p3       |  select  |      0|  0|   5|           1|           1|
    |select_ln22_1_fu_527_p3      |  select  |      0|  0|  10|           1|           1|
    |select_ln22_fu_501_p3        |  select  |      0|  0|   5|           1|           5|
    |select_ln28_3_fu_420_p3      |  select  |      0|  0|   5|           1|           5|
    |select_ln28_4_fu_471_p3      |  select  |      0|  0|   9|           1|           9|
    |select_ln28_5_fu_506_p3      |  select  |      0|  0|   9|           1|           9|
    |select_ln28_6_fu_511_p3      |  select  |      0|  0|   9|           1|           9|
    |select_ln28_7_fu_533_p3      |  select  |      0|  0|   9|           1|           9|
    |select_ln28_8_fu_447_p3      |  select  |      0|  0|   2|           1|           1|
    |select_ln28_fu_413_p3        |  select  |      0|  0|   5|           1|           1|
    |tmp5_0_0_mid2_v_v_fu_516_p3  |  select  |      0|  0|   9|           1|           9|
    |tmp7_mid2_v_v_fu_551_p3      |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln28_fu_567_p2           |    xor   |      0|  0|   3|           2|           3|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 954|         431|         518|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten39_phi_fu_258_p4  |   9|          2|   14|         28|
    |ap_phi_mux_indvar_flatten_phi_fu_282_p4    |   9|          2|   10|         20|
    |ap_phi_mux_out_d_0_phi_fu_270_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_h_0_phi_fu_293_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_w_0_phi_fu_304_p4           |   9|          2|    5|         10|
    |indvar_flatten39_reg_254                   |   9|          2|   14|         28|
    |indvar_flatten_reg_278                     |   9|          2|   10|         20|
    |input_r_address0                           |  33|          6|   14|         84|
    |input_r_address1                           |  27|          5|   14|         70|
    |out_d_0_reg_266                            |   9|          2|    5|         10|
    |out_h_0_reg_289                            |   9|          2|    5|         10|
    |out_w_0_reg_300                            |   9|          2|    5|         10|
    |reg_312                                    |   9|          2|   16|         32|
    |reg_317                                    |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 218|         45|  140|        384|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln21_reg_1128                  |  14|   0|   14|          0|
    |add_ln22_1_reg_1051                |  10|   0|   10|          0|
    |add_ln28_5_reg_1211                |   2|   0|    2|          0|
    |add_ln28_reg_1201                  |   2|   0|    2|          0|
    |add_ln34_10_reg_1297               |  14|   0|   14|          0|
    |add_ln34_11_reg_1302               |  14|   0|   14|          0|
    |add_ln34_12_reg_1327               |  14|   0|   14|          0|
    |add_ln34_4_reg_1270                |  14|   0|   14|          0|
    |add_ln34_5_reg_1292                |   5|   0|    5|          0|
    |add_ln34_6_reg_1312                |  14|   0|   14|          0|
    |add_ln34_7_reg_1352                |  14|   0|   14|          0|
    |add_ln34_8_reg_1362                |  14|   0|   14|          0|
    |add_ln34_9_reg_1367                |  14|   0|   14|          0|
    |add_ln34_reg_1235                  |  14|   0|   14|          0|
    |add_ln40_1_reg_1508                |  16|   0|   16|          0|
    |add_ln40_3_reg_1513                |  16|   0|   16|          0|
    |add_ln40_7_reg_1493                |  16|   0|   16|          0|
    |add_ln40_8_reg_1518                |  16|   0|   16|          0|
    |add_ln40_9_reg_1523                |  16|   0|   16|          0|
    |add_ln40_reg_1377                  |  14|   0|   14|          0|
    |add_ln40_reg_1377_pp0_iter2_reg    |  14|   0|   14|          0|
    |ap_CS_fsm                          |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |bias_load_reg_1473                 |  16|   0|   16|          0|
    |empty_reg_997                      |   5|   0|    5|          0|
    |icmp_ln21_reg_1028                 |   1|   0|    1|          0|
    |icmp_ln22_reg_1038                 |   1|   0|    1|          0|
    |icmp_ln23_1_reg_1093               |   1|   0|    1|          0|
    |icmp_ln23_reg_1012                 |   1|   0|    1|          0|
    |indvar_flatten39_reg_254           |  14|   0|   14|          0|
    |indvar_flatten_reg_278             |  10|   0|   10|          0|
    |kernel1_load_reg_1248              |  16|   0|   16|          0|
    |kernel2_load_reg_1256              |  16|   0|   16|          0|
    |kernel_load_reg_1240               |  16|   0|   16|          0|
    |mul_ln34_10_reg_1443               |  30|   0|   30|          0|
    |mul_ln34_11_reg_1468               |  30|   0|   30|          0|
    |mul_ln34_2_reg_1079                |   9|   0|    9|          0|
    |mul_ln34_3_reg_1388                |  30|   0|   30|          0|
    |mul_ln34_4_reg_1398                |  30|   0|   30|          0|
    |mul_ln34_5_reg_1453                |  30|   0|   30|          0|
    |mul_ln34_6_reg_1483                |  30|   0|   30|          0|
    |mul_ln34_7_reg_1488                |  30|   0|   30|          0|
    |mul_ln34_8_reg_1503                |  30|   0|   30|          0|
    |mul_ln34_9_reg_1438                |  30|   0|   30|          0|
    |mul_ln34_reg_1022                  |   9|   0|    9|          0|
    |mul_ln40_1_reg_1133                |   9|   0|    9|          0|
    |mul_ln40_reg_1098                  |   9|   0|    9|          0|
    |mul_ln5_reg_1002                   |  10|   0|   10|          0|
    |out_d_0_reg_266                    |   5|   0|    5|          0|
    |out_d_reg_1032                     |   5|   0|    5|          0|
    |out_h_0_reg_289                    |   5|   0|    5|          0|
    |out_h_reg_1112                     |   5|   0|    5|          0|
    |out_w_0_mid2_reg_1139              |   5|   0|    5|          0|
    |out_w_0_reg_300                    |   5|   0|    5|          0|
    |out_w_reg_1195                     |   5|   0|    5|          0|
    |reg_312                            |  16|   0|   16|          0|
    |reg_317                            |  16|   0|   16|          0|
    |select_ln22_1_reg_1173             |  10|   0|   10|          0|
    |select_ln22_reg_1156               |   5|   0|    5|          0|
    |select_ln28_3_reg_1068             |   5|   0|    5|          0|
    |select_ln28_8_reg_1104             |   1|   0|    1|          0|
    |select_ln28_reg_1062               |   5|   0|    5|          0|
    |sext_ln34_2_reg_1382               |  30|   0|   30|          0|
    |sext_ln34_4_reg_1393               |  30|   0|   30|          0|
    |sext_ln34_6_reg_1423               |  30|   0|   30|          0|
    |sext_ln34_8_reg_1428               |  30|   0|   30|          0|
    |tmp5_0_0_mid2_reg_1178             |  14|   0|   14|          0|
    |tmp5_0_0_mid2_v_v_reg_1161         |   9|   0|    9|          0|
    |tmp5_1_0_mid2_reg_1275             |  14|   0|   14|          0|
    |tmp5_1_0_mid2_v_v_reg_1216         |   9|   0|    9|          0|
    |tmp5_2_0_mid2_reg_1221             |  14|   0|   14|          0|
    |tmp5_2_0_mid2_v_v_reg_1185         |   9|   0|    9|          0|
    |tmp6_mid1_reg_1168                 |   9|   0|    9|          0|
    |tmp6_reg_1123                      |   9|   0|    9|          0|
    |tmp7_mid2_v_v_reg_1190             |   9|   0|    9|          0|
    |tmp_0_0_mid1_reg_1151              |   9|   0|    9|          0|
    |tmp_0_0_reg_1118                   |   9|   0|    9|          0|
    |tmp_1_reg_1337                     |  16|   0|   16|          0|
    |tmp_2_reg_1347                     |  16|   0|   16|          0|
    |tmp_3_reg_1357                     |  16|   0|   16|          0|
    |tmp_4_reg_1007                     |  10|   0|   14|          4|
    |tmp_s_reg_1332                     |  16|   0|   16|          0|
    |trunc_ln28_reg_1085                |   2|   0|    2|          0|
    |trunc_ln28_reg_1085_pp0_iter1_reg  |   2|   0|    2|          0|
    |trunc_ln40_1_reg_1478              |  16|   0|   16|          0|
    |trunc_ln40_3_reg_1498              |  16|   0|   16|          0|
    |trunc_ln40_5_reg_1458              |  16|   0|   16|          0|
    |trunc_ln40_6_reg_1463              |  16|   0|   16|          0|
    |trunc_ln40_s_reg_1418              |  16|   0|   16|          0|
    |trunc_ln_reg_1413                  |  16|   0|   16|          0|
    |xor_ln28_reg_1206                  |   2|   0|    2|          0|
    |zext_ln34_10_reg_1228              |   5|   0|   14|          9|
    |zext_ln34_12_reg_1264              |   5|   0|   14|          9|
    |zext_ln34_14_reg_1307              |   5|   0|   14|          9|
    |zext_ln34_2_cast14_reg_979         |   7|   0|   14|          7|
    |zext_ln34_4_cast_mid_reg_1146      |   5|   0|    9|          4|
    |zext_ln34_4_cast_reg_1056          |   5|   0|    9|          4|
    |zext_ln34_reg_973                  |   7|   0|    9|          2|
    |zext_ln40_1_cast_reg_992           |   6|   0|   14|          8|
    |zext_ln40_1_reg_1017               |   5|   0|    9|          4|
    |zext_ln40_2_reg_1074               |   5|   0|    9|          4|
    |zext_ln40_reg_986                  |   6|   0|    9|          3|
    |icmp_ln21_reg_1028                 |  64|  32|    1|          0|
    |select_ln28_3_reg_1068             |  64|  32|    5|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1383|  64| 1328|         67|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|input_height       |  in |    7|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    6|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    6|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    4|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_address0    | out |    6|  ap_memory |         kernel         |     array    |
|kernel_ce0         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q0          |  in |   16|  ap_memory |         kernel         |     array    |
|kernel1_address0   | out |    6|  ap_memory |         kernel1        |     array    |
|kernel1_ce0        | out |    1|  ap_memory |         kernel1        |     array    |
|kernel1_q0         |  in |   16|  ap_memory |         kernel1        |     array    |
|kernel2_address0   | out |    6|  ap_memory |         kernel2        |     array    |
|kernel2_ce0        | out |    1|  ap_memory |         kernel2        |     array    |
|kernel2_q0         |  in |   16|  ap_memory |         kernel2        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 5, D = 18, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 20 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 2 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 21 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 22 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 23 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 24 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln34_14 = sext i6 %input_width_read to i7" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 25 'sext' 'sext_ln34_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [48 x i16]* %kernel, i64 0, i64 0" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 26 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel1_addr = getelementptr [48 x i16]* %kernel1, i64 0, i64 0" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 27 'getelementptr' 'kernel1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel2_addr = getelementptr [48 x i16]* %kernel2, i64 0, i64 0" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 28 'getelementptr' 'kernel2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i7 %input_height_read to i9" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 29 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln34_2_cast14 = zext i7 %sext_ln34_14 to i14" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 30 'zext' 'zext_ln34_2_cast14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i6 %output_height_read to i9" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 31 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln40_1_cast = zext i6 %output_width_read to i14" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 32 'zext' 'zext_ln40_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty = trunc i6 %output_width_read to i5" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 33 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_46 = trunc i6 %output_height_read to i5" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 34 'trunc' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i5 %empty_46 to i10" [../layers_c/depthwise_conv2d.cpp:5]   --->   Operation 35 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i5 %empty to i10" [../layers_c/depthwise_conv2d.cpp:5]   --->   Operation 36 'zext' 'zext_ln5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (3.49ns)   --->   "%mul_ln5 = mul i10 %zext_ln5, %zext_ln5_1" [../layers_c/depthwise_conv2d.cpp:5]   --->   Operation 37 'mul' 'mul_ln5' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %mul_ln5, i4 0)" [../layers_c/depthwise_conv2d.cpp:5]   --->   Operation 38 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %empty, 0" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 39 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.66ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.66>

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i14 [ 0, %0 ], [ %add_ln21, %hls_label_0 ]" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 41 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %select_ln28_3, %hls_label_0 ]" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 42 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln22_1, %hls_label_0 ]" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 43 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i5 %out_d_0 to i9" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 44 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.74ns)   --->   "%mul_ln34 = mul i9 %zext_ln40_1, %zext_ln34" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 45 'mul' 'mul_ln34' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (2.20ns)   --->   "%icmp_ln21 = icmp eq i14 %indvar_flatten39, %tmp_4" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 46 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.78ns)   --->   "%out_d = add i5 1, %out_d_0" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 47 'add' 'out_d' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.77ns)   --->   "%icmp_ln22 = icmp eq i10 %indvar_flatten, %mul_ln5" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 48 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln21)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln22_1 = add i10 1, %indvar_flatten" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 49 'add' 'add_ln22_1' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %0 ], [ %select_ln22, %hls_label_0 ]" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 50 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ 0, %0 ], [ %out_w, %hls_label_0 ]"   --->   Operation 51 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln34_4_cast = zext i5 %out_h_0 to i9" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 52 'zext' 'zext_ln34_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.21ns)   --->   "%select_ln28 = select i1 %icmp_ln22, i5 0, i5 %out_h_0" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 53 'select' 'select_ln28' <Predicate = (!icmp_ln21)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.21ns)   --->   "%select_ln28_3 = select i1 %icmp_ln22, i5 %out_d, i5 %out_d_0" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 54 'select' 'select_ln28_3' <Predicate = (!icmp_ln21)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i5 %out_d to i9" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 55 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (3.74ns)   --->   "%mul_ln34_2 = mul i9 %zext_ln34, %zext_ln40_2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 56 'mul' 'mul_ln34_2' <Predicate = (!icmp_ln21)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i5 %select_ln28_3 to i2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 57 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.36ns)   --->   "%icmp_ln23_1 = icmp eq i5 %out_w_0, %empty" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 58 'icmp' 'icmp_ln23_1' <Predicate = (!icmp_ln21 & !icmp_ln22)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.78>
ST_4 : Operation 59 [1/1] (3.78ns)   --->   "%mul_ln40 = mul i9 %zext_ln40_1, %zext_ln40" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 59 'mul' 'mul_ln40' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.99ns)   --->   "%select_ln28_8 = select i1 %icmp_ln22, i1 %icmp_ln23, i1 %icmp_ln23_1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 60 'select' 'select_ln28_8' <Predicate = (!icmp_ln21)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (1.78ns)   --->   "%out_h = add i5 1, %select_ln28" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 61 'add' 'out_h' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.78>
ST_5 : Operation 62 [1/1] (1.82ns)   --->   "%tmp_0_0 = add i9 %mul_ln34, %zext_ln34_4_cast" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 62 'add' 'tmp_0_0' <Predicate = (!icmp_ln22 & !select_ln28_8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.82ns)   --->   "%tmp6 = add i9 %mul_ln40, %zext_ln34_4_cast" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 63 'add' 'tmp6' <Predicate = (!icmp_ln22 & !select_ln28_8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.81ns)   --->   "%add_ln21 = add i14 %indvar_flatten39, 1" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 64 'add' 'add_ln21' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %1, label %hls_label_0" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%select_ln28_4 = select i1 %icmp_ln22, i9 %mul_ln34_2, i9 %mul_ln34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 66 'select' 'select_ln28_4' <Predicate = (!icmp_ln21 & select_ln28_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (3.78ns)   --->   "%mul_ln40_1 = mul i9 %zext_ln40, %zext_ln40_2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 67 'mul' 'mul_ln40_1' <Predicate = (!icmp_ln21)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node out_w_0_mid2)   --->   "%empty_48 = or i1 %select_ln28_8, %icmp_ln22" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 68 'or' 'empty_48' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (1.21ns) (out node of the LUT)   --->   "%out_w_0_mid2 = select i1 %empty_48, i5 0, i5 %out_w_0" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 69 'select' 'out_w_0_mid2' <Predicate = (!icmp_ln21)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln34_4_cast_mid = zext i5 %out_h to i9" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 70 'zext' 'zext_ln34_4_cast_mid' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_0_0_mid1 = add i9 %zext_ln34_4_cast_mid, %select_ln28_4" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 71 'add' 'tmp_0_0_mid1' <Predicate = (!icmp_ln21 & select_ln28_8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.21ns)   --->   "%select_ln22 = select i1 %select_ln28_8, i5 %out_h, i5 %select_ln28" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 72 'select' 'select_ln22' <Predicate = (!icmp_ln21)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.82>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp6_mid1)   --->   "%select_ln28_5 = select i1 %icmp_ln22, i9 %mul_ln40_1, i9 %mul_ln40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 73 'select' 'select_ln28_5' <Predicate = (!icmp_ln21 & select_ln28_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp5_0_0_mid2_v_v)   --->   "%select_ln28_6 = select i1 %icmp_ln22, i9 %mul_ln34_2, i9 %tmp_0_0" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 74 'select' 'select_ln28_6' <Predicate = (!icmp_ln21 & !select_ln28_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.96ns) (out node of the LUT)   --->   "%tmp5_0_0_mid2_v_v = select i1 %select_ln28_8, i9 %tmp_0_0_mid1, i9 %select_ln28_6" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 75 'select' 'tmp5_0_0_mid2_v_v' <Predicate = (!icmp_ln21)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp6_mid1 = add i9 %zext_ln34_4_cast_mid, %select_ln28_5" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 76 'add' 'tmp6_mid1' <Predicate = (!icmp_ln21 & select_ln28_8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.68ns)   --->   "%select_ln22_1 = select i1 %icmp_ln22, i10 1, i10 %add_ln22_1" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 77 'select' 'select_ln22_1' <Predicate = (!icmp_ln21)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.35>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp7_mid2_v_v)   --->   "%select_ln28_7 = select i1 %icmp_ln22, i9 %mul_ln40_1, i9 %tmp6" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 78 'select' 'select_ln28_7' <Predicate = (!icmp_ln21 & !select_ln28_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%tmp5_0_0_mid2_v = zext i9 %tmp5_0_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 79 'zext' 'tmp5_0_0_mid2_v' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (4.35ns)   --->   "%tmp5_0_0_mid2 = mul i14 %zext_ln34_2_cast14, %tmp5_0_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 80 'mul' 'tmp5_0_0_mid2' <Predicate = (!icmp_ln21)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (1.82ns)   --->   "%tmp5_2_0_mid2_v_v = add i9 2, %tmp5_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 81 'add' 'tmp5_2_0_mid2_v_v' <Predicate = (!icmp_ln21)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.96ns) (out node of the LUT)   --->   "%tmp7_mid2_v_v = select i1 %select_ln28_8, i9 %tmp6_mid1, i9 %select_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 82 'select' 'tmp7_mid2_v_v' <Predicate = (!icmp_ln21)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 83 [2/2] (1.86ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 83 'load' 'kernel_load' <Predicate = (!icmp_ln21)> <Delay = 1.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_7 : Operation 84 [2/2] (1.86ns)   --->   "%kernel1_load = load i16* %kernel1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 84 'load' 'kernel1_load' <Predicate = (!icmp_ln21)> <Delay = 1.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_7 : Operation 85 [2/2] (1.86ns)   --->   "%kernel2_load = load i16* %kernel2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 85 'load' 'kernel2_load' <Predicate = (!icmp_ln21)> <Delay = 1.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_7 : Operation 86 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 86 'add' 'out_w' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.35>
ST_8 : Operation 87 [1/1] (1.56ns)   --->   "%add_ln28 = add i2 1, %trunc_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 87 'add' 'add_ln28' <Predicate = (!icmp_ln21)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.97ns)   --->   "%xor_ln28 = xor i2 %trunc_ln28, -2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 88 'xor' 'xor_ln28' <Predicate = (!icmp_ln21)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (1.56ns)   --->   "%add_ln28_5 = add i2 -1, %trunc_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 89 'add' 'add_ln28_5' <Predicate = (!icmp_ln21)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (1.82ns)   --->   "%tmp5_1_0_mid2_v_v = add i9 1, %tmp5_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 90 'add' 'tmp5_1_0_mid2_v_v' <Predicate = (!icmp_ln21)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%tmp5_2_0_mid2_v = zext i9 %tmp5_2_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 91 'zext' 'tmp5_2_0_mid2_v' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (4.35ns)   --->   "%tmp5_2_0_mid2 = mul i14 %zext_ln34_2_cast14, %tmp5_2_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 92 'mul' 'tmp5_2_0_mid2' <Predicate = (!icmp_ln21)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln34_10 = zext i5 %out_w_0_mid2 to i14" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 93 'zext' 'zext_ln34_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.81ns)   --->   "%add_ln34 = add i14 %tmp5_0_0_mid2, %zext_ln34_10" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 94 'add' 'add_ln34' <Predicate = (!icmp_ln21)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/2] (1.86ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 95 'load' 'kernel_load' <Predicate = (!icmp_ln21)> <Delay = 1.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_8 : Operation 96 [1/2] (1.86ns)   --->   "%kernel1_load = load i16* %kernel1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 96 'load' 'kernel1_load' <Predicate = (!icmp_ln21)> <Delay = 1.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_8 : Operation 97 [1/2] (1.86ns)   --->   "%kernel2_load = load i16* %kernel2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 97 'load' 'kernel2_load' <Predicate = (!icmp_ln21)> <Delay = 1.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln34_12 = zext i5 %out_w to i14" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 98 'zext' 'zext_ln34_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (1.81ns)   --->   "%add_ln34_4 = add i14 %tmp5_0_0_mid2, %zext_ln34_12" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 99 'add' 'add_ln34_4' <Predicate = (!icmp_ln21)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.35>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%tmp5_1_0_mid2_v = zext i9 %tmp5_1_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 100 'zext' 'tmp5_1_0_mid2_v' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (4.35ns)   --->   "%tmp5_1_0_mid2 = mul i14 %zext_ln34_2_cast14, %tmp5_1_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 101 'mul' 'tmp5_1_0_mid2' <Predicate = (!icmp_ln21)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln34_11 = zext i14 %add_ln34 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 102 'zext' 'zext_ln34_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_11" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 103 'getelementptr' 'input_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 104 [3/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 104 'load' 'input_load' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 105 [3/3] (1.57ns)   --->   "%tmp_s = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %trunc_ln28)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 105 'mux' 'tmp_s' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln34_13 = zext i14 %add_ln34_4 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 106 'zext' 'zext_ln34_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_13" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 107 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 108 [3/3] (1.68ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 108 'load' 'input_load_7' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 109 [3/3] (1.57ns)   --->   "%tmp_1 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln28)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 109 'mux' 'tmp_1' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (1.78ns)   --->   "%add_ln34_5 = add i5 2, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 110 'add' 'add_ln34_5' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [3/3] (1.57ns)   --->   "%tmp_2 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %xor_ln28)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 111 'mux' 'tmp_2' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [3/3] (1.57ns)   --->   "%tmp_3 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln28_5)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 112 'mux' 'tmp_3' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (1.81ns)   --->   "%add_ln34_10 = add i14 %tmp5_2_0_mid2, %zext_ln34_10" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 113 'add' 'add_ln34_10' <Predicate = (!icmp_ln21)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (1.81ns)   --->   "%add_ln34_11 = add i14 %tmp5_2_0_mid2, %zext_ln34_12" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 114 'add' 'add_ln34_11' <Predicate = (!icmp_ln21)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.81>
ST_10 : Operation 115 [2/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 115 'load' 'input_load' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 116 [2/3] (1.57ns)   --->   "%tmp_s = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %trunc_ln28)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 116 'mux' 'tmp_s' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [2/3] (1.68ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 117 'load' 'input_load_7' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 118 [2/3] (1.57ns)   --->   "%tmp_1 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln28)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 118 'mux' 'tmp_1' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln34_14 = zext i5 %add_ln34_5 to i14" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 119 'zext' 'zext_ln34_14' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (1.81ns)   --->   "%add_ln34_6 = add i14 %tmp5_0_0_mid2, %zext_ln34_14" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 120 'add' 'add_ln34_6' <Predicate = (!icmp_ln21)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [2/3] (1.57ns)   --->   "%tmp_2 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %xor_ln28)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 121 'mux' 'tmp_2' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [2/3] (1.57ns)   --->   "%tmp_3 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln28_5)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 122 'mux' 'tmp_3' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln34_19 = zext i14 %add_ln34_10 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 123 'zext' 'zext_ln34_19' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_19" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 124 'getelementptr' 'input_addr_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 125 [3/3] (1.68ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 125 'load' 'input_load_12' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln34_20 = zext i14 %add_ln34_11 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 126 'zext' 'zext_ln34_20' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_20" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 127 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 128 [3/3] (1.68ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 128 'load' 'input_load_13' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 129 [1/1] (1.81ns)   --->   "%add_ln34_12 = add i14 %tmp5_2_0_mid2, %zext_ln34_14" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 129 'add' 'add_ln34_12' <Predicate = (!icmp_ln21)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%tmp7_mid2_v = zext i9 %tmp7_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 130 'zext' 'tmp7_mid2_v' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (3.36ns) (grouped into DSP with root node add_ln40)   --->   "%tmp7_mid2 = mul i14 %zext_ln40_1_cast, %tmp7_mid2_v" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 131 'mul' 'tmp7_mid2' <Predicate = (!icmp_ln21)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 132 [1/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 132 'load' 'input_load' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 133 [1/3] (1.57ns)   --->   "%tmp_s = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %trunc_ln28)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 133 'mux' 'tmp_s' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/3] (1.68ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 134 'load' 'input_load_7' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 135 [1/3] (1.57ns)   --->   "%tmp_1 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln28)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 135 'mux' 'tmp_1' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln34_15 = zext i14 %add_ln34_6 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 136 'zext' 'zext_ln34_15' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_15" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 137 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_11 : Operation 138 [3/3] (1.68ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 138 'load' 'input_load_8' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 139 [1/3] (1.57ns)   --->   "%tmp_2 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %xor_ln28)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 139 'mux' 'tmp_2' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (1.81ns)   --->   "%add_ln34_7 = add i14 %tmp5_1_0_mid2, %zext_ln34_10" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 140 'add' 'add_ln34_7' <Predicate = (!icmp_ln21)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/3] (1.57ns)   --->   "%tmp_3 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln28_5)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 141 'mux' 'tmp_3' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (1.81ns)   --->   "%add_ln34_8 = add i14 %tmp5_1_0_mid2, %zext_ln34_12" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 142 'add' 'add_ln34_8' <Predicate = (!icmp_ln21)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (1.81ns)   --->   "%add_ln34_9 = add i14 %tmp5_1_0_mid2, %zext_ln34_14" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 143 'add' 'add_ln34_9' <Predicate = (!icmp_ln21)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [2/3] (1.68ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 144 'load' 'input_load_12' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 145 [2/3] (1.68ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 145 'load' 'input_load_13' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln34_21 = zext i14 %add_ln34_12 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 146 'zext' 'zext_ln34_21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_21" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 147 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_11 : Operation 148 [3/3] (1.68ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 148 'load' 'input_load_14' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_11 : Operation 149 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln40 = add i14 %tmp7_mid2, %zext_ln34_10" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 149 'add' 'add_ln40' <Predicate = (!icmp_ln21)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 6.38>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 150 'sext' 'sext_ln34' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln34_2 = sext i16 %tmp_s to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 151 'sext' 'sext_ln34_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_3 = mul i30 %sext_ln34, %sext_ln34_2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 152 'mul' 'mul_ln34_3' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln34_3 = sext i16 %input_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 153 'sext' 'sext_ln34_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln34_4 = sext i16 %tmp_1 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 154 'sext' 'sext_ln34_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_4 = mul i30 %sext_ln34_3, %sext_ln34_4" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 155 'mul' 'mul_ln34_4' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 156 [2/3] (1.68ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 156 'load' 'input_load_8' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln34_16 = zext i14 %add_ln34_7 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 157 'zext' 'zext_ln34_16' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_16" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 158 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 159 [3/3] (1.68ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 159 'load' 'input_load_9' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln34_17 = zext i14 %add_ln34_8 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 160 'zext' 'zext_ln34_17' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_17" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 161 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 162 [3/3] (1.68ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 162 'load' 'input_load_10' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 163 [1/3] (1.68ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 163 'load' 'input_load_12' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 164 [1/3] (1.68ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 164 'load' 'input_load_13' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_12 : Operation 165 [2/3] (1.68ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 165 'load' 'input_load_14' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 13 <SV = 12> <Delay = 6.38>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_3, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 166 'partselect' 'trunc_ln' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln40_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_4, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 167 'partselect' 'trunc_ln40_s' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 168 [1/3] (1.68ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 168 'load' 'input_load_8' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln34_6 = sext i16 %tmp_2 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 169 'sext' 'sext_ln34_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 170 [2/3] (1.68ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 170 'load' 'input_load_9' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln34_8 = sext i16 %tmp_3 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 171 'sext' 'sext_ln34_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 172 [2/3] (1.68ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 172 'load' 'input_load_10' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln34_18 = zext i14 %add_ln34_9 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 173 'zext' 'zext_ln34_18' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_18" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 174 'getelementptr' 'input_addr_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 175 [3/3] (1.68ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 175 'load' 'input_load_11' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln34_11 = sext i16 %input_load_12 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 176 'sext' 'sext_ln34_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_9 = mul i30 %sext_ln34_11, %sext_ln34_6" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 177 'mul' 'mul_ln34_9' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln34_12 = sext i16 %input_load_13 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 178 'sext' 'sext_ln34_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_10 = mul i30 %sext_ln34_12, %sext_ln34_8" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 179 'mul' 'mul_ln34_10' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 180 [1/3] (1.68ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 180 'load' 'input_load_14' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>

State 14 <SV = 13> <Delay = 6.38>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %select_ln28_3 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 181 'zext' 'zext_ln28' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [16 x i16]* %bias, i64 0, i64 %zext_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 182 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_14 : Operation 183 [2/2] (1.86ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 183 'load' 'bias_load' <Predicate = (!icmp_ln21)> <Delay = 1.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln34_5 = sext i16 %input_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 184 'sext' 'sext_ln34_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_5 = mul i30 %sext_ln34_5, %sext_ln34_6" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 185 'mul' 'mul_ln34_5' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 186 [1/3] (1.68ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 186 'load' 'input_load_9' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 187 [1/3] (1.68ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 187 'load' 'input_load_10' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 188 [2/3] (1.68ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 188 'load' 'input_load_11' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln40_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_9, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 189 'partselect' 'trunc_ln40_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln40_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_10, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 190 'partselect' 'trunc_ln40_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln34_13 = sext i16 %input_load_14 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 191 'sext' 'sext_ln34_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_11 = mul i30 %sext_ln34_13, %sext_ln34_2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 192 'mul' 'mul_ln34_11' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 6.38>
ST_15 : Operation 193 [1/2] (1.86ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 193 'load' 'bias_load' <Predicate = (!icmp_ln21)> <Delay = 1.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_5, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 194 'partselect' 'trunc_ln40_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln34_7 = sext i16 %input_load_9 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 195 'sext' 'sext_ln34_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_6 = mul i30 %sext_ln34_7, %sext_ln34_8" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 196 'mul' 'mul_ln34_6' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln34_9 = sext i16 %input_load_10 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 197 'sext' 'sext_ln34_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_7 = mul i30 %sext_ln34_9, %sext_ln34_2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 198 'mul' 'mul_ln34_7' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 199 [1/3] (1.68ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 199 'load' 'input_load_11' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln40_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_11, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 200 'partselect' 'trunc_ln40_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_6 = add i16 %trunc_ln40_6, %trunc_ln40_7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 201 'add' 'add_ln40_6' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 202 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln40_7 = add i16 %add_ln40_6, %trunc_ln40_5" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 202 'add' 'add_ln40_7' <Predicate = (!icmp_ln21)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 6.38>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln40_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_6, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 203 'partselect' 'trunc_ln40_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln40_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_7, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 204 'partselect' 'trunc_ln40_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln34_10 = sext i16 %input_load_11 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 205 'sext' 'sext_ln34_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_8 = mul i30 %sext_ln34_10, %sext_ln34_4" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 206 'mul' 'mul_ln34_8' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 207 [1/1] (2.07ns)   --->   "%add_ln40_1 = add i16 %bias_load, %trunc_ln" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 207 'add' 'add_ln40_1' <Predicate = (!icmp_ln21)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_2 = add i16 %trunc_ln40_1, %trunc_ln40_2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 208 'add' 'add_ln40_2' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 209 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln40_3 = add i16 %add_ln40_2, %trunc_ln40_s" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 209 'add' 'add_ln40_3' <Predicate = (!icmp_ln21)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 3.90>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln40_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_8, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 210 'partselect' 'trunc_ln40_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_5 = add i16 %trunc_ln40_3, %trunc_ln40_4" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 211 'add' 'add_ln40_5' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 212 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln40_8 = add i16 %add_ln40_7, %add_ln40_5" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 212 'add' 'add_ln40_8' <Predicate = (!icmp_ln21)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 3.90>
ST_18 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_4 = add i16 %add_ln40_3, %add_ln40_1" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 213 'add' 'add_ln40_4' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 214 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln40_9 = add i16 %add_ln40_8, %add_ln40_4" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 214 'add' 'add_ln40_9' <Predicate = (!icmp_ln21)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 1.68>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 12544, i64 0)"   --->   Operation 215 'speclooptripcount' 'empty_47' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_19 : Operation 216 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 216 'specregionbegin' 'tmp' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_19 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 217 'specpipeline' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_19 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i14 %add_ln40 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 218 'zext' 'zext_ln40_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_19 : Operation 219 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln40_3" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 219 'getelementptr' 'output_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_19 : Operation 220 [1/1] (1.68ns)   --->   "store i16 %add_ln40_9, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 220 'store' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 221 'specregionend' 'empty_49' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_19 : Operation 222 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 222 'br' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 0.00>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 223 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read    (read             ) [ 000000000000000000000]
output_height_read   (read             ) [ 000000000000000000000]
input_width_read     (read             ) [ 000000000000000000000]
input_height_read    (read             ) [ 000000000000000000000]
sext_ln34_14         (sext             ) [ 000000000000000000000]
kernel_addr          (getelementptr    ) [ 001111111111111111110]
kernel1_addr         (getelementptr    ) [ 001111111111111111110]
kernel2_addr         (getelementptr    ) [ 001111111111111111110]
zext_ln34            (zext             ) [ 001111111111111111110]
zext_ln34_2_cast14   (zext             ) [ 001111111111111111110]
zext_ln40            (zext             ) [ 001111111111111111110]
zext_ln40_1_cast     (zext             ) [ 001111111111111111110]
empty                (trunc            ) [ 001111111111111111110]
empty_46             (trunc            ) [ 000000000000000000000]
zext_ln5             (zext             ) [ 000000000000000000000]
zext_ln5_1           (zext             ) [ 000000000000000000000]
mul_ln5              (mul              ) [ 001111111111111111110]
tmp_4                (bitconcatenate   ) [ 001111111111111111110]
icmp_ln23            (icmp             ) [ 001111111111111111110]
br_ln21              (br               ) [ 011111111111111111110]
indvar_flatten39     (phi              ) [ 001111000000000000000]
out_d_0              (phi              ) [ 001100000000000000000]
indvar_flatten       (phi              ) [ 001000000000000000000]
zext_ln40_1          (zext             ) [ 000110000000000000000]
mul_ln34             (mul              ) [ 000111000000000000000]
icmp_ln21            (icmp             ) [ 001111111111111111110]
out_d                (add              ) [ 000100000000000000000]
icmp_ln22            (icmp             ) [ 001111110000000000000]
add_ln22_1           (add              ) [ 000111100000000000000]
out_h_0              (phi              ) [ 001100000000000000000]
out_w_0              (phi              ) [ 001111000000000000000]
zext_ln34_4_cast     (zext             ) [ 000011000000000000000]
select_ln28          (select           ) [ 000011000000000000000]
select_ln28_3        (select           ) [ 011111111111111111110]
zext_ln40_2          (zext             ) [ 000011000000000000000]
mul_ln34_2           (mul              ) [ 000011100000000000000]
trunc_ln28           (trunc            ) [ 001111111111000000000]
icmp_ln23_1          (icmp             ) [ 000010000000000000000]
mul_ln40             (mul              ) [ 000001100000000000000]
select_ln28_8        (select           ) [ 001001110000000000000]
out_h                (add              ) [ 000001000000000000000]
tmp_0_0              (add              ) [ 000000100000000000000]
tmp6                 (add              ) [ 001000110000000000000]
add_ln21             (add              ) [ 011111111111111111110]
br_ln21              (br               ) [ 000000000000000000000]
select_ln28_4        (select           ) [ 000000000000000000000]
mul_ln40_1           (mul              ) [ 001000110000000000000]
empty_48             (or               ) [ 000000000000000000000]
out_w_0_mid2         (select           ) [ 001110111100000000000]
zext_ln34_4_cast_mid (zext             ) [ 000000100000000000000]
tmp_0_0_mid1         (add              ) [ 000000100000000000000]
select_ln22          (select           ) [ 011111111111111111110]
select_ln28_5        (select           ) [ 000000000000000000000]
select_ln28_6        (select           ) [ 000000000000000000000]
tmp5_0_0_mid2_v_v    (select           ) [ 001100011000000000000]
tmp6_mid1            (add              ) [ 001000010000000000000]
select_ln22_1        (select           ) [ 011111111111111111110]
select_ln28_7        (select           ) [ 000000000000000000000]
tmp5_0_0_mid2_v      (zext             ) [ 000000000000000000000]
tmp5_0_0_mid2        (mul              ) [ 000111001110000000000]
tmp5_2_0_mid2_v_v    (add              ) [ 000100001000000000000]
tmp7_mid2_v_v        (select           ) [ 000111101111000000000]
out_w                (add              ) [ 011111101111111111110]
add_ln28             (add              ) [ 000011100111000000000]
xor_ln28             (xor              ) [ 000011100111000000000]
add_ln28_5           (add              ) [ 000011100111000000000]
tmp5_1_0_mid2_v_v    (add              ) [ 000010000100000000000]
tmp5_2_0_mid2_v      (zext             ) [ 000000000000000000000]
tmp5_2_0_mid2        (mul              ) [ 000011000110000000000]
zext_ln34_10         (zext             ) [ 000011100111000000000]
add_ln34             (add              ) [ 000010000100000000000]
kernel_load          (load             ) [ 000011100111000000000]
kernel1_load         (load             ) [ 000011100111000000000]
kernel2_load         (load             ) [ 000011100111000000000]
zext_ln34_12         (zext             ) [ 000011100111000000000]
add_ln34_4           (add              ) [ 000010000100000000000]
tmp5_1_0_mid2_v      (zext             ) [ 000000000000000000000]
tmp5_1_0_mid2        (mul              ) [ 000001100011000000000]
zext_ln34_11         (zext             ) [ 000000000000000000000]
input_addr           (getelementptr    ) [ 000001100011000000000]
zext_ln34_13         (zext             ) [ 000000000000000000000]
input_addr_7         (getelementptr    ) [ 000001100011000000000]
add_ln34_5           (add              ) [ 000001000010000000000]
add_ln34_10          (add              ) [ 000001000010000000000]
add_ln34_11          (add              ) [ 000001000010000000000]
zext_ln34_14         (zext             ) [ 000000100001000000000]
add_ln34_6           (add              ) [ 000000100001000000000]
zext_ln34_19         (zext             ) [ 000000000000000000000]
input_addr_12        (getelementptr    ) [ 001000100001100000000]
zext_ln34_20         (zext             ) [ 000000000000000000000]
input_addr_13        (getelementptr    ) [ 001000100001100000000]
add_ln34_12          (add              ) [ 000000100001000000000]
tmp7_mid2_v          (zext             ) [ 000000000000000000000]
tmp7_mid2            (mul              ) [ 000000000000000000000]
input_load           (load             ) [ 001000000000100000000]
tmp_s                (mux              ) [ 001000000000100000000]
input_load_7         (load             ) [ 001000000000100000000]
tmp_1                (mux              ) [ 001000000000100000000]
zext_ln34_15         (zext             ) [ 000000000000000000000]
input_addr_8         (getelementptr    ) [ 001100000000110000000]
tmp_2                (mux              ) [ 001100000000110000000]
add_ln34_7           (add              ) [ 001000000000100000000]
tmp_3                (mux              ) [ 001100000000110000000]
add_ln34_8           (add              ) [ 001000000000100000000]
add_ln34_9           (add              ) [ 001100000000110000000]
zext_ln34_21         (zext             ) [ 000000000000000000000]
input_addr_14        (getelementptr    ) [ 001100000000110000000]
add_ln40             (add              ) [ 001111100000111111110]
sext_ln34            (sext             ) [ 000000000000000000000]
sext_ln34_2          (sext             ) [ 000111000000011100000]
mul_ln34_3           (mul              ) [ 000100000000010000000]
sext_ln34_3          (sext             ) [ 000000000000000000000]
sext_ln34_4          (sext             ) [ 000111100000011110000]
mul_ln34_4           (mul              ) [ 000100000000010000000]
zext_ln34_16         (zext             ) [ 000000000000000000000]
input_addr_9         (getelementptr    ) [ 000110000000011000000]
zext_ln34_17         (zext             ) [ 000000000000000000000]
input_addr_10        (getelementptr    ) [ 000110000000011000000]
input_load_12        (load             ) [ 000100000000010000000]
input_load_13        (load             ) [ 000100000000010000000]
trunc_ln             (partselect       ) [ 000011100000001110000]
trunc_ln40_s         (partselect       ) [ 000011100000001110000]
input_load_8         (load             ) [ 000010000000001000000]
sext_ln34_6          (sext             ) [ 000010000000001000000]
sext_ln34_8          (sext             ) [ 000011000000001100000]
zext_ln34_18         (zext             ) [ 000000000000000000000]
input_addr_11        (getelementptr    ) [ 000011000000001100000]
sext_ln34_11         (sext             ) [ 000000000000000000000]
mul_ln34_9           (mul              ) [ 000010000000001000000]
sext_ln34_12         (sext             ) [ 000000000000000000000]
mul_ln34_10          (mul              ) [ 000010000000001000000]
input_load_14        (load             ) [ 000010000000001000000]
zext_ln28            (zext             ) [ 000000000000000000000]
bias_addr            (getelementptr    ) [ 000001000000000100000]
sext_ln34_5          (sext             ) [ 000000000000000000000]
mul_ln34_5           (mul              ) [ 000001000000000100000]
input_load_9         (load             ) [ 000001000000000100000]
input_load_10        (load             ) [ 000001000000000100000]
trunc_ln40_5         (partselect       ) [ 000001000000000100000]
trunc_ln40_6         (partselect       ) [ 000001000000000100000]
sext_ln34_13         (sext             ) [ 000000000000000000000]
mul_ln34_11          (mul              ) [ 000001000000000100000]
bias_load            (load             ) [ 000000100000000010000]
trunc_ln40_1         (partselect       ) [ 000000100000000010000]
sext_ln34_7          (sext             ) [ 000000000000000000000]
mul_ln34_6           (mul              ) [ 000000100000000010000]
sext_ln34_9          (sext             ) [ 000000000000000000000]
mul_ln34_7           (mul              ) [ 000000100000000010000]
input_load_11        (load             ) [ 000000100000000010000]
trunc_ln40_7         (partselect       ) [ 000000000000000000000]
add_ln40_6           (add              ) [ 000000000000000000000]
add_ln40_7           (add              ) [ 001000100000000011000]
trunc_ln40_2         (partselect       ) [ 000000000000000000000]
trunc_ln40_3         (partselect       ) [ 001000000000000001000]
sext_ln34_10         (sext             ) [ 000000000000000000000]
mul_ln34_8           (mul              ) [ 001000000000000001000]
add_ln40_1           (add              ) [ 001100000000000001100]
add_ln40_2           (add              ) [ 000000000000000000000]
add_ln40_3           (add              ) [ 001100000000000001100]
trunc_ln40_4         (partselect       ) [ 000000000000000000000]
add_ln40_5           (add              ) [ 000000000000000000000]
add_ln40_8           (add              ) [ 000100000000000000100]
add_ln40_4           (add              ) [ 000000000000000000000]
add_ln40_9           (add              ) [ 000010000000000000010]
empty_47             (speclooptripcount) [ 000000000000000000000]
tmp                  (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln26    (specpipeline     ) [ 000000000000000000000]
zext_ln40_3          (zext             ) [ 000000000000000000000]
output_addr          (getelementptr    ) [ 000000000000000000000]
store_ln40           (store            ) [ 000000000000000000000]
empty_49             (specregionend    ) [ 000000000000000000000]
br_ln23              (br               ) [ 011111111111111111110]
ret_ln0              (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i16.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="output_width_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="output_height_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input_width_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="input_height_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="0" index="1" bw="7" slack="0"/>
<pin id="105" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="kernel_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="6" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="kernel1_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="6" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel1_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="kernel2_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="6" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel2_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="6"/>
<pin id="134" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/7 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="6"/>
<pin id="139" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel1_load/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="6"/>
<pin id="144" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel2_load/7 "/>
</bind>
</comp>

<comp id="147" class="1004" name="input_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="14" slack="0"/>
<pin id="151" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/9 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="0"/>
<pin id="159" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="160" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="1"/>
<pin id="162" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/9 input_load_7/9 input_load_12/10 input_load_13/10 input_load_8/11 input_load_14/11 input_load_9/12 input_load_10/12 input_load_11/13 "/>
</bind>
</comp>

<comp id="164" class="1004" name="input_addr_7_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="14" slack="0"/>
<pin id="168" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_7/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="input_addr_12_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="14" slack="0"/>
<pin id="176" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_12/10 "/>
</bind>
</comp>

<comp id="180" class="1004" name="input_addr_13_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="14" slack="0"/>
<pin id="184" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_13/10 "/>
</bind>
</comp>

<comp id="188" class="1004" name="input_addr_8_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="14" slack="0"/>
<pin id="192" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_8/11 "/>
</bind>
</comp>

<comp id="196" class="1004" name="input_addr_14_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="14" slack="0"/>
<pin id="200" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_14/11 "/>
</bind>
</comp>

<comp id="204" class="1004" name="input_addr_9_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="14" slack="0"/>
<pin id="208" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_9/12 "/>
</bind>
</comp>

<comp id="212" class="1004" name="input_addr_10_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="14" slack="0"/>
<pin id="216" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_10/12 "/>
</bind>
</comp>

<comp id="220" class="1004" name="input_addr_11_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="14" slack="0"/>
<pin id="224" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_11/13 "/>
</bind>
</comp>

<comp id="228" class="1004" name="bias_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/14 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/14 "/>
</bind>
</comp>

<comp id="241" class="1004" name="output_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="14" slack="0"/>
<pin id="245" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/19 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln40_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="1"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/19 "/>
</bind>
</comp>

<comp id="254" class="1005" name="indvar_flatten39_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="14" slack="1"/>
<pin id="256" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten39 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="indvar_flatten39_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="14" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten39/2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="out_d_0_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="1"/>
<pin id="268" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="out_d_0_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="5" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="278" class="1005" name="indvar_flatten_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="1"/>
<pin id="280" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="indvar_flatten_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="10" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="289" class="1005" name="out_h_0_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="2"/>
<pin id="291" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="out_h_0_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="2"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="5" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/3 "/>
</bind>
</comp>

<comp id="300" class="1005" name="out_w_0_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="2"/>
<pin id="302" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="out_w_0_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="2"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="5" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/3 "/>
</bind>
</comp>

<comp id="312" class="1005" name="reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="1"/>
<pin id="314" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_12 input_load_8 input_load_9 input_load_11 "/>
</bind>
</comp>

<comp id="317" class="1005" name="reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="1"/>
<pin id="319" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_7 input_load_13 input_load_14 input_load_10 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sext_ln34_14_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_14/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln34_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln34_2_cast14_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2_cast14/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln40_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln40_1_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="1" index="1" bw="14" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1_cast/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="empty_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="empty_46_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_46/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln5_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln5_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_1/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="mul_ln5_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="0" index="1" bw="5" slack="0"/>
<pin id="361" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_4_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="14" slack="0"/>
<pin id="366" dir="0" index="1" bw="10" slack="0"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln23_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="0" index="1" bw="5" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln40_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="mul_ln34_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="0" index="1" bw="7" slack="1"/>
<pin id="385" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln21_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="14" slack="0"/>
<pin id="389" dir="0" index="1" bw="14" slack="1"/>
<pin id="390" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="out_d_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="5" slack="0"/>
<pin id="395" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln22_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="10" slack="0"/>
<pin id="400" dir="0" index="1" bw="10" slack="1"/>
<pin id="401" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln22_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="10" slack="0"/>
<pin id="406" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln34_4_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_4_cast/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="select_ln28_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="0" index="1" bw="5" slack="0"/>
<pin id="416" dir="0" index="2" bw="5" slack="0"/>
<pin id="417" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="select_ln28_3_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="0" index="1" bw="5" slack="1"/>
<pin id="423" dir="0" index="2" bw="5" slack="1"/>
<pin id="424" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln40_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="1"/>
<pin id="428" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="mul_ln34_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="7" slack="2"/>
<pin id="431" dir="0" index="1" bw="5" slack="0"/>
<pin id="432" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_2/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="trunc_ln28_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="0"/>
<pin id="436" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln23_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="0"/>
<pin id="440" dir="0" index="1" bw="5" slack="2"/>
<pin id="441" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="mul_ln40_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="2"/>
<pin id="445" dir="0" index="1" bw="6" slack="3"/>
<pin id="446" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="select_ln28_8_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="2"/>
<pin id="449" dir="0" index="1" bw="1" slack="3"/>
<pin id="450" dir="0" index="2" bw="1" slack="1"/>
<pin id="451" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_8/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="out_h_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="5" slack="1"/>
<pin id="455" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_0_0_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="9" slack="3"/>
<pin id="459" dir="0" index="1" bw="5" slack="2"/>
<pin id="460" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp6_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="9" slack="1"/>
<pin id="463" dir="0" index="1" bw="5" slack="2"/>
<pin id="464" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln21_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="14" slack="3"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="select_ln28_4_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="3"/>
<pin id="473" dir="0" index="1" bw="9" slack="2"/>
<pin id="474" dir="0" index="2" bw="9" slack="3"/>
<pin id="475" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_4/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="mul_ln40_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="4"/>
<pin id="478" dir="0" index="1" bw="5" slack="2"/>
<pin id="479" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_1/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="empty_48_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="0" index="1" bw="1" slack="3"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_48/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="out_w_0_mid2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="5" slack="0"/>
<pin id="487" dir="0" index="2" bw="5" slack="2"/>
<pin id="488" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_w_0_mid2/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln34_4_cast_mid_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="1"/>
<pin id="494" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_4_cast_mid/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_0_0_mid1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="0" index="1" bw="9" slack="0"/>
<pin id="498" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0_mid1/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="select_ln22_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="1"/>
<pin id="503" dir="0" index="1" bw="5" slack="1"/>
<pin id="504" dir="0" index="2" bw="5" slack="2"/>
<pin id="505" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="select_ln28_5_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="4"/>
<pin id="508" dir="0" index="1" bw="9" slack="1"/>
<pin id="509" dir="0" index="2" bw="9" slack="2"/>
<pin id="510" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_5/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="select_ln28_6_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="4"/>
<pin id="513" dir="0" index="1" bw="9" slack="3"/>
<pin id="514" dir="0" index="2" bw="9" slack="1"/>
<pin id="515" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_6/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp5_0_0_mid2_v_v_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="2"/>
<pin id="518" dir="0" index="1" bw="9" slack="1"/>
<pin id="519" dir="0" index="2" bw="9" slack="0"/>
<pin id="520" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp5_0_0_mid2_v_v/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp6_mid1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="5" slack="1"/>
<pin id="524" dir="0" index="1" bw="9" slack="0"/>
<pin id="525" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6_mid1/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="select_ln22_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="4"/>
<pin id="529" dir="0" index="1" bw="10" slack="0"/>
<pin id="530" dir="0" index="2" bw="10" slack="4"/>
<pin id="531" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_1/6 "/>
</bind>
</comp>

<comp id="533" class="1004" name="select_ln28_7_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="5"/>
<pin id="535" dir="0" index="1" bw="9" slack="2"/>
<pin id="536" dir="0" index="2" bw="9" slack="2"/>
<pin id="537" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_7/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp5_0_0_mid2_v_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="9" slack="1"/>
<pin id="540" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_0_0_mid2_v/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp5_0_0_mid2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="7" slack="6"/>
<pin id="543" dir="0" index="1" bw="9" slack="0"/>
<pin id="544" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5_0_0_mid2/7 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp5_2_0_mid2_v_v_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="3" slack="0"/>
<pin id="548" dir="0" index="1" bw="9" slack="1"/>
<pin id="549" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5_2_0_mid2_v_v/7 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp7_mid2_v_v_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="3"/>
<pin id="553" dir="0" index="1" bw="9" slack="1"/>
<pin id="554" dir="0" index="2" bw="9" slack="0"/>
<pin id="555" dir="1" index="3" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp7_mid2_v_v/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="out_w_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="5" slack="2"/>
<pin id="560" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln28_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="2" slack="5"/>
<pin id="565" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/8 "/>
</bind>
</comp>

<comp id="567" class="1004" name="xor_ln28_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="2" slack="5"/>
<pin id="569" dir="0" index="1" bw="2" slack="0"/>
<pin id="570" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/8 "/>
</bind>
</comp>

<comp id="572" class="1004" name="add_ln28_5_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="2" slack="5"/>
<pin id="575" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_5/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp5_1_0_mid2_v_v_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="9" slack="2"/>
<pin id="580" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5_1_0_mid2_v_v/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp5_2_0_mid2_v_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="9" slack="1"/>
<pin id="584" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_2_0_mid2_v/8 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp5_2_0_mid2_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="7" slack="7"/>
<pin id="587" dir="0" index="1" bw="9" slack="0"/>
<pin id="588" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5_2_0_mid2/8 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln34_10_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="3"/>
<pin id="592" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_10/8 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln34_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="14" slack="1"/>
<pin id="595" dir="0" index="1" bw="5" slack="0"/>
<pin id="596" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/8 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln34_12_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="1"/>
<pin id="600" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_12/8 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln34_4_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="14" slack="1"/>
<pin id="603" dir="0" index="1" bw="5" slack="0"/>
<pin id="604" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_4/8 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp5_1_0_mid2_v_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="9" slack="1"/>
<pin id="608" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_1_0_mid2_v/9 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp5_1_0_mid2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="7" slack="8"/>
<pin id="611" dir="0" index="1" bw="9" slack="0"/>
<pin id="612" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5_1_0_mid2/9 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln34_11_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="14" slack="1"/>
<pin id="616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_11/9 "/>
</bind>
</comp>

<comp id="618" class="1004" name="grp_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="0"/>
<pin id="620" dir="0" index="1" bw="16" slack="1"/>
<pin id="621" dir="0" index="2" bw="16" slack="1"/>
<pin id="622" dir="0" index="3" bw="16" slack="1"/>
<pin id="623" dir="0" index="4" bw="2" slack="6"/>
<pin id="624" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln34_13_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="14" slack="1"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_13/9 "/>
</bind>
</comp>

<comp id="630" class="1004" name="grp_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="0"/>
<pin id="632" dir="0" index="1" bw="16" slack="1"/>
<pin id="633" dir="0" index="2" bw="16" slack="1"/>
<pin id="634" dir="0" index="3" bw="16" slack="1"/>
<pin id="635" dir="0" index="4" bw="2" slack="1"/>
<pin id="636" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln34_5_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="3" slack="0"/>
<pin id="640" dir="0" index="1" bw="5" slack="4"/>
<pin id="641" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_5/9 "/>
</bind>
</comp>

<comp id="643" class="1004" name="grp_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="0"/>
<pin id="645" dir="0" index="1" bw="16" slack="1"/>
<pin id="646" dir="0" index="2" bw="16" slack="1"/>
<pin id="647" dir="0" index="3" bw="16" slack="1"/>
<pin id="648" dir="0" index="4" bw="2" slack="1"/>
<pin id="649" dir="1" index="5" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="651" class="1004" name="grp_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="0"/>
<pin id="653" dir="0" index="1" bw="16" slack="1"/>
<pin id="654" dir="0" index="2" bw="16" slack="1"/>
<pin id="655" dir="0" index="3" bw="16" slack="1"/>
<pin id="656" dir="0" index="4" bw="2" slack="1"/>
<pin id="657" dir="1" index="5" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="659" class="1004" name="add_ln34_10_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="14" slack="1"/>
<pin id="661" dir="0" index="1" bw="5" slack="1"/>
<pin id="662" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_10/9 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln34_11_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="14" slack="1"/>
<pin id="665" dir="0" index="1" bw="5" slack="1"/>
<pin id="666" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_11/9 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln34_14_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="1"/>
<pin id="669" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_14/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln34_6_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="14" slack="3"/>
<pin id="672" dir="0" index="1" bw="5" slack="0"/>
<pin id="673" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_6/10 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln34_19_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="14" slack="1"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_19/10 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln34_20_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="14" slack="1"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_20/10 "/>
</bind>
</comp>

<comp id="683" class="1004" name="add_ln34_12_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="14" slack="2"/>
<pin id="685" dir="0" index="1" bw="5" slack="0"/>
<pin id="686" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_12/10 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp7_mid2_v_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="9" slack="4"/>
<pin id="690" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_mid2_v/11 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln34_15_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="14" slack="1"/>
<pin id="693" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_15/11 "/>
</bind>
</comp>

<comp id="695" class="1004" name="add_ln34_7_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="14" slack="2"/>
<pin id="697" dir="0" index="1" bw="5" slack="3"/>
<pin id="698" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_7/11 "/>
</bind>
</comp>

<comp id="699" class="1004" name="add_ln34_8_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="14" slack="2"/>
<pin id="701" dir="0" index="1" bw="5" slack="3"/>
<pin id="702" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_8/11 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln34_9_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="14" slack="2"/>
<pin id="705" dir="0" index="1" bw="5" slack="1"/>
<pin id="706" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_9/11 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln34_21_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="14" slack="1"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_21/11 "/>
</bind>
</comp>

<comp id="711" class="1004" name="sext_ln34_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="16" slack="1"/>
<pin id="713" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/12 "/>
</bind>
</comp>

<comp id="715" class="1004" name="sext_ln34_2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="1"/>
<pin id="717" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_2/12 "/>
</bind>
</comp>

<comp id="718" class="1004" name="sext_ln34_3_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="16" slack="1"/>
<pin id="720" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_3/12 "/>
</bind>
</comp>

<comp id="722" class="1004" name="sext_ln34_4_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="16" slack="1"/>
<pin id="724" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_4/12 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln34_16_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="14" slack="1"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_16/12 "/>
</bind>
</comp>

<comp id="729" class="1004" name="zext_ln34_17_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="14" slack="1"/>
<pin id="731" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_17/12 "/>
</bind>
</comp>

<comp id="733" class="1004" name="trunc_ln_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="0"/>
<pin id="735" dir="0" index="1" bw="30" slack="1"/>
<pin id="736" dir="0" index="2" bw="5" slack="0"/>
<pin id="737" dir="0" index="3" bw="6" slack="0"/>
<pin id="738" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/13 "/>
</bind>
</comp>

<comp id="742" class="1004" name="trunc_ln40_s_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="16" slack="0"/>
<pin id="744" dir="0" index="1" bw="30" slack="1"/>
<pin id="745" dir="0" index="2" bw="5" slack="0"/>
<pin id="746" dir="0" index="3" bw="6" slack="0"/>
<pin id="747" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_s/13 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sext_ln34_6_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="2"/>
<pin id="753" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_6/13 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sext_ln34_8_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="2"/>
<pin id="756" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_8/13 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln34_18_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="14" slack="2"/>
<pin id="759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_18/13 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sext_ln34_11_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="16" slack="1"/>
<pin id="763" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_11/13 "/>
</bind>
</comp>

<comp id="765" class="1004" name="sext_ln34_12_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="16" slack="1"/>
<pin id="767" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_12/13 "/>
</bind>
</comp>

<comp id="769" class="1004" name="zext_ln28_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="5" slack="11"/>
<pin id="771" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/14 "/>
</bind>
</comp>

<comp id="773" class="1004" name="sext_ln34_5_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="16" slack="1"/>
<pin id="775" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_5/14 "/>
</bind>
</comp>

<comp id="777" class="1004" name="trunc_ln40_5_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="0"/>
<pin id="779" dir="0" index="1" bw="30" slack="1"/>
<pin id="780" dir="0" index="2" bw="5" slack="0"/>
<pin id="781" dir="0" index="3" bw="6" slack="0"/>
<pin id="782" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_5/14 "/>
</bind>
</comp>

<comp id="786" class="1004" name="trunc_ln40_6_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="0"/>
<pin id="788" dir="0" index="1" bw="30" slack="1"/>
<pin id="789" dir="0" index="2" bw="5" slack="0"/>
<pin id="790" dir="0" index="3" bw="6" slack="0"/>
<pin id="791" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_6/14 "/>
</bind>
</comp>

<comp id="795" class="1004" name="sext_ln34_13_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="16" slack="1"/>
<pin id="797" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_13/14 "/>
</bind>
</comp>

<comp id="799" class="1004" name="trunc_ln40_1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="0"/>
<pin id="801" dir="0" index="1" bw="30" slack="1"/>
<pin id="802" dir="0" index="2" bw="5" slack="0"/>
<pin id="803" dir="0" index="3" bw="6" slack="0"/>
<pin id="804" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_1/15 "/>
</bind>
</comp>

<comp id="808" class="1004" name="sext_ln34_7_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="16" slack="1"/>
<pin id="810" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_7/15 "/>
</bind>
</comp>

<comp id="812" class="1004" name="sext_ln34_9_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="1"/>
<pin id="814" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_9/15 "/>
</bind>
</comp>

<comp id="816" class="1004" name="trunc_ln40_7_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="0"/>
<pin id="818" dir="0" index="1" bw="30" slack="1"/>
<pin id="819" dir="0" index="2" bw="5" slack="0"/>
<pin id="820" dir="0" index="3" bw="6" slack="0"/>
<pin id="821" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_7/15 "/>
</bind>
</comp>

<comp id="825" class="1004" name="add_ln40_6_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="16" slack="1"/>
<pin id="827" dir="0" index="1" bw="16" slack="0"/>
<pin id="828" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_6/15 "/>
</bind>
</comp>

<comp id="830" class="1004" name="add_ln40_7_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="0"/>
<pin id="832" dir="0" index="1" bw="16" slack="1"/>
<pin id="833" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_7/15 "/>
</bind>
</comp>

<comp id="835" class="1004" name="trunc_ln40_2_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="16" slack="0"/>
<pin id="837" dir="0" index="1" bw="30" slack="1"/>
<pin id="838" dir="0" index="2" bw="5" slack="0"/>
<pin id="839" dir="0" index="3" bw="6" slack="0"/>
<pin id="840" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_2/16 "/>
</bind>
</comp>

<comp id="844" class="1004" name="trunc_ln40_3_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="16" slack="0"/>
<pin id="846" dir="0" index="1" bw="30" slack="1"/>
<pin id="847" dir="0" index="2" bw="5" slack="0"/>
<pin id="848" dir="0" index="3" bw="6" slack="0"/>
<pin id="849" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_3/16 "/>
</bind>
</comp>

<comp id="853" class="1004" name="sext_ln34_10_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="16" slack="1"/>
<pin id="855" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_10/16 "/>
</bind>
</comp>

<comp id="857" class="1004" name="add_ln40_1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="16" slack="1"/>
<pin id="859" dir="0" index="1" bw="16" slack="3"/>
<pin id="860" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/16 "/>
</bind>
</comp>

<comp id="861" class="1004" name="add_ln40_2_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="16" slack="1"/>
<pin id="863" dir="0" index="1" bw="16" slack="0"/>
<pin id="864" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/16 "/>
</bind>
</comp>

<comp id="866" class="1004" name="add_ln40_3_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="0"/>
<pin id="868" dir="0" index="1" bw="16" slack="3"/>
<pin id="869" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/16 "/>
</bind>
</comp>

<comp id="871" class="1004" name="trunc_ln40_4_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="0"/>
<pin id="873" dir="0" index="1" bw="30" slack="1"/>
<pin id="874" dir="0" index="2" bw="5" slack="0"/>
<pin id="875" dir="0" index="3" bw="6" slack="0"/>
<pin id="876" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_4/17 "/>
</bind>
</comp>

<comp id="880" class="1004" name="add_ln40_5_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="1"/>
<pin id="882" dir="0" index="1" bw="16" slack="0"/>
<pin id="883" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_5/17 "/>
</bind>
</comp>

<comp id="885" class="1004" name="add_ln40_8_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="16" slack="2"/>
<pin id="887" dir="0" index="1" bw="16" slack="0"/>
<pin id="888" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_8/17 "/>
</bind>
</comp>

<comp id="890" class="1004" name="add_ln40_4_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="2"/>
<pin id="892" dir="0" index="1" bw="16" slack="2"/>
<pin id="893" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_4/18 "/>
</bind>
</comp>

<comp id="894" class="1004" name="add_ln40_9_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="1"/>
<pin id="896" dir="0" index="1" bw="16" slack="0"/>
<pin id="897" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_9/18 "/>
</bind>
</comp>

<comp id="899" class="1004" name="zext_ln40_3_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="14" slack="8"/>
<pin id="901" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/19 "/>
</bind>
</comp>

<comp id="903" class="1007" name="grp_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="6" slack="10"/>
<pin id="905" dir="0" index="1" bw="9" slack="0"/>
<pin id="906" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="907" dir="1" index="3" bw="14" slack="8"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp7_mid2/11 add_ln40/11 "/>
</bind>
</comp>

<comp id="909" class="1007" name="mul_ln34_3_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="16" slack="0"/>
<pin id="911" dir="0" index="1" bw="16" slack="0"/>
<pin id="912" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_3/12 "/>
</bind>
</comp>

<comp id="915" class="1007" name="mul_ln34_4_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="16" slack="0"/>
<pin id="917" dir="0" index="1" bw="16" slack="0"/>
<pin id="918" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_4/12 "/>
</bind>
</comp>

<comp id="921" class="1007" name="mul_ln34_9_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="16" slack="0"/>
<pin id="923" dir="0" index="1" bw="16" slack="0"/>
<pin id="924" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_9/13 "/>
</bind>
</comp>

<comp id="927" class="1007" name="mul_ln34_10_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="16" slack="0"/>
<pin id="929" dir="0" index="1" bw="16" slack="0"/>
<pin id="930" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_10/13 "/>
</bind>
</comp>

<comp id="933" class="1007" name="mul_ln34_5_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="16" slack="0"/>
<pin id="935" dir="0" index="1" bw="16" slack="1"/>
<pin id="936" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_5/14 "/>
</bind>
</comp>

<comp id="938" class="1007" name="mul_ln34_11_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="16" slack="0"/>
<pin id="940" dir="0" index="1" bw="16" slack="2"/>
<pin id="941" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_11/14 "/>
</bind>
</comp>

<comp id="943" class="1007" name="mul_ln34_6_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="16" slack="0"/>
<pin id="945" dir="0" index="1" bw="16" slack="2"/>
<pin id="946" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_6/15 "/>
</bind>
</comp>

<comp id="948" class="1007" name="mul_ln34_7_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="16" slack="0"/>
<pin id="950" dir="0" index="1" bw="16" slack="3"/>
<pin id="951" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_7/15 "/>
</bind>
</comp>

<comp id="953" class="1007" name="mul_ln34_8_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="16" slack="0"/>
<pin id="955" dir="0" index="1" bw="16" slack="4"/>
<pin id="956" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_8/16 "/>
</bind>
</comp>

<comp id="958" class="1005" name="kernel_addr_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="6" slack="6"/>
<pin id="960" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="963" class="1005" name="kernel1_addr_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="6" slack="6"/>
<pin id="965" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="kernel1_addr "/>
</bind>
</comp>

<comp id="968" class="1005" name="kernel2_addr_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="6" slack="6"/>
<pin id="970" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="kernel2_addr "/>
</bind>
</comp>

<comp id="973" class="1005" name="zext_ln34_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="9" slack="1"/>
<pin id="975" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="979" class="1005" name="zext_ln34_2_cast14_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="14" slack="6"/>
<pin id="981" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln34_2_cast14 "/>
</bind>
</comp>

<comp id="986" class="1005" name="zext_ln40_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="9" slack="3"/>
<pin id="988" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln40 "/>
</bind>
</comp>

<comp id="992" class="1005" name="zext_ln40_1_cast_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="14" slack="10"/>
<pin id="994" dir="1" index="1" bw="14" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln40_1_cast "/>
</bind>
</comp>

<comp id="997" class="1005" name="empty_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="5" slack="2"/>
<pin id="999" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1002" class="1005" name="mul_ln5_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="10" slack="1"/>
<pin id="1004" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln5 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="tmp_4_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="14" slack="1"/>
<pin id="1009" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="icmp_ln23_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="3"/>
<pin id="1014" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="zext_ln40_1_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="9" slack="2"/>
<pin id="1019" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln40_1 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="mul_ln34_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="9" slack="3"/>
<pin id="1024" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln34 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="icmp_ln21_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="1"/>
<pin id="1030" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="out_d_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="5" slack="1"/>
<pin id="1034" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1038" class="1005" name="icmp_ln22_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="1"/>
<pin id="1040" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="add_ln22_1_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="10" slack="4"/>
<pin id="1053" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="add_ln22_1 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="zext_ln34_4_cast_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="9" slack="2"/>
<pin id="1058" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln34_4_cast "/>
</bind>
</comp>

<comp id="1062" class="1005" name="select_ln28_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="5" slack="1"/>
<pin id="1064" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="select_ln28_3_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="5" slack="1"/>
<pin id="1070" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_3 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="zext_ln40_2_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="9" slack="2"/>
<pin id="1076" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln40_2 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="mul_ln34_2_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="9" slack="2"/>
<pin id="1081" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln34_2 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="trunc_ln28_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="2" slack="5"/>
<pin id="1087" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="icmp_ln23_1_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="1"/>
<pin id="1095" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln23_1 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="mul_ln40_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="9" slack="1"/>
<pin id="1100" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="select_ln28_8_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="1"/>
<pin id="1106" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_8 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="out_h_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="5" slack="1"/>
<pin id="1114" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="1118" class="1005" name="tmp_0_0_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="9" slack="1"/>
<pin id="1120" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_0 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="tmp6_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="9" slack="2"/>
<pin id="1125" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="add_ln21_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="14" slack="1"/>
<pin id="1130" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="mul_ln40_1_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="9" slack="1"/>
<pin id="1135" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_1 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="out_w_0_mid2_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="5" slack="2"/>
<pin id="1141" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="out_w_0_mid2 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="zext_ln34_4_cast_mid_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="9" slack="1"/>
<pin id="1148" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34_4_cast_mid "/>
</bind>
</comp>

<comp id="1151" class="1005" name="tmp_0_0_mid1_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="9" slack="1"/>
<pin id="1153" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_0_mid1 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="select_ln22_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="5" slack="1"/>
<pin id="1158" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="tmp5_0_0_mid2_v_v_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="9" slack="1"/>
<pin id="1163" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_0_0_mid2_v_v "/>
</bind>
</comp>

<comp id="1168" class="1005" name="tmp6_mid1_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="9" slack="1"/>
<pin id="1170" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp6_mid1 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="select_ln22_1_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="10" slack="1"/>
<pin id="1175" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22_1 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="tmp5_0_0_mid2_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="14" slack="1"/>
<pin id="1180" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_0_0_mid2 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="tmp5_2_0_mid2_v_v_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="9" slack="1"/>
<pin id="1187" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_2_0_mid2_v_v "/>
</bind>
</comp>

<comp id="1190" class="1005" name="tmp7_mid2_v_v_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="9" slack="4"/>
<pin id="1192" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="tmp7_mid2_v_v "/>
</bind>
</comp>

<comp id="1195" class="1005" name="out_w_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="5" slack="1"/>
<pin id="1197" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="1201" class="1005" name="add_ln28_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="2" slack="1"/>
<pin id="1203" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="xor_ln28_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="2" slack="1"/>
<pin id="1208" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln28 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="add_ln28_5_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="2" slack="1"/>
<pin id="1213" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_5 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="tmp5_1_0_mid2_v_v_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="9" slack="1"/>
<pin id="1218" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_1_0_mid2_v_v "/>
</bind>
</comp>

<comp id="1221" class="1005" name="tmp5_2_0_mid2_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="14" slack="1"/>
<pin id="1223" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_2_0_mid2 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="zext_ln34_10_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="14" slack="1"/>
<pin id="1230" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34_10 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="add_ln34_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="14" slack="1"/>
<pin id="1237" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="kernel_load_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="16" slack="1"/>
<pin id="1242" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="1248" class="1005" name="kernel1_load_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="16" slack="1"/>
<pin id="1250" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel1_load "/>
</bind>
</comp>

<comp id="1256" class="1005" name="kernel2_load_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="16" slack="1"/>
<pin id="1258" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel2_load "/>
</bind>
</comp>

<comp id="1264" class="1005" name="zext_ln34_12_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="14" slack="1"/>
<pin id="1266" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34_12 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="add_ln34_4_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="14" slack="1"/>
<pin id="1272" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_4 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="tmp5_1_0_mid2_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="14" slack="2"/>
<pin id="1277" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp5_1_0_mid2 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="input_addr_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="14" slack="1"/>
<pin id="1284" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1287" class="1005" name="input_addr_7_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="14" slack="1"/>
<pin id="1289" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_7 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="add_ln34_5_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="5" slack="1"/>
<pin id="1294" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_5 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="add_ln34_10_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="14" slack="1"/>
<pin id="1299" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_10 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="add_ln34_11_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="14" slack="1"/>
<pin id="1304" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_11 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="zext_ln34_14_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="14" slack="1"/>
<pin id="1309" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34_14 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="add_ln34_6_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="14" slack="1"/>
<pin id="1314" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_6 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="input_addr_12_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="14" slack="1"/>
<pin id="1319" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_12 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="input_addr_13_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="14" slack="1"/>
<pin id="1324" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_13 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="add_ln34_12_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="14" slack="1"/>
<pin id="1329" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_12 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="tmp_s_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="16" slack="1"/>
<pin id="1334" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1337" class="1005" name="tmp_1_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="16" slack="1"/>
<pin id="1339" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="input_addr_8_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="14" slack="1"/>
<pin id="1344" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_8 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="tmp_2_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="16" slack="2"/>
<pin id="1349" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="add_ln34_7_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="14" slack="1"/>
<pin id="1354" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_7 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="tmp_3_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="16" slack="2"/>
<pin id="1359" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="add_ln34_8_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="14" slack="1"/>
<pin id="1364" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_8 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="add_ln34_9_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="14" slack="2"/>
<pin id="1369" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln34_9 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="input_addr_14_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="14" slack="1"/>
<pin id="1374" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_14 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="add_ln40_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="14" slack="8"/>
<pin id="1379" dir="1" index="1" bw="14" slack="8"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="sext_ln34_2_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="30" slack="2"/>
<pin id="1384" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln34_2 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="mul_ln34_3_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="30" slack="1"/>
<pin id="1390" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_3 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="sext_ln34_4_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="30" slack="4"/>
<pin id="1395" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln34_4 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="mul_ln34_4_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="30" slack="1"/>
<pin id="1400" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_4 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="input_addr_9_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="14" slack="1"/>
<pin id="1405" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_9 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="input_addr_10_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="14" slack="1"/>
<pin id="1410" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_10 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="trunc_ln_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="16" slack="3"/>
<pin id="1415" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1418" class="1005" name="trunc_ln40_s_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="16" slack="3"/>
<pin id="1420" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln40_s "/>
</bind>
</comp>

<comp id="1423" class="1005" name="sext_ln34_6_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="30" slack="1"/>
<pin id="1425" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln34_6 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="sext_ln34_8_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="30" slack="2"/>
<pin id="1430" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln34_8 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="input_addr_11_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="14" slack="1"/>
<pin id="1435" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_11 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="mul_ln34_9_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="30" slack="1"/>
<pin id="1440" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_9 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="mul_ln34_10_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="30" slack="1"/>
<pin id="1445" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_10 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="bias_addr_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="4" slack="1"/>
<pin id="1450" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="1453" class="1005" name="mul_ln34_5_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="30" slack="1"/>
<pin id="1455" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_5 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="trunc_ln40_5_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="16" slack="1"/>
<pin id="1460" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40_5 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="trunc_ln40_6_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="16" slack="1"/>
<pin id="1465" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40_6 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="mul_ln34_11_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="30" slack="1"/>
<pin id="1470" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_11 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="bias_load_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="16" slack="1"/>
<pin id="1475" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="1478" class="1005" name="trunc_ln40_1_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="16" slack="1"/>
<pin id="1480" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40_1 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="mul_ln34_6_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="30" slack="1"/>
<pin id="1485" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_6 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="mul_ln34_7_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="30" slack="1"/>
<pin id="1490" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_7 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="add_ln40_7_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="16" slack="2"/>
<pin id="1495" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln40_7 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="trunc_ln40_3_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="16" slack="1"/>
<pin id="1500" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40_3 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="mul_ln34_8_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="30" slack="1"/>
<pin id="1505" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_8 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="add_ln40_1_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="16" slack="2"/>
<pin id="1510" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln40_1 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="add_ln40_3_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="16" slack="2"/>
<pin id="1515" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln40_3 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="add_ln40_8_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="16" slack="1"/>
<pin id="1520" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_8 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="add_ln40_9_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="16" slack="1"/>
<pin id="1525" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="163"><net_src comp="147" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="10" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="34" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="30" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="304" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="315"><net_src comp="154" pin="7"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="154" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="154" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="154" pin="7"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="96" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="102" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="322" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="90" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="84" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="84" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="90" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="342" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="350" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="26" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="358" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="28" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="342" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="30" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="270" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="258" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="36" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="270" pin="4"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="282" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="38" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="282" pin="4"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="293" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="30" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="419"><net_src comp="293" pin="4"/><net_sink comp="413" pin=2"/></net>

<net id="425"><net_src comp="266" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="433"><net_src comp="426" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="420" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="304" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="456"><net_src comp="36" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="469"><net_src comp="254" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="40" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="489"><net_src comp="480" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="30" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="300" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="499"><net_src comp="492" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="471" pin="3"/><net_sink comp="495" pin=1"/></net>

<net id="521"><net_src comp="511" pin="3"/><net_sink comp="516" pin=2"/></net>

<net id="526"><net_src comp="506" pin="3"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="38" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="545"><net_src comp="538" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="42" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="556"><net_src comp="533" pin="3"/><net_sink comp="551" pin=2"/></net>

<net id="561"><net_src comp="36" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="44" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="46" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="48" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="581"><net_src comp="50" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="589"><net_src comp="582" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="597"><net_src comp="590" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="605"><net_src comp="598" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="613"><net_src comp="606" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="617"><net_src comp="614" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="625"><net_src comp="52" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="629"><net_src comp="626" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="637"><net_src comp="52" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="642"><net_src comp="54" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="650"><net_src comp="52" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="658"><net_src comp="52" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="674"><net_src comp="667" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="675" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="682"><net_src comp="679" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="687"><net_src comp="667" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="694"><net_src comp="691" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="710"><net_src comp="707" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="714"><net_src comp="312" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="721"><net_src comp="317" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="728"><net_src comp="725" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="732"><net_src comp="729" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="739"><net_src comp="56" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="58" pin="0"/><net_sink comp="733" pin=2"/></net>

<net id="741"><net_src comp="60" pin="0"/><net_sink comp="733" pin=3"/></net>

<net id="748"><net_src comp="56" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="58" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="750"><net_src comp="60" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="760"><net_src comp="757" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="764"><net_src comp="312" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="317" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="769" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="776"><net_src comp="312" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="783"><net_src comp="56" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="58" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="785"><net_src comp="60" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="792"><net_src comp="56" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="58" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="794"><net_src comp="60" pin="0"/><net_sink comp="786" pin=3"/></net>

<net id="798"><net_src comp="317" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="805"><net_src comp="56" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="58" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="807"><net_src comp="60" pin="0"/><net_sink comp="799" pin=3"/></net>

<net id="811"><net_src comp="312" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="317" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="822"><net_src comp="56" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="58" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="824"><net_src comp="60" pin="0"/><net_sink comp="816" pin=3"/></net>

<net id="829"><net_src comp="816" pin="4"/><net_sink comp="825" pin=1"/></net>

<net id="834"><net_src comp="825" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="841"><net_src comp="56" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="58" pin="0"/><net_sink comp="835" pin=2"/></net>

<net id="843"><net_src comp="60" pin="0"/><net_sink comp="835" pin=3"/></net>

<net id="850"><net_src comp="56" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="851"><net_src comp="58" pin="0"/><net_sink comp="844" pin=2"/></net>

<net id="852"><net_src comp="60" pin="0"/><net_sink comp="844" pin=3"/></net>

<net id="856"><net_src comp="312" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="865"><net_src comp="835" pin="4"/><net_sink comp="861" pin=1"/></net>

<net id="870"><net_src comp="861" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="877"><net_src comp="56" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="58" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="879"><net_src comp="60" pin="0"/><net_sink comp="871" pin=3"/></net>

<net id="884"><net_src comp="871" pin="4"/><net_sink comp="880" pin=1"/></net>

<net id="889"><net_src comp="880" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="898"><net_src comp="890" pin="2"/><net_sink comp="894" pin=1"/></net>

<net id="902"><net_src comp="899" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="908"><net_src comp="688" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="913"><net_src comp="711" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="715" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="718" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="722" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="925"><net_src comp="761" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="751" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="931"><net_src comp="765" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="754" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="773" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="942"><net_src comp="795" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="947"><net_src comp="808" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="952"><net_src comp="812" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="957"><net_src comp="853" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="108" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="966"><net_src comp="116" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="971"><net_src comp="124" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="976"><net_src comp="326" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="978"><net_src comp="973" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="982"><net_src comp="330" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="984"><net_src comp="979" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="985"><net_src comp="979" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="989"><net_src comp="334" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="991"><net_src comp="986" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="995"><net_src comp="338" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1000"><net_src comp="342" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="1005"><net_src comp="358" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="1010"><net_src comp="364" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="1015"><net_src comp="372" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="1020"><net_src comp="378" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1025"><net_src comp="382" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="1031"><net_src comp="387" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1035"><net_src comp="392" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="1037"><net_src comp="1032" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="1041"><net_src comp="398" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="1044"><net_src comp="1038" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1045"><net_src comp="1038" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="1046"><net_src comp="1038" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="1047"><net_src comp="1038" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1048"><net_src comp="1038" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1049"><net_src comp="1038" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="1050"><net_src comp="1038" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1054"><net_src comp="403" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="1059"><net_src comp="409" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="1065"><net_src comp="413" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="1071"><net_src comp="420" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1077"><net_src comp="426" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="1082"><net_src comp="429" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="1088"><net_src comp="434" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="1090"><net_src comp="1085" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="1091"><net_src comp="1085" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="1092"><net_src comp="1085" pin="1"/><net_sink comp="618" pin=4"/></net>

<net id="1096"><net_src comp="438" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="1101"><net_src comp="443" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="1107"><net_src comp="447" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1110"><net_src comp="1104" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1111"><net_src comp="1104" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="1115"><net_src comp="452" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="1121"><net_src comp="457" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="1126"><net_src comp="461" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="1131"><net_src comp="465" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1136"><net_src comp="476" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="1138"><net_src comp="1133" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="1142"><net_src comp="484" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="1144"><net_src comp="1139" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1145"><net_src comp="1139" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1149"><net_src comp="492" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1154"><net_src comp="495" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1159"><net_src comp="501" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1164"><net_src comp="516" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="1166"><net_src comp="1161" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="1167"><net_src comp="1161" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1171"><net_src comp="522" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="1176"><net_src comp="527" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1181"><net_src comp="541" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1183"><net_src comp="1178" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1184"><net_src comp="1178" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1188"><net_src comp="546" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1193"><net_src comp="551" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1198"><net_src comp="557" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1200"><net_src comp="1195" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1204"><net_src comp="562" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="630" pin=4"/></net>

<net id="1209"><net_src comp="567" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="643" pin=4"/></net>

<net id="1214"><net_src comp="572" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="651" pin=4"/></net>

<net id="1219"><net_src comp="577" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1224"><net_src comp="585" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="1226"><net_src comp="1221" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="1227"><net_src comp="1221" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1231"><net_src comp="590" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="1233"><net_src comp="1228" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="1234"><net_src comp="1228" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1238"><net_src comp="593" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1243"><net_src comp="132" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1246"><net_src comp="1240" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="1247"><net_src comp="1240" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="1251"><net_src comp="137" pin="3"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="1253"><net_src comp="1248" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="1254"><net_src comp="1248" pin="1"/><net_sink comp="643" pin=2"/></net>

<net id="1255"><net_src comp="1248" pin="1"/><net_sink comp="651" pin=2"/></net>

<net id="1259"><net_src comp="142" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="618" pin=3"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="630" pin=3"/></net>

<net id="1262"><net_src comp="1256" pin="1"/><net_sink comp="643" pin=3"/></net>

<net id="1263"><net_src comp="1256" pin="1"/><net_sink comp="651" pin=3"/></net>

<net id="1267"><net_src comp="598" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="1273"><net_src comp="601" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1278"><net_src comp="609" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1281"><net_src comp="1275" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1285"><net_src comp="147" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1290"><net_src comp="164" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1295"><net_src comp="638" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1300"><net_src comp="659" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1305"><net_src comp="663" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1310"><net_src comp="667" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1315"><net_src comp="670" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1320"><net_src comp="172" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1325"><net_src comp="180" pin="3"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1330"><net_src comp="683" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1335"><net_src comp="618" pin="5"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1340"><net_src comp="630" pin="5"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1345"><net_src comp="188" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1350"><net_src comp="643" pin="5"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1355"><net_src comp="695" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1360"><net_src comp="651" pin="5"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1365"><net_src comp="699" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1370"><net_src comp="703" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1375"><net_src comp="196" pin="3"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1380"><net_src comp="903" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1385"><net_src comp="715" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1387"><net_src comp="1382" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="1391"><net_src comp="909" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1396"><net_src comp="722" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="1401"><net_src comp="915" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1406"><net_src comp="204" pin="3"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1411"><net_src comp="212" pin="3"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1416"><net_src comp="733" pin="4"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1421"><net_src comp="742" pin="4"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1426"><net_src comp="751" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="1431"><net_src comp="754" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="1436"><net_src comp="220" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1441"><net_src comp="921" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1446"><net_src comp="927" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="1451"><net_src comp="228" pin="3"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1456"><net_src comp="933" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="1461"><net_src comp="777" pin="4"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1466"><net_src comp="786" pin="4"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1471"><net_src comp="938" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="1476"><net_src comp="235" pin="3"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1481"><net_src comp="799" pin="4"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1486"><net_src comp="943" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="1491"><net_src comp="948" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="1496"><net_src comp="830" pin="2"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1501"><net_src comp="844" pin="4"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1506"><net_src comp="953" pin="2"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="1511"><net_src comp="857" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1516"><net_src comp="866" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1521"><net_src comp="885" pin="2"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1526"><net_src comp="894" pin="2"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="248" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {19 }
	Port: bias | {}
	Port: kernel | {}
	Port: kernel1 | {}
	Port: kernel2 | {}
 - Input state : 
	Port: depthwise_conv2d_fix.2 : input_height | {1 }
	Port: depthwise_conv2d_fix.2 : input_width | {1 }
	Port: depthwise_conv2d_fix.2 : input_r | {9 10 11 12 13 14 15 }
	Port: depthwise_conv2d_fix.2 : output_height | {1 }
	Port: depthwise_conv2d_fix.2 : output_width | {1 }
	Port: depthwise_conv2d_fix.2 : bias | {14 15 }
	Port: depthwise_conv2d_fix.2 : kernel | {7 8 }
	Port: depthwise_conv2d_fix.2 : kernel1 | {7 8 }
	Port: depthwise_conv2d_fix.2 : kernel2 | {7 8 }
  - Chain level:
	State 1
		zext_ln34_2_cast14 : 1
		zext_ln5 : 1
		zext_ln5_1 : 1
		mul_ln5 : 2
		tmp_4 : 3
		icmp_ln23 : 1
	State 2
		zext_ln40_1 : 1
		mul_ln34 : 2
		icmp_ln21 : 1
		out_d : 1
		icmp_ln22 : 1
		add_ln22_1 : 1
	State 3
		zext_ln34_4_cast : 1
		select_ln28 : 1
		mul_ln34_2 : 1
		trunc_ln28 : 1
		icmp_ln23_1 : 1
	State 4
	State 5
		tmp_0_0_mid1 : 1
	State 6
		tmp5_0_0_mid2_v_v : 1
		tmp6_mid1 : 1
	State 7
		tmp5_0_0_mid2 : 1
		tmp7_mid2_v_v : 1
	State 8
		tmp5_2_0_mid2 : 1
		add_ln34 : 1
		add_ln34_4 : 1
	State 9
		tmp5_1_0_mid2 : 1
		input_addr : 1
		input_load : 2
		input_addr_7 : 1
		input_load_7 : 2
	State 10
		add_ln34_6 : 1
		input_addr_12 : 1
		input_load_12 : 2
		input_addr_13 : 1
		input_load_13 : 2
		add_ln34_12 : 1
	State 11
		tmp7_mid2 : 1
		input_addr_8 : 1
		input_load_8 : 2
		input_addr_14 : 1
		input_load_14 : 2
		add_ln40 : 2
	State 12
		mul_ln34_3 : 1
		mul_ln34_4 : 1
		input_addr_9 : 1
		input_load_9 : 2
		input_addr_10 : 1
		input_load_10 : 2
	State 13
		input_addr_11 : 1
		input_load_11 : 2
		mul_ln34_9 : 1
		mul_ln34_10 : 1
	State 14
		bias_addr : 1
		bias_load : 2
		mul_ln34_5 : 1
		mul_ln34_11 : 1
	State 15
		mul_ln34_6 : 1
		mul_ln34_7 : 1
		add_ln40_6 : 1
		add_ln40_7 : 2
	State 16
		mul_ln34_8 : 1
		add_ln40_2 : 1
		add_ln40_3 : 2
	State 17
		add_ln40_5 : 1
		add_ln40_8 : 2
	State 18
		add_ln40_9 : 1
	State 19
		output_addr : 1
		store_ln40 : 2
		empty_49 : 1
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_618          |    0    |   511   |   121   |
|    mux   |           grp_fu_630          |    0    |   511   |   121   |
|          |           grp_fu_643          |    0    |   511   |   121   |
|          |           grp_fu_651          |    0    |   511   |   121   |
|----------|-------------------------------|---------|---------|---------|
|          |          out_d_fu_392         |    0    |    0    |    15   |
|          |       add_ln22_1_fu_403       |    0    |    0    |    14   |
|          |          out_h_fu_452         |    0    |    0    |    15   |
|          |         tmp_0_0_fu_457        |    0    |    0    |    15   |
|          |          tmp6_fu_461          |    0    |    0    |    15   |
|          |        add_ln21_fu_465        |    0    |    0    |    19   |
|          |      tmp_0_0_mid1_fu_495      |    0    |    0    |    15   |
|          |        tmp6_mid1_fu_522       |    0    |    0    |    15   |
|          |    tmp5_2_0_mid2_v_v_fu_546   |    0    |    0    |    15   |
|          |          out_w_fu_557         |    0    |    0    |    15   |
|          |        add_ln28_fu_562        |    0    |    0    |    10   |
|          |       add_ln28_5_fu_572       |    0    |    0    |    10   |
|          |    tmp5_1_0_mid2_v_v_fu_577   |    0    |    0    |    15   |
|          |        add_ln34_fu_593        |    0    |    0    |    19   |
|          |       add_ln34_4_fu_601       |    0    |    0    |    19   |
|    add   |       add_ln34_5_fu_638       |    0    |    0    |    15   |
|          |       add_ln34_10_fu_659      |    0    |    0    |    19   |
|          |       add_ln34_11_fu_663      |    0    |    0    |    19   |
|          |       add_ln34_6_fu_670       |    0    |    0    |    19   |
|          |       add_ln34_12_fu_683      |    0    |    0    |    19   |
|          |       add_ln34_7_fu_695       |    0    |    0    |    19   |
|          |       add_ln34_8_fu_699       |    0    |    0    |    19   |
|          |       add_ln34_9_fu_703       |    0    |    0    |    19   |
|          |       add_ln40_6_fu_825       |    0    |    0    |    16   |
|          |       add_ln40_7_fu_830       |    0    |    0    |    16   |
|          |       add_ln40_1_fu_857       |    0    |    0    |    23   |
|          |       add_ln40_2_fu_861       |    0    |    0    |    16   |
|          |       add_ln40_3_fu_866       |    0    |    0    |    16   |
|          |       add_ln40_5_fu_880       |    0    |    0    |    16   |
|          |       add_ln40_8_fu_885       |    0    |    0    |    16   |
|          |       add_ln40_4_fu_890       |    0    |    0    |    16   |
|          |       add_ln40_9_fu_894       |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |         mul_ln5_fu_358        |    0    |    0    |    17   |
|          |        mul_ln34_fu_382        |    0    |    0    |    33   |
|          |       mul_ln34_2_fu_429       |    0    |    0    |    33   |
|          |        mul_ln40_fu_443        |    0    |    0    |    26   |
|          |       mul_ln40_1_fu_476       |    0    |    0    |    26   |
|          |      tmp5_0_0_mid2_fu_541     |    0    |    0    |    51   |
|          |      tmp5_2_0_mid2_fu_585     |    0    |    0    |    51   |
|          |      tmp5_1_0_mid2_fu_609     |    0    |    0    |    51   |
|    mul   |       mul_ln34_3_fu_909       |    1    |    0    |    0    |
|          |       mul_ln34_4_fu_915       |    1    |    0    |    0    |
|          |       mul_ln34_9_fu_921       |    1    |    0    |    0    |
|          |       mul_ln34_10_fu_927      |    1    |    0    |    0    |
|          |       mul_ln34_5_fu_933       |    1    |    0    |    0    |
|          |       mul_ln34_11_fu_938      |    1    |    0    |    0    |
|          |       mul_ln34_6_fu_943       |    1    |    0    |    0    |
|          |       mul_ln34_7_fu_948       |    1    |    0    |    0    |
|          |       mul_ln34_8_fu_953       |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln28_fu_413      |    0    |    0    |    5    |
|          |      select_ln28_3_fu_420     |    0    |    0    |    5    |
|          |      select_ln28_8_fu_447     |    0    |    0    |    2    |
|          |      select_ln28_4_fu_471     |    0    |    0    |    9    |
|          |      out_w_0_mid2_fu_484      |    0    |    0    |    5    |
|  select  |       select_ln22_fu_501      |    0    |    0    |    5    |
|          |      select_ln28_5_fu_506     |    0    |    0    |    9    |
|          |      select_ln28_6_fu_511     |    0    |    0    |    9    |
|          |    tmp5_0_0_mid2_v_v_fu_516   |    0    |    0    |    9    |
|          |      select_ln22_1_fu_527     |    0    |    0    |    10   |
|          |      select_ln28_7_fu_533     |    0    |    0    |    9    |
|          |      tmp7_mid2_v_v_fu_551     |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln23_fu_372       |    0    |    0    |    11   |
|   icmp   |        icmp_ln21_fu_387       |    0    |    0    |    13   |
|          |        icmp_ln22_fu_398       |    0    |    0    |    13   |
|          |       icmp_ln23_1_fu_438      |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|    or    |        empty_48_fu_480        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |        xor_ln28_fu_567        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_903          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_84 |    0    |    0    |    0    |
|   read   | output_height_read_read_fu_90 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_96  |    0    |    0    |    0    |
|          | input_height_read_read_fu_102 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      sext_ln34_14_fu_322      |    0    |    0    |    0    |
|          |        sext_ln34_fu_711       |    0    |    0    |    0    |
|          |       sext_ln34_2_fu_715      |    0    |    0    |    0    |
|          |       sext_ln34_3_fu_718      |    0    |    0    |    0    |
|          |       sext_ln34_4_fu_722      |    0    |    0    |    0    |
|          |       sext_ln34_6_fu_751      |    0    |    0    |    0    |
|   sext   |       sext_ln34_8_fu_754      |    0    |    0    |    0    |
|          |      sext_ln34_11_fu_761      |    0    |    0    |    0    |
|          |      sext_ln34_12_fu_765      |    0    |    0    |    0    |
|          |       sext_ln34_5_fu_773      |    0    |    0    |    0    |
|          |      sext_ln34_13_fu_795      |    0    |    0    |    0    |
|          |       sext_ln34_7_fu_808      |    0    |    0    |    0    |
|          |       sext_ln34_9_fu_812      |    0    |    0    |    0    |
|          |      sext_ln34_10_fu_853      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln34_fu_326       |    0    |    0    |    0    |
|          |   zext_ln34_2_cast14_fu_330   |    0    |    0    |    0    |
|          |        zext_ln40_fu_334       |    0    |    0    |    0    |
|          |    zext_ln40_1_cast_fu_338    |    0    |    0    |    0    |
|          |        zext_ln5_fu_350        |    0    |    0    |    0    |
|          |       zext_ln5_1_fu_354       |    0    |    0    |    0    |
|          |       zext_ln40_1_fu_378      |    0    |    0    |    0    |
|          |    zext_ln34_4_cast_fu_409    |    0    |    0    |    0    |
|          |       zext_ln40_2_fu_426      |    0    |    0    |    0    |
|          |  zext_ln34_4_cast_mid_fu_492  |    0    |    0    |    0    |
|          |     tmp5_0_0_mid2_v_fu_538    |    0    |    0    |    0    |
|          |     tmp5_2_0_mid2_v_fu_582    |    0    |    0    |    0    |
|          |      zext_ln34_10_fu_590      |    0    |    0    |    0    |
|   zext   |      zext_ln34_12_fu_598      |    0    |    0    |    0    |
|          |     tmp5_1_0_mid2_v_fu_606    |    0    |    0    |    0    |
|          |      zext_ln34_11_fu_614      |    0    |    0    |    0    |
|          |      zext_ln34_13_fu_626      |    0    |    0    |    0    |
|          |      zext_ln34_14_fu_667      |    0    |    0    |    0    |
|          |      zext_ln34_19_fu_675      |    0    |    0    |    0    |
|          |      zext_ln34_20_fu_679      |    0    |    0    |    0    |
|          |       tmp7_mid2_v_fu_688      |    0    |    0    |    0    |
|          |      zext_ln34_15_fu_691      |    0    |    0    |    0    |
|          |      zext_ln34_21_fu_707      |    0    |    0    |    0    |
|          |      zext_ln34_16_fu_725      |    0    |    0    |    0    |
|          |      zext_ln34_17_fu_729      |    0    |    0    |    0    |
|          |      zext_ln34_18_fu_757      |    0    |    0    |    0    |
|          |        zext_ln28_fu_769       |    0    |    0    |    0    |
|          |       zext_ln40_3_fu_899      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_342         |    0    |    0    |    0    |
|   trunc  |        empty_46_fu_346        |    0    |    0    |    0    |
|          |       trunc_ln28_fu_434       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_4_fu_364         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_733        |    0    |    0    |    0    |
|          |      trunc_ln40_s_fu_742      |    0    |    0    |    0    |
|          |      trunc_ln40_5_fu_777      |    0    |    0    |    0    |
|          |      trunc_ln40_6_fu_786      |    0    |    0    |    0    |
|partselect|      trunc_ln40_1_fu_799      |    0    |    0    |    0    |
|          |      trunc_ln40_7_fu_816      |    0    |    0    |    0    |
|          |      trunc_ln40_2_fu_835      |    0    |    0    |    0    |
|          |      trunc_ln40_3_fu_844      |    0    |    0    |    0    |
|          |      trunc_ln40_4_fu_871      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    10   |   2044  |   1435  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln21_reg_1128      |   14   |
|     add_ln22_1_reg_1051     |   10   |
|     add_ln28_5_reg_1211     |    2   |
|      add_ln28_reg_1201      |    2   |
|     add_ln34_10_reg_1297    |   14   |
|     add_ln34_11_reg_1302    |   14   |
|     add_ln34_12_reg_1327    |   14   |
|     add_ln34_4_reg_1270     |   14   |
|     add_ln34_5_reg_1292     |    5   |
|     add_ln34_6_reg_1312     |   14   |
|     add_ln34_7_reg_1352     |   14   |
|     add_ln34_8_reg_1362     |   14   |
|     add_ln34_9_reg_1367     |   14   |
|      add_ln34_reg_1235      |   14   |
|     add_ln40_1_reg_1508     |   16   |
|     add_ln40_3_reg_1513     |   16   |
|     add_ln40_7_reg_1493     |   16   |
|     add_ln40_8_reg_1518     |   16   |
|     add_ln40_9_reg_1523     |   16   |
|      add_ln40_reg_1377      |   14   |
|      bias_addr_reg_1448     |    4   |
|      bias_load_reg_1473     |   16   |
|        empty_reg_997        |    5   |
|      icmp_ln21_reg_1028     |    1   |
|      icmp_ln22_reg_1038     |    1   |
|     icmp_ln23_1_reg_1093    |    1   |
|      icmp_ln23_reg_1012     |    1   |
|   indvar_flatten39_reg_254  |   14   |
|    indvar_flatten_reg_278   |   10   |
|    input_addr_10_reg_1408   |   14   |
|    input_addr_11_reg_1433   |   14   |
|    input_addr_12_reg_1317   |   14   |
|    input_addr_13_reg_1322   |   14   |
|    input_addr_14_reg_1372   |   14   |
|    input_addr_7_reg_1287    |   14   |
|    input_addr_8_reg_1342    |   14   |
|    input_addr_9_reg_1403    |   14   |
|     input_addr_reg_1282     |   14   |
|     kernel1_addr_reg_963    |    6   |
|    kernel1_load_reg_1248    |   16   |
|     kernel2_addr_reg_968    |    6   |
|    kernel2_load_reg_1256    |   16   |
|     kernel_addr_reg_958     |    6   |
|     kernel_load_reg_1240    |   16   |
|     mul_ln34_10_reg_1443    |   30   |
|     mul_ln34_11_reg_1468    |   30   |
|     mul_ln34_2_reg_1079     |    9   |
|     mul_ln34_3_reg_1388     |   30   |
|     mul_ln34_4_reg_1398     |   30   |
|     mul_ln34_5_reg_1453     |   30   |
|     mul_ln34_6_reg_1483     |   30   |
|     mul_ln34_7_reg_1488     |   30   |
|     mul_ln34_8_reg_1503     |   30   |
|     mul_ln34_9_reg_1438     |   30   |
|      mul_ln34_reg_1022      |    9   |
|     mul_ln40_1_reg_1133     |    9   |
|      mul_ln40_reg_1098      |    9   |
|       mul_ln5_reg_1002      |   10   |
|       out_d_0_reg_266       |    5   |
|        out_d_reg_1032       |    5   |
|       out_h_0_reg_289       |    5   |
|        out_h_reg_1112       |    5   |
|    out_w_0_mid2_reg_1139    |    5   |
|       out_w_0_reg_300       |    5   |
|        out_w_reg_1195       |    5   |
|           reg_312           |   16   |
|           reg_317           |   16   |
|    select_ln22_1_reg_1173   |   10   |
|     select_ln22_reg_1156    |    5   |
|    select_ln28_3_reg_1068   |    5   |
|    select_ln28_8_reg_1104   |    1   |
|     select_ln28_reg_1062    |    5   |
|     sext_ln34_2_reg_1382    |   30   |
|     sext_ln34_4_reg_1393    |   30   |
|     sext_ln34_6_reg_1423    |   30   |
|     sext_ln34_8_reg_1428    |   30   |
|    tmp5_0_0_mid2_reg_1178   |   14   |
|  tmp5_0_0_mid2_v_v_reg_1161 |    9   |
|    tmp5_1_0_mid2_reg_1275   |   14   |
|  tmp5_1_0_mid2_v_v_reg_1216 |    9   |
|    tmp5_2_0_mid2_reg_1221   |   14   |
|  tmp5_2_0_mid2_v_v_reg_1185 |    9   |
|      tmp6_mid1_reg_1168     |    9   |
|        tmp6_reg_1123        |    9   |
|    tmp7_mid2_v_v_reg_1190   |    9   |
|    tmp_0_0_mid1_reg_1151    |    9   |
|       tmp_0_0_reg_1118      |    9   |
|        tmp_1_reg_1337       |   16   |
|        tmp_2_reg_1347       |   16   |
|        tmp_3_reg_1357       |   16   |
|        tmp_4_reg_1007       |   14   |
|        tmp_s_reg_1332       |   16   |
|     trunc_ln28_reg_1085     |    2   |
|    trunc_ln40_1_reg_1478    |   16   |
|    trunc_ln40_3_reg_1498    |   16   |
|    trunc_ln40_5_reg_1458    |   16   |
|    trunc_ln40_6_reg_1463    |   16   |
|    trunc_ln40_s_reg_1418    |   16   |
|      trunc_ln_reg_1413      |   16   |
|      xor_ln28_reg_1206      |    2   |
|    zext_ln34_10_reg_1228    |   14   |
|    zext_ln34_12_reg_1264    |   14   |
|    zext_ln34_14_reg_1307    |   14   |
|  zext_ln34_2_cast14_reg_979 |   14   |
|zext_ln34_4_cast_mid_reg_1146|    9   |
|  zext_ln34_4_cast_reg_1056  |    9   |
|      zext_ln34_reg_973      |    9   |
|   zext_ln40_1_cast_reg_992  |   14   |
|     zext_ln40_1_reg_1017    |    9   |
|     zext_ln40_2_reg_1074    |    9   |
|      zext_ln40_reg_986      |    9   |
+-----------------------------+--------+
|            Total            |  1443  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_154    |  p0  |  10  |  14  |   140  ||    47   |
|     grp_access_fu_154    |  p2  |   8  |   0  |    0   ||    41   |
|     grp_access_fu_235    |  p0  |   2  |   4  |    8   ||    9    |
| indvar_flatten39_reg_254 |  p0  |   2  |  14  |   28   ||    9    |
|      out_d_0_reg_266     |  p0  |   2  |   5  |   10   ||    9    |
|      out_w_0_reg_300     |  p0  |   2  |   5  |   10   ||    9    |
|          reg_312         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_317         |  p0  |   2  |  16  |   32   ||    9    |
|        grp_fu_903        |  p1  |   2  |   9  |   18   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   278  || 16.4352 ||   151   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |  2044  |  1435  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   151  |
|  Register |    -   |    -   |  1443  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   16   |  3487  |  1586  |
+-----------+--------+--------+--------+--------+
