Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jul 23 17:34:01 2024
| Host         : Raunak-Thinkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_secure_BLE_wrapper_timing_summary_routed.rpt -rpx UART_secure_BLE_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_secure_BLE_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: UART_secure_BLE_i/Seven_seg_0/inst/L2/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UART_secure_BLE_i/Seven_seg_0/inst/L3/temp_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UART_secure_BLE_i/Seven_seg_0/inst/L3/temp_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: UART_secure_BLE_i/Seven_seg_1/inst/L2/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UART_secure_BLE_i/Seven_seg_1/inst/L3/temp_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UART_secure_BLE_i/Seven_seg_1/inst/L3/temp_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UART_secure_BLE_i/UART_Rx_0/inst/r_byte_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: UART_secure_BLE_i/UART_Rx_0/inst/r_byte_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: UART_secure_BLE_i/UART_Rx_0/inst/r_byte_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: UART_secure_BLE_i/UART_Rx_0/inst/r_byte_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: UART_secure_BLE_i/UART_Rx_0/inst/r_byte_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: UART_secure_BLE_i/UART_Rx_0/inst/r_byte_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: UART_secure_BLE_i/UART_Rx_0/inst/r_byte_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: UART_secure_BLE_i/UART_Rx_0/inst/r_byte_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.587        0.000                      0                  171        0.162        0.000                      0                  171        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
mclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                5.587        0.000                      0                  171        0.162        0.000                      0                  171        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        5.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 UART_secure_BLE_i/UART_Tx_0/inst/r_states_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.856ns (20.964%)  route 3.227ns (79.036%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.609     5.135    UART_secure_BLE_i/UART_Tx_0/inst/mclk
    SLICE_X61Y71         FDRE                                         r  UART_secure_BLE_i/UART_Tx_0/inst/r_states_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  UART_secure_BLE_i/UART_Tx_0/inst/r_states_reg[0]/Q
                         net (fo=9, routed)           0.857     6.448    UART_secure_BLE_i/UART_Tx_0/inst/r_states[0]
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.572 r  UART_secure_BLE_i/UART_Tx_0/inst/r_counter[9]_i_5/O
                         net (fo=1, routed)           1.125     7.697    UART_secure_BLE_i/UART_Tx_0/inst/r_counter[9]_i_5_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124     7.821 r  UART_secure_BLE_i/UART_Tx_0/inst/r_counter[9]_i_3/O
                         net (fo=10, routed)          0.903     8.724    UART_secure_BLE_i/UART_Tx_0/inst/r_counter[9]_i_3_n_0
    SLICE_X63Y76         LUT3 (Prop_lut3_I0_O)        0.152     8.876 r  UART_secure_BLE_i/UART_Tx_0/inst/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.342     9.218    UART_secure_BLE_i/UART_Tx_0/inst/r_counter[1]
    SLICE_X62Y76         FDRE                                         r  UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.491    14.838    UART_secure_BLE_i/UART_Tx_0/inst/mclk
    SLICE_X62Y76         FDRE                                         r  UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[1]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X62Y76         FDRE (Setup_fdre_C_D)       -0.255    14.806    UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.828ns (22.265%)  route 2.891ns (77.735%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.603     5.129    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X59Y74         FDRE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/Q
                         net (fo=21, routed)          1.193     6.777    UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg_n_0_[0]
    SLICE_X60Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.901 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_5/O
                         net (fo=1, routed)           0.814     7.716    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_5_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.840 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.177     8.016    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.140 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.707     8.848    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X58Y74         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.488    14.835    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X58Y74         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[0]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y74         FDSE (Setup_fdse_C_S)       -0.429    14.643    UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.828ns (22.265%)  route 2.891ns (77.735%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.603     5.129    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X59Y74         FDRE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/Q
                         net (fo=21, routed)          1.193     6.777    UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg_n_0_[0]
    SLICE_X60Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.901 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_5/O
                         net (fo=1, routed)           0.814     7.716    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_5_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.840 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.177     8.016    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.140 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.707     8.848    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X58Y74         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.488    14.835    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X58Y74         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[2]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y74         FDSE (Setup_fdse_C_S)       -0.429    14.643    UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.828ns (22.265%)  route 2.891ns (77.735%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.603     5.129    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X59Y74         FDRE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/Q
                         net (fo=21, routed)          1.193     6.777    UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg_n_0_[0]
    SLICE_X60Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.901 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_5/O
                         net (fo=1, routed)           0.814     7.716    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_5_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.840 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.177     8.016    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.140 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.707     8.848    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X58Y74         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.488    14.835    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X58Y74         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[3]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y74         FDSE (Setup_fdse_C_S)       -0.429    14.643    UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.828ns (20.366%)  route 3.238ns (79.634%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.603     5.129    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X58Y74         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDSE (Prop_fdse_C_Q)         0.456     5.585 f  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[0]/Q
                         net (fo=12, routed)          1.196     6.781    UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg_n_0_[0]
    SLICE_X59Y72         LUT6 (Prop_lut6_I2_O)        0.124     6.905 f  UART_secure_BLE_i/UART_Rx_0/inst/r_byte[7]_i_5/O
                         net (fo=2, routed)           0.796     7.701    UART_secure_BLE_i/UART_Rx_0/inst/r_byte[7]_i_5_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.825 r  UART_secure_BLE_i/UART_Rx_0/inst/r_done_i_2/O
                         net (fo=17, routed)          1.245     9.070    UART_secure_BLE_i/UART_Rx_0/inst/r_done_i_2_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.194 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.194    UART_secure_BLE_i/UART_Rx_0/inst/r_count[3]_i_1_n_0
    SLICE_X58Y74         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.488    14.835    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X58Y74         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[3]/C
                         clock pessimism              0.294    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X58Y74         FDSE (Setup_fdse_C_D)        0.031    15.125    UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.828ns (23.135%)  route 2.751ns (76.865%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.603     5.129    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X59Y74         FDRE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/Q
                         net (fo=21, routed)          1.193     6.777    UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg_n_0_[0]
    SLICE_X60Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.901 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_5/O
                         net (fo=1, routed)           0.814     7.716    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_5_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.840 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.177     8.016    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.140 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.568     8.708    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X58Y73         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.490    14.837    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X58Y73         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[7]/C
                         clock pessimism              0.272    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y73         FDSE (Setup_fdse_C_S)       -0.429    14.645    UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.828ns (23.135%)  route 2.751ns (76.865%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.603     5.129    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X59Y74         FDRE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/Q
                         net (fo=21, routed)          1.193     6.777    UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg_n_0_[0]
    SLICE_X60Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.901 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_5/O
                         net (fo=1, routed)           0.814     7.716    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_5_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.840 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.177     8.016    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.140 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.568     8.708    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X58Y73         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.490    14.837    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X58Y73         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[8]/C
                         clock pessimism              0.272    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y73         FDSE (Setup_fdse_C_S)       -0.429    14.645    UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.828ns (23.154%)  route 2.748ns (76.846%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.603     5.129    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X59Y74         FDRE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/Q
                         net (fo=21, routed)          1.193     6.777    UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg_n_0_[0]
    SLICE_X60Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.901 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_5/O
                         net (fo=1, routed)           0.814     7.716    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_5_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.840 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.177     8.016    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.140 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.565     8.705    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X58Y72         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.491    14.838    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X58Y72         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[1]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X58Y72         FDSE (Setup_fdse_C_S)       -0.429    14.646    UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.828ns (23.154%)  route 2.748ns (76.846%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.603     5.129    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X59Y74         FDRE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/Q
                         net (fo=21, routed)          1.193     6.777    UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg_n_0_[0]
    SLICE_X60Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.901 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_5/O
                         net (fo=1, routed)           0.814     7.716    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_5_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.840 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.177     8.016    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.140 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.565     8.705    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X58Y72         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.491    14.838    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X58Y72         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[9]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X58Y72         FDSE (Setup_fdse_C_S)       -0.429    14.646    UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.828ns (23.182%)  route 2.744ns (76.818%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.603     5.129    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X59Y74         FDRE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/Q
                         net (fo=21, routed)          1.193     6.777    UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg_n_0_[0]
    SLICE_X60Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.901 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_5/O
                         net (fo=1, routed)           0.814     7.716    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_5_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.840 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.177     8.016    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.140 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.560     8.701    UART_secure_BLE_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X59Y72         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.491    14.838    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X59Y72         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[10]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X59Y72         FDSE (Setup_fdse_C_S)       -0.429    14.646    UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  5.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 UART_secure_BLE_i/UART_Tx_0/inst/r_states_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_secure_BLE_i/UART_Tx_0/inst/r_states_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.743%)  route 0.110ns (37.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.580     1.466    UART_secure_BLE_i/UART_Tx_0/inst/mclk
    SLICE_X61Y71         FDRE                                         r  UART_secure_BLE_i/UART_Tx_0/inst/r_states_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  UART_secure_BLE_i/UART_Tx_0/inst/r_states_reg[0]/Q
                         net (fo=9, routed)           0.110     1.718    UART_secure_BLE_i/UART_Tx_0/inst/r_states[0]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.763 r  UART_secure_BLE_i/UART_Tx_0/inst/r_states[1]_i_1/O
                         net (fo=1, routed)           0.000     1.763    UART_secure_BLE_i/UART_Tx_0/inst/r_states[1]_i_1_n_0
    SLICE_X60Y71         FDRE                                         r  UART_secure_BLE_i/UART_Tx_0/inst/r_states_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.848     1.979    UART_secure_BLE_i/UART_Tx_0/inst/mclk
    SLICE_X60Y71         FDRE                                         r  UART_secure_BLE_i/UART_Tx_0/inst/r_states_reg[1]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X60Y71         FDRE (Hold_fdre_C_D)         0.121     1.600    UART_secure_BLE_i/UART_Tx_0/inst/r_states_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.215%)  route 0.128ns (40.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.577     1.463    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X59Y74         FDRE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg[0]/Q
                         net (fo=21, routed)          0.128     1.732    UART_secure_BLE_i/UART_Rx_0/inst/r_state_reg_n_0_[0]
    SLICE_X58Y74         LUT5 (Prop_lut5_I2_O)        0.045     1.777 r  UART_secure_BLE_i/UART_Rx_0/inst/r_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.777    UART_secure_BLE_i/UART_Rx_0/inst/r_count[0]_i_1_n_0
    SLICE_X58Y74         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.844     1.975    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X58Y74         FDSE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[0]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X58Y74         FDSE (Hold_fdse_C_D)         0.092     1.568    UART_secure_BLE_i/UART_Rx_0/inst/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 UART_secure_BLE_i/UART_Rx_0/inst/r_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_secure_BLE_i/UART_Rx_0/inst/r_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.618%)  route 0.148ns (41.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.577     1.463    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X60Y74         FDRE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  UART_secure_BLE_i/UART_Rx_0/inst/r_index_reg[0]/Q
                         net (fo=12, routed)          0.148     1.775    UART_secure_BLE_i/UART_Rx_0/inst/r_index_reg_n_0_[0]
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  UART_secure_BLE_i/UART_Rx_0/inst/r_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    UART_secure_BLE_i/UART_Rx_0/inst/r_index[2]_i_1_n_0
    SLICE_X60Y73         FDRE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.845     1.976    UART_secure_BLE_i/UART_Rx_0/inst/mclk
    SLICE_X60Y73         FDRE                                         r  UART_secure_BLE_i/UART_Rx_0/inst/r_index_reg[2]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X60Y73         FDRE (Hold_fdre_C_D)         0.120     1.597    UART_secure_BLE_i/UART_Rx_0/inst/r_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 UART_secure_BLE_i/UART_Tx_0/inst/r_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_secure_BLE_i/UART_Tx_0/inst/r_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.580     1.466    UART_secure_BLE_i/UART_Tx_0/inst/mclk
    SLICE_X61Y71         FDRE                                         r  UART_secure_BLE_i/UART_Tx_0/inst/r_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  UART_secure_BLE_i/UART_Tx_0/inst/r_index_reg[2]/Q
                         net (fo=3, routed)           0.134     1.741    UART_secure_BLE_i/UART_Tx_0/inst/r_index[2]
    SLICE_X61Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.786 r  UART_secure_BLE_i/UART_Tx_0/inst/r_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    UART_secure_BLE_i/UART_Tx_0/inst/r_index[2]_i_1_n_0
    SLICE_X61Y71         FDRE                                         r  UART_secure_BLE_i/UART_Tx_0/inst/r_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.848     1.979    UART_secure_BLE_i/UART_Tx_0/inst/mclk
    SLICE_X61Y71         FDRE                                         r  UART_secure_BLE_i/UART_Tx_0/inst/r_index_reg[2]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X61Y71         FDRE (Hold_fdre_C_D)         0.092     1.558    UART_secure_BLE_i/UART_Tx_0/inst/r_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.223%)  route 0.145ns (43.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.581     1.467    UART_secure_BLE_i/UART_Tx_0/inst/mclk
    SLICE_X63Y77         FDRE                                         r  UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[4]/Q
                         net (fo=4, routed)           0.145     1.753    UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg_n_0_[4]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  UART_secure_BLE_i/UART_Tx_0/inst/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.798    UART_secure_BLE_i/UART_Tx_0/inst/r_counter[4]
    SLICE_X63Y77         FDRE                                         r  UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.849     1.980    UART_secure_BLE_i/UART_Tx_0/inst/mclk
    SLICE_X63Y77         FDRE                                         r  UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[4]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.092     1.559    UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.600%)  route 0.177ns (48.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.579     1.465    UART_secure_BLE_i/UART_Tx_0/inst/mclk
    SLICE_X63Y76         FDRE                                         r  UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[0]/Q
                         net (fo=7, routed)           0.177     1.784    UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg_n_0_[0]
    SLICE_X63Y77         LUT5 (Prop_lut5_I1_O)        0.048     1.832 r  UART_secure_BLE_i/UART_Tx_0/inst/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.832    UART_secure_BLE_i/UART_Tx_0/inst/r_counter[3]
    SLICE_X63Y77         FDRE                                         r  UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.849     1.980    UART_secure_BLE_i/UART_Tx_0/inst/mclk
    SLICE_X63Y77         FDRE                                         r  UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[3]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.107     1.587    UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.200%)  route 0.177ns (48.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.579     1.465    UART_secure_BLE_i/UART_Tx_0/inst/mclk
    SLICE_X63Y76         FDRE                                         r  UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[0]/Q
                         net (fo=7, routed)           0.177     1.784    UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg_n_0_[0]
    SLICE_X63Y77         LUT4 (Prop_lut4_I2_O)        0.045     1.829 r  UART_secure_BLE_i/UART_Tx_0/inst/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.829    UART_secure_BLE_i/UART_Tx_0/inst/r_counter[2]
    SLICE_X63Y77         FDRE                                         r  UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.849     1.980    UART_secure_BLE_i/UART_Tx_0/inst/mclk
    SLICE_X63Y77         FDRE                                         r  UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[2]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.091     1.571    UART_secure_BLE_i/UART_Tx_0/inst/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.577     1.463    UART_secure_BLE_i/Seven_seg_0/inst/L2/mclk
    SLICE_X61Y74         FDRE                                         r  UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[8]/Q
                         net (fo=2, routed)           0.117     1.721    UART_secure_BLE_i/Seven_seg_0/inst/L2/count[8]
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    UART_secure_BLE_i/Seven_seg_0/inst/L2/data0[8]
    SLICE_X61Y74         FDRE                                         r  UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.844     1.975    UART_secure_BLE_i/Seven_seg_0/inst/L2/mclk
    SLICE_X61Y74         FDRE                                         r  UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[8]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X61Y74         FDRE (Hold_fdre_C_D)         0.105     1.568    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 UART_secure_BLE_i/Seven_seg_1/inst/L2/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_secure_BLE_i/Seven_seg_1/inst/L2/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.583     1.469    UART_secure_BLE_i/Seven_seg_1/inst/L2/mclk
    SLICE_X65Y69         FDRE                                         r  UART_secure_BLE_i/Seven_seg_1/inst/L2/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  UART_secure_BLE_i/Seven_seg_1/inst/L2/clk_out_reg/Q
                         net (fo=3, routed)           0.168     1.779    UART_secure_BLE_i/Seven_seg_1/inst/L2/CLK
    SLICE_X65Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  UART_secure_BLE_i/Seven_seg_1/inst/L2/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.824    UART_secure_BLE_i/Seven_seg_1/inst/L2/clk_out_i_1_n_0
    SLICE_X65Y69         FDRE                                         r  UART_secure_BLE_i/Seven_seg_1/inst/L2/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.851     1.983    UART_secure_BLE_i/Seven_seg_1/inst/L2/mclk
    SLICE_X65Y69         FDRE                                         r  UART_secure_BLE_i/Seven_seg_1/inst/L2/clk_out_reg/C
                         clock pessimism             -0.514     1.469    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.091     1.560    UART_secure_BLE_i/Seven_seg_1/inst/L2/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 UART_secure_BLE_i/Seven_seg_0/inst/L2/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_secure_BLE_i/Seven_seg_0/inst/L2/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.578     1.464    UART_secure_BLE_i/Seven_seg_0/inst/L2/mclk
    SLICE_X60Y76         FDRE                                         r  UART_secure_BLE_i/Seven_seg_0/inst/L2/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  UART_secure_BLE_i/Seven_seg_0/inst/L2/clk_out_reg/Q
                         net (fo=3, routed)           0.175     1.804    UART_secure_BLE_i/Seven_seg_0/inst/L2/CLK
    SLICE_X60Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.849 r  UART_secure_BLE_i/Seven_seg_0/inst/L2/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.849    UART_secure_BLE_i/Seven_seg_0/inst/L2/clk_out_i_1_n_0
    SLICE_X60Y76         FDRE                                         r  UART_secure_BLE_i/Seven_seg_0/inst/L2/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.845     1.976    UART_secure_BLE_i/Seven_seg_0/inst/L2/mclk
    SLICE_X60Y76         FDRE                                         r  UART_secure_BLE_i/Seven_seg_0/inst/L2/clk_out_reg/C
                         clock pessimism             -0.512     1.464    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.120     1.584    UART_secure_BLE_i/Seven_seg_0/inst/L2/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y76    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y76    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y76    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y76    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y77    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y77    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y77    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y73    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y77    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y76    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y76    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y76    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y76    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y73    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y73    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y73    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y73    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y74    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y74    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y67    UART_secure_BLE_i/Seven_seg_1/inst/L2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y67    UART_secure_BLE_i/Seven_seg_1/inst/L2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y67    UART_secure_BLE_i/Seven_seg_1/inst/L2/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y67    UART_secure_BLE_i/Seven_seg_1/inst/L2/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y76    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y76    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y76    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y76    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y77    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y77    UART_secure_BLE_i/Seven_seg_0/inst/L2/count_reg[18]/C



