// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP3SL340F1760I4 Package FBGA1760
// 

//
// This file contains Slow Corner delays for the design using part EP3SL340F1760I4,
// with speed grade 4, core voltage 1.1V, and temperature -40 Celsius
//

// 
// This SDF file should be used for PrimeTime (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "InstMem")
  (DATE "11/23/2009 00:16:13")
  (VENDOR "Altera")
  (PROGRAM "Quartus II")
  (VERSION "Version 9.0 Build 132 02/25/2009 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE CLK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (773:776:776) (577:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2563:2697:2697) (2180:2294:2294))
        (IOPATH i o (2415:2608:2608) (2377:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2764:2909:2909) (2391:2516:2516))
        (IOPATH i o (2434:2627:2627) (2417:2611:2611))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3590:3778:3778) (3132:3296:3296))
        (IOPATH i o (2404:2597:2597) (2387:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4666:4910:4910) (4256:4479:4479))
        (IOPATH i o (2372:2535:2535) (2368:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2535:2667:2667) (2209:2325:2325))
        (IOPATH i o (2405:2598:2598) (2367:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4737:4985:4985) (4346:4574:4574))
        (IOPATH i o (2323:2486:2486) (2294:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3497:3680:3680) (2985:3141:3141))
        (IOPATH i o (2395:2588:2588) (2357:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2744:2888:2888) (2349:2472:2472))
        (IOPATH i o (2322:2485:2485) (2284:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5026:5289:5289) (4558:4797:4797))
        (IOPATH i o (2273:2436:2436) (2244:2408:2408))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4701:4947:4947) (4204:4424:4424))
        (IOPATH i o (2310:2473:2473) (2282:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2830:2978:2978) (2402:2527:2527))
        (IOPATH i o (2351:2514:2514) (2334:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4634:4877:4877) (4213:4434:4434))
        (IOPATH i o (2313:2476:2476) (2284:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2558:2692:2692) (2148:2260:2260))
        (IOPATH i o (2434:2627:2627) (2417:2611:2611))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4690:4936:4936) (4313:4539:4539))
        (IOPATH i o (2313:2476:2476) (2284:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4599:4839:4839) (4236:4458:4458))
        (IOPATH i o (2280:2443:2443) (2254:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5246:5521:5521) (4794:5044:5044))
        (IOPATH i o (2310:2473:2473) (2282:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2239:2356:2356) (1948:2050:2050))
        (IOPATH i o (2361:2524:2524) (2344:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4593:4834:4834) (4137:4354:4354))
        (IOPATH i o (2323:2486:2486) (2294:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2714:2857:2857) (2327:2448:2448))
        (IOPATH i o (2415:2608:2608) (2377:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4346:4574:4574) (4036:4247:4247))
        (IOPATH i o (2310:2473:2473) (2282:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2937:3091:3091) (2549:2682:2682))
        (IOPATH i o (2415:2608:2608) (2377:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2720:2862:2862) (2311:2432:2432))
        (IOPATH i o (2434:2627:2627) (2417:2611:2611))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3053:3213:3213) (2638:2776:2776))
        (IOPATH i o (2424:2617:2617) (2407:2601:2601))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4521:4757:4757) (4099:4313:4313))
        (IOPATH i o (2310:2473:2473) (2282:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4415:4646:4646) (4064:4276:4276))
        (IOPATH i o (2323:2486:2486) (2294:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3061:3221:3221) (2607:2743:2743))
        (IOPATH i o (2434:2627:2627) (2417:2611:2611))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2863:3013:3013) (2442:2570:2570))
        (IOPATH i o (2322:2485:2485) (2284:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4764:5013:5013) (4301:4526:4526))
        (IOPATH i o (2372:2535:2535) (2368:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5105:5372:5372) (4681:4926:4926))
        (IOPATH i o (2313:2476:2476) (2284:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2617:2754:2754) (2260:2379:2379))
        (IOPATH i o (2434:2627:2627) (2417:2611:2611))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2446:2574:2574) (2083:2192:2192))
        (IOPATH i o (2322:2485:2485) (2284:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3218:3387:3387) (2808:2955:2955))
        (IOPATH i o (2425:2618:2618) (2387:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3273:3444:3444) (2821:2968:2968))
        (IOPATH i o (2351:2514:2514) (2334:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4945:5204:5204) (4477:4712:4712))
        (IOPATH i o (2323:2486:2486) (2294:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4730:4978:4978) (4348:4575:4575))
        (IOPATH i o (2290:2453:2453) (2264:2428:2428))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3117:3281:3281) (2607:2743:2743))
        (IOPATH i o (2424:2617:2617) (2407:2601:2601))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2710:2851:2851) (2314:2435:2435))
        (IOPATH i o (2341:2504:2504) (2324:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4633:4876:4876) (4192:4411:4411))
        (IOPATH i o (2310:2473:2473) (2282:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4551:4789:4789) (4186:4405:4405))
        (IOPATH i o (2310:2473:2473) (2282:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4723:4971:4971) (4282:4506:4506))
        (IOPATH i o (2310:2473:2473) (2282:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4866:5121:5121) (4412:4643:4643))
        (IOPATH i o (2313:2476:2476) (2284:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4571:4810:4810) (4168:4386:4386))
        (IOPATH i o (2382:2545:2545) (2378:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2359:2483:2483) (2048:2155:2155))
        (IOPATH i o (2351:2514:2514) (2334:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2896:3048:3048) (2433:2561:2561))
        (IOPATH i o (2341:2504:2504) (2324:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4646:4889:4889) (4275:4499:4499))
        (IOPATH i o (2263:2426:2426) (2234:2398:2398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3174:3340:3340) (2670:2810:2810))
        (IOPATH i o (2322:2485:2485) (2284:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2658:2797:2797) (2236:2353:2353))
        (IOPATH i o (2322:2485:2485) (2284:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2777:2922:2922) (2416:2542:2542))
        (IOPATH i o (2372:2535:2535) (2368:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4885:5141:5141) (4427:4659:4659))
        (IOPATH i o (2263:2426:2426) (2234:2398:2398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3118:3281:3281) (2678:2819:2819))
        (IOPATH i o (2351:2514:2514) (2334:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3037:3196:3196) (2536:2669:2669))
        (IOPATH i o (2415:2608:2608) (2377:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3078:3239:3239) (2725:2868:2868))
        (IOPATH i o (2351:2514:2514) (2334:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4592:4833:4833) (4141:4357:4357))
        (IOPATH i o (2313:2476:2476) (2284:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2294:2414:2414) (1908:2008:2008))
        (IOPATH i o (2385:2578:2578) (2347:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2796:2943:2943) (2492:2622:2622))
        (IOPATH i o (2310:2473:2473) (2282:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2835:2983:2983) (2338:2461:2461))
        (IOPATH i o (2322:2485:2485) (2284:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5167:5438:5438) (4705:4951:4951))
        (IOPATH i o (2310:2473:2473) (2282:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4837:5090:5090) (4405:4636:4636))
        (IOPATH i o (2280:2443:2443) (2254:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4830:5083:5083) (4328:4554:4554))
        (IOPATH i o (2310:2473:2473) (2282:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2528:2661:2661) (2258:2376:2376))
        (IOPATH i o (2290:2453:2453) (2264:2428:2428))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2738:2881:2881) (2329:2451:2451))
        (IOPATH i o (2322:2485:2485) (2284:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2453:2582:2582) (2040:2146:2146))
        (IOPATH i o (2385:2578:2578) (2347:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2712:2854:2854) (2399:2524:2524))
        (IOPATH i o (2382:2545:2545) (2378:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_obuf")
    (INSTANCE MEMINST2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2320:2442:2442) (2035:2142:2142))
        (IOPATH i o (2322:2485:2485) (2284:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "AND1")
    (INSTANCE CLK\~inputclkctrl.and_inst)
    (DELAY
      (ABSOLUTE
        (PORT IN1 (399:409:409) (420:430:430))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (783:786:786) (587:590:590))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (729:732:732) (541:544:544))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (783:786:786) (587:590:590))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (773:776:776) (577:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (709:712:712) (521:524:524))
      )
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (588:626:626) (486:517:517))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (580:617:617) (480:512:512))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (588:626:626) (486:517:517))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (580:617:617) (480:512:512))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (588:626:626) (486:517:517))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (580:617:617) (480:512:512))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (588:626:626) (486:517:517))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (580:617:617) (480:512:512))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (588:626:626) (486:517:517))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (588:626:626) (486:517:517))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (580:617:617) (480:512:512))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (588:626:626) (486:517:517))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (580:617:617) (480:512:512))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (588:626:626) (486:517:517))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_14)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (580:617:617) (480:512:512))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_15)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (588:626:626) (486:517:517))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_16)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (580:617:617) (480:512:512))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_17)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (588:626:626) (486:517:517))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_18)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (602:641:641) (528:562:562))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_19)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (586:624:624) (516:550:550))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_20)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (602:641:641) (528:562:562))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_21)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (586:624:624) (516:550:550))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_22)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (602:641:641) (528:562:562))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_23)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (586:624:624) (516:550:550))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_24)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (602:641:641) (528:562:562))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_25)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (586:624:624) (516:550:550))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_26)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (602:641:641) (528:562:562))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_27)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (602:641:641) (528:562:562))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_28)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (586:624:624) (516:550:550))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_29)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (602:641:641) (528:562:562))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_30)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (586:624:624) (516:550:550))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_31)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2359:2514:2514))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (602:641:641) (528:562:562))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2493:2493) (2320:2430:2430))
        (PORT ena (604:598:598) (541:522:522))
        (PORT datain (618:660:660) (515:559:559))
        (IOPATH (posedge clk) regout (108:108:108) (108:108:108))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (82:82:82))
      (SETUPHOLD datain (posedge clk) (79:79:79) (82:82:82))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2493:2493) (2320:2430:2430))
        (PORT ena (604:598:598) (541:522:522))
        (PORT datain (626:669:669) (521:564:564))
        (IOPATH (posedge clk) regout (108:108:108) (108:108:108))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (82:82:82))
      (SETUPHOLD datain (posedge clk) (79:79:79) (82:82:82))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2493:2493) (2320:2430:2430))
        (PORT ena (604:598:598) (541:522:522))
        (PORT datain (618:660:660) (515:559:559))
        (IOPATH (posedge clk) regout (108:108:108) (108:108:108))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (82:82:82))
      (SETUPHOLD datain (posedge clk) (79:79:79) (82:82:82))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2493:2493) (2320:2430:2430))
        (PORT ena (604:598:598) (541:522:522))
        (PORT datain (626:669:669) (521:564:564))
        (IOPATH (posedge clk) regout (108:108:108) (108:108:108))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (82:82:82))
      (SETUPHOLD datain (posedge clk) (79:79:79) (82:82:82))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2493:2493) (2320:2430:2430))
        (PORT ena (604:598:598) (541:522:522))
        (PORT datain (618:660:660) (515:559:559))
        (IOPATH (posedge clk) regout (108:108:108) (108:108:108))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (82:82:82))
      (SETUPHOLD datain (posedge clk) (79:79:79) (82:82:82))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_porta_we_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2449:2449) (2306:2404:2404))
        (PORT ena (508:608:608) (436:546:546))
        (PORT datain (395:417:417) (368:390:390))
        (IOPATH (posedge clk) q (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (69:69:69))
      (SETUPHOLD datain (posedge clk) (71:71:71) (69:69:69))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbaddr_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2466:2466) (2252:2378:2378))
        (PORT ena (421:593:593) (397:564:564))
        (PORT datain (6158:6524:6524) (5709:6050:6050))
        (IOPATH (posedge clk) regout (108:108:108) (108:108:108))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (82:82:82))
      (SETUPHOLD datain (posedge clk) (79:79:79) (82:82:82))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbaddr_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2466:2466) (2252:2378:2378))
        (PORT ena (421:593:593) (397:564:564))
        (PORT datain (6297:6670:6670) (5878:6228:6228))
        (IOPATH (posedge clk) regout (108:108:108) (108:108:108))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (82:82:82))
      (SETUPHOLD datain (posedge clk) (79:79:79) (82:82:82))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbaddr_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2466:2466) (2252:2378:2378))
        (PORT ena (421:593:593) (397:564:564))
        (PORT datain (5761:6106:6106) (5383:5708:5708))
        (IOPATH (posedge clk) regout (108:108:108) (108:108:108))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (82:82:82))
      (SETUPHOLD datain (posedge clk) (79:79:79) (82:82:82))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbaddr_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2466:2466) (2252:2378:2378))
        (PORT ena (421:593:593) (397:564:564))
        (PORT datain (5805:6153:6153) (5425:5752:5752))
        (IOPATH (posedge clk) regout (108:108:108) (108:108:108))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (82:82:82))
      (SETUPHOLD datain (posedge clk) (79:79:79) (82:82:82))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbaddr_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2466:2466) (2252:2378:2378))
        (PORT ena (421:593:593) (397:564:564))
        (PORT datain (6181:6548:6548) (5766:6111:6111))
        (IOPATH (posedge clk) regout (108:108:108) (108:108:108))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (82:82:82))
      (SETUPHOLD datain (posedge clk) (79:79:79) (82:82:82))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portb_re_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2423:2423) (2169:2365:2365))
        (PORT datain (352:370:370) (366:385:385))
        (IOPATH (posedge clk) q (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD datain (posedge clk) (71:71:71) (69:69:69))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_14)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_15)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_16)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_17)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_18)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_19)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_20)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_21)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_22)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_23)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_24)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_25)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_26)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_27)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_28)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_29)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_30)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_31)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_32)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_33)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_34)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst1\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portbdataout_reg_35)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2424:2424) (2198:2344:2344))
        (IOPATH (posedge clk) q (133:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (892:946:946) (757:803:803))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (872:925:925) (759:805:805))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (892:946:946) (757:803:803))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (872:925:925) (759:805:805))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (892:946:946) (757:803:803))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (872:925:925) (759:805:805))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (892:946:946) (757:803:803))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (872:925:925) (759:805:805))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (892:946:946) (757:803:803))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (892:946:946) (757:803:803))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (872:925:925) (759:805:805))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (892:946:946) (757:803:803))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (872:925:925) (759:805:805))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadatain_reg_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (892:946:946) (757:803:803))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portaaddr_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2493:2493) (2321:2431:2431))
        (PORT ena (604:598:598) (541:522:522))
        (PORT datain (6184:6541:6541) (5742:6077:6077))
        (IOPATH (posedge clk) regout (108:108:108) (108:108:108))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (82:82:82))
      (SETUPHOLD datain (posedge clk) (79:79:79) (82:82:82))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portaaddr_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2493:2493) (2321:2431:2431))
        (PORT ena (604:598:598) (541:522:522))
        (PORT datain (6048:6398:6398) (5632:5962:5962))
        (IOPATH (posedge clk) regout (108:108:108) (108:108:108))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (82:82:82))
      (SETUPHOLD datain (posedge clk) (79:79:79) (82:82:82))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portaaddr_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2493:2493) (2321:2431:2431))
        (PORT ena (604:598:598) (541:522:522))
        (PORT datain (5918:6261:6261) (5490:5811:5811))
        (IOPATH (posedge clk) regout (108:108:108) (108:108:108))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (82:82:82))
      (SETUPHOLD datain (posedge clk) (79:79:79) (82:82:82))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portaaddr_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2493:2493) (2321:2431:2431))
        (PORT ena (604:598:598) (541:522:522))
        (PORT datain (6105:6458:6458) (5648:5978:5978))
        (IOPATH (posedge clk) regout (108:108:108) (108:108:108))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (82:82:82))
      (SETUPHOLD datain (posedge clk) (79:79:79) (82:82:82))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portaaddr_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2493:2493) (2321:2431:2431))
        (PORT ena (604:598:598) (541:522:522))
        (PORT datain (6224:6583:6583) (5792:6129:6129))
        (IOPATH (posedge clk) regout (108:108:108) (108:108:108))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (82:82:82))
      (SETUPHOLD datain (posedge clk) (79:79:79) (82:82:82))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_porta_we_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2449:2449) (2307:2405:2405))
        (PORT ena (464:583:583) (439:511:511))
        (PORT datain (395:417:417) (368:390:390))
        (IOPATH (posedge clk) q (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (69:69:69))
      (SETUPHOLD datain (posedge clk) (71:71:71) (69:69:69))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_porta_re_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2449:2449) (2307:2405:2405))
        (PORT ena (464:583:583) (439:511:511))
        (PORT datain (353:372:372) (368:389:389))
        (IOPATH (posedge clk) q (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (69:69:69))
      (SETUPHOLD datain (posedge clk) (71:71:71) (69:69:69))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_14)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_15)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_16)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ram_portadataout_reg_17)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (863:916:916) (734:778:778))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (837:888:888) (725:769:769))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (863:916:916) (734:778:778))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (837:888:888) (725:769:769))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (863:916:916) (734:778:778))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (837:888:888) (725:769:769))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (863:916:916) (734:778:778))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (837:888:888) (725:769:769))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (863:916:916) (734:778:778))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (863:916:916) (734:778:778))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (837:888:888) (725:769:769))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (863:916:916) (734:778:778))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (837:888:888) (725:769:769))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (863:916:916) (734:778:778))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_14)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (844:895:895) (720:764:764))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_15)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (863:916:916) (734:778:778))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_16)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (844:895:895) (720:764:764))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadatain_reg_17)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2614:2614) (2360:2515:2515))
        (PORT ena (680:728:728) (623:616:616))
        (PORT datain (863:916:916) (734:778:778))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (58:58:58))
      (SETUPHOLD datain (posedge clk) (71:71:71) (58:58:58))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2493:2493) (2321:2431:2431))
        (PORT ena (604:598:598) (541:522:522))
        (PORT datain (6150:6506:6506) (5709:6042:6042))
        (IOPATH (posedge clk) regout (108:108:108) (108:108:108))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (82:82:82))
      (SETUPHOLD datain (posedge clk) (79:79:79) (82:82:82))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2493:2493) (2321:2431:2431))
        (PORT ena (604:598:598) (541:522:522))
        (PORT datain (5865:6205:6205) (5468:5789:5789))
        (IOPATH (posedge clk) regout (108:108:108) (108:108:108))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (82:82:82))
      (SETUPHOLD datain (posedge clk) (79:79:79) (82:82:82))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2493:2493) (2321:2431:2431))
        (PORT ena (604:598:598) (541:522:522))
        (PORT datain (5953:6298:6298) (5516:5839:5839))
        (IOPATH (posedge clk) regout (108:108:108) (108:108:108))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (82:82:82))
      (SETUPHOLD datain (posedge clk) (79:79:79) (82:82:82))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2493:2493) (2321:2431:2431))
        (PORT ena (604:598:598) (541:522:522))
        (PORT datain (5944:6288:6288) (5513:5836:5836))
        (IOPATH (posedge clk) regout (108:108:108) (108:108:108))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (82:82:82))
      (SETUPHOLD datain (posedge clk) (79:79:79) (82:82:82))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affstall")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portaaddr_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2493:2493) (2321:2431:2431))
        (PORT ena (604:598:598) (541:522:522))
        (PORT datain (6248:6608:6608) (5806:6145:6145))
        (IOPATH (posedge clk) regout (108:108:108) (108:108:108))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (79:79:79) (82:82:82))
      (SETUPHOLD datain (posedge clk) (79:79:79) (82:82:82))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_porta_we_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2449:2449) (2307:2405:2405))
        (PORT ena (464:583:583) (439:511:511))
        (PORT datain (395:417:417) (368:390:390))
        (IOPATH (posedge clk) q (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (69:69:69))
      (SETUPHOLD datain (posedge clk) (71:71:71) (69:69:69))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_porta_re_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2449:2449) (2307:2405:2405))
        (PORT ena (464:583:583) (439:511:511))
        (PORT datain (353:372:372) (368:389:389))
        (IOPATH (posedge clk) q (77:77:77) (77:77:77))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (71:71:71) (69:69:69))
      (SETUPHOLD datain (posedge clk) (71:71:71) (69:69:69))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_14)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_15)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_16)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "affc1")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ram_portadataout_reg_17)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2433:2433) (2194:2336:2336))
        (IOPATH (posedge clk) q (132:136:136) (154:159:159))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD ena (posedge clk) (110:110:110) (64:64:64))
      (SETUPHOLD datain (posedge clk) (110:110:110) (64:64:64))
      (PERIOD clk (2531:2531:2531))
      (WIDTH (posedge clk) (1100:1100:1100))
      (WIDTH (negedge clk) (690:690:690))
      (WIDTH ena (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[31\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (758:761:761) (562:564:564))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[30\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (738:741:741) (542:544:544))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[29\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (709:712:712) (521:524:524))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[28\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (612:612:612) (421:421:421))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[27\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (758:761:761) (562:564:564))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[26\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (738:741:741) (542:544:544))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[25\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (592:592:592) (401:401:401))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[24\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (759:762:762) (571:574:574))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[23\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (759:762:762) (571:574:574))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[22\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (758:761:761) (562:564:564))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[21\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (572:572:572) (381:381:381))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[20\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (758:761:761) (562:564:564))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[19\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (738:741:741) (542:544:544))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[18\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (719:722:722) (531:534:534))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (739:742:742) (551:554:554))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[16\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (616:616:616) (417:417:417))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (626:626:626) (427:427:427))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (748:751:751) (552:554:554))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (718:721:721) (522:524:524))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (592:592:592) (401:401:401))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (729:732:732) (541:544:544))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (606:606:606) (407:407:407))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (602:602:602) (411:411:411))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (709:712:712) (521:524:524))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (769:772:772) (581:584:584))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (602:602:602) (411:411:411))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixiii_io_ibuf")
    (INSTANCE PC\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (592:592:592) (401:401:401))
      )
    )
  )
)
