/*   ==================================================================
 
     >>>>>>>>>>>>>>>>>>>>>>> COPYRIGHT NOTICE <<<<<<<<<<<<<<<<<<<<<<<<<
     ------------------------------------------------------------------
     Copyright (c) 2019-2023 by Lattice Semiconductor Corporation
     ALL RIGHTS RESERVED
     ------------------------------------------------------------------
 
       IMPORTANT: THIS FILE IS USED BY OR GENERATED BY the LATTICE PROPELâ„¢
       DEVELOPMENT SUITE, WHICH INCLUDES PROPEL BUILDER AND PROPEL SDK.
 
       Lattice grants permission to use this code pursuant to the
       terms of the Lattice Propel License Agreement.
 
     DISCLAIMER:
 
    LATTICE MAKES NO WARRANTIES ON THIS FILE OR ITS CONTENTS,
    WHETHER EXPRESSED, IMPLIED, STATUTORY,
    OR IN ANY PROVISION OF THE LATTICE PROPEL LICENSE AGREEMENT OR
    COMMUNICATION WITH LICENSEE,
    AND LATTICE SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTY OF
    MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.
    LATTICE DOES NOT WARRANT THAT THE FUNCTIONS CONTAINED HEREIN WILL MEET
    LICENSEE 'S REQUIREMENTS, OR THAT LICENSEE' S OPERATION OF ANY DEVICE,
    SOFTWARE OR SYSTEM USING THIS FILE OR ITS CONTENTS WILL BE
    UNINTERRUPTED OR ERROR FREE,
    OR THAT DEFECTS HEREIN WILL BE CORRECTED.
    LICENSEE ASSUMES RESPONSIBILITY FOR SELECTION OF MATERIALS TO ACHIEVE
    ITS INTENDED RESULTS, AND FOR THE PROPER INSTALLATION, USE,
    AND RESULTS OBTAINED THEREFROM.
    LICENSEE ASSUMES THE ENTIRE RISK OF THE FILE AND ITS CONTENTS PROVING
    DEFECTIVE OR FAILING TO PERFORM PROPERLY AND IN SUCH EVENT,
    LICENSEE SHALL ASSUME THE ENTIRE COST AND RISK OF ANY REPAIR, SERVICE,
    CORRECTION,
    OR ANY OTHER LIABILITIES OR DAMAGES CAUSED BY OR ASSOCIATED WITH THE
    SOFTWARE.IN NO EVENT SHALL LATTICE BE LIABLE TO ANY PARTY FOR DIRECT,
    INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES,
    INCLUDING LOST PROFITS,
    ARISING OUT OF THE USE OF THIS FILE OR ITS CONTENTS,
    EVEN IF LATTICE HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
    LATTICE 'S SOLE LIABILITY, AND LICENSEE' S SOLE REMEDY,
    IS SET FORTH ABOVE.
    LATTICE DOES NOT WARRANT OR REPRESENT THAT THIS FILE,
    ITS CONTENTS OR USE THEREOF DOES NOT INFRINGE ON THIRD PARTIES'
    INTELLECTUAL PROPERTY RIGHTS, INCLUDING ANY PATENT. IT IS THE USER' S
    RESPONSIBILITY TO VERIFY THE USER SOFTWARE DESIGN FOR CONSISTENCY AND
    FUNCTIONALITY THROUGH THE USE OF FORMAL SOFTWARE VALIDATION METHODS.
     ------------------------------------------------------------------
 
     ================================================================== */
 
#ifndef SYS_PLATFORM_H
#define SYS_PLATFORM_H

/* cpu mode setting */
#define INST_C_EXT
#define INST_M_EXT
#include <riscv_errors.h>

/* general info */
#define DEVICE_FAMILY "LIFCL"

/* ip instance base address */

#define CPU0_INST_NAME "cpu0_inst"
#define CPU0_INST_BASE_ADDR 0xffff0000

#define HW_VER_GPIO_INST_NAME "HW_ver_gpio_inst"
#define HW_VER_GPIO_INST_BASE_ADDR 0x50400

#define AHBL_TO_AXI_LITE_BRIDGE_NAME "ahbl_to_axi_lite_bridge"
#define AHBL_TO_AXI_LITE_BRIDGE_BASE_ADDR 0x52000

#define AHBL_TO_LMMI_BRIDGE_NAME "ahbl_to_lmmi_bridge"
#define AHBL_TO_LMMI_BRIDGE_BASE_ADDR 0x20000

#define AHBL_TO_MEM_NAME "ahbl_to_mem"
#define AHBL_TO_MEM_BASE_ADDR 0x40000

#define IEBM_NAME "iebm"
#define IEBM_BASE_ADDR 0x51000

#define LSC_I2CC_INST_NAME "lsc_i2cc_inst"
#define LSC_I2CC_INST_BASE_ADDR 0x50c00

#define SYSMEM0_INST_AHBL_SLV0_MODEL_MEM_MAP_NAME "sysmem0_inst_ahbl_slv0_model_mem_map"
#define SYSMEM0_INST_AHBL_SLV0_MODEL_MEM_MAP_BASE_ADDR 0x0

#define SYSMEM0_INST_AHBL_SLV1_MODEL_MEM_MAP_NAME "sysmem0_inst_ahbl_slv1_model_mem_map"
#define SYSMEM0_INST_AHBL_SLV1_MODEL_MEM_MAP_BASE_ADDR 0x0

#define TP_EN_GPIO_INST_NAME "tp_en_gpio_inst"
#define TP_EN_GPIO_INST_BASE_ADDR 0x50800

#define UART0_INST_NAME "uart0_inst"
#define UART0_INST_BASE_ADDR 0x50000
#define UART_INST_BASE_ADDR UART0_INST_BASE_ADDR


/* cpu0_inst parameters */
#define CPU0_INST_CACHE_ENABLE False
#define CPU0_INST_CACHE_ENV True
#define CPU0_INST_CFU_EN False
#define CPU0_INST_CFU_N_CFUS 1
#define CPU0_INST_C_EXT True
#define CPU0_INST_C_STANDALONE True
#define CPU0_INST_DCACHE_ENABLE False
#define CPU0_INST_DCACHE_RANGE_HIGH 0x00000000
#define CPU0_INST_DCACHE_RANGE_LOW 0xFFFFFFFF
#define CPU0_INST_DEBUG_ENABLE True
#define CPU0_INST_DEVICE LIFCL
#define CPU0_INST_HW_WATCHPOINT 0
#define CPU0_INST_ICACHE_ENABLE False
#define CPU0_INST_ICACHE_RANGE_HIGH 0x00000000
#define CPU0_INST_ICACHE_RANGE_LOW 0xFFFFFFFF
#define CPU0_INST_IRQ_NUM 4
#define CPU0_INST_JTAG_CHANNEL 14
#define CPU0_INST_M_EXT True
#define CPU0_INST_M_STANDALONE True
#define CPU0_INST_PICTIMER_START_ADDR 0xFFFF0000
#define CPU0_INST_PIC_ENABLE True
#define CPU0_INST_SIMULATION False
#define CPU0_INST_SOFT_JTAG False
#define CPU0_INST_TIMER_ENABLE True

/* HW_ver_gpio_inst parameters */
#define HW_VER_GPIO_INST_GPIO_DIRS 0x00000000
#define HW_VER_GPIO_INST_LINES_NUM 32

/* ahbl_to_axi_lite_bridge parameters */
#define AHBL_TO_AXI_LITE_BRIDGE_AHBL_ADDR_WIDTH_I 7
#define AHBL_TO_AXI_LITE_BRIDGE_AXIL_ADDR_WIDTH_I 5
#define AHBL_TO_AXI_LITE_BRIDGE_DATA_WIDTH_I 32

/* ahbl_to_lmmi_bridge parameters */
#define AHBL_TO_LMMI_BRIDGE_ADDR_WIDTH_I 17
#define AHBL_TO_LMMI_BRIDGE_BYTE_EN_WIDTH 4
#define AHBL_TO_LMMI_BRIDGE_DATA_WIDTH_I 32
#define AHBL_TO_LMMI_BRIDGE_UD 1

/* ahbl_to_mem parameters */
#define AHBL_TO_MEM_ADDR_WIDTH_I 14
#define AHBL_TO_MEM_AVM_BYTE_EN_WIDTH_I 4
#define AHBL_TO_MEM_DATA_WIDTH_I 32

/* iebm parameters */
#define IEBM_FIRST_BUFFER_LAST_BUFFER_ENABLE_I False
#define IEBM_IEBM_AHBL_ADDR_WIDTH_I 8
#define IEBM_IEBM_AHBL_DATA_WIDTH_I 32
#define IEBM_IEBM_BUFR_WR_BYTE_EN_WIDTH_I 8
#define IEBM_IEBM_BUFR_WR_DATA_WIDTH_I 64
#define IEBM_IEBM_HW_MAX_BUFRS_I 8
#define IEBM_IEBM_HW_SINGLE_BUFR_SIZE_I 16384
#define IEBM_IEBM_IP_MAJOR_VER_I 2
#define IEBM_IEBM_IP_MINOR_VER_I 2
#define IEBM_IEBM_MEMORY_TYPE LRAM
#define IEBM_IEBM_MEMORY_TYPE_I LRAM
#define IEBM_IEBM_READ_MEM_ADDR_WIDTH_I 17
#define IEBM_IEBM_READ_MEM_DATA_WIDTH_I 64

/* lsc_i2cc_inst parameters */
#define LSC_I2CC_INST_ACTUAL_CLOCK_FREQ 100.13908205841446
#define LSC_I2CC_INST_APB_ENABLE True
#define LSC_I2CC_INST_DESIRED_CLOCK_FREQ 100.0
#define LSC_I2CC_INST_FAMILY LIFCL
#define LSC_I2CC_INST_FIFO_DEPTH 256
#define LSC_I2CC_INST_FIFO_IMPL LUT
#define LSC_I2CC_INST_FIFO_WIDTH 8
#define LSC_I2CC_INST_PRESCALER 357
#define LSC_I2CC_INST_PRESCALER_INPUT 357
#define LSC_I2CC_INST_REMOVE_TRISTATE False
#define LSC_I2CC_INST_RX_FIFO_AF_FLAG 254
#define LSC_I2CC_INST_SYS_CLOCK_FREQ 72
#define LSC_I2CC_INST_TX_FIFO_AE_FLAG 2

/* tp_en_gpio_inst parameters */
#define TP_EN_GPIO_INST_GPIO_DIRS 0x00000001
#define TP_EN_GPIO_INST_LINES_NUM 1

/* uart0_inst parameters */
#define UART0_INST_BAUD_RATE 115200
#define UART_INST_BAUD_RATE UART0_INST_BAUD_RATE
#define UART0_INST_DATA_WIDTH 8
#define UART0_INST_STOP_BITS 1
#define UART0_INST_SYS_CLK 72.0
#define UART_INST_SYS_CLK UART0_INST_SYS_CLK

/* interrupt */

#define UART0_INST_IRQ 0
#define IEBM_IRQ 2
#define LSC_I2CC_INST_IRQ 3

#endif
