<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_7d7f8095'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_U_U_7d7f8095')">rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.91</td>
<td class="s6 cl rt"><a href="mod546.html#Line" > 67.36</a></td>
<td class="s4 cl rt"><a href="mod546.html#Cond" > 46.15</a></td>
<td class="s0 cl rt"><a href="mod546.html#Toggle" >  0.54</a></td>
<td class="s0 cl rt"><a href="mod546.html#FSM" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod546.html#Branch" > 55.47</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod546.html#inst_tag_187471"  onclick="showContent('inst_tag_187471')">config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></td>
<td class="s3 cl rt"> 32.75</td>
<td class="s6 cl rt"><a href="mod546.html#inst_tag_187471_Line" > 64.58</a></td>
<td class="s4 cl rt"><a href="mod546.html#inst_tag_187471_Cond" > 46.15</a></td>
<td class="s0 cl rt"><a href="mod546.html#inst_tag_187471_Toggle" >  0.44</a></td>
<td class="s0 cl rt"><a href="mod546.html#inst_tag_187471_FSM" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod546.html#inst_tag_187471_Branch" > 52.55</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod546.html#inst_tag_187469"  onclick="showContent('inst_tag_187469')">config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></td>
<td class="s3 cl rt"> 33.04</td>
<td class="s6 cl rt"><a href="mod546.html#inst_tag_187469_Line" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod546.html#inst_tag_187469_Cond" > 46.15</a></td>
<td class="s0 cl rt"><a href="mod546.html#inst_tag_187469_Toggle" >  0.54</a></td>
<td class="s0 cl rt"><a href="mod546.html#inst_tag_187469_FSM" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod546.html#inst_tag_187469_Branch" > 51.82</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod546.html#inst_tag_187470"  onclick="showContent('inst_tag_187470')">config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></td>
<td class="s3 cl rt"> 33.04</td>
<td class="s6 cl rt"><a href="mod546.html#inst_tag_187470_Line" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod546.html#inst_tag_187470_Cond" > 46.15</a></td>
<td class="s0 cl rt"><a href="mod546.html#inst_tag_187470_Toggle" >  0.54</a></td>
<td class="s0 cl rt"><a href="mod546.html#inst_tag_187470_FSM" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod546.html#inst_tag_187470_Branch" > 51.82</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_187471'>
<hr>
<a name="inst_tag_187471"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_187471" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 32.75</td>
<td class="s6 cl rt"><a href="mod546.html#inst_tag_187471_Line" > 64.58</a></td>
<td class="s4 cl rt"><a href="mod546.html#inst_tag_187471_Cond" > 46.15</a></td>
<td class="s0 cl rt"><a href="mod546.html#inst_tag_187471_Toggle" >  0.44</a></td>
<td class="s0 cl rt"><a href="mod546.html#inst_tag_187471_FSM" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod546.html#inst_tag_187471_Branch" > 52.55</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.09</td>
<td class="s6 cl rt"> 64.91</td>
<td class="s4 cl rt"> 46.88</td>
<td class="s0 cl rt">  0.62</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 53.05</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.69</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod490.html#inst_tag_165256" >fpga_ahb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod669.html#inst_tag_215957" id="tag_urg_inst_215957">Rspf</a></td>
<td class="s4 cl rt"> 46.86</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.32</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.11</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26.html#inst_tag_413" id="tag_urg_inst_413">uc3465c9ee</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_159529" id="tag_urg_inst_159529">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod814.html#inst_tag_257235" id="tag_urg_inst_257235">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1117.html#inst_tag_350281" id="tag_urg_inst_350281">ummd164b2</a></td>
<td class="s3 cl rt"> 31.19</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.57</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod798.html#inst_tag_256166" id="tag_urg_inst_256166">ummdba6b2</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298285" id="tag_urg_inst_298285">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47928" id="tag_urg_inst_47928">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47927" id="tag_urg_inst_47927">us6abbdefa_123</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1033.html#inst_tag_323582" id="tag_urg_inst_323582">usm</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1034.html#inst_tag_323587" id="tag_urg_inst_323587">usm742</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1096.html#inst_tag_345303" id="tag_urg_inst_345303">uu412e09d6</a></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1096.html#inst_tag_345304" id="tag_urg_inst_345304">uu412e09d6_116</a></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod279.html#inst_tag_50280" id="tag_urg_inst_50280">uued8215fdfd</a></td>
<td class="s0 cl rt">  1.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_187469'>
<hr>
<a name="inst_tag_187469"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_187469" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.04</td>
<td class="s6 cl rt"><a href="mod546.html#inst_tag_187469_Line" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod546.html#inst_tag_187469_Cond" > 46.15</a></td>
<td class="s0 cl rt"><a href="mod546.html#inst_tag_187469_Toggle" >  0.54</a></td>
<td class="s0 cl rt"><a href="mod546.html#inst_tag_187469_FSM" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod546.html#inst_tag_187469_Branch" > 51.82</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.35</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s4 cl rt"> 46.88</td>
<td class="s0 cl rt">  0.79</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 52.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.95</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod9.html#inst_tag_202" >SPI_ahb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod669.html#inst_tag_215955" id="tag_urg_inst_215955">Rspf</a></td>
<td class="s4 cl rt"> 47.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.89</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.11</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26.html#inst_tag_409" id="tag_urg_inst_409">uc3465c9ee</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_159525" id="tag_urg_inst_159525">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod814.html#inst_tag_257231" id="tag_urg_inst_257231">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1117.html#inst_tag_350279" id="tag_urg_inst_350279">ummd164b2</a></td>
<td class="s3 cl rt"> 31.19</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.57</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod798.html#inst_tag_256164" id="tag_urg_inst_256164">ummdba6b2</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298261" id="tag_urg_inst_298261">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47912" id="tag_urg_inst_47912">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47911" id="tag_urg_inst_47911">us6abbdefa_123</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1033.html#inst_tag_323580" id="tag_urg_inst_323580">usm</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1034.html#inst_tag_323583" id="tag_urg_inst_323583">usm742</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1096.html#inst_tag_345299" id="tag_urg_inst_345299">uu412e09d6</a></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1096.html#inst_tag_345300" id="tag_urg_inst_345300">uu412e09d6_116</a></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod279.html#inst_tag_50278" id="tag_urg_inst_50278">uued8215fdfd</a></td>
<td class="s0 cl rt">  2.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_187470'>
<hr>
<a name="inst_tag_187470"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_187470" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.04</td>
<td class="s6 cl rt"><a href="mod546.html#inst_tag_187470_Line" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod546.html#inst_tag_187470_Cond" > 46.15</a></td>
<td class="s0 cl rt"><a href="mod546.html#inst_tag_187470_Toggle" >  0.54</a></td>
<td class="s0 cl rt"><a href="mod546.html#inst_tag_187470_FSM" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod546.html#inst_tag_187470_Branch" > 51.82</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.35</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s4 cl rt"> 46.88</td>
<td class="s0 cl rt">  0.79</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 52.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 34.28</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1028.html#inst_tag_323092" >SPI_mem_ahb_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod669.html#inst_tag_215956" id="tag_urg_inst_215956">Rspf</a></td>
<td class="s4 cl rt"> 47.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.89</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.11</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26.html#inst_tag_410" id="tag_urg_inst_410">uc3465c9ee</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_159526" id="tag_urg_inst_159526">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod814.html#inst_tag_257232" id="tag_urg_inst_257232">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1117.html#inst_tag_350280" id="tag_urg_inst_350280">ummd164b2</a></td>
<td class="s3 cl rt"> 31.19</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.57</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod798.html#inst_tag_256165" id="tag_urg_inst_256165">ummdba6b2</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298265" id="tag_urg_inst_298265">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47914" id="tag_urg_inst_47914">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47913" id="tag_urg_inst_47913">us6abbdefa_123</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1033.html#inst_tag_323581" id="tag_urg_inst_323581">usm</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1034.html#inst_tag_323584" id="tag_urg_inst_323584">usm742</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1096.html#inst_tag_345301" id="tag_urg_inst_345301">uu412e09d6</a></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1096.html#inst_tag_345302" id="tag_urg_inst_345302">uu412e09d6_116</a></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod279.html#inst_tag_50279" id="tag_urg_inst_50279">uued8215fdfd</a></td>
<td class="s0 cl rt">  2.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_7d7f8095'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod546.html" >rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>144</td><td>97</td><td>67.36</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23321</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23331</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23336</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23341</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23477</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23485</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23501</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23506</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>23511</td><td>11</td><td>3</td><td>27.27</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23525</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23593</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23598</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23603</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>23616</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>23626</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>23634</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>23641</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23651</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23656</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23663</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23672</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>23701</td><td>10</td><td>2</td><td>20.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23714</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23724</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23733</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23746</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23759</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23765</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23772</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23778</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23786</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>23797</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>23811</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>23825</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>23839</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>23853</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
23320                   	wire [2:0]  RxDbg_Echo     ;
23321      1/1          	wire [6:0]  RxDbg_Len1     ;
23322      1/1          	wire        RxDbg_Lock     ;
23323      1/1          	wire [3:0]  RxDbg_Opc      ;
23324      1/1          	wire [13:0] RxDbg_RouteId  ;
                        MISSING_ELSE
23325                   	wire [1:0]  RxDbg_Status   ;
23326      1/1          	wire [7:0]  RxDbg_User     ;
23327      1/1          	wire        RxErr          ;
23328      1/1          	wire [6:0]  RxLen1         ;
23329      1/1          	wire        RxLock         ;
                        MISSING_ELSE
23330                   	wire [3:0]  RxOpc          ;
23331      1/1          	wire        RxPre          ;
23332      1/1          	wire        RxPreAtomic    ;
23333      1/1          	wire        RxPrivate      ;
23334      1/1          	wire [1:0]  RxStatus       ;
                        MISSING_ELSE
23335                   	wire        RxUrg          ;
23336      1/1          	wire        RxWrap         ;
23337      1/1          	wire        SevErr_0       ;
23338      1/1          	wire        SevErr_1       ;
23339      <font color = "red">0/1     ==>  	wire        SevErr_10      ;</font>
                        MISSING_ELSE
23340                   	wire        SevErr_12      ;
23341      1/1          	wire        SevErr_2       ;
23342      1/1          	wire        SevErr_3       ;
23343      1/1          	wire        SevErr_4       ;
23344      1/1          	wire        SevErr_5       ;
                        MISSING_ELSE
23345                   	wire        SevErr_8       ;
23346                   	wire        SevErr_9       ;
23347                   	reg         dontStop       ;
23348                   	assign u_939c = Rx_Data [107:38];
23349                   	assign u_1dd5_Status = u_939c [50:49];
23350                   	assign RxDbg_Status = u_1dd5_Status;
23351                   	assign u_1dd5_Addr = u_939c [41:11];
23352                   	assign RxDbg_Addr = u_1dd5_Addr;
23353                   	assign u_1dd5_Lock = u_939c [69];
23354                   	assign RxDbg_Lock = u_1dd5_Lock;
23355                   	assign u_1dd5_Echo = u_939c [2:0];
23356                   	assign RxDbg_Echo = u_1dd5_Echo;
23357                   	assign u_1dd5_Len1 = u_939c [48:42];
23358                   	assign RxDbg_Len1 = u_1dd5_Len1;
23359                   	assign u_1dd5_User = u_939c [10:3];
23360                   	assign RxDbg_User = u_1dd5_User;
23361                   	assign u_1dd5_Opc = u_939c [54:51];
23362                   	assign RxDbg_Opc = u_1dd5_Opc;
23363                   	assign u_1dd5_RouteId = u_939c [68:55];
23364                   	assign RxDbg_RouteId = u_1dd5_RouteId;
23365                   	assign RxOpc = Rx_Data [92:89];
23366                   	assign RxUrg = RxOpc == 4'b1001;
23367                   	assign RxPre = RxOpc == 4'b1000;
23368                   	assign RxLock = Rx_Data [107];
23369                   	assign RxAbort = RxPre &amp; ~ RxLock;
23370                   	assign SevErr_0 = ~ RxPathHit &amp; ( RxUrg | RxAbort ) &amp; Rx_Vld &amp; Rx_Head;
23371                   	always @( posedge Clk )
23372                   		if ( Clk == 1'b1 )
23373                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_0 ) !== 1'b0 ) begin
23374                   				dontStop = 0;
23375                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23376                   				if (!dontStop) begin
23377                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Got an URG or ABORT, but path doesnt match.&quot; );
23378                   					$stop;
23379                   				end
23380                   			end
23381                   	assign RxLen1 = Rx_Data [86:80];
23382                   	assign RxStatus = Rx_Data [88:87];
23383                   	assign RxErr = RxStatus == 2'b01;
23384                   	assign SevErr_3 = RxLen1 &gt;= 7'b1000000 &amp; ~ ( RxErr | RxPre ) &amp; Rx_Vld &amp; Rx_Head;
23385                   	always @( posedge Clk )
23386                   		if ( Clk == 1'b1 )
23387                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_3 ) !== 1'b0 ) begin
23388                   				dontStop = 0;
23389                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23390                   				if (!dontStop) begin
23391                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Len1 &gt;= 2**socket.wLen1.&quot; );
23392                   					$stop;
23393                   				end
23394                   			end
23395                   	assign SevErr_4 = RxApertureHit &amp; ~ ( RxStatus == 2'b00 ) &amp; ~ RxErr &amp; Rx_Vld &amp; Rx_Head;
23396                   	always @( posedge Clk )
23397                   		if ( Clk == 1'b1 )
23398                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_4 ) !== 1'b0 ) begin
23399                   				dontStop = 0;
23400                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23401                   				if (!dontStop) begin
23402                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - When Aperture match, status must be REQ/ERR.&quot; );
23403                   					$stop;
23404                   				end
23405                   			end
23406                   	assign RxAddr = Rx_Data [79:49];
23407                   	assign RxAddrMaskT = RxAddrMask [28:0];
23408                   	assign SevErr_5 =
23409                   					RxApertureHit &amp; ( RxAddr [30:2] &amp; RxAddrMaskT ) != 29'b0 &amp; ~ ( RxErr | RxUrg | RxPre ) &amp; Rx_Vld
23410                   		&amp;	Rx_Head;
23411                   	always @( posedge Clk )
23412                   		if ( Clk == 1'b1 )
23413                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_5 ) !== 1'b0 ) begin
23414                   				dontStop = 0;
23415                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23416                   				if (!dontStop) begin
23417                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - When Aperture match, Addr must follow the mask define by the table.&quot; );
23418                   					$stop;
23419                   				end
23420                   			end
23421                   	always @( posedge Clk )
23422                   		if ( Clk == 1'b1 )
23423                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
23424                   				dontStop = 0;
23425                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23426                   				if (!dontStop) begin
23427                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Linked sequence not supported.&quot; );
23428                   					$stop;
23429                   				end
23430                   			end
23431                   	always @( posedge Clk )
23432                   		if ( Clk == 1'b1 )
23433                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
23434                   				dontStop = 0;
23435                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23436                   				if (!dontStop) begin
23437                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap not supported.&quot; );
23438                   					$stop;
23439                   				end
23440                   			end
23441                   	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
23442                   	assign u_5389 = RxAddr [1:0];
23443                   	assign SevErr_8 = RxWrap &amp; ~ ( u_5389 == 2'b0 ) &amp; ~ RxErr &amp; Rx_Vld &amp; Rx_Head;
23444                   	always @( posedge Clk )
23445                   		if ( Clk == 1'b1 )
23446                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_8 ) !== 1'b0 ) begin
23447                   				dontStop = 0;
23448                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23449                   				if (!dontStop) begin
23450                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap must be minWrapAlign.&quot; );
23451                   					$stop;
23452                   				end
23453                   			end
23454                   	assign SevErr_9 = RxWrap &amp; ( | ( RxLen1 &amp; 7'b1000000 ) ) &amp; ~ RxErr &amp; Rx_Vld &amp; Rx_Head;
23455                   	always @( posedge Clk )
23456                   		if ( Clk == 1'b1 )
23457                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_9 ) !== 1'b0 ) begin
23458                   				dontStop = 0;
23459                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23460                   				if (!dontStop) begin
23461                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap length exceeds maxWrap&quot; );
23462                   					$stop;
23463                   				end
23464                   			end
23465                   	assign SevErr_10 =
23466                   							( RxAddr &amp; 31'b1111111111111111111110000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } &amp; 31'b1111111111111111111110000000000 )
23467                   					&amp;	~ ( RxWrap | RxPrivate )
23468                   				&amp;	~ ( RxErr | RxUrg | RxPre )
23469                   			&amp;
23470                   			Rx_Vld
23471                   		&amp;	Rx_Head;
23472                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
23473                   			.Clk( Clk )
23474                   		,	.Clk_ClkS( Clk_ClkS )
23475                   		,	.Clk_En( Clk_En )
23476                   		,	.Clk_EnS( Clk_EnS )
23477      1/1          		,	.Clk_RetRstN( Clk_RetRstN )
23478      1/1          		,	.Clk_RstN( Clk_RstN )
23479      1/1          		,	.Clk_Tm( Clk_Tm )
23480      <font color = "red">0/1     ==>  		,	.En( Rx_Head &amp; Rx_Vld &amp; Rx_Rdy )</font>
                        MISSING_ELSE
23481                   		,	.O( RxPrivate )
23482                   		,	.Reset( ~ RxLock )
23483                   		,	.Set( RxPre &amp; ( | RxLen1 ) )
23484                   		);
23485      1/1          	always @( posedge Clk )
23486      1/1          		if ( Clk == 1'b1 )
23487      1/1          			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_10 ) !== 1'b0 ) begin
23488                   				dontStop = 0;
23489                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23490                   				if (!dontStop) begin
23491                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - CrossBoundary must be enforced for INCR.&quot; );
23492                   					$stop;
23493                   				end
23494                   			end
23495                   	always @( posedge Clk )
23496                   		if ( Clk == 1'b1 )
23497                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
23498                   				dontStop = 0;
23499                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23500                   				if (!dontStop) begin
23501      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - CrossBoundary must be enforced for WRAP.&quot; );
23502      1/1          					$stop;
23503      1/1          				end
23504      <font color = "red">0/1     ==>  			end</font>
                        MISSING_ELSE
23505                   	assign u_a33a = RxAddr [3:0];
23506      1/1          	assign u_b175 = u_a33a;
23507      1/1          	assign RxPreAtomic =
23508      1/1          			RxPre &amp; RxLen1 == 7'b0 &amp; ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
23509      <font color = "red">0/1     ==>  	assign SevErr_12 = RxPreAtomic &amp; Rx_Vld &amp; Rx_Head;</font>
                        MISSING_ELSE
23510                   	always @( posedge Clk )
23511      1/1          		if ( Clk == 1'b1 )
23512      <font color = "red">0/1     ==>  			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_12 ) !== 1'b0 ) begin</font>
23513      1/1          				dontStop = 0;
23514      <font color = "red">0/1     ==>  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;</font>
23515      <font color = "red">0/1     ==>  				if (!dontStop) begin</font>
23516      <font color = "red">0/1     ==>  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Atomic preamble not supported.&quot; );</font>
23517      <font color = "red">0/1     ==>  					$stop;</font>
23518      <font color = "red">0/1     ==>  				end</font>
23519      <font color = "red">0/1     ==>  			end</font>
23520      <font color = "red">0/1     ==>  	assign SevErr_1 = ~ RxApertureHit &amp; ~ ( RxErr | RxUrg | RxAbort ) &amp; Rx_Vld &amp; Rx_Head;</font>
23521      1/1          	always @( posedge Clk )
23522                   		if ( Clk == 1'b1 )
23523                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_1 ) !== 1'b0 ) begin
23524                   				dontStop = 0;
23525      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23526      1/1          				if (!dontStop) begin
23527      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Aperture does not match any key of the table.&quot; );
23528                   					$stop;
23529                   				end
23530                   			end
23531                   	assign SevErr_2 = RdXSeen &amp; RxErr &amp; Rx_Vld &amp; Rx_Head;
23532                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
23533                   			.Clk( Clk )
23534                   		,	.Clk_ClkS( Clk_ClkS )
23535                   		,	.Clk_En( Clk_En )
23536                   		,	.Clk_EnS( Clk_EnS )
23537                   		,	.Clk_RetRstN( Clk_RetRstN )
23538                   		,	.Clk_RstN( Clk_RstN )
23539                   		,	.Clk_Tm( Clk_Tm )
23540                   		,	.En( Rx_Head &amp; Rx_Vld &amp; Rx_Rdy )
23541                   		,	.O( RdXSeen )
23542                   		,	.Reset( RxOpc == 4'b0100 )
23543                   		,	.Set( RxOpc == 4'b0011 &amp; ~ RxErr )
23544                   		);
23545                   	always @( posedge Clk )
23546                   		if ( Clk == 1'b1 )
23547                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_2 ) !== 1'b0 ) begin
23548                   				dontStop = 0;
23549                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23550                   				if (!dontStop) begin
23551                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - WR ERR following a RDX REQ.&quot; );
23552                   					$stop;
23553                   				end
23554                   			end
23555                   	endmodule
23556                   	// synthesis translate_on
23557                   	// synopsys translate_on
23558                   
23559                   `timescale 1ps/1ps
23560                   module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
23561                   	AddrMask
23562                   ,	CxtRd_AddLd0
23563                   ,	CxtRd_Addr4Be
23564                   ,	CxtRd_Echo
23565                   ,	CxtRd_Head
23566                   ,	CxtRd_Len1
23567                   ,	CxtRd_OpcT
23568                   ,	CxtRd_RouteIdZ
23569                   ,	CxtWr_AddLd0
23570                   ,	CxtWr_Addr4Be
23571                   ,	CxtWr_Echo
23572                   ,	CxtWr_Head
23573                   ,	CxtWr_Len1
23574                   ,	CxtWr_OpcT
23575                   ,	CxtWr_RouteIdZ
23576                   ,	Debug
23577                   ,	Empty
23578                   ,	PathFound
23579                   ,	ReqRx_Data
23580                   ,	ReqRx_Head
23581                   ,	ReqRx_Rdy
23582                   ,	ReqRx_Tail
23583                   ,	ReqRx_Vld
23584                   ,	ReqTx_Data
23585                   ,	ReqTx_Head
23586                   ,	ReqTx_Rdy
23587                   ,	ReqTx_Tail
23588                   ,	ReqTx_Vld
23589                   ,	RspRx_Data
23590                   ,	RspRx_Head
23591                   ,	RspRx_Rdy
23592                   ,	RspRx_Tail
23593      1/1          ,	RspRx_Vld
23594      1/1          ,	RspTx_Data
23595      1/1          ,	RspTx_Head
23596      <font color = "red">0/1     ==>  ,	RspTx_Rdy</font>
                        MISSING_ELSE
23597                   ,	RspTx_Tail
23598      1/1          ,	RspTx_Vld
23599      1/1          ,	SubFound
23600      1/1          ,	Sys_Clk
23601      <font color = "red">0/1     ==>  ,	Sys_Clk_ClkS</font>
                        MISSING_ELSE
23602                   ,	Sys_Clk_En
23603      1/1          ,	Sys_Clk_EnS
23604      1/1          ,	Sys_Clk_RetRstN
23605      1/1          ,	Sys_Clk_RstN
23606      1/1          ,	Sys_Clk_Tm
                   <font color = "red">==>  MISSING_ELSE</font>
23607                   ,	Sys_Pwr_Idle
23608                   ,	Sys_Pwr_WakeUp
23609                   ,	WrCxt
23610                   );
23611                   	input  [29:0]  AddrMask        ;
23612                   	input  [7:0]   CxtRd_AddLd0    ;
23613                   	input  [1:0]   CxtRd_Addr4Be   ;
23614                   	input  [2:0]   CxtRd_Echo      ;
23615                   	input          CxtRd_Head      ;
23616      1/1          	input  [5:0]   CxtRd_Len1      ;
23617      <font color = "red">0/1     ==>  	input  [3:0]   CxtRd_OpcT      ;</font>
23618      <font color = "red">0/1     ==>  	input  [7:0]   CxtRd_RouteIdZ  ;</font>
23619      <font color = "red">0/1     ==>  	output [7:0]   CxtWr_AddLd0    ;</font>
23620      <font color = "red">0/1     ==>  	output [1:0]   CxtWr_Addr4Be   ;</font>
23621      1/1          	output [2:0]   CxtWr_Echo      ;
23622      <font color = "red">0/1     ==>  	output         CxtWr_Head      ;</font>
23623                   	output [5:0]   CxtWr_Len1      ;
23624                   	output [3:0]   CxtWr_OpcT      ;
23625                   	output [7:0]   CxtWr_RouteIdZ  ;
23626      1/1          	input          Debug           ;
23627      <font color = "red">0/1     ==>  	input          Empty           ;</font>
23628      1/1          	input          PathFound       ;
23629      <font color = "red">0/1     ==>  	input  [107:0] ReqRx_Data      ;</font>
23630                   	input          ReqRx_Head      ;
23631                   	output         ReqRx_Rdy       ;
23632                   	input          ReqRx_Tail      ;
23633                   	input          ReqRx_Vld       ;
23634      1/1          	output [107:0] ReqTx_Data      ;
23635      <font color = "red">0/1     ==>  	output         ReqTx_Head      ;</font>
23636      1/1          	input          ReqTx_Rdy       ;
23637      <font color = "red">0/1     ==>  	output         ReqTx_Tail      ;</font>
23638                   	output         ReqTx_Vld       ;
23639                   	input  [107:0] RspRx_Data      ;
23640                   	input          RspRx_Head      ;
23641      1/1          	output         RspRx_Rdy       ;
23642      <font color = "red">0/1     ==>  	input          RspRx_Tail      ;</font>
23643      <font color = "red">0/1     ==>  	input          RspRx_Vld       ;</font>
23644      <font color = "red">0/1     ==>  	output [107:0] RspTx_Data      ;</font>
23645      <font color = "red">0/1     ==>  	output         RspTx_Head      ;</font>
23646      1/1          	input          RspTx_Rdy       ;
23647      1/1          	output         RspTx_Tail      ;
23648                   	output         RspTx_Vld       ;
23649                   	input          SubFound        ;
23650                   	input          Sys_Clk         ;
23651      1/1          	input          Sys_Clk_ClkS    ;
23652      1/1          	input          Sys_Clk_En      ;
23653      1/1          	input          Sys_Clk_EnS     ;
23654                   	input          Sys_Clk_RetRstN ;
23655                   	input          Sys_Clk_RstN    ;
23656      1/1          	input          Sys_Clk_Tm      ;
23657      <font color = "red">0/1     ==>  	output         Sys_Pwr_Idle    ;</font>
23658      1/1          	output         Sys_Pwr_WakeUp  ;
23659      1/1          	output         WrCxt           ;
23660                   	wire [3:0]   u_4c36              ;
23661                   	wire         u_6_IDLE_WAIT       ;
23662                   	wire         u_6_RSP_IDLE        ;
23663      1/1          	wire         u_6_WAIT_RSP        ;
23664      1/1          	wire         u_7df2_2            ;
23665      1/1          	wire [13:0]  u_7df2_3            ;
23666      <font color = "red">0/1     ==>  	wire [1:0]   u_7df2_4            ;</font>
                        MISSING_ELSE
23667                   	wire         u_8bb4_2            ;
23668                   	wire [13:0]  u_8bb4_3            ;
23669                   	wire [1:0]   u_8bb4_4            ;
23670                   	wire         u_9d54              ;
23671                   	wire [3:0]   u_ab1f              ;
23672      1/1          	wire [1:0]   u_b9ec              ;
23673      1/1          	wire [1:0]   u_bdb6              ;
23674      1/1          	wire [1:0]   u_cc76              ;
23675      <font color = "red">0/1     ==>  	wire [1:0]   Arb_Gnt             ;</font>
                        MISSING_ELSE
23676                   	wire         Arb_Rdy             ;
23677                   	wire [1:0]   Arb_Req             ;
23678                   	wire         Arb_Vld             ;
23679                   	wire [1:0]   CurState            ;
23680                   	wire         CxtRdy              ;
23681                   	wire         CxtVld              ;
23682                   	wire         LoopBack            ;
23683                   	wire         LoopPld             ;
23684                   	wire         NullRx_Len1H        ;
23685                   	wire [13:0]  NullRx_RouteId      ;
23686                   	wire [1:0]   NullRx_Status       ;
23687                   	wire         NullTx_Len1H        ;
23688                   	wire [13:0]  NullTx_RouteId      ;
23689                   	wire [1:0]   NullTx_Status       ;
23690                   	wire         Pwr_BusErr_Idle     ;
23691                   	wire         Pwr_BusErr_WakeUp   ;
23692                   	wire         Pwr_Cxt_Idle        ;
23693                   	wire         Pwr_Cxt_WakeUp      ;
23694                   	wire         Req_HdrVld          ;
23695                   	wire [107:0] ReqTx0_Data         ;
23696                   	wire         ReqTx0_Head         ;
23697                   	wire         ReqTx0_Rdy          ;
23698                   	wire         ReqTx0_Tail         ;
23699                   	wire         ReqTx0_Vld          ;
23700                   	wire [107:0] Rsp_Data            ;
23701      1/1          	wire         Rsp_Rdy             ;
23702      <font color = "red">0/1     ==>  	wire         Rsp_Vld             ;</font>
23703      <font color = "red">0/1     ==>  	wire [3:0]   RspBe               ;</font>
23704      <font color = "red">0/1     ==>  	wire [37:0]  RspDatum            ;</font>
23705      <font color = "red">0/1     ==>  	wire [69:0]  RspHdr              ;</font>
23706      <font color = "red">0/1     ==>  	wire         RspRdy              ;</font>
23707      <font color = "red">0/1     ==>  	wire [7:0]   RspUser             ;</font>
23708      1/1          	wire [30:0]  RspWord_Hdr_Addr    ;
23709      <font color = "red">0/1     ==>  	wire [2:0]   RspWord_Hdr_Echo    ;</font>
23710      <font color = "red">0/1     ==>  	wire [6:0]   RspWord_Hdr_Len1    ;</font>
23711                   	wire [3:0]   RspWord_Hdr_Opc     ;
23712                   	wire [13:0]  RspWord_Hdr_RouteId ;
23713                   	wire [1:0]   RspWord_Hdr_Status  ;
23714      1/1          	wire [7:0]   RspWord_Hdr_User    ;
23715      1/1          	wire [107:0] RxErr_Data          ;
23716      1/1          	wire         RxErr_Head          ;
23717      <font color = "red">0/1     ==>  	wire         RxErr_Rdy           ;</font>
                        MISSING_ELSE
23718                   	wire         RxErr_Tail          ;
23719                   	wire         RxErr_Vld           ;
23720                   	wire [30:0]  RxWord_Hdr_Addr     ;
23721                   	wire [2:0]   RxWord_Hdr_Echo     ;
23722                   	wire [6:0]   RxWord_Hdr_Len1     ;
23723                   	wire [3:0]   RxWord_Hdr_Opc      ;
23724      1/1          	wire [13:0]  RxWord_Hdr_RouteId  ;
23725      1/1          	wire [1:0]   RxWord_Hdr_Status   ;
23726      1/1          	assign ReqTx0_Rdy = ReqTx_Rdy;
23727      <font color = "red">0/1     ==>  	assign u_cc76 = RxErr_Data [88:87];</font>
                        MISSING_ELSE
23728                   	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
23729                   	assign Req_HdrVld = RxErr_Vld &amp; RxErr_Head;
23730                   	assign u_6_IDLE_WAIT = LoopBack &amp; Req_HdrVld;
23731                   	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
23732                   	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
23733      1/1          	assign u_8bb4_2 = NullRx_Len1H;
23734      1/1          	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
23735      1/1          	assign NullRx_RouteId = RxWord_Hdr_RouteId;
23736      <font color = "red">0/1     ==>  	assign u_8bb4_3 = NullRx_RouteId;</font>
                        MISSING_ELSE
23737                   	assign RxWord_Hdr_Status = RxErr_Data [88:87];
23738                   	assign NullRx_Status = RxWord_Hdr_Status;
23739                   	assign u_8bb4_4 = NullRx_Status;
23740                   	assign WrCxt = CurState == 2'b01 &amp; Empty &amp; RspRdy;
23741                   	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
23742                   		.Gnt( Arb_Gnt )
23743                   	,	.Rdy( Arb_Rdy )
23744                   	,	.Req( Arb_Req )
23745                   	,	.ReqArbIn( 2'b0 )
23746      1/1          	,	.Sys_Clk( Sys_Clk )
23747      1/1          	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
23748      1/1          	,	.Sys_Clk_En( Sys_Clk_En )
23749      <font color = "red">0/1     ==>  	,	.Sys_Clk_EnS( Sys_Clk_EnS )</font>
                        MISSING_ELSE
23750                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
23751                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
23752                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
23753                   	,	.Sys_Pwr_Idle( )
23754                   	,	.Sys_Pwr_WakeUp( )
23755                   	,	.Vld( Arb_Vld )
23756                   	);
23757                   	assign NullTx_RouteId = u_7df2_3;
23758                   	assign RspWord_Hdr_RouteId = NullTx_RouteId;
23759      1/1          	assign RspWord_Hdr_Opc = CxtRd_OpcT;
23760      1/1          	assign NullTx_Status = u_7df2_4;
23761      1/1          	assign RspWord_Hdr_Status = NullTx_Status;
23762      <font color = "red">0/1     ==>  	assign NullTx_Len1H = u_7df2_2;</font>
                        MISSING_ELSE
23763                   	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
23764                   	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
23765      1/1          	assign RspUser = { 8'b0 };
23766      1/1          	assign RspWord_Hdr_User = RspUser;
23767      1/1          	assign RspWord_Hdr_Echo = CxtRd_Echo;
23768      <font color = "red">0/1     ==>  	assign RspHdr =</font>
                        MISSING_ELSE
23769                   		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
23770                   	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
23771                   	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
23772      1/1          	assign Rsp_Data = { RspHdr , RspDatum };
23773      1/1          	assign Rsp_Vld = CxtVld &amp; ~ LoopPld;
23774      1/1          	rsnoc_z_T_C_S_C_L_R_D_z_F2t4 ud( .I( RspWord_Hdr_Addr [1:0] ) , .O( u_4c36 ) );
23775      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( u_4c36 ) , .O( u_ab1f ) );</font>
                        MISSING_ELSE
23776                   	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
23777                   		.Be( RspBe ) , .Data( 32'b11111111111111111111111111111111 ) , .LastWord( 1'b1 ) , .Payload( RspDatum ) , .WordErr( 1'b0 )
23778      1/1          	);
23779      1/1          	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
23780      1/1          		.Clk( Sys_Clk )
23781      <font color = "red">0/1     ==>  	,	.Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
23782                   	,	.Clk_En( Sys_Clk_En )
23783                   	,	.Clk_EnS( Sys_Clk_EnS )
23784                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
23785                   	,	.Clk_RstN( Sys_Clk_RstN )
23786      1/1          	,	.Clk_Tm( Sys_Clk_Tm )
23787      1/1          	,	.En( RxErr_Vld &amp; RxErr_Rdy )
23788      1/1          	,	.O( LoopPld )
23789      <font color = "red">0/1     ==>  	,	.Reset( RxErr_Tail )</font>
                        MISSING_ELSE
23790                   	,	.Set( LoopBack &amp; RxErr_Head )
23791                   	);
23792                   	rsnoc_z_H_R_U_A_M_66382065_D108e0p0 Im(
23793                   		.Gnt( Arb_Gnt )
23794                   	,	.Rdy( Arb_Rdy )
23795                   	,	.Req( Arb_Req )
23796                   	,	.ReqArbIn( )
23797      <font color = "grey">unreachable  </font>	,	.Rx_0_Data( Rsp_Data )
23798      <font color = "grey">unreachable  </font>	,	.Rx_0_Head( 1'b1 )
23799      <font color = "grey">unreachable  </font>	,	.Rx_0_Rdy( Rsp_Rdy )
23800      <font color = "grey">unreachable  </font>	,	.Rx_0_Tail( 1'b1 )
                   <font color = "red">==>  MISSING_ELSE</font>
23801      <font color = "grey">unreachable  </font>	,	.Rx_0_Vld( Rsp_Vld )
23802      <font color = "grey">unreachable  </font>	,	.Rx_1_Data( RspRx_Data )
23803      <font color = "grey">unreachable  </font>	,	.Rx_1_Head( RspRx_Head )
23804                   	,	.Rx_1_Rdy( RspRx_Rdy )
                   <font color = "red">==>  MISSING_ELSE</font>
23805                   	,	.Rx_1_Tail( RspRx_Tail )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
23806                   	,	.Rx_1_Vld( RspRx_Vld )
23807                   	,	.RxLock( 2'b0 )
23808                   	,	.Sys_Clk( Sys_Clk )
23809                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
23810                   	,	.Sys_Clk_En( Sys_Clk_En )
23811      <font color = "grey">unreachable  </font>	,	.Sys_Clk_EnS( Sys_Clk_EnS )
23812      <font color = "grey">unreachable  </font>	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
23813      <font color = "grey">unreachable  </font>	,	.Sys_Clk_RstN( Sys_Clk_RstN )
23814      <font color = "grey">unreachable  </font>	,	.Sys_Clk_Tm( Sys_Clk_Tm )
                   <font color = "red">==>  MISSING_ELSE</font>
23815      <font color = "grey">unreachable  </font>	,	.Sys_Pwr_Idle( )
23816      <font color = "grey">unreachable  </font>	,	.Sys_Pwr_WakeUp( )
23817      <font color = "grey">unreachable  </font>	,	.Tx_Data( RspTx_Data )
23818                   	,	.Tx_Head( RspTx_Head )
                   <font color = "red">==>  MISSING_ELSE</font>
23819                   	,	.Tx_Rdy( RspTx_Rdy )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
23820                   	,	.Tx_Tail( RspTx_Tail )
23821                   	,	.Tx_Vld( RspTx_Vld )
23822                   	,	.Vld( Arb_Vld )
23823                   	);
23824                   	assign CxtRdy = Rsp_Rdy;
23825      <font color = "grey">unreachable  </font>	rsnoc_z_H_R_U_P_Hs_654f724d_A0011420 Ip(
23826      <font color = "grey">unreachable  </font>		.Rx_2( u_8bb4_2 )
23827      <font color = "grey">unreachable  </font>	,	.Rx_3( u_8bb4_3 )
23828      <font color = "grey">unreachable  </font>	,	.Rx_4( u_8bb4_4 )
                   <font color = "red">==>  MISSING_ELSE</font>
23829      <font color = "grey">unreachable  </font>	,	.RxRdy( RspRdy )
23830      <font color = "grey">unreachable  </font>	,	.RxVld( WrCxt )
23831      <font color = "grey">unreachable  </font>	,	.Sys_Clk( Sys_Clk )
23832                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
                   <font color = "red">==>  MISSING_ELSE</font>
23833                   	,	.Sys_Clk_En( Sys_Clk_En )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
23834                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
23835                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
23836                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
23837                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
23838                   	,	.Sys_Pwr_Idle( Pwr_Cxt_Idle )
23839      <font color = "grey">unreachable  </font>	,	.Sys_Pwr_WakeUp( Pwr_Cxt_WakeUp )
23840      <font color = "grey">unreachable  </font>	,	.Tx_2( u_7df2_2 )
23841      <font color = "grey">unreachable  </font>	,	.Tx_3( u_7df2_3 )
23842      <font color = "grey">unreachable  </font>	,	.Tx_4( u_7df2_4 )
                   <font color = "red">==>  MISSING_ELSE</font>
23843      <font color = "grey">unreachable  </font>	,	.TxRdy( CxtRdy )
23844      <font color = "grey">unreachable  </font>	,	.TxVld( CxtVld )
23845      <font color = "grey">unreachable  </font>	);
23846                   	assign u_6_RSP_IDLE = RspRdy;
                   <font color = "red">==>  MISSING_ELSE</font>
23847                   	assign u_6_WAIT_RSP = Empty &amp; RspRdy;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
23848                   	rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3 FsmCurState(
23849                   		.Clk( Sys_Clk )
23850                   	,	.Clk_ClkS( Sys_Clk_ClkS )
23851                   	,	.Clk_En( Sys_Clk_En )
23852                   	,	.Clk_EnS( Sys_Clk_EnS )
23853      <font color = "grey">unreachable  </font>	,	.Clk_RetRstN( Sys_Clk_RetRstN )
23854      <font color = "grey">unreachable  </font>	,	.Clk_RstN( Sys_Clk_RstN )
23855      <font color = "grey">unreachable  </font>	,	.Clk_Tm( Sys_Clk_Tm )
23856      <font color = "grey">unreachable  </font>	,	.Conditions_IDLE_WAIT( u_6_IDLE_WAIT )
                   <font color = "red">==>  MISSING_ELSE</font>
23857      <font color = "grey">unreachable  </font>	,	.Conditions_RSP_IDLE( u_6_RSP_IDLE )
23858      <font color = "grey">unreachable  </font>	,	.Conditions_WAIT_RSP( u_6_WAIT_RSP )
23859      <font color = "grey">unreachable  </font>	,	.CurState( u_bdb6 )
23860                   	,	.NextState( u_b9ec )
                   <font color = "red">==>  MISSING_ELSE</font>
23861                   	);
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod546.html" >rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>26</td><td>12</td><td>46.15</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>26</td><td>12</td><td>46.15</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23294
 EXPRESSION (NoChange ? ({1'b0, GenLcl2_Req_Len1}) : Len1Round)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23369
 EXPRESSION (FirstNS ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23370
 EXPRESSION (RspDone ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23463
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23464
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23465
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23466
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23473
 EXPRESSION (RspStatusSel ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23480
 EXPRESSION (NewRd ? Len1A[6:2] : ((RdCnt - 5'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23579
 EXPRESSION (RspDone ? 3'b100 : 3'b011)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23580
 EXPRESSION (RspDone ? 3'b010 : 3'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23586
 EXPRESSION (u_e6c6 ? ReqVld : u_cc5c)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23690
 SUB-EXPRESSION (Incr ? (u_2191 == 5'b0) : (u_5e3 == 5'b1))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod546.html" >rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">252</td>
<td class="rt">4</td>
<td class="rt">1.59  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2964</td>
<td class="rt">16</td>
<td class="rt">0.54  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1482</td>
<td class="rt">12</td>
<td class="rt">0.81  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1482</td>
<td class="rt">4</td>
<td class="rt">0.27  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">43</td>
<td class="rt">4</td>
<td class="rt">9.30  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">516</td>
<td class="rt">11</td>
<td class="rt">2.13  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">7</td>
<td class="rt">2.71  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">4</td>
<td class="rt">1.55  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">209</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2448</td>
<td class="rt">5</td>
<td class="rt">0.20  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1224</td>
<td class="rt">5</td>
<td class="rt">0.41  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1224</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Ahb_0_haddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hmastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hprot[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hresp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hsel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_htrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_18df[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2191[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2293[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2723[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4ba3[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_527c[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_52d8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5d16</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5e3[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6b1e[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6bc1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_761f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7ea9[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8fbf[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_93ba[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_98d1[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9fad[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a507[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a58e[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ac17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b20e[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bd0a[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_be34[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c11d[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4ee[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c644[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc5c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cf7e[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d040</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dade[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e6c6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ee5d[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrHigh[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrHighCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrLow[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrOk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HBurst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HProt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HResp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HTrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HWData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>COk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CtlCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurState[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EnErrReg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrReg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstBurst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstBurstSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstNS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstWrite1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FromIdle[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FromWR[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl2_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GoToIdle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GoToIdle1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HAddr1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HAddr2[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HBurst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HBurst1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HBurst2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HBurstCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HErr1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HProt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRData1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRdy1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRdy2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRsp1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HSel2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HSize1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HSize2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HTrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HTrans1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HTrans2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HWData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Incr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1A[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1Ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1Round[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LenMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NewData</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NewRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextState[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NoChange</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Prot[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Prot1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PrvWrLast1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCnt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdEnd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdWait</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqFlowIdDec</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspCnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspCntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspDone</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxData[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_RD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_RDW</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_WR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_WRW</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Trans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Trans_and_RD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxData[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WD0Ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WD1Ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrLast0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrLast1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrWait</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wrap2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapEnd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uFirstBurst_caseSel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uFromIdle_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uFromWR_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_18df_caseSel[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_9fad_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_cc5c_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod546.html" >rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: CurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: CurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">23652</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1</td>
<td class="rt">23617</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2</td>
<td class="rt">23618</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3</td>
<td class="rt">23619</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4</td>
<td class="rt">23620</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>'h0->'h1</td>
<td class="rt">23617</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h2</td>
<td class="rt">23618</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h3</td>
<td class="rt">23619</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h4</td>
<td class="rt">23620</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h0</td>
<td class="rt">23652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h2</td>
<td class="rt">23618</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h3</td>
<td class="rt">23619</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h4</td>
<td class="rt">23620</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h0</td>
<td class="rt">23652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h1</td>
<td class="rt">23617</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h3</td>
<td class="rt">23619</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h4</td>
<td class="rt">23620</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h0</td>
<td class="rt">23652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h1</td>
<td class="rt">23617</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h2</td>
<td class="rt">23618</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h4</td>
<td class="rt">23620</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h0</td>
<td class="rt">23652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h1</td>
<td class="rt">23617</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h2</td>
<td class="rt">23618</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h3</td>
<td class="rt">23619</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod546.html" >rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">137</td>
<td class="rt">76</td>
<td class="rt">55.47 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23294</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23369</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23370</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23464</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23465</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23466</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23473</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23579</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23580</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23586</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23690</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23321</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23331</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23336</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23341</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">23477</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23485</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23501</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23506</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">23511</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23525</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23593</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23598</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23603</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">23616</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">23626</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">23634</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">23641</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23651</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">23656</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23663</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23672</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">23701</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23714</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23724</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23733</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23746</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23759</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23765</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23772</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23778</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23786</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23294      	input         Clk_Tm        ;
           	                             
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (NoChange) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23369      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (FirstNS) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23370      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (RspDone) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23463      				end
           				   
23464      			end
           			   
23465      	assign SevErr_10 =
           	                  
23466      							( RxAddr & 31'b1111111111111111111110000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111110000000000 )
           							                                                                                                                         
23467      					&	~ ( RxWrap | RxPrivate )
           					 	                        
23468      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
23469      			&
           			 
23470      			Rx_Vld
           			      
23471      		&	Rx_Head;
           		 	        
23472      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
23473      			.Clk( Clk )
           			           
23474      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23475      		,	.Clk_En( Clk_En )
           		 	                 
23476      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23479      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23464      			end
           			   
23465      	assign SevErr_10 =
           	                  
23466      							( RxAddr & 31'b1111111111111111111110000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111110000000000 )
           							                                                                                                                         
23467      					&	~ ( RxWrap | RxPrivate )
           					 	                        
23468      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
23469      			&
           			 
23470      			Rx_Vld
           			      
23471      		&	Rx_Head;
           		 	        
23472      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
23473      			.Clk( Clk )
           			           
23474      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23475      		,	.Clk_En( Clk_En )
           		 	                 
23476      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23479      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23465      	assign SevErr_10 =
           	                  
23466      							( RxAddr & 31'b1111111111111111111110000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111110000000000 )
           							                                                                                                                         
23467      					&	~ ( RxWrap | RxPrivate )
           					 	                        
23468      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
23469      			&
           			 
23470      			Rx_Vld
           			      
23471      		&	Rx_Head;
           		 	        
23472      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
23473      			.Clk( Clk )
           			           
23474      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23475      		,	.Clk_En( Clk_En )
           		 	                 
23476      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23479      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23466      							( RxAddr & 31'b1111111111111111111110000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111110000000000 )
           							                                                                                                                         
23467      					&	~ ( RxWrap | RxPrivate )
           					 	                        
23468      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
23469      			&
           			 
23470      			Rx_Vld
           			      
23471      		&	Rx_Head;
           		 	        
23472      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
23473      			.Clk( Clk )
           			           
23474      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23475      		,	.Clk_En( Clk_En )
           		 	                 
23476      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23479      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23473      			.Clk( Clk )
           			           
23474      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23475      		,	.Clk_En( Clk_En )
           		 	                 
23476      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23479      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Incr) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23321      	wire [6:0]  RxDbg_Len1     ;
           	<font color = "green">-1-</font>                            
23322      	wire        RxDbg_Lock     ;
           <font color = "green">	==></font>
23323      	wire [3:0]  RxDbg_Opc      ;
           	<font color = "green">-2-</font>                            
23324      	wire [13:0] RxDbg_RouteId  ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23326      	wire [7:0]  RxDbg_User     ;
           	<font color = "green">-1-</font>                            
23327      	wire        RxErr          ;
           <font color = "green">	==></font>
23328      	wire [6:0]  RxLen1         ;
           	<font color = "green">-2-</font>                            
23329      	wire        RxLock         ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23331      	wire        RxPre          ;
           	<font color = "green">-1-</font>                            
23332      	wire        RxPreAtomic    ;
           <font color = "green">	==></font>
23333      	wire        RxPrivate      ;
           	<font color = "green">-2-</font>                            
23334      	wire [1:0]  RxStatus       ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23336      	wire        RxWrap         ;
           	<font color = "green">-1-</font>                            
23337      	wire        SevErr_0       ;
           <font color = "green">	==></font>
23338      	wire        SevErr_1       ;
           	<font color = "red">-2-</font>                            
23339      	wire        SevErr_10      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23341      	wire        SevErr_2       ;
           	<font color = "green">-1-</font>                            
23342      	wire        SevErr_3       ;
           <font color = "green">	==></font>
23343      	wire        SevErr_4       ;
           	<font color = "green">-2-</font>                            
23344      	wire        SevErr_5       ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		<font color = "green">-1-</font> 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           <font color = "green">		==></font>
23479      		,	.Clk_Tm( Clk_Tm )
           		<font color = "red">-2-</font> 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23485      	always @( posedge Clk )
           	<font color = "green">-1-</font>                       
23486      		if ( Clk == 1'b1 )
           <font color = "green">		==></font>
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					<font color = "green">-1-</font>                                                                                                                                     
23502      					$stop;
           <font color = "green">					==></font>
23503      				end
           				<font color = "red">-2-</font>   
23504      			end
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23506      	assign u_b175 = u_a33a;
           	<font color = "green">-1-</font>                       
23507      	assign RxPreAtomic =
           <font color = "green">	==></font>
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			<font color = "red">-2-</font>                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23511      		if ( Clk == 1'b1 )
           		<font color = "red">-1-</font>                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           <font color = "red">			==></font>
23513      				dontStop = 0;
           <font color = "green">				==></font>
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "red">				==></font>
23515      				if (!dontStop) begin
           <font color = "red">				==></font>
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           <font color = "red">					==></font>
23517      					$stop;
           <font color = "red">					==></font>
23518      				end
           <font color = "red">				==></font>
23519      			end
           <font color = "red">			==></font>
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           <font color = "red">	==></font>
23521      	always @( posedge Clk )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>9'b000000001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b100000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				<font color = "green">-1-</font>  
23526      				if (!dontStop) begin
           <font color = "green">				==></font>
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           <font color = "green">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23593      ,	RspRx_Vld
           <font color = "green">-1-</font> 	         
23594      ,	RspTx_Data
           <font color = "green">==></font>
23595      ,	RspTx_Head
           <font color = "red">-2-</font> 	          
23596      ,	RspTx_Rdy
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23598      ,	RspTx_Vld
           <font color = "green">-1-</font> 	         
23599      ,	SubFound
           <font color = "green">==></font>
23600      ,	Sys_Clk
           <font color = "red">-2-</font> 	       
23601      ,	Sys_Clk_ClkS
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23603      ,	Sys_Clk_EnS
           <font color = "green">-1-</font> 	           
23604      ,	Sys_Clk_RetRstN
           <font color = "green">==></font>
23605      ,	Sys_Clk_RstN
           <font color = "red">-2-</font> 	            
23606      ,	Sys_Clk_Tm
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23616      	input  [5:0]   CxtRd_Len1      ;
           	<font color = "red">-1-</font>                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           <font color = "red">	==></font>
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           <font color = "red">	==></font>
23619      	output [7:0]   CxtWr_AddLd0    ;
           <font color = "red">	==></font>
23620      	output [1:0]   CxtWr_Addr4Be   ;
           <font color = "red">	==></font>
23621      	output [2:0]   CxtWr_Echo      ;
           <font color = "green">	==></font>
23622      	output         CxtWr_Head      ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23626      	input          Debug           ;
           	<font color = "red">-1-</font>                                
23627      	input          Empty           ;
           <font color = "red">	==></font>
23628      	input          PathFound       ;
           <font color = "green">	==></font>
23629      	input  [107:0] ReqRx_Data      ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23634      	output [107:0] ReqTx_Data      ;
           	<font color = "red">-1-</font>                                
23635      	output         ReqTx_Head      ;
           <font color = "red">	==></font>
23636      	input          ReqTx_Rdy       ;
           <font color = "green">	==></font>
23637      	output         ReqTx_Tail      ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23641      	output         RspRx_Rdy       ;
           	<font color = "red">-1-</font>                                
23642      	input          RspRx_Tail      ;
           <font color = "red">	==></font>
23643      	input          RspRx_Vld       ;
           <font color = "red">	==></font>
23644      	output [107:0] RspTx_Data      ;
           <font color = "red">	==></font>
23645      	output         RspTx_Head      ;
           <font color = "red">	==></font>
23646      	input          RspTx_Rdy       ;
           <font color = "green">	==></font>
23647      	output         RspTx_Tail      ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23651      	input          Sys_Clk_ClkS    ;
           	<font color = "green">-1-</font>                                
23652      	input          Sys_Clk_En      ;
           <font color = "green">	==></font>
23653      	input          Sys_Clk_EnS     ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23656      	input          Sys_Clk_Tm      ;
           	<font color = "red">-1-</font>                                
23657      	output         Sys_Pwr_Idle    ;
           <font color = "red">	==></font>
23658      	output         Sys_Pwr_WakeUp  ;
           <font color = "green">	==></font>
23659      	output         WrCxt           ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23663      	wire         u_6_WAIT_RSP        ;
           	<font color = "green">-1-</font>                                  
23664      	wire         u_7df2_2            ;
           <font color = "green">	==></font>
23665      	wire [13:0]  u_7df2_3            ;
           	<font color = "red">-2-</font>                                  
23666      	wire [1:0]   u_7df2_4            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23672      	wire [1:0]   u_b9ec              ;
           	<font color = "green">-1-</font>                                  
23673      	wire [1:0]   u_bdb6              ;
           <font color = "green">	==></font>
23674      	wire [1:0]   u_cc76              ;
           	<font color = "red">-2-</font>                                  
23675      	wire [1:0]   Arb_Gnt             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23701      	wire         Rsp_Rdy             ;
           	<font color = "red">-1-</font>                                  
23702      	wire         Rsp_Vld             ;
           <font color = "red">	==></font>
23703      	wire [3:0]   RspBe               ;
           <font color = "red">	==></font>
23704      	wire [37:0]  RspDatum            ;
           <font color = "red">	==></font>
23705      	wire [69:0]  RspHdr              ;
           <font color = "red">	==></font>
23706      	wire         RspRdy              ;
           <font color = "red">	==></font>
23707      	wire [7:0]   RspUser             ;
           <font color = "red">	==></font>
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           <font color = "green">	==></font>
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           <font color = "red">	==></font>
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>7'b0000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	<font color = "green">-1-</font>                                  
23715      	wire [107:0] RxErr_Data          ;
           <font color = "green">	==></font>
23716      	wire         RxErr_Head          ;
           	<font color = "red">-2-</font>                                  
23717      	wire         RxErr_Rdy           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	<font color = "green">-1-</font>                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           <font color = "green">	==></font>
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	<font color = "red">-2-</font>                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	<font color = "green">-1-</font>                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           <font color = "green">	==></font>
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	<font color = "red">-2-</font>                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23746      	,	.Sys_Clk( Sys_Clk )
           	<font color = "green">-1-</font> 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "green">	==></font>
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	<font color = "red">-2-</font> 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	<font color = "green">-1-</font>                                    
23760      	assign NullTx_Status = u_7df2_4;
           <font color = "green">	==></font>
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	<font color = "red">-2-</font>                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23765      	assign RspUser = { 8'b0 };
           	<font color = "green">-1-</font>                          
23766      	assign RspWord_Hdr_User = RspUser;
           <font color = "green">	==></font>
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	<font color = "red">-2-</font>                                     
23768      	assign RspHdr =
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23772      	assign Rsp_Data = { RspHdr , RspDatum };
           	<font color = "green">-1-</font>                                        
23773      	assign Rsp_Vld = CxtVld & ~ LoopPld;
           <font color = "green">	==></font>
23774      	rsnoc_z_T_C_S_C_L_R_D_z_F2t4 ud( .I( RspWord_Hdr_Addr [1:0] ) , .O( u_4c36 ) );
           	<font color = "red">-2-</font>                                                                               
23775      	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( u_4c36 ) , .O( u_ab1f ) );
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23778      	);
           	<font color = "green">-1-</font>  
23779      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           <font color = "green">	==></font>
23780      		.Clk( Sys_Clk )
           		<font color = "red">-2-</font>               
23781      	,	.Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23786      	,	.Clk_Tm( Sys_Clk_Tm )
           	<font color = "green">-1-</font> 	                     
23787      	,	.En( RxErr_Vld & RxErr_Rdy )
           <font color = "green">	==></font>
23788      	,	.O( LoopPld )
           	<font color = "red">-2-</font> 	             
23789      	,	.Reset( RxErr_Tail )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_187471'>
<a name="inst_tag_187471_Line"></a>
<b>Line Coverage for Instance : <a href="mod546.html#inst_tag_187471" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>144</td><td>93</td><td>64.58</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23321</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23326</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23331</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23336</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23341</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23477</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23485</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23501</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23506</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>23511</td><td>11</td><td>3</td><td>27.27</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23525</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23593</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23598</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23603</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>23616</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>23626</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>23634</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>23641</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23651</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23656</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23663</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23672</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>23701</td><td>10</td><td>2</td><td>20.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23714</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23724</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23733</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23746</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23759</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23765</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23772</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23778</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23786</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>23797</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>23811</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>23825</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>23839</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>23853</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
23320                   	wire [2:0]  RxDbg_Echo     ;
23321      1/1          	wire [6:0]  RxDbg_Len1     ;
23322      1/1          	wire        RxDbg_Lock     ;
23323      1/1          	wire [3:0]  RxDbg_Opc      ;
23324      <font color = "red">0/1     ==>  	wire [13:0] RxDbg_RouteId  ;</font>
                        MISSING_ELSE
23325                   	wire [1:0]  RxDbg_Status   ;
23326      1/1          	wire [7:0]  RxDbg_User     ;
23327      1/1          	wire        RxErr          ;
23328      1/1          	wire [6:0]  RxLen1         ;
23329      <font color = "red">0/1     ==>  	wire        RxLock         ;</font>
                        MISSING_ELSE
23330                   	wire [3:0]  RxOpc          ;
23331      1/1          	wire        RxPre          ;
23332      1/1          	wire        RxPreAtomic    ;
23333      1/1          	wire        RxPrivate      ;
23334      <font color = "red">0/1     ==>  	wire [1:0]  RxStatus       ;</font>
                        MISSING_ELSE
23335                   	wire        RxUrg          ;
23336      1/1          	wire        RxWrap         ;
23337      1/1          	wire        SevErr_0       ;
23338      1/1          	wire        SevErr_1       ;
23339      <font color = "red">0/1     ==>  	wire        SevErr_10      ;</font>
                        MISSING_ELSE
23340                   	wire        SevErr_12      ;
23341      1/1          	wire        SevErr_2       ;
23342      1/1          	wire        SevErr_3       ;
23343      1/1          	wire        SevErr_4       ;
23344      <font color = "red">0/1     ==>  	wire        SevErr_5       ;</font>
                        MISSING_ELSE
23345                   	wire        SevErr_8       ;
23346                   	wire        SevErr_9       ;
23347                   	reg         dontStop       ;
23348                   	assign u_939c = Rx_Data [107:38];
23349                   	assign u_1dd5_Status = u_939c [50:49];
23350                   	assign RxDbg_Status = u_1dd5_Status;
23351                   	assign u_1dd5_Addr = u_939c [41:11];
23352                   	assign RxDbg_Addr = u_1dd5_Addr;
23353                   	assign u_1dd5_Lock = u_939c [69];
23354                   	assign RxDbg_Lock = u_1dd5_Lock;
23355                   	assign u_1dd5_Echo = u_939c [2:0];
23356                   	assign RxDbg_Echo = u_1dd5_Echo;
23357                   	assign u_1dd5_Len1 = u_939c [48:42];
23358                   	assign RxDbg_Len1 = u_1dd5_Len1;
23359                   	assign u_1dd5_User = u_939c [10:3];
23360                   	assign RxDbg_User = u_1dd5_User;
23361                   	assign u_1dd5_Opc = u_939c [54:51];
23362                   	assign RxDbg_Opc = u_1dd5_Opc;
23363                   	assign u_1dd5_RouteId = u_939c [68:55];
23364                   	assign RxDbg_RouteId = u_1dd5_RouteId;
23365                   	assign RxOpc = Rx_Data [92:89];
23366                   	assign RxUrg = RxOpc == 4'b1001;
23367                   	assign RxPre = RxOpc == 4'b1000;
23368                   	assign RxLock = Rx_Data [107];
23369                   	assign RxAbort = RxPre &amp; ~ RxLock;
23370                   	assign SevErr_0 = ~ RxPathHit &amp; ( RxUrg | RxAbort ) &amp; Rx_Vld &amp; Rx_Head;
23371                   	always @( posedge Clk )
23372                   		if ( Clk == 1'b1 )
23373                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_0 ) !== 1'b0 ) begin
23374                   				dontStop = 0;
23375                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23376                   				if (!dontStop) begin
23377                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Got an URG or ABORT, but path doesnt match.&quot; );
23378                   					$stop;
23379                   				end
23380                   			end
23381                   	assign RxLen1 = Rx_Data [86:80];
23382                   	assign RxStatus = Rx_Data [88:87];
23383                   	assign RxErr = RxStatus == 2'b01;
23384                   	assign SevErr_3 = RxLen1 &gt;= 7'b1000000 &amp; ~ ( RxErr | RxPre ) &amp; Rx_Vld &amp; Rx_Head;
23385                   	always @( posedge Clk )
23386                   		if ( Clk == 1'b1 )
23387                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_3 ) !== 1'b0 ) begin
23388                   				dontStop = 0;
23389                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23390                   				if (!dontStop) begin
23391                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Len1 &gt;= 2**socket.wLen1.&quot; );
23392                   					$stop;
23393                   				end
23394                   			end
23395                   	assign SevErr_4 = RxApertureHit &amp; ~ ( RxStatus == 2'b00 ) &amp; ~ RxErr &amp; Rx_Vld &amp; Rx_Head;
23396                   	always @( posedge Clk )
23397                   		if ( Clk == 1'b1 )
23398                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_4 ) !== 1'b0 ) begin
23399                   				dontStop = 0;
23400                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23401                   				if (!dontStop) begin
23402                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - When Aperture match, status must be REQ/ERR.&quot; );
23403                   					$stop;
23404                   				end
23405                   			end
23406                   	assign RxAddr = Rx_Data [79:49];
23407                   	assign RxAddrMaskT = RxAddrMask [28:0];
23408                   	assign SevErr_5 =
23409                   					RxApertureHit &amp; ( RxAddr [30:2] &amp; RxAddrMaskT ) != 29'b0 &amp; ~ ( RxErr | RxUrg | RxPre ) &amp; Rx_Vld
23410                   		&amp;	Rx_Head;
23411                   	always @( posedge Clk )
23412                   		if ( Clk == 1'b1 )
23413                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_5 ) !== 1'b0 ) begin
23414                   				dontStop = 0;
23415                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23416                   				if (!dontStop) begin
23417                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - When Aperture match, Addr must follow the mask define by the table.&quot; );
23418                   					$stop;
23419                   				end
23420                   			end
23421                   	always @( posedge Clk )
23422                   		if ( Clk == 1'b1 )
23423                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
23424                   				dontStop = 0;
23425                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23426                   				if (!dontStop) begin
23427                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Linked sequence not supported.&quot; );
23428                   					$stop;
23429                   				end
23430                   			end
23431                   	always @( posedge Clk )
23432                   		if ( Clk == 1'b1 )
23433                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
23434                   				dontStop = 0;
23435                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23436                   				if (!dontStop) begin
23437                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap not supported.&quot; );
23438                   					$stop;
23439                   				end
23440                   			end
23441                   	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
23442                   	assign u_5389 = RxAddr [1:0];
23443                   	assign SevErr_8 = RxWrap &amp; ~ ( u_5389 == 2'b0 ) &amp; ~ RxErr &amp; Rx_Vld &amp; Rx_Head;
23444                   	always @( posedge Clk )
23445                   		if ( Clk == 1'b1 )
23446                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_8 ) !== 1'b0 ) begin
23447                   				dontStop = 0;
23448                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23449                   				if (!dontStop) begin
23450                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap must be minWrapAlign.&quot; );
23451                   					$stop;
23452                   				end
23453                   			end
23454                   	assign SevErr_9 = RxWrap &amp; ( | ( RxLen1 &amp; 7'b1000000 ) ) &amp; ~ RxErr &amp; Rx_Vld &amp; Rx_Head;
23455                   	always @( posedge Clk )
23456                   		if ( Clk == 1'b1 )
23457                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_9 ) !== 1'b0 ) begin
23458                   				dontStop = 0;
23459                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23460                   				if (!dontStop) begin
23461                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap length exceeds maxWrap&quot; );
23462                   					$stop;
23463                   				end
23464                   			end
23465                   	assign SevErr_10 =
23466                   							( RxAddr &amp; 31'b1111111111111111111110000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } &amp; 31'b1111111111111111111110000000000 )
23467                   					&amp;	~ ( RxWrap | RxPrivate )
23468                   				&amp;	~ ( RxErr | RxUrg | RxPre )
23469                   			&amp;
23470                   			Rx_Vld
23471                   		&amp;	Rx_Head;
23472                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
23473                   			.Clk( Clk )
23474                   		,	.Clk_ClkS( Clk_ClkS )
23475                   		,	.Clk_En( Clk_En )
23476                   		,	.Clk_EnS( Clk_EnS )
23477      1/1          		,	.Clk_RetRstN( Clk_RetRstN )
23478      1/1          		,	.Clk_RstN( Clk_RstN )
23479      1/1          		,	.Clk_Tm( Clk_Tm )
23480      <font color = "red">0/1     ==>  		,	.En( Rx_Head &amp; Rx_Vld &amp; Rx_Rdy )</font>
                        MISSING_ELSE
23481                   		,	.O( RxPrivate )
23482                   		,	.Reset( ~ RxLock )
23483                   		,	.Set( RxPre &amp; ( | RxLen1 ) )
23484                   		);
23485      1/1          	always @( posedge Clk )
23486      1/1          		if ( Clk == 1'b1 )
23487      1/1          			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_10 ) !== 1'b0 ) begin
23488                   				dontStop = 0;
23489                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23490                   				if (!dontStop) begin
23491                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - CrossBoundary must be enforced for INCR.&quot; );
23492                   					$stop;
23493                   				end
23494                   			end
23495                   	always @( posedge Clk )
23496                   		if ( Clk == 1'b1 )
23497                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
23498                   				dontStop = 0;
23499                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23500                   				if (!dontStop) begin
23501      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - CrossBoundary must be enforced for WRAP.&quot; );
23502      1/1          					$stop;
23503      1/1          				end
23504      <font color = "red">0/1     ==>  			end</font>
                        MISSING_ELSE
23505                   	assign u_a33a = RxAddr [3:0];
23506      1/1          	assign u_b175 = u_a33a;
23507      1/1          	assign RxPreAtomic =
23508      1/1          			RxPre &amp; RxLen1 == 7'b0 &amp; ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
23509      <font color = "red">0/1     ==>  	assign SevErr_12 = RxPreAtomic &amp; Rx_Vld &amp; Rx_Head;</font>
                        MISSING_ELSE
23510                   	always @( posedge Clk )
23511      1/1          		if ( Clk == 1'b1 )
23512      <font color = "red">0/1     ==>  			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_12 ) !== 1'b0 ) begin</font>
23513      1/1          				dontStop = 0;
23514      <font color = "red">0/1     ==>  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;</font>
23515      <font color = "red">0/1     ==>  				if (!dontStop) begin</font>
23516      <font color = "red">0/1     ==>  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Atomic preamble not supported.&quot; );</font>
23517      <font color = "red">0/1     ==>  					$stop;</font>
23518      <font color = "red">0/1     ==>  				end</font>
23519      <font color = "red">0/1     ==>  			end</font>
23520      <font color = "red">0/1     ==>  	assign SevErr_1 = ~ RxApertureHit &amp; ~ ( RxErr | RxUrg | RxAbort ) &amp; Rx_Vld &amp; Rx_Head;</font>
23521      1/1          	always @( posedge Clk )
23522                   		if ( Clk == 1'b1 )
23523                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_1 ) !== 1'b0 ) begin
23524                   				dontStop = 0;
23525      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23526      1/1          				if (!dontStop) begin
23527      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Aperture does not match any key of the table.&quot; );
23528                   					$stop;
23529                   				end
23530                   			end
23531                   	assign SevErr_2 = RdXSeen &amp; RxErr &amp; Rx_Vld &amp; Rx_Head;
23532                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
23533                   			.Clk( Clk )
23534                   		,	.Clk_ClkS( Clk_ClkS )
23535                   		,	.Clk_En( Clk_En )
23536                   		,	.Clk_EnS( Clk_EnS )
23537                   		,	.Clk_RetRstN( Clk_RetRstN )
23538                   		,	.Clk_RstN( Clk_RstN )
23539                   		,	.Clk_Tm( Clk_Tm )
23540                   		,	.En( Rx_Head &amp; Rx_Vld &amp; Rx_Rdy )
23541                   		,	.O( RdXSeen )
23542                   		,	.Reset( RxOpc == 4'b0100 )
23543                   		,	.Set( RxOpc == 4'b0011 &amp; ~ RxErr )
23544                   		);
23545                   	always @( posedge Clk )
23546                   		if ( Clk == 1'b1 )
23547                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_2 ) !== 1'b0 ) begin
23548                   				dontStop = 0;
23549                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23550                   				if (!dontStop) begin
23551                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - WR ERR following a RDX REQ.&quot; );
23552                   					$stop;
23553                   				end
23554                   			end
23555                   	endmodule
23556                   	// synthesis translate_on
23557                   	// synopsys translate_on
23558                   
23559                   `timescale 1ps/1ps
23560                   module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
23561                   	AddrMask
23562                   ,	CxtRd_AddLd0
23563                   ,	CxtRd_Addr4Be
23564                   ,	CxtRd_Echo
23565                   ,	CxtRd_Head
23566                   ,	CxtRd_Len1
23567                   ,	CxtRd_OpcT
23568                   ,	CxtRd_RouteIdZ
23569                   ,	CxtWr_AddLd0
23570                   ,	CxtWr_Addr4Be
23571                   ,	CxtWr_Echo
23572                   ,	CxtWr_Head
23573                   ,	CxtWr_Len1
23574                   ,	CxtWr_OpcT
23575                   ,	CxtWr_RouteIdZ
23576                   ,	Debug
23577                   ,	Empty
23578                   ,	PathFound
23579                   ,	ReqRx_Data
23580                   ,	ReqRx_Head
23581                   ,	ReqRx_Rdy
23582                   ,	ReqRx_Tail
23583                   ,	ReqRx_Vld
23584                   ,	ReqTx_Data
23585                   ,	ReqTx_Head
23586                   ,	ReqTx_Rdy
23587                   ,	ReqTx_Tail
23588                   ,	ReqTx_Vld
23589                   ,	RspRx_Data
23590                   ,	RspRx_Head
23591                   ,	RspRx_Rdy
23592                   ,	RspRx_Tail
23593      1/1          ,	RspRx_Vld
23594      1/1          ,	RspTx_Data
23595      1/1          ,	RspTx_Head
23596      <font color = "red">0/1     ==>  ,	RspTx_Rdy</font>
                        MISSING_ELSE
23597                   ,	RspTx_Tail
23598      1/1          ,	RspTx_Vld
23599      1/1          ,	SubFound
23600      1/1          ,	Sys_Clk
23601      <font color = "red">0/1     ==>  ,	Sys_Clk_ClkS</font>
                        MISSING_ELSE
23602                   ,	Sys_Clk_En
23603      1/1          ,	Sys_Clk_EnS
23604      1/1          ,	Sys_Clk_RetRstN
23605      1/1          ,	Sys_Clk_RstN
23606      1/1          ,	Sys_Clk_Tm
                   <font color = "red">==>  MISSING_ELSE</font>
23607                   ,	Sys_Pwr_Idle
23608                   ,	Sys_Pwr_WakeUp
23609                   ,	WrCxt
23610                   );
23611                   	input  [29:0]  AddrMask        ;
23612                   	input  [7:0]   CxtRd_AddLd0    ;
23613                   	input  [1:0]   CxtRd_Addr4Be   ;
23614                   	input  [2:0]   CxtRd_Echo      ;
23615                   	input          CxtRd_Head      ;
23616      1/1          	input  [5:0]   CxtRd_Len1      ;
23617      <font color = "red">0/1     ==>  	input  [3:0]   CxtRd_OpcT      ;</font>
23618      <font color = "red">0/1     ==>  	input  [7:0]   CxtRd_RouteIdZ  ;</font>
23619      <font color = "red">0/1     ==>  	output [7:0]   CxtWr_AddLd0    ;</font>
23620      <font color = "red">0/1     ==>  	output [1:0]   CxtWr_Addr4Be   ;</font>
23621      1/1          	output [2:0]   CxtWr_Echo      ;
23622      <font color = "red">0/1     ==>  	output         CxtWr_Head      ;</font>
23623                   	output [5:0]   CxtWr_Len1      ;
23624                   	output [3:0]   CxtWr_OpcT      ;
23625                   	output [7:0]   CxtWr_RouteIdZ  ;
23626      1/1          	input          Debug           ;
23627      <font color = "red">0/1     ==>  	input          Empty           ;</font>
23628      1/1          	input          PathFound       ;
23629      <font color = "red">0/1     ==>  	input  [107:0] ReqRx_Data      ;</font>
23630                   	input          ReqRx_Head      ;
23631                   	output         ReqRx_Rdy       ;
23632                   	input          ReqRx_Tail      ;
23633                   	input          ReqRx_Vld       ;
23634      1/1          	output [107:0] ReqTx_Data      ;
23635      <font color = "red">0/1     ==>  	output         ReqTx_Head      ;</font>
23636      1/1          	input          ReqTx_Rdy       ;
23637      <font color = "red">0/1     ==>  	output         ReqTx_Tail      ;</font>
23638                   	output         ReqTx_Vld       ;
23639                   	input  [107:0] RspRx_Data      ;
23640                   	input          RspRx_Head      ;
23641      1/1          	output         RspRx_Rdy       ;
23642      <font color = "red">0/1     ==>  	input          RspRx_Tail      ;</font>
23643      <font color = "red">0/1     ==>  	input          RspRx_Vld       ;</font>
23644      <font color = "red">0/1     ==>  	output [107:0] RspTx_Data      ;</font>
23645      <font color = "red">0/1     ==>  	output         RspTx_Head      ;</font>
23646      1/1          	input          RspTx_Rdy       ;
23647      1/1          	output         RspTx_Tail      ;
23648                   	output         RspTx_Vld       ;
23649                   	input          SubFound        ;
23650                   	input          Sys_Clk         ;
23651      1/1          	input          Sys_Clk_ClkS    ;
23652      1/1          	input          Sys_Clk_En      ;
23653      1/1          	input          Sys_Clk_EnS     ;
23654                   	input          Sys_Clk_RetRstN ;
23655                   	input          Sys_Clk_RstN    ;
23656      1/1          	input          Sys_Clk_Tm      ;
23657      <font color = "red">0/1     ==>  	output         Sys_Pwr_Idle    ;</font>
23658      1/1          	output         Sys_Pwr_WakeUp  ;
23659      1/1          	output         WrCxt           ;
23660                   	wire [3:0]   u_4c36              ;
23661                   	wire         u_6_IDLE_WAIT       ;
23662                   	wire         u_6_RSP_IDLE        ;
23663      1/1          	wire         u_6_WAIT_RSP        ;
23664      1/1          	wire         u_7df2_2            ;
23665      1/1          	wire [13:0]  u_7df2_3            ;
23666      <font color = "red">0/1     ==>  	wire [1:0]   u_7df2_4            ;</font>
                        MISSING_ELSE
23667                   	wire         u_8bb4_2            ;
23668                   	wire [13:0]  u_8bb4_3            ;
23669                   	wire [1:0]   u_8bb4_4            ;
23670                   	wire         u_9d54              ;
23671                   	wire [3:0]   u_ab1f              ;
23672      1/1          	wire [1:0]   u_b9ec              ;
23673      1/1          	wire [1:0]   u_bdb6              ;
23674      1/1          	wire [1:0]   u_cc76              ;
23675      <font color = "red">0/1     ==>  	wire [1:0]   Arb_Gnt             ;</font>
                        MISSING_ELSE
23676                   	wire         Arb_Rdy             ;
23677                   	wire [1:0]   Arb_Req             ;
23678                   	wire         Arb_Vld             ;
23679                   	wire [1:0]   CurState            ;
23680                   	wire         CxtRdy              ;
23681                   	wire         CxtVld              ;
23682                   	wire         LoopBack            ;
23683                   	wire         LoopPld             ;
23684                   	wire         NullRx_Len1H        ;
23685                   	wire [13:0]  NullRx_RouteId      ;
23686                   	wire [1:0]   NullRx_Status       ;
23687                   	wire         NullTx_Len1H        ;
23688                   	wire [13:0]  NullTx_RouteId      ;
23689                   	wire [1:0]   NullTx_Status       ;
23690                   	wire         Pwr_BusErr_Idle     ;
23691                   	wire         Pwr_BusErr_WakeUp   ;
23692                   	wire         Pwr_Cxt_Idle        ;
23693                   	wire         Pwr_Cxt_WakeUp      ;
23694                   	wire         Req_HdrVld          ;
23695                   	wire [107:0] ReqTx0_Data         ;
23696                   	wire         ReqTx0_Head         ;
23697                   	wire         ReqTx0_Rdy          ;
23698                   	wire         ReqTx0_Tail         ;
23699                   	wire         ReqTx0_Vld          ;
23700                   	wire [107:0] Rsp_Data            ;
23701      1/1          	wire         Rsp_Rdy             ;
23702      <font color = "red">0/1     ==>  	wire         Rsp_Vld             ;</font>
23703      <font color = "red">0/1     ==>  	wire [3:0]   RspBe               ;</font>
23704      <font color = "red">0/1     ==>  	wire [37:0]  RspDatum            ;</font>
23705      <font color = "red">0/1     ==>  	wire [69:0]  RspHdr              ;</font>
23706      <font color = "red">0/1     ==>  	wire         RspRdy              ;</font>
23707      <font color = "red">0/1     ==>  	wire [7:0]   RspUser             ;</font>
23708      1/1          	wire [30:0]  RspWord_Hdr_Addr    ;
23709      <font color = "red">0/1     ==>  	wire [2:0]   RspWord_Hdr_Echo    ;</font>
23710      <font color = "red">0/1     ==>  	wire [6:0]   RspWord_Hdr_Len1    ;</font>
23711                   	wire [3:0]   RspWord_Hdr_Opc     ;
23712                   	wire [13:0]  RspWord_Hdr_RouteId ;
23713                   	wire [1:0]   RspWord_Hdr_Status  ;
23714      1/1          	wire [7:0]   RspWord_Hdr_User    ;
23715      1/1          	wire [107:0] RxErr_Data          ;
23716      1/1          	wire         RxErr_Head          ;
23717      <font color = "red">0/1     ==>  	wire         RxErr_Rdy           ;</font>
                        MISSING_ELSE
23718                   	wire         RxErr_Tail          ;
23719                   	wire         RxErr_Vld           ;
23720                   	wire [30:0]  RxWord_Hdr_Addr     ;
23721                   	wire [2:0]   RxWord_Hdr_Echo     ;
23722                   	wire [6:0]   RxWord_Hdr_Len1     ;
23723                   	wire [3:0]   RxWord_Hdr_Opc      ;
23724      1/1          	wire [13:0]  RxWord_Hdr_RouteId  ;
23725      1/1          	wire [1:0]   RxWord_Hdr_Status   ;
23726      1/1          	assign ReqTx0_Rdy = ReqTx_Rdy;
23727      <font color = "red">0/1     ==>  	assign u_cc76 = RxErr_Data [88:87];</font>
                        MISSING_ELSE
23728                   	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
23729                   	assign Req_HdrVld = RxErr_Vld &amp; RxErr_Head;
23730                   	assign u_6_IDLE_WAIT = LoopBack &amp; Req_HdrVld;
23731                   	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
23732                   	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
23733      1/1          	assign u_8bb4_2 = NullRx_Len1H;
23734      1/1          	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
23735      1/1          	assign NullRx_RouteId = RxWord_Hdr_RouteId;
23736      <font color = "red">0/1     ==>  	assign u_8bb4_3 = NullRx_RouteId;</font>
                        MISSING_ELSE
23737                   	assign RxWord_Hdr_Status = RxErr_Data [88:87];
23738                   	assign NullRx_Status = RxWord_Hdr_Status;
23739                   	assign u_8bb4_4 = NullRx_Status;
23740                   	assign WrCxt = CurState == 2'b01 &amp; Empty &amp; RspRdy;
23741                   	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
23742                   		.Gnt( Arb_Gnt )
23743                   	,	.Rdy( Arb_Rdy )
23744                   	,	.Req( Arb_Req )
23745                   	,	.ReqArbIn( 2'b0 )
23746      1/1          	,	.Sys_Clk( Sys_Clk )
23747      1/1          	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
23748      1/1          	,	.Sys_Clk_En( Sys_Clk_En )
23749      <font color = "red">0/1     ==>  	,	.Sys_Clk_EnS( Sys_Clk_EnS )</font>
                        MISSING_ELSE
23750                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
23751                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
23752                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
23753                   	,	.Sys_Pwr_Idle( )
23754                   	,	.Sys_Pwr_WakeUp( )
23755                   	,	.Vld( Arb_Vld )
23756                   	);
23757                   	assign NullTx_RouteId = u_7df2_3;
23758                   	assign RspWord_Hdr_RouteId = NullTx_RouteId;
23759      1/1          	assign RspWord_Hdr_Opc = CxtRd_OpcT;
23760      1/1          	assign NullTx_Status = u_7df2_4;
23761      1/1          	assign RspWord_Hdr_Status = NullTx_Status;
23762      <font color = "red">0/1     ==>  	assign NullTx_Len1H = u_7df2_2;</font>
                        MISSING_ELSE
23763                   	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
23764                   	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
23765      1/1          	assign RspUser = { 8'b0 };
23766      1/1          	assign RspWord_Hdr_User = RspUser;
23767      1/1          	assign RspWord_Hdr_Echo = CxtRd_Echo;
23768      <font color = "red">0/1     ==>  	assign RspHdr =</font>
                        MISSING_ELSE
23769                   		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
23770                   	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
23771                   	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
23772      1/1          	assign Rsp_Data = { RspHdr , RspDatum };
23773      1/1          	assign Rsp_Vld = CxtVld &amp; ~ LoopPld;
23774      1/1          	rsnoc_z_T_C_S_C_L_R_D_z_F2t4 ud( .I( RspWord_Hdr_Addr [1:0] ) , .O( u_4c36 ) );
23775      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( u_4c36 ) , .O( u_ab1f ) );</font>
                        MISSING_ELSE
23776                   	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
23777                   		.Be( RspBe ) , .Data( 32'b11111111111111111111111111111111 ) , .LastWord( 1'b1 ) , .Payload( RspDatum ) , .WordErr( 1'b0 )
23778      1/1          	);
23779      1/1          	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
23780      1/1          		.Clk( Sys_Clk )
23781      <font color = "red">0/1     ==>  	,	.Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
23782                   	,	.Clk_En( Sys_Clk_En )
23783                   	,	.Clk_EnS( Sys_Clk_EnS )
23784                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
23785                   	,	.Clk_RstN( Sys_Clk_RstN )
23786      1/1          	,	.Clk_Tm( Sys_Clk_Tm )
23787      1/1          	,	.En( RxErr_Vld &amp; RxErr_Rdy )
23788      1/1          	,	.O( LoopPld )
23789      <font color = "red">0/1     ==>  	,	.Reset( RxErr_Tail )</font>
                        MISSING_ELSE
23790                   	,	.Set( LoopBack &amp; RxErr_Head )
23791                   	);
23792                   	rsnoc_z_H_R_U_A_M_66382065_D108e0p0 Im(
23793                   		.Gnt( Arb_Gnt )
23794                   	,	.Rdy( Arb_Rdy )
23795                   	,	.Req( Arb_Req )
23796                   	,	.ReqArbIn( )
23797      <font color = "grey">unreachable  </font>	,	.Rx_0_Data( Rsp_Data )
23798      <font color = "grey">unreachable  </font>	,	.Rx_0_Head( 1'b1 )
23799      <font color = "grey">unreachable  </font>	,	.Rx_0_Rdy( Rsp_Rdy )
23800      <font color = "grey">unreachable  </font>	,	.Rx_0_Tail( 1'b1 )
                   <font color = "red">==>  MISSING_ELSE</font>
23801      <font color = "grey">unreachable  </font>	,	.Rx_0_Vld( Rsp_Vld )
23802      <font color = "grey">unreachable  </font>	,	.Rx_1_Data( RspRx_Data )
23803      <font color = "grey">unreachable  </font>	,	.Rx_1_Head( RspRx_Head )
23804                   	,	.Rx_1_Rdy( RspRx_Rdy )
                   <font color = "red">==>  MISSING_ELSE</font>
23805                   	,	.Rx_1_Tail( RspRx_Tail )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
23806                   	,	.Rx_1_Vld( RspRx_Vld )
23807                   	,	.RxLock( 2'b0 )
23808                   	,	.Sys_Clk( Sys_Clk )
23809                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
23810                   	,	.Sys_Clk_En( Sys_Clk_En )
23811      <font color = "grey">unreachable  </font>	,	.Sys_Clk_EnS( Sys_Clk_EnS )
23812      <font color = "grey">unreachable  </font>	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
23813      <font color = "grey">unreachable  </font>	,	.Sys_Clk_RstN( Sys_Clk_RstN )
23814      <font color = "grey">unreachable  </font>	,	.Sys_Clk_Tm( Sys_Clk_Tm )
                   <font color = "red">==>  MISSING_ELSE</font>
23815      <font color = "grey">unreachable  </font>	,	.Sys_Pwr_Idle( )
23816      <font color = "grey">unreachable  </font>	,	.Sys_Pwr_WakeUp( )
23817      <font color = "grey">unreachable  </font>	,	.Tx_Data( RspTx_Data )
23818                   	,	.Tx_Head( RspTx_Head )
                   <font color = "red">==>  MISSING_ELSE</font>
23819                   	,	.Tx_Rdy( RspTx_Rdy )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
23820                   	,	.Tx_Tail( RspTx_Tail )
23821                   	,	.Tx_Vld( RspTx_Vld )
23822                   	,	.Vld( Arb_Vld )
23823                   	);
23824                   	assign CxtRdy = Rsp_Rdy;
23825      <font color = "grey">unreachable  </font>	rsnoc_z_H_R_U_P_Hs_654f724d_A0011420 Ip(
23826      <font color = "grey">unreachable  </font>		.Rx_2( u_8bb4_2 )
23827      <font color = "grey">unreachable  </font>	,	.Rx_3( u_8bb4_3 )
23828      <font color = "grey">unreachable  </font>	,	.Rx_4( u_8bb4_4 )
                   <font color = "red">==>  MISSING_ELSE</font>
23829      <font color = "grey">unreachable  </font>	,	.RxRdy( RspRdy )
23830      <font color = "grey">unreachable  </font>	,	.RxVld( WrCxt )
23831      <font color = "grey">unreachable  </font>	,	.Sys_Clk( Sys_Clk )
23832                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
                   <font color = "red">==>  MISSING_ELSE</font>
23833                   	,	.Sys_Clk_En( Sys_Clk_En )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
23834                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
23835                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
23836                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
23837                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
23838                   	,	.Sys_Pwr_Idle( Pwr_Cxt_Idle )
23839      <font color = "grey">unreachable  </font>	,	.Sys_Pwr_WakeUp( Pwr_Cxt_WakeUp )
23840      <font color = "grey">unreachable  </font>	,	.Tx_2( u_7df2_2 )
23841      <font color = "grey">unreachable  </font>	,	.Tx_3( u_7df2_3 )
23842      <font color = "grey">unreachable  </font>	,	.Tx_4( u_7df2_4 )
                   <font color = "red">==>  MISSING_ELSE</font>
23843      <font color = "grey">unreachable  </font>	,	.TxRdy( CxtRdy )
23844      <font color = "grey">unreachable  </font>	,	.TxVld( CxtVld )
23845      <font color = "grey">unreachable  </font>	);
23846                   	assign u_6_RSP_IDLE = RspRdy;
                   <font color = "red">==>  MISSING_ELSE</font>
23847                   	assign u_6_WAIT_RSP = Empty &amp; RspRdy;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
23848                   	rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3 FsmCurState(
23849                   		.Clk( Sys_Clk )
23850                   	,	.Clk_ClkS( Sys_Clk_ClkS )
23851                   	,	.Clk_En( Sys_Clk_En )
23852                   	,	.Clk_EnS( Sys_Clk_EnS )
23853      <font color = "grey">unreachable  </font>	,	.Clk_RetRstN( Sys_Clk_RetRstN )
23854      <font color = "grey">unreachable  </font>	,	.Clk_RstN( Sys_Clk_RstN )
23855      <font color = "grey">unreachable  </font>	,	.Clk_Tm( Sys_Clk_Tm )
23856      <font color = "grey">unreachable  </font>	,	.Conditions_IDLE_WAIT( u_6_IDLE_WAIT )
                   <font color = "red">==>  MISSING_ELSE</font>
23857      <font color = "grey">unreachable  </font>	,	.Conditions_RSP_IDLE( u_6_RSP_IDLE )
23858      <font color = "grey">unreachable  </font>	,	.Conditions_WAIT_RSP( u_6_WAIT_RSP )
23859      <font color = "grey">unreachable  </font>	,	.CurState( u_bdb6 )
23860                   	,	.NextState( u_b9ec )
                   <font color = "red">==>  MISSING_ELSE</font>
23861                   	);
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_187471_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod546.html#inst_tag_187471" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>26</td><td>12</td><td>46.15</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>26</td><td>12</td><td>46.15</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23294
 EXPRESSION (NoChange ? ({1'b0, GenLcl2_Req_Len1}) : Len1Round)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23369
 EXPRESSION (FirstNS ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23370
 EXPRESSION (RspDone ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23463
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23464
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23465
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23466
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23473
 EXPRESSION (RspStatusSel ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23480
 EXPRESSION (NewRd ? Len1A[6:2] : ((RdCnt - 5'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23579
 EXPRESSION (RspDone ? 3'b100 : 3'b011)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23580
 EXPRESSION (RspDone ? 3'b010 : 3'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23586
 EXPRESSION (u_e6c6 ? ReqVld : u_cc5c)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23690
 SUB-EXPRESSION (Incr ? (u_2191 == 5'b0) : (u_5e3 == 5'b1))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_187471_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod546.html#inst_tag_187471" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">252</td>
<td class="rt">2</td>
<td class="rt">0.79  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2964</td>
<td class="rt">13</td>
<td class="rt">0.44  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1482</td>
<td class="rt">10</td>
<td class="rt">0.67  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1482</td>
<td class="rt">3</td>
<td class="rt">0.20  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">43</td>
<td class="rt">2</td>
<td class="rt">4.65  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">516</td>
<td class="rt">8</td>
<td class="rt">1.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">5</td>
<td class="rt">1.94  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">3</td>
<td class="rt">1.16  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">209</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2448</td>
<td class="rt">5</td>
<td class="rt">0.20  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1224</td>
<td class="rt">5</td>
<td class="rt">0.41  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1224</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Ahb_0_haddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hmastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hprot[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hresp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hsel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_htrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_18df[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2191[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2293[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2723[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4ba3[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_527c[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_52d8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5d16</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5e3[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6b1e[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6bc1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_761f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7ea9[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8fbf[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_93ba[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_98d1[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9fad[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a507[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a58e[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ac17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b20e[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bd0a[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_be34[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c11d[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4ee[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c644[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc5c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cf7e[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d040</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dade[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e6c6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ee5d[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrHigh[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrHighCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrLow[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrOk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HBurst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HProt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HResp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HTrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HWData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>COk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CtlCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurState[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EnErrReg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrReg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstBurst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstBurstSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstNS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstWrite1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FromIdle[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FromWR[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl2_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GoToIdle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GoToIdle1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HAddr1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HAddr2[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HBurst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HBurst1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HBurst2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HBurstCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HErr1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HProt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRData1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRdy1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRdy2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRsp1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HSel2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HSize1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HSize2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HTrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HTrans1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HTrans2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HWData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Incr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1A[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1Ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1Round[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LenMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NewData</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NewRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextState[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NoChange</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Prot[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Prot1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PrvWrLast1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCnt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdEnd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdWait</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqFlowIdDec</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspCnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspCntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspDone</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxData[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_RD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_RDW</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_WR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_WRW</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Trans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Trans_and_RD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxData[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WD0Ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WD1Ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrLast0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrLast1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrWait</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wrap2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapEnd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uFirstBurst_caseSel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uFromIdle_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uFromWR_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_18df_caseSel[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_9fad_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_cc5c_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_187471_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod546.html#inst_tag_187471" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: CurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: CurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">23652</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1</td>
<td class="rt">23617</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2</td>
<td class="rt">23618</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3</td>
<td class="rt">23619</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4</td>
<td class="rt">23620</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>'h0->'h1</td>
<td class="rt">23617</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h2</td>
<td class="rt">23618</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h3</td>
<td class="rt">23619</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h4</td>
<td class="rt">23620</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h0</td>
<td class="rt">23652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h2</td>
<td class="rt">23618</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h3</td>
<td class="rt">23619</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h4</td>
<td class="rt">23620</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h0</td>
<td class="rt">23652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h1</td>
<td class="rt">23617</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h3</td>
<td class="rt">23619</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h4</td>
<td class="rt">23620</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h0</td>
<td class="rt">23652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h1</td>
<td class="rt">23617</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h2</td>
<td class="rt">23618</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h4</td>
<td class="rt">23620</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h0</td>
<td class="rt">23652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h1</td>
<td class="rt">23617</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h2</td>
<td class="rt">23618</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h3</td>
<td class="rt">23619</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_187471_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod546.html#inst_tag_187471" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">137</td>
<td class="rt">72</td>
<td class="rt">52.55 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23294</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23369</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23370</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23464</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23465</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23466</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23473</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23579</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23580</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23586</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23690</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23321</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23326</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23331</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23336</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23341</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">23477</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23485</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23501</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23506</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">23511</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23525</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23593</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23598</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23603</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">23616</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">23626</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">23634</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">23641</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23651</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">23656</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23663</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23672</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">23701</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23714</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23724</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23733</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23746</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23759</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23765</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23772</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23778</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23786</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23294      	input         Clk_Tm        ;
           	                             
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (NoChange) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23369      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (FirstNS) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23370      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (RspDone) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23463      				end
           				   
23464      			end
           			   
23465      	assign SevErr_10 =
           	                  
23466      							( RxAddr & 31'b1111111111111111111110000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111110000000000 )
           							                                                                                                                         
23467      					&	~ ( RxWrap | RxPrivate )
           					 	                        
23468      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
23469      			&
           			 
23470      			Rx_Vld
           			      
23471      		&	Rx_Head;
           		 	        
23472      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
23473      			.Clk( Clk )
           			           
23474      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23475      		,	.Clk_En( Clk_En )
           		 	                 
23476      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23479      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23464      			end
           			   
23465      	assign SevErr_10 =
           	                  
23466      							( RxAddr & 31'b1111111111111111111110000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111110000000000 )
           							                                                                                                                         
23467      					&	~ ( RxWrap | RxPrivate )
           					 	                        
23468      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
23469      			&
           			 
23470      			Rx_Vld
           			      
23471      		&	Rx_Head;
           		 	        
23472      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
23473      			.Clk( Clk )
           			           
23474      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23475      		,	.Clk_En( Clk_En )
           		 	                 
23476      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23479      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23465      	assign SevErr_10 =
           	                  
23466      							( RxAddr & 31'b1111111111111111111110000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111110000000000 )
           							                                                                                                                         
23467      					&	~ ( RxWrap | RxPrivate )
           					 	                        
23468      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
23469      			&
           			 
23470      			Rx_Vld
           			      
23471      		&	Rx_Head;
           		 	        
23472      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
23473      			.Clk( Clk )
           			           
23474      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23475      		,	.Clk_En( Clk_En )
           		 	                 
23476      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23479      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23466      							( RxAddr & 31'b1111111111111111111110000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111110000000000 )
           							                                                                                                                         
23467      					&	~ ( RxWrap | RxPrivate )
           					 	                        
23468      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
23469      			&
           			 
23470      			Rx_Vld
           			      
23471      		&	Rx_Head;
           		 	        
23472      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
23473      			.Clk( Clk )
           			           
23474      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23475      		,	.Clk_En( Clk_En )
           		 	                 
23476      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23479      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23473      			.Clk( Clk )
           			           
23474      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23475      		,	.Clk_En( Clk_En )
           		 	                 
23476      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23479      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Incr) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23321      	wire [6:0]  RxDbg_Len1     ;
           	<font color = "green">-1-</font>                            
23322      	wire        RxDbg_Lock     ;
           <font color = "green">	==></font>
23323      	wire [3:0]  RxDbg_Opc      ;
           	<font color = "red">-2-</font>                            
23324      	wire [13:0] RxDbg_RouteId  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23326      	wire [7:0]  RxDbg_User     ;
           	<font color = "green">-1-</font>                            
23327      	wire        RxErr          ;
           <font color = "green">	==></font>
23328      	wire [6:0]  RxLen1         ;
           	<font color = "red">-2-</font>                            
23329      	wire        RxLock         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23331      	wire        RxPre          ;
           	<font color = "green">-1-</font>                            
23332      	wire        RxPreAtomic    ;
           <font color = "green">	==></font>
23333      	wire        RxPrivate      ;
           	<font color = "red">-2-</font>                            
23334      	wire [1:0]  RxStatus       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23336      	wire        RxWrap         ;
           	<font color = "green">-1-</font>                            
23337      	wire        SevErr_0       ;
           <font color = "green">	==></font>
23338      	wire        SevErr_1       ;
           	<font color = "red">-2-</font>                            
23339      	wire        SevErr_10      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23341      	wire        SevErr_2       ;
           	<font color = "green">-1-</font>                            
23342      	wire        SevErr_3       ;
           <font color = "green">	==></font>
23343      	wire        SevErr_4       ;
           	<font color = "red">-2-</font>                            
23344      	wire        SevErr_5       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		<font color = "green">-1-</font> 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           <font color = "green">		==></font>
23479      		,	.Clk_Tm( Clk_Tm )
           		<font color = "red">-2-</font> 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23485      	always @( posedge Clk )
           	<font color = "green">-1-</font>                       
23486      		if ( Clk == 1'b1 )
           <font color = "green">		==></font>
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					<font color = "green">-1-</font>                                                                                                                                     
23502      					$stop;
           <font color = "green">					==></font>
23503      				end
           				<font color = "red">-2-</font>   
23504      			end
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23506      	assign u_b175 = u_a33a;
           	<font color = "green">-1-</font>                       
23507      	assign RxPreAtomic =
           <font color = "green">	==></font>
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			<font color = "red">-2-</font>                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23511      		if ( Clk == 1'b1 )
           		<font color = "red">-1-</font>                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           <font color = "red">			==></font>
23513      				dontStop = 0;
           <font color = "green">				==></font>
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "red">				==></font>
23515      				if (!dontStop) begin
           <font color = "red">				==></font>
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           <font color = "red">					==></font>
23517      					$stop;
           <font color = "red">					==></font>
23518      				end
           <font color = "red">				==></font>
23519      			end
           <font color = "red">			==></font>
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           <font color = "red">	==></font>
23521      	always @( posedge Clk )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>9'b000000001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b100000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				<font color = "green">-1-</font>  
23526      				if (!dontStop) begin
           <font color = "green">				==></font>
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           <font color = "green">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23593      ,	RspRx_Vld
           <font color = "green">-1-</font> 	         
23594      ,	RspTx_Data
           <font color = "green">==></font>
23595      ,	RspTx_Head
           <font color = "red">-2-</font> 	          
23596      ,	RspTx_Rdy
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23598      ,	RspTx_Vld
           <font color = "green">-1-</font> 	         
23599      ,	SubFound
           <font color = "green">==></font>
23600      ,	Sys_Clk
           <font color = "red">-2-</font> 	       
23601      ,	Sys_Clk_ClkS
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23603      ,	Sys_Clk_EnS
           <font color = "green">-1-</font> 	           
23604      ,	Sys_Clk_RetRstN
           <font color = "green">==></font>
23605      ,	Sys_Clk_RstN
           <font color = "red">-2-</font> 	            
23606      ,	Sys_Clk_Tm
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23616      	input  [5:0]   CxtRd_Len1      ;
           	<font color = "red">-1-</font>                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           <font color = "red">	==></font>
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           <font color = "red">	==></font>
23619      	output [7:0]   CxtWr_AddLd0    ;
           <font color = "red">	==></font>
23620      	output [1:0]   CxtWr_Addr4Be   ;
           <font color = "red">	==></font>
23621      	output [2:0]   CxtWr_Echo      ;
           <font color = "green">	==></font>
23622      	output         CxtWr_Head      ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23626      	input          Debug           ;
           	<font color = "red">-1-</font>                                
23627      	input          Empty           ;
           <font color = "red">	==></font>
23628      	input          PathFound       ;
           <font color = "green">	==></font>
23629      	input  [107:0] ReqRx_Data      ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23634      	output [107:0] ReqTx_Data      ;
           	<font color = "red">-1-</font>                                
23635      	output         ReqTx_Head      ;
           <font color = "red">	==></font>
23636      	input          ReqTx_Rdy       ;
           <font color = "green">	==></font>
23637      	output         ReqTx_Tail      ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23641      	output         RspRx_Rdy       ;
           	<font color = "red">-1-</font>                                
23642      	input          RspRx_Tail      ;
           <font color = "red">	==></font>
23643      	input          RspRx_Vld       ;
           <font color = "red">	==></font>
23644      	output [107:0] RspTx_Data      ;
           <font color = "red">	==></font>
23645      	output         RspTx_Head      ;
           <font color = "red">	==></font>
23646      	input          RspTx_Rdy       ;
           <font color = "green">	==></font>
23647      	output         RspTx_Tail      ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23651      	input          Sys_Clk_ClkS    ;
           	<font color = "green">-1-</font>                                
23652      	input          Sys_Clk_En      ;
           <font color = "green">	==></font>
23653      	input          Sys_Clk_EnS     ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23656      	input          Sys_Clk_Tm      ;
           	<font color = "red">-1-</font>                                
23657      	output         Sys_Pwr_Idle    ;
           <font color = "red">	==></font>
23658      	output         Sys_Pwr_WakeUp  ;
           <font color = "green">	==></font>
23659      	output         WrCxt           ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23663      	wire         u_6_WAIT_RSP        ;
           	<font color = "green">-1-</font>                                  
23664      	wire         u_7df2_2            ;
           <font color = "green">	==></font>
23665      	wire [13:0]  u_7df2_3            ;
           	<font color = "red">-2-</font>                                  
23666      	wire [1:0]   u_7df2_4            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23672      	wire [1:0]   u_b9ec              ;
           	<font color = "green">-1-</font>                                  
23673      	wire [1:0]   u_bdb6              ;
           <font color = "green">	==></font>
23674      	wire [1:0]   u_cc76              ;
           	<font color = "red">-2-</font>                                  
23675      	wire [1:0]   Arb_Gnt             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23701      	wire         Rsp_Rdy             ;
           	<font color = "red">-1-</font>                                  
23702      	wire         Rsp_Vld             ;
           <font color = "red">	==></font>
23703      	wire [3:0]   RspBe               ;
           <font color = "red">	==></font>
23704      	wire [37:0]  RspDatum            ;
           <font color = "red">	==></font>
23705      	wire [69:0]  RspHdr              ;
           <font color = "red">	==></font>
23706      	wire         RspRdy              ;
           <font color = "red">	==></font>
23707      	wire [7:0]   RspUser             ;
           <font color = "red">	==></font>
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           <font color = "green">	==></font>
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           <font color = "red">	==></font>
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>7'b0000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	<font color = "green">-1-</font>                                  
23715      	wire [107:0] RxErr_Data          ;
           <font color = "green">	==></font>
23716      	wire         RxErr_Head          ;
           	<font color = "red">-2-</font>                                  
23717      	wire         RxErr_Rdy           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	<font color = "green">-1-</font>                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           <font color = "green">	==></font>
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	<font color = "red">-2-</font>                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	<font color = "green">-1-</font>                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           <font color = "green">	==></font>
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	<font color = "red">-2-</font>                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23746      	,	.Sys_Clk( Sys_Clk )
           	<font color = "green">-1-</font> 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "green">	==></font>
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	<font color = "red">-2-</font> 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	<font color = "green">-1-</font>                                    
23760      	assign NullTx_Status = u_7df2_4;
           <font color = "green">	==></font>
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	<font color = "red">-2-</font>                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23765      	assign RspUser = { 8'b0 };
           	<font color = "green">-1-</font>                          
23766      	assign RspWord_Hdr_User = RspUser;
           <font color = "green">	==></font>
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	<font color = "red">-2-</font>                                     
23768      	assign RspHdr =
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23772      	assign Rsp_Data = { RspHdr , RspDatum };
           	<font color = "green">-1-</font>                                        
23773      	assign Rsp_Vld = CxtVld & ~ LoopPld;
           <font color = "green">	==></font>
23774      	rsnoc_z_T_C_S_C_L_R_D_z_F2t4 ud( .I( RspWord_Hdr_Addr [1:0] ) , .O( u_4c36 ) );
           	<font color = "red">-2-</font>                                                                               
23775      	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( u_4c36 ) , .O( u_ab1f ) );
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23778      	);
           	<font color = "green">-1-</font>  
23779      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           <font color = "green">	==></font>
23780      		.Clk( Sys_Clk )
           		<font color = "red">-2-</font>               
23781      	,	.Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23786      	,	.Clk_Tm( Sys_Clk_Tm )
           	<font color = "green">-1-</font> 	                     
23787      	,	.En( RxErr_Vld & RxErr_Rdy )
           <font color = "green">	==></font>
23788      	,	.O( LoopPld )
           	<font color = "red">-2-</font> 	             
23789      	,	.Reset( RxErr_Tail )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_187469'>
<a name="inst_tag_187469_Line"></a>
<b>Line Coverage for Instance : <a href="mod546.html#inst_tag_187469" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>144</td><td>96</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23321</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23331</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23336</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23341</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23477</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23485</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23501</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23506</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>23511</td><td>11</td><td>3</td><td>27.27</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23525</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23593</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23598</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23603</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>23616</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>23626</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>23634</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>23641</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23651</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>23656</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23663</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23672</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>23701</td><td>10</td><td>2</td><td>20.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23714</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23724</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23733</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23746</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23759</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23765</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23772</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23778</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23786</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>23797</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>23811</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>23825</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>23839</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>23853</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
23320                   	wire [2:0]  RxDbg_Echo     ;
23321      1/1          	wire [6:0]  RxDbg_Len1     ;
23322      1/1          	wire        RxDbg_Lock     ;
23323      1/1          	wire [3:0]  RxDbg_Opc      ;
23324      1/1          	wire [13:0] RxDbg_RouteId  ;
                   <font color = "red">==>  MISSING_ELSE</font>
23325                   	wire [1:0]  RxDbg_Status   ;
23326      1/1          	wire [7:0]  RxDbg_User     ;
23327      1/1          	wire        RxErr          ;
23328      1/1          	wire [6:0]  RxLen1         ;
23329      1/1          	wire        RxLock         ;
                   <font color = "red">==>  MISSING_ELSE</font>
23330                   	wire [3:0]  RxOpc          ;
23331      1/1          	wire        RxPre          ;
23332      1/1          	wire        RxPreAtomic    ;
23333      1/1          	wire        RxPrivate      ;
23334      1/1          	wire [1:0]  RxStatus       ;
                   <font color = "red">==>  MISSING_ELSE</font>
23335                   	wire        RxUrg          ;
23336      1/1          	wire        RxWrap         ;
23337      1/1          	wire        SevErr_0       ;
23338      1/1          	wire        SevErr_1       ;
23339      <font color = "red">0/1     ==>  	wire        SevErr_10      ;</font>
                        MISSING_ELSE
23340                   	wire        SevErr_12      ;
23341      1/1          	wire        SevErr_2       ;
23342      1/1          	wire        SevErr_3       ;
23343      1/1          	wire        SevErr_4       ;
23344      1/1          	wire        SevErr_5       ;
                   <font color = "red">==>  MISSING_ELSE</font>
23345                   	wire        SevErr_8       ;
23346                   	wire        SevErr_9       ;
23347                   	reg         dontStop       ;
23348                   	assign u_939c = Rx_Data [107:38];
23349                   	assign u_1dd5_Status = u_939c [50:49];
23350                   	assign RxDbg_Status = u_1dd5_Status;
23351                   	assign u_1dd5_Addr = u_939c [41:11];
23352                   	assign RxDbg_Addr = u_1dd5_Addr;
23353                   	assign u_1dd5_Lock = u_939c [69];
23354                   	assign RxDbg_Lock = u_1dd5_Lock;
23355                   	assign u_1dd5_Echo = u_939c [2:0];
23356                   	assign RxDbg_Echo = u_1dd5_Echo;
23357                   	assign u_1dd5_Len1 = u_939c [48:42];
23358                   	assign RxDbg_Len1 = u_1dd5_Len1;
23359                   	assign u_1dd5_User = u_939c [10:3];
23360                   	assign RxDbg_User = u_1dd5_User;
23361                   	assign u_1dd5_Opc = u_939c [54:51];
23362                   	assign RxDbg_Opc = u_1dd5_Opc;
23363                   	assign u_1dd5_RouteId = u_939c [68:55];
23364                   	assign RxDbg_RouteId = u_1dd5_RouteId;
23365                   	assign RxOpc = Rx_Data [92:89];
23366                   	assign RxUrg = RxOpc == 4'b1001;
23367                   	assign RxPre = RxOpc == 4'b1000;
23368                   	assign RxLock = Rx_Data [107];
23369                   	assign RxAbort = RxPre &amp; ~ RxLock;
23370                   	assign SevErr_0 = ~ RxPathHit &amp; ( RxUrg | RxAbort ) &amp; Rx_Vld &amp; Rx_Head;
23371                   	always @( posedge Clk )
23372                   		if ( Clk == 1'b1 )
23373                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_0 ) !== 1'b0 ) begin
23374                   				dontStop = 0;
23375                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23376                   				if (!dontStop) begin
23377                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Got an URG or ABORT, but path doesnt match.&quot; );
23378                   					$stop;
23379                   				end
23380                   			end
23381                   	assign RxLen1 = Rx_Data [86:80];
23382                   	assign RxStatus = Rx_Data [88:87];
23383                   	assign RxErr = RxStatus == 2'b01;
23384                   	assign SevErr_3 = RxLen1 &gt;= 7'b1000000 &amp; ~ ( RxErr | RxPre ) &amp; Rx_Vld &amp; Rx_Head;
23385                   	always @( posedge Clk )
23386                   		if ( Clk == 1'b1 )
23387                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_3 ) !== 1'b0 ) begin
23388                   				dontStop = 0;
23389                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23390                   				if (!dontStop) begin
23391                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Len1 &gt;= 2**socket.wLen1.&quot; );
23392                   					$stop;
23393                   				end
23394                   			end
23395                   	assign SevErr_4 = RxApertureHit &amp; ~ ( RxStatus == 2'b00 ) &amp; ~ RxErr &amp; Rx_Vld &amp; Rx_Head;
23396                   	always @( posedge Clk )
23397                   		if ( Clk == 1'b1 )
23398                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_4 ) !== 1'b0 ) begin
23399                   				dontStop = 0;
23400                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23401                   				if (!dontStop) begin
23402                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - When Aperture match, status must be REQ/ERR.&quot; );
23403                   					$stop;
23404                   				end
23405                   			end
23406                   	assign RxAddr = Rx_Data [79:49];
23407                   	assign RxAddrMaskT = RxAddrMask [28:0];
23408                   	assign SevErr_5 =
23409                   					RxApertureHit &amp; ( RxAddr [30:2] &amp; RxAddrMaskT ) != 29'b0 &amp; ~ ( RxErr | RxUrg | RxPre ) &amp; Rx_Vld
23410                   		&amp;	Rx_Head;
23411                   	always @( posedge Clk )
23412                   		if ( Clk == 1'b1 )
23413                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_5 ) !== 1'b0 ) begin
23414                   				dontStop = 0;
23415                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23416                   				if (!dontStop) begin
23417                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - When Aperture match, Addr must follow the mask define by the table.&quot; );
23418                   					$stop;
23419                   				end
23420                   			end
23421                   	always @( posedge Clk )
23422                   		if ( Clk == 1'b1 )
23423                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
23424                   				dontStop = 0;
23425                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23426                   				if (!dontStop) begin
23427                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Linked sequence not supported.&quot; );
23428                   					$stop;
23429                   				end
23430                   			end
23431                   	always @( posedge Clk )
23432                   		if ( Clk == 1'b1 )
23433                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
23434                   				dontStop = 0;
23435                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23436                   				if (!dontStop) begin
23437                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap not supported.&quot; );
23438                   					$stop;
23439                   				end
23440                   			end
23441                   	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
23442                   	assign u_5389 = RxAddr [1:0];
23443                   	assign SevErr_8 = RxWrap &amp; ~ ( u_5389 == 2'b0 ) &amp; ~ RxErr &amp; Rx_Vld &amp; Rx_Head;
23444                   	always @( posedge Clk )
23445                   		if ( Clk == 1'b1 )
23446                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_8 ) !== 1'b0 ) begin
23447                   				dontStop = 0;
23448                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23449                   				if (!dontStop) begin
23450                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap must be minWrapAlign.&quot; );
23451                   					$stop;
23452                   				end
23453                   			end
23454                   	assign SevErr_9 = RxWrap &amp; ( | ( RxLen1 &amp; 7'b1000000 ) ) &amp; ~ RxErr &amp; Rx_Vld &amp; Rx_Head;
23455                   	always @( posedge Clk )
23456                   		if ( Clk == 1'b1 )
23457                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_9 ) !== 1'b0 ) begin
23458                   				dontStop = 0;
23459                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23460                   				if (!dontStop) begin
23461                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap length exceeds maxWrap&quot; );
23462                   					$stop;
23463                   				end
23464                   			end
23465                   	assign SevErr_10 =
23466                   							( RxAddr &amp; 31'b1111111111111111111110000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } &amp; 31'b1111111111111111111110000000000 )
23467                   					&amp;	~ ( RxWrap | RxPrivate )
23468                   				&amp;	~ ( RxErr | RxUrg | RxPre )
23469                   			&amp;
23470                   			Rx_Vld
23471                   		&amp;	Rx_Head;
23472                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
23473                   			.Clk( Clk )
23474                   		,	.Clk_ClkS( Clk_ClkS )
23475                   		,	.Clk_En( Clk_En )
23476                   		,	.Clk_EnS( Clk_EnS )
23477      1/1          		,	.Clk_RetRstN( Clk_RetRstN )
23478      1/1          		,	.Clk_RstN( Clk_RstN )
23479      1/1          		,	.Clk_Tm( Clk_Tm )
23480      <font color = "red">0/1     ==>  		,	.En( Rx_Head &amp; Rx_Vld &amp; Rx_Rdy )</font>
                        MISSING_ELSE
23481                   		,	.O( RxPrivate )
23482                   		,	.Reset( ~ RxLock )
23483                   		,	.Set( RxPre &amp; ( | RxLen1 ) )
23484                   		);
23485      1/1          	always @( posedge Clk )
23486      1/1          		if ( Clk == 1'b1 )
23487      1/1          			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_10 ) !== 1'b0 ) begin
23488                   				dontStop = 0;
23489                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23490                   				if (!dontStop) begin
23491                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - CrossBoundary must be enforced for INCR.&quot; );
23492                   					$stop;
23493                   				end
23494                   			end
23495                   	always @( posedge Clk )
23496                   		if ( Clk == 1'b1 )
23497                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
23498                   				dontStop = 0;
23499                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23500                   				if (!dontStop) begin
23501      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - CrossBoundary must be enforced for WRAP.&quot; );
23502      1/1          					$stop;
23503      1/1          				end
23504      <font color = "red">0/1     ==>  			end</font>
                        MISSING_ELSE
23505                   	assign u_a33a = RxAddr [3:0];
23506      1/1          	assign u_b175 = u_a33a;
23507      1/1          	assign RxPreAtomic =
23508      1/1          			RxPre &amp; RxLen1 == 7'b0 &amp; ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
23509      <font color = "red">0/1     ==>  	assign SevErr_12 = RxPreAtomic &amp; Rx_Vld &amp; Rx_Head;</font>
                        MISSING_ELSE
23510                   	always @( posedge Clk )
23511      1/1          		if ( Clk == 1'b1 )
23512      <font color = "red">0/1     ==>  			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_12 ) !== 1'b0 ) begin</font>
23513      1/1          				dontStop = 0;
23514      <font color = "red">0/1     ==>  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;</font>
23515      <font color = "red">0/1     ==>  				if (!dontStop) begin</font>
23516      <font color = "red">0/1     ==>  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Atomic preamble not supported.&quot; );</font>
23517      <font color = "red">0/1     ==>  					$stop;</font>
23518      <font color = "red">0/1     ==>  				end</font>
23519      <font color = "red">0/1     ==>  			end</font>
23520      <font color = "red">0/1     ==>  	assign SevErr_1 = ~ RxApertureHit &amp; ~ ( RxErr | RxUrg | RxAbort ) &amp; Rx_Vld &amp; Rx_Head;</font>
23521      1/1          	always @( posedge Clk )
23522                   		if ( Clk == 1'b1 )
23523                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_1 ) !== 1'b0 ) begin
23524                   				dontStop = 0;
23525      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23526      1/1          				if (!dontStop) begin
23527      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Aperture does not match any key of the table.&quot; );
23528                   					$stop;
23529                   				end
23530                   			end
23531                   	assign SevErr_2 = RdXSeen &amp; RxErr &amp; Rx_Vld &amp; Rx_Head;
23532                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
23533                   			.Clk( Clk )
23534                   		,	.Clk_ClkS( Clk_ClkS )
23535                   		,	.Clk_En( Clk_En )
23536                   		,	.Clk_EnS( Clk_EnS )
23537                   		,	.Clk_RetRstN( Clk_RetRstN )
23538                   		,	.Clk_RstN( Clk_RstN )
23539                   		,	.Clk_Tm( Clk_Tm )
23540                   		,	.En( Rx_Head &amp; Rx_Vld &amp; Rx_Rdy )
23541                   		,	.O( RdXSeen )
23542                   		,	.Reset( RxOpc == 4'b0100 )
23543                   		,	.Set( RxOpc == 4'b0011 &amp; ~ RxErr )
23544                   		);
23545                   	always @( posedge Clk )
23546                   		if ( Clk == 1'b1 )
23547                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_2 ) !== 1'b0 ) begin
23548                   				dontStop = 0;
23549                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23550                   				if (!dontStop) begin
23551                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - WR ERR following a RDX REQ.&quot; );
23552                   					$stop;
23553                   				end
23554                   			end
23555                   	endmodule
23556                   	// synthesis translate_on
23557                   	// synopsys translate_on
23558                   
23559                   `timescale 1ps/1ps
23560                   module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
23561                   	AddrMask
23562                   ,	CxtRd_AddLd0
23563                   ,	CxtRd_Addr4Be
23564                   ,	CxtRd_Echo
23565                   ,	CxtRd_Head
23566                   ,	CxtRd_Len1
23567                   ,	CxtRd_OpcT
23568                   ,	CxtRd_RouteIdZ
23569                   ,	CxtWr_AddLd0
23570                   ,	CxtWr_Addr4Be
23571                   ,	CxtWr_Echo
23572                   ,	CxtWr_Head
23573                   ,	CxtWr_Len1
23574                   ,	CxtWr_OpcT
23575                   ,	CxtWr_RouteIdZ
23576                   ,	Debug
23577                   ,	Empty
23578                   ,	PathFound
23579                   ,	ReqRx_Data
23580                   ,	ReqRx_Head
23581                   ,	ReqRx_Rdy
23582                   ,	ReqRx_Tail
23583                   ,	ReqRx_Vld
23584                   ,	ReqTx_Data
23585                   ,	ReqTx_Head
23586                   ,	ReqTx_Rdy
23587                   ,	ReqTx_Tail
23588                   ,	ReqTx_Vld
23589                   ,	RspRx_Data
23590                   ,	RspRx_Head
23591                   ,	RspRx_Rdy
23592                   ,	RspRx_Tail
23593      1/1          ,	RspRx_Vld
23594      1/1          ,	RspTx_Data
23595      1/1          ,	RspTx_Head
23596      <font color = "red">0/1     ==>  ,	RspTx_Rdy</font>
                        MISSING_ELSE
23597                   ,	RspTx_Tail
23598      1/1          ,	RspTx_Vld
23599      1/1          ,	SubFound
23600      1/1          ,	Sys_Clk
23601      <font color = "red">0/1     ==>  ,	Sys_Clk_ClkS</font>
                        MISSING_ELSE
23602                   ,	Sys_Clk_En
23603      1/1          ,	Sys_Clk_EnS
23604      1/1          ,	Sys_Clk_RetRstN
23605      1/1          ,	Sys_Clk_RstN
23606      1/1          ,	Sys_Clk_Tm
                   <font color = "red">==>  MISSING_ELSE</font>
23607                   ,	Sys_Pwr_Idle
23608                   ,	Sys_Pwr_WakeUp
23609                   ,	WrCxt
23610                   );
23611                   	input  [29:0]  AddrMask        ;
23612                   	input  [7:0]   CxtRd_AddLd0    ;
23613                   	input  [1:0]   CxtRd_Addr4Be   ;
23614                   	input  [2:0]   CxtRd_Echo      ;
23615                   	input          CxtRd_Head      ;
23616      1/1          	input  [5:0]   CxtRd_Len1      ;
23617      <font color = "red">0/1     ==>  	input  [3:0]   CxtRd_OpcT      ;</font>
23618      <font color = "red">0/1     ==>  	input  [7:0]   CxtRd_RouteIdZ  ;</font>
23619      <font color = "red">0/1     ==>  	output [7:0]   CxtWr_AddLd0    ;</font>
23620      <font color = "red">0/1     ==>  	output [1:0]   CxtWr_Addr4Be   ;</font>
23621      1/1          	output [2:0]   CxtWr_Echo      ;
23622      <font color = "red">0/1     ==>  	output         CxtWr_Head      ;</font>
23623                   	output [5:0]   CxtWr_Len1      ;
23624                   	output [3:0]   CxtWr_OpcT      ;
23625                   	output [7:0]   CxtWr_RouteIdZ  ;
23626      1/1          	input          Debug           ;
23627      <font color = "red">0/1     ==>  	input          Empty           ;</font>
23628      1/1          	input          PathFound       ;
23629      <font color = "red">0/1     ==>  	input  [107:0] ReqRx_Data      ;</font>
23630                   	input          ReqRx_Head      ;
23631                   	output         ReqRx_Rdy       ;
23632                   	input          ReqRx_Tail      ;
23633                   	input          ReqRx_Vld       ;
23634      1/1          	output [107:0] ReqTx_Data      ;
23635      <font color = "red">0/1     ==>  	output         ReqTx_Head      ;</font>
23636      1/1          	input          ReqTx_Rdy       ;
23637      <font color = "red">0/1     ==>  	output         ReqTx_Tail      ;</font>
23638                   	output         ReqTx_Vld       ;
23639                   	input  [107:0] RspRx_Data      ;
23640                   	input          RspRx_Head      ;
23641      1/1          	output         RspRx_Rdy       ;
23642      <font color = "red">0/1     ==>  	input          RspRx_Tail      ;</font>
23643      <font color = "red">0/1     ==>  	input          RspRx_Vld       ;</font>
23644      <font color = "red">0/1     ==>  	output [107:0] RspTx_Data      ;</font>
23645      <font color = "red">0/1     ==>  	output         RspTx_Head      ;</font>
23646      1/1          	input          RspTx_Rdy       ;
23647      1/1          	output         RspTx_Tail      ;
23648                   	output         RspTx_Vld       ;
23649                   	input          SubFound        ;
23650                   	input          Sys_Clk         ;
23651      1/1          	input          Sys_Clk_ClkS    ;
23652      1/1          	input          Sys_Clk_En      ;
23653      1/1          	input          Sys_Clk_EnS     ;
23654                   	input          Sys_Clk_RetRstN ;
23655                   	input          Sys_Clk_RstN    ;
23656      1/1          	input          Sys_Clk_Tm      ;
23657      <font color = "red">0/1     ==>  	output         Sys_Pwr_Idle    ;</font>
23658      1/1          	output         Sys_Pwr_WakeUp  ;
23659      <font color = "red">0/1     ==>  	output         WrCxt           ;</font>
23660                   	wire [3:0]   u_4c36              ;
23661                   	wire         u_6_IDLE_WAIT       ;
23662                   	wire         u_6_RSP_IDLE        ;
23663      1/1          	wire         u_6_WAIT_RSP        ;
23664      1/1          	wire         u_7df2_2            ;
23665      1/1          	wire [13:0]  u_7df2_3            ;
23666      <font color = "red">0/1     ==>  	wire [1:0]   u_7df2_4            ;</font>
                        MISSING_ELSE
23667                   	wire         u_8bb4_2            ;
23668                   	wire [13:0]  u_8bb4_3            ;
23669                   	wire [1:0]   u_8bb4_4            ;
23670                   	wire         u_9d54              ;
23671                   	wire [3:0]   u_ab1f              ;
23672      1/1          	wire [1:0]   u_b9ec              ;
23673      1/1          	wire [1:0]   u_bdb6              ;
23674      1/1          	wire [1:0]   u_cc76              ;
23675      <font color = "red">0/1     ==>  	wire [1:0]   Arb_Gnt             ;</font>
                        MISSING_ELSE
23676                   	wire         Arb_Rdy             ;
23677                   	wire [1:0]   Arb_Req             ;
23678                   	wire         Arb_Vld             ;
23679                   	wire [1:0]   CurState            ;
23680                   	wire         CxtRdy              ;
23681                   	wire         CxtVld              ;
23682                   	wire         LoopBack            ;
23683                   	wire         LoopPld             ;
23684                   	wire         NullRx_Len1H        ;
23685                   	wire [13:0]  NullRx_RouteId      ;
23686                   	wire [1:0]   NullRx_Status       ;
23687                   	wire         NullTx_Len1H        ;
23688                   	wire [13:0]  NullTx_RouteId      ;
23689                   	wire [1:0]   NullTx_Status       ;
23690                   	wire         Pwr_BusErr_Idle     ;
23691                   	wire         Pwr_BusErr_WakeUp   ;
23692                   	wire         Pwr_Cxt_Idle        ;
23693                   	wire         Pwr_Cxt_WakeUp      ;
23694                   	wire         Req_HdrVld          ;
23695                   	wire [107:0] ReqTx0_Data         ;
23696                   	wire         ReqTx0_Head         ;
23697                   	wire         ReqTx0_Rdy          ;
23698                   	wire         ReqTx0_Tail         ;
23699                   	wire         ReqTx0_Vld          ;
23700                   	wire [107:0] Rsp_Data            ;
23701      1/1          	wire         Rsp_Rdy             ;
23702      <font color = "red">0/1     ==>  	wire         Rsp_Vld             ;</font>
23703      <font color = "red">0/1     ==>  	wire [3:0]   RspBe               ;</font>
23704      <font color = "red">0/1     ==>  	wire [37:0]  RspDatum            ;</font>
23705      <font color = "red">0/1     ==>  	wire [69:0]  RspHdr              ;</font>
23706      <font color = "red">0/1     ==>  	wire         RspRdy              ;</font>
23707      <font color = "red">0/1     ==>  	wire [7:0]   RspUser             ;</font>
23708      1/1          	wire [30:0]  RspWord_Hdr_Addr    ;
23709      <font color = "red">0/1     ==>  	wire [2:0]   RspWord_Hdr_Echo    ;</font>
23710      <font color = "red">0/1     ==>  	wire [6:0]   RspWord_Hdr_Len1    ;</font>
23711                   	wire [3:0]   RspWord_Hdr_Opc     ;
23712                   	wire [13:0]  RspWord_Hdr_RouteId ;
23713                   	wire [1:0]   RspWord_Hdr_Status  ;
23714      1/1          	wire [7:0]   RspWord_Hdr_User    ;
23715      1/1          	wire [107:0] RxErr_Data          ;
23716      1/1          	wire         RxErr_Head          ;
23717      <font color = "red">0/1     ==>  	wire         RxErr_Rdy           ;</font>
                        MISSING_ELSE
23718                   	wire         RxErr_Tail          ;
23719                   	wire         RxErr_Vld           ;
23720                   	wire [30:0]  RxWord_Hdr_Addr     ;
23721                   	wire [2:0]   RxWord_Hdr_Echo     ;
23722                   	wire [6:0]   RxWord_Hdr_Len1     ;
23723                   	wire [3:0]   RxWord_Hdr_Opc      ;
23724      1/1          	wire [13:0]  RxWord_Hdr_RouteId  ;
23725      1/1          	wire [1:0]   RxWord_Hdr_Status   ;
23726      1/1          	assign ReqTx0_Rdy = ReqTx_Rdy;
23727      <font color = "red">0/1     ==>  	assign u_cc76 = RxErr_Data [88:87];</font>
                        MISSING_ELSE
23728                   	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
23729                   	assign Req_HdrVld = RxErr_Vld &amp; RxErr_Head;
23730                   	assign u_6_IDLE_WAIT = LoopBack &amp; Req_HdrVld;
23731                   	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
23732                   	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
23733      1/1          	assign u_8bb4_2 = NullRx_Len1H;
23734      1/1          	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
23735      1/1          	assign NullRx_RouteId = RxWord_Hdr_RouteId;
23736      <font color = "red">0/1     ==>  	assign u_8bb4_3 = NullRx_RouteId;</font>
                        MISSING_ELSE
23737                   	assign RxWord_Hdr_Status = RxErr_Data [88:87];
23738                   	assign NullRx_Status = RxWord_Hdr_Status;
23739                   	assign u_8bb4_4 = NullRx_Status;
23740                   	assign WrCxt = CurState == 2'b01 &amp; Empty &amp; RspRdy;
23741                   	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
23742                   		.Gnt( Arb_Gnt )
23743                   	,	.Rdy( Arb_Rdy )
23744                   	,	.Req( Arb_Req )
23745                   	,	.ReqArbIn( 2'b0 )
23746      1/1          	,	.Sys_Clk( Sys_Clk )
23747      1/1          	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
23748      1/1          	,	.Sys_Clk_En( Sys_Clk_En )
23749      <font color = "red">0/1     ==>  	,	.Sys_Clk_EnS( Sys_Clk_EnS )</font>
                        MISSING_ELSE
23750                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
23751                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
23752                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
23753                   	,	.Sys_Pwr_Idle( )
23754                   	,	.Sys_Pwr_WakeUp( )
23755                   	,	.Vld( Arb_Vld )
23756                   	);
23757                   	assign NullTx_RouteId = u_7df2_3;
23758                   	assign RspWord_Hdr_RouteId = NullTx_RouteId;
23759      1/1          	assign RspWord_Hdr_Opc = CxtRd_OpcT;
23760      1/1          	assign NullTx_Status = u_7df2_4;
23761      1/1          	assign RspWord_Hdr_Status = NullTx_Status;
23762      <font color = "red">0/1     ==>  	assign NullTx_Len1H = u_7df2_2;</font>
                        MISSING_ELSE
23763                   	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
23764                   	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
23765      1/1          	assign RspUser = { 8'b0 };
23766      1/1          	assign RspWord_Hdr_User = RspUser;
23767      1/1          	assign RspWord_Hdr_Echo = CxtRd_Echo;
23768      <font color = "red">0/1     ==>  	assign RspHdr =</font>
                        MISSING_ELSE
23769                   		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
23770                   	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
23771                   	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
23772      1/1          	assign Rsp_Data = { RspHdr , RspDatum };
23773      1/1          	assign Rsp_Vld = CxtVld &amp; ~ LoopPld;
23774      1/1          	rsnoc_z_T_C_S_C_L_R_D_z_F2t4 ud( .I( RspWord_Hdr_Addr [1:0] ) , .O( u_4c36 ) );
23775      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( u_4c36 ) , .O( u_ab1f ) );</font>
                        MISSING_ELSE
23776                   	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
23777                   		.Be( RspBe ) , .Data( 32'b11111111111111111111111111111111 ) , .LastWord( 1'b1 ) , .Payload( RspDatum ) , .WordErr( 1'b0 )
23778      1/1          	);
23779      1/1          	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
23780      1/1          		.Clk( Sys_Clk )
23781      <font color = "red">0/1     ==>  	,	.Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
23782                   	,	.Clk_En( Sys_Clk_En )
23783                   	,	.Clk_EnS( Sys_Clk_EnS )
23784                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
23785                   	,	.Clk_RstN( Sys_Clk_RstN )
23786      1/1          	,	.Clk_Tm( Sys_Clk_Tm )
23787      1/1          	,	.En( RxErr_Vld &amp; RxErr_Rdy )
23788      1/1          	,	.O( LoopPld )
23789      <font color = "red">0/1     ==>  	,	.Reset( RxErr_Tail )</font>
                        MISSING_ELSE
23790                   	,	.Set( LoopBack &amp; RxErr_Head )
23791                   	);
23792                   	rsnoc_z_H_R_U_A_M_66382065_D108e0p0 Im(
23793                   		.Gnt( Arb_Gnt )
23794                   	,	.Rdy( Arb_Rdy )
23795                   	,	.Req( Arb_Req )
23796                   	,	.ReqArbIn( )
23797      <font color = "grey">unreachable  </font>	,	.Rx_0_Data( Rsp_Data )
23798      <font color = "grey">unreachable  </font>	,	.Rx_0_Head( 1'b1 )
23799      <font color = "grey">unreachable  </font>	,	.Rx_0_Rdy( Rsp_Rdy )
23800      <font color = "grey">unreachable  </font>	,	.Rx_0_Tail( 1'b1 )
                   <font color = "red">==>  MISSING_ELSE</font>
23801      <font color = "grey">unreachable  </font>	,	.Rx_0_Vld( Rsp_Vld )
23802      <font color = "grey">unreachable  </font>	,	.Rx_1_Data( RspRx_Data )
23803      <font color = "grey">unreachable  </font>	,	.Rx_1_Head( RspRx_Head )
23804                   	,	.Rx_1_Rdy( RspRx_Rdy )
                   <font color = "red">==>  MISSING_ELSE</font>
23805                   	,	.Rx_1_Tail( RspRx_Tail )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
23806                   	,	.Rx_1_Vld( RspRx_Vld )
23807                   	,	.RxLock( 2'b0 )
23808                   	,	.Sys_Clk( Sys_Clk )
23809                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
23810                   	,	.Sys_Clk_En( Sys_Clk_En )
23811      <font color = "grey">unreachable  </font>	,	.Sys_Clk_EnS( Sys_Clk_EnS )
23812      <font color = "grey">unreachable  </font>	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
23813      <font color = "grey">unreachable  </font>	,	.Sys_Clk_RstN( Sys_Clk_RstN )
23814      <font color = "grey">unreachable  </font>	,	.Sys_Clk_Tm( Sys_Clk_Tm )
                   <font color = "red">==>  MISSING_ELSE</font>
23815      <font color = "grey">unreachable  </font>	,	.Sys_Pwr_Idle( )
23816      <font color = "grey">unreachable  </font>	,	.Sys_Pwr_WakeUp( )
23817      <font color = "grey">unreachable  </font>	,	.Tx_Data( RspTx_Data )
23818                   	,	.Tx_Head( RspTx_Head )
                   <font color = "red">==>  MISSING_ELSE</font>
23819                   	,	.Tx_Rdy( RspTx_Rdy )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
23820                   	,	.Tx_Tail( RspTx_Tail )
23821                   	,	.Tx_Vld( RspTx_Vld )
23822                   	,	.Vld( Arb_Vld )
23823                   	);
23824                   	assign CxtRdy = Rsp_Rdy;
23825      <font color = "grey">unreachable  </font>	rsnoc_z_H_R_U_P_Hs_654f724d_A0011420 Ip(
23826      <font color = "grey">unreachable  </font>		.Rx_2( u_8bb4_2 )
23827      <font color = "grey">unreachable  </font>	,	.Rx_3( u_8bb4_3 )
23828      <font color = "grey">unreachable  </font>	,	.Rx_4( u_8bb4_4 )
                   <font color = "red">==>  MISSING_ELSE</font>
23829      <font color = "grey">unreachable  </font>	,	.RxRdy( RspRdy )
23830      <font color = "grey">unreachable  </font>	,	.RxVld( WrCxt )
23831      <font color = "grey">unreachable  </font>	,	.Sys_Clk( Sys_Clk )
23832                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
                   <font color = "red">==>  MISSING_ELSE</font>
23833                   	,	.Sys_Clk_En( Sys_Clk_En )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
23834                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
23835                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
23836                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
23837                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
23838                   	,	.Sys_Pwr_Idle( Pwr_Cxt_Idle )
23839      <font color = "grey">unreachable  </font>	,	.Sys_Pwr_WakeUp( Pwr_Cxt_WakeUp )
23840      <font color = "grey">unreachable  </font>	,	.Tx_2( u_7df2_2 )
23841      <font color = "grey">unreachable  </font>	,	.Tx_3( u_7df2_3 )
23842      <font color = "grey">unreachable  </font>	,	.Tx_4( u_7df2_4 )
                   <font color = "red">==>  MISSING_ELSE</font>
23843      <font color = "grey">unreachable  </font>	,	.TxRdy( CxtRdy )
23844      <font color = "grey">unreachable  </font>	,	.TxVld( CxtVld )
23845      <font color = "grey">unreachable  </font>	);
23846                   	assign u_6_RSP_IDLE = RspRdy;
                   <font color = "red">==>  MISSING_ELSE</font>
23847                   	assign u_6_WAIT_RSP = Empty &amp; RspRdy;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
23848                   	rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3 FsmCurState(
23849                   		.Clk( Sys_Clk )
23850                   	,	.Clk_ClkS( Sys_Clk_ClkS )
23851                   	,	.Clk_En( Sys_Clk_En )
23852                   	,	.Clk_EnS( Sys_Clk_EnS )
23853      <font color = "grey">unreachable  </font>	,	.Clk_RetRstN( Sys_Clk_RetRstN )
23854      <font color = "grey">unreachable  </font>	,	.Clk_RstN( Sys_Clk_RstN )
23855      <font color = "grey">unreachable  </font>	,	.Clk_Tm( Sys_Clk_Tm )
23856      <font color = "grey">unreachable  </font>	,	.Conditions_IDLE_WAIT( u_6_IDLE_WAIT )
                   <font color = "red">==>  MISSING_ELSE</font>
23857      <font color = "grey">unreachable  </font>	,	.Conditions_RSP_IDLE( u_6_RSP_IDLE )
23858      <font color = "grey">unreachable  </font>	,	.Conditions_WAIT_RSP( u_6_WAIT_RSP )
23859      <font color = "grey">unreachable  </font>	,	.CurState( u_bdb6 )
23860                   	,	.NextState( u_b9ec )
                   <font color = "red">==>  MISSING_ELSE</font>
23861                   	);
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_187469_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod546.html#inst_tag_187469" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>26</td><td>12</td><td>46.15</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>26</td><td>12</td><td>46.15</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23294
 EXPRESSION (NoChange ? ({1'b0, GenLcl2_Req_Len1}) : Len1Round)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23369
 EXPRESSION (FirstNS ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23370
 EXPRESSION (RspDone ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23463
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23464
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23465
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23466
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23473
 EXPRESSION (RspStatusSel ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23480
 EXPRESSION (NewRd ? Len1A[6:2] : ((RdCnt - 5'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23579
 EXPRESSION (RspDone ? 3'b100 : 3'b011)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23580
 EXPRESSION (RspDone ? 3'b010 : 3'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23586
 EXPRESSION (u_e6c6 ? ReqVld : u_cc5c)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23690
 SUB-EXPRESSION (Incr ? (u_2191 == 5'b0) : (u_5e3 == 5'b1))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_187469_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod546.html#inst_tag_187469" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">252</td>
<td class="rt">4</td>
<td class="rt">1.59  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2964</td>
<td class="rt">16</td>
<td class="rt">0.54  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1482</td>
<td class="rt">12</td>
<td class="rt">0.81  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1482</td>
<td class="rt">4</td>
<td class="rt">0.27  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">43</td>
<td class="rt">4</td>
<td class="rt">9.30  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">516</td>
<td class="rt">11</td>
<td class="rt">2.13  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">7</td>
<td class="rt">2.71  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">4</td>
<td class="rt">1.55  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">209</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2448</td>
<td class="rt">5</td>
<td class="rt">0.20  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1224</td>
<td class="rt">5</td>
<td class="rt">0.41  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1224</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Ahb_0_haddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hmastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hprot[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hresp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hsel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_htrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_18df[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2191[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2293[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2723[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4ba3[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_527c[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_52d8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5d16</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5e3[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6b1e[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6bc1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_761f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7ea9[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8fbf[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_93ba[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_98d1[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9fad[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a507[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a58e[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ac17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b20e[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bd0a[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_be34[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c11d[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4ee[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c644[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc5c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cf7e[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d040</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dade[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e6c6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ee5d[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrHigh[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrHighCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrLow[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrOk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HBurst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HProt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HResp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HTrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HWData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>COk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CtlCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurState[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EnErrReg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrReg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstBurst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstBurstSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstNS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstWrite1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FromIdle[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FromWR[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl2_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GoToIdle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GoToIdle1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HAddr1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HAddr2[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HBurst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HBurst1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HBurst2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HBurstCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HErr1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HProt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRData1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRdy1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRdy2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRsp1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HSel2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HSize1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HSize2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HTrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HTrans1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HTrans2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HWData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Incr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1A[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1Ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1Round[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LenMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NewData</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NewRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextState[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NoChange</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Prot[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Prot1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PrvWrLast1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCnt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdEnd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdWait</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqFlowIdDec</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspCnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspCntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspDone</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxData[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_RD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_RDW</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_WR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_WRW</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Trans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Trans_and_RD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxData[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WD0Ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WD1Ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrLast0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrLast1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrWait</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wrap2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapEnd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uFirstBurst_caseSel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uFromIdle_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uFromWR_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_18df_caseSel[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_9fad_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_cc5c_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_187469_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod546.html#inst_tag_187469" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: CurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: CurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">23652</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1</td>
<td class="rt">23617</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2</td>
<td class="rt">23618</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3</td>
<td class="rt">23619</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4</td>
<td class="rt">23620</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>'h0->'h1</td>
<td class="rt">23617</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h2</td>
<td class="rt">23618</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h3</td>
<td class="rt">23619</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h4</td>
<td class="rt">23620</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h0</td>
<td class="rt">23652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h2</td>
<td class="rt">23618</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h3</td>
<td class="rt">23619</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h4</td>
<td class="rt">23620</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h0</td>
<td class="rt">23652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h1</td>
<td class="rt">23617</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h3</td>
<td class="rt">23619</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h4</td>
<td class="rt">23620</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h0</td>
<td class="rt">23652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h1</td>
<td class="rt">23617</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h2</td>
<td class="rt">23618</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h4</td>
<td class="rt">23620</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h0</td>
<td class="rt">23652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h1</td>
<td class="rt">23617</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h2</td>
<td class="rt">23618</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h3</td>
<td class="rt">23619</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_187469_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod546.html#inst_tag_187469" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">137</td>
<td class="rt">71</td>
<td class="rt">51.82 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23294</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23369</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23370</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23464</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23465</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23466</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23473</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23579</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23580</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23586</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23690</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23321</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23326</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23331</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23336</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23341</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">23477</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23485</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23501</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23506</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">23511</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23525</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23593</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23598</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23603</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">23616</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">23626</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">23634</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">23641</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23651</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">23656</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23663</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23672</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">23701</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23714</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23724</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23733</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23746</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23759</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23765</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23772</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23778</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23786</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23294      	input         Clk_Tm        ;
           	                             
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (NoChange) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23369      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (FirstNS) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23370      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (RspDone) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23463      				end
           				   
23464      			end
           			   
23465      	assign SevErr_10 =
           	                  
23466      							( RxAddr & 31'b1111111111111111111110000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111110000000000 )
           							                                                                                                                         
23467      					&	~ ( RxWrap | RxPrivate )
           					 	                        
23468      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
23469      			&
           			 
23470      			Rx_Vld
           			      
23471      		&	Rx_Head;
           		 	        
23472      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
23473      			.Clk( Clk )
           			           
23474      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23475      		,	.Clk_En( Clk_En )
           		 	                 
23476      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23479      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23464      			end
           			   
23465      	assign SevErr_10 =
           	                  
23466      							( RxAddr & 31'b1111111111111111111110000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111110000000000 )
           							                                                                                                                         
23467      					&	~ ( RxWrap | RxPrivate )
           					 	                        
23468      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
23469      			&
           			 
23470      			Rx_Vld
           			      
23471      		&	Rx_Head;
           		 	        
23472      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
23473      			.Clk( Clk )
           			           
23474      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23475      		,	.Clk_En( Clk_En )
           		 	                 
23476      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23479      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23465      	assign SevErr_10 =
           	                  
23466      							( RxAddr & 31'b1111111111111111111110000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111110000000000 )
           							                                                                                                                         
23467      					&	~ ( RxWrap | RxPrivate )
           					 	                        
23468      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
23469      			&
           			 
23470      			Rx_Vld
           			      
23471      		&	Rx_Head;
           		 	        
23472      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
23473      			.Clk( Clk )
           			           
23474      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23475      		,	.Clk_En( Clk_En )
           		 	                 
23476      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23479      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23466      							( RxAddr & 31'b1111111111111111111110000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111110000000000 )
           							                                                                                                                         
23467      					&	~ ( RxWrap | RxPrivate )
           					 	                        
23468      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
23469      			&
           			 
23470      			Rx_Vld
           			      
23471      		&	Rx_Head;
           		 	        
23472      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
23473      			.Clk( Clk )
           			           
23474      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23475      		,	.Clk_En( Clk_En )
           		 	                 
23476      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23479      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23473      			.Clk( Clk )
           			           
23474      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23475      		,	.Clk_En( Clk_En )
           		 	                 
23476      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23479      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Incr) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23321      	wire [6:0]  RxDbg_Len1     ;
           	<font color = "green">-1-</font>                            
23322      	wire        RxDbg_Lock     ;
           <font color = "green">	==></font>
23323      	wire [3:0]  RxDbg_Opc      ;
           	<font color = "red">-2-</font>                            
23324      	wire [13:0] RxDbg_RouteId  ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23326      	wire [7:0]  RxDbg_User     ;
           	<font color = "green">-1-</font>                            
23327      	wire        RxErr          ;
           <font color = "green">	==></font>
23328      	wire [6:0]  RxLen1         ;
           	<font color = "red">-2-</font>                            
23329      	wire        RxLock         ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23331      	wire        RxPre          ;
           	<font color = "green">-1-</font>                            
23332      	wire        RxPreAtomic    ;
           <font color = "green">	==></font>
23333      	wire        RxPrivate      ;
           	<font color = "red">-2-</font>                            
23334      	wire [1:0]  RxStatus       ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23336      	wire        RxWrap         ;
           	<font color = "green">-1-</font>                            
23337      	wire        SevErr_0       ;
           <font color = "green">	==></font>
23338      	wire        SevErr_1       ;
           	<font color = "red">-2-</font>                            
23339      	wire        SevErr_10      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23341      	wire        SevErr_2       ;
           	<font color = "green">-1-</font>                            
23342      	wire        SevErr_3       ;
           <font color = "green">	==></font>
23343      	wire        SevErr_4       ;
           	<font color = "red">-2-</font>                            
23344      	wire        SevErr_5       ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		<font color = "green">-1-</font> 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           <font color = "green">		==></font>
23479      		,	.Clk_Tm( Clk_Tm )
           		<font color = "red">-2-</font> 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23485      	always @( posedge Clk )
           	<font color = "green">-1-</font>                       
23486      		if ( Clk == 1'b1 )
           <font color = "green">		==></font>
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					<font color = "green">-1-</font>                                                                                                                                     
23502      					$stop;
           <font color = "green">					==></font>
23503      				end
           				<font color = "red">-2-</font>   
23504      			end
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23506      	assign u_b175 = u_a33a;
           	<font color = "green">-1-</font>                       
23507      	assign RxPreAtomic =
           <font color = "green">	==></font>
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			<font color = "red">-2-</font>                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23511      		if ( Clk == 1'b1 )
           		<font color = "red">-1-</font>                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           <font color = "red">			==></font>
23513      				dontStop = 0;
           <font color = "green">				==></font>
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "red">				==></font>
23515      				if (!dontStop) begin
           <font color = "red">				==></font>
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           <font color = "red">					==></font>
23517      					$stop;
           <font color = "red">					==></font>
23518      				end
           <font color = "red">				==></font>
23519      			end
           <font color = "red">			==></font>
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           <font color = "red">	==></font>
23521      	always @( posedge Clk )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>9'b000000001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b100000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				<font color = "green">-1-</font>  
23526      				if (!dontStop) begin
           <font color = "green">				==></font>
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           <font color = "green">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23593      ,	RspRx_Vld
           <font color = "green">-1-</font> 	         
23594      ,	RspTx_Data
           <font color = "green">==></font>
23595      ,	RspTx_Head
           <font color = "red">-2-</font> 	          
23596      ,	RspTx_Rdy
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23598      ,	RspTx_Vld
           <font color = "green">-1-</font> 	         
23599      ,	SubFound
           <font color = "green">==></font>
23600      ,	Sys_Clk
           <font color = "red">-2-</font> 	       
23601      ,	Sys_Clk_ClkS
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23603      ,	Sys_Clk_EnS
           <font color = "green">-1-</font> 	           
23604      ,	Sys_Clk_RetRstN
           <font color = "green">==></font>
23605      ,	Sys_Clk_RstN
           <font color = "red">-2-</font> 	            
23606      ,	Sys_Clk_Tm
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23616      	input  [5:0]   CxtRd_Len1      ;
           	<font color = "red">-1-</font>                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           <font color = "red">	==></font>
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           <font color = "red">	==></font>
23619      	output [7:0]   CxtWr_AddLd0    ;
           <font color = "red">	==></font>
23620      	output [1:0]   CxtWr_Addr4Be   ;
           <font color = "red">	==></font>
23621      	output [2:0]   CxtWr_Echo      ;
           <font color = "green">	==></font>
23622      	output         CxtWr_Head      ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23626      	input          Debug           ;
           	<font color = "red">-1-</font>                                
23627      	input          Empty           ;
           <font color = "red">	==></font>
23628      	input          PathFound       ;
           <font color = "green">	==></font>
23629      	input  [107:0] ReqRx_Data      ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23634      	output [107:0] ReqTx_Data      ;
           	<font color = "red">-1-</font>                                
23635      	output         ReqTx_Head      ;
           <font color = "red">	==></font>
23636      	input          ReqTx_Rdy       ;
           <font color = "green">	==></font>
23637      	output         ReqTx_Tail      ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23641      	output         RspRx_Rdy       ;
           	<font color = "red">-1-</font>                                
23642      	input          RspRx_Tail      ;
           <font color = "red">	==></font>
23643      	input          RspRx_Vld       ;
           <font color = "red">	==></font>
23644      	output [107:0] RspTx_Data      ;
           <font color = "red">	==></font>
23645      	output         RspTx_Head      ;
           <font color = "red">	==></font>
23646      	input          RspTx_Rdy       ;
           <font color = "green">	==></font>
23647      	output         RspTx_Tail      ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23651      	input          Sys_Clk_ClkS    ;
           	<font color = "green">-1-</font>                                
23652      	input          Sys_Clk_En      ;
           <font color = "green">	==></font>
23653      	input          Sys_Clk_EnS     ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23656      	input          Sys_Clk_Tm      ;
           	<font color = "red">-1-</font>                                
23657      	output         Sys_Pwr_Idle    ;
           <font color = "red">	==></font>
23658      	output         Sys_Pwr_WakeUp  ;
           <font color = "green">	==></font>
23659      	output         WrCxt           ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23663      	wire         u_6_WAIT_RSP        ;
           	<font color = "green">-1-</font>                                  
23664      	wire         u_7df2_2            ;
           <font color = "green">	==></font>
23665      	wire [13:0]  u_7df2_3            ;
           	<font color = "red">-2-</font>                                  
23666      	wire [1:0]   u_7df2_4            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23672      	wire [1:0]   u_b9ec              ;
           	<font color = "green">-1-</font>                                  
23673      	wire [1:0]   u_bdb6              ;
           <font color = "green">	==></font>
23674      	wire [1:0]   u_cc76              ;
           	<font color = "red">-2-</font>                                  
23675      	wire [1:0]   Arb_Gnt             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23701      	wire         Rsp_Rdy             ;
           	<font color = "red">-1-</font>                                  
23702      	wire         Rsp_Vld             ;
           <font color = "red">	==></font>
23703      	wire [3:0]   RspBe               ;
           <font color = "red">	==></font>
23704      	wire [37:0]  RspDatum            ;
           <font color = "red">	==></font>
23705      	wire [69:0]  RspHdr              ;
           <font color = "red">	==></font>
23706      	wire         RspRdy              ;
           <font color = "red">	==></font>
23707      	wire [7:0]   RspUser             ;
           <font color = "red">	==></font>
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           <font color = "green">	==></font>
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           <font color = "red">	==></font>
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>7'b0000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	<font color = "green">-1-</font>                                  
23715      	wire [107:0] RxErr_Data          ;
           <font color = "green">	==></font>
23716      	wire         RxErr_Head          ;
           	<font color = "red">-2-</font>                                  
23717      	wire         RxErr_Rdy           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	<font color = "green">-1-</font>                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           <font color = "green">	==></font>
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	<font color = "red">-2-</font>                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	<font color = "green">-1-</font>                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           <font color = "green">	==></font>
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	<font color = "red">-2-</font>                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23746      	,	.Sys_Clk( Sys_Clk )
           	<font color = "green">-1-</font> 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "green">	==></font>
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	<font color = "red">-2-</font> 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	<font color = "green">-1-</font>                                    
23760      	assign NullTx_Status = u_7df2_4;
           <font color = "green">	==></font>
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	<font color = "red">-2-</font>                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23765      	assign RspUser = { 8'b0 };
           	<font color = "green">-1-</font>                          
23766      	assign RspWord_Hdr_User = RspUser;
           <font color = "green">	==></font>
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	<font color = "red">-2-</font>                                     
23768      	assign RspHdr =
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23772      	assign Rsp_Data = { RspHdr , RspDatum };
           	<font color = "green">-1-</font>                                        
23773      	assign Rsp_Vld = CxtVld & ~ LoopPld;
           <font color = "green">	==></font>
23774      	rsnoc_z_T_C_S_C_L_R_D_z_F2t4 ud( .I( RspWord_Hdr_Addr [1:0] ) , .O( u_4c36 ) );
           	<font color = "red">-2-</font>                                                                               
23775      	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( u_4c36 ) , .O( u_ab1f ) );
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23778      	);
           	<font color = "green">-1-</font>  
23779      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           <font color = "green">	==></font>
23780      		.Clk( Sys_Clk )
           		<font color = "red">-2-</font>               
23781      	,	.Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23786      	,	.Clk_Tm( Sys_Clk_Tm )
           	<font color = "green">-1-</font> 	                     
23787      	,	.En( RxErr_Vld & RxErr_Rdy )
           <font color = "green">	==></font>
23788      	,	.O( LoopPld )
           	<font color = "red">-2-</font> 	             
23789      	,	.Reset( RxErr_Tail )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_187470'>
<a name="inst_tag_187470_Line"></a>
<b>Line Coverage for Instance : <a href="mod546.html#inst_tag_187470" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>144</td><td>96</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23321</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23331</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23336</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23341</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23477</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23485</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23501</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23506</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>23511</td><td>11</td><td>3</td><td>27.27</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23525</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23593</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23598</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23603</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>23616</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>23626</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>23634</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>23641</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>23651</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>23656</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23663</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23672</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>23701</td><td>10</td><td>2</td><td>20.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23714</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23724</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23733</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23746</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23759</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23765</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23772</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23778</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>23786</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>23797</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>23811</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>23825</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>23839</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>23853</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
23320                   	wire [2:0]  RxDbg_Echo     ;
23321      1/1          	wire [6:0]  RxDbg_Len1     ;
23322      1/1          	wire        RxDbg_Lock     ;
23323      1/1          	wire [3:0]  RxDbg_Opc      ;
23324      1/1          	wire [13:0] RxDbg_RouteId  ;
                   <font color = "red">==>  MISSING_ELSE</font>
23325                   	wire [1:0]  RxDbg_Status   ;
23326      1/1          	wire [7:0]  RxDbg_User     ;
23327      1/1          	wire        RxErr          ;
23328      1/1          	wire [6:0]  RxLen1         ;
23329      1/1          	wire        RxLock         ;
                   <font color = "red">==>  MISSING_ELSE</font>
23330                   	wire [3:0]  RxOpc          ;
23331      1/1          	wire        RxPre          ;
23332      1/1          	wire        RxPreAtomic    ;
23333      1/1          	wire        RxPrivate      ;
23334      1/1          	wire [1:0]  RxStatus       ;
                   <font color = "red">==>  MISSING_ELSE</font>
23335                   	wire        RxUrg          ;
23336      1/1          	wire        RxWrap         ;
23337      1/1          	wire        SevErr_0       ;
23338      1/1          	wire        SevErr_1       ;
23339      <font color = "red">0/1     ==>  	wire        SevErr_10      ;</font>
                        MISSING_ELSE
23340                   	wire        SevErr_12      ;
23341      1/1          	wire        SevErr_2       ;
23342      1/1          	wire        SevErr_3       ;
23343      1/1          	wire        SevErr_4       ;
23344      1/1          	wire        SevErr_5       ;
                   <font color = "red">==>  MISSING_ELSE</font>
23345                   	wire        SevErr_8       ;
23346                   	wire        SevErr_9       ;
23347                   	reg         dontStop       ;
23348                   	assign u_939c = Rx_Data [107:38];
23349                   	assign u_1dd5_Status = u_939c [50:49];
23350                   	assign RxDbg_Status = u_1dd5_Status;
23351                   	assign u_1dd5_Addr = u_939c [41:11];
23352                   	assign RxDbg_Addr = u_1dd5_Addr;
23353                   	assign u_1dd5_Lock = u_939c [69];
23354                   	assign RxDbg_Lock = u_1dd5_Lock;
23355                   	assign u_1dd5_Echo = u_939c [2:0];
23356                   	assign RxDbg_Echo = u_1dd5_Echo;
23357                   	assign u_1dd5_Len1 = u_939c [48:42];
23358                   	assign RxDbg_Len1 = u_1dd5_Len1;
23359                   	assign u_1dd5_User = u_939c [10:3];
23360                   	assign RxDbg_User = u_1dd5_User;
23361                   	assign u_1dd5_Opc = u_939c [54:51];
23362                   	assign RxDbg_Opc = u_1dd5_Opc;
23363                   	assign u_1dd5_RouteId = u_939c [68:55];
23364                   	assign RxDbg_RouteId = u_1dd5_RouteId;
23365                   	assign RxOpc = Rx_Data [92:89];
23366                   	assign RxUrg = RxOpc == 4'b1001;
23367                   	assign RxPre = RxOpc == 4'b1000;
23368                   	assign RxLock = Rx_Data [107];
23369                   	assign RxAbort = RxPre &amp; ~ RxLock;
23370                   	assign SevErr_0 = ~ RxPathHit &amp; ( RxUrg | RxAbort ) &amp; Rx_Vld &amp; Rx_Head;
23371                   	always @( posedge Clk )
23372                   		if ( Clk == 1'b1 )
23373                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_0 ) !== 1'b0 ) begin
23374                   				dontStop = 0;
23375                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23376                   				if (!dontStop) begin
23377                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Got an URG or ABORT, but path doesnt match.&quot; );
23378                   					$stop;
23379                   				end
23380                   			end
23381                   	assign RxLen1 = Rx_Data [86:80];
23382                   	assign RxStatus = Rx_Data [88:87];
23383                   	assign RxErr = RxStatus == 2'b01;
23384                   	assign SevErr_3 = RxLen1 &gt;= 7'b1000000 &amp; ~ ( RxErr | RxPre ) &amp; Rx_Vld &amp; Rx_Head;
23385                   	always @( posedge Clk )
23386                   		if ( Clk == 1'b1 )
23387                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_3 ) !== 1'b0 ) begin
23388                   				dontStop = 0;
23389                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23390                   				if (!dontStop) begin
23391                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Len1 &gt;= 2**socket.wLen1.&quot; );
23392                   					$stop;
23393                   				end
23394                   			end
23395                   	assign SevErr_4 = RxApertureHit &amp; ~ ( RxStatus == 2'b00 ) &amp; ~ RxErr &amp; Rx_Vld &amp; Rx_Head;
23396                   	always @( posedge Clk )
23397                   		if ( Clk == 1'b1 )
23398                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_4 ) !== 1'b0 ) begin
23399                   				dontStop = 0;
23400                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23401                   				if (!dontStop) begin
23402                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - When Aperture match, status must be REQ/ERR.&quot; );
23403                   					$stop;
23404                   				end
23405                   			end
23406                   	assign RxAddr = Rx_Data [79:49];
23407                   	assign RxAddrMaskT = RxAddrMask [28:0];
23408                   	assign SevErr_5 =
23409                   					RxApertureHit &amp; ( RxAddr [30:2] &amp; RxAddrMaskT ) != 29'b0 &amp; ~ ( RxErr | RxUrg | RxPre ) &amp; Rx_Vld
23410                   		&amp;	Rx_Head;
23411                   	always @( posedge Clk )
23412                   		if ( Clk == 1'b1 )
23413                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_5 ) !== 1'b0 ) begin
23414                   				dontStop = 0;
23415                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23416                   				if (!dontStop) begin
23417                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - When Aperture match, Addr must follow the mask define by the table.&quot; );
23418                   					$stop;
23419                   				end
23420                   			end
23421                   	always @( posedge Clk )
23422                   		if ( Clk == 1'b1 )
23423                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
23424                   				dontStop = 0;
23425                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23426                   				if (!dontStop) begin
23427                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Linked sequence not supported.&quot; );
23428                   					$stop;
23429                   				end
23430                   			end
23431                   	always @( posedge Clk )
23432                   		if ( Clk == 1'b1 )
23433                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
23434                   				dontStop = 0;
23435                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23436                   				if (!dontStop) begin
23437                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap not supported.&quot; );
23438                   					$stop;
23439                   				end
23440                   			end
23441                   	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
23442                   	assign u_5389 = RxAddr [1:0];
23443                   	assign SevErr_8 = RxWrap &amp; ~ ( u_5389 == 2'b0 ) &amp; ~ RxErr &amp; Rx_Vld &amp; Rx_Head;
23444                   	always @( posedge Clk )
23445                   		if ( Clk == 1'b1 )
23446                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_8 ) !== 1'b0 ) begin
23447                   				dontStop = 0;
23448                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23449                   				if (!dontStop) begin
23450                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap must be minWrapAlign.&quot; );
23451                   					$stop;
23452                   				end
23453                   			end
23454                   	assign SevErr_9 = RxWrap &amp; ( | ( RxLen1 &amp; 7'b1000000 ) ) &amp; ~ RxErr &amp; Rx_Vld &amp; Rx_Head;
23455                   	always @( posedge Clk )
23456                   		if ( Clk == 1'b1 )
23457                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_9 ) !== 1'b0 ) begin
23458                   				dontStop = 0;
23459                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23460                   				if (!dontStop) begin
23461                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap length exceeds maxWrap&quot; );
23462                   					$stop;
23463                   				end
23464                   			end
23465                   	assign SevErr_10 =
23466                   							( RxAddr &amp; 31'b1111111111111111111110000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } &amp; 31'b1111111111111111111110000000000 )
23467                   					&amp;	~ ( RxWrap | RxPrivate )
23468                   				&amp;	~ ( RxErr | RxUrg | RxPre )
23469                   			&amp;
23470                   			Rx_Vld
23471                   		&amp;	Rx_Head;
23472                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
23473                   			.Clk( Clk )
23474                   		,	.Clk_ClkS( Clk_ClkS )
23475                   		,	.Clk_En( Clk_En )
23476                   		,	.Clk_EnS( Clk_EnS )
23477      1/1          		,	.Clk_RetRstN( Clk_RetRstN )
23478      1/1          		,	.Clk_RstN( Clk_RstN )
23479      1/1          		,	.Clk_Tm( Clk_Tm )
23480      <font color = "red">0/1     ==>  		,	.En( Rx_Head &amp; Rx_Vld &amp; Rx_Rdy )</font>
                        MISSING_ELSE
23481                   		,	.O( RxPrivate )
23482                   		,	.Reset( ~ RxLock )
23483                   		,	.Set( RxPre &amp; ( | RxLen1 ) )
23484                   		);
23485      1/1          	always @( posedge Clk )
23486      1/1          		if ( Clk == 1'b1 )
23487      1/1          			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_10 ) !== 1'b0 ) begin
23488                   				dontStop = 0;
23489                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23490                   				if (!dontStop) begin
23491                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - CrossBoundary must be enforced for INCR.&quot; );
23492                   					$stop;
23493                   				end
23494                   			end
23495                   	always @( posedge Clk )
23496                   		if ( Clk == 1'b1 )
23497                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
23498                   				dontStop = 0;
23499                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23500                   				if (!dontStop) begin
23501      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - CrossBoundary must be enforced for WRAP.&quot; );
23502      1/1          					$stop;
23503      1/1          				end
23504      <font color = "red">0/1     ==>  			end</font>
                        MISSING_ELSE
23505                   	assign u_a33a = RxAddr [3:0];
23506      1/1          	assign u_b175 = u_a33a;
23507      1/1          	assign RxPreAtomic =
23508      1/1          			RxPre &amp; RxLen1 == 7'b0 &amp; ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
23509      <font color = "red">0/1     ==>  	assign SevErr_12 = RxPreAtomic &amp; Rx_Vld &amp; Rx_Head;</font>
                        MISSING_ELSE
23510                   	always @( posedge Clk )
23511      1/1          		if ( Clk == 1'b1 )
23512      <font color = "red">0/1     ==>  			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_12 ) !== 1'b0 ) begin</font>
23513      1/1          				dontStop = 0;
23514      <font color = "red">0/1     ==>  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;</font>
23515      <font color = "red">0/1     ==>  				if (!dontStop) begin</font>
23516      <font color = "red">0/1     ==>  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Atomic preamble not supported.&quot; );</font>
23517      <font color = "red">0/1     ==>  					$stop;</font>
23518      <font color = "red">0/1     ==>  				end</font>
23519      <font color = "red">0/1     ==>  			end</font>
23520      <font color = "red">0/1     ==>  	assign SevErr_1 = ~ RxApertureHit &amp; ~ ( RxErr | RxUrg | RxAbort ) &amp; Rx_Vld &amp; Rx_Head;</font>
23521      1/1          	always @( posedge Clk )
23522                   		if ( Clk == 1'b1 )
23523                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_1 ) !== 1'b0 ) begin
23524                   				dontStop = 0;
23525      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23526      1/1          				if (!dontStop) begin
23527      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Aperture does not match any key of the table.&quot; );
23528                   					$stop;
23529                   				end
23530                   			end
23531                   	assign SevErr_2 = RdXSeen &amp; RxErr &amp; Rx_Vld &amp; Rx_Head;
23532                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
23533                   			.Clk( Clk )
23534                   		,	.Clk_ClkS( Clk_ClkS )
23535                   		,	.Clk_En( Clk_En )
23536                   		,	.Clk_EnS( Clk_EnS )
23537                   		,	.Clk_RetRstN( Clk_RetRstN )
23538                   		,	.Clk_RstN( Clk_RstN )
23539                   		,	.Clk_Tm( Clk_Tm )
23540                   		,	.En( Rx_Head &amp; Rx_Vld &amp; Rx_Rdy )
23541                   		,	.O( RdXSeen )
23542                   		,	.Reset( RxOpc == 4'b0100 )
23543                   		,	.Set( RxOpc == 4'b0011 &amp; ~ RxErr )
23544                   		);
23545                   	always @( posedge Clk )
23546                   		if ( Clk == 1'b1 )
23547                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_2 ) !== 1'b0 ) begin
23548                   				dontStop = 0;
23549                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
23550                   				if (!dontStop) begin
23551                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - WR ERR following a RDX REQ.&quot; );
23552                   					$stop;
23553                   				end
23554                   			end
23555                   	endmodule
23556                   	// synthesis translate_on
23557                   	// synopsys translate_on
23558                   
23559                   `timescale 1ps/1ps
23560                   module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
23561                   	AddrMask
23562                   ,	CxtRd_AddLd0
23563                   ,	CxtRd_Addr4Be
23564                   ,	CxtRd_Echo
23565                   ,	CxtRd_Head
23566                   ,	CxtRd_Len1
23567                   ,	CxtRd_OpcT
23568                   ,	CxtRd_RouteIdZ
23569                   ,	CxtWr_AddLd0
23570                   ,	CxtWr_Addr4Be
23571                   ,	CxtWr_Echo
23572                   ,	CxtWr_Head
23573                   ,	CxtWr_Len1
23574                   ,	CxtWr_OpcT
23575                   ,	CxtWr_RouteIdZ
23576                   ,	Debug
23577                   ,	Empty
23578                   ,	PathFound
23579                   ,	ReqRx_Data
23580                   ,	ReqRx_Head
23581                   ,	ReqRx_Rdy
23582                   ,	ReqRx_Tail
23583                   ,	ReqRx_Vld
23584                   ,	ReqTx_Data
23585                   ,	ReqTx_Head
23586                   ,	ReqTx_Rdy
23587                   ,	ReqTx_Tail
23588                   ,	ReqTx_Vld
23589                   ,	RspRx_Data
23590                   ,	RspRx_Head
23591                   ,	RspRx_Rdy
23592                   ,	RspRx_Tail
23593      1/1          ,	RspRx_Vld
23594      1/1          ,	RspTx_Data
23595      1/1          ,	RspTx_Head
23596      <font color = "red">0/1     ==>  ,	RspTx_Rdy</font>
                        MISSING_ELSE
23597                   ,	RspTx_Tail
23598      1/1          ,	RspTx_Vld
23599      1/1          ,	SubFound
23600      1/1          ,	Sys_Clk
23601      <font color = "red">0/1     ==>  ,	Sys_Clk_ClkS</font>
                        MISSING_ELSE
23602                   ,	Sys_Clk_En
23603      1/1          ,	Sys_Clk_EnS
23604      1/1          ,	Sys_Clk_RetRstN
23605      1/1          ,	Sys_Clk_RstN
23606      1/1          ,	Sys_Clk_Tm
                   <font color = "red">==>  MISSING_ELSE</font>
23607                   ,	Sys_Pwr_Idle
23608                   ,	Sys_Pwr_WakeUp
23609                   ,	WrCxt
23610                   );
23611                   	input  [29:0]  AddrMask        ;
23612                   	input  [7:0]   CxtRd_AddLd0    ;
23613                   	input  [1:0]   CxtRd_Addr4Be   ;
23614                   	input  [2:0]   CxtRd_Echo      ;
23615                   	input          CxtRd_Head      ;
23616      1/1          	input  [5:0]   CxtRd_Len1      ;
23617      <font color = "red">0/1     ==>  	input  [3:0]   CxtRd_OpcT      ;</font>
23618      <font color = "red">0/1     ==>  	input  [7:0]   CxtRd_RouteIdZ  ;</font>
23619      <font color = "red">0/1     ==>  	output [7:0]   CxtWr_AddLd0    ;</font>
23620      <font color = "red">0/1     ==>  	output [1:0]   CxtWr_Addr4Be   ;</font>
23621      1/1          	output [2:0]   CxtWr_Echo      ;
23622      <font color = "red">0/1     ==>  	output         CxtWr_Head      ;</font>
23623                   	output [5:0]   CxtWr_Len1      ;
23624                   	output [3:0]   CxtWr_OpcT      ;
23625                   	output [7:0]   CxtWr_RouteIdZ  ;
23626      1/1          	input          Debug           ;
23627      <font color = "red">0/1     ==>  	input          Empty           ;</font>
23628      1/1          	input          PathFound       ;
23629      <font color = "red">0/1     ==>  	input  [107:0] ReqRx_Data      ;</font>
23630                   	input          ReqRx_Head      ;
23631                   	output         ReqRx_Rdy       ;
23632                   	input          ReqRx_Tail      ;
23633                   	input          ReqRx_Vld       ;
23634      1/1          	output [107:0] ReqTx_Data      ;
23635      <font color = "red">0/1     ==>  	output         ReqTx_Head      ;</font>
23636      1/1          	input          ReqTx_Rdy       ;
23637      <font color = "red">0/1     ==>  	output         ReqTx_Tail      ;</font>
23638                   	output         ReqTx_Vld       ;
23639                   	input  [107:0] RspRx_Data      ;
23640                   	input          RspRx_Head      ;
23641      1/1          	output         RspRx_Rdy       ;
23642      <font color = "red">0/1     ==>  	input          RspRx_Tail      ;</font>
23643      <font color = "red">0/1     ==>  	input          RspRx_Vld       ;</font>
23644      <font color = "red">0/1     ==>  	output [107:0] RspTx_Data      ;</font>
23645      <font color = "red">0/1     ==>  	output         RspTx_Head      ;</font>
23646      1/1          	input          RspTx_Rdy       ;
23647      1/1          	output         RspTx_Tail      ;
23648                   	output         RspTx_Vld       ;
23649                   	input          SubFound        ;
23650                   	input          Sys_Clk         ;
23651      1/1          	input          Sys_Clk_ClkS    ;
23652      1/1          	input          Sys_Clk_En      ;
23653      1/1          	input          Sys_Clk_EnS     ;
23654                   	input          Sys_Clk_RetRstN ;
23655                   	input          Sys_Clk_RstN    ;
23656      1/1          	input          Sys_Clk_Tm      ;
23657      <font color = "red">0/1     ==>  	output         Sys_Pwr_Idle    ;</font>
23658      1/1          	output         Sys_Pwr_WakeUp  ;
23659      <font color = "red">0/1     ==>  	output         WrCxt           ;</font>
23660                   	wire [3:0]   u_4c36              ;
23661                   	wire         u_6_IDLE_WAIT       ;
23662                   	wire         u_6_RSP_IDLE        ;
23663      1/1          	wire         u_6_WAIT_RSP        ;
23664      1/1          	wire         u_7df2_2            ;
23665      1/1          	wire [13:0]  u_7df2_3            ;
23666      <font color = "red">0/1     ==>  	wire [1:0]   u_7df2_4            ;</font>
                        MISSING_ELSE
23667                   	wire         u_8bb4_2            ;
23668                   	wire [13:0]  u_8bb4_3            ;
23669                   	wire [1:0]   u_8bb4_4            ;
23670                   	wire         u_9d54              ;
23671                   	wire [3:0]   u_ab1f              ;
23672      1/1          	wire [1:0]   u_b9ec              ;
23673      1/1          	wire [1:0]   u_bdb6              ;
23674      1/1          	wire [1:0]   u_cc76              ;
23675      <font color = "red">0/1     ==>  	wire [1:0]   Arb_Gnt             ;</font>
                        MISSING_ELSE
23676                   	wire         Arb_Rdy             ;
23677                   	wire [1:0]   Arb_Req             ;
23678                   	wire         Arb_Vld             ;
23679                   	wire [1:0]   CurState            ;
23680                   	wire         CxtRdy              ;
23681                   	wire         CxtVld              ;
23682                   	wire         LoopBack            ;
23683                   	wire         LoopPld             ;
23684                   	wire         NullRx_Len1H        ;
23685                   	wire [13:0]  NullRx_RouteId      ;
23686                   	wire [1:0]   NullRx_Status       ;
23687                   	wire         NullTx_Len1H        ;
23688                   	wire [13:0]  NullTx_RouteId      ;
23689                   	wire [1:0]   NullTx_Status       ;
23690                   	wire         Pwr_BusErr_Idle     ;
23691                   	wire         Pwr_BusErr_WakeUp   ;
23692                   	wire         Pwr_Cxt_Idle        ;
23693                   	wire         Pwr_Cxt_WakeUp      ;
23694                   	wire         Req_HdrVld          ;
23695                   	wire [107:0] ReqTx0_Data         ;
23696                   	wire         ReqTx0_Head         ;
23697                   	wire         ReqTx0_Rdy          ;
23698                   	wire         ReqTx0_Tail         ;
23699                   	wire         ReqTx0_Vld          ;
23700                   	wire [107:0] Rsp_Data            ;
23701      1/1          	wire         Rsp_Rdy             ;
23702      <font color = "red">0/1     ==>  	wire         Rsp_Vld             ;</font>
23703      <font color = "red">0/1     ==>  	wire [3:0]   RspBe               ;</font>
23704      <font color = "red">0/1     ==>  	wire [37:0]  RspDatum            ;</font>
23705      <font color = "red">0/1     ==>  	wire [69:0]  RspHdr              ;</font>
23706      <font color = "red">0/1     ==>  	wire         RspRdy              ;</font>
23707      <font color = "red">0/1     ==>  	wire [7:0]   RspUser             ;</font>
23708      1/1          	wire [30:0]  RspWord_Hdr_Addr    ;
23709      <font color = "red">0/1     ==>  	wire [2:0]   RspWord_Hdr_Echo    ;</font>
23710      <font color = "red">0/1     ==>  	wire [6:0]   RspWord_Hdr_Len1    ;</font>
23711                   	wire [3:0]   RspWord_Hdr_Opc     ;
23712                   	wire [13:0]  RspWord_Hdr_RouteId ;
23713                   	wire [1:0]   RspWord_Hdr_Status  ;
23714      1/1          	wire [7:0]   RspWord_Hdr_User    ;
23715      1/1          	wire [107:0] RxErr_Data          ;
23716      1/1          	wire         RxErr_Head          ;
23717      <font color = "red">0/1     ==>  	wire         RxErr_Rdy           ;</font>
                        MISSING_ELSE
23718                   	wire         RxErr_Tail          ;
23719                   	wire         RxErr_Vld           ;
23720                   	wire [30:0]  RxWord_Hdr_Addr     ;
23721                   	wire [2:0]   RxWord_Hdr_Echo     ;
23722                   	wire [6:0]   RxWord_Hdr_Len1     ;
23723                   	wire [3:0]   RxWord_Hdr_Opc      ;
23724      1/1          	wire [13:0]  RxWord_Hdr_RouteId  ;
23725      1/1          	wire [1:0]   RxWord_Hdr_Status   ;
23726      1/1          	assign ReqTx0_Rdy = ReqTx_Rdy;
23727      <font color = "red">0/1     ==>  	assign u_cc76 = RxErr_Data [88:87];</font>
                        MISSING_ELSE
23728                   	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
23729                   	assign Req_HdrVld = RxErr_Vld &amp; RxErr_Head;
23730                   	assign u_6_IDLE_WAIT = LoopBack &amp; Req_HdrVld;
23731                   	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
23732                   	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
23733      1/1          	assign u_8bb4_2 = NullRx_Len1H;
23734      1/1          	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
23735      1/1          	assign NullRx_RouteId = RxWord_Hdr_RouteId;
23736      <font color = "red">0/1     ==>  	assign u_8bb4_3 = NullRx_RouteId;</font>
                        MISSING_ELSE
23737                   	assign RxWord_Hdr_Status = RxErr_Data [88:87];
23738                   	assign NullRx_Status = RxWord_Hdr_Status;
23739                   	assign u_8bb4_4 = NullRx_Status;
23740                   	assign WrCxt = CurState == 2'b01 &amp; Empty &amp; RspRdy;
23741                   	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
23742                   		.Gnt( Arb_Gnt )
23743                   	,	.Rdy( Arb_Rdy )
23744                   	,	.Req( Arb_Req )
23745                   	,	.ReqArbIn( 2'b0 )
23746      1/1          	,	.Sys_Clk( Sys_Clk )
23747      1/1          	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
23748      1/1          	,	.Sys_Clk_En( Sys_Clk_En )
23749      <font color = "red">0/1     ==>  	,	.Sys_Clk_EnS( Sys_Clk_EnS )</font>
                        MISSING_ELSE
23750                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
23751                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
23752                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
23753                   	,	.Sys_Pwr_Idle( )
23754                   	,	.Sys_Pwr_WakeUp( )
23755                   	,	.Vld( Arb_Vld )
23756                   	);
23757                   	assign NullTx_RouteId = u_7df2_3;
23758                   	assign RspWord_Hdr_RouteId = NullTx_RouteId;
23759      1/1          	assign RspWord_Hdr_Opc = CxtRd_OpcT;
23760      1/1          	assign NullTx_Status = u_7df2_4;
23761      1/1          	assign RspWord_Hdr_Status = NullTx_Status;
23762      <font color = "red">0/1     ==>  	assign NullTx_Len1H = u_7df2_2;</font>
                        MISSING_ELSE
23763                   	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
23764                   	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
23765      1/1          	assign RspUser = { 8'b0 };
23766      1/1          	assign RspWord_Hdr_User = RspUser;
23767      1/1          	assign RspWord_Hdr_Echo = CxtRd_Echo;
23768      <font color = "red">0/1     ==>  	assign RspHdr =</font>
                        MISSING_ELSE
23769                   		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
23770                   	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
23771                   	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
23772      1/1          	assign Rsp_Data = { RspHdr , RspDatum };
23773      1/1          	assign Rsp_Vld = CxtVld &amp; ~ LoopPld;
23774      1/1          	rsnoc_z_T_C_S_C_L_R_D_z_F2t4 ud( .I( RspWord_Hdr_Addr [1:0] ) , .O( u_4c36 ) );
23775      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( u_4c36 ) , .O( u_ab1f ) );</font>
                        MISSING_ELSE
23776                   	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
23777                   		.Be( RspBe ) , .Data( 32'b11111111111111111111111111111111 ) , .LastWord( 1'b1 ) , .Payload( RspDatum ) , .WordErr( 1'b0 )
23778      1/1          	);
23779      1/1          	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
23780      1/1          		.Clk( Sys_Clk )
23781      <font color = "red">0/1     ==>  	,	.Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
23782                   	,	.Clk_En( Sys_Clk_En )
23783                   	,	.Clk_EnS( Sys_Clk_EnS )
23784                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
23785                   	,	.Clk_RstN( Sys_Clk_RstN )
23786      1/1          	,	.Clk_Tm( Sys_Clk_Tm )
23787      1/1          	,	.En( RxErr_Vld &amp; RxErr_Rdy )
23788      1/1          	,	.O( LoopPld )
23789      <font color = "red">0/1     ==>  	,	.Reset( RxErr_Tail )</font>
                        MISSING_ELSE
23790                   	,	.Set( LoopBack &amp; RxErr_Head )
23791                   	);
23792                   	rsnoc_z_H_R_U_A_M_66382065_D108e0p0 Im(
23793                   		.Gnt( Arb_Gnt )
23794                   	,	.Rdy( Arb_Rdy )
23795                   	,	.Req( Arb_Req )
23796                   	,	.ReqArbIn( )
23797      <font color = "grey">unreachable  </font>	,	.Rx_0_Data( Rsp_Data )
23798      <font color = "grey">unreachable  </font>	,	.Rx_0_Head( 1'b1 )
23799      <font color = "grey">unreachable  </font>	,	.Rx_0_Rdy( Rsp_Rdy )
23800      <font color = "grey">unreachable  </font>	,	.Rx_0_Tail( 1'b1 )
                   <font color = "red">==>  MISSING_ELSE</font>
23801      <font color = "grey">unreachable  </font>	,	.Rx_0_Vld( Rsp_Vld )
23802      <font color = "grey">unreachable  </font>	,	.Rx_1_Data( RspRx_Data )
23803      <font color = "grey">unreachable  </font>	,	.Rx_1_Head( RspRx_Head )
23804                   	,	.Rx_1_Rdy( RspRx_Rdy )
                   <font color = "red">==>  MISSING_ELSE</font>
23805                   	,	.Rx_1_Tail( RspRx_Tail )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
23806                   	,	.Rx_1_Vld( RspRx_Vld )
23807                   	,	.RxLock( 2'b0 )
23808                   	,	.Sys_Clk( Sys_Clk )
23809                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
23810                   	,	.Sys_Clk_En( Sys_Clk_En )
23811      <font color = "grey">unreachable  </font>	,	.Sys_Clk_EnS( Sys_Clk_EnS )
23812      <font color = "grey">unreachable  </font>	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
23813      <font color = "grey">unreachable  </font>	,	.Sys_Clk_RstN( Sys_Clk_RstN )
23814      <font color = "grey">unreachable  </font>	,	.Sys_Clk_Tm( Sys_Clk_Tm )
                   <font color = "red">==>  MISSING_ELSE</font>
23815      <font color = "grey">unreachable  </font>	,	.Sys_Pwr_Idle( )
23816      <font color = "grey">unreachable  </font>	,	.Sys_Pwr_WakeUp( )
23817      <font color = "grey">unreachable  </font>	,	.Tx_Data( RspTx_Data )
23818                   	,	.Tx_Head( RspTx_Head )
                   <font color = "red">==>  MISSING_ELSE</font>
23819                   	,	.Tx_Rdy( RspTx_Rdy )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
23820                   	,	.Tx_Tail( RspTx_Tail )
23821                   	,	.Tx_Vld( RspTx_Vld )
23822                   	,	.Vld( Arb_Vld )
23823                   	);
23824                   	assign CxtRdy = Rsp_Rdy;
23825      <font color = "grey">unreachable  </font>	rsnoc_z_H_R_U_P_Hs_654f724d_A0011420 Ip(
23826      <font color = "grey">unreachable  </font>		.Rx_2( u_8bb4_2 )
23827      <font color = "grey">unreachable  </font>	,	.Rx_3( u_8bb4_3 )
23828      <font color = "grey">unreachable  </font>	,	.Rx_4( u_8bb4_4 )
                   <font color = "red">==>  MISSING_ELSE</font>
23829      <font color = "grey">unreachable  </font>	,	.RxRdy( RspRdy )
23830      <font color = "grey">unreachable  </font>	,	.RxVld( WrCxt )
23831      <font color = "grey">unreachable  </font>	,	.Sys_Clk( Sys_Clk )
23832                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
                   <font color = "red">==>  MISSING_ELSE</font>
23833                   	,	.Sys_Clk_En( Sys_Clk_En )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
23834                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
23835                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
23836                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
23837                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
23838                   	,	.Sys_Pwr_Idle( Pwr_Cxt_Idle )
23839      <font color = "grey">unreachable  </font>	,	.Sys_Pwr_WakeUp( Pwr_Cxt_WakeUp )
23840      <font color = "grey">unreachable  </font>	,	.Tx_2( u_7df2_2 )
23841      <font color = "grey">unreachable  </font>	,	.Tx_3( u_7df2_3 )
23842      <font color = "grey">unreachable  </font>	,	.Tx_4( u_7df2_4 )
                   <font color = "red">==>  MISSING_ELSE</font>
23843      <font color = "grey">unreachable  </font>	,	.TxRdy( CxtRdy )
23844      <font color = "grey">unreachable  </font>	,	.TxVld( CxtVld )
23845      <font color = "grey">unreachable  </font>	);
23846                   	assign u_6_RSP_IDLE = RspRdy;
                   <font color = "red">==>  MISSING_ELSE</font>
23847                   	assign u_6_WAIT_RSP = Empty &amp; RspRdy;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
23848                   	rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3 FsmCurState(
23849                   		.Clk( Sys_Clk )
23850                   	,	.Clk_ClkS( Sys_Clk_ClkS )
23851                   	,	.Clk_En( Sys_Clk_En )
23852                   	,	.Clk_EnS( Sys_Clk_EnS )
23853      <font color = "grey">unreachable  </font>	,	.Clk_RetRstN( Sys_Clk_RetRstN )
23854      <font color = "grey">unreachable  </font>	,	.Clk_RstN( Sys_Clk_RstN )
23855      <font color = "grey">unreachable  </font>	,	.Clk_Tm( Sys_Clk_Tm )
23856      <font color = "grey">unreachable  </font>	,	.Conditions_IDLE_WAIT( u_6_IDLE_WAIT )
                   <font color = "red">==>  MISSING_ELSE</font>
23857      <font color = "grey">unreachable  </font>	,	.Conditions_RSP_IDLE( u_6_RSP_IDLE )
23858      <font color = "grey">unreachable  </font>	,	.Conditions_WAIT_RSP( u_6_WAIT_RSP )
23859      <font color = "grey">unreachable  </font>	,	.CurState( u_bdb6 )
23860                   	,	.NextState( u_b9ec )
                   <font color = "red">==>  MISSING_ELSE</font>
23861                   	);
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_187470_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod546.html#inst_tag_187470" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>26</td><td>12</td><td>46.15</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>26</td><td>12</td><td>46.15</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23294
 EXPRESSION (NoChange ? ({1'b0, GenLcl2_Req_Len1}) : Len1Round)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23369
 EXPRESSION (FirstNS ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23370
 EXPRESSION (RspDone ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23463
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23464
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23465
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23466
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23473
 EXPRESSION (RspStatusSel ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23480
 EXPRESSION (NewRd ? Len1A[6:2] : ((RdCnt - 5'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23579
 EXPRESSION (RspDone ? 3'b100 : 3'b011)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23580
 EXPRESSION (RspDone ? 3'b010 : 3'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23586
 EXPRESSION (u_e6c6 ? ReqVld : u_cc5c)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       23690
 SUB-EXPRESSION (Incr ? (u_2191 == 5'b0) : (u_5e3 == 5'b1))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_187470_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod546.html#inst_tag_187470" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">252</td>
<td class="rt">4</td>
<td class="rt">1.59  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2964</td>
<td class="rt">16</td>
<td class="rt">0.54  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1482</td>
<td class="rt">12</td>
<td class="rt">0.81  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1482</td>
<td class="rt">4</td>
<td class="rt">0.27  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">43</td>
<td class="rt">4</td>
<td class="rt">9.30  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">516</td>
<td class="rt">11</td>
<td class="rt">2.13  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">7</td>
<td class="rt">2.71  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">4</td>
<td class="rt">1.55  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">209</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">2448</td>
<td class="rt">5</td>
<td class="rt">0.20  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1224</td>
<td class="rt">5</td>
<td class="rt">0.41  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1224</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Ahb_0_haddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hmastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hprot[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hresp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hsel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_htrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_18df[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2191[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2293[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2723[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4ba3[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_527c[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_52d8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5d16</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5e3[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6b1e[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6bc1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_761f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7ea9[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8fbf[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_93ba[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_98d1[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9fad[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a507[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a58e[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ac17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b20e[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bd0a[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_be34[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c11d[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4ee[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c644[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc5c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cf7e[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d040</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dade[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e6c6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ee5d[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrHigh[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrHighCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrLow[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrOk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HBurst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HProt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HResp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HTrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HWData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AhbA_0_HWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>COk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CtlCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurState[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EnErrReg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrReg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstBurst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstBurstSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstNS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FirstWrite1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FromIdle[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FromWR[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl2_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl2_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GoToIdle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GoToIdle1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HAddr1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HAddr2[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HBurst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HBurst1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HBurst2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HBurstCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HErr1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HProt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRData1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRdy1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRdy2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HRsp1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HSel2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HSize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HSize1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HSize2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HTrans[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HTrans1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HTrans2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HWData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>HWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Incr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1A[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1Ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1Round[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LenMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NewData</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NewRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextState[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NoChange</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Prot[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Prot1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PrvWrLast1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdCnt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdEnd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdWait</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqFlowIdDec</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspCnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspCntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspDone</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspStatusSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxData[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_RD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_RDW</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_WR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_WRW</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Trans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Trans_and_RD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxData[33:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WD0Ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WD1Ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrLast0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrLast1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrWait</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wrap2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapEnd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uFirstBurst_caseSel[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uFromIdle_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uFromWR_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_18df_caseSel[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_9fad_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_cc5c_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_187470_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod546.html#inst_tag_187470" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: CurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: CurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">23652</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1</td>
<td class="rt">23617</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2</td>
<td class="rt">23618</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3</td>
<td class="rt">23619</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4</td>
<td class="rt">23620</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>'h0->'h1</td>
<td class="rt">23617</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h2</td>
<td class="rt">23618</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h3</td>
<td class="rt">23619</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h4</td>
<td class="rt">23620</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h0</td>
<td class="rt">23652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h2</td>
<td class="rt">23618</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h3</td>
<td class="rt">23619</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h4</td>
<td class="rt">23620</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h0</td>
<td class="rt">23652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h1</td>
<td class="rt">23617</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h3</td>
<td class="rt">23619</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h4</td>
<td class="rt">23620</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h0</td>
<td class="rt">23652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h1</td>
<td class="rt">23617</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h2</td>
<td class="rt">23618</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h4</td>
<td class="rt">23620</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h0</td>
<td class="rt">23652</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h1</td>
<td class="rt">23617</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h2</td>
<td class="rt">23618</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h3</td>
<td class="rt">23619</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_187470_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod546.html#inst_tag_187470" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">137</td>
<td class="rt">71</td>
<td class="rt">51.82 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23294</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23369</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23370</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23464</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23465</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23466</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23473</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23579</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23580</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23586</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">23690</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23321</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23326</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23331</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23336</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23341</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">23477</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23485</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23501</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23506</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">23511</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23525</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23593</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23598</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23603</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">23616</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">23626</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">23634</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">23641</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">23651</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">23656</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23663</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23672</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">23701</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23714</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23724</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23733</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23746</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23759</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23765</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23772</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23778</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">23786</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23294      	input         Clk_Tm        ;
           	                             
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (NoChange) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23369      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (FirstNS) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23370      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (RspDone) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23463      				end
           				   
23464      			end
           			   
23465      	assign SevErr_10 =
           	                  
23466      							( RxAddr & 31'b1111111111111111111110000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111110000000000 )
           							                                                                                                                         
23467      					&	~ ( RxWrap | RxPrivate )
           					 	                        
23468      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
23469      			&
           			 
23470      			Rx_Vld
           			      
23471      		&	Rx_Head;
           		 	        
23472      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
23473      			.Clk( Clk )
           			           
23474      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23475      		,	.Clk_En( Clk_En )
           		 	                 
23476      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23479      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23464      			end
           			   
23465      	assign SevErr_10 =
           	                  
23466      							( RxAddr & 31'b1111111111111111111110000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111110000000000 )
           							                                                                                                                         
23467      					&	~ ( RxWrap | RxPrivate )
           					 	                        
23468      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
23469      			&
           			 
23470      			Rx_Vld
           			      
23471      		&	Rx_Head;
           		 	        
23472      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
23473      			.Clk( Clk )
           			           
23474      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23475      		,	.Clk_En( Clk_En )
           		 	                 
23476      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23479      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23465      	assign SevErr_10 =
           	                  
23466      							( RxAddr & 31'b1111111111111111111110000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111110000000000 )
           							                                                                                                                         
23467      					&	~ ( RxWrap | RxPrivate )
           					 	                        
23468      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
23469      			&
           			 
23470      			Rx_Vld
           			      
23471      		&	Rx_Head;
           		 	        
23472      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
23473      			.Clk( Clk )
           			           
23474      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23475      		,	.Clk_En( Clk_En )
           		 	                 
23476      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23479      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23466      							( RxAddr & 31'b1111111111111111111110000000000 ) != ( RxAddr + { 24'b0 , RxLen1 } & 31'b1111111111111111111110000000000 )
           							                                                                                                                         
23467      					&	~ ( RxWrap | RxPrivate )
           					 	                        
23468      				&	~ ( RxErr | RxUrg | RxPre )
           				 	                           
23469      			&
           			 
23470      			Rx_Vld
           			      
23471      		&	Rx_Head;
           		 	        
23472      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg14(
           		                                          
23473      			.Clk( Clk )
           			           
23474      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23475      		,	.Clk_En( Clk_En )
           		 	                 
23476      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23479      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23473      			.Clk( Clk )
           			           
23474      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23475      		,	.Clk_En( Clk_En )
           		 	                 
23476      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23479      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Incr) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23321      	wire [6:0]  RxDbg_Len1     ;
           	<font color = "green">-1-</font>                            
23322      	wire        RxDbg_Lock     ;
           <font color = "green">	==></font>
23323      	wire [3:0]  RxDbg_Opc      ;
           	<font color = "red">-2-</font>                            
23324      	wire [13:0] RxDbg_RouteId  ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23326      	wire [7:0]  RxDbg_User     ;
           	<font color = "green">-1-</font>                            
23327      	wire        RxErr          ;
           <font color = "green">	==></font>
23328      	wire [6:0]  RxLen1         ;
           	<font color = "red">-2-</font>                            
23329      	wire        RxLock         ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23331      	wire        RxPre          ;
           	<font color = "green">-1-</font>                            
23332      	wire        RxPreAtomic    ;
           <font color = "green">	==></font>
23333      	wire        RxPrivate      ;
           	<font color = "red">-2-</font>                            
23334      	wire [1:0]  RxStatus       ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23336      	wire        RxWrap         ;
           	<font color = "green">-1-</font>                            
23337      	wire        SevErr_0       ;
           <font color = "green">	==></font>
23338      	wire        SevErr_1       ;
           	<font color = "red">-2-</font>                            
23339      	wire        SevErr_10      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23341      	wire        SevErr_2       ;
           	<font color = "green">-1-</font>                            
23342      	wire        SevErr_3       ;
           <font color = "green">	==></font>
23343      	wire        SevErr_4       ;
           	<font color = "red">-2-</font>                            
23344      	wire        SevErr_5       ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23477      		,	.Clk_RetRstN( Clk_RetRstN )
           		<font color = "green">-1-</font> 	                           
23478      		,	.Clk_RstN( Clk_RstN )
           <font color = "green">		==></font>
23479      		,	.Clk_Tm( Clk_Tm )
           		<font color = "red">-2-</font> 	                 
23480      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23481      		,	.O( RxPrivate )
           		 	               
23482      		,	.Reset( ~ RxLock )
           		 	                  
23483      		,	.Set( RxPre & ( | RxLen1 ) )
           		 	                            
23484      		);
           		  
23485      	always @( posedge Clk )
           	                       
23486      		if ( Clk == 1'b1 )
           		                  
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           			                                                             
23488      				dontStop = 0;
           				             
23489      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23490      				if (!dontStop) begin
           				                    
23491      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
23492      					$stop;
           					      
23493      				end
           				   
23494      			end
           			   
23495      	always @( posedge Clk )
           	                       
23496      		if ( Clk == 1'b1 )
           		                  
23497      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
23498      				dontStop = 0;
           				             
23499      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23500      				if (!dontStop) begin
           				                    
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
23502      					$stop;
           					      
23503      				end
           				   
23504      			end
           			   
23505      	assign u_a33a = RxAddr [3:0];
           	                             
23506      	assign u_b175 = u_a33a;
           	                       
23507      	assign RxPreAtomic =
           	                    
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
23510      	always @( posedge Clk )
           	                       
23511      		if ( Clk == 1'b1 )
           		                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
23513      				dontStop = 0;
           				             
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23515      				if (!dontStop) begin
           				                    
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
23517      					$stop;
           					      
23518      				end
           				   
23519      			end
           			   
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
23521      	always @( posedge Clk )
           	                       
23522      		if ( Clk == 1'b1 )
           		                  
23523      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
23524      				dontStop = 0;
           				             
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23526      				if (!dontStop) begin
           				                    
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
23528      					$stop;
           					      
23529      				end
           				   
23530      			end
           			   
23531      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
23532      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
23533      			.Clk( Clk )
           			           
23534      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
23535      		,	.Clk_En( Clk_En )
           		 	                 
23536      		,	.Clk_EnS( Clk_EnS )
           		 	                   
23537      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
23538      		,	.Clk_RstN( Clk_RstN )
           		 	                     
23539      		,	.Clk_Tm( Clk_Tm )
           		 	                 
23540      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
23541      		,	.O( RdXSeen )
           		 	             
23542      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
23543      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
23544      		);
           		  
23545      	always @( posedge Clk )
           	                       
23546      		if ( Clk == 1'b1 )
           		                  
23547      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
23548      				dontStop = 0;
           				             
23549      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
23550      				if (!dontStop) begin
           				                    
23551      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
23552      					$stop;
           					      
23553      				end
           				   
23554      			end
           			   
23555      	endmodule
           	         
23556      	// synthesis translate_on
           	                         
23557      	// synopsys translate_on
           	                        
23558      
           
23559      `timescale 1ps/1ps
                             
23560      module rsnoc_z_H_R_G_T2_F_U_6bb1a70a (
                                                 
23561      	AddrMask
           	        
23562      ,	CxtRd_AddLd0
            	            
23563      ,	CxtRd_Addr4Be
            	             
23564      ,	CxtRd_Echo
            	          
23565      ,	CxtRd_Head
            	          
23566      ,	CxtRd_Len1
            	          
23567      ,	CxtRd_OpcT
            	          
23568      ,	CxtRd_RouteIdZ
            	              
23569      ,	CxtWr_AddLd0
            	            
23570      ,	CxtWr_Addr4Be
            	             
23571      ,	CxtWr_Echo
            	          
23572      ,	CxtWr_Head
            	          
23573      ,	CxtWr_Len1
            	          
23574      ,	CxtWr_OpcT
            	          
23575      ,	CxtWr_RouteIdZ
            	              
23576      ,	Debug
            	     
23577      ,	Empty
            	     
23578      ,	PathFound
            	         
23579      ,	ReqRx_Data
            	          
23580      ,	ReqRx_Head
            	          
23581      ,	ReqRx_Rdy
            	         
23582      ,	ReqRx_Tail
            	          
23583      ,	ReqRx_Vld
            	         
23584      ,	ReqTx_Data
            	          
23585      ,	ReqTx_Head
            	          
23586      ,	ReqTx_Rdy
            	         
23587      ,	ReqTx_Tail
            	          
23588      ,	ReqTx_Vld
            	         
23589      ,	RspRx_Data
            	          
23590      ,	RspRx_Head
            	          
23591      ,	RspRx_Rdy
            	         
23592      ,	RspRx_Tail
            	          
23593      ,	RspRx_Vld
            	         
23594      ,	RspTx_Data
            	          
23595      ,	RspTx_Head
            	          
23596      ,	RspTx_Rdy
            	         
23597      ,	RspTx_Tail
            	          
23598      ,	RspTx_Vld
            	         
23599      ,	SubFound
            	        
23600      ,	Sys_Clk
            	       
23601      ,	Sys_Clk_ClkS
            	            
23602      ,	Sys_Clk_En
            	          
23603      ,	Sys_Clk_EnS
            	           
23604      ,	Sys_Clk_RetRstN
            	               
23605      ,	Sys_Clk_RstN
            	            
23606      ,	Sys_Clk_Tm
            	          
23607      ,	Sys_Pwr_Idle
            	            
23608      ,	Sys_Pwr_WakeUp
            	              
23609      ,	WrCxt
            	     
23610      );
             
23611      	input  [29:0]  AddrMask        ;
           	                                
23612      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
23613      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
23614      	input  [2:0]   CxtRd_Echo      ;
           	                                
23615      	input          CxtRd_Head      ;
           	                                
23616      	input  [5:0]   CxtRd_Len1      ;
           	                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           	                                
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
23619      	output [7:0]   CxtWr_AddLd0    ;
           	                                
23620      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
23621      	output [2:0]   CxtWr_Echo      ;
           	                                
23622      	output         CxtWr_Head      ;
           	                                
23623      	output [5:0]   CxtWr_Len1      ;
           	                                
23624      	output [3:0]   CxtWr_OpcT      ;
           	                                
23625      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
23626      	input          Debug           ;
           	                                
23627      	input          Empty           ;
           	                                
23628      	input          PathFound       ;
           	                                
23629      	input  [107:0] ReqRx_Data      ;
           	                                
23630      	input          ReqRx_Head      ;
           	                                
23631      	output         ReqRx_Rdy       ;
           	                                
23632      	input          ReqRx_Tail      ;
           	                                
23633      	input          ReqRx_Vld       ;
           	                                
23634      	output [107:0] ReqTx_Data      ;
           	                                
23635      	output         ReqTx_Head      ;
           	                                
23636      	input          ReqTx_Rdy       ;
           	                                
23637      	output         ReqTx_Tail      ;
           	                                
23638      	output         ReqTx_Vld       ;
           	                                
23639      	input  [107:0] RspRx_Data      ;
           	                                
23640      	input          RspRx_Head      ;
           	                                
23641      	output         RspRx_Rdy       ;
           	                                
23642      	input          RspRx_Tail      ;
           	                                
23643      	input          RspRx_Vld       ;
           	                                
23644      	output [107:0] RspTx_Data      ;
           	                                
23645      	output         RspTx_Head      ;
           	                                
23646      	input          RspTx_Rdy       ;
           	                                
23647      	output         RspTx_Tail      ;
           	                                
23648      	output         RspTx_Vld       ;
           	                                
23649      	input          SubFound        ;
           	                                
23650      	input          Sys_Clk         ;
           	                                
23651      	input          Sys_Clk_ClkS    ;
           	                                
23652      	input          Sys_Clk_En      ;
           	                                
23653      	input          Sys_Clk_EnS     ;
           	                                
23654      	input          Sys_Clk_RetRstN ;
           	                                
23655      	input          Sys_Clk_RstN    ;
           	                                
23656      	input          Sys_Clk_Tm      ;
           	                                
23657      	output         Sys_Pwr_Idle    ;
           	                                
23658      	output         Sys_Pwr_WakeUp  ;
           	                                
23659      	output         WrCxt           ;
           	                                
23660      	wire [3:0]   u_4c36              ;
           	                                  
23661      	wire         u_6_IDLE_WAIT       ;
           	                                  
23662      	wire         u_6_RSP_IDLE        ;
           	                                  
23663      	wire         u_6_WAIT_RSP        ;
           	                                  
23664      	wire         u_7df2_2            ;
           	                                  
23665      	wire [13:0]  u_7df2_3            ;
           	                                  
23666      	wire [1:0]   u_7df2_4            ;
           	                                  
23667      	wire         u_8bb4_2            ;
           	                                  
23668      	wire [13:0]  u_8bb4_3            ;
           	                                  
23669      	wire [1:0]   u_8bb4_4            ;
           	                                  
23670      	wire         u_9d54              ;
           	                                  
23671      	wire [3:0]   u_ab1f              ;
           	                                  
23672      	wire [1:0]   u_b9ec              ;
           	                                  
23673      	wire [1:0]   u_bdb6              ;
           	                                  
23674      	wire [1:0]   u_cc76              ;
           	                                  
23675      	wire [1:0]   Arb_Gnt             ;
           	                                  
23676      	wire         Arb_Rdy             ;
           	                                  
23677      	wire [1:0]   Arb_Req             ;
           	                                  
23678      	wire         Arb_Vld             ;
           	                                  
23679      	wire [1:0]   CurState            ;
           	                                  
23680      	wire         CxtRdy              ;
           	                                  
23681      	wire         CxtVld              ;
           	                                  
23682      	wire         LoopBack            ;
           	                                  
23683      	wire         LoopPld             ;
           	                                  
23684      	wire         NullRx_Len1H        ;
           	                                  
23685      	wire [13:0]  NullRx_RouteId      ;
           	                                  
23686      	wire [1:0]   NullRx_Status       ;
           	                                  
23687      	wire         NullTx_Len1H        ;
           	                                  
23688      	wire [13:0]  NullTx_RouteId      ;
           	                                  
23689      	wire [1:0]   NullTx_Status       ;
           	                                  
23690      	wire         Pwr_BusErr_Idle     ;
           	                                  
23691      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
23692      	wire         Pwr_Cxt_Idle        ;
           	                                  
23693      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
23694      	wire         Req_HdrVld          ;
           	                                  
23695      	wire [107:0] ReqTx0_Data         ;
           	                                  
23696      	wire         ReqTx0_Head         ;
           	                                  
23697      	wire         ReqTx0_Rdy          ;
           	                                  
23698      	wire         ReqTx0_Tail         ;
           	                                  
23699      	wire         ReqTx0_Vld          ;
           	                                  
23700      	wire [107:0] Rsp_Data            ;
           	                                  
23701      	wire         Rsp_Rdy             ;
           	                                  
23702      	wire         Rsp_Vld             ;
           	                                  
23703      	wire [3:0]   RspBe               ;
           	                                  
23704      	wire [37:0]  RspDatum            ;
           	                                  
23705      	wire [69:0]  RspHdr              ;
           	                                  
23706      	wire         RspRdy              ;
           	                                  
23707      	wire [7:0]   RspUser             ;
           	                                  
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
23711      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
23712      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
23713      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
23715      	wire [107:0] RxErr_Data          ;
           	                                  
23716      	wire         RxErr_Head          ;
           	                                  
23717      	wire         RxErr_Rdy           ;
           	                                  
23718      	wire         RxErr_Tail          ;
           	                                  
23719      	wire         RxErr_Vld           ;
           	                                  
23720      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
23721      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
23722      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
23723      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
23728      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
23729      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
23730      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
23731      	assign RxWord_Hdr_Len1 = RxErr_Data [86:80];
           	                                            
23732      	assign NullRx_Len1H = RxWord_Hdr_Len1 [6];
           	                                          
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
23737      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
23738      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
23739      	assign u_8bb4_4 = NullRx_Status;
           	                                
23740      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
23741      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
23742      		.Gnt( Arb_Gnt )
           		               
23743      	,	.Rdy( Arb_Rdy )
           	 	               
23744      	,	.Req( Arb_Req )
           	 	               
23745      	,	.ReqArbIn( 2'b0 )
           	 	                 
23746      	,	.Sys_Clk( Sys_Clk )
           	 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
23750      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
23751      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
23752      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
23753      	,	.Sys_Pwr_Idle( )
           	 	                
23754      	,	.Sys_Pwr_WakeUp( )
           	 	                  
23755      	,	.Vld( Arb_Vld )
           	 	               
23756      	);
           	  
23757      	assign NullTx_RouteId = u_7df2_3;
           	                                 
23758      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
23760      	assign NullTx_Status = u_7df2_4;
           	                                
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           	                               
23763      	assign RspWord_Hdr_Len1 = { NullTx_Len1H , CxtRd_Len1 };
           	                                                        
23764      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
23765      	assign RspUser = { 8'b0 };
           	                          
23766      	assign RspWord_Hdr_User = RspUser;
           	                                  
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
23768      	assign RspHdr =
           	               
23769      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
23770      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
23771      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23485      	always @( posedge Clk )
           	<font color = "green">-1-</font>                       
23486      		if ( Clk == 1'b1 )
           <font color = "green">		==></font>
23487      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_10 ) !== 1'b0 ) begin
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23501      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					<font color = "green">-1-</font>                                                                                                                                     
23502      					$stop;
           <font color = "green">					==></font>
23503      				end
           				<font color = "red">-2-</font>   
23504      			end
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23506      	assign u_b175 = u_a33a;
           	<font color = "green">-1-</font>                       
23507      	assign RxPreAtomic =
           <font color = "green">	==></font>
23508      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			<font color = "red">-2-</font>                                                                                                           
23509      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23511      		if ( Clk == 1'b1 )
           		<font color = "red">-1-</font>                  
23512      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           <font color = "red">			==></font>
23513      				dontStop = 0;
           <font color = "green">				==></font>
23514      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "red">				==></font>
23515      				if (!dontStop) begin
           <font color = "red">				==></font>
23516      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           <font color = "red">					==></font>
23517      					$stop;
           <font color = "red">					==></font>
23518      				end
           <font color = "red">				==></font>
23519      			end
           <font color = "red">			==></font>
23520      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           <font color = "red">	==></font>
23521      	always @( posedge Clk )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>9'b000000001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b100000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23525      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				<font color = "green">-1-</font>  
23526      				if (!dontStop) begin
           <font color = "green">				==></font>
23527      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           <font color = "green">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23593      ,	RspRx_Vld
           <font color = "green">-1-</font> 	         
23594      ,	RspTx_Data
           <font color = "green">==></font>
23595      ,	RspTx_Head
           <font color = "red">-2-</font> 	          
23596      ,	RspTx_Rdy
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23598      ,	RspTx_Vld
           <font color = "green">-1-</font> 	         
23599      ,	SubFound
           <font color = "green">==></font>
23600      ,	Sys_Clk
           <font color = "red">-2-</font> 	       
23601      ,	Sys_Clk_ClkS
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23603      ,	Sys_Clk_EnS
           <font color = "green">-1-</font> 	           
23604      ,	Sys_Clk_RetRstN
           <font color = "green">==></font>
23605      ,	Sys_Clk_RstN
           <font color = "red">-2-</font> 	            
23606      ,	Sys_Clk_Tm
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23616      	input  [5:0]   CxtRd_Len1      ;
           	<font color = "red">-1-</font>                                
23617      	input  [3:0]   CxtRd_OpcT      ;
           <font color = "red">	==></font>
23618      	input  [7:0]   CxtRd_RouteIdZ  ;
           <font color = "red">	==></font>
23619      	output [7:0]   CxtWr_AddLd0    ;
           <font color = "red">	==></font>
23620      	output [1:0]   CxtWr_Addr4Be   ;
           <font color = "red">	==></font>
23621      	output [2:0]   CxtWr_Echo      ;
           <font color = "green">	==></font>
23622      	output         CxtWr_Head      ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23626      	input          Debug           ;
           	<font color = "red">-1-</font>                                
23627      	input          Empty           ;
           <font color = "red">	==></font>
23628      	input          PathFound       ;
           <font color = "green">	==></font>
23629      	input  [107:0] ReqRx_Data      ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23634      	output [107:0] ReqTx_Data      ;
           	<font color = "red">-1-</font>                                
23635      	output         ReqTx_Head      ;
           <font color = "red">	==></font>
23636      	input          ReqTx_Rdy       ;
           <font color = "green">	==></font>
23637      	output         ReqTx_Tail      ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23641      	output         RspRx_Rdy       ;
           	<font color = "red">-1-</font>                                
23642      	input          RspRx_Tail      ;
           <font color = "red">	==></font>
23643      	input          RspRx_Vld       ;
           <font color = "red">	==></font>
23644      	output [107:0] RspTx_Data      ;
           <font color = "red">	==></font>
23645      	output         RspTx_Head      ;
           <font color = "red">	==></font>
23646      	input          RspTx_Rdy       ;
           <font color = "green">	==></font>
23647      	output         RspTx_Tail      ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23651      	input          Sys_Clk_ClkS    ;
           	<font color = "green">-1-</font>                                
23652      	input          Sys_Clk_En      ;
           <font color = "green">	==></font>
23653      	input          Sys_Clk_EnS     ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23656      	input          Sys_Clk_Tm      ;
           	<font color = "red">-1-</font>                                
23657      	output         Sys_Pwr_Idle    ;
           <font color = "red">	==></font>
23658      	output         Sys_Pwr_WakeUp  ;
           <font color = "green">	==></font>
23659      	output         WrCxt           ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23663      	wire         u_6_WAIT_RSP        ;
           	<font color = "green">-1-</font>                                  
23664      	wire         u_7df2_2            ;
           <font color = "green">	==></font>
23665      	wire [13:0]  u_7df2_3            ;
           	<font color = "red">-2-</font>                                  
23666      	wire [1:0]   u_7df2_4            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23672      	wire [1:0]   u_b9ec              ;
           	<font color = "green">-1-</font>                                  
23673      	wire [1:0]   u_bdb6              ;
           <font color = "green">	==></font>
23674      	wire [1:0]   u_cc76              ;
           	<font color = "red">-2-</font>                                  
23675      	wire [1:0]   Arb_Gnt             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23701      	wire         Rsp_Rdy             ;
           	<font color = "red">-1-</font>                                  
23702      	wire         Rsp_Vld             ;
           <font color = "red">	==></font>
23703      	wire [3:0]   RspBe               ;
           <font color = "red">	==></font>
23704      	wire [37:0]  RspDatum            ;
           <font color = "red">	==></font>
23705      	wire [69:0]  RspHdr              ;
           <font color = "red">	==></font>
23706      	wire         RspRdy              ;
           <font color = "red">	==></font>
23707      	wire [7:0]   RspUser             ;
           <font color = "red">	==></font>
23708      	wire [30:0]  RspWord_Hdr_Addr    ;
           <font color = "green">	==></font>
23709      	wire [2:0]   RspWord_Hdr_Echo    ;
           <font color = "red">	==></font>
23710      	wire [6:0]   RspWord_Hdr_Len1    ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>7'b0000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23714      	wire [7:0]   RspWord_Hdr_User    ;
           	<font color = "green">-1-</font>                                  
23715      	wire [107:0] RxErr_Data          ;
           <font color = "green">	==></font>
23716      	wire         RxErr_Head          ;
           	<font color = "red">-2-</font>                                  
23717      	wire         RxErr_Rdy           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23724      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	<font color = "green">-1-</font>                                  
23725      	wire [1:0]   RxWord_Hdr_Status   ;
           <font color = "green">	==></font>
23726      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	<font color = "red">-2-</font>                              
23727      	assign u_cc76 = RxErr_Data [88:87];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23733      	assign u_8bb4_2 = NullRx_Len1H;
           	<font color = "green">-1-</font>                               
23734      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           <font color = "green">	==></font>
23735      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	<font color = "red">-2-</font>                                           
23736      	assign u_8bb4_3 = NullRx_RouteId;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23746      	,	.Sys_Clk( Sys_Clk )
           	<font color = "green">-1-</font> 	                   
23747      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "green">	==></font>
23748      	,	.Sys_Clk_En( Sys_Clk_En )
           	<font color = "red">-2-</font> 	                         
23749      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23759      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	<font color = "green">-1-</font>                                    
23760      	assign NullTx_Status = u_7df2_4;
           <font color = "green">	==></font>
23761      	assign RspWord_Hdr_Status = NullTx_Status;
           	<font color = "red">-2-</font>                                          
23762      	assign NullTx_Len1H = u_7df2_2;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23765      	assign RspUser = { 8'b0 };
           	<font color = "green">-1-</font>                          
23766      	assign RspWord_Hdr_User = RspUser;
           <font color = "green">	==></font>
23767      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	<font color = "red">-2-</font>                                     
23768      	assign RspHdr =
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23772      	assign Rsp_Data = { RspHdr , RspDatum };
           	<font color = "green">-1-</font>                                        
23773      	assign Rsp_Vld = CxtVld & ~ LoopPld;
           <font color = "green">	==></font>
23774      	rsnoc_z_T_C_S_C_L_R_D_z_F2t4 ud( .I( RspWord_Hdr_Addr [1:0] ) , .O( u_4c36 ) );
           	<font color = "red">-2-</font>                                                                               
23775      	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( u_4c36 ) , .O( u_ab1f ) );
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23778      	);
           	<font color = "green">-1-</font>  
23779      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           <font color = "green">	==></font>
23780      		.Clk( Sys_Clk )
           		<font color = "red">-2-</font>               
23781      	,	.Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
23786      	,	.Clk_Tm( Sys_Clk_Tm )
           	<font color = "green">-1-</font> 	                     
23787      	,	.En( RxErr_Vld & RxErr_Rdy )
           <font color = "green">	==></font>
23788      	,	.O( LoopPld )
           	<font color = "red">-2-</font> 	             
23789      	,	.Reset( RxErr_Tail )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_187469">
    <li>
      <a href="#inst_tag_187469_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_187469_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_187469_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_187469_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_187469_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_187470">
    <li>
      <a href="#inst_tag_187470_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_187470_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_187470_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_187470_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_187470_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_187471">
    <li>
      <a href="#inst_tag_187471_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_187471_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_187471_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_187471_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_187471_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_U_U_7d7f8095">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
