module dataAddr(in, clk, rst, prev_sat, sat, return);

input in, clk, rst;
output reg sat, return;
int count;

reg[3:0] state;

always@(posedge clk or negedge rst)
begin
     if (~rst)
	  begin
         state = 4'b0000;
			sat = 0;
			count = 0;
	  end
     else
	  if(prevsat)
	  begin
			 count = count + 1;
          case (state)
               4'b0000:
					if(in)		//multicast
						state = 4'b1111;
					else
                  state = 4'b0001;
               4'b0001:
					if(~in)
                  state = 4'b0010;
               4'b0010:
					if(~in)
                  state = 4'b0011;
               4'b0011:
					if(in)
						state = 4'b0100;
					4'b0100:
					if(in)
					   state = 4'b0101;
					4'b0101:
					if(in)
					   state = 4'b0110;
					4'b0110:
					if(in)
						state = 4'b0111;
					4'b0111:
					if(~in)
					begin
						state = 4'b1000;
						sat = 1;
					end
					4'b1000:
					if(sat)
						state = 4'b1000;
					else 
					begin
						state = 4'b0000;
						sat = 0;
					end
					4'b1111:
					if(count == 8)
					begin
						state = 4'b1000;
						sat = 1;
					end					
          endcase
		end
		if(count == 8 & ~sat & (state != 4'b1111))
		begin
			count = 0;
			state = 4'b0000;
		end
		
end

endmodule