-- VHDL for IBM SMS ALD group OpCodeGrouping
-- Title: OpCodeGrouping
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 7/25/2020 11:25:16 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity OpCodeGrouping is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MS_RESET_ADD_OP_CODE: in STD_LOGIC;
		MS_RESET_SUBT_OP_CODE: in STD_LOGIC;
		MS_ADD_OP_CODE: in STD_LOGIC;
		MS_SUBT_OP_CODE: in STD_LOGIC;
		MS_MPLY_OP_CODE: in STD_LOGIC;
		MS_DIV_OP_CODE: in STD_LOGIC;
		MS_1401_POUND_SIGN_OP_CODE: in STD_LOGIC;
		MS_EDIT_OP_CODE: in STD_LOGIC;
		MS_COMPARE_OP_CODE: in STD_LOGIC;
		MS_MOVE_ZERO_SUP_OP_CODE: in STD_LOGIC;
		MS_CLEAR_OP_CODE: in STD_LOGIC;
		MS_CHAR_TEST_BRANCH_OP_CODE: in STD_LOGIC;
		MS_TABLE_SEARCH_OP_CODE: in STD_LOGIC;
		MS_UNIT_CTRL_OP_CODE: in STD_LOGIC;
		MS_DATA_MOVE_OP_CODE: in STD_LOGIC;
		MS_I_O_MOVE_OP_CODE: in STD_LOGIC;
		MS_I_O_LOAD_OP_CODE: in STD_LOGIC;
		MS_STORE_ADDR_REGS_OP_CODE: in STD_LOGIC;
		MS_SET_WORD_MARK_OP_CODE: in STD_LOGIC;
		MS_CLEAR_WORD_MARK_OP_CODE: in STD_LOGIC;
		MS_1401_STORE_A_AR_OP_CODE: in STD_LOGIC;
		MS_1401_STORE_B_AR_OP_CODE: in STD_LOGIC;
		PS_A_CYCLE: in STD_LOGIC;
		MS_STOP_DOT_BRANCH_OP_CODE: in STD_LOGIC;
		MS_INTERRUPT_TEST_OP_CODE: in STD_LOGIC;
		MS_1401_CARD_OR_PRINT_OP_CODE: in STD_LOGIC;
		MS_COND_TEST_BRANCH_OP_CODE: in STD_LOGIC;
		MS_BRANCH_ON_STATUS_CH_1: in STD_LOGIC;
		MS_BRANCH_ON_STATUS_CH_2: in STD_LOGIC;
		MS_I_OR_O_OP_CODES_STAR_12_19: in STD_LOGIC;
		MS_BIT_TEST_BRANCH_OP_CODE: in STD_LOGIC;
		MS_ZN_OR_WM_TST_BRANCH_OP_CODE: in STD_LOGIC;
		MS_E_CH_STACKER_SEL_OP_CODE: in STD_LOGIC;
		MS_E_CH_FORMS_CTRL_OP_CODE: in STD_LOGIC;
		MS_E_CH_2_CHAR_OP_CODES_STAR_1414_STAR: in STD_LOGIC;
		PS_P_OR_Q_2_CHAR_OP_1412_19: in STD_LOGIC;
		PS_1401_MODE: in STD_LOGIC;
		MS_1401_MODE: in STD_LOGIC;
		MS_1401_M_OP_CODE: in STD_LOGIC;
		MS_1401_L_OP_CODE: in STD_LOGIC;
		PS_MPLY_OR_DIV_OP_CODES: out STD_LOGIC;
		PS_RESET_TYPE_OP_CODES: out STD_LOGIC;
		PS_ADD_OR_SUBT_OP_CODES: out STD_LOGIC;
		PS_ARITH_TYPE_OP_CODES: out STD_LOGIC;
		PS_ADD_TYPE_OP_CODES: out STD_LOGIC;
		PS_E_OR_Z_OP_CODES: out STD_LOGIC;
		PS_COMPARE_TYPE_OP_CODES: out STD_LOGIC;
		PS_NO_BRANCH_OP_CODES: out STD_LOGIC;
		PS_1401_STORE_AR_OP_CODES: out STD_LOGIC;
		PS_WORD_MARK_OP_CODES: out STD_LOGIC;
		PS_M_OR_L_OP_CODES: out STD_LOGIC;
		MS_1401_STORE_AR_OP_CODES: out STD_LOGIC;
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE: out STD_LOGIC;
		PS_A_CY_FIRST_OP_CODES: out STD_LOGIC;
		PS_1ST_SCAN_FIRST_OP_CODES: out STD_LOGIC;
		PS_B_CY_FIRST_OP_CODES: out STD_LOGIC;
		PS_A_REG_TO_A_CH_ON_B_CY_OPS: out STD_LOGIC;
		PS_OP_MOD_TO_A_CH_ON_B_CY_OPS: out STD_LOGIC;
		PS_STOP_AT_F_ON_B_CY_OPS: out STD_LOGIC;
		PS_STOP_AT_H_ON_B_CYCLE_OPS: out STD_LOGIC;
		PS_LOAD_MEM_ON_B_CY_OP_CODES: out STD_LOGIC;
		PS_REGEN_MEM_ON_B_CY_OP_CODES: out STD_LOGIC;
		PS_STOP_AT_F_ON_B_CY_OP_CODES: out STD_LOGIC;
		PS_STOP_AT_J_ON_B_CY_OP_CODES: out STD_LOGIC;
		PS_RO_B_AR_ON_SCAN_B_CY_OPS: out STD_LOGIC;
		PS_READ_OUT_AAR_ON_A_CY_OPS: out STD_LOGIC;
		PS_PERCENT_TYPE_OP_CODES: out STD_LOGIC;
		PS_1_ADDR_PLUS_MOD_OP_CODES: out STD_LOGIC;
		MS_NOT_PERCENT_TYPE_OP_CODES: out STD_LOGIC;
		MS_PERCENT_TYPE_OP_CODES: out STD_LOGIC;
		PS_NOT_PERCENT_TYPE_OP_CODES: out STD_LOGIC;
		MS_1_ADDR_PLUS_MOD_OP_CODES: out STD_LOGIC;
		PS_2_ADDR_NO_MOD_OP_CODES: out STD_LOGIC;
		PS_2_ADDR_PLUS_MOD_OP_CODES: out STD_LOGIC;
		PS_ADDR_TYPE_OP_CODES: out STD_LOGIC;
		PS_TWO_ADDRESS_OP_CODES: out STD_LOGIC;
		PS_2_CHAR_ONLY_OP_CODES: out STD_LOGIC;
		PS_NO_C_OR_D_CYCLE_OP_CODES: out STD_LOGIC;
		MS_TWO_ADDRESS_OP_CODES: out STD_LOGIC;
		PS_C_CYCLE_OP_CODES: out STD_LOGIC;
		MS_E_CH_2_CHAR_ONLY_OP_CODES: out STD_LOGIC;
		PS_E_CH_2_CHAR_ONLY_OP_CODES: out STD_LOGIC;
		PS_NO_D_CY_AT_I_RING_6_OPS: out STD_LOGIC;
		PS_NO_INDEX_ON_1ST_ADDR_OPS: out STD_LOGIC;
		PS_ADDR_DOUBLE_OP_CODES: out STD_LOGIC;
		MS_NOT_ADDR_DBL_OP_CODES: out STD_LOGIC);
end OpCodeGrouping;


ARCHITECTURE structural of OpCodeGrouping is

	 signal MS_RESET_TYPE_OP_CODES: STD_LOGIC;
	 signal MS_ADD_OR_SUBT_OP_CODES: STD_LOGIC;
	 signal MS_MPLY_OR_DIV_OP_CODES: STD_LOGIC;
	 signal MS_ADD_TYPE_OP_CODES: STD_LOGIC;
	 signal MS_W_OR_V_OP_CODES: STD_LOGIC;
	 signal MS_E_OR_Z_OP_CODES: STD_LOGIC;
	 signal MS_COMPARE_TYPE_OP_CODES: STD_LOGIC;
	 signal MS_W_OR_V_OR_CLEAR_OP_CODES: STD_LOGIC;
	 signal MS_ADD_TYPE_OR_MPL_OR_DIV_OR_E_OR_Z_OPS: STD_LOGIC;
	 signal MS_WORD_MARK_OP_CODES: STD_LOGIC;
	 signal MS_ADD_TYPE_OR_MLP_OR_DIV_OR_E_OR_Z_OR_C_OPS: STD_LOGIC;
	 signal MS_ARS_L_OR_M_OR_T_OP_CODES: STD_LOGIC;
	 signal MS_M_OR_L_OP_CODES: STD_LOGIC;
	 signal MS_ARS_D_OR_T_OP_CODES: STD_LOGIC;
	 signal MS_COMMON_OP_CODE_GROUPING: STD_LOGIC;
	 signal MS_1401_LB_OR_H_OR_Q_OP_CODES: STD_LOGIC;
	 signal MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ: STD_LOGIC;
	 signal MS_J_OR_R_OR_X_I_OR_O_OP_CODES: STD_LOGIC;
	 signal MS_WM_OR_E_OR_Z_OR_W_OR_V_OR_C_OR_CLEAR_OR_DOT_OPS: STD_LOGIC;
	 signal MS_NO_INDEX_ON_1ST_ADDR_OPS: STD_LOGIC;

	 signal XX_MS_E_CH_2_CHAR_ONLY_OP_CODES: STD_LOGIC;
	 signal XX_MS_1401_STORE_AR_OP_CODES: STD_LOGIC;
	 signal XX_MS_PERCENT_TYPE_OP_CODES: STD_LOGIC;
	 signal XX_MS_NOT_PERCENT_TYPE_OP_CODES: STD_LOGIC;

BEGIN

	MS_E_CH_2_CHAR_ONLY_OP_CODES <= 
		XX_MS_E_CH_2_CHAR_ONLY_OP_CODES;
	MS_1401_STORE_AR_OP_CODES <= 
		XX_MS_1401_STORE_AR_OP_CODES;
	MS_PERCENT_TYPE_OP_CODES <= 
		XX_MS_PERCENT_TYPE_OP_CODES;
	MS_NOT_PERCENT_TYPE_OP_CODES <= 
		XX_MS_NOT_PERCENT_TYPE_OP_CODES;

Page_13_14_01_1: ENTITY ALD_13_14_01_1_OP_CODE_GROUPING_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_SUBT_OP_CODE =>
		MS_RESET_SUBT_OP_CODE,
	MS_RESET_ADD_OP_CODE =>
		MS_RESET_ADD_OP_CODE,
	MS_SUBT_OP_CODE =>
		MS_SUBT_OP_CODE,
	MS_ADD_OP_CODE =>
		MS_ADD_OP_CODE,
	MS_MPLY_OP_CODE =>
		MS_MPLY_OP_CODE,
	MS_DIV_OP_CODE =>
		MS_DIV_OP_CODE,
	MS_RESET_TYPE_OP_CODES =>
		MS_RESET_TYPE_OP_CODES,
	PS_RESET_TYPE_OP_CODES =>
		PS_RESET_TYPE_OP_CODES,
	MS_ADD_OR_SUBT_OP_CODES =>
		MS_ADD_OR_SUBT_OP_CODES,
	PS_ADD_OR_SUBT_OP_CODES =>
		PS_ADD_OR_SUBT_OP_CODES,
	MS_MPLY_OR_DIV_OP_CODES =>
		MS_MPLY_OR_DIV_OP_CODES,
	PS_MPLY_OR_DIV_OP_CODES =>
		PS_MPLY_OR_DIV_OP_CODES
	);

Page_13_14_02_1: ENTITY ALD_13_14_02_1_OP_CODE_GROUPING
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_1401_POUND_SIGN_OP_CODE =>
		MS_1401_POUND_SIGN_OP_CODE,
	MS_RESET_TYPE_OP_CODES =>
		MS_RESET_TYPE_OP_CODES,
	MS_ADD_OR_SUBT_OP_CODES =>
		MS_ADD_OR_SUBT_OP_CODES,
	MS_MPLY_OR_DIV_OP_CODES =>
		MS_MPLY_OR_DIV_OP_CODES,
	MS_ADD_TYPE_OP_CODES =>
		MS_ADD_TYPE_OP_CODES,
	PS_ARITH_TYPE_OP_CODES =>
		PS_ARITH_TYPE_OP_CODES,
	PS_ADD_TYPE_OP_CODES =>
		PS_ADD_TYPE_OP_CODES
	);

Page_13_14_03_1: ENTITY ALD_13_14_03_1_OP_CODE_GROUPING
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_EDIT_OP_CODE =>
		MS_EDIT_OP_CODE,
	MS_MOVE_ZERO_SUP_OP_CODE =>
		MS_MOVE_ZERO_SUP_OP_CODE,
	MS_COMPARE_OP_CODE =>
		MS_COMPARE_OP_CODE,
	MS_TABLE_SEARCH_OP_CODE =>
		MS_TABLE_SEARCH_OP_CODE,
	MS_CHAR_TEST_BRANCH_OP_CODE =>
		MS_CHAR_TEST_BRANCH_OP_CODE,
	MS_W_OR_V_OP_CODES =>
		MS_W_OR_V_OP_CODES,
	MS_CLEAR_OP_CODE =>
		MS_CLEAR_OP_CODE,
	MS_E_OR_Z_OP_CODES =>
		MS_E_OR_Z_OP_CODES,
	PS_E_OR_Z_OP_CODES =>
		PS_E_OR_Z_OP_CODES,
	MS_COMPARE_TYPE_OP_CODES =>
		MS_COMPARE_TYPE_OP_CODES,
	PS_COMPARE_TYPE_OP_CODES =>
		PS_COMPARE_TYPE_OP_CODES,
	MS_W_OR_V_OR_CLEAR_OP_CODES =>
		MS_W_OR_V_OR_CLEAR_OP_CODES
	);

Page_13_14_04_1: ENTITY ALD_13_14_04_1_OP_CODE_GROUPING
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_O_MOVE_OP_CODE =>
		MS_I_O_MOVE_OP_CODE,
	MS_TABLE_SEARCH_OP_CODE =>
		MS_TABLE_SEARCH_OP_CODE,
	MS_I_O_LOAD_OP_CODE =>
		MS_I_O_LOAD_OP_CODE,
	MS_COMPARE_OP_CODE =>
		MS_COMPARE_OP_CODE,
	MS_ADD_TYPE_OR_MPL_OR_DIV_OR_E_OR_Z_OPS =>
		MS_ADD_TYPE_OR_MPL_OR_DIV_OR_E_OR_Z_OPS,
	MS_WORD_MARK_OP_CODES =>
		MS_WORD_MARK_OP_CODES,
	MS_UNIT_CTRL_OP_CODE =>
		MS_UNIT_CTRL_OP_CODE,
	MS_DATA_MOVE_OP_CODE =>
		MS_DATA_MOVE_OP_CODE,
	MS_STORE_ADDR_REGS_OP_CODE =>
		MS_STORE_ADDR_REGS_OP_CODE,
	MS_E_CH_2_CHAR_ONLY_OP_CODES =>
		XX_MS_E_CH_2_CHAR_ONLY_OP_CODES,
	MS_ARS_L_OR_M_OR_T_OP_CODES =>
		MS_ARS_L_OR_M_OR_T_OP_CODES,
	MS_ADD_TYPE_OR_MLP_OR_DIV_OR_E_OR_Z_OR_C_OPS =>
		MS_ADD_TYPE_OR_MLP_OR_DIV_OR_E_OR_Z_OR_C_OPS,
	PS_NO_BRANCH_OP_CODES =>
		PS_NO_BRANCH_OP_CODES
	);

Page_13_14_05_1: ENTITY ALD_13_14_05_1_OP_CODE_GROUPING_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_SET_WORD_MARK_OP_CODE =>
		MS_SET_WORD_MARK_OP_CODE,
	MS_CLEAR_WORD_MARK_OP_CODE =>
		MS_CLEAR_WORD_MARK_OP_CODE,
	MS_I_O_MOVE_OP_CODE =>
		MS_I_O_MOVE_OP_CODE,
	MS_I_O_LOAD_OP_CODE =>
		MS_I_O_LOAD_OP_CODE,
	MS_1401_STORE_A_AR_OP_CODE =>
		MS_1401_STORE_A_AR_OP_CODE,
	MS_1401_STORE_B_AR_OP_CODE =>
		MS_1401_STORE_B_AR_OP_CODE,
	MS_WORD_MARK_OP_CODES =>
		MS_WORD_MARK_OP_CODES,
	PS_WORD_MARK_OP_CODES =>
		PS_WORD_MARK_OP_CODES,
	MS_M_OR_L_OP_CODES =>
		MS_M_OR_L_OP_CODES,
	PS_M_OR_L_OP_CODES =>
		PS_M_OR_L_OP_CODES,
	MS_1401_STORE_AR_OP_CODES =>
		XX_MS_1401_STORE_AR_OP_CODES,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES
	);

Page_13_14_06_1: ENTITY ALD_13_14_06_1_OP_CODE_GROUPING_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ADD_TYPE_OR_MLP_OR_DIV_OR_E_OR_Z_OR_C_OPS =>
		MS_ADD_TYPE_OR_MLP_OR_DIV_OR_E_OR_Z_OR_C_OPS,
	MS_WORD_MARK_OP_CODES =>
		MS_WORD_MARK_OP_CODES,
	MS_W_OR_V_OR_CLEAR_OP_CODES =>
		MS_W_OR_V_OR_CLEAR_OP_CODES,
	MS_STORE_ADDR_REGS_OP_CODE =>
		MS_STORE_ADDR_REGS_OP_CODE,
	MS_TABLE_SEARCH_OP_CODE =>
		MS_TABLE_SEARCH_OP_CODE,
	MS_CHAR_TEST_BRANCH_OP_CODE =>
		MS_CHAR_TEST_BRANCH_OP_CODE,
	MS_1401_STORE_AR_OP_CODES =>
		XX_MS_1401_STORE_AR_OP_CODES,
	MS_1401_POUND_SIGN_OP_CODE =>
		MS_1401_POUND_SIGN_OP_CODE,
	MS_ARS_D_OR_T_OP_CODES =>
		MS_ARS_D_OR_T_OP_CODES,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	MS_COMMON_OP_CODE_GROUPING =>
		MS_COMMON_OP_CODE_GROUPING,
	PS_1ST_SCAN_FIRST_OP_CODES =>
		PS_1ST_SCAN_FIRST_OP_CODES,
	MS_1401_LB_OR_H_OR_Q_OP_CODES =>
		MS_1401_LB_OR_H_OR_Q_OP_CODES,
	PS_A_CY_FIRST_OP_CODES =>
		PS_A_CY_FIRST_OP_CODES,
	MS_STD_A_CYCLE_OPS_DOT_A_CYCLE =>
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE
	);

Page_13_14_07_1: ENTITY ALD_13_14_07_1_OP_CODE_GROUPING
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_W_OR_V_OR_CLEAR_OP_CODES =>
		MS_W_OR_V_OR_CLEAR_OP_CODES,
	MS_STOP_DOT_BRANCH_OP_CODE =>
		MS_STOP_DOT_BRANCH_OP_CODE,
	MS_CLEAR_OP_CODE =>
		MS_CLEAR_OP_CODE,
	MS_COMMON_OP_CODE_GROUPING =>
		MS_COMMON_OP_CODE_GROUPING,
	MS_CHAR_TEST_BRANCH_OP_CODE =>
		MS_CHAR_TEST_BRANCH_OP_CODE,
	MS_1401_LB_OR_H_OR_Q_OP_CODES =>
		MS_1401_LB_OR_H_OR_Q_OP_CODES,
	MS_DATA_MOVE_OP_CODE =>
		MS_DATA_MOVE_OP_CODE,
	MS_TABLE_SEARCH_OP_CODE =>
		MS_TABLE_SEARCH_OP_CODE,
	MS_UNIT_CTRL_OP_CODE =>
		MS_UNIT_CTRL_OP_CODE,
	MS_1401_CARD_OR_PRINT_OP_CODE =>
		MS_1401_CARD_OR_PRINT_OP_CODE,
	MS_E_CH_2_CHAR_ONLY_OP_CODES =>
		XX_MS_E_CH_2_CHAR_ONLY_OP_CODES,
	MS_W_OR_V_OP_CODES =>
		MS_W_OR_V_OP_CODES,
	MS_INTERRUPT_TEST_OP_CODE =>
		MS_INTERRUPT_TEST_OP_CODE,
	MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ =>
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ,
	PS_B_CY_FIRST_OP_CODES =>
		PS_B_CY_FIRST_OP_CODES,
	PS_A_REG_TO_A_CH_ON_B_CY_OPS =>
		PS_A_REG_TO_A_CH_ON_B_CY_OPS,
	MS_ARS_D_OR_T_OP_CODES =>
		MS_ARS_D_OR_T_OP_CODES,
	PS_OP_MOD_TO_A_CH_ON_B_CY_OPS =>
		PS_OP_MOD_TO_A_CH_ON_B_CY_OPS,
	MS_J_OR_R_OR_X_I_OR_O_OP_CODES =>
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES
	);

Page_13_14_08_1: ENTITY ALD_13_14_08_1_OP_CODE_GROUPING_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_MPLY_OR_DIV_OP_CODES =>
		MS_MPLY_OR_DIV_OP_CODES,
	MS_ADD_TYPE_OP_CODES =>
		MS_ADD_TYPE_OP_CODES,
	MS_E_OR_Z_OP_CODES =>
		MS_E_OR_Z_OP_CODES,
	MS_DATA_MOVE_OP_CODE =>
		MS_DATA_MOVE_OP_CODE,
	MS_1401_POUND_SIGN_OP_CODE =>
		MS_1401_POUND_SIGN_OP_CODE,
	MS_COMPARE_OP_CODE =>
		MS_COMPARE_OP_CODE,
	MS_W_OR_V_OP_CODES =>
		MS_W_OR_V_OP_CODES,
	MS_E_CH_2_CHAR_ONLY_OP_CODES =>
		XX_MS_E_CH_2_CHAR_ONLY_OP_CODES,
	MS_CHAR_TEST_BRANCH_OP_CODE =>
		MS_CHAR_TEST_BRANCH_OP_CODE,
	MS_STOP_DOT_BRANCH_OP_CODE =>
		MS_STOP_DOT_BRANCH_OP_CODE,
	MS_CLEAR_OP_CODE =>
		MS_CLEAR_OP_CODE,
	MS_TABLE_SEARCH_OP_CODE =>
		MS_TABLE_SEARCH_OP_CODE,
	MS_J_OR_R_OR_X_I_OR_O_OP_CODES =>
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES,
	MS_COND_TEST_BRANCH_OP_CODE =>
		MS_COND_TEST_BRANCH_OP_CODE,
	MS_BRANCH_ON_STATUS_CH_1 =>
		MS_BRANCH_ON_STATUS_CH_1,
	MS_BRANCH_ON_STATUS_CH_2 =>
		MS_BRANCH_ON_STATUS_CH_2,
	MS_INTERRUPT_TEST_OP_CODE =>
		MS_INTERRUPT_TEST_OP_CODE,
	MS_I_OR_O_OP_CODES_STAR_12_19 =>
		MS_I_OR_O_OP_CODES_STAR_12_19,
	MS_ADD_TYPE_OR_MPL_OR_DIV_OR_E_OR_Z_OPS =>
		MS_ADD_TYPE_OR_MPL_OR_DIV_OR_E_OR_Z_OPS,
	PS_LOAD_MEM_ON_B_CY_OP_CODES =>
		PS_LOAD_MEM_ON_B_CY_OP_CODES,
	PS_REGEN_MEM_ON_B_CY_OP_CODES =>
		PS_REGEN_MEM_ON_B_CY_OP_CODES,
	PS_STOP_AT_H_ON_B_CYCLE_OPS =>
		PS_STOP_AT_H_ON_B_CYCLE_OPS,
	PS_STOP_AT_F_ON_B_CY_OPS =>
		PS_STOP_AT_F_ON_B_CY_OPS,
	MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ =>
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ
	);

Page_13_14_09_1: ENTITY ALD_13_14_09_1_OP_CODE_GROUPING_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_TYPE_OP_CODES =>
		MS_RESET_TYPE_OP_CODES,
	MS_MPLY_OR_DIV_OP_CODES =>
		MS_MPLY_OR_DIV_OP_CODES,
	MS_DATA_MOVE_OP_CODE =>
		MS_DATA_MOVE_OP_CODE,
	MS_1401_POUND_SIGN_OP_CODE =>
		MS_1401_POUND_SIGN_OP_CODE,
	MS_E_OR_Z_OP_CODES =>
		MS_E_OR_Z_OP_CODES,
	MS_WORD_MARK_OP_CODES =>
		MS_WORD_MARK_OP_CODES,
	MS_COMPARE_OP_CODE =>
		MS_COMPARE_OP_CODE,
	MS_STOP_DOT_BRANCH_OP_CODE =>
		MS_STOP_DOT_BRANCH_OP_CODE,
	MS_W_OR_V_OR_CLEAR_OP_CODES =>
		MS_W_OR_V_OR_CLEAR_OP_CODES,
	MS_ARS_D_OR_T_OP_CODES =>
		MS_ARS_D_OR_T_OP_CODES,
	MS_J_OR_R_OR_X_I_OR_O_OP_CODES =>
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES,
	MS_ADD_TYPE_OP_CODES =>
		MS_ADD_TYPE_OP_CODES,
	MS_1401_STORE_AR_OP_CODES =>
		XX_MS_1401_STORE_AR_OP_CODES,
	PS_STOP_AT_F_ON_B_CY_OP_CODES =>
		PS_STOP_AT_F_ON_B_CY_OP_CODES,
	PS_STOP_AT_J_ON_B_CY_OP_CODES =>
		PS_STOP_AT_J_ON_B_CY_OP_CODES,
	MS_WM_OR_E_OR_Z_OR_W_OR_V_OR_C_OR_CLEAR_OR_DOT_OPS =>
		MS_WM_OR_E_OR_Z_OR_W_OR_V_OR_C_OR_CLEAR_OR_DOT_OPS,
	PS_RO_B_AR_ON_SCAN_B_CY_OPS =>
		PS_RO_B_AR_ON_SCAN_B_CY_OPS,
	PS_READ_OUT_AAR_ON_A_CY_OPS =>
		PS_READ_OUT_AAR_ON_A_CY_OPS
	);

Page_13_14_10_1: ENTITY ALD_13_14_10_1_OP_CODE_GROUPING
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_M_OR_L_OP_CODES =>
		MS_M_OR_L_OP_CODES,
	MS_UNIT_CTRL_OP_CODE =>
		MS_UNIT_CTRL_OP_CODE,
	MS_W_OR_V_OR_CLEAR_OP_CODES =>
		MS_W_OR_V_OR_CLEAR_OP_CODES,
	MS_COMMON_OP_CODE_GROUPING =>
		MS_COMMON_OP_CODE_GROUPING,
	MS_ARS_D_OR_T_OP_CODES =>
		MS_ARS_D_OR_T_OP_CODES,
	MS_J_OR_R_OR_X_I_OR_O_OP_CODES =>
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES,
	MS_STOP_DOT_BRANCH_OP_CODE =>
		MS_STOP_DOT_BRANCH_OP_CODE,
	MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ =>
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ,
	MS_STORE_ADDR_REGS_OP_CODE =>
		MS_STORE_ADDR_REGS_OP_CODE,
	MS_PERCENT_TYPE_OP_CODES =>
		XX_MS_PERCENT_TYPE_OP_CODES,
	PS_PERCENT_TYPE_OP_CODES =>
		PS_PERCENT_TYPE_OP_CODES,
	MS_NOT_PERCENT_TYPE_OP_CODES =>
		XX_MS_NOT_PERCENT_TYPE_OP_CODES,
	PS_NOT_PERCENT_TYPE_OP_CODES =>
		PS_NOT_PERCENT_TYPE_OP_CODES,
	MS_1_ADDR_PLUS_MOD_OP_CODES =>
		MS_1_ADDR_PLUS_MOD_OP_CODES,
	PS_1_ADDR_PLUS_MOD_OP_CODES =>
		PS_1_ADDR_PLUS_MOD_OP_CODES
	);

Page_13_14_11_1: ENTITY ALD_13_14_11_1_OP_CODE_GROUPING
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_COMMON_OP_CODE_GROUPING =>
		MS_COMMON_OP_CODE_GROUPING,
	MS_CLEAR_OP_CODE =>
		MS_CLEAR_OP_CODE,
	MS_BIT_TEST_BRANCH_OP_CODE =>
		MS_BIT_TEST_BRANCH_OP_CODE,
	MS_ZN_OR_WM_TST_BRANCH_OP_CODE =>
		MS_ZN_OR_WM_TST_BRANCH_OP_CODE,
	MS_DATA_MOVE_OP_CODE =>
		MS_DATA_MOVE_OP_CODE,
	MS_ARS_L_OR_M_OR_T_OP_CODES =>
		MS_ARS_L_OR_M_OR_T_OP_CODES,
	MS_CHAR_TEST_BRANCH_OP_CODE =>
		MS_CHAR_TEST_BRANCH_OP_CODE,
	PS_2_ADDR_NO_MOD_OP_CODES =>
		PS_2_ADDR_NO_MOD_OP_CODES,
	MS_W_OR_V_OP_CODES =>
		MS_W_OR_V_OP_CODES,
	PS_2_ADDR_PLUS_MOD_OP_CODES =>
		PS_2_ADDR_PLUS_MOD_OP_CODES
	);

Page_13_14_12_1: ENTITY ALD_13_14_12_1_OP_CODE_GROUPING
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CHAR_TEST_BRANCH_OP_CODE =>
		MS_CHAR_TEST_BRANCH_OP_CODE,
	MS_W_OR_V_OR_CLEAR_OP_CODES =>
		MS_W_OR_V_OR_CLEAR_OP_CODES,
	MS_ARS_L_OR_M_OR_T_OP_CODES =>
		MS_ARS_L_OR_M_OR_T_OP_CODES,
	MS_COMMON_OP_CODE_GROUPING =>
		MS_COMMON_OP_CODE_GROUPING,
	MS_STORE_ADDR_REGS_OP_CODE =>
		MS_STORE_ADDR_REGS_OP_CODE,
	MS_PERCENT_TYPE_OP_CODES =>
		XX_MS_PERCENT_TYPE_OP_CODES,
	MS_NOT_PERCENT_TYPE_OP_CODES =>
		XX_MS_NOT_PERCENT_TYPE_OP_CODES,
	MS_E_CH_2_CHAR_OP_CODES_STAR_1414_STAR =>
		MS_E_CH_2_CHAR_OP_CODES_STAR_1414_STAR,
	PS_P_OR_Q_2_CHAR_OP_1412_19 =>
		PS_P_OR_Q_2_CHAR_OP_1412_19,
	MS_DATA_MOVE_OP_CODE =>
		MS_DATA_MOVE_OP_CODE,
	MS_E_CH_STACKER_SEL_OP_CODE =>
		MS_E_CH_STACKER_SEL_OP_CODE,
	MS_E_CH_FORMS_CTRL_OP_CODE =>
		MS_E_CH_FORMS_CTRL_OP_CODE,
	MS_TABLE_SEARCH_OP_CODE =>
		MS_TABLE_SEARCH_OP_CODE,
	MS_MPLY_OR_DIV_OP_CODES =>
		MS_MPLY_OR_DIV_OP_CODES,
	MS_COND_TEST_BRANCH_OP_CODE =>
		MS_COND_TEST_BRANCH_OP_CODE,
	MS_INTERRUPT_TEST_OP_CODE =>
		MS_INTERRUPT_TEST_OP_CODE,
	MS_WM_OR_E_OR_Z_OR_W_OR_V_OR_C_OR_CLEAR_OR_DOT_OPS =>
		MS_WM_OR_E_OR_Z_OR_W_OR_V_OR_C_OR_CLEAR_OR_DOT_OPS,
	PS_TWO_ADDRESS_OP_CODES =>
		PS_TWO_ADDRESS_OP_CODES,
	MS_TWO_ADDRESS_OP_CODES =>
		MS_TWO_ADDRESS_OP_CODES,
	PS_2_CHAR_ONLY_OP_CODES =>
		PS_2_CHAR_ONLY_OP_CODES,
	PS_ADDR_TYPE_OP_CODES =>
		PS_ADDR_TYPE_OP_CODES,
	MS_E_CH_2_CHAR_ONLY_OP_CODES =>
		XX_MS_E_CH_2_CHAR_ONLY_OP_CODES,
	PS_E_CH_2_CHAR_ONLY_OP_CODES =>
		PS_E_CH_2_CHAR_ONLY_OP_CODES,
	PS_C_CYCLE_OP_CODES =>
		PS_C_CYCLE_OP_CODES,
	PS_NO_C_OR_D_CYCLE_OP_CODES =>
		PS_NO_C_OR_D_CYCLE_OP_CODES
	);

Page_13_14_13_1: ENTITY ALD_13_14_13_1_OP_CODE_GROUPING
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ADD_TYPE_OP_CODES =>
		MS_ADD_TYPE_OP_CODES,
	MS_WM_OR_E_OR_Z_OR_W_OR_V_OR_C_OR_CLEAR_OR_DOT_OPS =>
		MS_WM_OR_E_OR_Z_OR_W_OR_V_OR_C_OR_CLEAR_OR_DOT_OPS,
	MS_CHAR_TEST_BRANCH_OP_CODE =>
		MS_CHAR_TEST_BRANCH_OP_CODE,
	MS_ARS_D_OR_T_OP_CODES =>
		MS_ARS_D_OR_T_OP_CODES,
	MS_PERCENT_TYPE_OP_CODES =>
		XX_MS_PERCENT_TYPE_OP_CODES,
	MS_STORE_ADDR_REGS_OP_CODE =>
		MS_STORE_ADDR_REGS_OP_CODE,
	PS_NO_D_CY_AT_I_RING_6_OPS =>
		PS_NO_D_CY_AT_I_RING_6_OPS,
	PS_NO_INDEX_ON_1ST_ADDR_OPS =>
		PS_NO_INDEX_ON_1ST_ADDR_OPS,
	MS_NO_INDEX_ON_1ST_ADDR_OPS =>
		MS_NO_INDEX_ON_1ST_ADDR_OPS
	);

Page_13_14_14_1: ENTITY ALD_13_14_14_1_OP_CODE_GROUPING
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_1401_MODE =>
		MS_1401_MODE,
	MS_CLEAR_OP_CODE =>
		MS_CLEAR_OP_CODE,
	MS_ADD_TYPE_OP_CODES =>
		MS_ADD_TYPE_OP_CODES,
	MS_WORD_MARK_OP_CODES =>
		MS_WORD_MARK_OP_CODES,
	MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ =>
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ,
	MS_COMPARE_TYPE_OP_CODES =>
		MS_COMPARE_TYPE_OP_CODES,
	MS_W_OR_V_OP_CODES =>
		MS_W_OR_V_OP_CODES,
	MS_NO_INDEX_ON_1ST_ADDR_OPS =>
		MS_NO_INDEX_ON_1ST_ADDR_OPS,
	MS_DATA_MOVE_OP_CODE =>
		MS_DATA_MOVE_OP_CODE,
	MS_MPLY_OR_DIV_OP_CODES =>
		MS_MPLY_OR_DIV_OP_CODES,
	MS_E_OR_Z_OP_CODES =>
		MS_E_OR_Z_OP_CODES,
	MS_STOP_DOT_BRANCH_OP_CODE =>
		MS_STOP_DOT_BRANCH_OP_CODE,
	MS_TABLE_SEARCH_OP_CODE =>
		MS_TABLE_SEARCH_OP_CODE,
	MS_E_CH_2_CHAR_ONLY_OP_CODES =>
		XX_MS_E_CH_2_CHAR_ONLY_OP_CODES,
	PS_1401_MODE =>
		PS_1401_MODE,
	MS_1401_M_OP_CODE =>
		MS_1401_M_OP_CODE,
	MS_1401_L_OP_CODE =>
		MS_1401_L_OP_CODE,
	MS_1401_STORE_AR_OP_CODES =>
		XX_MS_1401_STORE_AR_OP_CODES,
	PS_ADDR_DOUBLE_OP_CODES =>
		PS_ADDR_DOUBLE_OP_CODES,
	MS_NOT_ADDR_DBL_OP_CODES =>
		MS_NOT_ADDR_DBL_OP_CODES
	);


END;
