//===- TBFInstrInfoTest.cpp - TBFInstrInfo unit tests -----------------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//

#include "TBFInstrInfo.h"
#include "TBFSubtarget.h"
#include "TBFTargetMachine.h"
#include "llvm/CodeGen/MachineModuleInfo.h"
#include "llvm/IR/DebugInfoMetadata.h"
#include "llvm/IR/Module.h"
#include "llvm/MC/TargetRegistry.h"
#include "llvm/Support/TargetSelect.h"
#include "llvm/Target/TargetLoweringObjectFile.h"
#include "llvm/Target/TargetMachine.h"
#include "llvm/Target/TargetOptions.h"

#include "gtest/gtest.h"

#include <memory>

using namespace llvm;

namespace {

class TBFInstrInfoTest : public testing::TestWithParam<const char *> {
protected:
  std::unique_ptr<TBFTargetMachine> TM;
  std::unique_ptr<LLVMContext> Ctx;
  std::unique_ptr<TBFSubtarget> ST;
  std::unique_ptr<MachineModuleInfo> MMI;
  std::unique_ptr<MachineFunction> MF;
  std::unique_ptr<Module> M;

  static void SetUpTestSuite() {
    LLVMInitializeTBFTargetInfo();
    LLVMInitializeTBFTarget();
    LLVMInitializeTBFTargetMC();
  }

  TBFInstrInfoTest() {
    std::string Error;
    auto TT(Triple::normalize(GetParam()));
    const Target *TheTarget = TargetRegistry::lookupTarget(TT, Error);
    TargetOptions Options;

    TM.reset(static_cast<TBFTargetMachine *>(TheTarget->createTargetMachine(
        TT, "generic", "", Options, std::nullopt, std::nullopt,
        CodeGenOptLevel::Default)));

    Ctx = std::make_unique<LLVMContext>();
    M = std::make_unique<Module>("Module", *Ctx);
    M->setDataLayout(TM->createDataLayout());
    auto *FType = FunctionType::get(Type::getVoidTy(*Ctx), false);
    auto *F = Function::Create(FType, GlobalValue::ExternalLinkage, "Test", *M);
    MMI = std::make_unique<MachineModuleInfo>(TM.get());

    ST = std::make_unique<TBFSubtarget>(
        TM->getTargetTriple(), TM->getTargetCPU().str(),
        TM->getTargetFeatureString().str(), *TM);

    MF = std::make_unique<MachineFunction>(*F, *TM, *ST, MMI->getContext(), 42);
  }
};

TEST_P(TBFInstrInfoTest, IsAddImmediate) {
  const TBFInstrInfo *TII = ST->getInstrInfo();
  DebugLoc DL;

  MachineInstr *MI1 = BuildMI(*MF, DL, TII->get(TBF::ADD_ri_32), TBF::R1)
                          .addReg(TBF::R1)
                          .addImm(80)
                          .getInstr();
  auto MI1Res = TII->isAddImmediate(*MI1, TBF::R1);
  ASSERT_TRUE(MI1Res.has_value());
  EXPECT_EQ(MI1Res->Reg, TBF::R1);
  EXPECT_EQ(MI1Res->Imm, 80);

  MachineInstr *MI2 =
      BuildMI(*MF, DL, TII->get(TBF::ADD_ri_32), TBF::R1).addImm(80).getInstr();
  EXPECT_FALSE(TII->isAddImmediate(*MI2, TBF::R2));

  MachineInstr *MI3 = BuildMI(*MF, DL, TII->get(TBF::ADD_ri), TBF::R1)
                          .addReg(TBF::R1)
                          .addImm(80)
                          .getInstr();
  auto MI3Res = TII->isAddImmediate(*MI3, TBF::R1);
  ASSERT_TRUE(MI3Res.has_value());
  EXPECT_EQ(MI3Res->Reg, TBF::R1);
  EXPECT_EQ(MI3Res->Imm, 80);

  MachineInstr *MI4 = BuildMI(*MF, DL, TII->get(TBF::SUB_ri), TBF::R1)
                          .addReg(TBF::R1)
                          .addImm(80)
                          .getInstr();
  auto MI4Res = TII->isAddImmediate(*MI4, TBF::R1);
  ASSERT_TRUE(MI4Res.has_value());
  EXPECT_EQ(MI4Res->Reg, TBF::R1);
  EXPECT_EQ(MI4Res->Imm, -80);

  MachineInstr *MI5 = BuildMI(*MF, DL, TII->get(TBF::SUB_ri_32), TBF::R1)
                          .addReg(TBF::R1)
                          .addImm(80)
                          .getInstr();
  auto MI5Res = TII->isAddImmediate(*MI5, TBF::R1);
  ASSERT_TRUE(MI5Res.has_value());
  EXPECT_EQ(MI5Res->Reg, TBF::R1);
  EXPECT_EQ(MI5Res->Imm, -80);

  MachineInstr *MI6 = BuildMI(*MF, DL, TII->get(TBF::SUB_ri_32), TBF::R1)
                          .addImm(2)
                          .addImm(80)
                          .getInstr();
  auto MI6Res = TII->isAddImmediate(*MI6, TBF::R1);
  ASSERT_FALSE(MI6Res.has_value());

  MachineInstr *MI7 = BuildMI(*MF, DL, TII->get(TBF::SUB_ri_32), TBF::R1)
                          .addReg(TBF::R2)
                          .addReg(TBF::R3)
                          .getInstr();
  auto MI7Res = TII->isAddImmediate(*MI7, TBF::R1);
  ASSERT_FALSE(MI7Res.has_value());
}

TEST_P(TBFInstrInfoTest, IsStoreToStackSlot) {
  const TBFInstrInfo *TII = ST->getInstrInfo();
  DebugLoc DL;

  MachineInstr *MI = BuildMI(*MF, DL, TII->get(TBF::STD_V2))
                         .addReg(TBF::R1, getKillRegState(true))
                         .addFrameIndex(10)
                         .addImm(0)
                         .getInstr();
  int FI = 0;
  unsigned Mem = 0;
  auto MI1Res = TII->isStoreToStackSlot(*MI, FI, Mem);
  EXPECT_EQ(MI1Res.id(), TBF::R1);
  EXPECT_EQ(FI, 10);
  EXPECT_EQ(Mem, 8u);

  MI = BuildMI(*MF, DL, TII->get(TBF::STD_V1))
           .addReg(TBF::R2, getKillRegState(true))
           .addFrameIndex(17)
           .addImm(0)
           .getInstr();
  FI = 0;
  Mem = 0;
  MI1Res = TII->isStoreToStackSlot(*MI, FI, Mem);
  EXPECT_EQ(MI1Res.id(), TBF::R2);
  EXPECT_EQ(FI, 17);
  EXPECT_EQ(Mem, 8u);

  MI = BuildMI(*MF, DL, TII->get(TBF::STW32_V2))
           .addReg(TBF::R2, getKillRegState(true))
           .addFrameIndex(15)
           .addImm(0)
           .getInstr();
  FI = 0;
  Mem = 0;
  MI1Res = TII->isStoreToStackSlot(*MI, FI, Mem);
  EXPECT_EQ(MI1Res.id(), TBF::R2);
  EXPECT_EQ(FI, 15);
  EXPECT_EQ(Mem, 4u);

  MI = BuildMI(*MF, DL, TII->get(TBF::STW32_V1))
           .addReg(TBF::R5, getKillRegState(true))
           .addFrameIndex(18)
           .addImm(0)
           .getInstr();
  FI = 0;
  Mem = 0;
  MI1Res = TII->isStoreToStackSlot(*MI, FI, Mem);
  EXPECT_EQ(MI1Res.id(), TBF::R5);
  EXPECT_EQ(FI, 18);
  EXPECT_EQ(Mem, 4u);

  MI = BuildMI(*MF, DL, TII->get(TBF::LDW32_V1), TBF::R1)
           .addReg(TBF::R5, getKillRegState(true))
           .addFrameIndex(18)
           .addImm(0)
           .getInstr();
  FI = 0;
  Mem = 0;
  MI1Res = TII->isStoreToStackSlot(*MI, FI, Mem);
  EXPECT_EQ(MI1Res.id(), 0u);
}

TEST_P(TBFInstrInfoTest, IsLoadFromStackSlot) {
  const TBFInstrInfo *TII = ST->getInstrInfo();
  DebugLoc DL;

  MachineInstr *MI = BuildMI(*MF, DL, TII->get(TBF::LDD_V2), TBF::R1)
                         .addFrameIndex(10)
                         .addImm(0)
                         .getInstr();
  int FI = 0;
  unsigned Mem = 0;
  auto MI1Res = TII->isLoadFromStackSlot(*MI, FI, Mem);
  EXPECT_EQ(MI1Res.id(), TBF::R1);
  EXPECT_EQ(FI, 10);
  EXPECT_EQ(Mem, 8u);

  MI = BuildMI(*MF, DL, TII->get(TBF::LDD_V1), TBF::R2)
           .addFrameIndex(17)
           .addImm(0)
           .getInstr();
  FI = 0;
  Mem = 0;
  MI1Res = TII->isLoadFromStackSlot(*MI, FI, Mem);
  EXPECT_EQ(MI1Res.id(), TBF::R2);
  EXPECT_EQ(FI, 17);
  EXPECT_EQ(Mem, 8u);

  MI = BuildMI(*MF, DL, TII->get(TBF::LDW32_V2), TBF::R2)
           .addFrameIndex(15)
           .addImm(0)
           .getInstr();
  FI = 0;
  Mem = 0;
  MI1Res = TII->isLoadFromStackSlot(*MI, FI, Mem);
  EXPECT_EQ(MI1Res.id(), TBF::R2);
  EXPECT_EQ(FI, 15);
  EXPECT_EQ(Mem, 4u);

  MI = BuildMI(*MF, DL, TII->get(TBF::LDW32_V1))
           .addReg(TBF::R5, getKillRegState(true))
           .addFrameIndex(18)
           .addImm(0)
           .getInstr();
  FI = 0;
  Mem = 0;
  MI1Res = TII->isLoadFromStackSlot(*MI, FI, Mem);
  EXPECT_EQ(MI1Res.id(), TBF::R5);
  EXPECT_EQ(FI, 18);
  EXPECT_EQ(Mem, 4u);

  MI = BuildMI(*MF, DL, TII->get(TBF::STD_V2))
           .addReg(TBF::R5, getKillRegState(true))
           .addFrameIndex(18)
           .addImm(0)
           .getInstr();
  FI = 0;
  Mem = 0;
  MI1Res = TII->isLoadFromStackSlot(*MI, FI, Mem);
  EXPECT_EQ(MI1Res.id(), 0u);
}

} // namespace

INSTANTIATE_TEST_SUITE_P(TBFTest, TBFInstrInfoTest, testing::Values("tbf"));
