#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 29 18:33:31 2020
# Process ID: 2148
# Current directory: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7960 C:\MyProject\MyFPGA\SEA-Tutorial\Camera_Demo\Camera_Demo.xpr
# Log file: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/vivado.log
# Journal file: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Camera_Demo' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] impl_1 strategy "Vivado Implementation Defaults," step write_bitstream, attribute : Could not find the file 'E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'RAM_Line' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'RAM_Line' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'AXIS_Data_RAM' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'AXIS_Data_RAM' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_1' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_1' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Runs 36-536] Adding Tcl hook script file E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl to utils_1 fileset.
INFO: [Runs 36-535] Tcl hook script file E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl does not exist.
INFO: [Project 1-230] Project 'Camera_Demo.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 718.941 ; gain = 100.359
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -srcset clk_wiz_0 -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_0] -log ip_upgrade.log
Upgrading 'clk_wiz_0'
INFO: [Project 1-386] Moving file 'C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded clk_wiz_0 (Clocking Wizard 6.0) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 850.531 ; gain = 90.773
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
upgrade_ip -srcset clk_wiz_1 -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_1] -log ip_upgrade.log
Upgrading 'clk_wiz_1'
INFO: [Project 1-386] Moving file 'C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci' from fileset 'clk_wiz_1' to fileset 'sources_1'.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT2_REQUESTED_OUT_FREQ' from '100.000' to '400.000' has been ignored for IP 'clk_wiz_1'
INFO: [IP_Flow 19-3422] Upgraded clk_wiz_1 (Clocking Wizard 6.0) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'clk_wiz_1' has identified issues that may require user intervention. Please review the upgrade log 'c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips clk_wiz_1] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  AXIS_Data_RAM] -log ip_upgrade.log
Upgrading 'AXIS_Data_RAM'
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [IP_Flow 19-3422] Upgraded AXIS_Data_RAM (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'AXIS_Data_RAM'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips AXIS_Data_RAM] -no_script -sync -force -quiet
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  RAM_Line] -log ip_upgrade.log
Upgrading 'RAM_Line'
INFO: [IP_Flow 19-3422] Upgraded RAM_Line (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM_Line'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips RAM_Line] -no_script -sync -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM_Line'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'AXIS_Data_RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'csi_to_axis_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'csi2_d_phy_rx_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_0'...
WARNING: [Runs 36-526] Unable to set the pre hook file ' E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl ' for run step Write Bitstream, as path is invalid. 
WARNING: [Runs 36-526] Unable to set the pre hook file ' E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl ' for run step Write Bitstream, as path is invalid. 
CRITICAL WARNING: [Project 1-976] Hook script file C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl used in Write Bitstream does not exist.
report_ip_status -name ip_status 
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Jul 29 18:38:42 2020] Launched csi_to_axis_0_synth_1, csi2_d_phy_rx_0_synth_1, rgb2dvi_0_synth_1, clk_wiz_0_synth_1, clk_wiz_1_synth_1, AXIS_Data_RAM_synth_1, RAM_Line_synth_1...
Run output will be captured here:
csi_to_axis_0_synth_1: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/csi_to_axis_0_synth_1/runme.log
csi2_d_phy_rx_0_synth_1: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/csi2_d_phy_rx_0_synth_1/runme.log
rgb2dvi_0_synth_1: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/rgb2dvi_0_synth_1/runme.log
clk_wiz_0_synth_1: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/clk_wiz_0_synth_1/runme.log
clk_wiz_1_synth_1: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/clk_wiz_1_synth_1/runme.log
AXIS_Data_RAM_synth_1: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/AXIS_Data_RAM_synth_1/runme.log
RAM_Line_synth_1: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/RAM_Line_synth_1/runme.log
[Wed Jul 29 18:38:43 2020] Launched synth_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
CRITICAL WARNING: [Project 1-976] Hook script file C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl used in Write Bitstream does not exist.
reset_run impl_1
launch_runs impl_1 -jobs 4
CRITICAL WARNING: [Project 1-976] Hook script file C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl used in Write Bitstream does not exist.
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Runs 36-526] Unable to set the pre hook file ' E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl ' for run step Write Bitstream, as path is invalid. 
WARNING: [Runs 36-526] Unable to set the pre hook file ' E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl ' for run step Write Bitstream, as path is invalid. 
CRITICAL WARNING: [Project 1-976] Hook script file C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl used in Write Bitstream does not exist.
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Runs 36-526] Unable to set the pre hook file ' E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl ' for run step Write Bitstream, as path is invalid. 
WARNING: [Runs 36-526] Unable to set the pre hook file ' E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl ' for run step Write Bitstream, as path is invalid. 
CRITICAL WARNING: [Project 1-976] Hook script file C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl used in Write Bitstream does not exist.
reset_run impl_1
launch_runs impl_1 -jobs 4
CRITICAL WARNING: [Project 1-976] Hook script file C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl used in Write Bitstream does not exist.
set_property STEPS.WRITE_BITSTREAM.TCL.PRE {} [get_runs impl_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:]
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Jul 29 18:47:58 2020] Launched impl_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jul 29 18:49:19 2020] Launched impl_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
add_files -norecurse -scan_for_includes {C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/LED_Demo.v C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/Clk_Division.v C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/RGB_LED_Task.v C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/LED_Task.v C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_SK6805.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/LED_Task.v] -no_script -reset -force -quiet
remove_files  C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/LED_Task.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jul 29 18:57:59 2020] Launched synth_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
[Wed Jul 29 18:57:59 2020] Launched impl_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jul 29 19:01:31 2020] Launched synth_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
[Wed Jul 29 19:01:31 2020] Launched impl_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property -dict [list CONFIG.CLKOUT2_USED {false} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10.000} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {15.625} CONFIG.MMCM_CLKOUT0_DIVIDE_F {78.125} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.NUM_OUT_CLKS {1} CONFIG.CLKOUT1_JITTER {290.478} CONFIG.CLKOUT1_PHASE_ERROR {133.882}] [get_ips clk_wiz_0]
generate_target all [get_files  C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 4 clk_wiz_0_synth_1
[Wed Jul 29 19:13:33 2020] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files -ipstatic_source_dir C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jul 29 19:14:18 2020] Launched synth_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
[Wed Jul 29 19:14:18 2020] Launched impl_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {130.958} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target all [get_files  C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = 437492d58d9a040e; cache size = 1.324 MB.
catch { [ delete_ip_run [get_ips -all clk_wiz_0] ] }
INFO: [Project 1-386] Moving file 'C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
export_simulation -of_objects [get_files C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files -ipstatic_source_dir C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
file delete -force C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_2 -dir c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {clk_wiz_2} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false}] [get_ips clk_wiz_2]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'clk_wiz_2' to 'clk_wiz_2' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_2'...
generate_target all [get_files  c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_2'...
catch { config_ip_cache -export [get_ips -all clk_wiz_2] }
export_ip_user_files -of_objects [get_files c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci]
launch_runs -jobs 4 clk_wiz_2_synth_1
[Wed Jul 29 19:18:46 2020] Launched clk_wiz_2_synth_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/clk_wiz_2_synth_1/runme.log
export_simulation -of_objects [get_files c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci] -directory C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files -ipstatic_source_dir C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {114.829} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = 437492d58d9a040e; cache size = 1.384 MB.
export_ip_user_files -of_objects [get_files c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
export_simulation -of_objects [get_files c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files -ipstatic_source_dir C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Jul 29 19:20:43 2020] Launched synth_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
[Wed Jul 29 19:20:43 2020] Launched impl_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Jul 29 19:42:48 2020] Launched synth_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
[Wed Jul 29 19:42:48 2020] Launched impl_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {10.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {100} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT3_JITTER {209.588} CONFIG.CLKOUT3_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 4 clk_wiz_0_synth_1
[Wed Jul 29 19:47:39 2020] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files -ipstatic_source_dir C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_2 c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci
INFO: [Project 1-386] Moving file 'c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci' from fileset 'clk_wiz_2' to fileset 'sources_1'.
file delete -force c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_2
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jul 29 19:49:10 2020] Launched synth_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
[Wed Jul 29 19:49:10 2020] Launched impl_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close [ open C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/render.v w ]
add_files C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/render.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 30 10:53:59 2020] Launched synth_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
[Thu Jul 30 10:53:59 2020] Launched impl_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 30 11:01:20 2020] Launched synth_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
[Thu Jul 30 11:01:20 2020] Launched impl_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 30 11:11:45 2020] Launched synth_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
[Thu Jul 30 11:11:45 2020] Launched impl_1...
Run output will be captured here: C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.runs/impl_1/Camera_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s15ftgb196-1
INFO: [Project 1-454] Reading design checkpoint 'c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'Mini_HDMI_Driver'
INFO: [Project 1-454] Reading design checkpoint 'c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0.dcp' for cell 'MIPI_Trans_Driver/Data_Read'
INFO: [Project 1-454] Reading design checkpoint 'c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.dcp' for cell 'MIPI_Trans_Driver/Data_To_Csi'
INFO: [Project 1-454] Reading design checkpoint 'c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'MIPI_Trans_Driver/camera_clock'
INFO: [Project 1-454] Reading design checkpoint 'c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line.dcp' for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0'
INFO: [Project 1-454] Reading design checkpoint 'c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM.dcp' for cell 'MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS'
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. MIPI_Trans_Driver/camera_clock/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'MIPI_Trans_Driver/camera_clock/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'MIPI_Trans_Driver/Data_To_Csi/U0'
Finished Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'MIPI_Trans_Driver/Data_To_Csi/U0'
Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'MIPI_Trans_Driver/Data_Read/U0'
Finished Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'MIPI_Trans_Driver/Data_Read/U0'
Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'Mini_HDMI_Driver/U0'
Finished Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'Mini_HDMI_Driver/U0'
Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'MIPI_Trans_Driver/camera_clock/inst'
Finished Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'MIPI_Trans_Driver/camera_clock/inst'
Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'MIPI_Trans_Driver/camera_clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3264.742 ; gain = 255.570
Finished Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'MIPI_Trans_Driver/camera_clock/inst'
Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_10/inst'
Finished Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_10/inst'
Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_10/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_10/inst'
Parsing XDC File [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/constrs_1/new/system.xdc]
Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'Mini_HDMI_Driver/U0'
Finished Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'Mini_HDMI_Driver/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3266.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 3328.664 ; gain = 319.492
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s15ftgb196-1
Top: Camera_Demo
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3361.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Camera_Demo' [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/.Xil/Vivado-2148-ZEI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/.Xil/Vivado-2148-ZEI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'render' [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/render.v:23]
INFO: [Synth 8-6155] done synthesizing module 'render' (2#1) [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/render.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/.Xil/Vivado-2148-ZEI/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (3#1) [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/.Xil/Vivado-2148-ZEI/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Driver_MIPI' [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/.Xil/Vivado-2148-ZEI/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (4#1) [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/.Xil/Vivado-2148-ZEI/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'csi2_d_phy_rx_0' [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/.Xil/Vivado-2148-ZEI/realtime/csi2_d_phy_rx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'csi2_d_phy_rx_0' (5#1) [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/.Xil/Vivado-2148-ZEI/realtime/csi2_d_phy_rx_0_stub.v:6]
WARNING: [Synth 8-350] instance 'Data_Read' of module 'csi2_d_phy_rx_0' requires 33 connections, but only 25 given [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:75]
INFO: [Synth 8-6157] synthesizing module 'csi_to_axis_0' [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/.Xil/Vivado-2148-ZEI/realtime/csi_to_axis_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'csi_to_axis_0' (6#1) [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/.Xil/Vivado-2148-ZEI/realtime/csi_to_axis_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Driver_Csi_To_Dvp' [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_Csi_To_Dvp.v:23]
	Parameter Default_AXIS_TREADY bound to: 1'b1 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter HSIZE bound to: 1280 - type: integer 
	Parameter HFP bound to: 1390 - type: integer 
	Parameter HSP bound to: 1430 - type: integer 
	Parameter HMAX bound to: 1650 - type: integer 
	Parameter VSIZE bound to: 720 - type: integer 
	Parameter VFP bound to: 725 - type: integer 
	Parameter VSP bound to: 730 - type: integer 
	Parameter VMAX bound to: 750 - type: integer 
	Parameter HSPP bound to: 0 - type: integer 
	Parameter VSPP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXIS_Data_RAM' [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/.Xil/Vivado-2148-ZEI/realtime/AXIS_Data_RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'AXIS_Data_RAM' (7#1) [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/.Xil/Vivado-2148-ZEI/realtime/AXIS_Data_RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_Csi_To_Dvp' (8#1) [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_Csi_To_Dvp.v:23]
INFO: [Synth 8-6157] synthesizing module 'Driver_Bayer_To_RGB' [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_Bayer_To_RGB.v:23]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter HSIZE bound to: 1280 - type: integer 
	Parameter HFP bound to: 1390 - type: integer 
	Parameter HSP bound to: 1430 - type: integer 
	Parameter HMAX bound to: 1650 - type: integer 
	Parameter VSIZE bound to: 720 - type: integer 
	Parameter VFP bound to: 725 - type: integer 
	Parameter VSP bound to: 730 - type: integer 
	Parameter VMAX bound to: 750 - type: integer 
	Parameter HSPP bound to: 0 - type: integer 
	Parameter VSPP bound to: 0 - type: integer 
	Parameter DELAY_LINE bound to: 2 - type: integer 
	Parameter ST_IDLE bound to: 3'b000 
	Parameter ST_IDLE_START bound to: 3'b001 
	Parameter ST_PATTERN0 bound to: 3'b010 
	Parameter ST_PATTERN1 bound to: 3'b011 
	Parameter ST_IDLE_GR bound to: 3'b100 
	Parameter ST_PATTERN2 bound to: 3'b101 
	Parameter ST_PATTERN3 bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'RAM_Line' [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/.Xil/Vivado-2148-ZEI/realtime/RAM_Line_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_Line' (9#1) [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/.Xil/Vivado-2148-ZEI/realtime/RAM_Line_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_Bayer_To_RGB' (10#1) [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_Bayer_To_RGB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Driver_MIPI' (11#1) [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (12#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'OV5647_Init' [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:23]
	Parameter SLAVE_ADDRESS bound to: 8'b01101100 
	Parameter INITIAL_NUM bound to: 8'b01011000 
	Parameter REG_ADDR2_EN bound to: 1'b1 
	Parameter WR_HOLD_T bound to: 4'b1010 
	Parameter WR_VALID bound to: 1'b1 
	Parameter WAIT_DELAY bound to: 20'b00011000011010100000 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter WAIT bound to: 2'b10 
	Parameter END bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'ROM_OV5647' [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:243]
INFO: [Synth 8-6155] done synthesizing module 'ROM_OV5647' (13#1) [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:243]
INFO: [Synth 8-6157] synthesizing module 'Trigger_Generator' [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/Trigger_Generator.v:23]
	Parameter ST_WAIT bound to: 2'b00 
	Parameter ST_START bound to: 2'b01 
	Parameter ST_HOLD bound to: 2'b10 
	Parameter ST_END bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'Trigger_Generator' (14#1) [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/Trigger_Generator.v:23]
WARNING: [Synth 8-6014] Unused sequential element en_rd_rom_reg was removed.  [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:133]
INFO: [Synth 8-6155] done synthesizing module 'OV5647_Init' (15#1) [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/OV5647_Init.v:23]
INFO: [Synth 8-6157] synthesizing module 'Driver_IIC' [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:22]
	Parameter System_Clk_MHz bound to: 13'b0000001100100 
	Parameter Set_IIC_SCL_kHz bound to: 13'b0000001100100 
	Parameter SCL_Divider bound to: 13'b0000000000001 
	Parameter SCL_SUM bound to: 13'b0001111101000 
	Parameter SCL_H_START bound to: 0 - type: integer 
	Parameter SCL_H_CENTER bound to: 249 - type: integer 
	Parameter SCL_L_START bound to: 499 - type: integer 
	Parameter SCL_L_CENTER bound to: 749 - type: integer 
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_W_SADDR bound to: 5'b00010 
	Parameter ST_ACK_0 bound to: 5'b00011 
	Parameter ST_W_ADDR_H bound to: 5'b00100 
	Parameter ST_ACK_1 bound to: 5'b00101 
	Parameter ST_W_ADDR_L bound to: 5'b00110 
	Parameter ST_ACK_2 bound to: 5'b00111 
	Parameter ST_W_DATA bound to: 5'b01000 
	Parameter ST_ACK_3 bound to: 5'b01001 
	Parameter ST_START_R bound to: 5'b01010 
	Parameter ST_W_SADDR_R bound to: 5'b01011 
	Parameter ST_ACK_4 bound to: 5'b01100 
	Parameter ST_R_DATA bound to: 5'b01101 
	Parameter ST_NACK bound to: 5'b01110 
	Parameter ST_STOP bound to: 5'b01111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:388]
WARNING: [Synth 8-5788] Register data_r_o_reg in module Driver_IIC is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:112]
INFO: [Synth 8-6155] done synthesizing module 'Driver_IIC' (16#1) [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_IIC.v:22]
INFO: [Synth 8-6157] synthesizing module 'LED_Demo' [C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/LED_Demo.v:30]
INFO: [Synth 8-6157] synthesizing module 'Clk_Division' [C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/Clk_Division.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Clk_Division' (17#1) [C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/Clk_Division.v:23]
INFO: [Synth 8-6157] synthesizing module 'RGB_LED_Task' [C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/RGB_LED_Task.v:26]
	Parameter PWM_PERCENT_Max bound to: 500 - type: integer 
	Parameter PWM_PERCENT_Min bound to: 0 - type: integer 
	Parameter Delta_Min bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Driver_SK6805' [C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_SK6805.v:34]
	Parameter Period_Send bound to: 12 - type: integer 
	Parameter Division_Factor bound to: 1000 - type: integer 
	Parameter RGB_All_Bit bound to: 48 - type: integer 
	Parameter CODE_High_0 bound to: 3 - type: integer 
	Parameter CODE_High_1 bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_SK6805.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Driver_SK6805' (18#1) [C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_SK6805.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RGB_LED_Task' (19#1) [C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/RGB_LED_Task.v:26]
WARNING: [Synth 8-6014] Unused sequential element R_In2_reg was removed.  [C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/LED_Demo.v:72]
WARNING: [Synth 8-6014] Unused sequential element G_In2_reg was removed.  [C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/LED_Demo.v:73]
WARNING: [Synth 8-6014] Unused sequential element B_In2_reg was removed.  [C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/LED_Demo.v:74]
INFO: [Synth 8-6155] done synthesizing module 'LED_Demo' (20#1) [C:/MyProject/MyFPGA/Camera_Demo/Camera_Demo.srcs/sources_1/new/LED_Demo.v:30]
WARNING: [Synth 8-3848] Net iic_read in module/entity Camera_Demo does not have driver. [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:123]
INFO: [Synth 8-6155] done synthesizing module 'Camera_Demo' (21#1) [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3361.539 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MIPI_Camera_IIC:i_iic_read to constant 0 [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/new/Camera_Demo.v:141]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3361.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3361.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'Mini_HDMI_Driver'
INFO: [Project 1-454] Reading design checkpoint 'c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'MIPI_Trans_Driver/camera_clock'
INFO: [Project 1-454] Reading design checkpoint 'c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0.dcp' for cell 'MIPI_Trans_Driver/Data_Read'
INFO: [Project 1-454] Reading design checkpoint 'c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.dcp' for cell 'MIPI_Trans_Driver/Data_To_Csi'
INFO: [Project 1-454] Reading design checkpoint 'c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM.dcp' for cell 'MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS'
INFO: [Project 1-454] Reading design checkpoint 'c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RAM_Line/RAM_Line.dcp' for cell 'MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0'
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. MIPI_Trans_Driver/camera_clock/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'MIPI_Trans_Driver/camera_clock/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'MIPI_Trans_Driver/Data_To_Csi/U0'
Finished Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'MIPI_Trans_Driver/Data_To_Csi/U0'
Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'MIPI_Trans_Driver/Data_Read/U0'
Finished Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'MIPI_Trans_Driver/Data_Read/U0'
Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'Mini_HDMI_Driver/U0'
Finished Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'Mini_HDMI_Driver/U0'
Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'MIPI_Trans_Driver/camera_clock/inst'
Finished Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'MIPI_Trans_Driver/camera_clock/inst'
Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'MIPI_Trans_Driver/camera_clock/inst'
Finished Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'MIPI_Trans_Driver/camera_clock/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Camera_Demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Camera_Demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_10/inst'
Finished Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_10/inst'
Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_10/inst'
Finished Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_10/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Camera_Demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Camera_Demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3459.230 ; gain = 0.000
Parsing XDC File [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Camera_Demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Camera_Demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3459.629 ; gain = 0.000
Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'Mini_HDMI_Driver/U0'
Finished Parsing XDC File [c:/MyProject/MyFPGA/SEA-Tutorial/Camera_Demo/Camera_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'Mini_HDMI_Driver/U0'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3459.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3459.629 ; gain = 98.090
64 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3459.629 ; gain = 98.090
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 30 20:40:16 2020...
