

================================================================
== Vitis HLS Report for 'sha256Digest_unroll2_256_s'
================================================================
* Date:           Sat Nov  1 16:09:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  7.656 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272  |sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10  |      135|      135|  1.215 us|  1.215 us|  130|  130|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_590_1   |        ?|        ?|       140|          -|          -|     ?|        no|
        | + VITIS_LOOP_609_4  |      138|      138|       138|          -|          -|     1|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    148|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    3429|   3052|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    171|    -|
|Register         |        -|    -|     456|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    3885|   3371|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272  |sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10  |        0|   0|  3429|  3052|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |Total                                                           |                                                     |        0|   0|  3429|  3052|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |n_1_fu_307_p2         |         +|   0|  0|  71|          64|           1|
    |icmp_ln609_fu_302_p2  |      icmp|   0|  0|  71|          64|          64|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    |ap_block_state2       |        or|   0|  0|   2|           1|           1|
    |ap_block_state3       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 148|         131|          68|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |a_reg_249            |   9|          2|   32|         64|
    |ap_NS_fsm            |  31|          6|    1|          6|
    |ap_done              |   9|          2|    1|          2|
    |b_reg_237            |   9|          2|   32|         64|
    |c_reg_225            |   9|          2|   32|         64|
    |d_reg_213            |   9|          2|   32|         64|
    |eMsgHashStrm_blk_n   |   9|          2|    1|          2|
    |eMsgHashStrm_din     |  14|          3|    1|          3|
    |e_s_reg_201          |   9|          2|   32|         64|
    |end_nblk_strm_blk_n  |   9|          2|    1|          2|
    |f_reg_189            |   9|          2|   32|         64|
    |g_reg_177            |   9|          2|   32|         64|
    |h_reg_165            |   9|          2|   32|         64|
    |msgHashStrm_blk_n    |   9|          2|    1|          2|
    |n_reg_261            |   9|          2|   64|        128|
    |nblk_strm_blk_n      |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 171|         37|  327|        659|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |a_reg_249                                                                    |  32|   0|   32|          0|
    |ap_CS_fsm                                                                    |   5|   0|    5|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |b_reg_237                                                                    |  32|   0|   32|          0|
    |blk_num_reg_731                                                              |  64|   0|   64|          0|
    |c_reg_225                                                                    |  32|   0|   32|          0|
    |d_reg_213                                                                    |  32|   0|   32|          0|
    |e_1_reg_156                                                                  |   1|   0|    1|          0|
    |e_s_reg_201                                                                  |  32|   0|   32|          0|
    |f_reg_189                                                                    |  32|   0|   32|          0|
    |g_reg_177                                                                    |  32|   0|   32|          0|
    |grp_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10_fu_272_ap_start_reg  |   1|   0|    1|          0|
    |h_reg_165                                                                    |  32|   0|   32|          0|
    |n_1_reg_739                                                                  |  64|   0|   64|          0|
    |n_reg_261                                                                    |  64|   0|   64|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 456|   0|  456|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  sha256Digest_unroll2<256>|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  sha256Digest_unroll2<256>|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  sha256Digest_unroll2<256>|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  sha256Digest_unroll2<256>|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  sha256Digest_unroll2<256>|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  sha256Digest_unroll2<256>|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  sha256Digest_unroll2<256>|  return value|
|nblk_strm_dout                |   in|   64|     ap_fifo|                  nblk_strm|       pointer|
|nblk_strm_empty_n             |   in|    1|     ap_fifo|                  nblk_strm|       pointer|
|nblk_strm_read                |  out|    1|     ap_fifo|                  nblk_strm|       pointer|
|nblk_strm_num_data_valid      |   in|    6|     ap_fifo|                  nblk_strm|       pointer|
|nblk_strm_fifo_cap            |   in|    6|     ap_fifo|                  nblk_strm|       pointer|
|end_nblk_strm_dout            |   in|    1|     ap_fifo|              end_nblk_strm|       pointer|
|end_nblk_strm_empty_n         |   in|    1|     ap_fifo|              end_nblk_strm|       pointer|
|end_nblk_strm_read            |  out|    1|     ap_fifo|              end_nblk_strm|       pointer|
|end_nblk_strm_num_data_valid  |   in|    6|     ap_fifo|              end_nblk_strm|       pointer|
|end_nblk_strm_fifo_cap        |   in|    6|     ap_fifo|              end_nblk_strm|       pointer|
|blk_strm_dout                 |   in|  512|     ap_fifo|                   blk_strm|       pointer|
|blk_strm_empty_n              |   in|    1|     ap_fifo|                   blk_strm|       pointer|
|blk_strm_read                 |  out|    1|     ap_fifo|                   blk_strm|       pointer|
|blk_strm_num_data_valid       |   in|    6|     ap_fifo|                   blk_strm|       pointer|
|blk_strm_fifo_cap             |   in|    6|     ap_fifo|                   blk_strm|       pointer|
|msgHashStrm_din               |  out|  256|     ap_fifo|                msgHashStrm|       pointer|
|msgHashStrm_full_n            |   in|    1|     ap_fifo|                msgHashStrm|       pointer|
|msgHashStrm_write             |  out|    1|     ap_fifo|                msgHashStrm|       pointer|
|msgHashStrm_num_data_valid    |   in|    3|     ap_fifo|                msgHashStrm|       pointer|
|msgHashStrm_fifo_cap          |   in|    3|     ap_fifo|                msgHashStrm|       pointer|
|eMsgHashStrm_din              |  out|    1|     ap_fifo|               eMsgHashStrm|       pointer|
|eMsgHashStrm_full_n           |   in|    1|     ap_fifo|               eMsgHashStrm|       pointer|
|eMsgHashStrm_write            |  out|    1|     ap_fifo|               eMsgHashStrm|       pointer|
|eMsgHashStrm_num_data_valid   |   in|    3|     ap_fifo|               eMsgHashStrm|       pointer|
|eMsgHashStrm_fifo_cap         |   in|    3|     ap_fifo|               eMsgHashStrm|       pointer|
+------------------------------+-----+-----+------------+---------------------------+--------------+

