int\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nswitch ( V_2 -> V_3 ) {\r\ncase 0x117 :\r\nV_2 -> V_4 = L_1 ;\r\nV_2 -> V_5 [ V_6 ] = & V_7 ;\r\nV_2 -> V_5 [ V_8 ] = V_9 ;\r\nV_2 -> V_5 [ V_10 ] = V_11 ;\r\nV_2 -> V_5 [ V_12 ] = & V_13 ;\r\nV_2 -> V_5 [ V_14 ] = & V_15 ;\r\nV_2 -> V_5 [ V_16 ] = & V_17 ;\r\nV_2 -> V_5 [ V_18 ] = & V_19 ;\r\nV_2 -> V_5 [ V_20 ] = V_21 ;\r\nV_2 -> V_5 [ V_22 ] = V_23 ;\r\nV_2 -> V_5 [ V_24 ] = V_25 ;\r\nV_2 -> V_5 [ V_26 ] = & V_27 ;\r\nV_2 -> V_5 [ V_28 ] = V_29 ;\r\nV_2 -> V_5 [ V_30 ] = V_31 ;\r\nV_2 -> V_5 [ V_32 ] = & V_33 ;\r\nV_2 -> V_5 [ V_34 ] = V_35 ;\r\nV_2 -> V_5 [ V_36 ] = & V_37 ;\r\nV_2 -> V_5 [ V_38 ] = & V_39 ;\r\nV_2 -> V_5 [ V_40 ] = V_41 ;\r\n#if 0\r\ndevice->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;\r\n#endif\r\nV_2 -> V_5 [ V_42 ] = V_43 ;\r\nV_2 -> V_5 [ V_44 ] = V_45 ;\r\nV_2 -> V_5 [ V_46 ] = V_47 ;\r\nV_2 -> V_5 [ V_48 ] = V_49 ;\r\nV_2 -> V_5 [ V_50 ] = V_51 ;\r\nV_2 -> V_5 [ V_52 ] = & V_53 ;\r\n#if 0\r\ndevice->oclass[NVDEV_ENGINE_CE1 ] = &gk104_ce1_oclass;\r\n#endif\r\nV_2 -> V_5 [ V_54 ] = & V_55 ;\r\n#if 0\r\ndevice->oclass[NVDEV_ENGINE_MSVLD ] = &gk104_msvld_oclass;\r\ndevice->oclass[NVDEV_ENGINE_MSPDEC ] = &gk104_mspdec_oclass;\r\ndevice->oclass[NVDEV_ENGINE_MSPPP ] = &gf100_msppp_oclass;\r\n#endif\r\nbreak;\r\ncase 0x124 :\r\nV_2 -> V_4 = L_2 ;\r\nV_2 -> V_5 [ V_6 ] = & V_7 ;\r\nV_2 -> V_5 [ V_8 ] = V_9 ;\r\nV_2 -> V_5 [ V_10 ] = V_56 ;\r\nV_2 -> V_5 [ V_12 ] = & V_13 ;\r\n#if 0\r\ndevice->oclass[NVDEV_SUBDEV_CLK ] = &gk104_clk_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_THERM ] = &gm107_therm_oclass;\r\n#endif\r\nV_2 -> V_5 [ V_18 ] = & V_19 ;\r\nV_2 -> V_5 [ V_20 ] = V_57 ;\r\nV_2 -> V_5 [ V_22 ] = V_23 ;\r\nV_2 -> V_5 [ V_24 ] = V_25 ;\r\nV_2 -> V_5 [ V_26 ] = & V_27 ;\r\nV_2 -> V_5 [ V_28 ] = V_29 ;\r\nV_2 -> V_5 [ V_30 ] = V_31 ;\r\nV_2 -> V_5 [ V_32 ] = & V_33 ;\r\nV_2 -> V_5 [ V_34 ] = V_35 ;\r\nV_2 -> V_5 [ V_36 ] = & V_37 ;\r\nV_2 -> V_5 [ V_38 ] = & V_39 ;\r\nV_2 -> V_5 [ V_40 ] = V_41 ;\r\n#if 0\r\ndevice->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;\r\n#endif\r\nV_2 -> V_5 [ V_42 ] = V_43 ;\r\nV_2 -> V_5 [ V_44 ] = V_58 ;\r\nV_2 -> V_5 [ V_46 ] = V_47 ;\r\nV_2 -> V_5 [ V_48 ] = V_59 ;\r\nV_2 -> V_5 [ V_50 ] = V_60 ;\r\nV_2 -> V_5 [ V_52 ] = & V_61 ;\r\nV_2 -> V_5 [ V_62 ] = & V_63 ;\r\nV_2 -> V_5 [ V_54 ] = & V_64 ;\r\n#if 0\r\ndevice->oclass[NVDEV_ENGINE_MSVLD ] = &gk104_msvld_oclass;\r\ndevice->oclass[NVDEV_ENGINE_MSPDEC ] = &gk104_mspdec_oclass;\r\ndevice->oclass[NVDEV_ENGINE_MSPPP ] = &gf100_msppp_oclass;\r\n#endif\r\nbreak;\r\ncase 0x126 :\r\nV_2 -> V_4 = L_3 ;\r\nV_2 -> V_5 [ V_6 ] = & V_7 ;\r\nV_2 -> V_5 [ V_8 ] = V_9 ;\r\nV_2 -> V_5 [ V_10 ] = V_56 ;\r\nV_2 -> V_5 [ V_12 ] = & V_13 ;\r\n#if 0\r\ndevice->oclass[NVDEV_SUBDEV_CLK ] = &gk104_clk_oclass;\r\ndevice->oclass[NVDEV_SUBDEV_THERM ] = &gm107_therm_oclass;\r\n#endif\r\nV_2 -> V_5 [ V_18 ] = & V_19 ;\r\nV_2 -> V_5 [ V_20 ] = V_57 ;\r\nV_2 -> V_5 [ V_22 ] = V_23 ;\r\nV_2 -> V_5 [ V_24 ] = V_25 ;\r\nV_2 -> V_5 [ V_26 ] = & V_27 ;\r\nV_2 -> V_5 [ V_28 ] = V_29 ;\r\nV_2 -> V_5 [ V_30 ] = V_31 ;\r\nV_2 -> V_5 [ V_32 ] = & V_33 ;\r\nV_2 -> V_5 [ V_34 ] = V_35 ;\r\nV_2 -> V_5 [ V_36 ] = & V_37 ;\r\nV_2 -> V_5 [ V_38 ] = & V_39 ;\r\nV_2 -> V_5 [ V_40 ] = V_41 ;\r\n#if 0\r\ndevice->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;\r\n#endif\r\nV_2 -> V_5 [ V_42 ] = V_43 ;\r\nV_2 -> V_5 [ V_44 ] = V_58 ;\r\nV_2 -> V_5 [ V_46 ] = V_47 ;\r\nV_2 -> V_5 [ V_48 ] = V_65 ;\r\nV_2 -> V_5 [ V_50 ] = V_60 ;\r\nV_2 -> V_5 [ V_52 ] = & V_61 ;\r\nV_2 -> V_5 [ V_62 ] = & V_63 ;\r\nV_2 -> V_5 [ V_54 ] = & V_64 ;\r\n#if 0\r\ndevice->oclass[NVDEV_ENGINE_MSVLD ] = &gk104_msvld_oclass;\r\ndevice->oclass[NVDEV_ENGINE_MSPDEC ] = &gk104_mspdec_oclass;\r\ndevice->oclass[NVDEV_ENGINE_MSPPP ] = &gf100_msppp_oclass;\r\n#endif\r\nbreak;\r\ndefault:\r\nF_2 ( V_2 , L_4 ) ;\r\nreturn - V_66 ;\r\n}\r\nreturn 0 ;\r\n}
