# Digitial_Adders
This Repo contains code to Generate CLA &amp; CRA in verilog from HLL

# Results
![alt text](https://github.com/Jash-Khatri/Digitial_Adders/blob/main/index.png)
![alt text](https://github.com/Jash-Khatri/Digitial_Adders/blob/main/index1.png)

* Green line shows the result of CLA and Red line shows the result of CRA.
* We can see that time taken for CLA is much lesser than CRA as value of N increases as curve for CLA is almost flat which shows that CLA is much faster than CRA.
* amount of NAND gates required to realize CLA are more than that for CRA. This shows that CLA is much costlier to than CRA. 
