# do Machine_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying /home/quartus/intelFPGA/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {Machine_7_1200mv_100c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:46 on Jan 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Machine_7_1200mv_100c_slow.vo 
# -- Compiling module Machine
# -- Compiling module hard_block
# 
# Top level modules:
# 	Machine
# End time: 12:59:46 on Jan 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/export/home/017/a0171595/FPGA/Mission2/simulation/modelsim {/export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/Macine_test1.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:46 on Jan 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/017/a0171595/FPGA/Mission2/simulation/modelsim" /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/Macine_test1.vt 
# -- Compiling module Machine_vlg_tst
# ** Warning: /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/Macine_test1.vt(53): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/Macine_test1.vt(68): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Machine_vlg_tst
# End time: 12:59:46 on Jan 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  test1
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" test1 
# Start time: 12:59:46 on Jan 08,2019
# ** Error: (vsim-3170) Could not find 'test1'.
#         Searched libraries:
#             /home/quartus/intelFPGA/17.1/modelsim_ase/altera/verilog/altera
#             /home/quartus/intelFPGA/17.1/modelsim_ase/altera/verilog/cycloneive
#             /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Machine_run_msim_gate_verilog.do PAUSED at line 12
vlog -vlog01compat -work work +incdir+/export/home/017/a0171595/FPGA/Mission2/simulation/modelsim /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/Macine_test1.vt
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:51 on Jan 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/017/a0171595/FPGA/Mission2/simulation/modelsim" /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/Macine_test1.vt 
# -- Compiling module Machine_vlg_tst
# ** Warning: /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/Macine_test1.vt(53): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/Macine_test1.vt(68): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Machine_vlg_tst
# End time: 12:59:51 on Jan 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" gate_work.Machine_vlg_tst
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" gate_work.Machine_vlg_tst 
# Start time: 12:59:46 on Jan 08,2019
# Loading work.Machine_vlg_tst
# Loading work.Machine
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from Machine_7_1200mv_100c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from Machine_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /Machine_vlg_tst File: /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/Macine_test1.vt
add wave -position end  sim:/Machine_vlg_tst/In
add wave -position end  sim:/Machine_vlg_tst/power
add wave -position end  sim:/Machine_vlg_tst/step
add wave -position end  sim:/Machine_vlg_tst/Out
run
# Running testbench
run
run
run
run
run
run
run
run
run
# Break key hit
# End time: 13:00:52 on Jan 08,2019, Elapsed time: 0:01:06
# Errors: 1, Warnings: 0
