// Seed: 571297246
module module_0;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  id_3(
      .id_0((1))
  );
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wire id_2#(.id_6(1), .id_7(id_1 - id_0)),
    input wor  id_3,
    input wand id_4
);
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  integer id_5;
  wire id_6, id_7;
  wire id_8;
endmodule
