{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572677829624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572677829624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 14:57:09 2019 " "Processing started: Sat Nov 02 14:57:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572677829624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572677829624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_Stopwatch -c Lab1_Stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_Stopwatch -c Lab1_Stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572677829624 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1572677830131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_stopwatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1_stopwatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_Stopwatch " "Found entity 1: Lab1_Stopwatch" {  } { { "Lab1_Stopwatch.bdf" "" { Schematic "C:/Users/Richard/Desktop/Digital_Design/Workspace/Lab1_Stopwatch/Lab1_Stopwatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572677830177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572677830177 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Lab1_Stopwatch.v " "Can't analyze file -- file Lab1_Stopwatch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1572677830193 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Stopwatch.v(75) " "Verilog HDL information at Stopwatch.v(75): always construct contains both blocking and non-blocking assignments" {  } { { "Stopwatch.v" "" { Text "C:/Users/Richard/Desktop/Digital_Design/Workspace/Lab1_Stopwatch/Stopwatch.v" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1572677830193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 2 2 " "Found 2 design units, including 2 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "Stopwatch.v" "" { Text "C:/Users/Richard/Desktop/Digital_Design/Workspace/Lab1_Stopwatch/Stopwatch.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572677830193 ""} { "Info" "ISGN_ENTITY_NAME" "2 sevenseg " "Found entity 2: sevenseg" {  } { { "Stopwatch.v" "" { Text "C:/Users/Richard/Desktop/Digital_Design/Workspace/Lab1_Stopwatch/Stopwatch.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572677830193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572677830193 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed Stopwatch.v(181) " "Verilog HDL Port Declaration warning at Stopwatch.v(181): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "Stopwatch.v" "" { Text "C:/Users/Richard/Desktop/Digital_Design/Workspace/Lab1_Stopwatch/Stopwatch.v" 181 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1572677830193 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments Stopwatch.v(180) " "HDL info at Stopwatch.v(180): see declaration for object \"ledsegments\"" {  } { { "Stopwatch.v" "" { Text "C:/Users/Richard/Desktop/Digital_Design/Workspace/Lab1_Stopwatch/Stopwatch.v" 180 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572677830193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1_Stopwatch " "Elaborating entity \"Lab1_Stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572677830240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch stopwatch:inst " "Elaborating entity \"stopwatch\" for hierarchy \"stopwatch:inst\"" {  } { { "Lab1_Stopwatch.bdf" "inst" { Schematic "C:/Users/Richard/Desktop/Digital_Design/Workspace/Lab1_Stopwatch/Lab1_Stopwatch.bdf" { { 240 608 824 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572677830240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stopwatch.v(136) " "Verilog HDL assignment warning at Stopwatch.v(136): truncated value with size 32 to match size of target (4)" {  } { { "Stopwatch.v" "" { Text "C:/Users/Richard/Desktop/Digital_Design/Workspace/Lab1_Stopwatch/Stopwatch.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572677830240 "|Lab1_Stopwatch|stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stopwatch.v(142) " "Verilog HDL assignment warning at Stopwatch.v(142): truncated value with size 32 to match size of target (4)" {  } { { "Stopwatch.v" "" { Text "C:/Users/Richard/Desktop/Digital_Design/Workspace/Lab1_Stopwatch/Stopwatch.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572677830240 "|Lab1_Stopwatch|stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stopwatch.v(146) " "Verilog HDL assignment warning at Stopwatch.v(146): truncated value with size 32 to match size of target (4)" {  } { { "Stopwatch.v" "" { Text "C:/Users/Richard/Desktop/Digital_Design/Workspace/Lab1_Stopwatch/Stopwatch.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572677830240 "|Lab1_Stopwatch|stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stopwatch.v(150) " "Verilog HDL assignment warning at Stopwatch.v(150): truncated value with size 32 to match size of target (4)" {  } { { "Stopwatch.v" "" { Text "C:/Users/Richard/Desktop/Digital_Design/Workspace/Lab1_Stopwatch/Stopwatch.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572677830240 "|Lab1_Stopwatch|stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stopwatch.v(154) " "Verilog HDL assignment warning at Stopwatch.v(154): truncated value with size 32 to match size of target (4)" {  } { { "Stopwatch.v" "" { Text "C:/Users/Richard/Desktop/Digital_Design/Workspace/Lab1_Stopwatch/Stopwatch.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572677830240 "|Lab1_Stopwatch|stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stopwatch.v(158) " "Verilog HDL assignment warning at Stopwatch.v(158): truncated value with size 32 to match size of target (4)" {  } { { "Stopwatch.v" "" { Text "C:/Users/Richard/Desktop/Digital_Design/Workspace/Lab1_Stopwatch/Stopwatch.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572677830240 "|Lab1_Stopwatch|stopwatch:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led0 Stopwatch.v(21) " "Output port \"led0\" at Stopwatch.v(21) has no driver" {  } { { "Stopwatch.v" "" { Text "C:/Users/Richard/Desktop/Digital_Design/Workspace/Lab1_Stopwatch/Stopwatch.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1572677830256 "|Lab1_Stopwatch|stopwatch:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg stopwatch:inst\|sevenseg:LED8_minute_display_high " "Elaborating entity \"sevenseg\" for hierarchy \"stopwatch:inst\|sevenseg:LED8_minute_display_high\"" {  } { { "Stopwatch.v" "LED8_minute_display_high" { Text "C:/Users/Richard/Desktop/Digital_Design/Workspace/Lab1_Stopwatch/Stopwatch.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572677830287 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED0 GND " "Pin \"LED0\" is stuck at GND" {  } { { "Lab1_Stopwatch.bdf" "" { Schematic "C:/Users/Richard/Desktop/Digital_Design/Workspace/Lab1_Stopwatch/Lab1_Stopwatch.bdf" { { 360 920 1096 376 "LED0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572677830948 "|Lab1_Stopwatch|LED0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1572677830948 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1572677831075 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Richard/Desktop/Digital_Design/Workspace/Lab1_Stopwatch/output_files/Lab1_Stopwatch.map.smsg " "Generated suppressed messages file C:/Users/Richard/Desktop/Digital_Design/Workspace/Lab1_Stopwatch/output_files/Lab1_Stopwatch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1572677831327 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1572677831472 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572677831472 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "331 " "Implemented 331 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1572677831582 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1572677831582 ""} { "Info" "ICUT_CUT_TM_LCELLS" "281 " "Implemented 281 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1572677831582 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1572677831582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572677831629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 14:57:11 2019 " "Processing ended: Sat Nov 02 14:57:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572677831629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572677831629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572677831629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572677831629 ""}
