// Seed: 303545598
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input supply0 id_5,
    input wand id_6,
    output tri0 id_7
);
  wire id_9 = id_3.id_9;
  parameter id_10 = 1;
  wire id_11;
  tri1 id_12 = -1 * 1'd0, id_13 = id_3;
  wire id_14;
  assign module_1.type_21 = 0;
  assign id_12 = -1;
  assign id_13 = id_2;
  assign id_9 = id_6;
  wire id_15;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    input supply0 id_4,
    input tri0 id_5,
    output tri1 id_6,
    output supply1 id_7,
    input uwire id_8,
    output wand id_9,
    input supply0 void id_10,
    input tri0 id_11,
    output tri id_12,
    id_19,
    output tri1 id_13,
    input tri1 id_14,
    output tri1 id_15,
    input wire id_16,
    input uwire id_17
);
  assign id_1 = -1'b0;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_8,
      id_5,
      id_1,
      id_3,
      id_4,
      id_9
  );
endmodule
