 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : Top
Version: K-2015.06
Date   : Thu Sep 28 21:42:49 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: DataPath_inst/ff_m2w_instance/RdW_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataPath_inst/Register_File_instance/rom_reg[19][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top                5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DataPath_inst/ff_m2w_instance/RdW_reg[0]/CK (DFF_X1)
                                                          0.00       0.00 r
  DataPath_inst/ff_m2w_instance/RdW_reg[0]/Q (DFF_X1)     0.09       0.09 r
  DataPath_inst/Register_File_instance/Addr3[0] (Register_File)
                                                          0.00       0.09 r
  DataPath_inst/Register_File_instance/U310/Z (BUF_X1)
                                                          0.04       0.13 r
  DataPath_inst/Register_File_instance/U2126/ZN (NAND3_X1)
                                                          0.05       0.19 f
  DataPath_inst/Register_File_instance/U302/ZN (OR2_X1)
                                                          0.08       0.26 f
  DataPath_inst/Register_File_instance/U164/ZN (INV_X1)
                                                          0.08       0.34 r
  DataPath_inst/Register_File_instance/U2141/ZN (AOI22_X1)
                                                          0.05       0.40 f
  DataPath_inst/Register_File_instance/U612/ZN (NAND3_X1)
                                                          0.03       0.43 r
  DataPath_inst/Register_File_instance/U526/ZN (NOR2_X1)
                                                          0.02       0.45 f
  DataPath_inst/Register_File_instance/U524/ZN (AND3_X1)
                                                          0.04       0.49 f
  DataPath_inst/Register_File_instance/U611/ZN (NAND2_X1)
                                                          0.02       0.51 r
  DataPath_inst/Register_File_instance/U273/ZN (AOI22_X1)
                                                          0.03       0.54 f
  DataPath_inst/Register_File_instance/U436/Z (BUF_X2)
                                                          0.06       0.61 f
  DataPath_inst/Register_File_instance/U2165/ZN (AOI22_X1)
                                                          0.05       0.65 r
  DataPath_inst/Register_File_instance/rom_reg[19][0]/D (DFF_X2)
                                                          0.01       0.66 r
  data arrival time                                                  0.66

  clock clk' (rise edge)                                  0.80       0.80
  clock network delay (ideal)                             0.00       0.80
  clock uncertainty                                      -0.10       0.70
  DataPath_inst/Register_File_instance/rom_reg[19][0]/CK (DFF_X2)
                                                          0.00       0.70 r
  library setup time                                     -0.04       0.66
  data required time                                                 0.66
  --------------------------------------------------------------------------
  data required time                                                 0.66
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: DataPath_inst/ff_m2w_instance/RdW_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataPath_inst/Register_File_instance/rom_reg[13][0]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top                5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DataPath_inst/ff_m2w_instance/RdW_reg[0]/CK (DFF_X1)
                                                          0.00       0.00 r
  DataPath_inst/ff_m2w_instance/RdW_reg[0]/Q (DFF_X1)     0.09       0.09 r
  DataPath_inst/Register_File_instance/Addr3[0] (Register_File)
                                                          0.00       0.09 r
  DataPath_inst/Register_File_instance/U310/Z (BUF_X1)
                                                          0.04       0.13 r
  DataPath_inst/Register_File_instance/U2126/ZN (NAND3_X1)
                                                          0.05       0.19 f
  DataPath_inst/Register_File_instance/U302/ZN (OR2_X1)
                                                          0.08       0.26 f
  DataPath_inst/Register_File_instance/U164/ZN (INV_X1)
                                                          0.08       0.34 r
  DataPath_inst/Register_File_instance/U2141/ZN (AOI22_X1)
                                                          0.05       0.40 f
  DataPath_inst/Register_File_instance/U612/ZN (NAND3_X1)
                                                          0.03       0.43 r
  DataPath_inst/Register_File_instance/U526/ZN (NOR2_X1)
                                                          0.02       0.45 f
  DataPath_inst/Register_File_instance/U524/ZN (AND3_X1)
                                                          0.04       0.49 f
  DataPath_inst/Register_File_instance/U611/ZN (NAND2_X1)
                                                          0.02       0.51 r
  DataPath_inst/Register_File_instance/U273/ZN (AOI22_X1)
                                                          0.03       0.54 f
  DataPath_inst/Register_File_instance/U436/Z (BUF_X2)
                                                          0.06       0.61 f
  DataPath_inst/Register_File_instance/U2159/ZN (AOI22_X1)
                                                          0.05       0.65 r
  DataPath_inst/Register_File_instance/rom_reg[13][0]/D (DFF_X1)
                                                          0.01       0.66 r
  data arrival time                                                  0.66

  clock clk' (rise edge)                                  0.80       0.80
  clock network delay (ideal)                             0.00       0.80
  clock uncertainty                                      -0.10       0.70
  DataPath_inst/Register_File_instance/rom_reg[13][0]/CK (DFF_X1)
                                                          0.00       0.70 r
  library setup time                                     -0.04       0.66
  data required time                                                 0.66
  --------------------------------------------------------------------------
  data required time                                                 0.66
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: DataPath_inst/ff_m2w_instance/RdW_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataPath_inst/Register_File_instance/rom_reg[30][9]
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top                5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DataPath_inst/ff_m2w_instance/RdW_reg[3]/CK (DFF_X1)
                                                          0.00       0.00 r
  DataPath_inst/ff_m2w_instance/RdW_reg[3]/QN (DFF_X1)
                                                          0.06       0.06 f
  U1408/ZN (INV_X1)                                       0.03       0.09 r
  DataPath_inst/Register_File_instance/Addr3[3] (Register_File)
                                                          0.00       0.09 r
  DataPath_inst/Register_File_instance/U558/ZN (INV_X1)
                                                          0.03       0.12 f
  DataPath_inst/Register_File_instance/U401/ZN (NAND2_X1)
                                                          0.05       0.16 r
  DataPath_inst/Register_File_instance/U2139/ZN (OR2_X1)
                                                          0.09       0.25 r
  DataPath_inst/Register_File_instance/U345/ZN (INV_X1)
                                                          0.06       0.31 f
  DataPath_inst/Register_File_instance/U2615/ZN (AOI22_X1)
                                                          0.06       0.36 r
  DataPath_inst/Register_File_instance/U2616/ZN (NAND4_X1)
                                                          0.05       0.41 f
  DataPath_inst/Register_File_instance/U2617/ZN (NOR3_X1)
                                                          0.05       0.46 r
  DataPath_inst/Register_File_instance/U542/ZN (NAND2_X1)
                                                          0.03       0.49 f
  DataPath_inst/Register_File_instance/U2618/ZN (AOI22_X1)
                                                          0.05       0.55 r
  DataPath_inst/Register_File_instance/U134/Z (BUF_X2)
                                                          0.07       0.61 r
  DataPath_inst/Register_File_instance/U2649/ZN (AOI22_X1)
                                                          0.04       0.65 f
  DataPath_inst/Register_File_instance/rom_reg[30][9]/D (DFF_X1)
                                                          0.01       0.66 f
  data arrival time                                                  0.66

  clock clk' (rise edge)                                  0.80       0.80
  clock network delay (ideal)                             0.00       0.80
  clock uncertainty                                      -0.10       0.70
  DataPath_inst/Register_File_instance/rom_reg[30][9]/CK (DFF_X1)
                                                          0.00       0.70 r
  library setup time                                     -0.04       0.66
  data required time                                                 0.66
  --------------------------------------------------------------------------
  data required time                                                 0.66
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: DataPath_inst/ff_E2M_instance/RdM_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataPath_inst/ff_F2D_instance/InstructionD_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top                5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DataPath_inst/ff_E2M_instance/RdM_reg[3]/CK (DFF_X1)
                                                          0.00       0.00 r
  DataPath_inst/ff_E2M_instance/RdM_reg[3]/Q (DFF_X1)     0.08       0.08 r
  U1728/ZN (XNOR2_X1)                                     0.06       0.14 r
  U1400/ZN (NAND4_X1)                                     0.05       0.19 f
  U1730/ZN (NOR2_X1)                                      0.03       0.23 r
  U1534/ZN (OR2_X2)                                       0.05       0.27 r
  U1756/ZN (INV_X2)                                       0.05       0.32 f
  U1828/ZN (NAND2_X1)                                     0.03       0.36 r
  U1829/ZN (OAI211_X1)                                    0.04       0.40 f
  U2091/ZN (NAND2_X1)                                     0.03       0.43 r
  U2093/ZN (NAND2_X1)                                     0.03       0.46 f
  U2094/ZN (XNOR2_X1)                                     0.06       0.52 f
  U2098/ZN (NOR2_X1)                                      0.05       0.57 r
  U2114/ZN (OAI21_X1)                                     0.03       0.60 f
  U2115/ZN (AOI21_X1)                                     0.05       0.65 r
  U2117/ZN (OAI21_X1)                                     0.04       0.69 f
  U2120/ZN (AOI21_X1)                                     0.04       0.73 r
  U1574/ZN (OAI21_X2)                                     0.05       0.79 f
  U1426/ZN (AOI21_X1)                                     0.04       0.83 r
  U1573/ZN (XNOR2_X1)                                     0.06       0.88 r
  U1558/ZN (OAI21_X1)                                     0.03       0.92 f
  U1424/ZN (NOR2_X1)                                      0.04       0.95 r
  U1556/ZN (NAND3_X1)                                     0.03       0.99 f
  U1555/ZN (NOR2_X1)                                      0.03       1.02 r
  U1569/ZN (NAND2_X1)                                     0.03       1.04 f
  U1547/ZN (NOR2_X1)                                      0.03       1.07 r
  U1568/ZN (NAND3_X1)                                     0.04       1.11 f
  U1567/ZN (NAND2_X1)                                     0.03       1.14 r
  U1272/ZN (OAI211_X1)                                    0.05       1.19 f
  U1538/ZN (AOI21_X1)                                     0.05       1.24 r
  U2598/ZN (NAND2_X1)                                     0.04       1.28 f
  U1312/Z (BUF_X1)                                        0.04       1.32 f
  U2664/ZN (INV_X2)                                       0.06       1.38 r
  U2723/ZN (AOI22_X1)                                     0.05       1.43 f
  U2724/ZN (INV_X1)                                       0.02       1.46 r
  DataPath_inst/ff_F2D_instance/InstructionD_reg[21]/D (DFF_X1)
                                                          0.01       1.47 r
  data arrival time                                                  1.47

  clock clk (rise edge)                                   1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  clock uncertainty                                      -0.10       1.50
  DataPath_inst/ff_F2D_instance/InstructionD_reg[21]/CK (DFF_X1)
                                                          0.00       1.50 r
  library setup time                                     -0.03       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: DataPath_inst/ff_E2M_instance/RdM_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataPath_inst/ff_F2D_instance/InstructionD_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top                5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DataPath_inst/ff_E2M_instance/RdM_reg[3]/CK (DFF_X1)
                                                          0.00       0.00 r
  DataPath_inst/ff_E2M_instance/RdM_reg[3]/Q (DFF_X1)     0.08       0.08 r
  U1728/ZN (XNOR2_X1)                                     0.06       0.14 r
  U1400/ZN (NAND4_X1)                                     0.05       0.19 f
  U1730/ZN (NOR2_X1)                                      0.03       0.23 r
  U1534/ZN (OR2_X2)                                       0.05       0.27 r
  U1756/ZN (INV_X2)                                       0.05       0.32 f
  U1828/ZN (NAND2_X1)                                     0.03       0.36 r
  U1829/ZN (OAI211_X1)                                    0.04       0.40 f
  U2091/ZN (NAND2_X1)                                     0.03       0.43 r
  U2093/ZN (NAND2_X1)                                     0.03       0.46 f
  U2094/ZN (XNOR2_X1)                                     0.06       0.52 f
  U2098/ZN (NOR2_X1)                                      0.05       0.57 r
  U2114/ZN (OAI21_X1)                                     0.03       0.60 f
  U2115/ZN (AOI21_X1)                                     0.05       0.65 r
  U2117/ZN (OAI21_X1)                                     0.04       0.69 f
  U2120/ZN (AOI21_X1)                                     0.04       0.73 r
  U1574/ZN (OAI21_X2)                                     0.05       0.79 f
  U1426/ZN (AOI21_X1)                                     0.04       0.83 r
  U1573/ZN (XNOR2_X1)                                     0.06       0.88 r
  U1558/ZN (OAI21_X1)                                     0.03       0.92 f
  U1424/ZN (NOR2_X1)                                      0.04       0.95 r
  U1556/ZN (NAND3_X1)                                     0.03       0.99 f
  U1555/ZN (NOR2_X1)                                      0.03       1.02 r
  U1569/ZN (NAND2_X1)                                     0.03       1.04 f
  U1547/ZN (NOR2_X1)                                      0.03       1.07 r
  U1568/ZN (NAND3_X1)                                     0.04       1.11 f
  U1567/ZN (NAND2_X1)                                     0.03       1.14 r
  U1272/ZN (OAI211_X1)                                    0.05       1.19 f
  U1538/ZN (AOI21_X1)                                     0.05       1.24 r
  U2598/ZN (NAND2_X1)                                     0.04       1.28 f
  U1312/Z (BUF_X1)                                        0.04       1.32 f
  U2664/ZN (INV_X2)                                       0.06       1.38 r
  U2721/ZN (AOI22_X1)                                     0.05       1.43 f
  U2722/ZN (INV_X1)                                       0.02       1.46 r
  DataPath_inst/ff_F2D_instance/InstructionD_reg[20]/D (DFF_X1)
                                                          0.01       1.47 r
  data arrival time                                                  1.47

  clock clk (rise edge)                                   1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  clock uncertainty                                      -0.10       1.50
  DataPath_inst/ff_F2D_instance/InstructionD_reg[20]/CK (DFF_X1)
                                                          0.00       1.50 r
  library setup time                                     -0.03       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: DataPath_inst/ff_E2M_instance/RdM_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataPath_inst/ff_F2D_instance/InstructionD_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top                5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DataPath_inst/ff_E2M_instance/RdM_reg[3]/CK (DFF_X1)
                                                          0.00       0.00 r
  DataPath_inst/ff_E2M_instance/RdM_reg[3]/Q (DFF_X1)     0.08       0.08 r
  U1728/ZN (XNOR2_X1)                                     0.06       0.14 r
  U1400/ZN (NAND4_X1)                                     0.05       0.19 f
  U1730/ZN (NOR2_X1)                                      0.03       0.23 r
  U1534/ZN (OR2_X2)                                       0.05       0.27 r
  U1756/ZN (INV_X2)                                       0.05       0.32 f
  U1828/ZN (NAND2_X1)                                     0.03       0.36 r
  U1829/ZN (OAI211_X1)                                    0.04       0.40 f
  U2091/ZN (NAND2_X1)                                     0.03       0.43 r
  U2093/ZN (NAND2_X1)                                     0.03       0.46 f
  U2094/ZN (XNOR2_X1)                                     0.06       0.52 f
  U2098/ZN (NOR2_X1)                                      0.05       0.57 r
  U2114/ZN (OAI21_X1)                                     0.03       0.60 f
  U2115/ZN (AOI21_X1)                                     0.05       0.65 r
  U2117/ZN (OAI21_X1)                                     0.04       0.69 f
  U2120/ZN (AOI21_X1)                                     0.04       0.73 r
  U1574/ZN (OAI21_X2)                                     0.05       0.79 f
  U1426/ZN (AOI21_X1)                                     0.04       0.83 r
  U1573/ZN (XNOR2_X1)                                     0.06       0.88 r
  U1558/ZN (OAI21_X1)                                     0.03       0.92 f
  U1424/ZN (NOR2_X1)                                      0.04       0.95 r
  U1556/ZN (NAND3_X1)                                     0.03       0.99 f
  U1555/ZN (NOR2_X1)                                      0.03       1.02 r
  U1569/ZN (NAND2_X1)                                     0.03       1.04 f
  U1547/ZN (NOR2_X1)                                      0.03       1.07 r
  U1568/ZN (NAND3_X1)                                     0.04       1.11 f
  U1567/ZN (NAND2_X1)                                     0.03       1.14 r
  U1272/ZN (OAI211_X1)                                    0.05       1.19 f
  U1538/ZN (AOI21_X1)                                     0.05       1.24 r
  U2598/ZN (NAND2_X1)                                     0.04       1.28 f
  U1312/Z (BUF_X1)                                        0.04       1.32 f
  U2664/ZN (INV_X2)                                       0.06       1.38 r
  U2675/ZN (AOI22_X1)                                     0.05       1.43 f
  U2676/ZN (INV_X1)                                       0.02       1.46 r
  DataPath_inst/ff_F2D_instance/InstructionD_reg[13]/D (DFF_X1)
                                                          0.01       1.47 r
  data arrival time                                                  1.47

  clock clk (rise edge)                                   1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  clock uncertainty                                      -0.10       1.50
  DataPath_inst/ff_F2D_instance/InstructionD_reg[13]/CK (DFF_X1)
                                                          0.00       1.50 r
  library setup time                                     -0.03       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: DataPath_inst/ff_E2M_instance/RdM_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataPath_inst/ff_F2D_instance/InstructionD_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top                5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DataPath_inst/ff_E2M_instance/RdM_reg[3]/CK (DFF_X1)
                                                          0.00       0.00 r
  DataPath_inst/ff_E2M_instance/RdM_reg[3]/Q (DFF_X1)     0.08       0.08 r
  U1728/ZN (XNOR2_X1)                                     0.06       0.14 r
  U1400/ZN (NAND4_X1)                                     0.05       0.19 f
  U1730/ZN (NOR2_X1)                                      0.03       0.23 r
  U1534/ZN (OR2_X2)                                       0.05       0.27 r
  U1756/ZN (INV_X2)                                       0.05       0.32 f
  U1828/ZN (NAND2_X1)                                     0.03       0.36 r
  U1829/ZN (OAI211_X1)                                    0.04       0.40 f
  U2091/ZN (NAND2_X1)                                     0.03       0.43 r
  U2093/ZN (NAND2_X1)                                     0.03       0.46 f
  U2094/ZN (XNOR2_X1)                                     0.06       0.52 f
  U2098/ZN (NOR2_X1)                                      0.05       0.57 r
  U2114/ZN (OAI21_X1)                                     0.03       0.60 f
  U2115/ZN (AOI21_X1)                                     0.05       0.65 r
  U2117/ZN (OAI21_X1)                                     0.04       0.69 f
  U2120/ZN (AOI21_X1)                                     0.04       0.73 r
  U1574/ZN (OAI21_X2)                                     0.05       0.79 f
  U1426/ZN (AOI21_X1)                                     0.04       0.83 r
  U1573/ZN (XNOR2_X1)                                     0.06       0.88 r
  U1558/ZN (OAI21_X1)                                     0.03       0.92 f
  U1424/ZN (NOR2_X1)                                      0.04       0.95 r
  U1556/ZN (NAND3_X1)                                     0.03       0.99 f
  U1555/ZN (NOR2_X1)                                      0.03       1.02 r
  U1569/ZN (NAND2_X1)                                     0.03       1.04 f
  U1547/ZN (NOR2_X1)                                      0.03       1.07 r
  U1568/ZN (NAND3_X1)                                     0.04       1.11 f
  U1567/ZN (NAND2_X1)                                     0.03       1.14 r
  U1272/ZN (OAI211_X1)                                    0.05       1.19 f
  U1538/ZN (AOI21_X1)                                     0.05       1.24 r
  U2598/ZN (NAND2_X1)                                     0.04       1.28 f
  U1312/Z (BUF_X1)                                        0.04       1.32 f
  U2664/ZN (INV_X2)                                       0.06       1.38 r
  U2704/ZN (AOI22_X1)                                     0.05       1.43 f
  U2705/ZN (INV_X1)                                       0.02       1.46 r
  DataPath_inst/ff_F2D_instance/InstructionD_reg[10]/D (DFF_X1)
                                                          0.01       1.47 r
  data arrival time                                                  1.47

  clock clk (rise edge)                                   1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  clock uncertainty                                      -0.10       1.50
  DataPath_inst/ff_F2D_instance/InstructionD_reg[10]/CK (DFF_X1)
                                                          0.00       1.50 r
  library setup time                                     -0.03       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: DataPath_inst/ff_E2M_instance/RdM_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataPath_inst/ff_F2D_instance/InstructionD_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top                5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DataPath_inst/ff_E2M_instance/RdM_reg[3]/CK (DFF_X1)
                                                          0.00       0.00 r
  DataPath_inst/ff_E2M_instance/RdM_reg[3]/Q (DFF_X1)     0.08       0.08 r
  U1728/ZN (XNOR2_X1)                                     0.06       0.14 r
  U1400/ZN (NAND4_X1)                                     0.05       0.19 f
  U1730/ZN (NOR2_X1)                                      0.03       0.23 r
  U1534/ZN (OR2_X2)                                       0.05       0.27 r
  U1756/ZN (INV_X2)                                       0.05       0.32 f
  U1828/ZN (NAND2_X1)                                     0.03       0.36 r
  U1829/ZN (OAI211_X1)                                    0.04       0.40 f
  U2091/ZN (NAND2_X1)                                     0.03       0.43 r
  U2093/ZN (NAND2_X1)                                     0.03       0.46 f
  U2094/ZN (XNOR2_X1)                                     0.06       0.52 f
  U2098/ZN (NOR2_X1)                                      0.05       0.57 r
  U2114/ZN (OAI21_X1)                                     0.03       0.60 f
  U2115/ZN (AOI21_X1)                                     0.05       0.65 r
  U2117/ZN (OAI21_X1)                                     0.04       0.69 f
  U2120/ZN (AOI21_X1)                                     0.04       0.73 r
  U1574/ZN (OAI21_X2)                                     0.05       0.79 f
  U1426/ZN (AOI21_X1)                                     0.04       0.83 r
  U1573/ZN (XNOR2_X1)                                     0.06       0.88 r
  U1558/ZN (OAI21_X1)                                     0.03       0.92 f
  U1424/ZN (NOR2_X1)                                      0.04       0.95 r
  U1556/ZN (NAND3_X1)                                     0.03       0.99 f
  U1555/ZN (NOR2_X1)                                      0.03       1.02 r
  U1569/ZN (NAND2_X1)                                     0.03       1.04 f
  U1547/ZN (NOR2_X1)                                      0.03       1.07 r
  U1568/ZN (NAND3_X1)                                     0.04       1.11 f
  U1567/ZN (NAND2_X1)                                     0.03       1.14 r
  U1272/ZN (OAI211_X1)                                    0.05       1.19 f
  U1538/ZN (AOI21_X1)                                     0.05       1.24 r
  U2598/ZN (NAND2_X1)                                     0.04       1.28 f
  U1312/Z (BUF_X1)                                        0.04       1.32 f
  U2664/ZN (INV_X2)                                       0.06       1.38 r
  U2665/ZN (AOI22_X1)                                     0.05       1.43 f
  U2666/ZN (INV_X1)                                       0.02       1.46 r
  DataPath_inst/ff_F2D_instance/InstructionD_reg[2]/D (DFF_X1)
                                                          0.01       1.47 r
  data arrival time                                                  1.47

  clock clk (rise edge)                                   1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  clock uncertainty                                      -0.10       1.50
  DataPath_inst/ff_F2D_instance/InstructionD_reg[2]/CK (DFF_X1)
                                                          0.00       1.50 r
  library setup time                                     -0.03       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: DataPath_inst/ff_E2M_instance/RdM_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataPath_inst/ff_F2D_instance/InstructionD_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top                5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DataPath_inst/ff_E2M_instance/RdM_reg[3]/CK (DFF_X1)
                                                          0.00       0.00 r
  DataPath_inst/ff_E2M_instance/RdM_reg[3]/Q (DFF_X1)     0.08       0.08 r
  U1728/ZN (XNOR2_X1)                                     0.06       0.14 r
  U1400/ZN (NAND4_X1)                                     0.05       0.19 f
  U1730/ZN (NOR2_X1)                                      0.03       0.23 r
  U1534/ZN (OR2_X2)                                       0.05       0.27 r
  U1756/ZN (INV_X2)                                       0.05       0.32 f
  U1828/ZN (NAND2_X1)                                     0.03       0.36 r
  U1829/ZN (OAI211_X1)                                    0.04       0.40 f
  U2091/ZN (NAND2_X1)                                     0.03       0.43 r
  U2093/ZN (NAND2_X1)                                     0.03       0.46 f
  U2094/ZN (XNOR2_X1)                                     0.06       0.52 f
  U2098/ZN (NOR2_X1)                                      0.05       0.57 r
  U2114/ZN (OAI21_X1)                                     0.03       0.60 f
  U2115/ZN (AOI21_X1)                                     0.05       0.65 r
  U2117/ZN (OAI21_X1)                                     0.04       0.69 f
  U2120/ZN (AOI21_X1)                                     0.04       0.73 r
  U1574/ZN (OAI21_X2)                                     0.05       0.79 f
  U1426/ZN (AOI21_X1)                                     0.04       0.83 r
  U1573/ZN (XNOR2_X1)                                     0.06       0.88 r
  U1558/ZN (OAI21_X1)                                     0.03       0.92 f
  U1424/ZN (NOR2_X1)                                      0.04       0.95 r
  U1556/ZN (NAND3_X1)                                     0.03       0.99 f
  U1555/ZN (NOR2_X1)                                      0.03       1.02 r
  U1569/ZN (NAND2_X1)                                     0.03       1.04 f
  U1547/ZN (NOR2_X1)                                      0.03       1.07 r
  U1568/ZN (NAND3_X1)                                     0.04       1.11 f
  U1567/ZN (NAND2_X1)                                     0.03       1.14 r
  U1272/ZN (OAI211_X1)                                    0.05       1.19 f
  U1538/ZN (AOI21_X1)                                     0.05       1.24 r
  U2598/ZN (NAND2_X1)                                     0.04       1.28 f
  U1312/Z (BUF_X1)                                        0.04       1.32 f
  U2664/ZN (INV_X2)                                       0.06       1.38 r
  U3148/ZN (AOI22_X1)                                     0.05       1.43 f
  U3149/ZN (INV_X1)                                       0.02       1.46 r
  DataPath_inst/ff_F2D_instance/InstructionD_reg[1]/D (DFF_X1)
                                                          0.01       1.47 r
  data arrival time                                                  1.47

  clock clk (rise edge)                                   1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  clock uncertainty                                      -0.10       1.50
  DataPath_inst/ff_F2D_instance/InstructionD_reg[1]/CK (DFF_X1)
                                                          0.00       1.50 r
  library setup time                                     -0.03       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: DataPath_inst/ff_E2M_instance/RdM_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataPath_inst/ff_F2D_instance/InstructionD_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top                5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DataPath_inst/ff_E2M_instance/RdM_reg[3]/CK (DFF_X1)
                                                          0.00       0.00 r
  DataPath_inst/ff_E2M_instance/RdM_reg[3]/Q (DFF_X1)     0.08       0.08 r
  U1728/ZN (XNOR2_X1)                                     0.06       0.14 r
  U1400/ZN (NAND4_X1)                                     0.05       0.19 f
  U1730/ZN (NOR2_X1)                                      0.03       0.23 r
  U1534/ZN (OR2_X2)                                       0.05       0.27 r
  U1756/ZN (INV_X2)                                       0.05       0.32 f
  U1828/ZN (NAND2_X1)                                     0.03       0.36 r
  U1829/ZN (OAI211_X1)                                    0.04       0.40 f
  U2091/ZN (NAND2_X1)                                     0.03       0.43 r
  U2093/ZN (NAND2_X1)                                     0.03       0.46 f
  U2094/ZN (XNOR2_X1)                                     0.06       0.52 f
  U2098/ZN (NOR2_X1)                                      0.05       0.57 r
  U2114/ZN (OAI21_X1)                                     0.03       0.60 f
  U2115/ZN (AOI21_X1)                                     0.05       0.65 r
  U2117/ZN (OAI21_X1)                                     0.04       0.69 f
  U2120/ZN (AOI21_X1)                                     0.04       0.73 r
  U1574/ZN (OAI21_X2)                                     0.05       0.79 f
  U1426/ZN (AOI21_X1)                                     0.04       0.83 r
  U1573/ZN (XNOR2_X1)                                     0.06       0.88 r
  U1558/ZN (OAI21_X1)                                     0.03       0.92 f
  U1424/ZN (NOR2_X1)                                      0.04       0.95 r
  U1556/ZN (NAND3_X1)                                     0.03       0.99 f
  U1555/ZN (NOR2_X1)                                      0.03       1.02 r
  U1569/ZN (NAND2_X1)                                     0.03       1.04 f
  U1547/ZN (NOR2_X1)                                      0.03       1.07 r
  U1568/ZN (NAND3_X1)                                     0.04       1.11 f
  U1567/ZN (NAND2_X1)                                     0.03       1.14 r
  U1272/ZN (OAI211_X1)                                    0.05       1.19 f
  U1538/ZN (AOI21_X1)                                     0.05       1.24 r
  U2598/ZN (NAND2_X1)                                     0.04       1.28 f
  U1312/Z (BUF_X1)                                        0.04       1.32 f
  U2664/ZN (INV_X2)                                       0.06       1.38 r
  U3150/ZN (AOI22_X1)                                     0.05       1.43 f
  U3151/ZN (INV_X1)                                       0.02       1.46 r
  DataPath_inst/ff_F2D_instance/InstructionD_reg[0]/D (DFF_X1)
                                                          0.01       1.47 r
  data arrival time                                                  1.47

  clock clk (rise edge)                                   1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  clock uncertainty                                      -0.10       1.50
  DataPath_inst/ff_F2D_instance/InstructionD_reg[0]/CK (DFF_X1)
                                                          0.00       1.50 r
  library setup time                                     -0.03       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
