
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max INF

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------

==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset (input port)
Endpoint: clockp[0] (output port)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00 v input external delay
     1    0.00    0.00    0.00    0.00 v reset (in)
                                         reset (net)
                  0.00    0.00    0.00 v input55/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
     1    0.01    0.21    2.16    2.16 v input55/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         net55 (net)
                  0.21    0.00    2.16 v _1_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     2    0.02    0.20    0.19    2.36 ^ _1_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         ireset (net)
                  0.20    0.00    2.36 ^ iss.reseten0/EN (gf180mcu_fd_sc_mcu7t5v0__invz_1)
     4    0.06    0.87    0.71    3.07 ^ iss.reseten0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_1)
                                         dstage[0].id.in (net)
                  0.87    0.00    3.07 ^ dstage[0].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.11    0.32    3.38 v dstage[0].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[0].id.out (net)
                  0.11    0.00    3.39 v dstage[1].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.12    0.41    3.80 ^ dstage[1].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[1].id.out (net)
                  0.12    0.00    3.80 ^ dstage[2].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.11    0.34    4.14 v dstage[2].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[2].id.out (net)
                  0.11    0.00    4.14 v dstage[3].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.11    0.41    4.55 ^ dstage[3].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[3].id.out (net)
                  0.11    0.00    4.55 ^ dstage[4].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.11    0.34    4.88 v dstage[4].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[4].id.out (net)
                  0.11    0.00    4.88 v dstage[5].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     4    0.05    0.13    0.42    5.31 ^ dstage[5].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[5].id.out (net)
                  0.13    0.00    5.31 ^ dstage[6].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.11    0.34    5.65 v dstage[6].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[6].id.out (net)
                  0.11    0.00    5.65 v dstage[7].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.11    0.41    6.06 ^ dstage[7].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[7].id.out (net)
                  0.11    0.00    6.06 ^ dstage[8].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.11    0.34    6.39 v dstage[8].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[8].id.out (net)
                  0.11    0.00    6.39 v dstage[9].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.11    0.41    6.80 ^ dstage[9].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[10].id.in (net)
                  0.11    0.00    6.80 ^ dstage[10].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.11    0.34    7.14 v dstage[10].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[10].id.out (net)
                  0.11    0.00    7.14 v dstage[11].id.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     3    0.04    0.12    0.41    7.55 ^ dstage[11].id.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[11].id.out (net)
                  0.12    0.00    7.55 ^ iss.delayenb0/I (gf180mcu_fd_sc_mcu7t5v0__invz_8)
     4    0.06    0.13    0.36    7.91 v iss.delayenb0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_8)
                                         dstage[0].id.in (net)
                  0.47    0.00    7.91 v ibufp00/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.03    0.30    0.30    8.21 ^ ibufp00/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         c[0] (net)
                  0.30    0.00    8.21 ^ ibufp01/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     1    0.00    0.07    0.05    8.26 v ibufp01/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                                         net56 (net)
                  0.07    0.00    8.26 v output56/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
     1    0.00    0.15    2.12   10.38 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         clockp[0] (net)
                  0.15    0.00   10.38 v clockp[0] (out)
                                 10.38   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
4.325755596160889

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
5.199999809265137

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8319

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.26645463705062866

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.32179999351501465

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8280

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.59e-03   1.15e-03   9.92e-09   3.74e-03 100.0%
Clock                  0.00e+00   0.00e+00   1.06e-08   1.06e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.59e-03   1.15e-03   2.05e-08   3.74e-03 100.0%
                          69.2%      30.8%       0.0%
