1，Green InGaN Quantum Dots Breaking through Efficiency and Bandwidth Bottlenecks of Micro-LEDs

Laser &amp;amp; Photonics Reviews
Original Paper
Green InGaN Quantum Dots Breaking through Efficiency and Bandwidth Bottlenecks of Micro-LEDs
Lei Wang, Lai Wang, Chien-Ju Chen, Kai-Chia Chen, Zhibiao Hao, Yi Luo, Changzheng Sun, Meng-Chyi Wu, Jiadong Yu, Yanjun Han, Bing Xiong, Jian Wang, Hongtao Li
First published: 18 March 2021 https://doi.org/10.1002/lpor.202000406 Citations: 39
https://doi.org/10.1002/lpor.202000406

2，Multigigabit Visible Light Communication Based on High-Bandwidth InGaN Quantum Dot Green Micro-LED

Zixian Wei
Tsinghua-Berkeley Shenzhen Institute (TBSI) and Tsinghua Shenzhen International Graduate School, Tsinghua University, Shenzhen 518055, China
More by Zixian Wei
Orcidhttps://orcid.org/0000-0001-6360-124X
, Lei Wang, Zhongxu Liu, Chao Zhang, Chien-Ju Chen, Meng-Chyi Wu, Yanfu Yang, Changyuan Yu, Lai Wang*, and H.Y. Fu*
Cite this: ACS Photonics 2022, 9, 7, 2354–2366
Publication Date:June 22, 2022
https://doi.org/10.1021/acsphotonics.2c00380


3, MicroLED/LED electro-optical integration techniques for non-display applications
V. Kumar ; I. Kymissis
https://doi.org/10.1063/5.0125103


4, Micro-LEDs Illuminate Visible Light Communication
https://ieeexplore.ieee.org/abstract/document/9970359

5,Bandwidth Analysis of High-Speed InGaN Micro-LEDs by an Equivalent Circuit Model
https://ieeexplore.ieee.org/document/10068229
IEEE Electron Device Letters. Vol. 44. no. 5 pp 785-788, May 2023

6，NANO-CHIPS 2030
https://link.springer.com/book/10.1007/978-3-030-18338-7
2020年出版的《NANO-CHIPS 2030》一书中的题为“处理器与内存差距的1000×改进”的章节中进一步阐述了这一概念

7. "Optical Interconnect and Memory Technologies for Next Generation Computing", 2016 18th International Conference on Transparent Optical Networkd(ICTON), Trento, Italy, 2016.pp 1-4, doi:10.1109/ICTON.2016.7550267.
N. Pleros, et. al

https://ieeexplore.ieee.org/document/7550267


8. The Possibility of Using 193 NM Immersion Lithography Process For 5 NM Logic Design Rules
使用 193 NM 浸没式光刻工艺实现 5 NM 逻辑设计规则的可能性
https://ieeexplore.ieee.org/document/10219265

9.Vertical Channel Transistor (VCT) as Access Transistor for Future 4F2 DRAM Architecture
垂直通道晶体管 (VCT) 作为未来 4F 2 DRAM 架构的存取晶体管
https://ieeexplore.ieee.org/document/10145977

已下载！
-------------------------------------------------------------------------------------------------------------------------
20240102以后 （未下载）

1.High-Bandwidth Memory Interface
https://link.springer.com/book/10.1007/978-3-319-02381-6

DOI
https://doi.org/10.1007/978-3-319-02381-6

Authors: Chulwoo Kim , Hyun-Woo Lee , Junyoung Song

Authors and Affiliations
Department of Electrical Engineering #418 Engineering Bldg., Korea University, Seoul, Korea, Republic of (South Korea)
Chulwoo Kim, Junyoung Song

SK-Hynix, Icheon-si, Korea, Republic of (South Korea)
Hyun-Woo Lee

2. Kunpeng 920: The First 7-nm Chiplet-Based 64-Core ARM SoC for Cloud Services
https://ieeexplore.ieee.org/document/9444893

DOI: 
10.1109/MM.2021.3085578

Jing Xia
HiSilicon Technologies Company, Ltd., Shenzhen, China
Jing Xia is a Chief Architect of KunPeng (CPU) with Turing Business Department, HiSilicon Technologies Company, Ltd., Shenzhen, China. He is the corresponding author of this article. Contact him at dio.xia@hisilicon.com.
Chuanning Cheng
HiSilicon Technologies Company, Ltd., Shenzhen, China
Chuanning Cheng is a Chief Architect of IO/Interconnect System with Turing Business Department, HiSilicon Technologies Company, Ltd., Shenzhen, China. Contact him at chengchuanning@hisilicon.com.
Xiping Zhou
HiSilicon Technologies Company, Ltd., Shenzhen, China
Xiping Zhou is a Chief Architect of Computing Chip System with Turing Business Department, HiSilicon Technologies Company, Ltd., Shenzhen, China. Contact him at zhouxiping@hisilicon.com.
Yuxing Hu
HiSilicon Technologies Company, Ltd., Shenzhen, China
Yuxing Hu is a Researcher of Kunpeng (CPU)/Ascend (AI) with Linx Lab, Turing Business Department, HiSilicon Technologies Company, Ltd., Shenzhen, China. Contact him at huyuxing1@huawei.com.
Peter Chun
HiSilicon Technologies Company, Ltd., Shenzhen, China
Peter Chun is a Sr. Manager of Technical Planning and Collaboration with Huawei, Shenzhen, China. He is a Member of the IEEE. Contact him at peter.chun@huawei.com.

Published in: IEEE Micro ( Volume: 41, Issue: 5, 01 Sept.-Oct. 2021)

3, 8 Tbps Co-Packaged FPGA and Silicon Photonics Optical IO
Kaveh Hosseini; Edwin Kok; Sergey Y. Shumarayev; Chia-Pin Chiu; Arnab Sarkar; Asako Toda; Yanjing Ke
https://ieeexplore.ieee.org/document/9489998/authors#authors

4, A Bandwidth-Dense, Low Power Electronic-Photonic Platform and Architecture for Multi-Tbps Optical I/O
Mark Wade; Michael Davenport; Marc De Cea Falco; Pavan Bhargava; John Fini; Derek Van Orden; Roy Meade; 
https://ieeexplore.ieee.org/document/8535563
DOI: 
10.1109/ECOC.2018.8535563

5, TeraPHY: A Chiplet Technology for Low-Power, High-Bandwidth In-Package Optical I/O
Mark Wade; Erik Anderson; Shahab Ardalan; Pavan Bhargava; Sidney Buchbinder; Michael L. Davenport; John Fin
https://ieeexplore.ieee.org/document/9007742
DOI: 10.1109/MM.2020.2976067

6, TeraPHY: A High-Density Electronic-Photonic Chiplet for Optical I/O from a Multi-Chip Module
Roy Meade; Shahab Ardalan; Michael Davenport; John Fini; Chen Sun; Mark Wade; Alexandra Wright-Gladstein
https://ieeexplore.ieee.org/document/8696952

7, TeraPHY: An O-Band WDM Electro-Optic Platform for Low Power, Terabit/s Optical I/O
Chen Sun; Daniel Jeong; Mason Zhang; Woorham Bae; Chong Zhang; Pavan Bhargava; Derek Van Orden; 
https://ieeexplore.ieee.org/document/9265012
DOI: 10.1109/VLSITechnology18217.2020.9265012

8， 184QPS/W 64Mb/mm23D Logic-to-DRAM Hybrid Bonding with Process-Near-Memory Engine for Recommendation System
https://ieeexplore.ieee.org/document/9731694
Dimin Niu; Shuangchen Li; Yuhao Wang; Wei Han; Zhe Zhang; Yijin Guan; Tianchan Guan; Fei Sun; Fei Xue; Lide Duan; 
DOI: 10.1109/ISSCC42614.2022.9731694

9. A 1.6Tb/s Chiplet over XSR-MCM Channels using 113Gb/s PAM-4 Transceiver with Dynamic Receiver-Driven Adaptation of TX-FFE and Programmable Roaming Taps in 5nm CMOS
https://ieeexplore.ieee.org/document/9731636
G. Gangasani; D. Hanson; D. Storaska; H. H. Xu; M. Kelly; M. Shannon; M. Sorna; M. Wielgos; P. B. Ramakrishna
DOI: 10.1109/ISSCC42614.2022.9731636

10. A 0.385-pJ/bit 10-Gb/s TIA-Terminated Di-Code Transceiver with Edge-Delayed Equalization, ECC, and Mismatch Calibration for HBM Interfaces
https://ieeexplore.ieee.org/document/9731740
Hyunsu Park; Yoonjae Choi; Jincheol Sim; Jonghyuck Choi; Youngwook Kwon; Junyoung Song; Chulwoo Kim
DOI: 10.1109/ISSCC42614.2022.9731740

11. A 78.8fJ/b/mm 12.0Gb/s/Wire Capacitively Driven On-Chip Link Over 5.6mm with an FFE-Combined Ground-Forcing Biasing Technique for DRAM Global Bus Line in 65nm CMOS
https://ieeexplore.ieee.org/document/9731653
Sangyoon Lee; Jaekwang Yun; Suhwan Kim
DOI: 10.1109/ISSCC42614.2022.9731653

12. A 20-Gb/s/pin 0.0024-mm2 Single-Ended DECS TRX with CDR-less Self-Slicing/Auto-Deserialization to Improve Tolerance on Duty Cycle Error and RX Supply Noise for DCC/CDR-less Short-Reach Memory Interfaces
https://ieeexplore.ieee.org/document/9731763
DOI: 10.1109/ISSCC42614.2022.9731763

13. 3D Stacking DRAM using TSV technology and microbump interconnect
https://ieeexplore.ieee.org/abstract/document/5699629
DOI: 10.1109/IMPACT.2010.5699629
Authors
Kee-Wei Chung
Nanya Technology Corporation, Taoyuan, R. O. C, Taiwan
Steven Shih
Nanya Technology Corporation, Taoyuan, R. O. C, Taiwan
Su-Tsai Lu
EOL/Industrial Technology Research Institute (ITRI), Hsinchu, R. O. C, Taiwan
Tai-Hong Chen
EOL/Industrial Technology Research Institute (ITRI), Hsinchu, R. O. C, Taiwan
Chwan-Tyaw Chen
Chipbond Technology, Hsinchu, R. O. C, Taiwan
Jason Ho
Chipbond Technology, Hsinchu, R. O. C, Taiwan
Jen-Jim Chen
Nanya Technology Corporation, Taoyuan, R. O. C, Taiwan
Jeng-Ping Lin
Nanya Technology Corporation, Taoyuan, R. O. C, Taiwan

14. TSV Interface for DRAM
https://link.springer.com/chapter/10.1007/978-3-319-02381-6_5
Authors: Chulwoo Kim, Junyoung Song & Hyun-Woo Lee 

15. Introduction to the Light-Emitting Diode
https://link.springer.com/book/10.1007/978-3-031-59971-2

16.Differential Carrier Lifetime in AlGaN Based Multiple Quantum Well Deep UV Light Emitting Diodes at 325 nm
https://iopscience.iop.org/article/10.1143/JJAP.41.L1146

17.Capacitance measurements of p-n junctions: depletion layer and diffusion capacitance contributions
https://iopscience.iop.org/article/10.1088/0143-0807/14/2/009

18.8x 2Gb/s LED-Based Optical Link at 420nm for Chip-to-Chip Applications
https://ieeexplore.ieee.org/abstract/document/9606135

19.High Bandwidth GaN-based Micro-LEDs at Temperatures up to 400°C
https://ieeexplore.ieee.org/abstract/document/10613856/authors#authors

20.Cheap light sources could make AI more energy efficient
https://www.nature.com/articles/d41586-024-02323-7

21.Characteristics of Blue GaN/InGaN Quantum-Well Light-Emitting Transistor
https://ieeexplore.ieee.org/document/8911438

22.GaN Technology
https://link.springer.com/book/10.1007/978-3-031-63238-9

23.A 3D Stackable 1T1C DRAM: Architecture, Process Integration and Circuit Simulation
https://ieeexplore.ieee.org/abstract/document/10145931

24.Parallel Versus Serial: Design of an Optical Receiver With Integrated Blue Photodetectors and Digitally Tunable Low-End Cutoff Frequency for MicroLED-Based Parallel Interchip Communication
https://ieeexplore.ieee.org/document/10286829

25.High-Speed Micro-LEDs based on Nano-Engineered InGaN Active Region towards Chip-to-Chip Interconnections
https://ieeexplore.ieee.org/document/10637686

26.Data communication using blue GaN-on-Si micro-LEDs reported on a 200-mm Silicon substrate
https://ieeexplore.ieee.org/document/10654359

27.High-Speed Visible Light Communications Using Individual Pixels in a Micro Light-Emitting Diode Array
https://ieeexplore.ieee.org/document/5504118

28.Nonpolar m -Plane InGaN/GaN Micro-Scale Light-Emitting Diode With 1.5 GHz Modulation Bandwidth
https://ieeexplore.ieee.org/document/8283504

29.A Gb/s VLC Transmission Using Hardware Preequalization Circuit
https://ieeexplore.ieee.org/document/7124419


