<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.01.10.08:43:23"
 outputDirectory="C:/work/Nios/Software_Read_Write_Example/NiosV_Read_Write_Example_C/ip/sys/cpu/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AX115S3F45E2SGE3"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED"
     type="BigInteger"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_INSTRUCTION_MANAGER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_INSTRUCTION_MANAGER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DATA_MANAGER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DATA_MANAGER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="platform_irq_rx" kind="interrupt" start="1">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="irqMap" value="" />
   <property name="irqScheme" value="INDIVIDUAL_REQUESTS" />
   <port name="platform_irq_rx_irq" direction="input" role="irq" width="16" />
  </interface>
  <interface name="instruction_manager" kind="axi4" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="trustzoneAware" value="true" />
   <property name="maximumOutstandingReads" value="1" />
   <property name="maximumOutstandingWrites" value="1" />
   <property name="maximumOutstandingTransactions" value="1" />
   <property name="readIssuingCapability" value="8" />
   <property name="writeIssuingCapability" value="1" />
   <property name="combinedIssuingCapability" value="8" />
   <property name="issuesINCRBursts" value="true" />
   <property name="issuesWRAPBursts" value="true" />
   <property name="issuesFIXEDBursts" value="true" />
   <port
       name="instruction_manager_awaddr"
       direction="output"
       role="awaddr"
       width="32" />
   <port
       name="instruction_manager_awsize"
       direction="output"
       role="awsize"
       width="3" />
   <port
       name="instruction_manager_awprot"
       direction="output"
       role="awprot"
       width="3" />
   <port
       name="instruction_manager_awvalid"
       direction="output"
       role="awvalid"
       width="1" />
   <port
       name="instruction_manager_awready"
       direction="input"
       role="awready"
       width="1" />
   <port
       name="instruction_manager_wdata"
       direction="output"
       role="wdata"
       width="32" />
   <port
       name="instruction_manager_wstrb"
       direction="output"
       role="wstrb"
       width="4" />
   <port
       name="instruction_manager_wlast"
       direction="output"
       role="wlast"
       width="1" />
   <port
       name="instruction_manager_wvalid"
       direction="output"
       role="wvalid"
       width="1" />
   <port
       name="instruction_manager_wready"
       direction="input"
       role="wready"
       width="1" />
   <port
       name="instruction_manager_bresp"
       direction="input"
       role="bresp"
       width="2" />
   <port
       name="instruction_manager_bvalid"
       direction="input"
       role="bvalid"
       width="1" />
   <port
       name="instruction_manager_bready"
       direction="output"
       role="bready"
       width="1" />
   <port
       name="instruction_manager_araddr"
       direction="output"
       role="araddr"
       width="32" />
   <port
       name="instruction_manager_arsize"
       direction="output"
       role="arsize"
       width="3" />
   <port
       name="instruction_manager_arprot"
       direction="output"
       role="arprot"
       width="3" />
   <port
       name="instruction_manager_arvalid"
       direction="output"
       role="arvalid"
       width="1" />
   <port
       name="instruction_manager_arready"
       direction="input"
       role="arready"
       width="1" />
   <port
       name="instruction_manager_rdata"
       direction="input"
       role="rdata"
       width="32" />
   <port
       name="instruction_manager_rresp"
       direction="input"
       role="rresp"
       width="2" />
   <port
       name="instruction_manager_rvalid"
       direction="input"
       role="rvalid"
       width="1" />
   <port
       name="instruction_manager_rready"
       direction="output"
       role="rready"
       width="1" />
  </interface>
  <interface name="data_manager" kind="axi4" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="trustzoneAware" value="true" />
   <property name="maximumOutstandingReads" value="1" />
   <property name="maximumOutstandingWrites" value="1" />
   <property name="maximumOutstandingTransactions" value="1" />
   <property name="readIssuingCapability" value="1" />
   <property name="writeIssuingCapability" value="1" />
   <property name="combinedIssuingCapability" value="1" />
   <property name="issuesINCRBursts" value="true" />
   <property name="issuesWRAPBursts" value="true" />
   <property name="issuesFIXEDBursts" value="true" />
   <port
       name="data_manager_awaddr"
       direction="output"
       role="awaddr"
       width="32" />
   <port name="data_manager_awsize" direction="output" role="awsize" width="3" />
   <port name="data_manager_awprot" direction="output" role="awprot" width="3" />
   <port
       name="data_manager_awvalid"
       direction="output"
       role="awvalid"
       width="1" />
   <port
       name="data_manager_awready"
       direction="input"
       role="awready"
       width="1" />
   <port name="data_manager_wdata" direction="output" role="wdata" width="32" />
   <port name="data_manager_wstrb" direction="output" role="wstrb" width="4" />
   <port name="data_manager_wlast" direction="output" role="wlast" width="1" />
   <port name="data_manager_wvalid" direction="output" role="wvalid" width="1" />
   <port name="data_manager_wready" direction="input" role="wready" width="1" />
   <port name="data_manager_bresp" direction="input" role="bresp" width="2" />
   <port name="data_manager_bvalid" direction="input" role="bvalid" width="1" />
   <port name="data_manager_bready" direction="output" role="bready" width="1" />
   <port
       name="data_manager_araddr"
       direction="output"
       role="araddr"
       width="32" />
   <port name="data_manager_arsize" direction="output" role="arsize" width="3" />
   <port name="data_manager_arprot" direction="output" role="arprot" width="3" />
   <port
       name="data_manager_arvalid"
       direction="output"
       role="arvalid"
       width="1" />
   <port
       name="data_manager_arready"
       direction="input"
       role="arready"
       width="1" />
   <port name="data_manager_rdata" direction="input" role="rdata" width="32" />
   <port name="data_manager_rresp" direction="input" role="rresp" width="2" />
   <port name="data_manager_rvalid" direction="input" role="rvalid" width="1" />
   <port name="data_manager_rready" direction="output" role="rready" width="1" />
  </interface>
  <interface name="timer_sw_agent" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="64" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="2" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="timer_sw_agent_write" direction="input" role="write" width="1" />
   <port
       name="timer_sw_agent_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="timer_sw_agent_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
   <port
       name="timer_sw_agent_address"
       direction="input"
       role="address"
       width="6" />
   <port name="timer_sw_agent_read" direction="input" role="read" width="1" />
   <port
       name="timer_sw_agent_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="timer_sw_agent_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="timer_sw_agent_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
  </interface>
  <interface name="dm_agent" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="65536" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="2" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="dm_agent_write" direction="input" role="write" width="1" />
   <port
       name="dm_agent_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port name="dm_agent_address" direction="input" role="address" width="16" />
   <port name="dm_agent_read" direction="input" role="read" width="1" />
   <port
       name="dm_agent_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="dm_agent_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="dm_agent_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
  </interface>
 </perimeter>
 <entity kind="cpu" version="1.0" name="cpu">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DATA_MANAGER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DATA_MANAGER_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_INSTRUCTION_MANAGER_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_DEVICE" value="10AX115S3F45E2SGE3" />
  <parameter name="AUTO_INSTRUCTION_MANAGER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\synth\cpu.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\synth\cpu.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/work/Nios/Software_Read_Write_Example/NiosV_Read_Write_Example_C/ip/sys/cpu.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_unit_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/soft_processor/intel_niosv_m/intel_niosv_timer_msip_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_dbg_mod_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="cpu">"Generating: cpu"</message>
   <message level="Info" culprit="cpu">"Generating: cpu_intel_niosv_m_2240_jyazqvy"</message>
   <message level="Info" culprit="cpu">"Generating: nios_top"</message>
   <message level="Info" culprit="cpu">"Generating: timer_msip"</message>
   <message level="Info" culprit="cpu">"Generating: dm_top"</message>
   <message level="Info" culprit="cpu">"Generating: cpu_altera_irq_mapper_2000_2cmrx4y"</message>
  </messages>
 </entity>
 <entity
   kind="intel_niosv_m"
   version="22.4.0"
   name="cpu_intel_niosv_m_2240_jyazqvy">
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;data_instruction_ram.s1&apos; start=&apos;0x0&apos; end=&apos;0x80000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;cpu.dm_agent&apos; start=&apos;0x800000&apos; end=&apos;0x810000&apos; datawidth=&apos;32&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="enableDebug" value="true" />
  <parameter name="AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED" value="1" />
  <parameter name="AUTO_DATA_MANAGER_ADDRESS_WIDTH" value="5" />
  <parameter name="enableDebugReset" value="false" />
  <parameter name="deviceFamily" value="Arria 10" />
  <parameter name="useResetReq" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="resetSlave" value="Absolute" />
  <parameter name="AUTO_INSTRUCTION_MANAGER_ADDRESS_WIDTH" value="5" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;data_instruction_ram.s1&apos; start=&apos;0x0&apos; end=&apos;0x80000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;cpu.dm_agent&apos; start=&apos;0x800000&apos; end=&apos;0x810000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;cpu.timer_sw_agent&apos; start=&apos;0x900000&apos; end=&apos;0x900040&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x900078&apos; end=&apos;0x900080&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;ram_32bit.s1&apos; start=&apos;0xA00000&apos; end=&apos;0xA00100&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;pio_8bit.s1&apos; start=&apos;0xB00000&apos; end=&apos;0xB00010&apos; datawidth=&apos;32&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="AUTO_DEVICE" value="10AX115S3F45E2SGE3" />
  <parameter name="resetOffset" value="0" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="numGpr" value="32" />
  <generatedFiles>
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_2240\synth\cpu_intel_niosv_m_2240_jyazqvy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_2240\synth\cpu_intel_niosv_m_2240_jyazqvy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_unit_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/soft_processor/intel_niosv_m/intel_niosv_timer_msip_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_dbg_mod_hw.tcl" />
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="cpu" as="intel_niosv_m_inst" />
  <messages>
   <message level="Info" culprit="cpu">"Generating: cpu_intel_niosv_m_2240_jyazqvy"</message>
   <message level="Info" culprit="cpu">"Generating: nios_top"</message>
   <message level="Info" culprit="cpu">"Generating: timer_msip"</message>
   <message level="Info" culprit="cpu">"Generating: dm_top"</message>
   <message level="Info" culprit="cpu">"Generating: cpu_altera_irq_mapper_2000_2cmrx4y"</message>
  </messages>
 </entity>
 <entity kind="intel_niosv_m_unit" version="21.4.1" name="nios_top">
  <parameter name="AUTO_DEBUG_IRQ_RX_INTERRUPTS_USED" value="1" />
  <parameter name="AUTO_EXT_IRQ_RX_INTERRUPTS_USED" value="-1" />
  <parameter name="CORE_EXTN" value="257" />
  <parameter name="AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED" value="1" />
  <parameter name="DEVICE_FAMILY" value="Arria 10" />
  <parameter name="DEBUG_ENABLED" value="1" />
  <parameter name="AUTO_TIMER_IRQ_RX_INTERRUPTS_USED" value="1" />
  <parameter name="DBG_EXPN_VECTOR" value="8388608" />
  <parameter name="USE_RESET_REQ" value="0" />
  <parameter name="RESET_VECTOR" value="0" />
  <parameter name="AUTO_SW_IRQ_RX_INTERRUPTS_USED" value="1" />
  <generatedFiles>
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\opcode_def.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\alu.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\instr_decoder.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\lsu.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\nios_top.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\reg_file.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\csr.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\interrupt_handler.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\shift_module.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\mult_module.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\instr_prefetch.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\instruction_buffer.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\altera_reset_controller.v"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\altera_reset_controller.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\opcode_def.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\alu.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\instr_decoder.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\lsu.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\nios_top.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\reg_file.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\csr.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\interrupt_handler.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\shift_module.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\mult_module.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\instr_prefetch.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\instruction_buffer.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\altera_reset_controller.v"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_unit_2141\synth\altera_reset_controller.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="cpu_intel_niosv_m_2240_jyazqvy" as="hart" />
  <messages>
   <message level="Info" culprit="cpu">"Generating: nios_top"</message>
  </messages>
 </entity>
 <entity kind="intel_niosv_timer_msip" version="1.1.0" name="timer_msip">
  <parameter name="ADDR_WIDTH" value="6" />
  <generatedFiles>
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_timer_msip_110\synth\timer_msip.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_timer_msip_110\synth\timer_msip.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/soft_processor/intel_niosv_m/intel_niosv_timer_msip_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="cpu_intel_niosv_m_2240_jyazqvy" as="timer_module" />
  <messages>
   <message level="Info" culprit="cpu">"Generating: timer_msip"</message>
  </messages>
 </entity>
 <entity kind="intel_niosv_m_dbg_mod" version="1.1.0" name="dm_top">
  <parameter name="DEBUG_RESET_EN" value="0" />
  <generatedFiles>
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\dm_def.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\dm_jtag2mm.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\dm_top.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\debug_module.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\debug_rom.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_std_synchronizer_bundle.v"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_std_synchronizer.v"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_avalon_st_handshake_clock_crosser.v"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_avalon_st_handshake_clock_crosser.sdc"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_reset_controller.v"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_reset_controller.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\dm_def.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\dm_jtag2mm.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\dm_top.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\debug_module.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\debug_rom.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_std_synchronizer_bundle.v"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_std_synchronizer.v"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_avalon_st_handshake_clock_crosser.v"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_avalon_st_handshake_clock_crosser.sdc"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_reset_controller.v"
       attributes="" />
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\intel_niosv_m_dbg_mod_110\synth\altera_reset_controller.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_dbg_mod_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="cpu_intel_niosv_m_2240_jyazqvy" as="dbg_mod" />
  <messages>
   <message level="Info" culprit="cpu">"Generating: dm_top"</message>
  </messages>
 </entity>
 <entity
   kind="altera_irq_mapper"
   version="20.0.0"
   name="cpu_altera_irq_mapper_2000_2cmrx4y">
  <parameter name="NUM_RCVRS" value="1" />
  <parameter name="REMOVE_CLK_RST" value="0" />
  <parameter name="IRQ_MAP" value="0:0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="SENDER_IRQ_WIDTH" value="1" />
  <generatedFiles>
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\altera_irq_mapper_2000\synth\cpu_altera_irq_mapper_2000_2cmrx4y.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\cpu\altera_irq_mapper_2000\synth\cpu_altera_irq_mapper_2000_2cmrx4y.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/22.4/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="cpu_intel_niosv_m_2240_jyazqvy"
     as="irq_mapper,irq_mapper_001,irq_mapper_002" />
  <messages>
   <message level="Info" culprit="cpu">"Generating: cpu_altera_irq_mapper_2000_2cmrx4y"</message>
  </messages>
 </entity>
</deploy>
