
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/tonto_422B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000003 cycles: 2501969 heartbeat IPC: 3.99685 cumulative IPC: 3.99685 (Simulation time: 0 hr 0 min 26 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2501969 (Simulation time: 0 hr 0 min 26 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 8975831 heartbeat IPC: 1.54467 cumulative IPC: 1.54467 (Simulation time: 0 hr 1 min 5 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 15445583 heartbeat IPC: 1.54565 cumulative IPC: 1.54516 (Simulation time: 0 hr 1 min 43 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 22042140 heartbeat IPC: 1.51594 cumulative IPC: 1.5353 (Simulation time: 0 hr 2 min 20 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 29707198 heartbeat IPC: 1.30462 cumulative IPC: 1.47031 (Simulation time: 0 hr 3 min 2 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 36901053 heartbeat IPC: 1.39008 cumulative IPC: 1.45353 (Simulation time: 0 hr 3 min 47 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 43707840 heartbeat IPC: 1.46912 cumulative IPC: 1.4561 (Simulation time: 0 hr 4 min 30 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 50284652 heartbeat IPC: 1.52049 cumulative IPC: 1.46497 (Simulation time: 0 hr 5 min 13 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 57282241 heartbeat IPC: 1.42906 cumulative IPC: 1.46038 (Simulation time: 0 hr 5 min 58 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 63897340 heartbeat IPC: 1.51169 cumulative IPC: 1.46591 (Simulation time: 0 hr 6 min 41 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 70567611 heartbeat IPC: 1.49919 cumulative IPC: 1.46917 (Simulation time: 0 hr 7 min 23 sec) 
Finished CPU 0 instructions: 100000003 cycles: 68065643 cumulative IPC: 1.46917 (Simulation time: 0 hr 7 min 23 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.46917 instructions: 100000003 cycles: 68065643
cpu0_DTLB TOTAL     ACCESS:   12822484  HIT:   12786213  MISS:      36271
cpu0_DTLB LOAD      ACCESS:    9457333  HIT:    9430897  MISS:      26436
cpu0_DTLB RFO       ACCESS:    3365151  HIT:    3355316  MISS:       9835
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.4663 cycles
cpu0_ITLB TOTAL     ACCESS:    4149022  HIT:    4148991  MISS:         31
cpu0_ITLB LOAD      ACCESS:    4149022  HIT:    4148991  MISS:         31
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 213.871 cycles
cpu0_L1I TOTAL     ACCESS:    6343671  HIT:    6342555  MISS:       1116
cpu0_L1I LOAD      ACCESS:    6343671  HIT:    6342555  MISS:       1116
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 194.195 cycles
cpu0_STLB TOTAL     ACCESS:      36302  HIT:      35640  MISS:        662
cpu0_STLB LOAD      ACCESS:      26467  HIT:      26421  MISS:         46
cpu0_STLB RFO       ACCESS:       9835  HIT:       9219  MISS:        616
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 254.054 cycles
cpu0_L1D TOTAL     ACCESS:   13826310  HIT:   12611977  MISS:    1214333
cpu0_L1D LOAD      ACCESS:    7740423  HIT:    6943467  MISS:     796956
cpu0_L1D RFO       ACCESS:    6085228  HIT:    5667864  MISS:     417364
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        659  HIT:        646  MISS:         13
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 78.6506 cycles
cpu0_L2C TOTAL     ACCESS:    1652880  HIT:     826733  MISS:     826147
cpu0_L2C LOAD      ACCESS:     798072  HIT:     213895  MISS:     584177
cpu0_L2C RFO       ACCESS:     417364  HIT:     175436  MISS:     241928
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     437431  HIT:     437398  MISS:         33
cpu0_L2C TRANSLATION ACCESS:         13  HIT:          4  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 99.6432 cycles
LLC TOTAL     ACCESS:    1191081  HIT:     959334  MISS:     231747
LLC LOAD      ACCESS:     584152  HIT:     440456  MISS:     143696
LLC RFO       ACCESS:     241928  HIT:     187274  MISS:      54654
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     364992  HIT:     331596  MISS:      33396
LLC TRANSLATION ACCESS:          9  HIT:          8  MISS:          1
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 280.246 cycles
Insertion Distribution: 
	LOAD 33049 0 68786 56161 
	RFO 7013 0 35252 15689 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 33396 
	 0 0 10 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      29002  ROW_BUFFER_MISS:     168902
 DBUS AVG_CONGESTED_CYCLE:    3.96657
 WQ ROW_BUFFER_HIT:      17946  ROW_BUFFER_MISS:     111852  FULL:      16991


CPU 0 Branch Prediction Accuracy: 95.8021% MPKI: 4.07385 Average ROB Occupancy at Mispredict: 71.5663
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00041
BRANCH_INDIRECT: 5e-05
BRANCH_CONDITIONAL: 4.07099
BRANCH_DIRECT_CALL: 0.00126
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00114

