# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do sevenBitRegister_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 1/fpAdder/testbench/sevenBitRegister_tb/enardFF_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFF_2
# -- Compiling architecture rtl of enARdFF_2
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 1/fpAdder/testbench/sevenBitRegister_tb/sevenBitRegister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sevenBitRegister
# -- Compiling architecture rtl of sevenBitRegister
# 
vcom -reportprogress 300 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 1/fpAdder/testbench/sevenBitRegister_tb/sevenBitRegister_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sevenBitRegister_tb
# -- Compiling architecture behavioral of sevenBitRegister_tb
# ** Error: C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 1/fpAdder/testbench/sevenBitRegister_tb/sevenBitRegister_tb.vhd(61): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# 
# ** Error: C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 1/fpAdder/testbench/sevenBitRegister_tb/sevenBitRegister_tb.vhd(65): VHDL Compiler exiting
vcom -reportprogress 300 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 1/fpAdder/testbench/sevenBitRegister_tb/sevenBitRegister_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sevenBitRegister_tb
# -- Compiling architecture behavioral of sevenBitRegister_tb
vsim +altera -do sevenBitRegister_run_msim_rtl_vhdl.do -l msim_transcript -gui work.sevenbitregister_tb
# vsim +altera -do sevenBitRegister_run_msim_rtl_vhdl.do -l msim_transcript -gui work.sevenbitregister_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sevenbitregister_tb(behavioral)
# Loading work.sevenbitregister(rtl)
# Loading work.enardff_2(rtl)
# do sevenBitRegister_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 1/fpAdder/testbench/sevenBitRegister_tb/enardFF_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFF_2
# -- Compiling architecture rtl of enARdFF_2
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 1/fpAdder/testbench/sevenBitRegister_tb/sevenBitRegister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sevenBitRegister
# -- Compiling architecture rtl of sevenBitRegister
# 
add wave -position end  sim:/sevenbitregister_tb/UUT/i_GReset
add wave -position end  sim:/sevenbitregister_tb/UUT/i_clock
add wave -position end  sim:/sevenbitregister_tb/UUT/i_E
add wave -position end  sim:/sevenbitregister_tb/UUT/i_load
add wave -position end  sim:/sevenbitregister_tb/UUT/o_E
add wave -position end  sim:/sevenbitregister_tb/UUT/int_E
run
# ** Error: Test case 1: Incorrect value loaded in register
#    Time: 10 ns  Iteration: 0  Instance: /sevenbitregister_tb
# ** Error: Test case 2: Incorrect value in register after clock edge
#    Time: 20 ns  Iteration: 0  Instance: /sevenbitregister_tb
quit -sim
vcom -reportprogress 300 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 1/fpAdder/testbench/sevenBitRegister_tb/sevenBitRegister_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sevenBitRegister_tb
# -- Compiling architecture behavioral of sevenBitRegister_tb
vsim +altera -do sevenBitRegister_run_msim_rtl_vhdl.do -l msim_transcript -gui work.sevenbitregister_tb
# vsim +altera -do sevenBitRegister_run_msim_rtl_vhdl.do -l msim_transcript -gui work.sevenbitregister_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sevenbitregister_tb(behavioral)
# Loading work.sevenbitregister(rtl)
# Loading work.enardff_2(rtl)
# do sevenBitRegister_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 1/fpAdder/testbench/sevenBitRegister_tb/enardFF_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity enARdFF_2
# -- Compiling architecture rtl of enARdFF_2
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 1/fpAdder/testbench/sevenBitRegister_tb/sevenBitRegister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sevenBitRegister
# -- Compiling architecture rtl of sevenBitRegister
# 
add wave -position end  sim:/sevenbitregister_tb/UUT/i_GReset
add wave -position end  sim:/sevenbitregister_tb/UUT/i_clock
add wave -position end  sim:/sevenbitregister_tb/UUT/i_E
add wave -position end  sim:/sevenbitregister_tb/UUT/i_load
add wave -position end  sim:/sevenbitregister_tb/UUT/o_E
add wave -position end  sim:/sevenbitregister_tb/UUT/int_E
run
