==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.1
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file '../lab5_custom/lab4_custom.sdk/sobel_filter/src/helloworld.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 348.121 ; gain = 12.586 ; free physical = 1104 ; free virtual = 4161
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 348.121 ; gain = 12.586 ; free physical = 1104 ; free virtual = 4161
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:441).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 710.191 ; gain = 374.656 ; free physical = 710 ; free virtual = 3883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:438) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:441) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:473) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<int, (ap_q_mode)6, double>' into 'hls::cast_IEEE754<int, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'ip_sobel' (../lab5_custom/lab4_custom.sdk/sobel_filter/src/helloworld.c:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 890.691 ; gain = 555.156 ; free physical = 557 ; free virtual = 3752
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:438) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:441) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:473) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<int, (ap_q_mode)6, double>' into 'hls::cast_IEEE754<int, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'ip_sobel' (../lab5_custom/lab4_custom.sdk/sobel_filter/src/helloworld.c:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1045.777 ; gain = 710.242 ; free physical = 225 ; free virtual = 3533
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1109.773 ; gain = 774.238 ; free physical = 237 ; free virtual = 3402
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ip_sobel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'convolution2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.82 seconds; current allocated memory: 695.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 695.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ip_sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 696.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 696.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ip_sobel_mul_8ns_32s_32_3' to 'ip_sobel_mul_8ns_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ip_sobel_mul_8ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution2D'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 696.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ip_sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_sobel/input_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_sobel/output_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ip_sobel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'ip_sobel_horiz_operator' to 'ip_sobel_horiz_opcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ip_sobel_vert_operator' to 'ip_sobel_vert_opedEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ip_sobel_uitodp_32ns_64_6' to 'ip_sobel_uitodp_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ip_sobel_dsqrt_64ns_64ns_64_31' to 'ip_sobel_dsqrt_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ip_sobel_mul_32s_32s_32_3' to 'ip_sobel_mul_32s_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ip_sobel_dsqrt_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ip_sobel_mul_32s_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ip_sobel_uitodp_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ip_sobel'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 698.434 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'ip_sobel_mul_8ns_bkb_Mul3S_0'
INFO: [RTMG 210-282] Generating pipelined core: 'ip_sobel_mul_32s_g8j_Mul3S_1'
WARNING: [RTMG 210-274] Memory 'ip_sobel_horiz_opcud' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'ip_sobel_horiz_opcud_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'ip_sobel_vert_opedEe' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'ip_sobel_vert_opedEe_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1109.773 ; gain = 774.238 ; free physical = 235 ; free virtual = 3403
INFO: [SYSC 207-301] Generating SystemC RTL for ip_sobel.
INFO: [VHDL 208-304] Generating VHDL RTL for ip_sobel.
INFO: [VLOG 209-307] Generating Verilog RTL for ip_sobel.
INFO: [HLS 200-112] Total elapsed time: 30.07 seconds; peak allocated memory: 698.434 MB.
