// Seed: 2221273517
module module_0 (
    id_1
);
  output wire id_1;
  assign module_1.type_3 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    output supply1 id_0
);
  id_2 :
  assert property (@(posedge 1) id_2)
  else;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    input tri id_0,
    output wand id_1,
    output tri1 id_2,
    input wand id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri0 id_6,
    input uwire id_7
);
  wire id_9;
  assign id_6 = id_7;
  module_0 modCall_1 (id_9);
  assign modCall_1.id_1 = 0;
  wand id_10;
  assign id_10 = 1;
  assign id_1  = 1;
  assign id_6  = 1'b0;
endmodule
