In archive libpi-fp.a:

backtrace.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <backtrace>:
   0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
   4:	e1a0400b 	mov	r4, fp
   8:	e3540000 	cmp	r4, #0, 0
   c:	0a000016 	beq	6c <backtrace+0x6c>
  10:	e3a07000 	mov	r7, #0, 0
  14:	e59f605c 	ldr	r6, [pc, #92]	; 78 <backtrace+0x78>
  18:	e59f505c 	ldr	r5, [pc, #92]	; 7c <backtrace+0x7c>
  1c:	ea000002 	b	2c <backtrace+0x2c>
  20:	e2877001 	add	r7, r7, #1, 0
  24:	e3570020 	cmp	r7, #32, 0
  28:	0a00000f 	beq	6c <backtrace+0x6c>
  2c:	e5940000 	ldr	r0, [r4]
  30:	e1a01007 	mov	r1, r7
  34:	e5103010 	ldr	r3, [r0, #-16]
  38:	e240200c 	sub	r2, r0, #12, 0
  3c:	e31304ff 	tst	r3, #-16777216	; 0xff000000
  40:	e2400010 	sub	r0, r0, #16, 0
  44:	e3c334ff 	bic	r3, r3, #-16777216	; 0xff000000
  48:	10403003 	subne	r3, r0, r3
  4c:	01a03006 	moveq	r3, r6
  50:	e1a00005 	mov	r0, r5
  54:	ebfffffe 	bl	0 <printk>
  58:	e514400c 	ldr	r4, [r4, #-12]
  5c:	e3540000 	cmp	r4, #0, 0
  60:	1affffee 	bne	20 <backtrace+0x20>
  64:	e1a00007 	mov	r0, r7
  68:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
  6c:	e3e07000 	mvn	r7, #0, 0
  70:	e1a00007 	mov	r0, r7
  74:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000004 	andeq	r0, r0, r4

00000080 <name_of>:
  80:	e5103004 	ldr	r3, [r0, #-4]
  84:	e2400004 	sub	r0, r0, #4, 0
  88:	e31304ff 	tst	r3, #-16777216	; 0xff000000
  8c:	13c334ff 	bicne	r3, r3, #-16777216	; 0xff000000
  90:	10400003 	subne	r0, r0, r3
  94:	059f0000 	ldreq	r0, [pc]	; 9c <name_of+0x1c>
  98:	e12fff1e 	bx	lr
  9c:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	003f3f3f 	eorseq	r3, pc, pc, lsr pc	; <UNPREDICTABLE>
   4:	20642523 	rsbcs	r2, r4, r3, lsr #10
   8:	28207825 	stmdacs	r0!, {r0, r2, r5, fp, ip, sp, lr}
   c:	0a297325 	beq	a5cca8 <name_of+0xa5cc28>
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000216 	andeq	r0, r0, r6, lsl r2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000018 	andeq	r0, r0, r8, lsl r0
  10:	0001b10c 	andeq	fp, r1, ip, lsl #2
  14:	00018f00 	andeq	r8, r1, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000a000 	andeq	sl, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	43070403 	movwmi	r0, #29699	; 0x7403
  30:	03000001 	movweq	r0, #1
  34:	01f60601 	mvnseq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001ca05 	andeq	ip, r1, r5, lsl #20
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001e0 	andeq	r0, r0, r0, ror #3
  48:	75050803 	strvc	r0, [r5, #-2051]	; 0xfffff7fd
  4c:	03000001 	movweq	r0, #1
  50:	01100801 	tsteq	r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00013007 	andeq	r3, r1, r7
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000011e 	andeq	r0, r0, lr, lsl r1
  64:	50070803 	andpl	r0, r7, r3, lsl #16
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	83060000 	movwhi	r0, #24576	; 0x6000
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001e9 	andeq	r0, r0, r9, ror #3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01db0600 	bicseq	r0, fp, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000001ee 	andeq	r0, r0, lr, ror #3
  c4:	9b0d4201 	blls	3508d0 <name_of+0x350850>
  c8:	01000000 	mrseq	r0, (UNDEF: 0)
  cc:	000000f7 	strdeq	r0, [r0], -r7
  d0:	0001670a 	andeq	r6, r1, sl, lsl #14
  d4:	1e420100 	dvfnes	f0, f2, f0
  d8:	0000002c 	andeq	r0, r0, ip, lsr #32
  dc:	0000000b 	andeq	r0, r0, fp
  e0:	0e430100 	dvfeqs	f0, f3, f0
  e4:	0000002c 	andeq	r0, r0, ip, lsr #32
  e8:	000f0b0c 	andeq	r0, pc, ip, lsl #22
  ec:	45010000 	strmi	r0, [r1, #-0]
  f0:	00002c12 	andeq	r2, r0, r2, lsl ip
  f4:	0d000000 	stceq	0, cr0, [r0, #-0]
  f8:	00000005 	andeq	r0, r0, r5
  fc:	25051d01 	strcs	r1, [r5, #-3329]	; 0xfffff2ff
 100:	00000000 	andeq	r0, r0, r0
 104:	80000000 	andhi	r0, r0, r0
 108:	01000000 	mrseq	r0, (UNDEF: 0)
 10c:	0001be9c 	muleq	r1, ip, lr
 110:	01d40e00 	bicseq	r0, r4, r0, lsl #28
 114:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
 118:	0001be0f 	andeq	fp, r1, pc, lsl #28
 11c:	00000200 	andeq	r0, r0, r0, lsl #4
 120:	00000000 	andeq	r0, r0, r0
 124:	00080f00 	andeq	r0, r8, r0, lsl #30
 128:	005c0000 	subseq	r0, ip, r0
 12c:	69100000 	ldmdbvs	r0, {}	; <UNPREDICTABLE>
 130:	0e210100 	sufeqs	f0, f1, f0
 134:	00000025 	andeq	r0, r0, r5, lsr #32
 138:	00000019 	andeq	r0, r0, r9, lsl r0
 13c:	00000015 	andeq	r0, r0, r5, lsl r0
 140:	00000011 	andeq	r0, r0, r1, lsl r0
 144:	63701000 	cmnvs	r0, #0, 0
 148:	12220100 	eorne	r0, r2, #0
 14c:	0000002c 	andeq	r0, r0, ip, lsr #32
 150:	0000003a 	andeq	r0, r0, sl, lsr r0
 154:	00000038 	andeq	r0, r0, r8, lsr r0
 158:	0000bf12 	andeq	fp, r0, r2, lsl pc
 15c:	00003c00 	andeq	r3, r0, r0, lsl #24
 160:	00200100 	eoreq	r0, r0, r0, lsl #2
 164:	23010000 	movwcs	r0, #4096	; 0x1000
 168:	0001a509 	andeq	sl, r1, r9, lsl #10
 16c:	00d01300 	sbcseq	r1, r0, r0, lsl #6
 170:	004f0000 	subeq	r0, pc, r0
 174:	004d0000 	subeq	r0, sp, r0
 178:	20110000 	andscs	r0, r1, r0
 17c:	14000000 	strne	r0, [r0], #-0
 180:	000000dc 	ldrdeq	r0, [r0], -ip
 184:	00000066 	andeq	r0, r0, r6, rrx
 188:	00000062 	andeq	r0, r0, r2, rrx
 18c:	0000e815 	andeq	lr, r0, r5, lsl r8
 190:	00004800 	andeq	r4, r0, r0, lsl #16
 194:	00e91400 	rsceq	r1, r9, r0, lsl #8
 198:	008b0000 	addeq	r0, fp, r0
 19c:	00850000 	addeq	r0, r5, r0
 1a0:	00000000 	andeq	r0, r0, r0
 1a4:	00581600 	subseq	r1, r8, r0, lsl #12
 1a8:	020d0000 	andeq	r0, sp, #0, 0
 1ac:	01170000 	tsteq	r7, r0
 1b0:	00750250 	rsbseq	r0, r5, r0, asr r2
 1b4:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
 1b8:	00000077 	andeq	r0, r0, r7, ror r0
 1bc:	04070000 	streq	r0, [r7], #-0
 1c0:	0000002c 	andeq	r0, r0, ip, lsr #32
 1c4:	0000bf18 	andeq	fp, r0, r8, lsl pc
 1c8:	00008000 	andeq	r8, r0, r0
 1cc:	00002000 	andeq	r2, r0, r0
 1d0:	0d9c0100 	ldfeqs	f0, [ip]
 1d4:	13000002 	movwne	r0, #2
 1d8:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1dc:	000000cb 	andeq	r0, r0, fp, asr #1
 1e0:	000000c5 	andeq	r0, r0, r5, asr #1
 1e4:	0000dc14 	andeq	sp, r0, r4, lsl ip
 1e8:	0000ff00 	andeq	pc, r0, r0, lsl #30
 1ec:	0000f900 	andeq	pc, r0, r0, lsl #18
 1f0:	00e81900 	rsceq	r1, r8, r0, lsl #18
 1f4:	008c0000 	addeq	r0, ip, r0
 1f8:	00080000 	andeq	r0, r8, r0
 1fc:	e9140000 	ldmdb	r4, {}	; <UNPREDICTABLE>
 200:	33000000 	movwcc	r0, #0
 204:	2d000001 	stccs	0, cr0, [r0, #-4]
 208:	00000001 	andeq	r0, r0, r1
 20c:	01c31a00 	biceq	r1, r3, r0, lsl #20
 210:	01c30000 	biceq	r0, r3, r0
 214:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 218:	Address 0x0000000000000218 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <name_of+0x2c002c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <name_of+0xec2cb0>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <name_of+0x2ce824>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	20134919 	andscs	r4, r3, r9, lsl r9
  70:	0013010b 	andseq	r0, r3, fp, lsl #2
  74:	00050a00 	andeq	r0, r5, r0, lsl #20
  78:	0b3a0e03 	bleq	e8388c <name_of+0xe8380c>
  7c:	0b390b3b 	bleq	e42d70 <name_of+0xe42cf0>
  80:	00001349 	andeq	r1, r0, r9, asr #6
  84:	0300340b 	movweq	r3, #1035	; 0x40b
  88:	3b0b3a0e 	blcc	2ce8c8 <name_of+0x2ce848>
  8c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  90:	0c000013 	stceq	0, cr0, [r0], {19}
  94:	0000010b 	andeq	r0, r0, fp, lsl #2
  98:	3f012e0d 	svccc	0x00012e0d
  9c:	3a0e0319 	bcc	380d08 <name_of+0x380c88>
  a0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a4:	1113490b 	tstne	r3, fp, lsl #18
  a8:	40061201 	andmi	r1, r6, r1, lsl #4
  ac:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  b0:	00001301 	andeq	r1, r0, r1, lsl #6
  b4:	0300340e 	movweq	r3, #1038	; 0x40e
  b8:	3b0b3a0e 	blcc	2ce8f8 <name_of+0x2ce878>
  bc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  c0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  c4:	00001742 	andeq	r1, r0, r2, asr #14
  c8:	11010b0f 	tstne	r1, pc, lsl #22
  cc:	00061201 	andeq	r1, r6, r1, lsl #4
  d0:	00341000 	eorseq	r1, r4, r0
  d4:	0b3a0803 	bleq	e820e8 <name_of+0xe82068>
  d8:	0b390b3b 	bleq	e42dcc <name_of+0xe42d4c>
  dc:	17021349 	strne	r1, [r2, -r9, asr #6]
  e0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  e4:	010b1100 	mrseq	r1, (UNDEF: 27)
  e8:	00001755 	andeq	r1, r0, r5, asr r7
  ec:	31011d12 	tstcc	r1, r2, lsl sp
  f0:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
  f4:	17550b42 	ldrbne	r0, [r5, -r2, asr #22]
  f8:	0b590b58 	bleq	1642e60 <name_of+0x1642de0>
  fc:	13010b57 	movwne	r0, #6999	; 0x1b57
 100:	05130000 	ldreq	r0, [r3, #-0]
 104:	02133100 	andseq	r3, r3, #0
 108:	1742b717 	smlaldne	fp, r2, r7, r7
 10c:	34140000 	ldrcc	r0, [r4], #-0
 110:	02133100 	andseq	r3, r3, #0
 114:	1742b717 	smlaldne	fp, r2, r7, r7
 118:	0b150000 	bleq	540120 <name_of+0x5400a0>
 11c:	55133101 	ldrpl	r3, [r3, #-257]	; 0xfffffeff
 120:	16000017 			; <UNDEFINED> instruction: 0x16000017
 124:	01018289 	smlabbeq	r1, r9, r2, r8
 128:	13310111 	teqne	r1, #1073741828	; 0x40000004
 12c:	8a170000 	bhi	5c0134 <name_of+0x5c00b4>
 130:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
 134:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
 138:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
 13c:	11133101 	tstne	r3, r1, lsl #2
 140:	40061201 	andmi	r1, r6, r1, lsl #4
 144:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 148:	00001301 	andeq	r1, r0, r1, lsl #6
 14c:	31010b19 	tstcc	r1, r9, lsl fp
 150:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 154:	1a000006 	bne	174 <name_of+0xf4>
 158:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 15c:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 160:	0b3a0e03 	bleq	e83974 <name_of+0xe838f4>
 164:	0b390b3b 	bleq	e42e58 <name_of+0xe42dd8>
 168:	Address 0x0000000000000168 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00080000 	andeq	r0, r8, r0
   4:	00800000 	addeq	r0, r0, r0
   8:	00010000 	andeq	r0, r1, r0
   c:	00000054 	andeq	r0, r0, r4, asr r0
  10:	00000000 	andeq	r0, r0, r0
  14:	00000200 	andeq	r0, r0, r0, lsl #4
  18:	00000800 	andeq	r0, r0, r0, lsl #16
  1c:	00002000 	andeq	r2, r0, r0
  20:	30000200 	andcc	r0, r0, r0, lsl #4
  24:	0000209f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  28:	00006c00 	andeq	r6, r0, r0, lsl #24
  2c:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
  38:	003c0000 	eorseq	r0, ip, r0
  3c:	00570000 	subseq	r0, r7, r0
  40:	00010000 	andeq	r0, r1, r0
  44:	00000052 	andeq	r0, r0, r2, asr r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	3c000100 	stfccs	f0, [r0], {-0}
  50:	50000000 	andpl	r0, r0, r0
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00005200 	andeq	r5, r0, r0, lsl #4
  5c:	00000000 	andeq	r0, r0, r0
  60:	00030000 	andeq	r0, r3, r0
  64:	003c0000 	eorseq	r0, ip, r0
  68:	00480000 	subeq	r0, r8, r0
  6c:	00010000 	andeq	r0, r1, r0
  70:	00004853 	andeq	r4, r0, r3, asr r8
  74:	00005000 	andeq	r5, r0, r0
  78:	70000200 	andvc	r0, r0, r0, lsl #4
	...
  88:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
  8c:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
  90:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  94:	0c007300 	stceq	3, cr7, [r0], {-0}
  98:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
  9c:	00489f1a 	subeq	r9, r8, sl, lsl pc
  a0:	004c0000 	subeq	r0, ip, r0
  a4:	00010000 	andeq	r0, r1, r0
  a8:	00004c53 	andeq	r4, r0, r3, asr ip
  ac:	00005000 	andeq	r5, r0, r0
  b0:	70000a00 	andvc	r0, r0, r0, lsl #20
  b4:	ff0c0600 			; <UNDEFINED> instruction: 0xff0c0600
  b8:	1a00ffff 	bne	400bc <name_of+0x4003c>
  bc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  c8:	80000000 	andhi	r0, r0, r0
  cc:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	00885000 	addeq	r5, r8, r0
  d8:	00940000 	addseq	r0, r4, r0
  dc:	00030000 	andeq	r0, r3, r0
  e0:	949f0470 	ldrls	r0, [pc], #1136	; e8 <.debug_loc+0xe8>
  e4:	a0000000 	andge	r0, r0, r0
  e8:	04000000 	streq	r0, [r0], #-0
  ec:	5001f300 	andpl	pc, r1, r0, lsl #6
  f0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  fc:	84000000 	strhi	r0, [r0], #-0
 100:	90000000 	andls	r0, r0, r0
 104:	01000000 	mrseq	r0, (UNDEF: 0)
 108:	00905300 	addseq	r5, r0, r0, lsl #6
 10c:	00940000 	addseq	r0, r4, r0
 110:	00020000 	andeq	r0, r2, r0
 114:	00940070 	addseq	r0, r4, r0, ror r0
 118:	00a00000 	adceq	r0, r0, r0
 11c:	00050000 	andeq	r0, r5, r0
 120:	345001f3 	ldrbcc	r0, [r0], #-499	; 0xfffffe0d
 124:	0000001c 	andeq	r0, r0, ip, lsl r0
 128:	00000000 	andeq	r0, r0, r0
 12c:	00000100 	andeq	r0, r0, r0, lsl #2
 130:	8c000000 	stchi	0, cr0, [r0], {-0}
 134:	90000000 	andls	r0, r0, r0
 138:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 13c:	0c007300 	stceq	3, cr7, [r0], {-0}
 140:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
 144:	00909f1a 	addseq	r9, r0, sl, lsl pc
 148:	00940000 	addseq	r0, r4, r0
 14c:	000a0000 	andeq	r0, sl, r0
 150:	0c060070 	stceq	0, cr0, [r6], {112}	; 0x70
 154:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
 158:	00949f1a 	addseq	r9, r4, sl, lsl pc
 15c:	00a00000 	adceq	r0, r0, r0
 160:	000d0000 	andeq	r0, sp, r0
 164:	345001f3 	ldrbcc	r0, [r0], #-499	; 0xfffffe0d
 168:	ff0c061c 			; <UNDEFINED> instruction: 0xff0c061c
 16c:	1a00ffff 	bne	40170 <name_of+0x400f0>
 170:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 174:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000000a0 	andeq	r0, r0, r0, lsr #1
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000014 	andeq	r0, r0, r4, lsl r0
   4:	00000020 	andeq	r0, r0, r0, lsr #32
   8:	0000002c 	andeq	r0, r0, ip, lsr #32
   c:	00000058 	andeq	r0, r0, r8, asr r0
  10:	00000058 	andeq	r0, r0, r8, asr r0
  14:	00000064 	andeq	r0, r0, r4, rrx
	...
  20:	00000014 	andeq	r0, r0, r4, lsl r0
  24:	00000018 	andeq	r0, r0, r8, lsl r0
  28:	0000002c 	andeq	r0, r0, ip, lsr #32
  2c:	0000002c 	andeq	r0, r0, ip, lsr #32
  30:	00000034 	andeq	r0, r0, r4, lsr r0
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	0000003c 	andeq	r0, r0, ip, lsr r0
  3c:	00000050 	andeq	r0, r0, r0, asr r0
	...
  48:	0000002c 	andeq	r0, r0, ip, lsr #32
  4c:	0000002c 	andeq	r0, r0, ip, lsr #32
  50:	00000038 	andeq	r0, r0, r8, lsr r0
  54:	00000038 	andeq	r0, r0, r8, lsr r0
  58:	00000044 	andeq	r0, r0, r4, asr #32
  5c:	0000004c 	andeq	r0, r0, ip, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000136 	andeq	r0, r0, r6, lsr r1
   4:	005b0003 	subseq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	73552f00 	cmpvc	r5, #0, 30
  24:	2f737265 	svccs	0x00737265
  28:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
  2c:	6f532f73 	svcvs	0x00532f73
  30:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  34:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
  38:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	6b636162 	blvs	18d85dc <name_of+0x18d855c>
  50:	63617274 	cmnvs	r1, #116, 4	; 0x40000007
  54:	00632e65 	rsbeq	r2, r3, r5, ror #28
  58:	72000001 	andvc	r0, r0, #1, 0
  5c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  60:	00000200 	andeq	r0, r0, r0, lsl #4
  64:	00110500 	andseq	r0, r1, r0, lsl #10
  68:	00000205 	andeq	r0, r0, r5, lsl #4
  6c:	1c030000 	stcne	0, cr0, [r3], {-0}
  70:	13050501 	movwne	r0, #21761	; 0x5501
  74:	06110513 			; <UNDEFINED> instruction: 0x06110513
  78:	30050510 	andcc	r0, r5, r0, lsl r5
  7c:	0a053006 	beq	14c09c <name_of+0x14c01c>
  80:	01150501 	tsteq	r5, r1, lsl #10
  84:	01060505 	tsteq	r6, r5, lsl #10
  88:	054a0e05 	strbeq	r0, [sl, #-3589]	; 0xfffff1fb
  8c:	2e270310 	mcrcs	3, 1, r0, cr7, cr0, {0}
  90:	5b030905 	blpl	c24ac <name_of+0xc242c>
  94:	2f054a2e 	svccs	0x00054a2e
  98:	02040200 	andeq	r0, r4, #0, 4
  9c:	00150510 	andseq	r0, r5, r0, lsl r5
  a0:	06020402 	streq	r0, [r2], -r2, lsl #8
  a4:	0005052e 	andeq	r0, r5, lr, lsr #10
  a8:	06020402 	streq	r0, [r2], -r2, lsl #8
  ac:	06090501 	streq	r0, [r9], -r1, lsl #10
  b0:	0123034b 			; <UNDEFINED> instruction: 0x0123034b
  b4:	03061705 	movweq	r1, #26373	; 0x6705
  b8:	0905015d 	stmdbeq	r5, {r0, r2, r3, r4, r6, r8}
  bc:	030e052f 	movweq	r0, #58671	; 0xe52f
  c0:	09052e20 	stmdbeq	r5, {r5, r9, sl, fp, sp}
  c4:	12053106 	andne	r3, r5, #-2147483647	; 0x80000001
  c8:	015c0306 	cmpeq	ip, r6, lsl #6
  cc:	2f060905 	svccs	0x00060905
  d0:	1f030d05 	svcne	0x00030d05
  d4:	13050501 	movwne	r0, #21761	; 0x5501
  d8:	06080513 			; <UNDEFINED> instruction: 0x06080513
  dc:	2d310501 	cfldr32cs	mvfx0, [r1, #-4]!
  e0:	05301205 	ldreq	r1, [r0, #-517]!	; 0xfffffdfb
  e4:	052e2f31 	streq	r2, [lr, #-3889]!	; 0xfffff0cf
  e8:	052e1410 	streq	r1, [lr, #-1040]!	; 0xfffffbf0
  ec:	015b0309 	cmpeq	fp, r9, lsl #6
  f0:	2e054b06 	vmlacs.f64	d4, d5, d6
  f4:	061f050f 	ldreq	r0, [pc], -pc, lsl #10
  f8:	06090515 			; <UNDEFINED> instruction: 0x06090515
  fc:	060c052f 	streq	r0, [ip], -pc, lsr #10
 100:	50010501 	andpl	r0, r1, r1, lsl #10
 104:	05490c05 	strbeq	r0, [r9, #-3077]	; 0xfffff3fb
 108:	2d052f01 	stccs	15, cr2, [r5, #-4]
 10c:	82170306 	andshi	r0, r7, #402653184	; 0x18000000
 110:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 114:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 118:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb1b <name_of+0xfffffa9b>
 11c:	05110631 	ldreq	r0, [r1, #-1585]	; 0xfffff9cf
 120:	09052f08 	stmdbeq	r5, {r3, r8, r9, sl, fp, sp}
 124:	05132f06 	ldreq	r2, [r3, #-3846]	; 0xfffff0fa
 128:	05110612 	ldreq	r0, [r1, #-1554]	; 0xfffff9ee
 12c:	052e2f31 	streq	r2, [lr, #-3889]!	; 0xfffff0cf
 130:	01051410 	tsteq	r5, r0, lsl r4
 134:	00040230 	andeq	r0, r4, r0, lsr r2
 138:	Address 0x0000000000000138 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	64726f77 	ldrbtvs	r6, [r2], #-3959	; 0xfffff089
   4:	63616200 	cmnvs	r1, #0, 4
   8:	6172746b 	cmnvs	r2, fp, ror #8
   c:	6e006563 	cfsh32vs	mvfx6, mvfx0, #51
  10:	5f656d61 	svcpl	0x00656d61
  14:	006e656c 	rsbeq	r6, lr, ip, ror #10
  18:	20554e47 	subscs	r4, r5, r7, asr #28
  1c:	20393943 	eorscs	r3, r9, r3, asr #18
  20:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  24:	30322031 	eorscc	r2, r2, r1, lsr r0
  28:	30313931 	eorscc	r3, r1, r1, lsr r9
  2c:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  30:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  34:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  38:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  3c:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  40:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  44:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  48:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  4c:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  50:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  54:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  58:	205d3939 	subscs	r3, sp, r9, lsr r9
  5c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  60:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  64:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  68:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  6c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  70:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  74:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  78:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  7c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  80:	36373131 			; <UNDEFINED> instruction: 0x36373131
  84:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  88:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  8c:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  90:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  94:	36373131 			; <UNDEFINED> instruction: 0x36373131
  98:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  9c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  a0:	616f6c66 	cmnvs	pc, r6, ror #24
  a4:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  a8:	61683d69 	cmnvs	r8, r9, ror #26
  ac:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  b0:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  b4:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  b8:	616d2d20 	cmnvs	sp, r0, lsr #26
  bc:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  c0:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  c4:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  c8:	6b36766d 	blvs	d9da84 <name_of+0xd9da04>
  cc:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  d0:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  d4:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  d8:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  dc:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  e0:	20747361 	rsbscs	r7, r4, r1, ror #6
  e4:	61664f2d 	cmnvs	r6, sp, lsr #30
  e8:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  ec:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  f0:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  f4:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
  f8:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  fc:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 100:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 104:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 108:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 10c:	00676e69 	rsbeq	r6, r7, r9, ror #28
 110:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 114:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 118:	61686320 	cmnvs	r8, r0, lsr #6
 11c:	6f6c0072 	svcvs	0x006c0072
 120:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 124:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 128:	2064656e 	rsbcs	r6, r4, lr, ror #10
 12c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 130:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 134:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 138:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 13c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 140:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
 144:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 148:	2064656e 	rsbcs	r6, r4, lr, ror #10
 14c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 150:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 154:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 158:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 15c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 160:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 164:	6600746e 	strvs	r7, [r0], -lr, ror #8
 168:	74735f6e 	ldrbtvc	r5, [r3], #-3950	; 0xfffff092
 16c:	5f747261 	svcpl	0x00747261
 170:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
 174:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 178:	6f6c2067 	svcvs	0x006c2067
 17c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 180:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 184:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 188:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 18c:	2f007261 	svccs	0x00007261
 190:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 194:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 198:	2f73656c 	svccs	0x0073656c
 19c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 1a0:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
 1a4:	30343273 	eorscc	r3, r4, r3, ror r2
 1a8:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; 0 <.debug_str>
 1ac:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 1b0:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
 1b4:	622f6372 	eorvs	r6, pc, #-939524095	; 0xc8000001
 1b8:	746b6361 	strbtvc	r6, [fp], #-865	; 0xfffffc9f
 1bc:	65636172 	strbvs	r6, [r3, #-370]!	; 0xfffffe8e
 1c0:	7000632e 	andvc	r6, r0, lr, lsr #6
 1c4:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 1c8:	6873006b 	ldmdavs	r3!, {r0, r1, r3, r5, r6}^
 1cc:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1d0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1d4:	5f727563 	svcpl	0x00727563
 1d8:	70007066 	andvc	r7, r0, r6, rrx
 1dc:	006b7475 	rsbeq	r7, fp, r5, ror r4
 1e0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1e4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1e8:	61686300 	cmnvs	r8, r0, lsl #6
 1ec:	616e0072 	smcvs	57346	; 0xe002
 1f0:	6f5f656d 	svcvs	0x005f656d
 1f4:	69730066 	ldmdbvs	r3!, {r1, r2, r5, r6}^
 1f8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1fc:	61686320 	cmnvs	r8, r0, lsr #6
 200:	Address 0x0000000000000200 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <name_of+0x80a570>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  1c:	00000080 	andeq	r0, r0, r0, lsl #1
  20:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
  24:	86058506 	strhi	r8, [r5], -r6, lsl #10
  28:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  2c:	00018e02 	andeq	r8, r1, r2, lsl #28
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	00000080 	andeq	r0, r0, r0, lsl #1
  3c:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <name_of+0x12cd7ac>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <name_of+0x423a4>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


gpio-int.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <is_gpio_int>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e24dd008 	sub	sp, sp, #8, 0
   c:	ebfffffe 	bl	0 <dev_barrier>
  10:	e2443031 	sub	r3, r4, #49, 0	; 0x31
  14:	e3530003 	cmp	r3, #3, 0
  18:	8a000008 	bhi	40 <is_gpio_int+0x40>
  1c:	e59f003c 	ldr	r0, [pc, #60]	; 60 <is_gpio_int+0x60>
  20:	ebfffffe 	bl	0 <GET32>
  24:	e3a03001 	mov	r3, #1, 0
  28:	e204401f 	and	r4, r4, #31, 0
  2c:	e0103413 	ands	r3, r0, r3, lsl r4
  30:	13a00001 	movne	r0, #1, 0
  34:	03a00000 	moveq	r0, #0, 0
  38:	e28dd008 	add	sp, sp, #8, 0
  3c:	e8bd8010 	pop	{r4, pc}
  40:	e59f201c 	ldr	r2, [pc, #28]	; 64 <is_gpio_int+0x64>
  44:	e3a0301c 	mov	r3, #28, 0
  48:	e59f1018 	ldr	r1, [pc, #24]	; 68 <is_gpio_int+0x68>
  4c:	e58d2000 	str	r2, [sp]
  50:	e59f0014 	ldr	r0, [pc, #20]	; 6c <is_gpio_int+0x6c>
  54:	e59f2014 	ldr	r2, [pc, #20]	; 70 <is_gpio_int+0x70>
  58:	ebfffffe 	bl	0 <printk>
  5c:	ebfffffe 	bl	0 <clean_reboot>
  60:	2000b208 	andcs	fp, r0, r8, lsl #4
  64:	00000028 	andeq	r0, r0, r8, lsr #32
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000014 	andeq	r0, r0, r4, lsl r0
  70:	00000000 	andeq	r0, r0, r0

00000074 <gpio_int_rising_edge>:
  74:	e92d4070 	push	{r4, r5, r6, lr}
  78:	e1a04000 	mov	r4, r0
  7c:	ebfffffe 	bl	0 <dev_barrier>
  80:	e59f3040 	ldr	r3, [pc, #64]	; c8 <gpio_int_rising_edge+0x54>
  84:	e354001f 	cmp	r4, #31, 0
  88:	e59f503c 	ldr	r5, [pc, #60]	; cc <gpio_int_rising_edge+0x58>
  8c:	81a05003 	movhi	r5, r3
  90:	e1a00005 	mov	r0, r5
  94:	ebfffffe 	bl	0 <GET32>
  98:	e3a03001 	mov	r3, #1, 0
  9c:	e1a01000 	mov	r1, r0
  a0:	e204401f 	and	r4, r4, #31, 0
  a4:	e1811413 	orr	r1, r1, r3, lsl r4
  a8:	e1a00005 	mov	r0, r5
  ac:	ebfffffe 	bl	0 <PUT32>
  b0:	ebfffffe 	bl	0 <dev_barrier>
  b4:	e3a01802 	mov	r1, #131072	; 0x20000
  b8:	e59f0010 	ldr	r0, [pc, #16]	; d0 <gpio_int_rising_edge+0x5c>
  bc:	ebfffffe 	bl	0 <PUT32>
  c0:	e8bd4070 	pop	{r4, r5, r6, lr}
  c4:	eafffffe 	b	0 <dev_barrier>
  c8:	20200050 	eorcs	r0, r0, r0, asr r0
  cc:	2020004c 	eorcs	r0, r0, ip, asr #32
  d0:	2000b214 	andcs	fp, r0, r4, lsl r2

000000d4 <gpio_int_falling_edge>:
  d4:	e92d4070 	push	{r4, r5, r6, lr}
  d8:	e1a04000 	mov	r4, r0
  dc:	ebfffffe 	bl	0 <dev_barrier>
  e0:	e59f3040 	ldr	r3, [pc, #64]	; 128 <gpio_int_falling_edge+0x54>
  e4:	e354001f 	cmp	r4, #31, 0
  e8:	e59f503c 	ldr	r5, [pc, #60]	; 12c <gpio_int_falling_edge+0x58>
  ec:	81a05003 	movhi	r5, r3
  f0:	e1a00005 	mov	r0, r5
  f4:	ebfffffe 	bl	0 <GET32>
  f8:	e3a03001 	mov	r3, #1, 0
  fc:	e1a01000 	mov	r1, r0
 100:	e204401f 	and	r4, r4, #31, 0
 104:	e1811413 	orr	r1, r1, r3, lsl r4
 108:	e1a00005 	mov	r0, r5
 10c:	ebfffffe 	bl	0 <PUT32>
 110:	ebfffffe 	bl	0 <dev_barrier>
 114:	e3a01802 	mov	r1, #131072	; 0x20000
 118:	e59f0010 	ldr	r0, [pc, #16]	; 130 <gpio_int_falling_edge+0x5c>
 11c:	ebfffffe 	bl	0 <PUT32>
 120:	e8bd4070 	pop	{r4, r5, r6, lr}
 124:	eafffffe 	b	0 <dev_barrier>
 128:	2020005c 	eorcs	r0, r0, ip, asr r0
 12c:	20200058 	eorcs	r0, r0, r8, asr r0
 130:	2000b214 	andcs	fp, r0, r4, lsl r2

00000134 <gpio_event_detected>:
 134:	e92d4070 	push	{r4, r5, r6, lr}
 138:	e1a04000 	mov	r4, r0
 13c:	ebfffffe 	bl	0 <dev_barrier>
 140:	e59f302c 	ldr	r3, [pc, #44]	; 174 <gpio_event_detected+0x40>
 144:	e354001f 	cmp	r4, #31, 0
 148:	e59f0028 	ldr	r0, [pc, #40]	; 178 <gpio_event_detected+0x44>
 14c:	81a00003 	movhi	r0, r3
 150:	ebfffffe 	bl	0 <GET32>
 154:	e1a05000 	mov	r5, r0
 158:	ebfffffe 	bl	0 <dev_barrier>
 15c:	e3a03001 	mov	r3, #1, 0
 160:	e204401f 	and	r4, r4, #31, 0
 164:	e0153413 	ands	r3, r5, r3, lsl r4
 168:	13a00001 	movne	r0, #1, 0
 16c:	03a00000 	moveq	r0, #0, 0
 170:	e8bd8070 	pop	{r4, r5, r6, pc}
 174:	20200044 	eorcs	r0, r0, r4, asr #32
 178:	20200040 	eorcs	r0, r0, r0, asr #32

0000017c <gpio_event_clear>:
 17c:	e92d4010 	push	{r4, lr}
 180:	e1a04000 	mov	r4, r0
 184:	ebfffffe 	bl	0 <dev_barrier>
 188:	e3a01001 	mov	r1, #1, 0
 18c:	e59f201c 	ldr	r2, [pc, #28]	; 1b0 <gpio_event_clear+0x34>
 190:	e204301f 	and	r3, r4, #31, 0
 194:	e354001f 	cmp	r4, #31, 0
 198:	e59f0014 	ldr	r0, [pc, #20]	; 1b4 <gpio_event_clear+0x38>
 19c:	e1a01311 	lsl	r1, r1, r3
 1a0:	81a00002 	movhi	r0, r2
 1a4:	ebfffffe 	bl	0 <PUT32>
 1a8:	e8bd4010 	pop	{r4, lr}
 1ac:	eafffffe 	b	0 <dev_barrier>
 1b0:	20200044 	eorcs	r0, r0, r4, asr #32
 1b4:	20200040 	eorcs	r0, r0, r0, asr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	72732f2e 	rsbsvc	r2, r3, #184	; 0xb8
   4:	70672f63 	rsbvc	r2, r7, r3, ror #30
   8:	692d6f69 	pushvs	{r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
   c:	632e746e 			; <UNDEFINED> instruction: 0x632e746e
  10:	00000000 	andeq	r0, r0, r0
  14:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  18:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  1c:	3a73253a 	bcc	1cc950c <gpio_event_clear+0x1cc9390>
  20:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  24:	00000a73 	andeq	r0, r0, r3, ror sl
  28:	6f697067 	svcvs	0x00697067
  2c:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
  30:	203d3e20 	eorscs	r3, sp, r0, lsr #28
  34:	4f495047 	svcmi	0x00495047
  38:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  3c:	26262030 			; <UNDEFINED> instruction: 0x26262030
  40:	69706720 	ldmdbvs	r0!, {r5, r8, r9, sl, sp, lr}^
  44:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
  48:	3d3c2074 	ldccc	0, cr2, [ip, #-464]!	; 0xfffffe30
  4c:	49504720 	ldmdbmi	r0, {r5, r8, r9, sl, lr}^
  50:	4e495f4f 	cdpmi	15, 4, cr5, cr9, cr15, {2}
  54:	Address 0x0000000000000054 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.5318>:
   0:	675f7369 	ldrbvs	r7, [pc, -r9, ror #6]
   4:	5f6f6970 	svcpl	0x006f6970
   8:	00746e69 	rsbseq	r6, r4, r9, ror #28

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000004d8 	ldrdeq	r0, [r0], -r8
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000007c 	andeq	r0, r0, ip, ror r0
  10:	0002a20c 	andeq	sl, r2, ip, lsl #4
  14:	00024b00 	andeq	r4, r2, r0, lsl #22
  18:	00000000 	andeq	r0, r0, r0
  1c:	0001b800 	andeq	fp, r1, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	f3070403 	vshl.u8	d0, d3, d7
  30:	03000001 	movweq	r0, #1
  34:	02d50601 	sbcseq	r0, r5, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00027705 	andeq	r7, r2, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
  48:	31050803 	tstcc	r5, r3, lsl #16
  4c:	03000002 	movweq	r0, #2
  50:	01740801 	cmneq	r4, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	0001a107 	andeq	sl, r1, r7, lsl #2
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000018f 	andeq	r0, r0, pc, lsl #3
  64:	11070803 	tstne	r7, r3, lsl #16
  68:	04000002 	streq	r0, [r0], #-2
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	3f060000 	svccc	0x00060000
  7c:	02000002 	andeq	r0, r0, #2, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000002c2 	andeq	r0, r0, r2, asr #5
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	029d0600 	addseq	r0, sp, #0, 12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	004f0107 	subeq	r0, pc, r7, lsl #2
  c4:	43030000 	movwmi	r0, #12288	; 0x3000
  c8:	0000e606 	andeq	lr, r0, r6, lsl #12
  cc:	001a0a00 	andseq	r0, sl, r0, lsl #20
  d0:	0a310000 	beq	c400d8 <gpio_event_clear+0xc3ff5c>
  d4:	00000024 	andeq	r0, r0, r4, lsr #32
  d8:	002e0a32 	eoreq	r0, lr, r2, lsr sl
  dc:	0a330000 	beq	cc00e4 <gpio_event_clear+0xcbff68>
  e0:	00000038 	andeq	r0, r0, r8, lsr r0
  e4:	07090034 	smladxeq	r9, r4, r0, r0
  e8:	00002c04 	andeq	r2, r0, r4, lsl #24
  ec:	06080100 	streq	r0, [r8], -r0, lsl #2
  f0:	00000158 	andeq	r0, r0, r8, asr r1
  f4:	0000000b 	andeq	r0, r0, fp
  f8:	20004c00 	andcs	r4, r0, r0, lsl #24
  fc:	00070b20 	andeq	r0, r7, r0, lsr #22
 100:	00500000 	subseq	r0, r0, r0
 104:	ca0b2020 	bgt	2c8088 <gpio_event_clear+0x2c7f0c>
 108:	58000001 	stmdapl	r0, {r0}
 10c:	0b202000 	bleq	808114 <gpio_event_clear+0x807f98>
 110:	000001d1 	ldrdeq	r0, [r0], -r1
 114:	2020005c 	eorcs	r0, r0, ip, asr r0
 118:	0002c70b 	andeq	ip, r2, fp, lsl #14
 11c:	20006400 	andcs	r6, r0, r0, lsl #8
 120:	02ce0b20 	sbceq	r0, lr, #32, 22	; 0x8000
 124:	00480000 	subeq	r0, r8, r0
 128:	e50b2020 	str	r2, [fp, #-32]	; 0xffffffe0
 12c:	40000001 	andmi	r0, r0, r1
 130:	0b202000 	bleq	808138 <gpio_event_clear+0x807fbc>
 134:	000001ec 	andeq	r0, r0, ip, ror #3
 138:	20200044 	eorcs	r0, r0, r4, asr #32
 13c:	0000620b 	andeq	r6, r0, fp, lsl #4
 140:	00b20400 	adcseq	r0, r2, r0, lsl #8
 144:	006c0b20 	rsbeq	r0, ip, r0, lsr #22
 148:	b2080000 	andlt	r0, r8, #0, 0
 14c:	6d0b2000 	stcvs	0, cr2, [fp, #-0]
 150:	14000002 	strne	r0, [r0], #-2
 154:	002000b2 	strhteq	r0, [r0], -r2
 158:	0002000c 	andeq	r0, r2, ip
 15c:	06480100 	strbeq	r0, [r8], -r0, lsl #2
 160:	0000017c 	andeq	r0, r0, ip, ror r1
 164:	0000003c 	andeq	r0, r0, ip, lsr r0
 168:	01e09c01 	mvneq	r9, r1, lsl #24
 16c:	700d0000 	andvc	r0, sp, r0
 170:	01006e69 	tsteq	r0, r9, ror #28
 174:	002c2048 	eoreq	r2, ip, r8, asr #32
 178:	00060000 	andeq	r0, r6, r0
 17c:	00000000 	andeq	r0, r0, r0
 180:	720e0000 	andvc	r0, lr, #0, 0
 184:	01006765 	tsteq	r0, r5, ror #14
 188:	002c0e4a 	eoreq	r0, ip, sl, asr #28
 18c:	003a0000 	eorseq	r0, sl, r0
 190:	00320000 	eorseq	r0, r2, r0
 194:	880f0000 	stmdahi	pc, {}	; <UNPREDICTABLE>
 198:	9f000001 	svcls	0x00000001
 19c:	10000004 	andne	r0, r0, r4
 1a0:	000001a8 	andeq	r0, r0, r8, lsr #3
 1a4:	000004ab 	andeq	r0, r0, fp, lsr #9
 1a8:	000001d6 	ldrdeq	r0, [r0], -r6
 1ac:	1b500111 	blne	14005f8 <gpio_event_clear+0x140047c>
 1b0:	2000440c 	andcs	r4, r0, ip, lsl #8
 1b4:	00400c20 	subeq	r0, r0, r0, lsr #24
 1b8:	00742020 	rsbseq	r2, r4, r0, lsr #32
 1bc:	22244b40 	eorcs	r4, r4, #64, 22	; 0x10000
 1c0:	00001f0c 	andeq	r1, r0, ip, lsl #30
 1c4:	01282b80 	smlawbeq	r8, r0, fp, r2
 1c8:	11131600 	tstne	r3, r0, lsl #12
 1cc:	31065101 	tstcc	r6, r1, lsl #2
 1d0:	1a4f0074 	bne	13c03a8 <gpio_event_clear+0x13c022c>
 1d4:	b0120024 	andslt	r0, r2, r4, lsr #32
 1d8:	9f000001 	svcls	0x00000001
 1dc:	00000004 	andeq	r0, r0, r4
 1e0:	00004213 	andeq	r4, r0, r3, lsl r2
 1e4:	053f0100 	ldreq	r0, [pc, #-256]!	; ec <.debug_info+0xec>
 1e8:	00000025 	andeq	r0, r0, r5, lsr #32
 1ec:	00000134 	andeq	r0, r0, r4, lsr r1
 1f0:	00000048 	andeq	r0, r0, r8, asr #32
 1f4:	02769c01 	rsbseq	r9, r6, #256	; 0x100
 1f8:	700d0000 	andvc	r0, sp, r0
 1fc:	01006e69 	tsteq	r0, r9, ror #28
 200:	002c223f 	eoreq	r2, ip, pc, lsr r2
 204:	00d80000 	sbcseq	r0, r8, r0
 208:	00d20000 	sbcseq	r0, r2, r0
 20c:	720e0000 	andvc	r0, lr, #0, 0
 210:	01006765 	tsteq	r0, r5, ror #14
 214:	002c0e41 	eoreq	r0, ip, r1, asr #28
 218:	010c0000 	mrseq	r0, (UNDEF: 12)
 21c:	01040000 	mrseq	r0, (UNDEF: 4)
 220:	720e0000 	andvc	r0, lr, #0, 0
 224:	01007465 	tsteq	r0, r5, ror #8
 228:	00250942 	eoreq	r0, r5, r2, asr #18
 22c:	01aa0000 			; <UNDEFINED> instruction: 0x01aa0000
 230:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
 234:	400f0000 	andmi	r0, pc, r0
 238:	9f000001 	svcls	0x00000001
 23c:	10000004 	andne	r0, r0, r4
 240:	00000154 	andeq	r0, r0, r4, asr r1
 244:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
 248:	0000026c 	andeq	r0, r0, ip, ror #4
 24c:	1b500111 	blne	1400698 <gpio_event_clear+0x140051c>
 250:	2000440c 	andcs	r4, r0, ip, lsl #8
 254:	00400c20 	subeq	r0, r0, r0, lsr #24
 258:	00742020 	rsbseq	r2, r4, r0, lsr #32
 25c:	22244b40 	eorcs	r4, r4, #64, 22	; 0x10000
 260:	00001f0c 	andeq	r1, r0, ip, lsl #30
 264:	01282b80 	smlawbeq	r8, r0, fp, r2
 268:	00131600 	andseq	r1, r3, r0, lsl #12
 26c:	00015c0f 	andeq	r5, r1, pc, lsl #24
 270:	00049f00 	andeq	r9, r4, r0, lsl #30
 274:	b40c0000 	strlt	r0, [ip], #-0
 278:	01000001 	tsteq	r0, r1
 27c:	00d40634 	sbcseq	r0, r4, r4, lsr r6
 280:	00600000 	rsbeq	r0, r0, r0
 284:	9c010000 	stcls	0, cr0, [r1], {-0}
 288:	0000032c 	andeq	r0, r0, ip, lsr #6
 28c:	6e69700d 	cdpvs	0, 6, cr7, cr9, cr13, {0}
 290:	25340100 	ldrcs	r0, [r4, #-256]!	; 0xffffff00
 294:	0000002c 	andeq	r0, r0, ip, lsr #32
 298:	00000201 	andeq	r0, r0, r1, lsl #4
 29c:	000001fb 	strdeq	r0, [r0], -fp
 2a0:	6765720e 	strbvs	r7, [r5, -lr, lsl #4]!
 2a4:	0e360100 	rsfeqs	f0, f6, f0
 2a8:	0000002c 	andeq	r0, r0, ip, lsr #32
 2ac:	00000231 	andeq	r0, r0, r1, lsr r2
 2b0:	0000022d 	andeq	r0, r0, sp, lsr #4
 2b4:	00049614 	andeq	r9, r4, r4, lsl r6
 2b8:	00011000 	andeq	r1, r1, r0
 2bc:	01100100 	tsteq	r0, r0, lsl #2
 2c0:	00100000 	andseq	r0, r0, r0
 2c4:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
 2c8:	0002f105 	andeq	pc, r2, r5, lsl #2
 2cc:	01140f00 	tsteq	r4, r0, lsl #30
 2d0:	049f0000 	ldreq	r0, [pc], #0	; 2d8 <.debug_info+0x2d8>
 2d4:	20150000 	andscs	r0, r5, r0
 2d8:	ab000001 	blge	2e4 <.debug_info+0x2e4>
 2dc:	11000004 	tstne	r0, r4
 2e0:	0c055001 	stceq	0, cr5, [r5], {1}
 2e4:	2000b214 	andcs	fp, r0, r4, lsl r2
 2e8:	03510111 	cmpeq	r1, #1073741828	; 0x40000004
 2ec:	00243d40 	eoreq	r3, r4, r0, asr #26
 2f0:	00e00f00 	rsceq	r0, r0, r0, lsl #30
 2f4:	049f0000 	ldreq	r0, [pc], #0	; 2fc <.debug_info+0x2fc>
 2f8:	f8100000 			; <UNDEFINED> instruction: 0xf8100000
 2fc:	b7000000 	strlt	r0, [r0, -r0]
 300:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
 304:	11000003 	tstne	r0, r3
 308:	75025001 	strvc	r5, [r2, #-1]
 30c:	10100000 	andsne	r0, r0, r0
 310:	ab000001 	blge	31c <.debug_info+0x31c>
 314:	22000004 	andcs	r0, r0, #4, 0
 318:	11000003 	tstne	r0, r3
 31c:	75025001 	strvc	r5, [r2, #-1]
 320:	28120000 	ldmdacs	r2, {}	; <UNPREDICTABLE>
 324:	9f000001 	svcls	0x00000001
 328:	00000004 	andeq	r0, r0, r4
 32c:	0002880c 	andeq	r8, r2, ip, lsl #16
 330:	06270100 	strteq	r0, [r7], -r0, lsl #2
 334:	00000074 	andeq	r0, r0, r4, ror r0
 338:	00000060 	andeq	r0, r0, r0, rrx
 33c:	03e29c01 	mvneq	r9, #256	; 0x100
 340:	700d0000 	andvc	r0, sp, r0
 344:	01006e69 	tsteq	r0, r9, ror #28
 348:	002c2427 	eoreq	r2, ip, r7, lsr #8
 34c:	02710000 	rsbseq	r0, r1, #0, 0
 350:	026b0000 	rsbeq	r0, fp, #0, 0
 354:	720e0000 	andvc	r0, lr, #0, 0
 358:	01006765 	tsteq	r0, r5, ror #14
 35c:	002c0e29 	eoreq	r0, ip, r9, lsr #28
 360:	02a10000 	adceq	r0, r1, #0, 0
 364:	029d0000 	addseq	r0, sp, #0, 0
 368:	96140000 	ldrls	r0, [r4], -r0
 36c:	b0000004 	andlt	r0, r0, r4
 370:	01000000 	mrseq	r0, (UNDEF: 0)
 374:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 378:	00000010 	andeq	r0, r0, r0, lsl r0
 37c:	a7052b01 	strge	r2, [r5, -r1, lsl #22]
 380:	0f000003 	svceq	0x00000003
 384:	000000b4 	strheq	r0, [r0], -r4
 388:	0000049f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
 38c:	0000c015 	andeq	ip, r0, r5, lsl r0
 390:	0004ab00 	andeq	sl, r4, r0, lsl #22
 394:	50011100 	andpl	r1, r1, r0, lsl #2
 398:	b2140c05 	andslt	r0, r4, #1280	; 0x500
 39c:	01112000 	tsteq	r1, r0
 3a0:	3d400351 	stclcc	3, cr0, [r0, #-324]	; 0xfffffebc
 3a4:	0f000024 	svceq	0x00000024
 3a8:	00000080 	andeq	r0, r0, r0, lsl #1
 3ac:	0000049f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
 3b0:	00009810 	andeq	r9, r0, r0, lsl r8
 3b4:	0004b700 	andeq	fp, r4, r0, lsl #14
 3b8:	0003c400 	andeq	ip, r3, r0, lsl #8
 3bc:	50011100 	andpl	r1, r1, r0, lsl #2
 3c0:	00007502 	andeq	r7, r0, r2, lsl #10
 3c4:	0000b010 	andeq	fp, r0, r0, lsl r0
 3c8:	0004ab00 	andeq	sl, r4, r0, lsl #22
 3cc:	0003d800 	andeq	sp, r3, r0, lsl #16
 3d0:	50011100 	andpl	r1, r1, r0, lsl #2
 3d4:	00007502 	andeq	r7, r0, r2, lsl #10
 3d8:	0000c812 	andeq	ip, r0, r2, lsl r8
 3dc:	00049f00 	andeq	r9, r4, r0, lsl #30
 3e0:	56130000 	ldrpl	r0, [r3], -r0
 3e4:	01000000 	mrseq	r0, (UNDEF: 0)
 3e8:	0025051a 	eoreq	r0, r5, sl, lsl r5
 3ec:	00000000 	andeq	r0, r0, r0
 3f0:	00740000 	rsbseq	r0, r4, r0
 3f4:	9c010000 	stcls	0, cr0, [r1], {-0}
 3f8:	00000481 	andeq	r0, r0, r1, lsl #9
 3fc:	00022816 	andeq	r2, r2, r6, lsl r8
 400:	1a1a0100 	bne	680808 <gpio_event_clear+0x68068c>
 404:	0000002c 	andeq	r0, r0, ip, lsr #32
 408:	000002e3 	andeq	r0, r0, r3, ror #5
 40c:	000002db 	ldrdeq	r0, [r0], -fp
 410:	0001d817 	andeq	sp, r1, r7, lsl r8
 414:	00049100 	andeq	r9, r4, r0, lsl #2
 418:	00030500 	andeq	r0, r3, r0, lsl #10
 41c:	0f000000 	svceq	0x00000000
 420:	00000010 	andeq	r0, r0, r0, lsl r0
 424:	0000049f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
 428:	00002410 	andeq	r2, r0, r0, lsl r4
 42c:	0004b700 	andeq	fp, r4, r0, lsl #14
 430:	00043f00 	andeq	r3, r4, r0, lsl #30
 434:	50011100 	andpl	r1, r1, r0, lsl #2
 438:	b2080c05 	andlt	r0, r8, #1280	; 0x500
 43c:	10002000 	andne	r2, r0, r0
 440:	0000005c 	andeq	r0, r0, ip, asr r0
 444:	000004c3 	andeq	r0, r0, r3, asr #9
 448:	00000477 	andeq	r0, r0, r7, ror r4
 44c:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
 450:	00001403 	andeq	r1, r0, r3, lsl #8
 454:	51011100 	mrspl	r1, (UNDEF: 17)
 458:	00000305 	andeq	r0, r0, r5, lsl #6
 45c:	01110000 	tsteq	r1, r0
 460:	00030552 	andeq	r0, r3, r2, asr r5
 464:	11000000 	mrsne	r0, (UNDEF: 0)
 468:	4c015301 	stcmi	3, cr5, [r1], {1}
 46c:	007d0211 	rsbseq	r0, sp, r1, lsl r2
 470:	00280305 	eoreq	r0, r8, r5, lsl #6
 474:	0f000000 	svceq	0x00000000
 478:	00000060 	andeq	r0, r0, r0, rrx
 47c:	000004cf 	andeq	r0, r0, pc, asr #9
 480:	00a81800 	adceq	r1, r8, r0, lsl #16
 484:	04910000 	ldreq	r0, [r1], #0
 488:	2c190000 	ldccs	0, cr0, [r9], {-0}
 48c:	0b000000 	bleq	494 <.debug_info+0x494>
 490:	04810800 	streq	r0, [r1], #2048	; 0x800
 494:	e11a0000 	tst	sl, r0
 498:	01000002 	tsteq	r0, r2
 49c:	1b010d14 	blne	438f4 <gpio_event_clear+0x43778>
 4a0:	0000000e 	andeq	r0, r0, lr
 4a4:	0000000e 	andeq	r0, r0, lr
 4a8:	1b06a102 	blne	1a88b8 <gpio_event_clear+0x1a873c>
 4ac:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
 4b0:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
 4b4:	1b06b202 	blne	1accc4 <gpio_event_clear+0x1acb48>
 4b8:	00000076 	andeq	r0, r0, r6, ror r0
 4bc:	00000076 	andeq	r0, r0, r6, ror r0
 4c0:	1b0ac702 	blne	2b20d0 <gpio_event_clear+0x2b1f54>
 4c4:	00000281 	andeq	r0, r0, r1, lsl #5
 4c8:	00000281 	andeq	r0, r0, r1, lsl #5
 4cc:	1b062802 	blne	18a4dc <gpio_event_clear+0x18a360>
 4d0:	00000182 	andeq	r0, r0, r2, lsl #3
 4d4:	00000182 	andeq	r0, r0, r2, lsl #3
 4d8:	00066e02 	andeq	r6, r6, r2, lsl #28

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_event_clear+0x2bff30>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <gpio_event_clear+0xec2bb4>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	04090000 	streq	r0, [r9], #-0
  60:	0b0b3e01 	bleq	2cf86c <gpio_event_clear+0x2cf6f0>
  64:	3a13490b 	bcc	4d2498 <gpio_event_clear+0x4d231c>
  68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  6c:	0013010b 	andseq	r0, r3, fp, lsl #2
  70:	00280a00 	eoreq	r0, r8, r0, lsl #20
  74:	0b1c0e03 	bleq	703888 <gpio_event_clear+0x70370c>
  78:	280b0000 	stmdacs	fp, {}	; <UNPREDICTABLE>
  7c:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  80:	0c000006 	stceq	0, cr0, [r0], {6}
  84:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  88:	0b3a0e03 	bleq	e8389c <gpio_event_clear+0xe83720>
  8c:	0b390b3b 	bleq	e42d80 <gpio_event_clear+0xe42c04>
  90:	01111927 	tsteq	r1, r7, lsr #18
  94:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  98:	01194297 			; <UNDEFINED> instruction: 0x01194297
  9c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  a0:	08030005 	stmdaeq	r3, {r0, r2}
  a4:	0b3b0b3a 	bleq	ec2d94 <gpio_event_clear+0xec2c18>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  b0:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  b4:	08030034 	stmdaeq	r3, {r2, r4, r5}
  b8:	0b3b0b3a 	bleq	ec2da8 <gpio_event_clear+0xec2c2c>
  bc:	13490b39 	movtne	r0, #39737	; 0x9b39
  c0:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  c4:	0f000017 	svceq	0x00000017
  c8:	00018289 	andeq	r8, r1, r9, lsl #5
  cc:	13310111 	teqne	r1, #1073741828	; 0x40000004
  d0:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
  d4:	11010182 	smlabbne	r1, r2, r1, r0
  d8:	01133101 	tsteq	r3, r1, lsl #2
  dc:	11000013 	tstne	r0, r3, lsl r0
  e0:	0001828a 	andeq	r8, r1, sl, lsl #5
  e4:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  e8:	12000018 	andne	r0, r0, #24, 0
  ec:	00018289 	andeq	r8, r1, r9, lsl #5
  f0:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
  f4:	00133119 	andseq	r3, r3, r9, lsl r1
  f8:	012e1300 			; <UNDEFINED> instruction: 0x012e1300
  fc:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 100:	0b3b0b3a 	bleq	ec2df0 <gpio_event_clear+0xec2c74>
 104:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 108:	01111349 	tsteq	r1, r9, asr #6
 10c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 110:	01194297 			; <UNDEFINED> instruction: 0x01194297
 114:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
 118:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 11c:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
 120:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
 124:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
 128:	010b570b 	tsteq	fp, fp, lsl #14
 12c:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
 130:	01018289 	smlabbeq	r1, r9, r2, r8
 134:	13310111 	teqne	r1, #1073741828	; 0x40000004
 138:	05160000 	ldreq	r0, [r6, #-0]
 13c:	3a0e0300 	bcc	380d44 <gpio_event_clear+0x380bc8>
 140:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 144:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 148:	1742b717 	smlaldne	fp, r2, r7, r7
 14c:	34170000 	ldrcc	r0, [r7], #-0
 150:	490e0300 	stmdbmi	lr, {r8, r9}
 154:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
 158:	18000018 	stmdane	r0, {r3, r4}
 15c:	13490101 	movtne	r0, #37121	; 0x9101
 160:	00001301 	andeq	r1, r0, r1, lsl #6
 164:	49002119 	stmdbmi	r0, {r0, r3, r4, r8, sp}
 168:	000b2f13 	andeq	r2, fp, r3, lsl pc
 16c:	002e1a00 	eoreq	r1, lr, r0, lsl #20
 170:	0b3a0e03 	bleq	e83984 <gpio_event_clear+0xe83808>
 174:	0b390b3b 	bleq	e42e68 <gpio_event_clear+0xe42cec>
 178:	00000b20 	andeq	r0, r0, r0, lsr #22
 17c:	3f002e1b 	svccc	0x00002e1b
 180:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 184:	3a0e030e 	bcc	380dc4 <gpio_event_clear+0x380c48>
 188:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 18c:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	017c0000 	cmneq	ip, r0
   8:	01870000 	orreq	r0, r7, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00018750 	andeq	r8, r1, r0, asr r7
  14:	0001ac00 	andeq	sl, r1, r0, lsl #24
  18:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
  1c:	000001ac 	andeq	r0, r0, ip, lsr #3
  20:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
  24:	01f30004 	mvnseq	r0, r4
  28:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  38:	019c0000 	orrseq	r0, ip, r0
  3c:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
  40:	00160000 	andseq	r0, r6, r0
  44:	00720070 	rsbseq	r0, r2, r0, ror r0
  48:	4b400074 	blmi	1000220 <gpio_event_clear+0x10000a4>
  4c:	1f0c2224 	svcne	0x000c2224
  50:	2c800000 	stccs	0, cr0, [r0], {0}
  54:	16000128 	strne	r0, [r0], -r8, lsr #2
  58:	01a49f13 			; <UNDEFINED> instruction: 0x01a49f13
  5c:	01a70000 			; <UNDEFINED> instruction: 0x01a70000
  60:	00190000 	andseq	r0, r9, r0
  64:	2000400c 	andcs	r4, r0, ip
  68:	74007220 	strvc	r7, [r0], #-544	; 0xfffffde0
  6c:	244b4000 	strbcs	r4, [fp], #-0
  70:	001f0c22 	andseq	r0, pc, r2, lsr #24
  74:	282c8000 	stmdacs	ip!, {pc}
  78:	13160001 	tstne	r6, #1, 0
  7c:	0001a79f 	muleq	r1, pc, r7	; <UNPREDICTABLE>
  80:	0001ac00 	andeq	sl, r1, r0, lsl #24
  84:	0c001c00 	stceq	12, cr1, [r0], {-0}
  88:	20200040 	eorcs	r0, r0, r0, asr #32
  8c:	2000440c 	andcs	r4, r0, ip, lsl #8
  90:	40007420 	andmi	r7, r0, r0, lsr #8
  94:	0c22244b 	cfstrseq	mvf2, [r2], #-300	; 0xfffffed4
  98:	8000001f 	andhi	r0, r0, pc, lsl r0
  9c:	0001282c 	andeq	r2, r1, ip, lsr #16
  a0:	ac9f1316 	ldcge	3, cr1, [pc], {22}
  a4:	b8000001 	stmdalt	r0, {r0}
  a8:	1d000001 	stcne	0, cr0, [r0, #-4]
  ac:	00400c00 	subeq	r0, r0, r0, lsl #24
  b0:	440c2020 	strmi	r2, [ip], #-32	; 0xffffffe0
  b4:	f3202000 	vhadd.u32	d2, d0, d0
  b8:	4b405001 	blmi	10140c4 <gpio_event_clear+0x1013f48>
  bc:	1f0c2224 	svcne	0x000c2224
  c0:	2c800000 	stccs	0, cr0, [r0], {0}
  c4:	16000128 	strne	r0, [r0], -r8, lsr #2
  c8:	00009f13 	andeq	r9, r0, r3, lsl pc
	...
  d8:	00000134 	andeq	r0, r0, r4, lsr r1
  dc:	0000013f 	andeq	r0, r0, pc, lsr r1
  e0:	3f500001 	svccc	0x00500001
  e4:	64000001 	strvs	r0, [r0], #-1
  e8:	01000001 	tsteq	r0, r1
  ec:	01645400 	cmneq	r4, r0, lsl #8
  f0:	017c0000 	cmneq	ip, r0
  f4:	00040000 	andeq	r0, r4, r0
  f8:	9f5001f3 	svcls	0x005001f3
	...
 10c:	0000014c 	andeq	r0, r0, ip, asr #2
 110:	00000150 	andeq	r0, r0, r0, asr r1
 114:	00700016 	rsbseq	r0, r0, r6, lsl r0
 118:	00740073 	rsbseq	r0, r4, r3, ror r0
 11c:	22244b40 	eorcs	r4, r4, #64, 22	; 0x10000
 120:	00001f0c 	andeq	r1, r0, ip, lsl #30
 124:	01282c80 	smlawbeq	r8, r0, ip, r2
 128:	9f131600 	svcls	0x00131600
 12c:	00000150 	andeq	r0, r0, r0, asr r1
 130:	00000153 	andeq	r0, r0, r3, asr r1
 134:	400c0019 	andmi	r0, ip, r9, lsl r0
 138:	73202000 	nopvc	{0}	; <UNPREDICTABLE>
 13c:	40007400 	andmi	r7, r0, r0, lsl #8
 140:	0c22244b 	cfstrseq	mvf2, [r2], #-300	; 0xfffffed4
 144:	8000001f 	andhi	r0, r0, pc, lsl r0
 148:	0001282c 	andeq	r2, r1, ip, lsr #16
 14c:	539f1316 	orrspl	r1, pc, #1476395008	; 0x58000000
 150:	64000001 	strvs	r0, [r0], #-1
 154:	1c000001 	stcne	0, cr0, [r0], {1}
 158:	00400c00 	subeq	r0, r0, r0, lsl #24
 15c:	440c2020 	strmi	r2, [ip], #-32	; 0xffffffe0
 160:	74202000 	strtvc	r2, [r0], #-0
 164:	244b4000 	strbcs	r4, [fp], #-0
 168:	001f0c22 	andseq	r0, pc, r2, lsr #24
 16c:	282c8000 	stmdacs	ip!, {pc}
 170:	13160001 	tstne	r6, #1, 0
 174:	0001649f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
 178:	00017c00 	andeq	r7, r1, r0, lsl #24
 17c:	0c001d00 	stceq	13, cr1, [r0], {-0}
 180:	20200040 	eorcs	r0, r0, r0, asr #32
 184:	2000440c 	andcs	r4, r0, ip, lsl #8
 188:	5001f320 	andpl	pc, r1, r0, lsr #6
 18c:	22244b40 	eorcs	r4, r4, #64, 22	; 0x10000
 190:	00001f0c 	andeq	r1, r0, ip, lsl #30
 194:	01282c80 	smlawbeq	r8, r0, ip, r2
 198:	9f131600 	svcls	0x00131600
	...
 1a8:	01580000 	cmpeq	r8, r0
 1ac:	015b0000 	cmpeq	fp, r0
 1b0:	000f0000 	andeq	r0, pc, r0
 1b4:	4f007431 	svcmi	0x00007431
 1b8:	0070241a 	rsbseq	r2, r0, sl, lsl r4
 1bc:	082e301a 	stmdaeq	lr!, {r1, r3, r4, ip, sp}
 1c0:	5b9f1aff 	blpl	fe7c6dc4 <gpio_event_clear+0xfe7c6c48>
 1c4:	64000001 	strvs	r0, [r0], #-1
 1c8:	0f000001 	svceq	0x00000001
 1cc:	00743100 	rsbseq	r3, r4, r0, lsl #2
 1d0:	75241a4f 	strvc	r1, [r4, #-2639]!	; 0xfffff5b1
 1d4:	2e301a00 	vaddcs.f32	s2, s0, s0
 1d8:	9f1aff08 	svcls	0x001aff08
 1dc:	00000164 	andeq	r0, r0, r4, ror #2
 1e0:	0000017c 	andeq	r0, r0, ip, ror r1
 1e4:	7431000d 	ldrtvc	r0, [r1], #-13
 1e8:	00752400 	rsbseq	r2, r5, r0, lsl #8
 1ec:	082e301a 	stmdaeq	lr!, {r1, r3, r4, ip, sp}
 1f0:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
	...
 200:	0000d400 	andeq	sp, r0, r0, lsl #8
 204:	0000df00 	andeq	sp, r0, r0, lsl #30
 208:	50000100 	andpl	r0, r0, r0, lsl #2
 20c:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 210:	00000104 	andeq	r0, r0, r4, lsl #2
 214:	04540001 	ldrbeq	r0, [r4], #-1
 218:	34000001 	strcc	r0, [r0], #-1
 21c:	04000001 	streq	r0, [r0], #-1
 220:	5001f300 	andpl	pc, r1, r0, lsl #6
 224:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 230:	0000f000 	andeq	pc, r0, r0
 234:	00012400 	andeq	r2, r1, r0, lsl #8
 238:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 23c:	00000124 	andeq	r0, r0, r4, lsr #2
 240:	00000134 	andeq	r0, r0, r4, lsr r1
 244:	5c0c001d 	stcpl	0, cr0, [ip], {29}
 248:	0c202000 	stceq	0, cr2, [r0], #-0
 24c:	20200058 	eorcs	r0, r0, r8, asr r0
 250:	405001f3 	ldrshmi	r0, [r0], #-19	; 0xffffffed
 254:	0c22244b 	cfstrseq	mvf2, [r2], #-300	; 0xfffffed4
 258:	8000001f 	andhi	r0, r0, pc, lsl r0
 25c:	0001282b 	andeq	r2, r1, fp, lsr #16
 260:	009f1316 	addseq	r1, pc, r6, lsl r3	; <UNPREDICTABLE>
	...
 270:	00007400 	andeq	r7, r0, r0, lsl #8
 274:	00007f00 	andeq	r7, r0, r0, lsl #30
 278:	50000100 	andpl	r0, r0, r0, lsl #2
 27c:	0000007f 	andeq	r0, r0, pc, ror r0
 280:	000000a4 	andeq	r0, r0, r4, lsr #1
 284:	a4540001 	ldrbge	r0, [r4], #-1
 288:	d4000000 	strle	r0, [r0], #-0
 28c:	04000000 	streq	r0, [r0], #-0
 290:	5001f300 	andpl	pc, r1, r0, lsl #6
 294:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 2a0:	00009000 	andeq	r9, r0, r0
 2a4:	0000c400 	andeq	ip, r0, r0, lsl #8
 2a8:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 2ac:	000000c4 	andeq	r0, r0, r4, asr #1
 2b0:	000000d4 	ldrdeq	r0, [r0], -r4
 2b4:	500c001d 	andpl	r0, ip, sp, lsl r0
 2b8:	0c202000 	stceq	0, cr2, [r0], #-0
 2bc:	2020004c 	eorcs	r0, r0, ip, asr #32
 2c0:	405001f3 	ldrshmi	r0, [r0], #-19	; 0xffffffed
 2c4:	0c22244b 	cfstrseq	mvf2, [r2], #-300	; 0xfffffed4
 2c8:	8000001f 	andhi	r0, r0, pc, lsl r0
 2cc:	0001282b 	andeq	r2, r1, fp, lsr #16
 2d0:	009f1316 	addseq	r1, pc, r6, lsl r3	; <UNPREDICTABLE>
	...
 2e4:	0f000000 	svceq	0x00000000
 2e8:	01000000 	mrseq	r0, (UNDEF: 0)
 2ec:	000f5000 	andeq	r5, pc, r0
 2f0:	002c0000 	eoreq	r0, ip, r0
 2f4:	00010000 	andeq	r0, r1, r0
 2f8:	00002c54 	andeq	r2, r0, r4, asr ip
 2fc:	00004000 	andeq	r4, r0, r0
 300:	f3000400 	vshl.u8	d0, d0, d0
 304:	409f5001 	addsmi	r5, pc, r1
 308:	74000000 	strvc	r0, [r0], #-0
 30c:	01000000 	mrseq	r0, (UNDEF: 0)
 310:	00005400 	andeq	r5, r0, r0, lsl #8
 314:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001b1 			; <UNDEFINED> instruction: 0x000001b1
   4:	00640003 	rsbeq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	73552f00 	cmpvc	r5, #0, 30
  24:	2f737265 	svccs	0x00737265
  28:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
  2c:	6f532f73 	svcvs	0x00532f73
  30:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  34:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
  38:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	6f697067 	svcvs	0x00697067
  50:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  54:	0100632e 	tsteq	r0, lr, lsr #6
  58:	70720000 	rsbsvc	r0, r2, r0
  5c:	00682e69 	rsbeq	r2, r8, r9, ror #28
  60:	67000002 	strvs	r0, [r0, -r2]
  64:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
  68:	00020068 	andeq	r0, r2, r8, rrx
  6c:	24050000 	strcs	r0, [r5], #-0
  70:	00020500 	andeq	r0, r2, r0, lsl #10
  74:	03000000 	movweq	r0, #0
  78:	05050119 	streq	r0, [r5, #-281]	; 0xfffffee7
  7c:	06240513 			; <UNDEFINED> instruction: 0x06240513
  80:	67050511 	smladvs	r5, r1, r5, r0
  84:	00012f06 	andeq	r2, r1, r6, lsl #30
  88:	66020402 	strvs	r0, [r2], -r2, lsl #8
  8c:	02040200 	andeq	r0, r4, #0, 4
  90:	04020001 	streq	r0, [r2], #-1
  94:	0d051302 	stceq	3, cr1, [r5, #-8]
  98:	02040200 	andeq	r0, r4, #0, 4
  9c:	23050106 	movwcs	r0, #20742	; 0x5106
  a0:	02040200 	andeq	r0, r4, #0, 4
  a4:	0030054a 	eorseq	r0, r0, sl, asr #10
  a8:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
  ac:	02003805 	andeq	r3, r0, #327680	; 0x50000
  b0:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
  b4:	04020001 	streq	r0, [r2], #-1
  b8:	05053002 	streq	r3, [r5, #-2]
  bc:	01040200 	mrseq	r0, R12_usr
  c0:	02007f06 	andeq	r7, r0, #6, 30
  c4:	00010104 	andeq	r0, r1, r4, lsl #2
  c8:	d6010402 	strle	r0, [r1], -r2, lsl #8
  cc:	0b032905 	bleq	ca4e8 <gpio_event_clear+0xca36c>
  d0:	130505ba 	movwne	r0, #21946	; 0x55ba
  d4:	11062905 	tstne	r6, r5, lsl #18
  d8:	2f05052e 	svccs	0x0005052e
  dc:	26052f06 	strcs	r2, [r5], -r6, lsl #30
  e0:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  e4:	10058306 	andne	r8, r5, r6, lsl #6
  e8:	20050106 	andcs	r0, r5, r6, lsl #2
  ec:	2e10054a 	cfmac32cs	mvfx0, mvfx0, mvfx10
  f0:	052e2805 	streq	r2, [lr, #-2053]!	; 0xfffff7fb
  f4:	67062e05 	strvs	r2, [r6, -r5, lsl #28]
  f8:	69030d05 	stmdbvs	r3, {r0, r2, r8, sl, fp}
  fc:	14050501 	strne	r0, [r5], #-1281	; 0xfffffaff
 100:	6615032f 	ldrvs	r0, [r5], -pc, lsr #6
 104:	13060105 	movwne	r0, #24837	; 0x6105
 108:	052d0505 	streq	r0, [sp, #-1285]!	; 0xfffffafb
 10c:	058a062a 	streq	r0, [sl, #1578]	; 0x62a
 110:	2a051305 	bcs	144d2c <gpio_event_clear+0x144bb0>
 114:	052e1106 	streq	r1, [lr, #-262]!	; 0xfffffefa
 118:	2f062f05 	svccs	0x00062f05
 11c:	01062605 	tsteq	r6, r5, lsl #12
 120:	83060505 	movwhi	r0, #25861	; 0x6505
 124:	01061005 	tsteq	r6, r5
 128:	054a2005 	strbeq	r2, [sl, #-5]
 12c:	28052e10 	stmdacs	r5, {r4, r9, sl, fp, sp}
 130:	2e05052e 	cfsh32cs	mvfx0, mvfx5, #30
 134:	0d056706 	stceq	7, cr6, [r5, #-24]	; 0xffffffe8
 138:	05015c03 	streq	r5, [r1, #-3075]	; 0xfffff3fd
 13c:	032f1405 			; <UNDEFINED> instruction: 0x032f1405
 140:	01056622 	tsteq	r5, r2, lsr #12
 144:	05051306 	streq	r1, [r5, #-774]	; 0xfffffcfa
 148:	0627052d 	strteq	r0, [r7], -sp, lsr #10
 14c:	13050588 	movwne	r0, #21896	; 0x5588
 150:	11062705 	tstne	r6, r5, lsl #14
 154:	2f05052e 	svccs	0x0005052e
 158:	26052f06 	strcs	r2, [r5], -r6, lsl #30
 15c:	10050106 	andne	r0, r5, r6, lsl #2
 160:	2d26052f 	cfstr32cs	mvfx0, [r6, #-188]!	; 0xffffff44
 164:	2f060505 	svccs	0x00060505
 168:	01061005 	tsteq	r6, r5
 16c:	05052e2e 	streq	r2, [r5, #-3630]	; 0xfffff1d2
 170:	052f2f06 	streq	r2, [pc, #-3846]!	; fffff272 <gpio_event_clear+0xfffff0f6>
 174:	05100620 	ldreq	r0, [r0, #-1568]	; 0xfffff9e0
 178:	30052e28 	andcc	r2, r5, r8, lsr #28
 17c:	3101052e 	tstcc	r1, lr, lsr #10
 180:	a1062505 	tstge	r6, r5, lsl #10
 184:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 188:	2e110625 	cfmsub32cs	mvax1, mvfx0, mvfx1, mvfx5
 18c:	062f0505 	strteq	r0, [pc], -r5, lsl #10
 190:	0613052f 	ldreq	r0, [r3], -pc, lsr #10
 194:	2d260513 	cfstr32cs	mvfx0, [r6, #-76]!	; 0xffffffb4
 198:	052f1b05 	streq	r1, [pc, #-2821]!	; fffff69b <gpio_event_clear+0xfffff51f>
 19c:	26052e05 	strcs	r2, [r5], -r5, lsl #28
 1a0:	0605052d 	streq	r0, [r5], -sp, lsr #10
 1a4:	064a062f 	strbeq	r0, [sl], -pc, lsr #12
 1a8:	0601052f 	streq	r0, [r1], -pc, lsr #10
 1ac:	2d050513 	cfstr32cs	mvfx0, [r5, #-76]	; 0xffffffb4
 1b0:	01000602 	tsteq	r0, r2, lsl #12
 1b4:	Address 0x00000000000001b4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	45525047 	ldrbmi	r5, [r2, #-71]	; 0xffffffb9
   4:	4700304e 	strmi	r3, [r0, -lr, asr #32]
   8:	4e455250 	mcrmi	2, 2, r5, cr5, cr0, {2}
   c:	65640031 	strbvs	r0, [r4, #-49]!	; 0xffffffcf
  10:	61625f76 	smcvs	9718	; 0x25f6
  14:	65697272 	strbvs	r7, [r9, #-626]!	; 0xfffffd8e
  18:	50470072 	subpl	r0, r7, r2, ror r0
  1c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
  20:	0030544e 	eorseq	r5, r0, lr, asr #8
  24:	4f495047 	svcmi	0x00495047
  28:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  2c:	50470031 	subpl	r0, r7, r1, lsr r0
  30:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
  34:	0032544e 	eorseq	r5, r2, lr, asr #8
  38:	4f495047 	svcmi	0x00495047
  3c:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  40:	70670033 	rsbvc	r0, r7, r3, lsr r0
  44:	655f6f69 	ldrbvs	r6, [pc, #-3945]	; fffff0e3 <gpio_event_clear+0xffffef67>
  48:	746e6576 	strbtvc	r6, [lr], #-1398	; 0xfffffa8a
  4c:	7465645f 	strbtvc	r6, [r5], #-1119	; 0xfffffba1
  50:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0xfffffc9b
  54:	73690064 	cmnvc	r9, #100, 0	; 0x64
  58:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
  5c:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
  60:	4e490074 	mcrmi	0, 2, r0, cr9, cr4, {3}
  64:	45505f54 	ldrbmi	r5, [r0, #-3924]	; 0xfffff0ac
  68:	0031444e 	eorseq	r4, r1, lr, asr #8
  6c:	5f544e49 	svcpl	0x00544e49
  70:	444e4550 	strbmi	r4, [lr], #-1360	; 0xfffffab0
  74:	45470032 	strbmi	r0, [r7, #-50]	; 0xffffffce
  78:	00323354 	eorseq	r3, r2, r4, asr r3
  7c:	20554e47 	subscs	r4, r5, r7, asr #28
  80:	20393943 	eorscs	r3, r9, r3, asr #18
  84:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  88:	30322031 	eorscc	r2, r2, r1, lsr r0
  8c:	30313931 	eorscc	r3, r1, r1, lsr r9
  90:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  94:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  98:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  9c:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  a0:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  a4:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  a8:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  ac:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  b0:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  b4:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  b8:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  bc:	205d3939 	subscs	r3, sp, r9, lsr r9
  c0:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  c4:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  c8:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  cc:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  d0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  d4:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  d8:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  dc:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  e0:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  e4:	36373131 			; <UNDEFINED> instruction: 0x36373131
  e8:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  ec:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  f0:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  f4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  f8:	36373131 			; <UNDEFINED> instruction: 0x36373131
  fc:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 100:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 104:	616f6c66 	cmnvs	pc, r6, ror #24
 108:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 10c:	61683d69 	cmnvs	r8, r9, ror #26
 110:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
 114:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
 118:	7066763d 	rsbvc	r7, r6, sp, lsr r6
 11c:	616d2d20 	cmnvs	sp, r0, lsr #26
 120:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 124:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 128:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 12c:	6b36766d 	blvs	d9dae8 <gpio_event_clear+0xd9d96c>
 130:	70662b7a 	rsbvc	r2, r6, sl, ror fp
 134:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 138:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 13c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 140:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
 144:	20747361 	rsbscs	r7, r4, r1, ror #6
 148:	61664f2d 	cmnvs	r6, sp, lsr #30
 14c:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
 150:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 154:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 158:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
 15c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 160:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 164:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 168:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 16c:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 170:	00676e69 	rsbeq	r6, r7, r9, ror #28
 174:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 178:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 17c:	61686320 	cmnvs	r8, r0, lsr #6
 180:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
 184:	5f6e6165 	svcpl	0x006e6165
 188:	6f626572 	svcvs	0x00626572
 18c:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
 190:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 194:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 198:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 19c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1a0:	6f687300 	svcvs	0x00687300
 1a4:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 1a8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1ac:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1b0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1b4:	6f697067 	svcvs	0x00697067
 1b8:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
 1bc:	6c61665f 	stclvs	6, cr6, [r1], #-380	; 0xfffffe84
 1c0:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
 1c4:	6764655f 			; <UNDEFINED> instruction: 0x6764655f
 1c8:	50470065 	subpl	r0, r7, r5, rrx
 1cc:	304e4546 	subcc	r4, lr, r6, asr #10
 1d0:	46504700 	ldrbmi	r4, [r0], -r0, lsl #14
 1d4:	00314e45 	eorseq	r4, r1, r5, asr #28
 1d8:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
 1dc:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
 1e0:	5f5f4e4f 	svcpl	0x005f4e4f
 1e4:	45504700 	ldrbmi	r4, [r0, #-1792]	; 0xfffff900
 1e8:	00305344 	eorseq	r5, r0, r4, asr #6
 1ec:	44455047 	strbmi	r5, [r5], #-71	; 0xffffffb9
 1f0:	75003153 	strvc	r3, [r0, #-339]	; 0xfffffead
 1f4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1f8:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1fc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 200:	6f697067 	svcvs	0x00697067
 204:	6576655f 	ldrbvs	r6, [r6, #-1375]!	; 0xfffffaa1
 208:	635f746e 	cmpvs	pc, #1845493760	; 0x6e000000
 20c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
 210:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 214:	6f6c2067 	svcvs	0x006c2067
 218:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 21c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 220:	2064656e 	rsbcs	r6, r4, lr, ror #10
 224:	00746e69 	rsbseq	r6, r4, r9, ror #28
 228:	6f697067 	svcvs	0x00697067
 22c:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
 230:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 234:	6f6c2067 	svcvs	0x006c2067
 238:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 23c:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 240:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 244:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 248:	2f007261 	svccs	0x00007261
 24c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 250:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 254:	2f73656c 	svccs	0x0073656c
 258:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 25c:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
 260:	30343273 	eorscc	r3, r4, r3, ror r2
 264:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; bc <.debug_str+0xbc>
 268:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 26c:	544e4900 	strbpl	r4, [lr], #-2304	; 0xfffff700
 270:	424e455f 	submi	r4, lr, #398458880	; 0x17c00000
 274:	7300325f 	movwvc	r3, #607	; 0x25f
 278:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 27c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 280:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 284:	006b746e 	rsbeq	r7, fp, lr, ror #8
 288:	6f697067 	svcvs	0x00697067
 28c:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
 290:	7369725f 	cmnvc	r9, #-268435451	; 0xf0000005
 294:	5f676e69 	svcpl	0x00676e69
 298:	65676465 	strbvs	r6, [r7, #-1125]!	; 0xfffffb9b
 29c:	74757000 	ldrbtvc	r7, [r5], #-0
 2a0:	2f2e006b 	svccs	0x002e006b
 2a4:	2f637273 	svccs	0x00637273
 2a8:	6f697067 	svcvs	0x00697067
 2ac:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
 2b0:	5000632e 	andpl	r6, r0, lr, lsr #6
 2b4:	32335455 	eorscc	r5, r3, #1426063360	; 0x55000000
 2b8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 2bc:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 2c0:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 2c4:	47007261 	strmi	r7, [r0, -r1, ror #4]
 2c8:	4e454850 	mcrmi	8, 2, r4, cr5, cr0, {2}
 2cc:	50470030 	subpl	r0, r7, r0, lsr r0
 2d0:	314e4548 	cmpcc	lr, r8, asr #10
 2d4:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 2d8:	2064656e 	rsbcs	r6, r4, lr, ror #10
 2dc:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 2e0:	616e6500 	cmnvs	lr, r0, lsl #10
 2e4:	5f656c62 	svcpl	0x00656c62
 2e8:	6f697067 	svcvs	0x00697067
 2ec:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
 2f0:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
 2f4:	00737470 	rsbseq	r7, r3, r0, ror r4

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <gpio_event_clear+0x80a474>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  1c:	00000074 	andeq	r0, r0, r4, ror r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
  28:	0a58100e 	beq	1604068 <gpio_event_clear+0x1603eec>
  2c:	0b42080e 	bleq	108206c <gpio_event_clear+0x1081ef0>
  30:	00000020 	andeq	r0, r0, r0, lsr #32
  34:	00000000 	andeq	r0, r0, r0
  38:	00000074 	andeq	r0, r0, r4, ror r0
  3c:	00000060 	andeq	r0, r0, r0, rrx
  40:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  44:	86038504 	strhi	r8, [r3], -r4, lsl #10
  48:	66018e02 	strvs	r8, [r1], -r2, lsl #28
  4c:	c4c5c6ce 	strbgt	ip, [r5], #1742	; 0x6ce
  50:	0000000e 	andeq	r0, r0, lr
  54:	00000020 	andeq	r0, r0, r0, lsr #32
  58:	00000000 	andeq	r0, r0, r0
  5c:	000000d4 	ldrdeq	r0, [r0], -r4
  60:	00000060 	andeq	r0, r0, r0, rrx
  64:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  68:	86038504 	strhi	r8, [r3], -r4, lsl #10
  6c:	66018e02 	strvs	r8, [r1], -r2, lsl #28
  70:	c4c5c6ce 	strbgt	ip, [r5], #1742	; 0x6ce
  74:	0000000e 	andeq	r0, r0, lr
  78:	00000018 	andeq	r0, r0, r8, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	00000134 	andeq	r0, r0, r4, lsr r1
  84:	00000048 	andeq	r0, r0, r8, asr #32
  88:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  8c:	86038504 	strhi	r8, [r3], -r4, lsl #10
  90:	00018e02 	andeq	r8, r1, r2, lsl #28
  94:	00000018 	andeq	r0, r0, r8, lsl r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	0000017c 	andeq	r0, r0, ip, ror r1
  a0:	0000003c 	andeq	r0, r0, ip, lsr r0
  a4:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a8:	56018e02 	strpl	r8, [r1], -r2, lsl #28
  ac:	000ec4ce 	andeq	ip, lr, lr, asr #9

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_event_clear+0x12cd6b0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <gpio_event_clear+0x422a8>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


gpio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_function>:
   0:	e350001f 	cmp	r0, #31, 0
   4:	812fff1e 	bxhi	lr
   8:	e3d13007 	bics	r3, r1, #7, 0
   c:	e92d4070 	push	{r4, r5, r6, lr}
  10:	e1a05001 	mov	r5, r1
  14:	18bd8070 	popne	{r4, r5, r6, pc}
  18:	e59f403c 	ldr	r4, [pc, #60]	; 5c <gpio_set_function+0x5c>
  1c:	e0843094 	umull	r3, r4, r4, r0
  20:	e1a041a4 	lsr	r4, r4, #3
  24:	e2843302 	add	r3, r4, #134217728	; 0x8000000
  28:	e2833702 	add	r3, r3, #524288	; 0x80000
  2c:	e1a06103 	lsl	r6, r3, #2
  30:	e0844104 	add	r4, r4, r4, lsl #2
  34:	e0404084 	sub	r4, r0, r4, lsl #1
  38:	e1a00006 	mov	r0, r6
  3c:	ebfffffe 	bl	0 <GET32>
  40:	e3a01007 	mov	r1, #7, 0
  44:	e0844084 	add	r4, r4, r4, lsl #1
  48:	e1c01411 	bic	r1, r0, r1, lsl r4
  4c:	e1811415 	orr	r1, r1, r5, lsl r4
  50:	e1a00006 	mov	r0, r6
  54:	e8bd4070 	pop	{r4, r5, r6, lr}
  58:	eafffffe 	b	0 <PUT32>
  5c:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

00000060 <gpio_set_output>:
  60:	e350001f 	cmp	r0, #31, 0
  64:	812fff1e 	bxhi	lr
  68:	e92d4070 	push	{r4, r5, r6, lr}
  6c:	e59f4040 	ldr	r4, [pc, #64]	; b4 <gpio_set_output+0x54>
  70:	e0843094 	umull	r3, r4, r4, r0
  74:	e1a041a4 	lsr	r4, r4, #3
  78:	e2843302 	add	r3, r4, #134217728	; 0x8000000
  7c:	e2833702 	add	r3, r3, #524288	; 0x80000
  80:	e1a05103 	lsl	r5, r3, #2
  84:	e0844104 	add	r4, r4, r4, lsl #2
  88:	e0404084 	sub	r4, r0, r4, lsl #1
  8c:	e1a00005 	mov	r0, r5
  90:	ebfffffe 	bl	0 <GET32>
  94:	e3a01007 	mov	r1, #7, 0
  98:	e3a03001 	mov	r3, #1, 0
  9c:	e0844084 	add	r4, r4, r4, lsl #1
  a0:	e1c01411 	bic	r1, r0, r1, lsl r4
  a4:	e1811413 	orr	r1, r1, r3, lsl r4
  a8:	e1a00005 	mov	r0, r5
  ac:	e8bd4070 	pop	{r4, r5, r6, lr}
  b0:	eafffffe 	b	0 <PUT32>
  b4:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

000000b8 <gpio_set_on>:
  b8:	e1a01000 	mov	r1, r0
  bc:	e3a03001 	mov	r3, #1, 0
  c0:	e59f0004 	ldr	r0, [pc, #4]	; cc <gpio_set_on+0x14>
  c4:	e1a01113 	lsl	r1, r3, r1
  c8:	eafffffe 	b	0 <PUT32>
  cc:	2020001c 	eorcs	r0, r0, ip, lsl r0

000000d0 <gpio_set_off>:
  d0:	e1a01000 	mov	r1, r0
  d4:	e3a03001 	mov	r3, #1, 0
  d8:	e59f0004 	ldr	r0, [pc, #4]	; e4 <gpio_set_off+0x14>
  dc:	e1a01113 	lsl	r1, r3, r1
  e0:	eafffffe 	b	0 <PUT32>
  e4:	20200028 	eorcs	r0, r0, r8, lsr #32

000000e8 <gpio_set_input>:
  e8:	e350001f 	cmp	r0, #31, 0
  ec:	812fff1e 	bxhi	lr
  f0:	e92d4070 	push	{r4, r5, r6, lr}
  f4:	e59f5040 	ldr	r5, [pc, #64]	; 13c <gpio_set_input+0x54>
  f8:	e1a04000 	mov	r4, r0
  fc:	e0853095 	umull	r3, r5, r5, r0
 100:	e1a051a5 	lsr	r5, r5, #3
 104:	e2850302 	add	r0, r5, #134217728	; 0x8000000
 108:	e2800702 	add	r0, r0, #524288	; 0x80000
 10c:	e1a06100 	lsl	r6, r0, #2
 110:	e1a00006 	mov	r0, r6
 114:	ebfffffe 	bl	0 <GET32>
 118:	e3a03007 	mov	r3, #7, 0
 11c:	e1a01000 	mov	r1, r0
 120:	e0855105 	add	r5, r5, r5, lsl #2
 124:	e0444085 	sub	r4, r4, r5, lsl #1
 128:	e0844084 	add	r4, r4, r4, lsl #1
 12c:	e1a00006 	mov	r0, r6
 130:	e1c11413 	bic	r1, r1, r3, lsl r4
 134:	e8bd4070 	pop	{r4, r5, r6, lr}
 138:	eafffffe 	b	0 <PUT32>
 13c:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

00000140 <gpio_write>:
 140:	e3510000 	cmp	r1, #0, 0
 144:	e3a03001 	mov	r3, #1, 0
 148:	e1a01000 	mov	r1, r0
 14c:	0a000002 	beq	15c <gpio_write+0x1c>
 150:	e59f0010 	ldr	r0, [pc, #16]	; 168 <gpio_write+0x28>
 154:	e1a01113 	lsl	r1, r3, r1
 158:	eafffffe 	b	0 <PUT32>
 15c:	e59f0008 	ldr	r0, [pc, #8]	; 16c <gpio_write+0x2c>
 160:	e1a01113 	lsl	r1, r3, r1
 164:	eafffffe 	b	0 <PUT32>
 168:	2020001c 	eorcs	r0, r0, ip, lsl r0
 16c:	20200028 	eorcs	r0, r0, r8, lsr #32

00000170 <gpio_read>:
 170:	e92d4010 	push	{r4, lr}
 174:	e1a04000 	mov	r4, r0
 178:	e59f0014 	ldr	r0, [pc, #20]	; 194 <gpio_read+0x24>
 17c:	e08002a4 	add	r0, r0, r4, lsr #5
 180:	ebfffffe 	bl	0 <GET32>
 184:	e204401f 	and	r4, r4, #31, 0
 188:	e1a00430 	lsr	r0, r0, r4
 18c:	e2000001 	and	r0, r0, #1, 0
 190:	e8bd8010 	pop	{r4, pc}
 194:	20200034 	eorcs	r0, r0, r4, lsr r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000673 	andeq	r0, r0, r3, ror r6
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000005f 	andeq	r0, r0, pc, asr r0
  10:	0001a40c 	andeq	sl, r1, ip, lsl #8
  14:	00026700 	andeq	r6, r2, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00019800 	andeq	r9, r1, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	07080200 	streq	r0, [r8, -r0, lsl #4]
  28:	0000020e 	andeq	r0, r0, lr, lsl #4
  2c:	01070402 	tsteq	r7, r2, lsl #8
  30:	03000002 	movweq	r0, #2
  34:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  38:	2c040074 	stccs	0, cr0, [r4], {116}	; 0x74
  3c:	02000000 	andeq	r0, r0, #0, 0
  40:	02b40601 	adcseq	r0, r4, #1048576	; 0x100000
  44:	02020000 	andeq	r0, r2, #0, 0
  48:	00028e05 	andeq	r8, r2, r5, lsl #28
  4c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  50:	000002a6 	andeq	r0, r0, r6, lsr #5
  54:	3e050802 	cdpcc	8, 0, cr0, cr5, cr2, {0}
  58:	02000002 	andeq	r0, r0, #2, 0
  5c:	01750801 	cmneq	r5, r1, lsl #16
  60:	02020000 	andeq	r0, r2, #0, 0
  64:	0001b107 	andeq	fp, r1, r7, lsl #2
  68:	029d0500 	addseq	r0, sp, #0, 10
  6c:	34030000 	strcc	r0, [r3], #-0
  70:	00007519 	andeq	r7, r0, r9, lsl r5
  74:	07040200 	streq	r0, [r4, -r0, lsl #4]
  78:	00000192 	muleq	r0, r2, r1
  7c:	00003306 	andeq	r3, r0, r6, lsl #6
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00330700 	eorseq	r0, r3, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	0000024c 	andeq	r0, r0, ip, asr #4
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00330600 	eorseq	r0, r3, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01020000 	mrseq	r0, (UNDEF: 2)
  b4:	0002af08 	andeq	sl, r2, r8, lsl #30
  b8:	00b20400 	adcseq	r0, r2, r0, lsl #8
  bc:	98080000 	stmdals	r8, {}	; <UNPREDICTABLE>
  c0:	02000002 	andeq	r0, r0, #2, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	5b01070a 	blpl	41d00 <gpio_read+0x41b90>
  d4:	04000000 	streq	r0, [r0], #-0
  d8:	010f0e0c 	tsteq	pc, ip, lsl #28
  dc:	c00b0000 	andgt	r0, fp, r0
  e0:	00000002 	andeq	r0, r0, r2
  e4:	00001f0b 	andeq	r1, r0, fp, lsl #30
  e8:	500b0100 	andpl	r0, fp, r0, lsl #2
  ec:	04000000 	streq	r0, [r0], #-0
  f0:	00022f0b 	andeq	r2, r2, fp, lsl #30
  f4:	570b0500 	strpl	r0, [fp, -r0, lsl #10]
  f8:	06000001 	streq	r0, [r0], -r1
  fc:	0001660b 	andeq	r6, r1, fp, lsl #12
 100:	580b0700 	stmdapl	fp, {r8, r9, sl}
 104:	03000002 	movweq	r0, #2
 108:	0001830b 	andeq	r8, r1, fp, lsl #6
 10c:	05000200 	streq	r0, [r0, #-512]	; 0xfffffe00
 110:	000001f5 	strdeq	r0, [r0], -r5
 114:	d0031504 	andle	r1, r3, r4, lsl #10
 118:	0c000000 	stceq	0, cr0, [r0], {-0}
 11c:	0000000a 	andeq	r0, r0, sl
 120:	3a171d01 	bcc	5c752c <gpio_read+0x5c73bc>
 124:	1c000000 	stcne	0, cr0, [r0], {-0}
 128:	0c202000 	stceq	0, cr2, [r0], #-0
 12c:	00000000 	andeq	r0, r0, r0
 130:	3a171e01 	bcc	5c793c <gpio_read+0x5c77cc>
 134:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 138:	0c202000 	stceq	0, cr2, [r0], #-0
 13c:	00000225 	andeq	r0, r0, r5, lsr #4
 140:	3a171f01 	bcc	5c7d4c <gpio_read+0x5c7bdc>
 144:	34000000 	strcc	r0, [r0], #-0
 148:	0d202000 	stceq	0, cr2, [r0, #-0]
 14c:	00000040 	andeq	r0, r0, r0, asr #32
 150:	33055101 	movwcc	r5, #20737	; 0x5101
 154:	70000000 	andvc	r0, r0, r0
 158:	28000001 	stmdacs	r0, {r0}
 15c:	01000000 	mrseq	r0, (UNDEF: 0)
 160:	0001ba9c 	muleq	r1, ip, sl
 164:	69700e00 	ldmdbvs	r0!, {r9, sl, fp}^
 168:	5101006e 	tstpl	r1, lr, rrx
 16c:	00002c18 	andeq	r2, r0, r8, lsl ip
 170:	00000600 	andeq	r0, r0, r0, lsl #12
 174:	00000000 	andeq	r0, r0, r0
 178:	02890f00 	addeq	r0, r9, #0, 30
 17c:	52010000 	andpl	r0, r1, #0, 0
 180:	00002c0e 	andeq	r2, r0, lr, lsl #24
 184:	00003c00 	andeq	r3, r0, r0, lsl #24
 188:	00003200 	andeq	r3, r0, r0, lsl #4
 18c:	666f1000 	strbtvs	r1, [pc], -r0
 190:	53010066 	movwpl	r0, #4198	; 0x1066
 194:	00002c0e 	andeq	r2, r0, lr, lsl #24
 198:	0000aa00 	andeq	sl, r0, r0, lsl #20
 19c:	0000a400 	andeq	sl, r0, r0, lsl #8
 1a0:	01841100 	orreq	r1, r4, r0, lsl #2
 1a4:	065e0000 	ldrbeq	r0, [lr], -r0
 1a8:	01120000 	tsteq	r2, r0
 1ac:	00740a50 	rsbseq	r0, r4, r0, asr sl
 1b0:	b4232535 	strtlt	r2, [r3], #-1333	; 0xfffffacb
 1b4:	02818080 	addeq	r8, r1, #128, 0	; 0x80
 1b8:	14130000 	ldrne	r0, [r3], #-0
 1bc:	01000000 	mrseq	r0, (UNDEF: 0)
 1c0:	0140064a 	cmpeq	r0, sl, asr #12
 1c4:	00300000 	eorseq	r0, r0, r0
 1c8:	9c010000 	stcls	0, cr0, [r1], {-0}
 1cc:	00000275 	andeq	r0, r0, r5, ror r2
 1d0:	6e69700e 	cdpvs	0, 6, cr7, cr9, cr14, {0}
 1d4:	1a4a0100 	bne	12805dc <gpio_read+0x128046c>
 1d8:	0000002c 	andeq	r0, r0, ip, lsr #32
 1dc:	000000e7 	andeq	r0, r0, r7, ror #1
 1e0:	000000db 	ldrdeq	r0, [r0], -fp
 1e4:	0100760e 	tsteq	r0, lr, lsl #12
 1e8:	002c284a 	eoreq	r2, ip, sl, asr #16
 1ec:	013b0000 	teqeq	fp, r0
 1f0:	01370000 	teqeq	r7, r0
 1f4:	8d140000 	ldchi	0, cr0, [r4, #-0]
 1f8:	50000003 	andpl	r0, r0, r3
 1fc:	01000001 	tsteq	r0, r1
 200:	000000a0 	andeq	r0, r0, r0, lsr #1
 204:	35094c01 	strcc	r4, [r9, #-3073]	; 0xfffff3ff
 208:	15000002 	strne	r0, [r0, #-2]
 20c:	0000039a 	muleq	r0, sl, r3
 210:	00000162 	andeq	r0, r0, r2, ror #2
 214:	0000015c 	andeq	r0, r0, ip, asr r1
 218:	00015c16 	andeq	r5, r1, r6, lsl ip
 21c:	00066a00 	andeq	r6, r6, r0, lsl #20
 220:	50011200 	andpl	r1, r1, r0, lsl #4
 224:	001c0c05 	andseq	r0, ip, r5, lsl #24
 228:	01122020 	tsteq	r2, r0, lsr #32
 22c:	f3310551 	vqrshl.u64	q0, <illegal reg q0.5>, <illegal reg q0.5>
 230:	00245001 	eoreq	r5, r4, r1
 234:	03731700 	cmneq	r3, #0, 14
 238:	015c0000 	cmpeq	ip, r0
 23c:	5c020000 	stcpl	0, cr0, [r2], {-0}
 240:	14000001 	strne	r0, [r0], #-1
 244:	01000000 	mrseq	r0, (UNDEF: 0)
 248:	8015094e 	andshi	r0, r5, lr, asr #18
 24c:	94000003 	strls	r0, [r0], #-3
 250:	8e000001 	cdphi	0, 0, cr0, cr0, cr1, {0}
 254:	16000001 	strne	r0, [r0], -r1
 258:	00000168 	andeq	r0, r0, r8, ror #2
 25c:	0000066a 	andeq	r0, r0, sl, ror #12
 260:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 264:	2000280c 	andcs	r2, r0, ip, lsl #16
 268:	51011220 	tstpl	r1, r0, lsr #4
 26c:	01f33105 	mvnseq	r3, r5, lsl #2
 270:	00002450 	andeq	r2, r0, r0, asr r4
 274:	01c41300 	biceq	r1, r4, r0, lsl #6
 278:	45010000 	strmi	r0, [r1, #-0]
 27c:	0000e806 	andeq	lr, r0, r6, lsl #16
 280:	00005800 	andeq	r5, r0, r0, lsl #16
 284:	739c0100 	orrsvc	r0, ip, #0
 288:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
 28c:	006e6970 	rsbeq	r6, lr, r0, ror r9
 290:	2c1e4501 	cfldr32cs	mvfx4, [lr], {1}
 294:	c6000000 	strgt	r0, [r0], -r0
 298:	c0000001 	andgt	r0, r0, r1
 29c:	18000001 	stmdane	r0, {r0}
 2a0:	000004a5 	andeq	r0, r0, r5, lsr #9
 2a4:	000000e8 	andeq	r0, r0, r8, ror #1
 2a8:	00006002 	andeq	r6, r0, r2
 2ac:	05460100 	strbeq	r0, [r6, #-256]	; 0xffffff00
 2b0:	0004be19 	andeq	fp, r4, r9, lsl lr
 2b4:	b2150000 	andslt	r0, r5, #0, 0
 2b8:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
 2bc:	f2000001 	vhadd.s8	d0, d0, d1
 2c0:	1a000001 	bne	2cc <.debug_info+0x2cc>
 2c4:	00000060 	andeq	r0, r0, r0, rrx
 2c8:	0004ca1b 	andeq	ip, r4, fp, lsl sl
 2cc:	04d61b00 	ldrbeq	r1, [r6], #2816	; 0xb00
 2d0:	e01b0000 	ands	r0, fp, r0
 2d4:	18000004 	stmdane	r0, {r2}
 2d8:	000004a5 	andeq	r0, r0, r5, lsr #9
 2dc:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 2e0:	00008000 	andeq	r8, r0, r0
 2e4:	06280100 	strteq	r0, [r8], -r0, lsl #2
 2e8:	0004be19 	andeq	fp, r4, r9, lsl lr
 2ec:	b2150000 	andslt	r0, r5, #0, 0
 2f0:	2a000004 	bcs	18 <.debug_info+0x18>
 2f4:	24000002 	strcs	r0, [r0], #-2
 2f8:	1a000002 	bne	308 <.debug_info+0x308>
 2fc:	00000080 	andeq	r0, r0, r0, lsl #1
 300:	0004ca1c 	andeq	ip, r4, ip, lsl sl
 304:	00025c00 	andeq	r5, r2, r0, lsl #24
 308:	00025600 	andeq	r5, r2, r0, lsl #12
 30c:	04d61c00 	ldrbeq	r1, [r6], #3072	; 0xc00
 310:	029e0000 	addseq	r0, lr, #0, 0
 314:	02980000 	addseq	r0, r8, #0, 0
 318:	e01c0000 	ands	r0, ip, r0
 31c:	f4000004 	vst4.8	{d0-d3}, [r0], r4
 320:	ec000002 	stc	0, cr0, [r0], {2}
 324:	1d000002 	stcne	0, cr0, [r0, #-8]
 328:	00000118 	andeq	r0, r0, r8, lsl r1
 32c:	0000065e 	andeq	r0, r0, lr, asr r6
 330:	0000033b 	andeq	r0, r0, fp, lsr r3
 334:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
 338:	16000076 			; <UNDEFINED> instruction: 0x16000076
 33c:	0000013c 	andeq	r0, r0, ip, lsr r1
 340:	0000066a 	andeq	r0, r0, sl, ror #12
 344:	25500112 	ldrbcs	r0, [r0, #-274]	; 0xfffffeee
 348:	f75001f3 			; <UNDEFINED> instruction: 0xf75001f3
 34c:	f425f72c 	vld1.8	{d15}, [r5 :128], ip
 350:	cccd0825 	stclgt	8, cr0, [sp], {37}	; 0x25
 354:	0000cccc 	andeq	ip, r0, ip, asr #25
 358:	081e0000 	ldmdaeq	lr, {}	; <UNPREDICTABLE>
 35c:	2525f720 	strcs	pc, [r5, #-1824]!	; 0xfffff8e0
 360:	00f72cf7 	ldrshteq	r2, [r7], #199	; 0xc7
 364:	80232533 	eorhi	r2, r3, r3, lsr r5
 368:	3240a080 	subcc	sl, r0, #128, 0	; 0x80
 36c:	00000024 	andeq	r0, r0, r4, lsr #32
 370:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 374:	000001d3 	ldrdeq	r0, [r0], -r3
 378:	030d4001 	movweq	r4, #53249	; 0xd001
 37c:	0000038d 	andeq	r0, r0, sp, lsl #7
 380:	6e69701f 	mcrvs	0, 3, r7, cr9, cr15, {0}
 384:	23400100 	movtcs	r0, #256	; 0x100
 388:	0000002c 	andeq	r0, r0, ip, lsr #32
 38c:	02e21e00 	rsceq	r1, r2, #0, 28
 390:	3b010000 	blcc	40398 <gpio_read+0x40228>
 394:	03a7030d 			; <UNDEFINED> instruction: 0x03a7030d
 398:	701f0000 	andsvc	r0, pc, r0
 39c:	01006e69 	tsteq	r0, r9, ror #28
 3a0:	002c223b 	eoreq	r2, ip, fp, lsr r2
 3a4:	13000000 	movwne	r0, #0
 3a8:	000001e0 	andeq	r0, r0, r0, ror #3
 3ac:	60063601 	andvs	r3, r6, r1, lsl #12
 3b0:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 3b4:	01000000 	mrseq	r0, (UNDEF: 0)
 3b8:	0004a59c 	muleq	r4, ip, r5
 3bc:	69700e00 	ldmdbvs	r0!, {r9, sl, fp}^
 3c0:	3601006e 	strcc	r0, [r1], -lr, rrx
 3c4:	00002c1f 	andeq	r2, r0, pc, lsl ip
 3c8:	00035200 	andeq	r5, r3, r0, lsl #4
 3cc:	00034e00 	andeq	r4, r3, r0, lsl #28
 3d0:	04a51800 	strteq	r1, [r5], #2048	; 0x800
 3d4:	00600000 	rsbeq	r0, r0, r0
 3d8:	20020000 	andcs	r0, r2, r0
 3dc:	01000000 	mrseq	r0, (UNDEF: 0)
 3e0:	be190537 	mrclt	5, 0, r0, cr9, cr7, {1}
 3e4:	01000004 	tsteq	r0, r4
 3e8:	0004b215 	andeq	fp, r4, r5, lsl r2
 3ec:	00037700 	andeq	r7, r3, r0, lsl #14
 3f0:	00037300 	andeq	r7, r3, r0, lsl #6
 3f4:	00201a00 	eoreq	r1, r0, r0, lsl #20
 3f8:	ca1b0000 	bgt	6c0400 <gpio_read+0x6c0290>
 3fc:	1b000004 	blne	414 <.debug_info+0x414>
 400:	000004d6 	ldrdeq	r0, [r0], -r6
 404:	0004e01b 	andeq	lr, r4, fp, lsl r0
 408:	04a51800 	strteq	r1, [r5], #2048	; 0x800
 40c:	00680000 	rsbeq	r0, r8, r0
 410:	40000000 	andmi	r0, r0, r0
 414:	01000000 	mrseq	r0, (UNDEF: 0)
 418:	be190628 	cfmsub32lt	mvax1, mvfx0, mvfx9, mvfx8
 41c:	01000004 	tsteq	r0, r4
 420:	0004b215 	andeq	fp, r4, r5, lsl r2
 424:	00039c00 	andeq	r9, r3, r0, lsl #24
 428:	00039800 	andeq	r9, r3, r0, lsl #16
 42c:	00401a00 	subeq	r1, r0, r0, lsl #20
 430:	ca1c0000 	bgt	700438 <gpio_read+0x7002c8>
 434:	c1000004 	tstgt	r0, r4
 438:	bd000003 	stclt	0, cr0, [r0, #-12]
 43c:	1c000003 	stcne	0, cr0, [r0], {3}
 440:	000004d6 	ldrdeq	r0, [r0], -r6
 444:	0000040d 	andeq	r0, r0, sp, lsl #8
 448:	00000407 	andeq	r0, r0, r7, lsl #8
 44c:	0004e01c 	andeq	lr, r4, ip, lsl r0
 450:	00046300 	andeq	r6, r4, r0, lsl #6
 454:	00045b00 	andeq	r5, r4, r0, lsl #22
 458:	00941d00 	addseq	r1, r4, r0, lsl #26
 45c:	065e0000 	ldrbeq	r0, [lr], -r0
 460:	046d0000 	strbteq	r0, [sp], #-0
 464:	01120000 	tsteq	r2, r0
 468:	00750250 	rsbseq	r0, r5, r0, asr r2
 46c:	00b41600 	adcseq	r1, r4, r0, lsl #12
 470:	066a0000 	strbteq	r0, [sl], -r0
 474:	01120000 	tsteq	r2, r0
 478:	01f32550 	mvnseq	r2, r0, asr r5
 47c:	f72cf750 			; <UNDEFINED> instruction: 0xf72cf750
 480:	0825f425 	stmdaeq	r5!, {r0, r2, r5, sl, ip, sp, lr, pc}
 484:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 488:	00000000 	andeq	r0, r0, r0
 48c:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
 490:	2cf72525 	cfldr64cs	mvdx2, [r7], #148	; 0x94
 494:	253300f7 	ldrcs	r0, [r3, #-247]!	; 0xffffff09
 498:	a0808023 	addge	r8, r0, r3, lsr #32
 49c:	00243240 	eoreq	r3, r4, r0, asr #4
 4a0:	00000000 	andeq	r0, r0, r0
 4a4:	02d01e00 	sbcseq	r1, r0, #0, 28
 4a8:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
 4ac:	04eb0106 	strbteq	r0, [fp], #262	; 0x106
 4b0:	701f0000 	andsvc	r0, pc, r0
 4b4:	01006e69 	tsteq	r0, r9, ror #28
 4b8:	002c2128 	eoreq	r2, ip, r8, lsr #2
 4bc:	f0200000 			; <UNDEFINED> instruction: 0xf0200000
 4c0:	01000001 	tsteq	r0, r1
 4c4:	010f3228 	tsteq	pc, r8, lsr #4
 4c8:	6f210000 	svcvs	0x00210000
 4cc:	01006666 	tsteq	r0, r6, ror #12
 4d0:	002c0e2d 	eoreq	r0, ip, sp, lsr #28
 4d4:	67210000 	strvs	r0, [r1, -r0]!
 4d8:	0e2e0100 	sufeqe	f0, f6, f0
 4dc:	0000002c 	andeq	r0, r0, ip, lsr #32
 4e0:	01007621 	tsteq	r0, r1, lsr #12
 4e4:	002c0e30 	eoreq	r0, ip, r0, lsr lr
 4e8:	22000000 	andcs	r0, r0, #0, 0
 4ec:	00000030 	andeq	r0, r0, r0, lsr r0
 4f0:	6918b602 	ldmdbvs	r8, {r1, r9, sl, ip, sp, pc}
 4f4:	03000000 	movweq	r0, #0
 4f8:	00000507 	andeq	r0, r0, r7, lsl #10
 4fc:	0200781f 	andeq	r7, r0, #2031616	; 0x1f0000
 500:	00692bb6 	strhteq	r2, [r9], #-182	; 0xffffff4a
 504:	23000000 	movwcs	r0, #0
 508:	000004a5 	andeq	r0, r0, r5, lsr #9
 50c:	00000000 	andeq	r0, r0, r0
 510:	00000060 	andeq	r0, r0, r0, rrx
 514:	05e49c01 	strbeq	r9, [r4, #3073]!	; 0xc01
 518:	b2150000 	andslt	r0, r5, #0, 0
 51c:	a2000004 	andge	r0, r0, #4, 0
 520:	9e000004 	cdpls	0, 0, cr0, cr0, cr4, {0}
 524:	15000004 	strne	r0, [r0, #-4]
 528:	000004be 			; <UNDEFINED> instruction: 0x000004be
 52c:	000004c7 	andeq	r0, r0, r7, asr #9
 530:	000004c3 	andeq	r0, r0, r3, asr #9
 534:	0004ca1b 	andeq	ip, r4, fp, lsl sl
 538:	04d61b00 	ldrbeq	r1, [r6], #2816	; 0xb00
 53c:	e01b0000 	ands	r0, fp, r0
 540:	18000004 	stmdane	r0, {r2}
 544:	000004a5 	andeq	r0, r0, r5, lsr #9
 548:	00000008 	andeq	r0, r0, r8
 54c:	00000000 	andeq	r0, r0, r0
 550:	06280100 	strteq	r0, [r8], -r0, lsl #2
 554:	0004be15 	andeq	fp, r4, r5, lsl lr
 558:	0004ec00 	andeq	lr, r4, r0, lsl #24
 55c:	0004e800 	andeq	lr, r4, r0, lsl #16
 560:	04b21500 	ldrteq	r1, [r2], #1280	; 0x500
 564:	05110000 	ldreq	r0, [r1, #-0]
 568:	050d0000 	streq	r0, [sp, #-0]
 56c:	001a0000 	andseq	r0, sl, r0
 570:	1c000000 	stcne	0, cr0, [r0], {-0}
 574:	000004ca 	andeq	r0, r0, sl, asr #9
 578:	00000536 	andeq	r0, r0, r6, lsr r5
 57c:	00000532 	andeq	r0, r0, r2, lsr r5
 580:	0004d61c 	andeq	sp, r4, ip, lsl r6
 584:	00058200 	andeq	r8, r5, r0, lsl #4
 588:	00057c00 	andeq	r7, r5, r0, lsl #24
 58c:	04e01c00 	strbteq	r1, [r0], #3072	; 0xc00
 590:	05d80000 	ldrbeq	r0, [r8]
 594:	05d00000 	ldrbeq	r0, [r0]
 598:	401d0000 	andsmi	r0, sp, r0
 59c:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
 5a0:	ae000006 	cdpge	0, 0, cr0, cr0, cr6, {0}
 5a4:	12000005 	andne	r0, r0, #5, 0
 5a8:	76025001 	strvc	r5, [r2], -r1
 5ac:	5c160000 	ldcpl	0, cr0, [r6], {-0}
 5b0:	6a000000 	bvs	5b8 <.debug_info+0x5b8>
 5b4:	12000006 	andne	r0, r0, #6, 0
 5b8:	f3255001 	vhadd.u32	d5, d5, d1
 5bc:	2cf75001 	ldclcs	0, cr5, [r7], #4
 5c0:	25f425f7 	ldrbcs	r2, [r4, #1527]!	; 0x5f7
 5c4:	cccccd08 	stclgt	13, cr12, [ip], {8}
 5c8:	000000cc 	andeq	r0, r0, ip, asr #1
 5cc:	20081e00 	andcs	r1, r8, r0, lsl #28
 5d0:	f72525f7 			; <UNDEFINED> instruction: 0xf72525f7
 5d4:	3300f72c 	movwcc	pc, #1836	; 0x72c	; <UNPREDICTABLE>
 5d8:	80802325 	addhi	r2, r0, r5, lsr #6
 5dc:	243240a0 	ldrtcs	r4, [r2], #-160	; 0xffffff60
 5e0:	00000000 	andeq	r0, r0, r0
 5e4:	00038d23 	andeq	r8, r3, r3, lsr #26
 5e8:	0000b800 	andeq	fp, r0, r0, lsl #16
 5ec:	00001800 	andeq	r1, r0, r0, lsl #16
 5f0:	219c0100 	orrscs	r0, ip, r0, lsl #2
 5f4:	15000006 	strne	r0, [r0, #-6]
 5f8:	0000039a 	muleq	r0, sl, r3
 5fc:	0000062e 	andeq	r0, r0, lr, lsr #12
 600:	00000628 	andeq	r0, r0, r8, lsr #12
 604:	0000cc16 	andeq	ip, r0, r6, lsl ip
 608:	00066a00 	andeq	r6, r6, r0, lsl #20
 60c:	50011200 	andpl	r1, r1, r0, lsl #4
 610:	001c0c05 	andseq	r0, ip, r5, lsl #24
 614:	01122020 	tsteq	r2, r0, lsr #32
 618:	f3310551 	vqrshl.u64	q0, <illegal reg q0.5>, <illegal reg q0.5>
 61c:	00245001 	eoreq	r5, r4, r1
 620:	03732300 	cmneq	r3, #0, 6
 624:	00d00000 	sbcseq	r0, r0, r0
 628:	00180000 	andseq	r0, r8, r0
 62c:	9c010000 	stcls	0, cr0, [r1], {-0}
 630:	0000065e 	andeq	r0, r0, lr, asr r6
 634:	00038015 	andeq	r8, r3, r5, lsl r0
 638:	00066000 	andeq	r6, r6, r0
 63c:	00065a00 	andeq	r5, r6, r0, lsl #20
 640:	00e41600 	rsceq	r1, r4, r0, lsl #12
 644:	066a0000 	strbteq	r0, [sl], -r0
 648:	01120000 	tsteq	r2, r0
 64c:	280c0550 	stmdacs	ip, {r4, r6, r8, sl}
 650:	12202000 	eorne	r2, r0, #0, 0
 654:	31055101 	tstcc	r5, r1, lsl #2
 658:	245001f3 	ldrbcs	r0, [r0], #-499	; 0xfffffe0d
 65c:	4a240000 	bmi	900008 <gpio_read+0x8ffe98>
 660:	4a000000 	bmi	8 <.debug_info+0x8>
 664:	02000000 	andeq	r0, r0, #0, 0
 668:	3a240ac7 	bcc	902b24 <gpio_read+0x9029b4>
 66c:	3a000000 	bcc	8 <.debug_info+0x8>
 670:	02000000 	andeq	r0, r0, #0, 0
 674:	Address 0x0000000000000674 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_read+0x2bff3c>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	0008030b 	andeq	r0, r8, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <gpio_read+0x2ce704>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <gpio_read+0xe836f8>
  58:	0b390b3b 	bleq	e42d4c <gpio_read+0xe42bdc>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <gpio_read+0x3b20>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	01040a00 	tsteq	r4, r0, lsl #20
  70:	0b0b0b3e 	bleq	2c2d70 <gpio_read+0x2c2c00>
  74:	0b3a1349 	bleq	e84da0 <gpio_read+0xe84c30>
  78:	0b390b3b 	bleq	e42d6c <gpio_read+0xe42bfc>
  7c:	00001301 	andeq	r1, r0, r1, lsl #6
  80:	0300280b 	movweq	r2, #2059	; 0x80b
  84:	000b1c0e 	andeq	r1, fp, lr, lsl #24
  88:	00340c00 	eorseq	r0, r4, r0, lsl #24
  8c:	0b3a0e03 	bleq	e838a0 <gpio_read+0xe83730>
  90:	0b390b3b 	bleq	e42d84 <gpio_read+0xe42c14>
  94:	061c1349 	ldreq	r1, [ip], -r9, asr #6
  98:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
  9c:	03193f01 	tsteq	r9, #1, 30
  a0:	3b0b3a0e 	blcc	2ce8e0 <gpio_read+0x2ce770>
  a4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  a8:	11134919 	tstne	r3, r9, lsl r9
  ac:	40061201 	andmi	r1, r6, r1, lsl #4
  b0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  b4:	00001301 	andeq	r1, r0, r1, lsl #6
  b8:	0300050e 	movweq	r0, #1294	; 0x50e
  bc:	3b0b3a08 	blcc	2ce8e4 <gpio_read+0x2ce774>
  c0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  c4:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  c8:	00001742 	andeq	r1, r0, r2, asr #14
  cc:	0300340f 	movweq	r3, #1039	; 0x40f
  d0:	3b0b3a0e 	blcc	2ce910 <gpio_read+0x2ce7a0>
  d4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  dc:	00001742 	andeq	r1, r0, r2, asr #14
  e0:	03003410 	movweq	r3, #1040	; 0x410
  e4:	3b0b3a08 	blcc	2ce90c <gpio_read+0x2ce79c>
  e8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  ec:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  f0:	00001742 	andeq	r1, r0, r2, asr #14
  f4:	01828911 	orreq	r8, r2, r1, lsl r9
  f8:	31011101 	tstcc	r1, r1, lsl #2
  fc:	12000013 	andne	r0, r0, #19, 0
 100:	0001828a 	andeq	r8, r1, sl, lsl #5
 104:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 108:	13000018 	movwne	r0, #24
 10c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 110:	0b3a0e03 	bleq	e83924 <gpio_read+0xe837b4>
 114:	0b390b3b 	bleq	e42e08 <gpio_read+0xe42c98>
 118:	01111927 	tsteq	r1, r7, lsr #18
 11c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 120:	01194297 			; <UNDEFINED> instruction: 0x01194297
 124:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
 128:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 12c:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
 130:	5817550b 	ldmdapl	r7, {r0, r1, r3, r8, sl, ip, lr}
 134:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
 138:	0013010b 	andseq	r0, r3, fp, lsl #2
 13c:	00051500 	andeq	r1, r5, r0, lsl #10
 140:	17021331 	smladxne	r2, r1, r3, r1
 144:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 148:	82891600 	addhi	r1, r9, #0, 12
 14c:	01110101 	tsteq	r1, r1, lsl #2
 150:	31194295 			; <UNDEFINED> instruction: 0x31194295
 154:	17000013 	smladne	r0, r3, r0, r0
 158:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 15c:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
 160:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
 164:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
 168:	000b570b 	andeq	r5, fp, fp, lsl #14
 16c:	011d1800 	tsteq	sp, r0, lsl #16
 170:	01521331 	cmpeq	r2, r1, lsr r3
 174:	550b42b8 	strpl	r4, [fp, #-696]	; 0xfffffd48
 178:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
 17c:	000b570b 	andeq	r5, fp, fp, lsl #14
 180:	00051900 	andeq	r1, r5, r0, lsl #18
 184:	0b1c1331 	bleq	704e50 <gpio_read+0x704ce0>
 188:	0b1a0000 	bleq	680190 <gpio_read+0x680020>
 18c:	00175501 	andseq	r5, r7, r1, lsl #10
 190:	00341b00 	eorseq	r1, r4, r0, lsl #22
 194:	00001331 	andeq	r1, r0, r1, lsr r3
 198:	3100341c 	tstcc	r0, ip, lsl r4
 19c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 1a0:	00001742 	andeq	r1, r0, r2, asr #14
 1a4:	0182891d 	orreq	r8, r2, sp, lsl r9
 1a8:	31011101 	tstcc	r1, r1, lsl #2
 1ac:	00130113 	andseq	r0, r3, r3, lsl r1
 1b0:	012e1e00 			; <UNDEFINED> instruction: 0x012e1e00
 1b4:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 1b8:	0b3b0b3a 	bleq	ec2ea8 <gpio_read+0xec2d38>
 1bc:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 1c0:	13010b20 	movwne	r0, #6944	; 0x1b20
 1c4:	051f0000 	ldreq	r0, [pc, #-0]	; 1cc <.debug_abbrev+0x1cc>
 1c8:	3a080300 	bcc	200dd0 <gpio_read+0x200c60>
 1cc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1d0:	0013490b 	andseq	r4, r3, fp, lsl #18
 1d4:	00052000 	andeq	r2, r5, r0
 1d8:	0b3a0e03 	bleq	e839ec <gpio_read+0xe8387c>
 1dc:	0b390b3b 	bleq	e42ed0 <gpio_read+0xe42d60>
 1e0:	00001349 	andeq	r1, r0, r9, asr #6
 1e4:	03003421 	movweq	r3, #1057	; 0x421
 1e8:	3b0b3a08 	blcc	2cea10 <gpio_read+0x2ce8a0>
 1ec:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1f0:	22000013 	andcs	r0, r0, #19, 0
 1f4:	0e03012e 	adfeqsp	f0, f3, #0.5
 1f8:	0b3b0b3a 	bleq	ec2ee8 <gpio_read+0xec2d78>
 1fc:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 200:	0b201349 	bleq	804f2c <gpio_read+0x804dbc>
 204:	00001301 	andeq	r1, r0, r1, lsl #6
 208:	31012e23 	tstcc	r1, r3, lsr #28
 20c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 210:	97184006 	ldrls	r4, [r8, -r6]
 214:	13011942 	movwne	r1, #6466	; 0x1942
 218:	2e240000 	cdpcs	0, 2, cr0, cr4, cr0, {0}
 21c:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 220:	030e6e19 	movweq	r6, #60953	; 0xee19
 224:	3b0b3a0e 	blcc	2cea64 <gpio_read+0x2ce8f4>
 228:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	01700000 	cmneq	r0, r0
   8:	017c0000 	cmneq	ip, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00017c50 	andeq	r7, r1, r0, asr ip
  14:	00018800 	andeq	r8, r1, r0, lsl #16
  18:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
  1c:	00000188 	andeq	r0, r0, r8, lsl #3
  20:	00000198 	muleq	r0, r8, r1
  24:	01f30004 	mvnseq	r0, r4
  28:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  3c:	00000178 	andeq	r0, r0, r8, ror r1
  40:	0000017c 	andeq	r0, r0, ip, ror r1
  44:	0070000b 	rsbseq	r0, r0, fp
  48:	b4232535 	strtlt	r2, [r3], #-1333	; 0xfffffacb
  4c:	02818080 	addeq	r8, r1, #128, 0	; 0x80
  50:	00017c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
  54:	00018000 	andeq	r8, r1, r0
  58:	74000b00 	strvc	r0, [r0], #-2816	; 0xfffff500
  5c:	23253500 			; <UNDEFINED> instruction: 0x23253500
  60:	818080b4 	strhhi	r8, [r0, r4]
  64:	01809f02 	orreq	r9, r0, r2, lsl #30
  68:	01830000 	orreq	r0, r3, r0
  6c:	00010000 	andeq	r0, r1, r0
  70:	00018350 	andeq	r8, r1, r0, asr r3
  74:	00018800 	andeq	r8, r1, r0, lsl #16
  78:	74000b00 	strvc	r0, [r0], #-2816	; 0xfffff500
  7c:	23253500 			; <UNDEFINED> instruction: 0x23253500
  80:	818080b4 	strhhi	r8, [r0, r4]
  84:	01889f02 	orreq	r9, r8, r2, lsl #30
  88:	01980000 	orrseq	r0, r8, r0
  8c:	000c0000 	andeq	r0, ip, r0
  90:	355001f3 	ldrbcc	r0, [r0, #-499]	; 0xfffffe0d
  94:	80b42325 	adcshi	r2, r4, r5, lsr #6
  98:	9f028180 	svcls	0x00028180
	...
  a4:	00000001 	andeq	r0, r0, r1
  a8:	01780000 	cmneq	r8, r0
  ac:	017c0000 	cmneq	ip, r0
  b0:	00050000 	andeq	r0, r5, r0
  b4:	1a4f0070 	bne	13c027c <gpio_read+0x13c010c>
  b8:	00017c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
  bc:	00018800 	andeq	r8, r1, r0, lsl #16
  c0:	74000500 	strvc	r0, [r0], #-1280	; 0xfffffb00
  c4:	9f1a4f00 	svcls	0x001a4f00
  c8:	00000188 	andeq	r0, r0, r8, lsl #3
  cc:	00000198 	muleq	r0, r8, r1
  d0:	00540001 	subseq	r0, r4, r1
	...
  e4:	40000000 	andmi	r0, r0, r0
  e8:	54000001 	strpl	r0, [r0], #-1
  ec:	01000001 	tsteq	r0, r1
  f0:	01545000 	cmpeq	r4, r0
  f4:	01580000 	cmpeq	r8, r0
  f8:	00010000 	andeq	r0, r1, r0
  fc:	00015851 	andeq	r5, r1, r1, asr r8
 100:	00015c00 	andeq	r5, r1, r0, lsl #24
 104:	f3000400 	vshl.u8	d0, d0, d0
 108:	5c9f5001 	ldcpl	0, cr5, [pc], {1}
 10c:	60000001 	andvs	r0, r0, r1
 110:	01000001 	tsteq	r0, r1
 114:	01605000 	cmneq	r0, r0
 118:	01640000 	cmneq	r4, r0
 11c:	00010000 	andeq	r0, r1, r0
 120:	00016451 	andeq	r6, r1, r1, asr r4
 124:	00017000 	andeq	r7, r1, r0
 128:	f3000400 	vshl.u8	d0, d0, d0
 12c:	009f5001 	addseq	r5, pc, r1
	...
 138:	40000000 	andmi	r0, r0, r0
 13c:	4c000001 	stcmi	0, cr0, [r0], {1}
 140:	01000001 	tsteq	r0, r1
 144:	014c5100 	mrseq	r5, (UNDEF: 92)
 148:	01700000 	cmneq	r0, r0
 14c:	00040000 	andeq	r0, r4, r0
 150:	9f5101f3 	svcls	0x005101f3
	...
 15c:	00000001 	andeq	r0, r0, r1
 160:	01500000 	cmpeq	r0, r0
 164:	01540000 	cmpeq	r4, r0
 168:	00010000 	andeq	r0, r1, r0
 16c:	00015450 	andeq	r5, r1, r0, asr r4
 170:	00015800 	andeq	r5, r1, r0, lsl #16
 174:	51000100 	mrspl	r0, (UNDEF: 16)
 178:	00000158 	andeq	r0, r0, r8, asr r1
 17c:	0000015c 	andeq	r0, r0, ip, asr r1
 180:	01f30004 	mvnseq	r0, r4
 184:	00009f50 	andeq	r9, r0, r0, asr pc
 188:	00000000 	andeq	r0, r0, r0
 18c:	00020000 	andeq	r0, r2, r0
 190:	00000000 	andeq	r0, r0, r0
 194:	0000015c 	andeq	r0, r0, ip, asr r1
 198:	00000160 	andeq	r0, r0, r0, ror #2
 19c:	60500001 	subsvs	r0, r0, r1
 1a0:	64000001 	strvs	r0, [r0], #-1
 1a4:	01000001 	tsteq	r0, r1
 1a8:	01645100 	cmneq	r4, r0, lsl #2
 1ac:	01700000 	cmneq	r0, r0
 1b0:	00040000 	andeq	r0, r4, r0
 1b4:	9f5001f3 	svcls	0x005001f3
	...
 1c4:	00e80000 	rsceq	r0, r8, r0
 1c8:	01080000 	mrseq	r0, (UNDEF: 8)
 1cc:	00010000 	andeq	r0, r1, r0
 1d0:	00010850 	andeq	r0, r1, r0, asr r8
 1d4:	00012800 	andeq	r2, r1, r0, lsl #16
 1d8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 1dc:	00000128 	andeq	r0, r0, r8, lsr #2
 1e0:	00000140 	andeq	r0, r0, r0, asr #2
 1e4:	01f30004 	mvnseq	r0, r4
 1e8:	00009f50 	andeq	r9, r0, r0, asr pc
 1ec:	00000000 	andeq	r0, r0, r0
 1f0:	00020000 	andeq	r0, r2, r0
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	000000e8 	andeq	r0, r0, r8, ror #1
 1fc:	00000108 	andeq	r0, r0, r8, lsl #2
 200:	08500001 	ldmdaeq	r0, {r0}^
 204:	28000001 	stmdacs	r0, {r0}
 208:	01000001 	tsteq	r0, r1
 20c:	01285400 			; <UNDEFINED> instruction: 0x01285400
 210:	01400000 	mrseq	r0, (UNDEF: 64)
 214:	00040000 	andeq	r0, r4, r0
 218:	9f5001f3 	svcls	0x005001f3
	...
 228:	00f00000 	rscseq	r0, r0, r0
 22c:	01080000 	mrseq	r0, (UNDEF: 8)
 230:	00010000 	andeq	r0, r1, r0
 234:	00010850 	andeq	r0, r1, r0, asr r8
 238:	00012800 	andeq	r2, r1, r0, lsl #16
 23c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 240:	00000128 	andeq	r0, r0, r8, lsr #2
 244:	00000140 	andeq	r0, r0, r0, asr #2
 248:	01f30004 	mvnseq	r0, r4
 24c:	00009f50 	andeq	r9, r0, r0, asr pc
 250:	00000000 	andeq	r0, r0, r0
 254:	00030000 	andeq	r0, r3, r0
 258:	00000000 	andeq	r0, r0, r0
 25c:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 260:	00000108 	andeq	r0, r0, r8, lsl #2
 264:	00700007 	rsbseq	r0, r0, r7
 268:	1e331d3a 	mrcne	13, 1, r1, cr3, cr10, {1}
 26c:	0001089f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
 270:	00012800 	andeq	r2, r1, r0, lsl #16
 274:	74000700 	strvc	r0, [r0], #-1792	; 0xfffff900
 278:	331d3a00 	tstcc	sp, #0, 20
 27c:	01289f1e 			; <UNDEFINED> instruction: 0x01289f1e
 280:	01400000 	mrseq	r0, (UNDEF: 64)
 284:	00080000 	andeq	r0, r8, r0
 288:	3a5001f3 	bcc	1400a5c <gpio_read+0x14008ec>
 28c:	9f1e331d 	svcls	0x001e331d
	...
 29c:	01100000 	tsteq	r0, r0
 2a0:	01380000 	teqeq	r8, r0
 2a4:	00010000 	andeq	r0, r1, r0
 2a8:	00013856 	andeq	r3, r1, r6, asr r8
 2ac:	00013b00 	andeq	r3, r1, r0, lsl #22
 2b0:	50000100 	andpl	r0, r0, r0, lsl #2
 2b4:	0000013b 	andeq	r0, r0, fp, lsr r1
 2b8:	00000140 	andeq	r0, r0, r0, asr #2
 2bc:	01f30026 	mvnseq	r0, r6, lsr #32
 2c0:	f72cf750 			; <UNDEFINED> instruction: 0xf72cf750
 2c4:	0825f425 	stmdaeq	r5!, {r0, r2, r5, sl, ip, sp, lr, pc}
 2c8:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 2cc:	00000000 	andeq	r0, r0, r0
 2d0:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
 2d4:	2cf72525 	cfldr64cs	mvdx2, [r7], #148	; 0x94
 2d8:	253300f7 	ldrcs	r0, [r3, #-247]!	; 0xffffff09
 2dc:	a0808023 	addge	r8, r0, r3, lsr #32
 2e0:	9f243240 	svcls	0x00243240
	...
 2ec:	00010100 	andeq	r0, r1, r0, lsl #2
 2f0:	00000000 	andeq	r0, r0, r0
 2f4:	00000120 	andeq	r0, r0, r0, lsr #2
 2f8:	00000120 	andeq	r0, r0, r0, lsr #2
 2fc:	20500001 	subscs	r0, r0, r1
 300:	28000001 	stmdacs	r0, {r0}
 304:	0d000001 	stceq	0, cr0, [r0, #-4]
 308:	00743700 	rsbseq	r3, r4, r0, lsl #14
 30c:	1e331d3a 	mrcne	13, 1, r1, cr3, cr10, {1}
 310:	00702024 	rsbseq	r2, r0, r4, lsr #32
 314:	01289f1a 			; <UNDEFINED> instruction: 0x01289f1a
 318:	01300000 	teqeq	r0, r0
 31c:	000e0000 	andeq	r0, lr, r0
 320:	5001f337 	andpl	pc, r1, r7, lsr r3	; <UNPREDICTABLE>
 324:	1e331d3a 	mrcne	13, 1, r1, cr3, cr10, {1}
 328:	00702024 	rsbseq	r2, r0, r4, lsr #32
 32c:	01309f1a 	teqeq	r0, sl, lsl pc
 330:	01340000 	teqeq	r4, r0
 334:	000e0000 	andeq	r0, lr, r0
 338:	5001f337 	andpl	pc, r1, r7, lsr r3	; <UNPREDICTABLE>
 33c:	1e331d3a 	mrcne	13, 1, r1, cr3, cr10, {1}
 340:	00712024 	rsbseq	r2, r1, r4, lsr #32
 344:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
 350:	00600000 	rsbeq	r0, r0, r0
 354:	00900000 	addseq	r0, r0, r0
 358:	00010000 	andeq	r0, r1, r0
 35c:	00009050 	andeq	r9, r0, r0, asr r0
 360:	0000b800 	andeq	fp, r0, r0, lsl #16
 364:	f3000400 	vshl.u8	d0, d0, d0
 368:	009f5001 	addseq	r5, pc, r1
 36c:	00000000 	andeq	r0, r0, r0
 370:	02000000 	andeq	r0, r0, #0, 0
 374:	60000000 	andvs	r0, r0, r0
 378:	90000000 	andls	r0, r0, r0
 37c:	01000000 	mrseq	r0, (UNDEF: 0)
 380:	00905000 	addseq	r5, r0, r0
 384:	00b80000 	adcseq	r0, r8, r0
 388:	00040000 	andeq	r0, r4, r0
 38c:	9f5001f3 	svcls	0x005001f3
	...
 39c:	00000068 	andeq	r0, r0, r8, rrx
 3a0:	00000090 	muleq	r0, r0, r0
 3a4:	90500001 	subsls	r0, r0, r1
 3a8:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 3ac:	04000000 	streq	r0, [r0], #-0
 3b0:	5001f300 	andpl	pc, r1, r0, lsl #6
 3b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 3c0:	0000a000 	andeq	sl, r0, r0
 3c4:	0000b000 	andeq	fp, r0, r0
 3c8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 3cc:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 3d0:	000000b8 	strheq	r0, [r0], -r8
 3d4:	01f30029 	mvnseq	r0, r9, lsr #32
 3d8:	5001f350 	andpl	pc, r1, r0, asr r3	; <UNPREDICTABLE>
 3dc:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
 3e0:	cd0825f4 	cfstr32gt	mvfx2, [r8, #-976]	; 0xfffffc30
 3e4:	00cccccc 	sbceq	ip, ip, ip, asr #25
 3e8:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 3ec:	25f72008 	ldrbcs	r2, [r7, #8]!
 3f0:	f72cf725 			; <UNDEFINED> instruction: 0xf72cf725
 3f4:	35253300 	strcc	r3, [r5, #-768]!	; 0xfffffd00
 3f8:	1c24311e 	stfnes	f3, [r4], #-120	; 0xffffff88
 3fc:	009f1e33 	addseq	r1, pc, r3, lsr lr	; <UNPREDICTABLE>
 400:	00000000 	andeq	r0, r0, r0
 404:	01000000 	mrseq	r0, (UNDEF: 0)
 408:	00000000 	andeq	r0, r0, r0
 40c:	0000a000 	andeq	sl, r0, r0
 410:	0000b000 	andeq	fp, r0, r0
 414:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 418:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 41c:	000000b3 	strheq	r0, [r0], -r3
 420:	b3500001 	cmplt	r0, #1, 0
 424:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 428:	26000000 	strcs	r0, [r0], -r0
 42c:	5001f300 	andpl	pc, r1, r0, lsl #6
 430:	25f72cf7 	ldrbcs	r2, [r7, #3319]!	; 0xcf7
 434:	cd0825f4 	cfstr32gt	mvfx2, [r8, #-976]	; 0xfffffc30
 438:	00cccccc 	sbceq	ip, ip, ip, asr #25
 43c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 440:	25f72008 	ldrbcs	r2, [r7, #8]!
 444:	f72cf725 			; <UNDEFINED> instruction: 0xf72cf725
 448:	23253300 			; <UNDEFINED> instruction: 0x23253300
 44c:	40a08080 	adcmi	r8, r0, r0, lsl #1
 450:	009f2432 	addseq	r2, pc, r2, lsr r4	; <UNPREDICTABLE>
 454:	00000000 	andeq	r0, r0, r0
 458:	02000000 	andeq	r0, r0, #0, 0
 45c:	01010000 	mrseq	r0, (UNDEF: 1)
 460:	a0000000 	andge	r0, r0, r0
 464:	a4000000 	strge	r0, [r0], #-0
 468:	01000000 	mrseq	r0, (UNDEF: 0)
 46c:	00a45000 	adceq	r5, r4, r0
 470:	00a40000 	adceq	r0, r4, r0
 474:	00010000 	andeq	r0, r1, r0
 478:	0000a451 	andeq	sl, r0, r1, asr r4
 47c:	0000a800 	andeq	sl, r0, r0, lsl #16
 480:	31000800 	tstcc	r0, r0, lsl #16
 484:	71240074 			; <UNDEFINED> instruction: 0x71240074
 488:	a89f2100 	ldmge	pc, {r8, sp}	; <UNPREDICTABLE>
 48c:	b3000000 	movwlt	r0, #0
 490:	01000000 	mrseq	r0, (UNDEF: 0)
 494:	00005100 	andeq	r5, r0, r0, lsl #2
	...
 4a4:	003c0000 	eorseq	r0, ip, r0
 4a8:	00010000 	andeq	r0, r1, r0
 4ac:	00003c50 	andeq	r3, r0, r0, asr ip
 4b0:	00006000 	andeq	r6, r0, r0
 4b4:	f3000400 	vshl.u8	d0, d0, d0
 4b8:	009f5001 	addseq	r5, pc, r1
	...
 4c8:	3f000000 	svccc	0x00000000
 4cc:	01000000 	mrseq	r0, (UNDEF: 0)
 4d0:	003f5100 	eorseq	r5, pc, r0, lsl #2
 4d4:	00600000 	rsbeq	r0, r0, r0
 4d8:	00040000 	andeq	r0, r4, r0
 4dc:	9f5101f3 	svcls	0x005101f3
	...
 4ec:	00000008 	andeq	r0, r0, r8
 4f0:	0000003f 	andeq	r0, r0, pc, lsr r0
 4f4:	3f510001 	svccc	0x00510001
 4f8:	60000000 	andvs	r0, r0, r0
 4fc:	04000000 	streq	r0, [r0], #-0
 500:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 504:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 510:	00000800 	andeq	r0, r0, r0, lsl #16
 514:	00003c00 	andeq	r3, r0, r0, lsl #24
 518:	50000100 	andpl	r0, r0, r0, lsl #2
 51c:	0000003c 	andeq	r0, r0, ip, lsr r0
 520:	00000060 	andeq	r0, r0, r0, rrx
 524:	01f30004 	mvnseq	r0, r4
 528:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 534:	00480000 	subeq	r0, r8, r0
 538:	00580000 	subseq	r0, r8, r0
 53c:	00010000 	andeq	r0, r1, r0
 540:	00005854 	andeq	r5, r0, r4, asr r8
 544:	00006000 	andeq	r6, r0, r0
 548:	f3002900 	vmls.i8	d2, d0, d0
 54c:	01f35001 	mvnseq	r5, r1
 550:	f72cf750 			; <UNDEFINED> instruction: 0xf72cf750
 554:	0825f425 	stmdaeq	r5!, {r0, r2, r5, sl, ip, sp, lr, pc}
 558:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 55c:	00000000 	andeq	r0, r0, r0
 560:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
 564:	2cf72525 	cfldr64cs	mvdx2, [r7], #148	; 0x94
 568:	253300f7 	ldrcs	r0, [r3, #-247]!	; 0xffffff09
 56c:	24311e35 	ldrtcs	r1, [r1], #-3637	; 0xfffff1cb
 570:	9f1e331c 	svcls	0x001e331c
	...
 57c:	00000001 	andeq	r0, r0, r1
 580:	00480000 	subeq	r0, r8, r0
 584:	00580000 	subseq	r0, r8, r0
 588:	00010000 	andeq	r0, r1, r0
 58c:	00005856 	andeq	r5, r0, r6, asr r8
 590:	00005b00 	andeq	r5, r0, r0, lsl #22
 594:	50000100 	andpl	r0, r0, r0, lsl #2
 598:	0000005b 	andeq	r0, r0, fp, asr r0
 59c:	00000060 	andeq	r0, r0, r0, rrx
 5a0:	01f30026 	mvnseq	r0, r6, lsr #32
 5a4:	f72cf750 			; <UNDEFINED> instruction: 0xf72cf750
 5a8:	0825f425 	stmdaeq	r5!, {r0, r2, r5, sl, ip, sp, lr, pc}
 5ac:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 5b0:	00000000 	andeq	r0, r0, r0
 5b4:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
 5b8:	2cf72525 	cfldr64cs	mvdx2, [r7], #148	; 0x94
 5bc:	253300f7 	ldrcs	r0, [r3, #-247]!	; 0xffffff09
 5c0:	a0808023 	addge	r8, r0, r3, lsr #32
 5c4:	9f243240 	svcls	0x00243240
	...
 5d0:	01000002 	tsteq	r0, r2
 5d4:	00000001 	andeq	r0, r0, r1
 5d8:	00000048 	andeq	r0, r0, r8, asr #32
 5dc:	0000004c 	andeq	r0, r0, ip, asr #32
 5e0:	4c500001 	mrrcmi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 5e4:	4c000000 	stcmi	0, cr0, [r0], {-0}
 5e8:	01000000 	mrseq	r0, (UNDEF: 0)
 5ec:	004c5100 	subeq	r5, ip, r0, lsl #2
 5f0:	00500000 	subseq	r0, r0, r0
 5f4:	000c0000 	andeq	r0, ip, r0
 5f8:	ff080075 			; <UNDEFINED> instruction: 0xff080075
 5fc:	2400741a 	strcs	r7, [r0], #-1050	; 0xfffffbe6
 600:	9f210071 	svcls	0x00210071
 604:	00000050 	andeq	r0, r0, r0, asr r0
 608:	00000054 	andeq	r0, r0, r4, asr r0
 60c:	74370012 	ldrtvc	r0, [r7], #-18	; 0xffffffee
 610:	70202400 	eorvc	r2, r0, r0, lsl #8
 614:	00751a00 	rsbseq	r1, r5, r0, lsl #20
 618:	741aff08 	ldrvc	pc, [sl], #-3848	; 0xfffff0f8
 61c:	9f212400 	svcls	0x00212400
	...
 62c:	00b80000 	adcseq	r0, r8, r0
 630:	00c40000 	sbceq	r0, r4, r0
 634:	00010000 	andeq	r0, r1, r0
 638:	0000c450 	andeq	ip, r0, r0, asr r4
 63c:	0000c800 	andeq	ip, r0, r0, lsl #16
 640:	51000100 	mrspl	r0, (UNDEF: 16)
 644:	000000c8 	andeq	r0, r0, r8, asr #1
 648:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 64c:	01f30004 	mvnseq	r0, r4
 650:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 660:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 664:	000000dc 	ldrdeq	r0, [r0], -ip
 668:	dc500001 	mrrcle	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 66c:	e0000000 	and	r0, r0, r0
 670:	01000000 	mrseq	r0, (UNDEF: 0)
 674:	00e05100 	rsceq	r5, r0, r0, lsl #2
 678:	00e80000 	rsceq	r0, r8, r0
 67c:	00040000 	andeq	r0, r4, r0
 680:	9f5001f3 	svcls	0x005001f3
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000198 	muleq	r0, r8, r1
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000008 	andeq	r0, r0, r8
   4:	0000000c 	andeq	r0, r0, ip
   8:	00000014 	andeq	r0, r0, r4, lsl r0
   c:	00000054 	andeq	r0, r0, r4, asr r0
  10:	00000058 	andeq	r0, r0, r8, asr r0
  14:	00000060 	andeq	r0, r0, r0, rrx
	...
  20:	00000060 	andeq	r0, r0, r0, rrx
  24:	00000068 	andeq	r0, r0, r8, rrx
  28:	0000006c 	andeq	r0, r0, ip, rrx
  2c:	000000ac 	andeq	r0, r0, ip, lsr #1
  30:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  34:	000000b8 	strheq	r0, [r0], -r8
	...
  40:	00000068 	andeq	r0, r0, r8, rrx
  44:	00000068 	andeq	r0, r0, r8, rrx
  48:	0000006c 	andeq	r0, r0, ip, rrx
  4c:	000000ac 	andeq	r0, r0, ip, lsr #1
  50:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  54:	000000b8 	strheq	r0, [r0], -r8
	...
  60:	000000e8 	andeq	r0, r0, r8, ror #1
  64:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  68:	000000f4 	strdeq	r0, [r0], -r4
  6c:	00000134 	andeq	r0, r0, r4, lsr r1
  70:	00000138 	andeq	r0, r0, r8, lsr r1
  74:	00000140 	andeq	r0, r0, r0, asr #2
	...
  80:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  84:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  88:	000000f4 	strdeq	r0, [r0], -r4
  8c:	00000134 	andeq	r0, r0, r4, lsr r1
  90:	00000138 	andeq	r0, r0, r8, lsr r1
  94:	00000140 	andeq	r0, r0, r0, asr #2
	...
  a0:	00000144 	andeq	r0, r0, r4, asr #2
  a4:	00000148 	andeq	r0, r0, r8, asr #2
  a8:	00000150 	andeq	r0, r0, r0, asr r1
  ac:	0000015c 	andeq	r0, r0, ip, asr r1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000027c 	andeq	r0, r0, ip, ror r2
   4:	00c90003 	sbceq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	73552f00 	cmpvc	r5, #0, 30
  24:	2f737265 	svccs	0x00737265
  28:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
  2c:	6f532f73 	svcvs	0x00532f73
  30:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  34:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
  38:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	2f006564 	svccs	0x00006564
  4c:	2f74706f 	svccs	0x0074706f
  50:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  54:	77657262 	strbvc	r7, [r5, -r2, ror #4]!
  58:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  5c:	2f72616c 	svccs	0x0072616c
  60:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  64:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  68:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  6c:	2f392d69 	svccs	0x00392d69
  70:	30322d39 	eorscc	r2, r2, r9, lsr sp
  74:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  78:	3173632d 	cmncc	r3, sp, lsr #6
  7c:	2f653730 	svccs	0x00653730
  80:	2f62696c 	svccs	0x0062696c
  84:	2f636367 	svccs	0x00636367
  88:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  8c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  90:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  94:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  98:	2f312e32 	svccs	0x00312e32
  9c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  a0:	00656475 	rsbeq	r6, r5, r5, ror r4
  a4:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  a8:	00632e6f 	rsbeq	r2, r3, pc, ror #28
  ac:	72000001 	andvc	r0, r0, #1, 0
  b0:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  b4:	00000200 	andeq	r0, r0, r0, lsl #4
  b8:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  bc:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
  c0:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
  c4:	00000300 	andeq	r0, r0, r0, lsl #6
  c8:	6f697067 	svcvs	0x00697067
  cc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  d0:	05000000 	streq	r0, [r0, #-0]
  d4:	02050038 	andeq	r0, r5, #56, 0	; 0x38
  d8:	00000000 	andeq	r0, r0, r0
  dc:	05012703 	streq	r2, [r1, #-1795]	; 0xfffff8fd
  e0:	07051305 	streq	r1, [r5, -r5, lsl #6]
  e4:	06050106 	streq	r0, [r5], -r6, lsl #2
  e8:	05054906 	streq	r4, [r5, #-2310]	; 0xfffff6fa
  ec:	06070515 			; <UNDEFINED> instruction: 0x06070515
  f0:	2b380501 	blcs	e014fc <gpio_read+0xe0138c>
  f4:	054d0705 	strbeq	r0, [sp, #-1797]	; 0xfffff8fb
  f8:	05300605 	ldreq	r0, [r0, #-1541]!	; 0xfffff9fb
  fc:	05010618 	streq	r0, [r1, #-1560]	; 0xfffff9e8
 100:	0e05671c 	mcreq	7, 0, r6, cr5, cr12, {0}
 104:	2d18054a 	cfldr32cs	mvfx0, [r8, #-296]	; 0xfffffed8
 108:	2e4d1205 	cdpcs	2, 4, cr1, cr13, cr5, {0}
 10c:	2a0e052f 	bcs	3815d0 <gpio_read+0x381460>
 110:	2f060505 	svccs	0x00060505
 114:	07051314 	smladeq	r5, r4, r3, r1
 118:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 11c:	06132f06 	ldreq	r2, [r3], -r6, lsl #30
 120:	01052e2e 	tsteq	r5, lr, lsr #28
 124:	2d050513 	cfstr32cs	mvfx0, [r5, #-76]	; 0xffffffb4
 128:	0624052e 	strteq	r0, [r4], -lr, lsr #10
 12c:	60020500 	andvs	r0, r2, r0, lsl #10
 130:	15000000 	strne	r0, [r0, #-0]
 134:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 138:	01710306 	cmneq	r1, r6, lsl #6
 13c:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 140:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 144:	05490606 	strbeq	r0, [r9, #-1542]	; 0xfffff9fa
 148:	05141505 	ldreq	r1, [r4, #-1285]	; 0xfffffafb
 14c:	09030624 	stmdbeq	r3, {r2, r5, r9, sl}
 150:	03180501 	tsteq	r8, #4194304	; 0x400000
 154:	1c052e77 	stcne	14, cr2, [r5], {119}	; 0x77
 158:	4a0e0567 	bmi	3816fc <gpio_read+0x38158c>
 15c:	052d1805 	streq	r1, [sp, #-2053]!	; 0xfffff7fb
 160:	2f2e4d12 	svccs	0x002e4d12
 164:	052f0f05 	streq	r0, [pc, #-3845]!	; fffff267 <gpio_read+0xfffff0f7>
 168:	0505290e 	streq	r2, [r5, #-2318]	; 0xfffff6f2
 16c:	13142f06 	tstne	r4, #6, 30
 170:	01060705 	tsteq	r6, r5, lsl #14
 174:	2f060505 	svccs	0x00060505
 178:	052e0613 	streq	r0, [lr, #-1555]!	; 0xfffff9ed
 17c:	05053301 	streq	r3, [r5, #-769]	; 0xfffffcff
 180:	27052e29 	strcs	r2, [r5, -r9, lsr #28]
 184:	02050006 	andeq	r0, r5, #6, 0
 188:	000000b8 	strheq	r0, [r0], -r8
 18c:	1305051a 	movwne	r0, #21786	; 0x551a
 190:	11062705 	tstne	r6, r5, lsl #14
 194:	052f1805 	streq	r1, [pc, #-2053]!	; fffff997 <gpio_read+0xfffff827>
 198:	2e2e2e05 	cdpcs	14, 2, cr2, cr14, cr5, {0}
 19c:	4e062805 	cdpmi	8, 0, cr2, cr6, cr5, {0}
 1a0:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 1a4:	05110628 	ldreq	r0, [r1, #-1576]	; 0xfffff9d8
 1a8:	05052f18 	streq	r2, [r5, #-3864]	; 0xfffff0e8
 1ac:	052e2e2e 	streq	r2, [lr, #-3630]!	; 0xfffff1d2
 1b0:	054e0623 	strbeq	r0, [lr, #-1571]	; 0xfffff9dd
 1b4:	06051305 	streq	r1, [r5], -r5, lsl #6
 1b8:	05016203 	streq	r6, [r1, #-515]	; 0xfffffdfd
 1bc:	07051305 	streq	r1, [r5, -r5, lsl #6]
 1c0:	06050106 	streq	r0, [r5], -r6, lsl #2
 1c4:	05054906 	streq	r4, [r5, #-2310]	; 0xfffff6fa
 1c8:	05131415 	ldreq	r1, [r3, #-1045]	; 0xfffffbeb
 1cc:	17030623 	strne	r0, [r3, -r3, lsr #12]
 1d0:	03220501 			; <UNDEFINED> instruction: 0x03220501
 1d4:	1c052e69 	stcne	14, cr2, [r5], {105}	; 0x69
 1d8:	0e052e82 	cdpeq	14, 0, cr2, cr5, cr2, {4}
 1dc:	0605052e 	streq	r0, [r5], -lr, lsr #10
 1e0:	06120530 			; <UNDEFINED> instruction: 0x06120530
 1e4:	052d4b01 	streq	r4, [sp, #-2817]!	; 0xfffff4ff
 1e8:	132f0605 			; <UNDEFINED> instruction: 0x132f0605
 1ec:	06180513 			; <UNDEFINED> instruction: 0x06180513
 1f0:	05017a03 	streq	r7, [r1, #-2563]	; 0xfffff5fd
 1f4:	05054a0e 	streq	r4, [r5, #-2574]	; 0xfffff5f2
 1f8:	052e2e34 	streq	r2, [lr, #-3636]!	; 0xfffff1cc
 1fc:	01140301 	tsteq	r4, r1, lsl #6
 200:	6c030505 	cfstr32vs	mvfx0, [r3], {5}
 204:	2b052e2e 	blcs	14bac4 <gpio_read+0x14b954>
 208:	02050006 	andeq	r0, r5, #6, 0
 20c:	00000140 	andeq	r0, r0, r0, asr #2
 210:	05011703 	streq	r1, [r1, #-1795]	; 0xfffff8fd
 214:	07051305 	streq	r1, [r5, -r5, lsl #6]
 218:	18050106 	stmdane	r5, {r1, r2, r8}
 21c:	052e7103 	streq	r7, [lr, #-259]!	; 0xfffffefd
 220:	2e0e032b 	cdpcs	3, 0, cr0, cr14, cr11, {1}
 224:	052f0705 	streq	r0, [pc, #-1797]!	; fffffb27 <gpio_read+0xfffff9b7>
 228:	052f0609 	streq	r0, [pc, #-1545]!	; fffffc27 <gpio_read+0xfffffab7>
 22c:	016f030d 	cmneq	pc, sp, lsl #6
 230:	06130505 	ldreq	r0, [r3], -r5, lsl #10
 234:	052e2e2e 	streq	r2, [lr, #-3630]!	; 0xfffff1d2
 238:	12030609 	andne	r0, r3, #9437184	; 0x900000
 23c:	030d0501 	movweq	r0, #54529	; 0xd501
 240:	05050172 	streq	r0, [r5, #-370]	; 0xfffffe8e
 244:	2e2e0613 	mcrcs	6, 1, r0, cr14, cr3, {0}
 248:	03061d05 	movweq	r1, #27909	; 0x6d05
 24c:	05056610 	streq	r6, [r5, #-1552]	; 0xfffff9f0
 250:	061d0513 			; <UNDEFINED> instruction: 0x061d0513
 254:	05052e11 	streq	r2, [r5, #-3601]	; 0xfffff1ef
 258:	05133006 	ldreq	r3, [r3, #-6]
 25c:	0510060e 	ldreq	r0, [r0, #-1550]	; 0xfffff9f2
 260:	042e3017 	strteq	r3, [lr], #-23	; 0xffffffe9
 264:	06300502 	ldrteq	r0, [r0], -r2, lsl #10
 268:	2e00e203 	cdpcs	2, 0, cr14, cr0, cr3, {0}
 26c:	0e050104 	adfeqs	f0, f5, f4
 270:	7f9d0306 	svcvc	0x009d0306
 274:	2f230501 	svccs	0x00230501
 278:	022f0105 	eoreq	r0, pc, #1073741825	; 0x40000001
 27c:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f697067 	svcvs	0x00697067
   4:	726c635f 	rsbvc	r6, ip, #2080374785	; 0x7c000001
   8:	70670030 	rsbvc	r0, r7, r0, lsr r0
   c:	735f6f69 	cmpvc	pc, #420	; 0x1a4
  10:	00307465 	eorseq	r7, r0, r5, ror #8
  14:	6f697067 	svcvs	0x00697067
  18:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
  1c:	47006574 	smlsdxmi	r0, r4, r5, r6
  20:	5f4f4950 	svcpl	0x004f4950
  24:	434e5546 	movtmi	r5, #58694	; 0xe546
  28:	54554f5f 	ldrbpl	r4, [r5], #-3935	; 0xfffff0a1
  2c:	00545550 	subseq	r5, r4, r0, asr r5
  30:	5f564544 	svcpl	0x00564544
  34:	334c4156 	movtcc	r4, #49494	; 0xc156
  38:	55500032 	ldrbpl	r0, [r0, #-50]	; 0xffffffce
  3c:	00323354 	eorseq	r3, r2, r4, asr r3
  40:	6f697067 	svcvs	0x00697067
  44:	6165725f 	cmnvs	r5, pc, asr r2
  48:	45470064 	strbmi	r0, [r7, #-100]	; 0xffffff9c
  4c:	00323354 	eorseq	r3, r2, r4, asr r3
  50:	4f495047 	svcmi	0x00495047
  54:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  58:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  5c:	47003054 	smlsdmi	r0, r4, r0, r3
  60:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  64:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  68:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  6c:	31303220 	teqcc	r0, r0, lsr #4
  70:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  74:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  78:	61656c65 	cmnvs	r5, r5, ror #24
  7c:	20296573 	eorcs	r6, r9, r3, ror r5
  80:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  84:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  88:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  8c:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  90:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  94:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  98:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  9c:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  a0:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  a4:	6f6c666d 	svcvs	0x006c666d
  a8:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  ac:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  b0:	20647261 	rsbcs	r7, r4, r1, ror #4
  b4:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  b8:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  bc:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  c0:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  c4:	316d7261 	cmncc	sp, r1, ror #4
  c8:	6a363731 	bvs	d8dd94 <gpio_read+0xd8dc24>
  cc:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  d0:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  d4:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  d8:	316d7261 	cmncc	sp, r1, ror #4
  dc:	6a363731 	bvs	d8dda8 <gpio_read+0xd8dc38>
  e0:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  e4:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  e8:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  ec:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  f0:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  f4:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  f8:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  fc:	20706676 	rsbscs	r6, r0, r6, ror r6
 100:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 104:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 108:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 10c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 110:	7a6b3676 	bvc	1acdaf0 <gpio_read+0x1acd980>
 114:	2070662b 	rsbscs	r6, r0, fp, lsr #12
 118:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 11c:	672d2062 	strvs	r2, [sp, -r2, rrx]!
 120:	20626467 	rsbcs	r6, r2, r7, ror #8
 124:	61664f2d 	cmnvs	r6, sp, lsr #30
 128:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
 12c:	7361664f 	cmnvc	r1, #82837504	; 0x4f00000
 130:	732d2074 			; <UNDEFINED> instruction: 0x732d2074
 134:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 138:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 13c:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 140:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 144:	20393975 	eorscs	r3, r9, r5, ror r9
 148:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 14c:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 150:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 154:	4700676e 	strmi	r6, [r0, -lr, ror #14]
 158:	5f4f4950 	svcpl	0x004f4950
 15c:	434e5546 	movtmi	r5, #58694	; 0xe546
 160:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
 164:	50470032 	subpl	r0, r7, r2, lsr r0
 168:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 16c:	5f434e55 	svcpl	0x00434e55
 170:	33544c41 	cmpcc	r4, #16640	; 0x4100
 174:	736e7500 	cmnvc	lr, #0, 10
 178:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 17c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 180:	47007261 	strmi	r7, [r0, -r1, ror #4]
 184:	5f4f4950 	svcpl	0x004f4950
 188:	434e5546 	movtmi	r5, #58694	; 0xe546
 18c:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
 190:	6f6c0035 	svcvs	0x006c0035
 194:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 198:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 19c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1a0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1a4:	72732f2e 	rsbsvc	r2, r3, #184	; 0xb8
 1a8:	70672f63 	rsbvc	r2, r7, r3, ror #30
 1ac:	632e6f69 			; <UNDEFINED> instruction: 0x632e6f69
 1b0:	6f687300 	svcvs	0x00687300
 1b4:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 1b8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1bc:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1c0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1c4:	6f697067 	svcvs	0x00697067
 1c8:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 1cc:	706e695f 	rsbvc	r6, lr, pc, asr r9
 1d0:	67007475 	smlsdxvs	r0, r5, r4, r7
 1d4:	5f6f6970 	svcpl	0x006f6970
 1d8:	5f746573 	svcpl	0x00746573
 1dc:	0066666f 	rsbeq	r6, r6, pc, ror #12
 1e0:	6f697067 	svcvs	0x00697067
 1e4:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 1e8:	74756f5f 	ldrbtvc	r6, [r5], #-3935	; 0xfffff0a1
 1ec:	00747570 	rsbseq	r7, r4, r0, ror r5
 1f0:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 1f4:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 1f8:	75665f6f 	strbvc	r5, [r6, #-3951]!	; 0xfffff091
 1fc:	745f636e 	ldrbvc	r6, [pc], #-878	; 204 <.debug_str+0x204>
 200:	736e7500 	cmnvc	lr, #0, 10
 204:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 208:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 20c:	6f6c0074 	svcvs	0x006c0074
 210:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 214:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 218:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 21c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 220:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 224:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 228:	656c5f6f 	strbvs	r5, [ip, #-3951]!	; 0xfffff091
 22c:	47003076 	smlsdxmi	r0, r6, r0, r3
 230:	5f4f4950 	svcpl	0x004f4950
 234:	434e5546 	movtmi	r5, #58694	; 0xe546
 238:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
 23c:	6f6c0031 	svcvs	0x006c0031
 240:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 244:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 248:	00746e69 	rsbseq	r6, r4, r9, ror #28
 24c:	5f697072 	svcpl	0x00697072
 250:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 254:	00726168 	rsbseq	r6, r2, r8, ror #2
 258:	4f495047 	svcmi	0x00495047
 25c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 260:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 264:	2f003454 	svccs	0x00003454
 268:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 26c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 270:	2f73656c 	svccs	0x0073656c
 274:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 278:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
 27c:	30343273 	eorscc	r3, r4, r3, ror r2
 280:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; d8 <.debug_str+0xd8>
 284:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 288:	6e616200 	cdpvs	2, 6, cr6, cr1, cr0, {0}
 28c:	6873006b 	ldmdavs	r3!, {r0, r1, r3, r5, r6}^
 290:	2074726f 	rsbscs	r7, r4, pc, ror #4
 294:	00746e69 	rsbseq	r6, r4, r9, ror #28
 298:	6b747570 	blvs	1d1d860 <gpio_read+0x1d1d6f0>
 29c:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 2a0:	5f323374 	svcpl	0x00323374
 2a4:	6f6c0074 	svcvs	0x006c0074
 2a8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 2ac:	6300746e 	movwvs	r7, #1134	; 0x46e
 2b0:	00726168 	rsbseq	r6, r2, r8, ror #2
 2b4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 2b8:	63206465 			; <UNDEFINED> instruction: 0x63206465
 2bc:	00726168 	rsbseq	r6, r2, r8, ror #2
 2c0:	4f495047 	svcmi	0x00495047
 2c4:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 2c8:	4e495f43 	cdpmi	15, 4, cr5, cr9, cr3, {2}
 2cc:	00545550 	subseq	r5, r4, r0, asr r5
 2d0:	6f697067 	svcvs	0x00697067
 2d4:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 2d8:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
 2dc:	6f697463 	svcvs	0x00697463
 2e0:	7067006e 	rsbvc	r0, r7, lr, rrx
 2e4:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 2e8:	6f5f7465 	svcvs	0x005f7465
 2ec:	Address 0x00000000000002ec is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <gpio_read+0x80a480>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  1c:	00000060 	andeq	r0, r0, r0, rrx
  20:	84100e48 	ldrhi	r0, [r0], #-3656	; 0xfffff1b8
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	64018e02 	strvs	r8, [r1], #-3586	; 0xfffff1fe
  2c:	c4c5c6ce 	strbgt	ip, [r5], #1742	; 0x6ce
  30:	0000000e 	andeq	r0, r0, lr
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000060 	andeq	r0, r0, r0, rrx
  40:	00000058 	andeq	r0, r0, r8, asr r0
  44:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
  48:	86038504 	strhi	r8, [r3], -r4, lsl #10
  4c:	62018e02 	andvs	r8, r1, #2, 28
  50:	c4c5c6ce 	strbgt	ip, [r5], #1742	; 0x6ce
  54:	0000000e 	andeq	r0, r0, lr
  58:	0000000c 	andeq	r0, r0, ip
  5c:	00000000 	andeq	r0, r0, r0
  60:	000000b8 	strheq	r0, [r0], -r8
  64:	00000018 	andeq	r0, r0, r8, lsl r0
  68:	0000000c 	andeq	r0, r0, ip
  6c:	00000000 	andeq	r0, r0, r0
  70:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  74:	00000018 	andeq	r0, r0, r8, lsl r0
  78:	00000020 	andeq	r0, r0, r0, lsr #32
  7c:	00000000 	andeq	r0, r0, r0
  80:	000000e8 	andeq	r0, r0, r8, ror #1
  84:	00000058 	andeq	r0, r0, r8, asr r0
  88:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
  8c:	86038504 	strhi	r8, [r3], -r4, lsl #10
  90:	62018e02 	andvs	r8, r1, #2, 28
  94:	c4c5c6ce 	strbgt	ip, [r5], #1742	; 0x6ce
  98:	0000000e 	andeq	r0, r0, lr
  9c:	0000000c 	andeq	r0, r0, ip
  a0:	00000000 	andeq	r0, r0, r0
  a4:	00000140 	andeq	r0, r0, r0, asr #2
  a8:	00000030 	andeq	r0, r0, r0, lsr r0
  ac:	00000014 	andeq	r0, r0, r4, lsl r0
  b0:	00000000 	andeq	r0, r0, r0
  b4:	00000170 	andeq	r0, r0, r0, ror r1
  b8:	00000028 	andeq	r0, r0, r8, lsr #32
  bc:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  c0:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_read+0x12cd6bc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <gpio_read+0x422b4>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


uart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <uart_disable>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f4034 	ldr	r4, [pc, #52]	; 40 <uart_disable+0x40>
   8:	ebfffffe 	bl	0 <dev_barrier>
   c:	e1a00004 	mov	r0, r4
  10:	ebfffffe 	bl	0 <get32>
  14:	e3100c02 	tst	r0, #512	; 0x200
  18:	0afffffa 	beq	8 <uart_disable+0x8>
  1c:	ebfffffe 	bl	0 <dev_barrier>
  20:	e59f001c 	ldr	r0, [pc, #28]	; 44 <uart_disable+0x44>
  24:	ebfffffe 	bl	0 <get32>
  28:	e1a01000 	mov	r1, r0
  2c:	e59f0010 	ldr	r0, [pc, #16]	; 44 <uart_disable+0x44>
  30:	e3c11001 	bic	r1, r1, #1, 0
  34:	ebfffffe 	bl	0 <put32>
  38:	e8bd4010 	pop	{r4, lr}
  3c:	eafffffe 	b	0 <dev_barrier>
  40:	20215064 	eorcs	r5, r1, r4, rrx
  44:	20215004 	eorcs	r5, r1, r4

00000048 <uart_init>:
  48:	e92d4070 	push	{r4, r5, r6, lr}
  4c:	e3a01002 	mov	r1, #2, 0
  50:	e59f508c 	ldr	r5, [pc, #140]	; e4 <uart_init+0x9c>
  54:	e3a0000e 	mov	r0, #14, 0
  58:	ebfffffe 	bl	0 <gpio_set_function>
  5c:	e3a01002 	mov	r1, #2, 0
  60:	e3a0000f 	mov	r0, #15, 0
  64:	ebfffffe 	bl	0 <gpio_set_function>
  68:	ebfffffe 	bl	0 <dev_barrier>
  6c:	e1a00005 	mov	r0, r5
  70:	ebfffffe 	bl	0 <get32>
  74:	e59f406c 	ldr	r4, [pc, #108]	; e8 <uart_init+0xa0>
  78:	e3801001 	orr	r1, r0, #1, 0
  7c:	e1a00005 	mov	r0, r5
  80:	ebfffffe 	bl	0 <put32>
  84:	ebfffffe 	bl	0 <dev_barrier>
  88:	e1a00004 	mov	r0, r4
  8c:	e3a01000 	mov	r1, #0, 0
  90:	ebfffffe 	bl	0 <put32>
  94:	e3a01000 	mov	r1, #0, 0
  98:	e59f004c 	ldr	r0, [pc, #76]	; ec <uart_init+0xa4>
  9c:	ebfffffe 	bl	0 <put32>
  a0:	e3a01003 	mov	r1, #3, 0
  a4:	e59f0044 	ldr	r0, [pc, #68]	; f0 <uart_init+0xa8>
  a8:	ebfffffe 	bl	0 <put32>
  ac:	e3a01000 	mov	r1, #0, 0
  b0:	e59f003c 	ldr	r0, [pc, #60]	; f4 <uart_init+0xac>
  b4:	ebfffffe 	bl	0 <put32>
  b8:	e3a010c7 	mov	r1, #199, 0	; 0xc7
  bc:	e59f0034 	ldr	r0, [pc, #52]	; f8 <uart_init+0xb0>
  c0:	ebfffffe 	bl	0 <put32>
  c4:	e59f1030 	ldr	r1, [pc, #48]	; fc <uart_init+0xb4>
  c8:	e59f0030 	ldr	r0, [pc, #48]	; 100 <uart_init+0xb8>
  cc:	ebfffffe 	bl	0 <put32>
  d0:	e1a00004 	mov	r0, r4
  d4:	e3a01003 	mov	r1, #3, 0
  d8:	ebfffffe 	bl	0 <put32>
  dc:	e8bd4070 	pop	{r4, r5, r6, lr}
  e0:	eafffffe 	b	0 <dev_barrier>
  e4:	20215004 	eorcs	r5, r1, r4
  e8:	20215060 	eorcs	r5, r1, r0, rrx
  ec:	20215044 	eorcs	r5, r1, r4, asr #32
  f0:	2021504c 	eorcs	r5, r1, ip, asr #32
  f4:	20215050 	eorcs	r5, r1, r0, asr r0
  f8:	20215048 	eorcs	r5, r1, r8, asr #32
  fc:	0000010e 	andeq	r0, r0, lr, lsl #2
 100:	20215068 	eorcs	r5, r1, r8, rrx

00000104 <uart_can_getc>:
 104:	e92d4010 	push	{r4, lr}
 108:	e59f0008 	ldr	r0, [pc, #8]	; 118 <uart_can_getc+0x14>
 10c:	ebfffffe 	bl	0 <get32>
 110:	e2000001 	and	r0, r0, #1, 0
 114:	e8bd8010 	pop	{r4, pc}
 118:	20215064 	eorcs	r5, r1, r4, rrx

0000011c <uart_can_putc>:
 11c:	e92d4010 	push	{r4, lr}
 120:	e59f000c 	ldr	r0, [pc, #12]	; 134 <uart_can_putc+0x18>
 124:	ebfffffe 	bl	0 <get32>
 128:	e1a000a0 	lsr	r0, r0, #1
 12c:	e2000001 	and	r0, r0, #1, 0
 130:	e8bd8010 	pop	{r4, pc}
 134:	20215064 	eorcs	r5, r1, r4, rrx

00000138 <uart_getc>:
 138:	e92d4010 	push	{r4, lr}
 13c:	ebfffffe 	bl	0 <dev_barrier>
 140:	e59f4024 	ldr	r4, [pc, #36]	; 16c <uart_getc+0x34>
 144:	e1a00004 	mov	r0, r4
 148:	ebfffffe 	bl	0 <get32>
 14c:	e3100001 	tst	r0, #1, 0
 150:	0afffffb 	beq	144 <uart_getc+0xc>
 154:	e59f0014 	ldr	r0, [pc, #20]	; 170 <uart_getc+0x38>
 158:	ebfffffe 	bl	0 <get32>
 15c:	e1a04000 	mov	r4, r0
 160:	ebfffffe 	bl	0 <dev_barrier>
 164:	e6ef0074 	uxtb	r0, r4
 168:	e8bd8010 	pop	{r4, pc}
 16c:	20215064 	eorcs	r5, r1, r4, rrx
 170:	20215040 	eorcs	r5, r1, r0, asr #32

00000174 <uart_putc>:
 174:	e92d4070 	push	{r4, r5, r6, lr}
 178:	e1a05000 	mov	r5, r0
 17c:	ebfffffe 	bl	0 <dev_barrier>
 180:	e59f4020 	ldr	r4, [pc, #32]	; 1a8 <uart_putc+0x34>
 184:	e1a00004 	mov	r0, r4
 188:	ebfffffe 	bl	0 <get32>
 18c:	e3100002 	tst	r0, #2, 0
 190:	0afffffb 	beq	184 <uart_putc+0x10>
 194:	e6ef1075 	uxtb	r1, r5
 198:	e59f000c 	ldr	r0, [pc, #12]	; 1ac <uart_putc+0x38>
 19c:	ebfffffe 	bl	0 <put32>
 1a0:	e8bd4070 	pop	{r4, r5, r6, lr}
 1a4:	eafffffe 	b	0 <dev_barrier>
 1a8:	20215064 	eorcs	r5, r1, r4, rrx
 1ac:	20215040 	eorcs	r5, r1, r0, asr #32

000001b0 <uart_has_data>:
 1b0:	e92d4010 	push	{r4, lr}
 1b4:	ebfffffe 	bl	0 <dev_barrier>
 1b8:	e59f0008 	ldr	r0, [pc, #8]	; 1c8 <uart_has_data+0x18>
 1bc:	ebfffffe 	bl	0 <get32>
 1c0:	e2000001 	and	r0, r0, #1, 0
 1c4:	e8bd8010 	pop	{r4, pc}
 1c8:	20215064 	eorcs	r5, r1, r4, rrx

000001cc <uart_tx_is_empty>:
 1cc:	e92d4010 	push	{r4, lr}
 1d0:	ebfffffe 	bl	0 <dev_barrier>
 1d4:	e59f000c 	ldr	r0, [pc, #12]	; 1e8 <uart_tx_is_empty+0x1c>
 1d8:	ebfffffe 	bl	0 <get32>
 1dc:	e1a004a0 	lsr	r0, r0, #9
 1e0:	e2000001 	and	r0, r0, #1, 0
 1e4:	e8bd8010 	pop	{r4, pc}
 1e8:	20215064 	eorcs	r5, r1, r4, rrx

000001ec <uart_flush_tx>:
 1ec:	e92d4010 	push	{r4, lr}
 1f0:	e59f4014 	ldr	r4, [pc, #20]	; 20c <uart_flush_tx+0x20>
 1f4:	ebfffffe 	bl	0 <dev_barrier>
 1f8:	e1a00004 	mov	r0, r4
 1fc:	ebfffffe 	bl	0 <get32>
 200:	e3100c02 	tst	r0, #512	; 0x200
 204:	0afffffa 	beq	1f4 <uart_flush_tx+0x8>
 208:	e8bd8010 	pop	{r4, pc}
 20c:	20215064 	eorcs	r5, r1, r4, rrx

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000006e9 	andeq	r0, r0, r9, ror #13
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000082 	andeq	r0, r0, r2, lsl #1
  10:	0002a90c 	andeq	sl, r2, ip, lsl #18
  14:	00028700 	andeq	r8, r2, r0, lsl #14
  18:	00009800 	andeq	r9, r0, r0, lsl #16
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	0b070403 	bleq	1c1014 <uart_flush_tx+0x1c0e28>
  30:	04000002 	streq	r0, [r0], #-2
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	f0060103 			; <UNDEFINED> instruction: 0xf0060103
  3c:	03000002 	movweq	r0, #2
  40:	02010502 	andeq	r0, r1, #8388608	; 0x800000
  44:	04030000 	streq	r0, [r3], #-0
  48:	0002d905 	andeq	sp, r2, r5, lsl #18
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	0000025e 	andeq	r0, r0, lr, asr r2
  54:	98080103 	stmdals	r8, {r0, r1, r8}
  58:	03000001 	movweq	r0, #1
  5c:	01c70702 	biceq	r0, r7, r2, lsl #14
  60:	d0050000 	andle	r0, r5, r0
  64:	05000002 	streq	r0, [r0, #-2]
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0001b507 	andeq	fp, r1, r7, lsl #10
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	00000218 	andeq	r0, r0, r8, lsl r2
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	0000026c 	andeq	r0, r0, ip, ror #4
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01030000 	mrseq	r0, (UNDEF: 3)
  b4:	0002e208 	andeq	lr, r2, r8, lsl #4
  b8:	00b20a00 	adcseq	r0, r2, r0, lsl #20
  bc:	be080000 	cdplt	0, 0, cr0, cr8, cr0, {0}
  c0:	02000002 	andeq	r0, r0, #2, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	5401070b 	strpl	r0, [r1], #-1803	; 0xfffff8f5
  d4:	04000000 	streq	r0, [r0], #-0
  d8:	010f0e0c 	tsteq	pc, ip, lsl #28
  dc:	060c0000 	streq	r0, [ip], -r0
  e0:	00000003 	andeq	r0, r0, r3
  e4:	0000280c 	andeq	r2, r0, ip, lsl #16
  e8:	730c0100 	movwvc	r0, #49408	; 0xc100
  ec:	04000000 	streq	r0, [r0], #-0
  f0:	0002410c 	andeq	r4, r2, ip, lsl #2
  f4:	7a0c0500 	bvc	301408 <uart_flush_tx+0x30121c>
  f8:	06000001 	streq	r0, [r0], -r1
  fc:	0001890c 	andeq	r8, r1, ip, lsl #18
 100:	780c0700 	stmdavc	ip, {r8, r9, sl}
 104:	03000002 	movweq	r0, #2
 108:	0001a60c 	andeq	sl, r1, ip, lsl #12
 10c:	0d000200 	sfmeq	f0, 4, [r0, #-0]
 110:	00000039 	andeq	r0, r0, r9, lsr r0
 114:	0806032c 	stmdaeq	r6, {r2, r3, r5, r8, r9}
 118:	000001ab 	andeq	r0, r0, fp, lsr #3
 11c:	006f690e 	rsbeq	r6, pc, lr, lsl #18
 120:	33090903 	movwcc	r0, #39171	; 0x9903
 124:	00000000 	andeq	r0, r0, r0
 128:	7265690e 	rsbvc	r6, r5, #229376	; 0x38000
 12c:	090a0300 	stmdbeq	sl, {r8, r9}
 130:	00000033 	andeq	r0, r0, r3, lsr r0
 134:	69690e04 	stmdbvs	r9!, {r2, r9, sl, fp}^
 138:	11030072 	tstne	r3, r2, ror r0
 13c:	00003309 	andeq	r3, r0, r9, lsl #6
 140:	6c0e0800 	stcvs	8, cr0, [lr], {-0}
 144:	03007263 	movweq	r7, #611	; 0x263
 148:	00330913 	eorseq	r0, r3, r3, lsl r9
 14c:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
 150:	0072636d 	rsbseq	r6, r2, sp, ror #6
 154:	33091403 	movwcc	r1, #37891	; 0x9403
 158:	10000000 	andne	r0, r0, r0
 15c:	72736c0e 	rsbsvc	r6, r3, #3584	; 0xe00
 160:	09150300 	ldmdbeq	r5, {r8, r9}
 164:	00000033 	andeq	r0, r0, r3, lsr r0
 168:	736d0e14 	cmnvc	sp, #20, 28	; 0x140
 16c:	16030072 			; <UNDEFINED> instruction: 0x16030072
 170:	00003309 	andeq	r3, r0, r9, lsl #6
 174:	c30f1800 	movwgt	r1, #63488	; 0xf800
 178:	03000002 	movweq	r0, #2
 17c:	00330917 	eorseq	r0, r3, r7, lsl r9
 180:	0f1c0000 	svceq	0x001c0000
 184:	0000022f 	andeq	r0, r0, pc, lsr #4
 188:	33091b03 	movwcc	r1, #39683	; 0x9b03
 18c:	20000000 	andcs	r0, r0, r0
 190:	0000090f 	andeq	r0, r0, pc, lsl #18
 194:	091d0300 	ldmdbeq	sp, {r8, r9}
 198:	00000033 	andeq	r0, r0, r3, lsr r0
 19c:	01e00f24 	mvneq	r0, r4, lsr #30
 1a0:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
 1a4:	00003309 	andeq	r3, r0, r9, lsl #6
 1a8:	10002800 	andne	r2, r0, r0, lsl #16
 1ac:	000001eb 	andeq	r0, r0, fp, ror #3
 1b0:	c1090801 	tstgt	r9, r1, lsl #16
 1b4:	04000001 	streq	r0, [r0], #-1
 1b8:	09202150 	stmdbeq	r0!, {r4, r6, r8, sp}
 1bc:	00003304 	andeq	r3, r0, r4, lsl #6
 1c0:	01bb0a00 			; <UNDEFINED> instruction: 0x01bb0a00
 1c4:	cb100000 	blgt	400008 <uart_flush_tx+0x3ffe1c>
 1c8:	01000002 	tsteq	r0, r2
 1cc:	01dc2329 	bicseq	r2, ip, r9, lsr #6
 1d0:	50400000 	subpl	r0, r0, r0
 1d4:	04092021 	streq	r2, [r9], #-33	; 0xffffffdf
 1d8:	0000010f 	andeq	r0, r0, pc, lsl #2
 1dc:	0001d60a 	andeq	sp, r1, sl, lsl #12
 1e0:	03281100 			; <UNDEFINED> instruction: 0x03281100
 1e4:	cc010000 	stcgt	0, cr0, [r1], {-0}
 1e8:	58120106 	ldmdapl	r2, {r1, r2, r8}
 1ec:	01000000 	mrseq	r0, (UNDEF: 0)
 1f0:	002505b6 	strhteq	r0, [r5], -r6
 1f4:	13010000 	movwne	r0, #4096	; 0x1000
 1f8:	00000250 	andeq	r0, r0, r0, asr r2
 1fc:	2505b301 	strcs	fp, [r5, #-769]	; 0xfffffcff
 200:	b0000000 	andlt	r0, r0, r0
 204:	1c000001 	stcne	0, cr0, [r0], {1}
 208:	01000000 	mrseq	r0, (UNDEF: 0)
 20c:	0002489c 	muleq	r2, ip, r8
 210:	03521400 	cmpeq	r2, #0, 8
 214:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
 218:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
 21c:	08000001 	stmdaeq	r0, {r0}
 220:	01000000 	mrseq	r0, (UNDEF: 0)
 224:	023e31b3 	eorseq	r3, lr, #-1073741780	; 0xc000002c
 228:	c0150000 	andsgt	r0, r5, r0
 22c:	bc000001 	stclt	0, cr0, [r0], {1}
 230:	16000006 	strne	r0, [r0], -r6
 234:	0c055001 	stceq	0, cr5, [r5], {1}
 238:	20215064 	eorcs	r5, r1, r4, rrx
 23c:	b8170000 	ldmdalt	r7, {}	; <UNPREDICTABLE>
 240:	c8000001 	stmdagt	r0, {r0}
 244:	00000006 	andeq	r0, r0, r6
 248:	0002fc18 	andeq	pc, r2, r8, lsl ip	; <UNPREDICTABLE>
 24c:	06ab0100 	strteq	r0, [fp], r0, lsl #2
 250:	00000174 	andeq	r0, r0, r4, ror r1
 254:	0000003c 	andeq	r0, r0, ip, lsr r0
 258:	02c99c01 	sbceq	r9, r9, #256	; 0x100
 25c:	63190000 	tstvs	r9, #0, 0
 260:	19ab0100 	stmibne	fp!, {r8}
 264:	0000002c 	andeq	r0, r0, ip, lsr #32
 268:	00000006 	andeq	r0, r0, r6
 26c:	00000000 	andeq	r0, r0, r0
 270:	0003451a 	andeq	r4, r3, sl, lsl r5
 274:	00018400 	andeq	r8, r1, r0, lsl #8
 278:	00680200 	rsbeq	r0, r8, r0, lsl #4
 27c:	ad010000 	stcge	0, cr0, [r1, #-0]
 280:	0002960c 	andeq	r9, r2, ip, lsl #12
 284:	018c1500 	orreq	r1, ip, r0, lsl #10
 288:	06bc0000 	ldrteq	r0, [ip], r0
 28c:	01160000 	tsteq	r6, r0
 290:	00740250 	rsbseq	r0, r4, r0, asr r2
 294:	80170000 	andshi	r0, r7, r0
 298:	c8000001 	stmdagt	r0, {r0}
 29c:	1b000006 	blne	2bc <.debug_info+0x2bc>
 2a0:	000001a0 	andeq	r0, r0, r0, lsr #3
 2a4:	000006d4 	ldrdeq	r0, [r0], -r4
 2a8:	000002bf 			; <UNDEFINED> instruction: 0x000002bf
 2ac:	05500116 	ldrbeq	r0, [r0, #-278]	; 0xfffffeea
 2b0:	2150400c 	cmpcs	r0, ip
 2b4:	51011620 	tstpl	r1, r0, lsr #12
 2b8:	08007505 	stmdaeq	r0, {r0, r2, r8, sl, ip, sp, lr}
 2bc:	1c001aff 			; <UNDEFINED> instruction: 0x1c001aff
 2c0:	000001a8 	andeq	r0, r0, r8, lsr #3
 2c4:	000006c8 	andeq	r0, r0, r8, asr #13
 2c8:	01f71300 	mvnseq	r1, r0, lsl #6
 2cc:	a3010000 	movwge	r0, #4096	; 0x1000
 2d0:	00002505 	andeq	r2, r0, r5, lsl #10
 2d4:	00013800 	andeq	r3, r1, r0, lsl #16
 2d8:	00003c00 	andeq	r3, r0, r0, lsl #24
 2dc:	459c0100 	ldrmi	r0, [ip, #256]	; 0x100
 2e0:	1d000003 	stcne	0, cr0, [r0, #-12]
 2e4:	a7010063 	strge	r0, [r1, -r3, rrx]
 2e8:	00002509 	andeq	r2, r0, r9, lsl #10
 2ec:	00003600 	andeq	r3, r0, r0, lsl #12
 2f0:	00003200 	andeq	r3, r0, r0, lsl #4
 2f4:	03521a00 	cmpeq	r2, #0, 20
 2f8:	01440000 	mrseq	r0, (UNDEF: 68)
 2fc:	50020000 	andpl	r0, r2, r0
 300:	01000000 	mrseq	r0, (UNDEF: 0)
 304:	031b0ca5 	tsteq	fp, #42240	; 0xa500
 308:	4c150000 	ldcmi	0, cr0, [r5], {-0}
 30c:	bc000001 	stclt	0, cr0, [r0], {1}
 310:	16000006 	strne	r0, [r0], -r6
 314:	74025001 	strvc	r5, [r2], #-1
 318:	17000000 	strne	r0, [r0, -r0]
 31c:	00000140 	andeq	r0, r0, r0, asr #2
 320:	000006c8 	andeq	r0, r0, r8, asr #13
 324:	00015c1b 	andeq	r5, r1, fp, lsl ip
 328:	0006bc00 	andeq	fp, r6, r0, lsl #24
 32c:	00033b00 	andeq	r3, r3, r0, lsl #22
 330:	50011600 	andpl	r1, r1, r0, lsl #12
 334:	50400c05 	subpl	r0, r0, r5, lsl #24
 338:	17002021 	strne	r2, [r0, -r1, lsr #32]
 33c:	00000164 	andeq	r0, r0, r4, ror #2
 340:	000006c8 	andeq	r0, r0, r8, asr #13
 344:	00451200 	subeq	r1, r5, r0, lsl #4
 348:	94010000 	strls	r0, [r1], #-0
 34c:	00002505 	andeq	r2, r0, r5, lsl #10
 350:	0e120100 	mufeqs	f0, f2, f0
 354:	01000000 	mrseq	r0, (UNDEF: 0)
 358:	0025058b 	eoreq	r0, r5, fp, lsl #11
 35c:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
 360:	00000069 	andeq	r0, r0, r9, rrx
 364:	48064501 	stmdami	r6, {r0, r8, sl, lr}
 368:	bc000000 	stclt	0, cr0, [r0], {-0}
 36c:	01000000 	mrseq	r0, (UNDEF: 0)
 370:	0004e49c 	muleq	r4, ip, r4
 374:	00001e00 	andeq	r1, r0, r0, lsl #28
 378:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
 37c:	0000620e 	andeq	r6, r0, lr, lsl #4
 380:	1a010e00 	bne	43b88 <uart_flush_tx+0x4399c>
 384:	000005d9 	ldrdeq	r0, [r0], -r9
 388:	0000006c 	andeq	r0, r0, ip, rrx
 38c:	00003001 	andeq	r3, r0, r1
 390:	05560100 	ldrbeq	r0, [r6, #-256]	; 0xffffff00
 394:	000003d7 	ldrdeq	r0, [r0], -r7
 398:	0005f21f 	andeq	pc, r5, pc, lsl r2	; <UNPREDICTABLE>
 39c:	00006000 	andeq	r6, r0, r0
 3a0:	00005e00 	andeq	r5, r0, r0, lsl #28
 3a4:	05e61f00 	strbeq	r1, [r6, #3840]!	; 0xf00
 3a8:	00760000 	rsbseq	r0, r6, r0
 3ac:	00740000 	rsbseq	r0, r4, r0
 3b0:	741b0000 	ldrvc	r0, [fp], #-0
 3b4:	bc000000 	stclt	0, cr0, [r0], {-0}
 3b8:	c6000006 	strgt	r0, [r0], -r6
 3bc:	16000003 	strne	r0, [r0], -r3
 3c0:	75025001 	strvc	r5, [r2, #-1]
 3c4:	84150000 	ldrhi	r0, [r5], #-0
 3c8:	d4000000 	strle	r0, [r0], #-0
 3cc:	16000006 	strne	r0, [r0], -r6
 3d0:	75025001 	strvc	r5, [r2, #-1]
 3d4:	1b000000 	blne	3dc <.debug_info+0x3dc>
 3d8:	0000005c 	andeq	r0, r0, ip, asr r0
 3dc:	000006e0 	andeq	r0, r0, r0, ror #13
 3e0:	000003ef 	andeq	r0, r0, pc, ror #7
 3e4:	01500116 	cmpeq	r0, r6, lsl r1
 3e8:	5101163e 	tstpl	r1, lr, lsr r6
 3ec:	1b003201 	blne	cbf8 <uart_flush_tx+0xca0c>
 3f0:	00000068 	andeq	r0, r0, r8, rrx
 3f4:	000006e0 	andeq	r0, r0, r0, ror #13
 3f8:	00000407 	andeq	r0, r0, r7, lsl #8
 3fc:	01500116 	cmpeq	r0, r6, lsl r1
 400:	5101163f 	tstpl	r1, pc, lsr r6
 404:	17003201 	strne	r3, [r0, -r1, lsl #4]
 408:	0000006c 	andeq	r0, r0, ip, rrx
 40c:	000006c8 	andeq	r0, r0, r8, asr #13
 410:	00008817 	andeq	r8, r0, r7, lsl r8
 414:	0006c800 	andeq	ip, r6, r0, lsl #16
 418:	00941b00 	addseq	r1, r4, r0, lsl #22
 41c:	06d40000 	ldrbeq	r0, [r4], r0
 420:	04320000 	ldrteq	r0, [r2], #-0
 424:	01160000 	tsteq	r6, r0
 428:	00740250 	rsbseq	r0, r4, r0, asr r2
 42c:	01510116 	cmpeq	r1, r6, lsl r1
 430:	a01b0030 	andsge	r0, fp, r0, lsr r0
 434:	d4000000 	strle	r0, [r0], #-0
 438:	4e000006 	cdpmi	0, 0, cr0, cr0, cr6, {0}
 43c:	16000004 	strne	r0, [r0], -r4
 440:	0c055001 	stceq	0, cr5, [r5], {1}
 444:	20215044 	eorcs	r5, r1, r4, asr #32
 448:	01510116 	cmpeq	r1, r6, lsl r1
 44c:	ac1b0030 	ldcge	0, cr0, [fp], {48}	; 0x30
 450:	d4000000 	strle	r0, [r0], #-0
 454:	6a000006 	bvs	474 <.debug_info+0x474>
 458:	16000004 	strne	r0, [r0], -r4
 45c:	0c055001 	stceq	0, cr5, [r5], {1}
 460:	2021504c 	eorcs	r5, r1, ip, asr #32
 464:	01510116 	cmpeq	r1, r6, lsl r1
 468:	b81b0033 	ldmdalt	fp, {r0, r1, r4, r5}
 46c:	d4000000 	strle	r0, [r0], #-0
 470:	86000006 	strhi	r0, [r0], -r6
 474:	16000004 	strne	r0, [r0], -r4
 478:	0c055001 	stceq	0, cr5, [r5], {1}
 47c:	20215050 	eorcs	r5, r1, r0, asr r0
 480:	01510116 	cmpeq	r1, r6, lsl r1
 484:	c41b0030 	ldrgt	r0, [fp], #-48	; 0xffffffd0
 488:	d4000000 	strle	r0, [r0], #-0
 48c:	a3000006 	movwge	r0, #6
 490:	16000004 	strne	r0, [r0], -r4
 494:	0c055001 	stceq	0, cr5, [r5], {1}
 498:	20215048 	eorcs	r5, r1, r8, asr #32
 49c:	02510116 	subseq	r0, r1, #-2147483643	; 0x80000005
 4a0:	1b00c708 	blne	320c8 <uart_flush_tx+0x31edc>
 4a4:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 4a8:	000006d4 	ldrdeq	r0, [r0], -r4
 4ac:	000004c1 	andeq	r0, r0, r1, asr #9
 4b0:	05500116 	ldrbeq	r0, [r0, #-278]	; 0xfffffeea
 4b4:	2150680c 	cmpcs	r0, ip, lsl #16
 4b8:	51011620 	tstpl	r1, r0, lsr #12
 4bc:	010e0a03 	tsteq	lr, r3, lsl #20
 4c0:	00dc1b00 	sbcseq	r1, ip, r0, lsl #22
 4c4:	06d40000 	ldrbeq	r0, [r4], r0
 4c8:	04da0000 	ldrbeq	r0, [sl], #0
 4cc:	01160000 	tsteq	r6, r0
 4d0:	00740250 	rsbseq	r0, r4, r0, asr r2
 4d4:	01510116 	cmpeq	r1, r6, lsl r1
 4d8:	e41c0033 	ldr	r0, [ip], #-51	; 0xffffffcd
 4dc:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 4e0:	00000006 	andeq	r0, r0, r6
 4e4:	00023418 	andeq	r3, r2, r8, lsl r4
 4e8:	06350100 	ldrteq	r0, [r5], -r0, lsl #2
 4ec:	00000000 	andeq	r0, r0, r0
 4f0:	00000048 	andeq	r0, r0, r8, asr #32
 4f4:	05ac9c01 	streq	r9, [ip, #3073]!	; 0xc01
 4f8:	e11a0000 	tst	sl, r0
 4fc:	00000001 	andeq	r0, r0, r1
 500:	02000000 	andeq	r0, r0, #0, 0
 504:	00000000 	andeq	r0, r0, r0
 508:	3b053601 	blcc	14dd14 <uart_flush_tx+0x14db28>
 50c:	20000005 	andcs	r0, r0, r5
 510:	000001ea 	andeq	r0, r0, sl, ror #3
 514:	00000008 	andeq	r0, r0, r8
 518:	00001802 	andeq	r1, r0, r2, lsl #16
 51c:	0ccd0100 	stfeqe	f0, [sp], {0}
 520:	00000c17 	andeq	r0, r0, r7, lsl ip
 524:	0006c800 	andeq	ip, r6, r0, lsl #16
 528:	00141500 	andseq	r1, r4, r0, lsl #10
 52c:	06bc0000 	ldrteq	r0, [ip], r0
 530:	01160000 	tsteq	r6, r0
 534:	00740250 	rsbseq	r0, r4, r0, asr r2
 538:	14000000 	strne	r0, [r0], #-0
 53c:	000005ac 	andeq	r0, r0, ip, lsr #11
 540:	00000020 	andeq	r0, r0, r0, lsr #32
 544:	00002001 	andeq	r2, r0, r1
 548:	00001800 	andeq	r1, r0, r0, lsl #16
 54c:	05380100 	ldreq	r0, [r8, #-256]!	; 0xffffff00
 550:	00000599 	muleq	r0, r9, r5
 554:	0005c51f 	andeq	ip, r5, pc, lsl r5
 558:	00009000 	andeq	r9, r0, r0
 55c:	00008e00 	andeq	r8, r0, r0, lsl #28
 560:	05b91f00 	ldreq	r1, [r9, #3840]!	; 0xf00
 564:	00a70000 	adceq	r0, r7, r0
 568:	00a50000 	adceq	r0, r5, r0
 56c:	281b0000 	ldmdacs	fp, {}	; <UNPREDICTABLE>
 570:	bc000000 	stclt	0, cr0, [r0], {-0}
 574:	85000006 	strhi	r0, [r0, #-6]
 578:	16000005 	strne	r0, [r0], -r5
 57c:	0c055001 	stceq	0, cr5, [r5], {1}
 580:	20215004 	eorcs	r5, r1, r4
 584:	00381500 	eorseq	r1, r8, r0, lsl #10
 588:	06d40000 	ldrbeq	r0, [r4], r0
 58c:	01160000 	tsteq	r6, r0
 590:	040c0550 	streq	r0, [ip], #-1360	; 0xfffffab0
 594:	00202150 	eoreq	r2, r0, r0, asr r1
 598:	00201700 	eoreq	r1, r0, r0, lsl #14
 59c:	06c80000 	strbeq	r0, [r8], r0
 5a0:	401c0000 	andsmi	r0, ip, r0
 5a4:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 5a8:	00000006 	andeq	r0, r0, r6
 5ac:	0002e721 	andeq	lr, r2, r1, lsr #14
 5b0:	0d310100 	ldfeqs	f0, [r1, #-0]
 5b4:	0005d201 	andeq	sp, r5, r1, lsl #4
 5b8:	00532200 	subseq	r2, r3, r0, lsl #4
 5bc:	31010000 	mrscc	r0, (UNDEF: 1)
 5c0:	0005d225 	andeq	sp, r5, r5, lsr #4
 5c4:	61762300 	cmnvs	r6, r0, lsl #6
 5c8:	3101006c 	tstcc	r1, ip, rrx
 5cc:	00002c34 	andeq	r2, r0, r4, lsr ip
 5d0:	04090000 	streq	r0, [r9], #-0
 5d4:	000005d8 	ldrdeq	r0, [r0], -r8
 5d8:	02b62124 	adcseq	r2, r6, #9
 5dc:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 5e0:	05ff010d 	ldrbeq	r0, [pc, #269]!	; 6f5 <uart_flush_tx+0x509>
 5e4:	53220000 			; <UNDEFINED> instruction: 0x53220000
 5e8:	01000000 	mrseq	r0, (UNDEF: 0)
 5ec:	05d2242e 	ldrbeq	r2, [r2, #1070]	; 0x42e
 5f0:	76230000 	strtvc	r0, [r3], -r0
 5f4:	01006c61 	tsteq	r0, r1, ror #24
 5f8:	002c332e 	eoreq	r3, ip, lr, lsr #6
 5fc:	25000000 	strcs	r0, [r0, #-0]
 600:	00000352 	andeq	r0, r0, r2, asr r3
 604:	00000104 	andeq	r0, r0, r4, lsl #2
 608:	00000018 	andeq	r0, r0, r8, lsl r0
 60c:	06269c01 	strteq	r9, [r6], -r1, lsl #24
 610:	10150000 	andsne	r0, r5, r0
 614:	bc000001 	stclt	0, cr0, [r0], {1}
 618:	16000006 	strne	r0, [r0], -r6
 61c:	0c055001 	stceq	0, cr5, [r5], {1}
 620:	20215064 	eorcs	r5, r1, r4, rrx
 624:	45250000 	strmi	r0, [r5, #-0]!
 628:	1c000003 	stcne	0, cr0, [r0], {3}
 62c:	1c000001 	stcne	0, cr0, [r0], {1}
 630:	01000000 	mrseq	r0, (UNDEF: 0)
 634:	00064d9c 	muleq	r6, ip, sp
 638:	01281500 			; <UNDEFINED> instruction: 0x01281500
 63c:	06bc0000 	ldrteq	r0, [ip], r0
 640:	01160000 	tsteq	r6, r0
 644:	640c0550 	strvs	r0, [ip], #-1360	; 0xfffffab0
 648:	00202150 	eoreq	r2, r0, r0, asr r1
 64c:	01ea2500 	mvneq	r2, r0, lsl #10
 650:	01cc0000 	biceq	r0, ip, r0
 654:	00200000 	eoreq	r0, r0, r0
 658:	9c010000 	stcls	0, cr0, [r1], {-0}
 65c:	0000067d 	andeq	r0, r0, sp, ror r6
 660:	0001d417 	andeq	sp, r1, r7, lsl r4
 664:	0006c800 	andeq	ip, r6, r0, lsl #16
 668:	01dc1500 	bicseq	r1, ip, r0, lsl #10
 66c:	06bc0000 	ldrteq	r0, [ip], r0
 670:	01160000 	tsteq	r6, r0
 674:	640c0550 	strvs	r0, [ip], #-1360	; 0xfffffab0
 678:	00202150 	eoreq	r2, r0, r0, asr r1
 67c:	01e12500 	mvneq	r2, r0, lsl #10
 680:	01ec0000 	mvneq	r0, r0
 684:	00240000 	eoreq	r0, r4, r0
 688:	9c010000 	stcls	0, cr0, [r1], {-0}
 68c:	000006bc 			; <UNDEFINED> instruction: 0x000006bc
 690:	0001ea20 	andeq	lr, r1, r0, lsr #20
 694:	0001f400 	andeq	pc, r1, r0, lsl #8
 698:	00800200 	addeq	r0, r0, r0, lsl #4
 69c:	cd010000 	stcgt	0, cr0, [r1, #-0]
 6a0:	01f8170c 	mvnseq	r1, ip, lsl #14
 6a4:	06c80000 	strbeq	r0, [r8], r0
 6a8:	00150000 	andseq	r0, r5, r0
 6ac:	bc000002 	stclt	0, cr0, [r0], {2}
 6b0:	16000006 	strne	r0, [r0], -r6
 6b4:	74025001 	strvc	r5, [r2], #-1
 6b8:	00000000 	andeq	r0, r0, r0
 6bc:	0001e526 	andeq	lr, r1, r6, lsr #10
 6c0:	0001e500 	andeq	lr, r1, r0, lsl #10
 6c4:	0bc80200 	bleq	ff200ecc <uart_flush_tx+0xff200ce0>
 6c8:	00001c26 	andeq	r1, r0, r6, lsr #24
 6cc:	00001c00 	andeq	r1, r0, r0, lsl #24
 6d0:	06a10200 	strteq	r0, [r1], r0, lsl #4
 6d4:	0001da26 	andeq	sp, r1, r6, lsr #20
 6d8:	0001da00 	andeq	sp, r1, r0, lsl #20
 6dc:	06b30200 	ldrteq	r0, [r3], r0, lsl #4
 6e0:	00031626 	andeq	r1, r3, r6, lsr #12
 6e4:	00031600 	andeq	r1, r3, r0, lsl #12
 6e8:	06190400 	ldreq	r0, [r9], -r0, lsl #8
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <uart_flush_tx+0x2bfec0>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00350400 	eorseq	r0, r5, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <uart_flush_tx+0x2ce688>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <uart_flush_tx+0xe8367c>
  58:	0b390b3b 	bleq	e42d4c <uart_flush_tx+0xe42b60>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <uart_flush_tx+0x3aa4>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	00260a00 	eoreq	r0, r6, r0, lsl #20
  70:	00001349 	andeq	r1, r0, r9, asr #6
  74:	3e01040b 	cdpcc	4, 0, cr0, cr1, cr11, {0}
  78:	490b0b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp}
  7c:	3b0b3a13 	blcc	2ce8d0 <uart_flush_tx+0x2ce6e4>
  80:	010b390b 	tsteq	fp, fp, lsl #18
  84:	0c000013 	stceq	0, cr0, [r0], {19}
  88:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
  8c:	00000b1c 	andeq	r0, r0, ip, lsl fp
  90:	0301130d 	movweq	r1, #4877	; 0x130d
  94:	3a0b0b0e 	bcc	2c2cd4 <uart_flush_tx+0x2c2ae8>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	0013010b 	andseq	r0, r3, fp, lsl #2
  a0:	000d0e00 	andeq	r0, sp, r0, lsl #28
  a4:	0b3a0803 	bleq	e820b8 <uart_flush_tx+0xe81ecc>
  a8:	0b390b3b 	bleq	e42d9c <uart_flush_tx+0xe42bb0>
  ac:	0b381349 	bleq	e04dd8 <uart_flush_tx+0xe04bec>
  b0:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; b8 <.debug_abbrev+0xb8>
  b4:	3a0e0300 	bcc	380cbc <uart_flush_tx+0x380ad0>
  b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  bc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
  c0:	1000000b 	andne	r0, r0, fp
  c4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  c8:	0b3b0b3a 	bleq	ec2db8 <uart_flush_tx+0xec2bcc>
  cc:	13490b39 	movtne	r0, #39737	; 0x9b39
  d0:	0000061c 	andeq	r0, r0, ip, lsl r6
  d4:	3f002e11 	svccc	0x00002e11
  d8:	3a0e0319 	bcc	380d44 <uart_flush_tx+0x380b58>
  dc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  e0:	2019270b 	andscs	r2, r9, fp, lsl #14
  e4:	1200000b 	andne	r0, r0, #11, 0
  e8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  ec:	0b3a0e03 	bleq	e83900 <uart_flush_tx+0xe83714>
  f0:	0b390b3b 	bleq	e42de4 <uart_flush_tx+0xe42bf8>
  f4:	13491927 	movtne	r1, #39207	; 0x9927
  f8:	00000b20 	andeq	r0, r0, r0, lsr #22
  fc:	3f012e13 	svccc	0x00012e13
 100:	3a0e0319 	bcc	380d6c <uart_flush_tx+0x380b80>
 104:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 108:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 10c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 110:	97184006 	ldrls	r4, [r8, -r6]
 114:	13011942 	movwne	r1, #6466	; 0x1942
 118:	1d140000 	ldcne	0, cr0, [r4, #-0]
 11c:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
 120:	0b42b801 	bleq	10ae12c <uart_flush_tx+0x10adf40>
 124:	06120111 			; <UNDEFINED> instruction: 0x06120111
 128:	0b590b58 	bleq	1642e90 <uart_flush_tx+0x1642ca4>
 12c:	13010b57 	movwne	r0, #6999	; 0x1b57
 130:	89150000 	ldmdbhi	r5, {}	; <UNPREDICTABLE>
 134:	11010182 	smlabbne	r1, r2, r1, r0
 138:	00133101 	andseq	r3, r3, r1, lsl #2
 13c:	828a1600 	addhi	r1, sl, #0, 12
 140:	18020001 	stmdane	r2, {r0}
 144:	00184291 	mulseq	r8, r1, r2
 148:	82891700 	addhi	r1, r9, #0, 14
 14c:	01110001 	tsteq	r1, r1
 150:	00001331 	andeq	r1, r0, r1, lsr r3
 154:	3f012e18 	svccc	0x00012e18
 158:	3a0e0319 	bcc	380dc4 <uart_flush_tx+0x380bd8>
 15c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 160:	1119270b 	tstne	r9, fp, lsl #14
 164:	40061201 	andmi	r1, r6, r1, lsl #4
 168:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 16c:	00001301 	andeq	r1, r0, r1, lsl #6
 170:	03000519 	movweq	r0, #1305	; 0x519
 174:	3b0b3a08 	blcc	2ce99c <uart_flush_tx+0x2ce7b0>
 178:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 17c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 180:	00001742 	andeq	r1, r0, r2, asr #14
 184:	31011d1a 	tstcc	r1, sl, lsl sp
 188:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
 18c:	17550b42 	ldrbne	r0, [r5, -r2, asr #22]
 190:	0b590b58 	bleq	1642ef8 <uart_flush_tx+0x1642d0c>
 194:	13010b57 	movwne	r0, #6999	; 0x1b57
 198:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
 19c:	11010182 	smlabbne	r1, r2, r1, r0
 1a0:	01133101 	tsteq	r3, r1, lsl #2
 1a4:	1c000013 	stcne	0, cr0, [r0], {19}
 1a8:	00018289 	andeq	r8, r1, r9, lsl #5
 1ac:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
 1b0:	00133119 	andseq	r3, r3, r9, lsl r1
 1b4:	00341d00 	eorseq	r1, r4, r0, lsl #26
 1b8:	0b3a0803 	bleq	e821cc <uart_flush_tx+0xe81fe0>
 1bc:	0b390b3b 	bleq	e42eb0 <uart_flush_tx+0xe42cc4>
 1c0:	17021349 	strne	r1, [r2, -r9, asr #6]
 1c4:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 1c8:	00341e00 	eorseq	r1, r4, r0, lsl #28
 1cc:	0b3a0e03 	bleq	e839e0 <uart_flush_tx+0xe837f4>
 1d0:	0b390b3b 	bleq	e42ec4 <uart_flush_tx+0xe42cd8>
 1d4:	051c1349 	ldreq	r1, [ip, #-841]	; 0xfffffcb7
 1d8:	051f0000 	ldreq	r0, [pc, #-0]	; 1e0 <.debug_abbrev+0x1e0>
 1dc:	02133100 	andseq	r3, r3, #0
 1e0:	1742b717 	smlaldne	fp, r2, r7, r7
 1e4:	1d200000 	stcne	0, cr0, [r0, #-0]
 1e8:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
 1ec:	0b42b801 	bleq	10ae1f8 <uart_flush_tx+0x10ae00c>
 1f0:	0b581755 	bleq	1605f4c <uart_flush_tx+0x1605d60>
 1f4:	0b570b59 	bleq	15c2f60 <uart_flush_tx+0x15c2d74>
 1f8:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
 1fc:	3a0e0301 	bcc	380e08 <uart_flush_tx+0x380c1c>
 200:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 204:	2019270b 	andscs	r2, r9, fp, lsl #14
 208:	0013010b 	andseq	r0, r3, fp, lsl #2
 20c:	00052200 	andeq	r2, r5, r0, lsl #4
 210:	0b3a0e03 	bleq	e83a24 <uart_flush_tx+0xe83838>
 214:	0b390b3b 	bleq	e42f08 <uart_flush_tx+0xe42d1c>
 218:	00001349 	andeq	r1, r0, r9, asr #6
 21c:	03000523 	movweq	r0, #1315	; 0x523
 220:	3b0b3a08 	blcc	2cea48 <uart_flush_tx+0x2ce85c>
 224:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 228:	24000013 	strcs	r0, [r0], #-19	; 0xffffffed
 22c:	00000035 	andeq	r0, r0, r5, lsr r0
 230:	31012e25 	tstcc	r1, r5, lsr #28
 234:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 238:	97184006 	ldrls	r4, [r8, -r6]
 23c:	13011942 	movwne	r1, #6466	; 0x1942
 240:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
 244:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 248:	030e6e19 	movweq	r6, #60953	; 0xee19
 24c:	3b0b3a0e 	blcc	2cea8c <uart_flush_tx+0x2ce8a0>
 250:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	01740000 	cmneq	r4, r0
   8:	017f0000 	cmneq	pc, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00017f50 	andeq	r7, r1, r0, asr pc
  14:	0001a400 	andeq	sl, r1, r0, lsl #8
  18:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
  1c:	000001a4 	andeq	r0, r0, r4, lsr #3
  20:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
  24:	01f30004 	mvnseq	r0, r4
  28:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  34:	01600000 	cmneq	r0, r0
  38:	01630000 	cmneq	r3, r0
  3c:	00060000 	andeq	r0, r6, r0
  40:	ff080070 			; <UNDEFINED> instruction: 0xff080070
  44:	01639f1a 	cmneq	r3, sl, lsl pc
  48:	01740000 	cmneq	r4, r0
  4c:	00060000 	andeq	r0, r6, r0
  50:	ff080074 			; <UNDEFINED> instruction: 0xff080074
  54:	00009f1a 	andeq	r9, r0, sl, lsl pc
  58:	00000000 	andeq	r0, r0, r0
  5c:	00010000 	andeq	r0, r1, r0
  60:	0000006c 	andeq	r0, r0, ip, rrx
  64:	00000084 	andeq	r0, r0, r4, lsl #1
  68:	9f310002 	svcls	0x00310002
	...
  74:	006c0001 	rsbeq	r0, ip, r1
  78:	00840000 	addeq	r0, r4, r0
  7c:	00060000 	andeq	r0, r6, r0
  80:	2150040c 	cmpcs	r0, ip, lsl #8
  84:	00009f20 	andeq	r9, r0, r0, lsr #30
  88:	00000000 	andeq	r0, r0, r0
  8c:	00010000 	andeq	r0, r1, r0
  90:	00000020 	andeq	r0, r0, r0, lsr #32
  94:	00000038 	andeq	r0, r0, r8, lsr r0
  98:	fe090003 	cdp2	0, 0, cr0, cr9, cr3, {0}
  9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  a0:	00000000 	andeq	r0, r0, r0
  a4:	20000100 	andcs	r0, r0, r0, lsl #2
  a8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
  ac:	06000000 	streq	r0, [r0], -r0
  b0:	50040c00 	andpl	r0, r4, r0, lsl #24
  b4:	009f2021 	addseq	r2, pc, r1, lsr #32
  b8:	00000000 	andeq	r0, r0, r0
  bc:	Address 0x00000000000000bc is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000210 	andeq	r0, r0, r0, lsl r2
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
	...
   8:	00000004 	andeq	r0, r0, r4
   c:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  18:	00000004 	andeq	r0, r0, r4
  1c:	00000008 	andeq	r0, r0, r8
  20:	00000008 	andeq	r0, r0, r8
  24:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  30:	00000050 	andeq	r0, r0, r0, asr r0
  34:	00000054 	andeq	r0, r0, r4, asr r0
  38:	0000006c 	andeq	r0, r0, ip, rrx
  3c:	00000074 	andeq	r0, r0, r4, ror r0
  40:	00000078 	andeq	r0, r0, r8, ror r0
  44:	00000084 	andeq	r0, r0, r4, lsl #1
	...
  50:	00000140 	andeq	r0, r0, r0, asr #2
  54:	00000144 	andeq	r0, r0, r4, asr #2
  58:	00000144 	andeq	r0, r0, r4, asr #2
  5c:	0000014c 	andeq	r0, r0, ip, asr #2
	...
  68:	00000180 	andeq	r0, r0, r0, lsl #3
  6c:	00000184 	andeq	r0, r0, r4, lsl #3
  70:	00000184 	andeq	r0, r0, r4, lsl #3
  74:	0000018c 	andeq	r0, r0, ip, lsl #3
	...
  80:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  84:	000001f4 	strdeq	r0, [r0], -r4
  88:	000001f4 	strdeq	r0, [r0], -r4
  8c:	00000200 	andeq	r0, r0, r0, lsl #4
	...
  9c:	00000210 	andeq	r0, r0, r0, lsl r2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000002e6 	andeq	r0, r0, r6, ror #5
   4:	00d30003 	sbcseq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	73552f00 	cmpvc	r5, #0, 30
  24:	2f737265 	svccs	0x00737265
  28:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
  2c:	6f532f73 	svcvs	0x00532f73
  30:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  34:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
  38:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	2f006564 	svccs	0x00006564
  4c:	2f74706f 	svccs	0x0074706f
  50:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  54:	77657262 	strbvc	r7, [r5, -r2, ror #4]!
  58:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  5c:	2f72616c 	svccs	0x0072616c
  60:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  64:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  68:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  6c:	2f392d69 	svccs	0x00392d69
  70:	30322d39 	eorscc	r2, r2, r9, lsr sp
  74:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  78:	3173632d 	cmncc	r3, sp, lsr #6
  7c:	2f653730 	svccs	0x00653730
  80:	2f62696c 	svccs	0x0062696c
  84:	2f636367 	svccs	0x00636367
  88:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  8c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  90:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  94:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  98:	2f312e32 	svccs	0x00312e32
  9c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  a0:	00656475 	rsbeq	r6, r5, r5, ror r4
  a4:	72617500 	rsbvc	r7, r1, #0, 10
  a8:	00632e74 	rsbeq	r2, r3, r4, ror lr
  ac:	72000001 	andvc	r0, r0, #1, 0
  b0:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  b4:	00000200 	andeq	r0, r0, r0, lsl #4
  b8:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  bc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  c0:	70670000 	rsbvc	r0, r7, r0
  c4:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
  c8:	00000200 	andeq	r0, r0, r0, lsl #4
  cc:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  d0:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
  d4:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
  d8:	00000300 	andeq	r0, r0, r0, lsl #6
  dc:	00190500 	andseq	r0, r9, r0, lsl #10
  e0:	00000205 	andeq	r0, r0, r5, lsl #4
  e4:	34030000 	strcc	r0, [r3], #-0
  e8:	13050501 	movwne	r0, #21761	; 0x5501
  ec:	96030605 	strls	r0, [r3], -r5, lsl #12
  f0:	05050101 	streq	r0, [r5, #-257]	; 0xfffffeff
  f4:	06190513 			; <UNDEFINED> instruction: 0x06190513
  f8:	017ee803 	cmneq	lr, r3, lsl #16
  fc:	8b030e05 	blhi	c3918 <uart_flush_tx+0xc372c>
 100:	09052e01 	stmdbeq	r5, {r0, r9, sl, fp, sp}
 104:	2e0e0306 	cdpcs	3, 0, cr0, cr14, cr6, {0}
 108:	05110a05 	ldreq	r0, [r1, #-2565]	; 0xfffff5fb
 10c:	01690305 	cmneq	r9, r5, lsl #6
 110:	2e090313 	mcrcs	3, 0, r0, cr9, cr3, {0}
 114:	01060e05 	tsteq	r6, r5, lsl #28
 118:	0d030a05 	vstreq	s0, [r3, #-20]	; 0xffffffec
 11c:	0605054a 	streq	r0, [r5], -sl, asr #10
 120:	4a7eea03 	bmi	1fba934 <uart_flush_tx+0x1fba748>
 124:	030d052f 	movweq	r0, #54575	; 0xd52f
 128:	05050179 	streq	r0, [r5, #-377]	; 0xfffffe87
 12c:	06110513 			; <UNDEFINED> instruction: 0x06110513
 130:	66050501 	strvs	r0, [r5], -r1, lsl #10
 134:	05190666 	ldreq	r0, [r9, #-1638]	; 0xfffff99a
 138:	05130601 	ldreq	r0, [r3, #-1537]	; 0xfffff9ff
 13c:	16052d05 	strne	r2, [r5], -r5, lsl #26
 140:	660c0306 	strvs	r0, [ip], -r6, lsl #6
 144:	05190505 	ldreq	r0, [r9, #-1285]	; 0xfffffafb
 148:	79030616 	stmdbvc	r3, {r1, r2, r4, r9, sl}
 14c:	35050501 	strcc	r0, [r5, #-1281]	; 0xfffffaff
 150:	63031105 	movwvs	r1, #12549	; 0x3105
 154:	0305052e 	movweq	r0, #21806	; 0x552e
 158:	4b062e1d 	blmi	18b9d4 <uart_flush_tx+0x18b7e8>
 15c:	0d053568 	cfstr32eq	mvfx3, [r5, #-416]	; 0xfffffe60
 160:	05015803 	streq	r5, [r1, #-2051]	; 0xfffff7fd
 164:	11051305 	tstne	r5, r5, lsl #6
 168:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 16c:	034a3503 	movteq	r3, #42243	; 0xa503
 170:	06662e4b 	strbteq	r2, [r6], -fp, asr #28
 174:	03012903 	movweq	r2, #6403	; 0x1903
 178:	6b692e0c 	blvs	1a4b9b0 <uart_flush_tx+0x1a4b7c4>
 17c:	0c036969 			; <UNDEFINED> instruction: 0x0c036969
 180:	676b1366 	strbvs	r1, [fp, -r6, ror #6]!
 184:	13060105 	movwne	r0, #24837	; 0x6105
 188:	052d0505 	streq	r0, [sp, #-1285]!	; 0xfffffafb
 18c:	26080619 			; <UNDEFINED> instruction: 0x26080619
 190:	05180505 	ldreq	r0, [r8, #-1285]	; 0xfffffafb
 194:	7a030619 	bvc	c1a00 <uart_flush_tx+0xc1814>
 198:	340d0501 	strcc	r0, [sp], #-1281	; 0xfffffaff
 19c:	054c0105 	strbeq	r0, [ip, #-261]	; 0xfffffefb
 1a0:	05670619 	strbeq	r0, [r7, #-1561]!	; 0xfffff9e7
 1a4:	19051a05 	stmdbne	r5, {r0, r2, r9, fp, ip}
 1a8:	01780306 	cmneq	r8, r6, lsl #6
 1ac:	05360d05 	ldreq	r0, [r6, #-3333]!	; 0xfffff2fb
 1b0:	01054a28 	tsteq	r5, r8, lsr #20
 1b4:	06150530 			; <UNDEFINED> instruction: 0x06150530
 1b8:	1305056b 	movwne	r0, #21867	; 0x556b
 1bc:	11061505 	tstne	r6, r5, lsl #10
 1c0:	062f0505 	strteq	r0, [pc], -r5, lsl #10
 1c4:	060d052f 	streq	r0, [sp], -pc, lsr #10
 1c8:	05016c03 	streq	r6, [r1, #-3075]	; 0xfffff3fd
 1cc:	04020009 	streq	r0, [r2], #-9
 1d0:	15030601 	strne	r0, [r3, #-1537]	; 0xfffff9ff
 1d4:	000a052e 	andeq	r0, sl, lr, lsr #10
 1d8:	11010402 	tstne	r1, r2, lsl #8
 1dc:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 1e0:	66030104 	strvs	r0, [r3], -r4, lsl #2
 1e4:	04020001 	streq	r0, [r2], #-1
 1e8:	0d051801 	stceq	8, cr1, [r5, #-4]
 1ec:	01040200 	mrseq	r0, R12_usr
 1f0:	0a050106 	beq	140610 <uart_flush_tx+0x140424>
 1f4:	01040200 	mrseq	r0, R12_usr
 1f8:	054a1403 	strbeq	r1, [sl, #-1027]	; 0xfffffbfd
 1fc:	054c0605 	strbeq	r0, [ip, #-1541]	; 0xfffff9fb
 200:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 204:	2f670605 	svccs	0x00670605
 208:	13060105 	movwne	r0, #24837	; 0x6105
 20c:	83061c05 	movwhi	r1, #27653	; 0x6c05
 210:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 214:	2e11061c 	mrccs	6, 0, r0, cr1, cr12, {0}
 218:	062f0505 	strteq	r0, [pc], -r5, lsl #10
 21c:	060d052f 	streq	r0, [sp], -pc, lsr #10
 220:	05016f03 	streq	r6, [r1, #-3843]	; 0xfffff0fd
 224:	04020009 	streq	r0, [r2], #-9
 228:	12030601 	andne	r0, r3, #1048576	; 0x100000
 22c:	000a052e 	andeq	r0, sl, lr, lsr #10
 230:	11010402 	tstne	r1, r2, lsl #8
 234:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 238:	67030104 	strvs	r0, [r3, -r4, lsl #2]
 23c:	04020001 	streq	r0, [r2], #-1
 240:	0d051a01 	vstreq	s2, [r5, #-4]
 244:	01040200 	mrseq	r0, R12_usr
 248:	0a050106 	beq	140668 <uart_flush_tx+0x14047c>
 24c:	01040200 	mrseq	r0, R12_usr
 250:	054a1103 	strbeq	r1, [sl, #-259]	; 0xfffffefd
 254:	674c0605 	strbvs	r0, [ip, -r5, lsl #12]
 258:	13060105 	movwne	r0, #24837	; 0x6105
 25c:	052d0505 	streq	r0, [sp, #-1285]!	; 0xfffffafb
 260:	05690619 	strbeq	r0, [r9, #-1561]!	; 0xfffff9e7
 264:	1905011b 	stmdbne	r5, {r0, r1, r3, r4, r8}
 268:	1b050106 	blne	140688 <uart_flush_tx+0x14049c>
 26c:	062a052e 	strteq	r0, [sl], -lr, lsr #10
 270:	0305052e 	movweq	r0, #21806	; 0x552e
 274:	05180158 	ldreq	r0, [r8, #-344]	; 0xfffffea8
 278:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 27c:	4a220301 	bmi	880e88 <uart_flush_tx+0x880c9c>
 280:	69061c05 	stmdbvs	r6, {r0, r2, sl, fp, ip}
 284:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 288:	0511061c 	ldreq	r0, [r1, #-1564]	; 0xfffff9e4
 28c:	03062f05 	movweq	r2, #28421	; 0x6f05
 290:	0e052e09 	cdpeq	14, 0, cr2, cr5, cr9, {0}
 294:	21050106 	tstcs	r5, r6, lsl #2
 298:	0301054a 	movweq	r0, #5450	; 0x154a
 29c:	1a052e0a 	bne	14bacc <uart_flush_tx+0x14b8e0>
 2a0:	05056806 	streq	r6, [r5, #-2054]	; 0xfffff7fa
 2a4:	061a0513 			; <UNDEFINED> instruction: 0x061a0513
 2a8:	030e0511 	movweq	r0, #58641	; 0xe511
 2ac:	09052e74 	stmdbeq	r5, {r2, r4, r5, r6, r9, sl, fp, sp}
 2b0:	01040200 	mrseq	r0, R12_usr
 2b4:	2e0e0306 	cdpcs	3, 0, cr0, cr14, cr6, {0}
 2b8:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 2bc:	05110104 	ldreq	r0, [r1, #-260]	; 0xfffffefc
 2c0:	04020005 	streq	r0, [r2], #-5
 2c4:	01690301 	cmneq	r9, r1, lsl #6
 2c8:	01040200 	mrseq	r0, R12_usr
 2cc:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
 2d0:	2e090301 	cdpcs	3, 0, cr0, cr9, cr1, {0}
 2d4:	02000e05 	andeq	r0, r0, #80	; 0x50
 2d8:	01060104 	tsteq	r6, r4, lsl #2
 2dc:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 2e0:	0d030104 	stfeqs	f0, [r3, #-16]
 2e4:	0008024a 	andeq	r0, r8, sl, asr #4
 2e8:	Address 0x00000000000002e8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	64756162 	ldrbtvs	r6, [r5], #-354	; 0xfffffe9e
   4:	6c61765f 	stclvs	6, cr7, [r1], #-380	; 0xfffffe84
   8:	61747300 	cmnvs	r4, r0, lsl #6
   c:	61750074 	cmnvs	r5, r4, ror r0
  10:	635f7472 	cmpvs	pc, #1912602624	; 0x72000000
  14:	675f6e61 	ldrbvs	r6, [pc, -r1, ror #28]
  18:	00637465 	rsbeq	r7, r3, r5, ror #8
  1c:	5f766564 	svcpl	0x00766564
  20:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
  24:	00726569 	rsbseq	r6, r2, r9, ror #10
  28:	4f495047 	svcmi	0x00495047
  2c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  30:	554f5f43 	strbpl	r5, [pc, #-3907]	; fffff0f5 <uart_flush_tx+0xffffef09>
  34:	54555054 	ldrbpl	r5, [r5], #-84	; 0xffffffac
  38:	78756100 	ldmdavc	r5!, {r8, sp, lr}^
  3c:	7265705f 	rsbvc	r7, r5, #95, 0	; 0x5f
  40:	73687069 	cmnvc	r8, #105, 0	; 0x69
  44:	72617500 	rsbvc	r7, r1, #0, 10
  48:	61635f74 	smcvs	13812	; 0x35f4
  4c:	75705f6e 	ldrbvc	r5, [r0, #-3950]!	; 0xfffff092
  50:	61006374 	tstvs	r0, r4, ror r3
  54:	00726464 	rsbseq	r6, r2, r4, ror #8
  58:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  5c:	5f78745f 	svcpl	0x0078745f
  60:	655f7369 	ldrbvs	r7, [pc, #-873]	; fffffcff <uart_flush_tx+0xfffffb13>
  64:	7974706d 	ldmdbvc	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
  68:	72617500 	rsbvc	r7, r1, #0, 10
  6c:	6e695f74 	mcrvs	15, 3, r5, cr9, cr4, {3}
  70:	47007469 	strmi	r7, [r0, -r9, ror #8]
  74:	5f4f4950 	svcpl	0x004f4950
  78:	434e5546 	movtmi	r5, #58694	; 0xe546
  7c:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  80:	4e470030 	mcrmi	0, 2, r0, cr7, cr0, {1}
  84:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  88:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  8c:	20312e32 	eorscs	r2, r1, r2, lsr lr
  90:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  94:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  98:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  9c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  a0:	5b202965 	blpl	80a63c <uart_flush_tx+0x80a450>
  a4:	2f4d5241 	svccs	0x004d5241
  a8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  ac:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  b0:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  b4:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  b8:	6f697369 	svcvs	0x00697369
  bc:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  c0:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  c4:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  c8:	616f6c66 	cmnvs	pc, r6, ror #24
  cc:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  d0:	61683d69 	cmnvs	r8, r9, ror #26
  d4:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  d8:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  dc:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  e0:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  e4:	613d7570 	teqvs	sp, r0, ror r5
  e8:	31316d72 	teqcc	r1, r2, ror sp
  ec:	7a6a3637 	bvc	1a8d9d0 <uart_flush_tx+0x1a8d7e4>
  f0:	20732d66 	rsbscs	r2, r3, r6, ror #26
  f4:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  f8:	613d656e 	teqvs	sp, lr, ror #10
  fc:	31316d72 	teqcc	r1, r2, ror sp
 100:	7a6a3637 	bvc	1a8d9e4 <uart_flush_tx+0x1a8d7f8>
 104:	20732d66 	rsbscs	r2, r3, r6, ror #26
 108:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 10c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 110:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 114:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
 118:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 11c:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
 120:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 124:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 128:	616d2d20 	cmnvs	sp, r0, lsr #26
 12c:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 130:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 134:	2b7a6b36 	blcs	1e9ae14 <uart_flush_tx+0x1e9ac28>
 138:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 13c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 140:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 144:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 148:	7361664f 	cmnvc	r1, #82837504	; 0x4f00000
 14c:	4f2d2074 	svcmi	0x002d2074
 150:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
 154:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 158:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 15c:	20393975 	eorscs	r3, r9, r5, ror r9
 160:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 164:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 168:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 16c:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 170:	61747365 	cmnvs	r4, r5, ror #6
 174:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 178:	50470067 	subpl	r0, r7, r7, rrx
 17c:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 180:	5f434e55 	svcpl	0x00434e55
 184:	32544c41 	subscc	r4, r4, #16640	; 0x4100
 188:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 18c:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
 190:	415f434e 	cmpmi	pc, lr, asr #6
 194:	0033544c 	eorseq	r5, r3, ip, asr #8
 198:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 19c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1a0:	61686320 	cmnvs	r8, r0, lsr #6
 1a4:	50470072 	subpl	r0, r7, r2, ror r0
 1a8:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 1ac:	5f434e55 	svcpl	0x00434e55
 1b0:	35544c41 	ldrbcc	r4, [r4, #-3137]	; 0xfffff3bf
 1b4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1b8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 1bc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1c0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 1c4:	7300746e 	movwvc	r7, #1134	; 0x46e
 1c8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1cc:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 1d0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1d4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 1d8:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
 1dc:	00323374 	eorseq	r3, r2, r4, ror r3
 1e0:	64756162 	ldrbtvs	r6, [r5], #-354	; 0xfffffe9e
 1e4:	74656700 	strbtvc	r6, [r5], #-1792	; 0xfffff900
 1e8:	61003233 	tstvs	r0, r3, lsr r2
 1ec:	655f7875 	ldrbvs	r7, [pc, #-2165]	; fffff97f <uart_flush_tx+0xfffff793>
 1f0:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 1f4:	75007365 	strvc	r7, [r0, #-869]	; 0xfffffc9b
 1f8:	5f747261 	svcpl	0x00747261
 1fc:	63746567 	cmnvs	r4, #432013312	; 0x19c00000
 200:	6f687300 	svcvs	0x00687300
 204:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 208:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
 20c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 210:	2064656e 	rsbcs	r6, r4, lr, ror #10
 214:	00746e69 	rsbseq	r6, r4, r9, ror #28
 218:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 21c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 220:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 224:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 228:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 22c:	6300746e 	movwvs	r7, #1134	; 0x46e
 230:	006c746e 	rsbeq	r7, ip, lr, ror #8
 234:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 238:	7369645f 	cmnvc	r9, #1593835520	; 0x5f000000
 23c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 240:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 244:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
 248:	415f434e 	cmpmi	pc, lr, asr #6
 24c:	0031544c 	eorseq	r5, r1, ip, asr #8
 250:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 254:	7361685f 	cmnvc	r1, #6225920	; 0x5f0000
 258:	7461645f 	strbtvc	r6, [r1], #-1119	; 0xfffffba1
 25c:	6f6c0061 	svcvs	0x006c0061
 260:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 264:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 268:	00746e69 	rsbseq	r6, r4, r9, ror #28
 26c:	5f697072 	svcpl	0x00697072
 270:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 274:	00726168 	rsbseq	r6, r2, r8, ror #2
 278:	4f495047 	svcmi	0x00495047
 27c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 280:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 284:	2f003454 	svccs	0x00003454
 288:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 28c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 290:	2f73656c 	svccs	0x0073656c
 294:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 298:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
 29c:	30343273 	eorscc	r3, r4, r3, ror r2
 2a0:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; f8 <.debug_str+0xf8>
 2a4:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 2a8:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
 2ac:	752f6372 	strvc	r6, [pc, #-882]!	; ffffff42 <uart_flush_tx+0xfffffd56>
 2b0:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 2b4:	726f0063 	rsbvc	r0, pc, #99, 0	; 0x63
 2b8:	336e695f 	cmncc	lr, #1556480	; 0x17c000
 2bc:	75700032 	ldrbvc	r0, [r0, #-50]!	; 0xffffffce
 2c0:	73006b74 	movwvc	r6, #2932	; 0xb74
 2c4:	74617263 	strbtvc	r7, [r1], #-611	; 0xfffffd9d
 2c8:	75006863 	strvc	r6, [r0, #-2147]	; 0xfffff79d
 2cc:	00747261 	rsbseq	r7, r4, r1, ror #4
 2d0:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 2d4:	745f3233 	ldrbvc	r3, [pc], #-563	; 2dc <.debug_str+0x2dc>
 2d8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 2dc:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 2e0:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 2e4:	61007261 	tstvs	r0, r1, ror #4
 2e8:	695f646e 	ldmdbvs	pc, {r1, r2, r3, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
 2ec:	0032336e 	eorseq	r3, r2, lr, ror #6
 2f0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 2f4:	63206465 			; <UNDEFINED> instruction: 0x63206465
 2f8:	00726168 	rsbseq	r6, r2, r8, ror #2
 2fc:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 300:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 304:	50470063 	subpl	r0, r7, r3, rrx
 308:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 30c:	5f434e55 	svcpl	0x00434e55
 310:	55504e49 	ldrbpl	r4, [r0, #-3657]	; 0xfffff1b7
 314:	70670054 	rsbvc	r0, r7, r4, asr r0
 318:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 31c:	665f7465 	ldrbvs	r7, [pc], -r5, ror #8
 320:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xfffff18b
 324:	006e6f69 	rsbeq	r6, lr, r9, ror #30
 328:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 32c:	756c665f 	strbvc	r6, [ip, #-1631]!	; 0xfffff9a1
 330:	745f6873 	ldrbvc	r6, [pc], #-2163	; 338 <uart_flush_tx+0x14c>
 334:	Address 0x0000000000000334 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <uart_flush_tx+0x80a404>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000048 	andeq	r0, r0, r8, asr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	5c018e02 	stcpl	14, cr8, [r1], {2}
  28:	000ec4ce 	andeq	ip, lr, lr, asr #9
  2c:	00000020 	andeq	r0, r0, r0, lsr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	00000048 	andeq	r0, r0, r8, asr #32
  38:	000000bc 	strheq	r0, [r0], -ip
  3c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  40:	86038504 	strhi	r8, [r3], -r4, lsl #10
  44:	02018e02 	andeq	r8, r1, #2, 28
  48:	c5c6ce4a 	strbgt	ip, [r6, #3658]	; 0xe4a
  4c:	00000ec4 	andeq	r0, r0, r4, asr #29
  50:	00000014 	andeq	r0, r0, r4, lsl r0
  54:	00000000 	andeq	r0, r0, r0
  58:	00000104 	andeq	r0, r0, r4, lsl #2
  5c:	00000018 	andeq	r0, r0, r8, lsl r0
  60:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  64:	00018e02 	andeq	r8, r1, r2, lsl #28
  68:	00000014 	andeq	r0, r0, r4, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	0000011c 	andeq	r0, r0, ip, lsl r1
  74:	0000001c 	andeq	r0, r0, ip, lsl r0
  78:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  7c:	00018e02 	andeq	r8, r1, r2, lsl #28
  80:	00000014 	andeq	r0, r0, r4, lsl r0
  84:	00000000 	andeq	r0, r0, r0
  88:	00000138 	andeq	r0, r0, r8, lsr r1
  8c:	0000003c 	andeq	r0, r0, ip, lsr r0
  90:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  94:	00018e02 	andeq	r8, r1, r2, lsl #28
  98:	00000020 	andeq	r0, r0, r0, lsr #32
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00000174 	andeq	r0, r0, r4, ror r1
  a4:	0000003c 	andeq	r0, r0, ip, lsr r0
  a8:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  ac:	86038504 	strhi	r8, [r3], -r4, lsl #10
  b0:	56018e02 	strpl	r8, [r1], -r2, lsl #28
  b4:	c4c5c6ce 	strbgt	ip, [r5], #1742	; 0x6ce
  b8:	0000000e 	andeq	r0, r0, lr
  bc:	00000014 	andeq	r0, r0, r4, lsl r0
  c0:	00000000 	andeq	r0, r0, r0
  c4:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
  c8:	0000001c 	andeq	r0, r0, ip, lsl r0
  cc:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  d0:	00018e02 	andeq	r8, r1, r2, lsl #28
  d4:	00000014 	andeq	r0, r0, r4, lsl r0
  d8:	00000000 	andeq	r0, r0, r0
  dc:	000001cc 	andeq	r0, r0, ip, asr #3
  e0:	00000020 	andeq	r0, r0, r0, lsr #32
  e4:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  e8:	00018e02 	andeq	r8, r1, r2, lsl #28
  ec:	00000014 	andeq	r0, r0, r4, lsl r0
  f0:	00000000 	andeq	r0, r0, r0
  f4:	000001ec 	andeq	r0, r0, ip, ror #3
  f8:	00000024 	andeq	r0, r0, r4, lsr #32
  fc:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 100:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_flush_tx+0x12cd640>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <uart_flush_tx+0x42238>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


crc.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <our_crc32_inc>:
   0:	e3510000 	cmp	r1, #0, 0
   4:	e1e0c002 	mvn	ip, r2
   8:	0a00000a 	beq	38 <our_crc32_inc+0x38>
   c:	e59f202c 	ldr	r2, [pc, #44]	; 40 <our_crc32_inc+0x40>
  10:	e0801001 	add	r1, r0, r1
  14:	e4d03001 	ldrb	r3, [r0], #1
  18:	e023300c 	eor	r3, r3, ip
  1c:	e6ef3073 	uxtb	r3, r3
  20:	e7923103 	ldr	r3, [r2, r3, lsl #2]
  24:	e1500001 	cmp	r0, r1
  28:	e023c42c 	eor	ip, r3, ip, lsr #8
  2c:	1afffff8 	bne	14 <our_crc32_inc+0x14>
  30:	e1e0000c 	mvn	r0, ip
  34:	e12fff1e 	bx	lr
  38:	e1a00002 	mov	r0, r2
  3c:	e12fff1e 	bx	lr
  40:	00000000 	andeq	r0, r0, r0

00000044 <our_crc32>:
  44:	e3510000 	cmp	r1, #0, 0
  48:	0a00000b 	beq	7c <our_crc32+0x38>
  4c:	e3e02000 	mvn	r2, #0, 0
  50:	e59fc02c 	ldr	ip, [pc, #44]	; 84 <our_crc32+0x40>
  54:	e0801001 	add	r1, r0, r1
  58:	e4d03001 	ldrb	r3, [r0], #1
  5c:	e0233002 	eor	r3, r3, r2
  60:	e6ef3073 	uxtb	r3, r3
  64:	e79c3103 	ldr	r3, [ip, r3, lsl #2]
  68:	e1500001 	cmp	r0, r1
  6c:	e0232422 	eor	r2, r3, r2, lsr #8
  70:	1afffff8 	bne	58 <our_crc32+0x14>
  74:	e1e00002 	mvn	r0, r2
  78:	e12fff1e 	bx	lr
  7c:	e1a00001 	mov	r0, r1
  80:	e12fff1e 	bx	lr
  84:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata:

00000000 <crc32_tab>:
   0:	00000000 	andeq	r0, r0, r0
   4:	77073096 			; <UNDEFINED> instruction: 0x77073096
   8:	ee0e612c 	adfep	f6, f6, #4.0
   c:	990951ba 	stmdbls	r9, {r1, r3, r4, r5, r7, r8, ip, lr}
  10:	076dc419 			; <UNDEFINED> instruction: 0x076dc419
  14:	706af48f 	rsbvc	pc, sl, pc, lsl #9
  18:	e963a535 	stmdb	r3!, {r0, r2, r4, r5, r8, sl, sp, pc}^
  1c:	9e6495a3 	cdpls	5, 6, cr9, cr4, cr3, {5}
  20:	0edb8832 	mrceq	8, 6, r8, cr11, cr2, {1}
  24:	79dcb8a4 	ldmibvc	ip, {r2, r5, r7, fp, ip, sp, pc}^
  28:	e0d5e91e 	sbcs	lr, r5, lr, lsl r9
  2c:	97d2d988 	ldrbls	sp, [r2, r8, lsl #19]
  30:	09b64c2b 	ldmibeq	r6!, {r0, r1, r3, r5, sl, fp, lr}
  34:	7eb17cbd 	mrcvc	12, 5, r7, cr1, cr13, {5}
  38:	e7b82d07 	ldr	r2, [r8, r7, lsl #26]!
  3c:	90bf1d91 	umlalsls	r1, pc, r1, sp	; <UNPREDICTABLE>
  40:	1db71064 	ldcne	0, cr1, [r7, #400]!	; 0x190
  44:	6ab020f2 	bvs	fec08414 <our_crc32+0xfec083d0>
  48:	f3b97148 	vceq.i32	<illegal reg q3.5>, q4, #0
  4c:	84be41de 	ldrthi	r4, [lr], #478	; 0x1de
  50:	1adad47d 	bne	ff6b524c <our_crc32+0xff6b5208>
  54:	6ddde4eb 	cfldrdvs	mvd14, [sp, #940]	; 0x3ac
  58:	f4d4b551 			; <UNDEFINED> instruction: 0xf4d4b551
  5c:	83d385c7 	bicshi	r8, r3, #834666496	; 0x31c00000
  60:	136c9856 	cmnne	ip, #5636096	; 0x560000
  64:	646ba8c0 	strbtvs	sl, [fp], #-2240	; 0xfffff740
  68:	fd62f97a 	stc2l	9, cr15, [r2, #-244]!	; 0xffffff0c	; <UNPREDICTABLE>
  6c:	8a65c9ec 	bhi	1972824 <our_crc32+0x19727e0>
  70:	14015c4f 	strne	r5, [r1], #-3151	; 0xfffff3b1
  74:	63066cd9 	movwvs	r6, #27865	; 0x6cd9
  78:	fa0f3d63 	blx	3cf60c <our_crc32+0x3cf5c8>
  7c:	8d080df5 	stchi	13, cr0, [r8, #-980]	; 0xfffffc2c
  80:	3b6e20c8 	blcc	1b883a8 <our_crc32+0x1b88364>
  84:	4c69105e 	stclmi	0, cr1, [r9], #-376	; 0xfffffe88
  88:	d56041e4 	strble	r4, [r0, #-484]!	; 0xfffffe1c
  8c:	a2677172 	rsbge	r7, r7, #-2147483620	; 0x8000001c
  90:	3c03e4d1 	cfstrscc	mvf14, [r3], {209}	; 0xd1
  94:	4b04d447 	blmi	1351b8 <our_crc32+0x135174>
  98:	d20d85fd 	andle	r8, sp, #1061158912	; 0x3f400000
  9c:	a50ab56b 	strge	fp, [sl, #-1387]	; 0xfffffa95
  a0:	35b5a8fa 	ldrcc	sl, [r5, #2298]!	; 0x8fa
  a4:	42b2986c 	adcsmi	r9, r2, #108, 16	; 0x6c0000
  a8:	dbbbc9d6 	blle	feef2808 <our_crc32+0xfeef27c4>
  ac:	acbcf940 			; <UNDEFINED> instruction: 0xacbcf940
  b0:	32d86ce3 	sbcscc	r6, r8, #58112	; 0xe300
  b4:	45df5c75 	ldrbmi	r5, [pc, #3189]	; d31 <our_crc32+0xced>
  b8:	dcd60dcf 	ldclle	13, cr0, [r6], {207}	; 0xcf
  bc:	abd13d59 	blge	ff44f628 <our_crc32+0xff44f5e4>
  c0:	26d930ac 	ldrbcs	r3, [r9], ip, lsr #1
  c4:	51de003a 	bicspl	r0, lr, sl, lsr r0
  c8:	c8d75180 	ldmgt	r7, {r7, r8, ip, lr}^
  cc:	bfd06116 	svclt	0x00d06116
  d0:	21b4f4b5 			; <UNDEFINED> instruction: 0x21b4f4b5
  d4:	56b3c423 	ldrtpl	ip, [r3], r3, lsr #8
  d8:	cfba9599 	svcgt	0x00ba9599
  dc:	b8bda50f 	poplt	{r0, r1, r2, r3, r8, sl, sp, pc}
  e0:	2802b89e 	stmdacs	r2, {r1, r2, r3, r4, r7, fp, ip, sp, pc}
  e4:	5f058808 	svcpl	0x00058808
  e8:	c60cd9b2 			; <UNDEFINED> instruction: 0xc60cd9b2
  ec:	b10be924 	tstlt	fp, r4, lsr #18
  f0:	2f6f7c87 	svccs	0x006f7c87
  f4:	58684c11 	stmdapl	r8!, {r0, r4, sl, fp, lr}^
  f8:	c1611dab 	cmngt	r1, fp, lsr #27
  fc:	b6662d3d 			; <UNDEFINED> instruction: 0xb6662d3d
 100:	76dc4190 			; <UNDEFINED> instruction: 0x76dc4190
 104:	01db7106 	bicseq	r7, fp, r6, lsl #2
 108:	98d220bc 	ldmls	r2, {r2, r3, r4, r5, r7, sp}^
 10c:	efd5102a 	svc	0x00d5102a
 110:	71b18589 			; <UNDEFINED> instruction: 0x71b18589
 114:	06b6b51f 	ssateq	fp, #23, pc, lsl #10	; <UNPREDICTABLE>
 118:	9fbfe4a5 	svcls	0x00bfe4a5
 11c:	e8b8d433 	ldm	r8!, {r0, r1, r4, r5, sl, ip, lr, pc}
 120:	7807c9a2 	stmdavc	r7, {r1, r5, r7, r8, fp, lr, pc}
 124:	0f00f934 	svceq	0x0000f934
 128:	9609a88e 	strls	sl, [r9], -lr, lsl #17
 12c:	e10e9818 	tst	lr, r8, lsl r8
 130:	7f6a0dbb 	svcvc	0x006a0dbb
 134:	086d3d2d 	stmdaeq	sp!, {r0, r2, r3, r5, r8, sl, fp, ip, sp}^
 138:	91646c97 			; <UNDEFINED> instruction: 0x91646c97
 13c:	e6635c01 	strbt	r5, [r3], -r1, lsl #24
 140:	6b6b51f4 	blvs	1ad4918 <our_crc32+0x1ad48d4>
 144:	1c6c6162 	stfnee	f6, [ip], #-392	; 0xfffffe78
 148:	856530d8 	strbhi	r3, [r5, #-216]!	; 0xffffff28
 14c:	f262004e 	vhadd.s32	q8, q1, q7
 150:	6c0695ed 	cfstr32vs	mvfx9, [r6], {237}	; 0xed
 154:	1b01a57b 	blne	69748 <our_crc32+0x69704>
 158:	8208f4c1 	andhi	pc, r8, #-1056964608	; 0xc1000000
 15c:	f50fc457 			; <UNDEFINED> instruction: 0xf50fc457
 160:	65b0d9c6 	ldrvs	sp, [r0, #2502]!	; 0x9c6
 164:	12b7e950 	adcsne	lr, r7, #80, 18	; 0x140000
 168:	8bbeb8ea 	blhi	fefae518 <our_crc32+0xfefae4d4>
 16c:	fcb9887c 	ldc2	8, cr8, [r9], #496	; 0x1f0
 170:	62dd1ddf 	sbcsvs	r1, sp, #14272	; 0x37c0
 174:	15da2d49 	ldrbne	r2, [sl, #3401]	; 0xd49
 178:	8cd37cf3 	ldclhi	12, cr7, [r3], {243}	; 0xf3
 17c:	fbd44c65 	blx	ff51331a <our_crc32+0xff5132d6>
 180:	4db26158 	ldfmis	f6, [r2, #352]!	; 0x160
 184:	3ab551ce 	bcc	fed548c4 <our_crc32+0xfed54880>
 188:	a3bc0074 			; <UNDEFINED> instruction: 0xa3bc0074
 18c:	d4bb30e2 	ldrtle	r3, [fp], #226	; 0xe2
 190:	4adfa541 	bmi	ff7e969c <our_crc32+0xff7e9658>
 194:	3dd895d7 	cfldr64cc	mvdx9, [r8, #860]	; 0x35c
 198:	a4d1c46d 	ldrbge	ip, [r1], #1133	; 0x46d
 19c:	d3d6f4fb 	bicsle	pc, r6, #-83886080	; 0xfb000000
 1a0:	4369e96a 	cmnmi	r9, #1736704	; 0x1a8000
 1a4:	346ed9fc 	strbtcc	sp, [lr], #-2556	; 0xfffff604
 1a8:	ad678846 	stclge	8, cr8, [r7, #-280]!	; 0xfffffee8
 1ac:	da60b8d0 	ble	182e4f4 <our_crc32+0x182e4b0>
 1b0:	44042d73 	strmi	r2, [r4], #-3443	; 0xfffff28d
 1b4:	33031de5 	movwcc	r1, #15845	; 0x3de5
 1b8:	aa0a4c5f 	bge	29333c <our_crc32+0x2932f8>
 1bc:	dd0d7cc9 	stcle	12, cr7, [sp, #-804]	; 0xfffffcdc
 1c0:	5005713c 	andpl	r7, r5, ip, lsr r1
 1c4:	270241aa 	strcs	r4, [r2, -sl, lsr #3]
 1c8:	be0b1010 	mcrlt	0, 0, r1, cr11, cr0, {0}
 1cc:	c90c2086 	stmdbgt	ip, {r1, r2, r7, sp}
 1d0:	5768b525 	strbpl	fp, [r8, -r5, lsr #10]!
 1d4:	206f85b3 	strhtcs	r8, [pc], #-83
 1d8:	b966d409 	stmdblt	r6!, {r0, r3, sl, ip, lr, pc}^
 1dc:	ce61e49f 	mcrgt	4, 3, lr, cr1, cr15, {4}
 1e0:	5edef90e 	vfnmspl.f16	s31, s28, s28	; <UNPREDICTABLE>
 1e4:	29d9c998 	ldmibcs	r9, {r3, r4, r7, r8, fp, lr, pc}^
 1e8:	b0d09822 	sbcslt	r9, r0, r2, lsr #16
 1ec:	c7d7a8b4 			; <UNDEFINED> instruction: 0xc7d7a8b4
 1f0:	59b33d17 	ldmibpl	r3!, {r0, r1, r2, r4, r8, sl, fp, ip, sp}
 1f4:	2eb40d81 	cdpcs	13, 11, cr0, cr4, cr1, {4}
 1f8:	b7bd5c3b 			; <UNDEFINED> instruction: 0xb7bd5c3b
 1fc:	c0ba6cad 	adcsgt	r6, sl, sp, lsr #25
 200:	edb88320 	ldc	3, cr8, [r8, #128]!	; 0x80
 204:	9abfb3b6 	bls	fefed0e4 <our_crc32+0xfefed0a0>
 208:	03b6e20c 			; <UNDEFINED> instruction: 0x03b6e20c
 20c:	74b1d29a 	ldrtvc	sp, [r1], #666	; 0x29a
 210:	ead54739 	b	ff551efc <our_crc32+0xff551eb8>
 214:	9dd277af 	ldclls	7, cr7, [r2, #700]	; 0x2bc
 218:	04db2615 	ldrbeq	r2, [fp], #1557	; 0x615
 21c:	73dc1683 	bicsvc	r1, ip, #137363456	; 0x8300000
 220:	e3630b12 	cmn	r3, #18432	; 0x4800
 224:	94643b84 	strbtls	r3, [r4], #-2948	; 0xfffff47c
 228:	0d6d6a3e 	vpusheq	{s13-s74}
 22c:	7a6a5aa8 	bvc	1a96cd4 <our_crc32+0x1a96c90>
 230:	e40ecf0b 	str	ip, [lr], #-3851	; 0xfffff0f5
 234:	9309ff9d 	movwls	pc, #40861	; 0x9f9d	; <UNPREDICTABLE>
 238:	0a00ae27 	beq	2badc <our_crc32+0x2ba98>
 23c:	7d079eb1 	stcvc	14, cr9, [r7, #-708]	; 0xfffffd3c
 240:	f00f9344 			; <UNDEFINED> instruction: 0xf00f9344
 244:	8708a3d2 			; <UNDEFINED> instruction: 0x8708a3d2
 248:	1e01f268 	cdpne	2, 0, cr15, cr1, cr8, {3}
 24c:	6906c2fe 	stmdbvs	r6, {r1, r2, r3, r4, r5, r6, r7, r9, lr, pc}
 250:	f762575d 			; <UNDEFINED> instruction: 0xf762575d
 254:	806567cb 	rsbhi	r6, r5, fp, asr #15
 258:	196c3671 	stmdbne	ip!, {r0, r4, r5, r6, r9, sl, ip, sp}^
 25c:	6e6b06e7 	cdpvs	6, 6, cr0, cr11, cr7, {7}
 260:	fed41b76 	mrc2	11, 6, r1, cr4, cr6, {3}	; <UNPREDICTABLE>
 264:	89d32be0 	ldmibhi	r3, {r5, r6, r7, r8, r9, fp, sp}^
 268:	10da7a5a 	sbcsne	r7, sl, sl, asr sl
 26c:	67dd4acc 	ldrbvs	r4, [sp, ip, asr #21]
 270:	f9b9df6f 			; <UNDEFINED> instruction: 0xf9b9df6f
 274:	8ebeeff9 	mrchi	15, 5, lr, cr14, cr9, {7}
 278:	17b7be43 	ldrne	fp, [r7, r3, asr #28]!
 27c:	60b08ed5 	ldrsbtvs	r8, [r0], r5
 280:	d6d6a3e8 	ldrble	sl, [r6], r8, ror #7
 284:	a1d1937e 	bicsge	r9, r1, lr, ror r3
 288:	38d8c2c4 	ldmcc	r8, {r2, r6, r7, r9, lr, pc}^
 28c:	4fdff252 	svcmi	0x00dff252
 290:	d1bb67f1 			; <UNDEFINED> instruction: 0xd1bb67f1
 294:	a6bc5767 	ldrtge	r5, [ip], r7, ror #14
 298:	3fb506dd 	svccc	0x00b506dd
 29c:	48b2364b 	ldmmi	r2!, {r0, r1, r3, r6, r9, sl, ip, sp}
 2a0:	d80d2bda 	stmdale	sp, {r1, r3, r4, r6, r7, r8, r9, fp, sp}
 2a4:	af0a1b4c 	svcge	0x000a1b4c
 2a8:	36034af6 			; <UNDEFINED> instruction: 0x36034af6
 2ac:	41047a60 	tstmi	r4, r0, ror #20
 2b0:	df60efc3 	svcle	0x0060efc3
 2b4:	a867df55 	stmdage	r7!, {r0, r2, r4, r6, r8, r9, sl, fp, ip, lr, pc}^
 2b8:	316e8eef 	cmncc	lr, pc, ror #29
 2bc:	4669be79 			; <UNDEFINED> instruction: 0x4669be79
 2c0:	cb61b38c 	blgt	186d0f8 <our_crc32+0x186d0b4>
 2c4:	bc66831a 	stcllt	3, cr8, [r6], #-104	; 0xffffff98
 2c8:	256fd2a0 	strbcs	sp, [pc, #-672]!	; 30 <crc32_tab+0x30>
 2cc:	5268e236 	rsbpl	lr, r8, #1610612739	; 0x60000003
 2d0:	cc0c7795 	stcgt	7, cr7, [ip], {149}	; 0x95
 2d4:	bb0b4703 	bllt	2d1ee8 <our_crc32+0x2d1ea4>
 2d8:	220216b9 	andcs	r1, r2, #193986560	; 0xb900000
 2dc:	5505262f 	strpl	r2, [r5, #-1583]	; 0xfffff9d1
 2e0:	c5ba3bbe 	ldrgt	r3, [sl, #3006]!	; 0xbbe
 2e4:	b2bd0b28 	adcslt	r0, sp, #40, 22	; 0xa000
 2e8:	2bb45a92 	blcs	fed16d38 <our_crc32+0xfed16cf4>
 2ec:	5cb36a04 	vldmiapl	r3!, {s12-s15}
 2f0:	c2d7ffa7 	sbcsgt	pc, r7, #668	; 0x29c
 2f4:	b5d0cf31 	ldrblt	ip, [r0, #3889]	; 0xf31
 2f8:	2cd99e8b 	ldclcs	14, cr9, [r9], {139}	; 0x8b
 2fc:	5bdeae1d 	blpl	ff7abb78 <our_crc32+0xff7abb34>
 300:	9b64c2b0 	blls	1930dc8 <our_crc32+0x1930d84>
 304:	ec63f226 	sfm	f7, 3, [r3], #-152	; 0xffffff68
 308:	756aa39c 	strbvc	sl, [sl, #-924]!	; 0xfffffc64
 30c:	026d930a 	rsbeq	r9, sp, #671088640	; 0x28000000
 310:	9c0906a9 	stcls	6, cr0, [r9], {169}	; 0xa9
 314:	eb0e363f 	bl	38dc18 <our_crc32+0x38dbd4>
 318:	72076785 	andvc	r6, r7, #34865152	; 0x2140000
 31c:	05005713 	streq	r5, [r0, #-1811]	; 0xfffff8ed
 320:	95bf4a82 	ldrls	r4, [pc, #2690]!	; daa <our_crc32+0xd66>
 324:	e2b87a14 	adcs	r7, r8, #20, 20	; 0x14000
 328:	7bb12bae 	blvc	fec4b1e8 <our_crc32+0xfec4b1a4>
 32c:	0cb61b38 	vldmiaeq	r6!, {d1-d28}
 330:	92d28e9b 	sbcsls	r8, r2, #2480	; 0x9b0
 334:	e5d5be0d 	ldrb	fp, [r5, #3597]	; 0xe0d
 338:	7cdcefb7 	ldclvc	15, cr14, [ip], {183}	; 0xb7
 33c:	0bdbdf21 	bleq	ff6f7fc8 <our_crc32+0xff6f7f84>
 340:	86d3d2d4 			; <UNDEFINED> instruction: 0x86d3d2d4
 344:	f1d4e242 			; <UNDEFINED> instruction: 0xf1d4e242
 348:	68ddb3f8 	ldmvs	sp, {r3, r4, r5, r6, r7, r8, r9, ip, sp, pc}^
 34c:	1fda836e 	svcne	0x00da836e
 350:	81be16cd 			; <UNDEFINED> instruction: 0x81be16cd
 354:	f6b9265b 			; <UNDEFINED> instruction: 0xf6b9265b
 358:	6fb077e1 	svcvs	0x00b077e1
 35c:	18b74777 	ldmne	r7!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, lr}
 360:	88085ae6 	stmdahi	r8, {r1, r2, r5, r6, r7, r9, fp, ip, lr}
 364:	ff0f6a70 			; <UNDEFINED> instruction: 0xff0f6a70
 368:	66063bca 	strvs	r3, [r6], -sl, asr #23
 36c:	11010b5c 	tstne	r1, ip, asr fp
 370:	8f659eff 	svchi	0x00659eff
 374:	f862ae69 			; <UNDEFINED> instruction: 0xf862ae69
 378:	616bffd3 	ldrdvs	pc, [fp, #-243]!	; 0xffffff0d
 37c:	166ccf45 	strbtne	ip, [ip], -r5, asr #30
 380:	a00ae278 	andge	lr, sl, r8, ror r2
 384:	d70dd2ee 	strle	sp, [sp, -lr, ror #5]
 388:	4e048354 	mcrmi	3, 0, r8, cr4, cr4, {2}
 38c:	3903b3c2 	stmdbcc	r3, {r1, r6, r7, r8, r9, ip, sp, pc}
 390:	a7672661 	strbge	r2, [r7, -r1, ror #12]!
 394:	d06016f7 	strdle	r1, [r0], #-103	; 0xffffff99	; <UNPREDICTABLE>
 398:	4969474d 	stmdbmi	r9!, {r0, r2, r3, r6, r8, r9, sl, lr}^
 39c:	3e6e77db 	mcrcc	7, 3, r7, cr14, cr11, {6}
 3a0:	aed16a4a 	vfnmage.f32	s13, s2, s20
 3a4:	d9d65adc 	ldmible	r6, {r2, r3, r4, r6, r7, r9, fp, ip, lr}^
 3a8:	40df0b66 	sbcsmi	r0, pc, r6, ror #22
 3ac:	37d83bf0 			; <UNDEFINED> instruction: 0x37d83bf0
 3b0:	a9bcae53 	ldmibge	ip!, {r0, r1, r4, r6, r9, sl, fp, sp, pc}
 3b4:	debb9ec5 	cdple	14, 11, cr9, cr11, cr5, {6}
 3b8:	47b2cf7f 			; <UNDEFINED> instruction: 0x47b2cf7f
 3bc:	30b5ffe9 	adcscc	pc, r5, r9, ror #31
 3c0:	bdbdf21c 	lfmlt	f7, 1, [sp, #112]!	; 0x70
 3c4:	cabac28a 	bgt	feeb0df4 <our_crc32+0xfeeb0db0>
 3c8:	53b39330 			; <UNDEFINED> instruction: 0x53b39330
 3cc:	24b4a3a6 	ldrtcs	sl, [r4], #934	; 0x3a6
 3d0:	bad03605 	blt	ff40dbec <our_crc32+0xff40dba8>
 3d4:	cdd70693 	ldclgt	6, cr0, [r7, #588]	; 0x24c
 3d8:	54de5729 	ldrbpl	r5, [lr], #1833	; 0x729
 3dc:	23d967bf 	bicscs	r6, r9, #50069504	; 0x2fc0000
 3e0:	b3667a2e 	cmnlt	r6, #188416	; 0x2e000
 3e4:	c4614ab8 	strbtgt	r4, [r1], #-2744	; 0xfffff548
 3e8:	5d681b02 	vstmdbpl	r8!, {d17}
 3ec:	2a6f2b94 	bcs	1bcb244 <our_crc32+0x1bcb200>
 3f0:	b40bbe37 	strlt	fp, [fp], #-3639	; 0xfffff1c9
 3f4:	c30c8ea1 	movwgt	r8, #52897	; 0xcea1
 3f8:	5a05df1b 	bpl	17806c <our_crc32+0x178028>
 3fc:	2d02ef8d 	stccs	15, cr14, [r2, #-564]	; 0xfffffdcc

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001c7 	andeq	r0, r0, r7, asr #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000000a 	andeq	r0, r0, sl
  10:	0001350c 	andeq	r3, r1, ip, lsl #10
  14:	00017c00 	andeq	r7, r1, r0, lsl #24
  18:	00000000 	andeq	r0, r0, r0
  1c:	00008800 	andeq	r8, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	06010200 	streq	r0, [r1], -r0, lsl #4
  28:	000001d2 	ldrdeq	r0, [r0], -r2
  2c:	b6050202 	strlt	r0, [r5], -r2, lsl #4
  30:	02000001 	andeq	r0, r0, #1, 0
  34:	01c90504 	biceq	r0, r9, r4, lsl #10
  38:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
  3c:	00016e05 	andeq	r6, r1, r5, lsl #28
  40:	01660300 	cmneq	r6, r0, lsl #6
  44:	2e020000 	cdpcs	0, 0, cr0, cr2, cr0, {0}
  48:	00005218 	andeq	r5, r0, r8, lsl r2
  4c:	00410400 	subeq	r0, r1, r0, lsl #8
  50:	01020000 	mrseq	r0, (UNDEF: 2)
  54:	00010208 	andeq	r0, r1, r8, lsl #4
  58:	07020200 	streq	r0, [r2, -r0, lsl #4]
  5c:	00000122 	andeq	r0, r0, r2, lsr #2
  60:	0001c003 	andeq	ip, r1, r3
  64:	19340200 	ldmdbne	r4!, {r9}
  68:	0000006c 	andeq	r0, r0, ip, rrx
  6c:	10070402 	andne	r0, r7, r2, lsl #8
  70:	02000001 	andeq	r0, r0, #1, 0
  74:	014f0708 	cmpeq	pc, r8, lsl #14
  78:	04050000 	streq	r0, [r5], #-0
  7c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  80:	07040200 	streq	r0, [r4, -r0, lsl #4]
  84:	00000142 	andeq	r0, r0, r2, asr #2
  88:	00006006 	andeq	r6, r0, r6
  8c:	00009800 	andeq	r9, r0, r0, lsl #16
  90:	00810700 	addeq	r0, r1, r0, lsl #14
  94:	00ff0000 	rscseq	r0, pc, r0
  98:	00000008 	andeq	r0, r0, r8
  9c:	11080100 	mrsne	r0, (UNDEF: 24)
  a0:	00000088 	andeq	r0, r0, r8, lsl #1
  a4:	00000305 	andeq	r0, r0, r5, lsl #6
  a8:	9e090000 	cdpls	0, 0, cr0, cr9, cr0, {0}
  ac:	01000001 	tsteq	r0, r1
  b0:	00600a3f 	rsbeq	r0, r0, pc, lsr sl
  b4:	00440000 	subeq	r0, r4, r0
  b8:	00440000 	subeq	r0, r4, r0
  bc:	9c010000 	stcls	0, cr0, [r1], {-0}
  c0:	00000139 	andeq	r0, r0, r9, lsr r1
  c4:	6675620a 	ldrbtvs	r6, [r5], -sl, lsl #4
  c8:	203f0100 	eorscs	r0, pc, r0, lsl #2
  cc:	00000139 	andeq	r0, r0, r9, lsr r1
  d0:	00000008 	andeq	r0, r0, r8
  d4:	00000000 	andeq	r0, r0, r0
  d8:	0001de0b 	andeq	sp, r1, fp, lsl #28
  dc:	2e3f0100 	rsfcse	f0, f7, f0
  e0:	00000081 	andeq	r0, r0, r1, lsl #1
  e4:	00000048 	andeq	r0, r0, r8, asr #32
  e8:	00000042 	andeq	r0, r0, r2, asr #32
  ec:	0001400c 	andeq	r4, r1, ip
  f0:	00004800 	andeq	r4, r0, r0, lsl #16
  f4:	00000200 	andeq	r0, r0, r0, lsl #4
  f8:	40010000 	andmi	r0, r1, r0
  fc:	01690d0c 	cmneq	r9, ip, lsl #26
 100:	007c0000 	rsbseq	r0, ip, r0
 104:	00740000 	rsbseq	r0, r4, r0
 108:	5d0d0000 	stcpl	0, cr0, [sp, #-0]
 10c:	bd000001 	stclt	0, cr0, [r0, #-4]
 110:	b5000000 	strlt	r0, [r0, #-0]
 114:	0d000000 	stceq	0, cr0, [r0, #-0]
 118:	00000151 	andeq	r0, r0, r1, asr r1
 11c:	00000102 	andeq	r0, r0, r2, lsl #2
 120:	000000fa 	strdeq	r0, [r0], -sl
 124:	0000000e 	andeq	r0, r0, lr
 128:	01750f00 	cmneq	r5, r0, lsl #30
 12c:	01460000 	mrseq	r0, (UNDEF: 70)
 130:	013c0000 	teqeq	ip, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	3f041000 	svccc	0x00041000
 13c:	11000001 	tstne	r0, r1
 140:	0001a812 	andeq	sl, r1, r2, lsl r8
 144:	0a360100 	beq	d8054c <our_crc32+0xd80508>
 148:	00000060 	andeq	r0, r0, r0, rrx
 14c:	00018001 	andeq	r8, r1, r1
 150:	75621300 	strbvc	r1, [r2, #-768]!	; 0xfffffd00
 154:	36010066 	strcc	r0, [r1], -r6, rrx
 158:	00013924 	andeq	r3, r1, r4, lsr #18
 15c:	01de1400 	bicseq	r1, lr, r0, lsl #8
 160:	36010000 	strcc	r0, [r1], -r0
 164:	00008132 	andeq	r8, r0, r2, lsr r1
 168:	72631300 	rsbvc	r1, r3, #0, 6
 16c:	36010063 	strcc	r0, [r1], -r3, rrx
 170:	00006041 	andeq	r6, r0, r1, asr #32
 174:	00701500 	rsbseq	r1, r0, r0, lsl #10
 178:	80143701 	andshi	r3, r4, r1, lsl #14
 17c:	00000001 	andeq	r0, r0, r1
 180:	004d0410 	subeq	r0, sp, r0, lsl r4
 184:	40160000 	andsmi	r0, r6, r0
 188:	00000001 	andeq	r0, r0, r1
 18c:	44000000 	strmi	r0, [r0], #-0
 190:	01000000 	mrseq	r0, (UNDEF: 0)
 194:	01510d9c 			; <UNDEFINED> instruction: 0x01510d9c
 198:	01920000 	orrseq	r0, r2, r0
 19c:	018a0000 	orreq	r0, sl, r0
 1a0:	5d0d0000 	stcpl	0, cr0, [sp, #-0]
 1a4:	d4000001 	strle	r0, [r0], #-1
 1a8:	cc000001 	stcgt	0, cr0, [r0], {1}
 1ac:	0d000001 	stceq	0, cr0, [r0, #-4]
 1b0:	00000169 	andeq	r0, r0, r9, ror #2
 1b4:	00000215 	andeq	r0, r0, r5, lsl r2
 1b8:	00000211 	andeq	r0, r0, r1, lsl r2
 1bc:	0001750f 	andeq	r7, r1, pc, lsl #10
 1c0:	00023d00 	andeq	r3, r2, r0, lsl #26
 1c4:	00023300 	andeq	r3, r2, r0, lsl #6
 1c8:	Address 0x00000000000001c8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <our_crc32+0x2c0068>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <our_crc32+0x380be4>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00260400 	eoreq	r0, r6, r0, lsl #8
  30:	00001349 	andeq	r1, r0, r9, asr #6
  34:	0b002405 	bleq	9050 <our_crc32+0x900c>
  38:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  3c:	06000008 	streq	r0, [r0], -r8
  40:	13490101 	movtne	r0, #37121	; 0x9101
  44:	00001301 	andeq	r1, r0, r1, lsl #6
  48:	49002107 	stmdbmi	r0, {r0, r1, r2, r8, sp}
  4c:	000b2f13 	andeq	r2, fp, r3, lsl pc
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <our_crc32+0xe83824>
  58:	0b390b3b 	bleq	e42d4c <our_crc32+0xe42d08>
  5c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  60:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  64:	03193f01 	tsteq	r9, #1, 30
  68:	3b0b3a0e 	blcc	2ce8a8 <our_crc32+0x2ce864>
  6c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  70:	11134919 	tstne	r3, r9, lsl r9
  74:	40061201 	andmi	r1, r6, r1, lsl #4
  78:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  7c:	00001301 	andeq	r1, r0, r1, lsl #6
  80:	0300050a 	movweq	r0, #1290	; 0x50a
  84:	3b0b3a08 	blcc	2ce8ac <our_crc32+0x2ce868>
  88:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  8c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  90:	00001742 	andeq	r1, r0, r2, asr #14
  94:	0300050b 	movweq	r0, #1291	; 0x50b
  98:	3b0b3a0e 	blcc	2ce8d8 <our_crc32+0x2ce894>
  9c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  a4:	00001742 	andeq	r1, r0, r2, asr #14
  a8:	31011d0c 	tstcc	r1, ip, lsl #26
  ac:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
  b0:	17550b42 	ldrbne	r0, [r5, -r2, asr #22]
  b4:	0b590b58 	bleq	1642e1c <our_crc32+0x1642dd8>
  b8:	00000b57 	andeq	r0, r0, r7, asr fp
  bc:	3100050d 	tstcc	r0, sp, lsl #10
  c0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  c4:	00001742 	andeq	r1, r0, r2, asr #14
  c8:	55010b0e 	strpl	r0, [r1, #-2830]	; 0xfffff4f2
  cc:	0f000017 	svceq	0x00000017
  d0:	13310034 	teqne	r1, #52, 0	; 0x34
  d4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  d8:	10000017 	andne	r0, r0, r7, lsl r0
  dc:	0b0b000f 	bleq	2c0120 <our_crc32+0x2c00dc>
  e0:	00001349 	andeq	r1, r0, r9, asr #6
  e4:	00002611 	andeq	r2, r0, r1, lsl r6
  e8:	012e1200 			; <UNDEFINED> instruction: 0x012e1200
  ec:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  f0:	0b3b0b3a 	bleq	ec2de0 <our_crc32+0xec2d9c>
  f4:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  f8:	0b201349 	bleq	804e24 <our_crc32+0x804de0>
  fc:	00001301 	andeq	r1, r0, r1, lsl #6
 100:	03000513 	movweq	r0, #1299	; 0x513
 104:	3b0b3a08 	blcc	2ce92c <our_crc32+0x2ce8e8>
 108:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 10c:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
 110:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 114:	0b3b0b3a 	bleq	ec2e04 <our_crc32+0xec2dc0>
 118:	13490b39 	movtne	r0, #39737	; 0x9b39
 11c:	34150000 	ldrcc	r0, [r5], #-0
 120:	3a080300 	bcc	200d28 <our_crc32+0x200ce4>
 124:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 128:	0013490b 	andseq	r4, r3, fp, lsl #18
 12c:	012e1600 			; <UNDEFINED> instruction: 0x012e1600
 130:	01111331 	tsteq	r1, r1, lsr r3
 134:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 138:	00194297 	mulseq	r9, r7, r2
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000044 	andeq	r0, r0, r4, asr #32
   c:	00000058 	andeq	r0, r0, r8, asr r0
  10:	58500001 	ldmdapl	r0, {r0}^
  14:	7c000000 	stcvc	0, cr0, [r0], {-0}
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	00007c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
  24:	00008000 	andeq	r8, r0, r0
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	00000080 	andeq	r0, r0, r0, lsl #1
  30:	00000088 	andeq	r0, r0, r8, lsl #1
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  48:	00000044 	andeq	r0, r0, r4, asr #32
  4c:	00000058 	andeq	r0, r0, r8, asr r0
  50:	58510001 	ldmdapl	r1, {r0}^
  54:	7c000000 	stcvc	0, cr0, [r0], {-0}
  58:	04000000 	streq	r0, [r0], #-0
  5c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  60:	00007c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
  64:	00008800 	andeq	r8, r0, r0, lsl #16
  68:	51000100 	mrspl	r0, (UNDEF: 16)
	...
  74:	00050502 	andeq	r0, r5, r2, lsl #10
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	00000048 	andeq	r0, r0, r8, asr #32
  80:	00000048 	andeq	r0, r0, r8, asr #32
  84:	9f300002 	svcls	0x00300002
  88:	00000048 	andeq	r0, r0, r8, asr #32
  8c:	00000058 	andeq	r0, r0, r8, asr r0
  90:	ff090003 			; <UNDEFINED> instruction: 0xff090003
  94:	0000589f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  98:	00007c00 	andeq	r7, r0, r0, lsl #24
  9c:	52000100 	andpl	r0, r0, #0
  a0:	0000007c 	andeq	r0, r0, ip, ror r0
  a4:	00000080 	andeq	r0, r0, r0, lsl #1
  a8:	ff090003 			; <UNDEFINED> instruction: 0xff090003
  ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  b0:	00000000 	andeq	r0, r0, r0
  b4:	07070200 	streq	r0, [r7, -r0, lsl #4]
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00004801 	andeq	r4, r0, r1, lsl #16
  c0:	00004800 	andeq	r4, r0, r0, lsl #16
  c4:	51000100 	mrspl	r0, (UNDEF: 16)
  c8:	00000048 	andeq	r0, r0, r8, asr #32
  cc:	00000058 	andeq	r0, r0, r8, asr r0
  d0:	7f710003 	svcvc	0x00710003
  d4:	0000589f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  d8:	00007c00 	andeq	r7, r0, r0, lsl #24
  dc:	f3000600 	vmax.u8	d0, d0, d0
  e0:	1c315101 	ldfnes	f5, [r1], #-4
  e4:	00007c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
  e8:	00008000 	andeq	r8, r0, r0
  ec:	71000300 	mrsvc	r0, LR_irq
  f0:	00009f7f 	andeq	r9, r0, pc, ror pc
  f4:	00000000 	andeq	r0, r0, r0
  f8:	00020000 	andeq	r0, r2, r0
  fc:	00000000 	andeq	r0, r0, r0
 100:	00480100 	subeq	r0, r8, r0, lsl #2
 104:	00580000 	subseq	r0, r8, r0
 108:	00010000 	andeq	r0, r1, r0
 10c:	00005850 	andeq	r5, r0, r0, asr r8
 110:	00007c00 	andeq	r7, r0, r0, lsl #24
 114:	f3000400 	vshl.u8	d0, d0, d0
 118:	7c9f5001 	ldcvc	0, cr5, [pc], {1}
 11c:	80000000 	andhi	r0, r0, r0
 120:	01000000 	mrseq	r0, (UNDEF: 0)
 124:	00805000 	addeq	r5, r0, r0
 128:	00800000 	addeq	r0, r0, r0
 12c:	00040000 	andeq	r0, r4, r0
 130:	9f5001f3 	svcls	0x005001f3
	...
 13c:	00010104 	andeq	r0, r1, r4, lsl #2
 140:	00000000 	andeq	r0, r0, r0
 144:	00480100 	subeq	r0, r8, r0, lsl #2
 148:	00580000 	subseq	r0, r8, r0
 14c:	00010000 	andeq	r0, r1, r0
 150:	00005850 	andeq	r5, r0, r0, asr r8
 154:	00005c00 	andeq	r5, r0, r0, lsl #24
 158:	70000300 	andvc	r0, r0, r0, lsl #6
 15c:	005c9f01 	subseq	r9, ip, r1, lsl #30
 160:	00780000 	rsbseq	r0, r8, r0
 164:	00010000 	andeq	r0, r1, r0
 168:	00007c50 	andeq	r7, r0, r0, asr ip
 16c:	00008000 	andeq	r8, r0, r0
 170:	50000100 	andpl	r0, r0, r0, lsl #2
 174:	00000080 	andeq	r0, r0, r0, lsl #1
 178:	00000080 	andeq	r0, r0, r0, lsl #1
 17c:	01f30004 	mvnseq	r0, r4
 180:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 194:	00140000 	andseq	r0, r4, r0
 198:	00010000 	andeq	r0, r1, r0
 19c:	00001450 	andeq	r1, r0, r0, asr r4
 1a0:	00003800 	andeq	r3, r0, r0, lsl #16
 1a4:	f3000400 	vshl.u8	d0, d0, d0
 1a8:	389f5001 	ldmcc	pc, {r0, ip, lr}	; <UNPREDICTABLE>
 1ac:	3c000000 	stccc	0, cr0, [r0], {-0}
 1b0:	01000000 	mrseq	r0, (UNDEF: 0)
 1b4:	003c5000 	eorseq	r5, ip, r0
 1b8:	00440000 	subeq	r0, r4, r0
 1bc:	00040000 	andeq	r0, r4, r0
 1c0:	9f5001f3 	svcls	0x005001f3
	...
 1cc:	00020200 	andeq	r0, r2, r0, lsl #4
	...
 1d8:	00000008 	andeq	r0, r0, r8
 1dc:	08510001 	ldmdaeq	r1, {r0}^
 1e0:	14000000 	strne	r0, [r0], #-0
 1e4:	03000000 	movweq	r0, #0
 1e8:	9f7f7100 	svcls	0x007f7100
 1ec:	00000014 	andeq	r0, r0, r4, lsl r0
 1f0:	00000038 	andeq	r0, r0, r8, lsr r0
 1f4:	01f30006 	mvnseq	r0, r6
 1f8:	9f1c3151 	svcls	0x001c3151
 1fc:	00000038 	andeq	r0, r0, r8, lsr r0
 200:	00000044 	andeq	r0, r0, r4, asr #32
 204:	7f710003 	svcvc	0x00710003
 208:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 218:	00000800 	andeq	r0, r0, r0, lsl #16
 21c:	52000100 	andpl	r0, r0, #0
 220:	00000008 	andeq	r0, r0, r8
 224:	00000044 	andeq	r0, r0, r4, asr #32
 228:	005c0001 	subseq	r0, ip, r1
 22c:	00000000 	andeq	r0, r0, r0
 230:	01000000 	mrseq	r0, (UNDEF: 0)
 234:	00000101 	andeq	r0, r0, r1, lsl #2
 238:	00000000 	andeq	r0, r0, r0
 23c:	00000400 	andeq	r0, r0, r0, lsl #8
 240:	00001400 	andeq	r1, r0, r0, lsl #8
 244:	50000100 	andpl	r0, r0, r0, lsl #2
 248:	00000014 	andeq	r0, r0, r4, lsl r0
 24c:	00000018 	andeq	r0, r0, r8, lsl r0
 250:	01700003 	cmneq	r0, r3
 254:	0000189f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
 258:	00003400 	andeq	r3, r0, r0, lsl #8
 25c:	50000100 	andpl	r0, r0, r0, lsl #2
 260:	00000038 	andeq	r0, r0, r8, lsr r0
 264:	0000003c 	andeq	r0, r0, ip, lsr r0
 268:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 26c:	44000000 	strmi	r0, [r0], #-0
 270:	04000000 	streq	r0, [r0], #-0
 274:	5001f300 	andpl	pc, r1, r0, lsl #6
 278:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 27c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000088 	andeq	r0, r0, r8, lsl #1
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000044 	andeq	r0, r0, r4, asr #32
   4:	00000048 	andeq	r0, r0, r8, asr #32
   8:	00000048 	andeq	r0, r0, r8, asr #32
   c:	00000080 	andeq	r0, r0, r0, lsl #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000125 	andeq	r0, r0, r5, lsr #2
   4:	008c0003 	addeq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	6f2f0063 	svcvs	0x002f0063
  24:	682f7470 	stmdavs	pc!, {r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  28:	62656d6f 	rsbvs	r6, r5, #7104	; 0x1bc0
  2c:	2f776572 	svccs	0x00776572
  30:	6c6c6543 	cfstr64vs	mvdx6, [ip], #-268	; 0xfffffef4
  34:	612f7261 			; <UNDEFINED> instruction: 0x612f7261
  38:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  3c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  40:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  44:	392f392d 	stmdbcc	pc!, {r0, r2, r3, r5, r8, fp, ip, sp}	; <UNPREDICTABLE>
  48:	3130322d 	teqcc	r0, sp, lsr #4
  4c:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  50:	30317363 	eorscc	r7, r1, r3, ror #6
  54:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffff80 <our_crc32+0xffffff3c>
  58:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  5c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  60:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  64:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  68:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  6c:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  70:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  74:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  78:	00006564 	andeq	r6, r0, r4, ror #10
  7c:	2e637263 	cdpcs	2, 6, cr7, cr3, cr3, {3}
  80:	00010063 	andeq	r0, r1, r3, rrx
  84:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  88:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
  8c:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  90:	00020068 	andeq	r0, r2, r8, rrx
  94:	46050000 	strmi	r0, [r5], -r0
  98:	00020500 	andeq	r0, r2, r0, lsl #10
  9c:	03000000 	movweq	r0, #0
  a0:	0b050135 	bleq	14057c <our_crc32+0x140538>
  a4:	05051606 	streq	r1, [r5, #-1542]	; 0xfffff9fa
  a8:	05142b06 	ldreq	r2, [r4, #-2822]	; 0xfffff4fa
  ac:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
  b0:	052f0605 	streq	r0, [pc, #-1541]!	; fffffab3 <our_crc32+0xfffffa6f>
  b4:	0106010b 	tsteq	r6, fp, lsl #2
  b8:	67060905 	strvs	r0, [r6, -r5, lsl #18]
  bc:	01062005 	tsteq	r6, r5
  c0:	052e1e05 	streq	r1, [lr, #-3589]!	; 0xfffff1fb
  c4:	18052e26 	stmdane	r5, {r1, r2, r5, r9, sl, fp, sp}
  c8:	2d0b052e 	cfstr32cs	mvfx0, [fp, #-184]	; 0xffffff48
  cc:	052f0d05 	streq	r0, [pc, #-3333]!	; fffff3cf <our_crc32+0xfffff38b>
  d0:	062d060b 	strteq	r0, [sp], -fp, lsl #12
  d4:	052e4a01 	streq	r4, [lr, #-2561]!	; 0xfffff5ff
  d8:	05300605 	ldreq	r0, [r0, #-1541]!	; 0xfffff9fb
  dc:	05130601 	ldreq	r0, [r3, #-1537]	; 0xfffff9ff
  e0:	054c0634 	strbeq	r0, [ip, #-1588]	; 0xfffff9cc
  e4:	2e0d060b 	cfmadd32cs	mvax0, mvfx0, mvfx13, mvfx11
  e8:	18060505 	stmdane	r6, {r0, r2, r8, sl}
  ec:	76030a05 	strvc	r0, [r3], -r5, lsl #20
  f0:	13050501 	movwne	r0, #21761	; 0x5501
  f4:	0b051314 	bleq	144d4c <our_crc32+0x144d08>
  f8:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  fc:	68062d09 	stmdavs	r6, {r0, r3, r8, sl, fp, sp}
 100:	01062005 	tsteq	r6, r5
 104:	052e1e05 	streq	r1, [lr, #-3589]!	; 0xfffff1fb
 108:	18052e26 	stmdane	r5, {r1, r2, r5, r9, sl, fp, sp}
 10c:	2d0b052e 	cfstr32cs	mvfx0, [fp, #-184]	; 0xffffff48
 110:	052f0d05 	streq	r0, [pc, #-3333]!	; fffff413 <our_crc32+0xfffff3cf>
 114:	062d060b 	strteq	r0, [sp], -fp, lsl #12
 118:	052e4a01 	streq	r4, [lr, #-2561]!	; 0xfffff5ff
 11c:	06300605 	ldrteq	r0, [r0], -r5, lsl #12
 120:	17010501 	strne	r0, [r1, -r1, lsl #10]
 124:	01000402 	tsteq	r0, r2, lsl #8
 128:	Address 0x0000000000000128 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	33637263 	cmncc	r3, #805306374	; 0x30000006
   4:	61745f32 	cmnvs	r4, r2, lsr pc
   8:	4e470062 	cdpmi	0, 4, cr0, cr7, cr2, {3}
   c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  10:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  14:	20312e32 	eorscs	r2, r1, r2, lsr lr
  18:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  1c:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  20:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  24:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  28:	5b202965 	blpl	80a5c4 <our_crc32+0x80a580>
  2c:	2f4d5241 	svccs	0x004d5241
  30:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  34:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  38:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  3c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  40:	6f697369 	svcvs	0x00697369
  44:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  48:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  4c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  50:	616f6c66 	cmnvs	pc, r6, ror #24
  54:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  58:	61683d69 	cmnvs	r8, r9, ror #26
  5c:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  60:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  64:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  68:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  6c:	613d7570 	teqvs	sp, r0, ror r5
  70:	31316d72 	teqcc	r1, r2, ror sp
  74:	7a6a3637 	bvc	1a8d958 <our_crc32+0x1a8d914>
  78:	20732d66 	rsbscs	r2, r3, r6, ror #26
  7c:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  80:	613d656e 	teqvs	sp, lr, ror #10
  84:	31316d72 	teqcc	r1, r2, ror sp
  88:	7a6a3637 	bvc	1a8d96c <our_crc32+0x1a8d928>
  8c:	20732d66 	rsbscs	r2, r3, r6, ror #26
  90:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  94:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  98:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  9c:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  a0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  a4:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  a8:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  ac:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  b0:	616d2d20 	cmnvs	sp, r0, lsr #26
  b4:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  b8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  bc:	2b7a6b36 	blcs	1e9ad9c <our_crc32+0x1e9ad58>
  c0:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  c4:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  c8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  cc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  d0:	7361664f 	cmnvc	r1, #82837504	; 0x4f00000
  d4:	4f2d2074 	svcmi	0x002d2074
  d8:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  dc:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
  e0:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  e4:	20393975 	eorscs	r3, r9, r5, ror r9
  e8:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
  ec:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
  f0:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
  f4:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
  f8:	61747365 	cmnvs	r4, r5, ror #6
  fc:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 100:	6e750067 	cdpvs	0, 7, cr0, cr5, cr7, {3}
 104:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 108:	63206465 			; <UNDEFINED> instruction: 0x63206465
 10c:	00726168 	rsbseq	r6, r2, r8, ror #2
 110:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 114:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 118:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 11c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 120:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 124:	2074726f 	rsbscs	r7, r4, pc, ror #4
 128:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 12c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 130:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 134:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 13c <.debug_str+0x13c>
 138:	2f636269 	svccs	0x00636269
 13c:	2e637263 	cdpcs	2, 6, cr7, cr3, cr3, {3}
 140:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
 144:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 148:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 14c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 150:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 154:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 158:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 15c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 160:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 164:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 168:	5f38746e 	svcpl	0x0038746e
 16c:	6f6c0074 	svcvs	0x006c0074
 170:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 174:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 178:	00746e69 	rsbseq	r6, r4, r9, ror #28
 17c:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 180:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; ffffffc0 <our_crc32+0xffffff7c>
 184:	73656c69 	cmnvc	r5, #26880	; 0x6900
 188:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffe61 <our_crc32+0xfffffe1d>
 18c:	2f656372 	svccs	0x00656372
 190:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
 194:	2f786c30 	svccs	0x00786c30
 198:	7062696c 	rsbvc	r6, r2, ip, ror #18
 19c:	756f0069 	strbvc	r0, [pc, #-105]!	; 13b <.debug_str+0x13b>
 1a0:	72635f72 	rsbvc	r5, r3, #456	; 0x1c8
 1a4:	00323363 	eorseq	r3, r2, r3, ror #6
 1a8:	5f72756f 	svcpl	0x0072756f
 1ac:	33637263 	cmncc	r3, #805306374	; 0x30000006
 1b0:	6e695f32 	mcrvs	15, 3, r5, cr9, cr2, {1}
 1b4:	68730063 	ldmdavs	r3!, {r0, r1, r5, r6}^
 1b8:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1bc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1c0:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 1c4:	745f3233 	ldrbvc	r3, [pc], #-563	; 1cc <.debug_str+0x1cc>
 1c8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1cc:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1d0:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 1d4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1d8:	61686320 	cmnvs	r8, r0, lsr #6
 1dc:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
 1e0:	Address 0x00000000000001e0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <our_crc32+0x80a5ac>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000044 	andeq	r0, r0, r4, asr #32
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000044 	andeq	r0, r0, r4, asr #32
  2c:	00000044 	andeq	r0, r0, r4, asr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <our_crc32+0x12cd7e8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <our_crc32+0x423e0>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


hash.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <fast_hash_inc.part.0>:
   0:	e92d40f0 	push	{r4, r5, r6, r7, lr}
   4:	e1b06121 	lsrs	r6, r1, #2
   8:	e2014003 	and	r4, r1, #3, 0
   c:	0a000010 	beq	54 <fast_hash_inc.part.0+0x54>
  10:	e2801004 	add	r1, r0, #4, 0
  14:	e0815106 	add	r5, r1, r6, lsl #2
  18:	e1a06106 	lsl	r6, r6, #2
  1c:	e5517003 	ldrb	r7, [r1, #-3]
  20:	e551c004 	ldrb	ip, [r1, #-4]
  24:	e551e001 	ldrb	lr, [r1, #-1]
  28:	e5513002 	ldrb	r3, [r1, #-2]
  2c:	e08cc407 	add	ip, ip, r7, lsl #8
  30:	e08cc002 	add	ip, ip, r2
  34:	e083240e 	add	r2, r3, lr, lsl #8
  38:	e02c2582 	eor	r2, ip, r2, lsl #11
  3c:	e2811004 	add	r1, r1, #4, 0
  40:	e022280c 	eor	r2, r2, ip, lsl #16
  44:	e1510005 	cmp	r1, r5
  48:	e08225a2 	add	r2, r2, r2, lsr #11
  4c:	1afffff2 	bne	1c <fast_hash_inc.part.0+0x1c>
  50:	e0800006 	add	r0, r0, r6
  54:	e3540002 	cmp	r4, #2, 0
  58:	0a00000a 	beq	88 <fast_hash_inc.part.0+0x88>
  5c:	e3540003 	cmp	r4, #3, 0
  60:	0a000014 	beq	b8 <fast_hash_inc.part.0+0xb8>
  64:	e3540001 	cmp	r4, #1, 0
  68:	0a00000d 	beq	a4 <fast_hash_inc.part.0+0xa4>
  6c:	e0222182 	eor	r2, r2, r2, lsl #3
  70:	e08202a2 	add	r0, r2, r2, lsr #5
  74:	e0200200 	eor	r0, r0, r0, lsl #4
  78:	e08008a0 	add	r0, r0, r0, lsr #17
  7c:	e0200c80 	eor	r0, r0, r0, lsl #25
  80:	e0800320 	add	r0, r0, r0, lsr #6
  84:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
  88:	e5d0c000 	ldrb	ip, [r0]
  8c:	e5d03001 	ldrb	r3, [r0, #1]
  90:	e08c2002 	add	r2, ip, r2
  94:	e0822403 	add	r2, r2, r3, lsl #8
  98:	e0222582 	eor	r2, r2, r2, lsl #11
  9c:	e08228a2 	add	r2, r2, r2, lsr #17
  a0:	eafffff1 	b	6c <fast_hash_inc.part.0+0x6c>
  a4:	e1d0c0d0 	ldrsb	ip, [r0]
  a8:	e08c2002 	add	r2, ip, r2
  ac:	e0222502 	eor	r2, r2, r2, lsl #10
  b0:	e08220a2 	add	r2, r2, r2, lsr #1
  b4:	eaffffec 	b	6c <fast_hash_inc.part.0+0x6c>
  b8:	e5d0c000 	ldrb	ip, [r0]
  bc:	e5d03001 	ldrb	r3, [r0, #1]
  c0:	e08c2002 	add	r2, ip, r2
  c4:	e0822403 	add	r2, r2, r3, lsl #8
  c8:	e1d030d2 	ldrsb	r3, [r0, #2]
  cc:	e1a0c802 	lsl	ip, r2, #16
  d0:	e02cc903 	eor	ip, ip, r3, lsl #18
  d4:	e022200c 	eor	r2, r2, ip
  d8:	e08225a2 	add	r2, r2, r2, lsr #11
  dc:	eaffffe2 	b	6c <fast_hash_inc.part.0+0x6c>

000000e0 <fast_hash>:
  e0:	e3500000 	cmp	r0, #0, 0
  e4:	13510000 	cmpne	r1, #0, 0
  e8:	e1a02001 	mov	r2, r1
  ec:	0a000000 	beq	f4 <fast_hash+0x14>
  f0:	eaffffc2 	b	0 <fast_hash_inc.part.0>
  f4:	e3a00000 	mov	r0, #0, 0
  f8:	e12fff1e 	bx	lr

000000fc <fast_hash_inc>:
  fc:	e3500000 	cmp	r0, #0, 0
 100:	13510000 	cmpne	r1, #0, 0
 104:	0a000000 	beq	10c <fast_hash_inc+0x10>
 108:	eaffffbc 	b	0 <fast_hash_inc.part.0>
 10c:	e3a00000 	mov	r0, #0, 0
 110:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000013 	andeq	r0, r0, r3, lsl r0
  10:	0000000c 	andeq	r0, r0, ip
  14:	00019900 	andeq	r9, r1, r0, lsl #18
  18:	00000000 	andeq	r0, r0, r0
  1c:	00011400 	andeq	r1, r1, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	44070403 	strmi	r0, [r7], #-1027	; 0xfffffbfd
  30:	03000001 	movweq	r0, #1
  34:	01e10601 	mvneq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001bb05 	andeq	fp, r1, r5, lsl #22
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001d3 	ldrdeq	r0, [r0], -r3
  48:	7f050803 	svcvc	0x00050803
  4c:	04000001 	streq	r0, [r0], #-1
  50:	00000168 	andeq	r0, r0, r8, ror #2
  54:	5b182e02 	blpl	60b864 <fast_hash_inc+0x60b768>
  58:	03000000 	movweq	r0, #0
  5c:	010b0801 	tsteq	fp, r1, lsl #16
  60:	02030000 	andeq	r0, r3, #0, 0
  64:	00013107 	andeq	r3, r1, r7, lsl #2
  68:	01ca0400 	biceq	r0, sl, r0, lsl #8
  6c:	34020000 	strcc	r0, [r2], #-0
  70:	00007519 	andeq	r7, r0, r9, lsl r5
  74:	07040300 	streq	r0, [r4, -r0, lsl #6]
  78:	00000119 	andeq	r0, r0, r9, lsl r1
  7c:	51070803 	tstpl	r7, r3, lsl #16
  80:	05000001 	streq	r0, [r0, #-1]
  84:	00000025 	andeq	r0, r0, r5, lsr #32
  88:	00000092 	muleq	r0, r2, r0
  8c:	00002506 	andeq	r2, r0, r6, lsl #10
  90:	8d070000 	stchi	0, cr0, [r7, #-0]
  94:	03000001 	movweq	r0, #1
  98:	009e0e1c 	addseq	r0, lr, ip, lsl lr
  9c:	04080000 	streq	r0, [r8], #-0
  a0:	00000083 	andeq	r0, r0, r3, lsl #1
  a4:	00002505 	andeq	r2, r0, r5, lsl #10
  a8:	0000b300 	andeq	fp, r0, r0, lsl #6
  ac:	00b30600 	adcseq	r0, r3, r0, lsl #12
  b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  b4:	0000c004 	andeq	ip, r0, r4
  b8:	08010300 	stmdaeq	r1, {r8, r9}
  bc:	000001dc 	ldrdeq	r0, [r0], -ip
  c0:	0000b909 	andeq	fp, r0, r9, lsl #18
  c4:	01c50700 	biceq	r0, r5, r0, lsl #14
  c8:	21030000 	mrscs	r0, (UNDEF: 3)
  cc:	0000d10e 	andeq	sp, r0, lr, lsl #2
  d0:	a4040800 	strge	r0, [r4], #-2048	; 0xfffff800
  d4:	0a000000 	beq	dc <.debug_info+0xdc>
  d8:	000001ed 	andeq	r0, r0, sp, ror #3
  dc:	690a1301 	stmdbvs	sl, {r0, r8, r9, ip}
  e0:	01000000 	mrseq	r0, (UNDEF: 0)
  e4:	00000131 	andeq	r0, r0, r1, lsr r1
  e8:	00012b0b 	andeq	r2, r1, fp, lsl #22
  ec:	25130100 	ldrcs	r0, [r3, #-256]	; 0xffffff00
  f0:	00000131 	andeq	r0, r0, r1, lsr r1
  f4:	6e656c0c 	cdpvs	12, 6, cr6, cr5, cr12, {0}
  f8:	35130100 	ldrcc	r0, [r3, #-256]	; 0xffffff00
  fc:	00000069 	andeq	r0, r0, r9, rrx
 100:	00017a0b 	andeq	r7, r1, fp, lsl #20
 104:	43130100 	tstmi	r3, #0
 108:	00000069 	andeq	r0, r0, r9, rrx
 10c:	00000e0d 	andeq	r0, r0, sp, lsl #28
 110:	12140100 	andsne	r0, r4, #0
 114:	000000b3 	strheq	r0, [r0], -r3
 118:	706d740e 	rsbvc	r7, sp, lr, lsl #8
 11c:	0e150100 	mufeqs	f0, f5, f0
 120:	00000069 	andeq	r0, r0, r9, rrx
 124:	6d65720e 	sfmvs	f7, 2, [r5, #-56]!	; 0xffffffc8
 128:	09160100 	ldmdbeq	r6, {r8}
 12c:	00000025 	andeq	r0, r0, r5, lsr #32
 130:	37040800 	strcc	r0, [r4, -r0, lsl #16]
 134:	0f000001 	svceq	0x00000001
 138:	00017010 	andeq	r7, r1, r0, lsl r0
 13c:	0a0f0100 	beq	3c0544 <fast_hash_inc+0x3c0448>
 140:	00000069 	andeq	r0, r0, r9, rrx
 144:	000000e0 	andeq	r0, r0, r0, ror #1
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	01ee9c01 	mvneq	r9, r1, lsl #24
 150:	2b110000 	blcs	440008 <fast_hash_inc+0x43ff0c>
 154:	01000001 	tsteq	r0, r1
 158:	0131210f 	teqeq	r1, pc, lsl #2
 15c:	00080000 	andeq	r0, r8, r0
 160:	00000000 	andeq	r0, r0, r0
 164:	6c120000 	ldcvs	0, cr0, [r2], {-0}
 168:	01006e65 	tsteq	r0, r5, ror #28
 16c:	0069310f 	rsbeq	r3, r9, pc, lsl #2
 170:	00480000 	subeq	r0, r8, r0
 174:	00420000 	subeq	r0, r2, r0
 178:	d7130000 	ldrle	r0, [r3, -r0]
 17c:	e0000000 	and	r0, r0, r0
 180:	02000000 	andeq	r0, r0, #0, 0
 184:	000000e0 	andeq	r0, r0, r0, ror #1
 188:	00000014 	andeq	r0, r0, r4, lsl r0
 18c:	140c1001 	strne	r1, [ip], #-1
 190:	00000100 	andeq	r0, r0, r0, lsl #2
 194:	00000078 	andeq	r0, r0, r8, ror r0
 198:	00000074 	andeq	r0, r0, r4, ror r0
 19c:	0000f414 	andeq	pc, r0, r4, lsl r4	; <UNPREDICTABLE>
 1a0:	00009d00 	andeq	r9, r0, r0, lsl #26
 1a4:	00009900 	andeq	r9, r0, r0, lsl #18
 1a8:	00e81400 	rsceq	r1, r8, r0, lsl #8
 1ac:	00c20000 	sbceq	r0, r2, r0
 1b0:	00be0000 	adcseq	r0, lr, r0
 1b4:	0c150000 	ldceq	0, cr0, [r5], {-0}
 1b8:	eb000001 	bl	c <.debug_info+0xc>
 1bc:	e3000000 	movw	r0, #0
 1c0:	16000000 	strne	r0, [r0], -r0
 1c4:	00000118 	andeq	r0, r0, r8, lsl r1
 1c8:	00012416 	andeq	r2, r1, r6, lsl r4
 1cc:	00f41700 	rscseq	r1, r4, r0, lsl #14
 1d0:	01ee0000 	mvneq	r0, r0
 1d4:	01180000 	tsteq	r8, r0
 1d8:	01f30350 	mvnseq	r0, r0, asr r3
 1dc:	51011850 	tstpl	r1, r0, asr r8
 1e0:	5101f303 	tstpl	r1, r3, lsl #6	; <UNPREDICTABLE>
 1e4:	03520118 	cmpeq	r2, #6
 1e8:	005101f3 	ldrsheq	r0, [r1], #-19	; 0xffffffed
 1ec:	d7190000 	ldrle	r0, [r9, -r0]
 1f0:	00000000 	andeq	r0, r0, r0
 1f4:	e0000000 	and	r0, r0, r0
 1f8:	01000000 	mrseq	r0, (UNDEF: 0)
 1fc:	0002509c 	muleq	r2, ip, r0
 200:	00e81400 	rsceq	r1, r8, r0, lsl #8
 204:	01290000 			; <UNDEFINED> instruction: 0x01290000
 208:	01250000 			; <UNDEFINED> instruction: 0x01250000
 20c:	f4140000 			; <UNDEFINED> instruction: 0xf4140000
 210:	50000000 	andpl	r0, r0, r0
 214:	4a000001 	bmi	c <.debug_info+0xc>
 218:	14000001 	strne	r0, [r0], #-1
 21c:	00000100 	andeq	r0, r0, r0, lsl #2
 220:	00000198 	muleq	r0, r8, r1
 224:	00000182 	andeq	r0, r0, r2, lsl #3
 228:	00010c15 	andeq	r0, r1, r5, lsl ip
 22c:	00022d00 	andeq	r2, r2, r0, lsl #26
 230:	00022700 	andeq	r2, r2, r0, lsl #14
 234:	01181500 	tsteq	r8, r0, lsl #10
 238:	025e0000 	subseq	r0, lr, #0, 0
 23c:	025a0000 	subseq	r0, sl, #0, 0
 240:	24150000 	ldrcs	r0, [r5], #-0
 244:	8a000001 	bhi	c <.debug_info+0xc>
 248:	88000002 	stmdahi	r0, {r1}
 24c:	00000002 	andeq	r0, r0, r2
 250:	0000d71a 	andeq	sp, r0, sl, lsl r7
 254:	0000fc00 	andeq	pc, r0, r0, lsl #24
 258:	00001800 	andeq	r1, r0, r0, lsl #16
 25c:	149c0100 	ldrne	r0, [ip], #256	; 0x100
 260:	000000e8 	andeq	r0, r0, r8, ror #1
 264:	000002a5 	andeq	r0, r0, r5, lsr #5
 268:	0000029d 	muleq	r0, sp, r2
 26c:	0000f414 	andeq	pc, r0, r4, lsl r4	; <UNPREDICTABLE>
 270:	0002e500 	andeq	lr, r2, r0, lsl #10
 274:	0002df00 	andeq	sp, r2, r0, lsl #30
 278:	01001400 	tsteq	r0, r0, lsl #8
 27c:	03170000 	tsteq	r7, #0, 0
 280:	03110000 	tsteq	r1, #0, 0
 284:	0c150000 	ldceq	0, cr0, [r5], {-0}
 288:	4b000001 	blmi	c <.debug_info+0xc>
 28c:	43000003 	movwmi	r0, #3
 290:	16000003 	strne	r0, [r0], -r3
 294:	00000118 	andeq	r0, r0, r8, lsl r1
 298:	00012416 	andeq	r2, r1, r6, lsl r4
 29c:	010c1700 	tsteq	ip, r0, lsl #14
 2a0:	01ee0000 	mvneq	r0, r0
 2a4:	01180000 	tsteq	r8, r0
 2a8:	01f30350 	mvnseq	r0, r0, asr r3
 2ac:	51011850 	tstpl	r1, r0, asr r8
 2b0:	5101f303 	tstpl	r1, r3, lsl #6	; <UNPREDICTABLE>
 2b4:	03520118 	cmpeq	r2, #6
 2b8:	005201f3 	ldrsheq	r0, [r2], #-19	; 0xffffffed
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <fast_hash_inc+0x2bffb0>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <fast_hash_inc+0xe83744>
  30:	0b390b3b 	bleq	e42d24 <fast_hash_inc+0xe42c28>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <fast_hash_inc+0x380b58>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <fast_hash_inc+0xec2c68>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	0b201349 	bleq	804da8 <fast_hash_inc+0x804cac>
  80:	00001301 	andeq	r1, r0, r1, lsl #6
  84:	0300050b 	movweq	r0, #1291	; 0x50b
  88:	3b0b3a0e 	blcc	2ce8c8 <fast_hash_inc+0x2ce7cc>
  8c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  90:	0c000013 	stceq	0, cr0, [r0], {19}
  94:	08030005 	stmdaeq	r3, {r0, r2}
  98:	0b3b0b3a 	bleq	ec2d88 <fast_hash_inc+0xec2c8c>
  9c:	13490b39 	movtne	r0, #39737	; 0x9b39
  a0:	340d0000 	strcc	r0, [sp], #-0
  a4:	3a0e0300 	bcc	380cac <fast_hash_inc+0x380bb0>
  a8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  ac:	0013490b 	andseq	r4, r3, fp, lsl #18
  b0:	00340e00 	eorseq	r0, r4, r0, lsl #28
  b4:	0b3a0803 	bleq	e820c8 <fast_hash_inc+0xe81fcc>
  b8:	0b390b3b 	bleq	e42dac <fast_hash_inc+0xe42cb0>
  bc:	00001349 	andeq	r1, r0, r9, asr #6
  c0:	0000260f 	andeq	r2, r0, pc, lsl #12
  c4:	012e1000 			; <UNDEFINED> instruction: 0x012e1000
  c8:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  cc:	0b3b0b3a 	bleq	ec2dbc <fast_hash_inc+0xec2cc0>
  d0:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  d4:	01111349 	tsteq	r1, r9, asr #6
  d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  dc:	01194297 			; <UNDEFINED> instruction: 0x01194297
  e0:	11000013 	tstne	r0, r3, lsl r0
  e4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  e8:	0b3b0b3a 	bleq	ec2dd8 <fast_hash_inc+0xec2cdc>
  ec:	13490b39 	movtne	r0, #39737	; 0x9b39
  f0:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  f4:	12000017 	andne	r0, r0, #23, 0
  f8:	08030005 	stmdaeq	r3, {r0, r2}
  fc:	0b3b0b3a 	bleq	ec2dec <fast_hash_inc+0xec2cf0>
 100:	13490b39 	movtne	r0, #39737	; 0x9b39
 104:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 108:	13000017 	movwne	r0, #23
 10c:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 110:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
 114:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
 118:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
 11c:	000b570b 	andeq	r5, fp, fp, lsl #14
 120:	00051400 	andeq	r1, r5, r0, lsl #8
 124:	17021331 	smladxne	r2, r1, r3, r1
 128:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 12c:	00341500 	eorseq	r1, r4, r0, lsl #10
 130:	17021331 	smladxne	r2, r1, r3, r1
 134:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 138:	00341600 	eorseq	r1, r4, r0, lsl #12
 13c:	00001331 	andeq	r1, r0, r1, lsr r3
 140:	01828917 	orreq	r8, r2, r7, lsl r9
 144:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
 148:	13311942 	teqne	r1, #1081344	; 0x108000
 14c:	8a180000 	bhi	600154 <fast_hash_inc+0x600058>
 150:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
 154:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
 158:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
 15c:	11133101 	tstne	r3, r1, lsl #2
 160:	40061201 	andmi	r1, r6, r1, lsl #4
 164:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 168:	00001301 	andeq	r1, r0, r1, lsl #6
 16c:	31012e1a 	tstcc	r1, sl, lsl lr
 170:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 174:	97184006 	ldrls	r4, [r8, -r6]
 178:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	000000e0 	andeq	r0, r0, r0, ror #1
   c:	000000f3 	strdeq	r0, [r0], -r3
  10:	f3500001 	vhadd.u16	d16, d0, d1
  14:	f4000000 	vst4.8	{d0-d3}, [r0], r0
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0000f49f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  24:	0000f800 	andeq	pc, r0, r0, lsl #16
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	000000f8 	strdeq	r0, [r0], -r8
  30:	000000fc 	strdeq	r0, [r0], -ip
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  48:	000000e0 	andeq	r0, r0, r0, ror #1
  4c:	000000f3 	strdeq	r0, [r0], -r3
  50:	f3510001 	vhadd.u16	d16, d1, d1
  54:	f4000000 	vst4.8	{d0-d3}, [r0], r0
  58:	04000000 	streq	r0, [r0], #-0
  5c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  60:	0000f49f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  64:	0000fc00 	andeq	pc, r0, r0, lsl #24
  68:	51000100 	mrspl	r0, (UNDEF: 16)
	...
  74:	00000002 	andeq	r0, r0, r2
  78:	000000e0 	andeq	r0, r0, r0, ror #1
  7c:	000000f3 	strdeq	r0, [r0], -r3
  80:	f3510001 	vhadd.u16	d16, d1, d1
  84:	f4000000 	vst4.8	{d0-d3}, [r0], r0
  88:	04000000 	streq	r0, [r0], #-0
  8c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  90:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  94:	00000000 	andeq	r0, r0, r0
  98:	00000200 	andeq	r0, r0, r0, lsl #4
  9c:	0000e000 	andeq	lr, r0, r0
  a0:	0000f300 	andeq	pc, r0, r0, lsl #6
  a4:	51000100 	mrspl	r0, (UNDEF: 16)
  a8:	000000f3 	strdeq	r0, [r0], -r3
  ac:	000000f4 	strdeq	r0, [r0], -r4
  b0:	01f30004 	mvnseq	r0, r4
  b4:	00009f51 	andeq	r9, r0, r1, asr pc
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00020000 	andeq	r0, r2, r0
  c0:	00e00000 	rsceq	r0, r0, r0
  c4:	00f30000 	rscseq	r0, r3, r0
  c8:	00010000 	andeq	r0, r1, r0
  cc:	0000f350 	andeq	pc, r0, r0, asr r3	; <UNPREDICTABLE>
  d0:	0000f400 	andeq	pc, r0, r0, lsl #8
  d4:	f3000400 	vshl.u8	d0, d0, d0
  d8:	009f5001 	addseq	r5, pc, r1
  dc:	00000000 	andeq	r0, r0, r0
  e0:	04000000 	streq	r0, [r0], #-0
  e4:	00000000 	andeq	r0, r0, r0
  e8:	e0000000 	and	r0, r0, r0
  ec:	f3000000 	vhadd.u8	d0, d0, d0
  f0:	01000000 	mrseq	r0, (UNDEF: 0)
  f4:	00f35000 	rscseq	r5, r3, r0
  f8:	00f40000 	rscseq	r0, r4, r0
  fc:	00040000 	andeq	r0, r4, r0
 100:	9f5001f3 	svcls	0x005001f3
 104:	000000f4 	strdeq	r0, [r0], -r4
 108:	000000f8 	strdeq	r0, [r0], -r8
 10c:	f8500001 			; <UNDEFINED> instruction: 0xf8500001
 110:	fc000000 	stc2	0, cr0, [r0], {-0}
 114:	04000000 	streq	r0, [r0], #-0
 118:	5001f300 	andpl	pc, r1, r0, lsl #6
 11c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 12c:	00005400 	andeq	r5, r0, r0, lsl #8
 130:	50000100 	andpl	r0, r0, r0, lsl #2
 134:	00000054 	andeq	r0, r0, r4, asr r0
 138:	000000e0 	andeq	r0, r0, r0, ror #1
 13c:	01f30004 	mvnseq	r0, r4
 140:	00009f50 	andeq	r9, r0, r0, asr pc
 144:	00000000 	andeq	r0, r0, r0
 148:	01000000 	mrseq	r0, (UNDEF: 0)
 14c:	00000001 	andeq	r0, r0, r1
 150:	00000000 	andeq	r0, r0, r0
 154:	0000000c 	andeq	r0, r0, ip
 158:	0c510001 	mrrceq	0, 0, r0, r1, cr1
 15c:	14000000 	strne	r0, [r0], #-0
 160:	05000000 	streq	r0, [r0, #-0]
 164:	32007100 	andcc	r7, r0, #0
 168:	00149f25 	andseq	r9, r4, r5, lsr #30
 16c:	001c0000 	andseq	r0, ip, r0
 170:	00060000 	andeq	r0, r6, r0
 174:	325101f3 	subscc	r0, r1, #-1073741764	; 0xc000003c
 178:	00009f25 	andeq	r9, r0, r5, lsr #30
	...
 188:	00010100 	andeq	r0, r1, r0, lsl #2
 18c:	00000000 	andeq	r0, r0, r0
 190:	01000000 	mrseq	r0, (UNDEF: 0)
 194:	00000001 	andeq	r0, r0, r1
 198:	00000000 	andeq	r0, r0, r0
 19c:	00000034 	andeq	r0, r0, r4, lsr r0
 1a0:	34520001 	ldrbcc	r0, [r2], #-1
 1a4:	44000000 	strmi	r0, [r0], #-0
 1a8:	01000000 	mrseq	r0, (UNDEF: 0)
 1ac:	00445c00 	subeq	r5, r4, r0, lsl #24
 1b0:	00740000 	rsbseq	r0, r4, r0
 1b4:	00010000 	andeq	r0, r1, r0
 1b8:	00007452 	andeq	r7, r0, r2, asr r4
 1bc:	00008000 	andeq	r8, r0, r0
 1c0:	50000100 	andpl	r0, r0, r0, lsl #2
 1c4:	00000080 	andeq	r0, r0, r0, lsl #1
 1c8:	00000084 	andeq	r0, r0, r4, lsl #1
 1cc:	00700008 	rsbseq	r0, r0, r8
 1d0:	00702536 	rsbseq	r2, r0, r6, lsr r5
 1d4:	00849f22 	addeq	r9, r4, r2, lsr #30
 1d8:	00880000 	addeq	r0, r8, r0
 1dc:	00010000 	andeq	r0, r1, r0
 1e0:	00008850 	andeq	r8, r0, r0, asr r8
 1e4:	00009400 	andeq	r9, r0, r0, lsl #8
 1e8:	52000100 	andpl	r0, r0, #0
 1ec:	00000098 	muleq	r0, r8, r0
 1f0:	000000c4 	andeq	r0, r0, r4, asr #1
 1f4:	c8520001 	ldmdagt	r2, {r0}^
 1f8:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 1fc:	01000000 	mrseq	r0, (UNDEF: 0)
 200:	00c85200 	sbceq	r5, r8, r0, lsl #4
 204:	00d80000 	sbcseq	r0, r8, r0
 208:	00080000 	andeq	r0, r8, r0
 20c:	24400072 	strbcs	r0, [r0], #-114	; 0xffffff8e
 210:	9f270072 	svcls	0x00270072
 214:	000000d8 	ldrdeq	r0, [r0], -r8
 218:	000000e0 	andeq	r0, r0, r0, ror #1
 21c:	00520001 	subseq	r0, r2, r1
 220:	00000000 	andeq	r0, r0, r0
 224:	02000000 	andeq	r0, r0, #0, 0
 228:	00000000 	andeq	r0, r0, r0
 22c:	00000c01 	andeq	r0, r0, r1, lsl #24
 230:	00001c00 	andeq	r1, r0, r0, lsl #24
 234:	50000100 	andpl	r0, r0, r0, lsl #2
 238:	0000001c 	andeq	r0, r0, ip, lsl r0
 23c:	00000040 	andeq	r0, r0, r0, asr #32
 240:	7c710003 	ldclvc	0, cr0, [r1], #-12
 244:	0000409f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 248:	00004400 	andeq	r4, r0, r0, lsl #8
 24c:	71000300 	mrsvc	r0, LR_irq
 250:	00009f78 	andeq	r9, r0, r8, ror pc
	...
 25c:	003c0000 	eorseq	r0, ip, r0
 260:	00440000 	subeq	r0, r4, r0
 264:	00010000 	andeq	r0, r1, r0
 268:	00004452 	andeq	r4, r0, r2, asr r4
 26c:	00005400 	andeq	r5, r0, r0, lsl #8
 270:	7e000d00 	cdpvc	13, 0, cr0, cr0, cr0, {0}
 274:	73243800 			; <UNDEFINED> instruction: 0x73243800
 278:	243b2200 	ldrtcs	r2, [fp], #-512	; 0xfffffe00
 27c:	9f27007c 	svcls	0x0027007c
	...
 288:	000c0000 	andeq	r0, ip, r0
 28c:	00e00000 	rsceq	r0, r0, r0
 290:	00010000 	andeq	r0, r1, r0
 294:	00000054 	andeq	r0, r0, r4, asr r0
	...
 2a4:	0000fc00 	andeq	pc, r0, r0, lsl #24
 2a8:	00010b00 	andeq	r0, r1, r0, lsl #22
 2ac:	50000100 	andpl	r0, r0, r0, lsl #2
 2b0:	0000010b 	andeq	r0, r0, fp, lsl #2
 2b4:	0000010c 	andeq	r0, r0, ip, lsl #2
 2b8:	01f30004 	mvnseq	r0, r4
 2bc:	010c9f50 	tsteq	ip, r0, asr pc
 2c0:	01100000 	tsteq	r0, r0
 2c4:	00010000 	andeq	r0, r1, r0
 2c8:	00011050 	andeq	r1, r1, r0, asr r0
 2cc:	00011400 	andeq	r1, r1, r0, lsl #8
 2d0:	f3000400 	vshl.u8	d0, d0, d0
 2d4:	009f5001 	addseq	r5, pc, r1
	...
 2e4:	0000fc00 	andeq	pc, r0, r0, lsl #24
 2e8:	00010b00 	andeq	r0, r1, r0, lsl #22
 2ec:	51000100 	mrspl	r0, (UNDEF: 16)
 2f0:	0000010b 	andeq	r0, r0, fp, lsl #2
 2f4:	0000010c 	andeq	r0, r0, ip, lsl #2
 2f8:	01f30004 	mvnseq	r0, r4
 2fc:	010c9f51 	tsteq	ip, r1, asr pc
 300:	01140000 	tsteq	r4, r0
 304:	00010000 	andeq	r0, r1, r0
 308:	00000051 	andeq	r0, r0, r1, asr r0
	...
 314:	fc000000 	stc2	0, cr0, [r0], {-0}
 318:	0b000000 	bleq	320 <.debug_loc+0x320>
 31c:	01000001 	tsteq	r0, r1
 320:	010b5200 	mrseq	r5, R11_fiq
 324:	010c0000 	mrseq	r0, (UNDEF: 12)
 328:	00040000 	andeq	r0, r4, r0
 32c:	9f5201f3 	svcls	0x005201f3
 330:	0000010c 	andeq	r0, r0, ip, lsl #2
 334:	00000114 	andeq	r0, r0, r4, lsl r1
 338:	00520001 	subseq	r0, r2, r1
 33c:	00000000 	andeq	r0, r0, r0
 340:	02000000 	andeq	r0, r0, #0, 0
 344:	00000000 	andeq	r0, r0, r0
 348:	fc000000 	stc2	0, cr0, [r0], {-0}
 34c:	0b000000 	bleq	354 <.debug_loc+0x354>
 350:	01000001 	tsteq	r0, r1
 354:	010b5000 	mrseq	r5, (UNDEF: 11)
 358:	010c0000 	mrseq	r0, (UNDEF: 12)
 35c:	00040000 	andeq	r0, r4, r0
 360:	9f5001f3 	svcls	0x005001f3
 364:	0000010c 	andeq	r0, r0, ip, lsl #2
 368:	00000110 	andeq	r0, r0, r0, lsl r1
 36c:	10500001 	subsne	r0, r0, r1
 370:	14000001 	strne	r0, [r0], #-1
 374:	04000001 	streq	r0, [r0], #-1
 378:	5001f300 	andpl	pc, r1, r0, lsl #6
 37c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 380:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000114 	andeq	r0, r0, r4, lsl r1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001fd 	strdeq	r0, [r0], -sp
   4:	00c00003 	sbceq	r0, r0, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	6f2f0063 	svcvs	0x002f0063
  24:	682f7470 	stmdavs	pc!, {r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  28:	62656d6f 	rsbvs	r6, r5, #7104	; 0x1bc0
  2c:	2f776572 	svccs	0x00776572
  30:	6c6c6543 	cfstr64vs	mvdx6, [ip], #-268	; 0xfffffef4
  34:	612f7261 			; <UNDEFINED> instruction: 0x612f7261
  38:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  3c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  40:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  44:	392f392d 	stmdbcc	pc!, {r0, r2, r3, r5, r8, fp, ip, sp}	; <UNPREDICTABLE>
  48:	3130322d 	teqcc	r0, sp, lsr #4
  4c:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  50:	30317363 	eorscc	r7, r1, r3, ror #6
  54:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffff80 <fast_hash_inc+0xfffffe84>
  58:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  5c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  60:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  64:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  68:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  6c:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  70:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  74:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  78:	2f006564 	svccs	0x00006564
  7c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  80:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  84:	2f73656c 	svccs	0x0073656c
  88:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  8c:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  90:	30343273 	eorscc	r3, r4, r3, ror r2
  94:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffeec <fast_hash_inc+0xfffffdf0>
  98:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  9c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  a0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  a4:	61680000 	cmnvs	r8, r0
  a8:	632e6873 			; <UNDEFINED> instruction: 0x632e6873
  ac:	00000100 	andeq	r0, r0, r0, lsl #2
  b0:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  b4:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
  b8:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
  bc:	00000200 	andeq	r0, r0, r0, lsl #4
  c0:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  c4:	00030068 	andeq	r0, r3, r8, rrx
  c8:	0a050000 	beq	1400d0 <fast_hash_inc+0x13ffd4>
  cc:	00020500 	andeq	r0, r2, r0, lsl #10
  d0:	03000000 	movweq	r0, #0
  d4:	05050112 	streq	r0, [r5, #-274]	; 0xfffffeee
  d8:	060a0519 			; <UNDEFINED> instruction: 0x060a0519
  dc:	05017903 	streq	r7, [r1, #-2307]	; 0xfffff6fd
  e0:	2e0b0305 	cdpcs	3, 0, cr0, cr11, cr5, {0}
  e4:	052a0905 	streq	r0, [sl, #-2309]!	; 0xfffff6fb
  e8:	152f0605 	strne	r0, [pc, #-1541]!	; fffffaeb <fast_hash_inc+0xfffff9ef>
  ec:	05010b05 	streq	r0, [r1, #-2821]	; 0xfffff4fb
  f0:	4a010605 	bmi	4190c <fast_hash_inc+0x41810>
  f4:	4b060905 	blmi	182510 <fast_hash_inc+0x182414>
  f8:	01061205 	tsteq	r6, r5, lsl #4
  fc:	054b1305 	strbeq	r1, [fp, #-773]	; 0xfffffcfb
 100:	0f054912 	svceq	0x00054912
 104:	0609052e 	streq	r0, [r9], -lr, lsr #10
 108:	0613052f 	ldreq	r0, [r3], -pc, lsr #10
 10c:	2e100501 	cfmul32cs	mvfx0, mvfx0, mvfx1
 110:	2f060905 	svccs	0x00060905
 114:	2e061005 	cdpcs	0, 0, cr1, cr6, cr5, {0}
 118:	2f060905 	svccs	0x00060905
 11c:	06050513 			; <UNDEFINED> instruction: 0x06050513
 120:	330f050d 	movwcc	r0, #62733	; 0xf50d
 124:	29061405 	stmdbcs	r6, {r0, r2, sl, ip}
 128:	05010b05 	streq	r0, [r1, #-2821]	; 0xfffff4fb
 12c:	06010605 	streq	r0, [r1], -r5, lsl #12
 130:	034a0903 	movteq	r0, #43267	; 0xa903
 134:	0a05ba10 	beq	16e97c <fast_hash_inc+0x16e880>
 138:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 13c:	0a052f06 	beq	14bd5c <fast_hash_inc+0x14bc60>
 140:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 144:	0a052f06 	beq	14bd64 <fast_hash_inc+0x14bc68>
 148:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 14c:	0a052f06 	beq	14bd6c <fast_hash_inc+0x14bc70>
 150:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 154:	0a052f06 	beq	14bd74 <fast_hash_inc+0x14bc78>
 158:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 15c:	05142f06 	ldreq	r2, [r4, #-3846]	; 0xfffff0fa
 160:	2e130601 	cfmsub32cs	mvax0, mvfx0, mvfx3, mvfx1
 164:	03061105 	movweq	r1, #24837	; 0x6105
 168:	19052e6e 	stmdbne	r5, {r1, r2, r3, r5, r6, r9, sl, fp, sp}
 16c:	16050106 	strne	r0, [r5], -r6, lsl #2
 170:	06110566 	ldreq	r0, [r1], -r6, ror #10
 174:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
 178:	06110501 	ldreq	r0, [r1], -r1, lsl #10
 17c:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
 180:	06110501 	ldreq	r0, [r1], -r1, lsl #10
 184:	19052f2f 	stmdbne	r5, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
 188:	16050106 	strne	r0, [r5], -r6, lsl #2
 18c:	0611052e 	ldreq	r0, [r1], -lr, lsr #10
 190:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
 194:	06110501 	ldreq	r0, [r1], -r1, lsl #10
 198:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
 19c:	11052e01 	tstne	r5, r1, lsl #28
 1a0:	2e750306 	cdpcs	3, 7, cr0, cr5, cr6, {0}
 1a4:	01061905 	tsteq	r6, r5, lsl #18
 1a8:	05661605 	strbeq	r1, [r6, #-1541]!	; 0xfffff9fb
 1ac:	132f0611 			; <UNDEFINED> instruction: 0x132f0611
 1b0:	01061a05 	tsteq	r6, r5, lsl #20
 1b4:	052d1e05 	streq	r1, [sp, #-3589]!	; 0xfffff1fb
 1b8:	11054b16 	tstne	r5, r6, lsl fp
 1bc:	16052f06 	strne	r2, [r5], -r6, lsl #30
 1c0:	11050106 	tstne	r5, r6, lsl #2
 1c4:	36052f06 	strcc	r2, [r5], -r6, lsl #30
 1c8:	052e6303 	streq	r6, [lr, #-771]!	; 0xfffffcfd
 1cc:	0a051305 	beq	144de8 <fast_hash_inc+0x144cec>
 1d0:	13050515 	movwne	r0, #21781	; 0x5515
 1d4:	05141313 	ldreq	r1, [r4, #-787]	; 0xfffffced
 1d8:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
 1dc:	08054a0d 	stmdaeq	r5, {r0, r2, r3, r9, fp, lr}
 1e0:	01054a2e 	tsteq	r5, lr, lsr #20
 1e4:	2e017903 	vmlacs.f16	s14, s2, s6	; <UNPREDICTABLE>
 1e8:	30064905 	andcc	r4, r6, r5, lsl #18
 1ec:	13130505 	tstne	r3, #20971520	; 0x1400000
 1f0:	08051413 	stmdaeq	r5, {r0, r1, r4, sl, ip}
 1f4:	01050106 	tsteq	r5, r6, lsl #2
 1f8:	2e822703 	cdpcs	7, 8, cr2, cr2, cr3, {0}
 1fc:	01000202 	tsteq	r0, r2, lsl #4
 200:	Address 0x0000000000000200 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	682f6362 	stmdavs	pc!, {r1, r5, r6, r8, r9, sp, lr}	; <UNPREDICTABLE>
   8:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
   c:	61640063 	cmnvs	r4, r3, rrx
  10:	47006174 	smlsdxmi	r0, r4, r1, r6
  14:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  18:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  1c:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  20:	31303220 	teqcc	r0, r0, lsr #4
  24:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  28:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  2c:	61656c65 	cmnvs	r5, r5, ror #24
  30:	20296573 	eorcs	r6, r9, r3, ror r5
  34:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  38:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  3c:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  40:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  44:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  48:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  4c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  50:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  54:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  58:	6f6c666d 	svcvs	0x006c666d
  5c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  60:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  64:	20647261 	rsbcs	r7, r4, r1, ror #4
  68:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  6c:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  70:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  74:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  78:	316d7261 	cmncc	sp, r1, ror #4
  7c:	6a363731 	bvs	d8dd48 <fast_hash_inc+0xd8dc4c>
  80:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  84:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  88:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  8c:	316d7261 	cmncc	sp, r1, ror #4
  90:	6a363731 	bvs	d8dd5c <fast_hash_inc+0xd8dc60>
  94:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  98:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  9c:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  a0:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  a4:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  a8:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  ac:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  b0:	20706676 	rsbscs	r6, r0, r6, ror r6
  b4:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  b8:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
  bc:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  c0:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  c4:	7a6b3676 	bvc	1acdaa4 <fast_hash_inc+0x1acd9a8>
  c8:	2070662b 	rsbscs	r6, r0, fp, lsr #12
  cc:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  d0:	672d2062 	strvs	r2, [sp, -r2, rrx]!
  d4:	20626467 	rsbcs	r6, r2, r7, ror #8
  d8:	61664f2d 	cmnvs	r6, sp, lsr #30
  dc:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  e0:	7361664f 	cmnvc	r1, #82837504	; 0x4f00000
  e4:	732d2074 			; <UNDEFINED> instruction: 0x732d2074
  e8:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  ec:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  f0:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
  f4:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  f8:	20393975 	eorscs	r3, r9, r5, ror r9
  fc:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 100:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 104:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 108:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 10c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 110:	2064656e 	rsbcs	r6, r4, lr, ror #10
 114:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 118:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 11c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 120:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 124:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 128:	5f00746e 	svcpl	0x0000746e
 12c:	61746164 	cmnvs	r4, r4, ror #2
 130:	6f687300 	svcvs	0x00687300
 134:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 138:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 13c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 140:	00746e69 	rsbseq	r6, r4, r9, ror #28
 144:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 148:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 14c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 150:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 154:	6f6c2067 	svcvs	0x006c2067
 158:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 15c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 160:	2064656e 	rsbcs	r6, r4, lr, ror #10
 164:	00746e69 	rsbseq	r6, r4, r9, ror #28
 168:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 16c:	00745f38 	rsbseq	r5, r4, r8, lsr pc
 170:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
 174:	7361685f 	cmnvc	r1, #6225920	; 0x5f0000
 178:	61680068 	cmnvs	r8, r8, rrx
 17c:	6c006873 	stcvs	8, cr6, [r0], {115}	; 0x73
 180:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 184:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 188:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 18c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 190:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 194:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 198:	73552f00 	cmpvc	r5, #0, 30
 19c:	2f737265 	svccs	0x00737265
 1a0:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
 1a4:	6f532f73 	svcvs	0x00532f73
 1a8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 1ac:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
 1b0:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
 1b4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1b8:	73006970 	movwvc	r6, #2416	; 0x970
 1bc:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1c0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1c4:	74757000 	ldrbtvc	r7, [r5], #-0
 1c8:	6975006b 	ldmdbvs	r5!, {r0, r1, r3, r5, r6}^
 1cc:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 1d0:	6c00745f 	cfstrsvs	mvf7, [r0], {95}	; 0x5f
 1d4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1d8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1dc:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1e0:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 1e4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1e8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1ec:	73616600 	cmnvc	r1, #0, 12
 1f0:	61685f74 	smcvs	34292	; 0x85f4
 1f4:	695f6873 	ldmdbvs	pc, {r0, r1, r4, r5, r6, fp, sp, lr}^	; <UNPREDICTABLE>
 1f8:	Address 0x00000000000001f8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <fast_hash_inc+0x80a4f4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  1c:	000000e0 	andeq	r0, r0, r0, ror #1
  20:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xfffff1be
  24:	86048505 	strhi	r8, [r4], -r5, lsl #10
  28:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
  2c:	00000001 	andeq	r0, r0, r1
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	000000e0 	andeq	r0, r0, r0, ror #1
  3c:	0000001c 	andeq	r0, r0, ip, lsl r0
  40:	0000000c 	andeq	r0, r0, ip
  44:	00000000 	andeq	r0, r0, r0
  48:	000000fc 	strdeq	r0, [r0], -ip
  4c:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <fast_hash_inc+0x12cd730>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <fast_hash_inc+0x42328>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memchr.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memchr>:
   0:	e3520000 	cmp	r2, #0, 0
   4:	0a000007 	beq	28 <memchr+0x28>
   8:	e080c002 	add	ip, r0, r2
   c:	ea000001 	b	18 <memchr+0x18>
  10:	e15c0000 	cmp	ip, r0
  14:	0a000005 	beq	30 <memchr+0x30>
  18:	e1a02000 	mov	r2, r0
  1c:	e4d03001 	ldrb	r3, [r0], #1
  20:	e1530001 	cmp	r3, r1
  24:	1afffff9 	bne	10 <memchr+0x10>
  28:	e1a00002 	mov	r0, r2
  2c:	e12fff1e 	bx	lr
  30:	e3a02000 	mov	r2, #0, 0
  34:	e1a00002 	mov	r0, r2
  38:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000143 	andeq	r0, r0, r3, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000007 	andeq	r0, r0, r7
  10:	0001390c 	andeq	r3, r1, ip, lsl #18
  14:	00018700 	andeq	r8, r1, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	49070404 	stmdbmi	r7, {r2, sl}
  3c:	04000001 	streq	r0, [r0], #-1
  40:	01c60601 	biceq	r0, r6, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0001a905 	andeq	sl, r1, r5, lsl #18
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
  54:	6d050804 	stcvs	8, cr0, [r5, #-16]
  58:	04000001 	streq	r0, [r0], #-1
  5c:	00ff0801 	rscseq	r0, pc, r1, lsl #16
  60:	5b050000 	blpl	140068 <memchr+0x140068>
  64:	04000000 	streq	r0, [r0], #-0
  68:	011f0702 	tsteq	pc, r2, lsl #14
  6c:	04040000 	streq	r0, [r4], #-0
  70:	00010d07 	andeq	r0, r1, r7, lsl #26
  74:	07080400 	streq	r0, [r8, -r0, lsl #8]
  78:	00000156 	andeq	r0, r0, r6, asr r1
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	0000017b 	andeq	r0, r0, fp, ror r1
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01040000 	mrseq	r0, (UNDEF: 4)
  b4:	0001c108 	andeq	ip, r1, r8, lsl #2
  b8:	00b20500 	adcseq	r0, r2, r0, lsl #10
  bc:	b3080000 	movwlt	r0, #32768	; 0x8000
  c0:	02000001 	andeq	r0, r0, #1, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	0001320a 	andeq	r3, r1, sl, lsl #4
  d4:	08260100 	stmdaeq	r6!, {r8}
  d8:	00000137 	andeq	r0, r0, r7, lsr r1
  dc:	00000000 	andeq	r0, r0, r0
  e0:	0000003c 	andeq	r0, r0, ip, lsr r0
  e4:	01379c01 	teqeq	r7, r1, lsl #24
  e8:	730b0000 	movwvc	r0, #45056	; 0xb000
  ec:	1b260100 	blne	9804f4 <memchr+0x9804f4>
  f0:	00000139 	andeq	r0, r0, r9, lsr r1
  f4:	00000004 	andeq	r0, r0, r4
  f8:	00000000 	andeq	r0, r0, r0
  fc:	0100630c 	tsteq	r0, ip, lsl #6
 100:	00252226 	eoreq	r2, r5, r6, lsr #4
 104:	51010000 	mrspl	r0, (UNDEF: 1)
 108:	01006e0b 	tsteq	r0, fp, lsl #28
 10c:	002c2c26 	eoreq	r2, ip, r6, lsr #24
 110:	002b0000 	eoreq	r0, fp, r0
 114:	00250000 	eoreq	r0, r5, r0
 118:	100d0000 	andne	r0, sp, r0
 11c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 120:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 124:	28010070 	stmdacs	r1, {r4, r5, r6}
 128:	00014018 	andeq	r4, r1, r8, lsl r0
 12c:	00006200 	andeq	r6, r0, r0, lsl #4
 130:	00005a00 	andeq	r5, r0, r0, lsl #20
 134:	0f000000 	svceq	0x00000000
 138:	3f040904 	svccc	0x00040904
 13c:	10000001 	andne	r0, r0, r1
 140:	00620409 	rsbeq	r0, r2, r9, lsl #8
 144:	Address 0x0000000000000144 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memchr+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memchr+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memchr+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <memchr+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memchr+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <memchr+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memchr+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <memchr+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memchr+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030005 	stmdaeq	r3, {r0, r2}
  a4:	0b3b0b3a 	bleq	ec2d94 <memchr+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	00001802 	andeq	r1, r0, r2, lsl #16
  b0:	11010b0d 	tstne	r1, sp, lsl #22
  b4:	00061201 	andeq	r1, r6, r1, lsl #4
  b8:	00340e00 	eorseq	r0, r4, r0, lsl #28
  bc:	0b3a0803 	bleq	e820d0 <memchr+0xe820d0>
  c0:	0b390b3b 	bleq	e42db4 <memchr+0xe42db4>
  c4:	17021349 	strne	r1, [r2, -r9, asr #6]
  c8:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  cc:	000f0f00 	andeq	r0, pc, r0, lsl #30
  d0:	00000b0b 	andeq	r0, r0, fp, lsl #22
  d4:	00002610 	andeq	r2, r0, r0, lsl r6
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000010 	andeq	r0, r0, r0, lsl r0
   c:	10500001 	subsne	r0, r0, r1
  10:	3c000000 	stccc	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  2c:	10000000 	andne	r0, r0, r0
  30:	01000000 	mrseq	r0, (UNDEF: 0)
  34:	00105200 	andseq	r5, r0, r0, lsl #4
  38:	00280000 	eoreq	r0, r8, r0
  3c:	00040000 	andeq	r0, r4, r0
  40:	9f5201f3 	svcls	0x005201f3
  44:	00000030 	andeq	r0, r0, r0, lsr r0
  48:	0000003c 	andeq	r0, r0, ip, lsr r0
  4c:	01f30004 	mvnseq	r0, r4
  50:	00009f52 	andeq	r9, r0, r2, asr pc
	...
  60:	00100000 	andseq	r0, r0, r0
  64:	001c0000 	andseq	r0, ip, r0
  68:	00010000 	andeq	r0, r1, r0
  6c:	00001c50 	andeq	r1, r0, r0, asr ip
  70:	00002000 	andeq	r2, r0, r0
  74:	70000300 	andvc	r0, r0, r0, lsl #6
  78:	00209f01 	eoreq	r9, r0, r1, lsl #30
  7c:	00280000 	eoreq	r0, r8, r0
  80:	00010000 	andeq	r0, r1, r0
  84:	00003050 	andeq	r3, r0, r0, asr r0
  88:	00003800 	andeq	r3, r0, r0, lsl #16
  8c:	50000100 	andpl	r0, r0, r0, lsl #2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   4:	00be0003 	adcseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memchr+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	74706f2f 	ldrbtvc	r6, [r0], #-3887	; 0xfffff0d1
  50:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff9c <memchr+0xffffff9c>
  54:	65726265 	ldrbvs	r6, [r2, #-613]!	; 0xfffffd9b
  58:	65432f77 	strbvs	r2, [r3, #-3959]	; 0xfffff089
  5c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  60:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  64:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  68:	61652d65 	cmnvs	r5, r5, ror #26
  6c:	392d6962 	pushcc	{r1, r5, r6, r8, fp, sp, lr}
  70:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  74:	71393130 	teqvc	r9, r0, lsr r1
  78:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  7c:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  80:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  84:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  88:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  8c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  90:	61652d65 	cmnvs	r5, r5, ror #26
  94:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  98:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  9c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  a0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  a4:	656d0000 	strbvs	r0, [sp, #-0]!
  a8:	7268636d 	rsbvc	r6, r8, #-1275068415	; 0xb4000001
  ac:	0100632e 	tsteq	r0, lr, lsr #6
  b0:	70720000 	rsbsvc	r0, r2, r0
  b4:	00682e69 	rsbeq	r2, r8, r9, ror #28
  b8:	73000002 	movwvc	r0, #2
  bc:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
  c0:	00682e66 	rsbeq	r2, r8, r6, ror #28
  c4:	00000003 	andeq	r0, r0, r3
  c8:	05002f05 	streq	r2, [r0, #-3845]	; 0xfffff0fb
  cc:	00000002 	andeq	r0, r0, r2
  d0:	01250300 			; <UNDEFINED> instruction: 0x01250300
  d4:	13060505 	movwne	r0, #25861	; 0x6505
  d8:	2e060205 	cdpcs	2, 0, cr0, cr6, cr5, {0}
  dc:	01060505 	tsteq	r6, r5, lsl #10
  e0:	066c0305 	strbteq	r0, [ip], -r5, lsl #6
  e4:	13040547 	movwne	r0, #17735	; 0x4547
  e8:	06140b05 	ldreq	r0, [r4], -r5, lsl #22
  ec:	2c080501 	cfstr32cs	mvfx0, [r8], {1}
  f0:	4a2e0705 	bmi	b81d0c <memchr+0xb81d0c>
  f4:	05170105 	ldreq	r0, [r7, #-261]	; 0xfffffefb
  f8:	01054909 	tsteq	r5, r9, lsl #18
  fc:	02022e2f 	andeq	r2, r2, #752	; 0x2f0
 100:	Address 0x0000000000000100 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	4700745f 	smlsdmi	r0, pc, r4, r7	; <UNPREDICTABLE>
   8:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
   c:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  10:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  14:	31303220 	teqcc	r0, r0, lsr #4
  18:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  1c:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  20:	61656c65 	cmnvs	r5, r5, ror #24
  24:	20296573 	eorcs	r6, r9, r3, ror r5
  28:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  2c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  30:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  34:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  38:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  3c:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  40:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  44:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  48:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  4c:	6f6c666d 	svcvs	0x006c666d
  50:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  54:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  58:	20647261 	rsbcs	r7, r4, r1, ror #4
  5c:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  60:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  64:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  68:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  6c:	316d7261 	cmncc	sp, r1, ror #4
  70:	6a363731 	bvs	d8dd3c <memchr+0xd8dd3c>
  74:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  78:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  7c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  80:	316d7261 	cmncc	sp, r1, ror #4
  84:	6a363731 	bvs	d8dd50 <memchr+0xd8dd50>
  88:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  8c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  90:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  94:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  98:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  9c:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  a0:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  a4:	20706676 	rsbscs	r6, r0, r6, ror r6
  a8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  ac:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
  b0:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  b4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  b8:	7a6b3676 	bvc	1acda98 <memchr+0x1acda98>
  bc:	2070662b 	rsbscs	r6, r0, fp, lsr #12
  c0:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  c4:	672d2062 	strvs	r2, [sp, -r2, rrx]!
  c8:	20626467 	rsbcs	r6, r2, r7, ror #8
  cc:	61664f2d 	cmnvs	r6, sp, lsr #30
  d0:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  d4:	7361664f 	cmnvc	r1, #82837504	; 0x4f00000
  d8:	732d2074 			; <UNDEFINED> instruction: 0x732d2074
  dc:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e0:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  e4:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
  e8:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  ec:	20393975 	eorscs	r3, r9, r5, ror r9
  f0:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
  f4:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
  f8:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  fc:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 100:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 104:	2064656e 	rsbcs	r6, r4, lr, ror #10
 108:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 10c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 110:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 114:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 118:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 11c:	7300746e 	movwvc	r7, #1134	; 0x46e
 120:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 124:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 128:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 12c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 130:	656d0074 	strbvs	r0, [sp, #-116]!	; 0xffffff8c
 134:	7268636d 	rsbvc	r6, r8, #-1275068415	; 0xb4000001
 138:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 140 <.debug_str+0x140>
 13c:	2f636269 	svccs	0x00636269
 140:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
 144:	632e7268 			; <UNDEFINED> instruction: 0x632e7268
 148:	736e7500 	cmnvc	lr, #0, 10
 14c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 150:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 154:	6f6c0074 	svcvs	0x006c0074
 158:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 15c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 160:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 164:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 168:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 16c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 170:	6f6c2067 	svcvs	0x006c2067
 174:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 178:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 17c:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 180:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 184:	2f007261 	svccs	0x00007261
 188:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 18c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 190:	2f73656c 	svccs	0x0073656c
 194:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 198:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
 19c:	30343273 	eorscc	r3, r4, r3, ror r2
 1a0:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffff8 <memchr+0xfffffff8>
 1a4:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 1a8:	6f687300 	svcvs	0x00687300
 1ac:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1b0:	7000746e 	andvc	r7, r0, lr, ror #8
 1b4:	006b7475 	rsbeq	r7, fp, r5, ror r4
 1b8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1bc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1c0:	61686300 	cmnvs	r8, r0, lsl #6
 1c4:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
 1c8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1cc:	61686320 	cmnvs	r8, r0, lsr #6
 1d0:	Address 0x00000000000001d0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memchr+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memchr+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <memchr+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memcmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcmp>:
   0:	e3520000 	cmp	r2, #0, 0
   4:	0a00000a 	beq	34 <memcmp+0x34>
   8:	e2422001 	sub	r2, r2, #1, 0
   c:	e080c002 	add	ip, r0, r2
  10:	e2403001 	sub	r3, r0, #1, 0
  14:	e2411001 	sub	r1, r1, #1, 0
  18:	e5f30001 	ldrb	r0, [r3, #1]!
  1c:	e5f12001 	ldrb	r2, [r1, #1]!
  20:	e0500002 	subs	r0, r0, r2
  24:	112fff1e 	bxne	lr
  28:	e153000c 	cmp	r3, ip
  2c:	1afffff9 	bne	18 <memcmp+0x18>
  30:	e12fff1e 	bx	lr
  34:	e1a00002 	mov	r0, r2
  38:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000187 	andeq	r0, r0, r7, lsl #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000000e 	andeq	r0, r0, lr
  10:	0001c20c 	andeq	ip, r1, ip, lsl #4
  14:	00017700 	andeq	r7, r1, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	39070404 	stmdbcc	r7, {r2, sl}
  3c:	04000001 	streq	r0, [r0], #-1
  40:	01b60601 			; <UNDEFINED> instruction: 0x01b60601
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	00019905 	andeq	r9, r1, r5, lsl #18
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000001a8 	andeq	r0, r0, r8, lsr #3
  54:	5d050804 	stcpl	8, cr0, [r5, #-16]
  58:	04000001 	streq	r0, [r0], #-1
  5c:	01060801 	tsteq	r6, r1, lsl #16
  60:	5b050000 	blpl	140068 <memcmp+0x140068>
  64:	04000000 	streq	r0, [r0], #-0
  68:	01260702 			; <UNDEFINED> instruction: 0x01260702
  6c:	04040000 	streq	r0, [r4], #-0
  70:	00011407 	andeq	r1, r1, r7, lsl #8
  74:	07080400 	streq	r0, [r8, -r0, lsl #8]
  78:	00000146 	andeq	r0, r0, r6, asr #2
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	0000016b 	andeq	r0, r0, fp, ror #2
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01040000 	mrseq	r0, (UNDEF: 4)
  b4:	0001b108 	andeq	fp, r1, r8, lsl #2
  b8:	00b20500 	adcseq	r0, r2, r0, lsl #10
  bc:	a3080000 	movwge	r0, #32768	; 0x8000
  c0:	02000001 	andeq	r0, r0, #1, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	0000070a 	andeq	r0, r0, sl, lsl #14
  d4:	05030100 	streq	r0, [r3, #-256]	; 0xffffff00
  d8:	00000025 	andeq	r0, r0, r5, lsr #32
  dc:	00000000 	andeq	r0, r0, r0
  e0:	0000003c 	andeq	r0, r0, ip, lsr r0
  e4:	017d9c01 	cmneq	sp, r1, lsl #24
  e8:	5f0b0000 	svcpl	0x000b0000
  ec:	01003173 	tsteq	r0, r3, ror r1
  f0:	017d1803 	cmneq	sp, r3, lsl #16
  f4:	00080000 	andeq	r0, r8, r0
  f8:	00000000 	andeq	r0, r0, r0
  fc:	5f0b0000 	svcpl	0x000b0000
 100:	01003273 	tsteq	r0, r3, ror r2
 104:	017d2903 	cmneq	sp, r3, lsl #18
 108:	00480000 	subeq	r0, r8, r0
 10c:	00420000 	subeq	r0, r2, r0
 110:	d20c0000 	andle	r0, ip, #0, 0
 114:	01000001 	tsteq	r0, r1
 118:	002c3503 	eoreq	r3, ip, r3, lsl #10
 11c:	007c0000 	rsbseq	r0, ip, r0
 120:	00740000 	rsbseq	r0, r4, r0
 124:	730d0000 	movwvc	r0, #53248	; 0xd000
 128:	04010031 	streq	r0, [r1], #-49	; 0xffffffcf
 12c:	0001841a 	andeq	r8, r1, sl, lsl r4
 130:	0000bd00 	andeq	fp, r0, r0, lsl #26
 134:	0000b500 	andeq	fp, r0, r0, lsl #10
 138:	32730d00 	rsbscc	r0, r3, #0, 26
 13c:	25040100 	strcs	r0, [r4, #-256]	; 0xffffff00
 140:	00000184 	andeq	r0, r0, r4, lsl #3
 144:	000000fd 	strdeq	r0, [r0], -sp
 148:	000000f7 	strdeq	r0, [r0], -r7
 14c:	0000000e 	andeq	r0, r0, lr
 150:	00690d00 	rsbeq	r0, r9, r0, lsl #26
 154:	250d0601 	strcs	r0, [sp, #-1537]	; 0xfffff9ff
 158:	2f000000 	svccs	0x00000000
 15c:	29000001 	stmdbcs	r0, {r0}
 160:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 164:	00000018 	andeq	r0, r0, r8, lsl r0
 168:	0100760d 	tsteq	r0, sp, lsl #12
 16c:	00250d07 	eoreq	r0, r5, r7, lsl #26
 170:	01660000 	cmneq	r6, r0
 174:	01620000 	cmneq	r2, r0
 178:	00000000 	andeq	r0, r0, r0
 17c:	83040900 	movwhi	r0, #18688	; 0x4900
 180:	0f000001 	svceq	0x00000001
 184:	00620409 	rsbeq	r0, r2, r9, lsl #8
 188:	Address 0x0000000000000188 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memcmp+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memcmp+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memcmp+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <memcmp+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memcmp+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <memcmp+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memcmp+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <memcmp+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memcmp+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  a4:	0b3b0b3a 	bleq	ec2d94 <memcmp+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  b0:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
  b4:	08030034 	stmdaeq	r3, {r2, r4, r5}
  b8:	0b3b0b3a 	bleq	ec2da8 <memcmp+0xec2da8>
  bc:	13490b39 	movtne	r0, #39737	; 0x9b39
  c0:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  c4:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  c8:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
  cc:	260f0000 	strcs	r0, [pc], -r0
  d0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   c:	00000018 	andeq	r0, r0, r8, lsl r0
  10:	18500001 	ldmdane	r0, {r0}^
  14:	34000000 	strcc	r0, [r0], #-0
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0000349f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  24:	00003800 	andeq	r3, r0, r0, lsl #16
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	00000038 	andeq	r0, r0, r8, lsr r0
  30:	0000003c 	andeq	r0, r0, ip, lsr r0
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	00000018 	andeq	r0, r0, r8, lsl r0
  50:	18510001 	ldmdane	r1, {r0}^
  54:	34000000 	strcc	r0, [r0], #-0
  58:	04000000 	streq	r0, [r0], #-0
  5c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  60:	0000349f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  64:	00003c00 	andeq	r3, r0, r0, lsl #24
  68:	51000100 	mrspl	r0, (UNDEF: 16)
	...
  80:	0000000c 	andeq	r0, r0, ip
  84:	0c520001 	mrrceq	0, 0, r0, r2, cr1
  88:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  8c:	03000000 	movweq	r0, #0
  90:	9f017200 	svcls	0x00017200
  94:	00000018 	andeq	r0, r0, r8, lsl r0
  98:	00000034 	andeq	r0, r0, r4, lsr r0
  9c:	01f30004 	mvnseq	r0, r4
  a0:	00349f52 	eorseq	r9, r4, r2, asr pc
  a4:	003c0000 	eorseq	r0, ip, r0
  a8:	00010000 	andeq	r0, r1, r0
  ac:	00000052 	andeq	r0, r0, r2, asr r0
  b0:	00000000 	andeq	r0, r0, r0
  b4:	00000200 	andeq	r0, r0, r0, lsl #4
	...
  c0:	00001800 	andeq	r1, r0, r0, lsl #16
  c4:	50000100 	andpl	r0, r0, r0, lsl #2
  c8:	00000018 	andeq	r0, r0, r8, lsl r0
  cc:	00000034 	andeq	r0, r0, r4, lsr r0
  d0:	01f30004 	mvnseq	r0, r4
  d4:	00349f50 	eorseq	r9, r4, r0, asr pc
  d8:	00380000 	eorseq	r0, r8, r0
  dc:	00010000 	andeq	r0, r1, r0
  e0:	00003850 	andeq	r3, r0, r0, asr r8
  e4:	00003c00 	andeq	r3, r0, r0, lsl #24
  e8:	f3000400 	vshl.u8	d0, d0, d0
  ec:	009f5001 	addseq	r5, pc, r1
	...
  fc:	00000400 	andeq	r0, r0, r0, lsl #8
 100:	00001800 	andeq	r1, r0, r0, lsl #16
 104:	51000100 	mrspl	r0, (UNDEF: 16)
 108:	00000018 	andeq	r0, r0, r8, lsl r0
 10c:	00000034 	andeq	r0, r0, r4, lsr r0
 110:	01f30004 	mvnseq	r0, r4
 114:	00349f51 	eorseq	r9, r4, r1, asr pc
 118:	003c0000 	eorseq	r0, ip, r0
 11c:	00010000 	andeq	r0, r1, r0
 120:	00000051 	andeq	r0, r0, r1, asr r0
 124:	00000000 	andeq	r0, r0, r0
 128:	00000300 	andeq	r0, r0, r0, lsl #6
 12c:	04000000 	streq	r0, [r0], #-0
 130:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 134:	02000000 	andeq	r0, r0, #0, 0
 138:	189f3000 	ldmne	pc, {ip, sp}	; <UNPREDICTABLE>
 13c:	34000000 	strcc	r0, [r0], #-0
 140:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 144:	f3007300 	vcgt.u8	d7, d0, d0
 148:	231c5001 	tstcs	ip, #1, 0
 14c:	00349f01 	eorseq	r9, r4, r1, lsl #30
 150:	003c0000 	eorseq	r0, ip, r0
 154:	00020000 	andeq	r0, r2, r0
 158:	00009f30 	andeq	r9, r0, r0, lsr pc
	...
 164:	00200000 	eoreq	r0, r0, r0
 168:	00240000 	eoreq	r0, r4, r0
 16c:	00060000 	andeq	r0, r6, r0
 170:	00720070 	rsbseq	r0, r2, r0, ror r0
 174:	00249f1c 	eoreq	r9, r4, ip, lsl pc
 178:	00340000 	eorseq	r0, r4, r0
 17c:	00010000 	andeq	r0, r1, r0
 180:	00000050 	andeq	r0, r0, r0, asr r0
 184:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000004 	andeq	r0, r0, r4
   8:	00000004 	andeq	r0, r0, r4
   c:	00000034 	andeq	r0, r0, r4, lsr r0
	...
  18:	00000018 	andeq	r0, r0, r8, lsl r0
  1c:	00000018 	andeq	r0, r0, r8, lsl r0
  20:	00000018 	andeq	r0, r0, r8, lsl r0
  24:	0000001c 	andeq	r0, r0, ip, lsl r0
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	00000028 	andeq	r0, r0, r8, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000115 	andeq	r0, r0, r5, lsl r1
   4:	00be0003 	adcseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memcmp+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	74706f2f 	ldrbtvc	r6, [r0], #-3887	; 0xfffff0d1
  50:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff9c <memcmp+0xffffff9c>
  54:	65726265 	ldrbvs	r6, [r2, #-613]!	; 0xfffffd9b
  58:	65432f77 	strbvs	r2, [r3, #-3959]	; 0xfffff089
  5c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  60:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  64:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  68:	61652d65 	cmnvs	r5, r5, ror #26
  6c:	392d6962 	pushcc	{r1, r5, r6, r8, fp, sp, lr}
  70:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  74:	71393130 	teqvc	r9, r0, lsr r1
  78:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  7c:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  80:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  84:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  88:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  8c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  90:	61652d65 	cmnvs	r5, r5, ror #26
  94:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  98:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  9c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  a0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  a4:	656d0000 	strbvs	r0, [sp, #-0]!
  a8:	706d636d 	rsbvc	r6, sp, sp, ror #6
  ac:	0100632e 	tsteq	r0, lr, lsr #6
  b0:	70720000 	rsbsvc	r0, r2, r0
  b4:	00682e69 	rsbeq	r2, r8, r9, ror #28
  b8:	73000002 	movwvc	r0, #2
  bc:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
  c0:	00682e66 	rsbeq	r2, r8, r6, ror #28
  c4:	00000003 	andeq	r0, r0, r3
  c8:	05003d05 	streq	r3, [r0, #-3333]	; 0xfffff2fb
  cc:	00000002 	andeq	r0, r0, r2
  d0:	05051400 	streq	r1, [r5, #-1024]	; 0xfffffc00
  d4:	2e140613 	mrccs	6, 0, r0, cr4, cr3, {0}
  d8:	09050106 	stmdbeq	r5, {r1, r2, r8}
  dc:	01140501 	tsteq	r4, r1, lsl #10
  e0:	01060505 	tsteq	r6, r5, lsl #10
  e4:	0609054a 	streq	r0, [r9], -sl, asr #10
  e8:	11200567 			; <UNDEFINED> instruction: 0x11200567
  ec:	13061305 	movwne	r1, #25349	; 0x6305
  f0:	0614052e 	ldreq	r0, [r4], -lr, lsr #10
  f4:	061b0511 			; <UNDEFINED> instruction: 0x061b0511
  f8:	06090513 			; <UNDEFINED> instruction: 0x06090513
  fc:	060b052f 	streq	r0, [fp], -pc, lsr #10
 100:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 104:	02040200 	andeq	r0, r4, #0, 4
 108:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
 10c:	0c056602 	stceq	6, cr6, [r5], {2}
 110:	2f010517 	svccs	0x00010517
 114:	01000202 	tsteq	r0, r2, lsl #4
 118:	Address 0x0000000000000118 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	6d00745f 	cfstrsvs	mvf7, [r0, #-380]	; 0xfffffe84
   8:	6d636d65 	stclvs	13, cr6, [r3, #-404]!	; 0xfffffe6c
   c:	4e470070 	mcrmi	0, 2, r0, cr7, cr0, {3}
  10:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  14:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  18:	20312e32 	eorscs	r2, r1, r2, lsr lr
  1c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  20:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  24:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  28:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  2c:	5b202965 	blpl	80a5c8 <memcmp+0x80a5c8>
  30:	2f4d5241 	svccs	0x004d5241
  34:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  38:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  3c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  40:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  44:	6f697369 	svcvs	0x00697369
  48:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  4c:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  50:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  54:	616f6c66 	cmnvs	pc, r6, ror #24
  58:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  5c:	61683d69 	cmnvs	r8, r9, ror #26
  60:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  64:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  68:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  6c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  70:	613d7570 	teqvs	sp, r0, ror r5
  74:	31316d72 	teqcc	r1, r2, ror sp
  78:	7a6a3637 	bvc	1a8d95c <memcmp+0x1a8d95c>
  7c:	20732d66 	rsbscs	r2, r3, r6, ror #26
  80:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  84:	613d656e 	teqvs	sp, lr, ror #10
  88:	31316d72 	teqcc	r1, r2, ror sp
  8c:	7a6a3637 	bvc	1a8d970 <memcmp+0x1a8d970>
  90:	20732d66 	rsbscs	r2, r3, r6, ror #26
  94:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  98:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  9c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  a0:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  a4:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  a8:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  ac:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  b0:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  b4:	616d2d20 	cmnvs	sp, r0, lsr #26
  b8:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  bc:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  c0:	2b7a6b36 	blcs	1e9ada0 <memcmp+0x1e9ada0>
  c4:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  c8:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  cc:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  d0:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  d4:	7361664f 	cmnvc	r1, #82837504	; 0x4f00000
  d8:	4f2d2074 	svcmi	0x002d2074
  dc:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  e0:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
  e4:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  e8:	20393975 	eorscs	r3, r9, r5, ror r9
  ec:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
  f0:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
  f4:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
  f8:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
  fc:	61747365 	cmnvs	r4, r5, ror #6
 100:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 104:	6e750067 	cdpvs	0, 7, cr0, cr5, cr7, {3}
 108:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 10c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 110:	00726168 	rsbseq	r6, r2, r8, ror #2
 114:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 118:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 11c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 120:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 124:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 128:	2074726f 	rsbscs	r7, r4, pc, ror #4
 12c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 130:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 134:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 138:	736e7500 	cmnvc	lr, #0, 10
 13c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 140:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 144:	6f6c0074 	svcvs	0x006c0074
 148:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 14c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 150:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 154:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 158:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 15c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 160:	6f6c2067 	svcvs	0x006c2067
 164:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 168:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 16c:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 170:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 174:	2f007261 	svccs	0x00007261
 178:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 17c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 180:	2f73656c 	svccs	0x0073656c
 184:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 188:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
 18c:	30343273 	eorscc	r3, r4, r3, ror r2
 190:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; ffffffe8 <memcmp+0xffffffe8>
 194:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 198:	6f687300 	svcvs	0x00687300
 19c:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1a0:	7000746e 	andvc	r7, r0, lr, ror #8
 1a4:	006b7475 	rsbeq	r7, fp, r5, ror r4
 1a8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1ac:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1b0:	61686300 	cmnvs	r8, r0, lsl #6
 1b4:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
 1b8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1bc:	61686320 	cmnvs	r8, r0, lsr #6
 1c0:	2f2e0072 	svccs	0x002e0072
 1c4:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 1c8:	6d656d2f 	stclvs	13, cr6, [r5, #-188]!	; 0xffffff44
 1cc:	2e706d63 	cdpcs	13, 7, cr6, cr0, cr3, {3}
 1d0:	626e0063 	rsbvs	r0, lr, #99, 0	; 0x63
 1d4:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memcmp+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memcmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <memcmp+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcpy>:
   0:	e1813002 	orr	r3, r1, r2
   4:	e1833000 	orr	r3, r3, r0
   8:	e3130003 	tst	r3, #3, 0
   c:	e92d4070 	push	{r4, r5, r6, lr}
  10:	1a00001d 	bne	8c <memcpy+0x8c>
  14:	e1b0e122 	lsrs	lr, r2, #2
  18:	08bd8070 	popeq	{r4, r5, r6, pc}
  1c:	e2803007 	add	r3, r0, #7, 0
  20:	e0433001 	sub	r3, r3, r1
  24:	e180c001 	orr	ip, r0, r1
  28:	e353000e 	cmp	r3, #14, 0
  2c:	e20cc007 	and	ip, ip, #7, 0
  30:	93a03000 	movls	r3, #0, 0
  34:	83a03001 	movhi	r3, #1, 0
  38:	e35c0000 	cmp	ip, #0, 0
  3c:	13a03000 	movne	r3, #0, 0
  40:	e24ec001 	sub	ip, lr, #1, 0
  44:	e35c000b 	cmp	ip, #11, 0
  48:	93a03000 	movls	r3, #0, 0
  4c:	82033001 	andhi	r3, r3, #1, 0
  50:	e3530000 	cmp	r3, #0, 0
  54:	0a000033 	beq	128 <memcpy+0x128>
  58:	e1a03000 	mov	r3, r0
  5c:	e3c26007 	bic	r6, r2, #7, 0
  60:	e0806006 	add	r6, r0, r6
  64:	e1a021a2 	lsr	r2, r2, #3
  68:	e241c008 	sub	ip, r1, #8, 0
  6c:	e1ec40d8 	ldrd	r4, [ip, #8]!
  70:	e0c340f8 	strd	r4, [r3], #8
  74:	e1530006 	cmp	r3, r6
  78:	1afffffb 	bne	6c <memcpy+0x6c>
  7c:	e15e0082 	cmp	lr, r2, lsl #1
  80:	17913182 	ldrne	r3, [r1, r2, lsl #3]
  84:	17803182 	strne	r3, [r0, r2, lsl #3]
  88:	e8bd8070 	pop	{r4, r5, r6, pc}
  8c:	e3520000 	cmp	r2, #0, 0
  90:	08bd8070 	popeq	{r4, r5, r6, pc}
  94:	e2804003 	add	r4, r0, #3, 0
  98:	e0444001 	sub	r4, r4, r1
  9c:	e242e001 	sub	lr, r2, #1, 0
  a0:	e3540006 	cmp	r4, #6, 0
  a4:	835e0007 	cmphi	lr, #7, 0
  a8:	9a000016 	bls	108 <memcpy+0x108>
  ac:	e1a0c000 	mov	ip, r0
  b0:	e1a03001 	mov	r3, r1
  b4:	e3c24003 	bic	r4, r2, #3, 0
  b8:	e0844001 	add	r4, r4, r1
  bc:	e493e004 	ldr	lr, [r3], #4
  c0:	e1530004 	cmp	r3, r4
  c4:	e48ce004 	str	lr, [ip], #4
  c8:	1afffffb 	bne	bc <memcpy+0xbc>
  cc:	e3120003 	tst	r2, #3, 0
  d0:	e3c23003 	bic	r3, r2, #3, 0
  d4:	08bd8070 	popeq	{r4, r5, r6, pc}
  d8:	e7d1e003 	ldrb	lr, [r1, r3]
  dc:	e283c001 	add	ip, r3, #1, 0
  e0:	e152000c 	cmp	r2, ip
  e4:	e7c0e003 	strb	lr, [r0, r3]
  e8:	98bd8070 	popls	{r4, r5, r6, pc}
  ec:	e7d1e00c 	ldrb	lr, [r1, ip]
  f0:	e2833002 	add	r3, r3, #2, 0
  f4:	e1520003 	cmp	r2, r3
  f8:	e7c0e00c 	strb	lr, [r0, ip]
  fc:	87d12003 	ldrbhi	r2, [r1, r3]
 100:	87c02003 	strbhi	r2, [r0, r3]
 104:	e8bd8070 	pop	{r4, r5, r6, pc}
 108:	e081e00e 	add	lr, r1, lr
 10c:	e2403001 	sub	r3, r0, #1, 0
 110:	e2411001 	sub	r1, r1, #1, 0
 114:	e5f12001 	ldrb	r2, [r1, #1]!
 118:	e151000e 	cmp	r1, lr
 11c:	e5e32001 	strb	r2, [r3, #1]!
 120:	1afffffb 	bne	114 <memcpy+0x114>
 124:	e8bd8070 	pop	{r4, r5, r6, pc}
 128:	e081310e 	add	r3, r1, lr, lsl #2
 12c:	e2433004 	sub	r3, r3, #4, 0
 130:	e2411004 	sub	r1, r1, #4, 0
 134:	e2402004 	sub	r2, r0, #4, 0
 138:	e5b1c004 	ldr	ip, [r1, #4]!
 13c:	e1510003 	cmp	r1, r3
 140:	e5a2c004 	str	ip, [r2, #4]!
 144:	1afffffb 	bne	138 <memcpy+0x138>
 148:	e8bd8070 	pop	{r4, r5, r6, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001f8 	strdeq	r0, [r0], -r8
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000007 	andeq	r0, r0, r7
  10:	0001630c 	andeq	r6, r1, ip, lsl #6
  14:	00018d00 	andeq	r8, r1, r0, lsl #26
  18:	00000000 	andeq	r0, r0, r0
  1c:	00014c00 	andeq	r4, r1, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	3f070404 	svccc	0x00070404
  3c:	05000001 	streq	r0, [r0, #-1]
  40:	00000038 	andeq	r0, r0, r8, lsr r0
  44:	d3060104 	movwle	r0, #24836	; 0x6104
  48:	04000001 	streq	r0, [r0], #-1
  4c:	01b60502 			; <UNDEFINED> instruction: 0x01b60502
  50:	04040000 	streq	r0, [r4], #-0
  54:	0001c505 	andeq	ip, r1, r5, lsl #10
  58:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  5c:	00000173 	andeq	r0, r0, r3, ror r1
  60:	ff080104 			; <UNDEFINED> instruction: 0xff080104
  64:	05000000 	streq	r0, [r0, #-0]
  68:	00000060 	andeq	r0, r0, r0, rrx
  6c:	1f070204 	svcne	0x00070204
  70:	04000001 	streq	r0, [r0], #-1
  74:	010d0704 	tsteq	sp, r4, lsl #14
  78:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
  7c:	00014c07 	andeq	r4, r1, r7, lsl #24
  80:	00250600 	eoreq	r0, r5, r0, lsl #12
  84:	00900000 	addseq	r0, r0, r0
  88:	25070000 	strcs	r0, [r7, #-0]
  8c:	00000000 	andeq	r0, r0, r0
  90:	00018108 	andeq	r8, r1, r8, lsl #2
  94:	0e1c0200 	cdpeq	2, 1, cr0, cr12, cr0, {0}
  98:	0000009c 	muleq	r0, ip, r0
  9c:	00810409 	addeq	r0, r1, r9, lsl #8
  a0:	25060000 	strcs	r0, [r6, #-0]
  a4:	b1000000 	mrslt	r0, (UNDEF: 0)
  a8:	07000000 	streq	r0, [r0, -r0]
  ac:	000000b1 	strheq	r0, [r0], -r1
  b0:	be040900 	vmlalt.f16	s0, s8, s0	; <UNPREDICTABLE>
  b4:	04000000 	streq	r0, [r0], #-0
  b8:	01ce0801 	biceq	r0, lr, r1, lsl #16
  bc:	b7050000 	strlt	r0, [r5, -r0]
  c0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  c4:	000001c0 	andeq	r0, r0, r0, asr #3
  c8:	cf0e2102 	svcgt	0x000e2102
  cc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  d0:	0000a204 	andeq	sl, r0, r4, lsl #4
  d4:	01af0a00 			; <UNDEFINED> instruction: 0x01af0a00
  d8:	06010000 	streq	r0, [r1], -r0
  dc:	0001c507 	andeq	ip, r1, r7, lsl #10
  e0:	00000000 	andeq	r0, r0, r0
  e4:	00014c00 	andeq	r4, r1, r0, lsl #24
  e8:	c59c0100 	ldrgt	r0, [ip, #256]	; 0x100
  ec:	0b000001 	bleq	f8 <.debug_info+0xf8>
  f0:	00747364 	rsbseq	r7, r4, r4, ror #6
  f4:	c5140601 	ldrgt	r0, [r4, #-1537]	; 0xfffff9ff
  f8:	01000001 	tsteq	r0, r1
  fc:	72730c50 	rsbsvc	r0, r3, #80, 24	; 0x5000
 100:	06010063 	streq	r0, [r1], -r3, rrx
 104:	0001c725 	andeq	ip, r1, r5, lsr #14
 108:	00000a00 	andeq	r0, r0, r0, lsl #20
 10c:	00000000 	andeq	r0, r0, r0
 110:	01df0d00 	bicseq	r0, pc, r0, lsl #26
 114:	06010000 	streq	r0, [r1], -r0
 118:	00002c31 	andeq	r2, r0, r1, lsr ip
 11c:	00006100 	andeq	r6, r0, r0, lsl #2
 120:	00005100 	andeq	r5, r0, r0, lsl #2
 124:	01320e00 	teqeq	r2, r0, lsl #28
 128:	01de0000 	bicseq	r0, lr, r0
 12c:	01af0000 			; <UNDEFINED> instruction: 0x01af0000
 130:	000f0000 	andeq	r0, pc, r0
 134:	8a000000 	bhi	13c <.debug_info+0x13c>
 138:	10000001 	andne	r0, r0, r1
 13c:	0d01006e 	stceq	0, cr0, [r1, #-440]	; 0xfffffe48
 140:	00003812 	andeq	r3, r0, r2, lsl r8
 144:	0000d300 	andeq	sp, r0, r0, lsl #6
 148:	0000cd00 	andeq	ip, r0, r0, lsl #26
 14c:	00641000 	rsbeq	r1, r4, r0
 150:	e3130e01 	tst	r3, #1, 28
 154:	04000001 	streq	r0, [r0], #-1
 158:	00000001 	andeq	r0, r0, r1
 15c:	10000001 	andne	r0, r0, r1
 160:	0f010073 	svceq	0x00010073
 164:	0001e919 	andeq	lr, r1, r9, lsl r9
 168:	00012a00 	andeq	r2, r1, r0, lsl #20
 16c:	00012200 	andeq	r2, r1, r0, lsl #4
 170:	00001100 	andeq	r1, r0, r0, lsl #2
 174:	69100000 	ldmdbvs	r0, {}	; <UNPREDICTABLE>
 178:	16110100 	ldrne	r0, [r1], -r0, lsl #2
 17c:	00000038 	andeq	r0, r0, r8, lsr r0
 180:	0000016b 	andeq	r0, r0, fp, ror #2
 184:	00000163 	andeq	r0, r0, r3, ror #2
 188:	8c120000 	ldchi	0, cr0, [r2], {-0}
 18c:	ac000000 	stcge	0, cr0, [r0], {-0}
 190:	13000000 	movwne	r0, #0
 194:	14010064 	strne	r0, [r1], #-100	; 0xffffff9c
 198:	0001ef18 	andeq	lr, r1, r8, lsl pc
 19c:	00731300 	rsbseq	r1, r3, r0, lsl #6
 1a0:	f51e1501 			; <UNDEFINED> instruction: 0xf51e1501
 1a4:	12000001 	andne	r0, r0, #1, 0
 1a8:	0000008c 	andeq	r0, r0, ip, lsl #1
 1ac:	000000ac 	andeq	r0, r0, ip, lsr #1
 1b0:	01006910 	tsteq	r0, r0, lsl r9
 1b4:	00381616 	eorseq	r1, r8, r6, lsl r6
 1b8:	01bd0000 			; <UNDEFINED> instruction: 0x01bd0000
 1bc:	01ab0000 			; <UNDEFINED> instruction: 0x01ab0000
 1c0:	00000000 	andeq	r0, r0, r0
 1c4:	09041400 	stmdbeq	r4, {sl, ip}
 1c8:	0001cd04 	andeq	ip, r1, r4, lsl #26
 1cc:	be161500 	cfmul32lt	mvfx1, mvfx6, mvfx0
 1d0:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
 1d4:	17000001 	strne	r0, [r0, -r1]
 1d8:	00000038 	andeq	r0, r0, r8, lsr r0
 1dc:	ce050006 	cdpgt	0, 0, cr0, cr5, cr6, {0}
 1e0:	09000001 	stmdbeq	r0, {r0}
 1e4:	00003804 	andeq	r3, r0, r4, lsl #16
 1e8:	3f040900 	svccc	0x00040900
 1ec:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 1f0:	00006004 	andeq	r6, r0, r4
 1f4:	67040900 	strvs	r0, [r4, -r0, lsl #18]
 1f8:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memcpy+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memcpy+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memcpy+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <memcpy+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memcpy+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <memcpy+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memcpy+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memcpy+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	00001802 	andeq	r1, r0, r2, lsl #16
  9c:	0300050c 	movweq	r0, #1292	; 0x50c
  a0:	3b0b3a08 	blcc	2ce8c8 <memcpy+0x2ce8c8>
  a4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  ac:	00001742 	andeq	r1, r0, r2, asr #14
  b0:	0300050d 	movweq	r0, #1293	; 0x50d
  b4:	3b0b3a0e 	blcc	2ce8f4 <memcpy+0x2ce8f4>
  b8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  bc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  c0:	00001742 	andeq	r1, r0, r2, asr #14
  c4:	0300340e 	movweq	r3, #1038	; 0x40e
  c8:	3413490e 	ldrcc	r4, [r3], #-2318	; 0xfffff6f2
  cc:	000e1c19 	andeq	r1, lr, r9, lsl ip
  d0:	010b0f00 	tsteq	fp, r0, lsl #30
  d4:	13011755 	movwne	r1, #5973	; 0x1755
  d8:	34100000 	ldrcc	r0, [r0], #-0
  dc:	3a080300 	bcc	200ce4 <memcpy+0x200ce4>
  e0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  e4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  e8:	1742b717 	smlaldne	fp, r2, r7, r7
  ec:	0b110000 	bleq	4400f4 <memcpy+0x4400f4>
  f0:	00175501 	andseq	r5, r7, r1, lsl #10
  f4:	010b1200 	mrseq	r1, R11_fiq
  f8:	06120111 			; <UNDEFINED> instruction: 0x06120111
  fc:	34130000 	ldrcc	r0, [r3], #-0
 100:	3a080300 	bcc	200d08 <memcpy+0x200d08>
 104:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 108:	0013490b 	andseq	r4, r3, fp, lsl #18
 10c:	000f1400 	andeq	r1, pc, r0, lsl #8
 110:	00000b0b 	andeq	r0, r0, fp, lsl #22
 114:	00002615 	andeq	r2, r0, r5, lsl r6
 118:	01011600 	tsteq	r1, r0, lsl #12
 11c:	13011349 	movwne	r1, #4937	; 0x1349
 120:	21170000 	tstcs	r7, r0
 124:	2f134900 	svccs	0x00134900
 128:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   c:	01140000 	tsteq	r4, r0
  10:	00010000 	andeq	r0, r1, r0
  14:	00011451 	andeq	r1, r1, r1, asr r4
  18:	00012800 	andeq	r2, r1, r0, lsl #16
  1c:	f3000400 	vshl.u8	d0, d0, d0
  20:	289f5101 	ldmcs	pc, {r0, r8, ip, lr}	; <UNPREDICTABLE>
  24:	34000001 	strcc	r0, [r0], #-1
  28:	01000001 	tsteq	r0, r1
  2c:	01345100 	teqeq	r4, r0, lsl #2
  30:	01380000 	teqeq	r8, r0
  34:	00030000 	andeq	r0, r3, r0
  38:	389f0471 	ldmcc	pc, {r0, r4, r5, r6, sl}	; <UNPREDICTABLE>
  3c:	4c000001 	stcmi	0, cr0, [r0], {1}
  40:	04000001 	streq	r0, [r0], #-1
  44:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  64:	00006800 	andeq	r6, r0, r0, lsl #16
  68:	52000100 	andpl	r0, r0, #0
  6c:	00000068 	andeq	r0, r0, r8, rrx
  70:	0000008c 	andeq	r0, r0, ip, lsl #1
  74:	01f30004 	mvnseq	r0, r4
  78:	008c9f52 	addeq	r9, ip, r2, asr pc
  7c:	01000000 	mrseq	r0, (UNDEF: 0)
  80:	00010000 	andeq	r0, r1, r0
  84:	00010052 	andeq	r0, r1, r2, asr r0
  88:	00010800 	andeq	r0, r1, r0, lsl #16
  8c:	f3000400 	vshl.u8	d0, d0, d0
  90:	089f5201 	ldmeq	pc, {r0, r9, ip, lr}	; <UNPREDICTABLE>
  94:	14000001 	strne	r0, [r0], #-1
  98:	01000001 	tsteq	r0, r1
  9c:	01145200 	tsteq	r4, r0, lsl #4
  a0:	01280000 			; <UNDEFINED> instruction: 0x01280000
  a4:	00040000 	andeq	r0, r4, r0
  a8:	9f5201f3 	svcls	0x005201f3
  ac:	00000128 	andeq	r0, r0, r8, lsr #2
  b0:	00000138 	andeq	r0, r0, r8, lsr r1
  b4:	38520001 	ldmdacc	r2, {r0}^
  b8:	4c000001 	stcmi	0, cr0, [r0], {1}
  bc:	04000001 	streq	r0, [r0], #-1
  c0:	5201f300 	andpl	pc, r1, #0, 6
  c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  c8:	00000000 	andeq	r0, r0, r0
  cc:	00000500 	andeq	r0, r0, r0, lsl #10
  d0:	14000000 	strne	r0, [r0], #-0
  d4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  d8:	05000000 	streq	r0, [r0, #-0]
  dc:	32007200 	andcc	r7, r0, #0, 4
  e0:	00189f25 	andseq	r9, r8, r5, lsr #30
  e4:	008c0000 	addeq	r0, ip, r0
  e8:	00010000 	andeq	r0, r1, r0
  ec:	0001285e 	andeq	r2, r1, lr, asr r8
  f0:	00014c00 	andeq	r4, r1, r0, lsl #24
  f4:	5e000100 	adfpls	f0, f0, f0
	...
 100:	00000006 	andeq	r0, r0, r6
 104:	00000014 	andeq	r0, r0, r4, lsl r0
 108:	0000008c 	andeq	r0, r0, ip, lsl #1
 10c:	28500001 	ldmdacs	r0, {r0}^
 110:	4c000001 	stcmi	0, cr0, [r0], {1}
 114:	01000001 	tsteq	r0, r1
 118:	00005000 	andeq	r5, r0, r0
 11c:	00000000 	andeq	r0, r0, r0
 120:	00070000 	andeq	r0, r7, r0
 124:	00000000 	andeq	r0, r0, r0
 128:	00140000 	andseq	r0, r4, r0
 12c:	008c0000 	addeq	r0, ip, r0
 130:	00010000 	andeq	r0, r1, r0
 134:	00012851 	andeq	r2, r1, r1, asr r8
 138:	00013400 	andeq	r3, r1, r0, lsl #8
 13c:	51000100 	mrspl	r0, (UNDEF: 16)
 140:	00000134 	andeq	r0, r0, r4, lsr r1
 144:	00000138 	andeq	r0, r0, r8, lsr r1
 148:	04710003 	ldrbteq	r0, [r1], #-3
 14c:	0001389f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
 150:	00014c00 	andeq	r4, r1, r0, lsl #24
 154:	f3000400 	vshl.u8	d0, d0, d0
 158:	009f5101 	addseq	r5, pc, r1, lsl #2
 15c:	00000000 	andeq	r0, r0, r0
 160:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 164:	01010000 	mrseq	r0, (UNDEF: 1)
 168:	14000000 	strne	r0, [r0], #-0
 16c:	6c000000 	stcvs	0, cr0, [r0], {-0}
 170:	02000000 	andeq	r0, r0, #0, 0
 174:	7c9f3000 	ldcvc	0, cr3, [pc], {0}
 178:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
 17c:	05000000 	streq	r0, [r0, #-0]
 180:	31007200 	mrscc	r7, R8_usr
 184:	00889f24 	addeq	r9, r8, r4, lsr #30
 188:	008c0000 	addeq	r0, ip, r0
 18c:	00070000 	andeq	r0, r7, r0
 190:	24310072 	ldrtcs	r0, [r1], #-114	; 0xffffff8e
 194:	289f0123 	ldmcs	pc, {r0, r1, r5, r8}	; <UNPREDICTABLE>
 198:	38000001 	stmdacc	r0, {r0}
 19c:	02000001 	andeq	r0, r0, #1, 0
 1a0:	009f3000 	addseq	r3, pc, r0
	...
 1ac:	01010000 	mrseq	r0, (UNDEF: 1)
 1b0:	01010101 	tsteq	r1, r1, lsl #2
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	01010000 	mrseq	r0, (UNDEF: 1)
 1bc:	00008c00 	andeq	r8, r0, r0, lsl #24
 1c0:	0000bc00 	andeq	fp, r0, r0, lsl #24
 1c4:	30000200 	andcc	r0, r0, r0, lsl #4
 1c8:	0000d89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
 1cc:	0000e800 	andeq	lr, r0, r0, lsl #16
 1d0:	53000100 	movwpl	r0, #256	; 0x100
 1d4:	000000e8 	andeq	r0, r0, r8, ror #1
 1d8:	000000fc 	strdeq	r0, [r0], -ip
 1dc:	fc5c0001 	mrrc2	0, 0, r0, ip, cr1
 1e0:	04000000 	streq	r0, [r0], #-0
 1e4:	01000001 	tsteq	r0, r1
 1e8:	01045300 	mrseq	r5, LR_abt
 1ec:	01080000 	mrseq	r0, (UNDEF: 8)
 1f0:	00030000 	andeq	r0, r3, r0
 1f4:	089f0173 	ldmeq	pc, {r0, r1, r4, r5, r6, r8}	; <UNPREDICTABLE>
 1f8:	14000001 	strne	r0, [r0], #-1
 1fc:	02000001 	andeq	r0, r0, #1, 0
 200:	149f3000 	ldrne	r3, [pc], #0	; 208 <.debug_loc+0x208>
 204:	18000001 	stmdane	r0, {r0}
 208:	09000001 	stmdbeq	r0, {r0}
 20c:	f3007100 	vrhadd.u8	d7, d0, d0
 210:	231c5101 	tstcs	ip, #1073741824	; 0x40000000
 214:	01189f01 	tsteq	r8, r1, lsl #30
 218:	01200000 			; <UNDEFINED> instruction: 0x01200000
 21c:	00070000 	andeq	r0, r7, r0
 220:	01f30071 	mvnseq	r0, r1, ror r0
 224:	209f1c51 	addscs	r1, pc, r1, asr ip	; <UNPREDICTABLE>
 228:	28000001 	stmdacs	r0, {r0}
 22c:	09000001 	stmdbeq	r0, {r0}
 230:	f3007100 	vrhadd.u8	d7, d0, d0
 234:	231c5101 	tstcs	ip, #1073741824	; 0x40000000
 238:	00009f01 	andeq	r9, r0, r1, lsl #30
 23c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000014c 	andeq	r0, r0, ip, asr #2
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000014 	andeq	r0, r0, r4, lsl r0
   4:	0000008c 	andeq	r0, r0, ip, lsl #1
   8:	00000138 	andeq	r0, r0, r8, lsr r1
   c:	0000014c 	andeq	r0, r0, ip, asr #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000214 	andeq	r0, r0, r4, lsl r2
   4:	00be0003 	adcseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memcpy+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	74706f2f 	ldrbtvc	r6, [r0], #-3887	; 0xfffff0d1
  50:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff9c <memcpy+0xffffff9c>
  54:	65726265 	ldrbvs	r6, [r2, #-613]!	; 0xfffffd9b
  58:	65432f77 	strbvs	r2, [r3, #-3959]	; 0xfffff089
  5c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  60:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  64:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  68:	61652d65 	cmnvs	r5, r5, ror #26
  6c:	392d6962 	pushcc	{r1, r5, r6, r8, fp, sp, lr}
  70:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  74:	71393130 	teqvc	r9, r0, lsr r1
  78:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  7c:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  80:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  84:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  88:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  8c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  90:	61652d65 	cmnvs	r5, r5, ror #26
  94:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  98:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  9c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  a0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  a4:	656d0000 	strbvs	r0, [sp, #-0]!
  a8:	7970636d 	ldmdbvc	r0!, {r0, r2, r3, r5, r6, r8, r9, sp, lr}^
  ac:	0100632e 	tsteq	r0, lr, lsr #6
  b0:	70720000 	rsbsvc	r0, r2, r0
  b4:	00682e69 	rsbeq	r2, r8, r9, ror #28
  b8:	73000002 	movwvc	r0, #2
  bc:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
  c0:	00682e66 	rsbeq	r2, r8, r6, ror #28
  c4:	00000003 	andeq	r0, r0, r3
  c8:	05003905 	streq	r3, [r0, #-2309]	; 0xfffff6fb
  cc:	00000002 	andeq	r0, r0, r2
  d0:	05051700 	streq	r1, [r5, #-1792]	; 0xfffff900
  d4:	06270517 			; <UNDEFINED> instruction: 0x06270517
  d8:	61390501 	teqvs	r9, r1, lsl #10
  dc:	05332705 	ldreq	r2, [r3, #-1797]!	; 0xfffff8fb
  e0:	04020009 	streq	r0, [r2], #-9
  e4:	002f0602 	eoreq	r0, pc, r2, lsl #12
  e8:	01020402 	tsteq	r2, r2, lsl #8
  ec:	02040200 	andeq	r0, r4, #0, 4
  f0:	04020001 	streq	r0, [r2], #-1
  f4:	02000102 	andeq	r0, r0, #-2147483648	; 0x80000000
  f8:	00130204 	andseq	r0, r3, r4, lsl #4
  fc:	13020402 	movwne	r0, #9218	; 0x2402
 100:	02040200 	andeq	r0, r4, #0, 4
 104:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
 108:	0d051402 	cfstrseq	mvf1, [r5, #-8]
 10c:	02040200 	andeq	r0, r4, #0, 4
 110:	001d0501 	andseq	r0, sp, r1, lsl #10
 114:	01020402 	tsteq	r2, r2, lsl #8
 118:	02000905 	andeq	r0, r0, #81920	; 0x14000
 11c:	01060204 	tsteq	r6, r4, lsl #4
 120:	02040200 	andeq	r0, r4, #0, 4
 124:	82e4082e 	rschi	r0, r4, #3014656	; 0x2e0000
 128:	02000d05 	andeq	r0, r0, #320	; 0x140
 12c:	2f060304 	svccs	0x00060304
 130:	02001505 	andeq	r1, r0, #20971520	; 0x1400000
 134:	01060304 	tsteq	r6, r4, lsl #6
 138:	02001205 	andeq	r1, r0, #1342177280	; 0x50000000
 13c:	052e0304 	streq	r0, [lr, #-772]!	; 0xfffffcfc
 140:	04020024 	streq	r0, [r2], #-36	; 0xffffffdc
 144:	052d0603 	streq	r0, [sp, #-1539]!	; 0xfffff9fd
 148:	0402001d 	streq	r0, [r2], #-29	; 0xffffffe3
 14c:	0d050103 	stfeqs	f0, [r5, #-12]
 150:	0615054b 	ldreq	r0, [r5], -fp, asr #10
 154:	2e12052e 	cfmul64cs	mvdx0, mvdx2, mvdx14
 158:	2d062405 	cfstrscs	mvf2, [r6, #-20]	; 0xffffffec
 15c:	06011d05 	streq	r1, [r1], -r5, lsl #26
 160:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 164:	05170601 	ldreq	r0, [r7, #-1537]	; 0xfffff9ff
 168:	04020009 	streq	r0, [r2], #-9
 16c:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 170:	0402000d 	streq	r0, [r2], #-13
 174:	75080603 	strvc	r0, [r8, #-1539]	; 0xfffff9fd
 178:	02001505 	andeq	r1, r0, #20971520	; 0x1400000
 17c:	01060304 	tsteq	r6, r4, lsl #6
 180:	02001205 	andeq	r1, r0, #1342177280	; 0x50000000
 184:	054a0304 	strbeq	r0, [sl, #-772]	; 0xfffffcfc
 188:	04020029 	streq	r0, [r2], #-41	; 0xffffffd7
 18c:	052d0603 	streq	r0, [sp, #-1539]!	; 0xfffff9fd
 190:	0402001d 	streq	r0, [r2], #-29	; 0xffffffe3
 194:	0d050103 	stfeqs	f0, [r5, #-12]
 198:	06150583 	ldreq	r0, [r5], -r3, lsl #11
 19c:	2d2a0501 	cfstr32cs	mvfx0, [sl, #-4]!
 1a0:	052e0905 	streq	r0, [lr, #-2309]!	; 0xfffff6fb
 1a4:	29052f12 	stmdbcs	r5, {r1, r4, r8, r9, sl, fp, sp}
 1a8:	1d052d06 	stcne	13, cr2, [r5, #-24]	; 0xffffffe8
 1ac:	06090501 	streq	r0, [r9], -r1, lsl #10
 1b0:	060d0501 	streq	r0, [sp], -r1, lsl #10
 1b4:	0615052f 	ldreq	r0, [r5], -pc, lsr #10
 1b8:	2d2a0501 	cfstr32cs	mvfx0, [sl, #-4]!
 1bc:	052e0905 	streq	r0, [lr, #-2309]!	; 0xfffff6fb
 1c0:	29052f12 	stmdbcs	r5, {r1, r4, r8, r9, sl, fp, sp}
 1c4:	1d052d06 	stcne	13, cr2, [r5, #-24]	; 0xffffffe8
 1c8:	06150501 	ldreq	r0, [r5], -r1, lsl #10
 1cc:	060d0513 			; <UNDEFINED> instruction: 0x060d0513
 1d0:	0612052e 	ldreq	r0, [r2], -lr, lsr #10
 1d4:	06290501 	strteq	r0, [r9], -r1, lsl #10
 1d8:	011d052d 	tsteq	sp, sp, lsr #10
 1dc:	0d052e06 	stceq	14, cr2, [r5, #-24]	; 0xffffffe8
 1e0:	15056706 	strne	r6, [r5, #-1798]	; 0xfffff8fa
 1e4:	09050106 	stmdbeq	r5, {r1, r2, r8}
 1e8:	2f12052d 	svccs	0x0012052d
 1ec:	2d062905 	vstrcs.16	s4, [r6, #-10]	; <UNPREDICTABLE>
 1f0:	05011d05 	streq	r1, [r1, #-3333]	; 0xfffff2fb
 1f4:	4a010609 	bmi	41a20 <memcpy+0x41a20>
 1f8:	0d052e66 	stceq	14, cr2, [r5, #-408]	; 0xfffffe68
 1fc:	15050e06 	strne	r0, [r5, #-3590]	; 0xfffff1fa
 200:	09050106 	stmdbeq	r5, {r1, r2, r8}
 204:	2f12052d 	svccs	0x0012052d
 208:	2d062405 	cfstrscs	mvf2, [r6, #-20]	; 0xffffffec
 20c:	05011d05 	streq	r1, [r1, #-3333]	; 0xfffff2fb
 210:	02010609 	andeq	r0, r1, #9437184	; 0x900000
 214:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	4700745f 	smlsdmi	r0, pc, r4, r7	; <UNPREDICTABLE>
   8:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
   c:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  10:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  14:	31303220 	teqcc	r0, r0, lsr #4
  18:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  1c:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  20:	61656c65 	cmnvs	r5, r5, ror #24
  24:	20296573 	eorcs	r6, r9, r3, ror r5
  28:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  2c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  30:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  34:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  38:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  3c:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  40:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  44:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  48:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  4c:	6f6c666d 	svcvs	0x006c666d
  50:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  54:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  58:	20647261 	rsbcs	r7, r4, r1, ror #4
  5c:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  60:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  64:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  68:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  6c:	316d7261 	cmncc	sp, r1, ror #4
  70:	6a363731 	bvs	d8dd3c <memcpy+0xd8dd3c>
  74:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  78:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  7c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  80:	316d7261 	cmncc	sp, r1, ror #4
  84:	6a363731 	bvs	d8dd50 <memcpy+0xd8dd50>
  88:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  8c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  90:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  94:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  98:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  9c:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  a0:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  a4:	20706676 	rsbscs	r6, r0, r6, ror r6
  a8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  ac:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
  b0:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  b4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  b8:	7a6b3676 	bvc	1acda98 <memcpy+0x1acda98>
  bc:	2070662b 	rsbscs	r6, r0, fp, lsr #12
  c0:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  c4:	672d2062 	strvs	r2, [sp, -r2, rrx]!
  c8:	20626467 	rsbcs	r6, r2, r7, ror #8
  cc:	61664f2d 	cmnvs	r6, sp, lsr #30
  d0:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  d4:	7361664f 	cmnvc	r1, #82837504	; 0x4f00000
  d8:	732d2074 			; <UNDEFINED> instruction: 0x732d2074
  dc:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e0:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  e4:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
  e8:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  ec:	20393975 	eorscs	r3, r9, r5, ror r9
  f0:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
  f4:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
  f8:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  fc:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 100:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 104:	2064656e 	rsbcs	r6, r4, lr, ror #10
 108:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 10c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 110:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 114:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 118:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 11c:	7300746e 	movwvc	r7, #1134	; 0x46e
 120:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 124:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 128:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 12c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 130:	5f5f0074 	svcpl	0x005f0074
 134:	434e5546 	movtmi	r5, #58694	; 0xe546
 138:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
 13c:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
 140:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 144:	2064656e 	rsbcs	r6, r4, lr, ror #10
 148:	00746e69 	rsbseq	r6, r4, r9, ror #28
 14c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 150:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 154:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 158:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 15c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 160:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
 164:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 168:	656d2f63 	strbvs	r2, [sp, #-3939]!	; 0xfffff09d
 16c:	7970636d 	ldmdbvc	r0!, {r0, r2, r3, r5, r6, r8, r9, sp, lr}^
 170:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
 174:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 178:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 17c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 180:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 184:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 188:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 18c:	73552f00 	cmpvc	r5, #0, 30
 190:	2f737265 	svccs	0x00737265
 194:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
 198:	6f532f73 	svcvs	0x00532f73
 19c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 1a0:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
 1a4:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
 1a8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1ac:	6d006970 	vstrvs.16	s12, [r0, #-224]	; 0xffffff20	; <UNPREDICTABLE>
 1b0:	70636d65 	rsbvc	r6, r3, r5, ror #26
 1b4:	68730079 	ldmdavs	r3!, {r0, r3, r4, r5, r6}^
 1b8:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1bc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1c0:	6b747570 	blvs	1d1d788 <memcpy+0x1d1d788>
 1c4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1c8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1cc:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 1d0:	73007261 	movwvc	r7, #609	; 0x261
 1d4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1d8:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1dc:	6e007261 	cdpvs	2, 0, cr7, cr0, cr1, {3}
 1e0:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
 1e4:	Address 0x00000000000001e4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memcpy+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	0000014c 	andeq	r0, r0, ip, asr #2
  20:	84100e48 	ldrhi	r0, [r0], #-3656	; 0xfffff1b8
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memcpy+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <memcpy+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memiszero.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memiszero>:
   0:	e3510000 	cmp	r1, #0, 0
   4:	0a00000a 	beq	34 <memiszero+0x34>
   8:	e2411001 	sub	r1, r1, #1, 0
   c:	e0802001 	add	r2, r0, r1
  10:	e2400001 	sub	r0, r0, #1, 0
  14:	ea000001 	b	20 <memiszero+0x20>
  18:	e1500002 	cmp	r0, r2
  1c:	0a000004 	beq	34 <memiszero+0x34>
  20:	e5f03001 	ldrb	r3, [r0, #1]!
  24:	e3530000 	cmp	r3, #0, 0
  28:	0afffffa 	beq	18 <memiszero+0x18>
  2c:	e3a00000 	mov	r0, #0, 0
  30:	e12fff1e 	bx	lr
  34:	e3a00001 	mov	r0, #1, 0
  38:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000131 	andeq	r0, r0, r1, lsr r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	0001060c 	andeq	r0, r1, ip, lsl #12
  14:	00018600 	andeq	r8, r1, r0, lsl #12
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	3e070403 	cdpcc	4, 0, cr0, cr7, cr3, {0}
  30:	03000001 	movweq	r0, #1
  34:	01c50601 	biceq	r0, r5, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001a805 	andeq	sl, r1, r5, lsl #16
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001b7 			; <UNDEFINED> instruction: 0x000001b7
  48:	6c050803 	stcvs	8, cr0, [r5], {3}
  4c:	03000001 	movweq	r0, #1
  50:	00f80801 	rscseq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00012b07 	andeq	r2, r1, r7, lsl #22
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000119 	andeq	r0, r0, r9, lsl r1
  64:	4b070803 	blmi	1c2014 <memiszero+0x1c2014>
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	7a060000 	bvc	180008 <memiszero+0x180008>
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001c0 	andeq	r0, r0, r0, asr #3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01b20600 			; <UNDEFINED> instruction: 0x01b20600
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000162 	andeq	r0, r0, r2, ror #2
  c4:	25050301 	strcs	r0, [r5, #-769]	; 0xfffffcff
  c8:	00000000 	andeq	r0, r0, r0
  cc:	3c000000 	stccc	0, cr0, [r0], {-0}
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	00012d9c 	muleq	r1, ip, sp
  d8:	705f0a00 	subsvc	r0, pc, r0, lsl #20
  dc:	1b030100 	blne	c04e4 <memiszero+0xc04e4>
  e0:	0000012d 	andeq	r0, r0, sp, lsr #2
  e4:	00000006 	andeq	r0, r0, r6
  e8:	00000000 	andeq	r0, r0, r0
  ec:	01006e0a 	tsteq	r0, sl, lsl #28
  f0:	002c2803 	eoreq	r2, ip, r3, lsl #16
  f4:	003a0000 	eorseq	r0, sl, r0
  f8:	00340000 	eorseq	r0, r4, r0
  fc:	700b0000 	andvc	r0, fp, r0
 100:	11040100 	mrsne	r0, (UNDEF: 20)
 104:	0000009b 	muleq	r0, fp, r0
 108:	0000006e 	andeq	r0, r0, lr, rrx
 10c:	00000068 	andeq	r0, r0, r8, rrx
 110:	0000000c 	andeq	r0, r0, ip
 114:	00003000 	andeq	r3, r0, r0
 118:	00690b00 	rsbeq	r0, r9, r0, lsl #22
 11c:	250d0501 	strcs	r0, [sp, #-1281]	; 0xfffffaff
 120:	a0000000 	andge	r0, r0, r0
 124:	9c000000 	stcls	0, cr0, [r0], {-0}
 128:	00000000 	andeq	r0, r0, r0
 12c:	33040700 	movwcc	r0, #18176	; 0x4700
 130:	0d000001 	stceq	0, cr0, [r0, #-4]
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memiszero+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <memiszero+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <memiszero+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <memiszero+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
  90:	0300340b 	movweq	r3, #1035	; 0x40b
  94:	3b0b3a08 	blcc	2ce8bc <memiszero+0x2ce8bc>
  98:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  9c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  a0:	00001742 	andeq	r1, r0, r2, asr #14
  a4:	11010b0c 	tstne	r1, ip, lsl #22
  a8:	00061201 	andeq	r1, r6, r1, lsl #4
  ac:	00260d00 	eoreq	r0, r6, r0, lsl #26
  b0:	Address 0x00000000000000b0 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00140000 	andseq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00001450 	andeq	r1, r0, r0, asr r4
  14:	00001800 	andeq	r1, r0, r0, lsl #16
  18:	70000300 	andvc	r0, r0, r0, lsl #6
  1c:	00189f01 	andseq	r9, r8, r1, lsl #30
  20:	003c0000 	eorseq	r0, ip, r0
  24:	00040000 	andeq	r0, r4, r0
  28:	9f5001f3 	svcls	0x005001f3
	...
  3c:	000c0000 	andeq	r0, ip, r0
  40:	00010000 	andeq	r0, r1, r0
  44:	00000c51 	andeq	r0, r0, r1, asr ip
  48:	00003400 	andeq	r3, r0, r0, lsl #8
  4c:	71000300 	mrsvc	r0, LR_irq
  50:	00349f01 	eorseq	r9, r4, r1, lsl #30
  54:	003c0000 	eorseq	r0, ip, r0
  58:	00040000 	andeq	r0, r4, r0
  5c:	9f5101f3 	svcls	0x005101f3
	...
  68:	00000002 	andeq	r0, r0, r2
  6c:	00000000 	andeq	r0, r0, r0
  70:	00140000 	andseq	r0, r4, r0
  74:	00010000 	andeq	r0, r1, r0
  78:	00001450 	andeq	r1, r0, r0, asr r4
  7c:	00001800 	andeq	r1, r0, r0, lsl #16
  80:	70000300 	andvc	r0, r0, r0, lsl #6
  84:	00189f01 	andseq	r9, r8, r1, lsl #30
  88:	003c0000 	eorseq	r0, ip, r0
  8c:	00040000 	andeq	r0, r4, r0
  90:	9f5001f3 	svcls	0x005001f3
	...
  9c:	00000004 	andeq	r0, r0, r4
  a0:	00000000 	andeq	r0, r0, r0
  a4:	00000018 	andeq	r0, r0, r8, lsl r0
  a8:	9f300002 	svcls	0x00300002
  ac:	00000018 	andeq	r0, r0, r8, lsl r0
  b0:	00000030 	andeq	r0, r0, r0, lsr r0
  b4:	00700009 	rsbseq	r0, r0, r9
  b8:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
  bc:	009f0123 	addseq	r0, pc, r3, lsr #2
  c0:	00000000 	andeq	r0, r0, r0
  c4:	Address 0x00000000000000c4 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a4 	andeq	r0, r0, r4, lsr #1
   4:	005c0003 	subseq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memiszero+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	6d656d00 	stclvs	13, cr6, [r5, #-0]
  50:	657a7369 	ldrbvs	r7, [sl, #-873]!	; 0xfffffc97
  54:	632e6f72 			; <UNDEFINED> instruction: 0x632e6f72
  58:	00000100 	andeq	r0, r0, r0, lsl #2
  5c:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  60:	00020068 	andeq	r0, r2, r8, rrx
  64:	2b050000 	blcs	14006c <memiszero+0x14006c>
  68:	00020500 	andeq	r0, r2, r0, lsl #10
  6c:	14000000 	strne	r0, [r0], #-0
  70:	13130505 	tstne	r3, #20971520	; 0x1400000
  74:	05010905 	streq	r0, [r1, #-2309]	; 0xfffff6fb
  78:	05050114 	streq	r0, [r5, #-276]	; 0xfffffeec
  7c:	4a2e0106 	bmi	b8049c <memiszero+0xb8049c>
  80:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
  84:	09052e02 	stmdbeq	r5, {r1, r9, sl, fp, sp}
  88:	1b054b06 	blne	152ca8 <memiszero+0x152ca8>
  8c:	060b0511 			; <UNDEFINED> instruction: 0x060b0511
  90:	06140513 			; <UNDEFINED> instruction: 0x06140513
  94:	060b052d 	streq	r0, [fp], -sp, lsr #10
  98:	4b140513 	blmi	5014ec <memiszero+0x5014ec>
  9c:	1401052e 	strne	r0, [r1], #-1326	; 0xfffffad2
  a0:	022d0c05 	eoreq	r0, sp, #1280	; 0x500
  a4:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	20393943 	eorscs	r3, r9, r3, asr #18
   8:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
   c:	30322031 	eorscc	r2, r2, r1, lsr r0
  10:	30313931 	eorscc	r3, r1, r1, lsr r9
  14:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  18:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  1c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  20:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  24:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  28:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  2c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  30:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  34:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  38:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  3c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  40:	205d3939 	subscs	r3, sp, r9, lsr r9
  44:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  48:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  4c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  50:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  54:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  58:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  5c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  60:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  64:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  68:	36373131 			; <UNDEFINED> instruction: 0x36373131
  6c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  70:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  74:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  78:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  7c:	36373131 			; <UNDEFINED> instruction: 0x36373131
  80:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  84:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  88:	616f6c66 	cmnvs	pc, r6, ror #24
  8c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  90:	61683d69 	cmnvs	r8, r9, ror #26
  94:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  98:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  9c:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a0:	616d2d20 	cmnvs	sp, r0, lsr #26
  a4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  a8:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  ac:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  b0:	6b36766d 	blvs	d9da6c <memiszero+0xd9da6c>
  b4:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  b8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  bc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  c0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  c4:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  c8:	20747361 	rsbscs	r7, r4, r1, ror #6
  cc:	61664f2d 	cmnvs	r6, sp, lsr #30
  d0:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  d4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  d8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  dc:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
  e0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  e8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  ec:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
  f0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
  f4:	00676e69 	rsbeq	r6, r7, r9, ror #28
  f8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  fc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 100:	61686320 	cmnvs	r8, r0, lsr #6
 104:	2f2e0072 	svccs	0x002e0072
 108:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 10c:	6d656d2f 	stclvs	13, cr6, [r5, #-188]!	; 0xffffff44
 110:	657a7369 	ldrbvs	r7, [sl, #-873]!	; 0xfffffc97
 114:	632e6f72 			; <UNDEFINED> instruction: 0x632e6f72
 118:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 11c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 120:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 124:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 128:	7300746e 	movwvc	r7, #1134	; 0x46e
 12c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 130:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 134:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 138:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 13c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
 140:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 144:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 148:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 14c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 150:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 154:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 158:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 15c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 160:	656d0074 	strbvs	r0, [sp, #-116]!	; 0xffffff8c
 164:	7a73696d 	bvc	1cda720 <memiszero+0x1cda720>
 168:	006f7265 	rsbeq	r7, pc, r5, ror #4
 16c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 170:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 174:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 178:	70720074 	rsbsvc	r0, r2, r4, ror r0
 17c:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 180:	61686374 	smcvs	34356	; 0x8634
 184:	552f0072 	strpl	r0, [pc, #-114]!	; 11a <.debug_str+0x11a>
 188:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 18c:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
 190:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
 194:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 198:	73632f65 	cmnvc	r3, #404	; 0x194
 19c:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
 1a0:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
 1a4:	00697062 	rsbeq	r7, r9, r2, rrx
 1a8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 1ac:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1b0:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
 1b4:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
 1b8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1bc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1c0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1c4:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 1c8:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1cc:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memiszero+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memiszero+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <memiszero+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memmove.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memmove>:
   0:	e1500001 	cmp	r0, r1
   4:	012fff1e 	bxeq	lr
   8:	2a000020 	bcs	90 <memmove+0x90>
   c:	e3520000 	cmp	r2, #0, 0
  10:	e92d4030 	push	{r4, r5, lr}
  14:	e2425001 	sub	r5, r2, #1, 0
  18:	08bd8030 	popeq	{r4, r5, pc}
  1c:	e2803003 	add	r3, r0, #3, 0
  20:	e0433001 	sub	r3, r3, r1
  24:	e3530006 	cmp	r3, #6, 0
  28:	83550007 	cmphi	r5, #7, 0
  2c:	9a000022 	bls	bc <memmove+0xbc>
  30:	e1a03001 	mov	r3, r1
  34:	e1a0c000 	mov	ip, r0
  38:	e3c24003 	bic	r4, r2, #3, 0
  3c:	e0844001 	add	r4, r4, r1
  40:	e493e004 	ldr	lr, [r3], #4
  44:	e1530004 	cmp	r3, r4
  48:	e48ce004 	str	lr, [ip], #4
  4c:	1afffffb 	bne	40 <memmove+0x40>
  50:	e3c23003 	bic	r3, r2, #3, 0
  54:	e1520003 	cmp	r2, r3
  58:	e0455003 	sub	r5, r5, r3
  5c:	e0802003 	add	r2, r0, r3
  60:	e081c003 	add	ip, r1, r3
  64:	08bd8030 	popeq	{r4, r5, pc}
  68:	e7d11003 	ldrb	r1, [r1, r3]
  6c:	e3550000 	cmp	r5, #0, 0
  70:	e7c01003 	strb	r1, [r0, r3]
  74:	08bd8030 	popeq	{r4, r5, pc}
  78:	e5dc3001 	ldrb	r3, [ip, #1]
  7c:	e3550001 	cmp	r5, #1, 0
  80:	e5c23001 	strb	r3, [r2, #1]
  84:	15dc3002 	ldrbne	r3, [ip, #2]
  88:	15c23002 	strbne	r3, [r2, #2]
  8c:	e8bd8030 	pop	{r4, r5, pc}
  90:	e3520000 	cmp	r2, #0, 0
  94:	e2423001 	sub	r3, r2, #1, 0
  98:	e0813003 	add	r3, r1, r3
  9c:	012fff1e 	bxeq	lr
  a0:	e0802002 	add	r2, r0, r2
  a4:	e2411001 	sub	r1, r1, #1, 0
  a8:	e453c001 	ldrb	ip, [r3], #-1
  ac:	e1530001 	cmp	r3, r1
  b0:	e562c001 	strb	ip, [r2, #-1]!
  b4:	1afffffb 	bne	a8 <memmove+0xa8>
  b8:	e12fff1e 	bx	lr
  bc:	e0812002 	add	r2, r1, r2
  c0:	e2403001 	sub	r3, r0, #1, 0
  c4:	e4d1c001 	ldrb	ip, [r1], #1
  c8:	e1510002 	cmp	r1, r2
  cc:	e5e3c001 	strb	ip, [r3, #1]!
  d0:	1afffffb 	bne	c4 <memmove+0xc4>
  d4:	e8bd8030 	pop	{r4, r5, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000014c 	andeq	r0, r0, ip, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000000f 	andeq	r0, r0, pc
  10:	0001c90c 	andeq	ip, r1, ip, lsl #18
  14:	00017800 	andeq	r7, r1, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000d800 	andeq	sp, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000803 	andeq	r0, r0, r3, lsl #16
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	3a070404 	bcc	1c1018 <memmove+0x1c1018>
  3c:	04000001 	streq	r0, [r0], #-1
  40:	01bd0601 			; <UNDEFINED> instruction: 0x01bd0601
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0001a005 	andeq	sl, r1, r5
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000001af 	andeq	r0, r0, pc, lsr #3
  54:	5e050804 	cdppl	8, 0, cr0, cr5, cr4, {0}
  58:	04000001 	streq	r0, [r0], #-1
  5c:	01070801 	tsteq	r7, r1, lsl #16
  60:	02040000 	andeq	r0, r4, #0, 0
  64:	00012707 	andeq	r2, r1, r7, lsl #14
  68:	07040400 	streq	r0, [r4, -r0, lsl #8]
  6c:	00000115 	andeq	r0, r0, r5, lsl r1
  70:	47070804 	strmi	r0, [r7, -r4, lsl #16]
  74:	05000001 	streq	r0, [r0, #-1]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	6c070000 	stcvs	0, cr0, [r7], {-0}
  88:	02000001 	andeq	r0, r0, #1, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010400 	stmdaeq	r1, {sl}
  b0:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	01aa0700 			; <UNDEFINED> instruction: 0x01aa0700
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	00000000 	andeq	r0, r0, r0
  d0:	40070301 	andmi	r0, r7, r1, lsl #6
  d4:	00000001 	andeq	r0, r0, r1
  d8:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	0001409c 	muleq	r1, ip, r0
  e4:	73640b00 	cmnvc	r4, #0, 22
  e8:	03010074 	movweq	r0, #4212	; 0x1074
  ec:	00014015 	andeq	r4, r1, r5, lsl r0
  f0:	0c500100 	ldfeqe	f0, [r0], {-0}
  f4:	00637273 	rsbeq	r7, r3, r3, ror r2
  f8:	42260301 	eormi	r0, r6, #67108864	; 0x4000000
  fc:	0c000001 	stceq	0, cr0, [r0], {1}
 100:	00000000 	andeq	r0, r0, r0
 104:	0d000000 	stceq	0, cr0, [r0, #-0]
 108:	0000019a 	muleq	r0, sl, r1
 10c:	2c320301 	ldccs	3, cr0, [r2], #-4
 110:	72000000 	andvc	r0, r0, #0, 0
 114:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
 118:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 11c:	04010061 	streq	r0, [r1], #-97	; 0xffffff9f
 120:	00014909 	andeq	r4, r1, r9, lsl #18
 124:	00010700 	andeq	r0, r1, r0, lsl #14
 128:	0000f500 	andeq	pc, r0, r0, lsl #10
 12c:	00620e00 	rsbeq	r0, r2, r0, lsl #28
 130:	a70f0501 	strge	r0, [pc, -r1, lsl #10]
 134:	9f000000 	svcls	0x00000000
 138:	87000001 	strhi	r0, [r0, -r1]
 13c:	00000001 	andeq	r0, r0, r1
 140:	0408040f 	streq	r0, [r8], #-1039	; 0xfffffbf1
 144:	00000148 	andeq	r0, r0, r8, asr #2
 148:	ad040810 	stcge	8, cr0, [r4, #-64]	; 0xffffffc0
 14c:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memmove+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memmove+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memmove+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <memmove+0x380c54>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memmove+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memmove+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	00001802 	andeq	r1, r0, r2, lsl #16
  9c:	0300050c 	movweq	r0, #1292	; 0x50c
  a0:	3b0b3a08 	blcc	2ce8c8 <memmove+0x2ce8c8>
  a4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  ac:	00001742 	andeq	r1, r0, r2, asr #14
  b0:	0300050d 	movweq	r0, #1293	; 0x50d
  b4:	3b0b3a0e 	blcc	2ce8f4 <memmove+0x2ce8f4>
  b8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  bc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  c0:	00001742 	andeq	r1, r0, r2, asr #14
  c4:	0300340e 	movweq	r3, #1038	; 0x40e
  c8:	3b0b3a08 	blcc	2ce8f0 <memmove+0x2ce8f0>
  cc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  d4:	00001742 	andeq	r1, r0, r2, asr #14
  d8:	0b000f0f 	bleq	3d1c <memmove+0x3d1c>
  dc:	1000000b 	andne	r0, r0, fp
  e0:	00000026 	andeq	r0, r0, r6, lsr #32
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
  10:	0000006c 	andeq	r0, r0, ip, rrx
  14:	6c510001 	mrrcvs	0, 0, r0, r1, cr1
  18:	90000000 	andls	r0, r0, r0
  1c:	04000000 	streq	r0, [r0], #-0
  20:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  24:	0000909f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  28:	0000a800 	andeq	sl, r0, r0, lsl #16
  2c:	51000100 	mrspl	r0, (UNDEF: 16)
  30:	000000a8 	andeq	r0, r0, r8, lsr #1
  34:	000000bc 	strheq	r0, [r0], -ip
  38:	01710003 	cmneq	r1, r3
  3c:	0000bc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
  40:	0000c400 	andeq	ip, r0, r0, lsl #8
  44:	51000100 	mrspl	r0, (UNDEF: 16)
  48:	000000c4 	andeq	r0, r0, r4, asr #1
  4c:	000000d8 	ldrdeq	r0, [r0], -r8
  50:	01f30004 	mvnseq	r0, r4
  54:	00009f51 	andeq	r9, r0, r1, asr pc
	...
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	01010101 	tsteq	r1, r1, lsl #2
  68:	02000001 	andeq	r0, r0, #1, 0
  6c:	00000002 	andeq	r0, r0, r2
  70:	00000000 	andeq	r0, r0, r0
  74:	00180000 	andseq	r0, r8, r0
  78:	00010000 	andeq	r0, r1, r0
  7c:	00001852 	andeq	r1, r0, r2, asr r8
  80:	00004000 	andeq	r4, r0, r0
  84:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
  88:	00000068 	andeq	r0, r0, r8, rrx
  8c:	00000074 	andeq	r0, r0, r4, ror r0
  90:	74550001 	ldrbvc	r0, [r5], #-1
  94:	84000000 	strhi	r0, [r0], #-0
  98:	03000000 	movweq	r0, #0
  9c:	9f7f7500 	svcls	0x007f7500
  a0:	00000084 	andeq	r0, r0, r4, lsl #1
  a4:	0000008c 	andeq	r0, r0, ip, lsl #1
  a8:	7e750003 	cdpvc	0, 7, cr0, cr5, cr3, {0}
  ac:	00008c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
  b0:	00009000 	andeq	r9, r0, r0
  b4:	75000300 	strvc	r0, [r0, #-768]	; 0xfffffd00
  b8:	00909f7d 	addseq	r9, r0, sp, ror pc
  bc:	009c0000 	addseq	r0, ip, r0
  c0:	00010000 	andeq	r0, r1, r0
  c4:	00009c52 	andeq	r9, r0, r2, asr ip
  c8:	0000a400 	andeq	sl, r0, r0, lsl #8
  cc:	72000300 	andvc	r0, r0, #0, 6
  d0:	00a49f7f 	adceq	r9, r4, pc, ror pc
  d4:	00bc0000 	adcseq	r0, ip, r0
  d8:	00060000 	andeq	r0, r6, r0
  dc:	315201f3 	ldrshcc	r0, [r2, #-19]	; 0xffffffed
  e0:	00bc9f1c 	adcseq	r9, ip, ip, lsl pc
  e4:	00d80000 	sbcseq	r0, r8, r0
  e8:	00010000 	andeq	r0, r1, r0
  ec:	00000055 	andeq	r0, r0, r5, asr r0
  f0:	00000000 	andeq	r0, r0, r0
  f4:	00000200 	andeq	r0, r0, r0, lsl #4
  f8:	01010101 	tsteq	r1, r1, lsl #2
  fc:	00000101 	andeq	r0, r0, r1, lsl #2
 100:	00000101 	andeq	r0, r0, r1, lsl #2
 104:	00000000 	andeq	r0, r0, r0
 108:	40000000 	andmi	r0, r0, r0
 10c:	01000000 	mrseq	r0, (UNDEF: 0)
 110:	00685000 	rsbeq	r5, r8, r0
 114:	00680000 	rsbeq	r0, r8, r0
 118:	00010000 	andeq	r0, r1, r0
 11c:	00006852 	andeq	r6, r0, r2, asr r8
 120:	00007800 	andeq	r7, r0, r0, lsl #16
 124:	72000300 	andvc	r0, r0, #0, 6
 128:	00789f01 	rsbseq	r9, r8, r1, lsl #30
 12c:	00880000 	addeq	r0, r8, r0
 130:	00030000 	andeq	r0, r3, r0
 134:	889f0272 	ldmhi	pc, {r1, r4, r5, r6, r9}	; <UNPREDICTABLE>
 138:	90000000 	andls	r0, r0, r0
 13c:	03000000 	movweq	r0, #0
 140:	9f037200 	svcls	0x00037200
 144:	00000090 	muleq	r0, r0, r0
 148:	00000090 	muleq	r0, r0, r0
 14c:	90500001 	subsls	r0, r0, r1
 150:	a4000000 	strge	r0, [r0], #-0
 154:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 158:	72007000 	andvc	r7, r0, #0, 0
 15c:	1c312200 	lfmne	f2, 4, [r1], #-0
 160:	0000a49f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
 164:	0000bc00 	andeq	fp, r0, r0, lsl #24
 168:	70000900 	andvc	r0, r0, r0, lsl #18
 16c:	5201f300 	andpl	pc, r1, #0, 6
 170:	9f1c3122 	svcls	0x001c3122
 174:	000000bc 	strheq	r0, [r0], -ip
 178:	000000c4 	andeq	r0, r0, r4, asr #1
 17c:	00500001 	subseq	r0, r0, r1
 180:	00000000 	andeq	r0, r0, r0
 184:	03000000 	movweq	r0, #0
 188:	01010000 	mrseq	r0, (UNDEF: 1)
 18c:	01010101 	tsteq	r1, r1, lsl #2
 190:	00000000 	andeq	r0, r0, r0
 194:	00000101 	andeq	r0, r0, r1, lsl #2
 198:	01010000 	mrseq	r0, (UNDEF: 1)
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	40000000 	andmi	r0, r0, r0
 1a4:	01000000 	mrseq	r0, (UNDEF: 0)
 1a8:	00685100 	rsbeq	r5, r8, r0, lsl #2
 1ac:	00680000 	rsbeq	r0, r8, r0
 1b0:	00010000 	andeq	r0, r1, r0
 1b4:	0000685c 	andeq	r6, r0, ip, asr r8
 1b8:	00007800 	andeq	r7, r0, r0, lsl #16
 1bc:	7c000300 	stcvc	3, cr0, [r0], {-0}
 1c0:	00789f01 	rsbseq	r9, r8, r1, lsl #30
 1c4:	00880000 	addeq	r0, r8, r0
 1c8:	00030000 	andeq	r0, r3, r0
 1cc:	889f027c 	ldmhi	pc, {r2, r3, r4, r5, r6, r9}	; <UNPREDICTABLE>
 1d0:	90000000 	andls	r0, r0, r0
 1d4:	03000000 	movweq	r0, #0
 1d8:	9f037c00 	svcls	0x00037c00
 1dc:	00000090 	muleq	r0, r0, r0
 1e0:	0000009c 	muleq	r0, ip, r0
 1e4:	9c510001 	mrrcls	0, 0, r0, r1, cr1
 1e8:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
 1ec:	01000000 	mrseq	r0, (UNDEF: 0)
 1f0:	00a85300 	adceq	r5, r8, r0, lsl #6
 1f4:	00ac0000 	adceq	r0, ip, r0
 1f8:	00030000 	andeq	r0, r3, r0
 1fc:	ac9f7f73 	ldcge	15, cr7, [pc], {115}	; 0x73
 200:	bc000000 	stclt	0, cr0, [r0], {-0}
 204:	01000000 	mrseq	r0, (UNDEF: 0)
 208:	00bc5300 	adcseq	r5, ip, r0, lsl #6
 20c:	00c40000 	sbceq	r0, r4, r0
 210:	00010000 	andeq	r0, r1, r0
 214:	0000c451 	andeq	ip, r0, r1, asr r4
 218:	0000c800 	andeq	ip, r0, r0, lsl #16
 21c:	71000300 	mrsvc	r0, LR_irq
 220:	00c89f01 	sbceq	r9, r8, r1, lsl #30
 224:	00d80000 	sbcseq	r0, r8, r0
 228:	00010000 	andeq	r0, r1, r0
 22c:	00000051 	andeq	r0, r0, r1, asr r0
 230:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000000d8 	ldrdeq	r0, [r0], -r8
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001a8 	andeq	r0, r0, r8, lsr #3
   4:	00bf0003 	adcseq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memmove+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	74706f2f 	ldrbtvc	r6, [r0], #-3887	; 0xfffff0d1
  50:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff9c <memmove+0xffffff9c>
  54:	65726265 	ldrbvs	r6, [r2, #-613]!	; 0xfffffd9b
  58:	65432f77 	strbvs	r2, [r3, #-3959]	; 0xfffff089
  5c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  60:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  64:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  68:	61652d65 	cmnvs	r5, r5, ror #26
  6c:	392d6962 	pushcc	{r1, r5, r6, r8, fp, sp, lr}
  70:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  74:	71393130 	teqvc	r9, r0, lsr r1
  78:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  7c:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  80:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  84:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  88:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  8c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  90:	61652d65 	cmnvs	r5, r5, ror #26
  94:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  98:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  9c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  a0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  a4:	656d0000 	strbvs	r0, [sp, #-0]!
  a8:	766f6d6d 	strbtvc	r6, [pc], -sp, ror #26
  ac:	00632e65 	rsbeq	r2, r3, r5, ror #28
  b0:	72000001 	andvc	r0, r0, #1, 0
  b4:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  b8:	00000200 	andeq	r0, r0, r0, lsl #4
  bc:	64647473 	strbtvs	r7, [r4], #-1139	; 0xfffffb8d
  c0:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
  c4:	00000300 	andeq	r0, r0, r0, lsl #6
  c8:	00390500 	eorseq	r0, r9, r0, lsl #10
  cc:	00000205 	andeq	r0, r0, r5, lsl #4
  d0:	05140000 	ldreq	r0, [r4, #-0]
  d4:	14131303 	ldrne	r1, [r3], #-771	; 0xfffffcfd
  d8:	01060605 	tsteq	r6, r5, lsl #12
  dc:	4d060305 	stcmi	3, cr0, [r6, #-20]	; 0xffffffec
  e0:	01060605 	tsteq	r6, r5, lsl #12
  e4:	2f060b05 	svccs	0x00060b05
  e8:	03063905 	movweq	r3, #26885	; 0x6905
  ec:	11052e78 	tstne	r5, r8, ror lr
  f0:	2e0b0536 	mcrcs	5, 0, r0, cr11, cr6, {1}
  f4:	02001505 	andeq	r1, r0, #20971520	; 0x1400000
  f8:	08060204 	stmdaeq	r6, {r2, r9}
  fc:	001c053c 	andseq	r0, ip, ip, lsr r5
 100:	06020402 	streq	r0, [r2], -r2, lsl #8
 104:	001a0501 	andseq	r0, sl, r1, lsl #10
 108:	4a020402 	bmi	81118 <memmove+0x81118>
 10c:	02000b05 	andeq	r0, r0, #5120	; 0x1400
 110:	2e060204 	cdpcs	2, 0, cr0, cr6, cr4, {0}
 114:	05d61505 	ldrbeq	r1, [r6, #1285]	; 0x505
 118:	0501061c 	streq	r0, [r1, #-1564]	; 0xfffff9e4
 11c:	1a052e0b 	bne	14b950 <memmove+0x14b950>
 120:	060b052e 	streq	r0, [fp], -lr, lsr #10
 124:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
 128:	052e0615 	streq	r0, [lr, #-1557]!	; 0xfffff9eb
 12c:	0501061c 	streq	r0, [r1, #-1564]	; 0xfffff9e4
 130:	1a052e0b 	bne	14b964 <memmove+0x14b964>
 134:	060b052e 	streq	r0, [fp], -lr, lsr #10
 138:	061c052e 	ldreq	r0, [ip], -lr, lsr #10
 13c:	06150501 	ldreq	r0, [r5], -r1, lsl #10
 140:	061a052e 	ldreq	r0, [sl], -lr, lsr #10
 144:	060b0501 	streq	r0, [fp], -r1, lsl #10
 148:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
 14c:	13300605 	teqne	r0, #5242880	; 0x500000
 150:	13060b05 	movwne	r0, #27397	; 0x6b05
 154:	2f2c0605 	svccs	0x002c0605
 158:	2f060505 	svccs	0x00060505
 15c:	06010b05 	streq	r0, [r1], -r5, lsl #22
 160:	15054a01 	strne	r4, [r5, #-2561]	; 0xfffff5ff
 164:	02040200 	andeq	r0, r4, #0, 4
 168:	1c052e06 	stcne	14, cr2, [r5], {6}
 16c:	02040200 	andeq	r0, r4, #0, 4
 170:	0b050106 	bleq	140590 <memmove+0x140590>
 174:	02040200 	andeq	r0, r4, #0, 4
 178:	001a052e 	andseq	r0, sl, lr, lsr #10
 17c:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
 180:	02000b05 	andeq	r0, r0, #5120	; 0x1400
 184:	2e060204 	cdpcs	2, 0, cr0, cr6, cr4, {0}
 188:	02040200 	andeq	r0, r4, #0, 4
 18c:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
 190:	054a0204 	strbeq	r0, [sl, #-516]	; 0xfffffdfc
 194:	05460615 	strbeq	r0, [r6, #-1557]	; 0xfffff9eb
 198:	0501061c 	streq	r0, [r1, #-1564]	; 0xfffff9e4
 19c:	1a052e0b 	bne	14b9d0 <memmove+0x14b9d0>
 1a0:	060b052e 	streq	r0, [fp], -lr, lsr #10
 1a4:	0201062e 	andeq	r0, r1, #48234496	; 0x2e00000
 1a8:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6d656d 	cfstr64vs	mvdx6, [sp, #-436]!	; 0xfffffe4c
   4:	0065766f 	rsbeq	r7, r5, pc, ror #12
   8:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   c:	4700745f 	smlsdmi	r0, pc, r4, r7	; <UNPREDICTABLE>
  10:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  14:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  18:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  1c:	31303220 	teqcc	r0, r0, lsr #4
  20:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  24:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  28:	61656c65 	cmnvs	r5, r5, ror #24
  2c:	20296573 	eorcs	r6, r9, r3, ror r5
  30:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  34:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  38:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  3c:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  40:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  44:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  48:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  4c:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  50:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  54:	6f6c666d 	svcvs	0x006c666d
  58:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  5c:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  60:	20647261 	rsbcs	r7, r4, r1, ror #4
  64:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  68:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  6c:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  70:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  74:	316d7261 	cmncc	sp, r1, ror #4
  78:	6a363731 	bvs	d8dd44 <memmove+0xd8dd44>
  7c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  80:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  84:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  88:	316d7261 	cmncc	sp, r1, ror #4
  8c:	6a363731 	bvs	d8dd58 <memmove+0xd8dd58>
  90:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  94:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  98:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  9c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  a0:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  a4:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  a8:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  ac:	20706676 	rsbscs	r6, r0, r6, ror r6
  b0:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  b4:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
  b8:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  bc:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  c0:	7a6b3676 	bvc	1acdaa0 <memmove+0x1acdaa0>
  c4:	2070662b 	rsbscs	r6, r0, fp, lsr #12
  c8:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  cc:	672d2062 	strvs	r2, [sp, -r2, rrx]!
  d0:	20626467 	rsbcs	r6, r2, r7, ror #8
  d4:	61664f2d 	cmnvs	r6, sp, lsr #30
  d8:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  dc:	7361664f 	cmnvc	r1, #82837504	; 0x4f00000
  e0:	732d2074 			; <UNDEFINED> instruction: 0x732d2074
  e4:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e8:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  ec:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
  f0:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  f4:	20393975 	eorscs	r3, r9, r5, ror r9
  f8:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
  fc:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 100:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 104:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 108:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 10c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 110:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 114:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 118:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 11c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 120:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 124:	7300746e 	movwvc	r7, #1134	; 0x46e
 128:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 12c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 130:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 134:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 138:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
 13c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 140:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 144:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 148:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 14c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 150:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 154:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 158:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 15c:	6f6c0074 	svcvs	0x006c0074
 160:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 164:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 168:	00746e69 	rsbseq	r6, r4, r9, ror #28
 16c:	5f697072 	svcpl	0x00697072
 170:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 174:	00726168 	rsbseq	r6, r2, r8, ror #2
 178:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 17c:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; ffffffbc <memmove+0xffffffbc>
 180:	73656c69 	cmnvc	r5, #26880	; 0x6900
 184:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffe5d <memmove+0xfffffe5d>
 188:	2f656372 	svccs	0x00656372
 18c:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
 190:	2f786c30 	svccs	0x00786c30
 194:	7062696c 	rsbvc	r6, r2, ip, ror #18
 198:	6f630069 	svcvs	0x00630069
 19c:	00746e75 	rsbseq	r6, r4, r5, ror lr
 1a0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 1a4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1a8:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
 1ac:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
 1b0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1b4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1b8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1bc:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 1c0:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1c4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1c8:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 1d0 <.debug_str+0x1d0>
 1cc:	2f636269 	svccs	0x00636269
 1d0:	6d6d656d 	cfstr64vs	mvdx6, [sp, #-436]!	; 0xfffffe4c
 1d4:	2e65766f 	cdpcs	6, 6, cr7, cr5, cr15, {3}
 1d8:	Address 0x00000000000001d8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memmove+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000024 	andeq	r0, r0, r4, lsr #32
	...
  1c:	000000d8 	ldrdeq	r0, [r0], -r8
  20:	840c0e4a 	strhi	r0, [ip], #-3658	; 0xfffff1b6
  24:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
  28:	000e7e01 	andeq	r7, lr, r1, lsl #28
  2c:	56cec5c4 	strbpl	ip, [lr], r4, asr #11
  30:	03840c0e 	orreq	r0, r4, #3584	; 0xe00
  34:	018e0285 	orreq	r0, lr, r5, lsl #5

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memmove+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <memmove+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memset.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memset>:
   0:	e92d4010 	push	{r4, lr}
   4:	e0804002 	add	r4, r0, r2
   8:	e1500004 	cmp	r0, r4
   c:	28bd8010 	popcs	{r4, pc}
  10:	e2423001 	sub	r3, r2, #1, 0
  14:	e3530002 	cmp	r3, #2, 0
  18:	e6ef1071 	uxtb	r1, r1
  1c:	e1a03000 	mov	r3, r0
  20:	9a00000b 	bls	54 <memset+0x54>
  24:	e181e401 	orr	lr, r1, r1, lsl #8
  28:	e18ee801 	orr	lr, lr, r1, lsl #16
  2c:	e3c2c003 	bic	ip, r2, #3, 0
  30:	e18eec01 	orr	lr, lr, r1, lsl #24
  34:	e08cc000 	add	ip, ip, r0
  38:	e483e004 	str	lr, [r3], #4
  3c:	e153000c 	cmp	r3, ip
  40:	1afffffc 	bne	38 <memset+0x38>
  44:	e3c23003 	bic	r3, r2, #3, 0
  48:	e1520003 	cmp	r2, r3
  4c:	e0803003 	add	r3, r0, r3
  50:	08bd8010 	popeq	{r4, pc}
  54:	e1a02003 	mov	r2, r3
  58:	e4c21001 	strb	r1, [r2], #1
  5c:	e1540002 	cmp	r4, r2
  60:	98bd8010 	popls	{r4, pc}
  64:	e2832002 	add	r2, r3, #2, 0
  68:	e1540002 	cmp	r4, r2
  6c:	e5c31001 	strb	r1, [r3, #1]
  70:	85c31002 	strbhi	r1, [r3, #2]
  74:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000140 	andeq	r0, r0, r0, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000007 	andeq	r0, r0, r7
  10:	0001390c 	andeq	r3, r1, ip, lsl #18
  14:	00018700 	andeq	r8, r1, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00007800 	andeq	r7, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	49070404 	stmdbmi	r7, {r2, sl}
  3c:	04000001 	streq	r0, [r0], #-1
  40:	01c60601 	biceq	r0, r6, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0001a905 	andeq	sl, r1, r5, lsl #18
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
  54:	6d050804 	stcvs	8, cr0, [r5, #-16]
  58:	04000001 	streq	r0, [r0], #-1
  5c:	00ff0801 	rscseq	r0, pc, r1, lsl #16
  60:	02040000 	andeq	r0, r4, #0, 0
  64:	00011f07 	andeq	r1, r1, r7, lsl #30
  68:	07040400 	streq	r0, [r4, -r0, lsl #8]
  6c:	0000010d 	andeq	r0, r0, sp, lsl #2
  70:	56070804 	strpl	r0, [r7], -r4, lsl #16
  74:	05000001 	streq	r0, [r0, #-1]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	7b070000 	blvc	1c0008 <memset+0x1c0008>
  88:	02000001 	andeq	r0, r0, #1, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010400 	stmdaeq	r1, {sl}
  b0:	000001c1 	andeq	r0, r0, r1, asr #3
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	01b30700 			; <UNDEFINED> instruction: 0x01b30700
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	00000132 	andeq	r0, r0, r2, lsr r1
  d0:	3b070401 	blcc	1c10dc <memset+0x1c10dc>
  d4:	00000001 	andeq	r0, r0, r1
  d8:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	00013b9c 	muleq	r1, ip, fp
  e4:	705f0b00 	subsvc	r0, pc, r0, lsl #22
  e8:	14040100 	strne	r0, [r4], #-256	; 0xffffff00
  ec:	0000013b 	andeq	r0, r0, fp, lsr r1
  f0:	630c5001 	movwvs	r5, #49153	; 0xc001
  f4:	1c040100 	stfnes	f0, [r4], {-0}
  f8:	00000025 	andeq	r0, r0, r5, lsr #32
  fc:	00000004 	andeq	r0, r0, r4
 100:	00000000 	andeq	r0, r0, r0
 104:	01006e0c 	tsteq	r0, ip, lsl #28
 108:	002c2604 	eoreq	r2, ip, r4, lsl #12
 10c:	00290000 	eoreq	r0, r9, r0
 110:	00250000 	eoreq	r0, r5, r0
 114:	700d0000 	andvc	r0, sp, r0
 118:	0b050100 	bleq	140520 <memset+0x140520>
 11c:	0000013d 	andeq	r0, r0, sp, lsr r1
 120:	00000058 	andeq	r0, r0, r8, asr r0
 124:	0000004a 	andeq	r0, r0, sl, asr #32
 128:	0100650d 	tsteq	r0, sp, lsl #10
 12c:	013d1405 	teqeq	sp, r5, lsl #8
 130:	00b50000 	adcseq	r0, r5, r0
 134:	00b30000 	adcseq	r0, r3, r0
 138:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 13c:	ad040804 	stcge	8, cr0, [r4, #-16]
 140:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memset+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memset+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memset+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <memset+0x380c54>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memset+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <memset+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memset+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	00001802 	andeq	r1, r0, r2, lsl #16
  9c:	0300050c 	movweq	r0, #1292	; 0x50c
  a0:	3b0b3a08 	blcc	2ce8c8 <memset+0x2ce8c8>
  a4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  ac:	00001742 	andeq	r1, r0, r2, asr #14
  b0:	0300340d 	movweq	r3, #1037	; 0x40d
  b4:	3b0b3a08 	blcc	2ce8dc <memset+0x2ce8dc>
  b8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  bc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  c0:	00001742 	andeq	r1, r0, r2, asr #14
  c4:	0b000f0e 	bleq	3d04 <memset+0x3d04>
  c8:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000001c 	andeq	r0, r0, ip, lsl r0
   c:	1c510001 	mrrcne	0, 0, r0, r1, cr1
  10:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
  14:	04000000 	streq	r0, [r0], #-0
  18:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  2c:	00005800 	andeq	r5, r0, r0, lsl #16
  30:	52000100 	andpl	r0, r0, #0
  34:	00000058 	andeq	r0, r0, r8, asr r0
  38:	00000078 	andeq	r0, r0, r8, ror r0
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f52 	andeq	r9, r0, r2, asr pc
  44:	00000000 	andeq	r0, r0, r0
  48:	00020000 	andeq	r0, r2, r0
  4c:	00010100 	andeq	r0, r1, r0, lsl #2
  50:	00010100 	andeq	r0, r1, r0, lsl #2
  54:	00010100 	andeq	r0, r1, r0, lsl #2
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000038 	andeq	r0, r0, r8, lsr r0
  60:	54500001 	ldrbpl	r0, [r0], #-1
  64:	54000000 	strpl	r0, [r0], #-0
  68:	01000000 	mrseq	r0, (UNDEF: 0)
  6c:	00545300 	subseq	r5, r4, r0, lsl #6
  70:	005c0000 	subseq	r0, ip, r0
  74:	00030000 	andeq	r0, r3, r0
  78:	5c9f0173 	ldfpls	f0, [pc], {115}	; 0x73
  7c:	64000000 	strvs	r0, [r0], #-0
  80:	01000000 	mrseq	r0, (UNDEF: 0)
  84:	00645200 	rsbeq	r5, r4, r0, lsl #4
  88:	00680000 	rsbeq	r0, r8, r0
  8c:	00030000 	andeq	r0, r3, r0
  90:	689f0273 	ldmvs	pc, {r0, r1, r4, r5, r6, r9}	; <UNPREDICTABLE>
  94:	74000000 	strvc	r0, [r0], #-0
  98:	01000000 	mrseq	r0, (UNDEF: 0)
  9c:	00745200 	rsbseq	r5, r4, r0, lsl #4
  a0:	00780000 	rsbseq	r0, r8, r0
  a4:	00030000 	andeq	r0, r3, r0
  a8:	009f0172 	addseq	r0, pc, r2, ror r1	; <UNPREDICTABLE>
	...
  b4:	00000800 	andeq	r0, r0, r0, lsl #16
  b8:	00007800 	andeq	r7, r0, r0, lsl #16
  bc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000078 	andeq	r0, r0, r8, ror r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000121 	andeq	r0, r0, r1, lsr #2
   4:	00be0003 	adcseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memset+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	74706f2f 	ldrbtvc	r6, [r0], #-3887	; 0xfffff0d1
  50:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff9c <memset+0xffffff9c>
  54:	65726265 	ldrbvs	r6, [r2, #-613]!	; 0xfffffd9b
  58:	65432f77 	strbvs	r2, [r3, #-3959]	; 0xfffff089
  5c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  60:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  64:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  68:	61652d65 	cmnvs	r5, r5, ror #26
  6c:	392d6962 	pushcc	{r1, r5, r6, r8, fp, sp, lr}
  70:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  74:	71393130 	teqvc	r9, r0, lsr r1
  78:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  7c:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  80:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  84:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  88:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  8c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  90:	61652d65 	cmnvs	r5, r5, ror #26
  94:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  98:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  9c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  a0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  a4:	656d0000 	strbvs	r0, [sp, #-0]!
  a8:	7465736d 	strbtvc	r7, [r5], #-877	; 0xfffffc93
  ac:	0100632e 	tsteq	r0, lr, lsr #6
  b0:	70720000 	rsbsvc	r0, r2, r0
  b4:	00682e69 	rsbeq	r2, r8, r9, ror #28
  b8:	73000002 	movwvc	r0, #2
  bc:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
  c0:	00682e66 	rsbeq	r2, r8, r6, ror #28
  c4:	00000003 	andeq	r0, r0, r3
  c8:	05002905 	streq	r2, [r0, #-2309]	; 0xfffff6fb
  cc:	00000002 	andeq	r0, r0, r2
  d0:	05051500 	streq	r1, [r5, #-1280]	; 0xfffffb00
  d4:	06290513 			; <UNDEFINED> instruction: 0x06290513
  d8:	2f140511 	svccs	0x00140511
  dc:	30060505 	andcc	r0, r6, r5, lsl #10
  e0:	06010a05 	streq	r0, [r1], -r5, lsl #20
  e4:	0609059e 			; <UNDEFINED> instruction: 0x0609059e
  e8:	060e05d7 			; <UNDEFINED> instruction: 0x060e05d7
  ec:	060a0501 	streq	r0, [sl], -r1, lsl #10
  f0:	bb09052d 	bllt	2415ac <memset+0x2415ac>
  f4:	01060e05 	tsteq	r6, r5, lsl #28
  f8:	060a052e 	streq	r0, [sl], -lr, lsr #10
  fc:	4b09052d 	blmi	2415b8 <memset+0x2415b8>
 100:	01060b05 	tsteq	r6, r5, lsl #22
 104:	052d0a05 	streq	r0, [sp, #-2565]!	; 0xfffff5fb
 108:	0a052f0e 	beq	14bd48 <memset+0x14bd48>
 10c:	0e052d06 	cdpeq	13, 0, cr2, cr5, cr6, {0}
 110:	09051306 	stmdbeq	r5, {r1, r2, r8, r9, ip}
 114:	0a052e06 	beq	14b934 <memset+0x14b934>
 118:	14050511 	strne	r0, [r5], #-1297	; 0xfffffaef
 11c:	13060105 	movwne	r0, #24837	; 0x6105
 120:	01000202 	tsteq	r0, r2, lsl #4
 124:	Address 0x0000000000000124 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	4700745f 	smlsdmi	r0, pc, r4, r7	; <UNPREDICTABLE>
   8:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
   c:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  10:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  14:	31303220 	teqcc	r0, r0, lsr #4
  18:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  1c:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  20:	61656c65 	cmnvs	r5, r5, ror #24
  24:	20296573 	eorcs	r6, r9, r3, ror r5
  28:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  2c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  30:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  34:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  38:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  3c:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  40:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  44:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  48:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  4c:	6f6c666d 	svcvs	0x006c666d
  50:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  54:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  58:	20647261 	rsbcs	r7, r4, r1, ror #4
  5c:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  60:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  64:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  68:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  6c:	316d7261 	cmncc	sp, r1, ror #4
  70:	6a363731 	bvs	d8dd3c <memset+0xd8dd3c>
  74:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  78:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  7c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  80:	316d7261 	cmncc	sp, r1, ror #4
  84:	6a363731 	bvs	d8dd50 <memset+0xd8dd50>
  88:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  8c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  90:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  94:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  98:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  9c:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  a0:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  a4:	20706676 	rsbscs	r6, r0, r6, ror r6
  a8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  ac:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
  b0:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  b4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  b8:	7a6b3676 	bvc	1acda98 <memset+0x1acda98>
  bc:	2070662b 	rsbscs	r6, r0, fp, lsr #12
  c0:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  c4:	672d2062 	strvs	r2, [sp, -r2, rrx]!
  c8:	20626467 	rsbcs	r6, r2, r7, ror #8
  cc:	61664f2d 	cmnvs	r6, sp, lsr #30
  d0:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  d4:	7361664f 	cmnvc	r1, #82837504	; 0x4f00000
  d8:	732d2074 			; <UNDEFINED> instruction: 0x732d2074
  dc:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e0:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  e4:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
  e8:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  ec:	20393975 	eorscs	r3, r9, r5, ror r9
  f0:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
  f4:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
  f8:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  fc:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 100:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 104:	2064656e 	rsbcs	r6, r4, lr, ror #10
 108:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 10c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 110:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 114:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 118:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 11c:	7300746e 	movwvc	r7, #1134	; 0x46e
 120:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 124:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 128:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 12c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 130:	656d0074 	strbvs	r0, [sp, #-116]!	; 0xffffff8c
 134:	7465736d 	strbtvc	r7, [r5], #-877	; 0xfffffc93
 138:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 140 <.debug_str+0x140>
 13c:	2f636269 	svccs	0x00636269
 140:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
 144:	632e7465 			; <UNDEFINED> instruction: 0x632e7465
 148:	736e7500 	cmnvc	lr, #0, 10
 14c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 150:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 154:	6f6c0074 	svcvs	0x006c0074
 158:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 15c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 160:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 164:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 168:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 16c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 170:	6f6c2067 	svcvs	0x006c2067
 174:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 178:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 17c:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 180:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 184:	2f007261 	svccs	0x00007261
 188:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 18c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 190:	2f73656c 	svccs	0x0073656c
 194:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 198:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
 19c:	30343273 	eorscc	r3, r4, r3, ror r2
 1a0:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffff8 <memset+0xfffffff8>
 1a4:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 1a8:	6f687300 	svcvs	0x00687300
 1ac:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1b0:	7000746e 	andvc	r7, r0, lr, ror #8
 1b4:	006b7475 	rsbeq	r7, fp, r5, ror r4
 1b8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1bc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1c0:	61686300 	cmnvs	r8, r0, lsl #6
 1c4:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
 1c8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1cc:	61686320 	cmnvs	r8, r0, lsr #6
 1d0:	Address 0x00000000000001d0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memset+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000078 	andeq	r0, r0, r8, ror r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memset+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <memset+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


printk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <printk>:
   0:	e92d000f 	push	{r0, r1, r2, r3}
   4:	e92d4030 	push	{r4, r5, lr}
   8:	e59f5040 	ldr	r5, [pc, #64]	; 50 <printk+0x50>
   c:	e24dd00c 	sub	sp, sp, #12, 0
  10:	e28d301c 	add	r3, sp, #28, 0
  14:	e3a01b01 	mov	r1, #1024	; 0x400
  18:	e59d2018 	ldr	r2, [sp, #24]
  1c:	e1a00005 	mov	r0, r5
  20:	e58d3004 	str	r3, [sp, #4]
  24:	ebfffffe 	bl	0 <va_printk>
  28:	e1a04000 	mov	r4, r0
  2c:	e59f3020 	ldr	r3, [pc, #32]	; 54 <printk+0x54>
  30:	e1a00005 	mov	r0, r5
  34:	e5933000 	ldr	r3, [r3]
  38:	e12fff33 	blx	r3
  3c:	e1a00004 	mov	r0, r4
  40:	e28dd00c 	add	sp, sp, #12, 0
  44:	e8bd4030 	pop	{r4, r5, lr}
  48:	e28dd010 	add	sp, sp, #16, 0
  4c:	e12fff1e 	bx	lr
	...

Disassembly of section .bss:

00000000 <buf.5311>:
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000019d 	muleq	r0, sp, r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000000f 	andeq	r0, r0, pc
  10:	00017a0c 	andeq	r7, r1, ip, lsl #20
  14:	0001ae00 	andeq	sl, r1, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	00005800 	andeq	r5, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	01420200 	mrseq	r0, (UNDEF: 98)
  28:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
  2c:	0000311b 	andeq	r3, r0, fp, lsl r1
  30:	018a0300 	orreq	r0, sl, r0, lsl #6
  34:	04040000 	streq	r0, [r4], #-0
  38:	00004800 	andeq	r4, r0, r0, lsl #16
  3c:	01750400 	cmneq	r5, r0, lsl #8
  40:	00480000 	subeq	r0, r8, r0
  44:	00000000 	andeq	r0, r0, r0
  48:	3a020405 	bcc	8101c <printk+0x8101c>
  4c:	02000001 	andeq	r0, r0, #1, 0
  50:	00251863 	eoreq	r1, r5, r3, ror #16
  54:	04060000 	streq	r0, [r6], #-0
  58:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  5c:	07040700 	streq	r0, [r4, -r0, lsl #14]
  60:	00000151 	andeq	r0, r0, r1, asr r1
  64:	f4060107 	vst4.8	{d0,d2,d4,d6}, [r6], r7
  68:	07000001 	streq	r0, [r0, -r1]
  6c:	01d00502 	bicseq	r0, r0, r2, lsl #10
  70:	04070000 	streq	r0, [r7], #-0
  74:	0001e605 	andeq	lr, r1, r5, lsl #12
  78:	05080700 	streq	r0, [r8, #-1792]	; 0xfffff900
  7c:	00000194 	muleq	r0, r4, r1
  80:	07080107 	streq	r0, [r8, -r7, lsl #2]
  84:	07000001 	streq	r0, [r0, -r1]
  88:	01270702 			; <UNDEFINED> instruction: 0x01270702
  8c:	04070000 	streq	r0, [r7], #-0
  90:	00011507 	andeq	r1, r1, r7, lsl #10
  94:	07080700 	streq	r0, [r8, -r0, lsl #14]
  98:	0000015e 	andeq	r0, r0, lr, asr r1
  9c:	00005608 	andeq	r5, r0, r8, lsl #12
  a0:	0000ab00 	andeq	sl, r0, r0, lsl #22
  a4:	00560900 	subseq	r0, r6, r0, lsl #18
  a8:	0a000000 	beq	b0 <.debug_info+0xb0>
  ac:	000001a2 	andeq	r0, r0, r2, lsr #3
  b0:	b70e1c03 	strlt	r1, [lr, -r3, lsl #24]
  b4:	0b000000 	bleq	bc <.debug_info+0xbc>
  b8:	00009c04 	andeq	r9, r0, r4, lsl #24
  bc:	00560800 	subseq	r0, r6, r0, lsl #16
  c0:	00cc0000 	sbceq	r0, ip, r0
  c4:	cc090000 	stcgt	0, cr0, [r9], {-0}
  c8:	00000000 	andeq	r0, r0, r0
  cc:	00d9040b 	sbcseq	r0, r9, fp, lsl #8
  d0:	01070000 	mrseq	r0, (UNDEF: 7)
  d4:	0001ef08 	andeq	lr, r1, r8, lsl #30
  d8:	00d20c00 	sbcseq	r0, r2, r0, lsl #24
  dc:	e10a0000 	mrs	r0, (UNDEF: 10)
  e0:	03000001 	movweq	r0, #1
  e4:	00ea0e21 	rsceq	r0, sl, r1, lsr #28
  e8:	040b0000 	streq	r0, [fp], #-0
  ec:	000000bd 	strheq	r0, [r0], -sp
  f0:	0001da0d 	andeq	sp, r1, sp, lsl #20
  f4:	05060100 	streq	r0, [r6, #-256]	; 0xffffff00
  f8:	00000056 	andeq	r0, r0, r6, asr r0
  fc:	00000000 	andeq	r0, r0, r0
 100:	00000058 	andeq	r0, r0, r8, asr r0
 104:	01839c01 	orreq	r9, r3, r1, lsl #24
 108:	660e0000 	strvs	r0, [lr], -r0
 10c:	0100746d 	tsteq	r0, sp, ror #8
 110:	00cc1806 	sbceq	r1, ip, r6, lsl #16
 114:	91020000 	mrsls	r0, (UNDEF: 2)
 118:	62100f70 	andsvs	r0, r0, #112, 30	; 0x1c0
 11c:	01006675 	tsteq	r0, r5, ror r6
 120:	01831108 	orreq	r1, r3, r8, lsl #2
 124:	03050000 	movweq	r0, #20480	; 0x5000
 128:	00000000 	andeq	r0, r0, r0
 12c:	00000011 	andeq	r0, r0, r1, lsl r0
 130:	0d090100 	stfeqs	f0, [r9, #-0]
 134:	0000004a 	andeq	r0, r0, sl, asr #32
 138:	125c9102 	subsne	r9, ip, #-2147483648	; 0x80000000
 13c:	01007a73 	tsteq	r0, r3, ror sl
 140:	00560d0c 	subseq	r0, r6, ip, lsl #26
 144:	00060000 	andeq	r0, r6, r0
 148:	00000000 	andeq	r0, r0, r0
 14c:	28130000 	ldmdacs	r3, {}	; <UNPREDICTABLE>
 150:	94000000 	strls	r0, [r0], #-0
 154:	76000001 	strvc	r0, [r0], -r1
 158:	14000001 	strne	r0, [r0], #-1
 15c:	75025001 	strvc	r5, [r2, #-1]
 160:	51011400 	tstpl	r1, r0, lsl #8
 164:	04000a03 	streq	r0, [r0], #-2563	; 0xfffff5fd
 168:	03520114 	cmpeq	r2, #5
 16c:	14064891 	strne	r4, [r6], #-2193	; 0xfffff76f
 170:	91025301 	tstls	r2, r1, lsl #6
 174:	3c15004c 	ldccc	0, cr0, [r5], {76}	; 0x4c
 178:	14000000 	strne	r0, [r0], #-0
 17c:	75025001 	strvc	r5, [r2, #-1]
 180:	16000000 	strne	r0, [r0], -r0
 184:	000000d2 	ldrdeq	r0, [r0], -r2
 188:	00000194 	muleq	r0, r4, r1
 18c:	00005d17 	andeq	r5, r0, r7, lsl sp
 190:	0003ff00 	andeq	pc, r3, r0, lsl #30
 194:	00000518 	andeq	r0, r0, r8, lsl r5
 198:	00000500 	andeq	r0, r0, r0, lsl #10
 19c:	05020500 	streq	r0, [r2, #-1280]	; 0xfffffb00
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <printk+0xec2d08>
  1c:	13490b39 	movtne	r0, #39737	; 0x9b39
  20:	13030000 	movwne	r0, #12288	; 0x3000
  24:	0b0e0301 	bleq	380c30 <printk+0x380c30>
  28:	3b0b3a0b 	blcc	2ce85c <printk+0x2ce85c>
  2c:	0013010b 	andseq	r0, r3, fp, lsl #2
  30:	000d0400 	andeq	r0, sp, r0, lsl #8
  34:	13490e03 	movtne	r0, #40451	; 0x9e03
  38:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
  3c:	0f050000 	svceq	0x00050000
  40:	000b0b00 	andeq	r0, fp, r0, lsl #22
  44:	00240600 	eoreq	r0, r4, r0, lsl #12
  48:	0b3e0b0b 	bleq	f82c7c <printk+0xf82c7c>
  4c:	00000803 	andeq	r0, r0, r3, lsl #16
  50:	0b002407 	bleq	9074 <printk+0x9074>
  54:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  58:	0800000e 	stmdaeq	r0, {r1, r2, r3}
  5c:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  60:	13011349 	movwne	r1, #4937	; 0x1349
  64:	05090000 	streq	r0, [r9, #-0]
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	00340a00 	eorseq	r0, r4, r0, lsl #20
  70:	0b3a0e03 	bleq	e83884 <printk+0xe83884>
  74:	0b390b3b 	bleq	e42d68 <printk+0xe42d68>
  78:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  7c:	0000193c 	andeq	r1, r0, ip, lsr r9
  80:	0b000f0b 	bleq	3cb4 <printk+0x3cb4>
  84:	0013490b 	andseq	r4, r3, fp, lsl #18
  88:	00260c00 	eoreq	r0, r6, r0, lsl #24
  8c:	00001349 	andeq	r1, r0, r9, asr #6
  90:	3f012e0d 	svccc	0x00012e0d
  94:	3a0e0319 	bcc	380d00 <printk+0x380d00>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  a0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  a4:	97184006 	ldrls	r4, [r8, -r6]
  a8:	13011942 	movwne	r1, #6466	; 0x1942
  ac:	050e0000 	streq	r0, [lr, #-0]
  b0:	3a080300 	bcc	200cb8 <printk+0x200cb8>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  bc:	0f000018 	svceq	0x00000018
  c0:	00000018 	andeq	r0, r0, r8, lsl r0
  c4:	03003410 	movweq	r3, #1040	; 0x410
  c8:	3b0b3a08 	blcc	2ce8f0 <printk+0x2ce8f0>
  cc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d0:	00180213 	andseq	r0, r8, r3, lsl r2
  d4:	00341100 	eorseq	r1, r4, r0, lsl #2
  d8:	0b3a0e03 	bleq	e838ec <printk+0xe838ec>
  dc:	0b390b3b 	bleq	e42dd0 <printk+0xe42dd0>
  e0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  e4:	34120000 	ldrcc	r0, [r2], #-0
  e8:	3a080300 	bcc	200cf0 <printk+0x200cf0>
  ec:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  f4:	1742b717 	smlaldne	fp, r2, r7, r7
  f8:	89130000 	ldmdbhi	r3, {}	; <UNPREDICTABLE>
  fc:	11010182 	smlabbne	r1, r2, r1, r0
 100:	01133101 	tsteq	r3, r1, lsl #2
 104:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
 108:	0001828a 	andeq	r8, r1, sl, lsl #5
 10c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 110:	15000018 	strne	r0, [r0, #-24]	; 0xffffffe8
 114:	01018289 	smlabbeq	r1, r9, r2, r8
 118:	00000111 	andeq	r0, r0, r1, lsl r1
 11c:	49010116 	stmdbmi	r1, {r1, r2, r4, r8}
 120:	00130113 	andseq	r0, r3, r3, lsl r1
 124:	00211700 	eoreq	r1, r1, r0, lsl #14
 128:	052f1349 	streq	r1, [pc, #-841]!	; fffffde7 <printk+0xfffffde7>
 12c:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
 130:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 134:	030e6e19 	movweq	r6, #60953	; 0xee19
 138:	3b0b3a0e 	blcc	2ce978 <printk+0x2ce978>
 13c:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	002c0000 	eoreq	r0, ip, r0
   8:	00340000 	eorseq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00003450 	andeq	r3, r0, r0, asr r4
  14:	00004800 	andeq	r4, r0, r0, lsl #16
  18:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
  1c:	00000048 	andeq	r0, r0, r8, asr #32
  20:	00000058 	andeq	r0, r0, r8, asr r0
  24:	00500001 	subseq	r0, r0, r1
  28:	00000000 	andeq	r0, r0, r0
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000058 	andeq	r0, r0, r8, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000120 	andeq	r0, r0, r0, lsr #2
   4:	00db0003 	sbcseq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	6f2f0063 	svcvs	0x002f0063
  24:	682f7470 	stmdavs	pc!, {r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  28:	62656d6f 	rsbvs	r6, r5, #7104	; 0x1bc0
  2c:	2f776572 	svccs	0x00776572
  30:	6c6c6543 	cfstr64vs	mvdx6, [ip], #-268	; 0xfffffef4
  34:	612f7261 			; <UNDEFINED> instruction: 0x612f7261
  38:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  3c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  40:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  44:	392f392d 	stmdbcc	pc!, {r0, r2, r3, r5, r8, fp, ip, sp}	; <UNPREDICTABLE>
  48:	3130322d 	teqcc	r0, sp, lsr #4
  4c:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  50:	30317363 	eorscc	r7, r1, r3, ror #6
  54:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffff80 <printk+0xffffff80>
  58:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  5c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  60:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  64:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  68:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  6c:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  70:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  74:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  78:	2f006564 	svccs	0x00006564
  7c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  80:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  84:	2f73656c 	svccs	0x0073656c
  88:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  8c:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  90:	30343273 	eorscc	r3, r4, r3, ror r2
  94:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffeec <printk+0xfffffeec>
  98:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  9c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  a0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  a4:	72700000 	rsbsvc	r0, r0, #0, 0
  a8:	6b746e69 	blvs	1d1ba54 <printk+0x1d1ba54>
  ac:	0100632e 	tsteq	r0, lr, lsr #6
  b0:	74730000 	ldrbtvc	r0, [r3], #-0
  b4:	67726164 	ldrbvs	r6, [r2, -r4, ror #2]!
  b8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  bc:	70720000 	rsbsvc	r0, r2, r0
  c0:	00682e69 	rsbeq	r2, r8, r9, ror #28
  c4:	3c000003 	stccc	0, cr0, [r0], {3}
  c8:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  cc:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
  d0:	0000003e 	andeq	r0, r0, lr, lsr r0
  d4:	2d617600 	stclcs	6, cr7, [r1, #-0]
  d8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  dc:	682e6b74 	stmdavs	lr!, {r2, r4, r5, r6, r8, r9, fp, sp, lr}
  e0:	00000100 	andeq	r0, r0, r0, lsl #2
  e4:	00220500 	eoreq	r0, r2, r0, lsl #10
  e8:	00000205 	andeq	r0, r0, r5, lsl #4
  ec:	05170000 	ldreq	r0, [r7, #-0]
  f0:	14131405 	ldrne	r1, [r3], #-1029	; 0xfffffbfb
  f4:	0d062205 	sfmeq	f2, 4, [r6, #-20]	; 0xffffffec
  f8:	05501205 	ldrbeq	r1, [r0, #-517]	; 0xfffffdfb
  fc:	2e7a0322 	cdpcs	3, 7, cr0, cr10, cr2, {1}
 100:	05330505 	ldreq	r0, [r3, #-1285]!	; 0xfffffafb
 104:	05052f12 	streq	r2, [r5, #-3858]	; 0xfffff0ee
 108:	06090565 	streq	r0, [r9], -r5, ror #10
 10c:	0612052f 	ldreq	r0, [r2], -pc, lsr #10
 110:	06050501 	streq	r0, [r5], -r1, lsl #10
 114:	4a06164b 	bmi	185a48 <printk+0x185a48>
 118:	01055006 	tsteq	r5, r6
 11c:	02661306 	rsbeq	r1, r6, #402653184	; 0x18000000
 120:	01010008 	tsteq	r1, r8

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	73677261 	cmnvc	r7, #268435462	; 0x10000006
   4:	5f617600 	svcpl	0x00617600
   8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
   c:	47006b74 	smlsdxmi	r0, r4, fp, r6
  10:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  14:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  18:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  1c:	31303220 	teqcc	r0, r0, lsr #4
  20:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  24:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  28:	61656c65 	cmnvs	r5, r5, ror #24
  2c:	20296573 	eorcs	r6, r9, r3, ror r5
  30:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  34:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  38:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  3c:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  40:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  44:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  48:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  4c:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  50:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  54:	6f6c666d 	svcvs	0x006c666d
  58:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  5c:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  60:	20647261 	rsbcs	r7, r4, r1, ror #4
  64:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  68:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  6c:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  70:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  74:	316d7261 	cmncc	sp, r1, ror #4
  78:	6a363731 	bvs	d8dd44 <printk+0xd8dd44>
  7c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  80:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  84:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  88:	316d7261 	cmncc	sp, r1, ror #4
  8c:	6a363731 	bvs	d8dd58 <printk+0xd8dd58>
  90:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  94:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  98:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  9c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  a0:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  a4:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  a8:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  ac:	20706676 	rsbscs	r6, r0, r6, ror r6
  b0:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  b4:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
  b8:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  bc:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  c0:	7a6b3676 	bvc	1acdaa0 <printk+0x1acdaa0>
  c4:	2070662b 	rsbscs	r6, r0, fp, lsr #12
  c8:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  cc:	672d2062 	strvs	r2, [sp, -r2, rrx]!
  d0:	20626467 	rsbcs	r6, r2, r7, ror #8
  d4:	61664f2d 	cmnvs	r6, sp, lsr #30
  d8:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  dc:	7361664f 	cmnvc	r1, #82837504	; 0x4f00000
  e0:	732d2074 			; <UNDEFINED> instruction: 0x732d2074
  e4:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e8:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  ec:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
  f0:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  f4:	20393975 	eorscs	r3, r9, r5, ror r9
  f8:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
  fc:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 100:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 104:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 108:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 10c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 110:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 114:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 118:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 11c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 120:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 124:	7300746e 	movwvc	r7, #1134	; 0x46e
 128:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 12c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 130:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 134:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 138:	61760074 	cmnvs	r6, r4, ror r0
 13c:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
 140:	5f5f0074 	svcpl	0x005f0074
 144:	63756e67 	cmnvs	r5, #1648	; 0x670
 148:	5f61765f 	svcpl	0x0061765f
 14c:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
 150:	736e7500 	cmnvc	lr, #0, 10
 154:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 158:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 15c:	6f6c0074 	svcvs	0x006c0074
 160:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 164:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 168:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 16c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 170:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 174:	615f5f00 	cmpvs	pc, r0, lsl #30
 178:	2f2e0070 	svccs	0x002e0070
 17c:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 180:	6972702f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, ip, sp, lr}^
 184:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
 188:	5f5f0063 	svcpl	0x005f0063
 18c:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
 190:	00747369 	rsbseq	r7, r4, r9, ror #6
 194:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 198:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 19c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1a0:	70720074 	rsbsvc	r0, r2, r4, ror r0
 1a4:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 1a8:	61686374 	smcvs	34356	; 0x8634
 1ac:	552f0072 	strpl	r0, [pc, #-114]!	; 142 <.debug_str+0x142>
 1b0:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 1b4:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
 1b8:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
 1bc:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 1c0:	73632f65 	cmnvc	r3, #404	; 0x194
 1c4:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
 1c8:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
 1cc:	00697062 	rsbeq	r7, r9, r2, rrx
 1d0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 1d4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1d8:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
 1dc:	6b746e69 	blvs	1d1bb88 <printk+0x1d1bb88>
 1e0:	74757000 	ldrbtvc	r7, [r5], #-0
 1e4:	6f6c006b 	svcvs	0x006c006b
 1e8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1ec:	6300746e 	movwvs	r7, #1134	; 0x46e
 1f0:	00726168 	rsbseq	r6, r2, r8, ror #2
 1f4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1f8:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1fc:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <printk+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000034 	andeq	r0, r0, r4, lsr r0
	...
  1c:	00000058 	andeq	r0, r0, r8, asr r0
  20:	80100e42 	andshi	r0, r0, r2, asr #28
  24:	82038104 	andhi	r8, r3, #1
  28:	42018302 	andmi	r8, r1, #134217728	; 0x8000000
  2c:	07841c0e 	streq	r1, [r4, lr, lsl #24]
  30:	058e0685 	streq	r0, [lr, #1669]	; 0x685
  34:	5a280e44 	bpl	a0394c <printk+0xa0394c>
  38:	ce421c0e 	cdpgt	12, 4, cr1, cr2, cr14, {0}
  3c:	100ec4c5 	andne	ip, lr, r5, asr #9
  40:	c1c2c342 	bicgt	ip, r2, r2, asr #6
  44:	00000ec0 	andeq	r0, r0, r0, asr #29

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <printk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <printk+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


putchar.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <internal_putchar>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <uart_putc>
   c:	e1a00004 	mov	r0, r4
  10:	e8bd8010 	pop	{r4, pc}

00000014 <rpi_reset_putc>:
  14:	e59f3008 	ldr	r3, [pc, #8]	; 24 <rpi_reset_putc+0x10>
  18:	e59f2008 	ldr	r2, [pc, #8]	; 28 <rpi_reset_putc+0x14>
  1c:	e5832000 	str	r2, [r3]
  20:	e12fff1e 	bx	lr
	...

0000002c <rpi_set_putc>:
  2c:	e59f3004 	ldr	r3, [pc, #4]	; 38 <rpi_set_putc+0xc>
  30:	e5830000 	str	r0, [r3]
  34:	e12fff1e 	bx	lr
  38:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

00000000 <rpi_putchar>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000149 	andeq	r0, r0, r9, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000011 	andeq	r0, r0, r1, lsl r0
  10:	0001b30c 	andeq	fp, r1, ip, lsl #6
  14:	00017a00 	andeq	r7, r1, r0, lsl #20
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	3c070403 	cfstrscc	mvf0, [r7], {3}
  30:	03000001 	movweq	r0, #1
  34:	01e10601 	mvneq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001a905 	andeq	sl, r1, r5, lsl #18
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001d3 	ldrdeq	r0, [r0], -r3
  48:	60050803 	andvs	r0, r5, r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	01090801 	tsteq	r9, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00012907 	andeq	r2, r1, r7, lsl #18
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000117 	andeq	r0, r0, r7, lsl r1
  64:	49070803 	stmdbmi	r7, {r0, r1, fp}
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	6e060000 	cdpvs	0, 0, cr0, cr6, cr0, {0}
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001dc 	ldrdeq	r0, [r0], -ip
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01c40600 	biceq	r0, r4, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000007a 	andeq	r0, r0, sl, ror r0
  c4:	05070601 	streq	r0, [r7, #-1537]	; 0xfffff9ff
  c8:	00000003 	andeq	r0, r0, r3
  cc:	019c0a00 	orrseq	r0, ip, r0, lsl #20
  d0:	0b010000 	bleq	400d8 <rpi_set_putc+0x400ac>
  d4:	00002c06 	andeq	r2, r0, r6, lsl #24
  d8:	00001000 	andeq	r1, r0, r0
  dc:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
  e0:	0b000000 	bleq	e8 <.debug_info+0xe8>
  e4:	01007066 	tsteq	r0, r6, rrx
  e8:	0086190b 	addeq	r1, r6, fp, lsl #18
  ec:	50010000 	andpl	r0, r1, r0
  f0:	01ed0c00 	mvneq	r0, r0, lsl #24
  f4:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
  f8:	00001406 	andeq	r1, r0, r6, lsl #8
  fc:	00001800 	andeq	r1, r0, r0, lsl #16
 100:	0d9c0100 	ldfeqs	f0, [ip]
 104:	00000000 	andeq	r0, r0, r0
 108:	250c0301 	strcs	r0, [ip, #-769]	; 0xfffffcff
 10c:	00000000 	andeq	r0, r0, r0
 110:	14000000 	strne	r0, [r0], #-0
 114:	01000000 	mrseq	r0, (UNDEF: 0)
 118:	0001409c 	muleq	r1, ip, r0
 11c:	00630e00 	rsbeq	r0, r3, r0, lsl #28
 120:	25210301 	strcs	r0, [r1, #-769]!	; 0xfffffcff
 124:	04000000 	streq	r0, [r0], #-0
 128:	00000000 	andeq	r0, r0, r0
 12c:	0f000000 	svceq	0x00000000
 130:	0000000c 	andeq	r0, r0, ip
 134:	00000140 	andeq	r0, r0, r0, asr #2
 138:	02500110 	subseq	r0, r0, #4
 13c:	00000074 	andeq	r0, r0, r4, ror r0
 140:	0001c911 	andeq	ip, r1, r1, lsl r9
 144:	0001c900 	andeq	ip, r1, r0, lsl #18
 148:	06420200 	strbeq	r0, [r2], -r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <rpi_set_putc+0x2c0080>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <rpi_set_putc+0xec2d04>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a134700 	bcc	4d1c68 <rpi_set_putc+0x4d1c3c>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0018020b 	andseq	r0, r8, fp, lsl #4
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <rpi_set_putc+0xec2d38>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  80:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  84:	00130119 	andseq	r0, r3, r9, lsl r1
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <rpi_set_putc+0xe82074>
  90:	0b390b3b 	bleq	e42d84 <rpi_set_putc+0xe42d58>
  94:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  98:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
  9c:	03193f00 	tsteq	r9, #0, 30
  a0:	3b0b3a0e 	blcc	2ce8e0 <rpi_set_putc+0x2ce8b4>
  a4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  a8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  ac:	97184006 	ldrls	r4, [r8, -r6]
  b0:	00001942 	andeq	r1, r0, r2, asr #18
  b4:	03012e0d 	movweq	r2, #7693	; 0x1e0d
  b8:	3b0b3a0e 	blcc	2ce8f8 <rpi_set_putc+0x2ce8cc>
  bc:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  c0:	11134919 	tstne	r3, r9, lsl r9
  c4:	40061201 	andmi	r1, r6, r1, lsl #4
  c8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  cc:	00001301 	andeq	r1, r0, r1, lsl #6
  d0:	0300050e 	movweq	r0, #1294	; 0x50e
  d4:	3b0b3a08 	blcc	2ce8fc <rpi_set_putc+0x2ce8d0>
  d8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  dc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  e0:	00001742 	andeq	r1, r0, r2, asr #14
  e4:	0182890f 	orreq	r8, r2, pc, lsl #18
  e8:	31011101 	tstcc	r1, r1, lsl #2
  ec:	10000013 	andne	r0, r0, r3, lsl r0
  f0:	0001828a 	andeq	r8, r1, sl, lsl #5
  f4:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  f8:	11000018 	tstne	r0, r8, lsl r0
  fc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 100:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 104:	0b3a0e03 	bleq	e83918 <rpi_set_putc+0xe838ec>
 108:	0b390b3b 	bleq	e42dfc <rpi_set_putc+0xe42dd0>
 10c:	Address 0x000000000000010c is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000000b 	andeq	r0, r0, fp
   c:	0b500001 	bleq	1400018 <rpi_set_putc+0x13fffec>
  10:	14000000 	strne	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
  1c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009e 	muleq	r0, lr, r0
   4:	005a0003 	subseq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <rpi_set_putc+0xffffff99>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	74757000 	ldrbtvc	r7, [r5], #-0
  50:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  54:	0100632e 	tsteq	r0, lr, lsr #6
  58:	70720000 	rsbsvc	r0, r2, r0
  5c:	00682e69 	rsbeq	r2, r8, r9, ror #28
  60:	00000002 	andeq	r0, r0, r2
  64:	05002405 	streq	r2, [r0, #-1029]	; 0xfffffbfb
  68:	00000002 	andeq	r0, r0, r2
  6c:	26051400 	strcs	r1, [r5], -r0, lsl #8
  70:	06240501 	strteq	r0, [r4], -r1, lsl #10
  74:	26052e01 	strcs	r2, [r5], -r1, lsl #28
  78:	0634052e 	ldrteq	r0, [r4], -lr, lsr #10
  7c:	0601052e 	streq	r0, [r1], -lr, lsr #10
  80:	061b0501 	ldreq	r0, [fp], -r1, lsl #10
  84:	1305054f 	movwne	r0, #21839	; 0x554f
  88:	01061105 	tsteq	r6, r5, lsl #2
  8c:	05670105 	strbeq	r0, [r7, #-261]!	; 0xfffffefb
  90:	05670623 	strbeq	r0, [r7, #-1571]!	; 0xfffff9dd
  94:	11051305 	tstne	r5, r5, lsl #6
  98:	01050106 	tsteq	r5, r6, lsl #2
  9c:	0004024b 	andeq	r0, r4, fp, asr #4
  a0:	Address 0x00000000000000a0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
   4:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
   8:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
   c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  10:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  14:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  18:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  1c:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  20:	31393130 	teqcc	r9, r0, lsr r1
  24:	20353230 	eorscs	r3, r5, r0, lsr r2
  28:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  2c:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  30:	415b2029 	cmpmi	fp, r9, lsr #32
  34:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  38:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  3c:	6172622d 	cmnvs	r2, sp, lsr #4
  40:	2068636e 	rsbcs	r6, r8, lr, ror #6
  44:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  48:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  4c:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  50:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  54:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  58:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  5c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  60:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  64:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  68:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  6c:	20706676 	rsbscs	r6, r0, r6, ror r6
  70:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  74:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  78:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  7c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  80:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  84:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  88:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  8c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  90:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  94:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  98:	6f6c666d 	svcvs	0x006c666d
  9c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  a0:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  a4:	20647261 	rsbcs	r7, r4, r1, ror #4
  a8:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  ac:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  b0:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  b4:	206d7261 	rsbcs	r7, sp, r1, ror #4
  b8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  bc:	613d6863 	teqvs	sp, r3, ror #16
  c0:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
  c4:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
  c8:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
  cc:	20626467 	rsbcs	r6, r2, r7, ror #8
  d0:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  d4:	4f2d2062 	svcmi	0x002d2062
  d8:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  dc:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  e0:	20747361 	rsbscs	r7, r4, r1, ror #6
  e4:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
  e8:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
  ec:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
  f0:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  f4:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  f8:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
  fc:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 100:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 104:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 108:	736e7500 	cmnvc	lr, #0, 10
 10c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 110:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 114:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
 118:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 11c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 120:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 124:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 128:	6f687300 	svcvs	0x00687300
 12c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 130:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 134:	2064656e 	rsbcs	r6, r4, lr, ror #10
 138:	00746e69 	rsbseq	r6, r4, r9, ror #28
 13c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 140:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 144:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 148:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 14c:	6f6c2067 	svcvs	0x006c2067
 150:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 154:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 158:	2064656e 	rsbcs	r6, r4, lr, ror #10
 15c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 160:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 164:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 168:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 16c:	70720074 	rsbsvc	r0, r2, r4, ror r0
 170:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 174:	61686374 	smcvs	34356	; 0x8634
 178:	552f0072 	strpl	r0, [pc, #-114]!	; 10e <.debug_str+0x10e>
 17c:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 180:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
 184:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
 188:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 18c:	73632f65 	cmnvc	r3, #404	; 0x194
 190:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
 194:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
 198:	00697062 	rsbeq	r7, r9, r2, rrx
 19c:	5f697072 	svcpl	0x00697072
 1a0:	5f746573 	svcpl	0x00746573
 1a4:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 1a8:	6f687300 	svcvs	0x00687300
 1ac:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1b0:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
 1b4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1b8:	75702f63 	ldrbvc	r2, [r0, #-3939]!	; 0xfffff09d
 1bc:	61686374 	smcvs	34356	; 0x8634
 1c0:	00632e72 	rsbeq	r2, r3, r2, ror lr
 1c4:	6b747570 	blvs	1d1d78c <rpi_set_putc+0x1d1d760>
 1c8:	72617500 	rsbvc	r7, r1, #0, 10
 1cc:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
 1d0:	6c006374 	stcvs	3, cr6, [r0], {116}	; 0x74
 1d4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1d8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1dc:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1e0:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 1e4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1e8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1ec:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 1f0:	7365725f 	cmnvc	r5, #-268435451	; 0xf0000005
 1f4:	705f7465 	subsvc	r7, pc, r5, ror #8
 1f8:	00637475 	rsbeq	r7, r3, r5, ror r4

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_set_putc+0x80a5c4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	0000000c 	andeq	r0, r0, ip
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000018 	andeq	r0, r0, r8, lsl r0
  38:	0000000c 	andeq	r0, r0, ip
  3c:	00000000 	andeq	r0, r0, r0
  40:	0000002c 	andeq	r0, r0, ip, lsr #32
  44:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_set_putc+0x12cd800>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <rpi_set_putc+0x423f8>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


putk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <internal_putk>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e5d00000 	ldrb	r0, [r0]
   c:	e3500000 	cmp	r0, #0, 0
  10:	0a000005 	beq	2c <internal_putk+0x2c>
  14:	e59f5018 	ldr	r5, [pc, #24]	; 34 <internal_putk+0x34>
  18:	e5953000 	ldr	r3, [r5]
  1c:	e12fff33 	blx	r3
  20:	e5f40001 	ldrb	r0, [r4, #1]!
  24:	e3500000 	cmp	r0, #0, 0
  28:	1afffffa 	bne	18 <internal_putk+0x18>
  2c:	e3a00001 	mov	r0, #1, 0
  30:	e8bd8070 	pop	{r4, r5, r6, pc}
  34:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

00000000 <putk>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000f3 	strdeq	r0, [r0], -r3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	0001a80c 	andeq	sl, r1, ip, lsl #16
  14:	00017700 	andeq	r7, r1, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003800 	andeq	r3, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	39070403 	stmdbcc	r7, {r0, r1, sl}
  30:	03000001 	movweq	r0, #1
  34:	01c40601 	biceq	r0, r4, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00019905 	andeq	r9, r1, r5, lsl #18
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
  48:	5d050803 	stcpl	8, cr0, [r5, #-12]
  4c:	03000001 	movweq	r0, #1
  50:	00f80801 	rscseq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00011807 	andeq	r1, r1, r7, lsl #16
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000106 	andeq	r0, r0, r6, lsl #2
  64:	46070803 	strmi	r0, [r7], -r3, lsl #16
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	6b060000 	blvs	180008 <internal_putk+0x180008>
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001bf 			; <UNDEFINED> instruction: 0x000001bf
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01a30600 			; <UNDEFINED> instruction: 0x01a30600
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000000ad 	andeq	r0, r0, sp, lsr #1
  c4:	05070c01 	streq	r0, [r7, #-3073]	; 0xfffff3ff
  c8:	00000003 	andeq	r0, r0, r3
  cc:	012b0a00 			; <UNDEFINED> instruction: 0x012b0a00
  d0:	04010000 	streq	r0, [r1], #-0
  d4:	00002505 	andeq	r2, r0, r5, lsl #10
  d8:	00000000 	andeq	r0, r0, r0
  dc:	00003800 	andeq	r3, r0, r0, lsl #16
  e0:	0b9c0100 	bleq	fe7004e8 <internal_putk+0xfe7004e8>
  e4:	04010070 	streq	r0, [r1], #-112	; 0xffffff90
  e8:	00009b1f 	andeq	r9, r0, pc, lsl fp
  ec:	00000800 	andeq	r0, r0, r0, lsl #16
  f0:	00000000 	andeq	r0, r0, r0
  f4:	Address 0x00000000000000f4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <internal_putk+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <internal_putk+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a134700 	bcc	4d1c68 <internal_putk+0x4d1c68>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0018020b 	andseq	r0, r8, fp, lsl #4
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <internal_putk+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	00194296 	mulseq	r9, r6, r2
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <internal_putk+0xe820a0>
  90:	0b390b3b 	bleq	e42d84 <internal_putk+0xe42d84>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	01000000 	mrseq	r0, (UNDEF: 0)
   4:	00000001 	andeq	r0, r0, r1
   8:	00000000 	andeq	r0, r0, r0
   c:	0000000c 	andeq	r0, r0, ip
  10:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  14:	20000000 	andcs	r0, r0, r0
  18:	01000000 	mrseq	r0, (UNDEF: 0)
  1c:	00205400 	eoreq	r5, r0, r0, lsl #8
  20:	00240000 	eoreq	r0, r4, r0
  24:	00030000 	andeq	r0, r3, r0
  28:	249f0174 	ldrcs	r0, [pc], #372	; 30 <.debug_loc+0x30>
  2c:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
  30:	01000000 	mrseq	r0, (UNDEF: 0)
  34:	00005400 	andeq	r5, r0, r0, lsl #8
  38:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000038 	andeq	r0, r0, r8, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a0 	andeq	r0, r0, r0, lsr #1
   4:	00570003 	subseq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <internal_putk+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	74757000 	ldrbtvc	r7, [r5], #-0
  50:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  54:	72000001 	andvc	r0, r0, #1, 0
  58:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  5c:	00000200 	andeq	r0, r0, r0, lsl #4
  60:	00220500 	eoreq	r0, r2, r0, lsl #10
  64:	00000205 	andeq	r0, r0, r5, lsl #4
  68:	05150000 	ldreq	r0, [r5, #-0]
  6c:	22051305 	andcs	r1, r5, #335544320	; 0x14000000
  70:	052e1106 	streq	r1, [lr, #-262]!	; 0xfffffefa
  74:	052f060b 	streq	r0, [pc, #-1547]!	; fffffa71 <internal_putk+0xfffffa71>
  78:	052e0605 	streq	r0, [lr, #-1541]!	; 0xfffff9fb
  7c:	04020009 	streq	r0, [r2], #-9
  80:	05670602 	strbeq	r0, [r7, #-1538]!	; 0xfffff9fe
  84:	0402000f 	streq	r0, [r2], #-15
  88:	0b054902 	bleq	152498 <internal_putk+0x152498>
  8c:	02040200 	andeq	r0, r4, #0, 4
  90:	00050501 	andeq	r0, r5, r1, lsl #10
  94:	06020402 	streq	r0, [r2], -r2, lsl #8
  98:	054e062e 	strbeq	r0, [lr, #-1582]	; 0xfffff9d2
  9c:	02130601 	andseq	r0, r3, #1048576	; 0x100000
  a0:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	20393943 	eorscs	r3, r9, r3, asr #18
   8:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
   c:	30322031 	eorscc	r2, r2, r1, lsr r0
  10:	30313931 	eorscc	r3, r1, r1, lsr r9
  14:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  18:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  1c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  20:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  24:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  28:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  2c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  30:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  34:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  38:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  3c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  40:	205d3939 	subscs	r3, sp, r9, lsr r9
  44:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  48:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  4c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  50:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  54:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  58:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  5c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  60:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  64:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  68:	36373131 			; <UNDEFINED> instruction: 0x36373131
  6c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  70:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  74:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  78:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  7c:	36373131 			; <UNDEFINED> instruction: 0x36373131
  80:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  84:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  88:	616f6c66 	cmnvs	pc, r6, ror #24
  8c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  90:	61683d69 	cmnvs	r8, r9, ror #26
  94:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  98:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  9c:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a0:	616d2d20 	cmnvs	sp, r0, lsr #26
  a4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  a8:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  ac:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  b0:	6b36766d 	blvs	d9da6c <internal_putk+0xd9da6c>
  b4:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  b8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  bc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  c0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  c4:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  c8:	20747361 	rsbscs	r7, r4, r1, ror #6
  cc:	61664f2d 	cmnvs	r6, sp, lsr #30
  d0:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  d4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  d8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  dc:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
  e0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  e8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  ec:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
  f0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
  f4:	00676e69 	rsbeq	r6, r7, r9, ror #28
  f8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  fc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 100:	61686320 	cmnvs	r8, r0, lsr #6
 104:	6f6c0072 	svcvs	0x006c0072
 108:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 10c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 110:	2064656e 	rsbcs	r6, r4, lr, ror #10
 114:	00746e69 	rsbseq	r6, r4, r9, ror #28
 118:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 11c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 120:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 124:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 128:	6900746e 	stmdbvs	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 12c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 130:	5f6c616e 	svcpl	0x006c616e
 134:	6b747570 	blvs	1d1d6fc <internal_putk+0x1d1d6fc>
 138:	736e7500 	cmnvc	lr, #0, 10
 13c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 140:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 144:	6f6c0074 	svcvs	0x006c0074
 148:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 14c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 150:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 154:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 158:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 15c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 160:	6f6c2067 	svcvs	0x006c2067
 164:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 168:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 16c:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 170:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 174:	2f007261 	svccs	0x00007261
 178:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 17c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 180:	2f73656c 	svccs	0x0073656c
 184:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 188:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
 18c:	30343273 	eorscc	r3, r4, r3, ror r2
 190:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; ffffffe8 <internal_putk+0xffffffe8>
 194:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 198:	6f687300 	svcvs	0x00687300
 19c:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1a0:	7000746e 	andvc	r7, r0, lr, ror #8
 1a4:	006b7475 	rsbeq	r7, fp, r5, ror r4
 1a8:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 1ac:	702f6362 	eorvc	r6, pc, r2, ror #6
 1b0:	2e6b7475 	mcrcs	4, 3, r7, cr11, cr5, {3}
 1b4:	6f6c0063 	svcvs	0x006c0063
 1b8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1bc:	6300746e 	movwvs	r7, #1134	; 0x46e
 1c0:	00726168 	rsbseq	r6, r2, r8, ror #2
 1c4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1c8:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1cc:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <internal_putk+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000038 	andeq	r0, r0, r8, lsr r0
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <internal_putk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <internal_putk+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


rpi-rand.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <rpi_rand16>:
   0:	e59f1024 	ldr	r1, [pc, #36]	; 2c <rpi_rand16+0x2c>
   4:	e1d130b0 	ldrh	r3, [r1]
   8:	e1a001a3 	lsr	r0, r3, #3
   c:	e0200123 	eor	r0, r0, r3, lsr #2
  10:	e0200003 	eor	r0, r0, r3
  14:	e02022a3 	eor	r2, r0, r3, lsr #5
  18:	e1a000a3 	lsr	r0, r3, #1
  1c:	e1800782 	orr	r0, r0, r2, lsl #15
  20:	e6ff0070 	uxth	r0, r0
  24:	e1c100b0 	strh	r0, [r1]
  28:	e12fff1e 	bx	lr
  2c:	00000000 	andeq	r0, r0, r0

00000030 <rpi_rand32>:
  30:	e59f1044 	ldr	r1, [pc, #68]	; 7c <rpi_rand32+0x4c>
  34:	e1d120b0 	ldrh	r2, [r1]
  38:	e1a031a2 	lsr	r3, r2, #3
  3c:	e0233122 	eor	r3, r3, r2, lsr #2
  40:	e0233002 	eor	r3, r3, r2
  44:	e02302a2 	eor	r0, r3, r2, lsr #5
  48:	e1a030a2 	lsr	r3, r2, #1
  4c:	e1833780 	orr	r3, r3, r0, lsl #15
  50:	e6ff3073 	uxth	r3, r3
  54:	e1a001a3 	lsr	r0, r3, #3
  58:	e0200123 	eor	r0, r0, r3, lsr #2
  5c:	e0200003 	eor	r0, r0, r3
  60:	e02002a3 	eor	r0, r0, r3, lsr #5
  64:	e1a020a3 	lsr	r2, r3, #1
  68:	e1820780 	orr	r0, r2, r0, lsl #15
  6c:	e6ff0070 	uxth	r0, r0
  70:	e1c100b0 	strh	r0, [r1]
  74:	e1800803 	orr	r0, r0, r3, lsl #16
  78:	e12fff1e 	bx	lr
  7c:	00000000 	andeq	r0, r0, r0

00000080 <rpi_reset>:
  80:	e59f3008 	ldr	r3, [pc, #8]	; 90 <rpi_reset+0x10>
  84:	e59f2008 	ldr	r2, [pc, #8]	; 94 <rpi_reset+0x14>
  88:	e1c320b0 	strh	r2, [r3]
  8c:	e12fff1e 	bx	lr
  90:	00000000 	andeq	r0, r0, r0
  94:	fffface1 			; <UNDEFINED> instruction: 0xfffface1

Disassembly of section .data:

00000000 <lfsr>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000160 	andeq	r0, r0, r0, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	0001b50c 	andeq	fp, r1, ip, lsl #10
  14:	00019300 	andeq	r9, r1, r0, lsl #6
  18:	00000000 	andeq	r0, r0, r0
  1c:	00009800 	andeq	r9, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	55070403 	strpl	r0, [r7, #-1027]	; 0xfffffbfd
  30:	03000001 	movweq	r0, #1
  34:	01e40601 	mvneq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001c705 	andeq	ip, r1, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001d6 	ldrdeq	r0, [r0], -r6
  48:	79050803 	stmdbvc	r5, {r0, r1, fp}
  4c:	03000001 	movweq	r0, #1
  50:	00f80801 	rscseq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00011d07 	andeq	r1, r1, r7, lsl #26
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000010b 	andeq	r0, r0, fp, lsl #2
  64:	62070803 	andvs	r0, r7, #196608	; 0x30000
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	87060000 	strhi	r0, [r6, -r0]
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01d10600 	bicseq	r0, r1, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000106 	andeq	r0, r0, r6, lsl #2
  c4:	56170801 	ldrpl	r0, [r7], -r1, lsl #16
  c8:	05000000 	streq	r0, [r0, #-0]
  cc:	00000003 	andeq	r0, r0, r3
  d0:	69620a00 	stmdbvs	r2!, {r9, fp}^
  d4:	09010074 	stmdbeq	r1, {r2, r4, r5, r6}
  d8:	00002c11 	andeq	r2, r0, r1, lsl ip
  dc:	01300b00 	teqeq	r0, r0, lsl #22
  e0:	16010000 	strne	r0, [r1], -r0
  e4:	00008006 	andeq	r8, r0, r6
  e8:	00001800 	andeq	r1, r0, r0, lsl #16
  ec:	029c0100 	addseq	r0, ip, #0
  f0:	0c000001 	stceq	0, cr0, [r0], {1}
  f4:	00000150 	andeq	r0, r0, r0, asr r1
  f8:	2c191601 	ldccs	6, cr1, [r9], {1}
  fc:	01000000 	mrseq	r0, (UNDEF: 0)
 100:	450d0050 	strmi	r0, [sp, #-80]	; 0xffffffb0
 104:	01000001 	tsteq	r0, r1
 108:	005d0f11 	subseq	r0, sp, r1, lsl pc
 10c:	00300000 	eorseq	r0, r0, r0
 110:	00500000 	subseq	r0, r0, r0
 114:	9c010000 	stcls	0, cr0, [r1], {-0}
 118:	00000147 	andeq	r0, r0, r7, asr #2
 11c:	0001470e 	andeq	r4, r1, lr, lsl #14
 120:	00003000 	andeq	r3, r0, r0
 124:	00300200 	eorseq	r0, r0, r0, lsl #4
 128:	00240000 	eoreq	r0, r4, r0
 12c:	12010000 	andne	r0, r1, #0, 0
 130:	01470e0d 	cmpeq	r7, sp, lsl #28
 134:	00540000 	subseq	r0, r4, r0
 138:	54010000 	strpl	r0, [r1], #-0
 13c:	20000000 	andcs	r0, r0, r0
 140:	01000000 	mrseq	r0, (UNDEF: 0)
 144:	0f002312 	svceq	0x00002312
 148:	0000013a 	andeq	r0, r0, sl, lsr r1
 14c:	56100b01 	ldrpl	r0, [r0], -r1, lsl #22
 150:	01000000 	mrseq	r0, (UNDEF: 0)
 154:	00014710 	andeq	r4, r1, r0, lsl r7
 158:	00000000 	andeq	r0, r0, r0
 15c:	00003000 	andeq	r3, r0, r0
 160:	009c0100 	addseq	r0, ip, r0, lsl #2

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <rpi_reset+0x2c002c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <rpi_reset+0xec2cb0>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a0e0300 	bcc	380c68 <rpi_reset+0x380be8>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  6c:	0a000018 	beq	d4 <.debug_abbrev+0xd4>
  70:	08030034 	stmdaeq	r3, {r2, r4, r5}
  74:	0b3b0b3a 	bleq	ec2d64 <rpi_reset+0xec2ce4>
  78:	13490b39 	movtne	r0, #39737	; 0x9b39
  7c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  80:	03193f01 	tsteq	r9, #1, 30
  84:	3b0b3a0e 	blcc	2ce8c4 <rpi_reset+0x2ce844>
  88:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  8c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  90:	97184006 	ldrls	r4, [r8, -r6]
  94:	13011942 	movwne	r1, #6466	; 0x1942
  98:	050c0000 	streq	r0, [ip, #-0]
  9c:	3a0e0300 	bcc	380ca4 <rpi_reset+0x380c24>
  a0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  a8:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
  ac:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  b0:	0b3a0e03 	bleq	e838c4 <rpi_reset+0xe83844>
  b4:	0b390b3b 	bleq	e42da8 <rpi_reset+0xe42d28>
  b8:	13491927 	movtne	r1, #39207	; 0x9927
  bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  c4:	00130119 	andseq	r0, r3, r9, lsl r1
  c8:	001d0e00 	andseq	r0, sp, r0, lsl #28
  cc:	01521331 	cmpeq	r2, r1, lsr r3
  d0:	110b42b8 			; <UNDEFINED> instruction: 0x110b42b8
  d4:	58061201 	stmdapl	r6, {r0, r9, ip}
  d8:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
  dc:	0f00000b 	svceq	0x0000000b
  e0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  e4:	0b3a0e03 	bleq	e838f8 <rpi_reset+0xe83878>
  e8:	0b390b3b 	bleq	e42ddc <rpi_reset+0xe42d5c>
  ec:	13491927 	movtne	r1, #39207	; 0x9927
  f0:	00000b20 	andeq	r0, r0, r0, lsr #22
  f4:	31002e10 	tstcc	r0, r0, lsl lr
  f8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  fc:	97184006 	ldrls	r4, [r8, -r6]
 100:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000098 	muleq	r0, r8, r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000e1 	andeq	r0, r0, r1, ror #1
   4:	005b0003 	subseq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <rpi_reset+0xffffff45>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  50:	6e61722d 	cdpvs	2, 6, cr7, cr1, cr13, {1}
  54:	00632e64 	rsbeq	r2, r3, r4, ror #28
  58:	72000001 	andvc	r0, r0, #1, 0
  5c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  60:	00000200 	andeq	r0, r0, r0, lsl #4
  64:	00210500 	eoreq	r0, r1, r0, lsl #10
  68:	00000205 	andeq	r0, r0, r5, lsl #4
  6c:	0a030000 	beq	c0074 <rpi_reset+0xbfff4>
  70:	13050501 	movwne	r0, #21761	; 0x5501
  74:	01061905 	tsteq	r6, r5, lsl #18
  78:	4b060505 	blmi	181494 <rpi_reset+0x181414>
  7c:	11062705 	tstne	r6, r5, lsl #14
  80:	05663505 	strbeq	r3, [r6, #-1285]!	; 0xfffffafb
  84:	0a052f19 	beq	14bcf0 <rpi_reset+0x14bc70>
  88:	06050566 	streq	r0, [r5], -r6, ror #10
  8c:	0601052f 	streq	r0, [r1], -pc, lsr #10
  90:	06200513 			; <UNDEFINED> instruction: 0x06200513
  94:	1305054c 	movwne	r0, #21836	; 0x554c
  98:	79031005 	stmdbvc	r3, {r0, r2, ip}
  9c:	13050501 	movwne	r0, #21761	; 0x5501
  a0:	01061905 	tsteq	r6, r5, lsl #18
  a4:	4b060505 	blmi	1814c0 <rpi_reset+0x181440>
  a8:	11062705 	tstne	r6, r5, lsl #14
  ac:	05663505 	strbeq	r3, [r6, #-1285]!	; 0xfffffafb
  b0:	05052f19 	streq	r2, [r5, #-3865]	; 0xfffff0e7
  b4:	10056706 	andne	r6, r5, r6, lsl #14
  b8:	1305050f 	movwne	r0, #21775	; 0x550f
  bc:	06270513 			; <UNDEFINED> instruction: 0x06270513
  c0:	66350511 			; <UNDEFINED> instruction: 0x66350511
  c4:	052f1905 	streq	r1, [pc, #-2309]!	; fffff7c7 <rpi_reset+0xfffff747>
  c8:	0505660a 	streq	r6, [r5, #-1546]	; 0xfffff9f6
  cc:	01052f06 	tsteq	r5, r6, lsl #30
  d0:	1f051706 	svcne	0x00051706
  d4:	05056906 	streq	r6, [r5, #-2310]	; 0xfffff6fa
  d8:	060a0513 			; <UNDEFINED> instruction: 0x060a0513
  dc:	67010501 	strvs	r0, [r1, -r1, lsl #10]
  e0:	01000602 	tsteq	r0, r2, lsl #12
  e4:	Address 0x00000000000000e4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	20393943 	eorscs	r3, r9, r3, asr #18
   8:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
   c:	30322031 	eorscc	r2, r2, r1, lsr r0
  10:	30313931 	eorscc	r3, r1, r1, lsr r9
  14:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  18:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  1c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  20:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  24:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  28:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  2c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  30:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  34:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  38:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  3c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  40:	205d3939 	subscs	r3, sp, r9, lsr r9
  44:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  48:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  4c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  50:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  54:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  58:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  5c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  60:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  64:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  68:	36373131 			; <UNDEFINED> instruction: 0x36373131
  6c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  70:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  74:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  78:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  7c:	36373131 			; <UNDEFINED> instruction: 0x36373131
  80:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  84:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  88:	616f6c66 	cmnvs	pc, r6, ror #24
  8c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  90:	61683d69 	cmnvs	r8, r9, ror #26
  94:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  98:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  9c:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a0:	616d2d20 	cmnvs	sp, r0, lsr #26
  a4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  a8:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  ac:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  b0:	6b36766d 	blvs	d9da6c <rpi_reset+0xd9d9ec>
  b4:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  b8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  bc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  c0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  c4:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  c8:	20747361 	rsbscs	r7, r4, r1, ror #6
  cc:	61664f2d 	cmnvs	r6, sp, lsr #30
  d0:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  d4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  d8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  dc:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
  e0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  e8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  ec:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
  f0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
  f4:	00676e69 	rsbeq	r6, r7, r9, ror #28
  f8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  fc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 100:	61686320 	cmnvs	r8, r0, lsr #6
 104:	666c0072 			; <UNDEFINED> instruction: 0x666c0072
 108:	6c007273 	sfmvs	f7, 4, [r0], {115}	; 0x73
 10c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 110:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 114:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 118:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 11c:	6f687300 	svcvs	0x00687300
 120:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 124:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 128:	2064656e 	rsbcs	r6, r4, lr, ror #10
 12c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 130:	5f697072 	svcpl	0x00697072
 134:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
 138:	70720074 	rsbsvc	r0, r2, r4, ror r0
 13c:	61725f69 	cmnvs	r2, r9, ror #30
 140:	3631646e 	ldrtcc	r6, [r1], -lr, ror #8
 144:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 148:	6e61725f 	mcrvs	2, 3, r7, cr1, cr15, {2}
 14c:	00323364 	eorseq	r3, r2, r4, ror #6
 150:	64656573 	strbtvs	r6, [r5], #-1395	; 0xfffffa8d
 154:	736e7500 	cmnvc	lr, #0, 10
 158:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 15c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 160:	6f6c0074 	svcvs	0x006c0074
 164:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 168:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 16c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 170:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 174:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 178:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 17c:	6f6c2067 	svcvs	0x006c2067
 180:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 184:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 188:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 18c:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 190:	2f007261 	svccs	0x00007261
 194:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 198:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 19c:	2f73656c 	svccs	0x0073656c
 1a0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 1a4:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
 1a8:	30343273 	eorscc	r3, r4, r3, ror r2
 1ac:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; 4 <.debug_str+0x4>
 1b0:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 1b4:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 1bc <.debug_str+0x1bc>
 1b8:	2f636269 	svccs	0x00636269
 1bc:	2d697072 	stclcs	0, cr7, [r9, #-456]!	; 0xfffffe38
 1c0:	646e6172 	strbtvs	r6, [lr], #-370	; 0xfffffe8e
 1c4:	7300632e 	movwvc	r6, #814	; 0x32e
 1c8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1cc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1d0:	74757000 	ldrbtvc	r7, [r5], #-0
 1d4:	6f6c006b 	svcvs	0x006c006b
 1d8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1dc:	6300746e 	movwvs	r7, #1134	; 0x46e
 1e0:	00726168 	rsbseq	r6, r2, r8, ror #2
 1e4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1e8:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1ec:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_reset+0x80a570>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000030 	andeq	r0, r0, r0, lsr r0
  2c:	00000050 	andeq	r0, r0, r0, asr r0
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	00000080 	andeq	r0, r0, r0, lsl #1
  3c:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_reset+0x12cd7ac>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <rpi_reset+0x423a4>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


snprintk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <snprintk>:
   0:	e92d000c 	push	{r2, r3}
   4:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   8:	e24dd00c 	sub	sp, sp, #12, 0
   c:	e28d3014 	add	r3, sp, #20, 0
  10:	e59d2010 	ldr	r2, [sp, #16]
  14:	e58d3004 	str	r3, [sp, #4]
  18:	ebfffffe 	bl	0 <va_printk>
  1c:	e28dd00c 	add	sp, sp, #12, 0
  20:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
  24:	e28dd008 	add	sp, sp, #8, 0
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001a3 	andeq	r0, r0, r3, lsr #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000001a 	andeq	r0, r0, sl, lsl r0
  10:	00014d0c 	andeq	r4, r1, ip, lsl #26
  14:	0001bb00 	andeq	fp, r1, r0, lsl #22
  18:	00000000 	andeq	r0, r0, r0
  1c:	00002c00 	andeq	r2, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	015f0200 	cmpeq	pc, r0, lsl #4
  28:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
  2c:	0000311b 	andeq	r3, r0, fp, lsl r1
  30:	01970300 	orrseq	r0, r7, r0, lsl #6
  34:	05040000 	streq	r0, [r4, #-0]
  38:	00004800 	andeq	r4, r0, r0, lsl #16
  3c:	01920400 	orrseq	r0, r2, r0, lsl #8
  40:	00480000 	subeq	r0, r8, r0
  44:	00000000 	andeq	r0, r0, r0
  48:	45020405 	strmi	r0, [r2, #-1029]	; 0xfffffbfb
  4c:	02000001 	andeq	r0, r0, #1, 0
  50:	00251863 	eoreq	r1, r5, r3, ror #16
  54:	04060000 	streq	r0, [r6], #-0
  58:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  5c:	00000200 	andeq	r0, r0, r0, lsl #4
  60:	d1030000 	mrsle	r0, (UNDEF: 3)
  64:	00006917 	andeq	r6, r0, r7, lsl r9
  68:	07040700 	streq	r0, [r4, -r0, lsl #14]
  6c:	0000016e 	andeq	r0, r0, lr, ror #2
  70:	ff060107 			; <UNDEFINED> instruction: 0xff060107
  74:	07000001 	streq	r0, [r0, -r1]
  78:	01dd0502 	bicseq	r0, sp, r2, lsl #10
  7c:	04070000 	streq	r0, [r7], #-0
  80:	0001f105 	andeq	pc, r1, r5, lsl #2
  84:	05080700 	streq	r0, [r8, #-1792]	; 0xfffff900
  88:	000001a1 	andeq	r0, r0, r1, lsr #3
  8c:	12080107 	andne	r0, r8, #-1073741823	; 0xc0000001
  90:	07000001 	streq	r0, [r0, -r1]
  94:	01320702 	teqeq	r2, r2, lsl #14
  98:	04070000 	streq	r0, [r7], #-0
  9c:	00012007 	andeq	r2, r1, r7
  a0:	07080700 	streq	r0, [r8, -r0, lsl #14]
  a4:	0000017b 	andeq	r0, r0, fp, ror r1
  a8:	00005608 	andeq	r5, r0, r8, lsl #12
  ac:	0000b700 	andeq	fp, r0, r0, lsl #14
  b0:	00560900 	subseq	r0, r6, r0, lsl #18
  b4:	0a000000 	beq	bc <.debug_info+0xbc>
  b8:	000001af 	andeq	r0, r0, pc, lsr #3
  bc:	c30e1c04 	movwgt	r1, #60420	; 0xec04
  c0:	0b000000 	bleq	c8 <.debug_info+0xc8>
  c4:	0000a804 	andeq	sl, r0, r4, lsl #16
  c8:	00560800 	subseq	r0, r6, r0, lsl #16
  cc:	00d80000 	sbcseq	r0, r8, r0
  d0:	d8090000 	stmdale	r9, {}	; <UNPREDICTABLE>
  d4:	00000000 	andeq	r0, r0, r0
  d8:	00e5040b 	rsceq	r0, r5, fp, lsl #8
  dc:	01070000 	mrseq	r0, (UNDEF: 7)
  e0:	0001fa08 	andeq	pc, r1, r8, lsl #20
  e4:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
  e8:	ec0a0000 	stc	0, cr0, [sl], {-0}
  ec:	04000001 	streq	r0, [r0], #-1
  f0:	00f60e21 	rscseq	r0, r6, r1, lsr #28
  f4:	040b0000 	streq	r0, [fp], #-0
  f8:	000000c9 	andeq	r0, r0, r9, asr #1
  fc:	0000070d 	andeq	r0, r0, sp, lsl #14
 100:	05050100 	streq	r0, [r5, #-256]	; 0xffffff00
 104:	00000056 	andeq	r0, r0, r6, asr r0
 108:	00000000 	andeq	r0, r0, r0
 10c:	0000002c 	andeq	r0, r0, ip, lsr #32
 110:	01949c01 	orrseq	r9, r4, r1, lsl #24
 114:	620e0000 	andvs	r0, lr, #0, 0
 118:	01006675 	tsteq	r0, r5, ror r6
 11c:	01941405 	orrseq	r1, r4, r5, lsl #8
 120:	00040000 	andeq	r0, r4, r0
 124:	00000000 	andeq	r0, r0, r0
 128:	6e0e0000 	cdpvs	0, 0, cr0, cr14, cr0, {0}
 12c:	20050100 	andcs	r0, r5, r0, lsl #2
 130:	0000005d 	andeq	r0, r0, sp, asr r0
 134:	00000029 	andeq	r0, r0, r9, lsr #32
 138:	00000025 	andeq	r0, r0, r5, lsr #32
 13c:	746d660f 	strbtvc	r6, [sp], #-1551	; 0xfffff9f1
 140:	2f050100 	svccs	0x00050100
 144:	000000d8 	ldrdeq	r0, [r0], -r8
 148:	10789102 	rsbsne	r9, r8, r2, lsl #2
 14c:	0001e711 	andeq	lr, r1, r1, lsl r7
 150:	0d060100 	stfeqs	f0, [r6, #-0]
 154:	0000004a 	andeq	r0, r0, sl, asr #32
 158:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
 15c:	01007a73 	tsteq	r0, r3, ror sl
 160:	00560d08 	subseq	r0, r6, r8, lsl #26
 164:	004c0000 	subeq	r0, ip, r0
 168:	004a0000 	subeq	r0, sl, r0
 16c:	1c130000 	ldcne	0, cr0, [r3], {-0}
 170:	9a000000 	bls	178 <.debug_info+0x178>
 174:	14000001 	strne	r0, [r0], #-1
 178:	f3035001 	vhadd.u8	d5, d3, d1
 17c:	01145001 	tsteq	r4, r1
 180:	01f30351 	mvnseq	r0, r1, asr r3
 184:	52011451 	andpl	r1, r1, #1358954496	; 0x51000000
 188:	06609103 	strbteq	r9, [r0], -r3, lsl #2
 18c:	02530114 	subseq	r0, r3, #5
 190:	00006491 	muleq	r0, r1, r4
 194:	00de040b 	sbcseq	r0, lr, fp, lsl #8
 198:	10150000 	andsne	r0, r5, r0
 19c:	10000000 	andne	r0, r0, r0
 1a0:	06000000 	streq	r0, [r0], -r0
 1a4:	Address 0x00000000000001a4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <snprintk+0xec2d08>
  1c:	13490b39 	movtne	r0, #39737	; 0x9b39
  20:	13030000 	movwne	r0, #12288	; 0x3000
  24:	0b0e0301 	bleq	380c30 <snprintk+0x380c30>
  28:	3b0b3a0b 	blcc	2ce85c <snprintk+0x2ce85c>
  2c:	0013010b 	andseq	r0, r3, fp, lsl #2
  30:	000d0400 	andeq	r0, sp, r0, lsl #8
  34:	13490e03 	movtne	r0, #40451	; 0x9e03
  38:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
  3c:	0f050000 	svceq	0x00050000
  40:	000b0b00 	andeq	r0, fp, r0, lsl #22
  44:	00240600 	eoreq	r0, r4, r0, lsl #12
  48:	0b3e0b0b 	bleq	f82c7c <snprintk+0xf82c7c>
  4c:	00000803 	andeq	r0, r0, r3, lsl #16
  50:	0b002407 	bleq	9074 <snprintk+0x9074>
  54:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  58:	0800000e 	stmdaeq	r0, {r1, r2, r3}
  5c:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  60:	13011349 	movwne	r1, #4937	; 0x1349
  64:	05090000 	streq	r0, [r9, #-0]
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	00340a00 	eorseq	r0, r4, r0, lsl #20
  70:	0b3a0e03 	bleq	e83884 <snprintk+0xe83884>
  74:	0b390b3b 	bleq	e42d68 <snprintk+0xe42d68>
  78:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  7c:	0000193c 	andeq	r1, r0, ip, lsr r9
  80:	0b000f0b 	bleq	3cb4 <snprintk+0x3cb4>
  84:	0013490b 	andseq	r4, r3, fp, lsl #18
  88:	00260c00 	eoreq	r0, r6, r0, lsl #24
  8c:	00001349 	andeq	r1, r0, r9, asr #6
  90:	3f012e0d 	svccc	0x00012e0d
  94:	3a0e0319 	bcc	380d00 <snprintk+0x380d00>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  a0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  a4:	97184006 	ldrls	r4, [r8, -r6]
  a8:	13011942 	movwne	r1, #6466	; 0x1942
  ac:	050e0000 	streq	r0, [lr, #-0]
  b0:	3a080300 	bcc	200cb8 <snprintk+0x200cb8>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  bc:	1742b717 	smlaldne	fp, r2, r7, r7
  c0:	050f0000 	streq	r0, [pc, #-0]	; c8 <.debug_abbrev+0xc8>
  c4:	3a080300 	bcc	200ccc <snprintk+0x200ccc>
  c8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  d0:	10000018 	andne	r0, r0, r8, lsl r0
  d4:	00000018 	andeq	r0, r0, r8, lsl r0
  d8:	03003411 	movweq	r3, #1041	; 0x411
  dc:	3b0b3a0e 	blcc	2ce91c <snprintk+0x2ce91c>
  e0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  e4:	00180213 	andseq	r0, r8, r3, lsl r2
  e8:	00341200 	eorseq	r1, r4, r0, lsl #4
  ec:	0b3a0803 	bleq	e82100 <snprintk+0xe82100>
  f0:	0b390b3b 	bleq	e42de4 <snprintk+0xe42de4>
  f4:	17021349 	strne	r1, [r2, -r9, asr #6]
  f8:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  fc:	82891300 	addhi	r1, r9, #0, 6
 100:	01110101 	tsteq	r1, r1, lsl #2
 104:	00001331 	andeq	r1, r0, r1, lsr r3
 108:	01828a14 	orreq	r8, r2, r4, lsl sl
 10c:	91180200 	tstls	r8, r0, lsl #4
 110:	00001842 	andeq	r1, r0, r2, asr #16
 114:	3f002e15 	svccc	0x00002e15
 118:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 11c:	3a0e030e 	bcc	380d5c <snprintk+0x380d5c>
 120:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 124:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000001b 	andeq	r0, r0, fp, lsl r0
   c:	1b500001 	blne	1400018 <snprintk+0x1400018>
  10:	2c000000 	stccs	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  2c:	00001b00 	andeq	r1, r0, r0, lsl #22
  30:	51000100 	mrspl	r0, (UNDEF: 16)
  34:	0000001b 	andeq	r0, r0, fp, lsl r0
  38:	0000002c 	andeq	r0, r0, ip, lsr #32
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f51 	andeq	r9, r0, r1, asr pc
	...
  4c:	0000001c 	andeq	r0, r0, ip, lsl r0
  50:	0000002c 	andeq	r0, r0, ip, lsr #32
  54:	00500001 	subseq	r0, r0, r1
  58:	00000000 	andeq	r0, r0, r0
  5c:	Address 0x000000000000005c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000120 	andeq	r0, r0, r0, lsr #2
   4:	00e90003 	rsceq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	6f2f0063 	svcvs	0x002f0063
  24:	682f7470 	stmdavs	pc!, {r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  28:	62656d6f 	rsbvs	r6, r5, #7104	; 0x1bc0
  2c:	2f776572 	svccs	0x00776572
  30:	6c6c6543 	cfstr64vs	mvdx6, [ip], #-268	; 0xfffffef4
  34:	612f7261 			; <UNDEFINED> instruction: 0x612f7261
  38:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  3c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  40:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  44:	392f392d 	stmdbcc	pc!, {r0, r2, r3, r5, r8, fp, ip, sp}	; <UNPREDICTABLE>
  48:	3130322d 	teqcc	r0, sp, lsr #4
  4c:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  50:	30317363 	eorscc	r7, r1, r3, ror #6
  54:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffff80 <snprintk+0xffffff80>
  58:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  5c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  60:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  64:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  68:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  6c:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  70:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  74:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  78:	2f006564 	svccs	0x00006564
  7c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  80:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  84:	2f73656c 	svccs	0x0073656c
  88:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  8c:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  90:	30343273 	eorscc	r3, r4, r3, ror r2
  94:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffeec <snprintk+0xfffffeec>
  98:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  9c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  a0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  a4:	6e730000 	cdpvs	0, 7, cr0, cr3, cr0, {0}
  a8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  ac:	632e6b74 			; <UNDEFINED> instruction: 0x632e6b74
  b0:	00000100 	andeq	r0, r0, r0, lsl #2
  b4:	61647473 	smcvs	18243	; 0x4743
  b8:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
  bc:	00000200 	andeq	r0, r0, r0, lsl #4
  c0:	64647473 	strbtvs	r7, [r4], #-1139	; 0xfffffb8d
  c4:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
  c8:	00000200 	andeq	r0, r0, r0, lsl #4
  cc:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  d0:	00030068 	andeq	r0, r3, r8, rrx
  d4:	75623c00 	strbvc	r3, [r2, #-3072]!	; 0xfffff400
  d8:	2d746c69 	ldclcs	12, cr6, [r4, #-420]!	; 0xfffffe5c
  dc:	003e6e69 	eorseq	r6, lr, r9, ror #28
  e0:	76000000 	strvc	r0, [r0], -r0
  e4:	72702d61 	rsbsvc	r2, r0, #6208	; 0x1840
  e8:	6b746e69 	blvs	1d1ba94 <snprintk+0x1d1ba94>
  ec:	0100682e 	tsteq	r0, lr, lsr #16
  f0:	05000000 	streq	r0, [r0, #-0]
  f4:	02050039 	andeq	r0, r5, #57, 0	; 0x39
  f8:	00000000 	andeq	r0, r0, r0
  fc:	13050516 	movwne	r0, #21782	; 0x5516
 100:	06390513 			; <UNDEFINED> instruction: 0x06390513
 104:	68050510 	stmdavs	r5, {r4, r8, sl}
 108:	052f1205 	streq	r1, [pc, #-517]!	; ffffff0b <snprintk+0xffffff0b>
 10c:	09052d05 	stmdbeq	r5, {r0, r2, r8, sl, fp, sp}
 110:	12052f06 	andne	r2, r5, #6, 30
 114:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 118:	05132f06 	ldreq	r2, [r3, #-3846]	; 0xfffff0fa
 11c:	02130601 	andseq	r0, r3, #1048576	; 0x100000
 120:	01010008 	tsteq	r1, r8

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7300745f 	movwvc	r7, #1119	; 0x45f
   8:	6972706e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, sp, lr}^
   c:	006b746e 	rsbeq	r7, fp, lr, ror #8
  10:	705f6176 	subsvc	r6, pc, r6, ror r1	; <UNPREDICTABLE>
  14:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  18:	4e47006b 	cdpmi	0, 4, cr0, cr7, cr11, {3}
  1c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  20:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  24:	20312e32 	eorscs	r2, r1, r2, lsr lr
  28:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  2c:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  30:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  34:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  38:	5b202965 	blpl	80a5d4 <snprintk+0x80a5d4>
  3c:	2f4d5241 	svccs	0x004d5241
  40:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  44:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  48:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  4c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  50:	6f697369 	svcvs	0x00697369
  54:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  58:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  5c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  60:	616f6c66 	cmnvs	pc, r6, ror #24
  64:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  68:	61683d69 	cmnvs	r8, r9, ror #26
  6c:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  70:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  74:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  78:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  7c:	613d7570 	teqvs	sp, r0, ror r5
  80:	31316d72 	teqcc	r1, r2, ror sp
  84:	7a6a3637 	bvc	1a8d968 <snprintk+0x1a8d968>
  88:	20732d66 	rsbscs	r2, r3, r6, ror #26
  8c:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  90:	613d656e 	teqvs	sp, lr, ror #10
  94:	31316d72 	teqcc	r1, r2, ror sp
  98:	7a6a3637 	bvc	1a8d97c <snprintk+0x1a8d97c>
  9c:	20732d66 	rsbscs	r2, r3, r6, ror #26
  a0:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  a4:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  a8:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  ac:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  b0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  b4:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  b8:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  bc:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  c0:	616d2d20 	cmnvs	sp, r0, lsr #26
  c4:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  c8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  cc:	2b7a6b36 	blcs	1e9adac <snprintk+0x1e9adac>
  d0:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  d4:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  d8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  dc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  e0:	7361664f 	cmnvc	r1, #82837504	; 0x4f00000
  e4:	4f2d2074 	svcmi	0x002d2074
  e8:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  ec:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
  f0:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  f4:	20393975 	eorscs	r3, r9, r5, ror r9
  f8:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
  fc:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 100:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 104:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 108:	61747365 	cmnvs	r4, r5, ror #6
 10c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 110:	6e750067 	cdpvs	0, 7, cr0, cr5, cr7, {3}
 114:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 118:	63206465 			; <UNDEFINED> instruction: 0x63206465
 11c:	00726168 	rsbseq	r6, r2, r8, ror #2
 120:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 124:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 128:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 12c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 130:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 134:	2074726f 	rsbscs	r7, r4, pc, ror #4
 138:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 13c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 140:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 144:	5f617600 	svcpl	0x00617600
 148:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
 14c:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 154 <.debug_str+0x154>
 150:	2f636269 	svccs	0x00636269
 154:	72706e73 	rsbsvc	r6, r0, #1840	; 0x730
 158:	6b746e69 	blvs	1d1bb04 <snprintk+0x1d1bb04>
 15c:	5f00632e 	svcpl	0x0000632e
 160:	756e675f 	strbvc	r6, [lr, #-1887]!	; 0xfffff8a1
 164:	61765f63 	cmnvs	r6, r3, ror #30
 168:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
 16c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
 170:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 174:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 178:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 17c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 180:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 184:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 188:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 18c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 190:	5f5f0074 	svcpl	0x005f0074
 194:	5f007061 	svcpl	0x00007061
 198:	5f61765f 	svcpl	0x0061765f
 19c:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
 1a0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1a4:	6f6c2067 	svcvs	0x006c2067
 1a8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1ac:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 1b0:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 1b4:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 1b8:	2f007261 	svccs	0x00007261
 1bc:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 1c0:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 1c4:	2f73656c 	svccs	0x0073656c
 1c8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 1cc:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
 1d0:	30343273 	eorscc	r3, r4, r3, ror r2
 1d4:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; 2c <.debug_str+0x2c>
 1d8:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 1dc:	6f687300 	svcvs	0x00687300
 1e0:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1e4:	6100746e 	tstvs	r0, lr, ror #8
 1e8:	00736772 	rsbseq	r6, r3, r2, ror r7
 1ec:	6b747570 	blvs	1d1d7b4 <snprintk+0x1d1d7b4>
 1f0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1f4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1f8:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 1fc:	73007261 	movwvc	r7, #609	; 0x261
 200:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 204:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 208:	Address 0x0000000000000208 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <snprintk+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000028 	andeq	r0, r0, r8, lsr #32
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	82080e42 	andhi	r0, r8, #1056	; 0x420
  24:	42018302 	andmi	r8, r1, #134217728	; 0x8000000
  28:	038e0c0e 	orreq	r0, lr, #3584	; 0xe00
  2c:	4a180e42 	bmi	60393c <snprintk+0x60393c>
  30:	ce420c0e 	cdpgt	12, 4, cr0, cr2, cr14, {0}
  34:	c342080e 	movtgt	r0, #10254	; 0x280e
  38:	00000ec2 	andeq	r0, r0, r2, asr #29

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <snprintk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <snprintk+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strcat.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcat>:
   0:	e1a02000 	mov	r2, r0
   4:	e1a03002 	mov	r3, r2
   8:	e4d2c001 	ldrb	ip, [r2], #1
   c:	e35c0000 	cmp	ip, #0, 0
  10:	1afffffb 	bne	4 <strcat+0x4>
  14:	e2433001 	sub	r3, r3, #1, 0
  18:	e4d12001 	ldrb	r2, [r1], #1
  1c:	e3520000 	cmp	r2, #0, 0
  20:	e5e32001 	strb	r2, [r3, #1]!
  24:	1afffffb 	bne	18 <strcat+0x18>
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000137 	andeq	r0, r0, r7, lsr r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	0001320c 	andeq	r3, r1, ip, lsl #4
  14:	00018500 	andeq	r8, r1, r0, lsl #10
  18:	00000000 	andeq	r0, r0, r0
  1c:	00002c00 	andeq	r2, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	47070403 	strmi	r0, [r7, -r3, lsl #8]
  30:	03000001 	movweq	r0, #1
  34:	01c40601 	biceq	r0, r4, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001a705 	andeq	sl, r1, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
  48:	6b050803 	blvs	142014 <strcat+0x142014>
  4c:	03000001 	movweq	r0, #1
  50:	00f80801 	rscseq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00011807 	andeq	r1, r1, r7, lsl #16
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000106 	andeq	r0, r0, r6, lsl #2
  64:	54070803 	strpl	r0, [r7], #-2051	; 0xfffff7fd
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	79060000 	stmdbvc	r6, {}	; <UNPREDICTABLE>
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001bf 			; <UNDEFINED> instruction: 0x000001bf
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01b10600 			; <UNDEFINED> instruction: 0x01b10600
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000012b 	andeq	r0, r0, fp, lsr #2
  c4:	34070401 	strcc	r0, [r7], #-1025	; 0xfffffbff
  c8:	00000001 	andeq	r0, r0, r1
  cc:	2c000000 	stccs	0, cr0, [r0], {-0}
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0001349c 	muleq	r1, ip, r4
  d8:	01420a00 	cmpeq	r2, r0, lsl #20
  dc:	04010000 	streq	r0, [r1], #-0
  e0:	00013415 	andeq	r3, r1, r5, lsl r4
  e4:	0b500100 	bleq	14004ec <strcat+0x14004ec>
  e8:	00637273 	rsbeq	r7, r3, r3, ror r2
  ec:	9b270401 	blls	9c10f8 <strcat+0x9c10f8>
  f0:	04000000 	streq	r0, [r0], #-0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	0c000000 	stceq	0, cr0, [r0], {-0}
  fc:	01003173 	tsteq	r0, r3, ror r1
 100:	01340b05 	teqeq	r4, r5, lsl #22
 104:	00330000 	eorseq	r0, r3, r0
 108:	00250000 	eoreq	r0, r5, r0
 10c:	730c0000 	movwvc	r0, #49152	; 0xc000
 110:	06010032 			; <UNDEFINED> instruction: 0x06010032
 114:	00009b11 	andeq	r9, r0, r1, lsl fp
 118:	00009200 	andeq	r9, r0, r0, lsl #4
 11c:	00008c00 	andeq	r8, r0, r0, lsl #24
 120:	00630c00 	rsbeq	r0, r3, r0, lsl #24
 124:	a10a0701 	tstge	sl, r1, lsl #14
 128:	c3000000 	movwgt	r0, #0
 12c:	bd000000 	stclt	0, cr0, [r0, #-0]
 130:	00000000 	andeq	r0, r0, r0
 134:	00a10407 	adceq	r0, r1, r7, lsl #8
 138:	Address 0x0000000000000138 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strcat+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strcat+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strcat+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a0e 	blcc	2ce8c0 <strcat+0x2ce8c0>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	00180213 	andseq	r0, r8, r3, lsl r2
  8c:	00050b00 	andeq	r0, r5, r0, lsl #22
  90:	0b3a0803 	bleq	e820a4 <strcat+0xe820a4>
  94:	0b390b3b 	bleq	e42d88 <strcat+0xe42d88>
  98:	17021349 	strne	r1, [r2, -r9, asr #6]
  9c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  a0:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a4:	0b3a0803 	bleq	e820b8 <strcat+0xe820b8>
  a8:	0b390b3b 	bleq	e42d9c <strcat+0xe42d9c>
  ac:	17021349 	strne	r1, [r2, -r9, asr #6]
  b0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000018 	andeq	r0, r0, r8, lsl r0
   c:	18510001 	ldmdane	r1, {r0}^
  10:	2c000000 	stccs	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	00000000 	andeq	r0, r0, r0
  24:	00000200 	andeq	r0, r0, r0, lsl #4
  28:	00000000 	andeq	r0, r0, r0
  2c:	01010000 	mrseq	r0, (UNDEF: 1)
  30:	00000000 	andeq	r0, r0, r0
  34:	04000000 	streq	r0, [r0], #-0
  38:	01000000 	mrseq	r0, (UNDEF: 0)
  3c:	00045000 	andeq	r5, r4, r0
  40:	00080000 	andeq	r0, r8, r0
  44:	00010000 	andeq	r0, r1, r0
  48:	00000852 	andeq	r0, r0, r2, asr r8
  4c:	00000c00 	andeq	r0, r0, r0, lsl #24
  50:	72000300 	andvc	r0, r0, #0, 6
  54:	000c9f01 	andeq	r9, ip, r1, lsl #30
  58:	00180000 	andseq	r0, r8, r0
  5c:	00010000 	andeq	r0, r1, r0
  60:	00001852 	andeq	r1, r0, r2, asr r8
  64:	00001c00 	andeq	r1, r0, r0, lsl #24
  68:	53000100 	movwpl	r0, #256	; 0x100
  6c:	0000001c 	andeq	r0, r0, ip, lsl r0
  70:	00000024 	andeq	r0, r0, r4, lsr #32
  74:	01730003 	cmneq	r3, r3
  78:	0000249f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  7c:	00002c00 	andeq	r2, r0, r0, lsl #24
  80:	53000100 	movwpl	r0, #256	; 0x100
	...
  8c:	00020203 	andeq	r0, r2, r3, lsl #4
  90:	00000000 	andeq	r0, r0, r0
  94:	00180000 	andseq	r0, r8, r0
  98:	00010000 	andeq	r0, r1, r0
  9c:	00001851 	andeq	r1, r0, r1, asr r8
  a0:	00001c00 	andeq	r1, r0, r0, lsl #24
  a4:	71000300 	mrsvc	r0, LR_irq
  a8:	001c9f01 	andseq	r9, ip, r1, lsl #30
  ac:	002c0000 	eoreq	r0, ip, r0
  b0:	00010000 	andeq	r0, r1, r0
  b4:	00000051 	andeq	r0, r0, r1, asr r0
	...
  c0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  c4:	0c000000 	stceq	0, cr0, [r0], {-0}
  c8:	02000000 	andeq	r0, r0, #0, 0
  cc:	0c007200 	sfmeq	f7, 4, [r0], {-0}
  d0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  d4:	02000000 	andeq	r0, r0, #0, 0
  d8:	1c007300 	stcne	3, cr7, [r0], {-0}
  dc:	2c000000 	stccs	0, cr0, [r0], {-0}
  e0:	01000000 	mrseq	r0, (UNDEF: 0)
  e4:	00005200 	andeq	r5, r0, r0, lsl #4
  e8:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000e2 	andeq	r0, r0, r2, ror #1
   4:	00590003 	subseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strcat+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	72747300 	rsbsvc	r7, r4, #0, 6
  50:	2e746163 	rpwcssz	f6, f4, f3
  54:	00010063 	andeq	r0, r1, r3, rrx
  58:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  5c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  60:	05000000 	streq	r0, [r0, #-0]
  64:	0205002c 	andeq	r0, r5, #44, 0	; 0x2c
  68:	00000000 	andeq	r0, r0, r0
  6c:	13050515 	movwne	r0, #21781	; 0x5515
  70:	060b0513 			; <UNDEFINED> instruction: 0x060b0513
  74:	00050511 	andeq	r0, r5, r1, lsl r5
  78:	06010402 	streq	r0, [r1], -r2, lsl #8
  7c:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
  80:	09051501 	stmdbeq	r5, {r0, r8, sl, ip}
  84:	01040200 	mrseq	r0, R12_usr
  88:	000b0513 	andeq	r0, fp, r3, lsl r5
  8c:	2f010402 	svccs	0x00010402
  90:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
  94:	01060104 	tsteq	r6, r4, lsl #2
  98:	01040200 	mrseq	r0, R12_usr
  9c:	054e062e 	strbeq	r0, [lr, #-1582]	; 0xfffff9d2
  a0:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
  a4:	04020005 	streq	r0, [r2], #-5
  a8:	052f0601 	streq	r0, [pc, #-1537]!	; fffffaaf <strcat+0xfffffaaf>
  ac:	04020009 	streq	r0, [r2], #-9
  b0:	0b051301 	bleq	144cbc <strcat+0x144cbc>
  b4:	01040200 	mrseq	r0, R12_usr
  b8:	09050106 	stmdbeq	r5, {r1, r2, r8}
  bc:	01040200 	mrseq	r0, R12_usr
  c0:	05052f06 	streq	r2, [r5, #-3846]	; 0xfffff0fa
  c4:	01040200 	mrseq	r0, R12_usr
  c8:	0f051306 	svceq	0x00051306
  cc:	01040200 	mrseq	r0, R12_usr
  d0:	000d052d 	andeq	r0, sp, sp, lsr #10
  d4:	06010402 	streq	r0, [r1], -r2, lsl #8
  d8:	0005052f 	andeq	r0, r5, pc, lsr #10
  dc:	06010402 	streq	r0, [r1], -r2, lsl #8
  e0:	00040201 	andeq	r0, r4, r1, lsl #4
  e4:	Address 0x00000000000000e4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	20393943 	eorscs	r3, r9, r3, asr #18
   8:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
   c:	30322031 	eorscc	r2, r2, r1, lsr r0
  10:	30313931 	eorscc	r3, r1, r1, lsr r9
  14:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  18:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  1c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  20:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  24:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  28:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  2c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  30:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  34:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  38:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  3c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  40:	205d3939 	subscs	r3, sp, r9, lsr r9
  44:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  48:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  4c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  50:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  54:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  58:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  5c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  60:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  64:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  68:	36373131 			; <UNDEFINED> instruction: 0x36373131
  6c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  70:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  74:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  78:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  7c:	36373131 			; <UNDEFINED> instruction: 0x36373131
  80:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  84:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  88:	616f6c66 	cmnvs	pc, r6, ror #24
  8c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  90:	61683d69 	cmnvs	r8, r9, ror #26
  94:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  98:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  9c:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a0:	616d2d20 	cmnvs	sp, r0, lsr #26
  a4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  a8:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  ac:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  b0:	6b36766d 	blvs	d9da6c <strcat+0xd9da6c>
  b4:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  b8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  bc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  c0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  c4:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  c8:	20747361 	rsbscs	r7, r4, r1, ror #6
  cc:	61664f2d 	cmnvs	r6, sp, lsr #30
  d0:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  d4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  d8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  dc:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
  e0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  e8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  ec:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
  f0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
  f4:	00676e69 	rsbeq	r6, r7, r9, ror #28
  f8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  fc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 100:	61686320 	cmnvs	r8, r0, lsr #6
 104:	6f6c0072 	svcvs	0x006c0072
 108:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 10c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 110:	2064656e 	rsbcs	r6, r4, lr, ror #10
 114:	00746e69 	rsbseq	r6, r4, r9, ror #28
 118:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 11c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 120:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 124:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 128:	7300746e 	movwvc	r7, #1134	; 0x46e
 12c:	61637274 	smcvs	14116	; 0x3724
 130:	2f2e0074 	svccs	0x002e0074
 134:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 138:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
 13c:	2e746163 	rpwcssz	f6, f4, f3
 140:	65640063 	strbvs	r0, [r4, #-99]!	; 0xffffff9d
 144:	75007473 	strvc	r7, [r0, #-1139]	; 0xfffffb8d
 148:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 14c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 150:	00746e69 	rsbseq	r6, r4, r9, ror #28
 154:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 158:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 15c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 160:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 164:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 168:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 16c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 170:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 174:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 178:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 17c:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 180:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 184:	73552f00 	cmpvc	r5, #0, 30
 188:	2f737265 	svccs	0x00737265
 18c:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
 190:	6f532f73 	svcvs	0x00532f73
 194:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 198:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
 19c:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
 1a0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1a4:	73006970 	movwvc	r6, #2416	; 0x970
 1a8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1ac:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1b0:	74757000 	ldrbtvc	r7, [r5], #-0
 1b4:	6f6c006b 	svcvs	0x006c006b
 1b8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1bc:	6300746e 	movwvs	r7, #1134	; 0x46e
 1c0:	00726168 	rsbseq	r6, r2, r8, ror #2
 1c4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1c8:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1cc:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strcat+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcat+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <strcat+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strchr.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strchr>:
   0:	e1a02000 	mov	r2, r0
   4:	e6ef1071 	uxtb	r1, r1
   8:	e5d23000 	ldrb	r3, [r2]
   c:	e1a00002 	mov	r0, r2
  10:	e1530001 	cmp	r3, r1
  14:	e2822001 	add	r2, r2, #1, 0
  18:	012fff1e 	bxeq	lr
  1c:	e3530000 	cmp	r3, #0, 0
  20:	1afffff8 	bne	8 <strchr+0x8>
  24:	e1a00003 	mov	r0, r3
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000101 	andeq	r0, r0, r1, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000017 	andeq	r0, r0, r7, lsl r0
  10:	0000070c 	andeq	r0, r0, ip, lsl #14
  14:	00018000 	andeq	r8, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00002c00 	andeq	r2, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	42070403 	andmi	r0, r7, #50331648	; 0x3000000
  30:	03000001 	movweq	r0, #1
  34:	01bf0601 			; <UNDEFINED> instruction: 0x01bf0601
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001a205 	andeq	sl, r1, r5, lsl #4
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001b1 			; <UNDEFINED> instruction: 0x000001b1
  48:	66050803 	strvs	r0, [r5], -r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	010f0801 	tsteq	pc, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00012f07 	andeq	r2, r1, r7, lsl #30
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000011d 	andeq	r0, r0, sp, lsl r1
  64:	4f070803 	svcmi	0x00070803
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	74060000 	strvc	r0, [r6], #-0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01ac0600 			; <UNDEFINED> instruction: 0x01ac0600
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	fe070401 	cdp2	4, 0, cr0, cr7, cr1, {0}
  c8:	00000000 	andeq	r0, r0, r0
  cc:	2c000000 	stccs	0, cr0, [r0], {-0}
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0000fe9c 	muleq	r0, ip, lr
  d8:	00730a00 	rsbseq	r0, r3, r0, lsl #20
  dc:	9b230401 	blls	8c10e8 <strchr+0x8c10e8>
  e0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0a000000 	beq	f0 <.debug_info+0xf0>
  ec:	04010063 	streq	r0, [r1], #-99	; 0xffffff9d
  f0:	0000252a 	andeq	r2, r0, sl, lsr #10
  f4:	00004000 	andeq	r4, r0, r0
  f8:	00003c00 	andeq	r3, r0, r0, lsl #24
  fc:	04070000 	streq	r0, [r7], #-0
 100:	000000a1 	andeq	r0, r0, r1, lsr #1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strchr+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strchr+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strchr+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <strchr+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   c:	00000008 	andeq	r0, r0, r8
  10:	08500001 	ldmdaeq	r0, {r0}^
  14:	10000000 	andne	r0, r0, r0
  18:	01000000 	mrseq	r0, (UNDEF: 0)
  1c:	00105200 	andseq	r5, r0, r0, lsl #4
  20:	00180000 	andseq	r0, r8, r0
  24:	00010000 	andeq	r0, r1, r0
  28:	00001850 	andeq	r1, r0, r0, asr r8
  2c:	00002c00 	andeq	r2, r0, r0, lsl #24
  30:	52000100 	andpl	r0, r0, #0
	...
  44:	00000008 	andeq	r0, r0, r8
  48:	08510001 	ldmdaeq	r1, {r0}^
  4c:	2c000000 	stccs	0, cr0, [r0], {-0}
  50:	04000000 	streq	r0, [r0], #-0
  54:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  58:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  5c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008b 	andeq	r0, r0, fp, lsl #1
   4:	00590003 	subseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strchr+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	72747300 	rsbsvc	r7, r4, #0, 6
  50:	2e726863 	cdpcs	8, 7, cr6, cr2, cr3, {3}
  54:	00010063 	andeq	r0, r1, r3, rrx
  58:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  5c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  60:	05000000 	streq	r0, [r0, #-0]
  64:	0205002d 	andeq	r0, r5, #45, 0	; 0x2d
  68:	00000000 	andeq	r0, r0, r0
  6c:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
  70:	064f060d 	strbeq	r0, [pc], -sp, lsl #12
  74:	0605050f 	streq	r0, [r5], -pc, lsl #10
  78:	13090549 	movwne	r0, #38217	; 0x9549
  7c:	01060c05 	tsteq	r6, r5, lsl #24
  80:	3105054a 	tstcc	r5, sl, asr #10
  84:	054c0c05 	strbeq	r0, [ip, #-3077]	; 0xfffff3fb
  88:	02022f01 	andeq	r2, r2, #1, 30
  8c:	Address 0x000000000000008c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
   4:	2e007268 	cdpcs	2, 0, cr7, cr0, cr8, {3}
   8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
   c:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
  10:	72686372 	rsbvc	r6, r8, #-939524095	; 0xc8000001
  14:	4700632e 	strmi	r6, [r0, -lr, lsr #6]
  18:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  1c:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  20:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  24:	31303220 	teqcc	r0, r0, lsr #4
  28:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  2c:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  30:	61656c65 	cmnvs	r5, r5, ror #24
  34:	20296573 	eorcs	r6, r9, r3, ror r5
  38:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  3c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  40:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  44:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  48:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  4c:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  50:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  54:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  58:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  5c:	6f6c666d 	svcvs	0x006c666d
  60:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  64:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  68:	20647261 	rsbcs	r7, r4, r1, ror #4
  6c:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  70:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  74:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  78:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  7c:	316d7261 	cmncc	sp, r1, ror #4
  80:	6a363731 	bvs	d8dd4c <strchr+0xd8dd4c>
  84:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  88:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  8c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  90:	316d7261 	cmncc	sp, r1, ror #4
  94:	6a363731 	bvs	d8dd60 <strchr+0xd8dd60>
  98:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  9c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  a0:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  a4:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  a8:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  ac:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  b0:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  b4:	20706676 	rsbscs	r6, r0, r6, ror r6
  b8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  bc:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
  c0:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  c4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  c8:	7a6b3676 	bvc	1acdaa8 <strchr+0x1acdaa8>
  cc:	2070662b 	rsbscs	r6, r0, fp, lsr #12
  d0:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  d4:	672d2062 	strvs	r2, [sp, -r2, rrx]!
  d8:	20626467 	rsbcs	r6, r2, r7, ror #8
  dc:	61664f2d 	cmnvs	r6, sp, lsr #30
  e0:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  e4:	7361664f 	cmnvc	r1, #82837504	; 0x4f00000
  e8:	732d2074 			; <UNDEFINED> instruction: 0x732d2074
  ec:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  f0:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  f4:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
  f8:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  fc:	20393975 	eorscs	r3, r9, r5, ror r9
 100:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 104:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 108:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 10c:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 110:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 114:	2064656e 	rsbcs	r6, r4, lr, ror #10
 118:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 11c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 120:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 124:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 128:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 12c:	7300746e 	movwvc	r7, #1134	; 0x46e
 130:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 134:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 138:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 13c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 140:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
 144:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 148:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 14c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 150:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 154:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 158:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 15c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 160:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 164:	6f6c0074 	svcvs	0x006c0074
 168:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 16c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 170:	00746e69 	rsbseq	r6, r4, r9, ror #28
 174:	5f697072 	svcpl	0x00697072
 178:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 17c:	00726168 	rsbseq	r6, r2, r8, ror #2
 180:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 184:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; ffffffc4 <strchr+0xffffffc4>
 188:	73656c69 	cmnvc	r5, #26880	; 0x6900
 18c:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffe65 <strchr+0xfffffe65>
 190:	2f656372 	svccs	0x00656372
 194:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
 198:	2f786c30 	svccs	0x00786c30
 19c:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1a0:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
 1a4:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1a8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1ac:	6b747570 	blvs	1d1d774 <strchr+0x1d1d774>
 1b0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1b4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1b8:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 1bc:	73007261 	movwvc	r7, #609	; 0x261
 1c0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1c4:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1c8:	Address 0x00000000000001c8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strchr+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strchr+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <strchr+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strcmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcmp>:
   0:	e5d03000 	ldrb	r3, [r0]
   4:	e3530000 	cmp	r3, #0, 0
   8:	05d12000 	ldrbeq	r2, [r1]
   c:	1a000003 	bne	20 <strcmp+0x20>
  10:	ea000006 	b	30 <strcmp+0x30>
  14:	e5f03001 	ldrb	r3, [r0, #1]!
  18:	e3530000 	cmp	r3, #0, 0
  1c:	0a000005 	beq	38 <strcmp+0x38>
  20:	e1a0c001 	mov	ip, r1
  24:	e4d12001 	ldrb	r2, [r1], #1
  28:	e1520003 	cmp	r2, r3
  2c:	0afffff8 	beq	14 <strcmp+0x14>
  30:	e0430002 	sub	r0, r3, r2
  34:	e12fff1e 	bx	lr
  38:	e5dc2001 	ldrb	r2, [ip, #1]
  3c:	e0430002 	sub	r0, r3, r2
  40:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000f7 	strdeq	r0, [r0], -r7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	0001380c 	andeq	r3, r1, ip, lsl #16
  14:	00018000 	andeq	r8, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00004400 	andeq	r4, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	2b070403 	blcs	1c1014 <strcmp+0x1c1014>
  30:	03000001 	movweq	r0, #1
  34:	01bf0601 			; <UNDEFINED> instruction: 0x01bf0601
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001a205 	andeq	sl, r1, r5, lsl #4
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001b1 			; <UNDEFINED> instruction: 0x000001b1
  48:	66050803 	strvs	r0, [r5], -r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	00f80801 	rscseq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00011807 	andeq	r1, r1, r7, lsl #16
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000106 	andeq	r0, r0, r6, lsl #2
  64:	48070803 	stmdami	r7, {r0, r1, fp}
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	74060000 	strvc	r0, [r6], #-0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01ac0600 			; <UNDEFINED> instruction: 0x01ac0600
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000015f 	andeq	r0, r0, pc, asr r1
  c4:	25050301 	strcs	r0, [r5, #-769]	; 0xfffffcff
  c8:	00000000 	andeq	r0, r0, r0
  cc:	44000000 	strmi	r0, [r0], #-0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	00610a9c 	mlseq	r1, ip, sl, r0
  d8:	9b180301 	blls	600ce4 <strcmp+0x600ce4>
  dc:	0c000000 	stceq	0, cr0, [r0], {-0}
  e0:	00000000 	andeq	r0, r0, r0
  e4:	0a000000 	beq	ec <.debug_info+0xec>
  e8:	03010062 	movweq	r0, #4194	; 0x1062
  ec:	00009b27 	andeq	r9, r0, r7, lsr #22
  f0:	00006000 	andeq	r6, r0, r0
  f4:	00005a00 	andeq	r5, r0, r0, lsl #20
  f8:	Address 0x00000000000000f8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strcmp+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strcmp+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strcmp+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <strcmp+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	Address 0x000000000000008c is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
  10:	00000014 	andeq	r0, r0, r4, lsl r0
  14:	14500001 	ldrbne	r0, [r0], #-1
  18:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  1c:	03000000 	movweq	r0, #0
  20:	9f017000 	svcls	0x00017000
  24:	00000018 	andeq	r0, r0, r8, lsl r0
  28:	00000020 	andeq	r0, r0, r0, lsr #32
  2c:	24500001 	ldrbcs	r0, [r0], #-1
  30:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  34:	01000000 	mrseq	r0, (UNDEF: 0)
  38:	00285000 	eoreq	r5, r8, r0
  3c:	00300000 	eorseq	r0, r0, r0
  40:	00030000 	andeq	r0, r3, r0
  44:	389f0170 	ldmcc	pc, {r4, r5, r6, r8}	; <UNPREDICTABLE>
  48:	40000000 	andmi	r0, r0, r0
  4c:	01000000 	mrseq	r0, (UNDEF: 0)
  50:	00005000 	andeq	r5, r0, r0
	...
  64:	00000024 	andeq	r0, r0, r4, lsr #32
  68:	24510001 	ldrbcs	r0, [r1], #-1
  6c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  70:	01000000 	mrseq	r0, (UNDEF: 0)
  74:	00285c00 	eoreq	r5, r8, r0, lsl #24
  78:	00440000 	subeq	r0, r4, r0
  7c:	00010000 	andeq	r0, r1, r0
  80:	00000051 	andeq	r0, r0, r1, asr r0
  84:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000044 	andeq	r0, r0, r4, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b2 	strheq	r0, [r0], -r2
   4:	00590003 	subseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strcmp+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	72747300 	rsbsvc	r7, r4, #0, 6
  50:	2e706d63 	cdpcs	13, 7, cr6, cr0, cr3, {3}
  54:	00010063 	andeq	r0, r1, r3, rrx
  58:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  5c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  60:	05000000 	streq	r0, [r0, #-0]
  64:	0205002a 	andeq	r0, r5, #42, 0	; 0x2a
  68:	00000000 	andeq	r0, r0, r0
  6c:	13090514 	movwne	r0, #38164	; 0x9514
  70:	01061005 	tsteq	r6, r5
  74:	2e060f05 	cdpcs	15, 0, cr0, cr6, cr5, {0}
  78:	82061005 	andhi	r1, r6, #5, 0
  7c:	052e0f05 	streq	r0, [lr, #-3845]!	; 0xfffff0fb
  80:	04020011 	streq	r0, [r2], #-17	; 0xffffffef
  84:	054b0601 	strbeq	r0, [fp, #-1537]	; 0xfffff9ff
  88:	0402001c 	streq	r0, [r2], #-28	; 0xffffffe4
  8c:	052d0601 	streq	r0, [sp, #-1537]!	; 0xfffff9ff
  90:	0402000f 	streq	r0, [r2], #-15
  94:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
  98:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
  9c:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  a0:	054c0609 	strbeq	r0, [ip, #-1545]	; 0xfffff9f7
  a4:	4a130601 	bmi	4c18b0 <strcmp+0x4c18b0>
  a8:	2d060905 	vstrcs.16	s0, [r6, #-10]	; <UNPREDICTABLE>
  ac:	13060105 	movwne	r0, #24837	; 0x6105
  b0:	0002022e 	andeq	r0, r2, lr, lsr #4
  b4:	Address 0x00000000000000b4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	20393943 	eorscs	r3, r9, r3, asr #18
   8:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
   c:	30322031 	eorscc	r2, r2, r1, lsr r0
  10:	30313931 	eorscc	r3, r1, r1, lsr r9
  14:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  18:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  1c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  20:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  24:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  28:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  2c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  30:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  34:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  38:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  3c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  40:	205d3939 	subscs	r3, sp, r9, lsr r9
  44:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  48:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  4c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  50:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  54:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  58:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  5c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  60:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  64:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  68:	36373131 			; <UNDEFINED> instruction: 0x36373131
  6c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  70:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  74:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  78:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  7c:	36373131 			; <UNDEFINED> instruction: 0x36373131
  80:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  84:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  88:	616f6c66 	cmnvs	pc, r6, ror #24
  8c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  90:	61683d69 	cmnvs	r8, r9, ror #26
  94:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  98:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  9c:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a0:	616d2d20 	cmnvs	sp, r0, lsr #26
  a4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  a8:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  ac:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  b0:	6b36766d 	blvs	d9da6c <strcmp+0xd9da6c>
  b4:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  b8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  bc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  c0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  c4:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  c8:	20747361 	rsbscs	r7, r4, r1, ror #6
  cc:	61664f2d 	cmnvs	r6, sp, lsr #30
  d0:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  d4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  d8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  dc:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
  e0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  e8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  ec:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
  f0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
  f4:	00676e69 	rsbeq	r6, r7, r9, ror #28
  f8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  fc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 100:	61686320 	cmnvs	r8, r0, lsr #6
 104:	6f6c0072 	svcvs	0x006c0072
 108:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 10c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 110:	2064656e 	rsbcs	r6, r4, lr, ror #10
 114:	00746e69 	rsbseq	r6, r4, r9, ror #28
 118:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 11c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 120:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 124:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 128:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
 12c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 130:	2064656e 	rsbcs	r6, r4, lr, ror #10
 134:	00746e69 	rsbseq	r6, r4, r9, ror #28
 138:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 13c:	732f6362 			; <UNDEFINED> instruction: 0x732f6362
 140:	6d637274 	sfmvs	f7, 2, [r3, #-464]!	; 0xfffffe30
 144:	00632e70 	rsbeq	r2, r3, r0, ror lr
 148:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 14c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 150:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 154:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 158:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 15c:	7300746e 	movwvc	r7, #1134	; 0x46e
 160:	6d637274 	sfmvs	f7, 2, [r3, #-464]!	; 0xfffffe30
 164:	6f6c0070 	svcvs	0x006c0070
 168:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 16c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 170:	00746e69 	rsbseq	r6, r4, r9, ror #28
 174:	5f697072 	svcpl	0x00697072
 178:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 17c:	00726168 	rsbseq	r6, r2, r8, ror #2
 180:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 184:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; ffffffc4 <strcmp+0xffffffc4>
 188:	73656c69 	cmnvc	r5, #26880	; 0x6900
 18c:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffe65 <strcmp+0xfffffe65>
 190:	2f656372 	svccs	0x00656372
 194:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
 198:	2f786c30 	svccs	0x00786c30
 19c:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1a0:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
 1a4:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1a8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1ac:	6b747570 	blvs	1d1d774 <strcmp+0x1d1d774>
 1b0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1b4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1b8:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 1bc:	73007261 	movwvc	r7, #609	; 0x261
 1c0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1c4:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1c8:	Address 0x00000000000001c8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strcmp+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000044 	andeq	r0, r0, r4, asr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <strcmp+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcpy>:
   0:	e2402001 	sub	r2, r0, #1, 0
   4:	e4d13001 	ldrb	r3, [r1], #1
   8:	e3530000 	cmp	r3, #0, 0
   c:	e5e23001 	strb	r3, [r2, #1]!
  10:	1afffffb 	bne	4 <strcpy+0x4>
  14:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000010f 	andeq	r0, r0, pc, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	0001060c 	andeq	r0, r1, ip, lsl #12
  14:	00018000 	andeq	r8, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00001800 	andeq	r1, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	42070403 	andmi	r0, r7, #50331648	; 0x3000000
  30:	03000001 	movweq	r0, #1
  34:	01bf0601 			; <UNDEFINED> instruction: 0x01bf0601
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001a205 	andeq	sl, r1, r5, lsl #4
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001b1 			; <UNDEFINED> instruction: 0x000001b1
  48:	66050803 	strvs	r0, [r5], -r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	00f80801 	rscseq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00012f07 	andeq	r2, r1, r7, lsl #30
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000011d 	andeq	r0, r0, sp, lsl r1
  64:	4f070803 	svcmi	0x00070803
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	74060000 	strvc	r0, [r6], #-0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01ac0600 			; <UNDEFINED> instruction: 0x01ac0600
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000116 	andeq	r0, r0, r6, lsl r1
  c4:	0c070301 	stceq	3, cr0, [r7], {1}
  c8:	00000001 	andeq	r0, r0, r1
  cc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	00010c9c 	muleq	r1, ip, ip
  d8:	31730a00 	cmncc	r3, r0, lsl #20
  dc:	15030100 	strne	r0, [r3, #-256]	; 0xffffff00
  e0:	0000010c 	andeq	r0, r0, ip, lsl #2
  e4:	730b5001 	movwvc	r5, #45057	; 0xb001
  e8:	03010032 	movweq	r0, #4146	; 0x1032
  ec:	00009b26 	andeq	r9, r0, r6, lsr #22
  f0:	00000600 	andeq	r0, r0, r0, lsl #12
  f4:	00000000 	andeq	r0, r0, r0
  f8:	00730c00 	rsbseq	r0, r3, r0, lsl #24
  fc:	0c140401 	cfldrseq	mvf0, [r4], {1}
 100:	33000001 	movwcc	r0, #1
 104:	31000000 	mrscc	r0, (UNDEF: 0)
 108:	00000000 	andeq	r0, r0, r0
 10c:	00a10407 	adceq	r0, r1, r7, lsl #8
 110:	Address 0x0000000000000110 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strcpy+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strcpy+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strcpy+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <strcpy+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	00180213 	andseq	r0, r8, r3, lsl r2
  8c:	00050b00 	andeq	r0, r5, r0, lsl #22
  90:	0b3a0803 	bleq	e820a4 <strcpy+0xe820a4>
  94:	0b390b3b 	bleq	e42d88 <strcpy+0xe42d88>
  98:	17021349 	strne	r1, [r2, -r9, asr #6]
  9c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  a0:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a4:	0b3a0803 	bleq	e820b8 <strcpy+0xe820b8>
  a8:	0b390b3b 	bleq	e42d9c <strcpy+0xe42d9c>
  ac:	17021349 	strne	r1, [r2, -r9, asr #6]
  b0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00020200 	andeq	r0, r2, r0, lsl #4
   4:	00000000 	andeq	r0, r0, r0
   8:	00040000 	andeq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00000451 	andeq	r0, r0, r1, asr r4
  14:	00000800 	andeq	r0, r0, r0, lsl #16
  18:	71000300 	mrsvc	r0, LR_irq
  1c:	00089f01 	andeq	r9, r8, r1, lsl #30
  20:	00180000 	andseq	r0, r8, r0
  24:	00010000 	andeq	r0, r1, r0
  28:	00000051 	andeq	r0, r0, r1, asr r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000200 	andeq	r0, r0, r0, lsl #4
  34:	04000000 	streq	r0, [r0], #-0
  38:	01000000 	mrseq	r0, (UNDEF: 0)
  3c:	00005000 	andeq	r5, r0, r0
  40:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000018 	andeq	r0, r0, r8, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009d 	muleq	r0, sp, r0
   4:	00590003 	subseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strcpy+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	72747300 	rsbsvc	r7, r4, #0, 6
  50:	2e797063 	cdpcs	0, 7, cr7, cr9, cr3, {3}
  54:	00010063 	andeq	r0, r1, r3, rrx
  58:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  5c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  60:	05000000 	streq	r0, [r0, #-0]
  64:	0205002a 	andeq	r0, r5, #42, 0	; 0x2a
  68:	00000000 	andeq	r0, r0, r0
  6c:	13050514 	movwne	r0, #21780	; 0x5514
  70:	00220513 	eoreq	r0, r2, r3, lsl r5
  74:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  78:	02000b05 	andeq	r0, r0, #5120	; 0x1400
  7c:	05010104 	streq	r0, [r1, #-260]	; 0xfffffefc
  80:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
  84:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  88:	0402000b 	streq	r0, [r2], #-11
  8c:	13052e01 	movwne	r2, #24065	; 0x5e01
  90:	01040200 	mrseq	r0, R12_usr
  94:	000b052e 	andeq	r0, fp, lr, lsr #10
  98:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  9c:	01000402 	tsteq	r0, r2, lsl #8
  a0:	Address 0x00000000000000a0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	20393943 	eorscs	r3, r9, r3, asr #18
   8:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
   c:	30322031 	eorscc	r2, r2, r1, lsr r0
  10:	30313931 	eorscc	r3, r1, r1, lsr r9
  14:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  18:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  1c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  20:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  24:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  28:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  2c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  30:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  34:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  38:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  3c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  40:	205d3939 	subscs	r3, sp, r9, lsr r9
  44:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  48:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  4c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  50:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  54:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  58:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  5c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  60:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  64:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  68:	36373131 			; <UNDEFINED> instruction: 0x36373131
  6c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  70:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  74:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  78:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  7c:	36373131 			; <UNDEFINED> instruction: 0x36373131
  80:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  84:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  88:	616f6c66 	cmnvs	pc, r6, ror #24
  8c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  90:	61683d69 	cmnvs	r8, r9, ror #26
  94:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  98:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  9c:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a0:	616d2d20 	cmnvs	sp, r0, lsr #26
  a4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  a8:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  ac:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  b0:	6b36766d 	blvs	d9da6c <strcpy+0xd9da6c>
  b4:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  b8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  bc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  c0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  c4:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  c8:	20747361 	rsbscs	r7, r4, r1, ror #6
  cc:	61664f2d 	cmnvs	r6, sp, lsr #30
  d0:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  d4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  d8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  dc:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
  e0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  e8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  ec:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
  f0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
  f4:	00676e69 	rsbeq	r6, r7, r9, ror #28
  f8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  fc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 100:	61686320 	cmnvs	r8, r0, lsr #6
 104:	2f2e0072 	svccs	0x002e0072
 108:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 10c:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
 110:	2e797063 	cdpcs	0, 7, cr7, cr9, cr3, {3}
 114:	74730063 	ldrbtvc	r0, [r3], #-99	; 0xffffff9d
 118:	79706372 	ldmdbvc	r0!, {r1, r4, r5, r6, r8, r9, sp, lr}^
 11c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 120:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 124:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 128:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 12c:	7300746e 	movwvc	r7, #1134	; 0x46e
 130:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 134:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 138:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 13c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 140:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
 144:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 148:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 14c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 150:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 154:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 158:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 15c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 160:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 164:	6f6c0074 	svcvs	0x006c0074
 168:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 16c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 170:	00746e69 	rsbseq	r6, r4, r9, ror #28
 174:	5f697072 	svcpl	0x00697072
 178:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 17c:	00726168 	rsbseq	r6, r2, r8, ror #2
 180:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 184:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; ffffffc4 <strcpy+0xffffffc4>
 188:	73656c69 	cmnvc	r5, #26880	; 0x6900
 18c:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffe65 <strcpy+0xfffffe65>
 190:	2f656372 	svccs	0x00656372
 194:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
 198:	2f786c30 	svccs	0x00786c30
 19c:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1a0:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
 1a4:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1a8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1ac:	6b747570 	blvs	1d1d774 <strcpy+0x1d1d774>
 1b0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1b4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1b8:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 1bc:	73007261 	movwvc	r7, #609	; 0x261
 1c0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1c4:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1c8:	Address 0x00000000000001c8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strcpy+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcpy+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <strcpy+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strlen.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strlen>:
   0:	e5d03000 	ldrb	r3, [r0]
   4:	e3530000 	cmp	r3, #0, 0
   8:	0a000006 	beq	28 <strlen+0x28>
   c:	e1a03000 	mov	r3, r0
  10:	e2601001 	rsb	r1, r0, #1, 0
  14:	e0810003 	add	r0, r1, r3
  18:	e5f32001 	ldrb	r2, [r3, #1]!
  1c:	e3520000 	cmp	r2, #0, 0
  20:	1afffffb 	bne	14 <strlen+0x14>
  24:	e12fff1e 	bx	lr
  28:	e1a00003 	mov	r0, r3
  2c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000105 	andeq	r0, r0, r5, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000000e 	andeq	r0, r0, lr
  10:	0001390c 	andeq	r3, r1, ip, lsl #18
  14:	00018700 	andeq	r8, r1, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003000 	andeq	r3, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	49070404 	stmdbmi	r7, {r2, sl}
  3c:	04000001 	streq	r0, [r0], #-1
  40:	01c60601 	biceq	r0, r6, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0001a905 	andeq	sl, r1, r5, lsl #18
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
  54:	6d050804 	stcvs	8, cr0, [r5, #-16]
  58:	04000001 	streq	r0, [r0], #-1
  5c:	01060801 	tsteq	r6, r1, lsl #16
  60:	02040000 	andeq	r0, r4, #0, 0
  64:	00012607 	andeq	r2, r1, r7, lsl #12
  68:	07040400 	streq	r0, [r4, -r0, lsl #8]
  6c:	00000114 	andeq	r0, r0, r4, lsl r1
  70:	56070804 	strpl	r0, [r7], -r4, lsl #16
  74:	05000001 	streq	r0, [r0, #-1]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	7b070000 	blvc	1c0008 <strlen+0x1c0008>
  88:	02000001 	andeq	r0, r0, #1, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010400 	stmdaeq	r1, {sl}
  b0:	000001c1 	andeq	r0, r0, r1, asr #3
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	01b30700 			; <UNDEFINED> instruction: 0x01b30700
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	00000007 	andeq	r0, r0, r7
  d0:	2c080301 	stccs	3, cr0, [r8], {1}
  d4:	00000000 	andeq	r0, r0, r0
  d8:	30000000 	andcc	r0, r0, r0
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	00700b9c 			; <UNDEFINED> instruction: 0x00700b9c
  e4:	a71b0301 	ldrge	r0, [fp, -r1, lsl #6]
  e8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  ec:	00000000 	andeq	r0, r0, r0
  f0:	0c000000 	stceq	0, cr0, [r0], {-0}
  f4:	00746572 	rsbseq	r6, r4, r2, ror r5
  f8:	2c0c0401 	cfstrscs	mvf0, [ip], {1}
  fc:	4a000000 	bmi	8 <.debug_info+0x8>
 100:	42000000 	andmi	r0, r0, #0, 0
 104:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strlen+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <strlen+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <strlen+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <strlen+0x380c54>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <strlen+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	00194297 	mulseq	r9, r7, r2
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <strlen+0xe820a0>
  90:	0b390b3b 	bleq	e42d84 <strlen+0xe42d84>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  9c:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a0:	0b3a0803 	bleq	e820b4 <strlen+0xe820b4>
  a4:	0b390b3b 	bleq	e42d98 <strlen+0xe42d98>
  a8:	17021349 	strne	r1, [r2, -r9, asr #6]
  ac:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	14500001 	ldrbne	r0, [r0], #-1
  14:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0000289f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  24:	00002c00 	andeq	r2, r0, r0, lsl #24
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	0000002c 	andeq	r0, r0, ip, lsr #32
  30:	00000030 	andeq	r0, r0, r0, lsr r0
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f50 	andeq	r9, r0, r0, asr pc
  3c:	00000000 	andeq	r0, r0, r0
  40:	00030000 	andeq	r0, r3, r0
	...
  4c:	00140000 	andseq	r0, r4, r0
  50:	00020000 	andeq	r0, r2, r0
  54:	00149f30 	andseq	r9, r4, r0, lsr pc
  58:	00180000 	andseq	r0, r8, r0
  5c:	00070000 	andeq	r0, r7, r0
  60:	01f30073 	mvnseq	r0, r3, ror r0
  64:	189f1c50 	ldmne	pc, {r4, r6, sl, fp, ip}	; <UNPREDICTABLE>
  68:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  6c:	01000000 	mrseq	r0, (UNDEF: 0)
  70:	00285000 	eoreq	r5, r8, r0
  74:	00300000 	eorseq	r0, r0, r0
  78:	00020000 	andeq	r0, r2, r0
  7c:	00009f30 	andeq	r9, r0, r0, lsr pc
  80:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000107 	andeq	r0, r0, r7, lsl #2
   4:	00be0003 	adcseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strlen+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	74706f2f 	ldrbtvc	r6, [r0], #-3887	; 0xfffff0d1
  50:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff9c <strlen+0xffffff9c>
  54:	65726265 	ldrbvs	r6, [r2, #-613]!	; 0xfffffd9b
  58:	65432f77 	strbvs	r2, [r3, #-3959]	; 0xfffff089
  5c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  60:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  64:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  68:	61652d65 	cmnvs	r5, r5, ror #26
  6c:	392d6962 	pushcc	{r1, r5, r6, r8, fp, sp, lr}
  70:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  74:	71393130 	teqvc	r9, r0, lsr r1
  78:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  7c:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  80:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  84:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  88:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  8c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  90:	61652d65 	cmnvs	r5, r5, ror #26
  94:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  98:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  9c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  a0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  a4:	74730000 	ldrbtvc	r0, [r3], #-0
  a8:	6e656c72 	mcrvs	12, 3, r6, cr5, cr2, {3}
  ac:	0100632e 	tsteq	r0, lr, lsr #6
  b0:	70720000 	rsbsvc	r0, r2, r0
  b4:	00682e69 	rsbeq	r2, r8, r9, ror #28
  b8:	73000002 	movwvc	r0, #2
  bc:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
  c0:	00682e66 	rsbeq	r2, r8, r6, ror #28
  c4:	00000003 	andeq	r0, r0, r3
  c8:	05001e05 	streq	r1, [r0, #-3589]	; 0xfffff1fb
  cc:	00000002 	andeq	r0, r0, r2
  d0:	05051400 	streq	r1, [r5, #-1024]	; 0xfffffc00
  d4:	13051313 	movwne	r1, #21267	; 0x5313
  d8:	06050501 	streq	r0, [r5], -r1, lsl #10
  dc:	00090501 	andeq	r0, r9, r1, lsl #10
  e0:	06030402 	streq	r0, [r3], -r2, lsl #8
  e4:	001b059f 	mulseq	fp, pc, r5	; <UNPREDICTABLE>
  e8:	11030402 	tstne	r3, r2, lsl #8
  ec:	02001305 	andeq	r1, r0, #335544320	; 0x14000000
  f0:	052e0304 	streq	r0, [lr, #-772]!	; 0xfffffcfc
  f4:	04020005 	streq	r0, [r2], #-5
  f8:	05010603 	streq	r0, [r1, #-1539]	; 0xfffff9fd
  fc:	0505820e 	streq	r8, [r5, #-526]	; 0xfffffdf2
 100:	01053006 	tsteq	r5, r6
 104:	02021306 	andeq	r1, r2, #402653184	; 0x18000000
 108:	Address 0x0000000000000108 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7300745f 	movwvc	r7, #1119	; 0x45f
   8:	656c7274 	strbvs	r7, [ip, #-628]!	; 0xfffffd8c
   c:	4e47006e 	cdpmi	0, 4, cr0, cr7, cr14, {3}
  10:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  14:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  18:	20312e32 	eorscs	r2, r1, r2, lsr lr
  1c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  20:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  24:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  28:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  2c:	5b202965 	blpl	80a5c8 <strlen+0x80a5c8>
  30:	2f4d5241 	svccs	0x004d5241
  34:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  38:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  3c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  40:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  44:	6f697369 	svcvs	0x00697369
  48:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  4c:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  50:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  54:	616f6c66 	cmnvs	pc, r6, ror #24
  58:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  5c:	61683d69 	cmnvs	r8, r9, ror #26
  60:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  64:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  68:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  6c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  70:	613d7570 	teqvs	sp, r0, ror r5
  74:	31316d72 	teqcc	r1, r2, ror sp
  78:	7a6a3637 	bvc	1a8d95c <strlen+0x1a8d95c>
  7c:	20732d66 	rsbscs	r2, r3, r6, ror #26
  80:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  84:	613d656e 	teqvs	sp, lr, ror #10
  88:	31316d72 	teqcc	r1, r2, ror sp
  8c:	7a6a3637 	bvc	1a8d970 <strlen+0x1a8d970>
  90:	20732d66 	rsbscs	r2, r3, r6, ror #26
  94:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  98:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  9c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  a0:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  a4:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  a8:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  ac:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  b0:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  b4:	616d2d20 	cmnvs	sp, r0, lsr #26
  b8:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  bc:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  c0:	2b7a6b36 	blcs	1e9ada0 <strlen+0x1e9ada0>
  c4:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  c8:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  cc:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  d0:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  d4:	7361664f 	cmnvc	r1, #82837504	; 0x4f00000
  d8:	4f2d2074 	svcmi	0x002d2074
  dc:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  e0:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
  e4:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  e8:	20393975 	eorscs	r3, r9, r5, ror r9
  ec:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
  f0:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
  f4:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
  f8:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
  fc:	61747365 	cmnvs	r4, r5, ror #6
 100:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 104:	6e750067 	cdpvs	0, 7, cr0, cr5, cr7, {3}
 108:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 10c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 110:	00726168 	rsbseq	r6, r2, r8, ror #2
 114:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 118:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 11c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 120:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 124:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 128:	2074726f 	rsbscs	r7, r4, pc, ror #4
 12c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 130:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 134:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 138:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 140 <.debug_str+0x140>
 13c:	2f636269 	svccs	0x00636269
 140:	6c727473 	cfldrdvs	mvd7, [r2], #-460	; 0xfffffe34
 144:	632e6e65 			; <UNDEFINED> instruction: 0x632e6e65
 148:	736e7500 	cmnvc	lr, #0, 10
 14c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 150:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 154:	6f6c0074 	svcvs	0x006c0074
 158:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 15c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 160:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 164:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 168:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 16c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 170:	6f6c2067 	svcvs	0x006c2067
 174:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 178:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 17c:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 180:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 184:	2f007261 	svccs	0x00007261
 188:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 18c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 190:	2f73656c 	svccs	0x0073656c
 194:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 198:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
 19c:	30343273 	eorscc	r3, r4, r3, ror r2
 1a0:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffff8 <strlen+0xfffffff8>
 1a4:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 1a8:	6f687300 	svcvs	0x00687300
 1ac:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1b0:	7000746e 	andvc	r7, r0, lr, ror #8
 1b4:	006b7475 	rsbeq	r7, fp, r5, ror r4
 1b8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1bc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1c0:	61686300 	cmnvs	r8, r0, lsl #6
 1c4:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
 1c8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1cc:	61686320 	cmnvs	r8, r0, lsr #6
 1d0:	Address 0x00000000000001d0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strlen+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strlen+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <strlen+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strncmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strncmp>:
   0:	e0802002 	add	r2, r0, r2
   4:	ea000003 	b	18 <strncmp+0x18>
   8:	e4d03001 	ldrb	r3, [r0], #1
   c:	e4d1c001 	ldrb	ip, [r1], #1
  10:	e153000c 	cmp	r3, ip
  14:	1a000003 	bne	28 <strncmp+0x28>
  18:	e1500002 	cmp	r0, r2
  1c:	1afffff9 	bne	8 <strncmp+0x8>
  20:	e3a00000 	mov	r0, #0, 0
  24:	e12fff1e 	bx	lr
  28:	e043000c 	sub	r0, r3, ip
  2c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000014e 	andeq	r0, r0, lr, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000018 	andeq	r0, r0, r8, lsl r0
  10:	0000070c 	andeq	r0, r0, ip, lsl #14
  14:	00018100 	andeq	r8, r1, r0, lsl #2
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003000 	andeq	r3, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	43070404 	movwmi	r0, #29700	; 0x7404
  3c:	04000001 	streq	r0, [r0], #-1
  40:	01c80601 	biceq	r0, r8, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0001ab05 	andeq	sl, r1, r5, lsl #22
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
  54:	67050804 	strvs	r0, [r5, -r4, lsl #16]
  58:	04000001 	streq	r0, [r0], #-1
  5c:	01100801 	tsteq	r0, r1, lsl #16
  60:	5b050000 	blpl	140068 <strncmp+0x140068>
  64:	04000000 	streq	r0, [r0], #-0
  68:	01300702 	teqeq	r0, r2, lsl #14
  6c:	04040000 	streq	r0, [r4], #-0
  70:	00011e07 	andeq	r1, r1, r7, lsl #28
  74:	07080400 	streq	r0, [r8, -r0, lsl #8]
  78:	00000150 	andeq	r0, r0, r0, asr r1
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	00000175 	andeq	r0, r0, r5, ror r1
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01040000 	mrseq	r0, (UNDEF: 4)
  b4:	0001c308 	andeq	ip, r1, r8, lsl #6
  b8:	00b20500 	adcseq	r0, r2, r0, lsl #10
  bc:	b5080000 	strlt	r0, [r8, #-0]
  c0:	02000001 	andeq	r0, r0, #1, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	0001a30a 	andeq	sl, r1, sl, lsl #6
  d4:	05040100 	streq	r0, [r4, #-256]	; 0xffffff00
  d8:	00000025 	andeq	r0, r0, r5, lsr #32
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000030 	andeq	r0, r0, r0, lsr r0
  e4:	014b9c01 	cmpeq	fp, r1, lsl #24
  e8:	5f0b0000 	svcpl	0x000b0000
  ec:	01003173 	tsteq	r0, r3, ror r1
  f0:	00ac1904 	adceq	r1, ip, r4, lsl #18
  f4:	00040000 	andeq	r0, r4, r0
  f8:	00000000 	andeq	r0, r0, r0
  fc:	5f0b0000 	svcpl	0x000b0000
 100:	01003273 	tsteq	r0, r3, ror r2
 104:	00ac2a04 	adceq	r2, ip, r4, lsl #20
 108:	00290000 	eoreq	r0, r9, r0
 10c:	00250000 	eoreq	r0, r5, r0
 110:	6e0b0000 	cdpvs	0, 0, cr0, cr11, cr0, {0}
 114:	36040100 	strcc	r0, [r4], -r0, lsl #2
 118:	0000002c 	andeq	r0, r0, ip, lsr #32
 11c:	00000054 	andeq	r0, r0, r4, asr r0
 120:	0000004a 	andeq	r0, r0, sl, asr #32
 124:	0031730c 	eorseq	r7, r1, ip, lsl #6
 128:	4b1a0501 	blmi	681534 <strncmp+0x681534>
 12c:	ab000001 	blge	c <.debug_info+0xc>
 130:	a3000000 	movwge	r0, #0
 134:	0c000000 	stceq	0, cr0, [r0], {-0}
 138:	01003273 	tsteq	r0, r3, ror r2
 13c:	014b2c05 	cmpeq	fp, r5, lsl #24
 140:	00e90000 	rsceq	r0, r9, r0
 144:	00e30000 	rsceq	r0, r3, r0
 148:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 14c:	00006204 	andeq	r6, r0, r4, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strncmp+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <strncmp+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <strncmp+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <strncmp+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <strncmp+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <strncmp+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <strncmp+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <strncmp+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <strncmp+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030034 	stmdaeq	r3, {r2, r4, r5}
  a4:	0b3b0b3a 	bleq	ec2d94 <strncmp+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  b0:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000008 	andeq	r0, r0, r8
   c:	08500001 	ldmdaeq	r0, {r0}^
  10:	30000000 	andcc	r0, r0, r0
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  2c:	00000800 	andeq	r0, r0, r0, lsl #16
  30:	51000100 	mrspl	r0, (UNDEF: 16)
  34:	00000008 	andeq	r0, r0, r8
  38:	00000030 	andeq	r0, r0, r0, lsr r0
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f51 	andeq	r9, r0, r1, asr pc
	...
  50:	00020201 	andeq	r0, r2, r1, lsl #4
  54:	00000000 	andeq	r0, r0, r0
  58:	00000004 	andeq	r0, r0, r4
  5c:	04520001 	ldrbeq	r0, [r2], #-1
  60:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  64:	04000000 	streq	r0, [r0], #-0
  68:	5201f300 	andpl	pc, r1, #0, 6
  6c:	0000089f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  70:	00001800 	andeq	r1, r0, r0, lsl #16
  74:	f3000600 	vmax.u8	d0, d0, d0
  78:	1c315201 	lfmne	f5, 4, [r1], #-4
  7c:	0000189f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  80:	00001800 	andeq	r1, r0, r0, lsl #16
  84:	f3000400 	vshl.u8	d0, d0, d0
  88:	189f5201 	ldmne	pc, {r0, r9, ip, lr}	; <UNPREDICTABLE>
  8c:	30000000 	andcc	r0, r0, r0
  90:	06000000 	streq	r0, [r0], -r0
  94:	5201f300 	andpl	pc, r1, #0, 6
  98:	009f1c31 	addseq	r1, pc, r1, lsr ip	; <UNPREDICTABLE>
  9c:	00000000 	andeq	r0, r0, r0
  a0:	02000000 	andeq	r0, r0, #0, 0
  a4:	01000000 	mrseq	r0, (UNDEF: 0)
  a8:	00000000 	andeq	r0, r0, r0
  ac:	0c000000 	stceq	0, cr0, [r0], {-0}
  b0:	01000000 	mrseq	r0, (UNDEF: 0)
  b4:	000c5000 	andeq	r5, ip, r0
  b8:	00180000 	andseq	r0, r8, r0
  bc:	00030000 	andeq	r0, r3, r0
  c0:	189f7f70 	ldmne	pc, {r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
  c4:	24000000 	strcs	r0, [r0], #-0
  c8:	01000000 	mrseq	r0, (UNDEF: 0)
  cc:	00285000 	eoreq	r5, r8, r0
  d0:	002c0000 	eoreq	r0, ip, r0
  d4:	00030000 	andeq	r0, r3, r0
  d8:	009f7f70 	addseq	r7, pc, r0, ror pc	; <UNPREDICTABLE>
  dc:	00000000 	andeq	r0, r0, r0
  e0:	02000000 	andeq	r0, r0, #0, 0
	...
  ec:	00000c00 	andeq	r0, r0, r0, lsl #24
  f0:	51000100 	mrspl	r0, (UNDEF: 16)
  f4:	0000000c 	andeq	r0, r0, ip
  f8:	00000010 	andeq	r0, r0, r0, lsl r0
  fc:	01710003 	cmneq	r1, r3
 100:	0000109f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 104:	00003000 	andeq	r3, r0, r0
 108:	51000100 	mrspl	r0, (UNDEF: 16)
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000fd 	strdeq	r0, [r0], -sp
   4:	00bf0003 	adcseq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strncmp+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	74706f2f 	ldrbtvc	r6, [r0], #-3887	; 0xfffff0d1
  50:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff9c <strncmp+0xffffff9c>
  54:	65726265 	ldrbvs	r6, [r2, #-613]!	; 0xfffffd9b
  58:	65432f77 	strbvs	r2, [r3, #-3959]	; 0xfffff089
  5c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  60:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  64:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  68:	61652d65 	cmnvs	r5, r5, ror #26
  6c:	392d6962 	pushcc	{r1, r5, r6, r8, fp, sp, lr}
  70:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  74:	71393130 	teqvc	r9, r0, lsr r1
  78:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  7c:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  80:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  84:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  88:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  8c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  90:	61652d65 	cmnvs	r5, r5, ror #26
  94:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  98:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  9c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  a0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  a4:	74730000 	ldrbtvc	r0, [r3], #-0
  a8:	6d636e72 	stclvs	14, cr6, [r3, #-456]!	; 0xfffffe38
  ac:	00632e70 	rsbeq	r2, r3, r0, ror lr
  b0:	72000001 	andvc	r0, r0, #1, 0
  b4:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  b8:	00000200 	andeq	r0, r0, r0, lsl #4
  bc:	64647473 	strbtvs	r7, [r4], #-1139	; 0xfffffb8d
  c0:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
  c4:	00000300 	andeq	r0, r0, r0, lsl #6
  c8:	00390500 	eorseq	r0, r9, r0, lsl #10
  cc:	00000205 	andeq	r0, r0, r5, lsl #4
  d0:	05150000 	ldreq	r0, [r5, #-0]
  d4:	05131305 	ldreq	r1, [r3, #-773]	; 0xfffffcfb
  d8:	052e060a 	streq	r0, [lr, #-1546]!	; 0xfffff9f6
  dc:	13052f0c 	movwne	r2, #24332	; 0x5f0c
  e0:	2e0b052e 	cfsh32cs	mvfx0, mvfx11, #30
  e4:	4a060905 	bmi	182500 <strncmp+0x182500>
  e8:	06110a05 	ldreq	r0, [r1], -r5, lsl #20
  ec:	4e0c0501 	cfsh32mi	mvfx0, mvfx12, #1
  f0:	052f0105 	streq	r0, [pc, #-261]!	; fffffff3 <strncmp+0xfffffff3>
  f4:	052b060d 	streq	r0, [fp, #-1549]!	; 0xfffff9f3
  f8:	2e01061b 	mcrcs	6, 0, r0, cr1, cr11, {0}
  fc:	01000202 	tsteq	r0, r2, lsl #4
 100:	Address 0x0000000000000100 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	2e00745f 	cfmvsrcs	mvf0, r7
   8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
   c:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
  10:	6d636e72 	stclvs	14, cr6, [r3, #-456]!	; 0xfffffe38
  14:	00632e70 	rsbeq	r2, r3, r0, ror lr
  18:	20554e47 	subscs	r4, r5, r7, asr #28
  1c:	20393943 	eorscs	r3, r9, r3, asr #18
  20:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  24:	30322031 	eorscc	r2, r2, r1, lsr r0
  28:	30313931 	eorscc	r3, r1, r1, lsr r9
  2c:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  30:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  34:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  38:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  3c:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  40:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  44:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  48:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  4c:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  50:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  54:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  58:	205d3939 	subscs	r3, sp, r9, lsr r9
  5c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  60:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  64:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  68:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  6c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  70:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  74:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  78:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  7c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  80:	36373131 			; <UNDEFINED> instruction: 0x36373131
  84:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  88:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  8c:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  90:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  94:	36373131 			; <UNDEFINED> instruction: 0x36373131
  98:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  9c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  a0:	616f6c66 	cmnvs	pc, r6, ror #24
  a4:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  a8:	61683d69 	cmnvs	r8, r9, ror #26
  ac:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  b0:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  b4:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  b8:	616d2d20 	cmnvs	sp, r0, lsr #26
  bc:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  c0:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  c4:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  c8:	6b36766d 	blvs	d9da84 <strncmp+0xd9da84>
  cc:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  d0:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  d4:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  d8:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  dc:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  e0:	20747361 	rsbscs	r7, r4, r1, ror #6
  e4:	61664f2d 	cmnvs	r6, sp, lsr #30
  e8:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  ec:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  f0:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  f4:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
  f8:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  fc:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 100:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 104:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 108:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 10c:	00676e69 	rsbeq	r6, r7, r9, ror #28
 110:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 114:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 118:	61686320 	cmnvs	r8, r0, lsr #6
 11c:	6f6c0072 	svcvs	0x006c0072
 120:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 124:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 128:	2064656e 	rsbcs	r6, r4, lr, ror #10
 12c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 130:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 134:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 138:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 13c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 140:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
 144:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 148:	2064656e 	rsbcs	r6, r4, lr, ror #10
 14c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 150:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 154:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 158:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 15c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 160:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 164:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 168:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 16c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 170:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 174:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 178:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 17c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 180:	73552f00 	cmpvc	r5, #0, 30
 184:	2f737265 	svccs	0x00737265
 188:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
 18c:	6f532f73 	svcvs	0x00532f73
 190:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 194:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
 198:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
 19c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1a0:	73006970 	movwvc	r6, #2416	; 0x970
 1a4:	636e7274 	cmnvs	lr, #116, 4	; 0x40000007
 1a8:	7300706d 	movwvc	r7, #109	; 0x6d
 1ac:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1b0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1b4:	74757000 	ldrbtvc	r7, [r5], #-0
 1b8:	6f6c006b 	svcvs	0x006c006b
 1bc:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1c0:	6300746e 	movwvs	r7, #1134	; 0x46e
 1c4:	00726168 	rsbseq	r6, r2, r8, ror #2
 1c8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1cc:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1d0:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strncmp+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strncmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <strncmp+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


uart-hex.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <uart_hex>:
   0:	e1a01000 	mov	r1, r0
   4:	e92d4010 	push	{r4, lr}
   8:	e59f0008 	ldr	r0, [pc, #8]	; 18 <uart_hex+0x18>
   c:	ebfffffe 	bl	0 <printk>
  10:	e3a00000 	mov	r0, #0, 0
  14:	e8bd8010 	pop	{r4, pc}
  18:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000010f 	andeq	r0, r0, pc, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	0001c40c 	andeq	ip, r1, ip, lsl #8
  14:	00016900 	andeq	r6, r1, r0, lsl #18
  18:	00000000 	andeq	r0, r0, r0
  1c:	00001c00 	andeq	r1, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	2b070403 	blcs	1c1014 <uart_hex+0x1c1014>
  30:	03000001 	movweq	r0, #1
  34:	01b80601 			; <UNDEFINED> instruction: 0x01b80601
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00019405 	andeq	r9, r1, r5, lsl #8
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001aa 	andeq	r0, r0, sl, lsr #3
  48:	4f050803 	svcmi	0x00050803
  4c:	03000001 	movweq	r0, #1
  50:	00f80801 	rscseq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00011807 	andeq	r1, r1, r7, lsl #16
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000106 	andeq	r0, r0, r6, lsl #2
  64:	38070803 	stmdacc	r7, {r0, r1, fp}
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	5d060000 	stcpl	0, cr0, [r6, #-0]
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001b3 			; <UNDEFINED> instruction: 0x000001b3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01a50600 			; <UNDEFINED> instruction: 0x01a50600
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000018b 	andeq	r0, r0, fp, lsl #3
  c4:	25050401 	strcs	r0, [r5, #-1025]	; 0xfffffbff
  c8:	00000000 	andeq	r0, r0, r0
  cc:	1c000000 	stcne	0, cr0, [r0], {-0}
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0001069c 	muleq	r1, ip, r6
  d8:	00680a00 	rsbeq	r0, r8, r0, lsl #20
  dc:	2c170401 	cfldrscs	mvf0, [r7], {1}
  e0:	06000000 	streq	r0, [r0], -r0
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0b000000 	bleq	f0 <.debug_info+0xf0>
  ec:	00000010 	andeq	r0, r0, r0, lsl r0
  f0:	00000106 	andeq	r0, r0, r6, lsl #2
  f4:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
  f8:	00000003 	andeq	r0, r0, r3
  fc:	51010c00 	tstpl	r1, r0, lsl #24
 100:	5001f303 	andpl	pc, r1, r3, lsl #6
 104:	9e0d0000 	cdpls	0, 0, cr0, cr13, cr0, {0}
 108:	9e000001 	cdpls	0, 0, cr0, cr0, cr1, {0}
 10c:	02000001 	andeq	r0, r0, #1, 0
 110:	Address 0x0000000000000110 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <uart_hex+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <uart_hex+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <uart_hex+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <uart_hex+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
  90:	0182890b 	orreq	r8, r2, fp, lsl #18
  94:	31011101 	tstcc	r1, r1, lsl #2
  98:	0c000013 	stceq	0, cr0, [r0], {19}
  9c:	0001828a 	andeq	r8, r1, sl, lsl #5
  a0:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  a4:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
  a8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  ac:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
  b0:	0b3a0e03 	bleq	e838c4 <uart_hex+0xe838c4>
  b4:	0b390b3b 	bleq	e42da8 <uart_hex+0xe42da8>
  b8:	Address 0x00000000000000b8 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	000c0000 	andeq	r0, ip, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00000c50 	andeq	r0, r0, r0, asr ip
  14:	00000f00 	andeq	r0, r0, r0, lsl #30
  18:	51000100 	mrspl	r0, (UNDEF: 16)
  1c:	0000000f 	andeq	r0, r0, pc
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	01f30004 	mvnseq	r0, r4
  28:	00009f50 	andeq	r9, r0, r0, asr pc
  2c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000081 	andeq	r0, r0, r1, lsl #1
   4:	005b0003 	subseq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <uart_hex+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
  2c:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
  30:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  34:	73632f65 	cmnvc	r3, #404	; 0x194
  38:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  3c:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
  40:	2f697062 	svccs	0x00697062
  44:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  48:	00656475 	rsbeq	r6, r5, r5, ror r4
  4c:	72617500 	rsbvc	r7, r1, #0, 10
  50:	65682d74 	strbvs	r2, [r8, #-3444]!	; 0xfffff28c
  54:	00632e78 	rsbeq	r2, r3, r8, ror lr
  58:	72000001 	andvc	r0, r0, #1, 0
  5c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  60:	00000200 	andeq	r0, r0, r0, lsl #4
  64:	001a0500 	andseq	r0, sl, r0, lsl #10
  68:	00000205 	andeq	r0, r0, r5, lsl #4
  6c:	05150000 	ldreq	r0, [r5, #-0]
  70:	1a051305 	bne	144c8c <uart_hex+0x144c8c>
  74:	05051106 	streq	r1, [r5, #-262]	; 0xfffffefa
  78:	2f062e4b 	svccs	0x00062e4b
  7c:	13060105 	movwne	r0, #24837	; 0x6105
  80:	01000602 	tsteq	r0, r2, lsl #12
  84:	Address 0x0000000000000084 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	20393943 	eorscs	r3, r9, r3, asr #18
   8:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
   c:	30322031 	eorscc	r2, r2, r1, lsr r0
  10:	30313931 	eorscc	r3, r1, r1, lsr r9
  14:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  18:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  1c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  20:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  24:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  28:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  2c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  30:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  34:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  38:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  3c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  40:	205d3939 	subscs	r3, sp, r9, lsr r9
  44:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  48:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  4c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  50:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  54:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  58:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  5c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  60:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  64:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  68:	36373131 			; <UNDEFINED> instruction: 0x36373131
  6c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  70:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  74:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  78:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  7c:	36373131 			; <UNDEFINED> instruction: 0x36373131
  80:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  84:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  88:	616f6c66 	cmnvs	pc, r6, ror #24
  8c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  90:	61683d69 	cmnvs	r8, r9, ror #26
  94:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  98:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  9c:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a0:	616d2d20 	cmnvs	sp, r0, lsr #26
  a4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  a8:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  ac:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  b0:	6b36766d 	blvs	d9da6c <uart_hex+0xd9da6c>
  b4:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  b8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  bc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  c0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  c4:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  c8:	20747361 	rsbscs	r7, r4, r1, ror #6
  cc:	61664f2d 	cmnvs	r6, sp, lsr #30
  d0:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  d4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  d8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  dc:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
  e0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  e8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  ec:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
  f0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
  f4:	00676e69 	rsbeq	r6, r7, r9, ror #28
  f8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  fc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 100:	61686320 	cmnvs	r8, r0, lsr #6
 104:	6f6c0072 	svcvs	0x006c0072
 108:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 10c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 110:	2064656e 	rsbcs	r6, r4, lr, ror #10
 114:	00746e69 	rsbseq	r6, r4, r9, ror #28
 118:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 11c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 120:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 124:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 128:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
 12c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 130:	2064656e 	rsbcs	r6, r4, lr, ror #10
 134:	00746e69 	rsbseq	r6, r4, r9, ror #28
 138:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 13c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 140:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 144:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 148:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 14c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 150:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 154:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 158:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 15c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 160:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 164:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 168:	73552f00 	cmpvc	r5, #0, 30
 16c:	2f737265 	svccs	0x00737265
 170:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
 174:	6f532f73 	svcvs	0x00532f73
 178:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 17c:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
 180:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
 184:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 188:	75006970 	strvc	r6, [r0, #-2416]	; 0xfffff690
 18c:	5f747261 	svcpl	0x00747261
 190:	00786568 	rsbseq	r6, r8, r8, ror #10
 194:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 198:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 19c:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
 1a0:	6b746e69 	blvs	1d1bb4c <uart_hex+0x1d1bb4c>
 1a4:	74757000 	ldrbtvc	r7, [r5], #-0
 1a8:	6f6c006b 	svcvs	0x006c006b
 1ac:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1b0:	6300746e 	movwvs	r7, #1134	; 0x46e
 1b4:	00726168 	rsbseq	r6, r2, r8, ror #2
 1b8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1bc:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1c0:	00726168 	rsbseq	r6, r2, r8, ror #2
 1c4:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 1c8:	752f6362 	strvc	r6, [pc, #-866]!	; fffffe6e <uart_hex+0xfffffe6e>
 1cc:	2d747261 	lfmcs	f7, 2, [r4, #-388]!	; 0xfffffe7c
 1d0:	2e786568 	cdpcs	5, 7, cr6, cr8, cr8, {3}
 1d4:	Address 0x00000000000001d4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <uart_hex+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0
  20:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_hex+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <uart_hex+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


va-printk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <emit.constprop.0>:
   0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
   4:	e3530080 	cmp	r3, #128, 0	; 0x80
   8:	e1a0c002 	mov	ip, r2
   c:	e24dd048 	sub	sp, sp, #72, 0	; 0x48
  10:	e2400002 	sub	r0, r0, #2, 0
  14:	ca000068 	bgt	1bc <emit.constprop.0+0x1bc>
  18:	e350000e 	cmp	r0, #14, 0
  1c:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
  20:	ea0000a3 	b	2b4 <emit.constprop.0+0x2b4>
  24:	00000194 	muleq	r0, r4, r1
  28:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
  2c:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
  30:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
  34:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
  38:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
  3c:	00000268 	andeq	r0, r0, r8, ror #4
  40:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
  44:	00000208 	andeq	r0, r0, r8, lsl #4
  48:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
  4c:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
  50:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
  54:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
  58:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
  5c:	00000064 	andeq	r0, r0, r4, rrx
  60:	e3a0307f 	mov	r3, #127, 0	; 0x7f
  64:	e28d2008 	add	r2, sp, #8, 0
  68:	e1a04002 	mov	r4, r2
  6c:	e59f0278 	ldr	r0, [pc, #632]	; 2ec <emit.constprop.0+0x2ec>
  70:	e20ce00f 	and	lr, ip, #15, 0
  74:	e7d0e00e 	ldrb	lr, [r0, lr]
  78:	e35c000f 	cmp	ip, #15, 0
  7c:	e4c4e001 	strb	lr, [r4], #1
  80:	e1a0c22c 	lsr	ip, ip, #4
  84:	8afffff9 	bhi	70 <emit.constprop.0+0x70>
  88:	e3a0c078 	mov	ip, #120, 0	; 0x78
  8c:	e1a0e004 	mov	lr, r4
  90:	e3a00030 	mov	r0, #48, 0	; 0x30
  94:	e4cec002 	strb	ip, [lr], #2
  98:	e5c40001 	strb	r0, [r4, #1]
  9c:	e04e0002 	sub	r0, lr, r2
  a0:	e1500003 	cmp	r0, r3
  a4:	aa00007f 	bge	2a8 <emit.constprop.0+0x2a8>
  a8:	e1500003 	cmp	r0, r3
  ac:	a3a0c001 	movge	ip, #1, 0
  b0:	b3a0c000 	movlt	ip, #0, 0
  b4:	e2434001 	sub	r4, r3, #1, 0
  b8:	e0444000 	sub	r4, r4, r0
  bc:	b0436000 	sublt	r6, r3, r0
  c0:	a3a06001 	movge	r6, #1, 0
  c4:	e3540002 	cmp	r4, #2, 0
  c8:	938cc001 	orrls	ip, ip, #1, 0
  cc:	e35c0000 	cmp	ip, #0, 0
  d0:	1a000071 	bne	29c <emit.constprop.0+0x29c>
  d4:	e1a0c00e 	mov	ip, lr
  d8:	e3c65003 	bic	r5, r6, #3, 0
  dc:	e59f720c 	ldr	r7, [pc, #524]	; 2f0 <emit.constprop.0+0x2f0>
  e0:	e085500e 	add	r5, r5, lr
  e4:	e48c7004 	str	r7, [ip], #4
  e8:	e15c0005 	cmp	ip, r5
  ec:	1afffffc 	bne	e4 <emit.constprop.0+0xe4>
  f0:	e3c6c003 	bic	ip, r6, #3, 0
  f4:	e156000c 	cmp	r6, ip
  f8:	e08e500c 	add	r5, lr, ip
  fc:	e08cc000 	add	ip, ip, r0
 100:	0a000008 	beq	128 <emit.constprop.0+0x128>
 104:	e3a07020 	mov	r7, #32, 0
 108:	e28c8001 	add	r8, ip, #1, 0
 10c:	e1580003 	cmp	r8, r3
 110:	e5c57000 	strb	r7, [r5]
 114:	aa000003 	bge	128 <emit.constprop.0+0x128>
 118:	e28cc002 	add	ip, ip, #2, 0
 11c:	e15c0003 	cmp	ip, r3
 120:	e5c57001 	strb	r7, [r5, #1]
 124:	b5c57002 	strblt	r7, [r5, #2]
 128:	e1500003 	cmp	r0, r3
 12c:	a3a04000 	movge	r4, #0, 0
 130:	e08e6006 	add	r6, lr, r6
 134:	e0460002 	sub	r0, r6, r2
 138:	e08ee004 	add	lr, lr, r4
 13c:	e3a03000 	mov	r3, #0, 0
 140:	e350007f 	cmp	r0, #127, 0	; 0x7f
 144:	c240407f 	subgt	r4, r0, #127, 0	; 0x7f
 148:	c0822004 	addgt	r2, r2, r4
 14c:	e152000e 	cmp	r2, lr
 150:	e5c63000 	strb	r3, [r6]
 154:	8a00004e 	bhi	294 <emit.constprop.0+0x294>
 158:	e28ee001 	add	lr, lr, #1, 0
 15c:	e1a0300e 	mov	r3, lr
 160:	e241c001 	sub	ip, r1, #1, 0
 164:	e5734001 	ldrb	r4, [r3, #-1]!
 168:	e1530002 	cmp	r3, r2
 16c:	e5ec4001 	strb	r4, [ip, #1]!
 170:	1afffffb 	bne	164 <emit.constprop.0+0x164>
 174:	e04ee003 	sub	lr, lr, r3
 178:	e081e00e 	add	lr, r1, lr
 17c:	e3a03000 	mov	r3, #0, 0
 180:	e1a00001 	mov	r0, r1
 184:	e5ce3000 	strb	r3, [lr]
 188:	e28dd048 	add	sp, sp, #72, 0	; 0x48
 18c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 190:	e3a0307f 	mov	r3, #127, 0	; 0x7f
 194:	e28d2008 	add	r2, sp, #8, 0
 198:	e1a0e002 	mov	lr, r2
 19c:	e59f0150 	ldr	r0, [pc, #336]	; 2f4 <emit.constprop.0+0x2f4>
 1a0:	e20c4001 	and	r4, ip, #1, 0
 1a4:	e7d04004 	ldrb	r4, [r0, r4]
 1a8:	e35c0001 	cmp	ip, #1, 0
 1ac:	e4ce4001 	strb	r4, [lr], #1
 1b0:	e1a0c0ac 	lsr	ip, ip, #1
 1b4:	8afffff9 	bhi	1a0 <emit.constprop.0+0x1a0>
 1b8:	eaffffb7 	b	9c <emit.constprop.0+0x9c>
 1bc:	e350000e 	cmp	r0, #14, 0
 1c0:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
 1c4:	ea00003a 	b	2b4 <emit.constprop.0+0x2b4>
 1c8:	00000190 	muleq	r0, r0, r1
 1cc:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
 1d0:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
 1d4:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
 1d8:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
 1dc:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
 1e0:	000002d4 	ldrdeq	r0, [r0], -r4
 1e4:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
 1e8:	00000204 	andeq	r0, r0, r4, lsl #4
 1ec:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
 1f0:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
 1f4:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
 1f8:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
 1fc:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
 200:	00000060 	andeq	r0, r0, r0, rrx
 204:	e3a0307f 	mov	r3, #127, 0	; 0x7f
 208:	e59d0060 	ldr	r0, [sp, #96]	; 0x60
 20c:	e59f70e4 	ldr	r7, [pc, #228]	; 2f8 <emit.constprop.0+0x2f8>
 210:	e0108fa2 	ands	r8, r0, r2, lsr #31
 214:	1262c000 	rsbne	ip, r2, #0, 0
 218:	e28d2008 	add	r2, sp, #8, 0
 21c:	13a08001 	movne	r8, #1, 0
 220:	e1a0e002 	mov	lr, r2
 224:	e59f60d0 	ldr	r6, [pc, #208]	; 2fc <emit.constprop.0+0x2fc>
 228:	e1a0500c 	mov	r5, ip
 22c:	e0804c96 	umull	r4, r0, r6, ip
 230:	e1a001a0 	lsr	r0, r0, #3
 234:	e0804100 	add	r4, r0, r0, lsl #2
 238:	e04cc084 	sub	ip, ip, r4, lsl #1
 23c:	e7d7400c 	ldrb	r4, [r7, ip]
 240:	e3550009 	cmp	r5, #9, 0
 244:	e1a0c000 	mov	ip, r0
 248:	e1a0000e 	mov	r0, lr
 24c:	e4ce4001 	strb	r4, [lr], #1
 250:	8afffff4 	bhi	228 <emit.constprop.0+0x228>
 254:	e3580000 	cmp	r8, #0, 0
 258:	13a0c02d 	movne	ip, #45, 0	; 0x2d
 25c:	15cec000 	strbne	ip, [lr]
 260:	1280e002 	addne	lr, r0, #2, 0
 264:	eaffff8c 	b	9c <emit.constprop.0+0x9c>
 268:	e3530001 	cmp	r3, #1, 0
 26c:	e5cd2008 	strb	r2, [sp, #8]
 270:	c3a00001 	movgt	r0, #1, 0
 274:	c28de009 	addgt	lr, sp, #9, 0
 278:	c28d2008 	addgt	r2, sp, #8, 0
 27c:	caffff89 	bgt	a8 <emit.constprop.0+0xa8>
 280:	e3a03000 	mov	r3, #0, 0
 284:	e28de008 	add	lr, sp, #8, 0
 288:	e1a0200e 	mov	r2, lr
 28c:	e5cd3009 	strb	r3, [sp, #9]
 290:	eaffffb0 	b	158 <emit.constprop.0+0x158>
 294:	e1a0e001 	mov	lr, r1
 298:	eaffffb7 	b	17c <emit.constprop.0+0x17c>
 29c:	e1a0c000 	mov	ip, r0
 2a0:	e1a0500e 	mov	r5, lr
 2a4:	eaffff96 	b	104 <emit.constprop.0+0x104>
 2a8:	e1a0600e 	mov	r6, lr
 2ac:	e24ee001 	sub	lr, lr, #1, 0
 2b0:	eaffffa1 	b	13c <emit.constprop.0+0x13c>
 2b4:	e59f2044 	ldr	r2, [pc, #68]	; 300 <emit.constprop.0+0x300>
 2b8:	e3a03079 	mov	r3, #121, 0	; 0x79
 2bc:	e59f1040 	ldr	r1, [pc, #64]	; 304 <emit.constprop.0+0x304>
 2c0:	e58d2000 	str	r2, [sp]
 2c4:	e59f003c 	ldr	r0, [pc, #60]	; 308 <emit.constprop.0+0x308>
 2c8:	e59f203c 	ldr	r2, [pc, #60]	; 30c <emit.constprop.0+0x30c>
 2cc:	ebfffffe 	bl	0 <printk>
 2d0:	ebfffffe 	bl	0 <clean_reboot>
 2d4:	e5cd2008 	strb	r2, [sp, #8]
 2d8:	e3a0307f 	mov	r3, #127, 0	; 0x7f
 2dc:	e3a00001 	mov	r0, #1, 0
 2e0:	e28de009 	add	lr, sp, #9, 0
 2e4:	e28d2008 	add	r2, sp, #8, 0
 2e8:	eaffff6e 	b	a8 <emit.constprop.0+0xa8>
 2ec:	0000002c 	andeq	r0, r0, ip, lsr #32
 2f0:	20202020 	eorcs	r2, r0, r0, lsr #32
 2f4:	00000040 	andeq	r0, r0, r0, asr #32
 2f8:	00000044 	andeq	r0, r0, r4, asr #32
 2fc:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 300:	00000028 	andeq	r0, r0, r8, lsr #32
 304:	00000000 	andeq	r0, r0, r0
 308:	00000014 	andeq	r0, r0, r4, lsl r0
 30c:	00000000 	andeq	r0, r0, r0

00000310 <rpi_set_output>:
 310:	e3500000 	cmp	r0, #0, 0
 314:	0a000005 	beq	330 <rpi_set_output+0x20>
 318:	e59f3038 	ldr	r3, [pc, #56]	; 358 <rpi_set_output+0x48>
 31c:	e3510000 	cmp	r1, #0, 0
 320:	e5830000 	str	r0, [r3]
 324:	159f3030 	ldrne	r3, [pc, #48]	; 35c <rpi_set_output+0x4c>
 328:	15831000 	strne	r1, [r3]
 32c:	e12fff1e 	bx	lr
 330:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 334:	e59f2024 	ldr	r2, [pc, #36]	; 360 <rpi_set_output+0x50>
 338:	e24dd00c 	sub	sp, sp, #12, 0
 33c:	e3a03020 	mov	r3, #32, 0
 340:	e59f101c 	ldr	r1, [pc, #28]	; 364 <rpi_set_output+0x54>
 344:	e58d2000 	str	r2, [sp]
 348:	e59f0018 	ldr	r0, [pc, #24]	; 368 <rpi_set_output+0x58>
 34c:	e59f2018 	ldr	r2, [pc, #24]	; 36c <rpi_set_output+0x5c>
 350:	ebfffffe 	bl	0 <printk>
 354:	ebfffffe 	bl	0 <clean_reboot>
	...
 360:	00000050 	andeq	r0, r0, r0, asr r0
 364:	00000000 	andeq	r0, r0, r0
 368:	00000014 	andeq	r0, r0, r4, lsl r0
 36c:	00000008 	andeq	r0, r0, r8

00000370 <__emit_float>:
 370:	eeb50bc0 	vcmpe.f64	d0, #0.0
 374:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 378:	e92d4070 	push	{r4, r5, r6, lr}
 37c:	43a0202d 	movmi	r2, #45, 0	; 0x2d
 380:	ed2d8b02 	vpush	{d8}
 384:	e1a04000 	mov	r4, r0
 388:	eeb08b40 	vmov.f64	d8, d0
 38c:	4eb18b40 	vnegmi.f64	d8, d0
 390:	44c42001 	strbmi	r2, [r4], #1
 394:	eefd7bc8 	vcvt.s32.f64	s15, d8
 398:	e3a06000 	mov	r6, #0, 0
 39c:	e3a02001 	mov	r2, #1, 0
 3a0:	e24dd088 	sub	sp, sp, #136, 0	; 0x88
 3a4:	e1a03001 	mov	r3, r1
 3a8:	e1a05000 	mov	r5, r0
 3ac:	e5c46000 	strb	r6, [r4]
 3b0:	e28d1008 	add	r1, sp, #8, 0
 3b4:	e58d2000 	str	r2, [sp]
 3b8:	e3a0000a 	mov	r0, #10, 0
 3bc:	ee172a90 	vmov	r2, s15
 3c0:	ebffff0e 	bl	0 <emit.constprop.0>
 3c4:	e28d1008 	add	r1, sp, #8, 0
 3c8:	e1a00004 	mov	r0, r4
 3cc:	ebfffffe 	bl	0 <strcat>
 3d0:	e59f10b0 	ldr	r1, [pc, #176]	; 488 <__emit_float+0x118>
 3d4:	e1a00004 	mov	r0, r4
 3d8:	ebfffffe 	bl	0 <strcat>
 3dc:	eeb08bc8 	vabs.f64	d8, d8
 3e0:	ed9f7b26 	vldr	d7, [pc, #152]	; 480 <__emit_float+0x110>
 3e4:	ee288b07 	vmul.f64	d8, d8, d7
 3e8:	eefd7bc8 	vcvt.s32.f64	s15, d8
 3ec:	ee172a90 	vmov	r2, s15
 3f0:	e59f3094 	ldr	r3, [pc, #148]	; 48c <__emit_float+0x11c>
 3f4:	e58d6000 	str	r6, [sp]
 3f8:	e0831293 	umull	r1, r3, r3, r2
 3fc:	e1a036a3 	lsr	r3, r3, #13
 400:	e0631283 	rsb	r1, r3, r3, lsl #5
 404:	e0833101 	add	r3, r3, r1, lsl #2
 408:	e0833103 	add	r3, r3, r3, lsl #2
 40c:	e0422203 	sub	r2, r2, r3, lsl #4
 410:	e28d1008 	add	r1, sp, #8, 0
 414:	e3a03004 	mov	r3, #4, 0
 418:	e3a0000a 	mov	r0, #10, 0
 41c:	ebfffef7 	bl	0 <emit.constprop.0>
 420:	e5dd3008 	ldrb	r3, [sp, #8]
 424:	e1a00004 	mov	r0, r4
 428:	e3530020 	cmp	r3, #32, 0
 42c:	03a03030 	moveq	r3, #48, 0	; 0x30
 430:	05cd3008 	strbeq	r3, [sp, #8]
 434:	e5dd3009 	ldrb	r3, [sp, #9]
 438:	e28d1008 	add	r1, sp, #8, 0
 43c:	e3530020 	cmp	r3, #32, 0
 440:	03a03030 	moveq	r3, #48, 0	; 0x30
 444:	05cd3009 	strbeq	r3, [sp, #9]
 448:	e5dd300a 	ldrb	r3, [sp, #10]
 44c:	e3530020 	cmp	r3, #32, 0
 450:	03a03030 	moveq	r3, #48, 0	; 0x30
 454:	05cd300a 	strbeq	r3, [sp, #10]
 458:	e5dd300b 	ldrb	r3, [sp, #11]
 45c:	e3530020 	cmp	r3, #32, 0
 460:	03a03030 	moveq	r3, #48, 0	; 0x30
 464:	05cd300b 	strbeq	r3, [sp, #11]
 468:	ebfffffe 	bl	0 <strcat>
 46c:	e1a00005 	mov	r0, r5
 470:	e28dd088 	add	sp, sp, #136, 0	; 0x88
 474:	ecbd8b02 	vpop	{d8}
 478:	e8bd8070 	pop	{r4, r5, r6, pc}
 47c:	e320f000 	nop	{0}
 480:	00000000 	andeq	r0, r0, r0
 484:	40c38800 	sbcmi	r8, r3, r0, lsl #16
 488:	00000058 	andeq	r0, r0, r8, asr r0
 48c:	d1b71759 			; <UNDEFINED> instruction: 0xd1b71759

00000490 <va_printk>:
 490:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 494:	e1a0b000 	mov	fp, r0
 498:	e3a00000 	mov	r0, #0, 0
 49c:	e5cb0000 	strb	r0, [fp]
 4a0:	e5d2c000 	ldrb	ip, [r2]
 4a4:	e2411001 	sub	r1, r1, #1, 0
 4a8:	e08b7001 	add	r7, fp, r1
 4ac:	e15c0000 	cmp	ip, r0
 4b0:	115b0007 	cmpne	fp, r7
 4b4:	e24ddf47 	sub	sp, sp, #284	; 0x11c
 4b8:	e58d2010 	str	r2, [sp, #16]
 4bc:	2a00015c 	bcs	a34 <va_printk+0x5a4>
 4c0:	e1a06002 	mov	r6, r2
 4c4:	e1a08003 	mov	r8, r3
 4c8:	e1a0400b 	mov	r4, fp
 4cc:	e59fa5b0 	ldr	sl, [pc, #1456]	; a84 <va_printk+0x5f4>
 4d0:	e58db00c 	str	fp, [sp, #12]
 4d4:	ea000005 	b	4f0 <va_printk+0x60>
 4d8:	e4c4c001 	strb	ip, [r4], #1
 4dc:	e2866001 	add	r6, r6, #1, 0
 4e0:	e5d6c000 	ldrb	ip, [r6]
 4e4:	e35c0000 	cmp	ip, #0, 0
 4e8:	11570004 	cmpne	r7, r4
 4ec:	9a00002f 	bls	5b0 <va_printk+0x120>
 4f0:	e35c0025 	cmp	ip, #37, 0	; 0x25
 4f4:	1afffff7 	bne	4d8 <va_printk+0x48>
 4f8:	e5d62001 	ldrb	r2, [r6, #1]
 4fc:	e3520025 	cmp	r2, #37, 0	; 0x25
 500:	04c4c001 	strbeq	ip, [r4], #1
 504:	02866002 	addeq	r6, r6, #2, 0
 508:	0afffff4 	beq	4e0 <va_printk+0x50>
 50c:	e2423030 	sub	r3, r2, #48, 0	; 0x30
 510:	e3530009 	cmp	r3, #9, 0
 514:	e3a05000 	mov	r5, #0, 0
 518:	e2866001 	add	r6, r6, #1, 0
 51c:	8a000008 	bhi	544 <va_printk+0xb4>
 520:	e0855105 	add	r5, r5, r5, lsl #2
 524:	e0825085 	add	r5, r2, r5, lsl #1
 528:	e5f62001 	ldrb	r2, [r6, #1]!
 52c:	e2455030 	sub	r5, r5, #48, 0	; 0x30
 530:	e2423030 	sub	r3, r2, #48, 0	; 0x30
 534:	e3530009 	cmp	r3, #9, 0
 538:	9afffff8 	bls	520 <va_printk+0x90>
 53c:	e355001f 	cmp	r5, #31, 0
 540:	8a00014c 	bhi	a78 <va_printk+0x5e8>
 544:	e2423062 	sub	r3, r2, #98, 0	; 0x62
 548:	e3530016 	cmp	r3, #22, 0
 54c:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 550:	ea00011a 	b	9c0 <va_printk+0x530>
 554:	00000828 	andeq	r0, r0, r8, lsr #16
 558:	00000724 	andeq	r0, r0, r4, lsr #14
 55c:	0000071c 	andeq	r0, r0, ip, lsl r7
 560:	000009c0 	andeq	r0, r0, r0, asr #19
 564:	000006fc 	strdeq	r0, [r0], -ip
 568:	000009c0 	andeq	r0, r0, r0, asr #19
 56c:	000009c0 	andeq	r0, r0, r0, asr #19
 570:	000009c0 	andeq	r0, r0, r0, asr #19
 574:	000009c0 	andeq	r0, r0, r0, asr #19
 578:	000009c0 	andeq	r0, r0, r0, asr #19
 57c:	0000060c 	andeq	r0, r0, ip, lsl #12
 580:	000009c0 	andeq	r0, r0, r0, asr #19
 584:	000009c0 	andeq	r0, r0, r0, asr #19
 588:	000009c0 	andeq	r0, r0, r0, asr #19
 58c:	000005c8 	andeq	r0, r0, r8, asr #11
 590:	000009c0 	andeq	r0, r0, r0, asr #19
 594:	000009c0 	andeq	r0, r0, r0, asr #19
 598:	00000924 	andeq	r0, r0, r4, lsr #18
 59c:	000009c0 	andeq	r0, r0, r0, asr #19
 5a0:	000006d8 	ldrdeq	r0, [r0], -r8
 5a4:	000009c0 	andeq	r0, r0, r0, asr #19
 5a8:	000009c0 	andeq	r0, r0, r0, asr #19
 5ac:	000005c8 	andeq	r0, r0, r8, asr #11
 5b0:	e59db00c 	ldr	fp, [sp, #12]
 5b4:	e3a03000 	mov	r3, #0, 0
 5b8:	e4c43001 	strb	r3, [r4], #1
 5bc:	e044000b 	sub	r0, r4, fp
 5c0:	e28ddf47 	add	sp, sp, #284	; 0x11c
 5c4:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 5c8:	e3a01000 	mov	r1, #0, 0
 5cc:	e1a03005 	mov	r3, r5
 5d0:	e4982004 	ldr	r2, [r8], #4
 5d4:	e3a00010 	mov	r0, #16, 0
 5d8:	e58d1000 	str	r1, [sp]
 5dc:	e28d1018 	add	r1, sp, #24, 0
 5e0:	ebfffe86 	bl	0 <emit.constprop.0>
 5e4:	e1a05000 	mov	r5, r0
 5e8:	e2866001 	add	r6, r6, #1, 0
 5ec:	e2450001 	sub	r0, r5, #1, 0
 5f0:	e5f03001 	ldrb	r3, [r0, #1]!
 5f4:	e3530000 	cmp	r3, #0, 0
 5f8:	0affffb8 	beq	4e0 <va_printk+0x50>
 5fc:	e4c43001 	strb	r3, [r4], #1
 600:	e1570004 	cmp	r7, r4
 604:	8afffff9 	bhi	5f0 <va_printk+0x160>
 608:	eaffffb4 	b	4e0 <va_printk+0x50>
 60c:	e3a02003 	mov	r2, #3, 0
 610:	e1a00006 	mov	r0, r6
 614:	e59f146c 	ldr	r1, [pc, #1132]	; a88 <va_printk+0x5f8>
 618:	ebfffffe 	bl	0 <strncmp>
 61c:	e3500000 	cmp	r0, #0, 0
 620:	0a000005 	beq	63c <va_printk+0x1ac>
 624:	e3a02003 	mov	r2, #3, 0
 628:	e1a00006 	mov	r0, r6
 62c:	e59f1458 	ldr	r1, [pc, #1112]	; a8c <va_printk+0x5fc>
 630:	ebfffffe 	bl	0 <strncmp>
 634:	e3500000 	cmp	r0, #0, 0
 638:	1a000106 	bne	a58 <va_printk+0x5c8>
 63c:	e2888007 	add	r8, r8, #7, 0
 640:	e3c88007 	bic	r8, r8, #7, 0
 644:	e598b004 	ldr	fp, [r8, #4]
 648:	e4989008 	ldr	r9, [r8], #8
 64c:	e1a0100b 	mov	r1, fp
 650:	e59f0438 	ldr	r0, [pc, #1080]	; a90 <va_printk+0x600>
 654:	ebfffffe 	bl	0 <printk>
 658:	e1a01009 	mov	r1, r9
 65c:	e59f0430 	ldr	r0, [pc, #1072]	; a94 <va_printk+0x604>
 660:	ebfffffe 	bl	0 <printk>
 664:	e3a02003 	mov	r2, #3, 0
 668:	e1a00006 	mov	r0, r6
 66c:	e59f1414 	ldr	r1, [pc, #1044]	; a88 <va_printk+0x5f8>
 670:	ebfffffe 	bl	0 <strncmp>
 674:	e2503000 	subs	r3, r0, #0, 0
 678:	e1a02003 	mov	r2, r3
 67c:	e2863002 	add	r3, r6, #2, 0
 680:	e58d3014 	str	r3, [sp, #20]
 684:	1a0000a8 	bne	92c <va_printk+0x49c>
 688:	e1a06002 	mov	r6, r2
 68c:	e1a03005 	mov	r3, r5
 690:	e58d2000 	str	r2, [sp]
 694:	e28d1018 	add	r1, sp, #24, 0
 698:	e1a0200b 	mov	r2, fp
 69c:	e3a00010 	mov	r0, #16, 0
 6a0:	ebfffe56 	bl	0 <emit.constprop.0>
 6a4:	e1a0c000 	mov	ip, r0
 6a8:	e1a03005 	mov	r3, r5
 6ac:	e58d6000 	str	r6, [sp]
 6b0:	e28d1098 	add	r1, sp, #152, 0	; 0x98
 6b4:	e1a02009 	mov	r2, r9
 6b8:	e3a00010 	mov	r0, #16, 0
 6bc:	e1a0500c 	mov	r5, ip
 6c0:	ebfffe4e 	bl	0 <emit.constprop.0>
 6c4:	e28d0018 	add	r0, sp, #24, 0
 6c8:	e28d109a 	add	r1, sp, #154, 0	; 0x9a
 6cc:	e59d6014 	ldr	r6, [sp, #20]
 6d0:	ebfffffe 	bl	0 <strcat>
 6d4:	eaffffc3 	b	5e8 <va_printk+0x158>
 6d8:	e3a01000 	mov	r1, #0, 0
 6dc:	e1a03005 	mov	r3, r5
 6e0:	e4982004 	ldr	r2, [r8], #4
 6e4:	e3a0000a 	mov	r0, #10, 0
 6e8:	e58d1000 	str	r1, [sp]
 6ec:	e28d1018 	add	r1, sp, #24, 0
 6f0:	ebfffe42 	bl	0 <emit.constprop.0>
 6f4:	e1a05000 	mov	r5, r0
 6f8:	eaffffba 	b	5e8 <va_printk+0x158>
 6fc:	e2888007 	add	r8, r8, #7, 0
 700:	e3c88007 	bic	r8, r8, #7, 0
 704:	e1a01005 	mov	r1, r5
 708:	ecb80b02 	vldmia	r8!, {d0}
 70c:	e28d0018 	add	r0, sp, #24, 0
 710:	ebfffffe 	bl	370 <__emit_float>
 714:	e1a05000 	mov	r5, r0
 718:	eaffffb2 	b	5e8 <va_printk+0x158>
 71c:	e3a01001 	mov	r1, #1, 0
 720:	eaffffed 	b	6dc <va_printk+0x24c>
 724:	e4983004 	ldr	r3, [r8], #4
 728:	e3550001 	cmp	r5, #1, 0
 72c:	e5cd3098 	strb	r3, [sp, #152]	; 0x98
 730:	9a0000b1 	bls	9fc <va_printk+0x56c>
 734:	e2453002 	sub	r3, r5, #2, 0
 738:	e3530002 	cmp	r3, #2, 0
 73c:	e2451001 	sub	r1, r5, #1, 0
 740:	9a0000b7 	bls	a24 <va_printk+0x594>
 744:	e59f034c 	ldr	r0, [pc, #844]	; a98 <va_printk+0x608>
 748:	e1a02121 	lsr	r2, r1, #2
 74c:	e3520001 	cmp	r2, #1, 0
 750:	e58d0099 	str	r0, [sp, #153]	; 0x99
 754:	0a00000e 	beq	794 <va_printk+0x304>
 758:	e3520002 	cmp	r2, #2, 0
 75c:	e58d009d 	str	r0, [sp, #157]	; 0x9d
 760:	0a00000b 	beq	794 <va_printk+0x304>
 764:	e3520003 	cmp	r2, #3, 0
 768:	e58d00a1 	str	r0, [sp, #161]	; 0xa1
 76c:	0a000008 	beq	794 <va_printk+0x304>
 770:	e3520004 	cmp	r2, #4, 0
 774:	e58d00a5 	str	r0, [sp, #165]	; 0xa5
 778:	0a000005 	beq	794 <va_printk+0x304>
 77c:	e3520005 	cmp	r2, #5, 0
 780:	e58d00a9 	str	r0, [sp, #169]	; 0xa9
 784:	0a000002 	beq	794 <va_printk+0x304>
 788:	e3520007 	cmp	r2, #7, 0
 78c:	e58d00ad 	str	r0, [sp, #173]	; 0xad
 790:	058d00b1 	streq	r0, [sp, #177]	; 0xb1
 794:	e3c12003 	bic	r2, r1, #3, 0
 798:	e1510002 	cmp	r1, r2
 79c:	e28d0099 	add	r0, sp, #153, 0	; 0x99
 7a0:	e080c002 	add	ip, r0, r2
 7a4:	e2822001 	add	r2, r2, #1, 0
 7a8:	0a000008 	beq	7d0 <va_printk+0x340>
 7ac:	e3a0e020 	mov	lr, #32, 0
 7b0:	e2829001 	add	r9, r2, #1, 0
 7b4:	e1550009 	cmp	r5, r9
 7b8:	e5cce000 	strb	lr, [ip]
 7bc:	da000003 	ble	7d0 <va_printk+0x340>
 7c0:	e2822002 	add	r2, r2, #2, 0
 7c4:	e1550002 	cmp	r5, r2
 7c8:	e5cce001 	strb	lr, [ip, #1]
 7cc:	c5cce002 	strbgt	lr, [ip, #2]
 7d0:	e3a0e000 	mov	lr, #0, 0
 7d4:	e28dc098 	add	ip, sp, #152, 0	; 0x98
 7d8:	e0802001 	add	r2, r0, r1
 7dc:	e042200c 	sub	r2, r2, ip
 7e0:	e352007f 	cmp	r2, #127, 0	; 0x7f
 7e4:	c242207f 	subgt	r2, r2, #127, 0	; 0x7f
 7e8:	e0803003 	add	r3, r0, r3
 7ec:	c08cc002 	addgt	ip, ip, r2
 7f0:	e153000c 	cmp	r3, ip
 7f4:	e7c0e001 	strb	lr, [r0, r1]
 7f8:	3a00006d 	bcc	9b4 <va_printk+0x524>
 7fc:	e283e001 	add	lr, r3, #1, 0
 800:	e1a0300e 	mov	r3, lr
 804:	e28d0018 	add	r0, sp, #24, 0
 808:	e2402001 	sub	r2, r0, #1, 0
 80c:	e5731001 	ldrb	r1, [r3, #-1]!
 810:	e15c0003 	cmp	ip, r3
 814:	e5e21001 	strb	r1, [r2, #1]!
 818:	1afffffb 	bne	80c <va_printk+0x37c>
 81c:	e04e300c 	sub	r3, lr, ip
 820:	e0803003 	add	r3, r0, r3
 824:	ea00003a 	b	914 <va_printk+0x484>
 828:	e28d1098 	add	r1, sp, #152, 0	; 0x98
 82c:	e1a03001 	mov	r3, r1
 830:	e4980004 	ldr	r0, [r8], #4
 834:	e200c001 	and	ip, r0, #1, 0
 838:	e7dac00c 	ldrb	ip, [sl, ip]
 83c:	e3500001 	cmp	r0, #1, 0
 840:	e1a02003 	mov	r2, r3
 844:	e1a000a0 	lsr	r0, r0, #1
 848:	e4c3c001 	strb	ip, [r3], #1
 84c:	8afffff8 	bhi	834 <va_printk+0x3a4>
 850:	e0430001 	sub	r0, r3, r1
 854:	e1550000 	cmp	r5, r0
 858:	da00006c 	ble	a10 <va_printk+0x580>
 85c:	e045c000 	sub	ip, r5, r0
 860:	e24ce001 	sub	lr, ip, #1, 0
 864:	e35e0002 	cmp	lr, #2, 0
 868:	e1a0e003 	mov	lr, r3
 86c:	9a00000a 	bls	89c <va_printk+0x40c>
 870:	e3cc9003 	bic	r9, ip, #3, 0
 874:	e0899003 	add	r9, r9, r3
 878:	e59fb218 	ldr	fp, [pc, #536]	; a98 <va_printk+0x608>
 87c:	e48eb004 	str	fp, [lr], #4
 880:	e15e0009 	cmp	lr, r9
 884:	1afffffb 	bne	878 <va_printk+0x3e8>
 888:	e3cce003 	bic	lr, ip, #3, 0
 88c:	e15e000c 	cmp	lr, ip
 890:	e080000e 	add	r0, r0, lr
 894:	e083e00e 	add	lr, r3, lr
 898:	0a000008 	beq	8c0 <va_printk+0x430>
 89c:	e3a09020 	mov	r9, #32, 0
 8a0:	e280b001 	add	fp, r0, #1, 0
 8a4:	e155000b 	cmp	r5, fp
 8a8:	e5ce9000 	strb	r9, [lr]
 8ac:	da000003 	ble	8c0 <va_printk+0x430>
 8b0:	e2800002 	add	r0, r0, #2, 0
 8b4:	e1550000 	cmp	r5, r0
 8b8:	e5ce9001 	strb	r9, [lr, #1]
 8bc:	c5ce9002 	strbgt	r9, [lr, #2]
 8c0:	e3a0e000 	mov	lr, #0, 0
 8c4:	e083000c 	add	r0, r3, ip
 8c8:	e0400001 	sub	r0, r0, r1
 8cc:	e350007f 	cmp	r0, #127, 0	; 0x7f
 8d0:	e082200c 	add	r2, r2, ip
 8d4:	e7c3e00c 	strb	lr, [r3, ip]
 8d8:	da000001 	ble	8e4 <va_printk+0x454>
 8dc:	e240007f 	sub	r0, r0, #127, 0	; 0x7f
 8e0:	e0811000 	add	r1, r1, r0
 8e4:	e1510002 	cmp	r1, r2
 8e8:	8a000031 	bhi	9b4 <va_printk+0x524>
 8ec:	e2822001 	add	r2, r2, #1, 0
 8f0:	e1a03002 	mov	r3, r2
 8f4:	e28d0018 	add	r0, sp, #24, 0
 8f8:	e240c001 	sub	ip, r0, #1, 0
 8fc:	e573e001 	ldrb	lr, [r3, #-1]!
 900:	e1530001 	cmp	r3, r1
 904:	e5ece001 	strb	lr, [ip, #1]!
 908:	1afffffb 	bne	8fc <va_printk+0x46c>
 90c:	e0423003 	sub	r3, r2, r3
 910:	e0803003 	add	r3, r0, r3
 914:	e3a02000 	mov	r2, #0, 0
 918:	e1a05000 	mov	r5, r0
 91c:	e5c32000 	strb	r2, [r3]
 920:	eaffff30 	b	5e8 <va_printk+0x158>
 924:	e4985004 	ldr	r5, [r8], #4
 928:	eaffff2e 	b	5e8 <va_printk+0x158>
 92c:	e3a02003 	mov	r2, #3, 0
 930:	e1a00006 	mov	r0, r6
 934:	e59f1150 	ldr	r1, [pc, #336]	; a8c <va_printk+0x5fc>
 938:	ebfffffe 	bl	0 <strncmp>
 93c:	e2503000 	subs	r3, r0, #0, 0
 940:	1a00003d 	bne	a3c <va_printk+0x5ac>
 944:	e1a06003 	mov	r6, r3
 948:	e1a0200b 	mov	r2, fp
 94c:	e58d3000 	str	r3, [sp]
 950:	e28d1018 	add	r1, sp, #24, 0
 954:	e1a03005 	mov	r3, r5
 958:	e3a0000a 	mov	r0, #10, 0
 95c:	ebfffda7 	bl	0 <emit.constprop.0>
 960:	e1a0c000 	mov	ip, r0
 964:	e1a03005 	mov	r3, r5
 968:	e1a02009 	mov	r2, r9
 96c:	e28d1098 	add	r1, sp, #152, 0	; 0x98
 970:	e3a0000a 	mov	r0, #10, 0
 974:	e58d6000 	str	r6, [sp]
 978:	e1a0500c 	mov	r5, ip
 97c:	ebfffd9f 	bl	0 <emit.constprop.0>
 980:	e59f1114 	ldr	r1, [pc, #276]	; a9c <va_printk+0x60c>
 984:	e28d0018 	add	r0, sp, #24, 0
 988:	ebfffffe 	bl	0 <strcmp>
 98c:	e3500000 	cmp	r0, #0, 0
 990:	e28d1098 	add	r1, sp, #152, 0	; 0x98
 994:	e28d0018 	add	r0, sp, #24, 0
 998:	1a000002 	bne	9a8 <va_printk+0x518>
 99c:	ebfffffe 	bl	0 <strcpy>
 9a0:	e59d6014 	ldr	r6, [sp, #20]
 9a4:	eaffff0f 	b	5e8 <va_printk+0x158>
 9a8:	ebfffffe 	bl	0 <strcat>
 9ac:	e59d6014 	ldr	r6, [sp, #20]
 9b0:	eaffff0c 	b	5e8 <va_printk+0x158>
 9b4:	e28d0018 	add	r0, sp, #24, 0
 9b8:	e1a03000 	mov	r3, r0
 9bc:	eaffffd4 	b	914 <va_printk+0x484>
 9c0:	e3a03000 	mov	r3, #0, 0
 9c4:	e1a01002 	mov	r1, r2
 9c8:	e5c63001 	strb	r3, [r6, #1]
 9cc:	e59f00cc 	ldr	r0, [pc, #204]	; aa0 <va_printk+0x610>
 9d0:	ebfffffe 	bl	0 <printk>
 9d4:	e59f30c8 	ldr	r3, [pc, #200]	; aa4 <va_printk+0x614>
 9d8:	e59d0010 	ldr	r0, [sp, #16]
 9dc:	e5933000 	ldr	r3, [r3]
 9e0:	e12fff33 	blx	r3
 9e4:	e3a030e2 	mov	r3, #226, 0	; 0xe2
 9e8:	e59f20b8 	ldr	r2, [pc, #184]	; aa8 <va_printk+0x618>
 9ec:	e59f10b8 	ldr	r1, [pc, #184]	; aac <va_printk+0x61c>
 9f0:	e59f00b8 	ldr	r0, [pc, #184]	; ab0 <va_printk+0x620>
 9f4:	ebfffffe 	bl	0 <printk>
 9f8:	ebfffffe 	bl	0 <clean_reboot>
 9fc:	e3a02000 	mov	r2, #0, 0
 a00:	e28d3098 	add	r3, sp, #152, 0	; 0x98
 a04:	e1a0c003 	mov	ip, r3
 a08:	e5cd2099 	strb	r2, [sp, #153]	; 0x99
 a0c:	eaffff7a 	b	7fc <va_printk+0x36c>
 a10:	e3a0c000 	mov	ip, #0, 0
 a14:	e350007f 	cmp	r0, #127, 0	; 0x7f
 a18:	e5c3c000 	strb	ip, [r3]
 a1c:	daffffb2 	ble	8ec <va_printk+0x45c>
 a20:	eaffffad 	b	8dc <va_printk+0x44c>
 a24:	e28d0099 	add	r0, sp, #153, 0	; 0x99
 a28:	e1a0c000 	mov	ip, r0
 a2c:	e3a02001 	mov	r2, #1, 0
 a30:	eaffff5d 	b	7ac <va_printk+0x31c>
 a34:	e1a0400b 	mov	r4, fp
 a38:	eafffedd 	b	5b4 <va_printk+0x124>
 a3c:	e3a030b6 	mov	r3, #182, 0	; 0xb6
 a40:	e59f2060 	ldr	r2, [pc, #96]	; aa8 <va_printk+0x618>
 a44:	e59f1060 	ldr	r1, [pc, #96]	; aac <va_printk+0x61c>
 a48:	e59f0064 	ldr	r0, [pc, #100]	; ab4 <va_printk+0x624>
 a4c:	e58d6000 	str	r6, [sp]
 a50:	ebfffffe 	bl	0 <printk>
 a54:	ebfffffe 	bl	0 <clean_reboot>
 a58:	e3a0309f 	mov	r3, #159, 0	; 0x9f
 a5c:	e59f2054 	ldr	r2, [pc, #84]	; ab8 <va_printk+0x628>
 a60:	e59f1044 	ldr	r1, [pc, #68]	; aac <va_printk+0x61c>
 a64:	e58d2000 	str	r2, [sp]
 a68:	e59f004c 	ldr	r0, [pc, #76]	; abc <va_printk+0x62c>
 a6c:	e59f2034 	ldr	r2, [pc, #52]	; aa8 <va_printk+0x618>
 a70:	ebfffffe 	bl	0 <printk>
 a74:	ebfffffe 	bl	0 <clean_reboot>
 a78:	e3a03098 	mov	r3, #152, 0	; 0x98
 a7c:	e59f203c 	ldr	r2, [pc, #60]	; ac0 <va_printk+0x630>
 a80:	eafffff6 	b	a60 <va_printk+0x5d0>
 a84:	00000040 	andeq	r0, r0, r0, asr #32
 a88:	00000068 	andeq	r0, r0, r8, rrx
 a8c:	0000007c 	andeq	r0, r0, ip, ror r0
 a90:	0000006c 	andeq	r0, r0, ip, rrx
 a94:	00000074 	andeq	r0, r0, r4, ror r0
 a98:	20202020 	eorcs	r2, r0, r0, lsr #32
 a9c:	00000028 	andeq	r0, r0, r8, lsr #32
 aa0:	000000e4 	andeq	r0, r0, r4, ror #1
 aa4:	00000000 	andeq	r0, r0, r0
 aa8:	00000018 	andeq	r0, r0, r8, lsl r0
 aac:	00000000 	andeq	r0, r0, r0
 ab0:	00000114 	andeq	r0, r0, r4, lsl r1
 ab4:	000000bc 	strheq	r0, [r0], -ip
 ab8:	00000080 	andeq	r0, r0, r0, lsl #1
 abc:	00000014 	andeq	r0, r0, r4, lsl r0
 ac0:	0000005c 	andeq	r0, r0, ip, asr r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	762f6362 	strtvc	r6, [pc], -r2, ror #6
   8:	72702d61 	rsbsvc	r2, r0, #6208	; 0x1840
   c:	6b746e69 	blvs	1d1b9b8 <va_printk+0x1d1b528>
  10:	0000632e 	andeq	r6, r0, lr, lsr #6
  14:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  18:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  1c:	3a73253a 	bcc	1cc950c <va_printk+0x1cc907c>
  20:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  24:	00000a73 	andeq	r0, r0, r3, ror sl
  28:	00000030 	andeq	r0, r0, r0, lsr r0
  2c:	33323130 	teqcc	r2, #12
  30:	37363534 			; <UNDEFINED> instruction: 0x37363534
  34:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
  38:	66656463 	strbtvs	r6, [r5], -r3, ror #8
  3c:	00000000 	andeq	r0, r0, r0
  40:	00003130 	andeq	r3, r0, r0, lsr r1
  44:	33323130 	teqcc	r2, #12
  48:	37363534 			; <UNDEFINED> instruction: 0x37363534
  4c:	00003938 	andeq	r3, r0, r8, lsr r9
  50:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  54:	0070665f 	rsbseq	r6, r0, pc, asr r6
  58:	0000002e 	andeq	r0, r0, lr, lsr #32
  5c:	74646977 	strbtvc	r6, [r4], #-2423	; 0xfffff689
  60:	203c2068 	eorscs	r2, ip, r8, rrx
  64:	00003233 	andeq	r3, r0, r3, lsr r2
  68:	00786c6c 	rsbseq	r6, r8, ip, ror #24
  6c:	253d3078 	ldrcs	r3, [sp, #-120]!	; 0xffffff88
  70:	00000a78 	andeq	r0, r0, r8, ror sl
  74:	253d3178 	ldrcs	r3, [sp, #-376]!	; 0xfffffe88
  78:	00000a78 	andeq	r0, r0, r8, ror sl
  7c:	00646c6c 	rsbeq	r6, r4, ip, ror #24
  80:	6e727473 	mrcvs	4, 3, r7, cr2, cr3, {3}
  84:	28706d63 	ldmdacs	r0!, {r0, r1, r5, r6, r8, sl, fp, sp, lr}^
  88:	202c7974 	eorcs	r7, ip, r4, ror r9
  8c:	786c6c22 	stmdavc	ip!, {r1, r5, sl, fp, sp, lr}^
  90:	33202c22 			; <UNDEFINED> instruction: 0x33202c22
  94:	3d3d2029 	ldccc	0, cr2, [sp, #-164]!	; 0xffffff5c
  98:	7c203020 	stcvc	0, cr3, [r0], #-128	; 0xffffff80
  9c:	7473207c 	ldrbtvc	r2, [r3], #-124	; 0xffffff84
  a0:	6d636e72 	stclvs	14, cr6, [r3, #-456]!	; 0xfffffe38
  a4:	79742870 	ldmdbvc	r4!, {r4, r5, r6, fp, sp}^
  a8:	6c22202c 	stcvs	0, cr2, [r2], #-176	; 0xffffff50
  ac:	2c22646c 	cfstrscs	mvf6, [r2], #-432	; 0xfffffe50
  b0:	20293320 	eorcs	r3, r9, r0, lsr #6
  b4:	30203d3d 	eorcc	r3, r0, sp, lsr sp
  b8:	00000000 	andeq	r0, r0, r0
  bc:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  c0:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  c4:	3a73253a 	bcc	1cc95b4 <va_printk+0x1cc9124>
  c8:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  cc:	736f706d 	cmnvc	pc, #109, 0	; 0x6d
  d0:	6c626973 			; <UNDEFINED> instruction: 0x6c626973
  d4:	66203a65 	strtvs	r3, [r0], -r5, ror #20
  d8:	3c3d746d 	cfldrscc	mvf7, [sp], #-436	; 0xfffffe4c
  dc:	0a3e7325 	beq	f9cd78 <va_printk+0xf9c8e8>
  e0:	0000000a 	andeq	r0, r0, sl
  e4:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  e8:	203a6b74 	eorscs	r6, sl, r4, ror fp
  ec:	20746f6e 	rsbscs	r6, r4, lr, ror #30
  f0:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  f4:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
  f8:	65707320 	ldrbvs	r7, [r0, #-800]!	; 0xfffffce0
  fc:	69666963 	stmdbvs	r6!, {r0, r1, r5, r6, r8, fp, sp, lr}^
 100:	27207265 	strcs	r7, [r0, -r5, ror #4]!
 104:	20276325 	eorcs	r6, r7, r5, lsr #6
 108:	63736128 	cmnvs	r3, #10
 10c:	253d6969 	ldrcs	r6, [sp, #-2409]!	; 0xfffff697
 110:	000a2964 	andeq	r2, sl, r4, ror #18
 114:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
 118:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
 11c:	3a73253a 	bcc	1cc960c <va_printk+0x1cc917c>
 120:	703a6425 	eorsvc	r6, sl, r5, lsr #8
 124:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 128:	7265206b 	rsbvc	r2, r5, #107, 0	; 0x6b
 12c:	0a726f72 	beq	1c9befc <va_printk+0x1c9ba6c>
 130:	Address 0x0000000000000130 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.5371>:
   0:	74696d65 	strbtvc	r6, [r9], #-3429	; 0xfffff29b
   4:	00000000 	andeq	r0, r0, r0

00000008 <__FUNCTION__.5319>:
   8:	5f697072 	svcpl	0x00697072
   c:	5f746573 	svcpl	0x00746573
  10:	7074756f 	rsbsvc	r7, r4, pc, ror #10
  14:	00007475 	andeq	r7, r0, r5, ror r4

00000018 <__FUNCTION__.5397>:
  18:	705f6176 	subsvc	r6, pc, r6, ror r1	; <UNPREDICTABLE>
  1c:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  20:	Address 0x0000000000000020 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000f36 	andeq	r0, r0, r6, lsr pc
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000003a 	andeq	r0, r0, sl, lsr r0
  10:	00001d0c 	andeq	r1, r0, ip, lsl #26
  14:	0001be00 	andeq	fp, r1, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	000ac400 	andeq	ip, sl, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	04080200 	streq	r0, [r8], #-512	; 0xfffffe00
  28:	000002f1 	strdeq	r0, [r0], -r1
  2c:	37070802 	strcc	r0, [r7, -r2, lsl #16]
  30:	03000002 	movweq	r0, #2
  34:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  38:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
  3c:	00025c07 	andeq	r5, r2, r7, lsl #24
  40:	003a0400 	eorseq	r0, sl, r0, lsl #8
  44:	01020000 	mrseq	r0, (UNDEF: 2)
  48:	00022b06 	andeq	r2, r2, r6, lsl #22
  4c:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
  50:	00000030 	andeq	r0, r0, r0, lsr r0
  54:	9f050402 	svcls	0x00050402
  58:	02000001 	andeq	r0, r0, #1, 0
  5c:	01870508 	orreq	r0, r7, r8, lsl #10
  60:	01020000 	mrseq	r0, (UNDEF: 2)
  64:	0001fa08 	andeq	pc, r1, r8, lsl #20
  68:	07020200 	streq	r0, [r2, -r0, lsl #4]
  6c:	0000028d 	andeq	r0, r0, sp, lsl #5
  70:	00024e05 	andeq	r4, r2, r5, lsl #28
  74:	19340200 	ldmdbne	r4!, {r9}
  78:	0000007c 	andeq	r0, r0, ip, ror r0
  7c:	df070402 	svcle	0x00070402
  80:	05000002 	streq	r0, [r0, #-2]
  84:	00000014 	andeq	r0, r0, r4, lsl r0
  88:	2c193702 	ldccs	7, cr3, [r9], {2}
  8c:	06000000 	streq	r0, [r0], -r0
  90:	00000033 	andeq	r0, r0, r3, lsr r0
  94:	0000009e 	muleq	r0, lr, r0
  98:	00003307 	andeq	r3, r0, r7, lsl #6
  9c:	32080000 	andcc	r0, r8, #0, 0
  a0:	03000001 	movweq	r0, #1
  a4:	00aa0e1c 	adceq	r0, sl, ip, lsl lr
  a8:	04090000 	streq	r0, [r9], #-0
  ac:	0000008f 	andeq	r0, r0, pc, lsl #1
  b0:	00003306 	andeq	r3, r0, r6, lsl #6
  b4:	0000bf00 	andeq	fp, r0, r0, lsl #30
  b8:	00bf0700 	adcseq	r0, pc, r0, lsl #14
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000cc04 	andeq	ip, r0, r4, lsl #24
  c4:	08010200 	stmdaeq	r1, {r9}
  c8:	000002a5 	andeq	r0, r0, r5, lsr #5
  cc:	0000c504 	andeq	ip, r0, r4, lsl #10
  d0:	02570800 	subseq	r0, r7, #0, 16
  d4:	21030000 	mrscs	r0, (UNDEF: 3)
  d8:	0000dd0e 	andeq	sp, r0, lr, lsl #26
  dc:	b0040900 	andlt	r0, r4, r0, lsl #18
  e0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  e4:	0000014f 	andeq	r0, r0, pc, asr #2
  e8:	c50d0b04 	strgt	r0, [sp, #-2820]	; 0xfffff4fc
  ec:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  f0:	000002c5 	andeq	r0, r0, r5, asr #5
  f4:	c50d0c04 	strgt	r0, [sp, #-3076]	; 0xfffff3fc
  f8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  fc:	00000163 	andeq	r0, r0, r3, ror #2
 100:	c50d0d04 	strgt	r0, [sp, #-3332]	; 0xfffff2fc
 104:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 108:	00000210 	andeq	r0, r0, r0, lsl r2
 10c:	c50d0e04 	strgt	r0, [sp, #-3588]	; 0xfffff1fc
 110:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 114:	00000311 	andeq	r0, r0, r1, lsl r3
 118:	c50d0f04 	strgt	r0, [sp, #-3844]	; 0xfffff0fc
 11c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 120:	000001ed 	andeq	r0, r0, sp, ror #3
 124:	c50d1004 	strgt	r1, [sp, #-4]
 128:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 12c:	0000032f 	andeq	r0, r0, pc, lsr #6
 130:	c50d1104 	strgt	r1, [sp, #-260]	; 0xfffffefc
 134:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 138:	0000021c 	andeq	r0, r0, ip, lsl r2
 13c:	c50d1204 	strgt	r1, [sp, #-516]	; 0xfffffdfc
 140:	05000000 	streq	r0, [r0, #-0]
 144:	00000320 	andeq	r0, r0, r0, lsr #6
 148:	4f1b2805 	svcmi	0x001b2805
 14c:	0a000001 	beq	158 <.debug_info+0x158>
 150:	00000195 	muleq	r0, r5, r1
 154:	66000604 	strvs	r0, [r0], -r4, lsl #12
 158:	0b000001 	bleq	164 <.debug_info+0x164>
 15c:	000002a0 	andeq	r0, r0, r0, lsr #5
 160:	00000166 	andeq	r0, r0, r6, ror #2
 164:	040c0000 	streq	r0, [ip], #-0
 168:	00014705 	andeq	r4, r1, r5, lsl #14
 16c:	18630500 	stmdane	r3!, {r8, sl}^
 170:	00000143 	andeq	r0, r0, r3, asr #2
 174:	0003570d 	andeq	r5, r3, sp, lsl #14
 178:	01030100 	mrseq	r0, (UNDEF: 19)
 17c:	0003d408 	andeq	sp, r3, r8, lsl #8
 180:	00037000 	andeq	r7, r3, r0
 184:	00012000 	andeq	r2, r1, r0
 188:	d49c0100 	ldrle	r0, [ip], #256	; 0x100
 18c:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
 190:	006d756e 	rsbeq	r7, sp, lr, ror #10
 194:	1b010301 	blne	40da0 <va_printk+0x40910>
 198:	000003d4 	ldrdeq	r0, [r0], -r4
 19c:	00000006 	andeq	r0, r0, r6
 1a0:	00000000 	andeq	r0, r0, r0
 1a4:	0100640e 	tsteq	r0, lr, lsl #8
 1a8:	25270103 	strcs	r0, [r7, #-259]!	; 0xfffffefd
 1ac:	35000000 	strcc	r0, [r0, #-0]
 1b0:	2f000000 	svccs	0x00000000
 1b4:	0f000000 	svceq	0x00000000
 1b8:	00000171 	andeq	r0, r0, r1, ror r1
 1bc:	33010301 	movwcc	r0, #4865	; 0x1301
 1c0:	0000003a 	andeq	r0, r0, sl, lsr r0
 1c4:	00000093 	muleq	r0, r3, r0
 1c8:	0000008d 	andeq	r0, r0, sp, lsl #1
 1cc:	01007010 	tsteq	r0, r0, lsl r0
 1d0:	d4080104 	strle	r0, [r8], #-260	; 0xfffffefc
 1d4:	c5000003 	strgt	r0, [r0, #-3]
 1d8:	bf000000 	svclt	0x00000000
 1dc:	11000000 	mrsne	r0, (UNDEF: 0)
 1e0:	0000015e 	andeq	r0, r0, lr, asr r1
 1e4:	0b010c01 	bleq	431f0 <va_printk+0x42d60>
 1e8:	0000003a 	andeq	r0, r0, sl, lsr r0
 1ec:	0000010c 	andeq	r0, r0, ip, lsl #2
 1f0:	00000108 	andeq	r0, r0, r8, lsl #2
 1f4:	0001a811 	andeq	sl, r1, r1, lsl r8
 1f8:	010d0100 	mrseq	r0, (UNDEF: 29)
 1fc:	00003306 	andeq	r3, r0, r6, lsl #6
 200:	00018400 	andeq	r8, r1, r0, lsl #8
 204:	00018000 	andeq	r8, r1, r0
 208:	6d741200 	lfmvs	f1, 2, [r4, #-0]
 20c:	0f010070 	svceq	0x00010070
 210:	03da0701 	bicseq	r0, sl, #262144	; 0x40000
 214:	91030000 	mrsls	r0, (UNDEF: 3)
 218:	3e137ee8 	cdpcc	14, 1, cr7, cr3, cr8, {7}
 21c:	01000001 	tsteq	r0, r1
 220:	41110115 	tstmi	r1, r5, lsl r1
 224:	04000000 	streq	r0, [r0], #-0
 228:	0000c014 	andeq	ip, r0, r4, lsl r0
 22c:	00024500 	andeq	r4, r2, r0, lsl #10
 230:	00691000 	rsbeq	r1, r9, r0
 234:	0a011901 	beq	46640 <va_printk+0x461b0>
 238:	00000033 	andeq	r0, r0, r3, lsr r0
 23c:	000001d8 	ldrdeq	r0, [r0], -r8
 240:	000001ce 	andeq	r0, r0, lr, asr #3
 244:	04061500 	streq	r1, [r6], #-1280	; 0xfffffb00
 248:	03b00000 	movseq	r0, #0, 0
 24c:	00010000 	andeq	r0, r1, r0
 250:	00000070 	andeq	r0, r0, r0, ror r0
 254:	12010c01 	andne	r0, r1, #256	; 0x100
 258:	0000028a 	andeq	r0, r0, sl, lsl #5
 25c:	00041716 	andeq	r1, r4, r6, lsl r7
 260:	00022000 	andeq	r2, r2, r0
 264:	00021c00 	andeq	r1, r2, r0, lsl #24
 268:	04221700 	strteq	r1, [r2], #-1792	; 0xfffff900
 26c:	03b00000 	movseq	r0, #0, 0
 270:	00040000 	andeq	r0, r4, r0
 274:	00000090 	muleq	r0, r0, r0
 278:	1610fc01 	ldrne	pc, [r0], -r1, lsl #24
 27c:	00000433 	andeq	r0, r0, r3, lsr r4
 280:	0000024b 	andeq	r0, r0, fp, asr #4
 284:	00000249 	andeq	r0, r0, r9, asr #4
 288:	ea150000 	b	540290 <va_printk+0x53fe00>
 28c:	b0000003 	andlt	r0, r0, r3
 290:	08000003 	stmdaeq	r0, {r0, r1}
 294:	0000a800 	andeq	sl, r0, r0, lsl #16
 298:	010d0100 	mrseq	r0, (UNDEF: 29)
 29c:	0002d311 	andeq	sp, r2, r1, lsl r3
 2a0:	03fb1600 	mvnseq	r1, #0, 12
 2a4:	02700000 	rsbseq	r0, r0, #0, 0
 2a8:	026e0000 	rsbeq	r0, lr, #0, 0
 2ac:	22180000 	andscs	r0, r8, #0, 0
 2b0:	b0000004 	andlt	r0, r0, r4
 2b4:	0a000003 	beq	2c8 <.debug_info+0x2c8>
 2b8:	0003b000 	andeq	fp, r3, r0
 2bc:	00000000 	andeq	r0, r0, r0
 2c0:	10ff0100 	rscsne	r0, pc, r0, lsl #2
 2c4:	00043316 	andeq	r3, r4, r6, lsl r3
 2c8:	00028c00 	andeq	r8, r2, r0, lsl #24
 2cc:	00028a00 	andeq	r8, r2, r0, lsl #20
 2d0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 2d4:	000003c4 	andeq	r0, r0, r4, asr #7
 2d8:	00000d5b 	andeq	r0, r0, fp, asr sp
 2dc:	00000305 	andeq	r0, r0, r5, lsl #6
 2e0:	0150011a 	cmpeq	r0, sl, lsl r1
 2e4:	51011a3a 	tstpl	r1, sl, lsr sl
 2e8:	7ee09103 	urdvcs	f1, f3
 2ec:	0752011a 	smmlaeq	r2, sl, r1, r0
 2f0:	f72550f5 			; <UNDEFINED> instruction: 0xf72550f5
 2f4:	1a00f733 	bne	3dfc8 <va_printk+0x3db38>
 2f8:	f3035301 	vcgt.u8	d5, d3, d1
 2fc:	021a5101 	andseq	r5, sl, #1073741824	; 0x40000000
 300:	3101007d 	tstcc	r1, sp, ror r0
 304:	03d01900 	bicseq	r1, r0, #0, 18
 308:	0ef10000 	cdpeq	0, 15, cr0, cr1, cr0, {0}
 30c:	03200000 	nopeq	{0}	; <UNPREDICTABLE>
 310:	011a0000 	tsteq	sl, r0
 314:	00740250 	rsbseq	r0, r4, r0, asr r2
 318:	0351011a 	cmpeq	r1, #-2147483642	; 0x80000006
 31c:	007ee091 			; <UNDEFINED> instruction: 0x007ee091
 320:	0003dc19 	andeq	sp, r3, r9, lsl ip
 324:	000ef100 	andeq	pc, lr, r0, lsl #2
 328:	00033d00 	andeq	r3, r3, r0, lsl #26
 32c:	50011a00 	andpl	r1, r1, r0, lsl #20
 330:	1a007402 	bne	1d340 <va_printk+0x1ceb0>
 334:	03055101 	movweq	r5, #20737	; 0x5101
 338:	00000058 	andeq	r0, r0, r8, asr r0
 33c:	04201900 	strteq	r1, [r0], #-2304	; 0xfffff700
 340:	0d5b0000 	ldcleq	0, cr0, [fp, #-0]
 344:	03bc0000 			; <UNDEFINED> instruction: 0x03bc0000
 348:	011a0000 	tsteq	sl, r0
 34c:	1a3a0150 	bne	e80894 <va_printk+0xe80404>
 350:	91035101 	tstls	r3, r1, lsl #2
 354:	011a7ee0 	tsteq	sl, r0, ror #29
 358:	50f55552 	rscspl	r5, r5, r2, asr r5
 35c:	f733f725 			; <UNDEFINED> instruction: 0xf733f725
 360:	2550f500 	ldrbcs	pc, [r0, #-1280]	; 0xfffffb00	; <UNPREDICTABLE>
 364:	00f733f7 	ldrshteq	r3, [r7], #55	; 0x37
 368:	2cf73af7 	vldmiacs	r7!, {s7-s253}
 36c:	59082cf4 	stmdbpl	r8, {r2, r4, r5, r6, r7, sl, fp, sp}
 370:	00d1b717 	sbcseq	fp, r1, r7, lsl r7
 374:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 378:	2cf72008 	ldclcs	0, cr2, [r7], #32
 37c:	f73af725 			; <UNDEFINED> instruction: 0xf73af725
 380:	4f253d00 	svcmi	0x00253d00
 384:	f524321e 			; <UNDEFINED> instruction: 0xf524321e
 388:	33f72550 	mvnscc	r2, #80, 10	; 0x14000000
 38c:	3af700f7 	bcc	ffdc0770 <va_printk+0xffdc02e0>
 390:	2cf42cf7 	ldclcs	12, cr2, [r4], #988	; 0x3dc
 394:	b7175908 	ldrlt	r5, [r7, -r8, lsl #18]
 398:	000000d1 	ldrdeq	r0, [r0], -r1
 39c:	20081e00 	andcs	r1, r8, r0, lsl #28
 3a0:	f7252cf7 			; <UNDEFINED> instruction: 0xf7252cf7
 3a4:	3d00f73a 	stccc	7, cr15, [r0, #-232]	; 0xffffff18
 3a8:	1e352225 	cdpne	2, 3, cr2, cr5, cr5, {1}
 3ac:	1a1c2434 	bne	709484 <va_printk+0x708ff4>
 3b0:	34015301 	strcc	r5, [r1], #-769	; 0xfffffcff
 3b4:	007d021a 	rsbseq	r0, sp, sl, lsl r2
 3b8:	00007602 	andeq	r7, r0, r2, lsl #12
 3bc:	00046c1b 	andeq	r6, r4, fp, lsl ip
 3c0:	000ef100 	andeq	pc, lr, r0, lsl #2
 3c4:	50011a00 	andpl	r1, r1, r0, lsl #20
 3c8:	1a007402 	bne	1d3d8 <va_printk+0x1cf48>
 3cc:	91035101 	tstls	r3, r1, lsl #2
 3d0:	00007ee0 	andeq	r7, r0, r0, ror #29
 3d4:	00c50409 	sbceq	r0, r5, r9, lsl #8
 3d8:	c51c0000 	ldrgt	r0, [ip, #-0]
 3dc:	ea000000 	b	3e4 <.debug_info+0x3e4>
 3e0:	1d000003 	stcne	0, cr0, [r0, #-12]
 3e4:	0000003a 	andeq	r0, r0, sl, lsr r0
 3e8:	771e007f 			; <UNDEFINED> instruction: 0x771e007f
 3ec:	01000001 	tsteq	r0, r1
 3f0:	00540dfe 	ldrsheq	r0, [r4], #-222	; 0xffffff22
 3f4:	06010000 	streq	r0, [r1], -r0
 3f8:	1f000004 	svcne	0x00000004
 3fc:	fe010064 	cdp2	0, 0, cr0, cr1, cr4, {3}
 400:	00002524 	andeq	r2, r0, r4, lsr #10
 404:	001e0000 	andseq	r0, lr, r0
 408:	01000000 	mrseq	r0, (UNDEF: 0)
 40c:	003a11f7 	ldrshteq	r1, [sl], -r7
 410:	22010000 	andcs	r0, r1, #0, 0
 414:	1f000004 	svcne	0x00000004
 418:	f7010064 			; <UNDEFINED> instruction: 0xf7010064
 41c:	00002524 	andeq	r2, r0, r4, lsr #10
 420:	641e0000 	ldrvs	r0, [lr], #-0
 424:	01000003 	tsteq	r0, r3
 428:	00540df3 	ldrsheq	r0, [r4], #-211	; 0xffffff2d
 42c:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
 430:	1f000004 	svcne	0x00000004
 434:	f3010064 	vhadd.u8	q0, <illegal reg q0.5>, q10
 438:	0000251a 	andeq	r2, r0, sl, lsl r5
 43c:	00200000 	eoreq	r0, r0, r0
 440:	01000003 	tsteq	r0, r3
 444:	00330581 	eorseq	r0, r3, r1, lsl #11
 448:	04900000 	ldreq	r0, [r0], #0
 44c:	06340000 	ldrteq	r0, [r4], -r0
 450:	9c010000 	stcls	0, cr0, [r1], {-0}
 454:	00000b37 	andeq	r0, r0, r7, lsr fp
 458:	66756221 	ldrbtvs	r6, [r5], -r1, lsr #4
 45c:	15810100 	strne	r0, [r1, #256]	; 0x100
 460:	000003d4 	ldrdeq	r0, [r0], -r4
 464:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
 468:	000002a6 	andeq	r0, r0, r6, lsr #5
 46c:	01006e21 	tsteq	r0, r1, lsr #28
 470:	00331e81 	eorseq	r1, r3, r1, lsl #29
 474:	02fb0000 	rscseq	r0, fp, #0, 0
 478:	02f50000 	rscseq	r0, r5, #0, 0
 47c:	66210000 	strtvs	r0, [r1], -r0
 480:	0100746d 	tsteq	r0, sp, ror #8
 484:	00bf2d81 	adcseq	r2, pc, r1, lsl #27
 488:	03410000 	movteq	r0, #4096	; 0x1000
 48c:	03290000 			; <UNDEFINED> instruction: 0x03290000
 490:	69220000 	stmdbvs	r2!, {}	; <UNPREDICTABLE>
 494:	01000002 	tsteq	r0, r2
 498:	01683a81 	cmneq	r8, r1, lsl #21
 49c:	04090000 	streq	r0, [r9], #-0
 4a0:	03d50000 	bicseq	r0, r5, #0, 0
 4a4:	70230000 	eorvc	r0, r3, r0
 4a8:	08820100 	stmeq	r2, {r8}
 4ac:	000003d4 	ldrdeq	r0, [r0], -r4
 4b0:	00000587 	andeq	r0, r0, r7, lsl #11
 4b4:	00000571 	andeq	r0, r0, r1, ror r5
 4b8:	01006523 	tsteq	r0, r3, lsr #10
 4bc:	03d41282 	bicseq	r1, r4, #536870920	; 0x20000008
 4c0:	06100000 	ldreq	r0, [r0], -r0
 4c4:	060e0000 	streq	r0, [lr], -r0
 4c8:	78230000 	stmdavc	r3!, {}	; <UNPREDICTABLE>
 4cc:	83010030 	movwhi	r0, #4144	; 0x1030
 4d0:	0000700e 	andeq	r7, r0, lr
 4d4:	00062900 	andeq	r2, r6, r0, lsl #18
 4d8:	00062300 	andeq	r2, r6, r0, lsl #6
 4dc:	31782300 	cmncc	r8, r0, lsl #6
 4e0:	11830100 	orrne	r0, r3, r0, lsl #2
 4e4:	00000070 	andeq	r0, r0, r0, ror r0
 4e8:	00000658 	andeq	r0, r0, r8, asr r6
 4ec:	00000652 	andeq	r0, r0, r2, asr r6
 4f0:	00027d24 	andeq	r7, r2, r4, lsr #26
 4f4:	11860100 	orrne	r0, r6, r0, lsl #2
 4f8:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
 4fc:	00000689 	andeq	r0, r0, r9, lsl #13
 500:	00000681 	andeq	r0, r0, r1, lsl #13
 504:	0001b125 	andeq	fp, r1, r5, lsr #2
 508:	000b4700 	andeq	r4, fp, r0, lsl #14
 50c:	18030500 	stmdane	r3, {r8, sl}
 510:	26000000 	strcs	r0, [r0], -r0
 514:	000000e0 	andeq	r0, r0, r0, ror #1
 518:	01007323 	tsteq	r0, r3, lsr #6
 51c:	03d40a91 	bicseq	r0, r4, #593920	; 0x91000
 520:	06d30000 	ldrbeq	r0, [r3], r0
 524:	06c30000 	strbeq	r0, [r3], r0
 528:	6e270000 	cdpvs	0, 2, cr0, cr7, cr0, {0}
 52c:	01006d75 	tsteq	r0, r5, ror sp
 530:	03da0d91 	bicseq	r0, sl, #9280	; 0x2440
 534:	91030000 	mrsls	r0, (UNDEF: 3)
 538:	3c287dd8 	stccc	13, cr7, [r8], #-864	; 0xfffffca0
 53c:	01000003 	tsteq	r0, r3
 540:	03da1791 	bicseq	r1, sl, #38010880	; 0x2440000
 544:	91030000 	mrsls	r0, (UNDEF: 3)
 548:	71247ed8 	ldrdvc	r7, [r4, -r8]!
 54c:	01000001 	tsteq	r0, r1
 550:	003a0d92 	mlaseq	sl, r2, sp, r0
 554:	073d0000 	ldreq	r0, [sp, -r0]!
 558:	07350000 	ldreq	r0, [r5, -r0]!
 55c:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
 560:	c7000001 	strgt	r0, [r0, -r1]
 564:	23000007 	movwcs	r0, #7
 568:	01007974 	tsteq	r0, r4, ror r9
 56c:	00bf1d9e 	umlalseq	r1, pc, lr, sp	; <UNPREDICTABLE>
 570:	077e0000 	ldrbeq	r0, [lr, -r0]!
 574:	07720000 	ldrbeq	r0, [r2, -r0]!
 578:	78270000 	stmdavc	r7!, {}	; <UNPREDICTABLE>
 57c:	a2010078 	andge	r0, r1, #120, 0	; 0x78
 580:	0000831a 	andeq	r8, r0, sl, lsl r3
 584:	93590600 	cmpls	r9, #0, 12
 588:	04935b04 	ldreq	r5, [r3], #2820	; 0xb04
 58c:	00061c19 	andeq	r1, r6, r9, lsl ip
 590:	000efd00 	andeq	pc, lr, r0, lsl #26
 594:	0005ae00 	andeq	sl, r5, r0, lsl #28
 598:	50011a00 	andpl	r1, r1, r0, lsl #20
 59c:	1a007602 	bne	1ddac <va_printk+0x1d91c>
 5a0:	03055101 	movweq	r5, #20737	; 0x5101
 5a4:	00000068 	andeq	r0, r0, r8, rrx
 5a8:	0152011a 	cmpeq	r2, sl, lsl r1
 5ac:	34190033 	ldrcc	r0, [r9], #-51	; 0xffffffcd
 5b0:	fd000006 	stc2	0, cr0, [r0, #-24]	; 0xffffffe8
 5b4:	d000000e 	andle	r0, r0, lr
 5b8:	1a000005 	bne	5d4 <.debug_info+0x5d4>
 5bc:	76025001 	strvc	r5, [r2], -r1
 5c0:	51011a00 	tstpl	r1, r0, lsl #20
 5c4:	007c0305 	rsbseq	r0, ip, r5, lsl #6
 5c8:	011a0000 	tsteq	sl, r0
 5cc:	00330152 	eorseq	r0, r3, r2, asr r1
 5d0:	00065819 	andeq	r5, r6, r9, lsl r8
 5d4:	000f0900 	andeq	r0, pc, r0, lsl #18
 5d8:	0005ed00 	andeq	lr, r5, r0, lsl #26
 5dc:	50011a00 	andpl	r1, r1, r0, lsl #20
 5e0:	006c0305 	rsbeq	r0, ip, r5, lsl #6
 5e4:	011a0000 	tsteq	sl, r0
 5e8:	007b0251 	rsbseq	r0, fp, r1, asr r2
 5ec:	06641900 	strbteq	r1, [r4], -r0, lsl #18
 5f0:	0f090000 	svceq	0x00090000
 5f4:	060a0000 	streq	r0, [sl], -r0
 5f8:	011a0000 	tsteq	sl, r0
 5fc:	74030550 	strvc	r0, [r3], #-1360	; 0xfffffab0
 600:	1a000000 	bne	608 <.debug_info+0x608>
 604:	79025101 	stmdbvc	r2, {r0, r8, ip, lr}
 608:	74190000 	ldrvc	r0, [r9], #-0
 60c:	fd000006 	stc2	0, cr0, [r0, #-24]	; 0xffffffe8
 610:	2c00000e 	stccs	0, cr0, [r0], {14}
 614:	1a000006 	bne	634 <.debug_info+0x634>
 618:	76025001 	strvc	r5, [r2], -r1
 61c:	51011a00 	tstpl	r1, r0, lsl #20
 620:	00680305 	rsbeq	r0, r8, r5, lsl #6
 624:	011a0000 	tsteq	sl, r0
 628:	00330152 	eorseq	r0, r3, r2, asr r1
 62c:	0006a419 	andeq	sl, r6, r9, lsl r4
 630:	000d5b00 	andeq	r5, sp, r0, lsl #22
 634:	00065900 	andeq	r5, r6, r0, lsl #18
 638:	50011a00 	andpl	r1, r1, r0, lsl #20
 63c:	011a4001 	tsteq	sl, r1
 640:	d0910351 	addsle	r0, r1, r1, asr r3
 644:	52011a7d 	andpl	r1, r1, #512000	; 0x7d000
 648:	1a007b02 	bne	1f258 <va_printk+0x1edc8>
 64c:	75025301 	strvc	r5, [r2, #-769]	; 0xfffffcff
 650:	7d021a00 	vstrvc	s2, [r2, #-0]
 654:	00760200 	rsbseq	r0, r6, r0, lsl #4
 658:	06c41900 	strbeq	r1, [r4], r0, lsl #18
 65c:	0d5b0000 	ldcleq	0, cr0, [fp, #-0]
 660:	06800000 	streq	r0, [r0], r0
 664:	011a0000 	tsteq	sl, r0
 668:	1a400150 	bne	1000bb0 <va_printk+0x1000720>
 66c:	91035101 	tstls	r3, r1, lsl #2
 670:	011a7ed0 			; <UNDEFINED> instruction: 0x011a7ed0
 674:	00790252 	rsbseq	r0, r9, r2, asr r2
 678:	007d021a 	rsbseq	r0, sp, sl, lsl r2
 67c:	00007602 	andeq	r7, r0, r2, lsl #12
 680:	0006d419 	andeq	sp, r6, r9, lsl r4
 684:	000ef100 	andeq	pc, lr, r0, lsl #2
 688:	00069c00 	andeq	r9, r6, r0, lsl #24
 68c:	50011a00 	andpl	r1, r1, r0, lsl #20
 690:	7dd09103 	ldfvcp	f1, [r0, #12]
 694:	0351011a 	cmpeq	r1, #-2147483642	; 0x80000006
 698:	007ed291 			; <UNDEFINED> instruction: 0x007ed291
 69c:	00093c19 	andeq	r3, r9, r9, lsl ip
 6a0:	000efd00 	andeq	pc, lr, r0, lsl #26
 6a4:	0006be00 	andeq	fp, r6, r0, lsl #28
 6a8:	50011a00 	andpl	r1, r1, r0, lsl #20
 6ac:	1a007602 	bne	1debc <va_printk+0x1da2c>
 6b0:	03055101 	movweq	r5, #20737	; 0x5101
 6b4:	0000007c 	andeq	r0, r0, ip, ror r0
 6b8:	0152011a 	cmpeq	r2, sl, lsl r1
 6bc:	60190033 	andsvs	r0, r9, r3, lsr r0
 6c0:	5b000009 	blpl	6ec <.debug_info+0x6ec>
 6c4:	eb00000d 	bl	700 <.debug_info+0x700>
 6c8:	1a000006 	bne	6e8 <.debug_info+0x6e8>
 6cc:	3a015001 	bcc	546d8 <va_printk+0x54248>
 6d0:	0351011a 	cmpeq	r1, #-2147483642	; 0x80000006
 6d4:	1a7dd091 	bne	1f74920 <va_printk+0x1f74490>
 6d8:	7b025201 	blvc	94ee4 <va_printk+0x94a54>
 6dc:	53011a00 	movwpl	r1, #6656	; 0x1a00
 6e0:	1a007502 	bne	1daf0 <va_printk+0x1d660>
 6e4:	02007d02 	andeq	r7, r0, #128	; 0x80
 6e8:	19000076 	stmdbne	r0, {r1, r2, r4, r5, r6}
 6ec:	00000980 	andeq	r0, r0, r0, lsl #19
 6f0:	00000d5b 	andeq	r0, r0, fp, asr sp
 6f4:	00000712 	andeq	r0, r0, r2, lsl r7
 6f8:	0150011a 	cmpeq	r0, sl, lsl r1
 6fc:	51011a3a 	tstpl	r1, sl, lsr sl
 700:	7ed09103 	atnvcs	f1, f3
 704:	0252011a 	subseq	r0, r2, #-2147483642	; 0x80000006
 708:	021a0079 	andseq	r0, sl, #121, 0	; 0x79
 70c:	7602007d 			; <UNDEFINED> instruction: 0x7602007d
 710:	8c190000 	ldchi	0, cr0, [r9], {-0}
 714:	15000009 	strne	r0, [r0, #-9]
 718:	3000000f 	andcc	r0, r0, pc
 71c:	1a000007 	bne	740 <.debug_info+0x740>
 720:	91035001 	tstls	r3, r1
 724:	011a7dd0 			; <UNDEFINED> instruction: 0x011a7dd0
 728:	28030551 	stmdacs	r3, {r0, r4, r6, r8, sl}
 72c:	00000000 	andeq	r0, r0, r0
 730:	0009a019 	andeq	sl, r9, r9, lsl r0
 734:	000f2100 	andeq	r2, pc, r0, lsl #2
 738:	00074c00 	andeq	r4, r7, r0, lsl #24
 73c:	50011a00 	andpl	r1, r1, r0, lsl #20
 740:	7dd09103 	ldfvcp	f1, [r0, #12]
 744:	0351011a 	cmpeq	r1, #-2147483642	; 0x80000006
 748:	007ed091 			; <UNDEFINED> instruction: 0x007ed091
 74c:	0009ac29 	andeq	sl, r9, r9, lsr #24
 750:	000ef100 	andeq	pc, lr, r0, lsl #2
 754:	0a541900 	beq	1506408 <va_printk+0x1505f78>
 758:	0f090000 	svceq	0x00090000
 75c:	078b0000 	streq	r0, [fp, r0]
 760:	011a0000 	tsteq	sl, r0
 764:	bc030550 	cfstr32lt	mvfx0, [r3], {80}	; 0x50
 768:	1a000000 	bne	770 <.debug_info+0x770>
 76c:	03055101 	movweq	r5, #20737	; 0x5101
 770:	00000000 	andeq	r0, r0, r0
 774:	0552011a 	ldrbeq	r0, [r2, #-282]	; 0xfffffee6
 778:	00001803 	andeq	r1, r0, r3, lsl #16
 77c:	53011a00 	movwpl	r1, #6656	; 0x1a00
 780:	1ab60802 	bne	fed82790 <va_printk+0xfed82300>
 784:	02007d02 	andeq	r7, r0, #128	; 0x80
 788:	29000076 	stmdbcs	r0, {r1, r2, r4, r5, r6}
 78c:	00000a58 	andeq	r0, r0, r8, asr sl
 790:	00000f2d 	andeq	r0, r0, sp, lsr #30
 794:	000a7419 	andeq	r7, sl, r9, lsl r4
 798:	000f0900 	andeq	r0, pc, r0, lsl #18
 79c:	0007bd00 	andeq	fp, r7, r0, lsl #26
 7a0:	50011a00 	andpl	r1, r1, r0, lsl #20
 7a4:	00140305 	andseq	r0, r4, r5, lsl #6
 7a8:	011a0000 	tsteq	sl, r0
 7ac:	00030551 	andeq	r0, r3, r1, asr r5
 7b0:	1a000000 	bne	7b8 <.debug_info+0x7b8>
 7b4:	03055201 	movweq	r5, #20993	; 0x5201
 7b8:	00000018 	andeq	r0, r0, r8, lsl r0
 7bc:	0a782900 	beq	1e0a408 <va_printk+0x1e09f78>
 7c0:	0f2d0000 	svceq	0x002d0000
 7c4:	2a000000 	bcs	7cc <.debug_info+0x7cc>
 7c8:	000006fc 	strdeq	r0, [r0], -ip
 7cc:	00000020 	andeq	r0, r0, r0, lsr #32
 7d0:	000007f6 	strdeq	r0, [r0], -r6
 7d4:	0100642b 	tsteq	r0, fp, lsr #8
 7d8:	00250cc5 	eoreq	r0, r5, r5, asr #25
 7dc:	141b0000 	ldrne	r0, [fp], #-0
 7e0:	74000007 	strvc	r0, [r0], #-7
 7e4:	1a000001 	bne	7f0 <.debug_info+0x7f0>
 7e8:	91035001 	tstls	r3, r1
 7ec:	011a7dd0 			; <UNDEFINED> instruction: 0x011a7dd0
 7f0:	00750251 	rsbseq	r0, r5, r1, asr r2
 7f4:	9a2c0000 	bls	b007fc <va_printk+0xb0036c>
 7f8:	1c00000c 	stcne	0, cr0, [r0], {12}
 7fc:	04000005 	streq	r0, [r0], #-5
 800:	00013000 	andeq	r3, r1, r0
 804:	0a940100 	beq	fe500c0c <va_printk+0xfe50077c>
 808:	0000081a 	andeq	r0, r0, sl, lsl r8
 80c:	000cab16 	andeq	sl, ip, r6, lsl fp
 810:	0007da00 	andeq	sp, r7, r0, lsl #20
 814:	0007d600 	andeq	sp, r7, r0, lsl #12
 818:	4c2c0000 	stcmi	0, cr0, [ip], #-0
 81c:	2400000b 	strcs	r0, [r0], #-11
 820:	01000007 	tsteq	r0, r7
 824:	00015000 	andeq	r5, r1, r0
 828:	09dc0100 	ldmibeq	ip, {r8}^
 82c:	00000950 	andeq	r0, r0, r0, asr r9
 830:	000b7516 	andeq	r7, fp, r6, lsl r5
 834:	00080800 	andeq	r0, r8, r0, lsl #16
 838:	00080200 	andeq	r0, r8, r0, lsl #4
 83c:	0b971600 	bleq	fe5c6044 <va_printk+0xfe5c5bb4>
 840:	083d0000 	ldmdaeq	sp!, {}	; <UNPREDICTABLE>
 844:	08370000 	ldmdaeq	r7!, {}	; <UNPREDICTABLE>
 848:	8b160000 	blhi	580850 <va_printk+0x5803c0>
 84c:	6f00000b 	svcvs	0x0000000b
 850:	69000008 	stmdbvs	r0, {r3}
 854:	2d000008 	stccs	0, cr0, [r0, #-32]	; 0xffffffe0
 858:	00000b7f 	andeq	r0, r0, pc, ror fp
 85c:	000b6916 	andeq	r6, fp, r6, lsl r9
 860:	0008a000 	andeq	sl, r8, r0
 864:	00089800 	andeq	r9, r8, r0, lsl #16
 868:	0b5d1600 	bleq	1746070 <va_printk+0x1745be0>
 86c:	08e30000 	stmiaeq	r3!, {}^	; <UNPREDICTABLE>
 870:	08dd0000 	ldmeq	sp, {}^	; <UNPREDICTABLE>
 874:	50260000 	eorpl	r0, r6, r0
 878:	2e000001 	cdpcs	0, 0, cr0, cr0, cr1, {0}
 87c:	00000ba3 	andeq	r0, r0, r3, lsr #23
 880:	7ed89103 	atnvce	f1, f3
 884:	000baf2f 	andeq	sl, fp, pc, lsr #30
 888:	00091d00 	andeq	r1, r9, r0, lsl #26
 88c:	00090f00 	andeq	r0, r9, r0, lsl #30
 890:	0bb93000 	bleq	fee4c898 <va_printk+0xfee4c408>
 894:	5a2c0000 	bpl	b0089c <va_printk+0xb0040c>
 898:	3000000c 	andcc	r0, r0, ip
 89c:	04000007 	streq	r0, [r0], #-7
 8a0:	00018800 	andeq	r8, r1, r0, lsl #16
 8a4:	097c0100 	ldmdbeq	ip!, {r8}^
 8a8:	000008e7 	andeq	r0, r0, r7, ror #17
 8ac:	000c8116 	andeq	r8, ip, r6, lsl r1
 8b0:	00098700 	andeq	r8, r9, r0, lsl #14
 8b4:	00098100 	andeq	r8, r9, r0, lsl #2
 8b8:	0c751600 	ldcleq	6, cr1, [r5], #-0
 8bc:	09bc0000 	ldmibeq	ip!, {}	; <UNPREDICTABLE>
 8c0:	09b00000 	ldmibeq	r0!, {}	; <UNPREDICTABLE>
 8c4:	6b160000 	blvs	5808cc <va_printk+0x58043c>
 8c8:	2200000c 	andcs	r0, r0, #12, 0
 8cc:	1200000a 	andne	r0, r0, #10, 0
 8d0:	2600000a 	strcs	r0, [r0], -sl
 8d4:	00000188 	andeq	r0, r0, r8, lsl #3
 8d8:	000c8d2f 	andeq	r8, ip, pc, lsr #26
 8dc:	000a9f00 	andeq	r9, sl, r0, lsl #30
 8e0:	000a9100 	andeq	r9, sl, r0, lsl #2
 8e4:	17000000 	strne	r0, [r0, -r0]
 8e8:	00000c06 	andeq	r0, r0, r6, lsl #24
 8ec:	000007f8 	strdeq	r0, [r0], -r8
 8f0:	01b80002 			; <UNDEFINED> instruction: 0x01b80002
 8f4:	7c010000 	stcvc	0, cr0, [r1], {-0}
 8f8:	0c371609 	ldceq	6, cr1, [r7], #-36	; 0xffffffdc
 8fc:	0aff0000 	beq	fffc0008 <va_printk+0xfffbfb78>
 900:	0af90000 	beq	ffe40008 <va_printk+0xffe3fb78>
 904:	2d160000 	ldccs	0, cr0, [r6, #-0]
 908:	3500000c 	strcc	r0, [r0, #-12]
 90c:	2b00000b 	blcs	34 <.debug_info+0x34>
 910:	1600000b 	strne	r0, [r0], -fp
 914:	00000c23 	andeq	r0, r0, r3, lsr #24
 918:	00000b84 	andeq	r0, r0, r4, lsl #23
 91c:	00000b80 	andeq	r0, r0, r0, lsl #23
 920:	000c1716 	andeq	r1, ip, r6, lsl r7
 924:	000bb400 	andeq	fp, fp, r0, lsl #8
 928:	000ba600 	andeq	sl, fp, r0, lsl #12
 92c:	01b82600 			; <UNDEFINED> instruction: 0x01b82600
 930:	432f0000 			; <UNDEFINED> instruction: 0x432f0000
 934:	1900000c 	stmdbne	r0, {r2, r3}
 938:	1700000c 	strne	r0, [r0, -ip]
 93c:	2f00000c 	svccs	0x0000000c
 940:	00000c4f 	andeq	r0, r0, pc, asr #24
 944:	00000c33 	andeq	r0, r0, r3, lsr ip
 948:	00000c2d 	andeq	r0, r0, sp, lsr #24
 94c:	00000000 	andeq	r0, r0, r0
 950:	000b4c2c 	andeq	r4, fp, ip, lsr #24
 954:	00083400 	andeq	r3, r8, r0, lsl #8
 958:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
 95c:	01000001 	tsteq	r0, r1
 960:	0a8e09d6 	beq	fe3830c0 <va_printk+0xfe382c30>
 964:	75160000 	ldrvc	r0, [r6, #-0]
 968:	6600000b 	strvs	r0, [r0], -fp
 96c:	6200000c 	andvs	r0, r0, #12, 0
 970:	1600000c 	strne	r0, [r0], -ip
 974:	00000b97 	muleq	r0, r7, fp
 978:	00000c8c 	andeq	r0, r0, ip, lsl #25
 97c:	00000c88 	andeq	r0, r0, r8, lsl #25
 980:	000b8b16 	andeq	r8, fp, r6, lsl fp
 984:	000cb000 	andeq	fp, ip, r0
 988:	000cac00 	andeq	sl, ip, r0, lsl #24
 98c:	0b7f2d00 	bleq	1fcbd94 <va_printk+0x1fcb904>
 990:	69160000 	ldmdbvs	r6, {}	; <UNPREDICTABLE>
 994:	d400000b 	strle	r0, [r0], #-11
 998:	ce00000c 	cdpgt	0, 0, cr0, cr0, cr12, {0}
 99c:	1600000c 	strne	r0, [r0], -ip
 9a0:	00000b5d 	andeq	r0, r0, sp, asr fp
 9a4:	00000d07 	andeq	r0, r0, r7, lsl #26
 9a8:	00000d03 	andeq	r0, r0, r3, lsl #26
 9ac:	0001f026 	andeq	pc, r1, r6, lsr #32
 9b0:	0ba32e00 	bleq	fe8cc1b8 <va_printk+0xfe8cbd28>
 9b4:	91030000 	mrsls	r0, (UNDEF: 3)
 9b8:	af2f7ed8 	svcge	0x002f7ed8
 9bc:	3100000b 	tstcc	r0, fp
 9c0:	2700000d 	strcs	r0, [r0, -sp]
 9c4:	2f00000d 	svccs	0x0000000d
 9c8:	00000bb9 			; <UNDEFINED> instruction: 0x00000bb9
 9cc:	00000d76 	andeq	r0, r0, r6, ror sp
 9d0:	00000d72 	andeq	r0, r0, r2, ror sp
 9d4:	000c5a2c 	andeq	r5, ip, ip, lsr #20
 9d8:	00085000 	andeq	r5, r8, r0
 9dc:	10000300 	andne	r0, r0, r0, lsl #6
 9e0:	01000002 	tsteq	r0, r2
 9e4:	0a25097c 	beq	942fdc <va_printk+0x942b4c>
 9e8:	81160000 	tsthi	r6, r0
 9ec:	9800000c 	stmdals	r0, {r2, r3}
 9f0:	9400000d 	strls	r0, [r0], #-13
 9f4:	1600000d 	strne	r0, [r0], -sp
 9f8:	00000c75 	andeq	r0, r0, r5, ror ip
 9fc:	00000dba 			; <UNDEFINED> instruction: 0x00000dba
 a00:	00000db6 			; <UNDEFINED> instruction: 0x00000db6
 a04:	000c6b16 	andeq	r6, ip, r6, lsl fp
 a08:	000de400 	andeq	lr, sp, r0, lsl #8
 a0c:	000dd800 	andeq	sp, sp, r0, lsl #16
 a10:	02102600 	andseq	r2, r0, #0, 12
 a14:	8d2f0000 	stchi	0, cr0, [pc, #-0]	; a1c <.debug_info+0xa1c>
 a18:	4000000c 	andmi	r0, r0, ip
 a1c:	3400000e 	strcc	r0, [r0], #-14
 a20:	0000000e 	andeq	r0, r0, lr
 a24:	0c061700 	stceq	7, cr1, [r6], {-0}
 a28:	08d80000 	ldmeq	r8, {}^	; <UNPREDICTABLE>
 a2c:	00020000 	andeq	r0, r2, r0
 a30:	00000238 	andeq	r0, r0, r8, lsr r2
 a34:	16097c01 	strne	r7, [r9], -r1, lsl #24
 a38:	00000c37 	andeq	r0, r0, r7, lsr ip
 a3c:	00000e90 	muleq	r0, r0, lr
 a40:	00000e8c 	andeq	r0, r0, ip, lsl #29
 a44:	000c2d16 	andeq	r2, ip, r6, lsl sp
 a48:	000eb800 	andeq	fp, lr, r0, lsl #16
 a4c:	000eae00 	andeq	sl, lr, r0, lsl #28
 a50:	0c231600 	stceq	6, cr1, [r3], #-0
 a54:	0f040000 	svceq	0x00040000
 a58:	0f000000 	svceq	0x00000000
 a5c:	17160000 	ldrne	r0, [r6, -r0]
 a60:	3200000c 	andcc	r0, r0, #12, 0
 a64:	2600000f 	strcs	r0, [r0], -pc
 a68:	2600000f 	strcs	r0, [r0], -pc
 a6c:	00000238 	andeq	r0, r0, r8, lsr r2
 a70:	000c432f 	andeq	r4, ip, pc, lsr #6
 a74:	000f8c00 	andeq	r8, pc, r0, lsl #24
 a78:	000f8800 	andeq	r8, pc, r0, lsl #16
 a7c:	0c4f2f00 	mcrreq	15, 0, r2, pc, cr0
 a80:	0fb20000 	svceq	0x00b20000
 a84:	0fae0000 	svceq	0x00ae0000
 a88:	00000000 	andeq	r0, r0, r0
 a8c:	e4190000 	ldr	r0, [r9], #-0
 a90:	5b000005 	blpl	aac <.debug_info+0xaac>
 a94:	b400000d 	strlt	r0, [r0], #-13
 a98:	1a00000a 	bne	ac8 <.debug_info+0xac8>
 a9c:	40015001 	andmi	r5, r1, r1
 aa0:	0351011a 	cmpeq	r1, #-2147483642	; 0x80000006
 aa4:	1a7dd091 	bne	1f74cf0 <va_printk+0x1f74860>
 aa8:	75025301 	strvc	r5, [r2, #-769]	; 0xfffffcff
 aac:	7d021a00 	vstrvc	s2, [r2, #-0]
 ab0:	00300100 	eorseq	r0, r0, r0, lsl #2
 ab4:	0006f419 	andeq	pc, r6, r9, lsl r4	; <UNPREDICTABLE>
 ab8:	000d5b00 	andeq	r5, sp, r0, lsl #22
 abc:	000ad400 	andeq	sp, sl, r0, lsl #8
 ac0:	50011a00 	andpl	r1, r1, r0, lsl #20
 ac4:	011a3a01 	tsteq	sl, r1, lsl #20
 ac8:	d0910351 	addsle	r0, r1, r1, asr r3
 acc:	53011a7d 	movwpl	r1, #6781	; 0x1a7d
 ad0:	00007502 	andeq	r7, r0, r2, lsl #10
 ad4:	0009d419 	andeq	sp, r9, r9, lsl r4
 ad8:	000f0900 	andeq	r0, pc, r0, lsl #18
 adc:	000aeb00 	andeq	lr, sl, r0, lsl #22
 ae0:	50011a00 	andpl	r1, r1, r0, lsl #20
 ae4:	00e40305 	rsceq	r0, r4, r5, lsl #6
 ae8:	31000000 	mrscc	r0, (UNDEF: 0)
 aec:	000009e4 	andeq	r0, r0, r4, ror #19
 af0:	00000afd 	strdeq	r0, [r0], -sp
 af4:	0450011a 	ldrbeq	r0, [r0], #-282	; 0xfffffee6
 af8:	067dc891 			; <UNDEFINED> instruction: 0x067dc891
 afc:	09f81900 	ldmibeq	r8!, {r8, fp, ip}^
 b00:	0f090000 	svceq	0x00090000
 b04:	0b2c0000 	bleq	b00b0c <va_printk+0xb0067c>
 b08:	011a0000 	tsteq	sl, r0
 b0c:	14030550 	strne	r0, [r3], #-1360	; 0xfffffab0
 b10:	1a000001 	bne	b1c <.debug_info+0xb1c>
 b14:	03055101 	movweq	r5, #20737	; 0x5101
 b18:	00000000 	andeq	r0, r0, r0
 b1c:	0552011a 	ldrbeq	r0, [r2, #-282]	; 0xfffffee6
 b20:	00001803 	andeq	r1, r0, r3, lsl #16
 b24:	53011a00 	movwpl	r1, #6656	; 0x1a00
 b28:	00e20802 	rsceq	r0, r2, r2, lsl #16
 b2c:	0009fc29 	andeq	pc, r9, r9, lsr #24
 b30:	000f2d00 	andeq	r2, pc, r0, lsl #26
 b34:	1c000000 	stcne	0, cr0, [r0], {-0}
 b38:	000000cc 	andeq	r0, r0, ip, asr #1
 b3c:	00000b47 	andeq	r0, r0, r7, asr #22
 b40:	00003a1d 	andeq	r3, r0, sp, lsl sl
 b44:	04000900 	streq	r0, [r0], #-2304	; 0xfffff700
 b48:	00000b37 	andeq	r0, r0, r7, lsr fp
 b4c:	0002d21e 	andeq	sp, r2, lr, lsl r2
 b50:	01490100 	mrseq	r0, (UNDEF: 89)
 b54:	000003d4 	ldrdeq	r0, [r0], -r4
 b58:	000be101 	andeq	lr, fp, r1, lsl #2
 b5c:	03493200 	movteq	r3, #37376	; 0x9200
 b60:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
 b64:	00003a0f 	andeq	r3, r0, pc, lsl #20
 b68:	73641f00 	cmnvc	r4, #0, 30
 b6c:	49010074 	stmdbmi	r1, {r2, r4, r5, r6}
 b70:	0003d41b 	andeq	sp, r3, fp, lsl r4
 b74:	006e1f00 	rsbeq	r1, lr, r0, lsl #30
 b78:	33244901 			; <UNDEFINED> instruction: 0x33244901
 b7c:	1f000000 	svcne	0x00000000
 b80:	006c6176 	rsbeq	r6, ip, r6, ror r1
 b84:	332b4901 			; <UNDEFINED> instruction: 0x332b4901
 b88:	32000000 	andcc	r0, r0, #0, 0
 b8c:	00000171 	andeq	r0, r0, r1, ror r1
 b90:	33344901 	teqcc	r4, #16384	; 0x4000
 b94:	32000000 	andcc	r0, r0, #0, 0
 b98:	0000034e 	andeq	r0, r0, lr, asr #6
 b9c:	333f4901 	teqcc	pc, #16384	; 0x4000
 ba0:	2b000000 	blcs	ba8 <.debug_info+0xba8>
 ba4:	00667562 	rsbeq	r7, r6, r2, ror #10
 ba8:	e1074e01 	tst	r7, r1, lsl #28
 bac:	2b00000b 	blcs	be0 <.debug_info+0xbe0>
 bb0:	4e010070 	mcrmi	0, 0, r0, cr1, cr0, {3}
 bb4:	0003d411 	andeq	sp, r3, r1, lsl r4
 bb8:	00752b00 	rsbseq	r2, r5, r0, lsl #22
 bbc:	3a0b4f01 	bcc	2d47c8 <va_printk+0x2d4338>
 bc0:	25000000 	strcs	r0, [r0, #-0]
 bc4:	000001b1 			; <UNDEFINED> instruction: 0x000001b1
 bc8:	00000c01 	andeq	r0, r0, r1, lsl #24
 bcc:	00000305 	andeq	r0, r0, r5, lsl #6
 bd0:	34330000 	ldrtcc	r0, [r3], #-0
 bd4:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 bd8:	3a0d5401 	bcc	355be4 <va_printk+0x355754>
 bdc:	00000000 	andeq	r0, r0, r0
 be0:	00c51c00 	sbceq	r1, r5, r0, lsl #24
 be4:	0bf10000 	bleq	ffc40bec <va_printk+0xffc4075c>
 be8:	3a1d0000 	bcc	740bf0 <va_printk+0x740760>
 bec:	3f000000 	svccc	0x00000000
 bf0:	00cc1c00 	sbceq	r1, ip, r0, lsl #24
 bf4:	0c010000 	stceq	0, cr0, [r1], {-0}
 bf8:	3a1d0000 	bcc	740c00 <va_printk+0x740770>
 bfc:	04000000 	streq	r0, [r0], #-0
 c00:	0bf10400 	bleq	ffc41c08 <va_printk+0xffc41778>
 c04:	f81e0000 			; <UNDEFINED> instruction: 0xf81e0000
 c08:	01000002 	tsteq	r0, r2
 c0c:	03d40e38 	bicseq	r0, r4, #56, 28	; 0x380
 c10:	5a010000 	bpl	40c18 <va_printk+0x40788>
 c14:	1f00000c 	svcne	0x0000000c
 c18:	00747364 	rsbseq	r7, r4, r4, ror #6
 c1c:	d41c3801 	ldrle	r3, [ip], #-2049	; 0xfffff7ff
 c20:	1f000003 	svcne	0x00000003
 c24:	3801006e 	stmdacc	r1, {r1, r2, r3, r5, r6}
 c28:	00003325 	andeq	r3, r0, r5, lsr #6
 c2c:	00701f00 	rsbseq	r1, r0, r0, lsl #30
 c30:	d42e3801 	strtle	r3, [lr], #-2049	; 0xfffff7ff
 c34:	32000003 	andcc	r0, r0, #3, 0
 c38:	00000287 	andeq	r0, r0, r7, lsl #5
 c3c:	d4373801 	ldrtle	r3, [r7], #-2049	; 0xfffff7ff
 c40:	2b000003 	blcs	c54 <.debug_info+0xc54>
 c44:	006e656c 	rsbeq	r6, lr, ip, ror #10
 c48:	33063a01 	movwcc	r3, #27137	; 0x6a01
 c4c:	2b000000 	blcs	c54 <.debug_info+0xc54>
 c50:	3e010073 	mcrcc	0, 0, r0, cr1, cr3, {3}
 c54:	0003d408 	andeq	sp, r3, r8, lsl #8
 c58:	70350000 	eorsvc	r0, r5, r0
 c5c:	01006461 	tsteq	r0, r1, ror #8
 c60:	03d40e2e 	bicseq	r0, r4, #736	; 0x2e0
 c64:	9a010000 	bls	40c6c <va_printk+0x407dc>
 c68:	1f00000c 	svcne	0x0000000c
 c6c:	2e010070 	mcrcs	0, 0, r0, cr1, cr0, {3}
 c70:	0003d418 	andeq	sp, r3, r8, lsl r4
 c74:	03493200 	movteq	r3, #37376	; 0x9200
 c78:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 c7c:	0003d422 	andeq	sp, r3, r2, lsr #8
 c80:	01713200 	cmneq	r1, r0, lsl #4
 c84:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 c88:	0000332c 	andeq	r3, r0, ip, lsr #6
 c8c:	656c2b00 	strbvs	r2, [ip, #-2816]!	; 0xfffff500
 c90:	2f01006e 	svccs	0x0001006e
 c94:	00003306 	andeq	r3, r0, r6, lsl #6
 c98:	0c1e0000 	ldceq	0, cr0, [lr], {-0}
 c9c:	01000000 	mrseq	r0, (UNDEF: 0)
 ca0:	00330c27 	eorseq	r0, r3, r7, lsr #24
 ca4:	b6010000 	strlt	r0, [r1], -r0
 ca8:	1f00000c 	svcne	0x0000000c
 cac:	27010063 	strcs	r0, [r1, -r3, rrx]
 cb0:	00003318 	andeq	r3, r0, r8, lsl r3
 cb4:	6e360000 	cdpvs	0, 3, cr0, cr6, cr0, {0}
 cb8:	01000002 	tsteq	r0, r2
 cbc:	0310061f 	tsteq	r0, #32505856	; 0x1f00000
 cc0:	00600000 	rsbeq	r0, r0, r0
 cc4:	9c010000 	stcls	0, cr0, [r1], {-0}
 cc8:	00000d46 	andeq	r0, r0, r6, asr #26
 ccc:	00020822 	andeq	r0, r2, r2, lsr #16
 cd0:	1b1f0100 	blne	7c10d8 <va_printk+0x7c0c48>
 cd4:	000000aa 	andeq	r0, r0, sl, lsr #1
 cd8:	00000fd7 	ldrdeq	r0, [r0], -r7
 cdc:	00000fd3 	ldrdeq	r0, [r0], -r3
 ce0:	0002d722 	andeq	sp, r2, r2, lsr #14
 ce4:	301f0100 	andscc	r0, pc, r0, lsl #2
 ce8:	000000dd 	ldrdeq	r0, [r0], -sp
 cec:	00000ffc 	strdeq	r0, [r0], -ip
 cf0:	00000ff8 	strdeq	r0, [r0], -r8
 cf4:	0001b125 	andeq	fp, r1, r5, lsr #2
 cf8:	000d5600 	andeq	r5, sp, r0, lsl #12
 cfc:	08030500 	stmdaeq	r3, {r8, sl}
 d00:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 d04:	00000354 	andeq	r0, r0, r4, asr r3
 d08:	00000f09 	andeq	r0, r0, r9, lsl #30
 d0c:	00000d3c 	andeq	r0, r0, ip, lsr sp
 d10:	0550011a 	ldrbeq	r0, [r0, #-282]	; 0xfffffee6
 d14:	00001403 	andeq	r1, r0, r3, lsl #8
 d18:	51011a00 	tstpl	r1, r0, lsl #20
 d1c:	00000305 	andeq	r0, r0, r5, lsl #6
 d20:	011a0000 	tsteq	sl, r0
 d24:	08030552 	stmdaeq	r3, {r1, r4, r6, r8, sl}
 d28:	1a000000 	bne	d30 <.debug_info+0xd30>
 d2c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 d30:	7d021a20 	vstrvc	s2, [r2, #-128]	; 0xffffff80
 d34:	50030500 	andpl	r0, r3, r0, lsl #10
 d38:	00000000 	andeq	r0, r0, r0
 d3c:	00035829 	andeq	r5, r3, r9, lsr #16
 d40:	000f2d00 	andeq	r2, pc, r0, lsl #26
 d44:	cc1c0000 	ldcgt	0, cr0, [ip], {-0}
 d48:	56000000 	strpl	r0, [r0], -r0
 d4c:	1d00000d 	stcne	0, cr0, [r0, #-52]	; 0xffffffcc
 d50:	0000003a 	andeq	r0, r0, sl, lsr r0
 d54:	4604000e 	strmi	r0, [r4], -lr
 d58:	3700000d 	strcc	r0, [r0, -sp]
 d5c:	00000b4c 	andeq	r0, r0, ip, asr #22
 d60:	00000000 	andeq	r0, r0, r0
 d64:	00000310 	andeq	r0, r0, r0, lsl r3
 d68:	0ef19c01 	cdpeq	12, 15, cr9, cr1, cr1, {0}
 d6c:	5d160000 	ldcpl	0, cr0, [r6, #-0]
 d70:	2300000b 	movwcs	r0, #11
 d74:	1d000010 	stcne	0, cr0, [r0, #-64]	; 0xffffffc0
 d78:	16000010 			; <UNDEFINED> instruction: 0x16000010
 d7c:	00000b69 	andeq	r0, r0, r9, ror #22
 d80:	00001057 	andeq	r1, r0, r7, asr r0
 d84:	00001051 	andeq	r1, r0, r1, asr r0
 d88:	000b7f16 	andeq	r7, fp, r6, lsl pc
 d8c:	0010a300 	andseq	sl, r0, r0, lsl #6
 d90:	00108300 	andseq	r8, r0, r0, lsl #6
 d94:	0b8b1600 	bleq	fe2c659c <va_printk+0xfe2c610c>
 d98:	11790000 	cmnne	r9, r0
 d9c:	116b0000 	cmnne	fp, r0
 da0:	97380000 	ldrls	r0, [r8, -r0]!
 da4:	0200000b 	andeq	r0, r0, #11, 0
 da8:	a32e0091 			; <UNDEFINED> instruction: 0xa32e0091
 dac:	0300000b 	movweq	r0, #11
 db0:	2f7fa891 	svccs	0x007fa891
 db4:	00000baf 	andeq	r0, r0, pc, lsr #23
 db8:	0000120d 	andeq	r1, r0, sp, lsl #4
 dbc:	000011d9 	ldrdeq	r1, [r0], -r9
 dc0:	000bb92f 	andeq	fp, fp, pc, lsr #18
 dc4:	00137200 	andseq	r7, r3, r0, lsl #4
 dc8:	00135200 	andseq	r5, r3, r0, lsl #4
 dcc:	0b753900 	bleq	1d4f1d4 <va_printk+0x1d4ed44>
 dd0:	2c800000 	stccs	0, cr0, [r0], {0}
 dd4:	00000c5a 	andeq	r0, r0, sl, asr ip
 dd8:	0000009c 	muleq	r0, ip, r0
 ddc:	00000004 	andeq	r0, r0, r4
 de0:	7c010000 	stcvc	0, cr0, [r1], {-0}
 de4:	000e2409 	andeq	r2, lr, r9, lsl #8
 de8:	0c811600 	stceq	6, cr1, [r1], {0}
 dec:	144f0000 	strbne	r0, [pc], #-0	; 8 <.debug_info+0x8>
 df0:	14450000 	strbne	r0, [r5], #-0
 df4:	75160000 	ldrvc	r0, [r6, #-0]
 df8:	a300000c 	movwge	r0, #12
 dfc:	93000014 	movwls	r0, #20
 e00:	16000014 			; <UNDEFINED> instruction: 0x16000014
 e04:	00000c6b 	andeq	r0, r0, fp, ror #24
 e08:	00001523 	andeq	r1, r0, r3, lsr #10
 e0c:	0000150f 	andeq	r1, r0, pc, lsl #10
 e10:	00000026 	andeq	r0, r0, r6, lsr #32
 e14:	0c8d2f00 	stceq	15, cr2, [sp], {0}
 e18:	15b50000 	ldrne	r0, [r5, #0]!
 e1c:	15a50000 	strne	r0, [r5, #0]!
 e20:	00000000 	andeq	r0, r0, r0
 e24:	000c062c 	andeq	r0, ip, ip, lsr #12
 e28:	00015400 	andeq	r5, r1, r0, lsl #8
 e2c:	48000200 	stmdami	r0, {r9}
 e30:	01000000 	mrseq	r0, (UNDEF: 0)
 e34:	0e8f097c 			; <UNDEFINED> instruction: 0x0e8f097c
 e38:	37160000 	ldrcc	r0, [r6, -r0]
 e3c:	2100000c 	tstcs	r0, ip
 e40:	19000016 	stmdbne	r0, {r1, r2, r4}
 e44:	16000016 			; <UNDEFINED> instruction: 0x16000016
 e48:	00000c2d 	andeq	r0, r0, sp, lsr #24
 e4c:	00001660 	andeq	r1, r0, r0, ror #12
 e50:	00001658 	andeq	r1, r0, r8, asr r6
 e54:	000c2316 	andeq	r2, ip, r6, lsl r3
 e58:	00169f00 	andseq	r9, r6, r0, lsl #30
 e5c:	00169b00 	andseq	r9, r6, r0, lsl #22
 e60:	0c171600 	ldceq	6, cr1, [r7], {-0}
 e64:	16cd0000 	strbne	r0, [sp], r0
 e68:	16c10000 	strbne	r0, [r1], r0
 e6c:	48260000 	stmdami	r6!, {}	; <UNPREDICTABLE>
 e70:	2f000000 	svccs	0x00000000
 e74:	00000c43 	andeq	r0, r0, r3, asr #24
 e78:	00001725 	andeq	r1, r0, r5, lsr #14
 e7c:	0000171f 	andeq	r1, r0, pc, lsl r7
 e80:	000c4f2f 	andeq	r4, ip, pc, lsr #30
 e84:	00175700 	andseq	r5, r7, r0, lsl #14
 e88:	00175300 	andseq	r5, r7, r0, lsl #6
 e8c:	3a000000 	bcc	e94 <.debug_info+0xe94>
 e90:	00000bd2 	ldrdeq	r0, [r0], -r2
 e94:	00000208 	andeq	r0, r0, r8, lsl #4
 e98:	00000060 	andeq	r0, r0, r0, rrx
 e9c:	00000eae 	andeq	r0, r0, lr, lsr #29
 ea0:	000bd32f 	andeq	sp, fp, pc, lsr #6
 ea4:	00177900 	andseq	r7, r7, r0, lsl #18
 ea8:	00177500 	andseq	r7, r7, r0, lsl #10
 eac:	d0190000 	andsle	r0, r9, r0
 eb0:	09000002 	stmdbeq	r0, {r1}
 eb4:	e700000f 	str	r0, [r0, -pc]
 eb8:	1a00000e 	bne	ef8 <.debug_info+0xef8>
 ebc:	03055001 	movweq	r5, #20481	; 0x5001
 ec0:	00000014 	andeq	r0, r0, r4, lsl r0
 ec4:	0551011a 	ldrbeq	r0, [r1, #-282]	; 0xfffffee6
 ec8:	00000003 	andeq	r0, r0, r3
 ecc:	52011a00 	andpl	r1, r1, #0, 20
 ed0:	00000305 	andeq	r0, r0, r5, lsl #6
 ed4:	011a0000 	tsteq	sl, r0
 ed8:	79080253 	stmdbvc	r8, {r0, r1, r4, r6, r9}
 edc:	007d021a 	rsbseq	r0, sp, sl, lsl r2
 ee0:	00280305 	eoreq	r0, r8, r5, lsl #6
 ee4:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
 ee8:	000002d4 	ldrdeq	r0, [r0], -r4
 eec:	00000f2d 	andeq	r0, r0, sp, lsr #30
 ef0:	02aa3b00 	adceq	r3, sl, #0, 22
 ef4:	02aa0000 	adceq	r0, sl, #0, 0
 ef8:	f3030000 	vhadd.u8	d0, d3, d0
 efc:	03413b07 	movteq	r3, #6919	; 0x1b07
 f00:	03410000 	movteq	r0, #4096	; 0x1000
 f04:	f0030000 			; <UNDEFINED> instruction: 0xf0030000
 f08:	02be3b05 	adcseq	r3, lr, #5120	; 0x1400
 f0c:	02be0000 	adcseq	r0, lr, #0, 0
 f10:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
 f14:	030a3b06 	movweq	r3, #43782	; 0xab06
 f18:	030a0000 	movweq	r0, #40960	; 0xa000
 f1c:	ef030000 	svc	0x00030000
 f20:	02b13b05 	adcseq	r3, r1, #5120	; 0x1400
 f24:	02b10000 	adcseq	r0, r1, #0, 0
 f28:	f2030000 	vhadd.s8	d0, d3, d0
 f2c:	01e03b07 	mvneq	r3, r7, lsl #22
 f30:	01e00000 	mvneq	r0, r0
 f34:	6e030000 	cdpvs	0, 0, cr0, cr3, cr0, {0}
 f38:	Address 0x0000000000000f38 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <va_printk+0x2bfc1c>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	0008030b 	andeq	r0, r8, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <va_printk+0x2ce3e4>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <va_printk+0xe833d8>
  58:	0b390b3b 	bleq	e42d4c <va_printk+0xe428bc>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <va_printk+0x3800>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	01130a00 	tsteq	r3, r0, lsl #20
  70:	0b0b0e03 	bleq	2c3884 <va_printk+0x2c33f4>
  74:	0b3b0b3a 	bleq	ec2d64 <va_printk+0xec28d4>
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	03000d0b 	movweq	r0, #3339	; 0xd0b
  80:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
  84:	0019340b 	andseq	r3, r9, fp, lsl #8
  88:	000f0c00 	andeq	r0, pc, r0, lsl #24
  8c:	00000b0b 	andeq	r0, r0, fp, lsl #22
  90:	3f012e0d 	svccc	0x00012e0d
  94:	3a0e0319 	bcc	380d00 <va_printk+0x380870>
  98:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  a0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  a4:	97184006 	ldrls	r4, [r8, -r6]
  a8:	13011942 	movwne	r1, #6466	; 0x1942
  ac:	050e0000 	streq	r0, [lr, #-0]
  b0:	3a080300 	bcc	200cb8 <va_printk+0x200828>
  b4:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  bc:	1742b717 	smlaldne	fp, r2, r7, r7
  c0:	050f0000 	streq	r0, [pc, #-0]	; c8 <.debug_abbrev+0xc8>
  c4:	3a0e0300 	bcc	380ccc <va_printk+0x38083c>
  c8:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  d0:	1742b717 	smlaldne	fp, r2, r7, r7
  d4:	34100000 	ldrcc	r0, [r0], #-0
  d8:	3a080300 	bcc	200ce0 <va_printk+0x200850>
  dc:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  e0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  e4:	1742b717 	smlaldne	fp, r2, r7, r7
  e8:	34110000 	ldrcc	r0, [r1], #-0
  ec:	3a0e0300 	bcc	380cf4 <va_printk+0x380864>
  f0:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  f4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  f8:	1742b717 	smlaldne	fp, r2, r7, r7
  fc:	34120000 	ldrcc	r0, [r2], #-0
 100:	3a080300 	bcc	200d08 <va_printk+0x200878>
 104:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 108:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 10c:	13000018 	movwne	r0, #24
 110:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 114:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 118:	13490b39 	movtne	r0, #39737	; 0x9b39
 11c:	00000b1c 	andeq	r0, r0, ip, lsl fp
 120:	55010b14 	strpl	r0, [r1, #-2836]	; 0xfffff4ec
 124:	00130117 	andseq	r0, r3, r7, lsl r1
 128:	011d1500 	tsteq	sp, r0, lsl #10
 12c:	01521331 	cmpeq	r2, r1, lsr r3
 130:	550542b8 	strpl	r4, [r5, #-696]	; 0xfffffd48
 134:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
 138:	010b5705 	tsteq	fp, r5, lsl #14
 13c:	16000013 			; <UNDEFINED> instruction: 0x16000013
 140:	13310005 	teqne	r1, #5, 0
 144:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 148:	17000017 	smladne	r0, r7, r0, r0
 14c:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 150:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
 154:	58175505 	ldmdapl	r7, {r0, r2, r8, sl, ip, lr}
 158:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
 15c:	1800000b 	stmdane	r0, {r0, r1, r3}
 160:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 164:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
 168:	12011105 	andne	r1, r1, #1073741825	; 0x40000001
 16c:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
 170:	000b570b 	andeq	r5, fp, fp, lsl #14
 174:	82891900 	addhi	r1, r9, #0, 18
 178:	01110101 	tsteq	r1, r1, lsl #2
 17c:	13011331 	movwne	r1, #4913	; 0x1331
 180:	8a1a0000 	bhi	680188 <va_printk+0x67fcf8>
 184:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
 188:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
 18c:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
 190:	11010182 	smlabbne	r1, r2, r1, r0
 194:	00133101 	andseq	r3, r3, r1, lsl #2
 198:	01011c00 	tsteq	r1, r0, lsl #24
 19c:	13011349 	movwne	r1, #4937	; 0x1349
 1a0:	211d0000 	tstcs	sp, r0
 1a4:	2f134900 	svccs	0x00134900
 1a8:	1e00000b 	cdpne	0, 0, cr0, cr0, cr11, {0}
 1ac:	0e03012e 	adfeqsp	f0, f3, #0.5
 1b0:	0b3b0b3a 	bleq	ec2ea0 <va_printk+0xec2a10>
 1b4:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 1b8:	0b201349 	bleq	804ee4 <va_printk+0x804a54>
 1bc:	00001301 	andeq	r1, r0, r1, lsl #6
 1c0:	0300051f 	movweq	r0, #1311	; 0x51f
 1c4:	3b0b3a08 	blcc	2ce9ec <va_printk+0x2ce55c>
 1c8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1cc:	20000013 	andcs	r0, r0, r3, lsl r0
 1d0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 1d4:	0b3a0e03 	bleq	e839e8 <va_printk+0xe83558>
 1d8:	0b390b3b 	bleq	e42ecc <va_printk+0xe42a3c>
 1dc:	13491927 	movtne	r1, #39207	; 0x9927
 1e0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 1e4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 1e8:	00130119 	andseq	r0, r3, r9, lsl r1
 1ec:	00052100 	andeq	r2, r5, r0, lsl #2
 1f0:	0b3a0803 	bleq	e82204 <va_printk+0xe81d74>
 1f4:	0b390b3b 	bleq	e42ee8 <va_printk+0xe42a58>
 1f8:	17021349 	strne	r1, [r2, -r9, asr #6]
 1fc:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 200:	00052200 	andeq	r2, r5, r0, lsl #4
 204:	0b3a0e03 	bleq	e83a18 <va_printk+0xe83588>
 208:	0b390b3b 	bleq	e42efc <va_printk+0xe42a6c>
 20c:	17021349 	strne	r1, [r2, -r9, asr #6]
 210:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 214:	00342300 	eorseq	r2, r4, r0, lsl #6
 218:	0b3a0803 	bleq	e8222c <va_printk+0xe81d9c>
 21c:	0b390b3b 	bleq	e42f10 <va_printk+0xe42a80>
 220:	17021349 	strne	r1, [r2, -r9, asr #6]
 224:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 228:	00342400 	eorseq	r2, r4, r0, lsl #8
 22c:	0b3a0e03 	bleq	e83a40 <va_printk+0xe835b0>
 230:	0b390b3b 	bleq	e42f24 <va_printk+0xe42a94>
 234:	17021349 	strne	r1, [r2, -r9, asr #6]
 238:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 23c:	00342500 	eorseq	r2, r4, r0, lsl #10
 240:	13490e03 	movtne	r0, #40451	; 0x9e03
 244:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
 248:	0b260000 	bleq	980250 <va_printk+0x97fdc0>
 24c:	00175501 	andseq	r5, r7, r1, lsl #10
 250:	00342700 	eorseq	r2, r4, r0, lsl #14
 254:	0b3a0803 	bleq	e82268 <va_printk+0xe81dd8>
 258:	0b390b3b 	bleq	e42f4c <va_printk+0xe42abc>
 25c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 260:	34280000 	strtcc	r0, [r8], #-0
 264:	3a0e0300 	bcc	380e6c <va_printk+0x3809dc>
 268:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 26c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 270:	29000018 	stmdbcs	r0, {r3, r4}
 274:	00018289 	andeq	r8, r1, r9, lsl #5
 278:	13310111 	teqne	r1, #1073741828	; 0x40000004
 27c:	0b2a0000 	bleq	a80284 <va_printk+0xa7fdf4>
 280:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
 284:	00130106 	andseq	r0, r3, r6, lsl #2
 288:	00342b00 	eorseq	r2, r4, r0, lsl #22
 28c:	0b3a0803 	bleq	e822a0 <va_printk+0xe81e10>
 290:	0b390b3b 	bleq	e42f84 <va_printk+0xe42af4>
 294:	00001349 	andeq	r1, r0, r9, asr #6
 298:	31011d2c 	tstcc	r1, ip, lsr #26
 29c:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
 2a0:	17550542 	ldrbne	r0, [r5, -r2, asr #10]
 2a4:	0b590b58 	bleq	164300c <va_printk+0x1642b7c>
 2a8:	13010b57 	movwne	r0, #6999	; 0x1b57
 2ac:	052d0000 	streq	r0, [sp, #-0]!
 2b0:	00133100 	andseq	r3, r3, r0, lsl #2
 2b4:	00342e00 	eorseq	r2, r4, r0, lsl #28
 2b8:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
 2bc:	342f0000 	strtcc	r0, [pc], #-0	; 2c4 <.debug_abbrev+0x2c4>
 2c0:	02133100 	andseq	r3, r3, #0
 2c4:	1742b717 	smlaldne	fp, r2, r7, r7
 2c8:	34300000 	ldrtcc	r0, [r0], #-0
 2cc:	00133100 	andseq	r3, r3, r0, lsl #2
 2d0:	82893100 	addhi	r3, r9, #0
 2d4:	01110101 	tsteq	r1, r1, lsl #2
 2d8:	00001301 	andeq	r1, r0, r1, lsl #6
 2dc:	03000532 	movweq	r0, #1330	; 0x532
 2e0:	3b0b3a0e 	blcc	2ceb20 <va_printk+0x2ce690>
 2e4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 2e8:	33000013 	movwcc	r0, #19
 2ec:	0000010b 	andeq	r0, r0, fp, lsl #2
 2f0:	03003434 	movweq	r3, #1076	; 0x434
 2f4:	3b0b3a0e 	blcc	2ceb34 <va_printk+0x2ce6a4>
 2f8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 2fc:	35000013 	strcc	r0, [r0, #-19]	; 0xffffffed
 300:	0803012e 	stmdaeq	r3, {r1, r2, r3, r5, r8}
 304:	0b3b0b3a 	bleq	ec2ff4 <va_printk+0xec2b64>
 308:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 30c:	0b201349 	bleq	805038 <va_printk+0x804ba8>
 310:	00001301 	andeq	r1, r0, r1, lsl #6
 314:	3f012e36 	svccc	0x00012e36
 318:	3a0e0319 	bcc	380f84 <va_printk+0x380af4>
 31c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 320:	1119270b 	tstne	r9, fp, lsl #14
 324:	40061201 	andmi	r1, r6, r1, lsl #4
 328:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 32c:	00001301 	andeq	r1, r0, r1, lsl #6
 330:	31012e37 	tstcc	r1, r7, lsr lr
 334:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 338:	97184006 	ldrls	r4, [r8, -r6]
 33c:	13011942 	movwne	r1, #6466	; 0x1942
 340:	05380000 	ldreq	r0, [r8, #-0]!
 344:	02133100 	andseq	r3, r3, #0
 348:	39000018 	stmdbcc	r0, {r3, r4}
 34c:	13310005 	teqne	r1, #5, 0
 350:	00000b1c 	andeq	r0, r0, ip, lsl fp
 354:	31010b3a 	tstcc	r1, sl, lsr fp
 358:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 35c:	00130106 	andseq	r0, r3, r6, lsl #2
 360:	002e3b00 	eoreq	r3, lr, r0, lsl #22
 364:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 368:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 36c:	0b3b0b3a 	bleq	ec305c <va_printk+0xec2bcc>
 370:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000000 	andeq	r0, r0, r0
       4:	03700000 	cmneq	r0, #0, 0
       8:	03bc0000 			; <UNDEFINED> instruction: 0x03bc0000
       c:	00010000 	andeq	r0, r1, r0
      10:	0003bc50 	andeq	fp, r3, r0, asr ip
      14:	00047c00 	andeq	r7, r4, r0, lsl #24
      18:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
      1c:	0000047c 	andeq	r0, r0, ip, ror r4
      20:	00000490 	muleq	r0, r0, r4
      24:	00500001 	subseq	r0, r0, r1
	...
      30:	00000303 	andeq	r0, r0, r3, lsl #6
      34:	00037000 	andeq	r7, r3, r0
      38:	0003ac00 	andeq	sl, r3, r0, lsl #24
      3c:	90000800 	andls	r0, r0, r0, lsl #16
      40:	90049340 	andls	r9, r4, r0, asr #6
      44:	ac049341 	stcge	3, cr9, [r4], {65}	; 0x41
      48:	e0000003 	and	r0, r0, r3
      4c:	08000003 	stmdaeq	r0, {r0, r1}
      50:	93509000 	cmpls	r0, #0, 0
      54:	93519004 	cmpls	r1, #4, 0
      58:	0003e004 	andeq	lr, r3, r4
      5c:	00049000 	andeq	r9, r4, r0
      60:	f3002200 	vhsub.u8	d2, d0, d0
      64:	2540f503 	strbcs	pc, [r0, #-1283]	; 0xfffffafd	; <UNPREDICTABLE>
      68:	f503f31f 			; <UNDEFINED> instruction: 0xf503f31f
      6c:	03f32540 	mvnseq	r2, #64, 10	; 0x10000000
      70:	f42540f5 	vld4.<illegal width 64>	{d4-d7}, [r5 :256], r5
      74:	00000825 	andeq	r0, r0, r5, lsr #16
      78:	00000000 	andeq	r0, r0, r0
      7c:	282d0000 	stmdacs	sp!, {}	; <UNPREDICTABLE>
      80:	13160001 	tstne	r6, #1, 0
      84:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
      90:	70000000 	andvc	r0, r0, r0
      94:	b4000003 	strlt	r0, [r0], #-3
      98:	01000003 	tsteq	r0, r3
      9c:	03b45100 			; <UNDEFINED> instruction: 0x03b45100
      a0:	03c30000 	biceq	r0, r3, #0, 0
      a4:	00010000 	andeq	r0, r1, r0
      a8:	0003c353 	andeq	ip, r3, r3, asr r3
      ac:	00049000 	andeq	r9, r4, r0
      b0:	f3000400 	vshl.u8	d0, d0, d0
      b4:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
      c0:	00000302 	andeq	r0, r0, r2, lsl #6
      c4:	0003ac00 	andeq	sl, r3, r0, lsl #24
      c8:	0003ac00 	andeq	sl, r3, r0, lsl #24
      cc:	50000100 	andpl	r0, r0, r0, lsl #2
      d0:	000003ac 	andeq	r0, r0, ip, lsr #7
      d4:	0000047c 	andeq	r0, r0, ip, ror r4
      d8:	7c540001 	mrrcvc	0, 0, r0, r4, cr1
      dc:	90000004 	andls	r0, r0, r4
      e0:	1b000004 	blne	f8 <.debug_loc+0xf8>
      e4:	70017000 	andvc	r7, r1, r0
      e8:	f503f300 			; <UNDEFINED> instruction: 0xf503f300
      ec:	25f42540 	ldrbcs	r2, [r4, #1344]!	; 0x540
      f0:	00000008 	andeq	r0, r0, r8
      f4:	00000000 	andeq	r0, r0, r0
      f8:	01282d00 			; <UNDEFINED> instruction: 0x01282d00
      fc:	9f131600 	svcls	0x00131600
	...
     108:	00000006 	andeq	r0, r0, r6
     10c:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
     110:	000003e0 	andeq	r0, r0, r0, ror #7
     114:	50f5001d 	rscspl	r0, r5, sp, lsl r0
     118:	25f41925 	ldrbcs	r1, [r4, #2341]!	; 0x925
     11c:	00000008 	andeq	r0, r0, r8
     120:	c3880000 	orrgt	r0, r8, #0, 0
     124:	33f71e40 	mvnscc	r1, #64, 28	; 0x400
     128:	100a00f7 	strdne	r0, [sl], -r7
     12c:	1b141427 	blne	5051d0 <va_printk+0x504d40>
     130:	e09f1c1e 	adds	r1, pc, lr, lsl ip	; <UNPREDICTABLE>
     134:	90000003 	andls	r0, r0, r3
     138:	3b000004 	blcc	150 <.debug_loc+0x150>
     13c:	f503f300 			; <UNDEFINED> instruction: 0xf503f300
     140:	f31f2540 	vrshl.u16	q1, q0, <illegal reg q7.5>
     144:	2540f503 	strbcs	pc, [r0, #-1283]	; 0xfffffafd	; <UNPREDICTABLE>
     148:	40f503f3 	ldrshtmi	r0, [r5], #51	; 0x33
     14c:	0825f425 	stmdaeq	r5!, {r0, r2, r5, sl, ip, sp, lr, pc}
	...
     158:	0001282d 	andeq	r2, r1, sp, lsr #16
     15c:	f4191316 			; <UNDEFINED> instruction: 0xf4191316
     160:	00000825 	andeq	r0, r0, r5, lsr #16
     164:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
     168:	f71e40c3 			; <UNDEFINED> instruction: 0xf71e40c3
     16c:	0a00f733 	beq	3de40 <va_printk+0x3d9b0>
     170:	14142710 	ldrne	r2, [r4], #-1808	; 0xfffff8f0
     174:	9f1c1e1b 	svcls	0x001c1e1b
	...
     180:	0000000c 	andeq	r0, r0, ip
     184:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
     188:	000003e0 	andeq	r0, r0, r0, ror #7
     18c:	50f50008 	rscspl	r0, r5, r8
     190:	f733f725 			; <UNDEFINED> instruction: 0xf733f725
     194:	03e09f00 	mvneq	r9, #0, 30
     198:	04900000 	ldreq	r0, [r0], #0
     19c:	00260000 	eoreq	r0, r6, r0
     1a0:	40f503f3 	ldrshtmi	r0, [r5], #51	; 0x33
     1a4:	03f31f25 	mvnseq	r1, #148	; 0x94
     1a8:	f32540f5 	vqadd.u32	q2, <illegal reg q10.5>, <illegal reg q10.5>
     1ac:	2540f503 	strbcs	pc, [r0, #-1283]	; 0xfffffafd	; <UNPREDICTABLE>
     1b0:	000825f4 	strdeq	r2, [r8], -r4
     1b4:	00000000 	andeq	r0, r0, r0
     1b8:	2d000000 	stccs	0, cr0, [r0, #-0]
     1bc:	16000128 	strne	r0, [r0], -r8, lsr #2
     1c0:	f733f713 			; <UNDEFINED> instruction: 0xf733f713
     1c4:	00009f00 	andeq	r9, r0, r0, lsl #30
     1c8:	00000000 	andeq	r0, r0, r0
     1cc:	01020000 	mrseq	r0, (UNDEF: 2)
     1d0:	01010101 	tsteq	r1, r1, lsl #2
     1d4:	00010101 	andeq	r0, r1, r1, lsl #2
     1d8:	00000420 	andeq	r0, r0, r0, lsr #8
     1dc:	00000434 	andeq	r0, r0, r4, lsr r4
     1e0:	9f300002 	svcls	0x00300002
     1e4:	00000434 	andeq	r0, r0, r4, lsr r4
     1e8:	00000448 	andeq	r0, r0, r8, asr #8
     1ec:	9f310002 	svcls	0x00310002
     1f0:	00000448 	andeq	r0, r0, r8, asr #8
     1f4:	00000458 	andeq	r0, r0, r8, asr r4
     1f8:	9f320002 	svcls	0x00320002
     1fc:	00000458 	andeq	r0, r0, r8, asr r4
     200:	00000468 	andeq	r0, r0, r8, ror #8
     204:	9f330002 	svcls	0x00330002
     208:	00000468 	andeq	r0, r0, r8, ror #8
     20c:	00000490 	muleq	r0, r0, r4
     210:	9f340002 	svcls	0x00340002
	...
     21c:	06030301 	streq	r0, [r3], -r1, lsl #6
     220:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
     224:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
     228:	50900008 	addspl	r0, r0, r8
     22c:	51900493 			; <UNDEFINED> instruction: 0x51900493
     230:	03b00493 	movseq	r0, #-1828716544	; 0x93000000
     234:	03b00000 	movseq	r0, #0, 0
     238:	00050000 	andeq	r0, r5, r0
     23c:	192550f5 	stmdbne	r5!, {r0, r2, r4, r5, r6, r7, ip, lr}
     240:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     244:	00000000 	andeq	r0, r0, r0
     248:	b0060400 	andlt	r0, r6, r0, lsl #8
     24c:	b0000003 	andlt	r0, r0, r3
     250:	11000003 	tstne	r0, r3
     254:	2550f500 	ldrbcs	pc, [r0, #-1280]	; 0xfffffb00	; <UNPREDICTABLE>
     258:	0825f419 	stmdaeq	r5!, {r0, r3, r4, sl, ip, sp, lr, pc}
     25c:	00000000 	andeq	r0, r0, r0
     260:	40c38800 	sbcmi	r8, r3, r0, lsl #16
     264:	00009f1e 	andeq	r9, r0, lr, lsl pc
     268:	00000000 	andeq	r0, r0, r0
     26c:	0c080000 	stceq	0, cr0, [r8], {-0}
     270:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
     274:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
     278:	50900008 	addspl	r0, r0, r8
     27c:	51900493 			; <UNDEFINED> instruction: 0x51900493
     280:	00000493 	muleq	r0, r3, r4
     284:	00000000 	andeq	r0, r0, r0
     288:	0c0a0000 	stceq	0, cr0, [sl], {-0}
     28c:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
     290:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
     294:	50900008 	addspl	r0, r0, r8
     298:	51900493 			; <UNDEFINED> instruction: 0x51900493
     29c:	00000493 	muleq	r0, r3, r4
	...
     2b0:	00000490 	muleq	r0, r0, r4
     2b4:	0000049c 	muleq	r0, ip, r4
     2b8:	9c500001 	mrrcls	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     2bc:	d8000004 	stmdale	r0, {r2}
     2c0:	01000004 	tsteq	r0, r4
     2c4:	04d85b00 	ldrbeq	r5, [r8], #2816	; 0xb00
     2c8:	0a340000 	beq	d002d0 <va_printk+0xcffe40>
     2cc:	00040000 	andeq	r0, r4, r0
     2d0:	9f5001f3 	svcls	0x005001f3
     2d4:	00000a34 	andeq	r0, r0, r4, lsr sl
     2d8:	00000a3c 	andeq	r0, r0, ip, lsr sl
     2dc:	3c5b0001 	mrrccc	0, 0, r0, fp, cr1
     2e0:	c400000a 	strgt	r0, [r0], #-10
     2e4:	0400000a 	streq	r0, [r0], #-10
     2e8:	5001f300 	andpl	pc, r1, r0, lsl #6
     2ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     2f8:	90000000 	andls	r0, r0, r0
     2fc:	a8000004 	stmdage	r0, {r2}
     300:	01000004 	tsteq	r0, r4
     304:	04a85100 	strteq	r5, [r8], #256	; 0x100
     308:	04d80000 	ldrbeq	r0, [r8], #0
     30c:	00030000 	andeq	r0, r3, r0
     310:	d89f0171 	ldmle	pc, {r0, r4, r5, r6, r8}	; <UNPREDICTABLE>
     314:	c4000004 	strgt	r0, [r0], #-4
     318:	0400000a 	streq	r0, [r0], #-10
     31c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     320:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     330:	01000001 	tsteq	r0, r1
	...
     340:	00049000 	andeq	r9, r4, r0
     344:	0004d800 	andeq	sp, r4, r0, lsl #16
     348:	52000100 	andpl	r0, r0, #0
     34c:	000004d8 	ldrdeq	r0, [r0], -r8
     350:	00000508 	andeq	r0, r0, r8, lsl #10
     354:	1c560001 	mrrcne	0, 0, r0, r6, cr1
     358:	2c000005 	stccs	0, cr0, [r0], {5}
     35c:	01000005 	tsteq	r0, r5
     360:	052c5600 	streq	r5, [ip, #-1536]!	; 0xfffffa00
     364:	05300000 	ldreq	r0, [r0, #-0]!
     368:	00030000 	andeq	r0, r3, r0
     36c:	b09f7f76 	addslt	r7, pc, r6, ror pc	; <UNPREDICTABLE>
     370:	b4000005 	strlt	r0, [r0], #-5
     374:	01000005 	tsteq	r0, r5
     378:	05e85600 	strbeq	r5, [r8, #1536]!	; 0x600
     37c:	060c0000 	streq	r0, [ip], -r0
     380:	00010000 	andeq	r0, r1, r0
     384:	00068456 	andeq	r8, r6, r6, asr r4
     388:	00069000 	andeq	r9, r6, r0
     38c:	53000100 	movwpl	r0, #256	; 0x100
     390:	00000690 	muleq	r0, r0, r6
     394:	000006d8 	ldrdeq	r0, [r0], -r8
     398:	cc910003 	ldcgt	0, cr0, [r1], {3}
     39c:	00092c7d 	andeq	r2, r9, sp, ror ip
     3a0:	00093b00 	andeq	r3, r9, r0, lsl #22
     3a4:	53000100 	movwpl	r0, #256	; 0x100
     3a8:	0000093b 	andeq	r0, r0, fp, lsr r9
     3ac:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     3b0:	cc910003 	ldcgt	0, cr0, [r1], {3}
     3b4:	000a347d 	andeq	r3, sl, sp, ror r4
     3b8:	000a3c00 	andeq	r3, sl, r0, lsl #24
     3bc:	52000100 	andpl	r0, r0, #0
     3c0:	00000a3c 	andeq	r0, r0, ip, lsr sl
     3c4:	00000a58 	andeq	r0, r0, r8, asr sl
     3c8:	cc910003 	ldcgt	0, cr0, [r1], {3}
     3cc:	0000007d 	andeq	r0, r0, sp, ror r0
	...
     3dc:	01010000 	mrseq	r0, (UNDEF: 1)
     3e0:	01010000 	mrseq	r0, (UNDEF: 1)
     3e4:	00000000 	andeq	r0, r0, r0
     3e8:	00000202 	andeq	r0, r0, r2, lsl #4
     3ec:	00000000 	andeq	r0, r0, r0
     3f0:	02020000 	andeq	r0, r2, #0, 0
     3f4:	01010000 	mrseq	r0, (UNDEF: 1)
     3f8:	02020000 	andeq	r0, r2, #0, 0
     3fc:	01010000 	mrseq	r0, (UNDEF: 1)
	...
     408:	00049000 	andeq	r9, r4, r0
     40c:	0004b400 	andeq	fp, r4, r0, lsl #8
     410:	53000100 	movwpl	r0, #256	; 0x100
     414:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
     418:	000004c8 	andeq	r0, r0, r8, asr #9
     41c:	93530003 	cmpls	r3, #3, 0
     420:	0004d804 	andeq	sp, r4, r4, lsl #16
     424:	0004f000 	andeq	pc, r4, r0
     428:	58000300 	stmdapl	r0, {r8, r9}
     42c:	04f00493 	ldrbteq	r0, [r0], #1171	; 0x493
     430:	05b40000 	ldreq	r0, [r4, #0]!
     434:	00030000 	andeq	r0, r3, r0
     438:	c8049358 	stmdagt	r4, {r3, r4, r6, r8, r9, ip, pc}
     43c:	c8000005 	stmdagt	r0, {r0, r2}
     440:	03000005 	movweq	r0, #5
     444:	04935800 	ldreq	r5, [r3], #2048	; 0x800
     448:	000005c8 	andeq	r0, r0, r8, asr #11
     44c:	000005d4 	ldrdeq	r0, [r0], -r4
     450:	04780005 	ldrbteq	r0, [r8], #-5
     454:	d404939f 	strle	r9, [r4], #-927	; 0xfffffc61
     458:	e8000005 	stmda	r0, {r0, r2}
     45c:	03000005 	movweq	r0, #5
     460:	04935800 	ldreq	r5, [r3], #2048	; 0x800
     464:	000005e8 	andeq	r0, r0, r8, ror #11
     468:	00000640 	andeq	r0, r0, r0, asr #12
     46c:	93580003 	cmpls	r8, #3, 0
     470:	00064004 	andeq	r4, r6, r4
     474:	00064400 	andeq	r4, r6, r0, lsl #8
     478:	78000500 	stmdavc	r0, {r8, sl}
     47c:	04939f79 	ldreq	r9, [r3], #3961	; 0xf79
     480:	000006d8 	ldrdeq	r0, [r0], -r8
     484:	000006d8 	ldrdeq	r0, [r0], -r8
     488:	93580003 	cmpls	r8, #3, 0
     48c:	0006d804 	andeq	sp, r6, r4, lsl #16
     490:	0006dc00 	andeq	sp, r6, r0, lsl #24
     494:	78000500 	stmdavc	r0, {r8, sl}
     498:	04939f04 	ldreq	r9, [r3], #3844	; 0xf04
     49c:	000006fc 	strdeq	r0, [r0], -ip
     4a0:	00000700 	andeq	r0, r0, r0, lsl #14
     4a4:	93580003 	cmpls	r8, #3, 0
     4a8:	00070004 	andeq	r0, r7, r4
     4ac:	00070400 	andeq	r0, r7, r0, lsl #8
     4b0:	78000500 	stmdavc	r0, {r8, sl}
     4b4:	04939f79 	ldreq	r9, [r3], #3961	; 0xf79
     4b8:	00000704 	andeq	r0, r0, r4, lsl #14
     4bc:	0000070c 	andeq	r0, r0, ip, lsl #14
     4c0:	08780005 	ldmdaeq	r8!, {r0, r2}^
     4c4:	0c04939f 	stceq	3, cr9, [r4], {159}	; 0x9f
     4c8:	1c000007 	stcne	0, cr0, [r0], {7}
     4cc:	03000007 	movweq	r0, #7
     4d0:	04935800 	ldreq	r5, [r3], #2048	; 0x800
     4d4:	0000071c 	andeq	r0, r0, ip, lsl r7
     4d8:	00000724 	andeq	r0, r0, r4, lsr #14
     4dc:	04780005 	ldrbteq	r0, [r8], #-5
     4e0:	2404939f 	strcs	r9, [r4], #-927	; 0xfffffc61
     4e4:	24000007 	strcs	r0, [r0], #-7
     4e8:	03000007 	movweq	r0, #7
     4ec:	04935800 	ldreq	r5, [r3], #2048	; 0x800
     4f0:	00000724 	andeq	r0, r0, r4, lsr #14
     4f4:	00000728 	andeq	r0, r0, r8, lsr #14
     4f8:	04780005 	ldrbteq	r0, [r8], #-5
     4fc:	2804939f 	stmdacs	r4, {r0, r1, r2, r3, r4, r7, r8, r9, ip, pc}
     500:	28000007 	stmdacs	r0, {r0, r1, r2}
     504:	03000008 	movweq	r0, #8
     508:	04935800 	ldreq	r5, [r3], #2048	; 0x800
     50c:	00000828 	andeq	r0, r0, r8, lsr #16
     510:	00000834 	andeq	r0, r0, r4, lsr r8
     514:	04780005 	ldrbteq	r0, [r8], #-5
     518:	3404939f 	strcc	r9, [r4], #-927	; 0xfffffc61
     51c:	24000008 	strcs	r0, [r0], #-8
     520:	03000009 	movweq	r0, #9
     524:	04935800 	ldreq	r5, [r3], #2048	; 0x800
     528:	00000924 	andeq	r0, r0, r4, lsr #18
     52c:	00000928 	andeq	r0, r0, r8, lsr #18
     530:	04780005 	ldrbteq	r0, [r8], #-5
     534:	2804939f 	stmdacs	r4, {r0, r1, r2, r3, r4, r7, r8, r9, ip, pc}
     538:	2c000009 	stccs	0, cr0, [r0], {9}
     53c:	03000009 	movweq	r0, #9
     540:	04935800 	ldreq	r5, [r3], #2048	; 0x800
     544:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     548:	00000a34 	andeq	r0, r0, r4, lsr sl
     54c:	93580003 	cmpls	r8, #3, 0
     550:	000a3404 	andeq	r3, sl, r4, lsl #8
     554:	000a3c00 	andeq	r3, sl, r0, lsl #24
     558:	53000100 	movwpl	r0, #256	; 0x100
     55c:	00000a58 	andeq	r0, r0, r8, asr sl
     560:	00000ac4 	andeq	r0, r0, r4, asr #21
     564:	93580003 	cmpls	r8, #3, 0
     568:	00000004 	andeq	r0, r0, r4
     56c:	00000000 	andeq	r0, r0, r0
     570:	00000100 	andeq	r0, r0, r0, lsl #2
     574:	00000000 	andeq	r0, r0, r0
     578:	02020000 	andeq	r0, r2, #0, 0
     57c:	01000000 	mrseq	r0, (UNDEF: 0)
     580:	00000101 	andeq	r0, r0, r1, lsl #2
     584:	b4000000 	strlt	r0, [r0], #-0
     588:	d8000004 	stmdale	r0, {r2}
     58c:	01000004 	tsteq	r0, r4
     590:	04d85b00 	ldrbeq	r5, [r8], #2816	; 0xb00
     594:	04dc0000 	ldrbeq	r0, [ip], #0
     598:	00010000 	andeq	r0, r1, r0
     59c:	0004dc54 	andeq	sp, r4, r4, asr ip
     5a0:	0004e000 	andeq	lr, r4, r0
     5a4:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
     5a8:	04e09f7f 	strbteq	r9, [r0], #3967	; 0xf7f
     5ac:	05040000 	streq	r0, [r4, #-0]
     5b0:	00010000 	andeq	r0, r1, r0
     5b4:	0005b054 	andeq	fp, r5, r4, asr r0
     5b8:	0005b400 	andeq	fp, r5, r0, lsl #8
     5bc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     5c0:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
     5c4:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     5c8:	01740003 	cmneq	r4, r3
     5cc:	0005bc9f 	muleq	r5, pc, ip	; <UNPREDICTABLE>
     5d0:	0005c800 	andeq	ip, r5, r0, lsl #16
     5d4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     5d8:	000005ec 	andeq	r0, r0, ip, ror #11
     5dc:	000005fc 	strdeq	r0, [r0], -ip
     5e0:	fc540001 	mrrc2	0, 0, r0, r4, cr1
     5e4:	00000005 	andeq	r0, r0, r5
     5e8:	03000006 	movweq	r0, #6
     5ec:	9f017400 	svcls	0x00017400
     5f0:	00000600 	andeq	r0, r0, r0, lsl #12
     5f4:	0000060c 	andeq	r0, r0, ip, lsl #12
     5f8:	34540001 	ldrbcc	r0, [r4], #-1
     5fc:	3c00000a 	stccc	0, cr0, [r0], {10}
     600:	0100000a 	tsteq	r0, sl
     604:	00005b00 	andeq	r5, r0, r0, lsl #22
     608:	00000000 	andeq	r0, r0, r0
     60c:	00010000 	andeq	r0, r1, r0
     610:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
     614:	00000ac4 	andeq	r0, r0, r4, asr #21
     618:	00570001 	subseq	r0, r7, r1
     61c:	00000000 	andeq	r0, r0, r0
     620:	02000000 	andeq	r0, r0, #0, 0
     624:	00000000 	andeq	r0, r0, r0
     628:	00068400 	andeq	r8, r6, r0, lsl #8
     62c:	0006d800 	andeq	sp, r6, r0, lsl #16
     630:	5b000100 	blpl	a38 <.debug_loc+0xa38>
     634:	0000092c 	andeq	r0, r0, ip, lsr #18
     638:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
     63c:	3c5b0001 	mrrccc	0, 0, r0, fp, cr1
     640:	5800000a 	stmdapl	r0, {r1, r3}
     644:	0100000a 	tsteq	r0, sl
     648:	00005b00 	andeq	r5, r0, r0, lsl #22
     64c:	00000000 	andeq	r0, r0, r0
     650:	00030000 	andeq	r0, r3, r0
     654:	00000000 	andeq	r0, r0, r0
     658:	00000684 	andeq	r0, r0, r4, lsl #13
     65c:	000006d8 	ldrdeq	r0, [r0], -r8
     660:	2c590001 	mrrccs	0, 0, r0, r9, cr1
     664:	b4000009 	strlt	r0, [r0], #-9
     668:	01000009 	tsteq	r0, r9
     66c:	0a3c5900 	beq	f16a74 <va_printk+0xf165e4>
     670:	0a580000 	beq	1600678 <va_printk+0x16001e8>
     674:	00010000 	andeq	r0, r1, r0
     678:	00000059 	andeq	r0, r0, r9, asr r0
     67c:	00000000 	andeq	r0, r0, r0
     680:	00000400 	andeq	r0, r0, r0, lsl #8
     684:	00000000 	andeq	r0, r0, r0
     688:	0004b400 	andeq	fp, r4, r0, lsl #8
     68c:	0004d800 	andeq	sp, r4, r0, lsl #16
     690:	52000100 	andpl	r0, r0, #0
     694:	000004d8 	ldrdeq	r0, [r0], -r8
     698:	00000a34 	andeq	r0, r0, r4, lsr sl
     69c:	01f30004 	mvnseq	r0, r4
     6a0:	0a349f52 	beq	d283f0 <va_printk+0xd27f60>
     6a4:	0a3c0000 	beq	f006ac <va_printk+0xf0021c>
     6a8:	00010000 	andeq	r0, r1, r0
     6ac:	000a3c52 	andeq	r3, sl, r2, asr ip
     6b0:	000ac400 	andeq	ip, sl, r0, lsl #8
     6b4:	f3000400 	vshl.u8	d0, d0, d0
     6b8:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
     6c4:	01010101 	tsteq	r1, r1, lsl #2
     6c8:	00000000 	andeq	r0, r0, r0
     6cc:	01000000 	mrseq	r0, (UNDEF: 0)
     6d0:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
     6d4:	e8000005 	stmda	r0, {r0, r2}
     6d8:	01000005 	tsteq	r0, r5
     6dc:	05e85000 	strbeq	r5, [r8, #0]!
     6e0:	05fc0000 	ldrbeq	r0, [ip, #0]!
     6e4:	00010000 	andeq	r0, r1, r0
     6e8:	0005fc55 	andeq	pc, r5, r5, asr ip	; <UNPREDICTABLE>
     6ec:	00060c00 	andeq	r0, r6, r0, lsl #24
     6f0:	75000300 	strvc	r0, [r0, #-768]	; 0xfffffd00
     6f4:	06c09f01 	strbeq	r9, [r0], r1, lsl #30
     6f8:	06d80000 	ldrbeq	r0, [r8], r0
     6fc:	00010000 	andeq	r0, r1, r0
     700:	0006f855 	andeq	pc, r6, r5, asr r8	; <UNPREDICTABLE>
     704:	0006fc00 	andeq	pc, r6, r0, lsl #24
     708:	50000100 	andpl	r0, r0, r0, lsl #2
     70c:	00000718 	andeq	r0, r0, r8, lsl r7
     710:	0000071c 	andeq	r0, r0, ip, lsl r7
     714:	20500001 	subscs	r0, r0, r1
     718:	24000009 	strcs	r0, [r0], #-9
     71c:	01000009 	tsteq	r0, r9
     720:	097c5000 	ldmdbeq	ip!, {ip, lr}^
     724:	09b40000 	ldmibeq	r4!, {}	; <UNPREDICTABLE>
     728:	00010000 	andeq	r0, r1, r0
     72c:	00000055 	andeq	r0, r0, r5, asr r0
     730:	00000000 	andeq	r0, r0, r0
     734:	00000200 	andeq	r0, r0, r0, lsl #4
     738:	00000000 	andeq	r0, r0, r0
     73c:	00051c00 	andeq	r1, r5, r0, lsl #24
     740:	00052000 	andeq	r2, r5, r0
     744:	30000200 	andcc	r0, r0, r0, lsl #4
     748:	0005209f 	muleq	r5, pc, r0	; <UNPREDICTABLE>
     74c:	00052400 	andeq	r2, r5, r0, lsl #8
     750:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
     754:	00000530 	andeq	r0, r0, r0, lsr r5
     758:	00000544 	andeq	r0, r0, r4, asr #10
     75c:	78550001 	ldmdavc	r5, {r0}^
     760:	c400000a 	strgt	r0, [r0], #-10
     764:	0100000a 	tsteq	r0, sl
     768:	00005500 	andeq	r5, r0, r0, lsl #10
     76c:	00000000 	andeq	r0, r0, r0
     770:	00010000 	andeq	r0, r1, r0
	...
     77c:	060c0000 	streq	r0, [ip], -r0
     780:	068c0000 	streq	r0, [ip], r0
     784:	00010000 	andeq	r0, r1, r0
     788:	00068c56 	andeq	r8, r6, r6, asr ip
     78c:	00069000 	andeq	r9, r6, r0
     790:	73000300 	movwvc	r0, #768	; 0x300
     794:	06909f7e 			; <UNDEFINED> instruction: 0x06909f7e
     798:	06d80000 	ldrbeq	r0, [r8], r0
     79c:	00070000 	andeq	r0, r7, r0
     7a0:	067dcc91 			; <UNDEFINED> instruction: 0x067dcc91
     7a4:	2c9f1c32 	ldccs	12, cr1, [pc], {50}	; 0x32
     7a8:	48000009 	stmdami	r0, {r0, r3}
     7ac:	01000009 	tsteq	r0, r9
     7b0:	09485600 	stmdbeq	r8, {r9, sl, ip, lr}^
     7b4:	09b40000 	ldmibeq	r4!, {}	; <UNPREDICTABLE>
     7b8:	00070000 	andeq	r0, r7, r0
     7bc:	067dcc91 			; <UNDEFINED> instruction: 0x067dcc91
     7c0:	3c9f1c32 	ldccc	12, cr1, [pc], {50}	; 0x32
     7c4:	6000000a 	andvs	r0, r0, sl
     7c8:	0100000a 	tsteq	r0, sl
     7cc:	00005600 	andeq	r5, r0, r0, lsl #12
     7d0:	00000000 	andeq	r0, r0, r0
     7d4:	06040000 	streq	r0, [r4], -r0
     7d8:	051c0402 	ldreq	r0, [ip, #-1026]	; 0xfffffbfe
     7dc:	051c0000 	ldreq	r0, [ip, #-0]
     7e0:	00060000 	andeq	r0, r6, r0
     7e4:	ff080072 			; <UNDEFINED> instruction: 0xff080072
     7e8:	05309f1a 	ldreq	r9, [r0, #-3866]!	; 0xfffff0e6
     7ec:	05300000 	ldreq	r0, [r0, #-0]!
     7f0:	00060000 	andeq	r0, r6, r0
     7f4:	ff080072 			; <UNDEFINED> instruction: 0xff080072
     7f8:	00009f1a 	andeq	r9, r0, sl, lsl pc
     7fc:	00000000 	andeq	r0, r0, r0
     800:	00020000 	andeq	r0, r2, r0
     804:	00000000 	andeq	r0, r0, r0
     808:	00000724 	andeq	r0, r0, r4, lsr #14
     80c:	00000828 	andeq	r0, r0, r8, lsr #16
     810:	80080003 	andhi	r0, r8, r3
     814:	0009fc9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
     818:	000a1000 	andeq	r1, sl, r0
     81c:	08000300 	stmdaeq	r0, {r8, r9}
     820:	0a249f80 	beq	928628 <va_printk+0x928198>
     824:	0a340000 	beq	d0082c <va_printk+0xd0039c>
     828:	00030000 	andeq	r0, r3, r0
     82c:	009f8008 	addseq	r8, pc, r8
     830:	00000000 	andeq	r0, r0, r0
     834:	01000000 	mrseq	r0, (UNDEF: 0)
     838:	00000000 	andeq	r0, r0, r0
     83c:	00072400 	andeq	r2, r7, r0, lsl #8
     840:	00082800 	andeq	r2, r8, r0, lsl #16
     844:	30000200 	andcc	r0, r0, r0, lsl #4
     848:	0009fc9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
     84c:	000a1000 	andeq	r1, sl, r0
     850:	30000200 	andcc	r0, r0, r0, lsl #4
     854:	000a249f 	muleq	sl, pc, r4	; <UNPREDICTABLE>
     858:	000a3400 	andeq	r3, sl, r0, lsl #8
     85c:	30000200 	andcc	r0, r0, r0, lsl #4
     860:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     864:	00000000 	andeq	r0, r0, r0
     868:	00000100 	andeq	r0, r0, r0, lsl #2
     86c:	24000000 	strcs	r0, [r0], #-0
     870:	28000007 	stmdacs	r0, {r0, r1, r2}
     874:	01000008 	tsteq	r0, r8
     878:	09fc5500 	ldmibeq	ip!, {r8, sl, ip, lr}^
     87c:	0a100000 	beq	400884 <va_printk+0x4003f4>
     880:	00010000 	andeq	r0, r1, r0
     884:	000a2455 	andeq	r2, sl, r5, asr r4
     888:	000a3400 	andeq	r3, sl, r0, lsl #8
     88c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
     898:	00000001 	andeq	r0, r0, r1
     89c:	00000000 	andeq	r0, r0, r0
     8a0:	00000724 	andeq	r0, r0, r4, lsr #14
     8a4:	00000808 	andeq	r0, r0, r8, lsl #16
     8a8:	d0910004 	addsle	r0, r1, r4
     8ac:	08089f7d 	stmdaeq	r8, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, pc}
     8b0:	08280000 	stmdaeq	r8!, {}	; <UNPREDICTABLE>
     8b4:	00010000 	andeq	r0, r1, r0
     8b8:	0009fc50 	andeq	pc, r9, r0, asr ip	; <UNPREDICTABLE>
     8bc:	000a1000 	andeq	r1, sl, r0
     8c0:	91000400 	tstls	r0, r0, lsl #8
     8c4:	249f7dd0 	ldrcs	r7, [pc], #3536	; 8cc <.debug_loc+0x8cc>
     8c8:	3400000a 	strcc	r0, [r0], #-10
     8cc:	0400000a 	streq	r0, [r0], #-10
     8d0:	7dd09100 	ldfvcp	f1, [r0]
     8d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     8d8:	00000000 	andeq	r0, r0, r0
     8dc:	00000100 	andeq	r0, r0, r0, lsl #2
     8e0:	24000000 	strcs	r0, [r0], #-0
     8e4:	28000007 	stmdacs	r0, {r0, r1, r2}
     8e8:	02000008 	andeq	r0, r0, #8, 0
     8ec:	fc9f3800 	vcadd.f32	d3, d15, d0, #90
     8f0:	10000009 	andne	r0, r0, r9
     8f4:	0200000a 	andeq	r0, r0, #10, 0
     8f8:	249f3800 	ldrcs	r3, [pc], #2048	; 900 <.debug_loc+0x900>
     8fc:	3400000a 	strcc	r0, [r0], #-10
     900:	0200000a 	andeq	r0, r0, #10, 0
     904:	009f3800 	addseq	r3, pc, r0, lsl #16
     908:	00000000 	andeq	r0, r0, r0
     90c:	04000000 	streq	r0, [r0], #-0
     910:	00000707 	andeq	r0, r0, r7, lsl #14
	...
     91c:	00072400 	andeq	r2, r7, r0, lsl #8
     920:	00072400 	andeq	r2, r7, r0, lsl #8
     924:	91000400 	tstls	r0, r0, lsl #8
     928:	249f7ed0 	ldrcs	r7, [pc], #3792	; 930 <.debug_loc+0x930>
     92c:	a0000007 	andge	r0, r0, r7
     930:	04000007 	streq	r0, [r0], #-7
     934:	7ed19100 	atnvcs	f1, f0
     938:	0007a09f 	muleq	r7, pc, r0	; <UNPREDICTABLE>
     93c:	0007fc00 	andeq	pc, r7, r0, lsl #24
     940:	50000100 	andpl	r0, r0, r0, lsl #2
     944:	000007fc 	strdeq	r0, [r0], -ip
     948:	00000828 	andeq	r0, r0, r8, lsr #16
     94c:	d1910004 	orrsle	r0, r1, r4
     950:	09fc9f7e 	ldmibeq	ip!, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, pc}^
     954:	0a100000 	beq	40095c <va_printk+0x4004cc>
     958:	00040000 	andeq	r0, r4, r0
     95c:	9f7ed191 	svcls	0x007ed191
     960:	00000a24 	andeq	r0, r0, r4, lsr #20
     964:	00000a28 	andeq	r0, r0, r8, lsr #20
     968:	d1910004 	orrsle	r0, r1, r4
     96c:	0a289f7e 	beq	a2876c <va_printk+0xa282dc>
     970:	0a340000 	beq	d00978 <va_printk+0xd004e8>
     974:	00010000 	andeq	r0, r1, r0
     978:	00000050 	andeq	r0, r0, r0, asr r0
     97c:	00000000 	andeq	r0, r0, r0
     980:	00010400 	andeq	r0, r1, r0, lsl #8
     984:	30000001 	andcc	r0, r0, r1
     988:	f8000007 			; <UNDEFINED> instruction: 0xf8000007
     98c:	01000007 	tsteq	r0, r7
     990:	09fc5500 	ldmibeq	ip!, {r8, sl, ip, lr}^
     994:	0a0c0000 	beq	30099c <va_printk+0x30050c>
     998:	00010000 	andeq	r0, r1, r0
     99c:	000a2455 	andeq	r2, sl, r5, asr r4
     9a0:	000a3400 	andeq	r3, sl, r0, lsl #8
     9a4:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
     9b0:	00000004 	andeq	r0, r0, r4
     9b4:	00000100 	andeq	r0, r0, r0, lsl #2
     9b8:	00000100 	andeq	r0, r0, r0, lsl #2
     9bc:	00000730 	andeq	r0, r0, r0, lsr r7
     9c0:	000007d8 	ldrdeq	r0, [r0], -r8
     9c4:	d0910004 	addsle	r0, r1, r4
     9c8:	07d89f7e 			; <UNDEFINED> instruction: 0x07d89f7e
     9cc:	07f00000 	ldrbeq	r0, [r0, r0]!
     9d0:	00010000 	andeq	r0, r1, r0
     9d4:	0007f05c 	andeq	pc, r7, ip, asr r0	; <UNPREDICTABLE>
     9d8:	0007f800 	andeq	pc, r7, r0, lsl #16
     9dc:	91000400 	tstls	r0, r0, lsl #8
     9e0:	fc9f7ed0 	ldc2	14, cr7, [pc], {208}	; 0xd0
     9e4:	04000009 	streq	r0, [r0], #-9
     9e8:	0400000a 	streq	r0, [r0], #-10
     9ec:	7ed09100 	atnvcs	f1, f0
     9f0:	000a049f 	muleq	sl, pc, r4	; <UNPREDICTABLE>
     9f4:	000a0c00 	andeq	r0, sl, r0, lsl #24
     9f8:	53000100 	movwpl	r0, #256	; 0x100
     9fc:	00000a24 	andeq	r0, r0, r4, lsr #20
     a00:	00000a34 	andeq	r0, r0, r4, lsr sl
     a04:	d0910004 	addsle	r0, r1, r4
     a08:	00009f7e 	andeq	r9, r0, lr, ror pc
     a0c:	00000000 	andeq	r0, r0, r0
     a10:	00040000 	andeq	r0, r4, r0
     a14:	01010100 	mrseq	r0, (UNDEF: 17)
     a18:	02030301 	andeq	r0, r3, #67108864	; 0x4000000
     a1c:	00000100 	andeq	r0, r0, r0, lsl #2
     a20:	07300000 	ldreq	r0, [r0, -r0]!
     a24:	074c0000 	strbeq	r0, [ip, -r0]
     a28:	00040000 	andeq	r0, r4, r0
     a2c:	9f7ed191 	svcls	0x007ed191
     a30:	000007ac 	andeq	r0, r0, ip, lsr #15
     a34:	000007ac 	andeq	r0, r0, ip, lsr #15
     a38:	ac5c0001 	mrrcge	0, 0, r0, ip, cr1
     a3c:	c0000007 	andgt	r0, r0, r7
     a40:	03000007 	movweq	r0, #7
     a44:	9f017c00 	svcls	0x00017c00
     a48:	000007c0 	andeq	r0, r0, r0, asr #15
     a4c:	000007cc 	andeq	r0, r0, ip, asr #15
     a50:	027c0003 	rsbseq	r0, ip, #3, 0
     a54:	0007cc9f 	muleq	r7, pc, ip	; <UNPREDICTABLE>
     a58:	0007d000 	andeq	sp, r7, r0
     a5c:	7c000300 	stcvc	3, cr0, [r0], {-0}
     a60:	09fc9f03 	ldmibeq	ip!, {r0, r1, r8, r9, sl, fp, ip, pc}^
     a64:	0a0c0000 	beq	300a6c <va_printk+0x3005dc>
     a68:	00040000 	andeq	r0, r4, r0
     a6c:	9f7ed191 	svcls	0x007ed191
     a70:	00000a24 	andeq	r0, r0, r4, lsr #20
     a74:	00000a28 	andeq	r0, r0, r8, lsr #20
     a78:	d1910004 	orrsle	r0, r1, r4
     a7c:	0a289f7e 	beq	a2887c <va_printk+0xa283ec>
     a80:	0a340000 	beq	d00a88 <va_printk+0xd005f8>
     a84:	00010000 	andeq	r0, r1, r0
     a88:	00000050 	andeq	r0, r0, r0, asr r0
     a8c:	00000000 	andeq	r0, r0, r0
     a90:	00000600 	andeq	r0, r0, r0, lsl #12
     a94:	01010101 	tsteq	r1, r1, lsl #2
     a98:	00020101 	andeq	r0, r2, r1, lsl #2
     a9c:	30000001 	andcc	r0, r0, r1
     aa0:	4c000007 	stcmi	0, cr0, [r0], {7}
     aa4:	02000007 	andeq	r0, r0, #7, 0
     aa8:	ac9f3100 	ldfges	f3, [pc], {0}
     aac:	bc000007 	stclt	0, cr0, [r0], {7}
     ab0:	01000007 	tsteq	r0, r7
     ab4:	07bc5200 	ldreq	r5, [ip, r0, lsl #4]!
     ab8:	07cc0000 	strbeq	r0, [ip, r0]
     abc:	00010000 	andeq	r0, r1, r0
     ac0:	0007cc59 	andeq	ip, r7, r9, asr ip
     ac4:	0007d000 	andeq	sp, r7, r0
     ac8:	52000100 	andpl	r0, r0, #0
     acc:	000007d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ad0:	000007d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ad4:	01720003 	cmneq	r2, r3
     ad8:	0009fc9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
     adc:	000a0c00 	andeq	r0, sl, r0, lsl #24
     ae0:	31000200 	mrscc	r0, R8_usr
     ae4:	000a249f 	muleq	sl, pc, r4	; <UNPREDICTABLE>
     ae8:	000a3400 	andeq	r3, sl, r0, lsl #8
     aec:	31000200 	mrscc	r0, R8_usr
     af0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     af4:	00000000 	andeq	r0, r0, r0
     af8:	06060100 	streq	r0, [r6], -r0, lsl #2
     afc:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
     b00:	f8000007 			; <UNDEFINED> instruction: 0xf8000007
     b04:	04000007 	streq	r0, [r0], #-7
     b08:	7ed09100 	atnvcs	f1, f0
     b0c:	0007f89f 	muleq	r7, pc, r8	; <UNPREDICTABLE>
     b10:	00082800 	andeq	r2, r8, r0, lsl #16
     b14:	5c000100 	stfpls	f0, [r0], {-0}
     b18:	00000a0c 	andeq	r0, r0, ip, lsl #20
     b1c:	00000a10 	andeq	r0, r0, r0, lsl sl
     b20:	00530001 	subseq	r0, r3, r1
     b24:	00000000 	andeq	r0, r0, r0
     b28:	01000000 	mrseq	r0, (UNDEF: 0)
     b2c:	00000008 	andeq	r0, r0, r8
     b30:	01000101 	tsteq	r0, r1, lsl #2
     b34:	0007f807 	andeq	pc, r7, r7, lsl #16
     b38:	0007f800 	andeq	pc, r7, r0, lsl #16
     b3c:	70000600 	andvc	r0, r0, r0, lsl #12
     b40:	22007100 	andcs	r7, r0, #0
     b44:	00080c9f 	muleq	r8, pc, ip	; <UNPREDICTABLE>
     b48:	00081000 	andeq	r1, r8, r0
     b4c:	73000300 	movwvc	r0, #768	; 0x300
     b50:	08109f7f 	ldmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, pc}
     b54:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
     b58:	00010000 	andeq	r0, r1, r0
     b5c:	00081853 	andeq	r1, r8, r3, asr r8
     b60:	00082000 	andeq	r2, r8, r0
     b64:	73000300 	movwvc	r0, #768	; 0x300
     b68:	0a0c9f7f 	beq	32896c <va_printk+0x3284dc>
     b6c:	0a0c0000 	beq	300b74 <va_printk+0x3006e4>
     b70:	00040000 	andeq	r0, r4, r0
     b74:	9f7ed191 	svcls	0x007ed191
	...
     b80:	00010001 	andeq	r0, r1, r1
     b84:	000007f8 	strdeq	r0, [r0], -r8
     b88:	00000828 	andeq	r0, r0, r8, lsr #16
     b8c:	80080003 	andhi	r0, r8, r3
     b90:	000a0c9f 	muleq	sl, pc, ip	; <UNPREDICTABLE>
     b94:	000a1000 	andeq	r1, sl, r0
     b98:	08000300 	stmdaeq	r0, {r8, r9}
     b9c:	00009f80 	andeq	r9, r0, r0, lsl #31
     ba0:	00000000 	andeq	r0, r0, r0
     ba4:	00010000 	andeq	r0, r1, r0
     ba8:	01000000 	mrseq	r0, (UNDEF: 0)
     bac:	00000001 	andeq	r0, r0, r1
     bb0:	00010102 	andeq	r0, r1, r2, lsl #2
     bb4:	000007f8 	strdeq	r0, [r0], -r8
     bb8:	00000808 	andeq	r0, r0, r8, lsl #16
     bbc:	d0910004 	addsle	r0, r1, r4
     bc0:	08089f7d 	stmdaeq	r8, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, pc}
     bc4:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
     bc8:	00010000 	andeq	r0, r1, r0
     bcc:	00080c50 	andeq	r0, r8, r0, asr ip
     bd0:	00080c00 	andeq	r0, r8, r0, lsl #24
     bd4:	72000300 	andvc	r0, r0, #0, 6
     bd8:	080c9f01 	stmdaeq	ip, {r0, r8, r9, sl, fp, ip, pc}
     bdc:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
     be0:	00030000 	andeq	r0, r3, r0
     be4:	189f0272 	ldmne	pc, {r1, r4, r5, r6, r9}	; <UNPREDICTABLE>
     be8:	28000008 	stmdacs	r0, {r3}
     bec:	03000008 	movweq	r0, #8
     bf0:	9f017200 	svcls	0x00017200
     bf4:	00000914 	andeq	r0, r0, r4, lsl r9
     bf8:	00000920 	andeq	r0, r0, r0, lsr #18
     bfc:	01730003 	cmneq	r3, r3
     c00:	000a0c9f 	muleq	sl, pc, ip	; <UNPREDICTABLE>
     c04:	000a1000 	andeq	r1, sl, r0
     c08:	91000400 	tstls	r0, r0, lsl #8
     c0c:	009f7dd0 			; <UNDEFINED> instruction: 0x009f7dd0
     c10:	00000000 	andeq	r0, r0, r0
     c14:	04000000 	streq	r0, [r0], #-0
     c18:	000a0c00 	andeq	r0, sl, r0, lsl #24
     c1c:	000a1000 	andeq	r1, sl, r0
     c20:	32000200 	andcc	r0, r0, #0, 4
     c24:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     c28:	00000000 	andeq	r0, r0, r0
     c2c:	00000700 	andeq	r0, r0, r0, lsl #14
     c30:	f8000600 			; <UNDEFINED> instruction: 0xf8000600
     c34:	08000007 	stmdaeq	r0, {r0, r1, r2}
     c38:	04000008 	streq	r0, [r0], #-8
     c3c:	7dd09100 	ldfvcp	f1, [r0]
     c40:	0008089f 	muleq	r8, pc, r8	; <UNPREDICTABLE>
     c44:	00082800 	andeq	r2, r8, r0, lsl #16
     c48:	50000100 	andpl	r0, r0, r0, lsl #2
     c4c:	00000a0c 	andeq	r0, r0, ip, lsl #20
     c50:	00000a10 	andeq	r0, r0, r0, lsl sl
     c54:	d0910004 	addsle	r0, r1, r4
     c58:	00009f7d 	andeq	r9, r0, sp, ror pc
     c5c:	00000000 	andeq	r0, r0, r0
     c60:	00010000 	andeq	r0, r1, r0
     c64:	08340000 	ldmdaeq	r4!, {}	; <UNPREDICTABLE>
     c68:	09140000 	ldmdbeq	r4, {}	; <UNPREDICTABLE>
     c6c:	00030000 	andeq	r0, r3, r0
     c70:	109f8008 	addsne	r8, pc, r8
     c74:	2400000a 	strcs	r0, [r0], #-10
     c78:	0300000a 	movweq	r0, #10
     c7c:	9f800800 	svcls	0x00800800
	...
     c8c:	00000834 	andeq	r0, r0, r4, lsr r8
     c90:	00000914 	andeq	r0, r0, r4, lsl r9
     c94:	9f300002 	svcls	0x00300002
     c98:	00000a10 	andeq	r0, r0, r0, lsl sl
     c9c:	00000a24 	andeq	r0, r0, r4, lsr #20
     ca0:	9f300002 	svcls	0x00300002
	...
     cb0:	00000834 	andeq	r0, r0, r4, lsr r8
     cb4:	00000914 	andeq	r0, r0, r4, lsl r9
     cb8:	10550001 	subsne	r0, r5, r1
     cbc:	2400000a 	strcs	r0, [r0], #-10
     cc0:	0100000a 	tsteq	r0, sl
     cc4:	00005500 	andeq	r5, r0, r0, lsl #10
	...
     cd4:	00000834 	andeq	r0, r0, r4, lsr r8
     cd8:	000008f8 	strdeq	r0, [r0], -r8
     cdc:	d0910004 	addsle	r0, r1, r4
     ce0:	08f89f7d 	ldmeq	r8!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, pc}^
     ce4:	09140000 	ldmdbeq	r4, {}	; <UNPREDICTABLE>
     ce8:	00010000 	andeq	r0, r1, r0
     cec:	000a1050 	andeq	r1, sl, r0, asr r0
     cf0:	000a2400 	andeq	r2, sl, r0, lsl #8
     cf4:	91000400 	tstls	r0, r0, lsl #8
     cf8:	009f7dd0 			; <UNDEFINED> instruction: 0x009f7dd0
	...
     d04:	34000000 	strcc	r0, [r0], #-0
     d08:	14000008 	strne	r0, [r0], #-8
     d0c:	02000009 	andeq	r0, r0, #9, 0
     d10:	109f3200 	addsne	r3, pc, r0, lsl #4
     d14:	2400000a 	strcs	r0, [r0], #-10
     d18:	0200000a 	andeq	r0, r0, #10, 0
     d1c:	009f3200 	addseq	r3, pc, r0, lsl #4
     d20:	00000000 	andeq	r0, r0, r0
     d24:	03000000 	movweq	r0, #0
     d28:	00000505 	andeq	r0, r0, r5, lsl #10
     d2c:	00000000 	andeq	r0, r0, r0
     d30:	00083400 	andeq	r3, r8, r0, lsl #8
     d34:	00083400 	andeq	r3, r8, r0, lsl #8
     d38:	51000100 	mrspl	r0, (UNDEF: 16)
     d3c:	00000834 	andeq	r0, r0, r4, lsr r8
     d40:	00000844 	andeq	r0, r0, r4, asr #16
     d44:	44530001 	ldrbmi	r0, [r3], #-1
     d48:	4c000008 	stcmi	0, cr0, [r0], {8}
     d4c:	03000008 	movweq	r0, #8
     d50:	9f017200 	svcls	0x00017200
     d54:	0000084c 	andeq	r0, r0, ip, asr #16
     d58:	000008f4 	strdeq	r0, [r0], -r4
     d5c:	10530001 	subsne	r0, r3, r1
     d60:	2400000a 	strcs	r0, [r0], #-10
     d64:	0100000a 	tsteq	r0, sl
     d68:	00005300 	andeq	r5, r0, r0, lsl #6
     d6c:	00000000 	andeq	r0, r0, r0
     d70:	00050000 	andeq	r0, r5, r0
     d74:	08340001 	ldmdaeq	r4!, {r0}
     d78:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
     d7c:	00010000 	andeq	r0, r1, r0
     d80:	00084c50 	andeq	r4, r8, r0, asr ip
     d84:	00085400 	andeq	r5, r8, r0, lsl #8
     d88:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     d94:	01000103 	tsteq	r0, r3, lsl #2
     d98:	00000850 	andeq	r0, r0, r0, asr r8
     d9c:	000008d8 	ldrdeq	r0, [r0], -r8
     da0:	10550001 	subsne	r0, r5, r1
     da4:	1c00000a 	stcne	0, cr0, [r0], {10}
     da8:	0100000a 	tsteq	r0, sl
     dac:	00005500 	andeq	r5, r0, r0, lsl #10
     db0:	00000000 	andeq	r0, r0, r0
     db4:	01030000 	mrseq	r0, (UNDEF: 3)
     db8:	08500100 	ldmdaeq	r0, {r8}^
     dbc:	08d80000 	ldmeq	r8, {}^	; <UNPREDICTABLE>
     dc0:	00010000 	andeq	r0, r1, r0
     dc4:	000a1051 	andeq	r1, sl, r1, asr r0
     dc8:	000a1c00 	andeq	r1, sl, r0, lsl #24
     dcc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     dd8:	01000003 	tsteq	r0, r3
     ddc:	03010101 	movweq	r0, #4353	; 0x1101
     de0:	01000203 	tsteq	r0, r3, lsl #4
     de4:	00000850 	andeq	r0, r0, r0, asr r8
     de8:	00000878 	andeq	r0, r0, r8, ror r8
     dec:	9c530001 	mrrcls	0, 0, r0, r3, cr1
     df0:	9c000008 	stcls	0, cr0, [r0], {8}
     df4:	01000008 	tsteq	r0, r8
     df8:	089c5e00 	ldmeq	ip, {r9, sl, fp, ip, lr}
     dfc:	08b00000 	ldmeq	r0!, {}	; <UNPREDICTABLE>
     e00:	00030000 	andeq	r0, r3, r0
     e04:	b09f017e 	addslt	r0, pc, lr, ror r1	; <UNPREDICTABLE>
     e08:	bc000008 	stclt	0, cr0, [r0], {8}
     e0c:	03000008 	movweq	r0, #8
     e10:	9f027e00 	svcls	0x00027e00
     e14:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
     e18:	000008c0 	andeq	r0, r0, r0, asr #17
     e1c:	037e0003 	cmneq	lr, #3, 0
     e20:	000a109f 	muleq	sl, pc, r0	; <UNPREDICTABLE>
     e24:	000a1c00 	andeq	r1, sl, r0, lsl #24
     e28:	53000100 	movwpl	r0, #256	; 0x100
	...
     e34:	01000000 	mrseq	r0, (UNDEF: 0)
     e38:	01010101 	tsteq	r1, r1, lsl #2
     e3c:	01000201 	tsteq	r0, r1, lsl #4
     e40:	00000854 	andeq	r0, r0, r4, asr r8
     e44:	00000878 	andeq	r0, r0, r8, ror r8
     e48:	9c500001 	mrrcls	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     e4c:	ac000008 	stcge	0, cr0, [r0], {8}
     e50:	01000008 	tsteq	r0, r8
     e54:	08ac5000 	stmiaeq	ip!, {ip, lr}
     e58:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
     e5c:	00010000 	andeq	r0, r1, r0
     e60:	0008bc5b 	andeq	fp, r8, fp, asr ip
     e64:	0008c000 	andeq	ip, r8, r0
     e68:	50000100 	andpl	r0, r0, r0, lsl #2
     e6c:	000008c0 	andeq	r0, r0, r0, asr #17
     e70:	000008c0 	andeq	r0, r0, r0, asr #17
     e74:	01700003 	cmneq	r0, r3
     e78:	000a109f 	muleq	sl, pc, r0	; <UNPREDICTABLE>
     e7c:	000a1c00 	andeq	r1, sl, r0, lsl #24
     e80:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     e8c:	00010001 	andeq	r0, r1, r1
     e90:	000008d8 	ldrdeq	r0, [r0], -r8
     e94:	00000914 	andeq	r0, r0, r4, lsl r9
     e98:	1c510001 	mrrcne	0, 0, r0, r1, cr1
     e9c:	2400000a 	strcs	r0, [r0], #-10
     ea0:	0100000a 	tsteq	r0, sl
     ea4:	00005100 	andeq	r5, r0, r0, lsl #2
     ea8:	00000000 	andeq	r0, r0, r0
     eac:	00010000 	andeq	r0, r1, r0
     eb0:	01000000 	mrseq	r0, (UNDEF: 0)
     eb4:	00010001 	andeq	r0, r1, r1
     eb8:	000008d8 	ldrdeq	r0, [r0], -r8
     ebc:	000008dc 	ldrdeq	r0, [r0], -ip
     ec0:	00730006 	rsbseq	r0, r3, r6
     ec4:	9f22007c 	svcls	0x0022007c
     ec8:	000008fc 	strdeq	r0, [r0], -ip
     ecc:	00000900 	andeq	r0, r0, r0, lsl #18
     ed0:	7f730003 	svcvc	0x00730003
     ed4:	0009009f 	muleq	r9, pc, r0	; <UNPREDICTABLE>
     ed8:	00090800 	andeq	r0, r9, r0, lsl #16
     edc:	53000100 	movwpl	r0, #256	; 0x100
     ee0:	00000908 	andeq	r0, r0, r8, lsl #18
     ee4:	00000910 	andeq	r0, r0, r0, lsl r9
     ee8:	7f730003 	svcvc	0x00730003
     eec:	000a1c9f 	muleq	sl, pc, ip	; <UNPREDICTABLE>
     ef0:	000a2400 	andeq	r2, sl, r0, lsl #8
     ef4:	53000100 	movwpl	r0, #256	; 0x100
	...
     f00:	00010001 	andeq	r0, r1, r1
     f04:	000008d8 	ldrdeq	r0, [r0], -r8
     f08:	00000914 	andeq	r0, r0, r4, lsl r9
     f0c:	80080003 	andhi	r0, r8, r3
     f10:	000a1c9f 	muleq	sl, pc, ip	; <UNPREDICTABLE>
     f14:	000a2400 	andeq	r2, sl, r0, lsl #8
     f18:	08000300 	stmdaeq	r0, {r8, r9}
     f1c:	00009f80 	andeq	r9, r0, r0, lsl #31
     f20:	00000000 	andeq	r0, r0, r0
     f24:	00010000 	andeq	r0, r1, r0
     f28:	01000000 	mrseq	r0, (UNDEF: 0)
     f2c:	00000001 	andeq	r0, r0, r1
     f30:	08d80001 	ldmeq	r8, {r0}^
     f34:	08f80000 	ldmeq	r8!, {}^	; <UNPREDICTABLE>
     f38:	00040000 	andeq	r0, r4, r0
     f3c:	9f7dd091 	svcls	0x007dd091
     f40:	000008f8 	strdeq	r0, [r0], -r8
     f44:	000008fc 	strdeq	r0, [r0], -ip
     f48:	fc500001 	mrrc2	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     f4c:	fc000008 	stc2	0, cr0, [r0], {8}
     f50:	03000008 	movweq	r0, #8
     f54:	9f017c00 	svcls	0x00017c00
     f58:	000008fc 	strdeq	r0, [r0], -ip
     f5c:	00000908 	andeq	r0, r0, r8, lsl #18
     f60:	027c0003 	rsbseq	r0, ip, #3, 0
     f64:	0009089f 	muleq	r9, pc, r8	; <UNPREDICTABLE>
     f68:	00091400 	andeq	r1, r9, r0, lsl #8
     f6c:	7c000300 	stcvc	3, cr0, [r0], {-0}
     f70:	0a1c9f01 	beq	728b7c <va_printk+0x7286ec>
     f74:	0a240000 	beq	900f7c <va_printk+0x900aec>
     f78:	00040000 	andeq	r0, r4, r0
     f7c:	9f7dd091 	svcls	0x007dd091
	...
     f88:	00040004 	andeq	r0, r4, r4
     f8c:	000008d8 	ldrdeq	r0, [r0], -r8
     f90:	000008dc 	ldrdeq	r0, [r0], -ip
     f94:	01700003 	cmneq	r0, r3
     f98:	000a1c9f 	muleq	sl, pc, ip	; <UNPREDICTABLE>
     f9c:	000a2400 	andeq	r2, sl, r0, lsl #8
     fa0:	70000300 	andvc	r0, r0, r0, lsl #6
     fa4:	00009f01 	andeq	r9, r0, r1, lsl #30
     fa8:	00000000 	andeq	r0, r0, r0
     fac:	00010000 	andeq	r0, r1, r0
     fb0:	08e40000 	stmiaeq	r4!, {}^	; <UNPREDICTABLE>
     fb4:	08f80000 	ldmeq	r8!, {}^	; <UNPREDICTABLE>
     fb8:	00040000 	andeq	r0, r4, r0
     fbc:	9f7dd091 	svcls	0x007dd091
     fc0:	000008f8 	strdeq	r0, [r0], -r8
     fc4:	00000914 	andeq	r0, r0, r4, lsl r9
     fc8:	00500001 	subseq	r0, r0, r1
	...
     fd4:	10000000 	andne	r0, r0, r0
     fd8:	4c000003 	stcmi	0, cr0, [r0], {3}
     fdc:	01000003 	tsteq	r0, r3
     fe0:	034c5000 	movteq	r5, #49152	; 0xc000
     fe4:	03700000 	cmneq	r0, #0, 0
     fe8:	00040000 	andeq	r0, r4, r0
     fec:	9f5001f3 	svcls	0x005001f3
	...
     ffc:	00000310 	andeq	r0, r0, r0, lsl r3
    1000:	00000344 	andeq	r0, r0, r4, asr #6
    1004:	44510001 	ldrbmi	r0, [r1], #-1
    1008:	70000003 	andvc	r0, r0, r3
    100c:	04000003 	streq	r0, [r0], #-3
    1010:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1014:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1024:	14000000 	strne	r0, [r0], #-0
    1028:	01000000 	mrseq	r0, (UNDEF: 0)
    102c:	00145000 	andseq	r5, r4, r0
    1030:	00700000 	rsbseq	r0, r0, r0
    1034:	00030000 	andeq	r0, r3, r0
    1038:	709f0270 	addsvc	r0, pc, r0, ror r2	; <UNPREDICTABLE>
    103c:	10000000 	andne	r0, r0, r0
    1040:	04000003 	streq	r0, [r0], #-3
    1044:	5001f300 	andpl	pc, r1, r0, lsl #6
    1048:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1058:	c0000000 	andgt	r0, r0, r0
    105c:	01000002 	tsteq	r0, r2
    1060:	02c05100 	sbceq	r5, r0, #0
    1064:	02d40000 	sbcseq	r0, r4, #0, 0
    1068:	00040000 	andeq	r0, r4, r0
    106c:	9f5101f3 	svcls	0x005101f3
    1070:	000002d4 	ldrdeq	r0, [r0], -r4
    1074:	00000310 	andeq	r0, r0, r0, lsl r3
    1078:	00510001 	subseq	r0, r1, r1
	...
    1088:	00000001 	andeq	r0, r0, r1
    108c:	00000000 	andeq	r0, r0, r0
    1090:	00000202 	andeq	r0, r0, r2, lsl #4
	...
    10a4:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    10a8:	01000000 	mrseq	r0, (UNDEF: 0)
    10ac:	00685200 	rsbeq	r5, r8, r0, lsl #4
    10b0:	00700000 	rsbseq	r0, r0, r0
    10b4:	00010000 	andeq	r0, r1, r0
    10b8:	0000705c 	andeq	r7, r0, ip, asr r0
    10bc:	00009c00 	andeq	r9, r0, r0, lsl #24
    10c0:	f3000400 	vshl.u8	d0, d0, d0
    10c4:	909f5201 	addsls	r5, pc, r1, lsl #4
    10c8:	98000001 	stmdals	r0, {r0}
    10cc:	01000001 	tsteq	r0, r1
    10d0:	01985200 	orrseq	r5, r8, r0, lsl #4
    10d4:	01a00000 	moveq	r0, r0
    10d8:	00010000 	andeq	r0, r1, r0
    10dc:	0001a05c 	andeq	sl, r1, ip, asr r0
    10e0:	0001bc00 	andeq	fp, r1, r0, lsl #24
    10e4:	f3000400 	vshl.u8	d0, d0, d0
    10e8:	bc9f5201 	lfmlt	f5, 4, [pc], {1}
    10ec:	14000001 	strne	r0, [r0], #-1
    10f0:	01000002 	tsteq	r0, r2
    10f4:	02145200 	andseq	r5, r4, #0, 4
    10f8:	021c0000 	andseq	r0, ip, #0, 0
    10fc:	00040000 	andeq	r0, r4, r0
    1100:	9f1f0072 	svcls	0x001f0072
    1104:	0000021c 	andeq	r0, r0, ip, lsl r2
    1108:	00000268 	andeq	r0, r0, r8, ror #4
    110c:	01f30005 	mvnseq	r0, r5
    1110:	689f1f52 	ldmvs	pc, {r1, r4, r6, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
    1114:	7c000002 	stcvc	0, cr0, [r0], {2}
    1118:	01000002 	tsteq	r0, r2
    111c:	027c5200 	rsbseq	r5, ip, #0, 4
    1120:	02940000 	addseq	r0, r4, #0, 0
    1124:	00010000 	andeq	r0, r1, r0
    1128:	0002b45c 	andeq	fp, r2, ip, asr r4
    112c:	0002b800 	andeq	fp, r2, r0, lsl #16
    1130:	52000100 	andpl	r0, r0, #0
    1134:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    1138:	000002cf 	andeq	r0, r0, pc, asr #5
    113c:	cf5c0001 	svcgt	0x005c0001
    1140:	d4000002 	strle	r0, [r0], #-2
    1144:	04000002 	streq	r0, [r0], #-2
    1148:	5201f300 	andpl	pc, r1, #0, 6
    114c:	0002d49f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    1150:	0002e800 	andeq	lr, r2, r0, lsl #16
    1154:	52000100 	andpl	r0, r0, #0
    1158:	000002e8 	andeq	r0, r0, r8, ror #5
    115c:	00000310 	andeq	r0, r0, r0, lsl r3
    1160:	005c0001 	subseq	r0, ip, r1
	...
    117c:	00006000 	andeq	r6, r0, r0
    1180:	53000100 	movwpl	r0, #256	; 0x100
    1184:	00000060 	andeq	r0, r0, r0, rrx
    1188:	00000064 	andeq	r0, r0, r4, rrx
    118c:	7f080003 	svcvc	0x00080003
    1190:	0001909f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
    1194:	00019400 	andeq	r9, r1, r0, lsl #8
    1198:	08000300 	stmdaeq	r0, {r8, r9}
    119c:	01bc9f7f 			; <UNDEFINED> instruction: 0x01bc9f7f
    11a0:	02080000 	andeq	r0, r8, #0, 0
    11a4:	00030000 	andeq	r0, r3, r0
    11a8:	689f7f08 	ldmvs	pc, {r3, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    11ac:	84000002 	strhi	r0, [r0], #-2
    11b0:	01000002 	tsteq	r0, r2
    11b4:	02845300 	addeq	r5, r4, #0, 6
    11b8:	02940000 	addseq	r0, r4, #0, 0
    11bc:	00040000 	andeq	r0, r4, r0
    11c0:	9f5301f3 	svcls	0x005301f3
    11c4:	000002d4 	ldrdeq	r0, [r0], -r4
    11c8:	00000310 	andeq	r0, r0, r0, lsl r3
    11cc:	7f080003 	svcvc	0x00080003
    11d0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    11d4:	00000000 	andeq	r0, r0, r0
    11d8:	00000100 	andeq	r0, r0, r0, lsl #2
    11dc:	02020000 	andeq	r0, r2, #0, 0
    11e0:	01010000 	mrseq	r0, (UNDEF: 1)
	...
    11ec:	00000202 	andeq	r0, r0, r2, lsl #4
    11f0:	00000100 	andeq	r0, r0, r0, lsl #2
    11f4:	00000000 	andeq	r0, r0, r0
    11f8:	01010000 	mrseq	r0, (UNDEF: 1)
    11fc:	00000000 	andeq	r0, r0, r0
    1200:	00000202 	andeq	r0, r0, r2, lsl #4
    1204:	00000000 	andeq	r0, r0, r0
    1208:	00000101 	andeq	r0, r0, r1, lsl #2
    120c:	00001800 	andeq	r1, r0, r0, lsl #16
    1210:	00006800 	andeq	r6, r0, r0, lsl #16
    1214:	91000400 	tstls	r0, r0, lsl #8
    1218:	689f7fa0 	ldmvs	pc, {r5, r7, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    121c:	70000000 	andvc	r0, r0, r0
    1220:	01000000 	mrseq	r0, (UNDEF: 0)
    1224:	00705200 	rsbseq	r5, r0, r0, lsl #4
    1228:	00700000 	rsbseq	r0, r0, r0
    122c:	00010000 	andeq	r0, r1, r0
    1230:	00007054 	andeq	r7, r0, r4, asr r0
    1234:	00008000 	andeq	r8, r0, r0
    1238:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    123c:	00809f01 	addeq	r9, r0, r1, lsl #30
    1240:	00880000 	addeq	r0, r8, r0
    1244:	00010000 	andeq	r0, r1, r0
    1248:	00008854 	andeq	r8, r0, r4, asr r8
    124c:	00009800 	andeq	r9, r0, r0, lsl #16
    1250:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    1254:	00989f02 	addseq	r9, r8, r2, lsl #30
    1258:	00a80000 	adceq	r0, r8, r0
    125c:	00010000 	andeq	r0, r1, r0
    1260:	0001905e 	andeq	r9, r1, lr, asr r0
    1264:	00019800 	andeq	r9, r1, r0, lsl #16
    1268:	91000400 	tstls	r0, r0, lsl #8
    126c:	989f7fa0 	ldmls	pc, {r5, r7, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    1270:	a0000001 	andge	r0, r0, r1
    1274:	01000001 	tsteq	r0, r1
    1278:	01a05200 	lsleq	r5, r0, #4
    127c:	01a00000 	moveq	r0, r0
    1280:	00010000 	andeq	r0, r1, r0
    1284:	0001a05e 	andeq	sl, r1, lr, asr r0
    1288:	0001b000 	andeq	fp, r1, r0
    128c:	7e000300 	cdpvc	3, 0, cr0, cr0, cr0, {0}
    1290:	01b09f01 	lslseq	r9, r1, #30
    1294:	01bc0000 			; <UNDEFINED> instruction: 0x01bc0000
    1298:	00010000 	andeq	r0, r1, r0
    129c:	0001bc5e 	andeq	fp, r1, lr, asr ip
    12a0:	00021c00 	andeq	r1, r2, r0, lsl #24
    12a4:	91000400 	tstls	r0, r0, lsl #8
    12a8:	1c9f7fa0 	ldcne	15, cr7, [pc], {160}	; 0xa0
    12ac:	28000002 	stmdacs	r0, {r1}
    12b0:	01000002 	tsteq	r0, r2
    12b4:	02285200 	eoreq	r5, r8, #0, 4
    12b8:	024c0000 	subeq	r0, ip, #0, 0
    12bc:	00010000 	andeq	r0, r1, r0
    12c0:	00024c5e 	andeq	r4, r2, lr, asr ip
    12c4:	00025000 	andeq	r5, r2, r0
    12c8:	7e000300 	cdpvc	3, 0, cr0, cr0, cr0, {0}
    12cc:	02509f01 	subseq	r9, r0, #1, 30
    12d0:	02580000 	subseq	r0, r8, #0, 0
    12d4:	00010000 	andeq	r0, r1, r0
    12d8:	0002585e 	andeq	r5, r2, lr, asr r8
    12dc:	00026400 	andeq	r6, r2, r0, lsl #8
    12e0:	70000300 	andvc	r0, r0, r0, lsl #6
    12e4:	02649f02 	rsbeq	r9, r4, #2, 30
    12e8:	02680000 	rsbeq	r0, r8, #0, 0
    12ec:	00010000 	andeq	r0, r1, r0
    12f0:	0002685e 	andeq	r6, r2, lr, asr r8
    12f4:	00026800 	andeq	r6, r2, r0, lsl #16
    12f8:	91000400 	tstls	r0, r0, lsl #8
    12fc:	689f7fa0 	ldmvs	pc, {r5, r7, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    1300:	94000002 	strls	r0, [r0], #-2
    1304:	04000002 	streq	r0, [r0], #-2
    1308:	7fa19100 	svcvc	0x00a19100
    130c:	0002a89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    1310:	0002b000 	andeq	fp, r2, r0
    1314:	5e000100 	adfpls	f0, f0, f0
    1318:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    131c:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    1320:	b4560001 	ldrblt	r0, [r6], #-1
    1324:	d4000002 	strle	r0, [r0], #-2
    1328:	04000002 	streq	r0, [r0], #-2
    132c:	7fa09100 	svcvc	0x00a09100
    1330:	0002d49f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    1334:	0002e400 	andeq	lr, r2, r0, lsl #8
    1338:	91000400 	tstls	r0, r0, lsl #8
    133c:	e49f7fa1 	ldr	r7, [pc], #4001	; 1344 <.debug_loc+0x1344>
    1340:	10000002 	andne	r0, r0, r2
    1344:	01000003 	tsteq	r0, r3
    1348:	00005e00 	andeq	r5, r0, r0, lsl #28
    134c:	00000000 	andeq	r0, r0, r0
    1350:	00020000 	andeq	r0, r2, r0
    1354:	00000000 	andeq	r0, r0, r0
    1358:	00020000 	andeq	r0, r2, r0
    135c:	01000000 	mrseq	r0, (UNDEF: 0)
    1360:	00000001 	andeq	r0, r0, r1
	...
    1370:	00180000 	andseq	r0, r8, r0
    1374:	00680000 	rsbeq	r0, r8, r0
    1378:	00010000 	andeq	r0, r1, r0
    137c:	00006852 	andeq	r6, r0, r2, asr r8
    1380:	00008c00 	andeq	r8, r0, r0, lsl #24
    1384:	5c000100 	stfpls	f0, [r0], {-0}
    1388:	00000190 	muleq	r0, r0, r1
    138c:	00000198 	muleq	r0, r8, r1
    1390:	98520001 	ldmdals	r2, {r0}^
    1394:	bc000001 	stclt	0, cr0, [r0], {1}
    1398:	01000001 	tsteq	r0, r1
    139c:	01bc5c00 			; <UNDEFINED> instruction: 0x01bc5c00
    13a0:	02180000 	andseq	r0, r8, #0, 0
    13a4:	00010000 	andeq	r0, r1, r0
    13a8:	00021852 	andeq	r1, r2, r2, asr r8
    13ac:	00023c00 	andeq	r3, r2, r0, lsl #24
    13b0:	5c000100 	stfpls	f0, [r0], {-0}
    13b4:	0000023c 	andeq	r0, r0, ip, lsr r2
    13b8:	00000250 	andeq	r0, r0, r0, asr r2
    13bc:	50550001 	subspl	r0, r5, r1
    13c0:	5c000002 	stcpl	0, cr0, [r0], {2}
    13c4:	01000002 	tsteq	r0, r2
    13c8:	025c5c00 	subseq	r5, ip, #0, 24
    13cc:	02680000 	rsbeq	r0, r8, #0, 0
    13d0:	00190000 	andseq	r0, r9, r0
    13d4:	3af70075 	bcc	ffdc15b0 <va_printk+0xffdc1120>
    13d8:	00762cf7 	ldrshteq	r2, [r6], #-199	; 0xffffff39
    13dc:	2cf73af7 	vldmiacs	r7!, {s7-s253}
    13e0:	f720081e 			; <UNDEFINED> instruction: 0xf720081e
    13e4:	3af7252c 	bcc	ffdca89c <va_printk+0xffdca40c>
    13e8:	253300f7 	ldrcs	r0, [r3, #-247]!	; 0xffffff09
    13ec:	0002689f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    13f0:	00027c00 	andeq	r7, r2, r0, lsl #24
    13f4:	52000100 	andpl	r0, r0, #0
    13f8:	0000027c 	andeq	r0, r0, ip, ror r2
    13fc:	00000294 	muleq	r0, r4, r2
    1400:	b45c0001 	ldrblt	r0, [ip], #-1
    1404:	b8000002 	stmdalt	r0, {r1}
    1408:	01000002 	tsteq	r0, r2
    140c:	02b85200 	adcseq	r5, r8, #0, 4
    1410:	02cf0000 	sbceq	r0, pc, #0, 0
    1414:	00010000 	andeq	r0, r1, r0
    1418:	0002cf5c 	andeq	ip, r2, ip, asr pc
    141c:	0002d400 	andeq	sp, r2, r0, lsl #8
    1420:	f3000400 	vshl.u8	d0, d0, d0
    1424:	d49f5201 	ldrle	r5, [pc], #513	; 142c <.debug_loc+0x142c>
    1428:	e8000002 	stmda	r0, {r1}
    142c:	01000002 	tsteq	r0, r2
    1430:	02e85200 	rsceq	r5, r8, #0, 4
    1434:	03100000 	tsteq	r0, #0, 0
    1438:	00010000 	andeq	r0, r1, r0
    143c:	0000005c 	andeq	r0, r0, ip, asr r0
    1440:	00000000 	andeq	r0, r0, r0
    1444:	04000400 	streq	r0, [r0], #-1024	; 0xfffffc00
    1448:	00010000 	andeq	r0, r1, r0
    144c:	9c000400 	cfstrsls	mvf0, [r0], {-0}
    1450:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    1454:	01000000 	mrseq	r0, (UNDEF: 0)
    1458:	02705300 	rsbseq	r5, r0, #0, 6
    145c:	02840000 	addeq	r0, r4, #0, 0
    1460:	00010000 	andeq	r0, r1, r0
    1464:	00028453 	andeq	r8, r2, r3, asr r4
    1468:	00029000 	andeq	r9, r2, r0
    146c:	f3000400 	vshl.u8	d0, d0, d0
    1470:	a89f5301 	ldmge	pc, {r0, r8, r9, ip, lr}	; <UNPREDICTABLE>
    1474:	b4000002 	strlt	r0, [r0], #-2
    1478:	01000002 	tsteq	r0, r2
    147c:	02d85300 	sbcseq	r5, r8, #0, 6
    1480:	03100000 	tsteq	r0, #0, 0
    1484:	00030000 	andeq	r0, r3, r0
    1488:	009f7f08 	addseq	r7, pc, r8, lsl #30
    148c:	00000000 	andeq	r0, r0, r0
    1490:	04000000 	streq	r0, [r0], #-0
    1494:	04010000 	streq	r0, [r1], #-0
    1498:	00010000 	andeq	r0, r1, r0
    149c:	04000000 	streq	r0, [r0], #-0
    14a0:	9c000000 	stcls	0, cr0, [r0], {-0}
    14a4:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    14a8:	01000000 	mrseq	r0, (UNDEF: 0)
    14ac:	00a85200 	adceq	r5, r8, r0, lsl #4
    14b0:	01540000 	cmpeq	r4, r0
    14b4:	00040000 	andeq	r0, r4, r0
    14b8:	9f7fa091 	svcls	0x007fa091
    14bc:	00000270 	andeq	r0, r0, r0, ror r2
    14c0:	00000288 	andeq	r0, r0, r8, lsl #5
    14c4:	a0910004 	addsge	r0, r1, r4
    14c8:	02889f7f 	addeq	r9, r8, #508	; 0x1fc
    14cc:	02900000 	addseq	r0, r0, #0, 0
    14d0:	00010000 	andeq	r0, r1, r0
    14d4:	00029c5e 	andeq	r9, r2, lr, asr ip
    14d8:	0002a800 	andeq	sl, r2, r0, lsl #16
    14dc:	91000400 	tstls	r0, r0, lsl #8
    14e0:	a89f7fa0 	ldmge	pc, {r5, r7, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
    14e4:	b4000002 	strlt	r0, [r0], #-2
    14e8:	01000002 	tsteq	r0, r2
    14ec:	02d85200 	sbcseq	r5, r8, #0, 4
    14f0:	02e80000 	rsceq	r0, r8, #0, 0
    14f4:	00040000 	andeq	r0, r4, r0
    14f8:	9f7fa091 	svcls	0x007fa091
    14fc:	000002e8 	andeq	r0, r0, r8, ror #5
    1500:	00000310 	andeq	r0, r0, r0, lsl r3
    1504:	00520001 	subseq	r0, r2, r1
    1508:	00000000 	andeq	r0, r0, r0
    150c:	04000000 	streq	r0, [r0], #-0
    1510:	01010000 	mrseq	r0, (UNDEF: 1)
    1514:	03030101 	movweq	r0, #12545	; 0x3101
    1518:	00010402 	andeq	r0, r1, r2, lsl #8
    151c:	04000000 	streq	r0, [r0], #-0
    1520:	9c000000 	stcls	0, cr0, [r0], {-0}
    1524:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    1528:	01000000 	mrseq	r0, (UNDEF: 0)
    152c:	01045e00 	tsteq	r4, r0, lsl #28
    1530:	01040000 	mrseq	r0, (UNDEF: 4)
    1534:	00010000 	andeq	r0, r1, r0
    1538:	00010455 	andeq	r0, r1, r5, asr r4
    153c:	00011800 	andeq	r1, r1, r0, lsl #16
    1540:	75000300 	strvc	r0, [r0, #-768]	; 0xfffffd00
    1544:	01189f01 	tsteq	r8, r1, lsl #30
    1548:	01240000 			; <UNDEFINED> instruction: 0x01240000
    154c:	00030000 	andeq	r0, r3, r0
    1550:	249f0275 	ldrcs	r0, [pc], #629	; 1558 <.debug_loc+0x1558>
    1554:	28000001 	stmdacs	r0, {r0}
    1558:	03000001 	movweq	r0, #1
    155c:	9f037500 	svcls	0x00037500
    1560:	00000270 	andeq	r0, r0, r0, ror r2
    1564:	00000290 	muleq	r0, r0, r2
    1568:	a1910004 	orrsge	r0, r1, r4
    156c:	02a89f7f 	adceq	r9, r8, #508	; 0x1fc
    1570:	02b00000 	adcseq	r0, r0, #0, 0
    1574:	00010000 	andeq	r0, r1, r0
    1578:	0002b05e 	andeq	fp, r2, lr, asr r0
    157c:	0002b400 	andeq	fp, r2, r0, lsl #8
    1580:	56000100 	strpl	r0, [r0], -r0, lsl #2
    1584:	000002d8 	ldrdeq	r0, [r0], -r8
    1588:	000002e4 	andeq	r0, r0, r4, ror #5
    158c:	a1910004 	orrsge	r0, r1, r4
    1590:	02e49f7f 	rsceq	r9, r4, #508	; 0x1fc
    1594:	03100000 	tsteq	r0, #0, 0
    1598:	00010000 	andeq	r0, r1, r0
    159c:	0000005e 	andeq	r0, r0, lr, asr r0
	...
    15a8:	01010101 	tsteq	r1, r1, lsl #2
    15ac:	06020101 	streq	r0, [r2], -r1, lsl #2
    15b0:	06000001 	streq	r0, [r0], -r1
    15b4:	0000a000 	andeq	sl, r0, r0
    15b8:	0000a800 	andeq	sl, r0, r0, lsl #16
    15bc:	50000100 	andpl	r0, r0, r0, lsl #2
    15c0:	00000104 	andeq	r0, r0, r4, lsl #2
    15c4:	00000114 	andeq	r0, r0, r4, lsl r1
    15c8:	145c0001 	ldrbne	r0, [ip], #-1
    15cc:	24000001 	strcs	r0, [r0], #-1
    15d0:	01000001 	tsteq	r0, r1
    15d4:	01245800 			; <UNDEFINED> instruction: 0x01245800
    15d8:	01280000 			; <UNDEFINED> instruction: 0x01280000
    15dc:	00010000 	andeq	r0, r1, r0
    15e0:	0001285c 	andeq	r2, r1, ip, asr r8
    15e4:	00012800 	andeq	r2, r1, r0, lsl #16
    15e8:	7c000300 	stcvc	3, cr0, [r0], {-0}
    15ec:	02709f01 	rsbseq	r9, r0, #1, 30
    15f0:	02900000 	addseq	r0, r0, #0, 0
    15f4:	00020000 	andeq	r0, r2, r0
    15f8:	02a89f31 	adceq	r9, r8, #196	; 0xc4
    15fc:	02b40000 	adcseq	r0, r4, #0, 0
    1600:	00010000 	andeq	r0, r1, r0
    1604:	0002d850 	andeq	sp, r2, r0, asr r8
    1608:	00031000 	andeq	r1, r3, r0
    160c:	31000200 	mrscc	r0, R8_usr
    1610:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1614:	00000000 	andeq	r0, r0, r0
    1618:	06060100 	streq	r0, [r6], -r0, lsl #2
    161c:	00000101 	andeq	r0, r0, r1, lsl #2
    1620:	00015400 	andeq	r5, r1, r0, lsl #8
    1624:	00015400 	andeq	r5, r1, r0, lsl #8
    1628:	91000400 	tstls	r0, r0, lsl #8
    162c:	549f7fa0 	ldrpl	r7, [pc], #4000	; 1634 <.debug_loc+0x1634>
    1630:	88000001 	stmdahi	r0, {r0}
    1634:	01000001 	tsteq	r0, r1
    1638:	02905200 	addseq	r5, r0, #0, 4
    163c:	02940000 	addseq	r0, r4, #0, 0
    1640:	00010000 	andeq	r0, r1, r0
    1644:	0002945e 	andeq	r9, r2, lr, asr r4
    1648:	00029c00 	andeq	r9, r2, r0, lsl #24
    164c:	52000100 	andpl	r0, r0, #0
	...
    1658:	01000000 	mrseq	r0, (UNDEF: 0)
    165c:	07010001 	streq	r0, [r1, -r1]
    1660:	00000164 	andeq	r0, r0, r4, ror #2
    1664:	00000168 	andeq	r0, r0, r8, ror #2
    1668:	7f730003 	svcvc	0x00730003
    166c:	0001689f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    1670:	00017000 	andeq	r7, r1, r0
    1674:	53000100 	movwpl	r0, #256	; 0x100
    1678:	00000170 	andeq	r0, r0, r0, ror r1
    167c:	0000017c 	andeq	r0, r0, ip, ror r1
    1680:	7f730003 	svcvc	0x00730003
    1684:	0002909f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    1688:	00029000 	andeq	r9, r2, r0
    168c:	91000400 	tstls	r0, r0, lsl #8
    1690:	009f7fa1 	addseq	r7, pc, r1, lsr #31
    1694:	00000000 	andeq	r0, r0, r0
    1698:	01000000 	mrseq	r0, (UNDEF: 0)
    169c:	54000101 	strpl	r0, [r0], #-257	; 0xfffffeff
    16a0:	88000001 	stmdahi	r0, {r0}
    16a4:	03000001 	movweq	r0, #1
    16a8:	9f800800 	svcls	0x00800800
    16ac:	00000290 	muleq	r0, r0, r2
    16b0:	0000029c 	muleq	r0, ip, r2
    16b4:	80080003 	andhi	r0, r8, r3
    16b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    16bc:	00000000 	andeq	r0, r0, r0
    16c0:	00000100 	andeq	r0, r0, r0, lsl #2
    16c4:	00000101 	andeq	r0, r0, r1, lsl #2
    16c8:	01010100 	mrseq	r0, (UNDEF: 17)
    16cc:	00015400 	andeq	r5, r1, r0, lsl #8
    16d0:	00016400 	andeq	r6, r1, r0, lsl #8
    16d4:	51000100 	mrspl	r0, (UNDEF: 16)
    16d8:	00000164 	andeq	r0, r0, r4, ror #2
    16dc:	00000164 	andeq	r0, r0, r4, ror #2
    16e0:	017c0003 	cmneq	ip, r3
    16e4:	0001649f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    16e8:	00017000 	andeq	r7, r1, r0
    16ec:	7c000300 	stcvc	3, cr0, [r0], {-0}
    16f0:	01709f02 	cmneq	r0, r2, lsl #30
    16f4:	017c0000 	cmneq	ip, r0
    16f8:	00030000 	andeq	r0, r3, r0
    16fc:	7c9f017c 	ldfvcs	f0, [pc], {124}	; 0x7c
    1700:	88000001 	stmdahi	r0, {r0}
    1704:	03000001 	movweq	r0, #1
    1708:	9f017e00 	svcls	0x00017e00
    170c:	00000290 	muleq	r0, r0, r2
    1710:	0000029c 	muleq	r0, ip, r2
    1714:	00510001 	subseq	r0, r1, r1
    1718:	00000000 	andeq	r0, r0, r0
    171c:	04000000 	streq	r0, [r0], #-0
    1720:	00000400 	andeq	r0, r0, r0, lsl #8
    1724:	00015400 	andeq	r5, r1, r0, lsl #8
    1728:	00015800 	andeq	r5, r1, r0, lsl #16
    172c:	70000300 	andvc	r0, r0, r0, lsl #6
    1730:	02909f01 	addseq	r9, r0, #1, 30
    1734:	02940000 	addseq	r0, r4, #0, 0
    1738:	00020000 	andeq	r0, r2, r0
    173c:	02949f32 	addseq	r9, r4, #200	; 0xc8
    1740:	029c0000 	addseq	r0, ip, #0, 0
    1744:	00030000 	andeq	r0, r3, r0
    1748:	009f0170 	addseq	r0, pc, r0, ror r1	; <UNPREDICTABLE>
    174c:	00000000 	andeq	r0, r0, r0
    1750:	07000000 	streq	r0, [r0, -r0]
    1754:	54000600 	strpl	r0, [r0], #-1536	; 0xfffffa00
    1758:	90000001 	andls	r0, r0, r1
    175c:	01000001 	tsteq	r0, r1
    1760:	02905100 	addseq	r5, r0, #0
    1764:	029c0000 	addseq	r0, ip, #0, 0
    1768:	00010000 	andeq	r0, r1, r0
    176c:	00000051 	andeq	r0, r0, r1, asr r0
    1770:	00000000 	andeq	r0, r0, r0
    1774:	01010100 	mrseq	r0, (UNDEF: 17)
    1778:	00020800 	andeq	r0, r2, r0, lsl #16
    177c:	00021400 	andeq	r1, r2, r0, lsl #8
    1780:	30000200 	andcc	r0, r0, r0, lsl #4
    1784:	0002149f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    1788:	00022800 	andeq	r2, r2, r0, lsl #16
    178c:	31000200 	mrscc	r0, R8_usr
    1790:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1794:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000ac4 	andeq	r0, r0, r4, asr #21
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	0000009c 	muleq	r0, ip, r0
   4:	00000140 	andeq	r0, r0, r0, asr #2
   8:	00000150 	andeq	r0, r0, r0, asr r1
   c:	00000154 	andeq	r0, r0, r4, asr r1
  10:	00000268 	andeq	r0, r0, r8, ror #4
  14:	0000026c 	andeq	r0, r0, ip, ror #4
  18:	00000270 	andeq	r0, r0, r0, ror r2
  1c:	00000274 	andeq	r0, r0, r4, ror r2
  20:	0000027c 	andeq	r0, r0, ip, ror r2
  24:	00000290 	muleq	r0, r0, r2
  28:	000002a8 	andeq	r0, r0, r8, lsr #5
  2c:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
  30:	000002d8 	ldrdeq	r0, [r0], -r8
  34:	000002d8 	ldrdeq	r0, [r0], -r8
  38:	000002dc 	ldrdeq	r0, [r0], -ip
  3c:	000002e0 	andeq	r0, r0, r0, ror #5
	...
  48:	00000140 	andeq	r0, r0, r0, asr #2
  4c:	00000150 	andeq	r0, r0, r0, asr r1
  50:	00000154 	andeq	r0, r0, r4, asr r1
  54:	00000180 	andeq	r0, r0, r0, lsl #3
  58:	00000184 	andeq	r0, r0, r4, lsl #3
  5c:	00000188 	andeq	r0, r0, r8, lsl #3
  60:	00000290 	muleq	r0, r0, r2
  64:	0000029c 	muleq	r0, ip, r2
	...
  70:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
  74:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
  78:	000003dc 	ldrdeq	r0, [r0], -ip
  7c:	000003f4 	strdeq	r0, [r0], -r4
  80:	000003f8 	strdeq	r0, [r0], -r8
  84:	0000040c 	andeq	r0, r0, ip, lsl #8
	...
  90:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
  94:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
  98:	000003e8 	andeq	r0, r0, r8, ror #7
  9c:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
  a8:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
  ac:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
  b0:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
  b4:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
	...
  c0:	00000420 	andeq	r0, r0, r0, lsr #8
  c4:	00000424 	andeq	r0, r0, r4, lsr #8
  c8:	00000428 	andeq	r0, r0, r8, lsr #8
  cc:	00000438 	andeq	r0, r0, r8, lsr r4
  d0:	0000043c 	andeq	r0, r0, ip, lsr r4
  d4:	00000468 	andeq	r0, r0, r8, ror #8
	...
  e0:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  e4:	000004d8 	ldrdeq	r0, [r0], -r8
  e8:	0000050c 	andeq	r0, r0, ip, lsl #10
  ec:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
  f0:	000005c8 	andeq	r0, r0, r8, asr #11
  f4:	00000a34 	andeq	r0, r0, r4, lsr sl
  f8:	00000a3c 	andeq	r0, r0, ip, lsr sl
  fc:	00000ac4 	andeq	r0, r0, r4, asr #21
	...
 108:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 10c:	000004d8 	ldrdeq	r0, [r0], -r8
 110:	0000060c 	andeq	r0, r0, ip, lsl #12
 114:	000006d8 	ldrdeq	r0, [r0], -r8
 118:	0000092c 	andeq	r0, r0, ip, lsr #18
 11c:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
 120:	00000a3c 	andeq	r0, r0, ip, lsr sl
 124:	00000a78 	andeq	r0, r0, r8, ror sl
	...
 130:	0000050c 	andeq	r0, r0, ip, lsl #10
 134:	00000510 	andeq	r0, r0, r0, lsl r5
 138:	0000051c 	andeq	r0, r0, ip, lsl r5
 13c:	0000051c 	andeq	r0, r0, ip, lsl r5
 140:	00000530 	andeq	r0, r0, r0, lsr r5
 144:	00000534 	andeq	r0, r0, r4, lsr r5
	...
 150:	00000724 	andeq	r0, r0, r4, lsr #14
 154:	00000828 	andeq	r0, r0, r8, lsr #16
 158:	00000914 	andeq	r0, r0, r4, lsl r9
 15c:	00000918 	andeq	r0, r0, r8, lsl r9
 160:	0000091c 	andeq	r0, r0, ip, lsl r9
 164:	00000920 	andeq	r0, r0, r0, lsr #18
 168:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
 16c:	000009c0 	andeq	r0, r0, r0, asr #19
 170:	000009fc 	strdeq	r0, [r0], -ip
 174:	00000a10 	andeq	r0, r0, r0, lsl sl
 178:	00000a24 	andeq	r0, r0, r4, lsr #20
 17c:	00000a34 	andeq	r0, r0, r4, lsr sl
	...
 188:	00000728 	andeq	r0, r0, r8, lsr #14
 18c:	0000072c 	andeq	r0, r0, ip, lsr #14
 190:	00000730 	andeq	r0, r0, r0, lsr r7
 194:	000007dc 	ldrdeq	r0, [r0], -ip
 198:	000007f4 	strdeq	r0, [r0], -r4
 19c:	000007f8 	strdeq	r0, [r0], -r8
 1a0:	000009fc 	strdeq	r0, [r0], -ip
 1a4:	00000a0c 	andeq	r0, r0, ip, lsl #20
 1a8:	00000a24 	andeq	r0, r0, r4, lsr #20
 1ac:	00000a34 	andeq	r0, r0, r4, lsr sl
	...
 1b8:	000007dc 	ldrdeq	r0, [r0], -ip
 1bc:	000007f4 	strdeq	r0, [r0], -r4
 1c0:	000007f8 	strdeq	r0, [r0], -r8
 1c4:	00000828 	andeq	r0, r0, r8, lsr #16
 1c8:	00000914 	andeq	r0, r0, r4, lsl r9
 1cc:	00000918 	andeq	r0, r0, r8, lsl r9
 1d0:	0000091c 	andeq	r0, r0, ip, lsl r9
 1d4:	00000920 	andeq	r0, r0, r0, lsr #18
 1d8:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
 1dc:	000009c0 	andeq	r0, r0, r0, asr #19
 1e0:	00000a0c 	andeq	r0, r0, ip, lsl #20
 1e4:	00000a10 	andeq	r0, r0, r0, lsl sl
	...
 1f0:	00000828 	andeq	r0, r0, r8, lsr #16
 1f4:	00000830 	andeq	r0, r0, r0, lsr r8
 1f8:	00000834 	andeq	r0, r0, r4, lsr r8
 1fc:	00000914 	andeq	r0, r0, r4, lsl r9
 200:	00000a10 	andeq	r0, r0, r0, lsl sl
 204:	00000a24 	andeq	r0, r0, r4, lsr #20
	...
 210:	00000850 	andeq	r0, r0, r0, asr r8
 214:	000008cc 	andeq	r0, r0, ip, asr #17
 218:	000008d4 	ldrdeq	r0, [r0], -r4
 21c:	000008d8 	ldrdeq	r0, [r0], -r8
 220:	00000a10 	andeq	r0, r0, r0, lsl sl
 224:	00000a14 	andeq	r0, r0, r4, lsl sl
 228:	00000a18 	andeq	r0, r0, r8, lsl sl
 22c:	00000a1c 	andeq	r0, r0, ip, lsl sl
	...
 238:	000008cc 	andeq	r0, r0, ip, asr #17
 23c:	000008d4 	ldrdeq	r0, [r0], -r4
 240:	000008d8 	ldrdeq	r0, [r0], -r8
 244:	00000914 	andeq	r0, r0, r4, lsl r9
 248:	00000a14 	andeq	r0, r0, r4, lsl sl
 24c:	00000a18 	andeq	r0, r0, r8, lsl sl
 250:	00000a1c 	andeq	r0, r0, ip, lsl sl
 254:	00000a24 	andeq	r0, r0, r4, lsr #20
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000a18 	andeq	r0, r0, r8, lsl sl
   4:	00f10003 	rscseq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	6f2f0063 	svcvs	0x002f0063
  24:	682f7470 	stmdavs	pc!, {r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  28:	62656d6f 	rsbvs	r6, r5, #7104	; 0x1bc0
  2c:	2f776572 	svccs	0x00776572
  30:	6c6c6543 	cfstr64vs	mvdx6, [ip], #-268	; 0xfffffef4
  34:	612f7261 			; <UNDEFINED> instruction: 0x612f7261
  38:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  3c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  40:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  44:	392f392d 	stmdbcc	pc!, {r0, r2, r3, r5, r8, fp, ip, sp}	; <UNPREDICTABLE>
  48:	3130322d 	teqcc	r0, sp, lsr #4
  4c:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  50:	30317363 	eorscc	r7, r1, r3, ror #6
  54:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffff80 <va_printk+0xfffffaf0>
  58:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  5c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  60:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  64:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  68:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  6c:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  70:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  74:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  78:	2f006564 	svccs	0x00006564
  7c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  80:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  84:	2f73656c 	svccs	0x0073656c
  88:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  8c:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  90:	30343273 	eorscc	r3, r4, r3, ror r2
  94:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffeec <va_printk+0xfffffa5c>
  98:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  9c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  a0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  a4:	61760000 	cmnvs	r6, r0
  a8:	6972702d 	ldmdbvs	r2!, {r0, r2, r3, r5, ip, sp, lr}^
  ac:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
  b0:	00010063 	andeq	r0, r1, r3, rrx
  b4:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  b8:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
  bc:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  c0:	00020068 	andeq	r0, r2, r8, rrx
  c4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  c8:	0300682e 	movweq	r6, #2094	; 0x82e
  cc:	70720000 	rsbsvc	r0, r2, r0
  d0:	6e692d69 	cdpvs	13, 6, cr2, cr9, cr9, {3}
  d4:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
  d8:	682e6c61 	stmdavs	lr!, {r0, r5, r6, sl, fp, sp, lr}
  dc:	00000300 	andeq	r0, r0, r0, lsl #6
  e0:	61647473 	smcvs	18243	; 0x4743
  e4:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
  e8:	00000200 	andeq	r0, r0, r0, lsl #4
  ec:	6975623c 	ldmdbvs	r5!, {r2, r3, r4, r5, r9, sp, lr}^
  f0:	692d746c 	pushvs	{r2, r3, r5, r6, sl, ip, sp, lr}
  f4:	00003e6e 	andeq	r3, r0, lr, ror #28
  f8:	05000000 	streq	r0, [r0, #-0]
  fc:	02050001 	andeq	r0, r5, #1, 0
 100:	00000000 	andeq	r0, r0, r0
 104:	0100c803 	tsteq	r0, r3, lsl #16
 108:	05140205 	ldreq	r0, [r4, #-517]	; 0xfffffdfb
 10c:	05100601 	ldreq	r0, [r0, #-1537]	; 0xfffff9ff
 110:	0b053004 	bleq	14c128 <va_printk+0x14bc98>
 114:	03010532 	movweq	r0, #5426	; 0x1532
 118:	04052e7a 	streq	r2, [r5], #-3706	; 0xfffff186
 11c:	0602054c 	streq	r0, [r2], -ip, asr #10
 120:	05141331 	ldreq	r1, [r4, #-817]	; 0xfffffccf
 124:	24020609 	strcs	r0, [r2], #-1545	; 0xfffff9f7
 128:	052e2e0d 	streq	r2, [lr, #-3597]!	; 0xfffff1f3
 12c:	1703060d 	strne	r0, [r3, -sp, lsl #12]
 130:	1311054a 	tstne	r1, #310378496	; 0x12800000
 134:	01062d05 	tsteq	r6, r5, lsl #26
 138:	052e1605 	streq	r1, [lr, #-1541]!	; 0xfffff9fb
 13c:	16052f0d 	strne	r2, [r5], -sp, lsl #30
 140:	0614052d 	ldreq	r0, [r4], -sp, lsr #10
 144:	0617052f 	ldreq	r0, [r7], -pc, lsr #10
 148:	2e0d0501 	cfsh32cs	mvfx0, mvfx13, #1
 14c:	12052f06 	andne	r2, r5, #6, 30
 150:	2f2e0106 	svccs	0x002e0106
 154:	060d052d 	streq	r0, [sp], -sp, lsr #10
 158:	0612052f 	ldreq	r0, [r2], -pc, lsr #10
 15c:	06190501 	ldreq	r0, [r9], -r1, lsl #10
 160:	0304052f 	movweq	r0, #17711	; 0x452f
 164:	05010111 	streq	r0, [r1, #-273]	; 0xfffffeef
 168:	0e051502 	cfsh32eq	mvfx1, mvfx5, #2
 16c:	017fb203 	cmneq	pc, r3, lsl #4
 170:	05130205 	ldreq	r0, [r3, #-517]	; 0xfffffdfb
 174:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
 178:	05300602 	ldreq	r0, [r0, #-1538]!	; 0xfffff9fe
 17c:	02050108 	andeq	r0, r5, #2
 180:	054a0106 	strbeq	r0, [sl, #-262]	; 0xfffffefa
 184:	05910808 	ldreq	r0, [r1, #2056]	; 0x808
 188:	054a0603 	strbeq	r0, [sl, #-1539]	; 0xfffff9fd
 18c:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
 190:	052d0615 	streq	r0, [sp, #-1557]!	; 0xfffff9eb
 194:	03050108 	movweq	r0, #20744	; 0x5108
 198:	060805d7 			; <UNDEFINED> instruction: 0x060805d7
 19c:	2d180501 	cfldr32cs	mvfx0, [r8, #-4]
 1a0:	052e0205 	streq	r0, [lr, #-517]!	; 0xfffffdfb
 1a4:	15052f08 	strne	r2, [r5, #-3848]	; 0xfffff0f8
 1a8:	08052d06 	stmdaeq	r5, {r1, r2, r8, sl, fp, sp}
 1ac:	06020501 	streq	r0, [r2], -r1, lsl #10
 1b0:	06030501 	streq	r0, [r3], -r1, lsl #10
 1b4:	0618052f 	ldreq	r0, [r8], -pc, lsr #10
 1b8:	2e020511 	mcrcs	5, 0, r0, cr2, cr1, {0}
 1bc:	052f0805 	streq	r0, [pc, #-2053]!	; fffff9bf <va_printk+0xfffff52f>
 1c0:	052d0615 	streq	r0, [sp, #-1557]!	; 0xfffff9eb
 1c4:	03050108 	movweq	r0, #20744	; 0x5108
 1c8:	06080513 			; <UNDEFINED> instruction: 0x06080513
 1cc:	06150501 	ldreq	r0, [r5], -r1, lsl #10
 1d0:	0108052d 	tsteq	r8, sp, lsr #10
 1d4:	02050106 	andeq	r0, r5, #-2147483647	; 0x80000001
 1d8:	0505a006 	streq	sl, [r5, #-6]
 1dc:	04050106 	streq	r0, [r5], #-262	; 0xfffffefa
 1e0:	2f110536 	svccs	0x00110536
 1e4:	052e0905 	streq	r0, [lr, #-2309]!	; 0xfffff6fb
 1e8:	05053302 	streq	r3, [r5, #-770]	; 0xfffffcfe
 1ec:	052e7203 	streq	r7, [lr, #-515]!	; 0xfffffdfd
 1f0:	062f0602 	strteq	r0, [pc], -r2, lsl #12
 1f4:	060e0501 	streq	r0, [lr], -r1, lsl #10
 1f8:	14020516 	strne	r0, [r2], #-1302	; 0xfffffaea
 1fc:	13030513 	movwne	r0, #13587	; 0x3513
 200:	15140205 	ldrne	r0, [r4, #-517]	; 0xfffffdfb
 204:	05010b05 	streq	r0, [r1, #-2821]	; 0xfffff4fb
 208:	2e010602 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx2
 20c:	67060305 	strvs	r0, [r6, -r5, lsl #6]
 210:	01060a05 	tsteq	r6, r5, lsl #20
 214:	052d0205 	streq	r0, [sp, #-517]!	; 0xfffffdfb
 218:	17052f0a 	strne	r2, [r5, -sl, lsl #30]
 21c:	0b052d06 	bleq	14b63c <va_printk+0x14b1ac>
 220:	06020501 	streq	r0, [r2], -r1, lsl #10
 224:	05680601 	strbeq	r0, [r8, #-1537]!	; 0xfffff9ff
 228:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 22c:	2e3a0301 	cdpcs	3, 3, cr0, cr10, cr1, {0}
 230:	46030905 	strmi	r0, [r3], -r5, lsl #18
 234:	0602052e 	streq	r0, [r2], -lr, lsr #10
 238:	05010630 	streq	r0, [r1, #-1584]	; 0xfffff9d0
 23c:	01380301 	teqeq	r8, r1, lsl #6
 240:	4f030905 	svcmi	0x00030905
 244:	052e2e4a 	streq	r2, [lr, #-3658]!	; 0xfffff1b6
 248:	27030619 	smladcs	r3, r9, r6, r0
 24c:	131a054a 	tstne	sl, #310378496	; 0x12800000
 250:	01062805 	tsteq	r6, r5, lsl #16
 254:	052e1f05 	streq	r1, [lr, #-3845]!	; 0xfffff0fb
 258:	1f052f04 	svcne	0x00052f04
 25c:	060b052d 	streq	r0, [fp], -sp, lsr #10
 260:	060e052f 	streq	r0, [lr], -pc, lsr #10
 264:	2e040501 	cfsh32cs	mvfx0, mvfx4, #1
 268:	03060205 	movweq	r0, #25093	; 0x6205
 26c:	14134a59 	ldrne	r4, [r3], #-2649	; 0xfffff5a7
 270:	02060905 	andeq	r0, r6, #81920	; 0x14000
 274:	04050d24 	streq	r0, [r5], #-3364	; 0xfffff2dc
 278:	05133606 	ldreq	r3, [r3, #-1542]	; 0xfffff9fa
 27c:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
 280:	13670605 	cmnne	r7, #5242880	; 0x500000
 284:	06090513 			; <UNDEFINED> instruction: 0x06090513
 288:	2b0d0511 	blcs	3416d4 <va_printk+0x341244>
 28c:	05300b05 	ldreq	r0, [r0, #-2821]!	; 0xfffff4fb
 290:	1b052c0d 	blne	14b2cc <va_printk+0x14ae3c>
 294:	06040535 			; <UNDEFINED> instruction: 0x06040535
 298:	1305052d 	movwne	r0, #21805	; 0x552d
 29c:	2e061b05 	vmlacs.f64	d1, d6, d5
 2a0:	05820a05 	streq	r0, [r2, #2565]	; 0xa05
 2a4:	0e052f04 	cdpeq	15, 0, cr2, cr5, cr4, {0}
 2a8:	490a052e 	stmdbmi	sl, {r1, r2, r3, r5, r8, sl}
 2ac:	2f060b05 	svccs	0x00060b05
 2b0:	01060405 	tsteq	r6, r5, lsl #8
 2b4:	06052f06 	streq	r2, [r5], -r6, lsl #30
 2b8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 2bc:	0a052f06 	beq	14bedc <va_printk+0x14ba4c>
 2c0:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 2c4:	2e2e2e07 	cdpcs	14, 2, cr2, cr14, cr7, {0}
 2c8:	03060405 	movweq	r0, #25605	; 0x6405
 2cc:	0205010d 	andeq	r0, r5, #1073741827	; 0x40000003
 2d0:	01460306 	cmpeq	r6, r6, lsl #6
 2d4:	3a030905 	bcc	c26f0 <va_printk+0xc2260>
 2d8:	0604052e 	streq	r0, [r4], -lr, lsr #10
 2dc:	010d032f 	tsteq	sp, pc, lsr #6
 2e0:	15020501 	strne	r0, [r2, #-1281]	; 0xfffffaff
 2e4:	b2030e05 	andlt	r0, r3, #80	; 0x50
 2e8:	0205017f 	andeq	r0, r5, #-1073741793	; 0xc000001f
 2ec:	08051413 	stmdaeq	r5, {r0, r1, r4, sl, ip}
 2f0:	06060501 	streq	r0, [r6], -r1, lsl #10
 2f4:	2e3c0310 	mrccs	3, 1, r0, cr12, cr0, {0}
 2f8:	46030205 	strmi	r0, [r3], -r5, lsl #4
 2fc:	0530064a 	ldreq	r0, [r0, #-1610]!	; 0xfffff9b6
 300:	2e010605 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx5
 304:	0602052e 	streq	r0, [r2], -lr, lsr #10
 308:	0501064b 	streq	r0, [r1, #-1611]	; 0xfffff9b5
 30c:	0516060e 	ldreq	r0, [r6, #-1550]	; 0xfffff9f2
 310:	15131402 	ldrne	r1, [r3, #-1026]	; 0xfffffbfe
 314:	010b0515 	tsteq	fp, r5, lsl r5
 318:	2e060205 	cdpcs	2, 0, cr0, cr6, cr5, {0}
 31c:	0306054a 	movweq	r0, #25930	; 0x654a
 320:	0205012a 	andeq	r0, r5, #-2147483638	; 0x8000000a
 324:	4a664603 	bmi	1991b38 <va_printk+0x19916a8>
 328:	0604052e 	streq	r0, [r4], -lr, lsr #10
 32c:	0100c803 	tsteq	r0, r3, lsl #16
 330:	06010101 	streq	r0, [r1], -r1, lsl #2
 334:	82064a2e 	andhi	r4, r6, #188416	; 0x2e000
 338:	052e7203 	streq	r7, [lr, #-515]!	; 0xfffffdfd
 33c:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 340:	032f0604 			; <UNDEFINED> instruction: 0x032f0604
 344:	0501010d 	streq	r0, [r1, #-269]	; 0xfffffef3
 348:	0e051502 	cfsh32eq	mvfx1, mvfx5, #2
 34c:	017fb203 	cmneq	pc, r3, lsl #4
 350:	14130205 	ldrne	r0, [r3], #-517	; 0xfffffdfb
 354:	05010805 	streq	r0, [r1, #-2053]	; 0xfffff7fb
 358:	1b030609 	blne	c1b84 <va_printk+0xc16f4>
 35c:	03060501 	movweq	r0, #25857	; 0x6501
 360:	3c032e63 	stccc	14, cr2, [r3], {99}	; 0x63
 364:	052e2e2e 	streq	r2, [lr, #-3630]!	; 0xfffff1d2
 368:	b4030648 	strlt	r0, [r3], #-1608	; 0xfffff9b8
 36c:	053c087f 	ldreq	r0, [ip, #-2175]!	; 0xfffff781
 370:	06011305 	streq	r1, [r1], -r5, lsl #6
 374:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 378:	002e0602 	eoreq	r0, lr, r2, lsl #12
 37c:	01020402 	tsteq	r2, r2, lsl #8
 380:	02040200 	andeq	r0, r4, #0, 4
 384:	00110513 	andseq	r0, r1, r3, lsl r5
 388:	06020402 	streq	r0, [r2], -r2, lsl #8
 38c:	00070501 	andeq	r0, r7, r1, lsl #10
 390:	2f020402 	svccs	0x00020402
 394:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
 398:	052d0204 	streq	r0, [sp, #-516]!	; 0xfffffdfc
 39c:	04020005 	streq	r0, [r2], #-5
 3a0:	052f0602 	streq	r0, [pc, #-1538]!	; fffffda6 <va_printk+0xfffff916>
 3a4:	04020009 	streq	r0, [r2], #-9
 3a8:	0e051302 	cdpeq	3, 0, cr1, cr5, cr2, {0}
 3ac:	02040200 	andeq	r0, r4, #0, 4
 3b0:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 3b4:	01040200 	mrseq	r0, R12_usr
 3b8:	02006306 	andeq	r6, r0, #402653184	; 0x18000000
 3bc:	05010104 	streq	r0, [r1, #-260]	; 0xfffffefc
 3c0:	04020048 	streq	r0, [r2], #-72	; 0xffffffb8
 3c4:	05110601 	ldreq	r0, [r1, #-1537]	; 0xfffff9ff
 3c8:	04020005 	streq	r0, [r2], #-5
 3cc:	48052f01 	stmdami	r5, {r0, r8, r9, sl, fp, sp}
 3d0:	01040200 	mrseq	r0, R12_usr
 3d4:	0005052d 	andeq	r0, r5, sp, lsr #10
 3d8:	2f010402 	svccs	0x00010402
 3dc:	01040200 	mrseq	r0, R12_usr
 3e0:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
 3e4:	02004a01 	andeq	r4, r0, #4096	; 0x1000
 3e8:	4a060104 	bmi	180800 <va_printk+0x180370>
 3ec:	e3033a05 	movw	r3, #14853	; 0x3a05
 3f0:	0205d601 	andeq	sp, r5, #1048576	; 0x100000
 3f4:	06040513 			; <UNDEFINED> instruction: 0x06040513
 3f8:	473a0514 			; <UNDEFINED> instruction: 0x473a0514
 3fc:	05320805 	ldreq	r0, [r2, #-2053]!	; 0xfffff7fb
 400:	05052a3a 	streq	r2, [r5, #-2618]	; 0xfffff5c6
 404:	2a3a0532 	bcs	e818d4 <va_printk+0xe81444>
 408:	05330505 	ldreq	r0, [r3, #-1285]!	; 0xfffffafb
 40c:	02052d08 	andeq	r2, r5, #8, 26	; 0x200
 410:	052e0903 	streq	r0, [lr, #-2307]!	; 0xfffff6fd
 414:	2e7a0305 	cdpcs	3, 7, cr0, cr10, cr5, {0}
 418:	05340205 	ldreq	r0, [r4, #-517]!	; 0xfffffdfb
 41c:	2e73033a 	mrccs	3, 3, r0, cr3, cr10, {1}
 420:	0602052e 	streq	r0, [r2], -lr, lsr #10
 424:	1303054d 	movwne	r0, #13645	; 0x354d
 428:	14020513 	strne	r0, [r2], #-1299	; 0xfffffaed
 42c:	01060505 	tsteq	r6, r5, lsl #10
 430:	30060205 	andcc	r0, r6, r5, lsl #4
 434:	6b031105 	blvs	c4850 <va_printk+0xc43c0>
 438:	13020501 	movwne	r0, #9473	; 0x2501
 43c:	05160905 	ldreq	r0, [r6, #-2309]	; 0xfffff6fb
 440:	0177030d 	cmneq	r7, sp, lsl #6
 444:	06130905 	ldreq	r0, [r3], -r5, lsl #18
 448:	06020501 	streq	r0, [r2], -r1, lsl #10
 44c:	05011903 	streq	r1, [r1, #-2307]	; 0xfffff6fd
 450:	0171030d 	cmneq	r1, sp, lsl #6
 454:	05130905 	ldreq	r0, [r3, #-2309]	; 0xfffff6fb
 458:	0174030d 	cmneq	r4, sp, lsl #6
 45c:	06130905 	ldreq	r0, [r3], -r5, lsl #18
 460:	06020501 	streq	r0, [r2], -r1, lsl #10
 464:	13011b03 	movwne	r1, #6915	; 0x1b03
 468:	064a2e06 	strbeq	r2, [sl], -r6, lsl #28
 46c:	1368684b 	cmnne	r8, #4915200	; 0x4b0000
 470:	03061005 	movweq	r1, #24581	; 0x6005
 474:	032e0166 			; <UNDEFINED> instruction: 0x032e0166
 478:	22054a78 	andcs	r4, r5, #120, 20	; 0x78000
 47c:	03020552 	movweq	r0, #9554	; 0x2552
 480:	22052e1a 	andcs	r2, r5, #416	; 0x1a0
 484:	052e6603 	streq	r6, [lr, #-1539]!	; 0xfffff9fd
 488:	9e1a0302 	cdpls	3, 1, cr0, cr10, cr2, {0}
 48c:	0605a106 	streq	sl, [r5], -r6, lsl #2
 490:	01110501 	tsteq	r1, r1, lsl #10
 494:	05130305 	ldreq	r0, [r3, #-773]	; 0xfffffcfb
 498:	05010605 	streq	r0, [r1, #-1541]	; 0xfffff9fb
 49c:	05053002 	streq	r3, [r5, #-2]
 4a0:	0604052c 	streq	r0, [r4], -ip, lsr #10
 4a4:	060b052f 	streq	r0, [fp], -pc, lsr #10
 4a8:	061f0501 	ldreq	r0, [pc], -r1, lsl #10
 4ac:	01110548 	tsteq	r1, r8, asr #10
 4b0:	05130305 	ldreq	r0, [r3, #-773]	; 0xfffffcfb
 4b4:	05010605 	streq	r0, [r1, #-1541]	; 0xfffff9fb
 4b8:	05053002 	streq	r3, [r5, #-2]
 4bc:	0604052c 	streq	r0, [r4], -ip, lsr #10
 4c0:	060b052f 	streq	r0, [fp], -pc, lsr #10
 4c4:	061f0501 	ldreq	r0, [pc], -r1, lsl #10
 4c8:	01110548 	tsteq	r1, r8, asr #10
 4cc:	05130305 	ldreq	r0, [r3, #-773]	; 0xfffffcfb
 4d0:	05010605 	streq	r0, [r1, #-1541]	; 0xfffff9fb
 4d4:	054b0604 	strbeq	r0, [fp, #-1540]	; 0xfffff9fc
 4d8:	0501060b 	streq	r0, [r1, #-1547]	; 0xfffff9f5
 4dc:	0548061f 	strbeq	r0, [r8, #-1567]	; 0xfffff9e1
 4e0:	03050111 	movweq	r0, #20753	; 0x5111
 4e4:	06050513 			; <UNDEFINED> instruction: 0x06050513
 4e8:	06040501 	streq	r0, [r4], -r1, lsl #10
 4ec:	060b054b 	streq	r0, [fp], -fp, asr #10
 4f0:	061f0501 	ldreq	r0, [pc], -r1, lsl #10
 4f4:	01110548 	tsteq	r1, r8, asr #10
 4f8:	2f150205 	svccs	0x00150205
 4fc:	13060105 	movwne	r0, #24837	; 0x6105
 500:	06400582 	strbeq	r0, [r0], -r2, lsl #11
 504:	90020500 	andls	r0, r2, r0, lsl #10
 508:	03000004 	movweq	r0, #4
 50c:	06017ee3 	streq	r7, [r1], -r3, ror #29
 510:	4e090501 	cfsh32mi	mvfx0, mvfx9, #1
 514:	3008052e 	andcc	r0, r8, lr, lsr #10
 518:	05291e05 	streq	r1, [r9, #-3589]!	; 0xfffff1fb
 51c:	0d052e12 	stceq	14, cr2, [r5, #-72]	; 0xffffffb8
 520:	06020533 			; <UNDEFINED> instruction: 0x06020533
 524:	13050545 	movwne	r0, #21829	; 0x5545
 528:	05140205 	ldreq	r0, [r4, #-517]	; 0xfffffdfb
 52c:	02051305 	andeq	r1, r5, #335544320	; 0x14000000
 530:	01080513 	tsteq	r8, r3, lsl r5
 534:	03064005 	movweq	r4, #24581	; 0x6005
 538:	052e017a 	streq	r0, [lr, #-378]!	; 0xfffffe86
 53c:	0566340d 	strbeq	r3, [r6, #-1037]!	; 0xfffffbf3
 540:	4a200311 	bmi	80118c <va_printk+0x800cfc>
 544:	0604054a 	streq	r0, [r4], -sl, asr #10
 548:	05016203 	streq	r6, [r1, #-515]	; 0xfffffdfd
 54c:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 550:	08052e0f 	stmdaeq	r5, {r0, r1, r2, r3, r9, sl, fp, sp}
 554:	0d052c06 	stceq	12, cr2, [r5, #-24]	; 0xffffffe8
 558:	03052e06 	movweq	r2, #24070	; 0x5e06
 55c:	05056706 	streq	r6, [r5, #-1798]	; 0xfffff8fa
 560:	08050106 	stmdaeq	r5, {r1, r2, r8}
 564:	0e054d06 	cdpeq	13, 0, cr4, cr5, cr6, {0}
 568:	0a050106 	beq	140988 <va_printk+0x1404f8>
 56c:	2f09052e 	svccs	0x0009052e
 570:	2f060405 	svccs	0x00060405
 574:	01060705 	tsteq	r6, r5, lsl #14
 578:	052c0a05 	streq	r0, [ip, #-2565]!	; 0xfffff5fb
 57c:	05320604 	ldreq	r0, [r2, #-1540]!	; 0xfffff9fc
 580:	9803062d 	stmdals	r3, {r0, r2, r3, r5, r9, sl}
 584:	0905017f 	stmdbeq	r5, {r0, r1, r2, r3, r4, r5, r6, r8}
 588:	2e00ed03 	cdpcs	13, 0, cr14, cr0, cr3, {0}
 58c:	052c0d05 	streq	r0, [ip, #-3333]!	; 0xfffff2fb
 590:	04052b07 	streq	r2, [r5], #-2823	; 0xfffff4f9
 594:	14133006 	ldrne	r3, [r3], #-6
 598:	05010905 	streq	r0, [r1, #-2309]	; 0xfffff6fb
 59c:	7f93030c 	svcvc	0x0093030c
 5a0:	011d0501 	tsteq	sp, r1, lsl #10
 5a4:	09050106 	stmdbeq	r5, {r1, r2, r8}
 5a8:	0100ed03 	tsteq	r0, r3, lsl #26
 5ac:	2f060505 	svccs	0x00060505
 5b0:	01061205 	tsteq	r6, r5, lsl #4
 5b4:	0b052d2e 	bleq	14ba74 <va_printk+0x14b5e4>
 5b8:	0605052f 	streq	r0, [r5], -pc, lsr #10
 5bc:	1009052f 	andne	r0, r9, pc, lsr #10
 5c0:	93030c05 	movwls	r0, #15365	; 0x3c05
 5c4:	1d05017f 	stfnes	f0, [r5, #-508]	; 0xfffffe04
 5c8:	062d0501 	strteq	r0, [sp], -r1, lsl #10
 5cc:	03090501 	movweq	r0, #38145	; 0x9501
 5d0:	052e00ed 	streq	r0, [lr, #-237]!	; 0xffffff13
 5d4:	014e0604 	cmpeq	lr, r4, lsl #12
 5d8:	02040200 	andeq	r0, r4, #0, 4
 5dc:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
 5e0:	02000102 	andeq	r0, r0, #-2147483648	; 0x80000000
 5e4:	00150204 	andseq	r0, r5, r4, lsl #4
 5e8:	06020402 	streq	r0, [r2], -r2, lsl #8
 5ec:	00123602 	andseq	r3, r2, r2, lsl #12
 5f0:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
 5f4:	03060205 	movweq	r0, #25093	; 0x6205
 5f8:	050100d1 	streq	r0, [r1, #-209]	; 0xffffff2f
 5fc:	2e010607 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx7
 600:	2f060205 	svccs	0x00060205
 604:	01060b05 	tsteq	r6, r5, lsl #22
 608:	052f0105 	streq	r0, [pc, #-261]!	; 50b <.debug_line+0x50b>
 60c:	65030605 	strvs	r0, [r3, #-1541]	; 0xfffff9fb
 610:	0609054a 	streq	r0, [r9], -sl, asr #10
 614:	05056601 	streq	r6, [r5, #-1537]	; 0xfffff9ff
 618:	04059f06 	streq	r9, [r5], #-3846	; 0xfffff0fa
 61c:	05011103 	streq	r1, [r1, #-259]	; 0xfffffefd
 620:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 624:	05310604 	ldreq	r0, [r1, #-1540]!	; 0xfffff9fc
 628:	1305010a 	movwne	r0, #20746	; 0x510a
 62c:	01040200 	mrseq	r0, R12_usr
 630:	10052e06 	andne	r2, r5, r6, lsl #28
 634:	01040200 	mrseq	r0, R12_usr
 638:	0605052e 	streq	r0, [r5], -lr, lsr #10
 63c:	060a054b 	streq	r0, [sl], -fp, asr #10
 640:	052d0601 	streq	r0, [sp, #-1537]!	; 0xfffff9ff
 644:	05010604 	streq	r0, [r1, #-1540]	; 0xfffff9fc
 648:	b6030611 			; <UNDEFINED> instruction: 0xb6030611
 64c:	0113667f 	tsteq	r3, pc, ror r6
 650:	02040200 	andeq	r0, r4, #0, 4
 654:	ba06ba06 	blt	1aee74 <va_printk+0x1ae9e4>
 658:	1a051401 	bne	145664 <va_printk+0x1451d4>
 65c:	2e2e1306 	cdpcs	3, 2, cr1, cr14, cr6, {0}
 660:	674e1105 	strbvs	r1, [lr, -r5, lsl #2]
 664:	05681405 	strbeq	r1, [r8, #-1029]!	; 0xfffffbfb
 668:	15058213 	strne	r8, [r5, #-531]	; 0xfffffded
 66c:	054a7803 	strbeq	r7, [sl, #-2051]	; 0xfffff7fd
 670:	134b0611 	movtne	r0, #46609	; 0xb611
 674:	14131413 	ldrne	r1, [r3], #-1043	; 0xfffffbed
 678:	01061305 	tsteq	r6, r5, lsl #6
 67c:	2f060905 	svccs	0x00060905
 680:	01060d05 	tsteq	r6, r5, lsl #26
 684:	09052e2e 	stmdbeq	r5, {r1, r2, r3, r5, r9, sl, fp, sp}
 688:	9d0d05bb 	cfstr32ls	mvfx0, [sp, #-748]	; 0xfffffd14
 68c:	2f060905 	svccs	0x00060905
 690:	062f1505 	strteq	r1, [pc], -r5, lsl #10
 694:	034a7503 	movteq	r7, #42243	; 0xa503
 698:	054a2e0b 	strbeq	r2, [sl, #-3595]	; 0xfffff1f5
 69c:	23030605 	movwcs	r0, #13829	; 0x3605
 6a0:	06090501 	streq	r0, [r9], -r1, lsl #10
 6a4:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 6a8:	7503d706 	strvc	sp, [r3, #-1798]	; 0xfffff8fa
 6ac:	060c052e 	streq	r0, [ip], -lr, lsr #10
 6b0:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 6b4:	09052f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, sp}
 6b8:	054a0106 	strbeq	r0, [sl, #-262]	; 0xfffffefa
 6bc:	06680605 	strbteq	r0, [r8], -r5, lsl #12
 6c0:	0516062e 	ldreq	r0, [r6, #-1582]	; 0xfffff9d2
 6c4:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 6c8:	10030605 	andne	r0, r3, r5, lsl #12
 6cc:	0301054a 	movweq	r0, #5450	; 0x154a
 6d0:	05017eed 	streq	r7, [r1, #-3821]	; 0xfffff113
 6d4:	13151402 	tstne	r5, #33554432	; 0x2000000
 6d8:	03040514 	movweq	r0, #17684	; 0x4514
 6dc:	0905011a 	stmdbeq	r5, {r1, r3, r4, r8}
 6e0:	02050106 	andeq	r0, r5, #-2147483647	; 0x80000001
 6e4:	052e4603 	streq	r4, [lr, #-1539]!	; 0xfffff9fd
 6e8:	2e3a0309 	cdpcs	3, 3, cr0, cr10, cr9, {0}
 6ec:	2f060405 	svccs	0x00060405
 6f0:	01010d03 	tsteq	r1, r3, lsl #26
 6f4:	05150205 	ldreq	r0, [r5, #-517]	; 0xfffffdfb
 6f8:	7fb2030e 	svcvc	0x00b2030e
 6fc:	13020501 	movwne	r0, #9473	; 0x2501
 700:	01080514 	tsteq	r8, r4, lsl r5
 704:	01060205 	tsteq	r6, r5, lsl #4
 708:	059f0805 	ldreq	r0, [pc, #2053]	; f15 <va_printk+0xa85>
 70c:	064a0603 	strbeq	r0, [sl], -r3, lsl #12
 710:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
 714:	2d061505 	cfstr32cs	mvfx1, [r6, #-20]	; 0xffffffec
 718:	05010805 	streq	r0, [r1, #-2053]	; 0xfffff7fb
 71c:	01062f03 	tsteq	r6, r3, lsl #30
 720:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
 724:	052d0615 	streq	r0, [sp, #-1557]!	; 0xfffff9eb
 728:	03050108 	movweq	r0, #20744	; 0x5108
 72c:	0501062f 	streq	r0, [r1, #-1583]	; 0xfffff9d1
 730:	15052e08 	strne	r2, [r5, #-3592]	; 0xfffff1f8
 734:	08052d06 	stmdaeq	r5, {r1, r2, r8, sl, fp, sp}
 738:	2f030501 	svccs	0x00030501
 73c:	08050106 	stmdaeq	r5, {r1, r2, r8}
 740:	0615052e 	ldreq	r0, [r5], -lr, lsr #10
 744:	0108052d 	tsteq	r8, sp, lsr #10
 748:	062f0305 	strteq	r0, [pc], -r5, lsl #6
 74c:	2e080501 	cfsh32cs	mvfx0, mvfx8, #1
 750:	2d061505 	cfstr32cs	mvfx1, [r6, #-20]	; 0xffffffec
 754:	05010805 	streq	r0, [r1, #-2053]	; 0xfffff7fb
 758:	01062f03 	tsteq	r6, r3, lsl #30
 75c:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
 760:	052d0615 	streq	r0, [sp, #-1557]!	; 0xfffff9eb
 764:	03050108 	movweq	r0, #20744	; 0x5108
 768:	06080513 			; <UNDEFINED> instruction: 0x06080513
 76c:	06150501 	ldreq	r0, [r5], -r1, lsl #10
 770:	0108052d 	tsteq	r8, sp, lsr #10
 774:	03056606 	movweq	r6, #22022	; 0x5606
 778:	08056706 	stmdaeq	r5, {r1, r2, r8, r9, sl, sp, lr}
 77c:	18050106 	stmdane	r5, {r1, r2, r8}
 780:	2e02052d 	cfsh32cs	mvfx0, mvfx2, #29
 784:	052f0805 	streq	r0, [pc, #-2053]!	; ffffff87 <va_printk+0xfffffaf7>
 788:	052d0615 	streq	r0, [sp, #-1557]!	; 0xfffff9eb
 78c:	02050108 	andeq	r0, r5, #2
 790:	03050106 	movweq	r0, #20742	; 0x5106
 794:	18052f06 	stmdane	r5, {r1, r2, r8, r9, sl, fp, sp}
 798:	02051106 	andeq	r1, r5, #-2147483647	; 0x80000001
 79c:	2f08052e 	svccs	0x0008052e
 7a0:	2d061505 	cfstr32cs	mvfx1, [r6, #-20]	; 0xffffffec
 7a4:	05010805 	streq	r0, [r1, #-2053]	; 0xfffff7fb
 7a8:	08051303 	stmdaeq	r5, {r0, r1, r8, r9, ip}
 7ac:	15050106 	strne	r0, [r5, #-262]	; 0xfffffefa
 7b0:	08052d06 	stmdaeq	r5, {r1, r2, r8, sl, fp, sp}
 7b4:	06050501 	streq	r0, [r5], -r1, lsl #10
 7b8:	02054a14 	andeq	r4, r5, #20, 20	; 0x14000
 7bc:	0e052e06 	cdpeq	14, 0, cr2, cr5, cr6, {0}
 7c0:	04051906 	streq	r1, [r5], #-2310	; 0xfffff6fa
 7c4:	2f11052f 	svccs	0x0011052f
 7c8:	054a0905 	strbeq	r0, [sl, #-2309]	; 0xfffff6fb
 7cc:	05053302 	streq	r3, [r5, #-770]	; 0xfffffcfe
 7d0:	052e7203 	streq	r7, [lr, #-515]!	; 0xfffffdfd
 7d4:	062f0602 	strteq	r0, [pc], -r2, lsl #12
 7d8:	060e0501 	streq	r0, [lr], -r1, lsl #10
 7dc:	14020516 	strne	r0, [r2], #-1302	; 0xfffffaea
 7e0:	13030513 	movwne	r0, #13587	; 0x3513
 7e4:	15140205 	ldrne	r0, [r4, #-517]	; 0xfffffdfb
 7e8:	05010b05 	streq	r0, [r1, #-2821]	; 0xfffff4fb
 7ec:	2e010602 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx2
 7f0:	06030566 	streq	r0, [r3], -r6, ror #10
 7f4:	060a052f 	streq	r0, [sl], -pc, lsr #10
 7f8:	2d020501 	cfstr32cs	mvfx0, [r2, #-4]
 7fc:	052f0a05 	streq	r0, [pc, #-2565]!	; fffffdff <va_printk+0xfffff96f>
 800:	052d0617 	streq	r0, [sp, #-1559]!	; 0xfffff9e9
 804:	0205010b 	andeq	r0, r5, #-1073741822	; 0xc0000002
 808:	4a4a0106 	bmi	1280c28 <va_printk+0x1280798>
 80c:	03060505 	movweq	r0, #25861	; 0x6505
 810:	05010195 	streq	r0, [r1, #-405]	; 0xfffffe6b
 814:	f8030611 			; <UNDEFINED> instruction: 0xf8030611
 818:	1b05017e 	blne	140e18 <va_printk+0x140988>
 81c:	4a018803 	bmi	62830 <va_printk+0x623a0>
 820:	03060105 	movweq	r0, #24837	; 0x6105
 824:	052e7ef3 	streq	r7, [lr, #-3827]!	; 0xfffff10d
 828:	13151402 	tstne	r5, #33554432	; 0x2000000
 82c:	03190514 	tsteq	r9, #20, 10	; 0x5000000
 830:	1a050122 	bne	140cc0 <va_printk+0x140830>
 834:	06280513 			; <UNDEFINED> instruction: 0x06280513
 838:	2e1f0501 	cfmul32cs	mvfx0, mvfx15, mvfx1
 83c:	052f0405 	streq	r0, [pc, #-1029]!	; 43f <.debug_line+0x43f>
 840:	1f054a0e 	svcne	0x00054a0e
 844:	060b052d 	streq	r0, [fp], -sp, lsr #10
 848:	0604052f 	streq	r0, [r4], -pc, lsr #10
 84c:	01320601 	teqeq	r2, r1, lsl #12
 850:	05150205 	ldreq	r0, [r5, #-517]	; 0xfffffdfb
 854:	7fb2030e 	svcvc	0x00b2030e
 858:	13020501 	movwne	r0, #9473	; 0x2501
 85c:	01060605 	tsteq	r6, r5, lsl #12
 860:	30060205 	andcc	r0, r6, r5, lsl #4
 864:	05010805 	streq	r0, [r1, #-2053]	; 0xfffff7fb
 868:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
 86c:	21080603 	tstcs	r8, r3, lsl #12
 870:	01060805 	tsteq	r6, r5, lsl #16
 874:	49061505 	stmdbmi	r6, {r0, r2, r8, sl, ip}
 878:	05010805 	streq	r0, [r1, #-2053]	; 0xfffff7fb
 87c:	0805d703 	stmdaeq	r5, {r0, r1, r8, r9, sl, ip, lr, pc}
 880:	18050106 	stmdane	r5, {r1, r2, r8}
 884:	2e02052d 	cfsh32cs	mvfx0, mvfx2, #29
 888:	052f0805 	streq	r0, [pc, #-2053]!	; 8b <.debug_line+0x8b>
 88c:	052d0615 	streq	r0, [sp, #-1557]!	; 0xfffff9eb
 890:	02050108 	andeq	r0, r5, #2
 894:	03050106 	movweq	r0, #20742	; 0x5106
 898:	18052f06 	stmdane	r5, {r1, r2, r8, r9, sl, fp, sp}
 89c:	02051106 	andeq	r1, r5, #-2147483647	; 0x80000001
 8a0:	2f08052e 	svccs	0x0008052e
 8a4:	2d061505 	cfstr32cs	mvfx1, [r6, #-20]	; 0xffffffec
 8a8:	05010805 	streq	r0, [r1, #-2053]	; 0xfffff7fb
 8ac:	08051303 	stmdaeq	r5, {r0, r1, r8, r9, ip}
 8b0:	15050106 	strne	r0, [r5, #-262]	; 0xfffffefa
 8b4:	08052d06 	stmdaeq	r5, {r1, r2, r8, sl, fp, sp}
 8b8:	06050501 	streq	r0, [r5], -r1, lsl #10
 8bc:	06020514 			; <UNDEFINED> instruction: 0x06020514
 8c0:	06040566 	streq	r0, [r4], -r6, ror #10
 8c4:	0305051a 	movweq	r0, #21786	; 0x551a
 8c8:	02054a78 	andeq	r4, r5, #120, 20	; 0x78000
 8cc:	01062f06 	tsteq	r6, r6, lsl #30
 8d0:	16060e05 	strne	r0, [r6], -r5, lsl #28
 8d4:	13140205 	tstne	r4, #1342177280	; 0x50000000
 8d8:	01060405 	tsteq	r6, r5, lsl #8
 8dc:	2f060305 	svccs	0x00060305
 8e0:	01061105 	tsteq	r6, r5, lsl #2
 8e4:	052e0905 	streq	r0, [lr, #-2309]!	; 0xfffff6fb
 8e8:	15300602 	ldrne	r0, [r0, #-1538]!	; 0xfffff9fe
 8ec:	05010b05 	streq	r0, [r1, #-2821]	; 0xfffff4fb
 8f0:	4a010602 	bmi	42100 <va_printk+0x41c70>
 8f4:	03052e4a 	movweq	r2, #24138	; 0x5e4a
 8f8:	0a052f06 	beq	14c518 <va_printk+0x14c088>
 8fc:	02050106 	andeq	r0, r5, #-2147483647	; 0x80000001
 900:	2f0a052d 	svccs	0x000a052d
 904:	2d061705 	stccs	7, cr1, [r6, #-20]	; 0xffffffec
 908:	05010b05 	streq	r0, [r1, #-2821]	; 0xfffff4fb
 90c:	4a010602 	bmi	4211c <va_printk+0x41c8c>
 910:	0514062e 	ldreq	r0, [r4, #-1582]	; 0xfffff9d2
 914:	03010609 	movweq	r0, #5641	; 0x1609
 918:	032e0199 			; <UNDEFINED> instruction: 0x032e0199
 91c:	052e7ee7 	streq	r7, [lr, #-3815]!	; 0xfffff119
 920:	06300602 	ldrteq	r0, [r0], -r2, lsl #12
 924:	06050501 	streq	r0, [r5], -r1, lsl #10
 928:	01019803 	tsteq	r1, r3, lsl #16
 92c:	0607052a 	streq	r0, [r7], -sl, lsr #10
 930:	06050501 	streq	r0, [r5], -r1, lsl #10
 934:	0318052f 	tsteq	r8, #197132288	; 0xbc00000
 938:	1b052e53 	blne	14c28c <va_printk+0x14bdfc>
 93c:	1a050106 	bne	140d5c <va_printk+0x1408cc>
 940:	06090582 	streq	r0, [r9], -r2, lsl #11
 944:	060d054b 	streq	r0, [sp], -fp, asr #10
 948:	09052e01 	stmdbeq	r5, {r0, r9, sl, fp, sp}
 94c:	9d0d05d7 	cfstr32ls	mvfx0, [sp, #-860]	; 0xfffffca4
 950:	2f060905 	svccs	0x00060905
 954:	05301505 	ldreq	r1, [r0, #-1285]!	; 0xfffffafb
 958:	05010618 	streq	r0, [r1, #-1560]	; 0xfffff9e8
 95c:	19056617 	stmdbne	r5, {r0, r1, r2, r4, r9, sl, sp, lr}
 960:	4917052f 	ldmdbmi	r7, {r0, r1, r2, r3, r5, r8, sl}
 964:	2f061905 	svccs	0x00061905
 968:	03061505 	movweq	r1, #25861	; 0x6505
 96c:	19052e6f 	stmdbne	r5, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp}
 970:	4a130306 	bmi	4c1590 <va_printk+0x4c1100>
 974:	03061505 	movweq	r1, #25861	; 0x6505
 978:	054a2e6d 	strbeq	r2, [sl, #-3693]	; 0xfffff193
 97c:	7fa00302 	svcvc	0x00a00302
 980:	11056601 	tstne	r5, r1, lsl #12
 984:	019e0306 	orrseq	r0, lr, r6, lsl #6
 988:	06220501 	strteq	r0, [r2], -r1, lsl #10
 98c:	2f050501 	svccs	0x00050501
 990:	052d2205 	streq	r2, [sp, #-517]!	; 0xfffffdfb
 994:	052f0605 	streq	r0, [pc, #-1541]!	; 397 <.debug_line+0x397>
 998:	05054b11 	streq	r4, [r5, #-2833]	; 0xfffff4ef
 99c:	059e0183 	ldreq	r0, [lr, #387]	; 0x183
 9a0:	7ed10302 	cdpvc	3, 13, cr0, cr1, cr2, {0}
 9a4:	0605052e 	streq	r0, [r5], -lr, lsr #10
 9a8:	02054a01 	andeq	r4, r5, #4096	; 0x1000
 9ac:	01064b06 	tsteq	r6, r6, lsl #22
 9b0:	16060e05 	strne	r0, [r6], -r5, lsl #28
 9b4:	13140205 	tstne	r4, #1342177280	; 0x50000000
 9b8:	0b051515 	bleq	145e14 <va_printk+0x145984>
 9bc:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
 9c0:	72030602 	andvc	r0, r3, #2097152	; 0x200000
 9c4:	06050501 	streq	r0, [r5], -r1, lsl #10
 9c8:	36040501 	strcc	r0, [r4], -r1, lsl #10
 9cc:	78030505 	stmdavc	r3, {r0, r2, r8, sl}
 9d0:	0602052e 	streq	r0, [r2], -lr, lsr #10
 9d4:	0501062f 	streq	r0, [r1, #-1583]	; 0xfffff9d1
 9d8:	0516060e 	ldreq	r0, [r6, #-1550]	; 0xfffff9f2
 9dc:	05131402 	ldreq	r1, [r3, #-1026]	; 0xfffffbfe
 9e0:	4a010604 	bmi	421f8 <va_printk+0x41d68>
 9e4:	76030205 	strvc	r0, [r3], -r5, lsl #4
 9e8:	06052e01 	streq	r2, [r5], -r1, lsl #28
 9ec:	0d054a2c 	vstreq	s8, [r5, #-176]	; 0xffffff50
 9f0:	0100d803 	tsteq	r0, r3, lsl #16
 9f4:	03061505 	movweq	r1, #25861	; 0x6505
 9f8:	ba014a2f 	blt	532bc <va_printk+0x52e2c>
 9fc:	69031105 	stmdbvs	r3, {r0, r2, r8, ip}
 a00:	4a06012e 	bmi	180ec0 <va_printk+0x180a30>
 a04:	2e069e06 	cdpcs	14, 0, cr9, cr6, cr6, {0}
 a08:	02000405 	andeq	r0, r0, #83886080	; 0x5000000
 a0c:	03060104 	movweq	r0, #24836	; 0x6104
 a10:	02000179 	andeq	r0, r0, #1073741854	; 0x4000001e
 a14:	02010104 	andeq	r0, r1, #1
 a18:	01010026 	tsteq	r1, r6, lsr #32

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	675f7066 	ldrbvs	r7, [pc, -r6, rrx]
   4:	665f7465 	ldrbvs	r7, [pc], -r5, ror #8
   8:	00636172 	rsbeq	r6, r3, r2, ror r1
   c:	69647369 	stmdbvs	r4!, {r0, r3, r5, r6, r8, r9, ip, sp, lr}^
  10:	00746967 	rsbseq	r6, r4, r7, ror #18
  14:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
  18:	745f3436 	ldrbvc	r3, [pc], #-1078	; 20 <.debug_str+0x20>
  1c:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 24 <.debug_str+0x24>
  20:	2f636269 	svccs	0x00636269
  24:	702d6176 	eorvc	r6, sp, r6, ror r1
  28:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  2c:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  30:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  34:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  38:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  3c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  40:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  44:	20312e32 	eorscs	r2, r1, r2, lsr lr
  48:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  4c:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  50:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  54:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  58:	5b202965 	blpl	80a5f4 <va_printk+0x80a164>
  5c:	2f4d5241 	svccs	0x004d5241
  60:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  64:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  68:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  6c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  70:	6f697369 	svcvs	0x00697369
  74:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  78:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  7c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  80:	616f6c66 	cmnvs	pc, r6, ror #24
  84:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  88:	61683d69 	cmnvs	r8, r9, ror #26
  8c:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  90:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  94:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  98:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  9c:	613d7570 	teqvs	sp, r0, ror r5
  a0:	31316d72 	teqcc	r1, r2, ror sp
  a4:	7a6a3637 	bvc	1a8d988 <va_printk+0x1a8d4f8>
  a8:	20732d66 	rsbscs	r2, r3, r6, ror #26
  ac:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  b0:	613d656e 	teqvs	sp, lr, ror #10
  b4:	31316d72 	teqcc	r1, r2, ror sp
  b8:	7a6a3637 	bvc	1a8d99c <va_printk+0x1a8d50c>
  bc:	20732d66 	rsbscs	r2, r3, r6, ror #26
  c0:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  c4:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  c8:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  cc:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  d0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  d4:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  d8:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  dc:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  e0:	616d2d20 	cmnvs	sp, r0, lsr #26
  e4:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  e8:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  ec:	2b7a6b36 	blcs	1e9adcc <va_printk+0x1e9a93c>
  f0:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  f4:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  f8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  fc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 100:	7361664f 	cmnvc	r1, #82837504	; 0x4f00000
 104:	4f2d2074 	svcmi	0x002d2074
 108:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
 10c:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 110:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 114:	20393975 	eorscs	r3, r9, r5, ror r9
 118:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 11c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 120:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 124:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 128:	61747365 	cmnvs	r4, r5, ror #6
 12c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 130:	70720067 	rsbsvc	r0, r2, r7, rrx
 134:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 138:	61686374 	smcvs	34356	; 0x8634
 13c:	72660072 	rsbvc	r0, r6, #114, 0	; 0x72
 140:	6c5f6361 	mrrcvs	3, 6, r6, pc, cr1	; <UNPREDICTABLE>
 144:	76006e65 	strvc	r6, [r0], -r5, ror #28
 148:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
 14c:	5f007473 	svcpl	0x00007473
 150:	646f635f 	strbtvs	r6, [pc], #-863	; 158 <.debug_str+0x158>
 154:	74735f65 	ldrbtvc	r5, [r3], #-3941	; 0xfffff09b
 158:	5f747261 	svcpl	0x00747261
 15c:	7266005f 	rsbvc	r0, r6, #95, 0	; 0x5f
 160:	5f006361 	svcpl	0x00006361
 164:	7373625f 	cmnvc	r3, #-268435451	; 0xf0000005
 168:	6174735f 	cmnvs	r4, pc, asr r3
 16c:	5f5f7472 	svcpl	0x005f7472
 170:	64697700 	strbtvs	r7, [r9], #-1792	; 0xfffff900
 174:	66006874 			; <UNDEFINED> instruction: 0x66006874
 178:	65675f70 	strbvs	r5, [r7, #-3952]!	; 0xfffff090
 17c:	6e695f74 	mcrvs	15, 3, r5, cr9, cr4, {3}
 180:	72676574 	rsbvc	r6, r7, #116, 10	; 0x1d000000
 184:	6c006c61 	stcvs	12, cr6, [r0], {97}	; 0x61
 188:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 18c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 190:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 194:	765f5f00 	ldrbvc	r5, [pc], -r0, lsl #30
 198:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
 19c:	6c007473 	cfstrsvs	mvf7, [r0], {115}	; 0x73
 1a0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1a4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1a8:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
 1ac:	6c617267 	sfmvs	f7, 2, [r1], #-412	; 0xfffffe64
 1b0:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 1b4:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
 1b8:	5f4e4f49 	svcpl	0x004e4f49
 1bc:	552f005f 	strpl	r0, [pc, #-95]!	; 165 <.debug_str+0x165>
 1c0:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 1c4:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
 1c8:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
 1cc:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 1d0:	73632f65 	cmnvc	r3, #404	; 0x194
 1d4:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
 1d8:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
 1dc:	00697062 	rsbeq	r7, r9, r2, rrx
 1e0:	61656c63 	cmnvs	r5, r3, ror #24
 1e4:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
 1e8:	746f6f62 	strbtvc	r6, [pc], #-3938	; 1f0 <.debug_str+0x1f0>
 1ec:	645f5f00 	ldrbvs	r5, [pc], #-3840	; 1f4 <.debug_str+0x1f4>
 1f0:	5f617461 	svcpl	0x00617461
 1f4:	5f646e65 	svcpl	0x00646e65
 1f8:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
 1fc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 200:	63206465 			; <UNDEFINED> instruction: 0x63206465
 204:	00726168 	rsbseq	r6, r2, r8, ror #2
 208:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 20c:	0070665f 	rsbseq	r6, r0, pc, asr r6
 210:	73625f5f 	cmnvc	r2, #380	; 0x17c
 214:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
 218:	005f5f64 	subseq	r5, pc, r4, ror #30
 21c:	65685f5f 	strbvs	r5, [r8, #-3935]!	; 0xfffff0a1
 220:	735f7061 	cmpvc	pc, #97, 0	; 0x61
 224:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 228:	73005f5f 	movwvc	r5, #3935	; 0xf5f
 22c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 230:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 234:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
 238:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 23c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 240:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 244:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 248:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 24c:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 250:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 254:	7000745f 	andvc	r7, r0, pc, asr r4
 258:	006b7475 	rsbeq	r7, fp, r5, ror r4
 25c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 260:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 264:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 268:	67726100 	ldrbvs	r6, [r2, -r0, lsl #2]!
 26c:	70720073 	rsbsvc	r0, r2, r3, ror r0
 270:	65735f69 	ldrbvs	r5, [r3, #-3945]!	; 0xfffff097
 274:	756f5f74 	strbvc	r5, [pc, #-3956]!	; fffff308 <va_printk+0xffffee78>
 278:	74757074 	ldrbtvc	r7, [r5], #-116	; 0xffffff8c
 27c:	746d6600 	strbtvc	r6, [sp], #-1536	; 0xfffffa00
 280:	6174735f 	cmnvs	r4, pc, asr r3
 284:	73007472 	movwvc	r7, #1138	; 0x472
 288:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 28c:	6f687300 	svcvs	0x00687300
 290:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 294:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 298:	2064656e 	rsbcs	r6, r4, lr, ror #10
 29c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 2a0:	70615f5f 	rsbvc	r5, r1, pc, asr pc
 2a4:	61686300 	cmnvs	r8, r0, lsl #6
 2a8:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
 2ac:	74616372 	strbtvc	r6, [r1], #-882	; 0xfffffc8e
 2b0:	72747300 	rsbsvc	r7, r4, #0, 6
 2b4:	00797063 	rsbseq	r7, r9, r3, rrx
 2b8:	5f67656e 	svcpl	0x0067656e
 2bc:	72700070 	rsbsvc	r0, r0, #112, 0	; 0x70
 2c0:	6b746e69 	blvs	1d1bc6c <va_printk+0x1d1b7dc>
 2c4:	635f5f00 	cmpvs	pc, #0, 30
 2c8:	5f65646f 	svcpl	0x0065646f
 2cc:	5f646e65 	svcpl	0x00646e65
 2d0:	6d65005f 	stclvs	0, cr0, [r5, #-380]!	; 0xfffffe84
 2d4:	70007469 	andvc	r7, r0, r9, ror #8
 2d8:	5f737475 	svcpl	0x00737475
 2dc:	6c007066 	stcvs	0, cr7, [r0], {102}	; 0x66
 2e0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 2e4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 2e8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 2ec:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 2f0:	756f6400 	strbvc	r6, [pc, #-1024]!	; fffffef8 <va_printk+0xfffffa68>
 2f4:	00656c62 	rsbeq	r6, r5, r2, ror #24
 2f8:	65766572 	ldrbvs	r6, [r6, #-1394]!	; 0xfffffa8e
 2fc:	00657372 	rsbeq	r7, r5, r2, ror r3
 300:	705f6176 	subsvc	r6, pc, r6, ror r1	; <UNPREDICTABLE>
 304:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 308:	7473006b 	ldrbtvc	r0, [r3], #-107	; 0xffffff95
 30c:	706d6372 	rsbvc	r6, sp, r2, ror r3
 310:	645f5f00 	ldrbvs	r5, [pc], #-3840	; 318 <.debug_str+0x318>
 314:	5f617461 	svcpl	0x00617461
 318:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 31c:	005f5f74 	subseq	r5, pc, r4, ror pc	; <UNPREDICTABLE>
 320:	6e675f5f 	mcrvs	15, 3, r5, cr7, cr15, {2}
 324:	765f6375 			; <UNDEFINED> instruction: 0x765f6375
 328:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
 32c:	5f007473 	svcpl	0x00007473
 330:	6f72705f 	svcvs	0x0072705f
 334:	6e655f67 	cdpvs	15, 6, cr5, cr5, cr7, {3}
 338:	005f5f64 	subseq	r5, pc, r4, ror #30
 33c:	316d756e 	cmncc	sp, lr, ror #10
 340:	72747300 	rsbsvc	r7, r4, #0, 6
 344:	706d636e 	rsbvc	r6, sp, lr, ror #6
 348:	73616200 	cmnvc	r1, #0, 4
 34c:	69730065 	ldmdbvs	r3!, {r0, r2, r5, r6}^
 350:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 354:	5f00705f 	svcpl	0x0000705f
 358:	696d655f 	stmdbvs	sp!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
 35c:	6c665f74 	stclvs	15, cr5, [r6], #-464	; 0xfffffe30
 360:	0074616f 	rsbseq	r6, r4, pc, ror #2
 364:	6e757274 	mrcvs	2, 3, r7, cr5, cr4, {3}
 368:	Address 0x0000000000000368 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <va_printk+0x80a160>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000028 	andeq	r0, r0, r8, lsr #32
	...
  1c:	00000310 	andeq	r0, r0, r0, lsl r3
  20:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
  24:	86058506 	strhi	r8, [r5], -r6, lsl #10
  28:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  2c:	46018e02 	strmi	r8, [r1], -r2, lsl #28
  30:	be02600e 	cdplt	0, 0, cr6, cr2, cr14, {0}
  34:	42180e0a 	andsmi	r0, r8, #160	; 0xa0
  38:	0000000b 	andeq	r0, r0, fp
  3c:	00000014 	andeq	r0, r0, r4, lsl r0
  40:	00000000 	andeq	r0, r0, r0
  44:	00000310 	andeq	r0, r0, r0, lsl r3
  48:	00000060 	andeq	r0, r0, r0, rrx
  4c:	8e040e52 	mcrhi	14, 0, r0, cr4, cr2, {2}
  50:	100e4401 	andne	r4, lr, r1, lsl #8
  54:	00000030 	andeq	r0, r0, r0, lsr r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000370 	andeq	r0, r0, r0, ror r3
  60:	00000120 	andeq	r0, r0, r0, lsr #2
  64:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
  68:	86038504 	strhi	r8, [r3], -r4, lsl #10
  6c:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
  70:	5005180e 	andpl	r1, r5, lr, lsl #16
  74:	05510506 	ldrbeq	r0, [r1, #-1286]	; 0xfffffafa
  78:	01a00e50 	asreq	r0, r0, lr
  7c:	180e6802 	stmdane	lr, {r1, fp, sp, lr}
  80:	06500642 	ldrbeq	r0, [r0], -r2, asr #12
  84:	00100e51 	andseq	r0, r0, r1, asr lr
  88:	0000002c 	andeq	r0, r0, ip, lsr #32
  8c:	00000000 	andeq	r0, r0, r0
  90:	00000490 	muleq	r0, r0, r4
  94:	00000634 	andeq	r0, r0, r4, lsr r6
  98:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
  9c:	86088509 	strhi	r8, [r8], -r9, lsl #10
  a0:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
  a4:	8a048905 	bhi	1224c0 <va_printk+0x122030>
  a8:	8e028b03 	vmlahi.f64	d8, d2, d3
  ac:	c00e5201 	andgt	r5, lr, r1, lsl #4
  b0:	0a860202 	beq	fe1808c0 <va_printk+0xfe180430>
  b4:	0b42240e 	bleq	10890f4 <va_printk+0x1088c64>

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <va_printk+0x12cd39c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <va_printk+0x41f94>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


asm-helpers.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <asm_not_reached_helper>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e3a03004 	mov	r3, #4, 0
   c:	e59f2010 	ldr	r2, [pc, #16]	; 24 <asm_not_reached_helper+0x24>
  10:	e59f1010 	ldr	r1, [pc, #16]	; 28 <asm_not_reached_helper+0x28>
  14:	e58d0000 	str	r0, [sp]
  18:	e59f000c 	ldr	r0, [pc, #12]	; 2c <asm_not_reached_helper+0x2c>
  1c:	ebfffffe 	bl	0 <printk>
  20:	ebfffffe 	bl	0 <clean_reboot>
	...
  2c:	0000001c 	andeq	r0, r0, ip, lsl r0

00000030 <asm_not_implemented_helper>:
  30:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  34:	e24dd00c 	sub	sp, sp, #12, 0
  38:	e3a03007 	mov	r3, #7, 0
  3c:	e59f2010 	ldr	r2, [pc, #16]	; 54 <asm_not_implemented_helper+0x24>
  40:	e59f1010 	ldr	r1, [pc, #16]	; 58 <asm_not_implemented_helper+0x28>
  44:	e58d0000 	str	r0, [sp]
  48:	e59f000c 	ldr	r0, [pc, #12]	; 5c <asm_not_implemented_helper+0x2c>
  4c:	ebfffffe 	bl	0 <printk>
  50:	ebfffffe 	bl	0 <clean_reboot>
  54:	00000018 	andeq	r0, r0, r8, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000048 	andeq	r0, r0, r8, asr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	2d6d7361 	stclcs	3, cr7, [sp, #-388]!	; 0xfffffe7c
  10:	706c6568 	rsbvc	r6, ip, r8, ror #10
  14:	2e737265 	cdpcs	2, 7, cr7, cr3, cr5, {3}
  18:	00000063 	andeq	r0, r0, r3, rrx
  1c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  20:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  24:	3a73253a 	bcc	1cc9514 <asm_not_implemented_helper+0x1cc94e4>
  28:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  2c:	736f706d 	cmnvc	pc, #109, 0	; 0x6d
  30:	6c626973 			; <UNDEFINED> instruction: 0x6c626973
  34:	72203a65 	eorvc	r3, r0, #413696	; 0x65000
  38:	68636165 	stmdavs	r3!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	70206465 	eorvc	r6, r0, r5, ror #8
  40:	78253d63 	stmdavc	r5!, {r0, r1, r5, r6, r8, sl, fp, ip, sp}
  44:	00000a0a 	andeq	r0, r0, sl, lsl #20
  48:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  4c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  50:	3a73253a 	bcc	1cc9540 <asm_not_implemented_helper+0x1cc9510>
  54:	753a6425 	ldrvc	r6, [sl, #-1061]!	; 0xfffffbdb
  58:	706d696e 	rsbvc	r6, sp, lr, ror #18
  5c:	656d656c 	strbvs	r6, [sp, #-1388]!	; 0xfffffa94
  60:	6465746e 	strbtvs	r7, [r5], #-1134	; 0xfffffb92
  64:	6370203a 	cmnvs	r0, #58, 0	; 0x3a
  68:	0a78253d 	beq	1e09564 <asm_not_implemented_helper+0x1e09534>
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.5304>:
   0:	5f6d7361 	svcpl	0x006d7361
   4:	5f746f6e 	svcpl	0x00746f6e
   8:	63616572 	cmnvs	r1, #478150656	; 0x1c800000
   c:	5f646568 	svcpl	0x00646568
  10:	706c6568 	rsbvc	r6, ip, r8, ror #10
  14:	00007265 	andeq	r7, r0, r5, ror #4

00000018 <__FUNCTION__.5308>:
  18:	5f6d7361 	svcpl	0x006d7361
  1c:	5f746f6e 	svcpl	0x00746f6e
  20:	6c706d69 	ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c
  24:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
  28:	5f646574 	svcpl	0x00646574
  2c:	706c6568 	rsbvc	r6, ip, r8, ror #10
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001fa 	strdeq	r0, [r0], -sl
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000001b 	andeq	r0, r0, fp, lsl r0
  10:	0001130c 	andeq	r1, r1, ip, lsl #6
  14:	0001cf00 	andeq	ip, r1, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	00006000 	andeq	r6, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	91070403 	tstls	r7, r3, lsl #8
  30:	03000001 	movweq	r0, #1
  34:	021e0601 	andseq	r0, lr, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001f105 	andeq	pc, r1, r5, lsl #2
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000210 	andeq	r0, r0, r0, lsl r2
  48:	b5050803 	strlt	r0, [r5, #-2051]	; 0xfffff7fd
  4c:	03000001 	movweq	r0, #1
  50:	015f0801 	cmpeq	pc, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00014c07 	andeq	r4, r1, r7, lsl #24
  5c:	02070400 	andeq	r0, r7, #0, 8
  60:	34030000 	strcc	r0, [r3], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	0000013a 	andeq	r0, r0, sl, lsr r1
  70:	9e070803 	cdpls	8, 0, cr0, cr7, cr3, {0}
  74:	05000001 	streq	r0, [r0, #-1]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	c3070000 	movwgt	r0, #28672	; 0x7000
  88:	02000001 	andeq	r0, r0, #1, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010300 	stmdaeq	r1, {r8, r9}
  b0:	00000219 	andeq	r0, r0, r9, lsl r2
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	02020700 	andeq	r0, r2, #0, 14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	00000000 	andeq	r0, r0, r0
  d0:	30060601 	andcc	r0, r6, r1, lsl #12
  d4:	30000000 	andcc	r0, r0, r0
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	0001439c 	muleq	r1, ip, r3
  e0:	63700b00 	cmnvs	r0, #0, 22
  e4:	2a060100 	bcs	1804ec <asm_not_implemented_helper+0x1804bc>
  e8:	0000005d 	andeq	r0, r0, sp, asr r0
  ec:	00000006 	andeq	r0, r0, r6
  f0:	00000000 	andeq	r0, r0, r0
  f4:	00016d0c 	andeq	r6, r1, ip, lsl #26
  f8:	00015300 	andeq	r5, r1, r0, lsl #6
  fc:	18030500 	stmdane	r3, {r8, sl}
 100:	0d000000 	stceq	0, cr0, [r0, #-0]
 104:	00000050 	andeq	r0, r0, r0, asr r0
 108:	000001e5 	andeq	r0, r0, r5, ror #3
 10c:	00000139 	andeq	r0, r0, r9, lsr r1
 110:	0550010e 	ldrbeq	r0, [r0, #-270]	; 0xfffffef2
 114:	00004803 	andeq	r4, r0, r3, lsl #16
 118:	51010e00 	tstpl	r1, r0, lsl #28
 11c:	00000305 	andeq	r0, r0, r5, lsl #6
 120:	010e0000 	mrseq	r0, (UNDEF: 14)
 124:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
 128:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 12c:	37015301 	strcc	r5, [r1, -r1, lsl #6]
 130:	007d020e 	rsbseq	r0, sp, lr, lsl #4
 134:	5001f303 	andpl	pc, r1, r3, lsl #6
 138:	00540f00 	subseq	r0, r4, r0, lsl #30
 13c:	01f10000 	mvnseq	r0, r0
 140:	10000000 	andne	r0, r0, r0
 144:	000000b4 	strheq	r0, [r0], -r4
 148:	00000153 	andeq	r0, r0, r3, asr r1
 14c:	00002c11 	andeq	r2, r0, r1, lsl ip
 150:	09001a00 	stmdbeq	r0, {r9, fp, ip}
 154:	00000143 	andeq	r0, r0, r3, asr #2
 158:	00017a0a 	andeq	r7, r1, sl, lsl #20
 15c:	06030100 	streq	r0, [r3], -r0, lsl #2
 160:	00000000 	andeq	r0, r0, r0
 164:	00000030 	andeq	r0, r0, r0, lsr r0
 168:	01d09c01 	bicseq	r9, r0, r1, lsl #24
 16c:	700b0000 	andvc	r0, fp, r0
 170:	03010063 	movweq	r0, #4195	; 0x1063
 174:	00005d26 	andeq	r5, r0, r6, lsr #26
 178:	00003900 	andeq	r3, r0, r0, lsl #18
 17c:	00003300 	andeq	r3, r0, r0, lsl #6
 180:	016d0c00 	cmneq	sp, r0, lsl #24
 184:	01e00000 	mvneq	r0, r0
 188:	03050000 	movweq	r0, #20480	; 0x5000
 18c:	00000000 	andeq	r0, r0, r0
 190:	0000200d 	andeq	r2, r0, sp
 194:	0001e500 	andeq	lr, r1, r0, lsl #10
 198:	0001c600 	andeq	ip, r1, r0, lsl #12
 19c:	50010e00 	andpl	r0, r1, r0, lsl #28
 1a0:	001c0305 	andseq	r0, ip, r5, lsl #6
 1a4:	010e0000 	mrseq	r0, (UNDEF: 14)
 1a8:	00030551 	andeq	r0, r3, r1, asr r5
 1ac:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 1b0:	03055201 	movweq	r5, #20993	; 0x5201
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	0153010e 	cmpeq	r3, lr, lsl #2
 1bc:	7d020e34 	stcvc	14, cr0, [r2, #-208]	; 0xffffff30
 1c0:	01f30300 	mvnseq	r0, r0, lsl #6
 1c4:	240f0050 	strcs	r0, [pc], #-80	; 8 <.debug_info+0x8>
 1c8:	f1000000 	cps	#0
 1cc:	00000001 	andeq	r0, r0, r1
 1d0:	0000b410 	andeq	fp, r0, r0, lsl r4
 1d4:	0001e000 	andeq	lr, r1, r0
 1d8:	002c1100 	eoreq	r1, ip, r0, lsl #2
 1dc:	00160000 	andseq	r0, r6, r0
 1e0:	0001d009 	andeq	sp, r1, r9
 1e4:	01fb1200 	mvnseq	r1, r0, lsl #4
 1e8:	01fb0000 	mvnseq	r0, r0
 1ec:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 1f0:	012d1206 			; <UNDEFINED> instruction: 0x012d1206
 1f4:	012d0000 			; <UNDEFINED> instruction: 0x012d0000
 1f8:	6e020000 	cdpvs	0, 0, cr0, cr2, cr0, {0}
 1fc:	Address 0x00000000000001fc is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <asm_not_implemented_helper+0x2c007c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <asm_not_implemented_helper+0xe83810>
  30:	0b390b3b 	bleq	e42d24 <asm_not_implemented_helper+0xe42cf4>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <asm_not_implemented_helper+0x380c24>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <asm_not_implemented_helper+0xec2d34>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  80:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  84:	00130119 	andseq	r0, r3, r9, lsl r1
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <asm_not_implemented_helper+0xe82070>
  90:	0b390b3b 	bleq	e42d84 <asm_not_implemented_helper+0xe42d54>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  9c:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a0:	13490e03 	movtne	r0, #40451	; 0x9e03
  a4:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
  a8:	890d0000 	stmdbhi	sp, {}	; <UNPREDICTABLE>
  ac:	11010182 	smlabbne	r1, r2, r1, r0
  b0:	01133101 	tsteq	r3, r1, lsl #2
  b4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  b8:	0001828a 	andeq	r8, r1, sl, lsl #5
  bc:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  c0:	0f000018 	svceq	0x00000018
  c4:	00018289 	andeq	r8, r1, r9, lsl #5
  c8:	13310111 	teqne	r1, #1073741828	; 0x40000004
  cc:	01100000 	tsteq	r0, r0
  d0:	01134901 	tsteq	r3, r1, lsl #18
  d4:	11000013 	tstne	r0, r3, lsl r0
  d8:	13490021 	movtne	r0, #36897	; 0x9021
  dc:	00000b2f 	andeq	r0, r0, pc, lsr #22
  e0:	3f002e12 	svccc	0x00002e12
  e4:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  e8:	3a0e030e 	bcc	380d28 <asm_not_implemented_helper+0x380cf8>
  ec:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f0:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00300000 	eorseq	r0, r0, r0
   8:	004c0000 	subeq	r0, ip, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00004c50 	andeq	r4, r0, r0, asr ip
  14:	00004f00 	andeq	r4, r0, r0, lsl #30
  18:	7d000200 	sfmvc	f0, 4, [r0, #-0]
  1c:	00004f00 	andeq	r4, r0, r0, lsl #30
  20:	00006000 	andeq	r6, r0, r0
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
	...
  3c:	00001c00 	andeq	r1, r0, r0, lsl #24
  40:	50000100 	andpl	r0, r0, r0, lsl #2
  44:	0000001c 	andeq	r0, r0, ip, lsl r0
  48:	0000001f 	andeq	r0, r0, pc, lsl r0
  4c:	007d0002 	rsbseq	r0, sp, r2
  50:	0000001f 	andeq	r0, r0, pc, lsl r0
  54:	00000030 	andeq	r0, r0, r0, lsr r0
  58:	01f30004 	mvnseq	r0, r4
  5c:	00009f50 	andeq	r9, r0, r0, asr pc
  60:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000060 	andeq	r0, r0, r0, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000100 	andeq	r0, r0, r0, lsl #2
   4:	00cc0003 	sbceq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <asm_not_implemented_helper+0xfffffe68>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	706f2f00 	rsbvc	r2, pc, r0, lsl #30
  54:	6f682f74 	svcvs	0x00682f74
  58:	7262656d 	rsbvc	r6, r2, #457179136	; 0x1b400000
  5c:	432f7765 			; <UNDEFINED> instruction: 0x432f7765
  60:	616c6c65 	cmnvs	ip, r5, ror #24
  64:	72612f72 	rsbvc	r2, r1, #456	; 0x1c8
  68:	6f6e2d6d 	svcvs	0x006e2d6d
  6c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  70:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  74:	2d392f39 	ldccs	15, cr2, [r9, #-228]!	; 0xffffff1c
  78:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  7c:	632d3471 			; <UNDEFINED> instruction: 0x632d3471
  80:	37303173 			; <UNDEFINED> instruction: 0x37303173
  84:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  88:	63672f62 	cmnvs	r7, #392	; 0x188
  8c:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
  90:	6f6e2d6d 	svcvs	0x006e2d6d
  94:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  98:	2f696261 	svccs	0x00696261
  9c:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  a0:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  a4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  a8:	61000065 	tstvs	r0, r5, rrx
  ac:	682d6d73 	stmdavs	sp!, {r0, r1, r4, r5, r6, r8, sl, fp, sp, lr}
  b0:	65706c65 	ldrbvs	r6, [r0, #-3173]!	; 0xfffff39b
  b4:	632e7372 			; <UNDEFINED> instruction: 0x632e7372
  b8:	00000100 	andeq	r0, r0, r0, lsl #2
  bc:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  c0:	00020068 	andeq	r0, r2, r8, rrx
  c4:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  c8:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
  cc:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  d0:	00030068 	andeq	r0, r3, r8, rrx
  d4:	2a050000 	bcs	1400dc <asm_not_implemented_helper+0x1400ac>
  d8:	00020500 	andeq	r0, r2, r0, lsl #10
  dc:	14000000 	strne	r0, [r0], #-0
  e0:	01130505 	tsteq	r3, r5, lsl #10
  e4:	11062a05 	tstne	r6, r5, lsl #20
  e8:	9e4b0505 	cdpls	5, 4, cr0, cr11, cr5, {0}
  ec:	2e052e06 	cdpcs	14, 0, cr2, cr5, cr6, {0}
  f0:	13050584 	movwne	r0, #21892	; 0x5584
  f4:	062e0501 	strteq	r0, [lr], -r1, lsl #10
  f8:	4b050511 	blmi	141544 <asm_not_implemented_helper+0x141514>
  fc:	022e069e 	eoreq	r0, lr, #165675008	; 0x9e00000
 100:	01010008 	tsteq	r1, r8

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f6d7361 	svcpl	0x006d7361
   4:	5f746f6e 	svcpl	0x00746f6e
   8:	6c706d69 	ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c
   c:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
  10:	5f646574 	svcpl	0x00646574
  14:	706c6568 	rsbvc	r6, ip, r8, ror #10
  18:	47007265 	strmi	r7, [r0, -r5, ror #4]
  1c:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  20:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  24:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  28:	31303220 	teqcc	r0, r0, lsr #4
  2c:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  30:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  34:	61656c65 	cmnvs	r5, r5, ror #24
  38:	20296573 	eorcs	r6, r9, r3, ror r5
  3c:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  40:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  44:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  48:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  4c:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  50:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  54:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  58:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  5c:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  60:	6f6c666d 	svcvs	0x006c666d
  64:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  68:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  6c:	20647261 	rsbcs	r7, r4, r1, ror #4
  70:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  74:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  78:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  7c:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  80:	316d7261 	cmncc	sp, r1, ror #4
  84:	6a363731 	bvs	d8dd50 <asm_not_implemented_helper+0xd8dd20>
  88:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  8c:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  90:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  94:	316d7261 	cmncc	sp, r1, ror #4
  98:	6a363731 	bvs	d8dd64 <asm_not_implemented_helper+0xd8dd34>
  9c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  a0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  a4:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  a8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  ac:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  b0:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  b4:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  b8:	20706676 	rsbscs	r6, r0, r6, ror r6
  bc:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  c0:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
  c4:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  c8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  cc:	7a6b3676 	bvc	1acdaac <asm_not_implemented_helper+0x1acda7c>
  d0:	2070662b 	rsbscs	r6, r0, fp, lsr #12
  d4:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  d8:	672d2062 	strvs	r2, [sp, -r2, rrx]!
  dc:	20626467 	rsbcs	r6, r2, r7, ror #8
  e0:	61664f2d 	cmnvs	r6, sp, lsr #30
  e4:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  e8:	7361664f 	cmnvc	r1, #82837504	; 0x4f00000
  ec:	732d2074 			; <UNDEFINED> instruction: 0x732d2074
  f0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  f4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  f8:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
  fc:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 100:	20393975 	eorscs	r3, r9, r5, ror r9
 104:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 108:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 10c:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 110:	2e00676e 	cdpcs	7, 0, cr6, cr0, cr14, {3}
 114:	6174732f 	cmnvs	r4, pc, lsr #6
 118:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 11c:	612f6372 			; <UNDEFINED> instruction: 0x612f6372
 120:	682d6d73 	stmdavs	sp!, {r0, r1, r4, r5, r6, r8, sl, fp, sp, lr}
 124:	65706c65 	ldrbvs	r6, [r0, #-3173]!	; 0xfffff39b
 128:	632e7372 			; <UNDEFINED> instruction: 0x632e7372
 12c:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
 130:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
 134:	6f6f6265 	svcvs	0x006f6265
 138:	6f6c0074 	svcvs	0x006c0074
 13c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 140:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 144:	2064656e 	rsbcs	r6, r4, lr, ror #10
 148:	00746e69 	rsbseq	r6, r4, r9, ror #28
 14c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 150:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 154:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 158:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 15c:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
 160:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 164:	2064656e 	rsbcs	r6, r4, lr, ror #10
 168:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 16c:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 170:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
 174:	5f4e4f49 	svcpl	0x004e4f49
 178:	7361005f 	cmnvc	r1, #95, 0	; 0x5f
 17c:	6f6e5f6d 	svcvs	0x006e5f6d
 180:	65725f74 	ldrbvs	r5, [r2, #-3956]!	; 0xfffff08c
 184:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 188:	65685f64 	strbvs	r5, [r8, #-3940]!	; 0xfffff09c
 18c:	7265706c 	rsbvc	r7, r5, #108, 0	; 0x6c
 190:	736e7500 	cmnvc	lr, #0, 10
 194:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 198:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 19c:	6f6c0074 	svcvs	0x006c0074
 1a0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1a4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1a8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1ac:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1b0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1b4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1b8:	6f6c2067 	svcvs	0x006c2067
 1bc:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1c0:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 1c4:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 1c8:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 1cc:	2f007261 	svccs	0x00007261
 1d0:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 1d4:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 1d8:	2f73656c 	svccs	0x0073656c
 1dc:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 1e0:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
 1e4:	30343273 	eorscc	r3, r4, r3, ror r2
 1e8:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; 40 <.debug_str+0x40>
 1ec:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 1f0:	6f687300 	svcvs	0x00687300
 1f4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1f8:	7000746e 	andvc	r7, r0, lr, ror #8
 1fc:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 200:	7570006b 	ldrbvc	r0, [r0, #-107]!	; 0xffffff95
 204:	75006b74 	strvc	r6, [r0, #-2932]	; 0xfffff48c
 208:	33746e69 	cmncc	r4, #1680	; 0x690
 20c:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 210:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 214:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 218:	61686300 	cmnvs	r8, r0, lsl #6
 21c:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
 220:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 224:	61686320 	cmnvs	r8, r0, lsr #6
 228:	Address 0x0000000000000228 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <asm_not_implemented_helper+0x80a5c0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000030 	andeq	r0, r0, r0, lsr r0
  34:	00000030 	andeq	r0, r0, r0, lsr r0
  38:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  3c:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <asm_not_implemented_helper+0x12cd7fc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <asm_not_implemented_helper+0x423f4>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


cache-flush.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <flush_all_caches>:
   0:	e3a00000 	mov	r0, #0, 0
   4:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
   8:	ee070fd5 	mcr	15, 0, r0, cr7, cr5, {6}
   c:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  10:	ee070f95 	mcr	15, 0, r0, cr7, cr5, {4}
  14:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001e41 	andeq	r1, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	4b5a3605 	blmi	168d82c <flush_all_caches+0x168d82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <flush_all_caches+0x42424>
  1c:	Address 0x000000000000001c is out of bounds.


cache.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <enable_cache>:
   0:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
   4:	e3833b06 	orr	r3, r3, #6144	; 0x1800
   8:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
   c:	e12fff1e 	bx	lr

00000010 <disable_cache>:
  10:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
  14:	e3c33b06 	bic	r3, r3, #6144	; 0x1800
  18:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
  1c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000010a 	andeq	r0, r0, sl, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	0001cf0c 	andeq	ip, r1, ip, lsl #30
  14:	00017700 	andeq	r7, r1, r0, lsl #14
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	39070403 	stmdbcc	r7, {r0, r1, sl}
  30:	03000001 	movweq	r0, #1
  34:	01c30601 	biceq	r0, r3, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00019905 	andeq	r9, r1, r5, lsl #18
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
  48:	5d050803 	stcpl	8, cr0, [r5, #-12]
  4c:	03000001 	movweq	r0, #1
  50:	01060801 	tsteq	r6, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00012607 	andeq	r2, r1, r7, lsl #12
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000114 	andeq	r0, r0, r4, lsl r1
  64:	46070803 	strmi	r0, [r7], -r3, lsl #16
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	6b060000 	blvs	180008 <disable_cache+0x17fff8>
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001be 			; <UNDEFINED> instruction: 0x000001be
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01b00600 	lslseq	r0, r0, #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000000f8 	strdeq	r0, [r0], -r8
  c4:	10060c01 	andne	r0, r6, r1, lsl #24
  c8:	10000000 	andne	r0, r0, r0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0000e89c 	muleq	r0, ip, r8
  d4:	00720a00 	rsbseq	r0, r2, r0, lsl #20
  d8:	2c0e0d01 	stccs	13, cr0, [lr], {1}
  dc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
	...
  e8:	0001a30b 	andeq	sl, r1, fp, lsl #6
  ec:	06030100 	streq	r0, [r3], -r0, lsl #2
  f0:	00000000 	andeq	r0, r0, r0
  f4:	00000010 	andeq	r0, r0, r0, lsl r0
  f8:	720a9c01 	andvc	r9, sl, #256	; 0x100
  fc:	0e040100 	adfeqs	f0, f4, f0
 100:	0000002c 	andeq	r0, r0, ip, lsr #32
 104:	00000050 	andeq	r0, r0, r0, asr r0
 108:	00000048 	andeq	r0, r0, r8, asr #32
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <disable_cache+0x2c009c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <disable_cache+0xec2d20>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <disable_cache+0x2ce894>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	340a0000 	strcc	r0, [sl], #-0
  7c:	3a080300 	bcc	200c84 <disable_cache+0x200c74>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  90:	03193f01 	tsteq	r9, #1, 30
  94:	3b0b3a0e 	blcc	2ce8d4 <disable_cache+0x2ce8c4>
  98:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  9c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  a0:	97184006 	ldrls	r4, [r8, -r6]
  a4:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	02010100 	andeq	r0, r1, #0
   4:	00000002 	andeq	r0, r0, r2
   8:	00000014 	andeq	r0, r0, r4, lsl r0
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	14530001 	ldrbne	r0, [r3], #-1
  14:	14000000 	strne	r0, [r0], #-0
  18:	07000000 	streq	r0, [r0, -r0]
  1c:	0b007300 	bleq	1cc24 <disable_cache+0x1cc14>
  20:	9f1aefff 	svcls	0x001aefff
  24:	00000014 	andeq	r0, r0, r4, lsl r0
  28:	00000018 	andeq	r0, r0, r8, lsl r0
  2c:	00730007 	rsbseq	r0, r3, r7
  30:	1ae7ff0b 	bne	ff9ffc64 <disable_cache+0xff9ffc54>
  34:	0000189f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  38:	00002000 	andeq	r2, r0, r0
  3c:	53000100 	movwpl	r0, #256	; 0x100
	...
  48:	02010100 	andeq	r0, r1, #0
  4c:	00000002 	andeq	r0, r0, r2
  50:	00000004 	andeq	r0, r0, r4
  54:	00000004 	andeq	r0, r0, r4
  58:	04530001 	ldrbeq	r0, [r3], #-1
  5c:	04000000 	streq	r0, [r0], #-0
  60:	07000000 	streq	r0, [r0, -r0]
  64:	0a007300 	beq	1cc6c <disable_cache+0x1cc5c>
  68:	9f211000 	svcls	0x00211000
  6c:	00000004 	andeq	r0, r0, r4
  70:	00000008 	andeq	r0, r0, r8
  74:	00730007 	rsbseq	r0, r3, r7
  78:	2118000a 	tstcs	r8, sl
  7c:	0000089f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  80:	00001000 	andeq	r1, r0, r0
  84:	53000100 	movwpl	r0, #256	; 0x100
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a0 	andeq	r0, r0, r0, lsr #1
   4:	005d0003 	subseq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <disable_cache+0xfffffe88>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	61630000 	cmnvs	r3, r0
  54:	2e656863 	cdpcs	8, 6, cr6, cr5, cr3, {3}
  58:	00010063 	andeq	r0, r1, r3, rrx
  5c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  60:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  64:	05000000 	streq	r0, [r0, #-0]
  68:	02050019 	andeq	r0, r5, #25, 0
  6c:	00000000 	andeq	r0, r0, r0
  70:	13050514 	movwne	r0, #21780	; 0x5514
  74:	2f020513 	svccs	0x00020513
  78:	13050513 	movwne	r0, #21779	; 0x5513
  7c:	11060405 	tstne	r6, r5, lsl #8
  80:	052f0505 	streq	r0, [pc, #-1285]!	; fffffb83 <disable_cache+0xfffffb73>
  84:	1a052f01 	bne	14bc90 <disable_cache+0x14bc80>
  88:	05053106 	streq	r3, [r5, #-262]	; 0xfffffefa
  8c:	02051313 	andeq	r1, r5, #1275068416	; 0x4c000000
  90:	05051330 	streq	r1, [r5, #-816]	; 0xfffffcd0
  94:	06040513 			; <UNDEFINED> instruction: 0x06040513
  98:	2f050511 	svccs	0x00050511
  9c:	022f0105 	eoreq	r0, pc, #1073741825	; 0x40000001
  a0:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	20393943 	eorscs	r3, r9, r3, asr #18
   8:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
   c:	30322031 	eorscc	r2, r2, r1, lsr r0
  10:	30313931 	eorscc	r3, r1, r1, lsr r9
  14:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  18:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  1c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  20:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  24:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  28:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  2c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  30:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  34:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  38:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  3c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  40:	205d3939 	subscs	r3, sp, r9, lsr r9
  44:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  48:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  4c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  50:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  54:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  58:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  5c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  60:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  64:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  68:	36373131 			; <UNDEFINED> instruction: 0x36373131
  6c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  70:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  74:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  78:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  7c:	36373131 			; <UNDEFINED> instruction: 0x36373131
  80:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  84:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  88:	616f6c66 	cmnvs	pc, r6, ror #24
  8c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  90:	61683d69 	cmnvs	r8, r9, ror #26
  94:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  98:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  9c:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a0:	616d2d20 	cmnvs	sp, r0, lsr #26
  a4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  a8:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  ac:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  b0:	6b36766d 	blvs	d9da6c <disable_cache+0xd9da5c>
  b4:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  b8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  bc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  c0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  c4:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  c8:	20747361 	rsbscs	r7, r4, r1, ror #6
  cc:	61664f2d 	cmnvs	r6, sp, lsr #30
  d0:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  d4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  d8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  dc:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
  e0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  e8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  ec:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
  f0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
  f4:	00676e69 	rsbeq	r6, r7, r9, ror #28
  f8:	61736964 	cmnvs	r3, r4, ror #18
  fc:	5f656c62 	svcpl	0x00656c62
 100:	68636163 	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
 104:	6e750065 	cdpvs	0, 7, cr0, cr5, cr5, {3}
 108:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 10c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 110:	00726168 	rsbseq	r6, r2, r8, ror #2
 114:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 118:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 11c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 120:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 124:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 128:	2074726f 	rsbscs	r7, r4, pc, ror #4
 12c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 130:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 134:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 138:	736e7500 	cmnvc	lr, #0, 10
 13c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 140:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 144:	6f6c0074 	svcvs	0x006c0074
 148:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 14c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 150:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 154:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 158:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 15c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 160:	6f6c2067 	svcvs	0x006c2067
 164:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 168:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 16c:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 170:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 174:	2f007261 	svccs	0x00007261
 178:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 17c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 180:	2f73656c 	svccs	0x0073656c
 184:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 188:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
 18c:	30343273 	eorscc	r3, r4, r3, ror r2
 190:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; ffffffe8 <disable_cache+0xffffffd8>
 194:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 198:	6f687300 	svcvs	0x00687300
 19c:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1a0:	6500746e 	strvs	r7, [r0, #-1134]	; 0xfffffb92
 1a4:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 1a8:	61635f65 	cmnvs	r3, r5, ror #30
 1ac:	00656863 	rsbeq	r6, r5, r3, ror #16
 1b0:	6b747570 	blvs	1d1d778 <disable_cache+0x1d1d768>
 1b4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1b8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1bc:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 1c0:	73007261 	movwvc	r7, #609	; 0x261
 1c4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1c8:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1cc:	2e007261 	cdpcs	2, 0, cr7, cr0, cr1, {3}
 1d0:	6174732f 	cmnvs	r4, pc, lsr #6
 1d4:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 1d8:	632f6372 			; <UNDEFINED> instruction: 0x632f6372
 1dc:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 1e0:	Address 0x00000000000001e0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <disable_cache+0x80a5e0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000010 	andeq	r0, r0, r0, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000010 	andeq	r0, r0, r0, lsl r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <disable_cache+0x12cd81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <disable_cache+0x42414>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


clean-reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <clean_reboot>:
   0:	e59f301c 	ldr	r3, [pc, #28]	; 24 <clean_reboot+0x24>
   4:	e92d4010 	push	{r4, lr}
   8:	e5933000 	ldr	r3, [r3]
   c:	e59f0014 	ldr	r0, [pc, #20]	; 28 <clean_reboot+0x28>
  10:	e12fff33 	blx	r3
  14:	ebfffffe 	bl	0 <uart_flush_tx>
  18:	e3a0000a 	mov	r0, #10, 0
  1c:	ebfffffe 	bl	0 <delay_ms>
  20:	ebfffffe 	bl	0 <rpi_reboot>
	...

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	454e4f44 	strbmi	r4, [lr, #-3908]	; 0xfffff0bc
   4:	0a212121 	beq	848490 <clean_reboot+0x848490>
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000012f 	andeq	r0, r0, pc, lsr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000000b 	andeq	r0, r0, fp
  10:	0001700c 	andeq	r7, r1, ip
  14:	0001a500 	andeq	sl, r1, r0, lsl #10
  18:	00000000 	andeq	r0, r0, r0
  1c:	00002c00 	andeq	r2, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	4c070403 	cfstrsmi	mvf0, [r7], {3}
  30:	03000001 	movweq	r0, #1
  34:	01e40601 	mvneq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001c705 	andeq	ip, r1, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001d6 	ldrdeq	r0, [r0], -r6
  48:	8b050803 	blhi	142014 <clean_reboot+0x142014>
  4c:	03000001 	movweq	r0, #1
  50:	01030801 	tsteq	r3, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00013907 	andeq	r3, r1, r7, lsl #18
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000127 	andeq	r0, r0, r7, lsr #2
  64:	59070803 	stmdbpl	r7, {r0, r1, fp}
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	99060000 	stmdbls	r6, {}	; <UNPREDICTABLE>
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01d10600 	bicseq	r0, r1, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000011a 	andeq	r0, r0, sl, lsl r1
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	2c000000 	stccs	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	00010e9c 	muleq	r1, ip, lr
  d4:	00140a00 	andseq	r0, r4, r0, lsl #20
  d8:	00e80000 	rsceq	r0, r8, r0
  dc:	010b0000 	mrseq	r0, (UNDEF: 11)
  e0:	00030550 	andeq	r0, r3, r0, asr r5
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000180c 	andeq	r1, r0, ip, lsl #16
  ec:	00010e00 	andeq	r0, r1, r0, lsl #28
  f0:	00200d00 	eoreq	r0, r0, r0, lsl #26
  f4:	011a0000 	tsteq	sl, r0
  f8:	01040000 	mrseq	r0, (UNDEF: 4)
  fc:	010b0000 	mrseq	r0, (UNDEF: 11)
 100:	003a0150 	eorseq	r0, sl, r0, asr r1
 104:	0000240c 	andeq	r2, r0, ip, lsl #8
 108:	00012600 	andeq	r2, r1, r0, lsl #12
 10c:	f00e0000 			; <UNDEFINED> instruction: 0xf00e0000
 110:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
 114:	02000001 	andeq	r0, r0, #1, 0
 118:	110e064d 	tstne	lr, sp, asr #12
 11c:	11000001 	tstne	r0, r1
 120:	02000001 	andeq	r0, r0, #1, 0
 124:	000e0658 	andeq	r0, lr, r8, asr r6
 128:	00000000 	andeq	r0, r0, r0
 12c:	02000000 	andeq	r0, r0, #0, 0
 130:	Address 0x0000000000000130 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <clean_reboot+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <clean_reboot+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <clean_reboot+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  70:	06120111 			; <UNDEFINED> instruction: 0x06120111
  74:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  78:	00130119 	andseq	r0, r3, r9, lsl r1
  7c:	82890a00 	addhi	r0, r9, #0, 20
  80:	01110101 	tsteq	r1, r1, lsl #2
  84:	00001301 	andeq	r1, r0, r1, lsl #6
  88:	01828a0b 	orreq	r8, r2, fp, lsl #20
  8c:	91180200 	tstls	r8, r0, lsl #4
  90:	00001842 	andeq	r1, r0, r2, asr #16
  94:	0182890c 	orreq	r8, r2, ip, lsl #18
  98:	31011100 	mrscc	r1, (UNDEF: 17)
  9c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  a0:	01018289 	smlabbeq	r1, r9, r2, r8
  a4:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a8:	00001301 	andeq	r1, r0, r1, lsl #6
  ac:	3f002e0e 	svccc	0x00002e0e
  b0:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  b4:	3a0e030e 	bcc	380cf4 <clean_reboot+0x380cf4>
  b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  bc:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000087 	andeq	r0, r0, r7, lsl #1
   4:	00640003 	rsbeq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <clean_reboot+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	6c630000 	stclvs	0, cr0, [r3], #-0
  54:	2d6e6165 	stfcse	f6, [lr, #-404]!	; 0xfffffe6c
  58:	6f626572 	svcvs	0x00626572
  5c:	632e746f 			; <UNDEFINED> instruction: 0x632e746f
  60:	00000100 	andeq	r0, r0, r0, lsl #2
  64:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  68:	00020068 	andeq	r0, r2, r8, rrx
  6c:	19050000 	stmdbne	r5, {}	; <UNPREDICTABLE>
  70:	00020500 	andeq	r0, r2, r0, lsl #10
  74:	15000000 	strne	r0, [r0, #-0]
  78:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
  7c:	052d0619 	streq	r0, [sp, #-1561]!	; 0xfffff9e7
  80:	67062f05 	strvs	r2, [r6, -r5, lsl #30]
  84:	06024b2f 	streq	r4, [r2], -pc, lsr #22
  88:	Address 0x0000000000000088 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	6f626572 	svcvs	0x00626572
   8:	4700746f 	strmi	r7, [r0, -pc, ror #8]
   c:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  10:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  14:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  18:	31303220 	teqcc	r0, r0, lsr #4
  1c:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  20:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  24:	61656c65 	cmnvs	r5, r5, ror #24
  28:	20296573 	eorcs	r6, r9, r3, ror r5
  2c:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  30:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  34:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  38:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  3c:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  40:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  44:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  48:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  4c:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  50:	6f6c666d 	svcvs	0x006c666d
  54:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  58:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  5c:	20647261 	rsbcs	r7, r4, r1, ror #4
  60:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  64:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  68:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  6c:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  70:	316d7261 	cmncc	sp, r1, ror #4
  74:	6a363731 	bvs	d8dd40 <clean_reboot+0xd8dd40>
  78:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  7c:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  80:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  84:	316d7261 	cmncc	sp, r1, ror #4
  88:	6a363731 	bvs	d8dd54 <clean_reboot+0xd8dd54>
  8c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  90:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  94:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  98:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  9c:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  a0:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  a4:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  a8:	20706676 	rsbscs	r6, r0, r6, ror r6
  ac:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  b0:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
  b4:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  b8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  bc:	7a6b3676 	bvc	1acda9c <clean_reboot+0x1acda9c>
  c0:	2070662b 	rsbscs	r6, r0, fp, lsr #12
  c4:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  c8:	672d2062 	strvs	r2, [sp, -r2, rrx]!
  cc:	20626467 	rsbcs	r6, r2, r7, ror #8
  d0:	61664f2d 	cmnvs	r6, sp, lsr #30
  d4:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  d8:	7361664f 	cmnvc	r1, #82837504	; 0x4f00000
  dc:	732d2074 			; <UNDEFINED> instruction: 0x732d2074
  e0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  e8:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
  ec:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  f0:	20393975 	eorscs	r3, r9, r5, ror r9
  f4:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
  f8:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
  fc:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 100:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 104:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 108:	2064656e 	rsbcs	r6, r4, lr, ror #10
 10c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 110:	6c656400 	cfstrdvs	mvd6, [r5], #-0
 114:	6d5f7961 	vldrvs.16	s15, [pc, #-194]	; 5a <.debug_str+0x5a>	; <UNPREDICTABLE>
 118:	6c630073 	stclvs	0, cr0, [r3], #-460	; 0xfffffe34
 11c:	5f6e6165 	svcpl	0x006e6165
 120:	6f626572 	svcvs	0x00626572
 124:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
 128:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 12c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 130:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 134:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 138:	6f687300 	svcvs	0x00687300
 13c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 140:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 144:	2064656e 	rsbcs	r6, r4, lr, ror #10
 148:	00746e69 	rsbseq	r6, r4, r9, ror #28
 14c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 150:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 154:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 158:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 15c:	6f6c2067 	svcvs	0x006c2067
 160:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 164:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 168:	2064656e 	rsbcs	r6, r4, lr, ror #10
 16c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 170:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
 174:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
 178:	2f637273 	svccs	0x00637273
 17c:	61656c63 	cmnvs	r5, r3, ror #24
 180:	65722d6e 	ldrbvs	r2, [r2, #-3438]!	; 0xfffff292
 184:	746f6f62 	strbtvc	r6, [pc], #-3938	; 18c <.debug_str+0x18c>
 188:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
 18c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 190:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 194:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 198:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 19c:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 1a0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1a4:	73552f00 	cmpvc	r5, #0, 30
 1a8:	2f737265 	svccs	0x00737265
 1ac:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
 1b0:	6f532f73 	svcvs	0x00532f73
 1b4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 1b8:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
 1bc:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
 1c0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1c4:	73006970 	movwvc	r6, #2416	; 0x970
 1c8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1cc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1d0:	74757000 	ldrbtvc	r7, [r5], #-0
 1d4:	6f6c006b 	svcvs	0x006c006b
 1d8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1dc:	6300746e 	movwvs	r7, #1134	; 0x46e
 1e0:	00726168 	rsbseq	r6, r2, r8, ror #2
 1e4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1e8:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1ec:	00726168 	rsbseq	r6, r2, r8, ror #2
 1f0:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 1f4:	756c665f 	strbvc	r6, [ip, #-1631]!	; 0xfffff9a1
 1f8:	745f6873 	ldrbvc	r6, [pc], #-2163	; 200 <clean_reboot+0x200>
 1fc:	Address 0x00000000000001fc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <clean_reboot+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	84080e44 	strhi	r0, [r8], #-3652	; 0xfffff1bc
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <clean_reboot+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <clean_reboot+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


cstart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_cstart>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	ebfffffe 	bl	0 <custom_loader>
   8:	e59f2108 	ldr	r2, [pc, #264]	; 118 <_cstart+0x118>
   c:	e59fc108 	ldr	ip, [pc, #264]	; 11c <_cstart+0x11c>
  10:	e152000c 	cmp	r2, ip
  14:	2a00002e 	bcs	d4 <_cstart+0xd4>
  18:	e24c1001 	sub	r1, ip, #1, 0
  1c:	e0411002 	sub	r1, r1, r2
  20:	e3510017 	cmp	r1, #23, 0
  24:	e1a03122 	lsr	r3, r2, #2
  28:	e1a01121 	lsr	r1, r1, #2
  2c:	e2811001 	add	r1, r1, #1, 0
  30:	e2033001 	and	r3, r3, #1, 0
  34:	9a000035 	bls	110 <_cstart+0x110>
  38:	e3530000 	cmp	r3, #0, 0
  3c:	11a00002 	movne	r0, r2
  40:	13a0e000 	movne	lr, #0, 0
  44:	e3a04000 	mov	r4, #0, 0
  48:	e3a05000 	mov	r5, #0, 0
  4c:	e0411003 	sub	r1, r1, r3
  50:	01a00002 	moveq	r0, r2
  54:	e0823103 	add	r3, r2, r3, lsl #2
  58:	e1a020a1 	lsr	r2, r1, #1
  5c:	1480e004 	strne	lr, [r0], #4
  60:	e0832182 	add	r2, r3, r2, lsl #3
  64:	e0c340f8 	strd	r4, [r3], #8
  68:	e1520003 	cmp	r2, r3
  6c:	1afffffc 	bne	64 <_cstart+0x64>
  70:	e3c13001 	bic	r3, r1, #1, 0
  74:	e1510003 	cmp	r1, r3
  78:	e0803103 	add	r3, r0, r3, lsl #2
  7c:	0a000014 	beq	d4 <_cstart+0xd4>
  80:	e1a01003 	mov	r1, r3
  84:	e3a02000 	mov	r2, #0, 0
  88:	e4812004 	str	r2, [r1], #4
  8c:	e151000c 	cmp	r1, ip
  90:	2a00000f 	bcs	d4 <_cstart+0xd4>
  94:	e2831008 	add	r1, r3, #8, 0
  98:	e151000c 	cmp	r1, ip
  9c:	e5832004 	str	r2, [r3, #4]
  a0:	2a00000b 	bcs	d4 <_cstart+0xd4>
  a4:	e283100c 	add	r1, r3, #12, 0
  a8:	e151000c 	cmp	r1, ip
  ac:	e5832008 	str	r2, [r3, #8]
  b0:	2a000007 	bcs	d4 <_cstart+0xd4>
  b4:	e2831010 	add	r1, r3, #16, 0
  b8:	e151000c 	cmp	r1, ip
  bc:	e583200c 	str	r2, [r3, #12]
  c0:	2a000003 	bcs	d4 <_cstart+0xd4>
  c4:	e2831014 	add	r1, r3, #20, 0
  c8:	e151000c 	cmp	r1, ip
  cc:	e5832010 	str	r2, [r3, #16]
  d0:	35832014 	strcc	r2, [r3, #20]
  d4:	ebfffffe 	bl	0 <uart_init>
  d8:	e3a03001 	mov	r3, #1, 0
  dc:	ee0f3f1c 	mcr	15, 0, r3, cr15, cr12, {0}
  e0:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
  e4:	e59f4034 	ldr	r4, [pc, #52]	; 120 <_cstart+0x120>
  e8:	e5843000 	str	r3, [r4]
  ec:	ebfffffe 	bl	0 <notmain>
  f0:	ee1f3f3c 	mrc	15, 0, r3, cr15, cr12, {1}
  f4:	e5941000 	ldr	r1, [r4]
  f8:	e59f0024 	ldr	r0, [pc, #36]	; 124 <_cstart+0x124>
  fc:	e3510000 	cmp	r1, #0, 0
 100:	10431001 	subne	r1, r3, r1
 104:	e5843000 	str	r3, [r4]
 108:	ebfffffe 	bl	0 <printk>
 10c:	ebfffffe 	bl	0 <clean_reboot>
 110:	e1a03002 	mov	r3, r2
 114:	eaffffd9 	b	80 <_cstart+0x80>
	...

Disassembly of section .bss:

00000000 <last.5304>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6e75525b 	mrcvs	2, 3, r5, cr5, cr11, {2}
   4:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
   8:	6f6f7420 	svcvs	0x006f7420
   c:	6425206b 	strtvs	r2, [r5], #-107	; 0xffffff95
  10:	63796320 	cmnvs	r9, #32, 6	; 0x80000000
  14:	5d73656c 	cfldr64pl	mvdx6, [r3, #-432]!	; 0xfffffe50
  18:	Address 0x0000000000000018 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	00016e0c 	andeq	r6, r1, ip, lsl #28
  14:	0001e200 	andeq	lr, r1, r0, lsl #4
  18:	00000000 	andeq	r0, r0, r0
  1c:	00012800 	andeq	r2, r1, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	8f070403 	svchi	0x00070403
  30:	03000001 	movweq	r0, #1
  34:	02280601 	eoreq	r0, r8, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00020405 	andeq	r0, r2, r5, lsl #8
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000021a 	andeq	r0, r0, sl, lsl r2
  48:	c8050803 	stmdagt	r5, {r0, r1, fp}
  4c:	03000001 	movweq	r0, #1
  50:	01200801 			; <UNDEFINED> instruction: 0x01200801
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00014d07 	andeq	r4, r1, r7, lsl #26
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000013b 	andeq	r0, r0, fp, lsr r1
  64:	a1070803 	tstge	r7, r3, lsl #16
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	d6060000 	strle	r0, [r6], -r0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000223 	andeq	r0, r0, r3, lsr #4
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	02150600 	andseq	r0, r5, #0, 12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000000e 	andeq	r0, r0, lr
  c4:	00061101 	andeq	r1, r6, r1, lsl #2
  c8:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  cc:	01000001 	tsteq	r0, r1
  d0:	0002269c 	muleq	r2, ip, r6
  d4:	00000600 	andeq	r0, r0, r0, lsl #12
  d8:	12010000 	andne	r0, r1, #0, 0
  dc:	00002510 	andeq	r2, r0, r0, lsl r5
  e0:	01830600 	orreq	r0, r3, r0, lsl #12
  e4:	12010000 	andne	r0, r1, #0, 0
  e8:	0000251f 	andeq	r2, r0, pc, lsl r5
  ec:	02390a00 	eorseq	r0, r9, #0, 20
  f0:	13010000 	movwne	r0, #4096	; 0x1000
  f4:	73620b07 	cmnvc	r2, #7168	; 0x1c00
  f8:	17010073 	smlsdxne	r1, r3, r0, r0
  fc:	0002260a 	andeq	r2, r2, sl, lsl #12
 100:	00001800 	andeq	r1, r0, r0, lsl #16
 104:	00000000 	andeq	r0, r0, r0
 108:	00160c00 	andseq	r0, r6, r0, lsl #24
 10c:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
 110:	0002260a 	andeq	r2, r2, sl, lsl #12
 114:	01c30d00 	biceq	r0, r3, r0, lsl #26
 118:	25010000 	strcs	r0, [r1, #-0]
 11c:	00002c0e 	andeq	r2, r0, lr, lsl #24
 120:	0000b200 	andeq	fp, r0, r0, lsl #4
 124:	0000b000 	andeq	fp, r0, r0
 128:	00d80e00 	sbcseq	r0, r8, r0, lsl #28
 12c:	00080000 	andeq	r0, r8, r0
 130:	014a0000 	mrseq	r0, (UNDEF: 74)
 134:	690b0000 	stmdbvs	fp, {}	; <UNPREDICTABLE>
 138:	2101006e 	tstcs	r1, lr, rrx
 13c:	00002c05 	andeq	r2, r0, r5, lsl #24
 140:	0000c700 	andeq	ip, r0, r0, lsl #14
 144:	0000c500 	andeq	ip, r0, r0, lsl #10
 148:	2c0f0000 	stccs	0, cr0, [pc], {-0}
 14c:	e0000002 	and	r0, r0, r2
 150:	02000000 	andeq	r0, r0, #0, 0
 154:	000000e0 	andeq	r0, r0, r0, ror #1
 158:	0000000c 	andeq	r0, r0, ip
 15c:	99052301 	stmdbls	r5, {r0, r8, r9, sp}
 160:	10000001 	andne	r0, r0, r1
 164:	0000024f 	andeq	r0, r0, pc, asr #4
 168:	000000dd 	ldrdeq	r0, [r0], -sp
 16c:	000000db 	ldrdeq	r0, [r0], -fp
 170:	00025b10 	andeq	r5, r2, r0, lsl fp
 174:	0000f300 	andeq	pc, r0, r0, lsl #6
 178:	0000f100 	andeq	pc, r0, r0, lsl #2
 17c:	02671100 	rsbeq	r1, r7, #0
 180:	00e00000 	rsceq	r0, r0, r0
 184:	00040000 	andeq	r0, r4, r0
 188:	68100000 	ldmdavs	r0, {}	; <UNPREDICTABLE>
 18c:	08000002 	stmdaeq	r0, {r1}
 190:	06000001 	streq	r0, [r0], -r1
 194:	00000001 	andeq	r0, r0, r1
 198:	022c1200 	eoreq	r1, ip, #0, 4
 19c:	00f00000 	rscseq	r0, r0, r0
 1a0:	00010000 	andeq	r0, r1, r0
 1a4:	01000000 	mrseq	r0, (UNDEF: 0)
 1a8:	01ea1525 	mvneq	r1, r5, lsr #10
 1ac:	00130000 	andseq	r0, r3, r0
 1b0:	10000000 	andne	r0, r0, r0
 1b4:	0000024f 	andeq	r0, r0, pc, asr #4
 1b8:	0000011f 	andeq	r0, r0, pc, lsl r1
 1bc:	0000011b 	andeq	r0, r0, fp, lsl r1
 1c0:	00025b10 	andeq	r5, r2, r0, lsl fp
 1c4:	00014000 	andeq	r4, r1, r0
 1c8:	00013e00 	andeq	r3, r1, r0, lsl #28
 1cc:	02671100 	rsbeq	r1, r7, #0
 1d0:	00f00000 	rscseq	r0, r0, r0
 1d4:	00040000 	andeq	r0, r4, r0
 1d8:	68100000 	ldmdavs	r0, {}	; <UNPREDICTABLE>
 1dc:	55000002 	strpl	r0, [r0, #-2]
 1e0:	53000001 	movwpl	r0, #1
 1e4:	00000001 	andeq	r0, r0, r1
 1e8:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
 1ec:	76000000 	strvc	r0, [r0], -r0
 1f0:	14000002 	strne	r0, [r0], #-2
 1f4:	000000d8 	ldrdeq	r0, [r0], -r8
 1f8:	00000283 	andeq	r0, r0, r3, lsl #5
 1fc:	0000f014 	andeq	pc, r0, r4, lsl r0	; <UNPREDICTABLE>
 200:	00028f00 	andeq	r8, r2, r0, lsl #30
 204:	010c1500 	tsteq	ip, r0, lsl #10
 208:	029c0000 	addseq	r0, ip, #0, 0
 20c:	021c0000 	andseq	r0, ip, #0, 0
 210:	01160000 	tsteq	r6, r0
 214:	00030550 	andeq	r0, r3, r0, asr r5
 218:	00000000 	andeq	r0, r0, r0
 21c:	00011014 	andeq	r1, r1, r4, lsl r0
 220:	0002a800 	andeq	sl, r2, r0, lsl #16
 224:	04070000 	streq	r0, [r7], #-0
 228:	00000025 	andeq	r0, r0, r5, lsr #32
 22c:	0001b817 	andeq	fp, r1, r7, lsl r8
 230:	11040100 	mrsne	r0, (UNDEF: 20)
 234:	0000002c 	andeq	r0, r0, ip, lsr #32
 238:	00027601 	andeq	r7, r2, r1, lsl #12
 23c:	02341800 	eorseq	r1, r4, #0, 16
 240:	05010000 	streq	r0, [r1, #-0]
 244:	00002c15 	andeq	r2, r0, r5, lsl ip
 248:	00030500 	andeq	r0, r3, r0, lsl #10
 24c:	0c000000 	stceq	0, cr0, [r0], {-0}
 250:	000001c3 	andeq	r0, r0, r3, asr #3
 254:	2c0e0701 	stccs	7, cr0, [lr], {1}
 258:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 25c:	00727563 	rsbseq	r7, r2, r3, ror #10
 260:	2c0e0901 			; <UNDEFINED> instruction: 0x2c0e0901
 264:	1a000000 	bne	26c <.debug_info+0x26c>
 268:	00019c0c 	andeq	r9, r1, ip, lsl #24
 26c:	14090100 	strne	r0, [r9], #-256	; 0xffffff00
 270:	0000002c 	andeq	r0, r0, ip, lsr #32
 274:	601b0000 	andsvs	r0, fp, r0
 278:	60000001 	andvs	r0, r0, r1
 27c:	02000001 	andeq	r0, r0, #1, 0
 280:	1c060136 	stfnes	f0, [r6], {54}	; 0x36
 284:	0000001e 	andeq	r0, r0, lr, lsl r0
 288:	0000001e 	andeq	r0, r0, lr, lsl r0
 28c:	1b063b02 	blne	18ee9c <_cstart+0x18ee9c>
 290:	00000239 	andeq	r0, r0, r9, lsr r2
 294:	00000239 	andeq	r0, r0, r9, lsr r2
 298:	06010a02 	streq	r0, [r1], -r2, lsl #20
 29c:	00020e1c 	andeq	r0, r2, ip, lsl lr
 2a0:	00020e00 	andeq	r0, r2, r0, lsl #28
 2a4:	06280200 	strteq	r0, [r8], -r0, lsl #4
 2a8:	00012e1c 	andeq	r2, r1, ip, lsl lr
 2ac:	00012e00 	andeq	r2, r1, r0, lsl #28
 2b0:	066e0200 	strbteq	r0, [lr], -r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <_cstart+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <_cstart+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <_cstart+0x2ce8a4>
  68:	110b390b 	tstne	fp, fp, lsl #18
  6c:	40061201 	andmi	r1, r6, r1, lsl #4
  70:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  74:	00001301 	andeq	r1, r0, r1, lsl #6
  78:	3f002e0a 	svccc	0x00002e0a
  7c:	3a0e0319 	bcc	380ce8 <_cstart+0x380ce8>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	3c19270b 	ldccc	7, cr2, [r9], {11}
  88:	0b000019 	bleq	f4 <.debug_abbrev+0xf4>
  8c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  90:	0b3b0b3a 	bleq	ec2d80 <_cstart+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  a4:	0b3b0b3a 	bleq	ec2d94 <_cstart+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	340d0000 	strcc	r0, [sp], #-0
  b0:	3a0e0300 	bcc	380cb8 <_cstart+0x380cb8>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  bc:	1742b717 	smlaldne	fp, r2, r7, r7
  c0:	0b0e0000 	bleq	3800c8 <_cstart+0x3800c8>
  c4:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
  c8:	00130106 	andseq	r0, r3, r6, lsl #2
  cc:	011d0f00 	tsteq	sp, r0, lsl #30
  d0:	01521331 	cmpeq	r2, r1, lsr r3
  d4:	110b42b8 			; <UNDEFINED> instruction: 0x110b42b8
  d8:	58061201 	stmdapl	r6, {r0, r9, ip}
  dc:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
  e0:	0013010b 	andseq	r0, r3, fp, lsl #2
  e4:	00341000 	eorseq	r1, r4, r0
  e8:	17021331 	smladxne	r2, r1, r3, r1
  ec:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  f0:	010b1100 	mrseq	r1, (UNDEF: 27)
  f4:	01111331 	tsteq	r1, r1, lsr r3
  f8:	00000612 	andeq	r0, r0, r2, lsl r6
  fc:	31011d12 	tstcc	r1, r2, lsl sp
 100:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
 104:	17550b42 	ldrbne	r0, [r5, -r2, asr #22]
 108:	0b590b58 	bleq	1642e70 <_cstart+0x1642e70>
 10c:	13010b57 	movwne	r0, #6999	; 0x1b57
 110:	0b130000 	bleq	4c0118 <_cstart+0x4c0118>
 114:	00175501 	andseq	r5, r7, r1, lsl #10
 118:	82891400 	addhi	r1, r9, #0, 8
 11c:	01110001 	tsteq	r1, r1
 120:	00001331 	andeq	r1, r0, r1, lsr r3
 124:	01828915 	orreq	r8, r2, r5, lsl r9
 128:	31011101 	tstcc	r1, r1, lsl #2
 12c:	00130113 	andseq	r0, r3, r3, lsl r1
 130:	828a1600 	addhi	r1, sl, #0, 12
 134:	18020001 	stmdane	r2, {r0}
 138:	00184291 	mulseq	r8, r1, r2
 13c:	012e1700 			; <UNDEFINED> instruction: 0x012e1700
 140:	0b3a0e03 	bleq	e83954 <_cstart+0xe83954>
 144:	0b390b3b 	bleq	e42e38 <_cstart+0xe42e38>
 148:	13491927 	movtne	r1, #39207	; 0x9927
 14c:	13010b20 	movwne	r0, #6944	; 0x1b20
 150:	34180000 	ldrcc	r0, [r8], #-0
 154:	3a0e0300 	bcc	380d5c <_cstart+0x380d5c>
 158:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 15c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 160:	19000018 	stmdbne	r0, {r3, r4}
 164:	08030034 	stmdaeq	r3, {r2, r4, r5}
 168:	0b3b0b3a 	bleq	ec2e58 <_cstart+0xec2e58>
 16c:	13490b39 	movtne	r0, #39737	; 0x9b39
 170:	0b1a0000 	bleq	680178 <_cstart+0x680178>
 174:	1b000001 	blne	180 <.debug_abbrev+0x180>
 178:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 17c:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 180:	0b3a0e03 	bleq	e83994 <_cstart+0xe83994>
 184:	0b39053b 	bleq	e41678 <_cstart+0xe41678>
 188:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
 18c:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 190:	030e6e19 	movweq	r6, #60953	; 0xee19
 194:	3b0b3a0e 	blcc	2ce9d4 <_cstart+0x2ce9d4>
 198:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010100 	andeq	r0, r1, r0, lsl #2
   4:	00010100 	andeq	r0, r1, r0, lsl #2
   8:	00010100 	andeq	r0, r1, r0, lsl #2
   c:	00010100 	andeq	r0, r1, r0, lsl #2
  10:	00010100 	andeq	r0, r1, r0, lsl #2
  14:	01020200 	mrseq	r0, R10_usr
  18:	00000080 	andeq	r0, r0, r0, lsl #1
  1c:	00000080 	andeq	r0, r0, r0, lsl #1
  20:	80530001 	subshi	r0, r3, r1
  24:	8c000000 	stchi	0, cr0, [r0], {-0}
  28:	03000000 	movweq	r0, #0
  2c:	9f047300 	svcls	0x00047300
  30:	0000008c 	andeq	r0, r0, ip, lsl #1
  34:	00000094 	muleq	r0, r4, r0
  38:	94510001 	ldrbls	r0, [r1], #-1
  3c:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
  40:	03000000 	movweq	r0, #0
  44:	9f087300 	svcls	0x00087300
  48:	00000098 	muleq	r0, r8, r0
  4c:	000000a4 	andeq	r0, r0, r4, lsr #1
  50:	a4510001 	ldrbge	r0, [r1], #-1
  54:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
  58:	03000000 	movweq	r0, #0
  5c:	9f0c7300 	svcls	0x000c7300
  60:	000000a8 	andeq	r0, r0, r8, lsr #1
  64:	000000b4 	strheq	r0, [r0], -r4
  68:	b4510001 	ldrblt	r0, [r1], #-1
  6c:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
  70:	03000000 	movweq	r0, #0
  74:	9f107300 	svcls	0x00107300
  78:	000000b8 	strheq	r0, [r0], -r8
  7c:	000000c4 	andeq	r0, r0, r4, asr #1
  80:	c4510001 	ldrbgt	r0, [r1], #-1
  84:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
  88:	03000000 	movweq	r0, #0
  8c:	9f147300 	svcls	0x00147300
  90:	000000c8 	andeq	r0, r0, r8, asr #1
  94:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  98:	d0510001 	subsle	r0, r1, r1
  9c:	d4000000 	strle	r0, [r0], #-0
  a0:	03000000 	movweq	r0, #0
  a4:	9f047100 	svcls	0x00047100
	...
  b0:	01080001 	tsteq	r8, r1
  b4:	010b0000 	mrseq	r0, (UNDEF: 11)
  b8:	00010000 	andeq	r0, r1, r0
  bc:	00000051 	andeq	r0, r0, r1, asr r0
  c0:	00000000 	andeq	r0, r0, r0
  c4:	d8000200 	stmdale	r0, {r9}
  c8:	10000000 	andne	r0, r0, r0
  cc:	02000001 	andeq	r0, r0, #1, 0
  d0:	009f3100 	addseq	r3, pc, r0, lsl #2
  d4:	00000000 	andeq	r0, r0, r0
  d8:	05000000 	streq	r0, [r0, #-0]
  dc:	0000e003 	andeq	lr, r0, r3
  e0:	0000e400 	andeq	lr, r0, r0, lsl #8
  e4:	30000200 	andcc	r0, r0, r0, lsl #4
  e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  ec:	00000000 	andeq	r0, r0, r0
  f0:	e4000100 	str	r0, [r0], #-256	; 0xffffff00
  f4:	ef000000 	svc	0x00000000
  f8:	01000000 	mrseq	r0, (UNDEF: 0)
  fc:	00005300 	andeq	r5, r0, r0, lsl #6
 100:	00000000 	andeq	r0, r0, r0
 104:	01000000 	mrseq	r0, (UNDEF: 0)
 108:	000000e4 	andeq	r0, r0, r4, ror #1
 10c:	000000ec 	andeq	r0, r0, ip, ror #1
 110:	00530001 	subseq	r0, r3, r1
 114:	00000000 	andeq	r0, r0, r0
 118:	04000000 	streq	r0, [r0], #-0
 11c:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
 120:	04000000 	streq	r0, [r0], #-0
 124:	02000001 	andeq	r0, r0, #1, 0
 128:	049f3000 	ldreq	r3, [pc], #0	; 130 <.debug_loc+0x130>
 12c:	08000001 	stmdaeq	r0, {r0}
 130:	01000001 	tsteq	r0, r1
 134:	00005100 	andeq	r5, r0, r0, lsl #2
 138:	00000000 	andeq	r0, r0, r0
 13c:	00010000 	andeq	r0, r1, r0
 140:	000000f4 	strdeq	r0, [r0], -r4
 144:	0000010b 	andeq	r0, r0, fp, lsl #2
 148:	00530001 	subseq	r0, r3, r1
	...
 154:	0000f401 	andeq	pc, r0, r1, lsl #8
 158:	00010800 	andeq	r0, r1, r0, lsl #16
 15c:	53000100 	movwpl	r0, #256	; 0x100
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000128 	andeq	r0, r0, r8, lsr #2
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   4:	000000f8 	strdeq	r0, [r0], -r8
   8:	000000fc 	strdeq	r0, [r0], -ip
   c:	00000108 	andeq	r0, r0, r8, lsl #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000176 	andeq	r0, r0, r6, ror r1
   4:	005e0003 	subseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <_cstart+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	73630000 	cmnvc	r3, #0, 0
  54:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  58:	0100632e 	tsteq	r0, lr, lsr #6
  5c:	70720000 	rsbsvc	r0, r2, r0
  60:	00682e69 	rsbeq	r2, r8, r9, ror #28
  64:	00000002 	andeq	r0, r0, r2
  68:	05001005 	streq	r1, [r0, #-5]
  6c:	00000002 	andeq	r0, r0, r2
  70:	01100300 	tsteq	r0, r0, lsl #6
  74:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
  78:	05051302 	streq	r1, [r5, #-770]	; 0xfffffcfe
  7c:	06100514 			; <UNDEFINED> instruction: 0x06100514
  80:	3205050e 	andcc	r0, r5, #58720256	; 0x3800000
  84:	14133006 	ldrne	r3, [r3], #-6
  88:	05010a05 	streq	r0, [r1, #-2565]	; 0xfffff5fb
  8c:	05910809 	ldreq	r0, [r1, #2057]	; 0x809
  90:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
  94:	10059a0a 	andne	r9, r5, sl, lsl #20
  98:	060a056a 	streq	r0, [sl], -sl, ror #10
  9c:	2f09052d 	svccs	0x0009052d
  a0:	01061005 	tsteq	r6, r5
  a4:	2d060a05 	vstrcs	s0, [r6, #-20]	; 0xffffffec
  a8:	05bb0905 	ldreq	r0, [fp, #2309]!	; 0x905
  ac:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
  b0:	0565060a 	strbeq	r0, [r5, #-1546]!	; 0xfffff9f6
  b4:	0d054b09 	vstreq	d4, [r5, #-36]	; 0xffffffdc
  b8:	0a050106 	beq	1404d8 <_cstart+0x1404d8>
  bc:	2f10052d 	svccs	0x0010052d
  c0:	2d060a05 	vstrcs	s0, [r6, #-20]	; 0xffffffec
  c4:	052f0905 	streq	r0, [pc, #-2309]!	; fffff7c7 <_cstart+0xfffff7c7>
  c8:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
  cc:	10052d0a 	andne	r2, r5, sl, lsl #26
  d0:	060a052f 	streq	r0, [sl], -pc, lsr #10
  d4:	2f09052d 	svccs	0x0009052d
  d8:	01060d05 	tsteq	r6, r5, lsl #26
  dc:	052d0a05 	streq	r0, [sp, #-2565]!	; 0xfffff5fb
  e0:	0a052f10 	beq	14bd28 <_cstart+0x14bd28>
  e4:	09052d06 	stmdbeq	r5, {r1, r2, r8, sl, fp, sp}
  e8:	060d052f 	streq	r0, [sp], -pc, lsr #10
  ec:	2d0a0501 	cfstr32cs	mvfx0, [sl, #-4]
  f0:	052f1005 	streq	r1, [pc, #-5]!	; f3 <.debug_line+0xf3>
  f4:	052d060a 	streq	r0, [sp, #-1546]!	; 0xfffff9f6
  f8:	10051309 	andne	r1, r5, r9, lsl #6
  fc:	0a050106 	beq	14051c <_cstart+0x14051c>
 100:	05052d06 	streq	r2, [r5, #-3334]	; 0xfffff2fa
 104:	01013215 	tsteq	r1, r5, lsl r2
 108:	1105144a 	tstne	r5, sl, asr #8
 10c:	05016103 	streq	r6, [r1, #-259]	; 0xfffffefd
 110:	14141305 	ldrne	r1, [r4], #-773	; 0xfffffcfb
 114:	01011405 	tsteq	r1, r5, lsl #8
 118:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
 11c:	15130605 	ldrne	r0, [r3, #-1541]	; 0xfffff9fb
 120:	01060a05 	tsteq	r6, r5, lsl #20
 124:	4b060505 	blmi	181540 <_cstart+0x181540>
 128:	03060106 	movweq	r0, #24838	; 0x6106
 12c:	052f0116 	streq	r0, [pc, #-278]!	; 1e <.debug_line+0x1e>
 130:	015f0311 	cmpeq	pc, r1, lsl r3	; <UNPREDICTABLE>
 134:	14130505 	ldrne	r0, [r3], #-1285	; 0xfffffafb
 138:	01140514 	tsteq	r4, r4, lsl r5
 13c:	01062e01 	tsteq	r6, r1, lsl #28
 140:	13060505 	movwne	r0, #25861	; 0x6505
 144:	01060805 	tsteq	r6, r5, lsl #16
 148:	1c030505 	cfstr32ne	mvfx0, [r3], {5}
 14c:	0307052e 	movweq	r0, #29998	; 0x752e
 150:	09052e64 	stmdbeq	r5, {r2, r5, r6, r9, sl, fp, sp}
 154:	0e052f06 	cdpeq	15, 0, cr2, cr5, cr6, {0}
 158:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 15c:	0a053006 	beq	14c17c <_cstart+0x14c17c>
 160:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 164:	01062f06 	tsteq	r6, r6, lsl #30
 168:	01180306 	tsteq	r8, r6, lsl #6
 16c:	05300205 	ldreq	r0, [r0, #-517]!	; 0xfffffdfb
 170:	6f03060a 	svcvs	0x0003060a
 174:	000c022e 	andeq	r0, ip, lr, lsr #4
 178:	Address 0x0000000000000178 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	73625f5f 	cmnvc	r2, #380	; 0x17c
   4:	74735f73 	ldrbtvc	r5, [r3], #-3955	; 0xfffff08d
   8:	5f747261 	svcpl	0x00747261
   c:	635f005f 	cmpvs	pc, #95, 0	; 0x5f
  10:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  14:	73620074 	cmnvc	r2, #116, 0	; 0x74
  18:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
  1c:	61750064 	cmnvs	r5, r4, rrx
  20:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  24:	0074696e 	rsbseq	r6, r4, lr, ror #18
  28:	20554e47 	subscs	r4, r5, r7, asr #28
  2c:	20393943 	eorscs	r3, r9, r3, asr #18
  30:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  34:	30322031 	eorscc	r2, r2, r1, lsr r0
  38:	30313931 	eorscc	r3, r1, r1, lsr r9
  3c:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  40:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  44:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  48:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  4c:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  50:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  54:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  58:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  5c:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  60:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  64:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  68:	205d3939 	subscs	r3, sp, r9, lsr r9
  6c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  70:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  74:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  78:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  7c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  80:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  84:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  88:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  8c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  90:	36373131 			; <UNDEFINED> instruction: 0x36373131
  94:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  98:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  9c:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  a0:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  a4:	36373131 			; <UNDEFINED> instruction: 0x36373131
  a8:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  ac:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  b0:	616f6c66 	cmnvs	pc, r6, ror #24
  b4:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  b8:	61683d69 	cmnvs	r8, r9, ror #26
  bc:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  c0:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  c4:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  c8:	616d2d20 	cmnvs	sp, r0, lsr #26
  cc:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  d0:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  d4:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  d8:	6b36766d 	blvs	d9da94 <_cstart+0xd9da94>
  dc:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  e0:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  e4:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  e8:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  ec:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  f0:	20747361 	rsbscs	r7, r4, r1, ror #6
  f4:	61664f2d 	cmnvs	r6, sp, lsr #30
  f8:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  fc:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 100:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 104:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
 108:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 10c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 110:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 114:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 118:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 11c:	00676e69 	rsbeq	r6, r7, r9, ror #28
 120:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 124:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 128:	61686320 	cmnvs	r8, r0, lsr #6
 12c:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
 130:	5f6e6165 	svcpl	0x006e6165
 134:	6f626572 	svcvs	0x00626572
 138:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
 13c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 140:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 144:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 148:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 14c:	6f687300 	svcvs	0x00687300
 150:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 154:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 158:	2064656e 	rsbcs	r6, r4, lr, ror #10
 15c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 160:	74737563 	ldrbtvc	r7, [r3], #-1379	; 0xfffffa9d
 164:	6c5f6d6f 	mrrcvs	13, 6, r6, pc, cr15	; <UNPREDICTABLE>
 168:	6564616f 	strbvs	r6, [r4, #-367]!	; 0xfffffe91
 16c:	2f2e0072 	svccs	0x002e0072
 170:	66617473 			; <UNDEFINED> instruction: 0x66617473
 174:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
 178:	73632f63 	cmnvc	r3, #396	; 0x18c
 17c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 180:	5f00632e 	svcpl	0x0000632e
 184:	7373625f 	cmnvc	r3, #-268435451	; 0xf0000005
 188:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
 18c:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
 190:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 194:	2064656e 	rsbcs	r6, r4, lr, ror #10
 198:	00746e69 	rsbseq	r6, r4, r9, ror #28
 19c:	74756f5f 	ldrbtvc	r6, [r5], #-3935	; 0xfffff0a1
 1a0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1a4:	6f6c2067 	svcvs	0x006c2067
 1a8:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 1ac:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1b0:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1b4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1b8:	6c637963 			; <UNDEFINED> instruction: 0x6c637963
 1bc:	69645f65 	stmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 1c0:	64006666 	strvs	r6, [r0], #-1638	; 0xfffff99a
 1c4:	00666669 	rsbeq	r6, r6, r9, ror #12
 1c8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1cc:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1d0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1d4:	70720074 	rsbsvc	r0, r2, r4, ror r0
 1d8:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 1dc:	61686374 	smcvs	34356	; 0x8634
 1e0:	552f0072 	strpl	r0, [pc, #-114]!	; 176 <.debug_str+0x176>
 1e4:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 1e8:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
 1ec:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
 1f0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 1f4:	73632f65 	cmnvc	r3, #404	; 0x194
 1f8:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
 1fc:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
 200:	00697062 	rsbeq	r7, r9, r2, rrx
 204:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 208:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 20c:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
 210:	6b746e69 	blvs	1d1bbbc <_cstart+0x1d1bbbc>
 214:	74757000 	ldrbtvc	r7, [r5], #-0
 218:	6f6c006b 	svcvs	0x006c006b
 21c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 220:	6300746e 	movwvs	r7, #1134	; 0x46e
 224:	00726168 	rsbseq	r6, r2, r8, ror #2
 228:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 22c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 230:	00726168 	rsbseq	r6, r2, r8, ror #2
 234:	7473616c 	ldrbtvc	r6, [r3], #-364	; 0xfffffe94
 238:	746f6e00 	strbtvc	r6, [pc], #-3584	; 240 <.debug_str+0x240>
 23c:	6e69616d 	powvsez	f6, f1, #5.0
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <_cstart+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000128 	andeq	r0, r0, r8, lsr #2
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <_cstart+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <_cstart+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


custom-loader.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <custom_loader>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ce 	andeq	r0, r0, lr, asr #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000001c 	andeq	r0, r0, ip, lsl r0
  10:	0000000c 	andeq	r0, r0, ip
  14:	00019300 	andeq	r9, r1, r0, lsl #6
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	55070403 	strpl	r0, [r7, #-1027]	; 0xfffffbfd
  30:	03000001 	movweq	r0, #1
  34:	01d20601 	bicseq	r0, r2, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001b505 	andeq	fp, r1, r5, lsl #10
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001c4 	andeq	r0, r0, r4, asr #3
  48:	79050803 	stmdbvc	r5, {r0, r1, fp}
  4c:	03000001 	movweq	r0, #1
  50:	01140801 	tsteq	r4, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00013407 	andeq	r3, r1, r7, lsl #8
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000122 	andeq	r0, r0, r2, lsr #2
  64:	62070803 	andvs	r0, r7, #196608	; 0x30000
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	87060000 	strhi	r0, [r6, -r0]
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001cd 	andeq	r0, r0, sp, asr #3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01bf0600 			; <UNDEFINED> instruction: 0x01bf0600
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000147 	andeq	r0, r0, r7, asr #2
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	04000000 	streq	r0, [r0], #-0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	Address 0x00000000000000d0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <custom_loader+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <custom_loader+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f00 	tsteq	r9, #0, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <custom_loader+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000007d 	andeq	r0, r0, sp, ror r0
   4:	00650003 	rsbeq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <custom_loader+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	75630000 	strbvc	r0, [r3, #-0]!
  54:	6d6f7473 	cfstrdvs	mvd7, [pc, #-460]!	; fffffe90 <custom_loader+0xfffffe90>
  58:	616f6c2d 	cmnvs	pc, sp, lsr #24
  5c:	2e726564 	cdpcs	5, 7, cr6, cr2, cr4, {3}
  60:	00010063 	andeq	r0, r1, r3, rrx
  64:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  68:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  6c:	05000000 	streq	r0, [r0, #-0]
  70:	0205001a 	andeq	r0, r5, #26, 0
  74:	00000000 	andeq	r0, r0, r0
  78:	14010515 	strne	r0, [r1], #-1301	; 0xfffffaeb
  7c:	01000202 	tsteq	r0, r2, lsl #4
  80:	Address 0x0000000000000080 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	74737563 	ldrbtvc	r7, [r3], #-1379	; 0xfffffa9d
  10:	6c2d6d6f 	stcvs	13, cr6, [sp], #-444	; 0xfffffe44
  14:	6564616f 	strbvs	r6, [r4, #-367]!	; 0xfffffe91
  18:	00632e72 	rsbeq	r2, r3, r2, ror lr
  1c:	20554e47 	subscs	r4, r5, r7, asr #28
  20:	20393943 	eorscs	r3, r9, r3, asr #18
  24:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  28:	30322031 	eorscc	r2, r2, r1, lsr r0
  2c:	30313931 	eorscc	r3, r1, r1, lsr r9
  30:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  34:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  38:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  3c:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  40:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  44:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  48:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  4c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  50:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  54:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  58:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  5c:	205d3939 	subscs	r3, sp, r9, lsr r9
  60:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  64:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  68:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  6c:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  70:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  74:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  78:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  7c:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  80:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  84:	36373131 			; <UNDEFINED> instruction: 0x36373131
  88:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  8c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  90:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  94:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  98:	36373131 			; <UNDEFINED> instruction: 0x36373131
  9c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  a0:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  a4:	616f6c66 	cmnvs	pc, r6, ror #24
  a8:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  ac:	61683d69 	cmnvs	r8, r9, ror #26
  b0:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  b4:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  b8:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  bc:	616d2d20 	cmnvs	sp, r0, lsr #26
  c0:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  c4:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  c8:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  cc:	6b36766d 	blvs	d9da88 <custom_loader+0xd9da88>
  d0:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  d4:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  d8:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  dc:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  e0:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  e4:	20747361 	rsbscs	r7, r4, r1, ror #6
  e8:	61664f2d 	cmnvs	r6, sp, lsr #30
  ec:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  f0:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  f4:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  f8:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
  fc:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 100:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 104:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 108:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 10c:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 110:	00676e69 	rsbeq	r6, r7, r9, ror #28
 114:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 118:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 11c:	61686320 	cmnvs	r8, r0, lsr #6
 120:	6f6c0072 	svcvs	0x006c0072
 124:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 128:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 12c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 130:	00746e69 	rsbseq	r6, r4, r9, ror #28
 134:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 138:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 13c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 140:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 144:	6300746e 	movwvs	r7, #1134	; 0x46e
 148:	6f747375 	svcvs	0x00747375
 14c:	6f6c5f6d 	svcvs	0x006c5f6d
 150:	72656461 	rsbvc	r6, r5, #1627389952	; 0x61000000
 154:	736e7500 	cmnvc	lr, #0, 10
 158:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 15c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 160:	6f6c0074 	svcvs	0x006c0074
 164:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 168:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 16c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 170:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 174:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 178:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 17c:	6f6c2067 	svcvs	0x006c2067
 180:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 184:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 188:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 18c:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 190:	2f007261 	svccs	0x00007261
 194:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 198:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 19c:	2f73656c 	svccs	0x0073656c
 1a0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 1a4:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
 1a8:	30343273 	eorscc	r3, r4, r3, ror r2
 1ac:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; 4 <.debug_str+0x4>
 1b0:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 1b4:	6f687300 	svcvs	0x00687300
 1b8:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1bc:	7000746e 	andvc	r7, r0, lr, ror #8
 1c0:	006b7475 	rsbeq	r7, fp, r5, ror r4
 1c4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1c8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1cc:	61686300 	cmnvs	r8, r0, lsl #6
 1d0:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
 1d4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1d8:	61686320 	cmnvs	r8, r0, lsr #6
 1dc:	Address 0x00000000000001dc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <custom_loader+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <custom_loader+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <custom_loader+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


cycle-per-sec.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <cyc_per_sec>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	ee1f6f3c 	mrc	15, 0, r6, cr15, cr12, {1}
   8:	ebfffffe 	bl	0 <timer_get_usec>
   c:	e1a04000 	mov	r4, r0
  10:	e59f5018 	ldr	r5, [pc, #24]	; 30 <cyc_per_sec+0x30>
  14:	ebfffffe 	bl	0 <timer_get_usec>
  18:	e0400004 	sub	r0, r0, r4
  1c:	e1500005 	cmp	r0, r5
  20:	3afffffb 	bcc	14 <cyc_per_sec+0x14>
  24:	ee1f0f3c 	mrc	15, 0, r0, cr15, cr12, {1}
  28:	e0400006 	sub	r0, r0, r6
  2c:	e8bd8070 	pop	{r4, r5, r6, pc}
  30:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016f 	andeq	r0, r0, pc, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	00014c0c 	andeq	r4, r1, ip, lsl #24
  14:	0001ab00 	andeq	sl, r1, r0, lsl #22
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003400 	andeq	r3, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	68070403 	stmdavs	r7, {r0, r1, sl}
  30:	03000001 	movweq	r0, #1
  34:	01ea0601 	mvneq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001cd05 	andeq	ip, r1, r5, lsl #26
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001dc 	ldrdeq	r0, [r0], -ip
  48:	91050803 	tstls	r5, r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	01000801 	tsteq	r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00012007 	andeq	r2, r1, r7
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000010e 	andeq	r0, r0, lr, lsl #2
  64:	7a070803 	bvc	1c2014 <cyc_per_sec+0x1c2014>
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	9f060000 	svcls	0x00060000
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001e5 	andeq	r0, r0, r5, ror #3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01d70600 	bicseq	r0, r7, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000001f6 	strdeq	r0, [r0], -r6
  c4:	2c0a0401 	cfstrscs	mvf0, [sl], {1}
  c8:	00000000 	andeq	r0, r0, r0
  cc:	34000000 	strcc	r0, [r0], #-0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0001669c 	muleq	r1, ip, r6
  d8:	01330a00 	teqeq	r3, r0, lsl #20
  dc:	05010000 	streq	r0, [r1, #-0]
  e0:	00002c0e 	andeq	r2, r0, lr, lsl #24
  e4:	00000200 	andeq	r0, r0, r0, lsl #4
  e8:	00000000 	andeq	r0, r0, r0
  ec:	00730b00 	rsbseq	r0, r3, r0, lsl #22
  f0:	2c0e0701 	stccs	7, cr0, [lr], {1}
  f4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
  f8:	15000000 	strne	r0, [r0, #-0]
  fc:	0a000000 	beq	104 <.debug_info+0x104>
 100:	000000f8 	strdeq	r0, [r0], -r8
 104:	2c0e0b01 			; <UNDEFINED> instruction: 0x2c0e0b01
 108:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
 10c:	37000000 	strcc	r0, [r0, -r0]
 110:	0c000000 	stceq	0, cr0, [r0], {-0}
 114:	00000000 	andeq	r0, r0, r0
 118:	00000131 	andeq	r0, r0, r1, lsr r1
 11c:	0001750a 	andeq	r7, r1, sl, lsl #10
 120:	1a050100 	bne	140528 <cyc_per_sec+0x140528>
 124:	0000002c 	andeq	r0, r0, ip, lsr #32
 128:	0000004e 	andeq	r0, r0, lr, asr #32
 12c:	0000004c 	andeq	r0, r0, ip, asr #32
 130:	00240d00 	eoreq	r0, r4, r0, lsl #26
 134:	00040000 	andeq	r0, r4, r0
 138:	01530000 	cmpeq	r3, r0
 13c:	750a0000 	strvc	r0, [sl, #-0]
 140:	01000001 	tsteq	r0, r1
 144:	002c180b 	eoreq	r1, ip, fp, lsl #16
 148:	00630000 	rsbeq	r0, r3, r0
 14c:	00610000 	rsbeq	r0, r1, r0
 150:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 154:	0000000c 	andeq	r0, r0, ip
 158:	00000166 	andeq	r0, r0, r6, ror #2
 15c:	0000180e 	andeq	r1, r0, lr, lsl #16
 160:	00016600 	andeq	r6, r1, r0, lsl #12
 164:	3d0f0000 	stccc	0, cr0, [pc, #-0]	; 8 <.debug_info+0x8>
 168:	3d000001 	stccc	0, cr0, [r0, #-4]
 16c:	02000001 	andeq	r0, r0, #1, 0
 170:	Address 0x0000000000000170 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <cyc_per_sec+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <cyc_per_sec+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <cyc_per_sec+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300340a 	movweq	r3, #1034	; 0x40a
  80:	3b0b3a0e 	blcc	2ce8c0 <cyc_per_sec+0x2ce8c0>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
  90:	0300340b 	movweq	r3, #1035	; 0x40b
  94:	3b0b3a08 	blcc	2ce8bc <cyc_per_sec+0x2ce8bc>
  98:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  9c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  a0:	00001742 	andeq	r1, r0, r2, asr #14
  a4:	55010b0c 	strpl	r0, [r1, #-2828]	; 0xfffff4f4
  a8:	00130117 	andseq	r0, r3, r7, lsl r1
  ac:	010b0d00 	tsteq	fp, r0, lsl #26
  b0:	06120111 			; <UNDEFINED> instruction: 0x06120111
  b4:	00001301 	andeq	r1, r0, r1, lsl #6
  b8:	0182890e 	orreq	r8, r2, lr, lsl #18
  bc:	31011100 	mrscc	r1, (UNDEF: 17)
  c0:	0f000013 	svceq	0x00000013
  c4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  c8:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
  cc:	0b3a0e03 	bleq	e838e0 <cyc_per_sec+0xe838e0>
  d0:	0b390b3b 	bleq	e42dc4 <cyc_per_sec+0xe42dc4>
  d4:	Address 0x00000000000000d4 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00080001 	andeq	r0, r8, r1
   4:	00340000 	eorseq	r0, r4, r0
   8:	00010000 	andeq	r0, r1, r0
   c:	00000056 	andeq	r0, r0, r6, asr r0
	...
  18:	00001000 	andeq	r1, r0, r0
  1c:	00001400 	andeq	r1, r0, r0, lsl #8
  20:	50000100 	andpl	r0, r0, r0, lsl #2
  24:	00000014 	andeq	r0, r0, r4, lsl r0
  28:	00000034 	andeq	r0, r0, r4, lsr r0
  2c:	00540001 	subseq	r0, r4, r1
  30:	00000000 	andeq	r0, r0, r0
  34:	01000000 	mrseq	r0, (UNDEF: 0)
  38:	00002800 	andeq	r2, r0, r0, lsl #16
  3c:	00002c00 	andeq	r2, r0, r0, lsl #24
  40:	50000100 	andpl	r0, r0, r0, lsl #2
	...
  4c:	00080000 	andeq	r0, r8, r0
  50:	00340000 	eorseq	r0, r4, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00000056 	andeq	r0, r0, r6, asr r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  64:	2c000000 	stccs	0, cr0, [r0], {-0}
  68:	01000000 	mrseq	r0, (UNDEF: 0)
  6c:	00005000 	andeq	r5, r0, r0
  70:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
	...
   8:	00000004 	andeq	r0, r0, r4
   c:	00000008 	andeq	r0, r0, r8
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000d5 	ldrdeq	r0, [r0], -r5
   4:	00650003 	rsbeq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <cyc_per_sec+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	79630000 	stmdbvc	r3!, {}^	; <UNPREDICTABLE>
  54:	2d656c63 	stclcs	12, cr6, [r5, #-396]!	; 0xfffffe74
  58:	2d726570 	cfldr64cs	mvdx6, [r2, #-448]!	; 0xfffffe40
  5c:	2e636573 	mcrcs	5, 3, r6, cr3, cr3, {3}
  60:	00010063 	andeq	r0, r1, r3, rrx
  64:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  68:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  6c:	05000000 	streq	r0, [r0, #-0]
  70:	0205001c 	andeq	r0, r5, #28, 0
  74:	00000000 	andeq	r0, r0, r0
  78:	13050515 	movwne	r0, #21781	; 0x5515
  7c:	01011a05 	tsteq	r1, r5, lsl #20
  80:	11061c05 	tstne	r6, r5, lsl #24
  84:	062f1a05 	strteq	r1, [pc], -r5, lsl #20
  88:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
  8c:	05140605 	ldreq	r0, [r4, #-1541]	; 0xfffff9fb
  90:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
  94:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
  98:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
  9c:	04020009 	streq	r0, [r2], #-9
  a0:	052f0601 	streq	r0, [pc, #-1537]!	; fffffaa7 <cyc_per_sec+0xfffffaa7>
  a4:	0402000a 	streq	r0, [r2], #-10
  a8:	0c051101 	stfeqs	f1, [r5], {1}
  ac:	01040200 	mrseq	r0, R12_usr
  b0:	1d050106 	stfnes	f0, [r5, #-24]	; 0xffffffe8
  b4:	01040200 	mrseq	r0, R12_usr
  b8:	000a052e 	andeq	r0, sl, lr, lsr #10
  bc:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  c0:	4d060505 	cfstr32mi	mvfx0, [r6, #-20]	; 0xffffffec
  c4:	01011805 	tsteq	r1, r5, lsl #16
  c8:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
  cc:	05130605 	ldreq	r0, [r3, #-1541]	; 0xfffff9fb
  d0:	2e130601 	cfmsub32cs	mvax0, mvfx0, mvfx3, mvfx1
  d4:	01000402 	tsteq	r0, r2, lsl #8
  d8:	Address 0x00000000000000d8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	20393943 	eorscs	r3, r9, r3, asr #18
   8:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
   c:	30322031 	eorscc	r2, r2, r1, lsr r0
  10:	30313931 	eorscc	r3, r1, r1, lsr r9
  14:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  18:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  1c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  20:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  24:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  28:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  2c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  30:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  34:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  38:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  3c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  40:	205d3939 	subscs	r3, sp, r9, lsr r9
  44:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  48:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  4c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  50:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  54:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  58:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  5c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  60:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  64:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  68:	36373131 			; <UNDEFINED> instruction: 0x36373131
  6c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  70:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  74:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  78:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  7c:	36373131 			; <UNDEFINED> instruction: 0x36373131
  80:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  84:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  88:	616f6c66 	cmnvs	pc, r6, ror #24
  8c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  90:	61683d69 	cmnvs	r8, r9, ror #26
  94:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  98:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  9c:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a0:	616d2d20 	cmnvs	sp, r0, lsr #26
  a4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  a8:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  ac:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  b0:	6b36766d 	blvs	d9da6c <cyc_per_sec+0xd9da6c>
  b4:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  b8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  bc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  c0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  c4:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  c8:	20747361 	rsbscs	r7, r4, r1, ror #6
  cc:	61664f2d 	cmnvs	r6, sp, lsr #30
  d0:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  d4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  d8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  dc:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
  e0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  e8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  ec:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
  f0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
  f4:	00676e69 	rsbeq	r6, r7, r9, ror #28
  f8:	5f637963 	svcpl	0x00637963
  fc:	00646e65 	rsbeq	r6, r4, r5, ror #28
 100:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 104:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 108:	61686320 	cmnvs	r8, r0, lsr #6
 10c:	6f6c0072 	svcvs	0x006c0072
 110:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 114:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 118:	2064656e 	rsbcs	r6, r4, lr, ror #10
 11c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 120:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 124:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 128:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 12c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 130:	6300746e 	movwvs	r7, #1134	; 0x46e
 134:	735f6379 	cmpvc	pc, #-469762047	; 0xe4000001
 138:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 13c:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
 140:	675f7265 	ldrbvs	r7, [pc, -r5, ror #4]
 144:	755f7465 	ldrbvc	r7, [pc, #-1125]	; fffffce7 <cyc_per_sec+0xfffffce7>
 148:	00636573 	rsbeq	r6, r3, r3, ror r5
 14c:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
 150:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
 154:	2f637273 	svccs	0x00637273
 158:	6c637963 			; <UNDEFINED> instruction: 0x6c637963
 15c:	65702d65 	ldrbvs	r2, [r0, #-3429]!	; 0xfffff29b
 160:	65732d72 	ldrbvs	r2, [r3, #-3442]!	; 0xfffff28e
 164:	00632e63 	rsbeq	r2, r3, r3, ror #28
 168:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 16c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 170:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 174:	756f5f00 	strbvc	r5, [pc, #-3840]!	; fffff27c <cyc_per_sec+0xfffff27c>
 178:	6f6c0074 	svcvs	0x006c0074
 17c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 180:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 184:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 188:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 18c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 190:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 194:	6f6c2067 	svcvs	0x006c2067
 198:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 19c:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 1a0:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 1a4:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 1a8:	2f007261 	svccs	0x00007261
 1ac:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 1b0:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 1b4:	2f73656c 	svccs	0x0073656c
 1b8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 1bc:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
 1c0:	30343273 	eorscc	r3, r4, r3, ror r2
 1c4:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; 1c <.debug_str+0x1c>
 1c8:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 1cc:	6f687300 	svcvs	0x00687300
 1d0:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1d4:	7000746e 	andvc	r7, r0, lr, ror #8
 1d8:	006b7475 	rsbeq	r7, fp, r5, ror r4
 1dc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1e0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1e4:	61686300 	cmnvs	r8, r0, lsl #6
 1e8:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
 1ec:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1f0:	61686320 	cmnvs	r8, r0, lsr #6
 1f4:	79630072 	stmdbvc	r3!, {r1, r4, r5, r6}^
 1f8:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
 1fc:	65735f72 	ldrbvs	r5, [r3, #-3954]!	; 0xfffff08e
 200:	Address 0x0000000000000200 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <cyc_per_sec+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <cyc_per_sec+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <cyc_per_sec+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <data_abort_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e59f3020 	ldr	r3, [pc, #32]	; 2c <data_abort_vector+0x2c>
   8:	e24dd00c 	sub	sp, sp, #12, 0
   c:	e59f201c 	ldr	r2, [pc, #28]	; 30 <data_abort_vector+0x30>
  10:	e59f101c 	ldr	r1, [pc, #28]	; 34 <data_abort_vector+0x34>
  14:	e58d0004 	str	r0, [sp, #4]
  18:	e58d3000 	str	r3, [sp]
  1c:	e59f0014 	ldr	r0, [pc, #20]	; 38 <data_abort_vector+0x38>
  20:	e3a03002 	mov	r3, #2, 0
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000068 	andeq	r0, r0, r8, rrx
	...
  38:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	61746164 	cmnvs	r4, r4, ror #2
  20:	6f62612d 	svcvs	0x0062612d
  24:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  28:	00000000 	andeq	r0, r0, r0
  2c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  30:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  34:	3a73253a 	bcc	1cc9524 <data_abort_vector+0x1cc9524>
  38:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  3c:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  40:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  44:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  48:	2064656c 	rsbcs	r6, r4, ip, ror #10
  4c:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  50:	6f697470 	svcvs	0x00697470
  54:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  58:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  5c:	43502074 	cmpmi	r0, #116, 0	; 0x74
  60:	0a78253d 	beq	1e0955c <data_abort_vector+0x1e0955c>
  64:	0000000a 	andeq	r0, r0, sl
  68:	61746164 	cmnvs	r4, r4, ror #2
  6c:	6f626120 	svcvs	0x00626120
  70:	Address 0x0000000000000070 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.5352>:
   0:	61746164 	cmnvs	r4, r4, ror #2
   4:	6f62615f 	svcvs	0x0062615f
   8:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
   c:	6f746365 	svcvs	0x00746365
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000029 	andeq	r0, r0, r9, lsr #32
  10:	0000000c 	andeq	r0, r0, ip
  14:	0001be00 	andeq	fp, r1, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	6e070403 	cdpvs	4, 0, cr0, cr7, cr3, {0}
  30:	03000001 	movweq	r0, #1
  34:	02040601 	andeq	r0, r4, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001e005 	andeq	lr, r1, r5
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001f6 	strdeq	r0, [r0], -r6
  48:	a4050803 	strge	r0, [r5], #-2051	; 0xfffff7fd
  4c:	03000001 	movweq	r0, #1
  50:	01210801 			; <UNDEFINED> instruction: 0x01210801
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00014e07 	andeq	r4, r1, r7, lsl #28
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000013c 	andeq	r0, r0, ip, lsr r1
  64:	8d070803 	stchi	8, cr0, [r7, #-12]
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	b2060000 	andlt	r0, r6, #0, 0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01f10600 	mvnseq	r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000017b 	andeq	r0, r0, fp, ror r1
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	21020100 	mrscs	r0, (UNDEF: 18)
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0001610b 	andeq	r6, r1, fp, lsl #2
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002c03 	andeq	r2, r0, r3, lsl #24
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00680305 	rsbeq	r0, r8, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	11000000 	mrsne	r0, (UNDEF: 0)
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	ea110000 	b	440008 <data_abort_vector+0x440008>
 158:	ea000001 	b	c <.debug_info+0xc>
 15c:	02000001 	andeq	r0, r0, #1, 0
 160:	2f110628 	svccs	0x00110628
 164:	2f000001 	svccs	0x00000001
 168:	02000001 	andeq	r0, r0, #1, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <data_abort_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <data_abort_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <data_abort_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <data_abort_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <data_abort_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00200000 	eoreq	r0, r0, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002050 	andeq	r2, r0, r0, asr r0
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009b 	muleq	r0, fp, r0
   4:	00720003 	rsbseq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <data_abort_vector+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  58:	61682d74 	smcvs	33492	; 0x82d4
  5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  60:	61642d72 	smcvs	17106	; 0x42d2
  64:	612d6174 			; <UNDEFINED> instruction: 0x612d6174
  68:	74726f62 	ldrbtvc	r6, [r2], #-3938	; 0xfffff09e
  6c:	0100632e 	tsteq	r0, lr, lsr #6
  70:	70720000 	rsbsvc	r0, r2, r0
  74:	00682e69 	rsbeq	r2, r8, r9, ror #28
  78:	00000002 	andeq	r0, r0, r2
  7c:	05002505 	streq	r2, [r0, #-1285]	; 0xfffffafb
  80:	00000002 	andeq	r0, r0, r2
  84:	27051300 	strcs	r1, [r5, -r0, lsl #6]
  88:	25050101 	strcs	r0, [r5, #-257]	; 0xfffffeff
  8c:	27050106 	strcs	r0, [r5, -r6, lsl #2]
  90:	2e25052e 	cfsh64cs	mvdx0, mvdx5, #30
  94:	9e2e2705 	cdpls	7, 2, cr2, cr14, cr5, {0}
  98:	0a024a06 	beq	928b8 <data_abort_vector+0x928b8>
  9c:	Address 0x000000000000009c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	61746164 	cmnvs	r4, r4, ror #2
  20:	6f62612d 	svcvs	0x0062612d
  24:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  28:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  2c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  30:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	31393130 	teqcc	r9, r0, lsr r1
  3c:	20353230 	eorscs	r3, r5, r0, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	415b2029 	cmpmi	fp, r9, lsr #32
  4c:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  50:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  54:	6172622d 	cmnvs	r2, sp, lsr #4
  58:	2068636e 	rsbcs	r6, r8, lr, ror #6
  5c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  60:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  64:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  68:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  6c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  70:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  74:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  78:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  7c:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  80:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  84:	20706676 	rsbscs	r6, r0, r6, ror r6
  88:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  8c:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  90:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  94:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  98:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  9c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  a0:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  a4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  a8:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  ac:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  b0:	6f6c666d 	svcvs	0x006c666d
  b4:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  b8:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  bc:	20647261 	rsbcs	r7, r4, r1, ror #4
  c0:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  c4:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  c8:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  cc:	206d7261 	rsbcs	r7, sp, r1, ror #4
  d0:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  d4:	613d6863 	teqvs	sp, r3, ror #16
  d8:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
  dc:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
  e0:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
  e4:	20626467 	rsbcs	r6, r2, r7, ror #8
  e8:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  ec:	4f2d2062 	svcmi	0x002d2062
  f0:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  f4:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  f8:	20747361 	rsbscs	r7, r4, r1, ror #6
  fc:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 100:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 104:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 108:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 10c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 110:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 114:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 118:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 11c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 120:	736e7500 	cmnvc	lr, #0, 10
 124:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 128:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 12c:	63007261 	movwvs	r7, #609	; 0x261
 130:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 134:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
 138:	00746f6f 	rsbseq	r6, r4, pc, ror #30
 13c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 140:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 144:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 148:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 14c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 150:	2074726f 	rsbscs	r7, r4, pc, ror #4
 154:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 158:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 15c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 160:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 164:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
 168:	5f4e4f49 	svcpl	0x004e4f49
 16c:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
 170:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 174:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 178:	6400746e 	strvs	r7, [r0], #-1134	; 0xfffffb92
 17c:	5f617461 	svcpl	0x00617461
 180:	726f6261 	rsbvc	r6, pc, #268435462	; 0x10000006
 184:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
 188:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
 18c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 190:	6f6c2067 	svcvs	0x006c2067
 194:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 198:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 19c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1a0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1a4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1a8:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1ac:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1b0:	70720074 	rsbsvc	r0, r2, r4, ror r0
 1b4:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 1b8:	61686374 	smcvs	34356	; 0x8634
 1bc:	552f0072 	strpl	r0, [pc, #-114]!	; 152 <.debug_str+0x152>
 1c0:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 1c4:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
 1c8:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
 1cc:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 1d0:	73632f65 	cmnvc	r3, #404	; 0x194
 1d4:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
 1d8:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
 1dc:	00697062 	rsbeq	r7, r9, r2, rrx
 1e0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 1e4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1e8:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
 1ec:	6b746e69 	blvs	1d1bb98 <data_abort_vector+0x1d1bb98>
 1f0:	74757000 	ldrbtvc	r7, [r5], #-0
 1f4:	6f6c006b 	svcvs	0x006c006b
 1f8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1fc:	6300746e 	movwvs	r7, #1134	; 0x46e
 200:	00726168 	rsbseq	r6, r2, r8, ror #2
 204:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 208:	63206465 			; <UNDEFINED> instruction: 0x63206465
 20c:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <data_abort_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4401 	andne	r4, lr, r1, lsl #8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <data_abort_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <data_abort_vector+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <fast_interrupt_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e59f3020 	ldr	r3, [pc, #32]	; 2c <fast_interrupt_vector+0x2c>
   8:	e24dd00c 	sub	sp, sp, #12, 0
   c:	e59f201c 	ldr	r2, [pc, #28]	; 30 <fast_interrupt_vector+0x30>
  10:	e59f101c 	ldr	r1, [pc, #28]	; 34 <fast_interrupt_vector+0x34>
  14:	e58d0004 	str	r0, [sp, #4]
  18:	e58d3000 	str	r3, [sp]
  1c:	e59f0014 	ldr	r0, [pc, #20]	; 38 <fast_interrupt_vector+0x38>
  20:	e3a03002 	mov	r3, #2, 0
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  20:	0000632e 	andeq	r6, r0, lr, lsr #6
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <fast_interrupt_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116, 0	; 0x74
  58:	0a78253d 	beq	1e09554 <fast_interrupt_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.5352>:
   0:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
   4:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
   8:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
   c:	765f7470 			; <UNDEFINED> instruction: 0x765f7470
  10:	6f746365 	svcvs	0x00746365
  14:	Address 0x0000000000000014 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	0001690c 	andeq	r6, r1, ip, lsl #18
  14:	0001a600 	andeq	sl, r1, r0, lsl #12
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	45070403 	strmi	r0, [r7, #-1027]	; 0xfffffbfd
  30:	03000001 	movweq	r0, #1
  34:	01ec0601 	mvneq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001c805 	andeq	ip, r1, r5, lsl #16
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001de 	ldrdeq	r0, [r0], -lr
  48:	8c050803 	stchi	8, cr0, [r5], {3}
  4c:	03000001 	movweq	r0, #1
  50:	00f80801 	rscseq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00012507 	andeq	r2, r1, r7, lsl #10
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000113 	andeq	r0, r0, r3, lsl r1
  64:	52070803 	andpl	r0, r7, #196608	; 0x30000
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	9a060000 	bls	180008 <fast_interrupt_vector+0x180008>
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001e7 	andeq	r0, r0, r7, ror #3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01d90600 	bicseq	r0, r9, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000001f8 	strdeq	r0, [r0], -r8
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	25020100 	strcs	r0, [r2, #-256]	; 0xffffff00
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0001380b 	andeq	r3, r1, fp, lsl #16
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	15000000 	strne	r0, [r0, #-0]
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	d2110000 	andsle	r0, r1, #0, 0
 158:	d2000001 	andle	r0, r0, #1, 0
 15c:	02000001 	andeq	r0, r0, #1, 0
 160:	06110628 	ldreq	r0, [r1], -r8, lsr #12
 164:	06000001 	streq	r0, [r0], -r1
 168:	02000001 	andeq	r0, r0, #1, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <fast_interrupt_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <fast_interrupt_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <fast_interrupt_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <fast_interrupt_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <fast_interrupt_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00200000 	eoreq	r0, r0, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002050 	andeq	r2, r0, r0, asr r0
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000095 	muleq	r0, r5, r0
   4:	006c0003 	rsbeq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <fast_interrupt_vector+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  58:	61682d74 	smcvs	33492	; 0x82d4
  5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  60:	61662d72 	smcvs	25298	; 0x62d2
  64:	632e7473 			; <UNDEFINED> instruction: 0x632e7473
  68:	00000100 	andeq	r0, r0, r0, lsl #2
  6c:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  70:	00020068 	andeq	r0, r2, r8, rrx
  74:	29050000 	stmdbcs	r5, {}	; <UNPREDICTABLE>
  78:	00020500 	andeq	r0, r2, r0, lsl #10
  7c:	13000000 	movwne	r0, #0
  80:	01012b05 	tsteq	r1, r5, lsl #22
  84:	01062905 	tsteq	r6, r5, lsl #18
  88:	052e2b05 	streq	r2, [lr, #-2821]!	; 0xfffff4fb
  8c:	2b052e29 	blcs	14b938 <fast_interrupt_vector+0x14b938>
  90:	4a069e2e 	bmi	1a7950 <fast_interrupt_vector+0x1a7950>
  94:	01000a02 	tsteq	r0, r2, lsl #20
  98:	Address 0x0000000000000098 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	20393943 	eorscs	r3, r9, r3, asr #18
   8:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
   c:	30322031 	eorscc	r2, r2, r1, lsr r0
  10:	30313931 	eorscc	r3, r1, r1, lsr r9
  14:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  18:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  1c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  20:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  24:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  28:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  2c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  30:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  34:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  38:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  3c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  40:	205d3939 	subscs	r3, sp, r9, lsr r9
  44:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  48:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  4c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  50:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  54:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  58:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  5c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  60:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  64:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  68:	36373131 			; <UNDEFINED> instruction: 0x36373131
  6c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  70:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  74:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  78:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  7c:	36373131 			; <UNDEFINED> instruction: 0x36373131
  80:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  84:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  88:	616f6c66 	cmnvs	pc, r6, ror #24
  8c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  90:	61683d69 	cmnvs	r8, r9, ror #26
  94:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  98:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  9c:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a0:	616d2d20 	cmnvs	sp, r0, lsr #26
  a4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  a8:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  ac:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  b0:	6b36766d 	blvs	d9da6c <fast_interrupt_vector+0xd9da6c>
  b4:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  b8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  bc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  c0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  c4:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  c8:	20747361 	rsbscs	r7, r4, r1, ror #6
  cc:	61664f2d 	cmnvs	r6, sp, lsr #30
  d0:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  d4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  d8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  dc:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
  e0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  e8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  ec:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
  f0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
  f4:	00676e69 	rsbeq	r6, r7, r9, ror #28
  f8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  fc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 100:	61686320 	cmnvs	r8, r0, lsr #6
 104:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
 108:	5f6e6165 	svcpl	0x006e6165
 10c:	6f626572 	svcvs	0x00626572
 110:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
 114:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 118:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 11c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 120:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 124:	6f687300 	svcvs	0x00687300
 128:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 12c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 130:	2064656e 	rsbcs	r6, r4, lr, ror #10
 134:	00746e69 	rsbseq	r6, r4, r9, ror #28
 138:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
 13c:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
 140:	5f5f4e4f 	svcpl	0x005f4e4f
 144:	736e7500 	cmnvc	lr, #0, 10
 148:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 14c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 150:	6f6c0074 	svcvs	0x006c0074
 154:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 158:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 15c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 160:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 164:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 168:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
 16c:	66666174 			; <UNDEFINED> instruction: 0x66666174
 170:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
 174:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
 178:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
 17c:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
 180:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 184:	7361662d 	cmnvc	r1, #47185920	; 0x2d00000
 188:	00632e74 	rsbeq	r2, r3, r4, ror lr
 18c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 190:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 194:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 198:	70720074 	rsbsvc	r0, r2, r4, ror r0
 19c:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 1a0:	61686374 	smcvs	34356	; 0x8634
 1a4:	552f0072 	strpl	r0, [pc, #-114]!	; 13a <.debug_str+0x13a>
 1a8:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 1ac:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
 1b0:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
 1b4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 1b8:	73632f65 	cmnvc	r3, #404	; 0x194
 1bc:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
 1c0:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
 1c4:	00697062 	rsbeq	r7, r9, r2, rrx
 1c8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 1cc:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1d0:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
 1d4:	6b746e69 	blvs	1d1bb80 <fast_interrupt_vector+0x1d1bb80>
 1d8:	74757000 	ldrbtvc	r7, [r5], #-0
 1dc:	6f6c006b 	svcvs	0x006c006b
 1e0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1e4:	6300746e 	movwvs	r7, #1134	; 0x46e
 1e8:	00726168 	rsbseq	r6, r2, r8, ror #2
 1ec:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1f0:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1f4:	00726168 	rsbseq	r6, r2, r8, ror #2
 1f8:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
 1fc:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
 200:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
 204:	765f7470 			; <UNDEFINED> instruction: 0x765f7470
 208:	6f746365 	svcvs	0x00746365
 20c:	Address 0x000000000000020c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <fast_interrupt_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4401 	andne	r4, lr, r1, lsl #8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <fast_interrupt_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <fast_interrupt_vector+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <int_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e59f3020 	ldr	r3, [pc, #32]	; 2c <int_vector+0x2c>
   8:	e24dd00c 	sub	sp, sp, #12, 0
   c:	e59f201c 	ldr	r2, [pc, #28]	; 30 <int_vector+0x30>
  10:	e59f101c 	ldr	r1, [pc, #28]	; 34 <int_vector+0x34>
  14:	e58d0004 	str	r0, [sp, #4]
  18:	e58d3000 	str	r3, [sp]
  1c:	e59f0014 	ldr	r0, [pc, #20]	; 38 <int_vector+0x38>
  20:	e3a03003 	mov	r3, #3, 0
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
  20:	00000063 	andeq	r0, r0, r3, rrx
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <int_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116, 0	; 0x74
  58:	0a78253d 	beq	1e09554 <int_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  64:	70757272 	rsbsvc	r7, r5, r2, ror r2
  68:	Address 0x0000000000000068 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.5352>:
   0:	5f746e69 	svcpl	0x00746e69
   4:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
   8:	Address 0x0000000000000008 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	00015d0c 	andeq	r5, r1, ip, lsl #26
  14:	0001b000 	andeq	fp, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	50070403 	andpl	r0, r7, r3, lsl #8
  30:	03000001 	movweq	r0, #1
  34:	01f60601 	mvnseq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001d205 	andeq	sp, r1, r5, lsl #4
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001e8 	andeq	r0, r0, r8, ror #3
  48:	96050803 	strls	r0, [r5], -r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	00f80801 	rscseq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00012507 	andeq	r2, r1, r7, lsl #10
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000113 	andeq	r0, r0, r3, lsl r1
  64:	7f070803 	svcvc	0x00070803
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	a4060000 	strge	r0, [r6], #-0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001f1 	strdeq	r0, [r0], -r1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01e30600 	mvneq	r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000145 	andeq	r0, r0, r5, asr #2
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	1a030100 	bne	c04e0 <int_vector+0xc04e0>
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0001380b 	andeq	r3, r1, fp, lsl #16
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	33015301 	movwcc	r5, #4865	; 0x1301
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	0a000000 	beq	154 <.debug_info+0x154>
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	dc110000 	ldcle	0, cr0, [r1], {-0}
 158:	dc000001 	stcle	0, cr0, [r0], {1}
 15c:	02000001 	andeq	r0, r0, #1, 0
 160:	06110628 	ldreq	r0, [r1], -r8, lsr #12
 164:	06000001 	streq	r0, [r0], -r1
 168:	02000001 	andeq	r0, r0, #1, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <int_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <int_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <int_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <int_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <int_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00200000 	eoreq	r0, r0, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002050 	andeq	r2, r0, r0, asr r0
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000094 	muleq	r0, r4, r0
   4:	006b0003 	rsbeq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <int_vector+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  58:	61682d74 	smcvs	33492	; 0x82d4
  5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  60:	6e692d72 	mcrvs	13, 3, r2, cr9, cr2, {3}
  64:	00632e74 	rsbeq	r2, r3, r4, ror lr
  68:	72000001 	andvc	r0, r0, #1, 0
  6c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  70:	00000200 	andeq	r0, r0, r0, lsl #4
  74:	001e0500 	andseq	r0, lr, r0, lsl #10
  78:	00000205 	andeq	r0, r0, r5, lsl #4
  7c:	05140000 	ldreq	r0, [r4, #-0]
  80:	05010120 	streq	r0, [r1, #-288]	; 0xfffffee0
  84:	0501061e 	streq	r0, [r1, #-1566]	; 0xfffff9e2
  88:	1e052e20 	cdpne	14, 0, cr2, cr5, cr0, {1}
  8c:	2e20052e 	cfsh64cs	mvdx0, mvdx0, #30
  90:	024a069e 	subeq	r0, sl, #165675008	; 0x9e00000
  94:	0101000a 	tsteq	r1, sl

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	20393943 	eorscs	r3, r9, r3, asr #18
   8:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
   c:	30322031 	eorscc	r2, r2, r1, lsr r0
  10:	30313931 	eorscc	r3, r1, r1, lsr r9
  14:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  18:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  1c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  20:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  24:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  28:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  2c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  30:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  34:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  38:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  3c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  40:	205d3939 	subscs	r3, sp, r9, lsr r9
  44:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  48:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  4c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  50:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  54:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  58:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  5c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  60:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  64:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  68:	36373131 			; <UNDEFINED> instruction: 0x36373131
  6c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  70:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  74:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  78:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  7c:	36373131 			; <UNDEFINED> instruction: 0x36373131
  80:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  84:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  88:	616f6c66 	cmnvs	pc, r6, ror #24
  8c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  90:	61683d69 	cmnvs	r8, r9, ror #26
  94:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  98:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  9c:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a0:	616d2d20 	cmnvs	sp, r0, lsr #26
  a4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  a8:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  ac:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  b0:	6b36766d 	blvs	d9da6c <int_vector+0xd9da6c>
  b4:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  b8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  bc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  c0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  c4:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  c8:	20747361 	rsbscs	r7, r4, r1, ror #6
  cc:	61664f2d 	cmnvs	r6, sp, lsr #30
  d0:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  d4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  d8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  dc:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
  e0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  e8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  ec:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
  f0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
  f4:	00676e69 	rsbeq	r6, r7, r9, ror #28
  f8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  fc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 100:	61686320 	cmnvs	r8, r0, lsr #6
 104:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
 108:	5f6e6165 	svcpl	0x006e6165
 10c:	6f626572 	svcvs	0x00626572
 110:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
 114:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 118:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 11c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 120:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 124:	6f687300 	svcvs	0x00687300
 128:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 12c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 130:	2064656e 	rsbcs	r6, r4, lr, ror #10
 134:	00746e69 	rsbseq	r6, r4, r9, ror #28
 138:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
 13c:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
 140:	5f5f4e4f 	svcpl	0x005f4e4f
 144:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
 148:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
 14c:	00726f74 	rsbseq	r6, r2, r4, ror pc
 150:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 154:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 158:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 15c:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
 160:	66666174 			; <UNDEFINED> instruction: 0x66666174
 164:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
 168:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
 16c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
 170:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
 174:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 178:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
 17c:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
 180:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 184:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 188:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 18c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 190:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 194:	6f6c0074 	svcvs	0x006c0074
 198:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 19c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1a0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1a4:	5f697072 	svcpl	0x00697072
 1a8:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 1ac:	00726168 	rsbseq	r6, r2, r8, ror #2
 1b0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 1b4:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; fffffff4 <int_vector+0xfffffff4>
 1b8:	73656c69 	cmnvc	r5, #26880	; 0x6900
 1bc:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffe95 <int_vector+0xfffffe95>
 1c0:	2f656372 	svccs	0x00656372
 1c4:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
 1c8:	2f786c30 	svccs	0x00786c30
 1cc:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1d0:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
 1d4:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1d8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1dc:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 1e0:	70006b74 	andvc	r6, r0, r4, ror fp
 1e4:	006b7475 	rsbeq	r7, fp, r5, ror r4
 1e8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1ec:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1f0:	61686300 	cmnvs	r8, r0, lsl #6
 1f4:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
 1f8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1fc:	61686320 	cmnvs	r8, r0, lsr #6
 200:	Address 0x0000000000000200 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <int_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4401 	andne	r4, lr, r1, lsl #8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <int_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <int_vector+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <interrupt_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e59f3020 	ldr	r3, [pc, #32]	; 2c <interrupt_vector+0x2c>
   8:	e24dd00c 	sub	sp, sp, #12, 0
   c:	e59f201c 	ldr	r2, [pc, #28]	; 30 <interrupt_vector+0x30>
  10:	e59f101c 	ldr	r1, [pc, #28]	; 34 <interrupt_vector+0x34>
  14:	e58d0004 	str	r0, [sp, #4]
  18:	e58d3000 	str	r3, [sp]
  1c:	e59f0014 	ldr	r0, [pc, #20]	; 38 <interrupt_vector+0x38>
  20:	e3a03003 	mov	r3, #3, 0
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000064 	andeq	r0, r0, r4, rrx
	...
  38:	00000028 	andeq	r0, r0, r8, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  20:	70757272 	rsbsvc	r7, r5, r2, ror r2
  24:	00632e74 	rsbeq	r2, r3, r4, ror lr
  28:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  2c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  30:	3a73253a 	bcc	1cc9520 <interrupt_vector+0x1cc9520>
  34:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  38:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  3c:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  40:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  44:	2064656c 	rsbcs	r6, r4, ip, ror #10
  48:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  4c:	6f697470 	svcvs	0x00697470
  50:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  54:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  58:	43502074 	cmpmi	r0, #116, 0	; 0x74
  5c:	0a78253d 	beq	1e09558 <interrupt_vector+0x1e09558>
  60:	0000000a 	andeq	r0, r0, sl
  64:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  68:	70757272 	rsbsvc	r7, r5, r2, ror r2
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.5352>:
   0:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
   4:	70757272 	rsbsvc	r7, r5, r2, ror r2
   8:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
   c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000005 	andeq	r0, r0, r5
  10:	0001da0c 	andeq	sp, r1, ip, lsl #20
  14:	00019900 	andeq	r9, r1, r0, lsl #18
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	5b070403 	blpl	1c1014 <interrupt_vector+0x1c1014>
  30:	03000001 	movweq	r0, #1
  34:	02020601 	andeq	r0, r2, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001bb05 	andeq	fp, r1, r5, lsl #22
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001d1 	ldrdeq	r0, [r0], -r1
  48:	7f050803 	svcvc	0x00050803
  4c:	03000001 	movweq	r0, #1
  50:	00fd0801 	rscseq	r0, sp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00012a07 	andeq	r2, r1, r7, lsl #20
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000118 	andeq	r0, r0, r8, lsl r1
  64:	68070803 	stmdavs	r7, {r0, r1, fp}
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	8d060000 	stchi	0, cr0, [r6, #-0]
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000000 	andeq	r0, r0, r0
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01cc0600 	biceq	r0, ip, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000013d 	andeq	r0, r0, sp, lsr r1
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	20030100 	andcs	r0, r3, r0, lsl #2
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00014e0b 	andeq	r4, r1, fp, lsl #28
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002803 	andeq	r2, r0, r3, lsl #16
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	33015301 	movwcc	r5, #4865	; 0x1301
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00640305 	rsbeq	r0, r4, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	10000000 	andne	r0, r0, r0
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	c5110000 	ldrgt	r0, [r1, #-0]
 158:	c5000001 	strgt	r0, [r0, #-1]
 15c:	02000001 	andeq	r0, r0, #1, 0
 160:	0b110628 	bleq	4418a8 <interrupt_vector+0x4418a8>
 164:	0b000001 	bleq	c <.debug_info+0xc>
 168:	02000001 	andeq	r0, r0, #1, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <interrupt_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <interrupt_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <interrupt_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <interrupt_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <interrupt_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00200000 	eoreq	r0, r0, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002050 	andeq	r2, r0, r0, asr r0
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009a 	muleq	r0, sl, r0
   4:	00710003 	rsbseq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <interrupt_vector+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  58:	61682d74 	smcvs	33492	; 0x82d4
  5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  60:	6e692d72 	mcrvs	13, 3, r2, cr9, cr2, {3}
  64:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  68:	2e747075 	mrccs	0, 3, r7, cr4, cr5, {3}
  6c:	00010063 	andeq	r0, r1, r3, rrx
  70:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  74:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  78:	05000000 	streq	r0, [r0, #-0]
  7c:	02050024 	andeq	r0, r5, #36, 0	; 0x24
  80:	00000000 	andeq	r0, r0, r0
  84:	01260514 			; <UNDEFINED> instruction: 0x01260514
  88:	06240501 	strteq	r0, [r4], -r1, lsl #10
  8c:	2e260501 	cfsh64cs	mvdx0, mvdx6, #1
  90:	052e2405 	streq	r2, [lr, #-1029]!	; 0xfffffbfb
  94:	069e2e26 	ldreq	r2, [lr], r6, lsr #28
  98:	000a024a 	andeq	r0, sl, sl, asr #4
  9c:	Address 0x000000000000009c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
   4:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
   8:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
   c:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  10:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  14:	31393130 	teqcc	r9, r0, lsr r1
  18:	20353230 	eorscs	r3, r5, r0, lsr r2
  1c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  20:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  24:	415b2029 	cmpmi	fp, r9, lsr #32
  28:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  2c:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  30:	6172622d 	cmnvs	r2, sp, lsr #4
  34:	2068636e 	rsbcs	r6, r8, lr, ror #6
  38:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  3c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  40:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  44:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  48:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  4c:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  50:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  54:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  58:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  5c:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  60:	20706676 	rsbscs	r6, r0, r6, ror r6
  64:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  68:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  6c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  70:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  74:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  78:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  7c:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  80:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  84:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  88:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  8c:	6f6c666d 	svcvs	0x006c666d
  90:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  94:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  98:	20647261 	rsbcs	r7, r4, r1, ror #4
  9c:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  a0:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  a4:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  a8:	206d7261 	rsbcs	r7, sp, r1, ror #4
  ac:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  b0:	613d6863 	teqvs	sp, r3, ror #16
  b4:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
  b8:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
  bc:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
  c0:	20626467 	rsbcs	r6, r2, r7, ror #8
  c4:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  c8:	4f2d2062 	svcmi	0x002d2062
  cc:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  d0:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  d4:	20747361 	rsbscs	r7, r4, r1, ror #6
  d8:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
  dc:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
  e0:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
  e4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  e8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  ec:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
  f0:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
  f4:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
  f8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
  fc:	736e7500 	cmnvc	lr, #0, 10
 100:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 104:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 108:	63007261 	movwvs	r7, #609	; 0x261
 10c:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 110:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
 114:	00746f6f 	rsbseq	r6, r4, pc, ror #30
 118:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 11c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 120:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 124:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 128:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 12c:	2074726f 	rsbscs	r7, r4, pc, ror #4
 130:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 134:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 138:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 13c:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
 140:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
 144:	765f7470 			; <UNDEFINED> instruction: 0x765f7470
 148:	6f746365 	svcvs	0x00746365
 14c:	5f5f0072 	svcpl	0x005f0072
 150:	434e5546 	movtmi	r5, #58694	; 0xe546
 154:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
 158:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
 15c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 160:	2064656e 	rsbcs	r6, r4, lr, ror #10
 164:	00746e69 	rsbseq	r6, r4, r9, ror #28
 168:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 16c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 170:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 174:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 178:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 17c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 180:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 184:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 188:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 18c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 190:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 194:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 198:	73552f00 	cmpvc	r5, #0, 30
 19c:	2f737265 	svccs	0x00737265
 1a0:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
 1a4:	6f532f73 	svcvs	0x00532f73
 1a8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 1ac:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
 1b0:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
 1b4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1b8:	73006970 	movwvc	r6, #2416	; 0x970
 1bc:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1c0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1c4:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 1c8:	006b746e 	rsbeq	r7, fp, lr, ror #8
 1cc:	6b747570 	blvs	1d1d794 <interrupt_vector+0x1d1d794>
 1d0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1d4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1d8:	2f2e0074 	svccs	0x002e0074
 1dc:	66617473 			; <UNDEFINED> instruction: 0x66617473
 1e0:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
 1e4:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
 1e8:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
 1ec:	61682d74 	smcvs	33492	; 0x82d4
 1f0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 1f4:	6e692d72 	mcrvs	13, 3, r2, cr9, cr2, {3}
 1f8:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
 1fc:	2e747075 	mrccs	0, 3, r7, cr4, cr5, {3}
 200:	69730063 	ldmdbvs	r3!, {r0, r1, r5, r6}^
 204:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 208:	61686320 	cmnvs	r8, r0, lsr #6
 20c:	Address 0x000000000000020c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <interrupt_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4401 	andne	r4, lr, r1, lsl #8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <interrupt_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <interrupt_vector+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <prefetch_abort_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e59f3020 	ldr	r3, [pc, #32]	; 2c <prefetch_abort_vector+0x2c>
   8:	e24dd00c 	sub	sp, sp, #12, 0
   c:	e59f201c 	ldr	r2, [pc, #28]	; 30 <prefetch_abort_vector+0x30>
  10:	e59f101c 	ldr	r1, [pc, #28]	; 34 <prefetch_abort_vector+0x34>
  14:	e58d0004 	str	r0, [sp, #4]
  18:	e58d3000 	str	r3, [sp]
  1c:	e59f0014 	ldr	r0, [pc, #20]	; 38 <prefetch_abort_vector+0x38>
  20:	e3a03002 	mov	r3, #2, 0
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000064 	andeq	r0, r0, r4, rrx
	...
  38:	00000028 	andeq	r0, r0, r8, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	66657270 			; <UNDEFINED> instruction: 0x66657270
  20:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  24:	0000632e 	andeq	r6, r0, lr, lsr #6
  28:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  2c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  30:	3a73253a 	bcc	1cc9520 <prefetch_abort_vector+0x1cc9520>
  34:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  38:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  3c:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  40:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  44:	2064656c 	rsbcs	r6, r4, ip, ror #10
  48:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  4c:	6f697470 	svcvs	0x00697470
  50:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  54:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  58:	43502074 	cmpmi	r0, #116, 0	; 0x74
  5c:	0a78253d 	beq	1e09558 <prefetch_abort_vector+0x1e09558>
  60:	0000000a 	andeq	r0, r0, sl
  64:	66657270 			; <UNDEFINED> instruction: 0x66657270
  68:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  6c:	6f626120 	svcvs	0x00626120
  70:	Address 0x0000000000000070 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.5352>:
   0:	66657270 			; <UNDEFINED> instruction: 0x66657270
   4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
   8:	6f62615f 	svcvs	0x0062615f
   c:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
  10:	6f746365 	svcvs	0x00746365
  14:	Address 0x0000000000000014 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000003d 	andeq	r0, r0, sp, lsr r0
  10:	0000160c 	andeq	r1, r0, ip, lsl #12
  14:	0001c000 	andeq	ip, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	82070403 	andhi	r0, r7, #50331648	; 0x3000000
  30:	03000001 	movweq	r0, #1
  34:	02060601 	andeq	r0, r6, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001e205 	andeq	lr, r1, r5, lsl #4
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001f8 	strdeq	r0, [r0], -r8
  48:	a6050803 	strge	r0, [r5], -r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	01350801 	teqeq	r5, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00016207 	andeq	r6, r1, r7, lsl #4
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000150 	andeq	r0, r0, r0, asr r1
  64:	8f070803 	svchi	0x00070803
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	b4060000 	strlt	r0, [r6], #-0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000201 	andeq	r0, r0, r1, lsl #4
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01f30600 	mvnseq	r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	25020100 	strcs	r0, [r2, #-256]	; 0xffffff00
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0001750b 	andeq	r7, r1, fp, lsl #10
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002803 	andeq	r2, r0, r3, lsl #16
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00640305 	rsbeq	r0, r4, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	15000000 	strne	r0, [r0, #-0]
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	ec110000 	ldc	0, cr0, [r1], {-0}
 158:	ec000001 	stc	0, cr0, [r0], {1}
 15c:	02000001 	andeq	r0, r0, #1, 0
 160:	43110628 	tstmi	r1, #40, 12	; 0x2800000
 164:	43000001 	movwmi	r0, #1
 168:	02000001 	andeq	r0, r0, #1, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <prefetch_abort_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <prefetch_abort_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <prefetch_abort_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <prefetch_abort_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <prefetch_abort_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00200000 	eoreq	r0, r0, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002050 	andeq	r2, r0, r0, asr r0
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000099 	muleq	r0, r9, r0
   4:	00700003 	rsbseq	r0, r0, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <prefetch_abort_vector+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  58:	61682d74 	smcvs	33492	; 0x82d4
  5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  60:	72702d72 	rsbsvc	r2, r0, #7296	; 0x1c80
  64:	74656665 	strbtvc	r6, [r5], #-1637	; 0xfffff99b
  68:	632e6863 			; <UNDEFINED> instruction: 0x632e6863
  6c:	00000100 	andeq	r0, r0, r0, lsl #2
  70:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  74:	00020068 	andeq	r0, r2, r8, rrx
  78:	29050000 	stmdbcs	r5, {}	; <UNPREDICTABLE>
  7c:	00020500 	andeq	r0, r2, r0, lsl #10
  80:	13000000 	movwne	r0, #0
  84:	01012b05 	tsteq	r1, r5, lsl #22
  88:	01062905 	tsteq	r6, r5, lsl #18
  8c:	052e2b05 	streq	r2, [lr, #-2821]!	; 0xfffff4fb
  90:	2b052e29 	blcs	14b93c <prefetch_abort_vector+0x14b93c>
  94:	4a069e2e 	bmi	1a7954 <prefetch_abort_vector+0x1a7954>
  98:	01000a02 	tsteq	r0, r2, lsl #20
  9c:	Address 0x000000000000009c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	66657270 			; <UNDEFINED> instruction: 0x66657270
   4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
   8:	6f62615f 	svcvs	0x0062615f
   c:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
  10:	6f746365 	svcvs	0x00746365
  14:	2f2e0072 	svccs	0x002e0072
  18:	66617473 			; <UNDEFINED> instruction: 0x66617473
  1c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  20:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
  24:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  28:	61682d74 	smcvs	33492	; 0x82d4
  2c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  30:	72702d72 	rsbsvc	r2, r0, #7296	; 0x1c80
  34:	74656665 	strbtvc	r6, [r5], #-1637	; 0xfffff99b
  38:	632e6863 			; <UNDEFINED> instruction: 0x632e6863
  3c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  40:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  44:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  48:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  4c:	31393130 	teqcc	r9, r0, lsr r1
  50:	20353230 	eorscs	r3, r5, r0, lsr r2
  54:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  58:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  5c:	415b2029 	cmpmi	fp, r9, lsr #32
  60:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  64:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  68:	6172622d 	cmnvs	r2, sp, lsr #4
  6c:	2068636e 	rsbcs	r6, r8, lr, ror #6
  70:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  74:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  78:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  7c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  80:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  84:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  88:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  8c:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  90:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  94:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  98:	20706676 	rsbscs	r6, r0, r6, ror r6
  9c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  a0:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  a4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  a8:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  ac:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  b0:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  b4:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  b8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  bc:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  c0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  c4:	6f6c666d 	svcvs	0x006c666d
  c8:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  cc:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  d0:	20647261 	rsbcs	r7, r4, r1, ror #4
  d4:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  d8:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  dc:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  e0:	206d7261 	rsbcs	r7, sp, r1, ror #4
  e4:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  e8:	613d6863 	teqvs	sp, r3, ror #16
  ec:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
  f0:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
  f4:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
  f8:	20626467 	rsbcs	r6, r2, r7, ror #8
  fc:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 100:	4f2d2062 	svcmi	0x002d2062
 104:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
 108:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
 10c:	20747361 	rsbscs	r7, r4, r1, ror #6
 110:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 114:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 118:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 11c:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 120:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 124:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 128:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 12c:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 130:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 134:	736e7500 	cmnvc	lr, #0, 10
 138:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 13c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 140:	63007261 	movwvs	r7, #609	; 0x261
 144:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 148:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
 14c:	00746f6f 	rsbseq	r6, r4, pc, ror #30
 150:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 154:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 158:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 15c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 160:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 164:	2074726f 	rsbscs	r7, r4, pc, ror #4
 168:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 16c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 170:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 174:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 178:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
 17c:	5f4e4f49 	svcpl	0x004e4f49
 180:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
 184:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 188:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 18c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 190:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 194:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 198:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 19c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1a0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 1a4:	6f6c0074 	svcvs	0x006c0074
 1a8:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1ac:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1b0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1b4:	5f697072 	svcpl	0x00697072
 1b8:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 1bc:	00726168 	rsbseq	r6, r2, r8, ror #2
 1c0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 1c4:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; 4 <.debug_str+0x4>
 1c8:	73656c69 	cmnvc	r5, #26880	; 0x6900
 1cc:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffea5 <prefetch_abort_vector+0xfffffea5>
 1d0:	2f656372 	svccs	0x00656372
 1d4:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
 1d8:	2f786c30 	svccs	0x00786c30
 1dc:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1e0:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
 1e4:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1e8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1ec:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 1f0:	70006b74 	andvc	r6, r0, r4, ror fp
 1f4:	006b7475 	rsbeq	r7, fp, r5, ror r4
 1f8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1fc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 200:	61686300 	cmnvs	r8, r0, lsl #6
 204:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
 208:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 20c:	61686320 	cmnvs	r8, r0, lsr #6
 210:	Address 0x0000000000000210 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <prefetch_abort_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4401 	andne	r4, lr, r1, lsl #8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <prefetch_abort_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <prefetch_abort_vector+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reset_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e59f3020 	ldr	r3, [pc, #32]	; 2c <reset_vector+0x2c>
   8:	e24dd00c 	sub	sp, sp, #12, 0
   c:	e59f201c 	ldr	r2, [pc, #28]	; 30 <reset_vector+0x30>
  10:	e59f101c 	ldr	r1, [pc, #28]	; 34 <reset_vector+0x34>
  14:	e58d0004 	str	r0, [sp, #4]
  18:	e58d3000 	str	r3, [sp]
  1c:	e59f0014 	ldr	r0, [pc, #20]	; 38 <reset_vector+0x38>
  20:	e3a03002 	mov	r3, #2, 0
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  20:	00632e74 	rsbeq	r2, r3, r4, ror lr
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <reset_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116, 0	; 0x74
  58:	0a78253d 	beq	1e09554 <reset_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  64:	Address 0x0000000000000064 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.5352>:
   0:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
   4:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
   8:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	0001520c 	andeq	r5, r1, ip, lsl #4
  14:	00019000 	andeq	r9, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	45070403 	strmi	r0, [r7, #-1027]	; 0xfffffbfd
  30:	03000001 	movweq	r0, #1
  34:	01e30601 	mvneq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001b205 	andeq	fp, r1, r5, lsl #4
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001d5 	ldrdeq	r0, [r0], -r5
  48:	76050803 	strvc	r0, [r5], -r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	00f80801 	rscseq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00012507 	andeq	r2, r1, r7, lsl #10
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000113 	andeq	r0, r0, r3, lsl r1
  64:	ef070803 	svc	0x00070803
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	84060000 	strhi	r0, [r6], #-0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001de 	ldrdeq	r0, [r0], -lr
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01c30600 	biceq	r0, r3, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000001c8 	andeq	r0, r0, r8, asr #3
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	1c020100 	stfnes	f0, [r2], {-0}
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0001380b 	andeq	r3, r1, fp, lsl #16
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	0c000000 	stceq	0, cr0, [r0], {-0}
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	bc110000 	ldclt	0, cr0, [r1], {-0}
 158:	bc000001 	stclt	0, cr0, [r0], {1}
 15c:	02000001 	andeq	r0, r0, #1, 0
 160:	06110628 	ldreq	r0, [r1], -r8, lsr #12
 164:	06000001 	streq	r0, [r0], -r1
 168:	02000001 	andeq	r0, r0, #1, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <reset_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <reset_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <reset_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <reset_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <reset_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00200000 	eoreq	r0, r0, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002050 	andeq	r2, r0, r0, asr r0
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000096 	muleq	r0, r6, r0
   4:	006d0003 	rsbeq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <reset_vector+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  58:	61682d74 	smcvs	33492	; 0x82d4
  5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  60:	65722d72 	ldrbvs	r2, [r2, #-3442]!	; 0xfffff28e
  64:	2e746573 	mrccs	5, 3, r6, cr4, cr3, {3}
  68:	00010063 	andeq	r0, r1, r3, rrx
  6c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  70:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  74:	05000000 	streq	r0, [r0, #-0]
  78:	02050020 	andeq	r0, r5, #32, 0
  7c:	00000000 	andeq	r0, r0, r0
  80:	01220513 			; <UNDEFINED> instruction: 0x01220513
  84:	06200501 	strteq	r0, [r0], -r1, lsl #10
  88:	2e220501 	cfsh64cs	mvdx0, mvdx2, #1
  8c:	052e2005 	streq	r2, [lr, #-5]!
  90:	069e2e22 	ldreq	r2, [lr], r2, lsr #28
  94:	000a024a 	andeq	r0, sl, sl, asr #4
  98:	Address 0x0000000000000098 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	20393943 	eorscs	r3, r9, r3, asr #18
   8:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
   c:	30322031 	eorscc	r2, r2, r1, lsr r0
  10:	30313931 	eorscc	r3, r1, r1, lsr r9
  14:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  18:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  1c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  20:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  24:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  28:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  2c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  30:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  34:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  38:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  3c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  40:	205d3939 	subscs	r3, sp, r9, lsr r9
  44:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  48:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  4c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  50:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  54:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  58:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  5c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  60:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  64:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  68:	36373131 			; <UNDEFINED> instruction: 0x36373131
  6c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  70:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  74:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  78:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  7c:	36373131 			; <UNDEFINED> instruction: 0x36373131
  80:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  84:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  88:	616f6c66 	cmnvs	pc, r6, ror #24
  8c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  90:	61683d69 	cmnvs	r8, r9, ror #26
  94:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  98:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  9c:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a0:	616d2d20 	cmnvs	sp, r0, lsr #26
  a4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  a8:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  ac:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  b0:	6b36766d 	blvs	d9da6c <reset_vector+0xd9da6c>
  b4:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  b8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  bc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  c0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  c4:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  c8:	20747361 	rsbscs	r7, r4, r1, ror #6
  cc:	61664f2d 	cmnvs	r6, sp, lsr #30
  d0:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  d4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  d8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  dc:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
  e0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  e8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  ec:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
  f0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
  f4:	00676e69 	rsbeq	r6, r7, r9, ror #28
  f8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  fc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 100:	61686320 	cmnvs	r8, r0, lsr #6
 104:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
 108:	5f6e6165 	svcpl	0x006e6165
 10c:	6f626572 	svcvs	0x00626572
 110:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
 114:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 118:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 11c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 120:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 124:	6f687300 	svcvs	0x00687300
 128:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 12c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 130:	2064656e 	rsbcs	r6, r4, lr, ror #10
 134:	00746e69 	rsbseq	r6, r4, r9, ror #28
 138:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
 13c:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
 140:	5f5f4e4f 	svcpl	0x005f4e4f
 144:	736e7500 	cmnvc	lr, #0, 10
 148:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 14c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 150:	2f2e0074 	svccs	0x002e0074
 154:	66617473 			; <UNDEFINED> instruction: 0x66617473
 158:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
 15c:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
 160:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
 164:	61682d74 	smcvs	33492	; 0x82d4
 168:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 16c:	65722d72 	ldrbvs	r2, [r2, #-3442]!	; 0xfffff28e
 170:	2e746573 	mrccs	5, 3, r6, cr4, cr3, {3}
 174:	6f6c0063 	svcvs	0x006c0063
 178:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 17c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 180:	00746e69 	rsbseq	r6, r4, r9, ror #28
 184:	5f697072 	svcpl	0x00697072
 188:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 18c:	00726168 	rsbseq	r6, r2, r8, ror #2
 190:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 194:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; ffffffd4 <reset_vector+0xffffffd4>
 198:	73656c69 	cmnvc	r5, #26880	; 0x6900
 19c:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffe75 <reset_vector+0xfffffe75>
 1a0:	2f656372 	svccs	0x00656372
 1a4:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
 1a8:	2f786c30 	svccs	0x00786c30
 1ac:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1b0:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
 1b4:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1b8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1bc:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 1c0:	70006b74 	andvc	r6, r0, r4, ror fp
 1c4:	006b7475 	rsbeq	r7, fp, r5, ror r4
 1c8:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
 1cc:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
 1d0:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
 1d4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1d8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1dc:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 1e0:	73007261 	movwvc	r7, #609	; 0x261
 1e4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1e8:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1ec:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
 1f0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1f4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1f8:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 1fc:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 200:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 204:	Address 0x0000000000000204 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <reset_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4401 	andne	r4, lr, r1, lsl #8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reset_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <reset_vector+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <syscall_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e59f3020 	ldr	r3, [pc, #32]	; 2c <syscall_vector+0x2c>
   8:	e24dd00c 	sub	sp, sp, #12, 0
   c:	e59f201c 	ldr	r2, [pc, #28]	; 30 <syscall_vector+0x30>
  10:	e59f101c 	ldr	r1, [pc, #28]	; 34 <syscall_vector+0x34>
  14:	e58d0004 	str	r0, [sp, #4]
  18:	e58d3000 	str	r3, [sp]
  1c:	e59f0014 	ldr	r0, [pc, #20]	; 38 <syscall_vector+0x38>
  20:	e3a03003 	mov	r3, #3, 0
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	2e697773 	mcrcs	7, 3, r7, cr9, cr3, {3}
  20:	00000063 	andeq	r0, r0, r3, rrx
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <syscall_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116, 0	; 0x74
  58:	0a78253d 	beq	1e09554 <syscall_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	00697773 	rsbeq	r7, r9, r3, ror r7

Disassembly of section .rodata:

00000000 <__FUNCTION__.5352>:
   0:	63737973 	cmnvs	r3, #1884160	; 0x1cc000
   4:	5f6c6c61 	svcpl	0x006c6c61
   8:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
   c:	Address 0x000000000000000c is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000031 	andeq	r0, r0, r1, lsr r0
  10:	0000000c 	andeq	r0, r0, ip
  14:	0001b400 	andeq	fp, r1, r0, lsl #8
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	76070403 	strvc	r0, [r7], -r3, lsl #8
  30:	03000001 	movweq	r0, #1
  34:	01fa0601 	mvnseq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001d605 	andeq	sp, r1, r5, lsl #12
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001ec 	andeq	r0, r0, ip, ror #3
  48:	9a050803 	bls	142014 <syscall_vector+0x142014>
  4c:	03000001 	movweq	r0, #1
  50:	01290801 			; <UNDEFINED> instruction: 0x01290801
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00015607 	andeq	r5, r1, r7, lsl #12
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000144 	andeq	r0, r0, r4, asr #2
  64:	83070803 	movwhi	r0, #30723	; 0x7803
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	a8060000 	stmdage	r6, {}	; <UNPREDICTABLE>
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001f5 	strdeq	r0, [r0], -r5
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01e70600 	mvneq	r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000022 	andeq	r0, r0, r2, lsr #32
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	1e030100 	adfnes	f0, f3, f0
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0001690b 	andeq	r6, r1, fp, lsl #18
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	33015301 	movwcc	r5, #4865	; 0x1301
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	e0110000 	ands	r0, r1, r0
 158:	e0000001 	and	r0, r0, r1
 15c:	02000001 	andeq	r0, r0, #1, 0
 160:	37110628 	ldrcc	r0, [r1, -r8, lsr #12]
 164:	37000001 	strcc	r0, [r0, -r1]
 168:	02000001 	andeq	r0, r0, #1, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <syscall_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <syscall_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <syscall_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <syscall_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <syscall_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00200000 	eoreq	r0, r0, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002050 	andeq	r2, r0, r0, asr r0
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000094 	muleq	r0, r4, r0
   4:	006b0003 	rsbeq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <syscall_vector+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  58:	61682d74 	smcvs	33492	; 0x82d4
  5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  60:	77732d72 			; <UNDEFINED> instruction: 0x77732d72
  64:	00632e69 	rsbeq	r2, r3, r9, ror #28
  68:	72000001 	andvc	r0, r0, #1, 0
  6c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  70:	00000200 	andeq	r0, r0, r0, lsl #4
  74:	00220500 	eoreq	r0, r2, r0, lsl #10
  78:	00000205 	andeq	r0, r0, r5, lsl #4
  7c:	05140000 	ldreq	r0, [r4, #-0]
  80:	05010124 	streq	r0, [r1, #-292]	; 0xfffffedc
  84:	05010622 	streq	r0, [r1, #-1570]	; 0xfffff9de
  88:	22052e24 	andcs	r2, r5, #36, 28	; 0x240
  8c:	2e24052e 	cfsh64cs	mvdx0, mvdx4, #30
  90:	024a069e 	subeq	r0, sl, #165675008	; 0x9e00000
  94:	0101000a 	tsteq	r1, sl

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	2e697773 	mcrcs	7, 3, r7, cr9, cr3, {3}
  20:	79730063 	ldmdbvc	r3!, {r0, r1, r5, r6}^
  24:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
  28:	65765f6c 	ldrbvs	r5, [r6, #-3948]!	; 0xfffff094
  2c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  30:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  34:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  38:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  3c:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  40:	31393130 	teqcc	r9, r0, lsr r1
  44:	20353230 	eorscs	r3, r5, r0, lsr r2
  48:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  4c:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  50:	415b2029 	cmpmi	fp, r9, lsr #32
  54:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  58:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  5c:	6172622d 	cmnvs	r2, sp, lsr #4
  60:	2068636e 	rsbcs	r6, r8, lr, ror #6
  64:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  68:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  6c:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  70:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  74:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  78:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  7c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  80:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  84:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  88:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  8c:	20706676 	rsbscs	r6, r0, r6, ror r6
  90:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  94:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  98:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  9c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  a0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  a4:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  a8:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  ac:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  b0:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  b4:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  b8:	6f6c666d 	svcvs	0x006c666d
  bc:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  c0:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  c4:	20647261 	rsbcs	r7, r4, r1, ror #4
  c8:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  cc:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  d0:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  d4:	206d7261 	rsbcs	r7, sp, r1, ror #4
  d8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  dc:	613d6863 	teqvs	sp, r3, ror #16
  e0:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
  e4:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
  e8:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
  ec:	20626467 	rsbcs	r6, r2, r7, ror #8
  f0:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  f4:	4f2d2062 	svcmi	0x002d2062
  f8:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  fc:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
 100:	20747361 	rsbscs	r7, r4, r1, ror #6
 104:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 108:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 10c:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 110:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 114:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 118:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 11c:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 120:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 124:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 128:	736e7500 	cmnvc	lr, #0, 10
 12c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 130:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 134:	63007261 	movwvs	r7, #609	; 0x261
 138:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 13c:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
 140:	00746f6f 	rsbseq	r6, r4, pc, ror #30
 144:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 148:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 14c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 150:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 154:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 158:	2074726f 	rsbscs	r7, r4, pc, ror #4
 15c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 160:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 164:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 168:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 16c:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
 170:	5f4e4f49 	svcpl	0x004e4f49
 174:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
 178:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 17c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 180:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 184:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 188:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 18c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 190:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 194:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 198:	6f6c0074 	svcvs	0x006c0074
 19c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1a0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1a4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1a8:	5f697072 	svcpl	0x00697072
 1ac:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 1b0:	00726168 	rsbseq	r6, r2, r8, ror #2
 1b4:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 1b8:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; fffffff8 <syscall_vector+0xfffffff8>
 1bc:	73656c69 	cmnvc	r5, #26880	; 0x6900
 1c0:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffe99 <syscall_vector+0xfffffe99>
 1c4:	2f656372 	svccs	0x00656372
 1c8:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
 1cc:	2f786c30 	svccs	0x00786c30
 1d0:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1d4:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
 1d8:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1dc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1e0:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 1e4:	70006b74 	andvc	r6, r0, r4, ror fp
 1e8:	006b7475 	rsbeq	r7, fp, r5, ror r4
 1ec:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1f0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1f4:	61686300 	cmnvs	r8, r0, lsl #6
 1f8:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
 1fc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 200:	61686320 	cmnvs	r8, r0, lsr #6
 204:	Address 0x0000000000000204 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <syscall_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4401 	andne	r4, lr, r1, lsl #8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <syscall_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <syscall_vector+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <undefined_instruction_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e59f3020 	ldr	r3, [pc, #32]	; 2c <undefined_instruction_vector+0x2c>
   8:	e24dd00c 	sub	sp, sp, #12, 0
   c:	e59f201c 	ldr	r2, [pc, #28]	; 30 <undefined_instruction_vector+0x30>
  10:	e59f101c 	ldr	r1, [pc, #28]	; 34 <undefined_instruction_vector+0x34>
  14:	e58d0004 	str	r0, [sp, #4]
  18:	e58d3000 	str	r3, [sp]
  1c:	e59f0014 	ldr	r0, [pc, #20]	; 38 <undefined_instruction_vector+0x38>
  20:	e3a03002 	mov	r3, #2, 0
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	0000006c 	andeq	r0, r0, ip, rrx
	...
  38:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
  20:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
  24:	6e692d64 	cdpvs	13, 6, cr2, cr9, cr4, {3}
  28:	632e7473 			; <UNDEFINED> instruction: 0x632e7473
  2c:	00000000 	andeq	r0, r0, r0
  30:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  34:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  38:	3a73253a 	bcc	1cc9528 <undefined_instruction_vector+0x1cc9528>
  3c:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  40:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  44:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  48:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  4c:	2064656c 	rsbcs	r6, r4, ip, ror #10
  50:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  54:	6f697470 	svcvs	0x00697470
  58:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  5c:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  60:	43502074 	cmpmi	r0, #116, 0	; 0x74
  64:	0a78253d 	beq	1e09560 <undefined_instruction_vector+0x1e09560>
  68:	0000000a 	andeq	r0, r0, sl
  6c:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
  70:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
  74:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.5352>:
   0:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
   4:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
   8:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
   c:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0xfffffb8d
  10:	6f697463 	svcvs	0x00697463
  14:	65765f6e 	ldrbvs	r5, [r6, #-3950]!	; 0xfffff092
  18:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000001d 	andeq	r0, r0, sp, lsl r0
  10:	0001d30c 	andeq	sp, r1, ip, lsl #6
  14:	0001a000 	andeq	sl, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	62070403 	andvs	r0, r7, #50331648	; 0x3000000
  30:	03000001 	movweq	r0, #1
  34:	02130601 	andseq	r0, r3, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001c205 	andeq	ip, r1, r5, lsl #4
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000205 	andeq	r0, r0, r5, lsl #4
  48:	86050803 	strhi	r0, [r5], -r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	01150801 	tsteq	r5, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00014207 	andeq	r4, r1, r7, lsl #4
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000130 	andeq	r0, r0, r0, lsr r1
  64:	6f070803 	svcvs	0x00070803
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	94060000 	strls	r0, [r6], #-0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	0000020e 	andeq	r0, r0, lr, lsl #4
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	02000600 	andeq	r0, r0, #0, 12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	2c020100 	stfcss	f0, [r2], {-0}
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0001550b 	andeq	r5, r1, fp, lsl #10
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00003003 	andeq	r3, r0, r3
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	006c0305 	rsbeq	r0, ip, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	1c000000 	stcne	0, cr0, [r0], {-0}
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	cc110000 	ldcgt	0, cr0, [r1], {-0}
 158:	cc000001 	stcgt	0, cr0, [r0], {1}
 15c:	02000001 	andeq	r0, r0, #1, 0
 160:	23110628 	tstcs	r1, #40, 12	; 0x2800000
 164:	23000001 	movwcs	r0, #1
 168:	02000001 	andeq	r0, r0, #1, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <undefined_instruction_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <undefined_instruction_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <undefined_instruction_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <undefined_instruction_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <undefined_instruction_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00200000 	eoreq	r0, r0, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002050 	andeq	r2, r0, r0, asr r0
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
   4:	00760003 	rsbseq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <undefined_instruction_vector+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  58:	61682d74 	smcvs	33492	; 0x82d4
  5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  60:	6e752d72 	mrcvs	13, 3, r2, cr5, cr2, {3}
  64:	69666564 	stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
  68:	2d64656e 	cfstr64cs	mvdx6, [r4, #-440]!	; 0xfffffe48
  6c:	74736e69 	ldrbtvc	r6, [r3], #-3689	; 0xfffff197
  70:	0100632e 	tsteq	r0, lr, lsr #6
  74:	70720000 	rsbsvc	r0, r2, r0
  78:	00682e69 	rsbeq	r2, r8, r9, ror #28
  7c:	00000002 	andeq	r0, r0, r2
  80:	05003005 	streq	r3, [r0, #-5]
  84:	00000002 	andeq	r0, r0, r2
  88:	32051300 	andcc	r1, r5, #0, 6
  8c:	30050101 	andcc	r0, r5, r1, lsl #2
  90:	32050106 	andcc	r0, r5, #-2147483647	; 0x80000001
  94:	2e30052e 	cdpcs	5, 3, cr0, cr0, cr14, {1}
  98:	9e2e3205 	cdpls	2, 2, cr3, cr14, cr5, {0}
  9c:	0a024a06 	beq	928bc <undefined_instruction_vector+0x928bc>
  a0:	Address 0x00000000000000a0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
   4:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
   8:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
   c:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0xfffffb8d
  10:	6f697463 	svcvs	0x00697463
  14:	65765f6e 	ldrbvs	r5, [r6, #-3950]!	; 0xfffff092
  18:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  1c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  20:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  24:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  28:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  2c:	31393130 	teqcc	r9, r0, lsr r1
  30:	20353230 	eorscs	r3, r5, r0, lsr r2
  34:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  38:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  3c:	415b2029 	cmpmi	fp, r9, lsr #32
  40:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  44:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  48:	6172622d 	cmnvs	r2, sp, lsr #4
  4c:	2068636e 	rsbcs	r6, r8, lr, ror #6
  50:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  54:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  58:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  5c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  60:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  64:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  68:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  6c:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  70:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  74:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  78:	20706676 	rsbscs	r6, r0, r6, ror r6
  7c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  80:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  84:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  88:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  8c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  90:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  94:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  98:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  9c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  a0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  a4:	6f6c666d 	svcvs	0x006c666d
  a8:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  ac:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  b0:	20647261 	rsbcs	r7, r4, r1, ror #4
  b4:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  b8:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  bc:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  c0:	206d7261 	rsbcs	r7, sp, r1, ror #4
  c4:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  c8:	613d6863 	teqvs	sp, r3, ror #16
  cc:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
  d0:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
  d4:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
  d8:	20626467 	rsbcs	r6, r2, r7, ror #8
  dc:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  e0:	4f2d2062 	svcmi	0x002d2062
  e4:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  e8:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  ec:	20747361 	rsbscs	r7, r4, r1, ror #6
  f0:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
  f4:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
  f8:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
  fc:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 100:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 104:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 108:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 10c:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 110:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 114:	736e7500 	cmnvc	lr, #0, 10
 118:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 11c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 120:	63007261 	movwvs	r7, #609	; 0x261
 124:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 128:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
 12c:	00746f6f 	rsbseq	r6, r4, pc, ror #30
 130:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 134:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 138:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 13c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 140:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 144:	2074726f 	rsbscs	r7, r4, pc, ror #4
 148:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 14c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 150:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 154:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 158:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
 15c:	5f4e4f49 	svcpl	0x004e4f49
 160:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
 164:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 168:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 16c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 170:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 174:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 178:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 17c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 180:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 184:	6f6c0074 	svcvs	0x006c0074
 188:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 18c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 190:	00746e69 	rsbseq	r6, r4, r9, ror #28
 194:	5f697072 	svcpl	0x00697072
 198:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 19c:	00726168 	rsbseq	r6, r2, r8, ror #2
 1a0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 1a4:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; ffffffe4 <undefined_instruction_vector+0xffffffe4>
 1a8:	73656c69 	cmnvc	r5, #26880	; 0x6900
 1ac:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffe85 <undefined_instruction_vector+0xfffffe85>
 1b0:	2f656372 	svccs	0x00656372
 1b4:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
 1b8:	2f786c30 	svccs	0x00786c30
 1bc:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1c0:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
 1c4:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1c8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1cc:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 1d0:	2e006b74 	vmovcs.16	d0[1], r6
 1d4:	6174732f 	cmnvs	r4, pc, lsr #6
 1d8:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 1dc:	642f6372 	strtvs	r6, [pc], #-882	; 1e4 <.debug_str+0x1e4>
 1e0:	75616665 	strbvc	r6, [r1, #-1637]!	; 0xfffff99b
 1e4:	682d746c 	stmdavs	sp!, {r2, r3, r5, r6, sl, ip, sp, lr}
 1e8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 1ec:	752d7265 	strvc	r7, [sp, #-613]!	; 0xfffffd9b
 1f0:	6665646e 	strbtvs	r6, [r5], -lr, ror #8
 1f4:	64656e69 	strbtvs	r6, [r5], #-3689	; 0xfffff197
 1f8:	736e692d 	cmnvc	lr, #737280	; 0xb4000
 1fc:	00632e74 	rsbeq	r2, r3, r4, ror lr
 200:	6b747570 	blvs	1d1d7c8 <undefined_instruction_vector+0x1d1d7c8>
 204:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 208:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 20c:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 210:	73007261 	movwvc	r7, #609	; 0x261
 214:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 218:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 21c:	Address 0x000000000000021c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <undefined_instruction_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4401 	andne	r4, lr, r1, lsl #8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <undefined_instruction_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <undefined_instruction_vector+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-reboot-:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reboot_callout>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ce 	andeq	r0, r0, lr, asr #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000000f 	andeq	r0, r0, pc
  10:	0001c30c 	andeq	ip, r1, ip, lsl #6
  14:	00017800 	andeq	r7, r1, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	3a070403 	bcc	1c1014 <reboot_callout+0x1c1014>
  30:	03000001 	movweq	r0, #1
  34:	01b70601 			; <UNDEFINED> instruction: 0x01b70601
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00019a05 	andeq	r9, r1, r5, lsl #20
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001a9 	andeq	r0, r0, r9, lsr #3
  48:	5e050803 	cdppl	8, 0, cr0, cr5, cr3, {0}
  4c:	03000001 	movweq	r0, #1
  50:	01070801 	tsteq	r7, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00012707 	andeq	r2, r1, r7, lsl #14
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000115 	andeq	r0, r0, r5, lsl r1
  64:	47070803 	strmi	r0, [r7, -r3, lsl #16]
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	6c060000 	stcvs	0, cr0, [r6], {-0}
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01a40600 			; <UNDEFINED> instruction: 0x01a40600
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	04000000 	streq	r0, [r0], #-0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	Address 0x00000000000000d0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <reboot_callout+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <reboot_callout+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f00 	tsteq	r9, #0, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <reboot_callout+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008a 	andeq	r0, r0, sl, lsl #1
   4:	006e0003 	rsbeq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <reboot_callout+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  58:	65722d74 	ldrbvs	r2, [r2, #-3444]!	; 0xfffff28c
  5c:	746f6f62 	strbtvc	r6, [pc], #-3938	; 64 <.debug_line+0x64>
  60:	6c61632d 	stclvs	3, cr6, [r1], #-180	; 0xffffff4c
  64:	74756f6c 	ldrbtvc	r6, [r5], #-3948	; 0xfffff094
  68:	0100632e 	tsteq	r0, lr, lsr #6
  6c:	70720000 	rsbsvc	r0, r2, r0
  70:	00682e69 	rsbeq	r2, r8, r9, ror #28
  74:	00000002 	andeq	r0, r0, r2
  78:	05001b05 	streq	r1, [r0, #-2821]	; 0xfffff4fb
  7c:	00000002 	andeq	r0, r0, r2
  80:	1c051400 	cfstrsne	mvf1, [r5], {-0}
  84:	06010501 	streq	r0, [r1], -r1, lsl #10
  88:	00020201 	andeq	r0, r2, r1, lsl #4
  8c:	Address 0x000000000000008c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f626572 	svcvs	0x00626572
   4:	635f746f 	cmpvs	pc, #1862270976	; 0x6f000000
   8:	6f6c6c61 	svcvs	0x006c6c61
   c:	47007475 	smlsdxmi	r0, r5, r4, r7
  10:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  14:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  18:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  1c:	31303220 	teqcc	r0, r0, lsr #4
  20:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  24:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  28:	61656c65 	cmnvs	r5, r5, ror #24
  2c:	20296573 	eorcs	r6, r9, r3, ror r5
  30:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  34:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  38:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  3c:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  40:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  44:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  48:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  4c:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  50:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  54:	6f6c666d 	svcvs	0x006c666d
  58:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  5c:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  60:	20647261 	rsbcs	r7, r4, r1, ror #4
  64:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  68:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  6c:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  70:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  74:	316d7261 	cmncc	sp, r1, ror #4
  78:	6a363731 	bvs	d8dd44 <reboot_callout+0xd8dd44>
  7c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  80:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  84:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  88:	316d7261 	cmncc	sp, r1, ror #4
  8c:	6a363731 	bvs	d8dd58 <reboot_callout+0xd8dd58>
  90:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  94:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  98:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  9c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  a0:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  a4:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  a8:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  ac:	20706676 	rsbscs	r6, r0, r6, ror r6
  b0:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  b4:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
  b8:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  bc:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  c0:	7a6b3676 	bvc	1acdaa0 <reboot_callout+0x1acdaa0>
  c4:	2070662b 	rsbscs	r6, r0, fp, lsr #12
  c8:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  cc:	672d2062 	strvs	r2, [sp, -r2, rrx]!
  d0:	20626467 	rsbcs	r6, r2, r7, ror #8
  d4:	61664f2d 	cmnvs	r6, sp, lsr #30
  d8:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  dc:	7361664f 	cmnvc	r1, #82837504	; 0x4f00000
  e0:	732d2074 			; <UNDEFINED> instruction: 0x732d2074
  e4:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e8:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  ec:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
  f0:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  f4:	20393975 	eorscs	r3, r9, r5, ror r9
  f8:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
  fc:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 100:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 104:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 108:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 10c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 110:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 114:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 118:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 11c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 120:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 124:	7300746e 	movwvc	r7, #1134	; 0x46e
 128:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 12c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 130:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 134:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 138:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
 13c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 140:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 144:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 148:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 14c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 150:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 154:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 158:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 15c:	6f6c0074 	svcvs	0x006c0074
 160:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 164:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 168:	00746e69 	rsbseq	r6, r4, r9, ror #28
 16c:	5f697072 	svcpl	0x00697072
 170:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 174:	00726168 	rsbseq	r6, r2, r8, ror #2
 178:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 17c:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; ffffffbc <reboot_callout+0xffffffbc>
 180:	73656c69 	cmnvc	r5, #26880	; 0x6900
 184:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffe5d <reboot_callout+0xfffffe5d>
 188:	2f656372 	svccs	0x00656372
 18c:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
 190:	2f786c30 	svccs	0x00786c30
 194:	7062696c 	rsbvc	r6, r2, ip, ror #18
 198:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
 19c:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1a0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1a4:	6b747570 	blvs	1d1d76c <reboot_callout+0x1d1d76c>
 1a8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1ac:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1b0:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 1b4:	73007261 	movwvc	r7, #609	; 0x261
 1b8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1bc:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1c0:	2e007261 	cdpcs	2, 0, cr7, cr0, cr1, {3}
 1c4:	6174732f 	cmnvs	r4, pc, lsr #6
 1c8:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 1cc:	642f6372 	strtvs	r6, [pc], #-882	; 1d4 <.debug_str+0x1d4>
 1d0:	75616665 	strbvc	r6, [r1, #-1637]!	; 0xfffff99b
 1d4:	722d746c 	eorvc	r7, sp, #108, 8	; 0x6c000000
 1d8:	6f6f6265 	svcvs	0x006f6265
 1dc:	61632d74 	smcvs	13012	; 0x32d4
 1e0:	756f6c6c 	strbvc	r6, [pc, #-3180]!	; fffff57c <reboot_callout+0xfffff57c>
 1e4:	00632e74 	rsbeq	r2, r3, r4, ror lr

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <reboot_callout+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reboot_callout+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <reboot_callout+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-reboot-:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reboot_handler>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ce 	andeq	r0, r0, lr, asr #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	00014f0c 	andeq	r4, r1, ip, lsl #30
  14:	00018e00 	andeq	r8, r1, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	2b070403 	blcs	1c1014 <reboot_handler+0x1c1014>
  30:	03000001 	movweq	r0, #1
  34:	01dc0601 	bicseq	r0, ip, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001b005 	andeq	fp, r1, r5
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001ce 	andeq	r0, r0, lr, asr #3
  48:	74050803 	strvc	r0, [r5], #-2051	; 0xfffff7fd
  4c:	03000001 	movweq	r0, #1
  50:	00f80801 	rscseq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00011807 	andeq	r1, r1, r7, lsl #16
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000106 	andeq	r0, r0, r6, lsl #2
  64:	38070803 	stmdacc	r7, {r0, r1, fp}
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	82060000 	andhi	r0, r6, #0, 0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001d7 	ldrdeq	r0, [r0], -r7
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01ba0600 			; <UNDEFINED> instruction: 0x01ba0600
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000001bf 			; <UNDEFINED> instruction: 0x000001bf
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	04000000 	streq	r0, [r0], #-0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	Address 0x00000000000000d0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <reboot_handler+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <reboot_handler+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f00 	tsteq	r9, #0, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <reboot_handler+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008a 	andeq	r0, r0, sl, lsl #1
   4:	006e0003 	rsbeq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <reboot_handler+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  58:	65722d74 	ldrbvs	r2, [r2, #-3444]!	; 0xfffff28c
  5c:	746f6f62 	strbtvc	r6, [pc], #-3938	; 64 <.debug_line+0x64>
  60:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  64:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  68:	0100632e 	tsteq	r0, lr, lsr #6
  6c:	70720000 	rsbsvc	r0, r2, r0
  70:	00682e69 	rsbeq	r2, r8, r9, ror #28
  74:	00000002 	andeq	r0, r0, r2
  78:	05001b05 	streq	r1, [r0, #-2821]	; 0xfffff4fb
  7c:	00000002 	andeq	r0, r0, r2
  80:	1d051500 	cfstr32ne	mvfx1, [r5, #-0]
  84:	06010501 	streq	r0, [r1], -r1, lsl #10
  88:	00020201 	andeq	r0, r2, r1, lsl #4
  8c:	Address 0x000000000000008c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	20393943 	eorscs	r3, r9, r3, asr #18
   8:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
   c:	30322031 	eorscc	r2, r2, r1, lsr r0
  10:	30313931 	eorscc	r3, r1, r1, lsr r9
  14:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  18:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  1c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  20:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  24:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  28:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  2c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  30:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  34:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  38:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  3c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  40:	205d3939 	subscs	r3, sp, r9, lsr r9
  44:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  48:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  4c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  50:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  54:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  58:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  5c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  60:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  64:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  68:	36373131 			; <UNDEFINED> instruction: 0x36373131
  6c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  70:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  74:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  78:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  7c:	36373131 			; <UNDEFINED> instruction: 0x36373131
  80:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  84:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  88:	616f6c66 	cmnvs	pc, r6, ror #24
  8c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  90:	61683d69 	cmnvs	r8, r9, ror #26
  94:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  98:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  9c:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a0:	616d2d20 	cmnvs	sp, r0, lsr #26
  a4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  a8:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  ac:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  b0:	6b36766d 	blvs	d9da6c <reboot_handler+0xd9da6c>
  b4:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  b8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  bc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  c0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  c4:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  c8:	20747361 	rsbscs	r7, r4, r1, ror #6
  cc:	61664f2d 	cmnvs	r6, sp, lsr #30
  d0:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  d4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  d8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  dc:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
  e0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  e8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  ec:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
  f0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
  f4:	00676e69 	rsbeq	r6, r7, r9, ror #28
  f8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  fc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 100:	61686320 	cmnvs	r8, r0, lsr #6
 104:	6f6c0072 	svcvs	0x006c0072
 108:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 10c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 110:	2064656e 	rsbcs	r6, r4, lr, ror #10
 114:	00746e69 	rsbseq	r6, r4, r9, ror #28
 118:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 11c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 120:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 124:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 128:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
 12c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 130:	2064656e 	rsbcs	r6, r4, lr, ror #10
 134:	00746e69 	rsbseq	r6, r4, r9, ror #28
 138:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 13c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 140:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 144:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 148:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 14c:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
 150:	6174732f 	cmnvs	r4, pc, lsr #6
 154:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 158:	642f6372 	strtvs	r6, [pc], #-882	; 160 <.debug_str+0x160>
 15c:	75616665 	strbvc	r6, [r1, #-1637]!	; 0xfffff99b
 160:	722d746c 	eorvc	r7, sp, #108, 8	; 0x6c000000
 164:	6f6f6265 	svcvs	0x006f6265
 168:	61682d74 	smcvs	33492	; 0x82d4
 16c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 170:	00632e72 	rsbeq	r2, r3, r2, ror lr
 174:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 178:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 17c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 180:	70720074 	rsbsvc	r0, r2, r4, ror r0
 184:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 188:	61686374 	smcvs	34356	; 0x8634
 18c:	552f0072 	strpl	r0, [pc, #-114]!	; 122 <.debug_str+0x122>
 190:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 194:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
 198:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
 19c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 1a0:	73632f65 	cmnvc	r3, #404	; 0x194
 1a4:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
 1a8:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
 1ac:	00697062 	rsbeq	r7, r9, r2, rrx
 1b0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 1b4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1b8:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
 1bc:	72006b74 	andvc	r6, r0, #116, 22	; 0x1d000
 1c0:	6f6f6265 	svcvs	0x006f6265
 1c4:	61685f74 	smcvs	34292	; 0x85f4
 1c8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 1cc:	6f6c0072 	svcvs	0x006c0072
 1d0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1d4:	6300746e 	movwvs	r7, #1134	; 0x46e
 1d8:	00726168 	rsbseq	r6, r2, r8, ror #2
 1dc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1e0:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1e4:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <reboot_handler+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reboot_handler+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <reboot_handler+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


delay-ncycles.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <delay_cycles>:
   0:	e3500000 	cmp	r0, #0, 0
   4:	e2400001 	sub	r0, r0, #1, 0
   8:	012fff1e 	bxeq	lr
   c:	e2811000 	add	r1, r1, #0, 0
  10:	e2500001 	subs	r0, r0, #1, 0
  14:	312fff1e 	bxcc	lr
  18:	eafffffb 	b	c <delay_cycles+0xc>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000e3 	andeq	r0, r0, r3, ror #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000013 	andeq	r0, r0, r3, lsl r0
  10:	0001c70c 	andeq	ip, r1, ip, lsl #14
  14:	00017c00 	andeq	r7, r1, r0, lsl #24
  18:	00000000 	andeq	r0, r0, r0
  1c:	00001c00 	andeq	r1, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	3e070403 	cdpcc	4, 0, cr0, cr7, cr3, {0}
  30:	03000001 	movweq	r0, #1
  34:	01bb0601 			; <UNDEFINED> instruction: 0x01bb0601
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00019e05 	andeq	r9, r1, r5, lsl #28
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001ad 	andeq	r0, r0, sp, lsr #3
  48:	62050803 	andvs	r0, r5, #196608	; 0x30000
  4c:	03000001 	movweq	r0, #1
  50:	010b0801 	tsteq	fp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00012b07 	andeq	r2, r1, r7, lsl #22
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000119 	andeq	r0, r0, r9, lsl r1
  64:	4b070803 	blmi	1c2014 <delay_cycles+0x1c2014>
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	70060000 	andvc	r0, r6, r0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01a80600 			; <UNDEFINED> instruction: 0x01a80600
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060501 	andeq	r0, r6, r1, lsl #10
  c8:	1c000000 	stcne	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	000d0a9c 	muleq	sp, ip, sl
  d4:	05010000 	streq	r0, [r1, #-0]
  d8:	00002c1c 	andeq	r2, r0, ip, lsl ip
  dc:	00000600 	andeq	r0, r0, r0, lsl #12
  e0:	00000000 	andeq	r0, r0, r0
  e4:	Address 0x00000000000000e4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <delay_cycles+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <delay_cycles+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <delay_cycles+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
  78:	0300050a 	movweq	r0, #1290	; 0x50a
  7c:	3b0b3a0e 	blcc	2ce8bc <delay_cycles+0x2ce8bc>
  80:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  84:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  88:	00001742 	andeq	r1, r0, r2, asr #14
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00080000 	andeq	r0, r8, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00000850 	andeq	r0, r0, r0, asr r8
  14:	00001400 	andeq	r1, r0, r0, lsl #8
  18:	50000100 	andpl	r0, r0, r0, lsl #2
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	01700003 	cmneq	r0, r3
  28:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  2c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000090 	muleq	r0, r0, r0
   4:	00650003 	rsbeq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <delay_cycles+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65640000 	strbvs	r0, [r4, #-0]!
  54:	2d79616c 	ldfcse	f6, [r9, #-432]!	; 0xfffffe50
  58:	6379636e 	cmnvs	r9, #-1207959551	; 0xb8000001
  5c:	2e73656c 	cdpcs	5, 7, cr6, cr3, cr12, {3}
  60:	00010063 	andeq	r0, r1, r3, rrx
  64:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  68:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  6c:	05000000 	streq	r0, [r0, #-0]
  70:	02050023 	andeq	r0, r5, #35, 0	; 0x23
  74:	00000000 	andeq	r0, r0, r0
  78:	14050516 	strne	r0, [r5], #-1302	; 0xfffffaea
  7c:	05010a05 	streq	r0, [r1, #-2565]	; 0xfffff5fb
  80:	052e0610 	streq	r0, [lr, #-1552]!	; 0xfffff9f0
  84:	09052e0a 	stmdbeq	r5, {r1, r3, r9, sl, fp, sp}
  88:	0a052f06 	beq	14bca8 <delay_cycles+0x14bca8>
  8c:	022e062d 	eoreq	r0, lr, #47185920	; 0x2d00000
  90:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	616c6564 	cmnvs	ip, r4, ror #10
   4:	79635f79 	stmdbvc	r3!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
   8:	73656c63 	cmnvc	r5, #25344	; 0x6300
   c:	63697400 	cmnvs	r9, #0, 8
  10:	4700736b 	strmi	r7, [r0, -fp, ror #6]
  14:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  18:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  1c:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  20:	31303220 	teqcc	r0, r0, lsr #4
  24:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  28:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  2c:	61656c65 	cmnvs	r5, r5, ror #24
  30:	20296573 	eorcs	r6, r9, r3, ror r5
  34:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  38:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  3c:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  40:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  44:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  48:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  4c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  50:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
  54:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
  58:	6f6c666d 	svcvs	0x006c666d
  5c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  60:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  64:	20647261 	rsbcs	r7, r4, r1, ror #4
  68:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  6c:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  70:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  74:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  78:	316d7261 	cmncc	sp, r1, ror #4
  7c:	6a363731 	bvs	d8dd48 <delay_cycles+0xd8dd48>
  80:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  84:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  88:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  8c:	316d7261 	cmncc	sp, r1, ror #4
  90:	6a363731 	bvs	d8dd5c <delay_cycles+0xd8dd5c>
  94:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  98:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  9c:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  a0:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  a4:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  a8:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  ac:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  b0:	20706676 	rsbscs	r6, r0, r6, ror r6
  b4:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  b8:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
  bc:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  c0:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  c4:	7a6b3676 	bvc	1acdaa4 <delay_cycles+0x1acdaa4>
  c8:	2070662b 	rsbscs	r6, r0, fp, lsr #12
  cc:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  d0:	672d2062 	strvs	r2, [sp, -r2, rrx]!
  d4:	20626467 	rsbcs	r6, r2, r7, ror #8
  d8:	61664f2d 	cmnvs	r6, sp, lsr #30
  dc:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  e0:	7361664f 	cmnvc	r1, #82837504	; 0x4f00000
  e4:	732d2074 			; <UNDEFINED> instruction: 0x732d2074
  e8:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  ec:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  f0:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
  f4:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  f8:	20393975 	eorscs	r3, r9, r5, ror r9
  fc:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 100:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 104:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 108:	7500676e 	strvc	r6, [r0, #-1902]	; 0xfffff892
 10c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 110:	2064656e 	rsbcs	r6, r4, lr, ror #10
 114:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 118:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 11c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 120:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 124:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 128:	7300746e 	movwvc	r7, #1134	; 0x46e
 12c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 130:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 134:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 138:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 13c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
 140:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 144:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 148:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 14c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 150:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 154:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 158:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 15c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 160:	6f6c0074 	svcvs	0x006c0074
 164:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 168:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 16c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 170:	5f697072 	svcpl	0x00697072
 174:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 178:	00726168 	rsbseq	r6, r2, r8, ror #2
 17c:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 180:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; ffffffc0 <delay_cycles+0xffffffc0>
 184:	73656c69 	cmnvc	r5, #26880	; 0x6900
 188:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffe61 <delay_cycles+0xfffffe61>
 18c:	2f656372 	svccs	0x00656372
 190:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
 194:	2f786c30 	svccs	0x00786c30
 198:	7062696c 	rsbvc	r6, r2, ip, ror #18
 19c:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
 1a0:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1a4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1a8:	6b747570 	blvs	1d1d770 <delay_cycles+0x1d1d770>
 1ac:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1b0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1b4:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 1b8:	73007261 	movwvc	r7, #609	; 0x261
 1bc:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1c0:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1c4:	2e007261 	cdpcs	2, 0, cr7, cr0, cr1, {3}
 1c8:	6174732f 	cmnvs	r4, pc, lsr #6
 1cc:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 1d0:	642f6372 	strtvs	r6, [pc], #-882	; 1d8 <.debug_str+0x1d8>
 1d4:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
 1d8:	79636e2d 	stmdbvc	r3!, {r0, r2, r3, r5, r9, sl, fp, sp, lr}^
 1dc:	73656c63 	cmnvc	r5, #25344	; 0x6300
 1e0:	Address 0x00000000000001e0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <delay_cycles+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <delay_cycles+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <delay_cycles+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


enable-disable.:     file format elf32-littlearm


Disassembly of section .text:

00000000 <system_enable_interrupts>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e3c00080 	bic	r0, r0, #128, 0	; 0x80
   8:	e121f000 	msr	CPSR_c, r0
   c:	e12fff1e 	bx	lr

00000010 <system_disable_interrupts>:
  10:	e10f0000 	mrs	r0, CPSR
  14:	e3800080 	orr	r0, r0, #128, 0	; 0x80
  18:	e121f000 	msr	CPSR_c, r0
  1c:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001e41 	andeq	r1, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	4b5a3605 	blmi	168d82c <system_disable_interrupts+0x168d81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <system_disable_interrupts+0x42414>
  1c:	Address 0x000000000000001c is out of bounds.


fp-support.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <enable_fpu>:
   0:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
   4:	e3800603 	orr	r0, r0, #3145728	; 0x300000
   8:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
   c:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
  10:	e3a00101 	mov	r0, #1073741824	; 0x40000000
  14:	eee80a10 	vmsr	fpexc, r0
  18:	e3a000db 	mov	r0, #219, 0	; 0xdb
  1c:	e121f000 	msr	CPSR_c, r0
  20:	e3a0d601 	mov	sp, #1048576	; 0x100000
  24:	e3a000d3 	mov	r0, #211, 0	; 0xd3
  28:	e121f000 	msr	CPSR_c, r0
  2c:	e12fff1e 	bx	lr

00000030 <m4add>:
  30:	ee000a10 	vmov	s0, r0
  34:	ee001a90 	vmov	s1, r1
  38:	ee012a10 	vmov	s2, r2
  3c:	ee013a90 	vmov	s3, r3
  40:	ee302a20 	vadd.f32	s4, s0, s1
  44:	ee712a21 	vadd.f32	s5, s2, s3
  48:	ee120a90 	vmov	r0, s5
  4c:	e12fff1e 	bx	lr

00000050 <m4add2>:
  50:	ee000a10 	vmov	s0, r0
  54:	ee001a90 	vmov	s1, r1
  58:	ee012a10 	vmov	s2, r2
  5c:	ee013a90 	vmov	s3, r3
  60:	ee302a20 	vadd.f32	s4, s0, s1
  64:	ee712a21 	vadd.f32	s5, s2, s3
  68:	ee120a10 	vmov	r0, s4
  6c:	e12fff1e 	bx	lr

00000070 <m4vmov>:
  70:	ee020a10 	vmov	s4, r0
  74:	ee020a90 	vmov	s5, r0
  78:	e12fff1e 	bx	lr

0000007c <fp_is_enabled>:
  7c:	00000001 	andeq	r0, r0, r1

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001e41 	andeq	r1, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	4b5a3605 	blmi	168d82c <fp_is_enabled+0x168d7b0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <fp_is_enabled+0x423a8>
  1c:	Address 0x000000000000001c is out of bounds.


interrupts-c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <int_init>:
   0:	e92d4010 	push	{r4, lr}
   4:	ebfffffe 	bl	0 <dev_barrier>
   8:	e3e01000 	mvn	r1, #0, 0
   c:	e59f0040 	ldr	r0, [pc, #64]	; 54 <int_init+0x54>
  10:	ebfffffe 	bl	0 <PUT32>
  14:	e59f003c 	ldr	r0, [pc, #60]	; 58 <int_init+0x58>
  18:	e3e01000 	mvn	r1, #0, 0
  1c:	ebfffffe 	bl	0 <PUT32>
  20:	ebfffffe 	bl	0 <dev_barrier>
  24:	e59f0030 	ldr	r0, [pc, #48]	; 5c <int_init+0x5c>
  28:	e59f2030 	ldr	r2, [pc, #48]	; 60 <int_init+0x60>
  2c:	e0400002 	sub	r0, r0, r2
  30:	e1b03120 	lsrs	r3, r0, #2
  34:	08bd8010 	popeq	{r4, pc}
  38:	e3a03000 	mov	r3, #0, 0
  3c:	e2422004 	sub	r2, r2, #4, 0
  40:	e5b21004 	ldr	r1, [r2, #4]!
  44:	e4831004 	str	r1, [r3], #4
  48:	e1530000 	cmp	r3, r0
  4c:	1afffffb 	bne	40 <int_init+0x40>
  50:	e8bd8010 	pop	{r4, pc}
  54:	2000b21c 	andcs	fp, r0, ip, lsl r2
  58:	2000b220 	andcs	fp, r0, r0, lsr #4
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000212 	andeq	r0, r0, r2, lsl r2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000059 	andeq	r0, r0, r9, asr r0
  10:	00025c0c 	andeq	r5, r2, ip, lsl #24
  14:	00020e00 	andeq	r0, r2, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	00006400 	andeq	r6, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	c1070403 	tstgt	r7, r3, lsl #8
  30:	03000001 	movweq	r0, #1
  34:	02940601 	addseq	r0, r4, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00023005 	andeq	r3, r2, r5
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000253 	andeq	r0, r0, r3, asr r2
  48:	f4050803 	vst2.8	{d0-d1}, [r5], r3
  4c:	03000001 	movweq	r0, #1
  50:	015f0801 	cmpeq	pc, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00017f07 	andeq	r7, r1, r7, lsl #30
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000016d 	andeq	r0, r0, sp, ror #2
  64:	ce070803 	cdpgt	8, 0, cr0, cr7, cr3, {0}
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	02060000 	andeq	r0, r6, #0, 0
  7c:	02000002 	andeq	r0, r0, #2, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000012 	andeq	r0, r0, r2, lsl r0
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	02480600 	subeq	r0, r8, #0, 12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	002c0407 	eoreq	r0, ip, r7, lsl #8
  c4:	14030000 	strne	r0, [r3], #-0
  c8:	00013106 	andeq	r3, r1, r6, lsl #2
  cc:	02a90a00 	adceq	r0, r9, #0, 20
  d0:	b2000000 	andlt	r0, r0, #0, 0
  d4:	000a2000 	andeq	r2, sl, r0
  d8:	00000000 	andeq	r0, r0, r0
  dc:	0a2000b2 	beq	8003ac <int_init+0x8003ac>
  e0:	00000192 	muleq	r0, r2, r1
  e4:	2000b204 	andcs	fp, r0, r4, lsl #4
  e8:	00023a0a 	andeq	r3, r2, sl, lsl #20
  ec:	00b20800 	adcseq	r0, r2, r0, lsl #16
  f0:	002a0a20 	eoreq	r0, sl, r0, lsr #20
  f4:	b20c0000 	andlt	r0, ip, #0, 0
  f8:	770a2000 	strvc	r2, [sl, -r0]
  fc:	10000002 	andne	r0, r0, r2
 100:	0a2000b2 	beq	8003d0 <int_init+0x8003d0>
 104:	00000151 	andeq	r0, r0, r1, asr r1
 108:	2000b214 	andcs	fp, r0, r4, lsl r2
 10c:	0000470a 	andeq	r4, r0, sl, lsl #14
 110:	00b21800 	adcseq	r1, r2, r0, lsl #16
 114:	01e50a20 	mvneq	r0, r0, lsr #20
 118:	b21c0000 	andslt	r0, ip, #0, 0
 11c:	850a2000 	strhi	r2, [sl, #-0]
 120:	20000002 	andcs	r0, r0, r2
 124:	0a2000b2 	beq	8003f4 <int_init+0x8003f4>
 128:	00000017 	andeq	r0, r0, r7, lsl r0
 12c:	2000b224 	andcs	fp, r0, r4, lsr #4
 130:	02a00b00 	adceq	r0, r0, #0, 22
 134:	1b010000 	blne	4013c <int_init+0x4013c>
 138:	00000006 	andeq	r0, r0, r6
 13c:	00006400 	andeq	r6, r0, r0, lsl #8
 140:	f79c0100 			; <UNDEFINED> instruction: 0xf79c0100
 144:	06000001 	streq	r0, [r0], -r1
 148:	00000036 	andeq	r0, r0, r6, lsr r0
 14c:	2c152301 	ldccs	3, cr2, [r5], {1}
 150:	06000000 	streq	r0, [r0], -r0
 154:	000001a0 	andeq	r0, r0, r0, lsr #3
 158:	2c152401 	cfldrscs	mvf2, [r5], {1}
 15c:	0c000000 	stceq	0, cr0, [r0], {-0}
 160:	00747364 	rsbseq	r7, r4, r4, ror #6
 164:	f70f2701 			; <UNDEFINED> instruction: 0xf70f2701
 168:	00000001 	andeq	r0, r0, r1
 16c:	6372730d 	cmnvs	r2, #872415232	; 0x34000000
 170:	13280100 			; <UNDEFINED> instruction: 0x13280100
 174:	000001f7 	strdeq	r0, [r0], -r7
 178:	01006e0e 	tsteq	r0, lr, lsl #28
 17c:	002c1229 	eoreq	r1, ip, r9, lsr #4
 180:	00020000 	andeq	r0, r2, r0
 184:	00000000 	andeq	r0, r0, r0
 188:	300f0000 	andcc	r0, pc, r0
 18c:	34000000 	strcc	r0, [r0], #-0
 190:	aa000000 	bge	198 <.debug_info+0x198>
 194:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 198:	2a010069 	bcs	40344 <int_init+0x40344>
 19c:	0000250d 	andeq	r2, r0, sp, lsl #10
 1a0:	00001b00 	andeq	r1, r0, r0, lsl #22
 1a4:	00001900 	andeq	r1, r0, r0, lsl #18
 1a8:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
 1ac:	fd000000 	stc2	0, cr0, [r0, #-0]
 1b0:	11000001 	tstne	r0, r1
 1b4:	00000014 	andeq	r0, r0, r4, lsl r0
 1b8:	00000209 	andeq	r0, r0, r9, lsl #4
 1bc:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1c0:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 1c4:	00b21c0c 	adcseq	r1, r2, ip, lsl #24
 1c8:	51011220 	tstpl	r1, r0, lsr #4
 1cc:	00ff0902 	rscseq	r0, pc, r2, lsl #18
 1d0:	00002011 	andeq	r2, r0, r1, lsl r0
 1d4:	00020900 	andeq	r0, r2, r0, lsl #18
 1d8:	0001ed00 	andeq	lr, r1, r0, lsl #26
 1dc:	50011200 	andpl	r1, r1, r0, lsl #4
 1e0:	b2200c05 	eorlt	r0, r0, #1280	; 0x500
 1e4:	01122000 	tsteq	r2, r0
 1e8:	ff090251 			; <UNDEFINED> instruction: 0xff090251
 1ec:	00241000 	eoreq	r1, r4, r0
 1f0:	01fd0000 	mvnseq	r0, r0
 1f4:	07000000 	streq	r0, [r0, -r0]
 1f8:	00002c04 	andeq	r2, r0, r4, lsl #24
 1fc:	01b51300 			; <UNDEFINED> instruction: 0x01b51300
 200:	01b50000 			; <UNDEFINED> instruction: 0x01b50000
 204:	a1020000 	mrsge	r0, (UNDEF: 2)
 208:	024d1306 	subeq	r1, sp, #402653184	; 0x18000000
 20c:	024d0000 	subeq	r0, sp, #0, 0
 210:	b2020000 	andlt	r0, r2, #0, 0
 214:	Address 0x0000000000000214 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <int_init+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <int_init+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	04090000 	streq	r0, [r9], #-0
  60:	0b0b3e01 	bleq	2cf86c <int_init+0x2cf86c>
  64:	3a13490b 	bcc	4d2498 <int_init+0x4d2498>
  68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  6c:	0013010b 	andseq	r0, r3, fp, lsl #2
  70:	00280a00 	eoreq	r0, r8, r0, lsl #20
  74:	061c0e03 	ldreq	r0, [ip], -r3, lsl #28
  78:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  7c:	03193f01 	tsteq	r9, #1, 30
  80:	3b0b3a0e 	blcc	2ce8c0 <int_init+0x2ce8c0>
  84:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  88:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  8c:	97184006 	ldrls	r4, [r8, -r6]
  90:	13011942 	movwne	r1, #6466	; 0x1942
  94:	340c0000 	strcc	r0, [ip], #-0
  98:	3a080300 	bcc	200ca0 <int_init+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	1c13490b 			; <UNDEFINED> instruction: 0x1c13490b
  a4:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
  a8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  ac:	0b3b0b3a 	bleq	ec2d9c <int_init+0xec2d9c>
  b0:	13490b39 	movtne	r0, #39737	; 0x9b39
  b4:	340e0000 	strcc	r0, [lr], #-0
  b8:	3a080300 	bcc	200cc0 <int_init+0x200cc0>
  bc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  c0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  c4:	1742b717 	smlaldne	fp, r2, r7, r7
  c8:	0b0f0000 	bleq	3c00d0 <int_init+0x3c00d0>
  cc:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
  d0:	00130106 	andseq	r0, r3, r6, lsl #2
  d4:	82891000 	addhi	r1, r9, #0, 0
  d8:	01110001 	tsteq	r1, r1
  dc:	00001331 	andeq	r1, r0, r1, lsr r3
  e0:	01828911 	orreq	r8, r2, r1, lsl r9
  e4:	31011101 	tstcc	r1, r1, lsl #2
  e8:	00130113 	andseq	r0, r3, r3, lsl r1
  ec:	828a1200 	addhi	r1, sl, #0, 4
  f0:	18020001 	stmdane	r2, {r0}
  f4:	00184291 	mulseq	r8, r1, r2
  f8:	002e1300 	eoreq	r1, lr, r0, lsl #6
  fc:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 100:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 104:	0b3b0b3a 	bleq	ec2df4 <int_init+0xec2df4>
 108:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00300000 	eorseq	r0, r0, r0
   4:	00640000 	rsbeq	r0, r4, r0
   8:	00050000 	andeq	r0, r5, r0
   c:	1b340070 	blne	d001d4 <int_init+0xd001d4>
  10:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  14:	00000000 	andeq	r0, r0, r0
  18:	30000200 	andcc	r0, r0, r0, lsl #4
  1c:	40000000 	andmi	r0, r0, r0
  20:	02000000 	andeq	r0, r0, #0, 0
  24:	009f3000 	addseq	r3, pc, r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000064 	andeq	r0, r0, r4, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000e0 	andeq	r0, r0, r0, ror #1
   4:	00780003 	rsbseq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <int_init+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	6e690000 	cdpvs	0, 6, cr0, cr9, cr0, {0}
  54:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  58:	73747075 	cmnvc	r4, #117, 0	; 0x75
  5c:	632e632d 			; <UNDEFINED> instruction: 0x632e632d
  60:	00000100 	andeq	r0, r0, r0, lsl #2
  64:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  68:	00020068 	andeq	r0, r2, r8, rrx
  6c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  70:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  74:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  78:	2e737470 	mrccs	4, 3, r7, cr3, cr0, {3}
  7c:	00020068 	andeq	r0, r2, r8, rrx
  80:	15050000 	strne	r0, [r5, #-0]
  84:	00020500 	andeq	r0, r2, r0, lsl #10
  88:	03000000 	movweq	r0, #0
  8c:	0505011a 	streq	r0, [r5, #-282]	; 0xfffffee6
  90:	06150515 			; <UNDEFINED> instruction: 0x06150515
  94:	3105050f 	tstcc	r5, pc, lsl #10
  98:	67672f06 	strbvs	r2, [r7, -r6, lsl #30]!
  9c:	05151330 	ldreq	r1, [r5, #-816]	; 0xfffffcd0
  a0:	0514062c 	ldreq	r0, [r4, #-1580]	; 0xfffff9d4
  a4:	05670605 	strbeq	r0, [r7, #-1541]!	; 0xfffff9fb
  a8:	14050109 	strne	r0, [r5], #-265	; 0xfffffef7
  ac:	06050501 	streq	r0, [r5], -r1, lsl #10
  b0:	00090501 	andeq	r0, r9, r1, lsl #10
  b4:	06030402 	streq	r0, [r3], -r2, lsl #8
  b8:	00150583 	andseq	r0, r5, r3, lsl #11
  bc:	06030402 	streq	r0, [r3], -r2, lsl #8
  c0:	00100501 	andseq	r0, r0, r1, lsl #10
  c4:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
  c8:	02001b05 	andeq	r1, r0, #5120	; 0x1400
  cc:	2d060304 	stccs	3, cr0, [r6, #-16]
  d0:	02001405 	andeq	r1, r0, #83886080	; 0x5000000
  d4:	05010304 	streq	r0, [r1, #-772]	; 0xfffffcfc
  d8:	04020005 	streq	r0, [r2], #-5
  dc:	02010603 	andeq	r0, r1, #3145728	; 0x300000
  e0:	0101000e 	tsteq	r1, lr

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	69736162 	ldmdbvs	r3!, {r1, r5, r6, r8, sp, lr}^
   8:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
   c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  10:	68630067 	stmdavs	r3!, {r0, r1, r2, r5, r6}^
  14:	44007261 	strmi	r7, [r0], #-609	; 0xfffffd9f
  18:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
  1c:	425f656c 	subsmi	r6, pc, #108, 10	; 0x1b000000
  20:	63697361 	cmnvs	r9, #-2080374783	; 0x84000001
  24:	5152495f 	cmppl	r2, pc, asr r9
  28:	49460073 	stmdbmi	r6, {r0, r1, r4, r5, r6}^
  2c:	6f635f51 	svcvs	0x00635f51
  30:	6f72746e 	svcvs	0x0072746e
  34:	695f006c 	ldmdbvs	pc, {r2, r3, r5, r6}^	; <UNPREDICTABLE>
  38:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  3c:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
  40:	6261745f 	rsbvs	r7, r1, #1593835520	; 0x5f000000
  44:	4500656c 	strmi	r6, [r0, #-1388]	; 0xfffffa94
  48:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
  4c:	61425f65 	cmpvs	r2, r5, ror #30
  50:	5f636973 	svcpl	0x00636973
  54:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
  58:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  5c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  60:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  64:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  68:	31393130 	teqcc	r9, r0, lsr r1
  6c:	20353230 	eorscs	r3, r5, r0, lsr r2
  70:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  74:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  78:	415b2029 	cmpmi	fp, r9, lsr #32
  7c:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  80:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  84:	6172622d 	cmnvs	r2, sp, lsr #4
  88:	2068636e 	rsbcs	r6, r8, lr, ror #6
  8c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  90:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  94:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  98:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  9c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  a0:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  a4:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  a8:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  ac:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  b0:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  b4:	20706676 	rsbscs	r6, r0, r6, ror r6
  b8:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  bc:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  c0:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  c4:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  c8:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  cc:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  d0:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  d4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  d8:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  dc:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  e0:	6f6c666d 	svcvs	0x006c666d
  e4:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  e8:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  ec:	20647261 	rsbcs	r7, r4, r1, ror #4
  f0:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  f4:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  f8:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  fc:	206d7261 	rsbcs	r7, sp, r1, ror #4
 100:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 104:	613d6863 	teqvs	sp, r3, ror #16
 108:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 10c:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
 110:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
 114:	20626467 	rsbcs	r6, r2, r7, ror #8
 118:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 11c:	4f2d2062 	svcmi	0x002d2062
 120:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
 124:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
 128:	20747361 	rsbscs	r7, r4, r1, ror #6
 12c:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 130:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 134:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 138:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 13c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 140:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 144:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 148:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 14c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 150:	616e4500 	cmnvs	lr, r0, lsl #10
 154:	5f656c62 	svcpl	0x00656c62
 158:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
 15c:	7500325f 	strvc	r3, [r0, #-607]	; 0xfffffda1
 160:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 164:	2064656e 	rsbcs	r6, r4, lr, ror #10
 168:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 16c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 170:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 174:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 178:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 17c:	7300746e 	movwvc	r7, #1134	; 0x46e
 180:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 184:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 188:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 18c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 190:	52490074 	subpl	r0, r9, #116, 0	; 0x74
 194:	65705f51 	ldrbvs	r5, [r0, #-3921]!	; 0xfffff0af
 198:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 19c:	00315f67 	eorseq	r5, r1, r7, ror #30
 1a0:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
 1a4:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
 1a8:	745f7470 	ldrbvc	r7, [pc], #-1136	; 1b0 <.debug_str+0x1b0>
 1ac:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 1b0:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
 1b4:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
 1b8:	7261625f 	rsbvc	r6, r1, #-268435451	; 0xf0000005
 1bc:	72656972 	rsbvc	r6, r5, #1867776	; 0x1c8000
 1c0:	736e7500 	cmnvc	lr, #0, 10
 1c4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1c8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 1cc:	6f6c0074 	svcvs	0x006c0074
 1d0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1d4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1d8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1dc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1e0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1e4:	73694400 	cmnvc	r9, #0, 8
 1e8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 1ec:	5152495f 	cmppl	r2, pc, asr r9
 1f0:	00315f73 	eorseq	r5, r1, r3, ror pc
 1f4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1f8:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1fc:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 200:	70720074 	rsbsvc	r0, r2, r4, ror r0
 204:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 208:	61686374 	smcvs	34356	; 0x8634
 20c:	552f0072 	strpl	r0, [pc, #-114]!	; 1a2 <.debug_str+0x1a2>
 210:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 214:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
 218:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
 21c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 220:	73632f65 	cmnvc	r3, #404	; 0x194
 224:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
 228:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
 22c:	00697062 	rsbeq	r7, r9, r2, rrx
 230:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 234:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 238:	52490074 	subpl	r0, r9, #116, 0	; 0x74
 23c:	65705f51 	ldrbvs	r5, [r0, #-3921]!	; 0xfffff0af
 240:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 244:	00325f67 	eorseq	r5, r2, r7, ror #30
 248:	6b747570 	blvs	1d1d810 <int_init+0x1d1d810>
 24c:	54555000 	ldrbpl	r5, [r5], #-0
 250:	6c003233 	sfmvs	f3, 4, [r0], {51}	; 0x33
 254:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 258:	00746e69 	rsbseq	r6, r4, r9, ror #28
 25c:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
 260:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
 264:	2f637273 	svccs	0x00637273
 268:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
 26c:	70757272 	rsbsvc	r7, r5, r2, ror r2
 270:	632d7374 			; <UNDEFINED> instruction: 0x632d7374
 274:	4500632e 	strmi	r6, [r0, #-814]	; 0xfffffcd2
 278:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 27c:	52495f65 	subpl	r5, r9, #404	; 0x194
 280:	315f7351 	cmpcc	pc, r1, asr r3	; <UNPREDICTABLE>
 284:	73694400 	cmnvc	r9, #0, 8
 288:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 28c:	5152495f 	cmppl	r2, pc, asr r9
 290:	00325f73 	eorseq	r5, r2, r3, ror pc
 294:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 298:	63206465 			; <UNDEFINED> instruction: 0x63206465
 29c:	00726168 	rsbseq	r6, r2, r8, ror #2
 2a0:	5f746e69 	svcpl	0x00746e69
 2a4:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
 2a8:	51524900 	cmppl	r2, r0, lsl #18
 2ac:	7361425f 	cmnvc	r1, #-268435451	; 0xf0000005
 2b0:	Address 0x00000000000002b0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <int_init+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000064 	andeq	r0, r0, r4, rrx
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <int_init+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <int_init+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


maybe.o:     file format elf32-littlearm


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000b4 	strheq	r0, [r0], -r4
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	0001a80c 	andeq	sl, r1, ip, lsl #16
  14:	00016900 	andeq	r6, r1, r0, lsl #18
  18:	00000000 	andeq	r0, r0, r0
  1c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  20:	00746e69 	rsbseq	r6, r4, r9, ror #28
  24:	2b070403 	blcs	0x1c1014
  28:	03000001 	movweq	r0, #1
  2c:	01bc0601 			; <UNDEFINED> instruction: 0x01bc0601
  30:	02030000 	andeq	r0, r3, #0, 0
  34:	00018b05 	andeq	r8, r1, r5, lsl #22
  38:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  3c:	0000019a 	muleq	r0, sl, r1
  40:	4f050803 	svcmi	0x00050803
  44:	03000001 	movweq	r0, #1
  48:	00f80801 	rscseq	r0, r8, r1, lsl #16
  4c:	02030000 	andeq	r0, r3, #0, 0
  50:	00011807 	andeq	r1, r1, r7, lsl #16
  54:	07040300 	streq	r0, [r4, -r0, lsl #6]
  58:	00000106 	andeq	r0, r0, r6, lsl #2
  5c:	38070803 	stmdacc	r7, {r0, r1, fp}
  60:	04000001 	streq	r0, [r0], #-1
  64:	0000001d 	andeq	r0, r0, sp, lsl r0
  68:	00000072 	andeq	r0, r0, r2, ror r0
  6c:	00001d05 	andeq	r1, r0, r5, lsl #26
  70:	5d060000 	stcpl	0, cr0, [r6, #-0]
  74:	01000001 	tsteq	r0, r1
  78:	007e0e1c 	rsbseq	r0, lr, ip, lsl lr
  7c:	04070000 	streq	r0, [r7], #-0
  80:	00000063 	andeq	r0, r0, r3, rrx
  84:	00001d04 	andeq	r1, r0, r4, lsl #26
  88:	00009300 	andeq	r9, r0, r0, lsl #6
  8c:	00930500 	addseq	r0, r3, r0, lsl #10
  90:	07000000 	streq	r0, [r0, -r0]
  94:	0000a004 	andeq	sl, r0, r4
  98:	08010300 	stmdaeq	r1, {r8, r9}
  9c:	000001a3 	andeq	r0, r0, r3, lsr #3
  a0:	00009908 	andeq	r9, r0, r8, lsl #18
  a4:	01950600 	orrseq	r0, r5, r0, lsl #12
  a8:	21010000 	mrscs	r0, (UNDEF: 1)
  ac:	0000b10e 	andeq	fp, r0, lr, lsl #2
  b0:	84040700 	strhi	r0, [r4], #-1792	; 0xfffff900
  b4:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	100e1b0e 	andne	r1, lr, lr, lsl #22
   c:	02000017 	andeq	r0, r0, #23, 0
  10:	0b0b0024 	bleq	0x2c00a8
  14:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  18:	24030000 	strcs	r0, [r3], #-0
  1c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  20:	000e030b 	andeq	r0, lr, fp, lsl #6
  24:	01150400 	tsteq	r5, r0, lsl #8
  28:	13491927 	movtne	r1, #39207	; 0x9927
  2c:	00001301 	andeq	r1, r0, r1, lsl #6
  30:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  34:	06000013 			; <UNDEFINED> instruction: 0x06000013
  38:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  3c:	0b3b0b3a 	bleq	0xec2d2c
  40:	13490b39 	movtne	r0, #39737	; 0x9b39
  44:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  48:	0f070000 	svceq	0x00070000
  4c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  50:	08000013 	stmdaeq	r0, {r0, r1, r4}
  54:	13490026 	movtne	r0, #36902	; 0x9026
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000014 	andeq	r0, r0, r4, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000004c 	andeq	r0, r0, ip, asr #32
   4:	00460003 	subeq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  20:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  24:	2f73656c 	svccs	0x0073656c
  28:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  2c:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  30:	30343273 	eorscc	r3, r4, r3, ror r2
  34:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; 0xfffffe8c
  38:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  3c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  40:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  44:	70720000 	rsbsvc	r0, r2, r0
  48:	00682e69 	rsbeq	r2, r8, r9, ror #28
  4c:	00000001 	andeq	r0, r0, r1

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	20393943 	eorscs	r3, r9, r3, asr #18
   8:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
   c:	30322031 	eorscc	r2, r2, r1, lsr r0
  10:	30313931 	eorscc	r3, r1, r1, lsr r9
  14:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  18:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  1c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  20:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  24:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  28:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  2c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  30:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  34:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  38:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  3c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  40:	205d3939 	subscs	r3, sp, r9, lsr r9
  44:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  48:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  4c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  50:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  54:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  58:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  5c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  60:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  64:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  68:	36373131 			; <UNDEFINED> instruction: 0x36373131
  6c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  70:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  74:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  78:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  7c:	36373131 			; <UNDEFINED> instruction: 0x36373131
  80:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  84:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  88:	616f6c66 	cmnvs	pc, r6, ror #24
  8c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  90:	61683d69 	cmnvs	r8, r9, ror #26
  94:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  98:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  9c:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a0:	616d2d20 	cmnvs	sp, r0, lsr #26
  a4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  a8:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  ac:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  b0:	6b36766d 	blvs	0xd9da6c
  b4:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  b8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  bc:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  c0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  c4:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  c8:	20747361 	rsbscs	r7, r4, r1, ror #6
  cc:	61664f2d 	cmnvs	r6, sp, lsr #30
  d0:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
  d4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  d8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  dc:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
  e0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
  e4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
  e8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  ec:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
  f0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
  f4:	00676e69 	rsbeq	r6, r7, r9, ror #28
  f8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  fc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 100:	61686320 	cmnvs	r8, r0, lsr #6
 104:	6f6c0072 	svcvs	0x006c0072
 108:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 10c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 110:	2064656e 	rsbcs	r6, r4, lr, ror #10
 114:	00746e69 	rsbseq	r6, r4, r9, ror #28
 118:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 11c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 120:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 124:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 128:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
 12c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 130:	2064656e 	rsbcs	r6, r4, lr, ror #10
 134:	00746e69 	rsbseq	r6, r4, r9, ror #28
 138:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 13c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 140:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 144:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 148:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 14c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 150:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 154:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 158:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 15c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 160:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 164:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 168:	73552f00 	cmpvc	r5, #0, 30
 16c:	2f737265 	svccs	0x00737265
 170:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
 174:	6f532f73 	svcvs	0x00532f73
 178:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 17c:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
 180:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
 184:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 188:	73006970 	movwvc	r6, #2416	; 0x970
 18c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 190:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 194:	74757000 	ldrbtvc	r7, [r5], #-0
 198:	6f6c006b 	svcvs	0x006c006b
 19c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1a0:	6300746e 	movwvs	r7, #1134	; 0x46e
 1a4:	00726168 	rsbseq	r6, r2, r8, ror #2
 1a8:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
 1ac:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
 1b0:	2f637273 	svccs	0x00637273
 1b4:	6279616d 	rsbsvs	r6, r9, #1073741851	; 0x4000001b
 1b8:	00632e65 	rsbeq	r2, r3, r5, ror #28
 1bc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1c0:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1c4:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	0x80a5f0
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003741 	andeq	r3, r0, r1, asr #14
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002d 	andeq	r0, r0, sp, lsr #32
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	36373131 			; <UNDEFINED> instruction: 0x36373131
  18:	2d465a4a 	vstrcs	s11, [r6, #-296]	; 0xfffffed8
  1c:	07060053 	smlsdeq	r6, r3, r0, r0
  20:	01090108 	tsteq	r9, r8, lsl #2
  24:	0412020a 	ldreq	r0, [r2], #-522	; 0xfffffdf6
  28:	01180117 	tsteq	r8, r7, lsl r1
  2c:	011a0119 	tsteq	sl, r9, lsl r1
  30:	021e011c 	andseq	r0, lr, #7
  34:	01440122 	cmpeq	r4, r2, lsr #2

mem-barrier.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <dev_barrier>:
   0:	eafffffe 	b	10 <dsb>

00000004 <dmb>:
   4:	e3a00000 	mov	r0, #0, 0
   8:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
   c:	e12fff1e 	bx	lr

00000010 <dsb>:
  10:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  14:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001e41 	andeq	r1, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	4b5a3605 	blmi	168d82c <dsb+0x168d81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <dsb+0x42414>
  1c:	Address 0x000000000000001c is out of bounds.


panic.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <panic>:
   0:	e1a05001 	mov	r5, r1
   4:	e1a04000 	mov	r4, r0
   8:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   c:	e59fc028 	ldr	ip, [pc, #40]	; 3c <panic+0x3c>
  10:	e24dd00c 	sub	sp, sp, #12, 0
  14:	e58d2004 	str	r2, [sp, #4]
  18:	e59f0020 	ldr	r0, [pc, #32]	; 40 <panic+0x40>
  1c:	e59c2000 	ldr	r2, [ip]
  20:	e12fff32 	blx	r2
  24:	e1a02005 	mov	r2, r5
  28:	e1a01004 	mov	r1, r4
  2c:	e59d3004 	ldr	r3, [sp, #4]
  30:	e59f000c 	ldr	r0, [pc, #12]	; 44 <panic+0x44>
  34:	ebfffffe 	bl	0 <printk>
  38:	ebfffffe 	bl	0 <rpi_reboot>
	...
  44:	0000000c 	andeq	r0, r0, ip

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	4e41503c 	mcrmi	0, 2, r5, cr1, cr12, {1}
   4:	3a3e4349 	bcc	f90d30 <panic+0xf90d30>
   8:	00000000 	andeq	r0, r0, r0
   c:	253a7325 	ldrcs	r7, [sl, #-805]!	; 0xfffffcdb
  10:	50203a64 	eorpl	r3, r0, r4, ror #20
  14:	43494e41 	movtmi	r4, #40513	; 0x9e41
  18:	4e415020 	cdpmi	0, 4, cr5, cr1, cr0, {1}
  1c:	50204349 	eorpl	r4, r0, r9, asr #6
  20:	43494e41 	movtmi	r4, #40513	; 0x9e41
  24:	7325203a 			; <UNDEFINED> instruction: 0x7325203a
  28:	Address 0x0000000000000028 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001cd 	andeq	r0, r0, sp, asr #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	0001700c 	andeq	r7, r1, ip
  14:	0001ce00 	andeq	ip, r1, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	00004800 	andeq	r4, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	90070403 	andls	r0, r7, r3, lsl #8
  30:	03000001 	movweq	r0, #1
  34:	02140601 	andseq	r0, r4, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001f005 	andeq	pc, r1, r5
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000206 	andeq	r0, r0, r6, lsl #4
  48:	b4050803 	strlt	r0, [r5], #-2051	; 0xfffff7fd
  4c:	03000001 	movweq	r0, #1
  50:	012b0801 			; <UNDEFINED> instruction: 0x012b0801
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00014b07 	andeq	r4, r1, r7, lsl #22
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000139 	andeq	r0, r0, r9, lsr r1
  64:	9d070803 	stcls	8, cr0, [r7, #-12]
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	c2060000 	andgt	r0, r6, #0, 0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	0000020f 	andeq	r0, r0, pc, lsl #4
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	02010600 	andeq	r0, r1, #0, 12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	06000000 	streq	r0, [r0], -r0
  c0:	0000023e 	andeq	r0, r0, lr, lsr r2
  c4:	a10d0b03 	tstge	sp, r3, lsl #22
  c8:	06000000 	streq	r0, [r0], -r0
  cc:	0000015e 	andeq	r0, r0, lr, asr r1
  d0:	a10d0c03 	tstge	sp, r3, lsl #24
  d4:	06000000 	streq	r0, [r0], -r0
  d8:	00000018 	andeq	r0, r0, r8, lsl r0
  dc:	a10d0d03 	tstge	sp, r3, lsl #26
  e0:	06000000 	streq	r0, [r0], -r0
  e4:	00000184 	andeq	r0, r0, r4, lsl #3
  e8:	a10d0e03 	tstge	sp, r3, lsl #28
  ec:	06000000 	streq	r0, [r0], -r0
  f0:	0000022f 	andeq	r0, r0, pc, lsr #4
  f4:	a10d0f03 	tstge	sp, r3, lsl #30
  f8:	06000000 	streq	r0, [r0], -r0
  fc:	0000024d 	andeq	r0, r0, sp, asr #4
 100:	a10d1003 	tstge	sp, r3
 104:	06000000 	streq	r0, [r0], -r0
 108:	0000011e 	andeq	r0, r0, lr, lsl r1
 10c:	a10d1103 	tstge	sp, r3, lsl #2
 110:	06000000 	streq	r0, [r0], -r0
 114:	00000220 	andeq	r0, r0, r0, lsr #4
 118:	a10d1203 	tstge	sp, r3, lsl #4
 11c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 120:	0000000b 	andeq	r0, r0, fp
 124:	00070501 	andeq	r0, r7, r1, lsl #10
 128:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
 12c:	01000000 	mrseq	r0, (UNDEF: 0)
 130:	0001b89c 	muleq	r1, ip, r8
 134:	016b0a00 	cmneq	fp, r0, lsl #20
 138:	05010000 	streq	r0, [r1, #-0]
 13c:	00009b1a 	andeq	r9, r0, sl, lsl fp
 140:	00000400 	andeq	r0, r0, r0, lsl #8
 144:	00000000 	andeq	r0, r0, r0
 148:	00110a00 	andseq	r0, r1, r0, lsl #20
 14c:	05010000 	streq	r0, [r1, #-0]
 150:	00002524 	andeq	r2, r0, r4, lsr #10
 154:	00002600 	andeq	r2, r0, r0, lsl #12
 158:	00002200 	andeq	r2, r0, r0, lsl #4
 15c:	736d0b00 	cmnvc	sp, #0, 22
 160:	05010067 	streq	r0, [r1, #-103]	; 0xffffff99
 164:	00009b38 	andeq	r9, r0, r8, lsr fp
 168:	00004800 	andeq	r4, r0, r0, lsl #16
 16c:	00004400 	andeq	r4, r0, r0, lsl #8
 170:	00240c00 	eoreq	r0, r4, r0, lsl #24
 174:	01840000 	orreq	r0, r4, r0
 178:	010d0000 	mrseq	r0, (UNDEF: 13)
 17c:	00030550 	andeq	r0, r3, r0, asr r5
 180:	00000000 	andeq	r0, r0, r0
 184:	0000380e 	andeq	r3, r0, lr, lsl #16
 188:	0001b800 	andeq	fp, r1, r0, lsl #16
 18c:	0001ae00 	andeq	sl, r1, r0, lsl #28
 190:	50010d00 	andpl	r0, r1, r0, lsl #26
 194:	000c0305 	andeq	r0, ip, r5, lsl #6
 198:	010d0000 	mrseq	r0, (UNDEF: 13)
 19c:	00740251 	rsbseq	r0, r4, r1, asr r2
 1a0:	0252010d 	subseq	r0, r2, #1073741827	; 0x40000003
 1a4:	010d0075 	tsteq	sp, r5, ror r0
 1a8:	6c910353 	ldcvs	3, cr0, [r1], {83}	; 0x53
 1ac:	3c0f0006 	stccc	0, cr0, [pc], {6}
 1b0:	c4000000 	strgt	r0, [r0], #-0
 1b4:	00000001 	andeq	r0, r0, r1
 1b8:	0001fa10 	andeq	pc, r1, r0, lsl sl	; <UNPREDICTABLE>
 1bc:	0001fa00 	andeq	pc, r1, r0, lsl #20
 1c0:	06280200 	strteq	r0, [r8], -r0, lsl #4
 1c4:	00000010 	andeq	r0, r0, r0, lsl r0
 1c8:	00000000 	andeq	r0, r0, r0
 1cc:	066b0200 	strbteq	r0, [fp], -r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <panic+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <panic+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <panic+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a0e0300 	bcc	380c84 <panic+0x380c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	050b0000 	streq	r0, [fp, #-0]
  90:	3a080300 	bcc	200c98 <panic+0x200c98>
  94:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  98:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  9c:	1742b717 	smlaldne	fp, r2, r7, r7
  a0:	890c0000 	stmdbhi	ip, {}	; <UNPREDICTABLE>
  a4:	11010182 	smlabbne	r1, r2, r1, r0
  a8:	00130101 	andseq	r0, r3, r1, lsl #2
  ac:	828a0d00 	addhi	r0, sl, #0, 26
  b0:	18020001 	stmdane	r2, {r0}
  b4:	00184291 	mulseq	r8, r1, r2
  b8:	82890e00 	addhi	r0, r9, #0, 28
  bc:	01110101 	tsteq	r1, r1, lsl #2
  c0:	13011331 	movwne	r1, #4913	; 0x1331
  c4:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
  c8:	11000182 	smlabbne	r0, r2, r1, r0
  cc:	00133101 	andseq	r3, r3, r1, lsl #2
  d0:	002e1000 	eoreq	r1, lr, r0
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <panic+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000001c 	andeq	r0, r0, ip, lsl r0
   c:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  10:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  28:	00230000 	eoreq	r0, r3, r0
  2c:	00010000 	andeq	r0, r1, r0
  30:	00002351 	andeq	r2, r0, r1, asr r3
  34:	00004800 	andeq	r4, r0, r0, lsl #16
  38:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
  4c:	00000020 	andeq	r0, r0, r0, lsr #32
  50:	20520001 	subscs	r0, r2, r1
  54:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
  58:	02000000 	andeq	r0, r0, #0, 0
  5c:	006c9100 	rsbeq	r9, ip, r0, lsl #2
  60:	00000000 	andeq	r0, r0, r0
  64:	Address 0x0000000000000064 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000048 	andeq	r0, r0, r8, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009a 	muleq	r0, sl, r0
   4:	006f0003 	rsbeq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <panic+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	61700000 	cmnvs	r0, r0
  54:	2e63696e 	vnmulcs.f16	s13, s6, s29	; <UNPREDICTABLE>
  58:	00010063 	andeq	r0, r1, r3, rrx
  5c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  60:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  64:	70720000 	rsbsvc	r0, r2, r0
  68:	6e692d69 	cdpvs	13, 6, cr2, cr9, cr9, {3}
  6c:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
  70:	682e6c61 	stmdavs	lr!, {r0, r5, r6, sl, fp, sp, lr}
  74:	00000200 	andeq	r0, r0, r0, lsl #4
  78:	003d0500 	eorseq	r0, sp, r0, lsl #10
  7c:	00000205 	andeq	r0, r0, r5, lsl #4
  80:	05160000 	ldreq	r0, [r6, #-0]
  84:	3d051305 	stccc	3, cr1, [r5, #-20]	; 0xffffffec
  88:	05051106 	streq	r1, [r5, #-262]	; 0xfffffefa
  8c:	2d3d0567 	cfldr32cs	mvfx0, [sp, #-412]!	; 0xfffffe64
  90:	2f05052e 	svccs	0x0005052e
  94:	2f062e2e 	svccs	0x00062e2e
  98:	0008029f 	muleq	r8, pc, r2	; <UNPREDICTABLE>
  9c:	Address 0x000000000000009c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	6f626572 	svcvs	0x00626572
   8:	7000746f 	andvc	r7, r0, pc, ror #8
   c:	63696e61 	cmnvs	r9, #1552	; 0x610
  10:	6e696c00 	cdpvs	12, 6, cr6, cr9, cr0, {0}
  14:	006f6e65 	rsbeq	r6, pc, r5, ror #28
  18:	73625f5f 	cmnvc	r2, #380	; 0x17c
  1c:	74735f73 	ldrbtvc	r5, [r3], #-3955	; 0xfffff08d
  20:	5f747261 	svcpl	0x00747261
  24:	4e47005f 	mcrmi	0, 2, r0, cr7, cr15, {2}
  28:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  2c:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  30:	20312e32 	eorscs	r2, r1, r2, lsr lr
  34:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  38:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  3c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  40:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  44:	5b202965 	blpl	80a5e0 <panic+0x80a5e0>
  48:	2f4d5241 	svccs	0x004d5241
  4c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  50:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  54:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  58:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  5c:	6f697369 	svcvs	0x00697369
  60:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  64:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  68:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  6c:	616f6c66 	cmnvs	pc, r6, ror #24
  70:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  74:	61683d69 	cmnvs	r8, r9, ror #26
  78:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  7c:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  80:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  84:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  88:	613d7570 	teqvs	sp, r0, ror r5
  8c:	31316d72 	teqcc	r1, r2, ror sp
  90:	7a6a3637 	bvc	1a8d974 <panic+0x1a8d974>
  94:	20732d66 	rsbscs	r2, r3, r6, ror #26
  98:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  9c:	613d656e 	teqvs	sp, lr, ror #10
  a0:	31316d72 	teqcc	r1, r2, ror sp
  a4:	7a6a3637 	bvc	1a8d988 <panic+0x1a8d988>
  a8:	20732d66 	rsbscs	r2, r3, r6, ror #26
  ac:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  b0:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  b4:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  b8:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  bc:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  c0:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  c4:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  c8:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  cc:	616d2d20 	cmnvs	sp, r0, lsr #26
  d0:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  d4:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  d8:	2b7a6b36 	blcs	1e9adb8 <panic+0x1e9adb8>
  dc:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  e0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  e4:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  e8:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  ec:	7361664f 	cmnvc	r1, #82837504	; 0x4f00000
  f0:	4f2d2074 	svcmi	0x002d2074
  f4:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  f8:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
  fc:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 100:	20393975 	eorscs	r3, r9, r5, ror r9
 104:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 108:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 10c:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 110:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 114:	61747365 	cmnvs	r4, r5, ror #6
 118:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 11c:	5f5f0067 	svcpl	0x005f0067
 120:	676f7270 			; <UNDEFINED> instruction: 0x676f7270
 124:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
 128:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
 12c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 130:	2064656e 	rsbcs	r6, r4, lr, ror #10
 134:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 138:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 13c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 140:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 144:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 148:	7300746e 	movwvc	r7, #1134	; 0x46e
 14c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 150:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 154:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 158:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 15c:	5f5f0074 	svcpl	0x005f0074
 160:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
 164:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
 168:	66005f5f 			; <UNDEFINED> instruction: 0x66005f5f
 16c:	00656c69 	rsbeq	r6, r5, r9, ror #24
 170:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
 174:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
 178:	2f637273 	svccs	0x00637273
 17c:	696e6170 	stmdbvs	lr!, {r4, r5, r6, r8, sp, lr}^
 180:	00632e63 	rsbeq	r2, r3, r3, ror #28
 184:	73625f5f 	cmnvc	r2, #380	; 0x17c
 188:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
 18c:	005f5f64 	subseq	r5, pc, r4, ror #30
 190:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 194:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 198:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 19c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1a0:	6f6c2067 	svcvs	0x006c2067
 1a4:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 1a8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1ac:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1b0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1b4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1b8:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1bc:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1c0:	70720074 	rsbsvc	r0, r2, r4, ror r0
 1c4:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 1c8:	61686374 	smcvs	34356	; 0x8634
 1cc:	552f0072 	strpl	r0, [pc, #-114]!	; 162 <.debug_str+0x162>
 1d0:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 1d4:	6c696d2f 	stclvs	13, cr6, [r9], #-188	; 0xffffff44
 1d8:	532f7365 			; <UNDEFINED> instruction: 0x532f7365
 1dc:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 1e0:	73632f65 	cmnvc	r3, #404	; 0x194
 1e4:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
 1e8:	696c2f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, sp}^
 1ec:	00697062 	rsbeq	r7, r9, r2, rrx
 1f0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 1f4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1f8:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
 1fc:	6b746e69 	blvs	1d1bba8 <panic+0x1d1bba8>
 200:	74757000 	ldrbtvc	r7, [r5], #-0
 204:	6f6c006b 	svcvs	0x006c006b
 208:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 20c:	6300746e 	movwvs	r7, #1134	; 0x46e
 210:	00726168 	rsbseq	r6, r2, r8, ror #2
 214:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 218:	63206465 			; <UNDEFINED> instruction: 0x63206465
 21c:	00726168 	rsbseq	r6, r2, r8, ror #2
 220:	65685f5f 	strbvs	r5, [r8, #-3935]!	; 0xfffff0a1
 224:	735f7061 	cmpvc	pc, #97, 0	; 0x61
 228:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 22c:	5f005f5f 	svcpl	0x00005f5f
 230:	7461645f 	strbtvc	r6, [r1], #-1119	; 0xfffffba1
 234:	74735f61 	ldrbtvc	r5, [r3], #-3937	; 0xfffff09f
 238:	5f747261 	svcpl	0x00747261
 23c:	5f5f005f 	svcpl	0x005f005f
 240:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
 244:	6174735f 	cmnvs	r4, pc, asr r3
 248:	5f5f7472 	svcpl	0x005f7472
 24c:	645f5f00 	ldrbvs	r5, [pc], #-3840	; 254 <.debug_str+0x254>
 250:	5f617461 	svcpl	0x00617461
 254:	5f646e65 	svcpl	0x00646e65
 258:	Address 0x0000000000000258 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <panic+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000048 	andeq	r0, r0, r8, asr #32
  20:	8e040e46 	cdphi	14, 0, cr0, cr4, cr6, {2}
  24:	100e4401 	andne	r4, lr, r1, lsl #8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <panic+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <panic+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


put-get.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <put16>:
   0:	e1c010b0 	strh	r1, [r0]
   4:	e12fff1e 	bx	lr

00000008 <PUT16>:
   8:	e1c010b0 	strh	r1, [r0]
   c:	e12fff1e 	bx	lr

00000010 <PUT8>:
  10:	e5c01000 	strb	r1, [r0]
  14:	e12fff1e 	bx	lr

00000018 <GET8>:
  18:	e5d00000 	ldrb	r0, [r0]
  1c:	e12fff1e 	bx	lr

00000020 <GETPC>:
  20:	e1a0000e 	mov	r0, lr
  24:	e12fff1e 	bx	lr

00000028 <dummy>:
  28:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001e41 	andeq	r1, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	4b5a3605 	blmi	168d82c <dummy+0x168d804>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <dummy+0x423fc>
  1c:	Address 0x000000000000001c is out of bounds.


reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <at_user_level>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e200001f 	and	r0, r0, #31, 0
   8:	e2400010 	sub	r0, r0, #16, 0
   c:	e16f0f10 	clz	r0, r0
  10:	e1a002a0 	lsr	r0, r0, #5
  14:	e12fff1e 	bx	lr

00000018 <set_user_level>:
  18:	e10f3000 	mrs	r3, CPSR
  1c:	e3c3301f 	bic	r3, r3, #31, 0
  20:	e3833010 	orr	r3, r3, #16, 0
  24:	e129f003 	msr	CPSR_fc, r3
  28:	e12fff1e 	bx	lr

0000002c <rpi_reboot>:
  2c:	e92d4010 	push	{r4, lr}
  30:	e10f3000 	mrs	r3, CPSR
  34:	e203301f 	and	r3, r3, #31, 0
  38:	e3530010 	cmp	r3, #16, 0
  3c:	1a000003 	bne	50 <rpi_reboot+0x24>
  40:	e10f3000 	mrs	r3, CPSR
  44:	e3c3301f 	bic	r3, r3, #31, 0
  48:	e3833010 	orr	r3, r3, #16, 0
  4c:	e129f003 	msr	CPSR_fc, r3
  50:	ebfffffe 	bl	0 <reboot_callout>
  54:	ebfffffe 	bl	0 <uart_flush_tx>
  58:	e3a0000a 	mov	r0, #10, 0
  5c:	ebfffffe 	bl	0 <delay_ms>
  60:	e59f1014 	ldr	r1, [pc, #20]	; 7c <rpi_reboot+0x50>
  64:	e59f0014 	ldr	r0, [pc, #20]	; 80 <rpi_reboot+0x54>
  68:	ebfffffe 	bl	0 <PUT32>
  6c:	e59f1010 	ldr	r1, [pc, #16]	; 84 <rpi_reboot+0x58>
  70:	e59f0010 	ldr	r0, [pc, #16]	; 88 <rpi_reboot+0x5c>
  74:	ebfffffe 	bl	0 <PUT32>
  78:	eafffffe 	b	78 <rpi_reboot+0x4c>
  7c:	5a000001 	bpl	88 <rpi_reboot+0x5c>
  80:	20100024 	andscs	r0, r0, r4, lsr #32
  84:	5a000020 	bpl	10c <rpi_reboot+0xe0>
  88:	2010001c 	andscs	r0, r0, ip, lsl r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000027d 	andeq	r0, r0, sp, ror r2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000042 	andeq	r0, r0, r2, asr #32
  10:	0001760c 	andeq	r7, r1, ip, lsl #12
  14:	0001fc00 	andeq	pc, r1, r0, lsl #24
  18:	00001800 	andeq	r1, r0, r0, lsl #16
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00002503 	andeq	r2, r0, r3, lsl #10
  30:	07040400 	streq	r0, [r4, -r0, lsl #8]
  34:	000001a5 	andeq	r0, r0, r5, lsr #3
  38:	48060104 	stmdami	r6, {r2, r8}
  3c:	04000002 	streq	r0, [r0], #-2
  40:	021e0502 	andseq	r0, lr, #8388608	; 0x800000
  44:	04040000 	streq	r0, [r4], #-0
  48:	00023a05 	andeq	r3, r2, r5, lsl #20
  4c:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  50:	000001e2 	andeq	r0, r0, r2, ror #3
  54:	3a080104 	bcc	200418 <rpi_reboot+0x2003ec>
  58:	04000001 	streq	r0, [r0], #-1
  5c:	01630702 	cmneq	r3, r2, lsl #14
  60:	04040000 	streq	r0, [r4], #-0
  64:	00015107 	andeq	r5, r1, r7, lsl #2
  68:	07080400 	streq	r0, [r8, -r0, lsl #8]
  6c:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
  70:	00002505 	andeq	r2, r0, r5, lsl #10
  74:	00007f00 	andeq	r7, r0, r0, lsl #30
  78:	00250600 	eoreq	r0, r5, r0, lsl #12
  7c:	07000000 	streq	r0, [r0, -r0]
  80:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  84:	8b0e1c02 	blhi	387094 <rpi_reboot+0x387068>
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	00007004 	andeq	r7, r0, r4
  90:	00250500 	eoreq	r0, r5, r0, lsl #10
  94:	00a00000 	adceq	r0, r0, r0
  98:	a0060000 	andge	r0, r6, r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00ad0408 	adceq	r0, sp, r8, lsl #8
  a4:	01040000 	mrseq	r0, (UNDEF: 4)
  a8:	00024308 	andeq	r4, r2, r8, lsl #6
  ac:	00a60300 	adceq	r0, r6, r0, lsl #6
  b0:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
  b4:	02000002 	andeq	r0, r0, #2, 0
  b8:	00be0e21 	adcseq	r0, lr, r1, lsr #28
  bc:	04080000 	streq	r0, [r8], #-0
  c0:	00000091 	muleq	r0, r1, r0
  c4:	00000b09 	andeq	r0, r0, r9, lsl #22
  c8:	110d0100 	mrsne	r0, (UNDEF: 29)
  cc:	00000031 	andeq	r0, r0, r1, lsr r0
  d0:	0000000a 	andeq	r0, r0, sl
  d4:	061f0100 	ldreq	r0, [pc], -r0, lsl #2
  d8:	0000002c 	andeq	r0, r0, ip, lsr #32
  dc:	00000060 	andeq	r0, r0, r0, rrx
  e0:	01d59c01 	bicseq	r9, r5, r1, lsl #24
  e4:	2d0b0000 	stccs	0, cr0, [fp, #-0]
  e8:	01000002 	tsteq	r0, r2
  ec:	002c0f2c 	eoreq	r0, ip, ip, lsr #30
  f0:	001c0000 	andseq	r0, ip, r0
  f4:	250b2010 	strcs	r2, [fp, #-16]
  f8:	01000000 	mrseq	r0, (UNDEF: 0)
  fc:	002c0f2d 	eoreq	r0, ip, sp, lsr #30
 100:	00240000 	eoreq	r0, r4, r0
 104:	8b0b2010 	blhi	2c8048 <rpi_reboot+0x2c801c>
 108:	01000001 	tsteq	r0, r1
 10c:	002c0f2e 	eoreq	r0, ip, lr, lsr #30
 110:	00000000 	andeq	r0, r0, r0
 114:	c90c5a00 	stmdbgt	ip, {r9, fp, ip, lr}
 118:	01000001 	tsteq	r0, r1
 11c:	002c0f2f 	eoreq	r0, ip, pc, lsr #30
 120:	0d200000 	stceq	0, cr0, [r0, #-0]
 124:	000001ef 	andeq	r0, r0, pc, ror #3
 128:	0000002c 	andeq	r0, r0, ip, lsr #32
 12c:	00000002 	andeq	r0, r0, r2
 130:	08200100 	stmdaeq	r0!, {r8}
 134:	0000014c 	andeq	r0, r0, ip, asr #2
 138:	0000000e 	andeq	r0, r0, lr
 13c:	02000f00 	andeq	r0, r0, #0, 30
 140:	00040000 	andeq	r0, r4, r0
	...
 14c:	0001d510 	andeq	sp, r1, r0, lsl r5
 150:	00004000 	andeq	r4, r0, r0
 154:	00400100 	subeq	r0, r0, r0, lsl #2
 158:	00100000 	andseq	r0, r0, r0
 15c:	21010000 	mrscs	r0, (UNDEF: 1)
 160:	00017309 	andeq	r7, r1, r9, lsl #6
 164:	01e20f00 	mvneq	r0, r0, lsl #30
 168:	002b0000 	eoreq	r0, fp, r0
 16c:	00230000 	eoreq	r0, r3, r0
 170:	11000000 	mrsne	r0, (UNDEF: 0)
 174:	00000054 	andeq	r0, r0, r4, asr r0
 178:	0000024f 	andeq	r0, r0, pc, asr #4
 17c:	00005811 	andeq	r5, r0, r1, lsl r8
 180:	00025c00 	andeq	r5, r2, r0, lsl #24
 184:	00601200 	rsbeq	r1, r0, r0, lsl #4
 188:	02680000 	rsbeq	r0, r8, #0, 0
 18c:	01980000 	orrseq	r0, r8, r0
 190:	01130000 	tsteq	r3, r0
 194:	003a0150 	eorseq	r0, sl, r0, asr r1
 198:	00006c12 	andeq	r6, r0, r2, lsl ip
 19c:	00027400 	andeq	r7, r2, r0, lsl #8
 1a0:	0001b800 	andeq	fp, r1, r0, lsl #16
 1a4:	50011300 	andpl	r1, r1, r0, lsl #6
 1a8:	00240c05 	eoreq	r0, r4, r5, lsl #24
 1ac:	01132010 	tsteq	r3, r0, lsl r0
 1b0:	010c0551 	tsteq	ip, r1, asr r5
 1b4:	005a0000 	subseq	r0, sl, r0
 1b8:	00007814 	andeq	r7, r0, r4, lsl r8
 1bc:	00027400 	andeq	r7, r2, r0, lsl #8
 1c0:	50011300 	andpl	r1, r1, r0, lsl #6
 1c4:	001c0c05 	andseq	r0, ip, r5, lsl #24
 1c8:	01132010 	tsteq	r3, r0, lsl r0
 1cc:	200c0551 	andcs	r0, ip, r1, asr r5
 1d0:	005a0000 	subseq	r0, sl, r0
 1d4:	00331500 	eorseq	r1, r3, r0, lsl #10
 1d8:	17010000 	strne	r0, [r1, -r0]
 1dc:	01ef0106 	mvneq	r0, r6, lsl #2
 1e0:	35090000 	strcc	r0, [r9, #-0]
 1e4:	01000002 	tsteq	r0, r2
 1e8:	00310e18 	eorseq	r0, r1, r8, lsl lr
 1ec:	16000000 	strne	r0, [r0], -r0
 1f0:	00000197 	muleq	r0, r7, r1
 1f4:	25050e01 	strcs	r0, [r5, #-3585]	; 0xfffff1ff
 1f8:	01000000 	mrseq	r0, (UNDEF: 0)
 1fc:	0000020d 	andeq	r0, r0, sp, lsl #4
 200:	00023509 	andeq	r3, r2, r9, lsl #10
 204:	0e0f0100 	adfeqe	f0, f7, f0
 208:	00000031 	andeq	r0, r0, r1, lsr r0
 20c:	01ef1700 	mvneq	r1, r0, lsl #14
 210:	00000000 	andeq	r0, r0, r0
 214:	00180000 	andseq	r0, r8, r0
 218:	9c010000 	stcls	0, cr0, [r1], {-0}
 21c:	0000022e 	andeq	r0, r0, lr, lsr #4
 220:	0002000f 	andeq	r0, r2, pc
 224:	00006800 	andeq	r6, r0, r0, lsl #16
 228:	00006400 	andeq	r6, r0, r0, lsl #8
 22c:	d5170000 	ldrle	r0, [r7, #-0]
 230:	18000001 	stmdane	r0, {r0}
 234:	14000000 	strne	r0, [r0], #-0
 238:	01000000 	mrseq	r0, (UNDEF: 0)
 23c:	00024f9c 	muleq	r2, ip, pc	; <UNPREDICTABLE>
 240:	01e20f00 	mvneq	r0, r0, lsl #30
 244:	008f0000 	addeq	r0, pc, r0
 248:	00870000 	addeq	r0, r7, r0
 24c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 250:	00000016 	andeq	r0, r0, r6, lsl r0
 254:	00000016 	andeq	r0, r0, r6, lsl r0
 258:	06013b02 	streq	r3, [r1], -r2, lsl #22
 25c:	00025419 	andeq	r5, r2, r9, lsl r4
 260:	00025400 	andeq	r5, r2, r0, lsl #8
 264:	064d0200 	strbeq	r0, [sp], -r0, lsl #4
 268:	00014819 	andeq	r4, r1, r9, lsl r8
 26c:	00014800 	andeq	r4, r1, r0, lsl #16
 270:	06580200 	ldrbeq	r0, [r8], -r0, lsl #4
 274:	00002d19 	andeq	r2, r0, r9, lsl sp
 278:	00002d00 	andeq	r2, r0, r0, lsl #26
 27c:	06b20200 	ldrteq	r0, [r2], r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <rpi_reboot+0x2c0080>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	26030000 	strcs	r0, [r3], -r0
  20:	00134900 	andseq	r4, r3, r0, lsl #18
  24:	00240400 	eoreq	r0, r4, r0, lsl #8
  28:	0b3e0b0b 	bleq	f82c5c <rpi_reboot+0xf82c30>
  2c:	00000e03 	andeq	r0, r0, r3, lsl #28
  30:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  34:	01134919 	tsteq	r3, r9, lsl r9
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	13490005 	movtne	r0, #36869	; 0x9005
  40:	34070000 	strcc	r0, [r7], #-0
  44:	3a0e0300 	bcc	380c4c <rpi_reboot+0x380c20>
  48:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  4c:	3f13490b 	svccc	0x0013490b
  50:	00193c19 	andseq	r3, r9, r9, lsl ip
  54:	000f0800 	andeq	r0, pc, r0, lsl #16
  58:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a0e0300 	bcc	380c68 <rpi_reboot+0x380c3c>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <rpi_reboot+0xec2d38>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	11190187 	tstne	r9, r7, lsl #3
  80:	40061201 	andmi	r1, r6, r1, lsl #4
  84:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  88:	00001301 	andeq	r1, r0, r1, lsl #6
  8c:	0300340b 	movweq	r3, #1035	; 0x40b
  90:	3b0b3a0e 	blcc	2ce8d0 <rpi_reboot+0x2ce8a4>
  94:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  98:	00061c13 	andeq	r1, r6, r3, lsl ip
  9c:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a0:	0b3a0e03 	bleq	e838b4 <rpi_reboot+0xe83888>
  a4:	0b390b3b 	bleq	e42d98 <rpi_reboot+0xe42d6c>
  a8:	0b1c1349 	bleq	704dd4 <rpi_reboot+0x704da8>
  ac:	1d0d0000 	stcne	0, cr0, [sp, #-0]
  b0:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
  b4:	0b42b801 	bleq	10ae0c0 <rpi_reboot+0x10ae094>
  b8:	0b581755 	bleq	1605e14 <rpi_reboot+0x1605de8>
  bc:	0b570b59 	bleq	15c2e28 <rpi_reboot+0x15c2dfc>
  c0:	00001301 	andeq	r1, r0, r1, lsl #6
  c4:	55010b0e 	strpl	r0, [r1, #-2830]	; 0xfffff4f2
  c8:	0f000017 	svceq	0x00000017
  cc:	13310034 	teqne	r1, #52, 0	; 0x34
  d0:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  d4:	10000017 	andne	r0, r0, r7, lsl r0
  d8:	1331011d 	teqne	r1, #1073741831	; 0x40000007
  dc:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
  e0:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
  e4:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
  e8:	010b570b 	tsteq	fp, fp, lsl #14
  ec:	11000013 	tstne	r0, r3, lsl r0
  f0:	00018289 	andeq	r8, r1, r9, lsl #5
  f4:	13310111 	teqne	r1, #1073741828	; 0x40000004
  f8:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
  fc:	11010182 	smlabbne	r1, r2, r1, r0
 100:	01133101 	tsteq	r3, r1, lsl #2
 104:	13000013 	movwne	r0, #19
 108:	0001828a 	andeq	r8, r1, sl, lsl #5
 10c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 110:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
 114:	01018289 	smlabbeq	r1, r9, r2, r8
 118:	13310111 	teqne	r1, #1073741828	; 0x40000004
 11c:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
 120:	03193f01 	tsteq	r9, #1, 30
 124:	3b0b3a0e 	blcc	2ce964 <rpi_reboot+0x2ce938>
 128:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 12c:	010b2019 	tsteq	fp, r9, lsl r0
 130:	16000013 			; <UNDEFINED> instruction: 0x16000013
 134:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 138:	0b3a0e03 	bleq	e8394c <rpi_reboot+0xe83920>
 13c:	0b390b3b 	bleq	e42e30 <rpi_reboot+0xe42e04>
 140:	13491927 	movtne	r1, #39207	; 0x9927
 144:	13010b20 	movwne	r0, #6944	; 0x1b20
 148:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
 14c:	11133101 	tstne	r3, r1, lsl #2
 150:	40061201 	andmi	r1, r6, r1, lsl #4
 154:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 158:	00001301 	andeq	r1, r0, r1, lsl #6
 15c:	3f002e18 	svccc	0x00002e18
 160:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 164:	3a0e030e 	bcc	380da4 <rpi_reboot+0x380d78>
 168:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 16c:	1900000b 	stmdbne	r0, {r0, r1, r3}
 170:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 174:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 178:	0b3a0e03 	bleq	e8398c <rpi_reboot+0xe83960>
 17c:	0b390b3b 	bleq	e42e70 <rpi_reboot+0xe42e44>
 180:	Address 0x0000000000000180 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	01000004 	tsteq	r0, r4
   4:	0000002c 	andeq	r0, r0, ip, lsr #32
   8:	00000034 	andeq	r0, r0, r4, lsr r0
   c:	9f300002 	svcls	0x00300002
  10:	00000034 	andeq	r0, r0, r4, lsr r0
  14:	00000034 	andeq	r0, r0, r4, lsr r0
  18:	00530001 	subseq	r0, r3, r1
  1c:	00000000 	andeq	r0, r0, r0
  20:	03000000 	movweq	r0, #0
  24:	00000000 	andeq	r0, r0, r0
  28:	40000000 	andmi	r0, r0, r0
  2c:	44000000 	strmi	r0, [r0], #-0
  30:	02000000 	andeq	r0, r0, #0, 0
  34:	449f3000 	ldrmi	r3, [pc], #0	; 8 <.debug_loc+0x8>
  38:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
  3c:	01000000 	mrseq	r0, (UNDEF: 0)
  40:	00485300 	subeq	r5, r8, r0, lsl #6
  44:	004c0000 	subeq	r0, ip, r0
  48:	00050000 	andeq	r0, r5, r0
  4c:	21400073 	hvccs	3
  50:	00004c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
  54:	00005000 	andeq	r5, r0, r0
  58:	53000100 	movwpl	r0, #256	; 0x100
	...
  64:	00000002 	andeq	r0, r0, r2
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000004 	andeq	r0, r0, r4
  70:	9f300002 	svcls	0x00300002
  74:	00000004 	andeq	r0, r0, r4
  78:	00000008 	andeq	r0, r0, r8
  7c:	00500001 	subseq	r0, r0, r1
  80:	00000000 	andeq	r0, r0, r0
  84:	02000000 	andeq	r0, r0, #0, 0
  88:	00000000 	andeq	r0, r0, r0
  8c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  90:	1c000000 	stcne	0, cr0, [r0], {-0}
  94:	02000000 	andeq	r0, r0, #0, 0
  98:	1c9f3000 	ldcne	0, cr3, [pc], {0}
  9c:	20000000 	andcs	r0, r0, r0
  a0:	01000000 	mrseq	r0, (UNDEF: 0)
  a4:	00205300 	eoreq	r5, r0, r0, lsl #6
  a8:	00240000 	eoreq	r0, r4, r0
  ac:	00050000 	andeq	r0, r5, r0
  b0:	21400073 	hvccs	3
  b4:	0000249f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  b8:	00002c00 	andeq	r2, r0, r0, lsl #24
  bc:	53000100 	movwpl	r0, #256	; 0x100
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000008c 	andeq	r0, r0, ip, lsl #1
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	0000002c 	andeq	r0, r0, ip, lsr #32
   4:	0000002c 	andeq	r0, r0, ip, lsr #32
   8:	00000030 	andeq	r0, r0, r0, lsr r0
   c:	00000038 	andeq	r0, r0, r8, lsr r0
	...
  1c:	0000008c 	andeq	r0, r0, ip, lsl #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000114 	andeq	r0, r0, r4, lsl r1
   4:	005e0003 	subseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <rpi_reboot+0xfffffe6c>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	65720000 	ldrbvs	r0, [r2, #-0]!
  54:	746f6f62 	strbtvc	r6, [pc], #-3938	; 5c <.debug_line+0x5c>
  58:	0100632e 	tsteq	r0, lr, lsr #6
  5c:	70720000 	rsbsvc	r0, r2, r0
  60:	00682e69 	rsbeq	r2, r8, r9, ror #28
  64:	00000002 	andeq	r0, r0, r2
  68:	05001905 	streq	r1, [r0, #-2309]	; 0xfffff6fb
  6c:	00000002 	andeq	r0, r0, r2
  70:	010d0300 	mrseq	r0, SP_mon
  74:	13130505 	tstne	r3, #20971520	; 0x1400000
  78:	06130531 			; <UNDEFINED> instruction: 0x06130531
  7c:	2f010501 	svccs	0x00010501
  80:	85061b05 	strhi	r1, [r6, #-2821]	; 0xfffff4fb
  84:	14130505 	ldrne	r0, [r3], #-1285	; 0xfffffafb
  88:	052f0905 	streq	r0, [pc, #-2309]!	; fffff78b <rpi_reboot+0xfffff75f>
  8c:	05010616 	streq	r0, [r1, #-1558]	; 0xfffff9ea
  90:	052f0605 	streq	r0, [pc, #-1541]!	; fffffa93 <rpi_reboot+0xfffffa67>
  94:	0511060e 	ldreq	r0, [r1, #-1550]	; 0xfffff9f2
  98:	01052f05 	tsteq	r5, r5, lsl #30
  9c:	0617052f 	ldreq	r0, [r7], -pc, lsr #10
  a0:	13050530 	movwne	r0, #21808	; 0x5530
  a4:	13016e03 	movwne	r6, #7683	; 0x1e03
  a8:	06170513 			; <UNDEFINED> instruction: 0x06170513
  ac:	05010f03 	streq	r0, [r1, #-3843]	; 0xfffff0fd
  b0:	2e710305 	cdpcs	3, 7, cr0, cr1, cr5, {0}
  b4:	13053106 	movwne	r3, #20742	; 0x5106
  b8:	07050106 	streq	r0, [r5, -r6, lsl #2]
  bc:	052e0d03 	streq	r0, [lr, #-3331]!	; 0xfffff2fd
  c0:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
  c4:	01760306 	cmneq	r6, r6, lsl #6
  c8:	14130505 	ldrne	r0, [r3], #-1285	; 0xfffffafb
  cc:	052f0905 	streq	r0, [pc, #-2309]!	; fffff7cf <rpi_reboot+0xfffff7a3>
  d0:	05010616 	streq	r0, [r1, #-1558]	; 0xfffff9ea
  d4:	052f0605 	streq	r0, [pc, #-1541]!	; fffffad7 <rpi_reboot+0xfffffaab>
  d8:	0511060e 	ldreq	r0, [r1, #-1550]	; 0xfffff9f2
  dc:	062e2f05 	strteq	r2, [lr], -r5, lsl #30
  e0:	30010a03 	andcc	r0, r1, r3, lsl #20
  e4:	13134d2f 	tstne	r3, #3008	; 0xbc0
  e8:	00671513 	rsbeq	r1, r7, r3, lsl r5
  ec:	67010402 	strvs	r0, [r1, -r2, lsl #8]
  f0:	02000d05 	andeq	r0, r0, #320	; 0x140
  f4:	05010104 	streq	r0, [r1, #-260]	; 0xfffffefc
  f8:	0402000a 	streq	r0, [r2], #-10
  fc:	05050101 	streq	r0, [r5, #-257]	; 0xfffffeff
 100:	01040200 	mrseq	r0, R12_usr
 104:	000d0501 	andeq	r0, sp, r1, lsl #10
 108:	01010402 	tsteq	r1, r2, lsl #8
 10c:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 110:	02010104 	andeq	r0, r1, #1
 114:	0101000a 	tsteq	r1, sl

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	6f626572 	svcvs	0x00626572
   8:	7500746f 	strvc	r7, [r0, #-1135]	; 0xfffffb91
   c:	5f726573 	svcpl	0x00726573
  10:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0xfffffa94
  14:	6572006c 	ldrbvs	r0, [r2, #-108]!	; 0xffffff94
  18:	746f6f62 	strbtvc	r6, [pc], #-3938	; 20 <.debug_str+0x20>
  1c:	6c61635f 	stclvs	3, cr6, [r1], #-380	; 0xfffffe84
  20:	74756f6c 	ldrbtvc	r6, [r5], #-3948	; 0xfffff094
  24:	5f4d5000 	svcpl	0x004d5000
  28:	474f4457 	smlsldmi	r4, pc, r7, r4	; <UNPREDICTABLE>
  2c:	54555000 	ldrbpl	r5, [r5], #-0
  30:	73003233 	movwvc	r3, #563	; 0x233
  34:	755f7465 	ldrbvc	r7, [pc, #-1125]	; fffffbd7 <rpi_reboot+0xfffffbab>
  38:	5f726573 	svcpl	0x00726573
  3c:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0xfffffa94
  40:	4e47006c 	cdpmi	0, 4, cr0, cr7, cr12, {3}
  44:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  48:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  4c:	20312e32 	eorscs	r2, r1, r2, lsr lr
  50:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  54:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  58:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  5c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  60:	5b202965 	blpl	80a5fc <rpi_reboot+0x80a5d0>
  64:	2f4d5241 	svccs	0x004d5241
  68:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  6c:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  70:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  74:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  78:	6f697369 	svcvs	0x00697369
  7c:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  80:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  84:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  88:	616f6c66 	cmnvs	pc, r6, ror #24
  8c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  90:	61683d69 	cmnvs	r8, r9, ror #26
  94:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  98:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  9c:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  a0:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  a4:	613d7570 	teqvs	sp, r0, ror r5
  a8:	31316d72 	teqcc	r1, r2, ror sp
  ac:	7a6a3637 	bvc	1a8d990 <rpi_reboot+0x1a8d964>
  b0:	20732d66 	rsbscs	r2, r3, r6, ror #26
  b4:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  b8:	613d656e 	teqvs	sp, lr, ror #10
  bc:	31316d72 	teqcc	r1, r2, ror sp
  c0:	7a6a3637 	bvc	1a8d9a4 <rpi_reboot+0x1a8d978>
  c4:	20732d66 	rsbscs	r2, r3, r6, ror #26
  c8:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  cc:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  d0:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  d4:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  d8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  dc:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  e0:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  e4:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
  e8:	616d2d20 	cmnvs	sp, r0, lsr #26
  ec:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  f0:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  f4:	2b7a6b36 	blcs	1e9add4 <rpi_reboot+0x1e9ada8>
  f8:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  fc:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 100:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 104:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 108:	7361664f 	cmnvc	r1, #82837504	; 0x4f00000
 10c:	4f2d2074 	svcmi	0x002d2074
 110:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
 114:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 118:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 11c:	20393975 	eorscs	r3, r9, r5, ror r9
 120:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 124:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 128:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 12c:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 130:	61747365 	cmnvs	r4, r5, ror #6
 134:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 138:	6e750067 	cdpvs	0, 7, cr0, cr5, cr7, {3}
 13c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 140:	63206465 			; <UNDEFINED> instruction: 0x63206465
 144:	00726168 	rsbseq	r6, r2, r8, ror #2
 148:	616c6564 	cmnvs	ip, r4, ror #10
 14c:	736d5f79 	cmnvc	sp, #484	; 0x1e4
 150:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 154:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 158:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 15c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 160:	7300746e 	movwvc	r7, #1134	; 0x46e
 164:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 168:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 16c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 170:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 174:	2f2e0074 	svccs	0x002e0074
 178:	66617473 			; <UNDEFINED> instruction: 0x66617473
 17c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
 180:	65722f63 	ldrbvs	r2, [r2, #-3939]!	; 0xfffff09d
 184:	746f6f62 	strbtvc	r6, [pc], #-3938	; 18c <.debug_str+0x18c>
 188:	5000632e 	andpl	r6, r0, lr, lsr #6
 18c:	41505f4d 	cmpmi	r0, sp, asr #30
 190:	4f575353 	svcmi	0x00575353
 194:	61004452 	tstvs	r0, r2, asr r4
 198:	73755f74 	cmnvc	r5, #116, 30	; 0x1d0
 19c:	6c5f7265 	lfmvs	f7, 2, [pc], {101}	; 0x65
 1a0:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
 1a4:	736e7500 	cmnvc	lr, #0, 10
 1a8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1ac:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 1b0:	6f6c0074 	svcvs	0x006c0074
 1b4:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1b8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1bc:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1c0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1c8:	5f4d5000 	svcpl	0x004d5000
 1cc:	43545352 	cmpmi	r4, #1207959553	; 0x48000001
 1d0:	4352575f 	cmpmi	r2, #24903680	; 0x17c0000
 1d4:	465f4746 	ldrbmi	r4, [pc], -r6, asr #14
 1d8:	5f4c4c55 	svcpl	0x004c4c55
 1dc:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 1e0:	6f6c0054 	svcvs	0x006c0054
 1e4:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1e8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1ec:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1f0:	5f697072 	svcpl	0x00697072
 1f4:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 1f8:	00726168 	rsbseq	r6, r2, r8, ror #2
 1fc:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 200:	6d2f7372 	stcvs	3, cr7, [pc, #-456]!	; 40 <.debug_str+0x40>
 204:	73656c69 	cmnvc	r5, #26880	; 0x6900
 208:	756f532f 	strbvc	r5, [pc, #-815]!	; fffffee1 <rpi_reboot+0xfffffeb5>
 20c:	2f656372 	svccs	0x00656372
 210:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
 214:	2f786c30 	svccs	0x00786c30
 218:	7062696c 	rsbvc	r6, r2, ip, ror #18
 21c:	68730069 	ldmdavs	r3!, {r0, r3, r5, r6}^
 220:	2074726f 	rsbscs	r7, r4, pc, ror #4
 224:	00746e69 	rsbseq	r6, r4, r9, ror #28
 228:	6b747570 	blvs	1d1d7f0 <rpi_reboot+0x1d1d7c4>
 22c:	5f4d5000 	svcpl	0x004d5000
 230:	43545352 	cmpmi	r4, #1207959553	; 0x48000001
 234:	73706300 	cmnvc	r0, #0, 6
 238:	6f6c0072 	svcvs	0x006c0072
 23c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 240:	6300746e 	movwvs	r7, #1134	; 0x46e
 244:	00726168 	rsbseq	r6, r2, r8, ror #2
 248:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 24c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 250:	00726168 	rsbseq	r6, r2, r8, ror #2
 254:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 258:	756c665f 	strbvc	r6, [ip, #-1631]!	; 0xfffff9a1
 25c:	745f6873 	ldrbvc	r6, [pc], #-2163	; 264 <rpi_reboot+0x238>
 260:	Address 0x0000000000000260 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_reboot+0x80a5c4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000018 	andeq	r0, r0, r8, lsl r0
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	0000002c 	andeq	r0, r0, ip, lsr #32
  3c:	00000060 	andeq	r0, r0, r0, rrx
  40:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  44:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_reboot+0x12cd800>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <rpi_reboot+0x423f8>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


timer-interrupt:     file format elf32-littlearm


Disassembly of section .text:

00000000 <timer_interrupt_init>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e24dd018 	sub	sp, sp, #24, 0
   c:	e59f002c 	ldr	r0, [pc, #44]	; 40 <timer_interrupt_init+0x40>
  10:	ebfffffe 	bl	0 <printk>
  14:	e3a01001 	mov	r1, #1, 0
  18:	e59f0024 	ldr	r0, [pc, #36]	; 44 <timer_interrupt_init+0x44>
  1c:	ebfffffe 	bl	0 <PUT32>
  20:	e1a01004 	mov	r1, r4
  24:	e59f001c 	ldr	r0, [pc, #28]	; 48 <timer_interrupt_init+0x48>
  28:	ebfffffe 	bl	0 <PUT32>
  2c:	e3a010a2 	mov	r1, #162, 0	; 0xa2
  30:	e59f0014 	ldr	r0, [pc, #20]	; 4c <timer_interrupt_init+0x4c>
  34:	e28dd018 	add	sp, sp, #24, 0
  38:	e8bd4010 	pop	{r4, lr}
  3c:	eafffffe 	b	0 <PUT32>
  40:	0000010c 	andeq	r0, r0, ip, lsl #2
  44:	2000b218 	andcs	fp, r0, r8, lsl r2
  48:	2000b400 	andcs	fp, r0, r0, lsl #8
  4c:	2000b408 	andcs	fp, r0, r8, lsl #8

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  10:	6e692d72 	mcrvs	13, 3, r2, cr9, cr2, {3}
  14:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  18:	2e747075 	mrccs	0, 3, r7, cr4, cr5, {3}
  1c:	00000063 	andeq	r0, r0, r3, rrx
  20:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  24:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  28:	3a73253a 	bcc	1cc9518 <timer_interrupt_init+0x1cc9518>
  2c:	6f3a6425 	svcvs	0x003a6425
  30:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a
  34:	72772074 	rsbsvc	r2, r7, #116, 0	; 0x74
  38:	3a676e6f 	bcc	19db9fc <timer_interrupt_init+0x19db9fc>
  3c:	70786520 	rsbsvc	r6, r8, r0, lsr #10
  40:	20746365 	rsbscs	r6, r4, r5, ror #6
  44:	67207825 	strvs	r7, [r0, -r5, lsr #16]!
  48:	2520746f 	strcs	r7, [r0, #-1135]!	; 0xfffffb91
  4c:	73252078 			; <UNDEFINED> instruction: 0x73252078
  50:	666f5b20 	strbtvs	r5, [pc], -r0, lsr #22
  54:	64253d66 	strtvs	r3, [r5], #-3430	; 0xfffff29a
  58:	69626e2c 	stmdbvs	r2!, {r2, r3, r5, r9, sl, fp, sp, lr}^
  5c:	253d7374 	ldrcs	r7, [sp, #-884]!	; 0xfffffc8c
  60:	0a0a5d64 	beq	2975f8 <timer_interrupt_init+0x2975f8>
  64:	00000000 	andeq	r0, r0, r0
  68:	5f657375 	svcpl	0x00657375
  6c:	69623233 	stmdbvs	r2!, {r0, r1, r4, r5, r9, ip, sp}^
  70:	6f635f74 	svcvs	0x00635f74
  74:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xfffff18b
  78:	00000072 	andeq	r0, r0, r2, ror r0
  7c:	73657270 	cmnvc	r5, #112, 4
  80:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
  84:	00000072 	andeq	r0, r0, r2, ror r0
  88:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  8c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  90:	3a73253a 	bcc	1cc9580 <timer_interrupt_init+0x1cc9580>
  94:	773a6425 	ldrvc	r6, [sl, -r5, lsr #8]!
  98:	68746469 	ldmdavs	r4!, {r0, r3, r5, r6, sl, sp, lr}^
  9c:	6f727720 	svcvs	0x00727720
  a0:	203a676e 	eorscs	r6, sl, lr, ror #14
  a4:	65707865 	ldrbvs	r7, [r0, #-2149]!	; 0xfffff79b
  a8:	25207463 	strcs	r7, [r0, #-1123]!	; 0xfffffb9d
  ac:	6f672078 	svcvs	0x00672078
  b0:	78252074 	stmdavc	r5!, {r2, r4, r5, r6, sp}
  b4:	20732520 	rsbscs	r2, r3, r0, lsr #10
  b8:	66666f5b 	uqsaxvs	r6, r6, fp
  bc:	2c64253d 	cfstr64cs	mvdx2, [r4], #-244	; 0xffffff0c
  c0:	7469626e 	strbtvc	r6, [r9], #-622	; 0xfffffd92
  c4:	64253d73 	strtvs	r3, [r5], #-3443	; 0xfffff28d
  c8:	000a0a5d 	andeq	r0, sl, sp, asr sl
  cc:	5f746e69 	svcpl	0x00746e69
  d0:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
  d4:	0064656c 	rsbeq	r6, r4, ip, ror #10
  d8:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  dc:	6e655f72 	mcrvs	15, 3, r5, cr5, cr2, {3}
  e0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  e4:	00000064 	andeq	r0, r0, r4, rrx
  e8:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  ec:	5f726574 	svcpl	0x00726574
  f0:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
  f4:	0064656c 	rsbeq	r6, r4, ip, ror #10
  f8:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  fc:	5f726574 	svcpl	0x00726574
 100:	73657270 	cmnvc	r5, #112, 4
 104:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
 108:	00000072 	andeq	r0, r0, r2, ror r0
 10c:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
 110:	20737465 	rsbscs	r7, r3, r5, ror #8
 114:	63656863 	cmnvs	r5, #6488064	; 0x630000
 118:	2064656b 	rsbcs	r6, r4, fp, ror #10
 11c:	2174756f 	cmncs	r4, pc, ror #10
 120:	Address 0x0000000000000120 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.5394>:
   0:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
   4:	68635f72 	stmdavs	r3!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
   8:	5f6b6365 	svcpl	0x006b6365
   c:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
  10:	00737465 	rsbseq	r7, r3, r5, ror #8

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000060e 	andeq	r0, r0, lr, lsl #12
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000069 	andeq	r0, r0, r9, rrx
  10:	0000230c 	andeq	r2, r0, ip, lsl #6
  14:	00020b00 	andeq	r0, r2, r0, lsl #22
  18:	00001800 	andeq	r1, r0, r0, lsl #16
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	ca070403 	bgt	1c1014 <timer_interrupt_init+0x1c1014>
  30:	03000002 	movweq	r0, #2
  34:	02910601 	addseq	r0, r1, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00005f05 	andeq	r5, r0, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001ef 	andeq	r0, r0, pc, ror #3
  48:	e1050803 	tst	r5, r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	02700801 	rsbseq	r0, r0, #65536	; 0x10000
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	0002e107 	andeq	lr, r2, r7, lsl #2
  5c:	02bc0400 	adcseq	r0, ip, #0, 8
  60:	34040000 	strcc	r0, [r4], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	00000352 	andeq	r0, r0, r2, asr r3
  70:	a5070803 	strge	r0, [r7, #-2051]	; 0xfffff7fd
  74:	05000002 	streq	r0, [r0, #-2]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	73070000 	movwvc	r0, #28672	; 0x7000
  88:	02000001 	andeq	r0, r0, #1, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010300 	stmdaeq	r1, {r8, r9}
  b0:	0000031a 	andeq	r0, r0, sl, lsl r3
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	02c50700 	sbceq	r0, r5, #0, 14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	091e0304 	ldmdbeq	lr, {r2, r8, r9}
  d0:	00000135 	andeq	r0, r0, r5, lsr r1
  d4:	00022d0b 	andeq	r2, r2, fp, lsl #26
  d8:	0f210300 	svceq	0x00210300
  dc:	0000005d 	andeq	r0, r0, sp, asr r0
  e0:	001e0104 	andseq	r0, lr, r4, lsl #2
  e4:	0002d70b 	andeq	sp, r2, fp, lsl #14
  e8:	0f220300 	svceq	0x00220300
  ec:	0000005d 	andeq	r0, r0, sp, asr r0
  f0:	001c0204 	andseq	r0, ip, r4, lsl #4
  f4:	0003980b 	andeq	r9, r3, fp, lsl #16
  f8:	0f270300 	svceq	0x00270300
  fc:	0000005d 	andeq	r0, r0, sp, asr r0
 100:	001a0104 	andseq	r0, sl, r4, lsl #2
 104:	0003760b 	andeq	r7, r3, fp, lsl #12
 108:	0f290300 	svceq	0x00290300
 10c:	0000005d 	andeq	r0, r0, sp, asr r0
 110:	00180104 	andseq	r0, r8, r4, lsl #2
 114:	0001a00b 	andeq	sl, r1, fp
 118:	0f2b0300 	svceq	0x002b0300
 11c:	0000005d 	andeq	r0, r0, sp, asr r0
 120:	00160104 	andseq	r0, r6, r4, lsl #2
 124:	0001610b 	andeq	r6, r1, fp, lsl #2
 128:	0f2d0300 	svceq	0x002d0300
 12c:	0000005d 	andeq	r0, r0, sp, asr r0
 130:	00090704 	andeq	r0, r9, r4, lsl #14
 134:	03050400 	movweq	r0, #21504	; 0x5400
 138:	2f030000 	svccs	0x00030000
 13c:	0000cb03 	andeq	ip, r0, r3, lsl #22
 140:	04070c00 	streq	r0, [r7], #-3072	; 0xfffff400
 144:	0000002c 	andeq	r0, r0, ip, lsr #32
 148:	aa0e3303 	bge	38cd5c <timer_interrupt_init+0x38cd5c>
 14c:	0d000001 	stceq	0, cr0, [r0, #-4]
 150:	00000041 	andeq	r0, r0, r1, asr #32
 154:	2000b400 	andcs	fp, r0, r0, lsl #8
 158:	0001910d 	andeq	r9, r1, sp, lsl #2
 15c:	00b40000 	adcseq	r0, r4, r0
 160:	02600d20 	rsbeq	r0, r0, #32, 26	; 0x800
 164:	b4040000 	strlt	r0, [r4], #-0
 168:	090d2000 	stmdbeq	sp, {sp}
 16c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 170:	0d2000b4 	stceq	0, cr0, [r0, #-720]!	; 0xfffffd30
 174:	0000023f 	andeq	r0, r0, pc, lsr r2
 178:	2000b40c 	andcs	fp, r0, ip, lsl #8
 17c:	0003a40d 	andeq	sl, r3, sp, lsl #8
 180:	00b41000 	adcseq	r1, r4, r0
 184:	03ea0d20 	mvneq	r0, #32, 26	; 0x800
 188:	b4140000 	ldrlt	r0, [r4], #-0
 18c:	f40d2000 	vst4.8	{d2-d5}, [sp], r0
 190:	18000002 	stmdane	r0, {r1}
 194:	0d2000b4 	stceq	0, cr0, [r0, #-720]!	; 0xfffffd30
 198:	000003b5 			; <UNDEFINED> instruction: 0x000003b5
 19c:	2000b41c 	andcs	fp, r0, ip, lsl r4
 1a0:	0003260d 	andeq	r2, r3, sp, lsl #12
 1a4:	00b42000 	adcseq	r2, r4, r0
 1a8:	070c0020 	streq	r0, [ip, -r0, lsr #32]
 1ac:	00002c04 	andeq	r2, r0, r4, lsl #24
 1b0:	06140500 	ldreq	r0, [r4], -r0, lsl #10
 1b4:	0000021c 	andeq	r0, r0, ip, lsl r2
 1b8:	0000000d 	andeq	r0, r0, sp
 1bc:	00b20000 	adcseq	r0, r2, r0
 1c0:	03d80d20 	bicseq	r0, r8, #32, 26	; 0x800
 1c4:	b2000000 	andlt	r0, r0, #0, 0
 1c8:	ca0d2000 	bgt	348008 <timer_interrupt_init+0x348008>
 1cc:	04000003 	streq	r0, [r0], #-3
 1d0:	0d2000b2 	stceq	0, cr0, [r0, #-712]!	; 0xfffffd38
 1d4:	000001c5 	andeq	r0, r0, r5, asr #3
 1d8:	2000b208 	andcs	fp, r0, r8, lsl #4
 1dc:	0001850d 	andeq	r8, r1, sp, lsl #10
 1e0:	00b20c00 	adcseq	r0, r2, r0, lsl #24
 1e4:	01d30d20 	bicseq	r0, r3, r0, lsr #26
 1e8:	b2100000 	andslt	r0, r0, #0, 0
 1ec:	520d2000 	andpl	r2, sp, #0, 0
 1f0:	14000002 	strne	r0, [r0], #-2
 1f4:	0d2000b2 	stceq	0, cr0, [r0, #-712]!	; 0xfffffd38
 1f8:	00000364 	andeq	r0, r0, r4, ror #6
 1fc:	2000b218 	andcs	fp, r0, r8, lsl r2
 200:	0003430d 	andeq	r4, r3, sp, lsl #6
 204:	00b21c00 	adcseq	r1, r2, r0, lsl #24
 208:	00500d20 	subseq	r0, r0, r0, lsr #26
 20c:	b2200000 	eorlt	r0, r0, #0, 0
 210:	7e0d2000 	cdpvc	0, 0, cr2, cr13, cr0, {0}
 214:	24000002 	strcs	r0, [r0], #-2
 218:	002000b2 	strhteq	r0, [r0], -r2
 21c:	0003840e 	andeq	r8, r3, lr, lsl #8
 220:	0d3f0100 	ldfeqs	f0, [pc, #-0]	; 228 <.debug_info+0x228>
 224:	00043301 	andeq	r3, r4, r1, lsl #6
 228:	01fe0f00 	mvnseq	r0, r0, lsl #30
 22c:	04430000 	strbeq	r0, [r3], #-0
 230:	03050000 	movweq	r0, #20480	; 0x5000
 234:	00000000 	andeq	r0, r0, r0
 238:	00028d10 	andeq	r8, r2, r0, lsl sp
 23c:	755f1100 	ldrbvc	r1, [pc, #-256]	; 144 <.debug_info+0x144>
 240:	43010400 	movwmi	r0, #5120	; 0x1400
 244:	00025e05 	andeq	r5, r2, r5, lsl #28
 248:	00731200 	rsbseq	r1, r3, r0, lsl #4
 24c:	35054301 	strcc	r4, [r5, #-769]	; 0xfffffcff
 250:	12000001 	andne	r0, r0, #1, 0
 254:	43010075 	movwmi	r0, #4213	; 0x1075
 258:	00002c05 	andeq	r2, r0, r5, lsl #24
 25c:	78130000 	ldmdavc	r3, {}	; <UNPREDICTABLE>
 260:	05430100 	strbeq	r0, [r3, #-256]	; 0xffffff00
 264:	0000023d 	andeq	r0, r0, sp, lsr r2
 268:	70786513 	rsbsvc	r6, r8, r3, lsl r5
 26c:	05430100 	strbeq	r0, [r3, #-256]	; 0xffffff00
 270:	0000002c 	andeq	r0, r0, ip, lsr #32
 274:	0001f814 	andeq	pc, r1, r4, lsl r8	; <UNPREDICTABLE>
 278:	05430100 	strbeq	r0, [r3, #-256]	; 0xffffff00
 27c:	0000002c 	andeq	r0, r0, ip, lsr #32
 280:	00001b14 	andeq	r1, r0, r4, lsl fp
 284:	05430100 	strbeq	r0, [r3, #-256]	; 0xffffff00
 288:	0000002c 	andeq	r0, r0, ip, lsr #32
 28c:	02e21000 	rsceq	r1, r2, #0, 0
 290:	5f110000 	svcpl	0x00110000
 294:	01040075 	tsteq	r4, r5, ror r0
 298:	02b30544 	adcseq	r0, r3, #68, 10	; 0x11000000
 29c:	73120000 	tstvc	r2, #0, 0
 2a0:	05440100 	strbeq	r0, [r4, #-256]	; 0xffffff00
 2a4:	00000135 	andeq	r0, r0, r5, lsr r1
 2a8:	01007512 	tsteq	r0, r2, lsl r5
 2ac:	002c0544 	eoreq	r0, ip, r4, asr #10
 2b0:	13000000 	movwne	r0, #0
 2b4:	44010078 	strmi	r0, [r1], #-120	; 0xffffff88
 2b8:	00029205 	andeq	r9, r2, r5, lsl #4
 2bc:	78651300 	stmdavc	r5!, {r8, r9, ip}^
 2c0:	44010070 	strmi	r0, [r1], #-112	; 0xffffff90
 2c4:	00002c05 	andeq	r2, r0, r5, lsl #24
 2c8:	01f81400 	mvnseq	r1, r0, lsl #8
 2cc:	44010000 	strmi	r0, [r1], #-0
 2d0:	00002c05 	andeq	r2, r0, r5, lsl #24
 2d4:	001b1400 	andseq	r1, fp, r0, lsl #8
 2d8:	44010000 	strmi	r0, [r1], #-0
 2dc:	00002c05 	andeq	r2, r0, r5, lsl #24
 2e0:	37100000 	ldrcc	r0, [r0, -r0]
 2e4:	11000003 	tstne	r0, r3
 2e8:	0400755f 	streq	r7, [r0], #-1375	; 0xfffffaa1
 2ec:	08054501 	stmdaeq	r5, {r0, r8, sl, lr}
 2f0:	12000003 	andne	r0, r0, #3, 0
 2f4:	45010073 	strmi	r0, [r1, #-115]	; 0xffffff8d
 2f8:	00013505 	andeq	r3, r1, r5, lsl #10
 2fc:	00751200 	rsbseq	r1, r5, r0, lsl #4
 300:	2c054501 	cfstr32cs	mvfx4, [r5], {1}
 304:	00000000 	andeq	r0, r0, r0
 308:	01007813 	tsteq	r0, r3, lsl r8
 30c:	02e70545 	rsceq	r0, r7, #289406976	; 0x11400000
 310:	65130000 	ldrvs	r0, [r3, #-0]
 314:	01007078 	tsteq	r0, r8, ror r0
 318:	002c0545 	eoreq	r0, ip, r5, asr #10
 31c:	f8140000 			; <UNDEFINED> instruction: 0xf8140000
 320:	01000001 	tsteq	r0, r1
 324:	002c0545 	eoreq	r0, ip, r5, asr #10
 328:	1b140000 	blne	500008 <timer_interrupt_init+0x500008>
 32c:	01000000 	mrseq	r0, (UNDEF: 0)
 330:	002c0545 	eoreq	r0, ip, r5, asr #10
 334:	10000000 	andne	r0, r0, r0
 338:	0000038c 	andeq	r0, r0, ip, lsl #7
 33c:	00755f11 	rsbseq	r5, r5, r1, lsl pc
 340:	05460104 	strbeq	r0, [r6, #-260]	; 0xfffffefc
 344:	0000035d 	andeq	r0, r0, sp, asr r3
 348:	01007312 	tsteq	r0, r2, lsl r3
 34c:	01350546 	teqeq	r5, r6, asr #10
 350:	75120000 	ldrvc	r0, [r2, #-0]
 354:	05460100 	strbeq	r0, [r6, #-256]	; 0xffffff00
 358:	0000002c 	andeq	r0, r0, ip, lsr #32
 35c:	00781300 	rsbseq	r1, r8, r0, lsl #6
 360:	3c054601 	stccc	6, cr4, [r5], {1}
 364:	13000003 	movwne	r0, #3
 368:	00707865 	rsbseq	r7, r0, r5, ror #16
 36c:	2c054601 	stccs	6, cr4, [r5], {1}
 370:	14000000 	strne	r0, [r0], #-0
 374:	000001f8 	strdeq	r0, [r0], -r8
 378:	2c054601 	stccs	6, cr4, [r5], {1}
 37c:	14000000 	strne	r0, [r0], #-0
 380:	0000001b 	andeq	r0, r0, fp, lsl r0
 384:	2c054601 	stccs	6, cr4, [r5], {1}
 388:	00000000 	andeq	r0, r0, r0
 38c:	0003e110 	andeq	lr, r3, r0, lsl r1
 390:	755f1100 	ldrbvc	r1, [pc, #-256]	; 298 <.debug_info+0x298>
 394:	47010400 	strmi	r0, [r1, -r0, lsl #8]
 398:	0003b205 	andeq	fp, r3, r5, lsl #4
 39c:	00731200 	rsbseq	r1, r3, r0, lsl #4
 3a0:	35054701 	strcc	r4, [r5, #-1793]	; 0xfffff8ff
 3a4:	12000001 	andne	r0, r0, #1, 0
 3a8:	47010075 	smlsdxmi	r1, r5, r0, r0
 3ac:	00002c05 	andeq	r2, r0, r5, lsl #24
 3b0:	78130000 	ldmdavc	r3, {}	; <UNPREDICTABLE>
 3b4:	05470100 	strbeq	r0, [r7, #-256]	; 0xffffff00
 3b8:	00000391 	muleq	r0, r1, r3
 3bc:	70786513 	rsbsvc	r6, r8, r3, lsl r5
 3c0:	05470100 	strbeq	r0, [r7, #-256]	; 0xffffff00
 3c4:	0000002c 	andeq	r0, r0, ip, lsr #32
 3c8:	0001f814 	andeq	pc, r1, r4, lsl r8	; <UNPREDICTABLE>
 3cc:	05470100 	strbeq	r0, [r7, #-256]	; 0xffffff00
 3d0:	0000002c 	andeq	r0, r0, ip, lsr #32
 3d4:	00001b14 	andeq	r1, r0, r4, lsl fp
 3d8:	05470100 	strbeq	r0, [r7, #-256]	; 0xffffff00
 3dc:	0000002c 	andeq	r0, r0, ip, lsr #32
 3e0:	5f111500 	svcpl	0x00111500
 3e4:	01040075 	tsteq	r4, r5, ror r0
 3e8:	04030548 	streq	r0, [r3], #-1352	; 0xfffffab8
 3ec:	73120000 	tstvc	r2, #0, 0
 3f0:	05480100 	strbeq	r0, [r8, #-256]	; 0xffffff00
 3f4:	00000135 	andeq	r0, r0, r5, lsr r1
 3f8:	01007512 	tsteq	r0, r2, lsl r5
 3fc:	002c0548 	eoreq	r0, ip, r8, asr #10
 400:	13000000 	movwne	r0, #0
 404:	48010078 	stmdami	r1, {r3, r4, r5, r6}
 408:	0003e205 	andeq	lr, r3, r5, lsl #4
 40c:	78651300 	stmdavc	r5!, {r8, r9, ip}^
 410:	48010070 	stmdami	r1, {r4, r5, r6}
 414:	00002c05 	andeq	r2, r0, r5, lsl #24
 418:	01f81400 	mvnseq	r1, r0, lsl #8
 41c:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
 420:	00002c05 	andeq	r2, r0, r5, lsl #24
 424:	001b1400 	andseq	r1, fp, r0, lsl #8
 428:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
 42c:	00002c05 	andeq	r2, r0, r5, lsl #24
 430:	16000000 	strne	r0, [r0], -r0
 434:	000000b4 	strheq	r0, [r0], -r4
 438:	00000443 	andeq	r0, r0, r3, asr #8
 43c:	00002c17 	andeq	r2, r0, r7, lsl ip
 440:	09001300 	stmdbeq	r0, {r8, r9, ip}
 444:	00000433 	andeq	r0, r0, r3, lsr r4
 448:	0001b018 	andeq	fp, r1, r8, lsl r0
 44c:	06110100 	ldreq	r0, [r1], -r0, lsl #2
 450:	00000000 	andeq	r0, r0, r0
 454:	00000050 	andeq	r0, r0, r0, asr r0
 458:	05f99c01 	ldrbeq	r9, [r9, #3073]!	; 0xc01
 45c:	9d190000 	ldcls	0, cr0, [r9, #-0]
 460:	01000002 	tsteq	r0, r2
 464:	002c2411 	eoreq	r2, ip, r1, lsl r4
 468:	00060000 	andeq	r0, r6, r0
 46c:	00000000 	andeq	r0, r0, r0
 470:	1c1a0000 	ldcne	0, cr0, [sl], {-0}
 474:	00000002 	andeq	r0, r0, r2
 478:	02000000 	andeq	r0, r0, #0, 0
 47c:	00000000 	andeq	r0, r0, r0
 480:	a6051201 	strge	r1, [r5], -r1, lsl #4
 484:	1b000005 	blne	4a0 <.debug_info+0x4a0>
 488:	00000000 	andeq	r0, r0, r0
 48c:	0002381c 	andeq	r3, r2, ip, lsl r8
	...
 498:	0004b500 	andeq	fp, r4, r0, lsl #10
 49c:	025e1d00 	subseq	r1, lr, #0, 26
 4a0:	681e0000 	ldmdavs	lr, {}	; <UNPREDICTABLE>
 4a4:	02000002 	andeq	r0, r0, #2, 0
 4a8:	0002741e 	andeq	r7, r2, lr, lsl r4
 4ac:	801e1f00 	andshi	r1, lr, r0, lsl #30
 4b0:	01000002 	tsteq	r0, r2
 4b4:	028d1c00 	addeq	r1, sp, #0, 24
	...
 4c0:	04e50000 	strbteq	r0, [r5], #0
 4c4:	b31d0000 	tstlt	sp, #0, 0
 4c8:	1f000002 	svcne	0x00000002
 4cc:	000002bd 			; <UNDEFINED> instruction: 0x000002bd
 4d0:	00000036 	andeq	r0, r0, r6, lsr r0
 4d4:	00000032 	andeq	r0, r0, r2, lsr r0
 4d8:	0002c91e 	andeq	ip, r2, lr, lsl r9
 4dc:	d51e1e00 	ldrle	r1, [lr, #-3584]	; 0xfffff200
 4e0:	03000002 	movweq	r0, #2
 4e4:	02e21c00 	rsceq	r1, r2, #0, 24
	...
 4f0:	050e0000 	streq	r0, [lr, #-0]
 4f4:	081d0000 	ldmdaeq	sp, {}	; <UNPREDICTABLE>
 4f8:	1e000003 	cdpne	0, 0, cr0, cr0, cr3, {0}
 4fc:	00000312 	andeq	r0, r0, r2, lsl r3
 500:	031e1e20 	tsteq	lr, #32, 28	; 0x200
 504:	1e1f0000 	cdpne	0, 1, cr0, cr15, cr0, {0}
 508:	0000032a 	andeq	r0, r0, sl, lsr #6
 50c:	371c0001 	ldrcc	r0, [ip, -r1]
 510:	00000003 	andeq	r0, r0, r3
 514:	00000000 	andeq	r0, r0, r0
 518:	37000000 	strcc	r0, [r0, -r0]
 51c:	1d000005 	stcne	0, cr0, [r0, #-20]	; 0xffffffec
 520:	0000035d 	andeq	r0, r0, sp, asr r3
 524:	0003671e 	andeq	r6, r3, lr, lsl r7
 528:	731e8000 	tstvc	lr, #0, 0
 52c:	1f000003 	svcne	0x00000003
 530:	00037f1e 	andeq	r7, r3, lr, lsl pc
 534:	1c000100 	stfnes	f0, [r0], {-0}
 538:	0000038c 	andeq	r0, r0, ip, lsl #7
	...
 544:	00000561 	andeq	r0, r0, r1, ror #10
 548:	0003b21d 	andeq	fp, r3, sp, lsl r2
 54c:	03bc2000 			; <UNDEFINED> instruction: 0x03bc2000
 550:	02000000 	andeq	r0, r0, #0, 0
 554:	0003c81e 	andeq	ip, r3, lr, lsl r8
 558:	d41e1f00 	ldrle	r1, [lr], #-3840	; 0xfffff100
 55c:	01000003 	tsteq	r0, r3
 560:	03e11c00 	mvneq	r1, #0, 24
	...
 56c:	05910000 	ldreq	r0, [r1]
 570:	031d0000 	tsteq	sp, #0, 0
 574:	1f000004 	svcne	0x00000004
 578:	0000040d 	andeq	r0, r0, sp, lsl #8
 57c:	0000005a 	andeq	r0, r0, sl, asr r0
 580:	00000056 	andeq	r0, r0, r6, asr r0
 584:	0004191e 	andeq	r1, r4, lr, lsl r9
 588:	251e1900 	ldrcs	r1, [lr, #-2304]	; 0xfffff700
 58c:	7f000004 	svcvc	0x00000004
 590:	00142100 	andseq	r2, r4, r0, lsl #2
 594:	05f90000 	ldrbeq	r0, [r9, #0]!
 598:	01220000 			; <UNDEFINED> instruction: 0x01220000
 59c:	0c030550 	cfstr32eq	mvfx0, [r3], {80}	; 0x50
 5a0:	00000001 	andeq	r0, r0, r1
 5a4:	20230000 	eorcs	r0, r3, r0
 5a8:	05000000 	streq	r0, [r0, #-0]
 5ac:	c2000006 	andgt	r0, r0, #6, 0
 5b0:	22000005 	andcs	r0, r0, #5, 0
 5b4:	0c055001 	stceq	0, cr5, [r5], {1}
 5b8:	2000b218 	andcs	fp, r0, r8, lsl r2
 5bc:	01510122 	cmpeq	r1, r2, lsr #2
 5c0:	2c230031 	stccs	0, cr0, [r3], #-196	; 0xffffff3c
 5c4:	05000000 	streq	r0, [r0, #-0]
 5c8:	df000006 	svcle	0x00000006
 5cc:	22000005 	andcs	r0, r0, #5, 0
 5d0:	0c055001 	stceq	0, cr5, [r5], {1}
 5d4:	2000b400 	andcs	fp, r0, r0, lsl #8
 5d8:	02510122 	subseq	r0, r1, #-2147483640	; 0x80000008
 5dc:	24000074 	strcs	r0, [r0], #-116	; 0xffffff8c
 5e0:	00000040 	andeq	r0, r0, r0, asr #32
 5e4:	00000605 	andeq	r0, r0, r5, lsl #12
 5e8:	05500122 	ldrbeq	r0, [r0, #-290]	; 0xfffffede
 5ec:	00b4080c 	adcseq	r0, r4, ip, lsl #16
 5f0:	51012220 	tstpl	r1, r0, lsr #4
 5f4:	00a20802 	adceq	r0, r2, r2, lsl #16
 5f8:	031f2500 	tsteq	pc, #0, 10
 5fc:	031f0000 	tsteq	pc, #0, 0
 600:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 604:	017f2506 	cmneq	pc, r6, lsl #10
 608:	017f0000 	cmneq	pc, r0
 60c:	b2020000 	andlt	r0, r2, #0, 0
 610:	Address 0x0000000000000610 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <timer_interrupt_init+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <timer_interrupt_init+0xe83840>
  30:	0b390b3b 	bleq	e42d24 <timer_interrupt_init+0xe42d24>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <timer_interrupt_init+0x380c54>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	01130a00 	tsteq	r3, r0, lsl #20
  70:	0b3a0b0b 	bleq	e82ca4 <timer_interrupt_init+0xe82ca4>
  74:	0b390b3b 	bleq	e42d68 <timer_interrupt_init+0xe42d68>
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	03000d0b 	movweq	r0, #3339	; 0xd0b
  80:	3b0b3a0e 	blcc	2ce8c0 <timer_interrupt_init+0x2ce8c0>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	0d0b0b13 	vstreq	d0, [fp, #-76]	; 0xffffffb4
  8c:	380b0c0b 	stmdacc	fp, {r0, r1, r3, sl, fp}
  90:	0c00000b 	stceq	0, cr0, [r0], {11}
  94:	0b3e0104 	bleq	f804ac <timer_interrupt_init+0xf804ac>
  98:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  9c:	0b3b0b3a 	bleq	ec2d8c <timer_interrupt_init+0xec2d8c>
  a0:	13010b39 	movwne	r0, #6969	; 0x1b39
  a4:	280d0000 	stmdacs	sp, {}	; <UNPREDICTABLE>
  a8:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  ac:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
  b0:	0e03012e 	adfeqsp	f0, f3, #0.5
  b4:	0b3b0b3a 	bleq	ec2da4 <timer_interrupt_init+0xec2da4>
  b8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  bc:	13010b20 	movwne	r0, #6944	; 0x1b20
  c0:	340f0000 	strcc	r0, [pc], #-0	; c8 <.debug_abbrev+0xc8>
  c4:	490e0300 	stmdbmi	lr, {r8, r9}
  c8:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  cc:	10000018 	andne	r0, r0, r8, lsl r0
  d0:	1301010b 	movwne	r0, #4363	; 0x110b
  d4:	17110000 	ldrne	r0, [r1, -r0]
  d8:	0b080301 	bleq	200ce4 <timer_interrupt_init+0x200ce4>
  dc:	3b0b3a0b 	blcc	2ce910 <timer_interrupt_init+0x2ce910>
  e0:	010b390b 	tsteq	fp, fp, lsl #18
  e4:	12000013 	andne	r0, r0, #19, 0
  e8:	0803000d 	stmdaeq	r3, {r0, r2, r3}
  ec:	0b3b0b3a 	bleq	ec2ddc <timer_interrupt_init+0xec2ddc>
  f0:	13490b39 	movtne	r0, #39737	; 0x9b39
  f4:	34130000 	ldrcc	r0, [r3], #-0
  f8:	3a080300 	bcc	200d00 <timer_interrupt_init+0x200d00>
  fc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 100:	0013490b 	andseq	r4, r3, fp, lsl #18
 104:	00341400 	eorseq	r1, r4, r0, lsl #8
 108:	0b3a0e03 	bleq	e8391c <timer_interrupt_init+0xe8391c>
 10c:	0b390b3b 	bleq	e42e00 <timer_interrupt_init+0xe42e00>
 110:	00001349 	andeq	r1, r0, r9, asr #6
 114:	00010b15 	andeq	r0, r1, r5, lsl fp
 118:	01011600 	tsteq	r1, r0, lsl #12
 11c:	13011349 	movwne	r1, #4937	; 0x1349
 120:	21170000 	tstcs	r7, r0
 124:	2f134900 	svccs	0x00134900
 128:	1800000b 	stmdane	r0, {r0, r1, r3}
 12c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 130:	0b3a0e03 	bleq	e83944 <timer_interrupt_init+0xe83944>
 134:	0b390b3b 	bleq	e42e28 <timer_interrupt_init+0xe42e28>
 138:	01111927 	tsteq	r1, r7, lsr #18
 13c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 140:	01194297 			; <UNDEFINED> instruction: 0x01194297
 144:	19000013 	stmdbne	r0, {r0, r1, r4}
 148:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 14c:	0b3b0b3a 	bleq	ec2e3c <timer_interrupt_init+0xec2e3c>
 150:	13490b39 	movtne	r0, #39737	; 0x9b39
 154:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 158:	1a000017 	bne	1bc <.debug_abbrev+0x1bc>
 15c:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 160:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
 164:	5817550b 	ldmdapl	r7, {r0, r1, r3, r8, sl, ip, lr}
 168:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
 16c:	0013010b 	andseq	r0, r3, fp, lsl #2
 170:	010b1b00 	tsteq	fp, r0, lsl #22
 174:	00001755 	andeq	r1, r0, r5, asr r7
 178:	31010b1c 	tstcc	r1, ip, lsl fp
 17c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 180:	00130106 	andseq	r0, r3, r6, lsl #2
 184:	00341d00 	eorseq	r1, r4, r0, lsl #26
 188:	00001331 	andeq	r1, r0, r1, lsr r3
 18c:	3100341e 	tstcc	r0, lr, lsl r4
 190:	000b1c13 	andeq	r1, fp, r3, lsl ip
 194:	00341f00 	eorseq	r1, r4, r0, lsl #30
 198:	17021331 	smladxne	r2, r1, r3, r1
 19c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 1a0:	00342000 	eorseq	r2, r4, r0
 1a4:	051c1331 	ldreq	r1, [ip, #-817]	; 0xfffffccf
 1a8:	89210000 	stmdbhi	r1!, {}	; <UNPREDICTABLE>
 1ac:	11010182 	smlabbne	r1, r2, r1, r0
 1b0:	00133101 	andseq	r3, r3, r1, lsl #2
 1b4:	828a2200 	addhi	r2, sl, #0, 4
 1b8:	18020001 	stmdane	r2, {r0}
 1bc:	00184291 	mulseq	r8, r1, r2
 1c0:	82892300 	addhi	r2, r9, #0, 6
 1c4:	01110101 	tsteq	r1, r1, lsl #2
 1c8:	13011331 	movwne	r1, #4913	; 0x1331
 1cc:	89240000 	stmdbhi	r4!, {}	; <UNPREDICTABLE>
 1d0:	11010182 	smlabbne	r1, r2, r1, r0
 1d4:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
 1d8:	00001331 	andeq	r1, r0, r1, lsr r3
 1dc:	3f002e25 	svccc	0x00002e25
 1e0:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 1e4:	3a0e030e 	bcc	380e24 <timer_interrupt_init+0x380e24>
 1e8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1ec:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00100000 	andseq	r0, r0, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00001050 	andeq	r1, r0, r0, asr r0
  14:	00003c00 	andeq	r3, r0, r0, lsl #24
  18:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	00000050 	andeq	r0, r0, r0, asr r0
  24:	01f30004 	mvnseq	r0, r4
  28:	00009f50 	andeq	r9, r0, r0, asr pc
  2c:	00000000 	andeq	r0, r0, r0
  30:	231a0000 	tstcs	sl, #0, 0
  34:	00000023 	andeq	r0, r0, r3, lsr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	00020000 	andeq	r0, r2, r0
  40:	00009f34 	andeq	r9, r0, r4, lsr pc
  44:	00500000 	subseq	r0, r0, r0
  48:	00020000 	andeq	r0, r2, r0
  4c:	00009f3c 	andeq	r9, r0, ip, lsr pc
  50:	00000000 	andeq	r0, r0, r0
  54:	736a0000 	cmnvc	sl, #0, 0
  58:	00000073 	andeq	r0, r0, r3, ror r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	00040000 	andeq	r0, r4, r0
  64:	9f243c40 	svcls	0x00243c40
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000050 	andeq	r0, r0, r0, asr r0
  70:	fe080005 	cdp2	0, 0, cr0, cr8, cr5, {0}
  74:	009f243f 	addseq	r2, pc, pc, lsr r4	; <UNPREDICTABLE>
  78:	00000000 	andeq	r0, r0, r0
  7c:	Address 0x000000000000007c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000050 	andeq	r0, r0, r0, asr r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
	...
   8:	0000000c 	andeq	r0, r0, ip
   c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000050 	andeq	r0, r0, r0, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
   4:	00f60003 	rscseq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <timer_interrupt_init+0xfffffe98>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	706f2f00 	rsbvc	r2, pc, r0, lsl #30
  54:	6f682f74 	svcvs	0x00682f74
  58:	7262656d 	rsbvc	r6, r2, #457179136	; 0x1b400000
  5c:	432f7765 			; <UNDEFINED> instruction: 0x432f7765
  60:	616c6c65 	cmnvs	ip, r5, ror #24
  64:	72612f72 	rsbvc	r2, r1, #456	; 0x1c8
  68:	6f6e2d6d 	svcvs	0x006e2d6d
  6c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  70:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  74:	2d392f39 	ldccs	15, cr2, [r9, #-228]!	; 0xffffff1c
  78:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  7c:	632d3471 			; <UNDEFINED> instruction: 0x632d3471
  80:	37303173 			; <UNDEFINED> instruction: 0x37303173
  84:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  88:	63672f62 	cmnvs	r7, #392	; 0x188
  8c:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
  90:	6f6e2d6d 	svcvs	0x006e2d6d
  94:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  98:	2f696261 	svccs	0x00696261
  9c:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  a0:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  a4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  a8:	74000065 	strvc	r0, [r0], #-101	; 0xffffff9b
  ac:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
  b0:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  b4:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  b8:	632e7470 			; <UNDEFINED> instruction: 0x632e7470
  bc:	00000100 	andeq	r0, r0, r0, lsl #2
  c0:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  c4:	00020068 	andeq	r0, r2, r8, rrx
  c8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  cc:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  d0:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  d4:	00682e72 	rsbeq	r2, r8, r2, ror lr
  d8:	73000002 	movwvc	r0, #2
  dc:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  e0:	63672d74 	cmnvs	r7, #116, 26	; 0x1d00
  e4:	00682e63 	rsbeq	r2, r8, r3, ror #28
  e8:	72000003 	andvc	r0, r0, #3, 0
  ec:	692d6970 	pushvs	{r4, r5, r6, r8, fp, sp, lr}
  f0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  f4:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
  f8:	00682e73 	rsbeq	r2, r8, r3, ror lr
  fc:	00000002 	andeq	r0, r0, r2
 100:	05002d05 	streq	r2, [r0, #-3333]	; 0xfffff2fb
 104:	00000002 	andeq	r0, r0, r2
 108:	01100300 	tsteq	r0, r0, lsl #6
 10c:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 110:	012d030d 			; <UNDEFINED> instruction: 0x012d030d
 114:	01160505 	tsteq	r6, r5, lsl #10
 118:	01010101 	tsteq	r1, r1, lsl #2
 11c:	01010101 	tsteq	r1, r1, lsl #2
 120:	01010101 	tsteq	r1, r1, lsl #2
 124:	01010101 	tsteq	r1, r1, lsl #2
 128:	01130101 	tsteq	r3, r1, lsl #2
 12c:	01010101 	tsteq	r1, r1, lsl #2
 130:	01010101 	tsteq	r1, r1, lsl #2
 134:	01010101 	tsteq	r1, r1, lsl #2
 138:	01010101 	tsteq	r1, r1, lsl #2
 13c:	01130101 	tsteq	r3, r1, lsl #2
 140:	01010101 	tsteq	r1, r1, lsl #2
 144:	01010101 	tsteq	r1, r1, lsl #2
 148:	01010101 	tsteq	r1, r1, lsl #2
 14c:	01010101 	tsteq	r1, r1, lsl #2
 150:	01130101 	tsteq	r3, r1, lsl #2
 154:	01010101 	tsteq	r1, r1, lsl #2
 158:	01010101 	tsteq	r1, r1, lsl #2
 15c:	01010101 	tsteq	r1, r1, lsl #2
 160:	01010101 	tsteq	r1, r1, lsl #2
 164:	01130101 	tsteq	r3, r1, lsl #2
 168:	01010101 	tsteq	r1, r1, lsl #2
 16c:	01010101 	tsteq	r1, r1, lsl #2
 170:	01010101 	tsteq	r1, r1, lsl #2
 174:	01010101 	tsteq	r1, r1, lsl #2
 178:	01130101 	tsteq	r3, r1, lsl #2
 17c:	01010101 	tsteq	r1, r1, lsl #2
 180:	01010101 	tsteq	r1, r1, lsl #2
 184:	01010101 	tsteq	r1, r1, lsl #2
 188:	01010101 	tsteq	r1, r1, lsl #2
 18c:	01130101 	tsteq	r3, r1, lsl #2
 190:	05013105 	streq	r3, [r1, #-261]	; 0xfffffefb
 194:	2d051305 	stccs	3, cr1, [r5, #-20]	; 0xffffffec
 198:	01470306 	cmpeq	r7, r6, lsl #6
 19c:	39030505 	stmdbcc	r3, {r0, r2, r8, sl}
 1a0:	03062e66 	movweq	r2, #28262	; 0x6e66
 1a4:	6a6a2e4c 	bvs	1a8badc <timer_interrupt_init+0x1a8badc>
 1a8:	03060105 	movweq	r0, #24837	; 0x6105
 1ac:	05054a1d 	streq	r4, [r5, #-2589]	; 0xfffff5e3
 1b0:	024a6303 	subeq	r6, sl, #201326592	; 0xc000000
 1b4:	0101000a 	tsteq	r1, sl

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
   8:	6d726100 	ldfvse	f6, [r2, #-0]
   c:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
  10:	435f7265 	cmpmi	pc, #1342177286	; 0x50000006
  14:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
  18:	73006c6f 	movwvc	r6, #3183	; 0xc6f
  1c:	615f7465 	cmpvs	pc, r5, ror #8
  20:	2e006c6c 	cdpcs	12, 0, cr6, cr0, cr12, {3}
  24:	6174732f 	cmnvs	r4, pc, lsr #6
  28:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  2c:	742f6372 	strtvc	r6, [pc], #-882	; 34 <.debug_str+0x34>
  30:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
  34:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  38:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  3c:	632e7470 			; <UNDEFINED> instruction: 0x632e7470
  40:	6d726100 	ldfvse	f6, [r2, #-0]
  44:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
  48:	425f7265 	subsmi	r7, pc, #1342177286	; 0x50000006
  4c:	00657361 	rsbeq	r7, r5, r1, ror #6
  50:	61736944 	cmnvs	r3, r4, asr #18
  54:	5f656c62 	svcpl	0x00656c62
  58:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
  5c:	7300325f 	movwvc	r3, #607	; 0x25f
  60:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  64:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  68:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  6c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  70:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  74:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  78:	31393130 	teqcc	r9, r0, lsr r1
  7c:	20353230 	eorscs	r3, r5, r0, lsr r2
  80:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  84:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  88:	415b2029 	cmpmi	fp, r9, lsr #32
  8c:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  90:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  94:	6172622d 	cmnvs	r2, sp, lsr #4
  98:	2068636e 	rsbcs	r6, r8, lr, ror #6
  9c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  a0:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  a4:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  a8:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  ac:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  b0:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  b4:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  b8:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  bc:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  c0:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  c4:	20706676 	rsbscs	r6, r0, r6, ror r6
  c8:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  cc:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  d0:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  d4:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  d8:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  dc:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  e0:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  e4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  e8:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  ec:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  f0:	6f6c666d 	svcvs	0x006c666d
  f4:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  f8:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  fc:	20647261 	rsbcs	r7, r4, r1, ror #4
 100:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
 104:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
 108:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
 10c:	206d7261 	rsbcs	r7, sp, r1, ror #4
 110:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 114:	613d6863 	teqvs	sp, r3, ror #16
 118:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 11c:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
 120:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
 124:	20626467 	rsbcs	r6, r2, r7, ror #8
 128:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 12c:	4f2d2062 	svcmi	0x002d2062
 130:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
 134:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
 138:	20747361 	rsbscs	r7, r4, r1, ror #6
 13c:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 140:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 144:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 148:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 14c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 150:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 154:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 158:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 15c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 160:	756f6300 	strbvc	r6, [pc, #-768]!	; fffffe68 <timer_interrupt_init+0xfffffe68>
 164:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 168:	6572705f 	ldrbvs	r7, [r2, #-95]!	; 0xffffffa1
 16c:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
 170:	72007265 	andvc	r7, r0, #1342177286	; 0x50000006
 174:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 178:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 17c:	50007261 	andpl	r7, r0, r1, ror #4
 180:	32335455 	eorscc	r5, r3, #1426063360	; 0x55000000
 184:	51494600 	cmppl	r9, r0, lsl #12
 188:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
 18c:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; ffffffc4 <timer_interrupt_init+0xffffffc4>
 190:	6d726100 	ldfvse	f6, [r2, #-0]
 194:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 198:	4c5f7265 	lfmmi	f7, 2, [pc], {101}	; 0x65
 19c:	0064616f 	rsbeq	r6, r4, pc, ror #2
 1a0:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
 1a4:	5f726574 	svcpl	0x00726574
 1a8:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 1ac:	0064656c 	rsbeq	r6, r4, ip, ror #10
 1b0:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 1b4:	6e695f72 	mcrvs	15, 3, r5, cr9, cr2, {3}
 1b8:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
 1bc:	5f747075 	svcpl	0x00747075
 1c0:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
 1c4:	51524900 	cmppl	r2, r0, lsl #18
 1c8:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
 1cc:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1d0:	4500325f 	strmi	r3, [r0, #-607]	; 0xfffffda1
 1d4:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 1d8:	52495f65 	subpl	r5, r9, #404	; 0x194
 1dc:	315f7351 	cmpcc	pc, r1, asr r3	; <UNPREDICTABLE>
 1e0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1e4:	6f6c2067 	svcvs	0x006c2067
 1e8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1ec:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 1f0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1f4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1f8:	66696873 			; <UNDEFINED> instruction: 0x66696873
 1fc:	5f5f0074 	svcpl	0x005f0074
 200:	434e5546 	movtmi	r5, #58694	; 0xe546
 204:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
 208:	2f005f5f 	svccs	0x00005f5f
 20c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 210:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 214:	2f73656c 	svccs	0x0073656c
 218:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 21c:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
 220:	30343273 	eorscc	r3, r4, r3, ror r2
 224:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; 7c <.debug_str+0x7c>
 228:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 22c:	65737500 	ldrbvs	r7, [r3, #-1280]!	; 0xfffffb00
 230:	6232335f 	eorsvs	r3, r2, #2080374785	; 0x7c000001
 234:	635f7469 	cmpvs	pc, #1761607680	; 0x69000000
 238:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
 23c:	61007265 	tstvs	r0, r5, ror #4
 240:	745f6d72 	ldrbvc	r6, [pc], #-3442	; 248 <.debug_str+0x248>
 244:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 248:	5152495f 	cmppl	r2, pc, asr r9
 24c:	61656c43 	cmnvs	r5, r3, asr #24
 250:	6e450072 	mcrvs	0, 2, r0, cr5, cr2, {3}
 254:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 258:	5152495f 	cmppl	r2, pc, asr r9
 25c:	00325f73 	eorseq	r5, r2, r3, ror pc
 260:	5f6d7261 	svcpl	0x006d7261
 264:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 268:	61565f72 	cmpvs	r6, r2, ror pc
 26c:	0065756c 	rsbeq	r7, r5, ip, ror #10
 270:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 274:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 278:	61686320 	cmnvs	r8, r0, lsr #6
 27c:	69440072 	stmdbvs	r4, {r1, r4, r5, r6}^
 280:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 284:	61425f65 	cmpvs	r2, r5, ror #30
 288:	5f636973 	svcpl	0x00636973
 28c:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
 290:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 294:	2064656e 	rsbcs	r6, r4, lr, ror #10
 298:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 29c:	79636e00 	stmdbvc	r3!, {r9, sl, fp, sp, lr}^
 2a0:	73656c63 	cmnvc	r5, #25344	; 0x6300
 2a4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 2a8:	6f6c2067 	svcvs	0x006c2067
 2ac:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 2b0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 2b4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 2b8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 2bc:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 2c0:	745f3233 	ldrbvc	r3, [pc], #-563	; 2c8 <.debug_str+0x2c8>
 2c4:	74757000 	ldrbtvc	r7, [r5], #-0
 2c8:	6e75006b 	cdpvs	0, 7, cr0, cr5, cr11, {3}
 2cc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 2d0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 2d4:	7000746e 	andvc	r7, r0, lr, ror #8
 2d8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
 2dc:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
 2e0:	6f687300 	svcvs	0x00687300
 2e4:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 2e8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 2ec:	2064656e 	rsbcs	r6, r4, lr, ror #10
 2f0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 2f4:	5f6d7261 	svcpl	0x006d7261
 2f8:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 2fc:	65525f72 	ldrbvs	r5, [r2, #-3954]	; 0xfffff08e
 300:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xfffff094
 304:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 308:	6d72615f 	ldfvse	f6, [r2, #-380]!	; 0xfffffe84
 30c:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 310:	635f7265 	cmpvs	pc, #1342177286	; 0x50000006
 314:	5f6c7274 	svcpl	0x006c7274
 318:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 31c:	70007261 	andvc	r7, r0, r1, ror #4
 320:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 324:	7261006b 	rsbvc	r0, r1, #107, 0	; 0x6b
 328:	69745f6d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 32c:	5f72656d 	svcpl	0x0072656d
 330:	65657246 	strbvs	r7, [r5, #-582]!	; 0xfffffdba
 334:	6e6e7552 	mcrvs	5, 3, r7, cr14, cr2, {2}
 338:	43676e69 	cmnmi	r7, #1680	; 0x690
 33c:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
 340:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
 344:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 348:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 34c:	5f735152 	svcpl	0x00735152
 350:	6f6c0031 	svcvs	0x006c0031
 354:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 358:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 35c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 360:	00746e69 	rsbseq	r6, r4, r9, ror #28
 364:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 368:	425f656c 	subsmi	r6, pc, #108, 10	; 0x1b000000
 36c:	63697361 	cmnvs	r9, #-2080374783	; 0x84000001
 370:	5152495f 	cmppl	r2, pc, asr r9
 374:	69740073 	ldmdbvs	r4!, {r0, r1, r4, r5, r6}^
 378:	5f72656d 	svcpl	0x0072656d
 37c:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 380:	0064656c 	rsbeq	r6, r4, ip, ror #10
 384:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 388:	68635f72 	stmdavs	r3!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 38c:	5f6b6365 	svcpl	0x006b6365
 390:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
 394:	00737465 	rsbseq	r7, r3, r5, ror #8
 398:	5f746e69 	svcpl	0x00746e69
 39c:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 3a0:	0064656c 	rsbeq	r6, r4, ip, ror #10
 3a4:	5f6d7261 	svcpl	0x006d7261
 3a8:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 3ac:	41525f72 	cmpmi	r2, r2, ror pc
 3b0:	51524957 	cmppl	r2, r7, asr r9
 3b4:	6d726100 	ldfvse	f6, [r2, #-0]
 3b8:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 3bc:	505f7265 	subspl	r7, pc, r5, ror #4
 3c0:	69446572 	stmdbvs	r4, {r1, r4, r5, r6, r8, sl, sp, lr}^
 3c4:	65646976 	strbvs	r6, [r4, #-2422]!	; 0xfffff68a
 3c8:	52490072 	subpl	r0, r9, #114, 0	; 0x72
 3cc:	65705f51 	ldrbvs	r5, [r0, #-3921]!	; 0xfffff0af
 3d0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 3d4:	00315f67 	eorseq	r5, r1, r7, ror #30
 3d8:	5f515249 	svcpl	0x00515249
 3dc:	69736162 	ldmdbvs	r3!, {r1, r5, r6, r8, sp, lr}^
 3e0:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
 3e4:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 3e8:	72610067 	rsbvc	r0, r1, #103, 0	; 0x67
 3ec:	69745f6d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 3f0:	5f72656d 	svcpl	0x0072656d
 3f4:	6b73614d 	blvs	1cd8930 <timer_interrupt_init+0x1cd8930>
 3f8:	52496465 	subpl	r6, r9, #1694498816	; 0x65000000
 3fc:	Address 0x00000000000003fc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <timer_interrupt_init+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  1c:	00000050 	andeq	r0, r0, r0, asr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
  28:	0e56200e 	cdpeq	0, 5, cr2, cr6, cr14, {0}
  2c:	c4ce4208 	strbgt	r4, [lr], #520	; 0x208
  30:	0000000e 	andeq	r0, r0, lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <timer_interrupt_init+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <timer_interrupt_init+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


timer.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <timer_get_usec_raw>:
   0:	e59f0000 	ldr	r0, [pc]	; 8 <timer_get_usec_raw+0x8>
   4:	eafffffe 	b	0 <GET32>
   8:	20003004 	andcs	r3, r0, r4

0000000c <timer_get_usec>:
   c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  10:	e24dd00c 	sub	sp, sp, #12, 0
  14:	ebfffffe 	bl	0 <dev_barrier>
  18:	e59f0014 	ldr	r0, [pc, #20]	; 34 <timer_get_usec+0x28>
  1c:	ebfffffe 	bl	0 <GET32>
  20:	e58d0004 	str	r0, [sp, #4]
  24:	ebfffffe 	bl	0 <dev_barrier>
  28:	e59d0004 	ldr	r0, [sp, #4]
  2c:	e28dd00c 	add	sp, sp, #12, 0
  30:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  34:	20003004 	andcs	r3, r0, r4

00000038 <delay_us>:
  38:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
  3c:	e1a06000 	mov	r6, r0
  40:	ebfffffe 	bl	0 <dev_barrier>
  44:	e59f0030 	ldr	r0, [pc, #48]	; 7c <delay_us+0x44>
  48:	ebfffffe 	bl	0 <GET32>
  4c:	e1a05000 	mov	r5, r0
  50:	ebfffffe 	bl	0 <dev_barrier>
  54:	e59f7020 	ldr	r7, [pc, #32]	; 7c <delay_us+0x44>
  58:	ebfffffe 	bl	0 <dev_barrier>
  5c:	e1a00007 	mov	r0, r7
  60:	ebfffffe 	bl	0 <GET32>
  64:	e1a04000 	mov	r4, r0
  68:	e0444005 	sub	r4, r4, r5
  6c:	ebfffffe 	bl	0 <dev_barrier>
  70:	e1540006 	cmp	r4, r6
  74:	3afffff7 	bcc	58 <delay_us+0x20>
  78:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
  7c:	20003004 	andcs	r3, r0, r4

00000080 <delay_ms>:
  80:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
  84:	e0604280 	rsb	r4, r0, r0, lsl #5
  88:	e0800104 	add	r0, r0, r4, lsl #2
  8c:	e1a04180 	lsl	r4, r0, #3
  90:	ebfffffe 	bl	0 <dev_barrier>
  94:	e59f0030 	ldr	r0, [pc, #48]	; cc <delay_ms+0x4c>
  98:	ebfffffe 	bl	0 <GET32>
  9c:	e1a06000 	mov	r6, r0
  a0:	ebfffffe 	bl	0 <dev_barrier>
  a4:	e59f7020 	ldr	r7, [pc, #32]	; cc <delay_ms+0x4c>
  a8:	ebfffffe 	bl	0 <dev_barrier>
  ac:	e1a00007 	mov	r0, r7
  b0:	ebfffffe 	bl	0 <GET32>
  b4:	e1a05000 	mov	r5, r0
  b8:	e0455006 	sub	r5, r5, r6
  bc:	ebfffffe 	bl	0 <dev_barrier>
  c0:	e1540005 	cmp	r4, r5
  c4:	8afffff7 	bhi	a8 <delay_ms+0x28>
  c8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
  cc:	20003004 	andcs	r3, r0, r4

000000d0 <delay_sec>:
  d0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
  d4:	e0604280 	rsb	r4, r0, r0, lsl #5
  d8:	e0644304 	rsb	r4, r4, r4, lsl #6
  dc:	e0800184 	add	r0, r0, r4, lsl #3
  e0:	e1a04300 	lsl	r4, r0, #6
  e4:	ebfffffe 	bl	0 <dev_barrier>
  e8:	e59f0030 	ldr	r0, [pc, #48]	; 120 <delay_sec+0x50>
  ec:	ebfffffe 	bl	0 <GET32>
  f0:	e1a06000 	mov	r6, r0
  f4:	ebfffffe 	bl	0 <dev_barrier>
  f8:	e59f7020 	ldr	r7, [pc, #32]	; 120 <delay_sec+0x50>
  fc:	ebfffffe 	bl	0 <dev_barrier>
 100:	e1a00007 	mov	r0, r7
 104:	ebfffffe 	bl	0 <GET32>
 108:	e1a05000 	mov	r5, r0
 10c:	e0455006 	sub	r5, r5, r6
 110:	ebfffffe 	bl	0 <dev_barrier>
 114:	e1540005 	cmp	r4, r5
 118:	8afffff7 	bhi	fc <delay_sec+0x2c>
 11c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 120:	20003004 	andcs	r3, r0, r4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000053f 	andeq	r0, r0, pc, lsr r5
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000030 	andeq	r0, r0, r0, lsr r0
  10:	0000160c 	andeq	r1, r0, ip, lsl #12
  14:	0001cd00 	andeq	ip, r1, r0, lsl #26
  18:	00000000 	andeq	r0, r0, r0
  1c:	00012400 	andeq	r2, r1, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	7c070403 	cfstrsvc	mvf0, [r7], {3}
  30:	03000001 	movweq	r0, #1
  34:	020c0601 	andeq	r0, ip, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001ef05 	andeq	lr, r1, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001fe 	strdeq	r0, [r0], -lr
  48:	b3050803 	movwlt	r0, #22531	; 0x5803
  4c:	03000001 	movweq	r0, #1
  50:	01280801 			; <UNDEFINED> instruction: 0x01280801
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00015107 	andeq	r5, r1, r7, lsl #2
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000013f 	andeq	r0, r0, pc, lsr r1
  64:	89070803 	stmdbhi	r7, {r0, r1, fp}
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	c1060000 	mrsgt	r0, (UNDEF: 6)
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000207 	andeq	r0, r0, r7, lsl #4
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01f90600 	mvnseq	r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000000c 	andeq	r0, r0, ip
  c4:	d0061e01 	andle	r1, r6, r1, lsl #28
  c8:	54000000 	strpl	r0, [r0], #-0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	00020b9c 	muleq	r2, ip, fp
  d4:	65730a00 	ldrbvs	r0, [r3, #-2560]!	; 0xfffff600
  d8:	1e010063 	cdpne	0, 0, cr0, cr1, cr3, {3}
  dc:	00002c19 	andeq	r2, r0, r9, lsl ip
  e0:	00000400 	andeq	r0, r0, r0, lsl #8
  e4:	00000000 	andeq	r0, r0, r0
  e8:	020b0b00 	andeq	r0, fp, #0, 22
  ec:	00d00000 	sbcseq	r0, r0, r0
  f0:	b8020000 	stmdalt	r2, {}	; <UNPREDICTABLE>
  f4:	01000000 	mrseq	r0, (UNDEF: 0)
  f8:	180c051f 	stmdane	ip, {r0, r1, r2, r3, r4, r8, sl}
  fc:	29000002 	stmdbcs	r0, {r1}
 100:	25000000 	strcs	r0, [r0, #-0]
 104:	0d000000 	stceq	0, cr0, [r0, #-0]
 108:	00000224 	andeq	r0, r0, r4, lsr #4
 10c:	000000e4 	andeq	r0, r0, r4, ror #1
 110:	0000e400 	andeq	lr, r0, r0, lsl #8
 114:	00004000 	andeq	r4, r0, r0
 118:	051c0100 	ldreq	r0, [ip, #-256]	; 0xffffff00
 11c:	0002310c 	andeq	r3, r2, ip, lsl #2
 120:	00005600 	andeq	r5, r0, r0, lsl #12
 124:	00005400 	andeq	r5, r0, r0, lsl #8
 128:	023c0e00 	eorseq	r0, ip, #0, 28
 12c:	006b0000 	rsbeq	r0, fp, r0
 130:	00690000 	rsbeq	r0, r9, r0
 134:	550f0000 	strpl	r0, [pc, #-0]	; 13c <.debug_info+0x13c>
 138:	e4000002 	str	r0, [r0], #-2
 13c:	02000000 	andeq	r0, r0, #0, 0
 140:	000000e4 	andeq	r0, r0, r4, ror #1
 144:	00000014 	andeq	r0, r0, r4, lsl r0
 148:	9c131301 	ldcls	3, cr1, [r3], {1}
 14c:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 150:	00000266 	andeq	r0, r0, r6, ror #4
 154:	00000082 	andeq	r0, r0, r2, lsl #1
 158:	0000007e 	andeq	r0, r0, lr, ror r0
 15c:	0002710f 	andeq	r7, r2, pc, lsl #2
 160:	0000e800 	andeq	lr, r0, r0, lsl #16
 164:	00e80100 	rsceq	r0, r8, r0, lsl #2
 168:	000c0000 	andeq	r0, ip, r0
 16c:	0d010000 	stceq	0, cr0, [r1, #-0]
 170:	00018912 	andeq	r8, r1, r2, lsl r9
 174:	00f01000 	rscseq	r1, r0, r0
 178:	052a0000 	streq	r0, [sl, #-0]!
 17c:	01110000 	tsteq	r1, r0
 180:	040c0550 	streq	r0, [ip], #-1360	; 0xfffffab0
 184:	00200030 	eoreq	r0, r0, r0, lsr r0
 188:	00e81200 	rsceq	r1, r8, r0, lsl #4
 18c:	05360000 	ldreq	r0, [r6, #-0]!
 190:	f8120000 			; <UNDEFINED> instruction: 0xf8120000
 194:	36000000 	strcc	r0, [r0], -r0
 198:	00000005 	andeq	r0, r0, r5
 19c:	00024713 	andeq	r4, r2, r3, lsl r7
 1a0:	0000d000 	andeq	sp, r0, r0
 1a4:	02481400 	subeq	r1, r8, #0, 8
 1a8:	550b0000 	strpl	r0, [fp, #-0]
 1ac:	fc000002 	stc2	0, cr0, [r0], {2}
 1b0:	02000000 	andeq	r0, r0, #0, 0
 1b4:	000000e8 	andeq	r0, r0, r8, ror #1
 1b8:	15171501 	ldrne	r1, [r7, #-1281]	; 0xfffffaff
 1bc:	000000e8 	andeq	r0, r0, r8, ror #1
 1c0:	0002660e 	andeq	r6, r2, lr, lsl #12
 1c4:	0000a200 	andeq	sl, r0, r0, lsl #4
 1c8:	0000a000 	andeq	sl, r0, r0
 1cc:	02711600 	rsbseq	r1, r1, #0, 12
 1d0:	01000000 	mrseq	r0, (UNDEF: 0)
 1d4:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
 1d8:	01000001 	tsteq	r0, r1
 1dc:	01f3120d 	mvnseq	r1, sp, lsl #4
 1e0:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
 1e4:	2a000001 	bcs	1f0 <.debug_info+0x1f0>
 1e8:	11000005 	tstne	r0, r5
 1ec:	77025001 	strvc	r5, [r2, -r1]
 1f0:	12000000 	andne	r0, r0, #0, 0
 1f4:	00000100 	andeq	r0, r0, r0, lsl #2
 1f8:	00000536 	andeq	r0, r0, r6, lsr r5
 1fc:	00011412 	andeq	r1, r1, r2, lsl r4
 200:	00053600 	andeq	r3, r5, r0, lsl #12
 204:	00000000 	andeq	r0, r0, r0
 208:	17000000 	strne	r0, [r0, -r0]
 20c:	00000136 	andeq	r0, r0, r6, lsr r1
 210:	01061b01 	tsteq	r6, r1, lsl #22
 214:	00000224 	andeq	r0, r0, r4, lsr #4
 218:	00736d18 	rsbseq	r6, r3, r8, lsl sp
 21c:	2c181b01 			; <UNDEFINED> instruction: 0x2c181b01
 220:	00000000 	andeq	r0, r0, r0
 224:	00017317 	andeq	r7, r1, r7, lsl r3
 228:	06120100 	ldreq	r0, [r2], -r0, lsl #2
 22c:	00025501 	andeq	r5, r2, r1, lsl #10
 230:	73751800 	cmnvc	r5, #0, 16
 234:	18120100 	ldmdane	r2, {r8}
 238:	0000002c 	andeq	r0, r0, ip, lsr #32
 23c:	00627219 	rsbeq	r7, r2, r9, lsl r2
 240:	2c0e1301 	stccs	3, cr1, [lr], {1}
 244:	1a000000 	bne	24c <.debug_info+0x24c>
 248:	00617219 	rsbeq	r7, r1, r9, lsl r2
 24c:	2c121501 	cfldr32cs	mvfx1, [r2], {1}
 250:	00000000 	andeq	r0, r0, r0
 254:	01641b00 	cmneq	r4, r0, lsl #22
 258:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
 25c:	00002c0a 	andeq	r2, r0, sl, lsl #24
 260:	02710100 	rsbseq	r0, r1, #0
 264:	75190000 	ldrvc	r0, [r9, #-0]
 268:	0e0d0100 	adfeqe	f0, f5, f0
 26c:	0000002c 	andeq	r0, r0, ip, lsr #32
 270:	01a01c00 	lsleq	r1, r0, #24
 274:	04010000 	streq	r0, [r1], #-0
 278:	00002c0a 	andeq	r2, r0, sl, lsl #24
 27c:	711d0100 	tstvc	sp, r0, lsl #2
 280:	00000002 	andeq	r0, r0, r2
 284:	0c000000 	stceq	0, cr0, [r0], {-0}
 288:	01000000 	mrseq	r0, (UNDEF: 0)
 28c:	0002a59c 	muleq	r2, ip, r5
 290:	00081e00 	andeq	r1, r8, r0, lsl #28
 294:	052a0000 	streq	r0, [sl, #-0]!
 298:	01110000 	tsteq	r1, r0
 29c:	040c0550 	streq	r0, [ip], #-1360	; 0xfffffab0
 2a0:	00200030 	eoreq	r0, r0, r0, lsr r0
 2a4:	02551d00 	subseq	r1, r5, #0, 26
 2a8:	000c0000 	andeq	r0, ip, r0
 2ac:	002c0000 	eoreq	r0, ip, r0
 2b0:	9c010000 	stcls	0, cr0, [r1], {-0}
 2b4:	00000305 	andeq	r0, r0, r5, lsl #6
 2b8:	0002660e 	andeq	r6, r2, lr, lsl #12
 2bc:	0000b900 	andeq	fp, r0, r0, lsl #18
 2c0:	0000b500 	andeq	fp, r0, r0, lsl #10
 2c4:	02710f00 	rsbseq	r0, r1, #0, 30
 2c8:	00180000 	andseq	r0, r8, r0
 2cc:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
 2d0:	0c000000 	stceq	0, cr0, [r0], {-0}
 2d4:	01000000 	mrseq	r0, (UNDEF: 0)
 2d8:	02f2120d 	rscseq	r1, r2, #-805306368	; 0xd0000000
 2dc:	20100000 	andscs	r0, r0, r0
 2e0:	2a000000 	bcs	2e8 <.debug_info+0x2e8>
 2e4:	11000005 	tstne	r0, r5
 2e8:	0c055001 	stceq	0, cr5, [r5], {1}
 2ec:	20003004 	andcs	r3, r0, r4
 2f0:	18120000 	ldmdane	r2, {}	; <UNPREDICTABLE>
 2f4:	36000000 	strcc	r0, [r0], -r0
 2f8:	12000005 	andne	r0, r0, #5, 0
 2fc:	00000028 	andeq	r0, r0, r8, lsr #32
 300:	00000536 	andeq	r0, r0, r6, lsr r5
 304:	02241d00 	eoreq	r1, r4, #0, 26
 308:	00380000 	eorseq	r0, r8, r0
 30c:	00480000 	subeq	r0, r8, r0
 310:	9c010000 	stcls	0, cr0, [r1], {-0}
 314:	00000407 	andeq	r0, r0, r7, lsl #8
 318:	0002310c 	andeq	r3, r2, ip, lsl #2
 31c:	0000dc00 	andeq	sp, r0, r0, lsl #24
 320:	0000d800 	andeq	sp, r0, r0, lsl #16
 324:	023c0e00 	eorseq	r0, ip, #0, 28
 328:	00fc0000 	rscseq	r0, ip, r0
 32c:	00fa0000 	rscseq	r0, sl, r0
 330:	55160000 	ldrpl	r0, [r6, #-0]
 334:	38000002 	stmdacc	r0, {r1}
 338:	02000000 	andeq	r0, r0, #0, 0
 33c:	00000000 	andeq	r0, r0, r0
 340:	9a131301 	bls	4c4f4c <delay_sec+0x4c4e7c>
 344:	15000003 	strne	r0, [r0, #-3]
 348:	00000000 	andeq	r0, r0, r0
 34c:	0002660e 	andeq	r6, r2, lr, lsl #12
 350:	00011300 	andeq	r1, r1, r0, lsl #6
 354:	00010f00 	andeq	r0, r1, r0, lsl #30
 358:	02710f00 	rsbseq	r0, r1, #0, 30
 35c:	00440000 	subeq	r0, r4, r0
 360:	44010000 	strmi	r0, [r1], #-0
 364:	0c000000 	stceq	0, cr0, [r0], {-0}
 368:	01000000 	mrseq	r0, (UNDEF: 0)
 36c:	0386120d 	orreq	r1, r6, #-805306368	; 0xd0000000
 370:	4c100000 	ldcmi	0, cr0, [r0], {-0}
 374:	2a000000 	bcs	37c <.debug_info+0x37c>
 378:	11000005 	tstne	r0, r5
 37c:	0c055001 	stceq	0, cr5, [r5], {1}
 380:	20003004 	andcs	r3, r0, r4
 384:	44120000 	ldrmi	r0, [r2], #-0
 388:	36000000 	strcc	r0, [r0], -r0
 38c:	12000005 	andne	r0, r0, #5, 0
 390:	00000054 	andeq	r0, r0, r4, asr r0
 394:	00000536 	andeq	r0, r0, r6, lsr r5
 398:	47130000 	ldrmi	r0, [r3, -r0]
 39c:	18000002 	stmdane	r0, {r1}
 3a0:	14000000 	strne	r0, [r0], #-0
 3a4:	00000248 	andeq	r0, r0, r8, asr #4
 3a8:	0002550b 	andeq	r5, r2, fp, lsl #10
 3ac:	00005800 	andeq	r5, r0, r0, lsl #16
 3b0:	00300200 	eorseq	r0, r0, r0, lsl #4
 3b4:	15010000 	strne	r0, [r1, #-0]
 3b8:	00301517 	eorseq	r1, r0, r7, lsl r5
 3bc:	660e0000 	strvs	r0, [lr], -r0
 3c0:	33000002 	movwcc	r0, #2
 3c4:	31000001 	tstcc	r0, r1
 3c8:	16000001 	strne	r0, [r0], -r1
 3cc:	00000271 	andeq	r0, r0, r1, ror r2
 3d0:	0000005c 	andeq	r0, r0, ip, asr r0
 3d4:	00005001 	andeq	r5, r0, r1
 3d8:	120d0100 	andne	r0, sp, #0
 3dc:	000003f1 	strdeq	r0, [r0], -r1
 3e0:	00006410 	andeq	r6, r0, r0, lsl r4
 3e4:	00052a00 	andeq	r2, r5, r0, lsl #20
 3e8:	50011100 	andpl	r1, r1, r0, lsl #2
 3ec:	00007702 	andeq	r7, r0, r2, lsl #14
 3f0:	005c1200 	subseq	r1, ip, r0, lsl #4
 3f4:	05360000 	ldreq	r0, [r6, #-0]!
 3f8:	70120000 	andsvc	r0, r2, r0
 3fc:	36000000 	strcc	r0, [r0], -r0
 400:	00000005 	andeq	r0, r0, r5
 404:	1d000000 	stcne	0, cr0, [r0, #-0]
 408:	0000020b 	andeq	r0, r0, fp, lsl #4
 40c:	00000080 	andeq	r0, r0, r0, lsl #1
 410:	00000050 	andeq	r0, r0, r0, asr r0
 414:	052a9c01 	streq	r9, [sl, #-3073]!	; 0xfffff3ff
 418:	180c0000 	stmdane	ip, {}	; <UNPREDICTABLE>
 41c:	4a000002 	bmi	10 <.debug_info+0x10>
 420:	46000001 	strmi	r0, [r0], -r1
 424:	0d000001 	stceq	0, cr0, [r0, #-4]
 428:	00000224 	andeq	r0, r0, r4, lsr #4
 42c:	00000090 	muleq	r0, r0, r0
 430:	00009000 	andeq	r9, r0, r0
 434:	00004000 	andeq	r4, r0, r0
 438:	051c0100 	ldreq	r0, [ip, #-256]	; 0xffffff00
 43c:	0002310c 	andeq	r3, r2, ip, lsl #2
 440:	00016d00 	andeq	r6, r1, r0, lsl #26
 444:	00016b00 	andeq	r6, r1, r0, lsl #22
 448:	023c0e00 	eorseq	r0, ip, #0, 28
 44c:	01820000 	orreq	r0, r2, r0
 450:	01800000 	orreq	r0, r0, r0
 454:	550f0000 	strpl	r0, [pc, #-0]	; 45c <.debug_info+0x45c>
 458:	90000002 	andls	r0, r0, r2
 45c:	02000000 	andeq	r0, r0, #0, 0
 460:	00000090 	muleq	r0, r0, r0
 464:	00000014 	andeq	r0, r0, r4, lsl r0
 468:	bc131301 	ldclt	3, cr1, [r3], {1}
 46c:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
 470:	00000266 	andeq	r0, r0, r6, ror #4
 474:	00000199 	muleq	r0, r9, r1
 478:	00000195 	muleq	r0, r5, r1
 47c:	0002710f 	andeq	r7, r2, pc, lsl #2
 480:	00009400 	andeq	r9, r0, r0, lsl #8
 484:	00940100 	addseq	r0, r4, r0, lsl #2
 488:	000c0000 	andeq	r0, ip, r0
 48c:	0d010000 	stceq	0, cr0, [r1, #-0]
 490:	0004a912 	andeq	sl, r4, r2, lsl r9
 494:	009c1000 	addseq	r1, ip, r0
 498:	052a0000 	streq	r0, [sl, #-0]!
 49c:	01110000 	tsteq	r1, r0
 4a0:	040c0550 	streq	r0, [ip], #-1360	; 0xfffffab0
 4a4:	00200030 	eoreq	r0, r0, r0, lsr r0
 4a8:	00941200 	addseq	r1, r4, r0, lsl #4
 4ac:	05360000 	ldreq	r0, [r6, #-0]!
 4b0:	a4120000 	ldrge	r0, [r2], #-0
 4b4:	36000000 	strcc	r0, [r0], -r0
 4b8:	00000005 	andeq	r0, r0, r5
 4bc:	00024713 	andeq	r4, r2, r3, lsl r7
 4c0:	00006800 	andeq	r6, r0, r0, lsl #16
 4c4:	02481400 	subeq	r1, r8, #0, 8
 4c8:	550b0000 	strpl	r0, [fp, #-0]
 4cc:	a8000002 	stmdage	r0, {r1}
 4d0:	02000000 	andeq	r0, r0, #0, 0
 4d4:	00000080 	andeq	r0, r0, r0, lsl #1
 4d8:	15171501 	ldrne	r1, [r7, #-1281]	; 0xfffffaff
 4dc:	00000080 	andeq	r0, r0, r0, lsl #1
 4e0:	0002660e 	andeq	r6, r2, lr, lsl #12
 4e4:	0001b900 	andeq	fp, r1, r0, lsl #18
 4e8:	0001b700 	andeq	fp, r1, r0, lsl #14
 4ec:	02711600 	rsbseq	r1, r1, #0, 12
 4f0:	00ac0000 	adceq	r0, ip, r0
 4f4:	a0010000 	andge	r0, r1, r0
 4f8:	01000000 	mrseq	r0, (UNDEF: 0)
 4fc:	0513120d 	ldreq	r1, [r3, #-525]	; 0xfffffdf3
 500:	b4100000 	ldrlt	r0, [r0], #-0
 504:	2a000000 	bcs	50c <.debug_info+0x50c>
 508:	11000005 	tstne	r0, r5
 50c:	77025001 	strvc	r5, [r2, -r1]
 510:	12000000 	andne	r0, r0, #0, 0
 514:	000000ac 	andeq	r0, r0, ip, lsr #1
 518:	00000536 	andeq	r0, r0, r6, lsr r5
 51c:	0000c012 	andeq	ip, r0, r2, lsl r0
 520:	00053600 	andeq	r3, r5, r0, lsl #12
 524:	00000000 	andeq	r0, r0, r0
 528:	2a1f0000 	bcs	7c0008 <delay_sec+0x7bff38>
 52c:	2a000000 	bcs	8 <.debug_info+0x8>
 530:	02000000 	andeq	r0, r0, #0, 0
 534:	001f0ac7 	andseq	r0, pc, r7, asr #21
 538:	00000000 	andeq	r0, r0, r0
 53c:	02000000 	andeq	r0, r0, #0, 0
 540:	Address 0x0000000000000540 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <delay_sec+0x2bffdc>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <delay_sec+0xec2c60>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <delay_sec+0x2ce7d4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <delay_sec+0x200bb4>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	1d0b0000 	stcne	0, cr0, [fp, #-0]
  90:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
  94:	0b42b801 	bleq	10ae0a0 <delay_sec+0x10adfd0>
  98:	0b581755 	bleq	1605df4 <delay_sec+0x1605d24>
  9c:	0b570b59 	bleq	15c2e08 <delay_sec+0x15c2d38>
  a0:	050c0000 	streq	r0, [ip, #-0]
  a4:	02133100 	andseq	r3, r3, #0
  a8:	1742b717 	smlaldne	fp, r2, r7, r7
  ac:	1d0d0000 	stcne	0, cr0, [sp, #-0]
  b0:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
  b4:	0b42b801 	bleq	10ae0c0 <delay_sec+0x10adff0>
  b8:	06120111 			; <UNDEFINED> instruction: 0x06120111
  bc:	0b590b58 	bleq	1642e24 <delay_sec+0x1642d54>
  c0:	00000b57 	andeq	r0, r0, r7, asr fp
  c4:	3100340e 	tstcc	r0, lr, lsl #8
  c8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  cc:	00001742 	andeq	r1, r0, r2, asr #14
  d0:	31011d0f 	tstcc	r1, pc, lsl #26
  d4:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
  d8:	01110b42 	tsteq	r1, r2, asr #22
  dc:	0b580612 	bleq	160192c <delay_sec+0x160185c>
  e0:	0b570b59 	bleq	15c2e4c <delay_sec+0x15c2d7c>
  e4:	00001301 	andeq	r1, r0, r1, lsl #6
  e8:	01828910 	orreq	r8, r2, r0, lsl r9
  ec:	31011101 	tstcc	r1, r1, lsl #2
  f0:	11000013 	tstne	r0, r3, lsl r0
  f4:	0001828a 	andeq	r8, r1, sl, lsl #5
  f8:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  fc:	12000018 	andne	r0, r0, #24, 0
 100:	00018289 	andeq	r8, r1, r9, lsl #5
 104:	13310111 	teqne	r1, #1073741828	; 0x40000004
 108:	0b130000 	bleq	4c0110 <delay_sec+0x4c0040>
 10c:	55133101 	ldrpl	r3, [r3, #-257]	; 0xfffffeff
 110:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
 114:	13310034 	teqne	r1, #52, 0	; 0x34
 118:	0b150000 	bleq	540120 <delay_sec+0x540050>
 11c:	00175501 	andseq	r5, r7, r1, lsl #10
 120:	011d1600 	tsteq	sp, r0, lsl #12
 124:	01521331 	cmpeq	r2, r1, lsr r3
 128:	550b42b8 	strpl	r4, [fp, #-696]	; 0xfffffd48
 12c:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
 130:	010b570b 	tsteq	fp, fp, lsl #14
 134:	17000013 	smladne	r0, r3, r0, r0
 138:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 13c:	0b3a0e03 	bleq	e83950 <delay_sec+0xe83880>
 140:	0b390b3b 	bleq	e42e34 <delay_sec+0xe42d64>
 144:	0b201927 	bleq	8065e8 <delay_sec+0x806518>
 148:	00001301 	andeq	r1, r0, r1, lsl #6
 14c:	03000518 	movweq	r0, #1304	; 0x518
 150:	3b0b3a08 	blcc	2ce978 <delay_sec+0x2ce8a8>
 154:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 158:	19000013 	stmdbne	r0, {r0, r1, r4}
 15c:	08030034 	stmdaeq	r3, {r2, r4, r5}
 160:	0b3b0b3a 	bleq	ec2e50 <delay_sec+0xec2d80>
 164:	13490b39 	movtne	r0, #39737	; 0x9b39
 168:	0b1a0000 	bleq	680170 <delay_sec+0x6800a0>
 16c:	1b000001 	blne	178 <.debug_abbrev+0x178>
 170:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 174:	0b3a0e03 	bleq	e83988 <delay_sec+0xe838b8>
 178:	0b390b3b 	bleq	e42e6c <delay_sec+0xe42d9c>
 17c:	13491927 	movtne	r1, #39207	; 0x9927
 180:	13010b20 	movwne	r0, #6944	; 0x1b20
 184:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
 188:	03193f00 	tsteq	r9, #0, 30
 18c:	3b0b3a0e 	blcc	2ce9cc <delay_sec+0x2ce8fc>
 190:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 194:	20134919 	andscs	r4, r3, r9, lsl r9
 198:	1d00000b 	stcne	0, cr0, [r0, #-44]	; 0xffffffd4
 19c:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
 1a0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 1a4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 1a8:	00130119 	andseq	r0, r3, r9, lsl r1
 1ac:	82891e00 	addhi	r1, r9, #0, 28
 1b0:	01110101 	tsteq	r1, r1, lsl #2
 1b4:	31194295 			; <UNDEFINED> instruction: 0x31194295
 1b8:	1f000013 	svcne	0x00000013
 1bc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 1c0:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 1c4:	0b3a0e03 	bleq	e839d8 <delay_sec+0xe83908>
 1c8:	0b390b3b 	bleq	e42ebc <delay_sec+0xe42dec>
 1cc:	Address 0x00000000000001cc is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   8:	000000e0 	andeq	r0, r0, r0, ror #1
   c:	e0500001 	subs	r0, r0, r1
  10:	24000000 	strcs	r0, [r0], #-0
  14:	04000001 	streq	r0, [r0], #-1
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	00000000 	andeq	r0, r0, r0
  24:	00000200 	andeq	r0, r0, r0, lsl #4
  28:	0000d000 	andeq	sp, r0, r0
  2c:	0000e000 	andeq	lr, r0, r0
  30:	70000700 	andvc	r0, r0, r0, lsl #14
  34:	03e80a00 	mvneq	r0, #0, 20
  38:	00e09f1e 	rsceq	r9, r0, lr, lsl pc
  3c:	01240000 			; <UNDEFINED> instruction: 0x01240000
  40:	00080000 	andeq	r0, r8, r0
  44:	0a5001f3 	beq	1400818 <delay_sec+0x1400748>
  48:	9f1e03e8 	svcls	0x001e03e8
	...
  54:	00e40000 	rsceq	r0, r4, r0
  58:	01240000 			; <UNDEFINED> instruction: 0x01240000
  5c:	00010000 	andeq	r0, r1, r0
  60:	00000054 	andeq	r0, r0, r4, asr r0
  64:	00000000 	andeq	r0, r0, r0
  68:	f8000100 			; <UNDEFINED> instruction: 0xf8000100
  6c:	24000000 	strcs	r0, [r0], #-0
  70:	01000001 	tsteq	r0, r1
  74:	00005600 	andeq	r5, r0, r0, lsl #12
	...
  80:	00f40000 	rscseq	r0, r4, r0
  84:	00f70000 	rscseq	r0, r7, r0
  88:	00010000 	andeq	r0, r1, r0
  8c:	0000f750 	andeq	pc, r0, r0, asr r7	; <UNPREDICTABLE>
  90:	00012400 	andeq	r2, r1, r0, lsl #8
  94:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
  a0:	010c0000 	mrseq	r0, (UNDEF: 12)
  a4:	01130000 	tsteq	r3, r0
  a8:	00010000 	andeq	r0, r1, r0
  ac:	00000050 	andeq	r0, r0, r0, asr r0
	...
  b8:	00002400 	andeq	r2, r0, r0, lsl #8
  bc:	00002700 	andeq	r2, r0, r0, lsl #14
  c0:	50000100 	andpl	r0, r0, r0, lsl #2
  c4:	00000027 	andeq	r0, r0, r7, lsr #32
  c8:	00000038 	andeq	r0, r0, r8, lsr r0
  cc:	6c910002 	ldcvs	0, cr0, [r1], {2}
	...
  dc:	00000038 	andeq	r0, r0, r8, lsr r0
  e0:	00000043 	andeq	r0, r0, r3, asr #32
  e4:	43500001 	cmpmi	r0, #1, 0
  e8:	80000000 	andhi	r0, r0, r0
  ec:	01000000 	mrseq	r0, (UNDEF: 0)
  f0:	00005600 	andeq	r5, r0, r0, lsl #12
  f4:	00000000 	andeq	r0, r0, r0
  f8:	00010000 	andeq	r0, r1, r0
  fc:	00000054 	andeq	r0, r0, r4, asr r0
 100:	00000080 	andeq	r0, r0, r0, lsl #1
 104:	00550001 	subseq	r0, r5, r1
	...
 110:	50000000 	andpl	r0, r0, r0
 114:	53000000 	movwpl	r0, #0
 118:	01000000 	mrseq	r0, (UNDEF: 0)
 11c:	00535000 	subseq	r5, r3, r0
 120:	00800000 	addeq	r0, r0, r0
 124:	00010000 	andeq	r0, r1, r0
 128:	00000055 	andeq	r0, r0, r5, asr r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
 134:	6f000000 	svcvs	0x00000000
 138:	01000000 	mrseq	r0, (UNDEF: 0)
 13c:	00005000 	andeq	r5, r0, r0
	...
 148:	00800000 	addeq	r0, r0, r0
 14c:	008c0000 	addeq	r0, ip, r0
 150:	00010000 	andeq	r0, r1, r0
 154:	00008c50 	andeq	r8, r0, r0, asr ip
 158:	0000d000 	andeq	sp, r0, r0
 15c:	f3000400 	vshl.u8	d0, d0, d0
 160:	009f5001 	addseq	r5, pc, r1
	...
 16c:	00009000 	andeq	r9, r0, r0
 170:	0000d000 	andeq	sp, r0, r0
 174:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 180:	00a40001 	adceq	r0, r4, r1
 184:	00d00000 	sbcseq	r0, r0, r0
 188:	00010000 	andeq	r0, r1, r0
 18c:	00000056 	andeq	r0, r0, r6, asr r0
	...
 198:	0000a000 	andeq	sl, r0, r0
 19c:	0000a300 	andeq	sl, r0, r0, lsl #6
 1a0:	50000100 	andpl	r0, r0, r0, lsl #2
 1a4:	000000a3 	andeq	r0, r0, r3, lsr #1
 1a8:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1ac:	00560001 	subseq	r0, r6, r1
	...
 1b8:	0000b800 	andeq	fp, r0, r0, lsl #16
 1bc:	0000bf00 	andeq	fp, r0, r0, lsl #30
 1c0:	50000100 	andpl	r0, r0, r0, lsl #2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000124 	andeq	r0, r0, r4, lsr #2
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000038 	andeq	r0, r0, r8, lsr r0
   4:	00000038 	andeq	r0, r0, r8, lsr r0
   8:	00000040 	andeq	r0, r0, r0, asr #32
   c:	00000054 	andeq	r0, r0, r4, asr r0
	...
  18:	00000054 	andeq	r0, r0, r4, asr r0
  1c:	00000058 	andeq	r0, r0, r8, asr r0
  20:	00000058 	andeq	r0, r0, r8, asr r0
  24:	00000080 	andeq	r0, r0, r0, lsl #1
	...
  30:	00000054 	andeq	r0, r0, r4, asr r0
  34:	00000058 	andeq	r0, r0, r8, asr r0
  38:	00000058 	andeq	r0, r0, r8, asr r0
  3c:	00000068 	andeq	r0, r0, r8, rrx
  40:	0000006c 	andeq	r0, r0, ip, rrx
  44:	00000070 	andeq	r0, r0, r0, ror r0
	...
  50:	00000054 	andeq	r0, r0, r4, asr r0
  54:	00000058 	andeq	r0, r0, r8, asr r0
  58:	0000005c 	andeq	r0, r0, ip, asr r0
  5c:	00000068 	andeq	r0, r0, r8, rrx
	...
  68:	000000a4 	andeq	r0, r0, r4, lsr #1
  6c:	000000a8 	andeq	r0, r0, r8, lsr #1
  70:	000000a8 	andeq	r0, r0, r8, lsr #1
  74:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
  80:	000000a4 	andeq	r0, r0, r4, lsr #1
  84:	000000a8 	andeq	r0, r0, r8, lsr #1
  88:	000000a8 	andeq	r0, r0, r8, lsr #1
  8c:	000000b8 	strheq	r0, [r0], -r8
  90:	000000bc 	strheq	r0, [r0], -ip
  94:	000000c0 	andeq	r0, r0, r0, asr #1
	...
  a0:	000000a4 	andeq	r0, r0, r4, lsr #1
  a4:	000000a8 	andeq	r0, r0, r8, lsr #1
  a8:	000000ac 	andeq	r0, r0, ip, lsr #1
  ac:	000000b8 	strheq	r0, [r0], -r8
	...
  b8:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  bc:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  c0:	000000d4 	ldrdeq	r0, [r0], -r4
  c4:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  d0:	000000f8 	strdeq	r0, [r0], -r8
  d4:	000000fc 	strdeq	r0, [r0], -ip
  d8:	000000fc 	strdeq	r0, [r0], -ip
  dc:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  e8:	000000f8 	strdeq	r0, [r0], -r8
  ec:	000000fc 	strdeq	r0, [r0], -ip
  f0:	000000fc 	strdeq	r0, [r0], -ip
  f4:	0000010c 	andeq	r0, r0, ip, lsl #2
  f8:	00000110 	andeq	r0, r0, r0, lsl r1
  fc:	00000114 	andeq	r0, r0, r4, lsl r1
	...
 108:	000000f8 	strdeq	r0, [r0], -r8
 10c:	000000fc 	strdeq	r0, [r0], -ip
 110:	00000100 	andeq	r0, r0, r0, lsl #2
 114:	0000010c 	andeq	r0, r0, ip, lsl #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001fa 	strdeq	r0, [r0], -sl
   4:	005d0003 	subseq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	696d2f73 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
  30:	2f73656c 	svccs	0x0073656c
  34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
  38:	632f6563 			; <UNDEFINED> instruction: 0x632f6563
  3c:	30343273 	eorscc	r3, r4, r3, ror r2
  40:	6c2f786c 	stcvs	8, cr7, [pc], #-432	; fffffe98 <delay_sec+0xfffffdc8>
  44:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  48:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  4c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  50:	69740000 	ldmdbvs	r4!, {}^	; <UNPREDICTABLE>
  54:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
  58:	00010063 	andeq	r0, r1, r3, rrx
  5c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  60:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  64:	05000000 	streq	r0, [r0, #-0]
  68:	02050023 	andeq	r0, r5, #35, 0	; 0x23
  6c:	00000000 	andeq	r0, r0, r0
  70:	13050515 	movwne	r0, #21781	; 0x5515
  74:	01060c05 	tsteq	r6, r5, lsl #24
  78:	6a061f05 	bvs	187c94 <delay_sec+0x187bc4>
  7c:	05150505 	ldreq	r0, [r5, #-1285]	; 0xfffffafb
  80:	050f061f 	streq	r0, [pc, #-1567]	; fffffa69 <delay_sec+0xfffff999>
  84:	2f064d05 	svccs	0x00064d05
  88:	77030a05 	strvc	r0, [r3, -r5, lsl #20]
  8c:	13050501 	movwne	r0, #21761	; 0x5501
  90:	01060c05 	tsteq	r6, r5, lsl #24
  94:	06050566 	streq	r0, [r5], -r6, ror #10
  98:	2f010903 	svccs	0x00010903
  9c:	13060105 	movwne	r0, #24837	; 0x6105
  a0:	84061c05 	strhi	r1, [r6], #-3077	; 0xfffff3fb
  a4:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
  a8:	0176030a 	cmneq	r6, sl, lsl #6
  ac:	05150505 	ldreq	r0, [r5, #-1285]	; 0xfffffafb
  b0:	2e18061c 	mrccs	6, 0, r0, cr8, cr12, {0}
  b4:	7a030505 	bvc	c14d0 <delay_sec+0xc1400>
  b8:	052f062e 	streq	r0, [pc, #-1582]!	; fffffa92 <delay_sec+0xfffff9c2>
  bc:	0177030a 	cmneq	r7, sl, lsl #6
  c0:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
  c4:	6601060c 	strvs	r0, [r1], -ip, lsl #12
  c8:	03060505 	movweq	r0, #25861	; 0x6505
  cc:	062f0109 	strteq	r0, [pc], -r9, lsl #2
  d0:	030c0501 	movweq	r0, #50433	; 0xc501
  d4:	05050176 	streq	r0, [r5, #-374]	; 0xfffffe8a
  d8:	2e0f0306 	cdpcs	3, 0, cr0, cr15, cr6, {0}
  dc:	05130905 	ldreq	r0, [r3, #-2309]	; 0xfffff6fb
  e0:	0174030a 	cmneq	r4, sl, lsl #6
  e4:	2f150505 	svccs	0x00150505
  e8:	77030a05 	strvc	r0, [r3, -r5, lsl #20]
  ec:	13050501 	movwne	r0, #21761	; 0x5501
  f0:	01060c05 	tsteq	r6, r5, lsl #24
  f4:	06050566 	streq	r0, [r5], -r6, ror #10
  f8:	05010903 	streq	r0, [r1, #-2307]	; 0xfffff6fd
  fc:	051a0611 	ldreq	r0, [sl, #-1553]	; 0xfffff9ef
 100:	2e780305 	cdpcs	3, 7, cr0, cr8, cr5, {0}
 104:	09052f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, sp}
 108:	060c0519 			; <UNDEFINED> instruction: 0x060c0519
 10c:	061c0501 	ldreq	r0, [ip], -r1, lsl #10
 110:	13050587 	movwne	r0, #21895	; 0x5587
 114:	11061c05 	tstne	r6, r5, lsl #24
 118:	4a2f0505 	bmi	bc1534 <delay_sec+0xbc1464>
 11c:	03060605 	movweq	r0, #26117	; 0x6605
 120:	05052e76 	streq	r2, [r5, #-3702]	; 0xfffff18a
 124:	030a0513 	movweq	r0, #42259	; 0xa513
 128:	05050176 	streq	r0, [r5, #-374]	; 0xfffffe8a
 12c:	0a052f15 	beq	14bd88 <delay_sec+0x14bcb8>
 130:	05017703 	streq	r7, [r1, #-1795]	; 0xfffff8fd
 134:	0c051305 	stceq	3, cr1, [r5], {5}
 138:	05660106 	strbeq	r0, [r6, #-262]!	; 0xfffffefa
 13c:	09030605 	stmdbeq	r3, {r0, r2, r9, sl}
 140:	01062f01 	tsteq	r6, r1, lsl #30
 144:	76030c05 	strvc	r0, [r3], -r5, lsl #24
 148:	06050501 	streq	r0, [r5], -r1, lsl #10
 14c:	052e0f03 	streq	r0, [lr, #-3843]!	; 0xfffff0fd
 150:	0a051309 	beq	144d7c <delay_sec+0x144cac>
 154:	05017403 	streq	r7, [r1, #-1027]	; 0xfffffbfd
 158:	052f1505 	streq	r1, [pc, #-1285]!	; fffffc5b <delay_sec+0xfffffb8b>
 15c:	0177030a 	cmneq	r7, sl, lsl #6
 160:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 164:	6601060c 	strvs	r0, [r1], -ip, lsl #12
 168:	03060505 	movweq	r0, #25861	; 0x6505
 16c:	11050109 	tstne	r5, r9, lsl #2
 170:	05051a06 	streq	r1, [r5, #-2566]	; 0xfffff5fa
 174:	062e7803 	strteq	r7, [lr], -r3, lsl #16
 178:	1909052f 	stmdbne	r9, {r0, r1, r2, r3, r5, r8, sl}
 17c:	01060c05 	tsteq	r6, r5, lsl #24
 180:	8a061e05 	bhi	18799c <delay_sec+0x1878cc>
 184:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 188:	05050e06 	streq	r0, [r5, #-3590]	; 0xfffff1fa
 18c:	061e0513 			; <UNDEFINED> instruction: 0x061e0513
 190:	2c050514 	cfstr32cs	mvfx0, [r5], {20}
 194:	06060566 	streq	r0, [r6], -r6, ror #10
 198:	052e7603 	streq	r7, [lr, #-1539]!	; 0xfffff9fd
 19c:	0a051305 	beq	144db8 <delay_sec+0x144ce8>
 1a0:	05017603 	streq	r7, [r1, #-1539]	; 0xfffff9fd
 1a4:	052f1505 	streq	r1, [pc, #-1285]!	; fffffca7 <delay_sec+0xfffffbd7>
 1a8:	0177030a 	cmneq	r7, sl, lsl #6
 1ac:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 1b0:	6601060c 	strvs	r0, [r1], -ip, lsl #12
 1b4:	03060505 	movweq	r0, #25861	; 0x6505
 1b8:	062f0109 	strteq	r0, [pc], -r9, lsl #2
 1bc:	030c0501 	movweq	r0, #50433	; 0xc501
 1c0:	05050176 	streq	r0, [r5, #-374]	; 0xfffffe8a
 1c4:	2e0f0306 	cdpcs	3, 0, cr0, cr15, cr6, {0}
 1c8:	05130905 	ldreq	r0, [r3, #-2309]	; 0xfffff6fb
 1cc:	0174030a 	cmneq	r4, sl, lsl #6
 1d0:	2f150505 	svccs	0x00150505
 1d4:	77030a05 	strvc	r0, [r3, -r5, lsl #20]
 1d8:	13050501 	movwne	r0, #21761	; 0x5501
 1dc:	01060c05 	tsteq	r6, r5, lsl #24
 1e0:	06050566 	streq	r0, [r5], -r6, ror #10
 1e4:	05010903 	streq	r0, [r1, #-2307]	; 0xfffff6fd
 1e8:	051a0611 	ldreq	r0, [sl, #-1553]	; 0xfffff9ef
 1ec:	2e780305 	cdpcs	3, 7, cr0, cr8, cr5, {0}
 1f0:	09052f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, sp}
 1f4:	060c0519 			; <UNDEFINED> instruction: 0x060c0519
 1f8:	00080201 	andeq	r0, r8, r1, lsl #4
 1fc:	Address 0x00000000000001fc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f766564 	svcpl	0x00766564
   4:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
   8:	00726569 	rsbseq	r6, r2, r9, ror #10
   c:	616c6564 	cmnvs	ip, r4, ror #10
  10:	65735f79 	ldrbvs	r5, [r3, #-3961]!	; 0xfffff087
  14:	2f2e0063 	svccs	0x002e0063
  18:	66617473 			; <UNDEFINED> instruction: 0x66617473
  1c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  20:	69742f63 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
  24:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
  28:	45470063 	strbmi	r0, [r7, #-99]	; 0xffffff9d
  2c:	00323354 	eorseq	r3, r2, r4, asr r3
  30:	20554e47 	subscs	r4, r5, r7, asr #28
  34:	20393943 	eorscs	r3, r9, r3, asr #18
  38:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  3c:	30322031 	eorscc	r2, r2, r1, lsr r0
  40:	30313931 	eorscc	r3, r1, r1, lsr r9
  44:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  48:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  4c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  50:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  54:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  58:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  5c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  60:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  64:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  68:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  6c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  70:	205d3939 	subscs	r3, sp, r9, lsr r9
  74:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  78:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  7c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  80:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  84:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  88:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
  8c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
  90:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  94:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  98:	36373131 			; <UNDEFINED> instruction: 0x36373131
  9c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  a0:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  a4:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  a8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  ac:	36373131 			; <UNDEFINED> instruction: 0x36373131
  b0:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  b4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  b8:	616f6c66 	cmnvs	pc, r6, ror #24
  bc:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  c0:	61683d69 	cmnvs	r8, r9, ror #26
  c4:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  c8:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  cc:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  d0:	616d2d20 	cmnvs	sp, r0, lsr #26
  d4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
  d8:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  dc:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  e0:	6b36766d 	blvs	d9da9c <delay_sec+0xd9d9cc>
  e4:	70662b7a 	rsbvc	r2, r6, sl, ror fp
  e8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
  ec:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
  f0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  f4:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  f8:	20747361 	rsbscs	r7, r4, r1, ror #6
  fc:	61664f2d 	cmnvs	r6, sp, lsr #30
 100:	2d207473 	cfstrscs	mvf7, [r0, #-460]!	; 0xfffffe34
 104:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 108:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 10c:	732d2039 			; <UNDEFINED> instruction: 0x732d2039
 110:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 114:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 118:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 11c:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 120:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 124:	00676e69 	rsbeq	r6, r7, r9, ror #28
 128:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 12c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 130:	61686320 	cmnvs	r8, r0, lsr #6
 134:	65640072 	strbvs	r0, [r4, #-114]!	; 0xffffff8e
 138:	5f79616c 	svcpl	0x0079616c
 13c:	6c00736d 	stcvs	3, cr7, [r0], {109}	; 0x6d
 140:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 144:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 148:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 14c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 150:	6f687300 	svcvs	0x00687300
 154:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 158:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 15c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 160:	00746e69 	rsbseq	r6, r4, r9, ror #28
 164:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 168:	65675f72 	strbvs	r5, [r7, #-3954]!	; 0xfffff08e
 16c:	73755f74 	cmnvc	r5, #116, 30	; 0x1d0
 170:	64006365 	strvs	r6, [r0], #-869	; 0xfffffc9b
 174:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
 178:	0073755f 	rsbseq	r7, r3, pc, asr r5
 17c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 180:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 184:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 188:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 18c:	6f6c2067 	svcvs	0x006c2067
 190:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 194:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 198:	2064656e 	rsbcs	r6, r4, lr, ror #10
 19c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1a0:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 1a4:	65675f72 	strbvs	r5, [r7, #-3954]!	; 0xfffff08e
 1a8:	73755f74 	cmnvc	r5, #116, 30	; 0x1d0
 1ac:	725f6365 	subsvc	r6, pc, #-1811939327	; 0x94000001
 1b0:	6c007761 	stcvs	7, cr7, [r0], {97}	; 0x61
 1b4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1b8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1bc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1c0:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 1c4:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 1c8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1cc:	73552f00 	cmpvc	r5, #0, 30
 1d0:	2f737265 	svccs	0x00737265
 1d4:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
 1d8:	6f532f73 	svcvs	0x00532f73
 1dc:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 1e0:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
 1e4:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
 1e8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1ec:	73006970 	movwvc	r6, #2416	; 0x970
 1f0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1f4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1f8:	74757000 	ldrbtvc	r7, [r5], #-0
 1fc:	6f6c006b 	svcvs	0x006c006b
 200:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 204:	6300746e 	movwvs	r7, #1134	; 0x46e
 208:	00726168 	rsbseq	r6, r2, r8, ror #2
 20c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 210:	63206465 			; <UNDEFINED> instruction: 0x63206465
 214:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <delay_sec+0x80a520>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000000c 	andeq	r0, r0, ip
  20:	00000018 	andeq	r0, r0, r8, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	0000000c 	andeq	r0, r0, ip
  2c:	0000002c 	andeq	r0, r0, ip, lsr #32
  30:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  34:	100e4201 	andne	r4, lr, r1, lsl #4
  38:	00040e4e 	andeq	r0, r4, lr, asr #28
  3c:	0000001c 	andeq	r0, r0, ip, lsl r0
  40:	00000000 	andeq	r0, r0, r0
  44:	00000038 	andeq	r0, r0, r8, lsr r0
  48:	00000048 	andeq	r0, r0, r8, asr #32
  4c:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
  50:	86058506 	strhi	r8, [r5], -r6, lsl #10
  54:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	0000001c 	andeq	r0, r0, ip, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000080 	andeq	r0, r0, r0, lsl #1
  68:	00000050 	andeq	r0, r0, r0, asr r0
  6c:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
  70:	86058506 	strhi	r8, [r5], -r6, lsl #10
  74:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  78:	00018e02 	andeq	r8, r1, r2, lsl #28
  7c:	0000001c 	andeq	r0, r0, ip, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  88:	00000054 	andeq	r0, r0, r4, asr r0
  8c:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
  90:	86058506 	strhi	r8, [r5], -r6, lsl #10
  94:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  98:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <delay_sec+0x12cd75c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <delay_sec+0x42354>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


yield.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <rpi_wait>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000034 	andeq	r0, r0, r4, lsr r0
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000009 	andeq	r0, r0, r9
  10:	0001230c 	andeq	r2, r1, ip, lsl #6
  14:	00010100 	andeq	r0, r1, r0, lsl #2
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	00000200 	andeq	r0, r0, r0, lsl #4
  28:	02010000 	andeq	r0, r1, #0, 0
  2c:	00000006 	andeq	r0, r0, r6
  30:	00000400 	andeq	r0, r0, r0, lsl #8
  34:	009c0100 	addseq	r0, ip, r0, lsl #2

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  18:	0b3a0e03 	bleq	e8382c <rpi_wait+0xe8382c>
  1c:	0b390b3b 	bleq	e42d10 <rpi_wait+0xe42d10>
  20:	01111927 	tsteq	r1, r7, lsr #18
  24:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  28:	00194297 	mulseq	r9, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000046 	andeq	r0, r0, r6, asr #32
   4:	002a0003 	eoreq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	00006372 	andeq	r6, r0, r2, ror r3
  28:	6c656979 			; <UNDEFINED> instruction: 0x6c656979
  2c:	00632e64 	rsbeq	r2, r3, r4, ror #28
  30:	00000001 	andeq	r0, r0, r1
  34:	05001505 	streq	r1, [r0, #-1285]	; 0xfffffafb
  38:	00000002 	andeq	r0, r0, r2
  3c:	17051300 	strne	r1, [r5, -r0, lsl #6]
  40:	06010501 	streq	r0, [r1], -r1, lsl #10
  44:	00020201 	andeq	r0, r2, r1, lsl #4
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	74696177 	strbtvc	r6, [r9], #-375	; 0xfffffe89
   8:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
   c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  10:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  14:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  18:	31393130 	teqcc	r9, r0, lsr r1
  1c:	20353230 	eorscs	r3, r5, r0, lsr r2
  20:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  24:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  28:	415b2029 	cmpmi	fp, r9, lsr #32
  2c:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  30:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  34:	6172622d 	cmnvs	r2, sp, lsr #4
  38:	2068636e 	rsbcs	r6, r8, lr, ror #6
  3c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  40:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  44:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  48:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  4c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  50:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  54:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  58:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  5c:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  60:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  64:	20706676 	rsbscs	r6, r0, r6, ror r6
  68:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
  6c:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
  70:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  74:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  78:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  7c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
  80:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
  84:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
  88:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
  8c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
  90:	6f6c666d 	svcvs	0x006c666d
  94:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  98:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  9c:	20647261 	rsbcs	r7, r4, r1, ror #4
  a0:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  a4:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  a8:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
  ac:	206d7261 	rsbcs	r7, sp, r1, ror #4
  b0:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  b4:	613d6863 	teqvs	sp, r3, ror #16
  b8:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
  bc:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
  c0:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
  c4:	20626467 	rsbcs	r6, r2, r7, ror #8
  c8:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
  cc:	4f2d2062 	svcmi	0x002d2062
  d0:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  d4:	664f2d20 	strbvs	r2, [pc], -r0, lsr #26
  d8:	20747361 	rsbscs	r7, r4, r1, ror #6
  dc:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
  e0:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
  e4:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
  e8:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  ec:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
  f0:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
  f4:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
  f8:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
  fc:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 100:	73552f00 	cmpvc	r5, #0, 30
 104:	2f737265 	svccs	0x00737265
 108:	656c696d 	strbvs	r6, [ip, #-2413]!	; 0xfffff693
 10c:	6f532f73 	svcvs	0x00532f73
 110:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 114:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
 118:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
 11c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 120:	2e006970 			; <UNDEFINED> instruction: 0x2e006970
 124:	6174732f 	cmnvs	r4, pc, lsr #6
 128:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 12c:	792f6372 	stmdbvc	pc!, {r1, r4, r5, r6, r8, r9, sp, lr}	; <UNPREDICTABLE>
 130:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
 134:	Address 0x0000000000000134 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_wait+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_wait+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <rpi_wait+0x42424>
  1c:	17041202 	strne	r1, [r4, -r2, lsl #4]
  20:	19011801 	stmdbne	r1, {r0, fp, ip}
  24:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  28:	22021e01 	andcs	r1, r2, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


staff-start.o:     file format elf32-littlearm


Disassembly of section .text.boot:

00000000 <_start>:
   0:	e3a00013 	mov	r0, #19, 0
   4:	e3800080 	orr	r0, r0, #128, 0	; 0x80
   8:	e129f000 	msr	CPSR_fc, r0
   c:	e3a01000 	mov	r1, #0, 0
  10:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
  14:	ee110f50 	mrc	15, 0, r0, cr1, cr0, {2}
  18:	e3800603 	orr	r0, r0, #3145728	; 0x300000
  1c:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
  20:	ee010f50 	mcr	15, 0, r0, cr1, cr0, {2}
  24:	e3a00101 	mov	r0, #1073741824	; 0x40000000
  28:	eee80a10 	vmsr	fpexc, r0
  2c:	e3a000db 	mov	r0, #219, 0	; 0xdb
  30:	e121f000 	msr	CPSR_c, r0
  34:	e3a000d3 	mov	r0, #211, 0	; 0xd3
  38:	e121f000 	msr	CPSR_c, r0
  3c:	e3a0d302 	mov	sp, #134217728	; 0x8000000
  40:	e3a0b000 	mov	fp, #0, 0
  44:	ebfffffe 	bl	0 <_cstart>
  48:	ebfffffe 	bl	0 <rpi_reboot>

0000004c <PUT32>:
  4c:	e5801000 	str	r1, [r0]
  50:	e12fff1e 	bx	lr

00000054 <GET32>:
  54:	e5900000 	ldr	r0, [r0]
  58:	e12fff1e 	bx	lr

0000005c <BRANCHTO>:
  5c:	e12fff10 	bx	r0

00000060 <m4add>:
  60:	ee000a10 	vmov	s0, r0
  64:	ee001a90 	vmov	s1, r1
  68:	ee012a10 	vmov	s2, r2
  6c:	ee013a90 	vmov	s3, r3
  70:	ee302a20 	vadd.f32	s4, s0, s1
  74:	ee712a21 	vadd.f32	s5, s2, s3
  78:	ee120a90 	vmov	r0, s5
  7c:	e12fff1e 	bx	lr

00000080 <m4add2>:
  80:	ee000a10 	vmov	s0, r0
  84:	ee001a90 	vmov	s1, r1
  88:	ee012a10 	vmov	s2, r2
  8c:	ee013a90 	vmov	s3, r3
  90:	ee302a20 	vadd.f32	s4, s0, s1
  94:	ee712a21 	vadd.f32	s5, s2, s3
  98:	ee120a10 	vmov	r0, s4
  9c:	e12fff1e 	bx	lr

000000a0 <m4vmov>:
  a0:	ee020a10 	vmov	s4, r0
  a4:	ee020a90 	vmov	s5, r0
  a8:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001e41 	andeq	r1, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	4b5a3605 	blmi	168d82c <m4vmov+0x168d78c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <m4vmov+0x42384>
  1c:	Address 0x000000000000001c is out of bounds.


gpio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_function>:
   0:	e350001f 	cmp	r0, #31, 0
   4:	812fff1e 	bxhi	lr
   8:	e92d4070 	push	{r4, r5, r6, lr}
   c:	e1a05001 	mov	r5, r1
  10:	e3d13007 	bics	r3, r1, #7, 0
  14:	18bd8070 	popne	{r4, r5, r6, pc}
  18:	e59f3040 	ldr	r3, [pc, #64]	; 60 <gpio_set_function+0x60>
  1c:	e0832093 	umull	r2, r3, r3, r0
  20:	e1a031a3 	lsr	r3, r3, #3
  24:	e1a02003 	mov	r2, r3
  28:	e0833103 	add	r3, r3, r3, lsl #2
  2c:	e0403083 	sub	r3, r0, r3, lsl #1
  30:	e0834083 	add	r4, r3, r3, lsl #1
  34:	e2820302 	add	r0, r2, #134217728	; 0x8000000
  38:	e2800702 	add	r0, r0, #524288	; 0x80000
  3c:	e1a06100 	lsl	r6, r0, #2
  40:	e1a00006 	mov	r0, r6
  44:	ebfffffe 	bl	0 <GET32>
  48:	e3a01007 	mov	r1, #7, 0
  4c:	e1c01411 	bic	r1, r0, r1, lsl r4
  50:	e1811415 	orr	r1, r1, r5, lsl r4
  54:	e1a00006 	mov	r0, r6
  58:	ebfffffe 	bl	0 <PUT32>
  5c:	e8bd8070 	pop	{r4, r5, r6, pc}
  60:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

00000064 <gpio_set_output>:
  64:	e92d4010 	push	{r4, lr}
  68:	e3a01001 	mov	r1, #1, 0
  6c:	ebfffffe 	bl	0 <gpio_set_function>
  70:	e8bd8010 	pop	{r4, pc}

00000074 <gpio_set_on>:
  74:	e350001f 	cmp	r0, #31, 0
  78:	812fff1e 	bxhi	lr
  7c:	e92d4010 	push	{r4, lr}
  80:	e3a01001 	mov	r1, #1, 0
  84:	e1a01011 	lsl	r1, r1, r0
  88:	e59f0004 	ldr	r0, [pc, #4]	; 94 <gpio_set_on+0x20>
  8c:	ebfffffe 	bl	0 <PUT32>
  90:	e8bd8010 	pop	{r4, pc}
  94:	2020001c 	eorcs	r0, r0, ip, lsl r0

00000098 <gpio_set_off>:
  98:	e350001f 	cmp	r0, #31, 0
  9c:	812fff1e 	bxhi	lr
  a0:	e92d4010 	push	{r4, lr}
  a4:	e3a01001 	mov	r1, #1, 0
  a8:	e1a01011 	lsl	r1, r1, r0
  ac:	e59f0004 	ldr	r0, [pc, #4]	; b8 <gpio_set_off+0x20>
  b0:	ebfffffe 	bl	0 <PUT32>
  b4:	e8bd8010 	pop	{r4, pc}
  b8:	20200028 	eorcs	r0, r0, r8, lsr #32

000000bc <gpio_set_input>:
  bc:	e92d4010 	push	{r4, lr}
  c0:	e3a01000 	mov	r1, #0, 0
  c4:	ebfffffe 	bl	0 <gpio_set_function>
  c8:	e8bd8010 	pop	{r4, pc}

000000cc <gpio_write>:
  cc:	e92d4010 	push	{r4, lr}
  d0:	e3510000 	cmp	r1, #0, 0
  d4:	0a000001 	beq	e0 <gpio_write+0x14>
  d8:	ebfffffe 	bl	74 <gpio_set_on>
  dc:	e8bd8010 	pop	{r4, pc}
  e0:	ebfffffe 	bl	98 <gpio_set_off>
  e4:	e8bd8010 	pop	{r4, pc}

000000e8 <gpio_read>:
  e8:	e350001f 	cmp	r0, #31, 0
  ec:	8a000007 	bhi	110 <gpio_read+0x28>
  f0:	e92d4010 	push	{r4, lr}
  f4:	e200401f 	and	r4, r0, #31, 0
  f8:	e59f3018 	ldr	r3, [pc, #24]	; 118 <gpio_read+0x30>
  fc:	e08302a0 	add	r0, r3, r0, lsr #5
 100:	ebfffffe 	bl	0 <GET32>
 104:	e1a00430 	lsr	r0, r0, r4
 108:	e2000001 	and	r0, r0, #1, 0
 10c:	e8bd8010 	pop	{r4, pc}
 110:	e3e00000 	mvn	r0, #0, 0
 114:	e12fff1e 	bx	lr
 118:	20200034 	eorcs	r0, r0, r4, lsr r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003a5 	andeq	r0, r0, r5, lsr #7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001a8 	andeq	r0, r0, r8, lsr #3
  10:	0002480c 	andeq	r4, r2, ip, lsl #16
  14:	0000dd00 	andeq	sp, r0, r0, lsl #26
  18:	00000000 	andeq	r0, r0, r0
  1c:	00011c00 	andeq	r1, r1, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	53070403 	movwpl	r0, #29699	; 0x7403
  30:	04000001 	streq	r0, [r0], #-1
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	58060103 	stmdapl	r6, {r0, r1, r8}
  3c:	03000002 	movweq	r0, #2
  40:	013d0502 	teqeq	sp, r2, lsl #10
  44:	04030000 	streq	r0, [r3], #-0
  48:	00024f05 	andeq	r4, r2, r5, lsl #30
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	00000181 	andeq	r0, r0, r1, lsl #3
  54:	8c080103 	stfhis	f0, [r8], {3}
  58:	03000000 	movweq	r0, #0
  5c:	00ca0702 	sbceq	r0, sl, r2, lsl #14
  60:	12050000 	andne	r0, r5, #0, 0
  64:	03000001 	movweq	r0, #1
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0000a907 	andeq	sl, r0, r7, lsl #18
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	00000160 	andeq	r0, r0, r0, ror #2
  7c:	9e080103 	adflse	f0, f0, f3
  80:	06000001 	streq	r0, [r0], -r1
  84:	00540107 	subseq	r0, r4, r7, lsl #2
  88:	0c040000 	stceq	0, cr0, [r4], {-0}
  8c:	0000c20e 	andeq	ip, r0, lr, lsl #4
  90:	02640700 	rsbeq	r0, r4, #0, 14
  94:	07000000 	streq	r0, [r0, -r0]
  98:	0000001f 	andeq	r0, r0, pc, lsl r0
  9c:	00500701 	subseq	r0, r0, r1, lsl #14
  a0:	07040000 	streq	r0, [r4, -r0]
  a4:	0000005f 	andeq	r0, r0, pc, asr r0
  a8:	006e0705 	rsbeq	r0, lr, r5, lsl #14
  ac:	07060000 	streq	r0, [r6, -r0]
  b0:	0000007d 	andeq	r0, r0, sp, ror r0
  b4:	018f0707 	orreq	r0, pc, r7, lsl #14
  b8:	07030000 	streq	r0, [r3, -r0]
  bc:	0000009a 	muleq	r0, sl, r0
  c0:	47050002 	strmi	r0, [r5, -r2]
  c4:	04000001 	streq	r0, [r0], #-1
  c8:	00830315 	addeq	r0, r3, r5, lsl r3
  cc:	0a080000 	beq	200008 <gpio_read+0x1fff20>
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0033171d 	eorseq	r1, r3, sp, lsl r7
  d8:	001c0000 	andseq	r0, ip, r0
  dc:	00082020 	andeq	r2, r8, r0, lsr #32
  e0:	01000000 	mrseq	r0, (UNDEF: 0)
  e4:	0033171e 	eorseq	r1, r3, lr, lsl r7
  e8:	00280000 	eoreq	r0, r8, r0
  ec:	77082020 	strvc	r2, [r8, -r0, lsr #32]
  f0:	01000001 	tsteq	r0, r1
  f4:	0033171f 	eorseq	r1, r3, pc, lsl r7
  f8:	00340000 	eorseq	r0, r4, r0
  fc:	40092020 	andmi	r2, r9, r0, lsr #32
 100:	01000000 	mrseq	r0, (UNDEF: 0)
 104:	00250555 	eoreq	r0, r5, r5, asr r5
 108:	00e80000 	rsceq	r0, r8, r0
 10c:	00340000 	eorseq	r0, r4, r0
 110:	9c010000 	stcls	0, cr0, [r1], {-0}
 114:	0000016e 	andeq	r0, r0, lr, ror #2
 118:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 11c:	18550100 	ldmdane	r5, {r8}^
 120:	0000002c 	andeq	r0, r0, ip, lsr #32
 124:	00000008 	andeq	r0, r0, r8
 128:	00000000 	andeq	r0, r0, r0
 12c:	0001a30b 	andeq	sl, r1, fp, lsl #6
 130:	0e580100 	rdfeqe	f0, f0, f0
 134:	0000002c 	andeq	r0, r0, ip, lsr #32
 138:	00000048 	andeq	r0, r0, r8, asr #32
 13c:	00000042 	andeq	r0, r0, r2, asr #32
 140:	66666f0c 	strbtvs	r6, [r6], -ip, lsl #30
 144:	0e590100 	rdfeqe	f0, f1, f0
 148:	0000002c 	andeq	r0, r0, ip, lsr #32
 14c:	00000088 	andeq	r0, r0, r8, lsl #1
 150:	00000086 	andeq	r0, r0, r6, lsl #1
 154:	0001040d 	andeq	r0, r1, sp, lsl #8
 158:	00039000 	andeq	r9, r3, r0
 15c:	50010e00 	andpl	r0, r1, r0, lsl #28
 160:	5001f30b 	andpl	pc, r1, fp, lsl #6
 164:	b4232535 	strtlt	r2, [r3], #-1333	; 0xfffffacb
 168:	02818080 	addeq	r8, r1, #128, 0	; 0x80
 16c:	140f0000 	strne	r0, [pc], #-0	; 8 <.debug_info+0x8>
 170:	01000000 	mrseq	r0, (UNDEF: 0)
 174:	00cc064e 	sbceq	r0, ip, lr, asr #12
 178:	001c0000 	andseq	r0, ip, r0
 17c:	9c010000 	stcls	0, cr0, [r1], {-0}
 180:	000001c9 	andeq	r0, r0, r9, asr #3
 184:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 188:	1a4e0100 	bne	1380590 <gpio_read+0x13804a8>
 18c:	0000002c 	andeq	r0, r0, ip, lsr #32
 190:	000000a3 	andeq	r0, r0, r3, lsr #1
 194:	0000009b 	muleq	r0, fp, r0
 198:	0100760a 	tsteq	r0, sl, lsl #12
 19c:	002c284e 	eoreq	r2, ip, lr, asr #16
 1a0:	00e50000 	rsceq	r0, r5, r0
 1a4:	00dd0000 	sbcseq	r0, sp, r0
 1a8:	dc100000 	ldcle	0, cr0, [r0], {-0}
 1ac:	51000000 	mrspl	r0, (UNDEF: 0)
 1b0:	bf000002 	svclt	0x00000002
 1b4:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 1b8:	f3035001 	vhadd.u8	d5, d3, d1
 1bc:	11005001 	tstne	r0, r1
 1c0:	000000e4 	andeq	r0, r0, r4, ror #1
 1c4:	0000020a 	andeq	r0, r0, sl, lsl #4
 1c8:	00bb0f00 	adcseq	r0, fp, r0, lsl #30
 1cc:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
 1d0:	0000bc06 	andeq	fp, r0, r6, lsl #24
 1d4:	00001000 	andeq	r1, r0, r0
 1d8:	0a9c0100 	beq	fe7005e0 <gpio_read+0xfe7004f8>
 1dc:	0a000002 	beq	1ec <.debug_info+0x1ec>
 1e0:	006e6970 	rsbeq	r6, lr, r0, ror r9
 1e4:	2c1e4901 			; <UNDEFINED> instruction: 0x2c1e4901
 1e8:	23000000 	movwcs	r0, #0
 1ec:	1f000001 	svcne	0x00000001
 1f0:	0d000001 	stceq	0, cr0, [r0, #-4]
 1f4:	000000c8 	andeq	r0, r0, r8, asr #1
 1f8:	000002d9 	ldrdeq	r0, [r0], -r9
 1fc:	0350010e 	cmpeq	r0, #-2147483645	; 0x80000003
 200:	0e5001f3 	mrceq	1, 2, r0, cr0, cr3, {7}
 204:	30015101 	andcc	r5, r1, r1, lsl #2
 208:	1b0f0000 	blne	3c0008 <gpio_read+0x3bff20>
 20c:	01000001 	tsteq	r0, r1
 210:	00980642 	addseq	r0, r8, r2, asr #12
 214:	00240000 	eoreq	r0, r4, r0
 218:	9c010000 	stcls	0, cr0, [r1], {-0}
 21c:	00000251 	andeq	r0, r0, r1, asr r2
 220:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 224:	1c420100 	stfnee	f0, [r2], {-0}
 228:	0000002c 	andeq	r0, r0, ip, lsr #32
 22c:	00000148 	andeq	r0, r0, r8, asr #2
 230:	00000144 	andeq	r0, r0, r4, asr #2
 234:	0000b40d 	andeq	fp, r0, sp, lsl #8
 238:	00039c00 	andeq	r9, r3, r0, lsl #24
 23c:	50010e00 	andpl	r0, r1, r0, lsl #28
 240:	00280c05 	eoreq	r0, r8, r5, lsl #24
 244:	010e2020 	tsteq	lr, r0, lsr #32
 248:	f3310551 	vqrshl.u64	q0, <illegal reg q0.5>, <illegal reg q0.5>
 24c:	00245001 	eoreq	r5, r4, r1
 250:	02860f00 	addeq	r0, r6, #0, 30
 254:	3b010000 	blcc	4025c <gpio_read+0x40174>
 258:	00007406 	andeq	r7, r0, r6, lsl #8
 25c:	00002400 	andeq	r2, r0, r0, lsl #8
 260:	989c0100 	ldmls	ip, {r8}
 264:	0a000002 	beq	274 <.debug_info+0x274>
 268:	006e6970 	rsbeq	r6, lr, r0, ror r9
 26c:	2c1b3b01 			; <UNDEFINED> instruction: 0x2c1b3b01
 270:	6d000000 	stcvs	0, cr0, [r0, #-0]
 274:	69000001 	stmdbvs	r0, {r0}
 278:	0d000001 	stceq	0, cr0, [r0, #-4]
 27c:	00000090 	muleq	r0, r0, r0
 280:	0000039c 	muleq	r0, ip, r3
 284:	0550010e 	ldrbeq	r0, [r0, #-270]	; 0xfffffef2
 288:	20001c0c 	andcs	r1, r0, ip, lsl #24
 28c:	51010e20 	tstpl	r1, r0, lsr #28
 290:	01f33105 	mvnseq	r3, r5, lsl #2
 294:	00002450 	andeq	r2, r0, r0, asr r4
 298:	0001280f 	andeq	r2, r1, pc, lsl #16
 29c:	06360100 	ldrteq	r0, [r6], -r0, lsl #2
 2a0:	00000064 	andeq	r0, r0, r4, rrx
 2a4:	00000010 	andeq	r0, r0, r0, lsl r0
 2a8:	02d99c01 	sbcseq	r9, r9, #256	; 0x100
 2ac:	700a0000 	andvc	r0, sl, r0
 2b0:	01006e69 	tsteq	r0, r9, ror #28
 2b4:	002c1f36 	eoreq	r1, ip, r6, lsr pc
 2b8:	01920000 	orrseq	r0, r2, r0
 2bc:	018e0000 	orreq	r0, lr, r0
 2c0:	700d0000 	andvc	r0, sp, r0
 2c4:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
 2c8:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 2cc:	f3035001 	vhadd.u8	d5, d3, d1
 2d0:	010e5001 	tsteq	lr, r1
 2d4:	00310151 	eorseq	r0, r1, r1, asr r1
 2d8:	02740f00 	rsbseq	r0, r4, #0, 30
 2dc:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
 2e0:	00000006 	andeq	r0, r0, r6
 2e4:	00006400 	andeq	r6, r0, r0, lsl #8
 2e8:	749c0100 	ldrvc	r0, [ip], #256	; 0x100
 2ec:	0a000003 	beq	300 <.debug_info+0x300>
 2f0:	006e6970 	rsbeq	r6, lr, r0, ror r9
 2f4:	2c212801 	stccs	8, cr2, [r1], #-4
 2f8:	b7000000 	strlt	r0, [r0, -r0]
 2fc:	b3000001 	movwlt	r0, #1
 300:	12000001 	andne	r0, r0, #1, 0
 304:	00000138 	andeq	r0, r0, r8, lsr r1
 308:	c2322801 	eorsgt	r2, r2, #65536	; 0x10000
 30c:	dc000000 	stcle	0, cr0, [r0], {-0}
 310:	d8000001 	stmdale	r0, {r0}
 314:	0c000001 	stceq	0, cr0, [r0], {1}
 318:	0066666f 	rsbeq	r6, r6, pc, ror #12
 31c:	2c0e2d01 	stccs	13, cr2, [lr], {1}
 320:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 324:	fd000001 	stc2	0, cr0, [r0, #-4]
 328:	0c000001 	stceq	0, cr0, [r0], {1}
 32c:	2e010067 	cdpcs	0, 0, cr0, cr1, cr7, {3}
 330:	00002c0e 	andeq	r2, r0, lr, lsl #24
 334:	00021400 	andeq	r1, r2, r0, lsl #8
 338:	00021200 	andeq	r1, r2, r0, lsl #4
 33c:	00760c00 	rsbseq	r0, r6, r0, lsl #24
 340:	2c0e3001 	stccs	0, cr3, [lr], {1}
 344:	2f000000 	svccs	0x00000000
 348:	27000002 	strcs	r0, [r0, -r2]
 34c:	10000002 	andne	r0, r0, r2
 350:	00000048 	andeq	r0, r0, r8, asr #32
 354:	00000390 	muleq	r0, r0, r3
 358:	00000363 	andeq	r0, r0, r3, ror #6
 35c:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
 360:	0d000076 	stceq	0, cr0, [r0, #-472]	; 0xfffffe28
 364:	0000005c 	andeq	r0, r0, ip, asr r0
 368:	0000039c 	muleq	r0, ip, r3
 36c:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
 370:	00000076 	andeq	r0, r0, r6, ror r0
 374:	00003013 	andeq	r3, r0, r3, lsl r0
 378:	18b60200 	ldmne	r6!, {r9}
 37c:	00000062 	andeq	r0, r0, r2, rrx
 380:	00039003 	andeq	r9, r3, r3
 384:	00781400 	rsbseq	r1, r8, r0, lsl #8
 388:	622bb602 	eorvs	fp, fp, #2097152	; 0x200000
 38c:	00000000 	andeq	r0, r0, r0
 390:	00004a15 	andeq	r4, r0, r5, lsl sl
 394:	00004a00 	andeq	r4, r0, r0, lsl #20
 398:	0ac70200 	beq	ff1c0ba0 <gpio_read+0xff1c0ab8>
 39c:	00003a15 	andeq	r3, r0, r5, lsl sl
 3a0:	00003a00 	andeq	r3, r0, r0, lsl #20
 3a4:	06b20200 	ldrteq	r0, [r2], r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_read+0x2bffc4>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <gpio_read+0x2ce78c>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0b3e0104 	bleq	f80458 <gpio_read+0xf80370>
  44:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  48:	0b3b0b3a 	bleq	ec2d38 <gpio_read+0xec2c50>
  4c:	13010b39 	movwne	r0, #6969	; 0x1b39
  50:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
  54:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  58:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  5c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  60:	0b3b0b3a 	bleq	ec2d50 <gpio_read+0xec2c68>
  64:	13490b39 	movtne	r0, #39737	; 0x9b39
  68:	0000061c 	andeq	r0, r0, ip, lsl r6
  6c:	3f012e09 	svccc	0x00012e09
  70:	3a0e0319 	bcc	380cdc <gpio_read+0x380bf4>
  74:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  78:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  7c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  80:	97184006 	ldrls	r4, [r8, -r6]
  84:	13011942 	movwne	r1, #6466	; 0x1942
  88:	050a0000 	streq	r0, [sl, #-0]
  8c:	3a080300 	bcc	200c94 <gpio_read+0x200bac>
  90:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  94:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  98:	1742b717 	smlaldne	fp, r2, r7, r7
  9c:	340b0000 	strcc	r0, [fp], #-0
  a0:	3a0e0300 	bcc	380ca8 <gpio_read+0x380bc0>
  a4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  ac:	1742b717 	smlaldne	fp, r2, r7, r7
  b0:	340c0000 	strcc	r0, [ip], #-0
  b4:	3a080300 	bcc	200cbc <gpio_read+0x200bd4>
  b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  bc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  c0:	1742b717 	smlaldne	fp, r2, r7, r7
  c4:	890d0000 	stmdbhi	sp, {}	; <UNPREDICTABLE>
  c8:	11010182 	smlabbne	r1, r2, r1, r0
  cc:	00133101 	andseq	r3, r3, r1, lsl #2
  d0:	828a0e00 	addhi	r0, sl, #0, 28
  d4:	18020001 	stmdane	r2, {r0}
  d8:	00184291 	mulseq	r8, r1, r2
  dc:	012e0f00 			; <UNDEFINED> instruction: 0x012e0f00
  e0:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  e4:	0b3b0b3a 	bleq	ec2dd4 <gpio_read+0xec2cec>
  e8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
  f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  f4:	00130119 	andseq	r0, r3, r9, lsl r1
  f8:	82891000 	addhi	r1, r9, #0, 0
  fc:	01110101 	tsteq	r1, r1, lsl #2
 100:	13011331 	movwne	r1, #4913	; 0x1331
 104:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
 108:	11000182 	smlabbne	r0, r2, r1, r0
 10c:	00133101 	andseq	r3, r3, r1, lsl #2
 110:	00051200 	andeq	r1, r5, r0, lsl #4
 114:	0b3a0e03 	bleq	e83928 <gpio_read+0xe83840>
 118:	0b390b3b 	bleq	e42e0c <gpio_read+0xe42d24>
 11c:	17021349 	strne	r1, [r2, -r9, asr #6]
 120:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 124:	012e1300 			; <UNDEFINED> instruction: 0x012e1300
 128:	0b3a0e03 	bleq	e8393c <gpio_read+0xe83854>
 12c:	0b390b3b 	bleq	e42e20 <gpio_read+0xe42d38>
 130:	13491927 	movtne	r1, #39207	; 0x9927
 134:	13010b20 	movwne	r0, #6944	; 0x1b20
 138:	05140000 	ldreq	r0, [r4, #-0]
 13c:	3a080300 	bcc	200d44 <gpio_read+0x200c5c>
 140:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 144:	0013490b 	andseq	r4, r3, fp, lsl #18
 148:	002e1500 	eoreq	r1, lr, r0, lsl #10
 14c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 150:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 154:	0b3b0b3a 	bleq	ec2e44 <gpio_read+0xec2d5c>
 158:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	000000e8 	andeq	r0, r0, r8, ror #1
   c:	00000100 	andeq	r0, r0, r0, lsl #2
  10:	00500001 	subseq	r0, r0, r1
  14:	10000001 	andne	r0, r0, r1
  18:	04000001 	streq	r0, [r0], #-1
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0001109f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
  24:	00011400 	andeq	r1, r1, r0, lsl #8
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	00000114 	andeq	r0, r0, r4, lsl r1
  30:	0000011c 	andeq	r0, r0, ip, lsl r1
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f50 	andeq	r9, r0, r0, asr pc
  3c:	00000000 	andeq	r0, r0, r0
  40:	00010000 	andeq	r0, r1, r0
  44:	00000000 	andeq	r0, r0, r0
  48:	000000f4 	strdeq	r0, [r0], -r4
  4c:	00000100 	andeq	r0, r0, r0, lsl #2
  50:	0070000b 	rsbseq	r0, r0, fp
  54:	b4232535 	strtlt	r2, [r3], #-1333	; 0xfffffacb
  58:	02818080 	addeq	r8, r1, #128, 0	; 0x80
  5c:	0001009f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
  60:	00010300 	andeq	r0, r1, r0, lsl #6
  64:	50000100 	andpl	r0, r0, r0, lsl #2
  68:	00000103 	andeq	r0, r0, r3, lsl #2
  6c:	00000110 	andeq	r0, r0, r0, lsl r1
  70:	01f3000c 	mvnseq	r0, ip
  74:	23253550 			; <UNDEFINED> instruction: 0x23253550
  78:	818080b4 	strhhi	r8, [r0, r4]
  7c:	00009f02 	andeq	r9, r0, r2, lsl #30
	...
  88:	000000f8 	strdeq	r0, [r0], -r8
  8c:	00000110 	andeq	r0, r0, r0, lsl r1
  90:	00540001 	subseq	r0, r4, r1
	...
  a0:	cc000000 	stcgt	0, cr0, [r0], {-0}
  a4:	db000000 	blle	ac <.debug_loc+0xac>
  a8:	01000000 	mrseq	r0, (UNDEF: 0)
  ac:	00db5000 	sbcseq	r5, fp, r0
  b0:	00e00000 	rsceq	r0, r0, r0
  b4:	00040000 	andeq	r0, r4, r0
  b8:	9f5001f3 	svcls	0x005001f3
  bc:	000000e0 	andeq	r0, r0, r0, ror #1
  c0:	000000e3 	andeq	r0, r0, r3, ror #1
  c4:	e3500001 	cmp	r0, #1, 0
  c8:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
  cc:	04000000 	streq	r0, [r0], #-0
  d0:	5001f300 	andpl	pc, r1, r0, lsl #6
  d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  e4:	0000cc00 	andeq	ip, r0, r0, lsl #24
  e8:	0000db00 	andeq	sp, r0, r0, lsl #22
  ec:	51000100 	mrspl	r0, (UNDEF: 16)
  f0:	000000db 	ldrdeq	r0, [r0], -fp
  f4:	000000e0 	andeq	r0, r0, r0, ror #1
  f8:	01f30004 	mvnseq	r0, r4
  fc:	00e09f51 	rsceq	r9, r0, r1, asr pc
 100:	00e30000 	rsceq	r0, r3, r0
 104:	00010000 	andeq	r0, r1, r0
 108:	0000e351 	andeq	lr, r0, r1, asr r3
 10c:	0000e800 	andeq	lr, r0, r0, lsl #16
 110:	f3000400 	vshl.u8	d0, d0, d0
 114:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
 120:	bc000000 	stclt	0, cr0, [r0], {-0}
 124:	c7000000 	strgt	r0, [r0, -r0]
 128:	01000000 	mrseq	r0, (UNDEF: 0)
 12c:	00c75000 	sbceq	r5, r7, r0
 130:	00cc0000 	sbceq	r0, ip, r0
 134:	00040000 	andeq	r0, r4, r0
 138:	9f5001f3 	svcls	0x005001f3
	...
 148:	00000098 	muleq	r0, r8, r0
 14c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 150:	b0500001 	subslt	r0, r0, r1
 154:	bc000000 	stclt	0, cr0, [r0], {-0}
 158:	04000000 	streq	r0, [r0], #-0
 15c:	5001f300 	andpl	pc, r1, r0, lsl #6
 160:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 16c:	00007400 	andeq	r7, r0, r0, lsl #8
 170:	00008c00 	andeq	r8, r0, r0, lsl #24
 174:	50000100 	andpl	r0, r0, r0, lsl #2
 178:	0000008c 	andeq	r0, r0, ip, lsl #1
 17c:	00000098 	muleq	r0, r8, r0
 180:	01f30004 	mvnseq	r0, r4
 184:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 190:	00640000 	rsbeq	r0, r4, r0
 194:	006f0000 	rsbeq	r0, pc, r0
 198:	00010000 	andeq	r0, r1, r0
 19c:	00006f50 	andeq	r6, r0, r0, asr pc
 1a0:	00007400 	andeq	r7, r0, r0, lsl #8
 1a4:	f3000400 	vshl.u8	d0, d0, d0
 1a8:	009f5001 	addseq	r5, pc, r1
	...
 1b8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 1bc:	01000000 	mrseq	r0, (UNDEF: 0)
 1c0:	00385000 	eorseq	r5, r8, r0
 1c4:	00640000 	rsbeq	r0, r4, r0
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	9f5001f3 	svcls	0x005001f3
	...
 1e0:	00000047 	andeq	r0, r0, r7, asr #32
 1e4:	47510001 	ldrbmi	r0, [r1, -r1]
 1e8:	64000000 	strvs	r0, [r0], #-0
 1ec:	04000000 	streq	r0, [r0], #-0
 1f0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 1f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	34000000 	strcc	r0, [r0], #-0
 200:	64000000 	strvs	r0, [r0], #-0
 204:	01000000 	mrseq	r0, (UNDEF: 0)
 208:	00005400 	andeq	r5, r0, r0, lsl #8
	...
 214:	00000040 	andeq	r0, r0, r0, asr #32
 218:	00000064 	andeq	r0, r0, r4, rrx
 21c:	00560001 	subseq	r0, r6, r1
	...
 228:	01010000 	mrseq	r0, (UNDEF: 1)
 22c:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
 230:	50000000 	andpl	r0, r0, r0
 234:	01000000 	mrseq	r0, (UNDEF: 0)
 238:	00505000 	subseq	r5, r0, r0
 23c:	00500000 	subseq	r0, r0, r0
 240:	00010000 	andeq	r0, r1, r0
 244:	00005051 	andeq	r5, r0, r1, asr r0
 248:	00005400 	andeq	r5, r0, r0, lsl #8
 24c:	75000900 	strvc	r0, [r0, #-2304]	; 0xfffff700
 250:	24007400 	strcs	r7, [r0], #-1024	; 0xfffffc00
 254:	9f210071 	svcls	0x00210071
 258:	00000054 	andeq	r0, r0, r4, asr r0
 25c:	0000005b 	andeq	r0, r0, fp, asr r0
 260:	00510001 	subseq	r0, r1, r1
 264:	00000000 	andeq	r0, r0, r0
 268:	Address 0x0000000000000268 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000011c 	andeq	r0, r0, ip, lsl r1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
   4:	00bf0003 	adcseq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  34:	32322d78 	eorscc	r2, r2, #120, 26	; 0x1e00
  38:	2f727073 	svccs	0x00727073
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	2f006564 	svccs	0x00006564
  4c:	2f727375 	svccs	0x00727375
  50:	72616873 	rsbvc	r6, r1, #7536640	; 0x730000
  54:	63672f65 	cmnvs	r7, #404	; 0x194
  58:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
  5c:	6f6e2d6d 	svcvs	0x006e2d6d
  60:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  64:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  68:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  6c:	3230322d 	eorscc	r3, r0, #-805306366	; 0xd0000002
  70:	30312e31 	eorscc	r2, r1, r1, lsr lr
  74:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  78:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  7c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  80:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  84:	61652d65 	cmnvs	r5, r5, ror #26
  88:	312f6962 			; <UNDEFINED> instruction: 0x312f6962
  8c:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
  90:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  94:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  98:	67000065 	strvs	r0, [r0, -r5, rrx]
  9c:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
  a0:	00000063 	andeq	r0, r0, r3, rrx
  a4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  a8:	0100682e 	tsteq	r0, lr, lsr #16
  ac:	74730000 	ldrbtvc	r0, [r3], #-0
  b0:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  b4:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
  b8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  bc:	70670000 	rsbvc	r0, r7, r0
  c0:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
  c4:	00000100 	andeq	r0, r0, r0, lsl #2
  c8:	00380500 	eorseq	r0, r8, r0, lsl #10
  cc:	00000205 	andeq	r0, r0, r5, lsl #4
  d0:	27030000 	strcs	r0, [r3, -r0]
  d4:	13050501 	movwne	r0, #21761	; 0x5501
  d8:	01060705 	tsteq	r6, r5, lsl #14
  dc:	05493805 	strbeq	r3, [r9, #-2053]	; 0xfffff7fb
  e0:	054d0605 	strbeq	r0, [sp, #-1541]	; 0xfffff9fb
  e4:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
  e8:	054c0605 	strbeq	r0, [ip, #-1541]	; 0xfffff9fb
  ec:	05010618 	streq	r0, [r1, #-1560]	; 0xfffff9e8
  f0:	0505ba0e 	streq	fp, [r5, #-2574]	; 0xfffff5f2
  f4:	1c052f06 	stcne	15, cr2, [r5], {6}
  f8:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
  fc:	05052e0e 	streq	r2, [r5, #-3598]	; 0xfffff1f2
 100:	12053006 	andne	r3, r5, #6, 0
 104:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 108:	07054b06 	streq	r4, [r5, -r6, lsl #22]
 10c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 110:	06134b06 	ldreq	r4, [r3], -r6, lsl #22
 114:	4b01052e 	blmi	415d4 <gpio_read+0x414ec>
 118:	4c062405 	cfstrsmi	mvf2, [r6], {5}
 11c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 120:	01052f06 	tsteq	r5, r6, lsl #30
 124:	20054b06 	andcs	r4, r5, r6, lsl #22
 128:	05053106 	streq	r3, [r5, #-262]	; 0xfffffefa
 12c:	06070513 			; <UNDEFINED> instruction: 0x06070513
 130:	49200501 	stmdbmi	r0!, {r0, r8, sl}
 134:	31060505 	tstcc	r6, r5, lsl #10
 138:	01056606 	tsteq	r5, r6, lsl #12
 13c:	0621052f 	strteq	r0, [r1], -pc, lsr #10
 140:	1305054d 	movwne	r0, #21837	; 0x554d
 144:	01060705 	tsteq	r6, r5, lsl #14
 148:	05492105 	strbeq	r2, [r9, #-261]	; 0xfffffefb
 14c:	06310605 	ldrteq	r0, [r1], -r5, lsl #12
 150:	2f010566 	svccs	0x00010566
 154:	4d062305 	stcmi	3, cr2, [r6, #-20]	; 0xffffffec
 158:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 15c:	01052f06 	tsteq	r5, r6, lsl #30
 160:	2b054b06 	blcs	152d80 <gpio_read+0x152c98>
 164:	01063106 	tsteq	r6, r6, lsl #2
 168:	2f060505 	svccs	0x00060505
 16c:	01060705 	tsteq	r6, r5, lsl #14
 170:	4b060905 	blmi	18258c <gpio_read+0x1824a4>
 174:	30062e06 	andcc	r2, r6, r6, lsl #28
 178:	2f060105 	svccs	0x00060105
 17c:	30061d05 	andcc	r1, r6, r5, lsl #26
 180:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 184:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 188:	0505491d 	streq	r4, [r5, #-2333]	; 0xfffff6e3
 18c:	05133106 	ldreq	r3, [r3, #-262]	; 0xfffffefa
 190:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 194:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb97 <gpio_read+0xfffffaaf>
 198:	4a010617 	bmi	419fc <gpio_read+0x41914>
 19c:	042e2305 	strteq	r2, [lr], #-773	; 0xfffffcfb
 1a0:	06300502 	ldrteq	r0, [r0], -r2, lsl #10
 1a4:	2e00dc03 	cdpcs	12, 0, cr13, cr0, cr3, {0}
 1a8:	0c050104 	stfeqs	f0, [r5], {4}
 1ac:	7fa40306 	svcvc	0x00a40306
 1b0:	2f010501 	svccs	0x00010501
 1b4:	052a1005 	streq	r1, [sl, #-5]!
 1b8:	04023201 	streq	r3, [r2], #-513	; 0xfffffdff
 1bc:	Address 0x00000000000001bc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f697067 	svcvs	0x00697067
   4:	726c635f 	rsbvc	r6, ip, #2080374785	; 0x7c000001
   8:	70670030 	rsbvc	r0, r7, r0, lsr r0
   c:	735f6f69 	cmpvc	pc, #420	; 0x1a4
  10:	00307465 	eorseq	r7, r0, r5, ror #8
  14:	6f697067 	svcvs	0x00697067
  18:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
  1c:	47006574 	smlsdxmi	r0, r4, r5, r6
  20:	5f4f4950 	svcpl	0x004f4950
  24:	434e5546 	movtmi	r5, #58694	; 0xe546
  28:	54554f5f 	ldrbpl	r4, [r5], #-3935	; 0xfffff0a1
  2c:	00545550 	subseq	r5, r4, r0, asr r5
  30:	5f564544 	svcpl	0x00564544
  34:	334c4156 	movtcc	r4, #49494	; 0xc156
  38:	55500032 	ldrbpl	r0, [r0, #-50]	; 0xffffffce
  3c:	00323354 	eorseq	r3, r2, r4, asr r3
  40:	6f697067 	svcvs	0x00697067
  44:	6165725f 	cmnvs	r5, pc, asr r2
  48:	45470064 	strbmi	r0, [r7, #-100]	; 0xffffff9c
  4c:	00323354 	eorseq	r3, r2, r4, asr r3
  50:	4f495047 	svcmi	0x00495047
  54:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  58:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  5c:	47003054 	smlsdmi	r0, r4, r0, r3
  60:	5f4f4950 	svcpl	0x004f4950
  64:	434e5546 	movtmi	r5, #58694	; 0xe546
  68:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  6c:	50470031 	subpl	r0, r7, r1, lsr r0
  70:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  74:	5f434e55 	svcpl	0x00434e55
  78:	32544c41 	subscc	r4, r4, #16640	; 0x4100
  7c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  80:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  84:	415f434e 	cmpmi	pc, lr, asr #6
  88:	0033544c 	eorseq	r5, r3, ip, asr #8
  8c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  90:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  94:	61686320 	cmnvs	r8, r0, lsr #6
  98:	50470072 	subpl	r0, r7, r2, ror r0
  9c:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  a0:	5f434e55 	svcpl	0x00434e55
  a4:	35544c41 	ldrbcc	r4, [r4, #-3137]	; 0xfffff3bf
  a8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  ac:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  b0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  b4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  b8:	6700746e 	strvs	r7, [r0, -lr, ror #8]
  bc:	5f6f6970 	svcpl	0x006f6970
  c0:	5f746573 	svcpl	0x00746573
  c4:	75706e69 	ldrbvc	r6, [r0, #-3689]!	; 0xfffff197
  c8:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  cc:	2074726f 	rsbscs	r7, r4, pc, ror #4
  d0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  d4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  d8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  dc:	6f682f00 	svcvs	0x00682f00
  e0:	652f656d 	strvs	r6, [pc, #-1389]!	; fffffb7b <gpio_read+0xfffffa93>
  e4:	656c676e 	strbvs	r6, [ip, #-1902]!	; 0xfffff892
  e8:	6c632f72 	stclvs	15, cr2, [r3], #-456	; 0xfffffe38
  ec:	2f737361 	svccs	0x00737361
  f0:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
  f4:	2d786c30 	ldclcs	12, cr6, [r8, #-192]!	; 0xffffff40
  f8:	70733232 	rsbsvc	r3, r3, r2, lsr r2
  fc:	696c2f72 	stmdbvs	ip!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 100:	2f697062 	svccs	0x00697062
 104:	66617473 			; <UNDEFINED> instruction: 0x66617473
 108:	72702d66 	rsbsvc	r2, r0, #6528	; 0x1980
 10c:	74617669 	strbtvc	r7, [r1], #-1641	; 0xfffff997
 110:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
 114:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 118:	6700745f 	smlsdvs	r0, pc, r4, r7	; <UNPREDICTABLE>
 11c:	5f6f6970 	svcpl	0x006f6970
 120:	5f746573 	svcpl	0x00746573
 124:	0066666f 	rsbeq	r6, r6, pc, ror #12
 128:	6f697067 	svcvs	0x00697067
 12c:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 130:	74756f5f 	ldrbtvc	r6, [r5], #-3935	; 0xfffff0a1
 134:	00747570 	rsbseq	r7, r4, r0, ror r5
 138:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 13c:	6f687300 	svcvs	0x00687300
 140:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 144:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 148:	5f6f6970 	svcpl	0x006f6970
 14c:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 150:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
 154:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 158:	2064656e 	rsbcs	r6, r4, lr, ror #10
 15c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 160:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 164:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 168:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 16c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 170:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 174:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 178:	5f6f6970 	svcpl	0x006f6970
 17c:	3076656c 	rsbscc	r6, r6, ip, ror #10
 180:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 184:	6f6c2067 	svcvs	0x006c2067
 188:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 18c:	4700746e 	strmi	r7, [r0, -lr, ror #8]
 190:	5f4f4950 	svcpl	0x004f4950
 194:	434e5546 	movtmi	r5, #58694	; 0xe546
 198:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
 19c:	68630034 	stmdavs	r3!, {r2, r4, r5}^
 1a0:	62007261 	andvs	r7, r0, #268435462	; 0x10000006
 1a4:	006b6e61 	rsbeq	r6, fp, r1, ror #28
 1a8:	20554e47 	subscs	r4, r5, r7, asr #28
 1ac:	20393943 	eorscs	r3, r9, r3, asr #18
 1b0:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
 1b4:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 1b8:	30313230 	eorscc	r3, r1, r0, lsr r2
 1bc:	20343238 	eorscs	r3, r4, r8, lsr r2
 1c0:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 1c4:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 1c8:	6d2d2029 	stcvs	0, cr2, [sp, #-164]!	; 0xffffff5c
 1cc:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 1d0:	316d7261 	cmncc	sp, r1, ror #4
 1d4:	6a363731 	bvs	d8dea0 <gpio_read+0xd8ddb8>
 1d8:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1dc:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 1e0:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 1e4:	316d7261 	cmncc	sp, r1, ror #4
 1e8:	6a363731 	bvs	d8deb4 <gpio_read+0xd8ddcc>
 1ec:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1f0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 1f4:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 1f8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 1fc:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
 200:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
 204:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
 208:	20706676 	rsbscs	r6, r0, r6, ror r6
 20c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 210:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 214:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 218:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 21c:	7a6b3676 	bvc	1acdbfc <gpio_read+0x1acdb14>
 220:	2070662b 	rsbscs	r6, r0, fp, lsr #12
 224:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 228:	4f2d2062 	svcmi	0x002d2062
 22c:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 230:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 234:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 238:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 23c:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 240:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 244:	00676e69 	rsbeq	r6, r7, r9, ror #28
 248:	6f697067 	svcvs	0x00697067
 24c:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
 250:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 254:	00746e69 	rsbseq	r6, r4, r9, ror #28
 258:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 25c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 260:	00726168 	rsbseq	r6, r2, r8, ror #2
 264:	4f495047 	svcmi	0x00495047
 268:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 26c:	4e495f43 	cdpmi	15, 4, cr5, cr9, cr3, {2}
 270:	00545550 	subseq	r5, r4, r0, asr r5
 274:	6f697067 	svcvs	0x00697067
 278:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 27c:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
 280:	6f697463 	svcvs	0x00697463
 284:	7067006e 	rsbvc	r0, r7, lr, rrx
 288:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 28c:	6f5f7465 	svcvs	0x005f7465
 290:	Address 0x0000000000000290 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <gpio_read+0xfffffde8>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000064 	andeq	r0, r0, r4, rrx
  20:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000064 	andeq	r0, r0, r4, rrx
  38:	00000010 	andeq	r0, r0, r0, lsl r0
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000014 	andeq	r0, r0, r4, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000074 	andeq	r0, r0, r4, ror r0
  50:	00000024 	andeq	r0, r0, r4, lsr #32
  54:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000098 	muleq	r0, r8, r0
  68:	00000024 	andeq	r0, r0, r4, lsr #32
  6c:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	000000bc 	strheq	r0, [r0], -ip
  80:	00000010 	andeq	r0, r0, r0, lsl r0
  84:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  88:	00018e02 	andeq	r8, r1, r2, lsl #28
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	000000cc 	andeq	r0, r0, ip, asr #1
  98:	0000001c 	andeq	r0, r0, ip, lsl r0
  9c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a0:	00018e02 	andeq	r8, r1, r2, lsl #28
  a4:	00000018 	andeq	r0, r0, r8, lsl r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	000000e8 	andeq	r0, r0, r8, ror #1
  b0:	00000034 	andeq	r0, r0, r4, lsr r0
  b4:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  b8:	4e018e02 	cdpmi	14, 0, cr8, cr1, cr2, {0}
  bc:	cec4000e 	cdpgt	0, 12, cr0, cr4, cr14, {0}

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_read+0x12cd744>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <gpio_read+0x4233c>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


uart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <and_in32>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	ebfffffe 	bl	0 <get32>
  10:	e0001005 	and	r1, r0, r5
  14:	e1a00004 	mov	r0, r4
  18:	ebfffffe 	bl	0 <put32>
  1c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000020 <or_in32>:
  20:	e92d4070 	push	{r4, r5, r6, lr}
  24:	e1a04000 	mov	r4, r0
  28:	e1a05001 	mov	r5, r1
  2c:	ebfffffe 	bl	0 <get32>
  30:	e1801005 	orr	r1, r0, r5
  34:	e1a00004 	mov	r0, r4
  38:	ebfffffe 	bl	0 <put32>
  3c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000040 <uart_init>:
  40:	e92d4010 	push	{r4, lr}
  44:	e3a01002 	mov	r1, #2, 0
  48:	e3a0000e 	mov	r0, #14, 0
  4c:	ebfffffe 	bl	0 <gpio_set_function>
  50:	e3a01002 	mov	r1, #2, 0
  54:	e3a0000f 	mov	r0, #15, 0
  58:	ebfffffe 	bl	0 <gpio_set_function>
  5c:	ebfffffe 	bl	0 <dev_barrier>
  60:	e3a01001 	mov	r1, #1, 0
  64:	e59f0064 	ldr	r0, [pc, #100]	; d0 <uart_init+0x90>
  68:	ebffffec 	bl	20 <or_in32>
  6c:	ebfffffe 	bl	0 <dev_barrier>
  70:	e59f405c 	ldr	r4, [pc, #92]	; d4 <uart_init+0x94>
  74:	e3a01000 	mov	r1, #0, 0
  78:	e1a00004 	mov	r0, r4
  7c:	ebfffffe 	bl	0 <put32>
  80:	e3a01000 	mov	r1, #0, 0
  84:	e59f004c 	ldr	r0, [pc, #76]	; d8 <uart_init+0x98>
  88:	ebfffffe 	bl	0 <put32>
  8c:	e3a01003 	mov	r1, #3, 0
  90:	e59f0044 	ldr	r0, [pc, #68]	; dc <uart_init+0x9c>
  94:	ebfffffe 	bl	0 <put32>
  98:	e3a01000 	mov	r1, #0, 0
  9c:	e59f003c 	ldr	r0, [pc, #60]	; e0 <uart_init+0xa0>
  a0:	ebfffffe 	bl	0 <put32>
  a4:	e3a010c7 	mov	r1, #199, 0	; 0xc7
  a8:	e59f0034 	ldr	r0, [pc, #52]	; e4 <uart_init+0xa4>
  ac:	ebfffffe 	bl	0 <put32>
  b0:	e59f1030 	ldr	r1, [pc, #48]	; e8 <uart_init+0xa8>
  b4:	e59f0030 	ldr	r0, [pc, #48]	; ec <uart_init+0xac>
  b8:	ebfffffe 	bl	0 <put32>
  bc:	e3a01003 	mov	r1, #3, 0
  c0:	e1a00004 	mov	r0, r4
  c4:	ebfffffe 	bl	0 <put32>
  c8:	ebfffffe 	bl	0 <dev_barrier>
  cc:	e8bd8010 	pop	{r4, pc}
  d0:	20215004 	eorcs	r5, r1, r4
  d4:	20215060 	eorcs	r5, r1, r0, rrx
  d8:	20215044 	eorcs	r5, r1, r4, asr #32
  dc:	2021504c 	eorcs	r5, r1, ip, asr #32
  e0:	20215050 	eorcs	r5, r1, r0, asr r0
  e4:	20215048 	eorcs	r5, r1, r8, asr #32
  e8:	0000010e 	andeq	r0, r0, lr, lsl #2
  ec:	20215068 	eorcs	r5, r1, r8, rrx

000000f0 <uart_can_getc>:
  f0:	e92d4010 	push	{r4, lr}
  f4:	e59f0008 	ldr	r0, [pc, #8]	; 104 <uart_can_getc+0x14>
  f8:	ebfffffe 	bl	0 <get32>
  fc:	e2000001 	and	r0, r0, #1, 0
 100:	e8bd8010 	pop	{r4, pc}
 104:	20215064 	eorcs	r5, r1, r4, rrx

00000108 <uart_can_putc>:
 108:	e92d4010 	push	{r4, lr}
 10c:	e59f0010 	ldr	r0, [pc, #16]	; 124 <uart_can_putc+0x1c>
 110:	ebfffffe 	bl	0 <get32>
 114:	e3100002 	tst	r0, #2, 0
 118:	13a00001 	movne	r0, #1, 0
 11c:	03a00000 	moveq	r0, #0, 0
 120:	e8bd8010 	pop	{r4, pc}
 124:	20215064 	eorcs	r5, r1, r4, rrx

00000128 <uart_getc>:
 128:	e92d4010 	push	{r4, lr}
 12c:	ebfffffe 	bl	0 <dev_barrier>
 130:	ebfffffe 	bl	f0 <uart_can_getc>
 134:	e3500000 	cmp	r0, #0, 0
 138:	0afffffc 	beq	130 <uart_getc+0x8>
 13c:	e59f0010 	ldr	r0, [pc, #16]	; 154 <uart_getc+0x2c>
 140:	ebfffffe 	bl	0 <get32>
 144:	e6ef4070 	uxtb	r4, r0
 148:	ebfffffe 	bl	0 <dev_barrier>
 14c:	e1a00004 	mov	r0, r4
 150:	e8bd8010 	pop	{r4, pc}
 154:	20215040 	eorcs	r5, r1, r0, asr #32

00000158 <uart_putc>:
 158:	e92d4010 	push	{r4, lr}
 15c:	e1a04000 	mov	r4, r0
 160:	ebfffffe 	bl	0 <dev_barrier>
 164:	ebfffffe 	bl	108 <uart_can_putc>
 168:	e3500000 	cmp	r0, #0, 0
 16c:	0afffffc 	beq	164 <uart_putc+0xc>
 170:	e6ef1074 	uxtb	r1, r4
 174:	e59f0008 	ldr	r0, [pc, #8]	; 184 <uart_putc+0x2c>
 178:	ebfffffe 	bl	0 <put32>
 17c:	ebfffffe 	bl	0 <dev_barrier>
 180:	e8bd8010 	pop	{r4, pc}
 184:	20215040 	eorcs	r5, r1, r0, asr #32

00000188 <uart_has_data>:
 188:	e92d4010 	push	{r4, lr}
 18c:	ebfffffe 	bl	0 <dev_barrier>
 190:	ebfffffe 	bl	f0 <uart_can_getc>
 194:	e8bd8010 	pop	{r4, pc}

00000198 <uart_tx_is_empty>:
 198:	e92d4010 	push	{r4, lr}
 19c:	ebfffffe 	bl	0 <dev_barrier>
 1a0:	e59f000c 	ldr	r0, [pc, #12]	; 1b4 <uart_tx_is_empty+0x1c>
 1a4:	ebfffffe 	bl	0 <get32>
 1a8:	e1a004a0 	lsr	r0, r0, #9
 1ac:	e2000001 	and	r0, r0, #1, 0
 1b0:	e8bd8010 	pop	{r4, pc}
 1b4:	20215064 	eorcs	r5, r1, r4, rrx

000001b8 <uart_flush_tx>:
 1b8:	e92d4010 	push	{r4, lr}
 1bc:	ebfffffe 	bl	198 <uart_tx_is_empty>
 1c0:	e3500000 	cmp	r0, #0, 0
 1c4:	0afffffc 	beq	1bc <uart_flush_tx+0x4>
 1c8:	e8bd8010 	pop	{r4, pc}

000001cc <uart_disable>:
 1cc:	e92d4010 	push	{r4, lr}
 1d0:	ebfffffe 	bl	1b8 <uart_flush_tx>
 1d4:	ebfffffe 	bl	0 <dev_barrier>
 1d8:	e3e01001 	mvn	r1, #1, 0
 1dc:	e59f0008 	ldr	r0, [pc, #8]	; 1ec <uart_disable+0x20>
 1e0:	ebffff86 	bl	0 <and_in32>
 1e4:	ebfffffe 	bl	0 <dev_barrier>
 1e8:	e8bd8010 	pop	{r4, pc}
 1ec:	20215004 	eorcs	r5, r1, r4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000005cd 	andeq	r0, r0, sp, asr #11
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001be 			; <UNDEFINED> instruction: 0x000001be
  10:	00004b0c 	andeq	r4, r0, ip, lsl #22
  14:	0000fe00 	andeq	pc, r0, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	0001f000 	andeq	pc, r1, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	58070403 	stmdapl	r7, {r0, r1, sl}
  30:	04000001 	streq	r0, [r0], #-1
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	9c060103 	stflss	f0, [r6], {3}
  3c:	03000002 	movweq	r0, #2
  40:	014e0502 	cmpeq	lr, r2, lsl #10
  44:	04030000 	streq	r0, [r3], #-0
  48:	00027c05 	andeq	r7, r2, r5, lsl #24
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	0000019c 	muleq	r0, ip, r1
  54:	bc080103 	stflts	f0, [r8], {3}
  58:	03000000 	movweq	r0, #0
  5c:	00eb0702 	rsceq	r0, fp, r2, lsl #14
  60:	73050000 	movwvc	r0, #20480	; 0x5000
  64:	05000002 	streq	r0, [r0, #-2]
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0000d907 	andeq	sp, r0, r7, lsl #18
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	00000165 	andeq	r0, r0, r5, ror #2
  7c:	b9080103 	stmdblt	r8, {r0, r1, r8}
  80:	06000001 	streq	r0, [r0], -r1
  84:	00540107 	subseq	r0, r4, r7, lsl #2
  88:	0c040000 	stceq	0, cr0, [r4], {-0}
  8c:	0000c20e 	andeq	ip, r0, lr, lsl #4
  90:	02b20700 	adcseq	r0, r2, #0, 14
  94:	07000000 	streq	r0, [r0, -r0]
  98:	0000002e 	andeq	r0, r0, lr, lsr #32
  9c:	00800701 	addeq	r0, r0, r1, lsl #14
  a0:	07040000 	streq	r0, [r4, -r0]
  a4:	0000008f 	andeq	r0, r0, pc, lsl #1
  a8:	009e0705 	addseq	r0, lr, r5, lsl #14
  ac:	07060000 	streq	r0, [r6, -r0]
  b0:	000000ad 	andeq	r0, r0, sp, lsr #1
  b4:	01aa0707 			; <UNDEFINED> instruction: 0x01aa0707
  b8:	07030000 	streq	r0, [r3, -r0]
  bc:	000000ca 	andeq	r0, r0, sl, asr #1
  c0:	3f080002 	svccc	0x00080002
  c4:	2c000000 	stccs	0, cr0, [r0], {-0}
  c8:	5e080602 	cfmadd32pl	mvax0, mvfx0, mvfx8, mvfx2
  cc:	09000001 	stmdbeq	r0, {r0}
  d0:	02006f69 	andeq	r6, r0, #420	; 0x1a4
  d4:	00330909 	eorseq	r0, r3, r9, lsl #18
  d8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  dc:	00726569 	rsbseq	r6, r2, r9, ror #10
  e0:	33090a02 	movwcc	r0, #39426	; 0x9a02
  e4:	04000000 	streq	r0, [r0], #-0
  e8:	72696909 	rsbvc	r6, r9, #147456	; 0x24000
  ec:	09110200 	ldmdbeq	r1, {r9}
  f0:	00000033 	andeq	r0, r0, r3, lsr r0
  f4:	636c0908 	cmnvs	ip, #8, 18	; 0x20000
  f8:	13020072 	movwne	r0, #8306	; 0x2072
  fc:	00003309 	andeq	r3, r0, r9, lsl #6
 100:	6d090c00 	stcvs	12, cr0, [r9, #-0]
 104:	02007263 	andeq	r7, r0, #805306374	; 0x30000006
 108:	00330914 	eorseq	r0, r3, r4, lsl r9
 10c:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
 110:	0072736c 	rsbseq	r7, r2, ip, ror #6
 114:	33091502 	movwcc	r1, #38146	; 0x9502
 118:	14000000 	strne	r0, [r0], #-0
 11c:	72736d09 	rsbsvc	r6, r3, #576	; 0x240
 120:	09160200 	ldmdbeq	r6, {r9}
 124:	00000033 	andeq	r0, r0, r3, lsr r0
 128:	02660a18 	rsbeq	r0, r6, #24, 20	; 0x18000
 12c:	17020000 	strne	r0, [r2, -r0]
 130:	00003309 	andeq	r3, r0, r9, lsl #6
 134:	7c0a1c00 	stcvc	12, cr1, [sl], {-0}
 138:	02000001 	andeq	r0, r0, #1, 0
 13c:	0033091b 	eorseq	r0, r3, fp, lsl r9
 140:	0a200000 	beq	800148 <uart_disable+0x7fff7c>
 144:	0000000f 	andeq	r0, r0, pc
 148:	33091d02 	movwcc	r1, #40194	; 0x9d02
 14c:	24000000 	strcs	r0, [r0], #-0
 150:	0001330a 	andeq	r3, r1, sl, lsl #6
 154:	091e0200 	ldmdbeq	lr, {r9}
 158:	00000033 	andeq	r0, r0, r3, lsr r0
 15c:	380b0028 	stmdacc	fp, {r3, r5}
 160:	01000001 	tsteq	r0, r1
 164:	01740908 	cmneq	r4, r8, lsl #18
 168:	50040000 	andpl	r0, r4, r0
 16c:	040c2021 	streq	r2, [ip], #-33	; 0xffffffdf
 170:	00000033 	andeq	r0, r0, r3, lsr r0
 174:	00016e0d 	andeq	r6, r1, sp, lsl #28
 178:	026e0b00 	rsbeq	r0, lr, #0, 22
 17c:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
 180:	00018f23 	andeq	r8, r1, r3, lsr #30
 184:	21504000 	cmpcs	r0, r0
 188:	c2040c20 	andgt	r0, r4, #32, 24	; 0x2000
 18c:	0d000000 	stceq	0, cr0, [r0, #-0]
 190:	00000189 	andeq	r0, r0, r9, lsl #3
 194:	0002850e 	andeq	r8, r2, lr, lsl #10
 198:	06cc0100 	strbeq	r0, [ip], r0, lsl #2
 19c:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
 1a0:	00000014 	andeq	r0, r0, r4, lsl r0
 1a4:	01b49c01 			; <UNDEFINED> instruction: 0x01b49c01
 1a8:	c00f0000 	andgt	r0, pc, r0
 1ac:	b4000001 	strlt	r0, [r0], #-1
 1b0:	00000001 	andeq	r0, r0, r1
 1b4:	00006510 	andeq	r6, r0, r0, lsl r5
 1b8:	05b60100 	ldreq	r0, [r6, #256]!	; 0x100
 1bc:	00000025 	andeq	r0, r0, r5, lsr #32
 1c0:	00000198 	muleq	r0, r8, r1
 1c4:	00000020 	andeq	r0, r0, r0, lsr #32
 1c8:	01eb9c01 	mvneq	r9, r1, lsl #24
 1cc:	a00f0000 	andge	r0, pc, r0
 1d0:	a0000001 	andge	r0, r0, r1
 1d4:	11000005 	tstne	r0, r5
 1d8:	000001a8 	andeq	r0, r0, r8, lsr #3
 1dc:	000005ac 	andeq	r0, r0, ip, lsr #11
 1e0:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 1e4:	2150640c 	cmpcs	r0, ip, lsl #8
 1e8:	10000020 	andne	r0, r0, r0, lsr #32
 1ec:	0000018e 	andeq	r0, r0, lr, lsl #3
 1f0:	2505b301 	strcs	fp, [r5, #-769]	; 0xfffffcff
 1f4:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
 1f8:	10000001 	andne	r0, r0, r1
 1fc:	01000000 	mrseq	r0, (UNDEF: 0)
 200:	0002189c 	muleq	r2, ip, r8
 204:	01900f00 	orrseq	r0, r0, r0, lsl #30
 208:	05a00000 	streq	r0, [r0, #0]!
 20c:	940f0000 	strls	r0, [pc], #-0	; 8 <.debug_info+0x8>
 210:	09000001 	stmdbeq	r0, {r0}
 214:	00000003 	andeq	r0, r0, r3
 218:	0002a80e 	andeq	sl, r2, lr, lsl #16
 21c:	06ab0100 	strteq	r0, [fp], r0, lsl #2
 220:	00000158 	andeq	r0, r0, r8, asr r1
 224:	00000030 	andeq	r0, r0, r0, lsr r0
 228:	027c9c01 	rsbseq	r9, ip, #256	; 0x100
 22c:	63130000 	tstvs	r3, #0, 0
 230:	19ab0100 	stmibne	fp!, {r8}
 234:	0000002c 	andeq	r0, r0, ip, lsr #32
 238:	00000004 	andeq	r0, r0, r4
 23c:	00000000 	andeq	r0, r0, r0
 240:	0001640f 	andeq	r6, r1, pc, lsl #8
 244:	0005a000 	andeq	sl, r5, r0
 248:	01680f00 	cmneq	r8, r0, lsl #30
 24c:	02db0000 	sbcseq	r0, fp, #0, 0
 250:	7c140000 	ldcvc	0, cr0, [r4], {-0}
 254:	b8000001 	stmdalt	r0, {r0}
 258:	72000005 	andvc	r0, r0, #5, 0
 25c:	12000002 	andne	r0, r0, #2, 0
 260:	0c055001 	stceq	0, cr5, [r5], {1}
 264:	20215040 	eorcs	r5, r1, r0, asr #32
 268:	05510112 	ldrbeq	r0, [r1, #-274]	; 0xfffffeee
 26c:	ff080074 			; <UNDEFINED> instruction: 0xff080074
 270:	800f001a 	andhi	r0, pc, sl, lsl r0	; <UNPREDICTABLE>
 274:	a0000001 	andge	r0, r0, r1
 278:	00000005 	andeq	r0, r0, r5
 27c:	00014410 	andeq	r4, r1, r0, lsl r4
 280:	05a30100 	streq	r0, [r3, #256]!	; 0x100
 284:	00000025 	andeq	r0, r0, r5, lsr #32
 288:	00000128 	andeq	r0, r0, r8, lsr #2
 28c:	00000030 	andeq	r0, r0, r0, lsr r0
 290:	02db9c01 	sbcseq	r9, fp, #256	; 0x100
 294:	63150000 	tstvs	r5, #0, 0
 298:	09a70100 	stmibeq	r7!, {r8}
 29c:	00000025 	andeq	r0, r0, r5, lsr #32
 2a0:	00000024 	andeq	r0, r0, r4, lsr #32
 2a4:	00000022 	andeq	r0, r0, r2, lsr #32
 2a8:	0001300f 	andeq	r3, r1, pc
 2ac:	0005a000 	andeq	sl, r5, r0
 2b0:	01340f00 	teqeq	r4, r0, lsl #30
 2b4:	03090000 	movweq	r0, #36864	; 0x9000
 2b8:	44140000 	ldrmi	r0, [r4], #-0
 2bc:	ac000001 	stcge	0, cr0, [r0], {1}
 2c0:	d1000005 	tstle	r0, r5
 2c4:	12000002 	andne	r0, r0, #2, 0
 2c8:	0c055001 	stceq	0, cr5, [r5], {1}
 2cc:	20215040 	eorcs	r5, r1, r0, asr #32
 2d0:	014c0f00 	cmpeq	ip, r0, lsl #30
 2d4:	05a00000 	streq	r0, [r0, #0]!
 2d8:	10000000 	andne	r0, r0, r0
 2dc:	00000052 	andeq	r0, r0, r2, asr r0
 2e0:	25059401 	strcs	r9, [r5, #-1025]	; 0xfffffbff
 2e4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 2e8:	20000001 	andcs	r0, r0, r1
 2ec:	01000000 	mrseq	r0, (UNDEF: 0)
 2f0:	0003099c 	muleq	r3, ip, r9
 2f4:	01141100 	tsteq	r4, r0, lsl #2
 2f8:	05ac0000 	streq	r0, [ip, #0]!
 2fc:	01120000 	tsteq	r2, r0
 300:	640c0550 	strvs	r0, [ip], #-1360	; 0xfffffab0
 304:	00202150 	eoreq	r2, r0, r0, asr r1
 308:	00141000 	andseq	r1, r4, r0
 30c:	8b010000 	blhi	40314 <uart_disable+0x40148>
 310:	00002505 	andeq	r2, r0, r5, lsl #10
 314:	0000f000 	andeq	pc, r0, r0
 318:	00001800 	andeq	r1, r0, r0, lsl #16
 31c:	379c0100 	ldrcc	r0, [ip, r0, lsl #2]
 320:	11000003 	tstne	r0, r3
 324:	000000fc 	strdeq	r0, [r0], -ip
 328:	000005ac 	andeq	r0, r0, ip, lsr #11
 32c:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 330:	2150640c 	cmpcs	r0, ip, lsl #8
 334:	0e000020 	cdpeq	0, 0, cr0, cr0, cr0, {1}
 338:	00000076 	andeq	r0, r0, r6, ror r0
 33c:	40064501 	andmi	r4, r6, r1, lsl #10
 340:	b0000000 	andlt	r0, r0, r0
 344:	01000000 	mrseq	r0, (UNDEF: 0)
 348:	0004849c 	muleq	r4, ip, r4
 34c:	00061600 	andeq	r1, r6, r0, lsl #12
 350:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
 354:	0000620e 	andeq	r6, r0, lr, lsl #4
 358:	14010e00 	strne	r0, [r1], #-3584	; 0xfffff200
 35c:	00000050 	andeq	r0, r0, r0, asr r0
 360:	000005c4 	andeq	r0, r0, r4, asr #11
 364:	00000373 	andeq	r0, r0, r3, ror r3
 368:	01500112 	cmpeq	r0, r2, lsl r1
 36c:	5101123e 	tstpl	r1, lr, lsr r2
 370:	14003201 	strne	r3, [r0], #-513	; 0xfffffdff
 374:	0000005c 	andeq	r0, r0, ip, asr r0
 378:	000005c4 	andeq	r0, r0, r4, asr #11
 37c:	0000038b 	andeq	r0, r0, fp, lsl #7
 380:	01500112 	cmpeq	r0, r2, lsl r1
 384:	5101123f 	tstpl	r1, pc, lsr r2
 388:	0f003201 	svceq	0x00003201
 38c:	00000060 	andeq	r0, r0, r0, rrx
 390:	000005a0 	andeq	r0, r0, r0, lsr #11
 394:	00006c14 	andeq	r6, r0, r4, lsl ip
 398:	00053d00 	andeq	r3, r5, r0, lsl #26
 39c:	0003b000 	andeq	fp, r3, r0
 3a0:	50011200 	andpl	r1, r1, r0, lsl #4
 3a4:	50040c05 	andpl	r0, r4, r5, lsl #24
 3a8:	01122021 	tsteq	r2, r1, lsr #32
 3ac:	00310151 	eorseq	r0, r1, r1, asr r1
 3b0:	0000700f 	andeq	r7, r0, pc
 3b4:	0005a000 	andeq	sl, r5, r0
 3b8:	00801400 	addeq	r1, r0, r0, lsl #8
 3bc:	05b80000 	ldreq	r0, [r8, #0]!
 3c0:	03d20000 	bicseq	r0, r2, #0, 0
 3c4:	01120000 	tsteq	r2, r0
 3c8:	00740250 	rsbseq	r0, r4, r0, asr r2
 3cc:	01510112 	cmpeq	r1, r2, lsl r1
 3d0:	8c140030 	ldchi	0, cr0, [r4], {48}	; 0x30
 3d4:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 3d8:	ee000005 	cdp	0, 0, cr0, cr0, cr5, {0}
 3dc:	12000003 	andne	r0, r0, #3, 0
 3e0:	0c055001 	stceq	0, cr5, [r5], {1}
 3e4:	20215044 	eorcs	r5, r1, r4, asr #32
 3e8:	01510112 	cmpeq	r1, r2, lsl r1
 3ec:	98140030 	ldmdals	r4, {r4, r5}
 3f0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 3f4:	0a000005 	beq	410 <.debug_info+0x410>
 3f8:	12000004 	andne	r0, r0, #4, 0
 3fc:	0c055001 	stceq	0, cr5, [r5], {1}
 400:	2021504c 	eorcs	r5, r1, ip, asr #32
 404:	01510112 	cmpeq	r1, r2, lsl r1
 408:	a4140033 	ldrge	r0, [r4], #-51	; 0xffffffcd
 40c:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 410:	26000005 	strcs	r0, [r0], -r5
 414:	12000004 	andne	r0, r0, #4, 0
 418:	0c055001 	stceq	0, cr5, [r5], {1}
 41c:	20215050 	eorcs	r5, r1, r0, asr r0
 420:	01510112 	cmpeq	r1, r2, lsl r1
 424:	b0140030 	andslt	r0, r4, r0, lsr r0
 428:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 42c:	43000005 	movwmi	r0, #5
 430:	12000004 	andne	r0, r0, #4, 0
 434:	0c055001 	stceq	0, cr5, [r5], {1}
 438:	20215048 	eorcs	r5, r1, r8, asr #32
 43c:	02510112 	subseq	r0, r1, #-2147483644	; 0x80000004
 440:	1400c708 	strne	ip, [r0], #-1800	; 0xfffff8f8
 444:	000000bc 	strheq	r0, [r0], -ip
 448:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 44c:	00000461 	andeq	r0, r0, r1, ror #8
 450:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 454:	2150680c 	cmpcs	r0, ip, lsl #16
 458:	51011220 	tstpl	r1, r0, lsr #4
 45c:	010e0a03 	tsteq	lr, r3, lsl #20
 460:	00c81400 	sbceq	r1, r8, r0, lsl #8
 464:	05b80000 	ldreq	r0, [r8, #0]!
 468:	047a0000 	ldrbteq	r0, [sl], #-0
 46c:	01120000 	tsteq	r2, r0
 470:	00740250 	rsbseq	r0, r4, r0, asr r2
 474:	01510112 	cmpeq	r1, r2, lsl r1
 478:	cc0f0033 	stcgt	0, cr0, [pc], {51}	; 0x33
 47c:	a0000000 	andge	r0, r0, r0
 480:	00000005 	andeq	r0, r0, r5
 484:	0001810e 	andeq	r8, r1, lr, lsl #2
 488:	06350100 	ldrteq	r0, [r5], -r0, lsl #2
 48c:	000001cc 	andeq	r0, r0, ip, asr #3
 490:	00000024 	andeq	r0, r0, r4, lsr #32
 494:	04d39c01 	ldrbeq	r9, [r3], #3073	; 0xc01
 498:	d40f0000 	strle	r0, [pc], #-0	; 8 <.debug_info+0x8>
 49c:	94000001 	strls	r0, [r0], #-1
 4a0:	0f000001 	svceq	0x00000001
 4a4:	000001d8 	ldrdeq	r0, [r0], -r8
 4a8:	000005a0 	andeq	r0, r0, r0, lsr #11
 4ac:	0001e414 	andeq	lr, r1, r4, lsl r4
 4b0:	0004d300 	andeq	sp, r4, r0, lsl #6
 4b4:	0004c900 	andeq	ip, r4, r0, lsl #18
 4b8:	50011200 	andpl	r1, r1, r0, lsl #4
 4bc:	50040c05 	andpl	r0, r4, r5, lsl #24
 4c0:	01122021 	tsteq	r2, r1, lsr #32
 4c4:	fe090251 	mcr2	2, 0, r0, cr9, cr1, {2}
 4c8:	01e80f00 	mvneq	r0, r0, lsl #30
 4cc:	05a00000 	streq	r0, [r0, #0]!
 4d0:	17000000 	strne	r0, [r0, -r0]
 4d4:	00000293 	muleq	r0, r3, r2
 4d8:	000d3101 	andeq	r3, sp, r1, lsl #2
 4dc:	20000000 	andcs	r0, r0, r0
 4e0:	01000000 	mrseq	r0, (UNDEF: 0)
 4e4:	0005369c 	muleq	r5, ip, r6
 4e8:	00601800 	rsbeq	r1, r0, r0, lsl #16
 4ec:	31010000 	mrscc	r0, (UNDEF: 1)
 4f0:	00053625 	andeq	r3, r5, r5, lsr #12
 4f4:	00003b00 	andeq	r3, r0, r0, lsl #22
 4f8:	00003700 	andeq	r3, r0, r0, lsl #14
 4fc:	61761300 	cmnvs	r6, r0, lsl #6
 500:	3101006c 	tstcc	r1, ip, rrx
 504:	00002c34 	andeq	r2, r0, r4, lsr ip
 508:	00005d00 	andeq	r5, r0, r0, lsl #26
 50c:	00005900 	andeq	r5, r0, r0, lsl #18
 510:	00101400 	andseq	r1, r0, r0, lsl #8
 514:	05ac0000 	streq	r0, [ip, #0]!
 518:	05250000 	streq	r0, [r5, #-0]!
 51c:	01120000 	tsteq	r2, r0
 520:	00740250 	rsbseq	r0, r4, r0, asr r2
 524:	001c1100 	andseq	r1, ip, r0, lsl #2
 528:	05b80000 	ldreq	r0, [r8, #0]!
 52c:	01120000 	tsteq	r2, r0
 530:	00740250 	rsbseq	r0, r4, r0, asr r2
 534:	040c0000 	streq	r0, [ip], #-0
 538:	0000053c 	andeq	r0, r0, ip, lsr r5
 53c:	025e1719 	subseq	r1, lr, #6553600	; 0x640000
 540:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 544:	0000200d 	andeq	r2, r0, sp
 548:	00002000 	andeq	r2, r0, r0
 54c:	a09c0100 	addsge	r0, ip, r0, lsl #2
 550:	18000005 	stmdane	r0, {r0, r2}
 554:	00000060 	andeq	r0, r0, r0, rrx
 558:	36242e01 	strtcc	r2, [r4], -r1, lsl #28
 55c:	7f000005 	svcvc	0x00000005
 560:	7b000000 	blvc	8 <.debug_info+0x8>
 564:	13000000 	movwne	r0, #0
 568:	006c6176 	rsbeq	r6, ip, r6, ror r1
 56c:	2c332e01 	ldccs	14, cr2, [r3], #-4
 570:	a1000000 	mrsge	r0, (UNDEF: 0)
 574:	9d000000 	stcls	0, cr0, [r0, #-0]
 578:	14000000 	strne	r0, [r0], #-0
 57c:	00000030 	andeq	r0, r0, r0, lsr r0
 580:	000005ac 	andeq	r0, r0, ip, lsr #11
 584:	0000058f 	andeq	r0, r0, pc, lsl #11
 588:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
 58c:	11000074 	tstne	r0, r4, ror r0
 590:	0000003c 	andeq	r0, r0, ip, lsr r0
 594:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 598:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
 59c:	00000074 	andeq	r0, r0, r4, ror r0
 5a0:	0000221a 	andeq	r2, r0, sl, lsl r2
 5a4:	00002200 	andeq	r2, r0, r0, lsl #4
 5a8:	06a10300 	strteq	r0, [r1], r0, lsl #6
 5ac:	0002d41a 	andeq	sp, r2, sl, lsl r4
 5b0:	0002d400 	andeq	sp, r2, r0, lsl #8
 5b4:	0bc80300 	bleq	ff2011bc <uart_disable+0xff200ff0>
 5b8:	0000001a 	andeq	r0, r0, sl, lsl r0
 5bc:	00000000 	andeq	r0, r0, r0
 5c0:	06b30300 	ldrteq	r0, [r3], r0, lsl #6
 5c4:	0002c21a 	andeq	ip, r2, sl, lsl r2
 5c8:	0002c200 	andeq	ip, r2, r0, lsl #4
 5cc:	06190400 	ldreq	r0, [r9], -r0, lsl #8
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <uart_disable+0x2bfee0>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00350400 	eorseq	r0, r5, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <uart_disable+0x2ce6a8>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0b3e0104 	bleq	f80458 <uart_disable+0xf8028c>
  44:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  48:	0b3b0b3a 	bleq	ec2d38 <uart_disable+0xec2b6c>
  4c:	13010b39 	movwne	r0, #6969	; 0x1b39
  50:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
  54:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  58:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  5c:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
  60:	0b3a0b0b 	bleq	e82c94 <uart_disable+0xe82ac8>
  64:	0b390b3b 	bleq	e42d58 <uart_disable+0xe42b8c>
  68:	00001301 	andeq	r1, r0, r1, lsl #6
  6c:	03000d09 	movweq	r0, #3337	; 0xd09
  70:	3b0b3a08 	blcc	2ce898 <uart_disable+0x2ce6cc>
  74:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  78:	000b3813 	andeq	r3, fp, r3, lsl r8
  7c:	000d0a00 	andeq	r0, sp, r0, lsl #20
  80:	0b3a0e03 	bleq	e83894 <uart_disable+0xe836c8>
  84:	0b390b3b 	bleq	e42d78 <uart_disable+0xe42bac>
  88:	0b381349 	bleq	e04db4 <uart_disable+0xe04be8>
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	3a0e0300 	bcc	380c98 <uart_disable+0x380acc>
  94:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  98:	1c13490b 			; <UNDEFINED> instruction: 0x1c13490b
  9c:	0c000006 	stceq	0, cr0, [r0], {6}
  a0:	0b0b000f 	bleq	2c00e4 <uart_disable+0x2bff18>
  a4:	00001349 	andeq	r1, r0, r9, asr #6
  a8:	4900260d 	stmdbmi	r0, {r0, r2, r3, r9, sl, sp}
  ac:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  b0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  b4:	0b3a0e03 	bleq	e838c8 <uart_disable+0xe836fc>
  b8:	0b390b3b 	bleq	e42dac <uart_disable+0xe42be0>
  bc:	01111927 	tsteq	r1, r7, lsr #18
  c0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  c4:	01194297 			; <UNDEFINED> instruction: 0x01194297
  c8:	0f000013 	svceq	0x00000013
  cc:	00018289 	andeq	r8, r1, r9, lsl #5
  d0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  d4:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
  d8:	03193f01 	tsteq	r9, #1, 30
  dc:	3b0b3a0e 	blcc	2ce91c <uart_disable+0x2ce750>
  e0:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  e4:	11134919 	tstne	r3, r9, lsl r9
  e8:	40061201 	andmi	r1, r6, r1, lsl #4
  ec:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  f0:	00001301 	andeq	r1, r0, r1, lsl #6
  f4:	01828911 	orreq	r8, r2, r1, lsl r9
  f8:	31011101 	tstcc	r1, r1, lsl #2
  fc:	12000013 	andne	r0, r0, #19, 0
 100:	0001828a 	andeq	r8, r1, sl, lsl #5
 104:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 108:	13000018 	movwne	r0, #24
 10c:	08030005 	stmdaeq	r3, {r0, r2}
 110:	0b3b0b3a 	bleq	ec2e00 <uart_disable+0xec2c34>
 114:	13490b39 	movtne	r0, #39737	; 0x9b39
 118:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 11c:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
 120:	01018289 	smlabbeq	r1, r9, r2, r8
 124:	13310111 	teqne	r1, #1073741828	; 0x40000004
 128:	00001301 	andeq	r1, r0, r1, lsl #6
 12c:	03003415 	movweq	r3, #1045	; 0x415
 130:	3b0b3a08 	blcc	2ce958 <uart_disable+0x2ce78c>
 134:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 138:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 13c:	00001742 	andeq	r1, r0, r2, asr #14
 140:	03003416 	movweq	r3, #1046	; 0x416
 144:	3b0b3a0e 	blcc	2ce984 <uart_disable+0x2ce7b8>
 148:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 14c:	00051c13 	andeq	r1, r5, r3, lsl ip
 150:	012e1700 			; <UNDEFINED> instruction: 0x012e1700
 154:	0b3a0e03 	bleq	e83968 <uart_disable+0xe8379c>
 158:	0b390b3b 	bleq	e42e4c <uart_disable+0xe42c80>
 15c:	01111927 	tsteq	r1, r7, lsr #18
 160:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 164:	01194297 			; <UNDEFINED> instruction: 0x01194297
 168:	18000013 	stmdane	r0, {r0, r1, r4}
 16c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 170:	0b3b0b3a 	bleq	ec2e60 <uart_disable+0xec2c94>
 174:	13490b39 	movtne	r0, #39737	; 0x9b39
 178:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 17c:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
 180:	00000035 	andeq	r0, r0, r5, lsr r0
 184:	3f002e1a 	svccc	0x00002e1a
 188:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 18c:	3a0e030e 	bcc	380dcc <uart_disable+0x380c00>
 190:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 194:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000158 	andeq	r0, r0, r8, asr r1
   8:	00000163 	andeq	r0, r0, r3, ror #2
   c:	63500001 	cmpvs	r0, #1, 0
  10:	88000001 	stmdahi	r0, {r0}
  14:	01000001 	tsteq	r0, r1
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  24:	00000148 	andeq	r0, r0, r8, asr #2
  28:	00000158 	andeq	r0, r0, r8, asr r1
  2c:	00540001 	subseq	r0, r4, r1
	...
  3c:	0f000000 	svceq	0x00000000
  40:	01000000 	mrseq	r0, (UNDEF: 0)
  44:	000f5000 	andeq	r5, pc, r0
  48:	00200000 	eoreq	r0, r0, r0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00000054 	andeq	r0, r0, r4, asr r0
	...
  60:	00000f00 	andeq	r0, r0, r0, lsl #30
  64:	51000100 	mrspl	r0, (UNDEF: 16)
  68:	0000000f 	andeq	r0, r0, pc
  6c:	00000020 	andeq	r0, r0, r0, lsr #32
  70:	00550001 	subseq	r0, r5, r1
	...
  7c:	20000000 	andcs	r0, r0, r0
  80:	2f000000 	svccs	0x00000000
  84:	01000000 	mrseq	r0, (UNDEF: 0)
  88:	002f5000 	eoreq	r5, pc, r0
  8c:	00400000 	subeq	r0, r0, r0
  90:	00010000 	andeq	r0, r1, r0
  94:	00000054 	andeq	r0, r0, r4, asr r0
	...
  a0:	00002000 	andeq	r2, r0, r0
  a4:	00002f00 	andeq	r2, r0, r0, lsl #30
  a8:	51000100 	mrspl	r0, (UNDEF: 16)
  ac:	0000002f 	andeq	r0, r0, pc, lsr #32
  b0:	00000040 	andeq	r0, r0, r0, asr #32
  b4:	00550001 	subseq	r0, r5, r1
  b8:	00000000 	andeq	r0, r0, r0
  bc:	Address 0x00000000000000bc is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000205 	andeq	r0, r0, r5, lsl #4
   4:	00c90003 	sbceq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  34:	32322d78 	eorscc	r2, r2, #120, 26	; 0x1e00
  38:	2f727073 	svccs	0x00727073
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	2f006564 	svccs	0x00006564
  4c:	2f727375 	svccs	0x00727375
  50:	72616873 	rsbvc	r6, r1, #7536640	; 0x730000
  54:	63672f65 	cmnvs	r7, #404	; 0x194
  58:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
  5c:	6f6e2d6d 	svcvs	0x006e2d6d
  60:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  64:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  68:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  6c:	3230322d 	eorscc	r3, r0, #-805306366	; 0xd0000002
  70:	30312e31 	eorscc	r2, r1, r1, lsr lr
  74:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  78:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  7c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  80:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  84:	61652d65 	cmnvs	r5, r5, ror #26
  88:	312f6962 			; <UNDEFINED> instruction: 0x312f6962
  8c:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
  90:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  94:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  98:	75000065 	strvc	r0, [r0, #-101]	; 0xffffff9b
  9c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
  a0:	00000063 	andeq	r0, r0, r3, rrx
  a4:	72617500 	rsbvc	r7, r1, #0, 10
  a8:	00682e74 	rsbeq	r2, r8, r4, ror lr
  ac:	72000001 	andvc	r0, r0, #1, 0
  b0:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  b4:	00000100 	andeq	r0, r0, r0, lsl #2
  b8:	6f697067 	svcvs	0x00697067
  bc:	0100682e 	tsteq	r0, lr, lsr #16
  c0:	74730000 	ldrbtvc	r0, [r3], #-0
  c4:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  c8:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
  cc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  d0:	05000000 	streq	r0, [r0, #-0]
  d4:	02050039 	andeq	r0, r5, #57, 0	; 0x39
  d8:	00000000 	andeq	r0, r0, r0
  dc:	06013003 	streq	r3, [r1], -r3
  e0:	06050501 	streq	r0, [r5], -r1, lsl #10
  e4:	06110567 	ldreq	r0, [r1], -r7, ror #10
  e8:	2e050501 	cfsh32cs	mvfx0, mvfx5, #1
  ec:	05670105 	strbeq	r0, [r7, #-261]!	; 0xfffffefb
  f0:	06290638 			; <UNDEFINED> instruction: 0x06290638
  f4:	06050501 	streq	r0, [r5], -r1, lsl #10
  f8:	06110567 	ldreq	r0, [r1], -r7, ror #10
  fc:	2e050501 	cfsh32cs	mvfx0, mvfx5, #1
 100:	05670105 	strbeq	r0, [r7, #-261]!	; 0xfffffefb
 104:	15030616 	strne	r0, [r3, #-1558]	; 0xfffff9ea
 108:	3505052e 	strcc	r0, [r5, #-1326]	; 0xfffffad2
 10c:	68356867 	ldmdavs	r5!, {r0, r1, r2, r5, r6, fp, sp, lr}
 110:	852e0c03 	strhi	r0, [lr, #-3075]!	; 0xfffff3fd
 114:	0369696b 	cmneq	r9, #1753088	; 0x1ac000
 118:	6b13660c 	blvs	4d9950 <uart_disable+0x4d9784>
 11c:	06010567 	streq	r0, [r1], -r7, ror #10
 120:	0619052f 	ldreq	r0, [r9], -pc, lsr #10
 124:	05052508 	streq	r2, [r5, #-1288]	; 0xfffffaf8
 128:	060d0534 			; <UNDEFINED> instruction: 0x060d0534
 12c:	4c010501 	cfstr32mi	mvfx0, [r1], {1}
 130:	67061905 	strvs	r1, [r6, -r5, lsl #18]
 134:	05360505 	ldreq	r0, [r6, #-1285]!	; 0xfffffafb
 138:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 13c:	01054a28 	tsteq	r5, r8, lsr #20
 140:	06150530 			; <UNDEFINED> instruction: 0x06150530
 144:	2f050587 	svccs	0x00050587
 148:	0009052f 	andeq	r0, r9, pc, lsr #10
 14c:	13010402 	movwne	r0, #5122	; 0x1402
 150:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 154:	05110104 	ldreq	r0, [r1, #-260]	; 0xfffffefc
 158:	0402000c 	streq	r0, [r2], #-12
 15c:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 160:	0402000a 	streq	r0, [r2], #-10
 164:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 168:	0e054c06 	cdpeq	12, 0, cr4, cr5, cr6, {0}
 16c:	09050106 	stmdbeq	r5, {r1, r2, r8}
 170:	0605054a 	streq	r0, [r5], -sl, asr #10
 174:	01052f2f 	tsteq	r5, pc, lsr #30
 178:	1c051306 	stcne	3, cr1, [r5], {6}
 17c:	01066706 	tsteq	r6, r6, lsl #14
 180:	4b060505 	blmi	18159c <uart_disable+0x1813d0>
 184:	0009052f 	andeq	r0, r9, pc, lsr #10
 188:	13010402 	movwne	r0, #5122	; 0x1402
 18c:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 190:	05110104 	ldreq	r0, [r1, #-260]	; 0xfffffefc
 194:	0402000c 	streq	r0, [r2], #-12
 198:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 19c:	0402000a 	streq	r0, [r2], #-10
 1a0:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 1a4:	05674c06 	strbeq	r4, [r7, #-3078]!	; 0xfffff3fa
 1a8:	052f0601 	streq	r0, [pc, #-1537]!	; fffffbaf <uart_disable+0xfffff9e3>
 1ac:	054c0619 	strbeq	r0, [ip, #-1561]	; 0xfffff9e7
 1b0:	2a052e1b 	bcs	14ba24 <uart_disable+0x14b858>
 1b4:	0631052e 	ldrteq	r0, [r1], -lr, lsr #10
 1b8:	2e420501 	cdpcs	5, 4, cr0, cr2, cr1, {0}
 1bc:	31061c05 	tstcc	r6, r5, lsl #24
 1c0:	032f0505 			; <UNDEFINED> instruction: 0x032f0505
 1c4:	0e052e09 	cdpeq	14, 0, cr2, cr5, cr9, {0}
 1c8:	21050106 	tstcs	r5, r6, lsl #2
 1cc:	0301054a 	movweq	r0, #5450	; 0x154a
 1d0:	1a052e0a 	bne	14ba00 <uart_disable+0x14b834>
 1d4:	09056806 	stmdbeq	r5, {r1, r2, fp, sp, lr}
 1d8:	01040200 	mrseq	r0, R12_usr
 1dc:	000a0530 	andeq	r0, sl, r0, lsr r5
 1e0:	11010402 	tstne	r1, r2, lsl #8
 1e4:	02000c05 	andeq	r0, r0, #1280	; 0x500
 1e8:	01060104 	tsteq	r6, r4, lsl #2
 1ec:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 1f0:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 1f4:	e8030619 	stmda	r3, {r0, r3, r4, r9, sl}
 1f8:	0505667e 	streq	r6, [r5, #-1662]	; 0xfffff982
 1fc:	672f2f2f 	strvs	r2, [pc, -pc, lsr #30]!
 200:	2f060105 	svccs	0x00060105
 204:	01000402 	tsteq	r0, r2, lsl #8
 208:	Address 0x0000000000000208 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	33747570 	cmncc	r4, #112, 10	; 0x1c000000
   4:	61620032 	cmnvs	r2, r2, lsr r0
   8:	765f6475 			; <UNDEFINED> instruction: 0x765f6475
   c:	73006c61 	movwvc	r6, #3169	; 0xc61
  10:	00746174 	rsbseq	r6, r4, r4, ror r1
  14:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  18:	6e61635f 	mcrvs	3, 3, r6, cr1, cr15, {2}
  1c:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
  20:	65640063 	strbvs	r0, [r4, #-99]!	; 0xffffff9d
  24:	61625f76 	smcvs	9718	; 0x25f6
  28:	65697272 	strbvs	r7, [r9, #-626]!	; 0xfffffd8e
  2c:	50470072 	subpl	r0, r7, r2, ror r0
  30:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  34:	5f434e55 	svcpl	0x00434e55
  38:	5054554f 	subspl	r5, r4, pc, asr #10
  3c:	61005455 	tstvs	r0, r5, asr r4
  40:	705f7875 	subsvc	r7, pc, r5, ror r8	; <UNPREDICTABLE>
  44:	70697265 	rsbvc	r7, r9, r5, ror #4
  48:	75007368 	strvc	r7, [r0, #-872]	; 0xfffffc98
  4c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
  50:	61750063 	cmnvs	r5, r3, rrx
  54:	635f7472 	cmpvs	pc, #1912602624	; 0x72000000
  58:	705f6e61 	subsvc	r6, pc, r1, ror #28
  5c:	00637475 	rsbeq	r7, r3, r5, ror r4
  60:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
  64:	72617500 	rsbvc	r7, r1, #0, 10
  68:	78745f74 	ldmdavc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  6c:	5f73695f 	svcpl	0x0073695f
  70:	74706d65 	ldrbtvc	r6, [r0], #-3429	; 0xfffff29b
  74:	61750079 	cmnvs	r5, r9, ror r0
  78:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  7c:	0074696e 	rsbseq	r6, r4, lr, ror #18
  80:	4f495047 	svcmi	0x00495047
  84:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  88:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  8c:	47003054 	smlsdmi	r0, r4, r0, r3
  90:	5f4f4950 	svcpl	0x004f4950
  94:	434e5546 	movtmi	r5, #58694	; 0xe546
  98:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  9c:	50470031 	subpl	r0, r7, r1, lsr r0
  a0:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  a4:	5f434e55 	svcpl	0x00434e55
  a8:	32544c41 	subscc	r4, r4, #16640	; 0x4100
  ac:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  b0:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  b4:	415f434e 	cmpmi	pc, lr, asr #6
  b8:	0033544c 	eorseq	r5, r3, ip, asr #8
  bc:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  c0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  c4:	61686320 	cmnvs	r8, r0, lsr #6
  c8:	50470072 	subpl	r0, r7, r2, ror r0
  cc:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  d0:	5f434e55 	svcpl	0x00434e55
  d4:	35544c41 	ldrbcc	r4, [r4, #-3137]	; 0xfffff3bf
  d8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  dc:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  e0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  e4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  e8:	7300746e 	movwvc	r7, #1134	; 0x46e
  ec:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  f0:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  f4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  f8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  fc:	682f0074 	stmdavs	pc!, {r2, r4, r5, r6}	; <UNPREDICTABLE>
 100:	2f656d6f 	svccs	0x00656d6f
 104:	6c676e65 	stclvs	14, cr6, [r7], #-404	; 0xfffffe6c
 108:	632f7265 			; <UNDEFINED> instruction: 0x632f7265
 10c:	7373616c 	cmnvc	r3, #27
 110:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
 114:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
 118:	7332322d 	teqvc	r2, #-805306366	; 0xd0000002
 11c:	6c2f7270 	sfmvs	f7, 4, [pc], #-448	; ffffff64 <uart_disable+0xfffffd98>
 120:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 124:	6174732f 	cmnvs	r4, pc, lsr #6
 128:	702d6666 	eorvc	r6, sp, r6, ror #12
 12c:	61766972 	cmnvs	r6, r2, ror r9
 130:	62006574 	andvs	r6, r0, #116, 10	; 0x1d000000
 134:	00647561 	rsbeq	r7, r4, r1, ror #10
 138:	5f787561 	svcpl	0x00787561
 13c:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 140:	0073656c 	rsbseq	r6, r3, ip, ror #10
 144:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 148:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 14c:	68730063 	ldmdavs	r3!, {r0, r1, r5, r6}^
 150:	2074726f 	rsbscs	r7, r4, pc, ror #4
 154:	00746e69 	rsbseq	r6, r4, r9, ror #28
 158:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 15c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 160:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 164:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 168:	6f6c2067 	svcvs	0x006c2067
 16c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 170:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 174:	2064656e 	rsbcs	r6, r4, lr, ror #10
 178:	00746e69 	rsbseq	r6, r4, r9, ror #28
 17c:	6c746e63 	ldclvs	14, cr6, [r4], #-396	; 0xfffffe74
 180:	72617500 	rsbvc	r7, r1, #0, 10
 184:	69645f74 	stmdbvs	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 188:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 18c:	61750065 	cmnvs	r5, r5, rrx
 190:	685f7472 	ldmdavs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 194:	645f7361 	ldrbvs	r7, [pc], #-865	; 19c <.debug_str+0x19c>
 198:	00617461 	rsbeq	r7, r1, r1, ror #8
 19c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1a0:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 1a4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1a8:	50470074 	subpl	r0, r7, r4, ror r0
 1ac:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 1b0:	5f434e55 	svcpl	0x00434e55
 1b4:	34544c41 	ldrbcc	r4, [r4], #-3137	; 0xfffff3bf
 1b8:	61686300 	cmnvs	r8, r0, lsl #6
 1bc:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 1c0:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 1c4:	30312039 	eorscc	r2, r1, r9, lsr r0
 1c8:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
 1cc:	32303220 	eorscc	r3, r0, #32, 4
 1d0:	32383031 	eorscc	r3, r8, #49, 0	; 0x31
 1d4:	72282034 	eorvc	r2, r8, #52, 0	; 0x34
 1d8:	61656c65 	cmnvs	r5, r5, ror #24
 1dc:	20296573 	eorcs	r6, r9, r3, ror r5
 1e0:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 1e4:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 1e8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1ec:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 1f0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 1f4:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 1f8:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 1fc:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 200:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 204:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 208:	6f6c666d 	svcvs	0x006c666d
 20c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 210:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
 214:	20647261 	rsbcs	r7, r4, r1, ror #4
 218:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
 21c:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
 220:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
 224:	206d7261 	rsbcs	r7, sp, r1, ror #4
 228:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 22c:	613d6863 	teqvs	sp, r3, ror #16
 230:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 234:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
 238:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
 23c:	20626467 	rsbcs	r6, r2, r7, ror #8
 240:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 244:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 248:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 24c:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 250:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 254:	61747365 	cmnvs	r4, r5, ror #6
 258:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 25c:	726f0067 	rsbvc	r0, pc, #103, 0	; 0x67
 260:	336e695f 	cmncc	lr, #1556480	; 0x17c000
 264:	63730032 	cmnvs	r3, #50, 0	; 0x32
 268:	63746172 	cmnvs	r4, #-2147483620	; 0x8000001c
 26c:	61750068 	cmnvs	r5, r8, rrx
 270:	75007472 	strvc	r7, [r0, #-1138]	; 0xfffffb8e
 274:	33746e69 	cmncc	r4, #1680	; 0x690
 278:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 27c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 280:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 284:	72617500 	rsbvc	r7, r1, #0, 10
 288:	6c665f74 	stclvs	15, cr5, [r6], #-464	; 0xfffffe30
 28c:	5f687375 	svcpl	0x00687375
 290:	61007874 	tstvs	r0, r4, ror r8
 294:	695f646e 	ldmdbvs	pc, {r1, r2, r3, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
 298:	0032336e 	eorseq	r3, r2, lr, ror #6
 29c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 2a0:	63206465 			; <UNDEFINED> instruction: 0x63206465
 2a4:	00726168 	rsbseq	r6, r2, r8, ror #2
 2a8:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 2ac:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 2b0:	50470063 	subpl	r0, r7, r3, rrx
 2b4:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 2b8:	5f434e55 	svcpl	0x00434e55
 2bc:	55504e49 	ldrbpl	r4, [r0, #-3657]	; 0xfffff1b7
 2c0:	70670054 	rsbvc	r0, r7, r4, asr r0
 2c4:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 2c8:	665f7465 	ldrbvs	r7, [pc], -r5, ror #8
 2cc:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xfffff18b
 2d0:	006e6f69 	rsbeq	r6, lr, r9, ror #30
 2d4:	33746567 	cmncc	r4, #432013312	; 0x19c00000
 2d8:	Address 0x00000000000002d8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <uart_disable+0xfffffd04>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	00000020 	andeq	r0, r0, r0, lsr #32
  3c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  40:	86038504 	strhi	r8, [r3], -r4, lsl #10
  44:	00018e02 	andeq	r8, r1, r2, lsl #28
  48:	00000014 	andeq	r0, r0, r4, lsl r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	00000040 	andeq	r0, r0, r0, asr #32
  54:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  58:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  5c:	00018e02 	andeq	r8, r1, r2, lsl #28
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  6c:	00000018 	andeq	r0, r0, r8, lsl r0
  70:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  74:	00018e02 	andeq	r8, r1, r2, lsl #28
  78:	00000014 	andeq	r0, r0, r4, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	00000108 	andeq	r0, r0, r8, lsl #2
  84:	00000020 	andeq	r0, r0, r0, lsr #32
  88:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  8c:	00018e02 	andeq	r8, r1, r2, lsl #28
  90:	00000014 	andeq	r0, r0, r4, lsl r0
  94:	00000000 	andeq	r0, r0, r0
  98:	00000128 	andeq	r0, r0, r8, lsr #2
  9c:	00000030 	andeq	r0, r0, r0, lsr r0
  a0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a4:	00018e02 	andeq	r8, r1, r2, lsl #28
  a8:	00000014 	andeq	r0, r0, r4, lsl r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	00000158 	andeq	r0, r0, r8, asr r1
  b4:	00000030 	andeq	r0, r0, r0, lsr r0
  b8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  bc:	00018e02 	andeq	r8, r1, r2, lsl #28
  c0:	00000014 	andeq	r0, r0, r4, lsl r0
  c4:	00000000 	andeq	r0, r0, r0
  c8:	00000188 	andeq	r0, r0, r8, lsl #3
  cc:	00000010 	andeq	r0, r0, r0, lsl r0
  d0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  d4:	00018e02 	andeq	r8, r1, r2, lsl #28
  d8:	00000014 	andeq	r0, r0, r4, lsl r0
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000198 	muleq	r0, r8, r1
  e4:	00000020 	andeq	r0, r0, r0, lsr #32
  e8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  ec:	00018e02 	andeq	r8, r1, r2, lsl #28
  f0:	00000014 	andeq	r0, r0, r4, lsl r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
  fc:	00000014 	andeq	r0, r0, r4, lsl r0
 100:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 104:	00018e02 	andeq	r8, r1, r2, lsl #28
 108:	00000014 	andeq	r0, r0, r4, lsl r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	000001cc 	andeq	r0, r0, ip, asr #3
 114:	00000024 	andeq	r0, r0, r4, lsr #32
 118:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 11c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_disable+0x12cd660>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <uart_disable+0x42258>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


gpio-pud.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_pud>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e24dd008 	sub	sp, sp, #8, 0
   8:	e350001f 	cmp	r0, #31, 0
   c:	8a000007 	bhi	30 <gpio_set_pud+0x30>
  10:	e1a05000 	mov	r5, r0
  14:	e1a04001 	mov	r4, r1
  18:	e3510003 	cmp	r1, #3, 0
  1c:	8a00000c 	bhi	54 <gpio_set_pud+0x54>
  20:	e3510002 	cmp	r1, #2, 0
  24:	9a000013 	bls	78 <gpio_set_pud+0x78>
  28:	e28dd008 	add	sp, sp, #8, 0
  2c:	e8bd8070 	pop	{r4, r5, r6, pc}
  30:	ebfffffe 	bl	0 <rpi_reset_putc>
  34:	e59f30a4 	ldr	r3, [pc, #164]	; e0 <gpio_set_pud+0xe0>
  38:	e58d3000 	str	r3, [sp]
  3c:	e3a03012 	mov	r3, #18, 0
  40:	e59f209c 	ldr	r2, [pc, #156]	; e4 <gpio_set_pud+0xe4>
  44:	e59f109c 	ldr	r1, [pc, #156]	; e8 <gpio_set_pud+0xe8>
  48:	e59f009c 	ldr	r0, [pc, #156]	; ec <gpio_set_pud+0xec>
  4c:	ebfffffe 	bl	0 <printk>
  50:	ebfffffe 	bl	0 <clean_reboot>
  54:	ebfffffe 	bl	0 <rpi_reset_putc>
  58:	e59f3090 	ldr	r3, [pc, #144]	; f0 <gpio_set_pud+0xf0>
  5c:	e58d3000 	str	r3, [sp]
  60:	e3a03013 	mov	r3, #19, 0
  64:	e59f2078 	ldr	r2, [pc, #120]	; e4 <gpio_set_pud+0xe4>
  68:	e59f1078 	ldr	r1, [pc, #120]	; e8 <gpio_set_pud+0xe8>
  6c:	e59f0080 	ldr	r0, [pc, #128]	; f4 <gpio_set_pud+0xf4>
  70:	ebfffffe 	bl	0 <printk>
  74:	ebfffffe 	bl	0 <clean_reboot>
  78:	ebfffffe 	bl	0 <dev_barrier>
  7c:	e59f6074 	ldr	r6, [pc, #116]	; f8 <gpio_set_pud+0xf8>
  80:	e1a01004 	mov	r1, r4
  84:	e1a00006 	mov	r0, r6
  88:	ebfffffe 	bl	0 <PUT32>
  8c:	e3a00096 	mov	r0, #150, 0	; 0x96
  90:	ebfffffe 	bl	0 <delay_us>
  94:	e59f4060 	ldr	r4, [pc, #96]	; fc <gpio_set_pud+0xfc>
  98:	e3a01001 	mov	r1, #1, 0
  9c:	e1a01511 	lsl	r1, r1, r5
  a0:	e1a00004 	mov	r0, r4
  a4:	ebfffffe 	bl	0 <PUT32>
  a8:	e3a00096 	mov	r0, #150, 0	; 0x96
  ac:	ebfffffe 	bl	0 <delay_us>
  b0:	e3a01000 	mov	r1, #0, 0
  b4:	e1a00006 	mov	r0, r6
  b8:	ebfffffe 	bl	0 <PUT32>
  bc:	e3a00096 	mov	r0, #150, 0	; 0x96
  c0:	ebfffffe 	bl	0 <delay_us>
  c4:	e3a01000 	mov	r1, #0, 0
  c8:	e1a00004 	mov	r0, r4
  cc:	ebfffffe 	bl	0 <PUT32>
  d0:	e3a00096 	mov	r0, #150, 0	; 0x96
  d4:	ebfffffe 	bl	0 <delay_us>
  d8:	ebfffffe 	bl	0 <dev_barrier>
  dc:	eaffffd1 	b	28 <gpio_set_pud+0x28>
  e0:	00000038 	andeq	r0, r0, r8, lsr r0
	...
  ec:	0000000c 	andeq	r0, r0, ip
  f0:	00000070 	andeq	r0, r0, r0, ror r0
  f4:	00000044 	andeq	r0, r0, r4, asr #32
  f8:	20200094 	mlacs	r0, r4, r0, r0
  fc:	20200098 	mlacs	r0, r8, r0, r0

00000100 <gpio_set_pullup>:
 100:	e92d4010 	push	{r4, lr}
 104:	e3a01002 	mov	r1, #2, 0
 108:	ebfffffe 	bl	0 <gpio_set_pud>
 10c:	e8bd8010 	pop	{r4, pc}

00000110 <gpio_set_pulldown>:
 110:	e92d4010 	push	{r4, lr}
 114:	e3a01001 	mov	r1, #1, 0
 118:	ebfffffe 	bl	0 <gpio_set_pud>
 11c:	e8bd8010 	pop	{r4, pc}

00000120 <gpio_pud_off>:
 120:	e92d4010 	push	{r4, lr}
 124:	e3a01000 	mov	r1, #0, 0
 128:	ebfffffe 	bl	0 <gpio_set_pud>
 12c:	e8bd8010 	pop	{r4, pc}

00000130 <gpio_get_pud>:
 130:	e92d4010 	push	{r4, lr}
 134:	e59f0008 	ldr	r0, [pc, #8]	; 144 <gpio_get_pud+0x14>
 138:	ebfffffe 	bl	0 <GET32>
 13c:	e2000003 	and	r0, r0, #3, 0
 140:	e8bd8010 	pop	{r4, pc}
 144:	20200094 	mlacs	r0, r4, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	6475702d 	ldrbtvs	r7, [r5], #-45	; 0xffffffd3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	4f525245 	svcmi	0x00525245
  10:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  14:	3a73253a 	bcc	1cc9504 <gpio_get_pud+0x1cc93d4>
  18:	203a6425 	eorscs	r6, sl, r5, lsr #8
  1c:	534c4146 	movtpl	r4, #49478	; 0xc146
  20:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  24:	3a293e73 	bcc	a4f9f8 <gpio_get_pud+0xa4f8c8>
  28:	6e697020 	cdpvs	0, 6, cr7, cr9, cr0, {1}
  2c:	6f6f7420 	svcvs	0x006f7420
  30:	72616c20 	rsbvc	r6, r1, #32, 24	; 0x2000
  34:	000a6567 	andeq	r6, sl, r7, ror #10
  38:	206e6970 	rsbcs	r6, lr, r0, ror r9
  3c:	3233203c 	eorscc	r2, r3, #60, 0	; 0x3c
  40:	00000000 	andeq	r0, r0, r0
  44:	4f525245 	svcmi	0x00525245
  48:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  4c:	3a73253a 	bcc	1cc953c <gpio_get_pud+0x1cc940c>
  50:	203a6425 	eorscs	r6, sl, r5, lsr #8
  54:	534c4146 	movtpl	r4, #49478	; 0xc146
  58:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  5c:	3a293e73 	bcc	a4fa30 <gpio_get_pud+0xa4f900>
  60:	64757020 	ldrbtvs	r7, [r5], #-32	; 0xffffffe0
  64:	6f6f7420 	svcvs	0x006f7420
  68:	72616c20 	rsbvc	r6, r1, #32, 24	; 0x2000
  6c:	000a6567 	andeq	r6, sl, r7, ror #10
  70:	20647570 	rsbcs	r7, r4, r0, ror r5
  74:	0034203c 	eorseq	r2, r4, ip, lsr r0

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	6f697067 	svcvs	0x00697067
   4:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
   8:	6475705f 	ldrbtvs	r7, [r5], #-95	; 0xffffffa1
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003a6 	andeq	r0, r0, r6, lsr #7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000013c 	andeq	r0, r0, ip, lsr r1
  10:	0000de0c 	andeq	sp, r0, ip, lsl #28
  14:	00005c00 	andeq	r5, r0, r0, lsl #24
  18:	00000000 	andeq	r0, r0, r0
  1c:	00014800 	andeq	r4, r1, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	ba070403 	blt	1c1014 <gpio_get_pud+0x1c0ee4>
  30:	03000000 	movweq	r0, #0
  34:	01f20601 	mvnseq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000a305 	andeq	sl, r0, r5, lsl #6
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001e9 	andeq	r0, r0, r9, ror #3
  48:	29050803 	stmdbcs	r5, {r0, r1, fp}
  4c:	03000001 	movweq	r0, #1
  50:	001f0801 	andseq	r0, pc, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00004907 	andeq	r4, r0, r7, lsl #18
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000037 	andeq	r0, r0, r7, lsr r0
  64:	c7070803 	strgt	r0, [r7, -r3, lsl #16]
  68:	03000000 	movweq	r0, #0
  6c:	01370801 	teqeq	r7, r1, lsl #16
  70:	6b040000 	blvs	100078 <gpio_get_pud+0xfff48>
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000103 	andeq	r0, r0, r3, lsl #2
  7c:	2c110501 	cfldr32cs	mvfx0, [r1], {1}
  80:	05000000 	streq	r0, [r0, #-0]
  84:	0000002d 	andeq	r0, r0, sp, lsr #32
  88:	2c110601 	ldccs	6, cr0, [r1], {1}
  8c:	06000000 	streq	r0, [r0], -r0
  90:	000000e9 	andeq	r0, r0, r9, ror #1
  94:	25053801 	strcs	r3, [r5, #-2049]	; 0xfffff7ff
  98:	30000000 	andcc	r0, r0, r0
  9c:	18000001 	stmdane	r0, {r0}
  a0:	01000000 	mrseq	r0, (UNDEF: 0)
  a4:	0000d19c 	muleq	r0, ip, r1
  a8:	69700700 	ldmdbvs	r0!, {r8, r9, sl}^
  ac:	3801006e 	stmdacc	r1, {r1, r2, r3, r5, r6}
  b0:	00002c1b 	andeq	r2, r0, fp, lsl ip
  b4:	00000400 	andeq	r0, r0, r0, lsl #8
  b8:	00000000 	andeq	r0, r0, r0
  bc:	013c0800 	teqeq	ip, r0, lsl #16
  c0:	03550000 	cmpeq	r5, #0, 0
  c4:	01090000 	mrseq	r0, (UNDEF: 9)
  c8:	940c0550 	strls	r0, [ip], #-1360	; 0xfffffab0
  cc:	00202000 	eoreq	r2, r0, r0
  d0:	000c0a00 	andeq	r0, ip, r0, lsl #20
  d4:	36010000 	strcc	r0, [r1], -r0
  d8:	00012006 	andeq	r2, r1, r6
  dc:	00001000 	andeq	r1, r0, r0
  e0:	129c0100 	addsne	r0, ip, #0
  e4:	07000001 	streq	r0, [r0, -r1]
  e8:	006e6970 	rsbeq	r6, lr, r0, ror r9
  ec:	2c1c3601 	ldccs	6, cr3, [ip], {1}
  f0:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
  f4:	25000000 	strcs	r0, [r0, #-0]
  f8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  fc:	0000012c 	andeq	r0, r0, ip, lsr #2
 100:	00000194 	muleq	r0, r4, r1
 104:	03500109 	cmpeq	r0, #1073741826	; 0x40000002
 108:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
 10c:	30015101 	andcc	r5, r1, r1, lsl #2
 110:	910a0000 	mrsls	r0, (UNDEF: 10)
 114:	01000000 	mrseq	r0, (UNDEF: 0)
 118:	01100635 	tsteq	r0, r5, lsr r6
 11c:	00100000 	andseq	r0, r0, r0
 120:	9c010000 	stcls	0, cr0, [r1], {-0}
 124:	00000153 	andeq	r0, r0, r3, asr r1
 128:	6e697007 	cdpvs	0, 6, cr7, cr9, cr7, {0}
 12c:	21350100 	teqcs	r5, r0, lsl #2
 130:	0000002c 	andeq	r0, r0, ip, lsr #32
 134:	0000004e 	andeq	r0, r0, lr, asr #32
 138:	0000004a 	andeq	r0, r0, sl, asr #32
 13c:	00011c08 	andeq	r1, r1, r8, lsl #24
 140:	00019400 	andeq	r9, r1, r0, lsl #8
 144:	50010900 	andpl	r0, r1, r0, lsl #18
 148:	5001f303 	andpl	pc, r1, r3, lsl #6
 14c:	01510109 	cmpeq	r1, r9, lsl #2
 150:	0a000031 	beq	21c <.debug_info+0x21c>
 154:	0000010c 	andeq	r0, r0, ip, lsl #2
 158:	00063401 	andeq	r3, r6, r1, lsl #8
 15c:	10000001 	andne	r0, r0, r1
 160:	01000000 	mrseq	r0, (UNDEF: 0)
 164:	0001949c 	muleq	r1, ip, r4
 168:	69700700 	ldmdbvs	r0!, {r8, r9, sl}^
 16c:	3401006e 	strcc	r0, [r1], #-110	; 0xffffff92
 170:	00002c1f 	andeq	r2, r0, pc, lsl ip
 174:	00007300 	andeq	r7, r0, r0, lsl #6
 178:	00006f00 	andeq	r6, r0, r0, lsl #30
 17c:	010c0800 	tsteq	ip, r0, lsl #16
 180:	01940000 	orrseq	r0, r4, r0
 184:	01090000 	mrseq	r0, (UNDEF: 9)
 188:	01f30350 	mvnseq	r0, r0, asr r3
 18c:	51010950 	tstpl	r1, r0, asr r9
 190:	00003201 	andeq	r3, r0, r1, lsl #4
 194:	0000f60a 	andeq	pc, r0, sl, lsl #12
 198:	06110100 	ldreq	r0, [r1], -r0, lsl #2
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	00000100 	andeq	r0, r0, r0, lsl #2
 1a4:	03409c01 	movteq	r9, #3073	; 0xc01
 1a8:	70070000 	andvc	r0, r7, r0
 1ac:	01006e69 	tsteq	r0, r9, ror #28
 1b0:	002c1c11 	eoreq	r1, ip, r1, lsl ip
 1b4:	00a40000 	adceq	r0, r4, r0
 1b8:	00940000 	addseq	r0, r4, r0
 1bc:	70070000 	andvc	r0, r7, r0
 1c0:	01006475 	tsteq	r0, r5, ror r4
 1c4:	002c2a11 	eoreq	r2, ip, r1, lsl sl
 1c8:	01190000 	tsteq	r9, r0
 1cc:	01070000 	mrseq	r0, (UNDEF: 7)
 1d0:	ad0b0000 	stcge	0, cr0, [fp, #-0]
 1d4:	50000000 	andpl	r0, r0, r0
 1d8:	05000003 	streq	r0, [r0, #-3]
 1dc:	00000003 	andeq	r0, r0, r3
 1e0:	00340c00 	eorseq	r0, r4, r0, lsl #24
 1e4:	03610000 	cmneq	r1, #0, 0
 1e8:	500d0000 	andpl	r0, sp, r0
 1ec:	6d000000 	stcvs	0, cr0, [r0, #-0]
 1f0:	22000003 	andcs	r0, r0, #3, 0
 1f4:	09000002 	stmdbeq	r0, {r1}
 1f8:	03055001 	movweq	r5, #20481	; 0x5001
 1fc:	0000000c 	andeq	r0, r0, ip
 200:	05510109 	ldrbeq	r0, [r1, #-265]	; 0xfffffef7
 204:	00000003 	andeq	r0, r0, r3
 208:	52010900 	andpl	r0, r1, #0, 18
 20c:	00000305 	andeq	r0, r0, r5, lsl #6
 210:	01090000 	mrseq	r0, (UNDEF: 9)
 214:	09420153 	stmdbeq	r2, {r0, r1, r4, r6, r8}^
 218:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 21c:	00003803 	andeq	r3, r0, r3, lsl #16
 220:	540c0000 	strpl	r0, [ip], #-0
 224:	79000000 	stmdbvc	r0, {}	; <UNPREDICTABLE>
 228:	0c000003 	stceq	0, cr0, [r0], {3}
 22c:	00000058 	andeq	r0, r0, r8, asr r0
 230:	00000361 	andeq	r0, r0, r1, ror #6
 234:	0000740d 	andeq	r7, r0, sp, lsl #8
 238:	00036d00 	andeq	r6, r3, r0, lsl #26
 23c:	00026c00 	andeq	r6, r2, r0, lsl #24
 240:	50010900 	andpl	r0, r1, r0, lsl #18
 244:	00440305 	subeq	r0, r4, r5, lsl #6
 248:	01090000 	mrseq	r0, (UNDEF: 9)
 24c:	00030551 	andeq	r0, r3, r1, asr r5
 250:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 254:	03055201 	movweq	r5, #20993	; 0x5201
 258:	00000000 	andeq	r0, r0, r0
 25c:	01530109 	cmpeq	r3, r9, lsl #2
 260:	7d020943 	vstrvc.16	s0, [r2, #-134]	; 0xffffff7a	; <UNPREDICTABLE>
 264:	70030500 	andvc	r0, r3, r0, lsl #10
 268:	00000000 	andeq	r0, r0, r0
 26c:	0000780c 	andeq	r7, r0, ip, lsl #16
 270:	00037900 	andeq	r7, r3, r0, lsl #18
 274:	007c0c00 	rsbseq	r0, ip, r0, lsl #24
 278:	03850000 	orreq	r0, r5, #0, 0
 27c:	8c0d0000 	stchi	0, cr0, [sp], {-0}
 280:	91000000 	mrsls	r0, (UNDEF: 0)
 284:	98000003 	stmdals	r0, {r0, r1}
 288:	09000002 	stmdbeq	r0, {r1}
 28c:	76025001 	strvc	r5, [r2], -r1
 290:	51010900 	tstpl	r1, r0, lsl #18
 294:	00007402 	andeq	r7, r0, r2, lsl #8
 298:	0000940d 	andeq	r9, r0, sp, lsl #8
 29c:	00039d00 	andeq	r9, r3, r0, lsl #26
 2a0:	0002ac00 	andeq	sl, r2, r0, lsl #24
 2a4:	50010900 	andpl	r0, r1, r0, lsl #18
 2a8:	00960802 	addseq	r0, r6, r2, lsl #16
 2ac:	0000a80d 	andeq	sl, r0, sp, lsl #16
 2b0:	00039100 	andeq	r9, r3, r0, lsl #2
 2b4:	0002c800 	andeq	ip, r2, r0, lsl #16
 2b8:	50010900 	andpl	r0, r1, r0, lsl #18
 2bc:	09007402 	stmdbeq	r0, {r1, sl, ip, sp, lr}
 2c0:	31045101 	tstcc	r4, r1, lsl #2
 2c4:	00240075 	eoreq	r0, r4, r5, ror r0
 2c8:	0000b00d 	andeq	fp, r0, sp
 2cc:	00039d00 	andeq	r9, r3, r0, lsl #26
 2d0:	0002dc00 	andeq	sp, r2, r0, lsl #24
 2d4:	50010900 	andpl	r0, r1, r0, lsl #18
 2d8:	00960802 	addseq	r0, r6, r2, lsl #16
 2dc:	0000bc0d 	andeq	fp, r0, sp, lsl #24
 2e0:	00039100 	andeq	r9, r3, r0, lsl #2
 2e4:	0002f500 	andeq	pc, r2, r0, lsl #10
 2e8:	50010900 	andpl	r0, r1, r0, lsl #18
 2ec:	09007602 	stmdbeq	r0, {r1, r9, sl, ip, sp, lr}
 2f0:	30015101 	andcc	r5, r1, r1, lsl #2
 2f4:	00c40d00 	sbceq	r0, r4, r0, lsl #26
 2f8:	039d0000 	orrseq	r0, sp, #0, 0
 2fc:	03090000 	movweq	r0, #36864	; 0x9000
 300:	01090000 	mrseq	r0, (UNDEF: 9)
 304:	96080250 			; <UNDEFINED> instruction: 0x96080250
 308:	00d00d00 	sbcseq	r0, r0, r0, lsl #26
 30c:	03910000 	orrseq	r0, r1, #0, 0
 310:	03220000 			; <UNDEFINED> instruction: 0x03220000
 314:	01090000 	mrseq	r0, (UNDEF: 9)
 318:	00740250 	rsbseq	r0, r4, r0, asr r2
 31c:	01510109 	cmpeq	r1, r9, lsl #2
 320:	d80d0030 	stmdale	sp, {r4, r5}
 324:	9d000000 	stcls	0, cr0, [r0, #-0]
 328:	36000003 	strcc	r0, [r0], -r3
 32c:	09000003 	stmdbeq	r0, {r0, r1}
 330:	08025001 	stmdaeq	r2, {r0, ip, lr}
 334:	dc0c0096 	stcle	0, cr0, [ip], {150}	; 0x96
 338:	85000000 	strhi	r0, [r0, #-0]
 33c:	00000003 	andeq	r0, r0, r3
 340:	0000720e 	andeq	r7, r0, lr, lsl #4
 344:	00035000 	andeq	r5, r3, r0
 348:	002c0f00 	eoreq	r0, ip, r0, lsl #30
 34c:	000c0000 	andeq	r0, ip, r0
 350:	00034004 	andeq	r4, r3, r4
 354:	00191000 	andseq	r1, r9, r0
 358:	00190000 	andseq	r0, r9, r0
 35c:	c7020000 	strgt	r0, [r2, -r0]
 360:	01fe100a 	mvnseq	r1, sl
 364:	01fe0000 	mvnseq	r0, r0
 368:	1d020000 	stcne	0, cr0, [r2, #-0]
 36c:	01dc1006 	bicseq	r1, ip, r6
 370:	01dc0000 	bicseq	r0, ip, r0
 374:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 378:	011c1006 	tsteq	ip, r6
 37c:	011c0000 	tsteq	ip, r0
 380:	6e020000 	cdpvs	0, 0, cr0, cr2, cr0, {0}
 384:	00001006 	andeq	r1, r0, r6
 388:	00000000 	andeq	r0, r0, r0
 38c:	a1020000 	mrsge	r0, (UNDEF: 2)
 390:	01e31006 	mvneq	r1, r6
 394:	01e30000 	mvneq	r0, r0
 398:	b2020000 	andlt	r0, r2, #0, 0
 39c:	020d1006 	andeq	r1, sp, #6, 0
 3a0:	020d0000 	andeq	r0, sp, #0, 0
 3a4:	56020000 	strpl	r0, [r2], -r0
 3a8:	Address 0x00000000000003a8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_get_pud+0x2bff7c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03003405 	movweq	r3, #1029	; 0x405
  34:	3b0b3a0e 	blcc	2ce874 <gpio_get_pud+0x2ce744>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  44:	0b3a0e03 	bleq	e83858 <gpio_get_pud+0xe83728>
  48:	0b390b3b 	bleq	e42d3c <gpio_get_pud+0xe42c0c>
  4c:	13491927 	movtne	r1, #39207	; 0x9927
  50:	06120111 			; <UNDEFINED> instruction: 0x06120111
  54:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  58:	00130119 	andseq	r0, r3, r9, lsl r1
  5c:	00050700 	andeq	r0, r5, r0, lsl #14
  60:	0b3a0803 	bleq	e82074 <gpio_get_pud+0xe81f44>
  64:	0b390b3b 	bleq	e42d58 <gpio_get_pud+0xe42c28>
  68:	17021349 	strne	r1, [r2, -r9, asr #6]
  6c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  70:	82890800 	addhi	r0, r9, #0, 16
  74:	01110101 	tsteq	r1, r1, lsl #2
  78:	00001331 	andeq	r1, r0, r1, lsr r3
  7c:	01828a09 	orreq	r8, r2, r9, lsl #20
  80:	91180200 	tstls	r8, r0, lsl #4
  84:	00001842 	andeq	r1, r0, r2, asr #16
  88:	3f012e0a 	svccc	0x00012e0a
  8c:	3a0e0319 	bcc	380cf8 <gpio_get_pud+0x380bc8>
  90:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  94:	1119270b 	tstne	r9, fp, lsl #14
  98:	40061201 	andmi	r1, r6, r1, lsl #4
  9c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  a0:	00001301 	andeq	r1, r0, r1, lsl #6
  a4:	0300340b 	movweq	r3, #1035	; 0x40b
  a8:	3413490e 	ldrcc	r4, [r3], #-2318	; 0xfffff6f2
  ac:	00180219 	andseq	r0, r8, r9, lsl r2
  b0:	82890c00 	addhi	r0, r9, #0, 24
  b4:	01110001 	tsteq	r1, r1
  b8:	00001331 	andeq	r1, r0, r1, lsr r3
  bc:	0182890d 	orreq	r8, r2, sp, lsl #18
  c0:	31011101 	tstcc	r1, r1, lsl #2
  c4:	00130113 	andseq	r0, r3, r3, lsl r1
  c8:	01010e00 	tsteq	r1, r0, lsl #28
  cc:	13011349 	movwne	r1, #4937	; 0x1349
  d0:	210f0000 	mrscs	r0, CPSR
  d4:	2f134900 	svccs	0x00134900
  d8:	1000000b 	andne	r0, r0, fp
  dc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  e0:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
  e4:	0b3a0e03 	bleq	e838f8 <gpio_get_pud+0xe837c8>
  e8:	0b390b3b 	bleq	e42ddc <gpio_get_pud+0xe42cac>
  ec:	Address 0x00000000000000ec is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000130 	andeq	r0, r0, r0, lsr r1
   8:	00000138 	andeq	r0, r0, r8, lsr r1
   c:	38500001 	ldmdacc	r0, {r0}^
  10:	48000001 	stmdami	r0, {r0}
  14:	04000001 	streq	r0, [r0], #-1
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00012000 	andeq	r2, r1, r0
  2c:	00012b00 	andeq	r2, r1, r0, lsl #22
  30:	50000100 	andpl	r0, r0, r0, lsl #2
  34:	0000012b 	andeq	r0, r0, fp, lsr #2
  38:	00000130 	andeq	r0, r0, r0, lsr r1
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	01100000 	tsteq	r0, r0
  50:	011b0000 	tsteq	fp, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00011b50 	andeq	r1, r1, r0, asr fp
  5c:	00012000 	andeq	r2, r1, r0
  60:	f3000400 	vshl.u8	d0, d0, d0
  64:	009f5001 	addseq	r5, pc, r1
	...
  74:	0b000001 	bleq	80 <.debug_loc+0x80>
  78:	01000001 	tsteq	r0, r1
  7c:	010b5000 	mrseq	r5, (UNDEF: 11)
  80:	01100000 	tsteq	r0, r0
  84:	00040000 	andeq	r0, r4, r0
  88:	9f5001f3 	svcls	0x005001f3
	...
  a8:	00000028 	andeq	r0, r0, r8, lsr #32
  ac:	28500001 	ldmdacs	r0, {r0}^
  b0:	30000000 	andcc	r0, r0, r0
  b4:	01000000 	mrseq	r0, (UNDEF: 0)
  b8:	00305500 	eorseq	r5, r0, r0, lsl #10
  bc:	00330000 	eorseq	r0, r3, r0
  c0:	00010000 	andeq	r0, r1, r0
  c4:	00003350 	andeq	r3, r0, r0, asr r3
  c8:	00005400 	andeq	r5, r0, r0, lsl #8
  cc:	f3000400 	vshl.u8	d0, d0, d0
  d0:	549f5001 	ldrpl	r5, [pc], #1	; d8 <.debug_loc+0xd8>
  d4:	57000000 	strpl	r0, [r0, -r0]
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	00575000 	subseq	r5, r7, r0
  e0:	00780000 	rsbseq	r0, r8, r0
  e4:	00010000 	andeq	r0, r1, r0
  e8:	00007855 	andeq	r7, r0, r5, asr r8
  ec:	00007b00 	andeq	r7, r0, r0, lsl #22
  f0:	50000100 	andpl	r0, r0, r0, lsl #2
  f4:	0000007b 	andeq	r0, r0, fp, ror r0
  f8:	00000100 	andeq	r0, r0, r0, lsl #2
  fc:	00550001 	subseq	r0, r5, r1
	...
 11c:	00002800 	andeq	r2, r0, r0, lsl #16
 120:	51000100 	mrspl	r0, (UNDEF: 16)
 124:	00000028 	andeq	r0, r0, r8, lsr #32
 128:	00000030 	andeq	r0, r0, r0, lsr r0
 12c:	01f30004 	mvnseq	r0, r4
 130:	00309f51 	eorseq	r9, r0, r1, asr pc
 134:	00330000 	eorseq	r0, r3, r0
 138:	00010000 	andeq	r0, r1, r0
 13c:	00003351 	andeq	r3, r0, r1, asr r3
 140:	00005400 	andeq	r5, r0, r0, lsl #8
 144:	f3000400 	vshl.u8	d0, d0, d0
 148:	549f5101 	ldrpl	r5, [pc], #257	; 150 <.debug_loc+0x150>
 14c:	57000000 	strpl	r0, [r0, -r0]
 150:	01000000 	mrseq	r0, (UNDEF: 0)
 154:	00575100 	subseq	r5, r7, r0, lsl #2
 158:	00780000 	rsbseq	r0, r8, r0
 15c:	00010000 	andeq	r0, r1, r0
 160:	00007854 	andeq	r7, r0, r4, asr r8
 164:	00007b00 	andeq	r7, r0, r0, lsl #22
 168:	51000100 	mrspl	r0, (UNDEF: 16)
 16c:	0000007b 	andeq	r0, r0, fp, ror r0
 170:	00000098 	muleq	r0, r8, r0
 174:	98540001 	ldmdals	r4, {r0}^
 178:	00000000 	andeq	r0, r0, r0
 17c:	04000001 	streq	r0, [r0], #-1
 180:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 184:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 188:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000148 	andeq	r0, r0, r8, asr #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   4:	005a0003 	subseq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  34:	32322d78 	eorscc	r2, r2, #120, 26	; 0x1e00
  38:	2f727073 	svccs	0x00727073
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	6f697067 	svcvs	0x00697067
  50:	6475702d 	ldrbtvs	r7, [r5], #-45	; 0xffffffd3
  54:	0000632e 	andeq	r6, r0, lr, lsr #6
  58:	70720000 	rsbsvc	r0, r2, r0
  5c:	00682e69 	rsbeq	r2, r8, r9, ror #28
  60:	00000001 	andeq	r0, r0, r1
  64:	05002f05 	streq	r2, [r0, #-3845]	; 0xfffff0fb
  68:	00000002 	andeq	r0, r0, r2
  6c:	01100300 	tsteq	r0, r0, lsl #6
  70:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  74:	00014b06 	andeq	r4, r1, r6, lsl #22
  78:	82020402 	andhi	r0, r2, #33554432	; 0x2000000
  7c:	02040200 	andeq	r0, r4, #0, 4
  80:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
  84:	144a0102 	strbne	r0, [sl], #-258	; 0xfffffefe
  88:	06070514 			; <UNDEFINED> instruction: 0x06070514
  8c:	03010501 	movweq	r0, #5377	; 0x1501
  90:	05054a1b 	streq	r4, [r5, #-2587]	; 0xfffff5e5
  94:	01040200 	mrseq	r0, R12_usr
  98:	4a600306 	bmi	1800cb8 <gpio_get_pud+0x1800b88>
  9c:	01040200 	mrseq	r0, R12_usr
  a0:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
  a4:	0200d601 	andeq	sp, r0, #1048576	; 0x100000
  a8:	002f0104 	eoreq	r0, pc, r4, lsl #2
  ac:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  b0:	01040200 	mrseq	r0, R12_usr
  b4:	843135d6 	ldrthi	r3, [r1], #-1494	; 0xfffffa2a
  b8:	062e064e 	strteq	r0, [lr], -lr, asr #12
  bc:	4e674e84 	cdpmi	14, 6, cr4, cr7, cr4, {4}
  c0:	24054c67 	strcs	r4, [r5], #-3175	; 0xfffff399
  c4:	01063f08 	tsteq	r6, r8, lsl #30
  c8:	2e062605 	cfmadd32cs	mvax0, mvfx2, mvfx6, mvfx5
  cc:	4a063f05 	bmi	18fce8 <gpio_get_pud+0x18fbb8>
  d0:	2f062605 	svccs	0x00062605
  d4:	28050106 	stmdacs	r5, {r1, r2, r8}
  d8:	41052e06 	tstmi	r5, r6, lsl #28
  dc:	21054a06 	tstcs	r5, r6, lsl #20
  e0:	01062f06 	tsteq	r6, r6, lsl #30
  e4:	2e062305 	cdpcs	3, 0, cr2, cr6, cr5, {0}
  e8:	4a063c05 	bmi	18f104 <gpio_get_pud+0x18efd4>
  ec:	30062005 	andcc	r2, r6, r5
  f0:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  f4:	0d052f06 	stceq	15, cr2, [r5, #-24]	; 0xffffffe8
  f8:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
  fc:	06022f01 	streq	r2, [r2], -r1, lsl #30
 100:	Address 0x0000000000000100 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f766564 	svcpl	0x00766564
   4:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
   8:	00726569 	rsbseq	r6, r2, r9, ror #10
   c:	6f697067 	svcvs	0x00697067
  10:	6475705f 	ldrbtvs	r7, [r5], #-95	; 0xffffffa1
  14:	66666f5f 	uqsaxvs	r6, r6, pc	; <UNPREDICTABLE>
  18:	54454700 	strbpl	r4, [r5], #-1792	; 0xfffff900
  1c:	75003233 	strvc	r3, [r0, #-563]	; 0xfffffdcd
  20:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  24:	2064656e 	rsbcs	r6, r4, lr, ror #10
  28:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  2c:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  30:	6c635f6f 	stclvs	15, cr5, [r3], #-444	; 0xfffffe44
  34:	6c00306b 	stcvs	0, cr3, [r0], {107}	; 0x6b
  38:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  3c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  40:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  44:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  48:	6f687300 	svcvs	0x00687300
  4c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  50:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  54:	2064656e 	rsbcs	r6, r4, lr, ror #10
  58:	00746e69 	rsbseq	r6, r4, r9, ror #28
  5c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffffa8 <gpio_get_pud+0xfffffe78>
  60:	6e652f65 	cdpvs	15, 6, cr2, cr5, cr5, {3}
  64:	72656c67 	rsbvc	r6, r5, #26368	; 0x6700
  68:	616c632f 	cmnvs	ip, pc, lsr #6
  6c:	632f7373 			; <UNDEFINED> instruction: 0x632f7373
  70:	30343273 	eorscc	r3, r4, r3, ror r2
  74:	322d786c 	eorcc	r7, sp, #108, 16	; 0x6c0000
  78:	72707332 	rsbsvc	r7, r0, #-939524096	; 0xc8000000
  7c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  80:	732f6970 			; <UNDEFINED> instruction: 0x732f6970
  84:	66666174 			; <UNDEFINED> instruction: 0x66666174
  88:	6972702d 	ldmdbvs	r2!, {r0, r2, r3, r5, ip, sp, lr}^
  8c:	65746176 	ldrbvs	r6, [r4, #-374]!	; 0xfffffe8a
  90:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  94:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
  98:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
  9c:	6f646c6c 	svcvs	0x00646c6c
  a0:	73006e77 	movwvc	r6, #3703	; 0xe77
  a4:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  a8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  ac:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  b0:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  b4:	5f4e4f49 	svcpl	0x004e4f49
  b8:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  bc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  c0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  c4:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  c8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  cc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  d0:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  d4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  d8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  dc:	70670074 	rsbvc	r0, r7, r4, ror r0
  e0:	702d6f69 	eorvc	r6, sp, r9, ror #30
  e4:	632e6475 			; <UNDEFINED> instruction: 0x632e6475
  e8:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  ec:	65675f6f 	strbvs	r5, [r7, #-3951]!	; 0xfffff091
  f0:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
  f4:	70670064 	rsbvc	r0, r7, r4, rrx
  f8:	735f6f69 	cmpvc	pc, #420	; 0x1a4
  fc:	705f7465 	subsvc	r7, pc, r5, ror #8
 100:	67006475 	smlsdxvs	r0, r5, r4, r6
 104:	5f6f6970 	svcpl	0x006f6970
 108:	00647570 	rsbeq	r7, r4, r0, ror r5
 10c:	6f697067 	svcvs	0x00697067
 110:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 114:	6c75705f 	ldclvs	0, cr7, [r5], #-380	; 0xfffffe84
 118:	0070756c 	rsbseq	r7, r0, ip, ror #10
 11c:	61656c63 	cmnvs	r5, r3, ror #24
 120:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
 124:	746f6f62 	strbtvc	r6, [pc], #-3938	; 12c <.debug_str+0x12c>
 128:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 12c:	6f6c2067 	svcvs	0x006c2067
 130:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 134:	6300746e 	movwvs	r7, #1134	; 0x46e
 138:	00726168 	rsbseq	r6, r2, r8, ror #2
 13c:	20554e47 	subscs	r4, r5, r7, asr #28
 140:	20393943 	eorscs	r3, r9, r3, asr #18
 144:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
 148:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 14c:	30313230 	eorscc	r3, r1, r0, lsr r2
 150:	20343238 	eorscs	r3, r4, r8, lsr r2
 154:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 158:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 15c:	6d2d2029 	stcvs	0, cr2, [sp, #-164]!	; 0xffffff5c
 160:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 164:	316d7261 	cmncc	sp, r1, ror #4
 168:	6a363731 	bvs	d8de34 <gpio_get_pud+0xd8dd04>
 16c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 170:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 174:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 178:	316d7261 	cmncc	sp, r1, ror #4
 17c:	6a363731 	bvs	d8de48 <gpio_get_pud+0xd8dd18>
 180:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 184:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 188:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 18c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 190:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
 194:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
 198:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
 19c:	20706676 	rsbscs	r6, r0, r6, ror r6
 1a0:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1a4:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 1a8:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1ac:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1b0:	7a6b3676 	bvc	1acdb90 <gpio_get_pud+0x1acda60>
 1b4:	2070662b 	rsbscs	r6, r0, fp, lsr #12
 1b8:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 1bc:	4f2d2062 	svcmi	0x002d2062
 1c0:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 1c4:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 1c8:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 1cc:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 1d0:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 1d4:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1d8:	00676e69 	rsbeq	r6, r7, r9, ror #28
 1dc:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 1e0:	50006b74 	andpl	r6, r0, r4, ror fp
 1e4:	32335455 	eorscc	r5, r3, #1426063360	; 0x55000000
 1e8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1ec:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1f0:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 1f4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1f8:	61686320 	cmnvs	r8, r0, lsr #6
 1fc:	70720072 	rsbsvc	r0, r2, r2, ror r0
 200:	65725f69 	ldrbvs	r5, [r2, #-3945]!	; 0xfffff097
 204:	5f746573 	svcpl	0x00746573
 208:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 20c:	6c656400 	cfstrdvs	mvd6, [r5], #-0
 210:	755f7961 	ldrbvc	r7, [pc, #-2401]	; fffff8b7 <gpio_get_pud+0xfffff787>
 214:	Address 0x0000000000000214 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <gpio_get_pud+0xfffffda0>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  1c:	00000100 	andeq	r0, r0, r0, lsl #2
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	42018e02 	andmi	r8, r1, #2, 28
  2c:	0a52180e 	beq	148606c <gpio_get_pud+0x1485f3c>
  30:	0b42100e 	bleq	1084070 <gpio_get_pud+0x1083f40>
  34:	00000014 	andeq	r0, r0, r4, lsl r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000100 	andeq	r0, r0, r0, lsl #2
  40:	00000010 	andeq	r0, r0, r0, lsl r0
  44:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  48:	00018e02 	andeq	r8, r1, r2, lsl #28
  4c:	00000014 	andeq	r0, r0, r4, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000110 	andeq	r0, r0, r0, lsl r1
  58:	00000010 	andeq	r0, r0, r0, lsl r0
  5c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  60:	00018e02 	andeq	r8, r1, r2, lsl #28
  64:	00000014 	andeq	r0, r0, r4, lsl r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000120 	andeq	r0, r0, r0, lsr #2
  70:	00000010 	andeq	r0, r0, r0, lsl r0
  74:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  78:	00018e02 	andeq	r8, r1, r2, lsl #28
  7c:	00000014 	andeq	r0, r0, r4, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000130 	andeq	r0, r0, r0, lsr r1
  88:	00000018 	andeq	r0, r0, r8, lsl r0
  8c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  90:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_get_pud+0x12cd6fc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <gpio_get_pud+0x422f4>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


gpio-int.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <or32>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	ebfffffe 	bl	0 <get32>
  10:	e1801005 	orr	r1, r0, r5
  14:	e1a00004 	mov	r0, r4
  18:	ebfffffe 	bl	0 <put32>
  1c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000020 <OR32>:
  20:	e92d4010 	push	{r4, lr}
  24:	ebfffff5 	bl	0 <or32>
  28:	e8bd8010 	pop	{r4, pc}

0000002c <gpio_int_set>:
  2c:	e351001f 	cmp	r1, #31, 0
  30:	812fff1e 	bxhi	lr
  34:	e92d4070 	push	{r4, r5, r6, lr}
  38:	e1a05000 	mov	r5, r0
  3c:	e1a04001 	mov	r4, r1
  40:	ebfffffe 	bl	0 <dev_barrier>
  44:	e3a01001 	mov	r1, #1, 0
  48:	e1a01411 	lsl	r1, r1, r4
  4c:	e1a00005 	mov	r0, r5
  50:	ebfffff2 	bl	20 <OR32>
  54:	ebfffffe 	bl	0 <dev_barrier>
  58:	e3a01802 	mov	r1, #131072	; 0x20000
  5c:	e59f0008 	ldr	r0, [pc, #8]	; 6c <gpio_int_set+0x40>
  60:	ebffffee 	bl	20 <OR32>
  64:	ebfffffe 	bl	0 <dev_barrier>
  68:	e8bd8070 	pop	{r4, r5, r6, pc}
  6c:	2000b214 	andcs	fp, r0, r4, lsl r2

00000070 <is_gpio_int>:
  70:	e92d4010 	push	{r4, lr}
  74:	e24dd008 	sub	sp, sp, #8, 0
  78:	e2403031 	sub	r3, r0, #49, 0	; 0x31
  7c:	e3530003 	cmp	r3, #3, 0
  80:	8a000007 	bhi	a4 <is_gpio_int+0x34>
  84:	e1a04000 	mov	r4, r0
  88:	e59f0034 	ldr	r0, [pc, #52]	; c4 <is_gpio_int+0x54>
  8c:	ebfffffe 	bl	0 <GET32>
  90:	e204401f 	and	r4, r4, #31, 0
  94:	e1a00430 	lsr	r0, r0, r4
  98:	e2000001 	and	r0, r0, #1, 0
  9c:	e28dd008 	add	sp, sp, #8, 0
  a0:	e8bd8010 	pop	{r4, pc}
  a4:	e59f301c 	ldr	r3, [pc, #28]	; c8 <is_gpio_int+0x58>
  a8:	e58d3000 	str	r3, [sp]
  ac:	e3a03039 	mov	r3, #57, 0	; 0x39
  b0:	e59f2014 	ldr	r2, [pc, #20]	; cc <is_gpio_int+0x5c>
  b4:	e59f1014 	ldr	r1, [pc, #20]	; d0 <is_gpio_int+0x60>
  b8:	e59f0014 	ldr	r0, [pc, #20]	; d4 <is_gpio_int+0x64>
  bc:	ebfffffe 	bl	0 <printk>
  c0:	ebfffffe 	bl	0 <clean_reboot>
  c4:	2000b208 	andcs	fp, r0, r8, lsl #4
  c8:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  d4:	0000000c 	andeq	r0, r0, ip

000000d8 <gpio_int_rising_edge>:
  d8:	e350001f 	cmp	r0, #31, 0
  dc:	812fff1e 	bxhi	lr
  e0:	e92d4010 	push	{r4, lr}
  e4:	e1a01000 	mov	r1, r0
  e8:	e59f0004 	ldr	r0, [pc, #4]	; f4 <gpio_int_rising_edge+0x1c>
  ec:	ebfffffe 	bl	2c <gpio_int_set>
  f0:	e8bd8010 	pop	{r4, pc}
  f4:	2020004c 	eorcs	r0, r0, ip, asr #32

000000f8 <gpio_int_falling_edge>:
  f8:	e350001f 	cmp	r0, #31, 0
  fc:	812fff1e 	bxhi	lr
 100:	e92d4010 	push	{r4, lr}
 104:	e1a01000 	mov	r1, r0
 108:	e59f0004 	ldr	r0, [pc, #4]	; 114 <gpio_int_falling_edge+0x1c>
 10c:	ebfffffe 	bl	2c <gpio_int_set>
 110:	e8bd8010 	pop	{r4, pc}
 114:	20200058 	eorcs	r0, r0, r8, asr r0

00000118 <gpio_int_async_falling_edge>:
 118:	e350001f 	cmp	r0, #31, 0
 11c:	812fff1e 	bxhi	lr
 120:	e92d4010 	push	{r4, lr}
 124:	e1a01000 	mov	r1, r0
 128:	e59f0004 	ldr	r0, [pc, #4]	; 134 <gpio_int_async_falling_edge+0x1c>
 12c:	ebfffffe 	bl	2c <gpio_int_set>
 130:	e8bd8010 	pop	{r4, pc}
 134:	2020008c 	eorcs	r0, r0, ip, lsl #1

00000138 <gpio_int_async_rising_edge>:
 138:	e350001f 	cmp	r0, #31, 0
 13c:	812fff1e 	bxhi	lr
 140:	e92d4010 	push	{r4, lr}
 144:	e1a01000 	mov	r1, r0
 148:	e59f0004 	ldr	r0, [pc, #4]	; 154 <gpio_int_async_rising_edge+0x1c>
 14c:	ebfffffe 	bl	2c <gpio_int_set>
 150:	e8bd8010 	pop	{r4, pc}
 154:	2020007c 	eorcs	r0, r0, ip, ror r0

00000158 <gpio_enable_hi_int>:
 158:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 15c:	e24dd00c 	sub	sp, sp, #12, 0
 160:	e1a01000 	mov	r1, r0
 164:	e2403001 	sub	r3, r0, #1, 0
 168:	e353001e 	cmp	r3, #30, 0
 16c:	8a000003 	bhi	180 <gpio_enable_hi_int+0x28>
 170:	e59f0024 	ldr	r0, [pc, #36]	; 19c <gpio_enable_hi_int+0x44>
 174:	ebfffffe 	bl	2c <gpio_int_set>
 178:	e28dd00c 	add	sp, sp, #12, 0
 17c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 180:	e58d0000 	str	r0, [sp]
 184:	e3a03066 	mov	r3, #102, 0	; 0x66
 188:	e59f2010 	ldr	r2, [pc, #16]	; 1a0 <gpio_enable_hi_int+0x48>
 18c:	e59f1010 	ldr	r1, [pc, #16]	; 1a4 <gpio_enable_hi_int+0x4c>
 190:	e59f0010 	ldr	r0, [pc, #16]	; 1a8 <gpio_enable_hi_int+0x50>
 194:	ebfffffe 	bl	0 <printk>
 198:	ebfffffe 	bl	0 <clean_reboot>
 19c:	20200064 	eorcs	r0, r0, r4, rrx
 1a0:	0000000c 	andeq	r0, r0, ip
 1a4:	00000000 	andeq	r0, r0, r0
 1a8:	00000050 	andeq	r0, r0, r0, asr r0

000001ac <gpio_enable_lo_int>:
 1ac:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 1b0:	e24dd00c 	sub	sp, sp, #12, 0
 1b4:	e1a01000 	mov	r1, r0
 1b8:	e2403001 	sub	r3, r0, #1, 0
 1bc:	e353001e 	cmp	r3, #30, 0
 1c0:	8a000003 	bhi	1d4 <gpio_enable_lo_int+0x28>
 1c4:	e59f0024 	ldr	r0, [pc, #36]	; 1f0 <gpio_enable_lo_int+0x44>
 1c8:	ebfffffe 	bl	2c <gpio_int_set>
 1cc:	e28dd00c 	add	sp, sp, #12, 0
 1d0:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 1d4:	e58d0000 	str	r0, [sp]
 1d8:	e3a0306c 	mov	r3, #108, 0	; 0x6c
 1dc:	e59f2010 	ldr	r2, [pc, #16]	; 1f4 <gpio_enable_lo_int+0x48>
 1e0:	e59f1010 	ldr	r1, [pc, #16]	; 1f8 <gpio_enable_lo_int+0x4c>
 1e4:	e59f0010 	ldr	r0, [pc, #16]	; 1fc <gpio_enable_lo_int+0x50>
 1e8:	ebfffffe 	bl	0 <printk>
 1ec:	ebfffffe 	bl	0 <clean_reboot>
 1f0:	20200070 	eorcs	r0, r0, r0, ror r0
 1f4:	00000020 	andeq	r0, r0, r0, lsr #32
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	00000050 	andeq	r0, r0, r0, asr r0

00000200 <gpio_event_detected>:
 200:	e350001f 	cmp	r0, #31, 0
 204:	9a000001 	bls	210 <gpio_event_detected+0x10>
 208:	e3a00000 	mov	r0, #0, 0
 20c:	e12fff1e 	bx	lr
 210:	e92d4010 	push	{r4, lr}
 214:	e1a04000 	mov	r4, r0
 218:	ebfffffe 	bl	0 <dev_barrier>
 21c:	e59f0014 	ldr	r0, [pc, #20]	; 238 <gpio_event_detected+0x38>
 220:	ebfffffe 	bl	0 <GET32>
 224:	e1a00430 	lsr	r0, r0, r4
 228:	e2004001 	and	r4, r0, #1, 0
 22c:	ebfffffe 	bl	0 <dev_barrier>
 230:	e1a00004 	mov	r0, r4
 234:	e8bd8010 	pop	{r4, pc}
 238:	20200040 	eorcs	r0, r0, r0, asr #32

0000023c <gpio_event_clear>:
 23c:	e350001f 	cmp	r0, #31, 0
 240:	812fff1e 	bxhi	lr
 244:	e92d4010 	push	{r4, lr}
 248:	e1a04000 	mov	r4, r0
 24c:	ebfffffe 	bl	0 <dev_barrier>
 250:	e3a01001 	mov	r1, #1, 0
 254:	e1a01411 	lsl	r1, r1, r4
 258:	e59f0008 	ldr	r0, [pc, #8]	; 268 <gpio_event_clear+0x2c>
 25c:	ebfffffe 	bl	0 <PUT32>
 260:	ebfffffe 	bl	0 <dev_barrier>
 264:	e8bd8010 	pop	{r4, pc}
 268:	20200040 	eorcs	r0, r0, r0, asr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  10:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  14:	3a73253a 	bcc	1cc9504 <gpio_event_clear+0x1cc92c8>
  18:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  1c:	00000a73 	andeq	r0, r0, r3, ror sl
  20:	6f697067 	svcvs	0x00697067
  24:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
  28:	203d3e20 	eorscs	r3, sp, r0, lsr #28
  2c:	4f495047 	svcmi	0x00495047
  30:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  34:	26262030 			; <UNDEFINED> instruction: 0x26262030
  38:	69706720 	ldmdbvs	r0!, {r5, r8, r9, sl, sp, lr}^
  3c:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
  40:	3d3c2074 	ldccc	0, cr2, [ip, #-464]!	; 0xfffffe30
  44:	49504720 	ldmdbmi	r0, {r5, r8, r9, sl, lr}^
  48:	4e495f4f 	cdpmi	15, 4, cr5, cr9, cr15, {2}
  4c:	00003354 	andeq	r3, r0, r4, asr r3
  50:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  54:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  58:	3a73253a 	bcc	1cc9548 <gpio_event_clear+0x1cc930c>
  5c:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  60:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
  64:	70206469 	eorvc	r6, r0, r9, ror #8
  68:	203a6e69 	eorscs	r6, sl, r9, ror #28
  6c:	0a0a6425 	beq	299108 <gpio_event_clear+0x298ecc>
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.2>:
   0:	675f7369 	ldrbvs	r7, [pc, -r9, ror #6]
   4:	5f6f6970 	svcpl	0x006f6970
   8:	00746e69 	rsbseq	r6, r4, r9, ror #28

0000000c <__FUNCTION__.1>:
   c:	6f697067 	svcvs	0x00697067
  10:	616e655f 	cmnvs	lr, pc, asr r5
  14:	5f656c62 	svcpl	0x00656c62
  18:	695f6968 	ldmdbvs	pc, {r3, r5, r6, r8, fp, sp, lr}^	; <UNPREDICTABLE>
  1c:	0000746e 	andeq	r7, r0, lr, ror #8

00000020 <__FUNCTION__.0>:
  20:	6f697067 	svcvs	0x00697067
  24:	616e655f 	cmnvs	lr, pc, asr r5
  28:	5f656c62 	svcpl	0x00656c62
  2c:	695f6f6c 	ldmdbvs	pc, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000070d 	andeq	r0, r0, sp, lsl #14
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000033b 	andeq	r0, r0, fp, lsr r3
  10:	0002510c 	andeq	r5, r2, ip, lsl #2
  14:	00021500 	andeq	r1, r2, r0, lsl #10
  18:	00000000 	andeq	r0, r0, r0
  1c:	00026c00 	andeq	r6, r2, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	c2070403 	andgt	r0, r7, #50331648	; 0x3000000
  30:	03000001 	movweq	r0, #1
  34:	018e0601 	orreq	r0, lr, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00007205 	andeq	r7, r0, r5, lsl #4
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000d3 	ldrdeq	r0, [r0], -r3
  48:	c5050803 	strgt	r0, [r5, #-2051]	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	01510801 	cmpeq	r1, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	0001d907 	andeq	sp, r1, r7, lsl #18
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	000002a4 	andeq	r0, r0, r4, lsr #5
  64:	ab070803 	blge	1c2014 <gpio_event_clear+0x1c1dd8>
  68:	03000001 	movweq	r0, #1
  6c:	02100801 	andseq	r0, r0, #65536	; 0x10000
  70:	6b040000 	blvs	100078 <gpio_event_clear+0xffe3c>
  74:	05000000 	streq	r0, [r0, #-0]
  78:	004f0107 	subeq	r0, pc, r7, lsl #2
  7c:	43020000 	movwmi	r0, #8192	; 0x2000
  80:	00009e06 	andeq	r9, r0, r6, lsl #28
  84:	00200600 	eoreq	r0, r0, r0, lsl #12
  88:	06310000 	ldrteq	r0, [r1], -r0
  8c:	0000002a 	andeq	r0, r0, sl, lsr #32
  90:	00340632 	eorseq	r0, r4, r2, lsr r6
  94:	06330000 	ldrteq	r0, [r3], -r0
  98:	0000003e 	andeq	r0, r0, lr, lsr r0
  9c:	07050034 	smladxeq	r5, r4, r0, r0
  a0:	00002c04 	andeq	r2, r0, r4, lsl #24
  a4:	06140300 	ldreq	r0, [r4], -r0, lsl #6
  a8:	00000110 	andeq	r0, r0, r0, lsl r1
  ac:	00000007 	andeq	r0, r0, r7
  b0:	00b20000 	adcseq	r0, r2, r0
  b4:	03290720 			; <UNDEFINED> instruction: 0x03290720
  b8:	b2000000 	andlt	r0, r0, #0, 0
  bc:	1b072000 	blne	1c8008 <gpio_event_clear+0x1c7dcc>
  c0:	04000003 	streq	r0, [r0], #-3
  c4:	072000b2 			; <UNDEFINED> instruction: 0x072000b2
  c8:	000001ec 	andeq	r0, r0, ip, ror #3
  cc:	2000b208 	andcs	fp, r0, r8, lsl #4
  d0:	00008a07 	andeq	r8, r0, r7, lsl #20
  d4:	00b20c00 	adcseq	r0, r2, r0, lsl #24
  d8:	01300720 	teqeq	r0, r0, lsr #14
  dc:	b2100000 	andslt	r0, r0, #0, 0
  e0:	3e072000 	cdpcc	0, 0, cr2, cr7, cr0, {0}
  e4:	14000001 	strne	r0, [r0], #-1
  e8:	072000b2 			; <UNDEFINED> instruction: 0x072000b2
  ec:	000002c8 	andeq	r0, r0, r8, asr #5
  f0:	2000b218 	andcs	fp, r0, r8, lsl r2
  f4:	00029507 	andeq	r9, r2, r7, lsl #10
  f8:	00b21c00 	adcseq	r1, r2, r0, lsl #24
  fc:	00630720 	rsbeq	r0, r3, r0, lsr #14
 100:	b2200000 	eorlt	r0, r0, #0, 0
 104:	5f072000 	svcpl	0x00072000
 108:	24000001 	strcs	r0, [r0], #-1
 10c:	002000b2 	strhteq	r0, [r0], -r2
 110:	2c040705 	stccs	7, cr0, [r4], {5}
 114:	01000000 	mrseq	r0, (UNDEF: 0)
 118:	01670605 	cmneq	r7, r5, lsl #12
 11c:	cf070000 	svcgt	0x00070000
 120:	00000001 	andeq	r0, r0, r1
 124:	07202000 	streq	r2, [r0, -r0]!
 128:	000003db 	ldrdeq	r0, [r0], -fp
 12c:	20200040 	eorcs	r0, r0, r0, asr #32
 130:	00011f07 	andeq	r1, r1, r7, lsl #30
 134:	20004c00 	andcs	r4, r0, r0, lsl #24
 138:	02b60720 	adcseq	r0, r6, #32, 14	; 0x800000
 13c:	00580000 	subseq	r0, r8, r0
 140:	9a072020 	bls	1c8088 <gpio_event_clear+0x1c7e4c>
 144:	64000001 	strvs	r0, [r0], #-1
 148:	07202000 	streq	r2, [r0, -r0]!
 14c:	000000a2 	andeq	r0, r0, r2, lsr #1
 150:	20200070 	eorcs	r0, r0, r0, ror r0
 154:	0000ee07 	andeq	lr, r0, r7, lsl #28
 158:	20007c00 	andcs	r7, r0, r0, lsl #24
 15c:	02da0720 	sbcseq	r0, sl, #32, 14	; 0x800000
 160:	008c0000 	addeq	r0, ip, r0
 164:	08002020 	stmdaeq	r0, {r5, sp}
 168:	0000026f 	andeq	r0, r0, pc, ror #4
 16c:	3c067e01 	stccc	14, cr7, [r6], {1}
 170:	30000002 	andcc	r0, r0, r2
 174:	01000000 	mrseq	r0, (UNDEF: 0)
 178:	0001c39c 	muleq	r1, ip, r3
 17c:	69700900 	ldmdbvs	r0!, {r8, fp}^
 180:	7e01006e 	cdpvc	0, 0, cr0, cr1, cr14, {3}
 184:	00002c20 	andeq	r2, r0, r0, lsr #24
 188:	00000400 	andeq	r0, r0, r0, lsl #8
 18c:	00000000 	andeq	r0, r0, r0
 190:	02500a00 	subseq	r0, r0, #0, 20
 194:	06bc0000 	ldrteq	r0, [ip], r0
 198:	600b0000 	andvs	r0, fp, r0
 19c:	c8000002 	stmdagt	r0, {r1}
 1a0:	b9000006 	stmdblt	r0, {r1, r2}
 1a4:	0c000001 	stceq	0, cr0, [r0], {1}
 1a8:	0c055001 	stceq	0, cr5, [r5], {1}
 1ac:	20200040 	eorcs	r0, r0, r0, asr #32
 1b0:	0451010c 	ldrbeq	r0, [r1], #-268	; 0xfffffef4
 1b4:	24007431 	strcs	r7, [r0], #-1073	; 0xfffffbcf
 1b8:	02640a00 	rsbeq	r0, r4, #0, 20
 1bc:	06bc0000 	ldrteq	r0, [ip], r0
 1c0:	0d000000 	stceq	0, cr0, [r0, #-0]
 1c4:	000002fb 	strdeq	r0, [r0], -fp
 1c8:	25057401 	strcs	r7, [r5, #-1025]	; 0xfffffbff
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	3c000002 	stccc	0, cr0, [r0], {2}
 1d4:	01000000 	mrseq	r0, (UNDEF: 0)
 1d8:	00022d9c 	muleq	r2, ip, sp
 1dc:	69700900 	ldmdbvs	r0!, {r8, fp}^
 1e0:	7401006e 	strvc	r0, [r1], #-110	; 0xffffff92
 1e4:	00002c22 	andeq	r2, r0, r2, lsr #24
 1e8:	00002c00 	andeq	r2, r0, r0, lsl #24
 1ec:	00002200 	andeq	r2, r0, r0, lsl #4
 1f0:	00720e00 	rsbseq	r0, r2, r0, lsl #28
 1f4:	2c0e7801 	stccs	8, cr7, [lr], {1}
 1f8:	73000000 	movwvc	r0, #0
 1fc:	71000000 	mrsvc	r0, (UNDEF: 0)
 200:	0a000000 	beq	208 <.debug_info+0x208>
 204:	0000021c 	andeq	r0, r0, ip, lsl r2
 208:	000006bc 			; <UNDEFINED> instruction: 0x000006bc
 20c:	0002240b 	andeq	r2, r2, fp, lsl #8
 210:	0006d400 	andeq	sp, r6, r0, lsl #8
 214:	00022300 	andeq	r2, r2, r0, lsl #6
 218:	50010c00 	andpl	r0, r1, r0, lsl #24
 21c:	00400c05 	subeq	r0, r0, r5, lsl #24
 220:	0a002020 	beq	82a8 <gpio_event_clear+0x806c>
 224:	00000230 	andeq	r0, r0, r0, lsr r2
 228:	000006bc 			; <UNDEFINED> instruction: 0x000006bc
 22c:	00b20800 	adcseq	r0, r2, r0, lsl #16
 230:	6a010000 	bvs	40238 <gpio_event_clear+0x3fffc>
 234:	0001ac06 	andeq	sl, r1, r6, lsl #24
 238:	00005400 	andeq	r5, r0, r0, lsl #8
 23c:	c59c0100 	ldrgt	r0, [ip, #256]	; 0x100
 240:	09000002 	stmdbeq	r0, {r1}
 244:	006e6970 	rsbeq	r6, lr, r0, ror r9
 248:	2c226a01 			; <UNDEFINED> instruction: 0x2c226a01
 24c:	92000000 	andls	r0, r0, #0, 0
 250:	86000000 	strhi	r0, [r0], -r0
 254:	0f000000 	svceq	0x00000000
 258:	000000e1 	andeq	r0, r0, r1, ror #1
 25c:	000002d5 	ldrdeq	r0, [r0], -r5
 260:	00200305 	eoreq	r0, r0, r5, lsl #6
 264:	cc0b0000 	stcgt	0, cr0, [fp], {-0}
 268:	5a000001 	bpl	274 <.debug_info+0x274>
 26c:	84000005 	strhi	r0, [r0], #-5
 270:	0c000002 	stceq	0, cr0, [r0], {2}
 274:	0c055001 	stceq	0, cr5, [r5], {1}
 278:	20200070 	eorcs	r0, r0, r0, ror r0
 27c:	0351010c 	cmpeq	r1, #3
 280:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
 284:	0001ec0b 	andeq	lr, r1, fp, lsl #24
 288:	0006e000 	andeq	lr, r6, r0
 28c:	0002bb00 	andeq	fp, r2, r0, lsl #22
 290:	50010c00 	andpl	r0, r1, r0, lsl #24
 294:	00500305 	subseq	r0, r0, r5, lsl #6
 298:	010c0000 	mrseq	r0, (UNDEF: 12)
 29c:	00030551 	andeq	r0, r3, r1, asr r5
 2a0:	0c000000 	stceq	0, cr0, [r0], {-0}
 2a4:	03055201 	movweq	r5, #20993	; 0x5201
 2a8:	00000020 	andeq	r0, r0, r0, lsr #32
 2ac:	0253010c 	subseq	r0, r3, #3
 2b0:	020c6c08 	andeq	r6, ip, #8, 24	; 0x800
 2b4:	f303007d 	vqadd.u8	q0, <illegal reg q1.5>, <illegal reg q14.5>
 2b8:	0a005001 	beq	142c4 <gpio_event_clear+0x14088>
 2bc:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 2c0:	000006ec 	andeq	r0, r0, ip, ror #13
 2c4:	00721000 	rsbseq	r1, r2, r0
 2c8:	02d50000 	sbcseq	r0, r5, #0, 0
 2cc:	2c110000 	ldccs	0, cr0, [r1], {-0}
 2d0:	12000000 	andne	r0, r0, #0, 0
 2d4:	02c50400 	sbceq	r0, r5, #0, 8
 2d8:	5c080000 	stcpl	0, cr0, [r8], {-0}
 2dc:	01000002 	tsteq	r0, r2
 2e0:	01580664 	cmpeq	r8, r4, ror #12
 2e4:	00540000 	subseq	r0, r4, r0
 2e8:	9c010000 	stcls	0, cr0, [r1], {-0}
 2ec:	00000372 	andeq	r0, r0, r2, ror r3
 2f0:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 2f4:	22640100 	rsbcs	r0, r4, #0
 2f8:	0000002c 	andeq	r0, r0, ip, lsr #32
 2fc:	000000ef 	andeq	r0, r0, pc, ror #1
 300:	000000e3 	andeq	r0, r0, r3, ror #1
 304:	0000e10f 	andeq	lr, r0, pc, lsl #2
 308:	0002d500 	andeq	sp, r2, r0, lsl #10
 30c:	0c030500 	cfstr32eq	mvfx0, [r3], {-0}
 310:	0b000000 	bleq	318 <.debug_info+0x318>
 314:	00000178 	andeq	r0, r0, r8, ror r1
 318:	0000055a 	andeq	r0, r0, sl, asr r5
 31c:	00000331 	andeq	r0, r0, r1, lsr r3
 320:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
 324:	2000640c 	andcs	r6, r0, ip, lsl #8
 328:	51010c20 	tstpl	r1, r0, lsr #24
 32c:	5001f303 	andpl	pc, r1, r3, lsl #6
 330:	01980b00 	orrseq	r0, r8, r0, lsl #22
 334:	06e00000 	strbteq	r0, [r0], r0
 338:	03680000 	cmneq	r8, #0, 0
 33c:	010c0000 	mrseq	r0, (UNDEF: 12)
 340:	50030550 	andpl	r0, r3, r0, asr r5
 344:	0c000000 	stceq	0, cr0, [r0], {-0}
 348:	03055101 	movweq	r5, #20737	; 0x5101
 34c:	00000000 	andeq	r0, r0, r0
 350:	0552010c 	ldrbeq	r0, [r2, #-268]	; 0xfffffef4
 354:	00000c03 	andeq	r0, r0, r3, lsl #24
 358:	53010c00 	movwpl	r0, #7168	; 0x1c00
 35c:	0c660802 	stcleq	8, cr0, [r6], #-8
 360:	03007d02 	movweq	r7, #3330	; 0xd02
 364:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
 368:	00019c0a 	andeq	r9, r1, sl, lsl #24
 36c:	0006ec00 	andeq	lr, r6, r0, lsl #24
 370:	48080000 	stmdami	r8, {}	; <UNPREDICTABLE>
 374:	01000000 	mrseq	r0, (UNDEF: 0)
 378:	0138065c 	teqeq	r8, ip, asr r6
 37c:	00200000 	eoreq	r0, r0, r0
 380:	9c010000 	stcls	0, cr0, [r1], {-0}
 384:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
 388:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 38c:	2a5c0100 	bcs	1700794 <gpio_event_clear+0x1700558>
 390:	0000002c 	andeq	r0, r0, ip, lsr #32
 394:	00000146 	andeq	r0, r0, r6, asr #2
 398:	00000140 	andeq	r0, r0, r0, asr #2
 39c:	00015012 	andeq	r5, r1, r2, lsl r0
 3a0:	00055a00 	andeq	r5, r5, r0, lsl #20
 3a4:	50010c00 	andpl	r0, r1, r0, lsl #24
 3a8:	007c0c05 	rsbseq	r0, ip, r5, lsl #24
 3ac:	010c2020 	tsteq	ip, r0, lsr #32
 3b0:	01f30351 	mvnseq	r0, r1, asr r3
 3b4:	08000050 	stmdaeq	r0, {r4, r6}
 3b8:	00000172 	andeq	r0, r0, r2, ror r1
 3bc:	18065701 	stmdane	r6, {r0, r8, r9, sl, ip, lr}
 3c0:	20000001 	andcs	r0, r0, r1
 3c4:	01000000 	mrseq	r0, (UNDEF: 0)
 3c8:	0003fc9c 	muleq	r3, ip, ip
 3cc:	69700900 	ldmdbvs	r0!, {r8, fp}^
 3d0:	5701006e 	strpl	r0, [r1, -lr, rrx]
 3d4:	00002c2b 	andeq	r2, r0, fp, lsr #24
 3d8:	00017800 	andeq	r7, r1, r0, lsl #16
 3dc:	00017200 	andeq	r7, r1, r0, lsl #4
 3e0:	01301200 	teqeq	r0, r0, lsl #4
 3e4:	055a0000 	ldrbeq	r0, [sl, #-0]
 3e8:	010c0000 	mrseq	r0, (UNDEF: 12)
 3ec:	8c0c0550 	cfstr32hi	mvfx0, [ip], {80}	; 0x50
 3f0:	0c202000 	stceq	0, cr2, [r0], #-0
 3f4:	f3035101 	vrhadd.u8	d5, d3, d1
 3f8:	00005001 	andeq	r5, r0, r1
 3fc:	0001fa08 	andeq	pc, r1, r8, lsl #20
 400:	06500100 	ldrbeq	r0, [r0], -r0, lsl #2
 404:	000000f8 	strdeq	r0, [r0], -r8
 408:	00000020 	andeq	r0, r0, r0, lsr #32
 40c:	04419c01 	strbeq	r9, [r1], #-3073	; 0xfffff3ff
 410:	70090000 	andvc	r0, r9, r0
 414:	01006e69 	tsteq	r0, r9, ror #28
 418:	002c2550 	eoreq	r2, ip, r0, asr r5
 41c:	01aa0000 			; <UNDEFINED> instruction: 0x01aa0000
 420:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
 424:	10120000 	andsne	r0, r2, r0
 428:	5a000001 	bpl	434 <.debug_info+0x434>
 42c:	0c000005 	stceq	0, cr0, [r0], {5}
 430:	0c055001 	stceq	0, cr5, [r5], {1}
 434:	20200058 	eorcs	r0, r0, r8, asr r0
 438:	0351010c 	cmpeq	r1, #3
 43c:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
 440:	02800800 	addeq	r0, r0, #0, 16
 444:	45010000 	strmi	r0, [r1, #-0]
 448:	0000d806 	andeq	sp, r0, r6, lsl #16
 44c:	00002000 	andeq	r2, r0, r0
 450:	869c0100 	ldrhi	r0, [ip], r0, lsl #2
 454:	09000004 	stmdbeq	r0, {r2}
 458:	006e6970 	rsbeq	r6, lr, r0, ror r9
 45c:	2c244501 	cfstr32cs	mvfx4, [r4], #-4
 460:	dc000000 	stcle	0, cr0, [r0], {-0}
 464:	d6000001 	strle	r0, [r0], -r1
 468:	12000001 	andne	r0, r0, #1, 0
 46c:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 470:	0000055a 	andeq	r0, r0, sl, asr r5
 474:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
 478:	20004c0c 	andcs	r4, r0, ip, lsl #24
 47c:	51010c20 	tstpl	r1, r0, lsr #24
 480:	5001f303 	andpl	pc, r1, r3, lsl #6
 484:	960d0000 	strls	r0, [sp], -r0
 488:	01000000 	mrseq	r0, (UNDEF: 0)
 48c:	00250538 	eoreq	r0, r5, r8, lsr r5
 490:	00700000 	rsbseq	r0, r0, r0
 494:	00680000 	rsbeq	r0, r8, r0
 498:	9c010000 	stcls	0, cr0, [r1], {-0}
 49c:	00000545 	andeq	r0, r0, r5, asr #10
 4a0:	0002f213 	andeq	pc, r2, r3, lsl r2	; <UNPREDICTABLE>
 4a4:	1a380100 	bne	e008ac <gpio_event_clear+0xe00670>
 4a8:	0000002c 	andeq	r0, r0, ip, lsr #32
 4ac:	00000212 	andeq	r0, r0, r2, lsl r2
 4b0:	00000208 	andeq	r0, r0, r8, lsl #4
 4b4:	0000e10f 	andeq	lr, r0, pc, lsl #2
 4b8:	00055500 	andeq	r5, r5, r0, lsl #10
 4bc:	00030500 	andeq	r0, r3, r0, lsl #10
 4c0:	14000000 	strne	r0, [r0], #-0
 4c4:	0000007c 	andeq	r0, r0, ip, ror r0
 4c8:	2c0e3b01 			; <UNDEFINED> instruction: 0x2c0e3b01
 4cc:	59000000 	stmdbpl	r0, {}	; <UNPREDICTABLE>
 4d0:	57000002 	strpl	r0, [r0, -r2]
 4d4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 4d8:	0066666f 	rsbeq	r6, r6, pc, ror #12
 4dc:	2c0e3c01 	stccs	12, cr3, [lr], {1}
 4e0:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
 4e4:	6c000002 	stcvs	0, cr0, [r0], {2}
 4e8:	0b000002 	bleq	4f8 <.debug_info+0x4f8>
 4ec:	00000090 	muleq	r0, r0, r0
 4f0:	000006d4 	ldrdeq	r0, [r0], -r4
 4f4:	00000502 	andeq	r0, r0, r2, lsl #10
 4f8:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
 4fc:	00b2080c 	adcseq	r0, r2, ip, lsl #16
 500:	c00b0020 	andgt	r0, fp, r0, lsr #32
 504:	e0000000 	and	r0, r0, r0
 508:	3b000006 	blcc	528 <.debug_info+0x528>
 50c:	0c000005 	stceq	0, cr0, [r0], {5}
 510:	03055001 	movweq	r5, #20481	; 0x5001
 514:	0000000c 	andeq	r0, r0, ip
 518:	0551010c 	ldrbeq	r0, [r1, #-268]	; 0xfffffef4
 51c:	00000003 	andeq	r0, r0, r3
 520:	52010c00 	andpl	r0, r1, #0, 24
 524:	00000305 	andeq	r0, r0, r5, lsl #6
 528:	010c0000 	mrseq	r0, (UNDEF: 12)
 52c:	39080253 	stmdbcc	r8, {r0, r1, r4, r6, r9}
 530:	007d020c 	rsbseq	r0, sp, ip, lsl #4
 534:	00200305 	eoreq	r0, r0, r5, lsl #6
 538:	0a000000 	beq	540 <.debug_info+0x540>
 53c:	000000c4 	andeq	r0, r0, r4, asr #1
 540:	000006ec 	andeq	r0, r0, ip, ror #13
 544:	00721000 	rsbseq	r1, r2, r0
 548:	05550000 	ldrbeq	r0, [r5, #-0]
 54c:	2c110000 	ldccs	0, cr0, [r1], {-0}
 550:	0b000000 	bleq	558 <.debug_info+0x558>
 554:	05450400 	strbeq	r0, [r5, #-1024]	; 0xfffffc00
 558:	05080000 	streq	r0, [r8, #-0]
 55c:	01000001 	tsteq	r0, r1
 560:	002c0620 	eoreq	r0, ip, r0, lsr #12
 564:	00440000 	subeq	r0, r4, r0
 568:	9c010000 	stcls	0, cr0, [r1], {-0}
 56c:	000005fb 	strdeq	r0, [r0], -fp
 570:	0000dc13 	andeq	sp, r0, r3, lsl ip
 574:	1c200100 	stfnes	f0, [r0], #-0
 578:	0000002c 	andeq	r0, r0, ip, lsr #32
 57c:	00000285 	andeq	r0, r0, r5, lsl #5
 580:	00000281 	andeq	r0, r0, r1, lsl #5
 584:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 588:	2b200100 	blcs	800990 <gpio_event_clear+0x800754>
 58c:	0000002c 	andeq	r0, r0, ip, lsr #32
 590:	000002a7 	andeq	r0, r0, r7, lsr #5
 594:	000002a3 	andeq	r0, r0, r3, lsr #5
 598:	66666f15 	uqadd16vs	r6, r6, r5
 59c:	0e2b0100 	sufeqe	f0, f3, f0
 5a0:	0000002c 	andeq	r0, r0, ip, lsr #32
 5a4:	00440a11 	subeq	r0, r4, r1, lsl sl
 5a8:	06bc0000 	ldrteq	r0, [ip], r0
 5ac:	540b0000 	strpl	r0, [fp], #-0
 5b0:	fb000000 	blx	5ba <.debug_info+0x5ba>
 5b4:	ca000005 	bgt	5d0 <.debug_info+0x5d0>
 5b8:	0c000005 	stceq	0, cr0, [r0], {5}
 5bc:	75025001 	strvc	r5, [r2, #-1]
 5c0:	51010c00 	tstpl	r1, r0, lsl #24
 5c4:	00743104 	rsbseq	r3, r4, r4, lsl #2
 5c8:	580a0024 	stmdapl	sl, {r2, r5}
 5cc:	bc000000 	stclt	0, cr0, [r0], {-0}
 5d0:	0b000006 	bleq	5f0 <.debug_info+0x5f0>
 5d4:	00000064 	andeq	r0, r0, r4, rrx
 5d8:	000005fb 	strdeq	r0, [r0], -fp
 5dc:	000005f1 	strdeq	r0, [r0], -r1
 5e0:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
 5e4:	00b2140c 	adcseq	r1, r2, ip, lsl #8
 5e8:	51010c20 	tstpl	r1, r0, lsr #24
 5ec:	243d4003 	ldrtcs	r4, [sp], #-3
 5f0:	00680a00 	rsbeq	r0, r8, r0, lsl #20
 5f4:	06bc0000 	ldrteq	r0, [ip], r0
 5f8:	16000000 	strne	r0, [r0], -r0
 5fc:	0000014c 	andeq	r0, r0, ip, asr #2
 600:	200d1b01 	andcs	r1, sp, r1, lsl #22
 604:	0c000000 	stceq	0, cr0, [r0], {-0}
 608:	01000000 	mrseq	r0, (UNDEF: 0)
 60c:	0006529c 	muleq	r6, ip, r2
 610:	00dc1300 	sbcseq	r1, ip, r0, lsl #6
 614:	1b010000 	blne	4061c <gpio_event_clear+0x403e0>
 618:	00005d20 	andeq	r5, r0, r0, lsr #26
 61c:	0002c900 	andeq	ip, r2, r0, lsl #18
 620:	0002c500 	andeq	ip, r2, r0, lsl #10
 624:	61760900 	cmnvs	r6, r0, lsl #18
 628:	1b01006c 	blne	407e0 <gpio_event_clear+0x405a4>
 62c:	00002c2f 	andeq	r2, r0, pc, lsr #24
 630:	0002ee00 	andeq	lr, r2, r0, lsl #28
 634:	0002ea00 	andeq	lr, r2, r0, lsl #20
 638:	00281200 	eoreq	r1, r8, r0, lsl #4
 63c:	06520000 	ldrbeq	r0, [r2], -r0
 640:	010c0000 	mrseq	r0, (UNDEF: 12)
 644:	01f30350 	mvnseq	r0, r0, asr r3
 648:	51010c50 	tstpl	r1, r0, asr ip
 64c:	5101f303 	tstpl	r1, r3, lsl #6	; <UNPREDICTABLE>
 650:	15160000 	ldrne	r0, [r6, #-0]
 654:	01000000 	mrseq	r0, (UNDEF: 0)
 658:	00000d18 	andeq	r0, r0, r8, lsl sp
 65c:	00200000 	eoreq	r0, r0, r0
 660:	9c010000 	stcls	0, cr0, [r1], {-0}
 664:	000006b5 			; <UNDEFINED> instruction: 0x000006b5
 668:	0000dc13 	andeq	sp, r0, r3, lsl ip
 66c:	21180100 	tstcs	r8, r0, lsl #2
 670:	000006b5 			; <UNDEFINED> instruction: 0x000006b5
 674:	00000313 	andeq	r0, r0, r3, lsl r3
 678:	0000030f 	andeq	r0, r0, pc, lsl #6
 67c:	6c617609 	stclvs	6, cr7, [r1], #-36	; 0xffffffdc
 680:	30180100 	andscc	r0, r8, r0, lsl #2
 684:	0000002c 	andeq	r0, r0, ip, lsr #32
 688:	00000335 	andeq	r0, r0, r5, lsr r3
 68c:	00000331 	andeq	r0, r0, r1, lsr r3
 690:	0000100b 	andeq	r1, r0, fp
 694:	0006f800 	andeq	pc, r6, r0, lsl #16
 698:	0006a400 	andeq	sl, r6, r0, lsl #8
 69c:	50010c00 	andpl	r0, r1, r0, lsl #24
 6a0:	00007402 	andeq	r7, r0, r2, lsl #8
 6a4:	00001c12 	andeq	r1, r0, r2, lsl ip
 6a8:	00070400 	andeq	r0, r7, r0, lsl #8
 6ac:	50010c00 	andpl	r0, r1, r0, lsl #24
 6b0:	00007402 	andeq	r7, r0, r2, lsl #8
 6b4:	bb041700 	bllt	1062bc <gpio_event_clear+0x106080>
 6b8:	18000006 	stmdane	r0, {r1, r2}
 6bc:	00000919 	andeq	r0, r0, r9, lsl r9
 6c0:	00000900 	andeq	r0, r0, r0, lsl #18
 6c4:	06a10400 	strteq	r0, [r1], r0, lsl #8
 6c8:	00008419 	andeq	r8, r0, r9, lsl r4
 6cc:	00008400 	andeq	r8, r0, r0, lsl #8
 6d0:	06b20400 	ldrteq	r0, [r2], r0, lsl #8
 6d4:	00030f19 	andeq	r0, r3, r9, lsl pc
 6d8:	00030f00 	andeq	r0, r3, r0, lsl #30
 6dc:	0ac70400 	beq	ff1c16e4 <gpio_event_clear+0xff1c14a8>
 6e0:	00024a19 	andeq	r4, r2, r9, lsl sl
 6e4:	00024a00 	andeq	r4, r2, r0, lsl #20
 6e8:	06280400 	strteq	r0, [r8], -r0, lsl #8
 6ec:	00011219 	andeq	r1, r1, r9, lsl r2
 6f0:	00011200 	andeq	r1, r1, r0, lsl #4
 6f4:	066e0400 	strbteq	r0, [lr], -r0, lsl #8
 6f8:	00031519 	andeq	r1, r3, r9, lsl r5
 6fc:	00031500 	andeq	r1, r3, r0, lsl #10
 700:	0bc80400 	bleq	ff201708 <gpio_event_clear+0xff2014cc>
 704:	00001a19 	andeq	r1, r0, r9, lsl sl
 708:	00001a00 	andeq	r1, r0, r0, lsl #20
 70c:	06b30400 	ldrteq	r0, [r3], r0, lsl #8
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_event_clear+0x2bfe70>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	3e010405 	cdpcc	4, 0, cr0, cr1, cr5, {0}
  34:	490b0b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp}
  38:	3b0b3a13 	blcc	2ce88c <gpio_event_clear+0x2ce650>
  3c:	010b390b 	tsteq	fp, fp, lsl #18
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
  48:	00000b1c 	andeq	r0, r0, ip, lsl fp
  4c:	03002807 	movweq	r2, #2055	; 0x807
  50:	00061c0e 	andeq	r1, r6, lr, lsl #24
  54:	012e0800 			; <UNDEFINED> instruction: 0x012e0800
  58:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  5c:	0b3b0b3a 	bleq	ec2d4c <gpio_event_clear+0xec2b10>
  60:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  64:	06120111 			; <UNDEFINED> instruction: 0x06120111
  68:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  6c:	00130119 	andseq	r0, r3, r9, lsl r1
  70:	00050900 	andeq	r0, r5, r0, lsl #18
  74:	0b3a0803 	bleq	e82088 <gpio_event_clear+0xe81e4c>
  78:	0b390b3b 	bleq	e42d6c <gpio_event_clear+0xe42b30>
  7c:	17021349 	strne	r1, [r2, -r9, asr #6]
  80:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  84:	82890a00 	addhi	r0, r9, #0, 20
  88:	01110001 	tsteq	r1, r1
  8c:	00001331 	andeq	r1, r0, r1, lsr r3
  90:	0182890b 	orreq	r8, r2, fp, lsl #18
  94:	31011101 	tstcc	r1, r1, lsl #2
  98:	00130113 	andseq	r0, r3, r3, lsl r1
  9c:	828a0c00 	addhi	r0, sl, #0, 24
  a0:	18020001 	stmdane	r2, {r0}
  a4:	00184291 	mulseq	r8, r1, r2
  a8:	012e0d00 			; <UNDEFINED> instruction: 0x012e0d00
  ac:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  b0:	0b3b0b3a 	bleq	ec2da0 <gpio_event_clear+0xec2b64>
  b4:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  b8:	01111349 	tsteq	r1, r9, asr #6
  bc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  c0:	01194297 			; <UNDEFINED> instruction: 0x01194297
  c4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  c8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  cc:	0b3b0b3a 	bleq	ec2dbc <gpio_event_clear+0xec2b80>
  d0:	13490b39 	movtne	r0, #39737	; 0x9b39
  d4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  d8:	0f000017 	svceq	0x00000017
  dc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  e0:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
  e4:	00001802 	andeq	r1, r0, r2, lsl #16
  e8:	49010110 	stmdbmi	r1, {r4, r8}
  ec:	00130113 	andseq	r0, r3, r3, lsl r1
  f0:	00211100 	eoreq	r1, r1, r0, lsl #2
  f4:	0b2f1349 	bleq	bc4e20 <gpio_event_clear+0xbc4be4>
  f8:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
  fc:	11010182 	smlabbne	r1, r2, r1, r0
 100:	00133101 	andseq	r3, r3, r1, lsl #2
 104:	00051300 	andeq	r1, r5, r0, lsl #6
 108:	0b3a0e03 	bleq	e8391c <gpio_event_clear+0xe836e0>
 10c:	0b390b3b 	bleq	e42e00 <gpio_event_clear+0xe42bc4>
 110:	17021349 	strne	r1, [r2, -r9, asr #6]
 114:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 118:	00341400 	eorseq	r1, r4, r0, lsl #8
 11c:	0b3a0e03 	bleq	e83930 <gpio_event_clear+0xe836f4>
 120:	0b390b3b 	bleq	e42e14 <gpio_event_clear+0xe42bd8>
 124:	17021349 	strne	r1, [r2, -r9, asr #6]
 128:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 12c:	00341500 	eorseq	r1, r4, r0, lsl #10
 130:	0b3a0803 	bleq	e82144 <gpio_event_clear+0xe81f08>
 134:	0b390b3b 	bleq	e42e28 <gpio_event_clear+0xe42bec>
 138:	0b1c1349 	bleq	704e64 <gpio_event_clear+0x704c28>
 13c:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
 140:	3a0e0301 	bcc	380d4c <gpio_event_clear+0x380b10>
 144:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 148:	1119270b 	tstne	r9, fp, lsl #14
 14c:	40061201 	andmi	r1, r6, r1, lsl #4
 150:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 154:	00001301 	andeq	r1, r0, r1, lsl #6
 158:	0b000f17 	bleq	3dbc <gpio_event_clear+0x3b80>
 15c:	0013490b 	andseq	r4, r3, fp, lsl #18
 160:	00351800 	eorseq	r1, r5, r0, lsl #16
 164:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
 168:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 16c:	030e6e19 	movweq	r6, #60953	; 0xee19
 170:	3b0b3a0e 	blcc	2ce9b0 <gpio_event_clear+0x2ce774>
 174:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000023c 	andeq	r0, r0, ip, lsr r2
   8:	0000024f 	andeq	r0, r0, pc, asr #4
   c:	4f500001 	svcmi	0x00500001
  10:	6c000002 	stcvs	0, cr0, [r0], {2}
  14:	01000002 	tsteq	r0, r2
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  2c:	00000200 	andeq	r0, r0, r0, lsl #4
  30:	0000020c 	andeq	r0, r0, ip, lsl #4
  34:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  38:	10000002 	andne	r0, r0, r2
  3c:	04000002 	streq	r0, [r0], #-2
  40:	5001f300 	andpl	pc, r1, r0, lsl #6
  44:	0002109f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
  48:	00021b00 	andeq	r1, r2, r0, lsl #22
  4c:	50000100 	andpl	r0, r0, r0, lsl #2
  50:	0000021b 	andeq	r0, r0, fp, lsl r2
  54:	0000022c 	andeq	r0, r0, ip, lsr #4
  58:	2c540001 	mrrccs	0, 0, r0, r4, cr1
  5c:	3c000002 	stccc	0, cr0, [r0], {2}
  60:	04000002 	streq	r0, [r0], #-2
  64:	5001f300 	andpl	pc, r1, r0, lsl #6
  68:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  6c:	00000000 	andeq	r0, r0, r0
  70:	2c000000 	stccs	0, cr0, [r0], {-0}
  74:	3c000002 	stccc	0, cr0, [r0], {2}
  78:	01000002 	tsteq	r0, r2
  7c:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  90:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
  94:	01c80000 	biceq	r0, r8, r0
  98:	00010000 	andeq	r0, r1, r0
  9c:	0001c850 	andeq	ip, r1, r0, asr r8
  a0:	0001cb00 	andeq	ip, r1, r0, lsl #22
  a4:	51000100 	mrspl	r0, (UNDEF: 16)
  a8:	000001cb 	andeq	r0, r0, fp, asr #3
  ac:	000001d4 	ldrdeq	r0, [r0], -r4
  b0:	01f30004 	mvnseq	r0, r4
  b4:	01d49f50 	bicseq	r9, r4, r0, asr pc
  b8:	01e80000 	mvneq	r0, r0
  bc:	00010000 	andeq	r0, r1, r0
  c0:	0001e850 	andeq	lr, r1, r0, asr r8
  c4:	0001eb00 	andeq	lr, r1, r0, lsl #22
  c8:	91000200 	mrsls	r0, R8_usr
  cc:	0001eb68 	andeq	lr, r1, r8, ror #22
  d0:	00020000 	andeq	r0, r2, r0
  d4:	f3000400 	vshl.u8	d0, d0, d0
  d8:	009f5001 	addseq	r5, pc, r1
	...
  ec:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
  f0:	74000001 	strvc	r0, [r0], #-1
  f4:	01000001 	tsteq	r0, r1
  f8:	01745000 	cmneq	r4, r0
  fc:	01770000 	cmneq	r7, r0
 100:	00010000 	andeq	r0, r1, r0
 104:	00017751 	andeq	r7, r1, r1, asr r7
 108:	00018000 	andeq	r8, r1, r0
 10c:	f3000400 	vshl.u8	d0, d0, d0
 110:	809f5001 	addshi	r5, pc, r1
 114:	94000001 	strls	r0, [r0], #-1
 118:	01000001 	tsteq	r0, r1
 11c:	01945000 	orrseq	r5, r4, r0
 120:	01970000 	orrseq	r0, r7, r0
 124:	00020000 	andeq	r0, r2, r0
 128:	01976891 			; <UNDEFINED> instruction: 0x01976891
 12c:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
 130:	00040000 	andeq	r0, r4, r0
 134:	9f5001f3 	svcls	0x005001f3
	...
 144:	01380000 	teqeq	r8, r0
 148:	014c0000 	mrseq	r0, (UNDEF: 76)
 14c:	00010000 	andeq	r0, r1, r0
 150:	00014c50 	andeq	r4, r1, r0, asr ip
 154:	00014f00 	andeq	r4, r1, r0, lsl #30
 158:	51000100 	mrspl	r0, (UNDEF: 16)
 15c:	0000014f 	andeq	r0, r0, pc, asr #2
 160:	00000158 	andeq	r0, r0, r8, asr r1
 164:	01f30004 	mvnseq	r0, r4
 168:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 178:	00000118 	andeq	r0, r0, r8, lsl r1
 17c:	0000012c 	andeq	r0, r0, ip, lsr #2
 180:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 184:	2f000001 	svccs	0x00000001
 188:	01000001 	tsteq	r0, r1
 18c:	012f5100 			; <UNDEFINED> instruction: 0x012f5100
 190:	01380000 	teqeq	r8, r0
 194:	00040000 	andeq	r0, r4, r0
 198:	9f5001f3 	svcls	0x005001f3
	...
 1a8:	00f80000 	rscseq	r0, r8, r0
 1ac:	010c0000 	mrseq	r0, (UNDEF: 12)
 1b0:	00010000 	andeq	r0, r1, r0
 1b4:	00010c50 	andeq	r0, r1, r0, asr ip
 1b8:	00010f00 	andeq	r0, r1, r0, lsl #30
 1bc:	51000100 	mrspl	r0, (UNDEF: 16)
 1c0:	0000010f 	andeq	r0, r0, pc, lsl #2
 1c4:	00000118 	andeq	r0, r0, r8, lsl r1
 1c8:	01f30004 	mvnseq	r0, r4
 1cc:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 1dc:	000000d8 	ldrdeq	r0, [r0], -r8
 1e0:	000000ec 	andeq	r0, r0, ip, ror #1
 1e4:	ec500001 	mrrc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 1e8:	ef000000 	svc	0x00000000
 1ec:	01000000 	mrseq	r0, (UNDEF: 0)
 1f0:	00ef5100 	rsceq	r5, pc, r0, lsl #2
 1f4:	00f80000 	rscseq	r0, r8, r0
 1f8:	00040000 	andeq	r0, r4, r0
 1fc:	9f5001f3 	svcls	0x005001f3
	...
 210:	00700000 	rsbseq	r0, r0, r0
 214:	008c0000 	addeq	r0, ip, r0
 218:	00010000 	andeq	r0, r1, r0
 21c:	00008c50 	andeq	r8, r0, r0, asr ip
 220:	00009400 	andeq	r9, r0, r0, lsl #8
 224:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 228:	00000094 	muleq	r0, r4, r0
 22c:	000000a4 	andeq	r0, r0, r4, lsr #1
 230:	01f30004 	mvnseq	r0, r4
 234:	00a49f50 	adceq	r9, r4, r0, asr pc
 238:	00bc0000 	adcseq	r0, ip, r0
 23c:	00010000 	andeq	r0, r1, r0
 240:	0000bc50 	andeq	fp, r0, r0, asr ip
 244:	0000d800 	andeq	sp, r0, r0, lsl #16
 248:	f3000400 	vshl.u8	d0, d0, d0
 24c:	009f5001 	addseq	r5, pc, r1
	...
 258:	00009000 	andeq	r9, r0, r0
 25c:	00009800 	andeq	r9, r0, r0, lsl #16
 260:	50000100 	andpl	r0, r0, r0, lsl #2
	...
 26c:	00940000 	addseq	r0, r4, r0
 270:	00a40000 	adceq	r0, r4, r0
 274:	00010000 	andeq	r0, r1, r0
 278:	00000054 	andeq	r0, r0, r4, asr r0
	...
 284:	00002c00 	andeq	r2, r0, r0, lsl #24
 288:	00004300 	andeq	r4, r0, r0, lsl #6
 28c:	50000100 	andpl	r0, r0, r0, lsl #2
 290:	00000043 	andeq	r0, r0, r3, asr #32
 294:	00000070 	andeq	r0, r0, r0, ror r0
 298:	00550001 	subseq	r0, r5, r1
	...
 2a4:	2c000000 	stccs	0, cr0, [r0], {-0}
 2a8:	43000000 	movwmi	r0, #0
 2ac:	01000000 	mrseq	r0, (UNDEF: 0)
 2b0:	00435100 	subeq	r5, r3, r0, lsl #2
 2b4:	00700000 	rsbseq	r0, r0, r0
 2b8:	00010000 	andeq	r0, r1, r0
 2bc:	00000054 	andeq	r0, r0, r4, asr r0
	...
 2c8:	00002000 	andeq	r2, r0, r0
 2cc:	00002700 	andeq	r2, r0, r0, lsl #14
 2d0:	50000100 	andpl	r0, r0, r0, lsl #2
 2d4:	00000027 	andeq	r0, r0, r7, lsr #32
 2d8:	0000002c 	andeq	r0, r0, ip, lsr #32
 2dc:	01f30004 	mvnseq	r0, r4
 2e0:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 2ec:	00200000 	eoreq	r0, r0, r0
 2f0:	00270000 	eoreq	r0, r7, r0
 2f4:	00010000 	andeq	r0, r1, r0
 2f8:	00002751 	andeq	r2, r0, r1, asr r7
 2fc:	00002c00 	andeq	r2, r0, r0, lsl #24
 300:	f3000400 	vshl.u8	d0, d0, d0
 304:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
 314:	0f000000 	svceq	0x00000000
 318:	01000000 	mrseq	r0, (UNDEF: 0)
 31c:	000f5000 	andeq	r5, pc, r0
 320:	00200000 	eoreq	r0, r0, r0
 324:	00010000 	andeq	r0, r1, r0
 328:	00000054 	andeq	r0, r0, r4, asr r0
	...
 338:	00000f00 	andeq	r0, r0, r0, lsl #30
 33c:	51000100 	mrspl	r0, (UNDEF: 16)
 340:	0000000f 	andeq	r0, r0, pc
 344:	00000020 	andeq	r0, r0, r0, lsr #32
 348:	00550001 	subseq	r0, r5, r1
 34c:	00000000 	andeq	r0, r0, r0
 350:	Address 0x0000000000000350 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000026c 	andeq	r0, r0, ip, ror #4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000021f 	andeq	r0, r0, pc, lsl r2
   4:	00780003 	rsbseq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  34:	32322d78 	eorscc	r2, r2, #120, 26	; 0x1e00
  38:	2f727073 	svccs	0x00727073
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	6f697067 	svcvs	0x00697067
  50:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  54:	0000632e 	andeq	r6, r0, lr, lsr #6
  58:	70670000 	rsbvc	r0, r7, r0
  5c:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
  60:	00000100 	andeq	r0, r0, r0, lsl #2
  64:	2d697072 	stclcs	0, cr7, [r9, #-456]!	; 0xfffffe38
  68:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  6c:	70757272 	rsbsvc	r7, r5, r2, ror r2
  70:	682e7374 	stmdavs	lr!, {r2, r4, r5, r6, r8, r9, ip, sp, lr}
  74:	00000100 	andeq	r0, r0, r0, lsl #2
  78:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  7c:	00010068 	andeq	r0, r1, r8, rrx
  80:	35050000 	strcc	r0, [r5, #-0]
  84:	00020500 	andeq	r0, r2, r0, lsl #10
  88:	03000000 	movweq	r0, #0
  8c:	01060117 	tsteq	r6, r7, lsl r1
  90:	67060505 	strvs	r0, [r6, -r5, lsl #10]
  94:	01061105 	tsteq	r6, r5, lsl #2
  98:	052e0505 	streq	r0, [lr, #-1285]!	; 0xfffffafb
  9c:	34056701 	strcc	r6, [r5], #-1793	; 0xfffff8ff
  a0:	01062f06 	tsteq	r6, r6, lsl #30
  a4:	2f060505 	svccs	0x00060505
  a8:	2f060105 	svccs	0x00060105
  ac:	31063005 	tstcc	r6, r5
  b0:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
  b4:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
  b8:	05054930 	streq	r4, [r5, #-2352]	; 0xfffff6d0
  bc:	832f6a06 			; <UNDEFINED> instruction: 0x832f6a06
  c0:	05691333 	strbeq	r1, [r9, #-819]!	; 0xfffffccd
  c4:	052f0601 	streq	r0, [pc, #-1537]!	; fffffacb <gpio_event_clear+0xfffff88f>
  c8:	06520624 	ldrbeq	r0, [r2], -r4, lsr #12
  cc:	06050501 	streq	r0, [r5], -r1, lsl #10
  d0:	0200014b 	andeq	r0, r0, #-1073741806	; 0xc0000012
  d4:	00820204 	addeq	r0, r2, r4, lsl #4
  d8:	01020402 	tsteq	r2, r2, lsl #8
  dc:	02040200 	andeq	r0, r4, #0, 4
  e0:	00180514 	andseq	r0, r8, r4, lsl r5
  e4:	06020402 	streq	r0, [r2], -r2, lsl #8
  e8:	04020001 	streq	r0, [r2], #-1
  ec:	05052e02 	streq	r2, [r5, #-3586]	; 0xfffff1fe
  f0:	02040200 	andeq	r0, r4, #0, 4
  f4:	0e052f06 	cdpeq	15, 0, cr2, cr5, cr6, {0}
  f8:	02040200 	andeq	r0, r4, #0, 4
  fc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 100:	02040200 	andeq	r0, r4, #0, 4
 104:	15052f06 	strne	r2, [r5, #-3846]	; 0xfffff0fa
 108:	02040200 	andeq	r0, r4, #0, 4
 10c:	01050106 	tsteq	r5, r6, lsl #2
 110:	02040200 	andeq	r0, r4, #0, 4
 114:	0005052f 	andeq	r0, r5, pc, lsr #10
 118:	06010402 	streq	r0, [r1], -r2, lsl #8
 11c:	04020061 	streq	r0, [r2], #-97	; 0xffffff9f
 120:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 124:	ba060104 	blt	18053c <gpio_event_clear+0x180300>
 128:	01040200 	mrseq	r0, R12_usr
 12c:	29052e06 	stmdbcs	r5, {r1, r2, r9, sl, fp, sp}
 130:	05ba0c03 	ldreq	r0, [sl, #3075]!	; 0xc03
 134:	07051305 	streq	r1, [r5, -r5, lsl #6]
 138:	29050106 	stmdbcs	r5, {r1, r2, r8}
 13c:	06050549 	streq	r0, [r5], -r9, asr #10
 140:	054a0631 	strbeq	r0, [sl, #-1585]	; 0xfffff9cf
 144:	2a052f01 	bcs	14bd50 <gpio_event_clear+0x14bb14>
 148:	05055106 	streq	r5, [r5, #-262]	; 0xfffffefa
 14c:	06070513 			; <UNDEFINED> instruction: 0x06070513
 150:	492a0501 	stmdbmi	sl!, {r0, r8, sl}
 154:	31060505 	tstcc	r6, r5, lsl #10
 158:	01054a06 	tsteq	r5, r6, lsl #20
 15c:	0630052f 	ldrteq	r0, [r0], -pc, lsr #10
 160:	1305054d 	movwne	r0, #21837	; 0x554d
 164:	01060705 	tsteq	r6, r5, lsl #14
 168:	05493005 	strbeq	r3, [r9, #-5]
 16c:	06310605 	ldrteq	r0, [r1], -r5, lsl #12
 170:	2f01054a 	svccs	0x0001054a
 174:	4b062f05 	blmi	18bd90 <gpio_event_clear+0x18bb54>
 178:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 17c:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 180:	0505492f 	streq	r4, [r5, #-2351]	; 0xfffff6d1
 184:	4a063106 	bmi	18c5a4 <gpio_event_clear+0x18c368>
 188:	052f0105 	streq	r0, [pc, #-261]!	; 8b <.debug_line+0x8b>
 18c:	064e0627 	strbeq	r0, [lr], -r7, lsr #12
 190:	06050501 	streq	r0, [r5], -r1, lsl #10
 194:	060d0567 	streq	r0, [sp], -r7, ror #10
 198:	2e070501 	cfsh32cs	mvfx0, mvfx7, #1
 19c:	4b060905 	blmi	1825b8 <gpio_event_clear+0x18237c>
 1a0:	06130505 	ldreq	r0, [r3], -r5, lsl #10
 1a4:	2f01052e 	svccs	0x0001052e
 1a8:	48060905 	stmdami	r6, {r0, r2, r8, fp}
 1ac:	069e0601 	ldreq	r0, [lr], r1, lsl #12
 1b0:	a227052e 	eorge	r0, r7, #192937984	; 0xb800000
 1b4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 1b8:	0d056706 	stceq	7, cr6, [r5, #-24]	; 0xffffffe8
 1bc:	07050106 	streq	r0, [r5, -r6, lsl #2]
 1c0:	0609052e 	streq	r0, [r9], -lr, lsr #10
 1c4:	1305054b 	movwne	r0, #21835	; 0x554b
 1c8:	01052e06 	tsteq	r5, r6, lsl #28
 1cc:	0609052f 	streq	r0, [r9], -pc, lsr #10
 1d0:	9e060148 	adflssm	f0, f6, #0.0
 1d4:	27052e06 	strcs	r2, [r5, -r6, lsl #28]
 1d8:	130505a6 	movwne	r0, #21926	; 0x55a6
 1dc:	01060705 	tsteq	r6, r5, lsl #14
 1e0:	054b1005 	strbeq	r1, [fp, #-5]
 1e4:	27053301 	strcs	r3, [r5, -r1, lsl #6]
 1e8:	052e7903 	streq	r7, [lr, #-2307]!	; 0xfffff6fd
 1ec:	2f4d0605 	svccs	0x004d0605
 1f0:	01061305 	tsteq	r6, r5, lsl #6
 1f4:	054a2d05 	strbeq	r2, [sl, #-3333]	; 0xfffff2fb
 1f8:	05052e0e 	streq	r2, [r5, #-3598]	; 0xfffff1f2
 1fc:	052f2f06 	streq	r2, [pc, #-3846]!	; fffff2fe <gpio_event_clear+0xfffff0c2>
 200:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
 204:	25052f01 	strcs	r2, [r5, #-3841]	; 0xfffff0ff
 208:	05054d06 	streq	r4, [r5, #-3334]	; 0xfffff2fa
 20c:	06070513 			; <UNDEFINED> instruction: 0x06070513
 210:	49250501 	stmdbmi	r5!, {r0, r8, sl}
 214:	4d060505 	cfstr32mi	mvfx0, [r6, #-20]	; 0xffffffec
 218:	0105832f 	tsteq	r5, pc, lsr #6
 21c:	04022f06 	streq	r2, [r2], #-3846	; 0xfffff0fa
 220:	Address 0x0000000000000220 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
   8:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
   c:	7261625f 	rsbvc	r6, r1, #-268435451	; 0xf0000005
  10:	72656972 	rsbvc	r6, r5, #1867776	; 0x1c8000
  14:	33726f00 	cmncc	r2, #0, 30
  18:	75700032 	ldrbvc	r0, [r0, #-50]!	; 0xffffffce
  1c:	00323374 	eorseq	r3, r2, r4, ror r3
  20:	4f495047 	svcmi	0x00495047
  24:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  28:	50470030 	subpl	r0, r7, r0, lsr r0
  2c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
  30:	0031544e 	eorseq	r5, r1, lr, asr #8
  34:	4f495047 	svcmi	0x00495047
  38:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  3c:	50470032 	subpl	r0, r7, r2, lsr r0
  40:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
  44:	0033544e 	eorseq	r5, r3, lr, asr #8
  48:	6f697067 	svcvs	0x00697067
  4c:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
  50:	7973615f 	ldmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
  54:	725f636e 	subsvc	r6, pc, #-1207959551	; 0xb8000001
  58:	6e697369 	cdpvs	3, 6, cr7, cr9, cr9, {3}
  5c:	64655f67 	strbtvs	r5, [r5], #-3943	; 0xfffff099
  60:	44006567 	strmi	r6, [r0], #-1383	; 0xfffffa99
  64:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
  68:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
  6c:	5f735152 	svcpl	0x00735152
  70:	68730032 	ldmdavs	r3!, {r1, r4, r5}^
  74:	2074726f 	rsbscs	r7, r4, pc, ror #4
  78:	00746e69 	rsbseq	r6, r4, r9, ror #28
  7c:	646e6570 	strbtvs	r6, [lr], #-1392	; 0xfffffa90
  80:	00676e69 	rsbeq	r6, r7, r9, ror #28
  84:	33545550 	cmpcc	r4, #80, 10	; 0x14000000
  88:	49460032 	stmdbmi	r6, {r1, r4, r5}^
  8c:	6f635f51 	svcvs	0x00635f51
  90:	6f72746e 	svcvs	0x0072746e
  94:	7369006c 	cmnvc	r9, #108, 0	; 0x6c
  98:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
  9c:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
  a0:	50470074 	subpl	r0, r7, r4, ror r0
  a4:	4c5f4f49 	mrrcmi	15, 4, r4, pc, cr9	; <UNPREDICTABLE>
  a8:	445f574f 	ldrbmi	r5, [pc], #-1871	; b0 <.debug_str+0xb0>
  ac:	43455445 	movtmi	r5, #21573	; 0x5445
  b0:	70670054 	rsbvc	r0, r7, r4, asr r0
  b4:	655f6f69 	ldrbvs	r6, [pc, #-3945]	; fffff153 <gpio_event_clear+0xffffef17>
  b8:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
  bc:	6f6c5f65 	svcvs	0x006c5f65
  c0:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
  c4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  c8:	6f6c2067 	svcvs	0x006c2067
  cc:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  d0:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  d4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  d8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  dc:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
  e0:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  e4:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  e8:	5f4e4f49 	svcpl	0x004e4f49
  ec:	5047005f 	subpl	r0, r7, pc, asr r0
  f0:	415f4f49 	cmpmi	pc, r9, asr #30
  f4:	434e5953 	movtmi	r5, #59731	; 0xe953
  f8:	5349525f 	movtpl	r5, #37471	; 0x925f
  fc:	5f474e49 	svcpl	0x00474e49
 100:	45474445 	strbmi	r4, [r7, #-1093]	; 0xfffffbbb
 104:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 108:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 10c:	65735f74 	ldrbvs	r5, [r3, #-3956]!	; 0xfffff08c
 110:	6c630074 	stclvs	0, cr0, [r3], #-464	; 0xfffffe30
 114:	5f6e6165 	svcpl	0x006e6165
 118:	6f626572 	svcvs	0x00626572
 11c:	4700746f 	strmi	r7, [r0, -pc, ror #8]
 120:	5f4f4950 	svcpl	0x004f4950
 124:	49534952 	ldmdbmi	r3, {r1, r4, r6, r8, fp, lr}^
 128:	455f474e 	ldrbmi	r4, [pc, #-1870]	; fffff9e2 <gpio_event_clear+0xfffff7a6>
 12c:	00454744 	subeq	r4, r5, r4, asr #14
 130:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 134:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 138:	5f735152 	svcpl	0x00735152
 13c:	6e450031 	mcrvs	0, 2, r0, cr5, cr1, {1}
 140:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 144:	5152495f 	cmppl	r2, pc, asr r9
 148:	00325f73 	eorseq	r5, r2, r3, ror pc
 14c:	3233524f 	eorscc	r5, r3, #-268435452	; 0xf0000004
 150:	736e7500 	cmnvc	lr, #0, 10
 154:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 158:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 15c:	44007261 	strmi	r7, [r0], #-609	; 0xfffffd9f
 160:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 164:	425f656c 	subsmi	r6, pc, #108, 10	; 0x1b000000
 168:	63697361 	cmnvs	r9, #-2080374783	; 0x84000001
 16c:	5152495f 	cmppl	r2, pc, asr r9
 170:	70670073 	rsbvc	r0, r7, r3, ror r0
 174:	695f6f69 	ldmdbvs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 178:	615f746e 	cmpvs	pc, lr, ror #8
 17c:	636e7973 	cmnvs	lr, #1884160	; 0x1cc000
 180:	6c61665f 	stclvs	6, cr6, [r1], #-380	; 0xfffffe84
 184:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
 188:	6764655f 			; <UNDEFINED> instruction: 0x6764655f
 18c:	69730065 	ldmdbvs	r3!, {r0, r2, r5, r6}^
 190:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 194:	61686320 	cmnvs	r8, r0, lsr #6
 198:	50470072 	subpl	r0, r7, r2, ror r0
 19c:	485f4f49 	ldmdami	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
 1a0:	5f484749 	svcpl	0x00484749
 1a4:	45544544 	ldrbmi	r4, [r4, #-1348]	; 0xfffffabc
 1a8:	6c005443 	cfstrsvs	mvf5, [r0], {67}	; 0x43
 1ac:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1b0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1b4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 1b8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1bc:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 1c0:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
 1c4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1c8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 1cc:	4700746e 	strmi	r7, [r0, -lr, ror #8]
 1d0:	5f4f4950 	svcpl	0x004f4950
 1d4:	45534142 	ldrbmi	r4, [r3, #-322]	; 0xfffffebe
 1d8:	6f687300 	svcvs	0x00687300
 1dc:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 1e0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1e4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1e8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1ec:	5f515249 	svcpl	0x00515249
 1f0:	646e6570 	strbtvs	r6, [lr], #-1392	; 0xfffffa90
 1f4:	5f676e69 	svcpl	0x00676e69
 1f8:	70670032 	rsbvc	r0, r7, r2, lsr r0
 1fc:	695f6f69 	ldmdbvs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 200:	665f746e 	ldrbvs	r7, [pc], -lr, ror #8
 204:	696c6c61 	stmdbvs	ip!, {r0, r5, r6, sl, fp, sp, lr}^
 208:	655f676e 	ldrbvs	r6, [pc, #-1902]	; fffffaa2 <gpio_event_clear+0xfffff866>
 20c:	00656764 	rsbeq	r6, r5, r4, ror #14
 210:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 214:	6f682f00 	svcvs	0x00682f00
 218:	652f656d 	strvs	r6, [pc, #-1389]!	; fffffcb3 <gpio_event_clear+0xfffffa77>
 21c:	656c676e 	strbvs	r6, [ip, #-1902]!	; 0xfffff892
 220:	6c632f72 	stclvs	15, cr2, [r3], #-456	; 0xfffffe38
 224:	2f737361 	svccs	0x00737361
 228:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
 22c:	2d786c30 	ldclcs	12, cr6, [r8, #-192]!	; 0xffffff40
 230:	70733232 	rsbsvc	r3, r3, r2, lsr r2
 234:	696c2f72 	stmdbvs	ip!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 238:	2f697062 	svccs	0x00697062
 23c:	66617473 			; <UNDEFINED> instruction: 0x66617473
 240:	72702d66 	rsbsvc	r2, r0, #6528	; 0x1980
 244:	74617669 	strbtvc	r7, [r1], #-1641	; 0xfffff997
 248:	72700065 	rsbsvc	r0, r0, #101, 0	; 0x65
 24c:	6b746e69 	blvs	1d1bbf8 <gpio_event_clear+0x1d1b9bc>
 250:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 254:	6e692d6f 	cdpvs	13, 6, cr2, cr9, cr15, {3}
 258:	00632e74 	rsbeq	r2, r3, r4, ror lr
 25c:	6f697067 	svcvs	0x00697067
 260:	616e655f 	cmnvs	lr, pc, asr r5
 264:	5f656c62 	svcpl	0x00656c62
 268:	695f6968 	ldmdbvs	pc, {r3, r5, r6, r8, fp, sp, lr}^	; <UNPREDICTABLE>
 26c:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 270:	5f6f6970 	svcpl	0x006f6970
 274:	6e657665 	cdpvs	6, 6, cr7, cr5, cr5, {3}
 278:	6c635f74 	stclvs	15, cr5, [r3], #-464	; 0xfffffe30
 27c:	00726165 	rsbseq	r6, r2, r5, ror #2
 280:	6f697067 	svcvs	0x00697067
 284:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
 288:	7369725f 	cmnvc	r9, #-268435451	; 0xf0000005
 28c:	5f676e69 	svcpl	0x00676e69
 290:	65676465 	strbvs	r6, [r7, #-1125]!	; 0xfffffb9b
 294:	73694400 	cmnvc	r9, #0, 8
 298:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 29c:	5152495f 	cmppl	r2, pc, asr r9
 2a0:	00315f73 	eorseq	r5, r1, r3, ror pc
 2a4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 2a8:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 2ac:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 2b0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 2b4:	50470074 	subpl	r0, r7, r4, ror r0
 2b8:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 2bc:	494c4c41 	stmdbmi	ip, {r0, r6, sl, fp, lr}^
 2c0:	455f474e 	ldrbmi	r4, [pc, #-1870]	; fffffb7a <gpio_event_clear+0xfffff93e>
 2c4:	00454744 	subeq	r4, r5, r4, asr #14
 2c8:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 2cc:	425f656c 	subsmi	r6, pc, #108, 10	; 0x1b000000
 2d0:	63697361 	cmnvs	r9, #-2080374783	; 0x84000001
 2d4:	5152495f 	cmppl	r2, pc, asr r9
 2d8:	50470073 	subpl	r0, r7, r3, ror r0
 2dc:	415f4f49 	cmpmi	pc, r9, asr #30
 2e0:	434e5953 	movtmi	r5, #59731	; 0xe953
 2e4:	4c41465f 	mcrrmi	6, 5, r4, r1, cr15
 2e8:	474e494c 	strbmi	r4, [lr, -ip, asr #18]
 2ec:	4744455f 	smlsldmi	r4, r4, pc, r5	; <UNPREDICTABLE>
 2f0:	70670045 	rsbvc	r0, r7, r5, asr #32
 2f4:	695f6f69 	ldmdbvs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 2f8:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 2fc:	5f6f6970 	svcpl	0x006f6970
 300:	6e657665 	cdpvs	6, 6, cr7, cr5, cr5, {3}
 304:	65645f74 	strbvs	r5, [r4, #-3956]!	; 0xfffff08c
 308:	74636574 	strbtvc	r6, [r3], #-1396	; 0xfffffa8c
 30c:	47006465 	strmi	r6, [r0, -r5, ror #8]
 310:	32335445 	eorscc	r5, r3, #1157627904	; 0x45000000
 314:	74656700 	strbtvc	r6, [r5], #-1792	; 0xfffff900
 318:	49003233 	stmdbmi	r0, {r0, r1, r4, r5, r9, ip, sp}
 31c:	705f5152 	subsvc	r5, pc, r2, asr r1	; <UNPREDICTABLE>
 320:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 324:	315f676e 	cmpcc	pc, lr, ror #14
 328:	51524900 	cmppl	r2, r0, lsl #18
 32c:	7361625f 	cmnvc	r1, #-268435451	; 0xf0000005
 330:	705f6369 	subsvc	r6, pc, r9, ror #6
 334:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 338:	4700676e 	strmi	r6, [r0, -lr, ror #14]
 33c:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 340:	31203939 			; <UNDEFINED> instruction: 0x31203939
 344:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
 348:	30322031 	eorscc	r2, r2, r1, lsr r0
 34c:	38303132 	ldmdacc	r0!, {r1, r4, r5, r8, ip, sp}
 350:	28203432 	stmdacs	r0!, {r1, r4, r5, sl, ip, sp}
 354:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 358:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 35c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 360:	613d7570 	teqvs	sp, r0, ror r5
 364:	31316d72 	teqcc	r1, r2, ror sp
 368:	7a6a3637 	bvc	1a8dc4c <gpio_event_clear+0x1a8da10>
 36c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 370:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 374:	613d656e 	teqvs	sp, lr, ror #10
 378:	31316d72 	teqcc	r1, r2, ror sp
 37c:	7a6a3637 	bvc	1a8dc60 <gpio_event_clear+0x1a8da24>
 380:	20732d66 	rsbscs	r2, r3, r6, ror #26
 384:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 388:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 38c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 390:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
 394:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 398:	763d7570 			; <UNDEFINED> instruction: 0x763d7570
 39c:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 3a0:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 3a4:	616d2d20 	cmnvs	sp, r0, lsr #26
 3a8:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 3ac:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 3b0:	2b7a6b36 	blcs	1e9b090 <gpio_event_clear+0x1e9ae54>
 3b4:	2d207066 	stccs	0, cr7, [r0, #-408]!	; 0xfffffe68
 3b8:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 3bc:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 3c0:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 3c4:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 3c8:	20393975 	eorscs	r3, r9, r5, ror r9
 3cc:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 3d0:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 3d4:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 3d8:	4700676e 	strmi	r6, [r0, -lr, ror #14]
 3dc:	5f4f4950 	svcpl	0x004f4950
 3e0:	4e455645 	cdpmi	6, 4, cr5, cr5, cr5, {2}
 3e4:	45445f54 	strbmi	r5, [r4, #-3924]	; 0xfffff0ac
 3e8:	54434554 	strbpl	r4, [r3], #-1364	; 0xfffffaac
 3ec:	Address 0x00000000000003ec is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <gpio_event_clear+0xfffffc94>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	0000000c 	andeq	r0, r0, ip
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000018 	andeq	r0, r0, r8, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000002c 	andeq	r0, r0, ip, lsr #32
  50:	00000044 	andeq	r0, r0, r4, asr #32
  54:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
  58:	86038504 	strhi	r8, [r3], -r4, lsl #10
  5c:	00018e02 	andeq	r8, r1, r2, lsl #28
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	00000070 	andeq	r0, r0, r0, ror r0
  6c:	00000068 	andeq	r0, r0, r8, rrx
  70:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  74:	42018e02 	andmi	r8, r1, #2, 28
  78:	0a54100e 	beq	15040b8 <gpio_event_clear+0x1503e7c>
  7c:	0b42080e 	bleq	10820bc <gpio_event_clear+0x1081e80>
  80:	00000014 	andeq	r0, r0, r4, lsl r0
  84:	00000000 	andeq	r0, r0, r0
  88:	000000d8 	ldrdeq	r0, [r0], -r8
  8c:	00000020 	andeq	r0, r0, r0, lsr #32
  90:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  94:	00018e02 	andeq	r8, r1, r2, lsl #28
  98:	00000014 	andeq	r0, r0, r4, lsl r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	000000f8 	strdeq	r0, [r0], -r8
  a4:	00000020 	andeq	r0, r0, r0, lsr #32
  a8:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  ac:	00018e02 	andeq	r8, r1, r2, lsl #28
  b0:	00000014 	andeq	r0, r0, r4, lsl r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00000118 	andeq	r0, r0, r8, lsl r1
  bc:	00000020 	andeq	r0, r0, r0, lsr #32
  c0:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  c4:	00018e02 	andeq	r8, r1, r2, lsl #28
  c8:	00000014 	andeq	r0, r0, r4, lsl r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00000138 	andeq	r0, r0, r8, lsr r1
  d4:	00000020 	andeq	r0, r0, r0, lsr #32
  d8:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  dc:	00018e02 	andeq	r8, r1, r2, lsl #28
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00000158 	andeq	r0, r0, r8, asr r1
  ec:	00000054 	andeq	r0, r0, r4, asr r0
  f0:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  f4:	100e4201 	andne	r4, lr, r1, lsl #4
  f8:	040e0a4e 	streq	r0, [lr], #-2638	; 0xfffff5b2
  fc:	00000b42 	andeq	r0, r0, r2, asr #22
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	00000000 	andeq	r0, r0, r0
 108:	000001ac 	andeq	r0, r0, ip, lsr #3
 10c:	00000054 	andeq	r0, r0, r4, asr r0
 110:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
 114:	100e4201 	andne	r4, lr, r1, lsl #4
 118:	040e0a4e 	streq	r0, [lr], #-2638	; 0xfffff5b2
 11c:	00000b42 	andeq	r0, r0, r2, asr #22
 120:	00000014 	andeq	r0, r0, r4, lsl r0
 124:	00000000 	andeq	r0, r0, r0
 128:	00000200 	andeq	r0, r0, r0, lsl #4
 12c:	0000003c 	andeq	r0, r0, ip, lsr r0
 130:	84080e4a 	strhi	r0, [r8], #-3658	; 0xfffff1b6
 134:	00018e02 	andeq	r8, r1, r2, lsl #28
 138:	00000014 	andeq	r0, r0, r4, lsl r0
 13c:	00000000 	andeq	r0, r0, r0
 140:	0000023c 	andeq	r0, r0, ip, lsr r2
 144:	00000030 	andeq	r0, r0, r0, lsr r0
 148:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
 14c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_event_clear+0x12cd5f0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <gpio_event_clear+0x421e8>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


kmalloc.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <kmalloc_heap_end>:
   0:	e59f3004 	ldr	r3, [pc, #4]	; c <kmalloc_heap_end+0xc>
   4:	e5930000 	ldr	r0, [r3]
   8:	e12fff1e 	bx	lr
   c:	00000000 	andeq	r0, r0, r0

00000010 <kmalloc_heap_start>:
  10:	e59f3004 	ldr	r3, [pc, #4]	; 1c <kmalloc_heap_start+0xc>
  14:	e5930004 	ldr	r0, [r3, #4]
  18:	e12fff1e 	bx	lr
  1c:	00000000 	andeq	r0, r0, r0

00000020 <kmalloc_heap_ptr>:
  20:	e59f3004 	ldr	r3, [pc, #4]	; 2c <kmalloc_heap_ptr+0xc>
  24:	e5930008 	ldr	r0, [r3, #8]
  28:	e12fff1e 	bx	lr
  2c:	00000000 	andeq	r0, r0, r0

00000030 <kmalloc_init_set_start>:
  30:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  34:	e24dd00c 	sub	sp, sp, #12, 0
  38:	e3510000 	cmp	r1, #0, 0
  3c:	0a00000a 	beq	6c <kmalloc_init_set_start+0x3c>
  40:	e59f306c 	ldr	r3, [pc, #108]	; b4 <kmalloc_init_set_start+0x84>
  44:	e5933008 	ldr	r3, [r3, #8]
  48:	e1530000 	cmp	r3, r0
  4c:	8a00000e 	bhi	8c <kmalloc_init_set_start+0x5c>
  50:	e59f305c 	ldr	r3, [pc, #92]	; b4 <kmalloc_init_set_start+0x84>
  54:	e5830008 	str	r0, [r3, #8]
  58:	e5830004 	str	r0, [r3, #4]
  5c:	e0800001 	add	r0, r0, r1
  60:	e5830000 	str	r0, [r3]
  64:	e28dd00c 	add	sp, sp, #12, 0
  68:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  6c:	e59f3044 	ldr	r3, [pc, #68]	; b8 <kmalloc_init_set_start+0x88>
  70:	e58d3000 	str	r3, [sp]
  74:	e3a03030 	mov	r3, #48, 0	; 0x30
  78:	e59f203c 	ldr	r2, [pc, #60]	; bc <kmalloc_init_set_start+0x8c>
  7c:	e59f103c 	ldr	r1, [pc, #60]	; c0 <kmalloc_init_set_start+0x90>
  80:	e59f003c 	ldr	r0, [pc, #60]	; c4 <kmalloc_init_set_start+0x94>
  84:	ebfffffe 	bl	0 <printk>
  88:	ebfffffe 	bl	0 <clean_reboot>
  8c:	e59f3020 	ldr	r3, [pc, #32]	; b4 <kmalloc_init_set_start+0x84>
  90:	e5933000 	ldr	r3, [r3]
  94:	e58d3004 	str	r3, [sp, #4]
  98:	e58d0000 	str	r0, [sp]
  9c:	e3a03034 	mov	r3, #52, 0	; 0x34
  a0:	e59f2014 	ldr	r2, [pc, #20]	; bc <kmalloc_init_set_start+0x8c>
  a4:	e59f1014 	ldr	r1, [pc, #20]	; c0 <kmalloc_init_set_start+0x90>
  a8:	e59f0018 	ldr	r0, [pc, #24]	; c8 <kmalloc_init_set_start+0x98>
  ac:	ebfffffe 	bl	0 <printk>
  b0:	ebfffffe 	bl	0 <clean_reboot>
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  c4:	0000000c 	andeq	r0, r0, ip
  c8:	0000002c 	andeq	r0, r0, ip, lsr #32

000000cc <kmalloc_init>:
  cc:	e92d4010 	push	{r4, lr}
  d0:	e59f303c 	ldr	r3, [pc, #60]	; 114 <kmalloc_init+0x48>
  d4:	e5933000 	ldr	r3, [r3]
  d8:	e3530000 	cmp	r3, #0, 0
  dc:	1a000006 	bne	fc <kmalloc_init+0x30>
  e0:	e59f302c 	ldr	r3, [pc, #44]	; 114 <kmalloc_init+0x48>
  e4:	e3a02001 	mov	r2, #1, 0
  e8:	e5832000 	str	r2, [r3]
  ec:	e3a01201 	mov	r1, #268435456	; 0x10000000
  f0:	e3a00601 	mov	r0, #1048576	; 0x100000
  f4:	ebfffffe 	bl	30 <kmalloc_init_set_start>
  f8:	e8bd8010 	pop	{r4, pc}
  fc:	e3a03040 	mov	r3, #64, 0	; 0x40
 100:	e59f2010 	ldr	r2, [pc, #16]	; 118 <kmalloc_init+0x4c>
 104:	e59f1010 	ldr	r1, [pc, #16]	; 11c <kmalloc_init+0x50>
 108:	e59f0010 	ldr	r0, [pc, #16]	; 120 <kmalloc_init+0x54>
 10c:	ebfffffe 	bl	0 <printk>
 110:	ebfffffe 	bl	0 <clean_reboot>
 114:	00000000 	andeq	r0, r0, r0
 118:	00000018 	andeq	r0, r0, r8, lsl r0
 11c:	00000000 	andeq	r0, r0, r0
 120:	00000070 	andeq	r0, r0, r0, ror r0

00000124 <kmalloc_notzero>:
 124:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 128:	e24dd00c 	sub	sp, sp, #12, 0
 12c:	e3500000 	cmp	r0, #0, 0
 130:	0a00000a 	beq	160 <kmalloc_notzero+0x3c>
 134:	e2800007 	add	r0, r0, #7, 0
 138:	e3c03007 	bic	r3, r0, #7, 0
 13c:	e59f2060 	ldr	r2, [pc, #96]	; 1a4 <kmalloc_notzero+0x80>
 140:	e5920008 	ldr	r0, [r2, #8]
 144:	e0801003 	add	r1, r0, r3
 148:	e5821008 	str	r1, [r2, #8]
 14c:	e5922000 	ldr	r2, [r2]
 150:	e1510002 	cmp	r1, r2
 154:	8a000009 	bhi	180 <kmalloc_notzero+0x5c>
 158:	e28dd00c 	add	sp, sp, #12, 0
 15c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 160:	e59f3040 	ldr	r3, [pc, #64]	; 1a8 <kmalloc_notzero+0x84>
 164:	e58d3000 	str	r3, [sp]
 168:	e3a03048 	mov	r3, #72, 0	; 0x48
 16c:	e59f2038 	ldr	r2, [pc, #56]	; 1ac <kmalloc_notzero+0x88>
 170:	e59f1038 	ldr	r1, [pc, #56]	; 1b0 <kmalloc_notzero+0x8c>
 174:	e59f0038 	ldr	r0, [pc, #56]	; 1b4 <kmalloc_notzero+0x90>
 178:	ebfffffe 	bl	0 <printk>
 17c:	ebfffffe 	bl	0 <clean_reboot>
 180:	e0422000 	sub	r2, r2, r0
 184:	e58d2004 	str	r2, [sp, #4]
 188:	e58d3000 	str	r3, [sp]
 18c:	e3a0304e 	mov	r3, #78, 0	; 0x4e
 190:	e59f2014 	ldr	r2, [pc, #20]	; 1ac <kmalloc_notzero+0x88>
 194:	e59f1014 	ldr	r1, [pc, #20]	; 1b0 <kmalloc_notzero+0x8c>
 198:	e59f0018 	ldr	r0, [pc, #24]	; 1b8 <kmalloc_notzero+0x94>
 19c:	ebfffffe 	bl	0 <printk>
 1a0:	ebfffffe 	bl	0 <clean_reboot>
 1a4:	00000000 	andeq	r0, r0, r0
 1a8:	000000a0 	andeq	r0, r0, r0, lsr #1
 1ac:	00000028 	andeq	r0, r0, r8, lsr #32
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	0000000c 	andeq	r0, r0, ip
 1b8:	000000a8 	andeq	r0, r0, r8, lsr #1

000001bc <kmalloc>:
 1bc:	e92d4030 	push	{r4, r5, lr}
 1c0:	e24dd00c 	sub	sp, sp, #12, 0
 1c4:	e2504000 	subs	r4, r0, #0, 0
 1c8:	0a000008 	beq	1f0 <kmalloc+0x34>
 1cc:	e1a00004 	mov	r0, r4
 1d0:	ebfffffe 	bl	124 <kmalloc_notzero>
 1d4:	e1a05000 	mov	r5, r0
 1d8:	e1a02004 	mov	r2, r4
 1dc:	e3a01000 	mov	r1, #0, 0
 1e0:	ebfffffe 	bl	0 <memset>
 1e4:	e1a00005 	mov	r0, r5
 1e8:	e28dd00c 	add	sp, sp, #12, 0
 1ec:	e8bd8030 	pop	{r4, r5, pc}
 1f0:	e59f3018 	ldr	r3, [pc, #24]	; 210 <kmalloc+0x54>
 1f4:	e58d3000 	str	r3, [sp]
 1f8:	e3a03054 	mov	r3, #84, 0	; 0x54
 1fc:	e59f2010 	ldr	r2, [pc, #16]	; 214 <kmalloc+0x58>
 200:	e59f1010 	ldr	r1, [pc, #16]	; 218 <kmalloc+0x5c>
 204:	e59f0010 	ldr	r0, [pc, #16]	; 21c <kmalloc+0x60>
 208:	ebfffffe 	bl	0 <printk>
 20c:	ebfffffe 	bl	0 <clean_reboot>
 210:	000000a0 	andeq	r0, r0, r0, lsr #1
 214:	00000038 	andeq	r0, r0, r8, lsr r0
 218:	00000000 	andeq	r0, r0, r0
 21c:	0000000c 	andeq	r0, r0, ip

00000220 <kmalloc_aligned>:
 220:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 224:	e24dd00c 	sub	sp, sp, #12, 0
 228:	e3500000 	cmp	r0, #0, 0
 22c:	0a000014 	beq	284 <kmalloc_aligned+0x64>
 230:	e2613000 	rsb	r3, r1, #0, 0
 234:	e1d13003 	bics	r3, r1, r3
 238:	1a000019 	bne	2a4 <kmalloc_aligned+0x84>
 23c:	e3510008 	cmp	r1, #8, 0
 240:	33a01008 	movcc	r1, #8, 0
 244:	e59f30c0 	ldr	r3, [pc, #192]	; 30c <kmalloc_aligned+0xec>
 248:	e5932008 	ldr	r2, [r3, #8]
 24c:	e2613000 	rsb	r3, r1, #0, 0
 250:	e1d1c003 	bics	ip, r1, r3
 254:	1a00001b 	bne	2c8 <kmalloc_aligned+0xa8>
 258:	e0822001 	add	r2, r2, r1
 25c:	e2422001 	sub	r2, r2, #1, 0
 260:	e0033002 	and	r3, r3, r2
 264:	e2411001 	sub	r1, r1, #1, 0
 268:	e1110003 	tst	r1, r3
 26c:	1a00001d 	bne	2e8 <kmalloc_aligned+0xc8>
 270:	e59f2094 	ldr	r2, [pc, #148]	; 30c <kmalloc_aligned+0xec>
 274:	e5823008 	str	r3, [r2, #8]
 278:	ebfffffe 	bl	1bc <kmalloc>
 27c:	e28dd00c 	add	sp, sp, #12, 0
 280:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 284:	e59f3084 	ldr	r3, [pc, #132]	; 310 <kmalloc_aligned+0xf0>
 288:	e58d3000 	str	r3, [sp]
 28c:	e3a0305f 	mov	r3, #95, 0	; 0x5f
 290:	e59f207c 	ldr	r2, [pc, #124]	; 314 <kmalloc_aligned+0xf4>
 294:	e59f107c 	ldr	r1, [pc, #124]	; 318 <kmalloc_aligned+0xf8>
 298:	e59f007c 	ldr	r0, [pc, #124]	; 31c <kmalloc_aligned+0xfc>
 29c:	ebfffffe 	bl	0 <printk>
 2a0:	ebfffffe 	bl	0 <clean_reboot>
 2a4:	ebfffffe 	bl	0 <rpi_reset_putc>
 2a8:	e59f3070 	ldr	r3, [pc, #112]	; 320 <kmalloc_aligned+0x100>
 2ac:	e58d3000 	str	r3, [sp]
 2b0:	e3a03060 	mov	r3, #96, 0	; 0x60
 2b4:	e59f2058 	ldr	r2, [pc, #88]	; 314 <kmalloc_aligned+0xf4>
 2b8:	e59f1058 	ldr	r1, [pc, #88]	; 318 <kmalloc_aligned+0xf8>
 2bc:	e59f0060 	ldr	r0, [pc, #96]	; 324 <kmalloc_aligned+0x104>
 2c0:	ebfffffe 	bl	0 <printk>
 2c4:	ebfffffe 	bl	0 <clean_reboot>
 2c8:	e59f3058 	ldr	r3, [pc, #88]	; 328 <kmalloc_aligned+0x108>
 2cc:	e58d3000 	str	r3, [sp]
 2d0:	e3a03011 	mov	r3, #17, 0
 2d4:	e59f2050 	ldr	r2, [pc, #80]	; 32c <kmalloc_aligned+0x10c>
 2d8:	e59f1038 	ldr	r1, [pc, #56]	; 318 <kmalloc_aligned+0xf8>
 2dc:	e59f0038 	ldr	r0, [pc, #56]	; 31c <kmalloc_aligned+0xfc>
 2e0:	ebfffffe 	bl	0 <printk>
 2e4:	ebfffffe 	bl	0 <clean_reboot>
 2e8:	ebfffffe 	bl	0 <rpi_reset_putc>
 2ec:	e59f303c 	ldr	r3, [pc, #60]	; 330 <kmalloc_aligned+0x110>
 2f0:	e58d3000 	str	r3, [sp]
 2f4:	e3a03068 	mov	r3, #104, 0	; 0x68
 2f8:	e59f2014 	ldr	r2, [pc, #20]	; 314 <kmalloc_aligned+0xf4>
 2fc:	e59f1014 	ldr	r1, [pc, #20]	; 318 <kmalloc_aligned+0xf8>
 300:	e59f002c 	ldr	r0, [pc, #44]	; 334 <kmalloc_aligned+0x114>
 304:	ebfffffe 	bl	0 <printk>
 308:	ebfffffe 	bl	0 <clean_reboot>
 30c:	00000000 	andeq	r0, r0, r0
 310:	000000a0 	andeq	r0, r0, r0, lsr #1
 314:	00000040 	andeq	r0, r0, r0, asr #32
 318:	00000000 	andeq	r0, r0, r0
 31c:	0000000c 	andeq	r0, r0, ip
 320:	0000011c 	andeq	r0, r0, ip, lsl r1
 324:	000000e8 	andeq	r0, r0, r8, ror #1
 328:	00000130 	andeq	r0, r0, r0, lsr r1
 32c:	00000050 	andeq	r0, r0, r0, asr r0
 330:	00000168 	andeq	r0, r0, r8, ror #2
 334:	0000013c 	andeq	r0, r0, ip, lsr r1

00000338 <kfree>:
 338:	e12fff1e 	bx	lr

0000033c <kfree_all>:
 33c:	e59f3008 	ldr	r3, [pc, #8]	; 34c <kfree_all+0x10>
 340:	e5932004 	ldr	r2, [r3, #4]
 344:	e5832008 	str	r2, [r3, #8]
 348:	e12fff1e 	bx	lr
 34c:	00000000 	andeq	r0, r0, r0

00000350 <kfree_pop>:
 350:	e59f3048 	ldr	r3, [pc, #72]	; 3a0 <kfree_pop+0x50>
 354:	e5933004 	ldr	r3, [r3, #4]
 358:	e1530000 	cmp	r3, r0
 35c:	8a000006 	bhi	37c <kfree_pop+0x2c>
 360:	e59f3038 	ldr	r3, [pc, #56]	; 3a0 <kfree_pop+0x50>
 364:	e5933000 	ldr	r3, [r3]
 368:	e1530000 	cmp	r3, r0
 36c:	3a000002 	bcc	37c <kfree_pop+0x2c>
 370:	e59f3028 	ldr	r3, [pc, #40]	; 3a0 <kfree_pop+0x50>
 374:	e5830008 	str	r0, [r3, #8]
 378:	e12fff1e 	bx	lr
 37c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 380:	e24dd00c 	sub	sp, sp, #12, 0
 384:	e58d0000 	str	r0, [sp]
 388:	e3a03077 	mov	r3, #119, 0	; 0x77
 38c:	e59f2010 	ldr	r2, [pc, #16]	; 3a4 <kfree_pop+0x54>
 390:	e59f1010 	ldr	r1, [pc, #16]	; 3a8 <kfree_pop+0x58>
 394:	e59f0010 	ldr	r0, [pc, #16]	; 3ac <kfree_pop+0x5c>
 398:	ebfffffe 	bl	0 <printk>
 39c:	ebfffffe 	bl	0 <clean_reboot>
 3a0:	00000000 	andeq	r0, r0, r0
 3a4:	00000058 	andeq	r0, r0, r8, asr r0
 3a8:	00000000 	andeq	r0, r0, r0
 3ac:	00000184 	andeq	r0, r0, r4, lsl #3

Disassembly of section .data:

00000000 <heap_end>:
   0:	00200000 	eoreq	r0, r0, r0

00000004 <heap_start>:
   4:	00000000 	andeq	r0, r0, r0

00000008 <heap>:
   8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss:

00000000 <init_p.6>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
   4:	2e636f6c 	cdpcs	15, 6, cr6, cr3, cr12, {3}
   8:	00000063 	andeq	r0, r0, r3, rrx
   c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  10:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  14:	3a73253a 	bcc	1cc9504 <kfree_pop+0x1cc91b4>
  18:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  1c:	00000a73 	andeq	r0, r0, r3, ror sl
  20:	5f78616d 	svcpl	0x0078616d
  24:	7479626e 	ldrbtvc	r6, [r9], #-622	; 0xfffffd92
  28:	00007365 	andeq	r7, r0, r5, ror #6
  2c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  30:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  34:	3a73253a 	bcc	1cc9524 <kfree_pop+0x1cc91d4>
  38:	733a6425 	teqvc	sl, #620756992	; 0x25000000
  3c:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  40:	6820676e 	stmdavs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  44:	20706165 	rsbscs	r6, r0, r5, ror #2
  48:	25206f74 	strcs	r6, [r0, #-3956]!	; 0xfffff08c
  4c:	77203a70 			; <UNDEFINED> instruction: 0x77203a70
  50:	206c6c69 	rsbcs	r6, ip, r9, ror #24
  54:	20746968 	rsbscs	r6, r4, r8, ror #18
  58:	20656874 	rsbcs	r6, r5, r4, ror r8
  5c:	20646c6f 	rsbcs	r6, r4, pc, ror #24
  60:	70616568 	rsbvc	r6, r1, r8, ror #10
  64:	20746120 	rsbscs	r6, r4, r0, lsr #2
  68:	0a0a7025 	beq	29c104 <kfree_pop+0x29bdb4>
  6c:	00000000 	andeq	r0, r0, r0
  70:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  74:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  78:	3a73253a 	bcc	1cc9568 <kfree_pop+0x1cc9218>
  7c:	613a6425 	teqvs	sl, r5, lsr #8
  80:	6165726c 	cmnvs	r5, ip, ror #4
  84:	63207964 			; <UNDEFINED> instruction: 0x63207964
  88:	656c6c61 	strbvs	r6, [ip, #-3169]!	; 0xfffff39f
  8c:	6d6b2064 	stclvs	0, cr2, [fp, #-400]!	; 0xfffffe70
  90:	6f6c6c61 	svcvs	0x006c6c61
  94:	6e695f63 	cdpvs	15, 6, cr5, cr9, cr3, {3}
  98:	0a0a7469 	beq	29d244 <kfree_pop+0x29cef4>
  9c:	00000000 	andeq	r0, r0, r0
  a0:	7479626e 	ldrbtvc	r6, [r9], #-622	; 0xfffffd92
  a4:	00007365 	andeq	r7, r0, r5, ror #6
  a8:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  ac:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  b0:	3a73253a 	bcc	1cc95a0 <kfree_pop+0x1cc9250>
  b4:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  b8:	626e2064 	rsbvs	r2, lr, #100, 0	; 0x64
  bc:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
  c0:	63786520 	cmnvs	r8, #32, 10	; 0x8000000
  c4:	65646565 	strbvs	r6, [r4, #-1381]!	; 0xfffffa9b
  c8:	69732064 	ldmdbvs	r3!, {r2, r5, r6, sp}^
  cc:	6f20657a 	svcvs	0x0020657a
  d0:	65682066 	strbvs	r2, [r8, #-102]!	; 0xffffff9a
  d4:	62207061 	eorvs	r7, r0, #97, 0	; 0x61
  d8:	75252079 	strvc	r2, [r5, #-121]!	; 0xffffff87
  dc:	79626e20 	stmdbvc	r2!, {r5, r9, sl, fp, sp, lr}^
  e0:	0a736574 	beq	1cd96b8 <kfree_pop+0x1cd9368>
  e4:	0000000a 	andeq	r0, r0, sl
  e8:	4f525245 	svcmi	0x00525245
  ec:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  f0:	3a73253a 	bcc	1cc95e0 <kfree_pop+0x1cc9290>
  f4:	203a6425 	eorscs	r6, sl, r5, lsr #8
  f8:	534c4146 	movtpl	r4, #49478	; 0xc146
  fc:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
 100:	3a293e73 	bcc	a4fad4 <kfree_pop+0xa4f784>
 104:	73736120 	cmnvc	r3, #8
 108:	6e696d75 	mcrvs	13, 3, r6, cr9, cr5, {3}
 10c:	6f702067 	svcvs	0x00702067
 110:	20726577 	rsbscs	r6, r2, r7, ror r5
 114:	7420666f 	strtvc	r6, [r0], #-1647	; 0xfffff991
 118:	000a6f77 	andeq	r6, sl, r7, ror pc
 11c:	705f7369 	subsvc	r7, pc, r9, ror #6
 120:	2832776f 	ldmdacs	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}
 124:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 128:	6e656d6e 	cdpvs	13, 6, cr6, cr5, cr14, {3}
 12c:	00002974 	andeq	r2, r0, r4, ror r9
 130:	705f7369 	subsvc	r7, pc, r9, ror #6
 134:	2832776f 	ldmdacs	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}
 138:	0000296e 	andeq	r2, r0, lr, ror #18
 13c:	4f525245 	svcmi	0x00525245
 140:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
 144:	3a73253a 	bcc	1cc9634 <kfree_pop+0x1cc92e4>
 148:	203a6425 	eorscs	r6, sl, r5, lsr #8
 14c:	534c4146 	movtpl	r4, #49478	; 0xc146
 150:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
 154:	3a293e73 	bcc	a4fb28 <kfree_pop+0xa4f7d8>
 158:	706d6920 	rsbvc	r6, sp, r0, lsr #18
 15c:	6973736f 	ldmdbvs	r3!, {r0, r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}^
 160:	0a656c62 	beq	195b2f0 <kfree_pop+0x195afa0>
 164:	00000000 	andeq	r0, r0, r0
 168:	615f7369 	cmpvs	pc, r9, ror #6
 16c:	6e67696c 	vnmulvs.f16	s13, s14, s25	; <UNPREDICTABLE>
 170:	68286465 	stmdavs	r8!, {r0, r2, r5, r6, sl, sp, lr}
 174:	6c61202c 	stclvs	0, cr2, [r1], #-176	; 0xffffff50
 178:	6d6e6769 	stclvs	7, cr6, [lr, #-420]!	; 0xfffffe5c
 17c:	29746e65 	ldmdbcs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 180:	00000000 	andeq	r0, r0, r0
 184:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
 188:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
 18c:	3a73253a 	bcc	1cc967c <kfree_pop+0x1cc932c>
 190:	703a6425 	eorsvc	r6, sl, r5, lsr #8
 194:	746e696f 	strbtvc	r6, [lr], #-2415	; 0xfffff691
 198:	25207265 	strcs	r7, [r0, #-613]!	; 0xfffffd9b
 19c:	61772070 	cmnvs	r7, r0, ror r0
 1a0:	656e2073 	strbvs	r2, [lr, #-115]!	; 0xffffff8d
 1a4:	20726576 	rsbscs	r6, r2, r6, ror r5
 1a8:	6f6c6c61 	svcvs	0x006c6c61
 1ac:	65746163 	ldrbvs	r6, [r4, #-355]!	; 0xfffffe9d
 1b0:	000a0a64 	andeq	r0, sl, r4, ror #20

Disassembly of section .rodata:

00000000 <__FUNCTION__.7>:
   0:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
   4:	5f636f6c 	svcpl	0x00636f6c
   8:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
   c:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
  10:	6174735f 	cmnvs	r4, pc, asr r3
  14:	00007472 	andeq	r7, r0, r2, ror r4

00000018 <__FUNCTION__.5>:
  18:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  1c:	5f636f6c 	svcpl	0x00636f6c
  20:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  24:	00000000 	andeq	r0, r0, r0

00000028 <__FUNCTION__.4>:
  28:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  2c:	5f636f6c 	svcpl	0x00636f6c
  30:	7a746f6e 	bvc	1d1bdf0 <kfree_pop+0x1d1baa0>
  34:	006f7265 	rsbeq	r7, pc, r5, ror #4

00000038 <__FUNCTION__.2>:
  38:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  3c:	00636f6c 	rsbeq	r6, r3, ip, ror #30

00000040 <__FUNCTION__.1>:
  40:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  44:	5f636f6c 	svcpl	0x00636f6c
  48:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  4c:	0064656e 	rsbeq	r6, r4, lr, ror #10

00000050 <__FUNCTION__.3>:
  50:	6e756f72 	mrcvs	15, 3, r6, cr5, cr2, {3}
  54:	00707564 	rsbseq	r7, r0, r4, ror #10

00000058 <__FUNCTION__.0>:
  58:	6572666b 	ldrbvs	r6, [r2, #-1643]!	; 0xfffff995
  5c:	6f705f65 	svcvs	0x00705f65
  60:	Address 0x0000000000000060 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000008e9 	andeq	r0, r0, r9, ror #17
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000232 	andeq	r0, r0, r2, lsr r2
  10:	00019a0c 	andeq	r9, r1, ip, lsl #20
  14:	00015d00 	andeq	r5, r1, r0, lsl #26
  18:	00000000 	andeq	r0, r0, r0
  1c:	0003b000 	andeq	fp, r3, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	38070403 	stmdacc	r7, {r0, r1, sl}
  30:	03000001 	movweq	r0, #1
  34:	01030601 	tsteq	r3, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00002405 	andeq	r2, r0, r5, lsl #8
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000085 	andeq	r0, r0, r5, lsl #1
  48:	70050803 	andvc	r0, r5, r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	00d60801 	sbcseq	r0, r6, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00014507 	andeq	r4, r1, r7, lsl #10
  5c:	012f0400 			; <UNDEFINED> instruction: 0x012f0400
  60:	34030000 	strcc	r0, [r3], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	000001c3 	andeq	r0, r0, r3, asr #3
  70:	18070803 	stmdane	r7, {r0, r1, fp}
  74:	03000001 	movweq	r0, #1
  78:	01580801 	cmpeq	r8, r1, lsl #16
  7c:	77050000 	strvc	r0, [r5, -r0]
  80:	03000000 	movweq	r0, #0
  84:	01d50408 	bicseq	r0, r5, r8, lsl #8
  88:	04060000 	streq	r0, [r6], #-0
  8c:	2c040707 	stccs	7, cr0, [r4], {7}
  90:	01000000 	mrseq	r0, (UNDEF: 0)
  94:	00a4061f 	adceq	r0, r4, pc, lsl r6
  98:	3f080000 	svccc	0x00080000
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00002000 	andeq	r2, r0, r0
  a4:	0000e409 	andeq	lr, r0, r9, lsl #8
  a8:	0d220100 	stfeqs	f0, [r2, #-0]
  ac:	00000077 	andeq	r0, r0, r7, ror r0
  b0:	00005a0a 	andeq	r5, r0, sl, lsl #20
  b4:	0e230100 	sufeqs	f0, f3, f0
  b8:	000000c2 	andeq	r0, r0, r2, asr #1
  bc:	00080305 	andeq	r0, r8, r5, lsl #6
  c0:	040b0000 	streq	r0, [fp], #-0
  c4:	00000077 	andeq	r0, r0, r7, ror r0
  c8:	00002e0a 	andeq	r2, r0, sl, lsl #28
  cc:	0e240100 	sufeqs	f0, f4, f0
  d0:	000000c2 	andeq	r0, r0, r2, asr #1
  d4:	00040305 	andeq	r0, r4, r5, lsl #6
  d8:	0f0a0000 	svceq	0x000a0000
  dc:	01000001 	tsteq	r0, r1
  e0:	00c20e25 	sbceq	r0, r2, r5, lsr #28
  e4:	03050000 	movweq	r0, #20480	; 0x5000
  e8:	00000000 	andeq	r0, r0, r0
  ec:	0000660c 	andeq	r6, r0, ip, lsl #12
  f0:	06750100 	ldrbteq	r0, [r5], -r0, lsl #2
  f4:	00000350 	andeq	r0, r0, r0, asr r3
  f8:	00000060 	andeq	r0, r0, r0, rrx
  fc:	01649c01 	cmneq	r4, r1, lsl #24
 100:	700d0000 	andvc	r0, sp, r0
 104:	16750100 	ldrbtne	r0, [r5], -r0, lsl #2
 108:	0000008a 	andeq	r0, r0, sl, lsl #1
 10c:	00000006 	andeq	r0, r0, r6
 110:	00000000 	andeq	r0, r0, r0
 114:	0000930e 	andeq	r9, r0, lr, lsl #6
 118:	00017400 	andeq	r7, r1, r0, lsl #8
 11c:	58030500 	stmdapl	r3, {r8, sl}
 120:	0f000000 	svceq	0x00000000
 124:	0000039c 	muleq	r0, ip, r3
 128:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 12c:	0000015a 	andeq	r0, r0, sl, asr r1
 130:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 134:	00018403 	andeq	r8, r1, r3, lsl #8
 138:	51011000 	mrspl	r1, (UNDEF: 1)
 13c:	00000305 	andeq	r0, r0, r5, lsl #6
 140:	01100000 	tsteq	r0, r0
 144:	58030552 	stmdapl	r3, {r1, r4, r6, r8, sl}
 148:	10000000 	andne	r0, r0, r0
 14c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 150:	7d021077 	stcvc	0, cr1, [r2, #-476]	; 0xfffffe24
 154:	01f30300 	mvnseq	r0, r0, lsl #6
 158:	a0110050 	andsge	r0, r1, r0, asr r0
 15c:	c8000003 	stmdagt	r0, {r0, r1}
 160:	00000008 	andeq	r0, r0, r8
 164:	00007e12 	andeq	r7, r0, r2, lsl lr
 168:	00017400 	andeq	r7, r1, r0, lsl #8
 16c:	002c1300 	eoreq	r1, ip, r0, lsl #6
 170:	00090000 	andeq	r0, r9, r0
 174:	00016405 	andeq	r6, r1, r5, lsl #8
 178:	00481400 	subeq	r1, r8, r0, lsl #8
 17c:	72010000 	andvc	r0, r1, #0, 0
 180:	00033c06 	andeq	r3, r3, r6, lsl #24
 184:	00001400 	andeq	r1, r0, r0, lsl #8
 188:	0c9c0100 	ldfeqs	f0, [ip], {0}
 18c:	00000039 	andeq	r0, r0, r9, lsr r0
 190:	38066f01 	stmdacc	r6, {r0, r8, r9, sl, fp, sp, lr}
 194:	04000003 	streq	r0, [r0], #-3
 198:	01000000 	mrseq	r0, (UNDEF: 0)
 19c:	0001ae9c 	muleq	r1, ip, lr
 1a0:	00701500 	rsbseq	r1, r0, r0, lsl #10
 1a4:	8a126f01 	bhi	49bdb0 <kfree_pop+0x49ba60>
 1a8:	01000000 	mrseq	r0, (UNDEF: 0)
 1ac:	22160050 	andscs	r0, r6, #80, 0	; 0x50
 1b0:	01000002 	tsteq	r0, r2
 1b4:	008a075e 	addeq	r0, sl, lr, asr r7
 1b8:	02200000 	eoreq	r0, r0, #0, 0
 1bc:	01180000 	tsteq	r8, r0
 1c0:	9c010000 	stcls	0, cr0, [r1], {-0}
 1c4:	0000042c 	andeq	r0, r0, ip, lsr #8
 1c8:	0001dc17 	andeq	sp, r1, r7, lsl ip
 1cc:	205e0100 	subscs	r0, lr, r0, lsl #2
 1d0:	0000002c 	andeq	r0, r0, ip, lsr #32
 1d4:	00000047 	andeq	r0, r0, r7, asr #32
 1d8:	00000033 	andeq	r0, r0, r3, lsr r0
 1dc:	0000ad17 	andeq	sl, r0, r7, lsl sp
 1e0:	315e0100 	cmpcc	lr, r0, lsl #2
 1e4:	0000002c 	andeq	r0, r0, ip, lsr #32
 1e8:	000000e0 	andeq	r0, r0, r0, ror #1
 1ec:	000000cc 	andeq	r0, r0, ip, asr #1
 1f0:	0000930e 	andeq	r9, r0, lr, lsl #6
 1f4:	00043c00 	andeq	r3, r4, r0, lsl #24
 1f8:	40030500 	andmi	r0, r3, r0, lsl #10
 1fc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 200:	66010068 	strvs	r0, [r1], -r8, rrx
 204:	00002c0e 	andeq	r2, r0, lr, lsl #24
 208:	00019600 	andeq	r9, r1, r0, lsl #12
 20c:	00018a00 	andeq	r8, r1, r0, lsl #20
 210:	08541900 	ldmdaeq	r4, {r8, fp, ip}^
 214:	02300000 	eorseq	r0, r0, #0, 0
 218:	30040000 	andcc	r0, r4, r0
 21c:	04000002 	streq	r0, [r0], #-2
 220:	01000000 	mrseq	r0, (UNDEF: 0)
 224:	02380560 	eorseq	r0, r8, #96, 10	; 0x18000000
 228:	651a0000 	ldrvs	r0, [sl, #-0]
 22c:	ea000008 	b	28 <.debug_info+0x28>
 230:	e8000001 	stmda	r0, {r0}
 234:	00000001 	andeq	r0, r0, r1
 238:	00089619 	andeq	r9, r8, r9, lsl r6
 23c:	00023c00 	andeq	r3, r2, r0, lsl #24
 240:	023c0200 	eorseq	r0, ip, #0, 4
 244:	00080000 	andeq	r0, r8, r0
 248:	61010000 	mrsvs	r0, (UNDEF: 1)
 24c:	00026c11 	andeq	r6, r2, r1, lsl ip
 250:	08b11a00 	ldmeq	r1!, {r9, fp, ip}
 254:	01ff0000 	mvnseq	r0, r0
 258:	01fd0000 	mvnseq	r0, r0
 25c:	a71a0000 	ldrge	r0, [sl, -r0]
 260:	15000008 	strne	r0, [r0, #-8]
 264:	13000002 	movwne	r0, #2
 268:	00000002 	andeq	r0, r0, r2
 26c:	00081f1b 	andeq	r1, r8, fp, lsl pc
 270:	00024c00 	andeq	r4, r2, r0, lsl #24
 274:	00180100 	andseq	r0, r8, r0, lsl #2
 278:	67010000 	strvs	r0, [r1, -r0]
 27c:	00030a09 	andeq	r0, r3, r9, lsl #20
 280:	083a1a00 	ldmdaeq	sl!, {r9, fp, ip}
 284:	022e0000 	eoreq	r0, lr, #0, 0
 288:	02280000 	eoreq	r0, r8, #0, 0
 28c:	301a0000 	andscc	r0, sl, r0
 290:	75000008 	strvc	r0, [r0, #-8]
 294:	6d000002 	stcvs	0, cr0, [r0, #-8]
 298:	1c000002 	stcne	0, cr0, [r0], {2}
 29c:	00000018 	andeq	r0, r0, r8, lsl r0
 2a0:	00085419 	andeq	r5, r8, r9, lsl r4
 2a4:	00024c00 	andeq	r4, r2, r0, lsl #24
 2a8:	024c0400 	subeq	r0, ip, #0, 8
 2ac:	00040000 	andeq	r0, r4, r0
 2b0:	11010000 	mrsne	r0, (UNDEF: 1)
 2b4:	0002c705 	andeq	ip, r2, r5, lsl #14
 2b8:	08651a00 	stmdaeq	r5!, {r9, fp, ip}^
 2bc:	02b30000 	adcseq	r0, r3, #0, 0
 2c0:	02b10000 	adcseq	r0, r1, #0, 0
 2c4:	0f000000 	svceq	0x00000000
 2c8:	000002e4 	andeq	r0, r0, r4, ror #5
 2cc:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 2d0:	000002ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 2d4:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 2d8:	00000c03 	andeq	r0, r0, r3, lsl #24
 2dc:	51011000 	mrspl	r1, (UNDEF: 1)
 2e0:	00000305 	andeq	r0, r0, r5, lsl #6
 2e4:	01100000 	tsteq	r0, r0
 2e8:	50030552 	andpl	r0, r3, r2, asr r5
 2ec:	10000000 	andne	r0, r0, r0
 2f0:	41015301 	tstmi	r1, r1, lsl #6
 2f4:	007d0210 	rsbseq	r0, sp, r0, lsl r2
 2f8:	01300305 	teqeq	r0, r5, lsl #6
 2fc:	11000000 	mrsne	r0, (UNDEF: 0)
 300:	000002e8 	andeq	r0, r0, r8, ror #5
 304:	000008c8 	andeq	r0, r0, r8, asr #17
 308:	70190000 	andsvc	r0, r9, r0
 30c:	64000008 	strvs	r0, [r0], #-8
 310:	03000002 	movweq	r0, #2
 314:	00000264 	andeq	r0, r0, r4, ror #4
 318:	00000004 	andeq	r0, r0, r4
 31c:	3e056801 	cdpcc	8, 0, cr6, cr5, cr1, {0}
 320:	1a000003 	bne	334 <.debug_info+0x334>
 324:	0000088b 	andeq	r0, r0, fp, lsl #17
 328:	000002c8 	andeq	r0, r0, r8, asr #5
 32c:	000002c6 	andeq	r0, r0, r6, asr #5
 330:	0008811a 	andeq	r8, r8, sl, lsl r1
 334:	0002dd00 	andeq	sp, r2, r0, lsl #26
 338:	0002db00 	andeq	sp, r2, r0, lsl #22
 33c:	7c0f0000 	stcvc	0, cr0, [pc], {-0}
 340:	41000002 	tstmi	r0, r2
 344:	53000004 	movwpl	r0, #4
 348:	10000003 	andne	r0, r0, r3
 34c:	f3035001 	vhadd.u8	d5, d3, d1
 350:	0f005001 	svceq	0x00005001
 354:	000002a0 	andeq	r0, r0, r0, lsr #5
 358:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 35c:	0000038c 	andeq	r0, r0, ip, lsl #7
 360:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 364:	00000c03 	andeq	r0, r0, r3, lsl #24
 368:	51011000 	mrspl	r1, (UNDEF: 1)
 36c:	00000305 	andeq	r0, r0, r5, lsl #6
 370:	01100000 	tsteq	r0, r0
 374:	40030552 	andmi	r0, r3, r2, asr r5
 378:	10000000 	andne	r0, r0, r0
 37c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 380:	7d02105f 	stcvc	0, cr1, [r2, #-380]	; 0xfffffe84
 384:	a0030500 	andge	r0, r3, r0, lsl #10
 388:	00000000 	andeq	r0, r0, r0
 38c:	0002a411 	andeq	sl, r2, r1, lsl r4
 390:	0008c800 	andeq	ip, r8, r0, lsl #16
 394:	02a81100 	adceq	r1, r8, #0
 398:	08d40000 	ldmeq	r4, {}^	; <UNPREDICTABLE>
 39c:	c40f0000 	strgt	r0, [pc], #-0	; 8 <.debug_info+0x8>
 3a0:	bc000002 	stclt	0, cr0, [r0], {2}
 3a4:	d7000008 	strle	r0, [r0, -r8]
 3a8:	10000003 	andne	r0, r0, r3
 3ac:	03055001 	movweq	r5, #20481	; 0x5001
 3b0:	000000e8 	andeq	r0, r0, r8, ror #1
 3b4:	05510110 	ldrbeq	r0, [r1, #-272]	; 0xfffffef0
 3b8:	00000003 	andeq	r0, r0, r3
 3bc:	52011000 	andpl	r1, r1, #0, 0
 3c0:	00400305 	subeq	r0, r0, r5, lsl #6
 3c4:	01100000 	tsteq	r0, r0
 3c8:	60080253 	andvs	r0, r8, r3, asr r2
 3cc:	007d0210 	rsbseq	r0, sp, r0, lsl r2
 3d0:	011c0305 	tsteq	ip, r5, lsl #6
 3d4:	11000000 	mrsne	r0, (UNDEF: 0)
 3d8:	000002c8 	andeq	r0, r0, r8, asr #5
 3dc:	000008c8 	andeq	r0, r0, r8, asr #17
 3e0:	0002ec11 	andeq	lr, r2, r1, lsl ip
 3e4:	0008d400 	andeq	sp, r8, r0, lsl #8
 3e8:	03080f00 	movweq	r0, #36608	; 0x8f00
 3ec:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
 3f0:	04220000 	strteq	r0, [r2], #-0
 3f4:	01100000 	tsteq	r0, r0
 3f8:	3c030550 	cfstr32cc	mvfx0, [r3], {80}	; 0x50
 3fc:	10000001 	andne	r0, r0, r1
 400:	03055101 	movweq	r5, #20737	; 0x5101
 404:	00000000 	andeq	r0, r0, r0
 408:	05520110 	ldrbeq	r0, [r2, #-272]	; 0xfffffef0
 40c:	00004003 	andeq	r4, r0, r3
 410:	53011000 	movwpl	r1, #4096	; 0x1000
 414:	10680802 	rsbne	r0, r8, r2, lsl #16
 418:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 41c:	00016803 	andeq	r6, r1, r3, lsl #16
 420:	0c110000 	ldceq	0, cr0, [r1], {-0}
 424:	c8000003 	stmdagt	r0, {r0, r1}
 428:	00000008 	andeq	r0, r0, r8
 42c:	00007e12 	andeq	r7, r0, r2, lsl lr
 430:	00043c00 	andeq	r3, r4, r0, lsl #24
 434:	002c1300 	eoreq	r1, ip, r0, lsl #6
 438:	000f0000 	andeq	r0, pc, r0
 43c:	00042c05 	andeq	r2, r4, r5, lsl #24
 440:	01f41600 	mvnseq	r1, r0, lsl #12
 444:	53010000 	movwpl	r0, #4096	; 0x1000
 448:	00008a07 	andeq	r8, r0, r7, lsl #20
 44c:	0001bc00 	andeq	fp, r1, r0, lsl #24
 450:	00006400 	andeq	r6, r0, r0, lsl #8
 454:	089c0100 	ldmeq	ip, {r8}
 458:	17000005 	strne	r0, [r0, -r5]
 45c:	000001dc 	ldrdeq	r0, [r0], -ip
 460:	2c185301 	ldccs	3, cr5, [r8], {1}
 464:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
 468:	f0000002 			; <UNDEFINED> instruction: 0xf0000002
 46c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 470:	00000093 	muleq	r0, r3, r0
 474:	00000518 	andeq	r0, r0, r8, lsl r5
 478:	00380305 	eorseq	r0, r8, r5, lsl #6
 47c:	8e1d0000 	cdphi	0, 1, cr0, cr13, cr0, {0}
 480:	01000000 	mrseq	r0, (UNDEF: 0)
 484:	008a0b55 	addeq	r0, sl, r5, asr fp
 488:	03300000 	teqeq	r0, #0, 0
 48c:	032c0000 			; <UNDEFINED> instruction: 0x032c0000
 490:	d40f0000 	strle	r0, [pc], #-0	; 8 <.debug_info+0x8>
 494:	1d000001 	stcne	0, cr0, [r0, #-4]
 498:	a6000005 	strge	r0, [r0], -r5
 49c:	10000004 	andne	r0, r0, r4
 4a0:	74025001 	strvc	r5, [r2], #-1
 4a4:	e40f0000 	str	r0, [pc], #-0	; 8 <.debug_info+0x8>
 4a8:	e0000001 	and	r0, r0, r1
 4ac:	c5000008 	strgt	r0, [r0, #-8]
 4b0:	10000004 	andne	r0, r0, r4
 4b4:	75025001 	strvc	r5, [r2, #-1]
 4b8:	51011000 	mrspl	r1, (UNDEF: 1)
 4bc:	01103001 	tsteq	r0, r1
 4c0:	00740252 	rsbseq	r0, r4, r2, asr r2
 4c4:	020c0f00 	andeq	r0, ip, #0, 30
 4c8:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
 4cc:	04fe0000 	ldrbteq	r0, [lr], #0
 4d0:	01100000 	tsteq	r0, r0
 4d4:	0c030550 	cfstr32eq	mvfx0, [r3], {80}	; 0x50
 4d8:	10000000 	andne	r0, r0, r0
 4dc:	03055101 	movweq	r5, #20737	; 0x5101
 4e0:	00000000 	andeq	r0, r0, r0
 4e4:	05520110 	ldrbeq	r0, [r2, #-272]	; 0xfffffef0
 4e8:	00003803 	andeq	r3, r0, r3, lsl #16
 4ec:	53011000 	movwpl	r1, #4096	; 0x1000
 4f0:	10540802 	subsne	r0, r4, r2, lsl #16
 4f4:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 4f8:	0000a003 	andeq	sl, r0, r3
 4fc:	10110000 	andsne	r0, r1, r0
 500:	c8000002 	stmdagt	r0, {r1}
 504:	00000008 	andeq	r0, r0, r8
 508:	00007e12 	andeq	r7, r0, r2, lsl lr
 50c:	00051800 	andeq	r1, r5, r0, lsl #16
 510:	002c1300 	eoreq	r1, ip, r0, lsl #6
 514:	00070000 	andeq	r0, r7, r0
 518:	00050805 	andeq	r0, r5, r5, lsl #16
 51c:	00f31600 	rscseq	r1, r3, r0, lsl #12
 520:	47010000 	strmi	r0, [r1, -r0]
 524:	00008a07 	andeq	r8, r0, r7, lsl #20
 528:	00012400 	andeq	r2, r1, r0, lsl #8
 52c:	00009800 	andeq	r9, r0, r0, lsl #16
 530:	2b9c0100 	blcs	fe700938 <kfree_pop+0xfe7005e8>
 534:	17000006 	strne	r0, [r0, -r6]
 538:	000001dc 	ldrdeq	r0, [r0], -ip
 53c:	2c204701 	stccs	7, cr4, [r0], #-4
 540:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
 544:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
 548:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
 54c:	00000093 	muleq	r0, r3, r0
 550:	0000043c 	andeq	r0, r0, ip, lsr r4
 554:	00280305 	eoreq	r0, r8, r5, lsl #6
 558:	8e1d0000 	cdphi	0, 1, cr0, cr13, cr0, {0}
 55c:	01000000 	mrseq	r0, (UNDEF: 0)
 560:	008a0b4b 	addeq	r0, sl, fp, asr #22
 564:	03d20000 	bicseq	r0, r2, #0, 0
 568:	03cc0000 	biceq	r0, ip, #0, 0
 56c:	1f1b0000 	svcne	0x001b0000
 570:	34000008 	strcc	r0, [r0], #-8
 574:	03000001 	movweq	r0, #1
 578:	00000000 	andeq	r0, r0, r0
 57c:	a30e4901 	movwge	r4, #59649	; 0xe901
 580:	1a000005 	bne	59c <.debug_info+0x59c>
 584:	0000083a 	andeq	r0, r0, sl, lsr r8
 588:	00000401 	andeq	r0, r0, r1, lsl #8
 58c:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 590:	0008301a 	andeq	r3, r8, sl, lsl r0
 594:	00041900 	andeq	r1, r4, r0, lsl #18
 598:	00041500 	andeq	r1, r4, r0, lsl #10
 59c:	00001e00 	andeq	r1, r0, r0, lsl #28
 5a0:	0f000000 	svceq	0x00000000
 5a4:	0000017c 	andeq	r0, r0, ip, ror r1
 5a8:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 5ac:	000005dc 	ldrdeq	r0, [r0], -ip
 5b0:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 5b4:	00000c03 	andeq	r0, r0, r3, lsl #24
 5b8:	51011000 	mrspl	r1, (UNDEF: 1)
 5bc:	00000305 	andeq	r0, r0, r5, lsl #6
 5c0:	01100000 	tsteq	r0, r0
 5c4:	28030552 	stmdacs	r3, {r1, r4, r6, r8, sl}
 5c8:	10000000 	andne	r0, r0, r0
 5cc:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 5d0:	7d021048 	stcvc	0, cr1, [r2, #-288]	; 0xfffffee0
 5d4:	a0030500 	andge	r0, r3, r0, lsl #10
 5d8:	00000000 	andeq	r0, r0, r0
 5dc:	00018011 	andeq	r8, r1, r1, lsl r0
 5e0:	0008c800 	andeq	ip, r8, r0, lsl #16
 5e4:	01a00f00 	lsleq	r0, r0, #30
 5e8:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
 5ec:	06210000 	strteq	r0, [r1], -r0
 5f0:	01100000 	tsteq	r0, r0
 5f4:	a8030550 	stmdage	r3, {r4, r6, r8, sl}
 5f8:	10000000 	andne	r0, r0, r0
 5fc:	03055101 	movweq	r5, #20737	; 0x5101
 600:	00000000 	andeq	r0, r0, r0
 604:	05520110 	ldrbeq	r0, [r2, #-272]	; 0xfffffef0
 608:	00002803 	andeq	r2, r0, r3, lsl #16
 60c:	53011000 	movwpl	r1, #4096	; 0x1000
 610:	104e0802 	subne	r0, lr, r2, lsl #16
 614:	08007d02 	stmdaeq	r0, {r1, r8, sl, fp, ip, sp, lr}
 618:	235001f3 	cmpcs	r0, #-1073741764	; 0xc000003c
 61c:	1af80907 	bne	ffe02a40 <kfree_pop+0xffe026f0>
 620:	01a41100 			; <UNDEFINED> instruction: 0x01a41100
 624:	08c80000 	stmiaeq	r8, {}^	; <UNPREDICTABLE>
 628:	0c000000 	stceq	0, cr0, [r0], {-0}
 62c:	000001ab 	andeq	r0, r0, fp, lsr #3
 630:	cc063c01 	stcgt	12, cr3, [r6], {1}
 634:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 638:	01000000 	mrseq	r0, (UNDEF: 0)
 63c:	0006cf9c 	muleq	r6, ip, pc	; <UNPREDICTABLE>
 640:	005f0a00 	subseq	r0, pc, r0, lsl #20
 644:	3d010000 	stccc	0, cr0, [r1, #-0]
 648:	00002510 	andeq	r2, r0, r0, lsl r5
 64c:	00030500 	andeq	r0, r3, r0, lsl #10
 650:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 654:	00000093 	muleq	r0, r3, r0
 658:	000006df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 65c:	00180305 	andseq	r0, r8, r5, lsl #6
 660:	07070000 	streq	r0, [r7, -r0]
 664:	00002c04 	andeq	r2, r0, r4, lsl #24
 668:	0a420100 	beq	1080a70 <kfree_pop+0x1080720>
 66c:	0000067a 	andeq	r0, r0, sl, ror r6
 670:	0000bf08 	andeq	fp, r0, r8, lsl #30
 674:	10000000 	andne	r0, r0, r0
 678:	f80f0000 			; <UNDEFINED> instruction: 0xf80f0000
 67c:	e4000000 	str	r0, [r0], #-0
 680:	96000006 	strls	r0, [r0], -r6
 684:	10000006 	andne	r0, r0, r6
 688:	40035001 	andmi	r5, r3, r1
 68c:	01102440 	tsteq	r0, r0, asr #8
 690:	48400351 	stmdami	r0, {r0, r4, r6, r8, r9}^
 694:	100f0024 	andne	r0, pc, r4, lsr #32
 698:	bc000001 	stclt	0, cr0, [r0], {1}
 69c:	c5000008 	strgt	r0, [r0, #-8]
 6a0:	10000006 	andne	r0, r0, r6
 6a4:	03055001 	movweq	r5, #20481	; 0x5001
 6a8:	00000070 	andeq	r0, r0, r0, ror r0
 6ac:	05510110 	ldrbeq	r0, [r1, #-272]	; 0xfffffef0
 6b0:	00000003 	andeq	r0, r0, r3
 6b4:	52011000 	andpl	r1, r1, #0, 0
 6b8:	00180305 	andseq	r0, r8, r5, lsl #6
 6bc:	01100000 	tsteq	r0, r0
 6c0:	40080253 	andmi	r0, r8, r3, asr r2
 6c4:	01141100 	tsteq	r4, r0, lsl #2
 6c8:	08c80000 	stmiaeq	r8, {}^	; <UNPREDICTABLE>
 6cc:	12000000 	andne	r0, r0, #0, 0
 6d0:	0000007e 	andeq	r0, r0, lr, ror r0
 6d4:	000006df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 6d8:	00002c13 	andeq	r2, r0, r3, lsl ip
 6dc:	05000c00 	streq	r0, [r0, #-3072]	; 0xfffff400
 6e0:	000006cf 	andeq	r0, r0, pc, asr #13
 6e4:	0001fc0c 	andeq	pc, r1, ip, lsl #24
 6e8:	062d0100 	strteq	r0, [sp], -r0, lsl #2
 6ec:	00000030 	andeq	r0, r0, r0, lsr r0
 6f0:	0000009c 	muleq	r0, ip, r0
 6f4:	07c89c01 	strbeq	r9, [r8, r1, lsl #24]
 6f8:	1e170000 	cdpne	0, 1, cr0, cr7, cr0, {0}
 6fc:	01000000 	mrseq	r0, (UNDEF: 0)
 700:	002c262d 	eoreq	r2, ip, sp, lsr #12
 704:	04470000 	strbeq	r0, [r7], #-0
 708:	04390000 	ldrteq	r0, [r9], #-0
 70c:	13170000 	tstne	r7, #0, 0
 710:	01000000 	mrseq	r0, (UNDEF: 0)
 714:	002c362d 	eoreq	r3, ip, sp, lsr #12
 718:	04af0000 	strteq	r0, [pc], #0	; 8 <.debug_info+0x8>
 71c:	04a70000 	strteq	r0, [r7], #0
 720:	8e1d0000 	cdphi	0, 1, cr0, cr13, cr0, {0}
 724:	01000000 	mrseq	r0, (UNDEF: 0)
 728:	00c20b2e 	sbceq	r0, r2, lr, lsr #22
 72c:	04f70000 	ldrbteq	r0, [r7], #0
 730:	04e90000 	strbteq	r0, [r9], #0
 734:	930e0000 	movwls	r0, #57344	; 0xe000
 738:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
 73c:	05000007 	streq	r0, [r0, #-7]
 740:	00000003 	andeq	r0, r0, r3
 744:	00880f00 	addeq	r0, r8, r0, lsl #30
 748:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
 74c:	077e0000 	ldrbeq	r0, [lr, -r0]!
 750:	01100000 	tsteq	r0, r0
 754:	0c030550 	cfstr32eq	mvfx0, [r3], {80}	; 0x50
 758:	10000000 	andne	r0, r0, r0
 75c:	03055101 	movweq	r5, #20737	; 0x5101
 760:	00000000 	andeq	r0, r0, r0
 764:	05520110 	ldrbeq	r0, [r2, #-272]	; 0xfffffef0
 768:	00000003 	andeq	r0, r0, r3
 76c:	53011000 	movwpl	r1, #4096	; 0x1000
 770:	10300802 	eorsne	r0, r0, r2, lsl #16
 774:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 778:	00002003 	andeq	r2, r0, r3
 77c:	8c110000 	ldchi	0, cr0, [r1], {-0}
 780:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 784:	0f000008 	svceq	0x00000008
 788:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 78c:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 790:	000007be 			; <UNDEFINED> instruction: 0x000007be
 794:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 798:	00002c03 	andeq	r2, r0, r3, lsl #24
 79c:	51011000 	mrspl	r1, (UNDEF: 1)
 7a0:	00000305 	andeq	r0, r0, r5, lsl #6
 7a4:	01100000 	tsteq	r0, r0
 7a8:	00030552 	andeq	r0, r3, r2, asr r5
 7ac:	10000000 	andne	r0, r0, r0
 7b0:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 7b4:	7d021034 	stcvc	0, cr1, [r2, #-208]	; 0xffffff30
 7b8:	01f30300 	mvnseq	r0, r0, lsl #6
 7bc:	b4110050 	ldrlt	r0, [r1], #-80	; 0xffffffb0
 7c0:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 7c4:	00000008 	andeq	r0, r0, r8
 7c8:	00007e12 	andeq	r7, r0, r2, lsl lr
 7cc:	0007d800 	andeq	sp, r7, r0, lsl #16
 7d0:	002c1300 	eoreq	r1, ip, r0, lsl #6
 7d4:	00160000 	andseq	r0, r6, r0
 7d8:	0007c805 	andeq	ip, r7, r5, lsl #16
 7dc:	01e31f00 	mvneq	r1, r0, lsl #30
 7e0:	2a010000 	bcs	407e8 <kfree_pop+0x40498>
 7e4:	00008a07 	andeq	r8, r0, r7, lsl #20
 7e8:	00002000 	andeq	r2, r0, r0
 7ec:	00001000 	andeq	r1, r0, r0
 7f0:	1f9c0100 	svcne	0x009c0100
 7f4:	00000000 	andeq	r0, r0, r0
 7f8:	8a072901 	bhi	1cac04 <kfree_pop+0x1ca8b4>
 7fc:	10000000 	andne	r0, r0, r0
 800:	10000000 	andne	r0, r0, r0
 804:	01000000 	mrseq	r0, (UNDEF: 0)
 808:	00c51f9c 	smulleq	r1, r5, ip, pc	; <UNPREDICTABLE>
 80c:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
 810:	00008a07 	andeq	r8, r0, r7, lsl #20
 814:	00000000 	andeq	r0, r0, r0
 818:	00001000 	andeq	r1, r0, r0
 81c:	209c0100 	addscs	r0, ip, r0, lsl #2
 820:	00000052 	andeq	r0, r0, r2, asr r0
 824:	2c181001 	ldccs	0, cr1, [r8], {1}
 828:	03000000 	movweq	r0, #0
 82c:	00000854 	andeq	r0, r0, r4, asr r8
 830:	01007821 	tsteq	r0, r1, lsr #16
 834:	002c2910 	eoreq	r2, ip, r0, lsl r9
 838:	6e210000 	cdpvs	0, 2, cr0, cr1, cr0, {0}
 83c:	35100100 	ldrcc	r0, [r0, #-256]	; 0xffffff00
 840:	0000002c 	andeq	r0, r0, ip, lsr #32
 844:	0000930e 	andeq	r9, r0, lr, lsl #6
 848:	00051800 	andeq	r1, r5, r0, lsl #16
 84c:	50030500 	andpl	r0, r3, r0, lsl #10
 850:	00000000 	andeq	r0, r0, r0
 854:	00019220 	andeq	r9, r1, r0, lsr #4
 858:	180d0100 	stmdane	sp, {r8}
 85c:	0000002c 	andeq	r0, r0, ip, lsr #32
 860:	00087003 	andeq	r7, r8, r3
 864:	00782100 	rsbseq	r2, r8, r0, lsl #2
 868:	2c290d01 	stccs	13, cr0, [r9], #-4
 86c:	00000000 	andeq	r0, r0, r0
 870:	0001b820 	andeq	fp, r1, r0, lsr #16
 874:	18070100 	stmdane	r7, {r8}
 878:	0000002c 	andeq	r0, r0, ip, lsr #32
 87c:	00089603 	andeq	r9, r8, r3, lsl #12
 880:	00782100 	rsbseq	r2, r8, r0, lsl #2
 884:	2c2c0701 	stccs	7, cr0, [ip], #-4
 888:	21000000 	mrscs	r0, (UNDEF: 0)
 88c:	0701006e 	streq	r0, [r1, -lr, rrx]
 890:	00002c38 	andeq	r2, r0, r8, lsr ip
 894:	b7200000 	strlt	r0, [r0, -r0]!
 898:	01000000 	mrseq	r0, (UNDEF: 0)
 89c:	005d1804 	subseq	r1, sp, r4, lsl #16
 8a0:	bc030000 	stclt	0, cr0, [r3], {-0}
 8a4:	21000008 	tstcs	r0, r8
 8a8:	04010078 	streq	r0, [r1], #-120	; 0xffffff88
 8ac:	00005d29 	andeq	r5, r0, r9, lsr #26
 8b0:	00792100 	rsbseq	r2, r9, r0, lsl #2
 8b4:	5d350401 	cfldrspl	mvf0, [r5, #-4]!
 8b8:	00000000 	andeq	r0, r0, r0
 8bc:	0001a422 	andeq	sl, r1, r2, lsr #8
 8c0:	0001a400 	andeq	sl, r1, r0, lsl #8
 8c4:	06280200 	strteq	r0, [r8], -r0, lsl #4
 8c8:	0000a022 	andeq	sl, r0, r2, lsr #32
 8cc:	0000a000 	andeq	sl, r0, r0
 8d0:	066e0200 	strbteq	r0, [lr], -r0, lsl #4
 8d4:	00021322 	andeq	r1, r2, r2, lsr #6
 8d8:	00021300 	andeq	r1, r2, r0, lsl #6
 8dc:	061d0200 	ldreq	r0, [sp], -r0, lsl #4
 8e0:	00007e22 	andeq	r7, r0, r2, lsr #28
 8e4:	00007e00 	andeq	r7, r0, r0, lsl #28
 8e8:	07f70200 	ldrbeq	r0, [r7, r0, lsl #4]!
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <kfree_pop+0x2bfd5c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <kfree_pop+0xe834f0>
  30:	0b390b3b 	bleq	e42d24 <kfree_pop+0xe429d4>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0b0b000f 	bleq	2c0084 <kfree_pop+0x2bfd34>
  44:	04070000 	streq	r0, [r7], #-0
  48:	0b0b3e01 	bleq	2cf854 <kfree_pop+0x2cf504>
  4c:	3a13490b 	bcc	4d2480 <kfree_pop+0x4d2130>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	0013010b 	andseq	r0, r3, fp, lsl #2
  58:	00280800 	eoreq	r0, r8, r0, lsl #16
  5c:	061c0e03 	ldreq	r0, [ip], -r3, lsl #28
  60:	34090000 	strcc	r0, [r9], #-0
  64:	3a0e0300 	bcc	380c6c <kfree_pop+0x38091c>
  68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  6c:	3f13490b 	svccc	0x0013490b
  70:	00193c19 	andseq	r3, r9, r9, lsl ip
  74:	00340a00 	eorseq	r0, r4, r0, lsl #20
  78:	0b3a0e03 	bleq	e8388c <kfree_pop+0xe8353c>
  7c:	0b390b3b 	bleq	e42d70 <kfree_pop+0xe42a20>
  80:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  84:	0f0b0000 	svceq	0x000b0000
  88:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  8c:	0c000013 	stceq	0, cr0, [r0], {19}
  90:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  94:	0b3a0e03 	bleq	e838a8 <kfree_pop+0xe83558>
  98:	0b390b3b 	bleq	e42d8c <kfree_pop+0xe42a3c>
  9c:	01111927 	tsteq	r1, r7, lsr #18
  a0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  a4:	01194297 			; <UNDEFINED> instruction: 0x01194297
  a8:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  ac:	08030005 	stmdaeq	r3, {r0, r2}
  b0:	0b3b0b3a 	bleq	ec2da0 <kfree_pop+0xec2a50>
  b4:	13490b39 	movtne	r0, #39737	; 0x9b39
  b8:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  bc:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  c0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  c4:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
  c8:	00001802 	andeq	r1, r0, r2, lsl #16
  cc:	0182890f 	orreq	r8, r2, pc, lsl #18
  d0:	31011101 	tstcc	r1, r1, lsl #2
  d4:	00130113 	andseq	r0, r3, r3, lsl r1
  d8:	828a1000 	addhi	r1, sl, #0, 0
  dc:	18020001 	stmdane	r2, {r0}
  e0:	00184291 	mulseq	r8, r1, r2
  e4:	82891100 	addhi	r1, r9, #0
  e8:	01110001 	tsteq	r1, r1
  ec:	00001331 	andeq	r1, r0, r1, lsr r3
  f0:	49010112 	stmdbmi	r1, {r1, r4, r8}
  f4:	00130113 	andseq	r0, r3, r3, lsl r1
  f8:	00211300 	eoreq	r1, r1, r0, lsl #6
  fc:	0b2f1349 	bleq	bc4e28 <kfree_pop+0xbc4ad8>
 100:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
 104:	03193f00 	tsteq	r9, #0, 30
 108:	3b0b3a0e 	blcc	2ce948 <kfree_pop+0x2ce5f8>
 10c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 110:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 114:	97184006 	ldrls	r4, [r8, -r6]
 118:	00001942 	andeq	r1, r0, r2, asr #18
 11c:	03000515 	movweq	r0, #1301	; 0x515
 120:	3b0b3a08 	blcc	2ce948 <kfree_pop+0x2ce5f8>
 124:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 128:	00180213 	andseq	r0, r8, r3, lsl r2
 12c:	012e1600 			; <UNDEFINED> instruction: 0x012e1600
 130:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 134:	0b3b0b3a 	bleq	ec2e24 <kfree_pop+0xec2ad4>
 138:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 13c:	01111349 	tsteq	r1, r9, asr #6
 140:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 144:	01194297 			; <UNDEFINED> instruction: 0x01194297
 148:	17000013 	smladne	r0, r3, r0, r0
 14c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 150:	0b3b0b3a 	bleq	ec2e40 <kfree_pop+0xec2af0>
 154:	13490b39 	movtne	r0, #39737	; 0x9b39
 158:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 15c:	18000017 	stmdane	r0, {r0, r1, r2, r4}
 160:	08030034 	stmdaeq	r3, {r2, r4, r5}
 164:	0b3b0b3a 	bleq	ec2e54 <kfree_pop+0xec2b04>
 168:	13490b39 	movtne	r0, #39737	; 0x9b39
 16c:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 170:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
 174:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 178:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
 17c:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
 180:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
 184:	010b570b 	tsteq	fp, fp, lsl #14
 188:	1a000013 	bne	1dc <.debug_abbrev+0x1dc>
 18c:	13310005 	teqne	r1, #5, 0
 190:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 194:	1b000017 	blne	1f8 <.debug_abbrev+0x1f8>
 198:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 19c:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
 1a0:	5817550b 	ldmdapl	r7, {r0, r1, r3, r8, sl, ip, lr}
 1a4:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
 1a8:	0013010b 	andseq	r0, r3, fp, lsl #2
 1ac:	010b1c00 	tsteq	fp, r0, lsl #24
 1b0:	00001755 	andeq	r1, r0, r5, asr r7
 1b4:	0300341d 	movweq	r3, #1053	; 0x41d
 1b8:	3b0b3a0e 	blcc	2ce9f8 <kfree_pop+0x2ce6a8>
 1bc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1c0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 1c4:	00001742 	andeq	r1, r0, r2, asr #14
 1c8:	55000b1e 	strpl	r0, [r0, #-2846]	; 0xfffff4e2
 1cc:	1f000017 	svcne	0x00000017
 1d0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 1d4:	0b3a0e03 	bleq	e839e8 <kfree_pop+0xe83698>
 1d8:	0b390b3b 	bleq	e42ecc <kfree_pop+0xe42b7c>
 1dc:	13491927 	movtne	r1, #39207	; 0x9927
 1e0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 1e4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 1e8:	20000019 	andcs	r0, r0, r9, lsl r0
 1ec:	0e03012e 	adfeqsp	f0, f3, #0.5
 1f0:	0b3b0b3a 	bleq	ec2ee0 <kfree_pop+0xec2b90>
 1f4:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 1f8:	0b201349 	bleq	804f24 <kfree_pop+0x804bd4>
 1fc:	00001301 	andeq	r1, r0, r1, lsl #6
 200:	03000521 	movweq	r0, #1313	; 0x521
 204:	3b0b3a08 	blcc	2cea2c <kfree_pop+0x2ce6dc>
 208:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 20c:	22000013 	andcs	r0, r0, #19, 0
 210:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 214:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 218:	0b3a0e03 	bleq	e83a2c <kfree_pop+0xe836dc>
 21c:	0b390b3b 	bleq	e42f10 <kfree_pop+0xe42bc0>
 220:	Address 0x0000000000000220 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	03500000 	cmpeq	r0, #0, 0
   8:	03980000 	orrseq	r0, r8, #0, 0
   c:	00010000 	andeq	r0, r1, r0
  10:	00039850 	andeq	r9, r3, r0, asr r8
  14:	00039b00 	andeq	r9, r3, r0, lsl #22
  18:	91000200 	mrsls	r0, R8_usr
  1c:	00039b68 	andeq	r9, r3, r8, ror #22
  20:	0003b000 	andeq	fp, r3, r0
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
	...
  44:	20000000 	andcs	r0, r0, r0
  48:	7b000002 	blvc	58 <.debug_loc+0x58>
  4c:	01000002 	tsteq	r0, r2
  50:	027b5000 	rsbseq	r5, fp, #0, 0
  54:	02840000 	addeq	r0, r4, #0, 0
  58:	00040000 	andeq	r0, r4, r0
  5c:	9f5001f3 	svcls	0x005001f3
  60:	00000284 	andeq	r0, r0, r4, lsl #5
  64:	0000029c 	muleq	r0, ip, r2
  68:	9c500001 	mrrcls	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  6c:	a4000002 	strge	r0, [r0], #-2
  70:	04000002 	streq	r0, [r0], #-2
  74:	5001f300 	andpl	pc, r1, r0, lsl #6
  78:	0002a49f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
  7c:	0002a700 	andeq	sl, r2, r0, lsl #14
  80:	50000100 	andpl	r0, r0, r0, lsl #2
  84:	000002a7 	andeq	r0, r0, r7, lsr #5
  88:	000002c8 	andeq	r0, r0, r8, asr #5
  8c:	01f30004 	mvnseq	r0, r4
  90:	02c89f50 	sbceq	r9, r8, #80, 30	; 0x140
  94:	02e00000 	rsceq	r0, r0, #0, 0
  98:	00010000 	andeq	r0, r1, r0
  9c:	0002e050 	andeq	lr, r2, r0, asr r0
  a0:	0002e800 	andeq	lr, r2, r0, lsl #16
  a4:	f3000400 	vshl.u8	d0, d0, d0
  a8:	e89f5001 	ldm	pc, {r0, ip, lr}	; <UNPREDICTABLE>
  ac:	eb000002 	bl	bc <.debug_loc+0xbc>
  b0:	01000002 	tsteq	r0, r2
  b4:	02eb5000 	rsceq	r5, fp, #0, 0
  b8:	03380000 	teqeq	r8, #0, 0
  bc:	00040000 	andeq	r0, r4, r0
  c0:	9f5001f3 	svcls	0x005001f3
	...
  e0:	00000220 	andeq	r0, r0, r0, lsr #4
  e4:	00000244 	andeq	r0, r0, r4, asr #4
  e8:	44510001 	ldrbmi	r0, [r1], #-1
  ec:	68000002 	stmdavs	r0, {r1}
  f0:	01000002 	tsteq	r0, r2
  f4:	02685100 	rsbeq	r5, r8, #0
  f8:	027b0000 	rsbseq	r0, fp, #0, 0
  fc:	00030000 	andeq	r0, r3, r0
 100:	7b9f0171 	blvc	fe7c06cc <kfree_pop+0xfe7c037c>
 104:	84000002 	strhi	r0, [r0], #-2
 108:	17000002 	strne	r0, [r0, -r2]
 10c:	01f33800 	mvnseq	r3, r0, lsl #16
 110:	5101f351 	tstpl	r1, r1, asr r3	; <UNPREDICTABLE>
 114:	22244b40 	eorcs	r4, r4, #64, 22	; 0x10000
 118:	0000080c 	andeq	r0, r0, ip, lsl #16
 11c:	01282d80 	smlawbeq	r8, r0, sp, r2
 120:	9f131600 	svcls	0x00131600
 124:	00000284 	andeq	r0, r0, r4, lsl #5
 128:	00000298 	muleq	r0, r8, r2
 12c:	98510001 	ldmdals	r1, {r0}^
 130:	a4000002 	strge	r0, [r0], #-2
 134:	04000002 	streq	r0, [r0], #-2
 138:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 13c:	0002a49f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
 140:	0002a700 	andeq	sl, r2, r0, lsl #14
 144:	51000100 	mrspl	r0, (UNDEF: 16)
 148:	000002a7 	andeq	r0, r0, r7, lsr #5
 14c:	000002c8 	andeq	r0, r0, r8, asr #5
 150:	01f30004 	mvnseq	r0, r4
 154:	02c89f51 	sbceq	r9, r8, #324	; 0x144
 158:	02dc0000 	sbcseq	r0, ip, #0, 0
 15c:	00010000 	andeq	r0, r1, r0
 160:	0002dc51 	andeq	sp, r2, r1, asr ip
 164:	00033800 	andeq	r3, r3, r0, lsl #16
 168:	38001700 	stmdacc	r0, {r8, r9, sl, ip}
 16c:	f35101f3 	vbsl	q8, <illegal reg q8.5>, <illegal reg q9.5>
 170:	4b405101 	blmi	101457c <kfree_pop+0x101422c>
 174:	080c2224 	stmdaeq	ip, {r2, r5, r9, sp}
 178:	2d800000 	stccs	0, cr0, [r0]
 17c:	16000128 	strne	r0, [r0], -r8, lsr #2
 180:	00009f13 	andeq	r9, r0, r3, lsl pc
	...
 194:	024c0000 	subeq	r0, ip, #0, 0
 198:	025c0000 	subseq	r0, ip, #0, 0
 19c:	00010000 	andeq	r0, r1, r0
 1a0:	00025c52 	andeq	r5, r2, r2, asr ip
 1a4:	00026400 	andeq	r6, r2, r0, lsl #8
 1a8:	03000500 	movweq	r0, #1280	; 0x500
 1ac:	00000008 	andeq	r0, r0, r8
 1b0:	00000264 	andeq	r0, r0, r4, ror #4
 1b4:	0000027b 	andeq	r0, r0, fp, ror r2
 1b8:	c8530001 	ldmdagt	r3, {r0}^
 1bc:	d8000002 	stmdale	r0, {r1}
 1c0:	01000002 	tsteq	r0, r2
 1c4:	02d85200 	sbcseq	r5, r8, #0, 4
 1c8:	02e30000 	rsceq	r0, r3, #0, 0
 1cc:	00050000 	andeq	r0, r5, r0
 1d0:	00000803 	andeq	r0, r0, r3, lsl #16
 1d4:	0002e800 	andeq	lr, r2, r0, lsl #16
 1d8:	0002eb00 	andeq	lr, r2, r0, lsl #22
 1dc:	53000100 	movwpl	r0, #256	; 0x100
	...
 1e8:	02300004 	eorseq	r0, r0, #4, 0
 1ec:	02340000 	eorseq	r0, r4, #0, 0
 1f0:	00010000 	andeq	r0, r1, r0
 1f4:	00000051 	andeq	r0, r0, r1, asr r0
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	3c000200 	sfmcc	f0, 4, [r0], {-0}
 200:	44000002 	strmi	r0, [r0], #-2
 204:	02000002 	andeq	r0, r0, #2, 0
 208:	009f3800 	addseq	r3, pc, r0, lsl #16
 20c:	00000000 	andeq	r0, r0, r0
 210:	02000000 	andeq	r0, r0, #0, 0
 214:	00023c00 	andeq	r3, r2, r0, lsl #24
 218:	00024400 	andeq	r4, r2, r0, lsl #8
 21c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
 228:	00000001 	andeq	r0, r0, r1
 22c:	024c0000 	subeq	r0, ip, #0, 0
 230:	02640000 	rsbeq	r0, r4, #0, 0
 234:	00010000 	andeq	r0, r1, r0
 238:	0002c851 	andeq	ip, r2, r1, asr r8
 23c:	0002dc00 	andeq	sp, r2, r0, lsl #24
 240:	51000100 	mrspl	r0, (UNDEF: 16)
 244:	000002dc 	ldrdeq	r0, [r0], -ip
 248:	000002e8 	andeq	r0, r0, r8, ror #5
 24c:	f3380017 	vqadd.u64	d0, d8, d7
 250:	01f35101 	mvnseq	r5, r1, lsl #2
 254:	244b4051 	strbcs	r4, [fp], #-81	; 0xffffffaf
 258:	00080c22 	andeq	r0, r8, r2, lsr #24
 25c:	282d8000 	stmdacs	sp!, {pc}
 260:	13160001 	tstne	r6, #1, 0
 264:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 268:	00000000 	andeq	r0, r0, r0
 26c:	00000100 	andeq	r0, r0, r0, lsl #2
 270:	00000000 	andeq	r0, r0, r0
 274:	00024c00 	andeq	r4, r2, r0, lsl #24
 278:	00025c00 	andeq	r5, r2, r0, lsl #24
 27c:	52000100 	andpl	r0, r0, #0
 280:	0000025c 	andeq	r0, r0, ip, asr r2
 284:	00000264 	andeq	r0, r0, r4, ror #4
 288:	08030005 	stmdaeq	r3, {r0, r2}
 28c:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 290:	d8000002 	stmdale	r0, {r1}
 294:	01000002 	tsteq	r0, r2
 298:	02d85200 	sbcseq	r5, r8, #0, 4
 29c:	02e30000 	rsceq	r0, r3, #0, 0
 2a0:	00050000 	andeq	r0, r5, r0
 2a4:	00000803 	andeq	r0, r0, r3, lsl #16
	...
 2b0:	4c000400 	cfstrsmi	mvf0, [r0], {-0}
 2b4:	50000002 	andpl	r0, r0, r2
 2b8:	01000002 	tsteq	r0, r2
 2bc:	00005100 	andeq	r5, r0, r0, lsl #2
 2c0:	00000000 	andeq	r0, r0, r0
 2c4:	00030000 	andeq	r0, r3, r0
 2c8:	00000264 	andeq	r0, r0, r4, ror #4
 2cc:	00000268 	andeq	r0, r0, r8, ror #4
 2d0:	00510001 	subseq	r0, r1, r1
 2d4:	00000000 	andeq	r0, r0, r0
 2d8:	03000000 	movweq	r0, #0
 2dc:	00026400 	andeq	r6, r2, r0, lsl #8
 2e0:	00026800 	andeq	r6, r2, r0, lsl #16
 2e4:	53000100 	movwpl	r0, #256	; 0x100
	...
 2f8:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 2fc:	000001d3 	ldrdeq	r0, [r0], -r3
 300:	d3500001 	cmple	r0, #1, 0
 304:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
 308:	01000001 	tsteq	r0, r1
 30c:	01f05400 	mvnseq	r5, r0, lsl #8
 310:	02080000 	andeq	r0, r8, #0, 0
 314:	00010000 	andeq	r0, r1, r0
 318:	00020850 	andeq	r0, r2, r0, asr r8
 31c:	00022000 	andeq	r2, r2, r0
 320:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 330:	000001d8 	ldrdeq	r0, [r0], -r8
 334:	000001e3 	andeq	r0, r0, r3, ror #3
 338:	e3500001 	cmp	r0, #1, 0
 33c:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
 340:	01000001 	tsteq	r0, r1
 344:	00005500 	andeq	r5, r0, r0, lsl #10
	...
 35c:	01240000 			; <UNDEFINED> instruction: 0x01240000
 360:	01380000 	teqeq	r8, r0
 364:	00010000 	andeq	r0, r1, r0
 368:	00013850 	andeq	r3, r1, r0, asr r8
 36c:	00013c00 	andeq	r3, r1, r0, lsl #24
 370:	70000300 	andvc	r0, r0, r0, lsl #6
 374:	013c9f79 	teqeq	ip, r9, ror pc
 378:	01600000 	cmneq	r0, r0
 37c:	00010000 	andeq	r0, r1, r0
 380:	00016053 	andeq	r6, r1, r3, asr r0
 384:	00017800 	andeq	r7, r1, r0, lsl #16
 388:	50000100 	andpl	r0, r0, r0, lsl #2
 38c:	00000178 	andeq	r0, r0, r8, ror r1
 390:	00000180 	andeq	r0, r0, r0, lsl #3
 394:	01f30004 	mvnseq	r0, r4
 398:	01809f50 	orreq	r9, r0, r0, asr pc
 39c:	01900000 	orrseq	r0, r0, r0
 3a0:	00010000 	andeq	r0, r1, r0
 3a4:	00019053 	andeq	r9, r1, r3, asr r0
 3a8:	00019f00 	andeq	r9, r1, r0, lsl #30
 3ac:	91000200 	mrsls	r0, R8_usr
 3b0:	00019f68 	andeq	r9, r1, r8, ror #30
 3b4:	0001bc00 	andeq	fp, r1, r0, lsl #24
 3b8:	f3000900 	vmls.i8	d0, d0, d0
 3bc:	07235001 	streq	r5, [r3, -r1]!
 3c0:	9f1af809 	svcls	0x001af809
	...
 3d0:	01440000 	mrseq	r0, (UNDEF: 68)
 3d4:	01600000 	cmneq	r0, r0
 3d8:	00010000 	andeq	r0, r1, r0
 3dc:	00018050 	andeq	r8, r1, r0, asr r0
 3e0:	00019c00 	andeq	r9, r1, r0, lsl #24
 3e4:	50000100 	andpl	r0, r0, r0, lsl #2
 3e8:	0000019c 	muleq	r0, ip, r1
 3ec:	0000019f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
 3f0:	08030005 	stmdaeq	r3, {r0, r2}
	...
 3fc:	03000000 	movweq	r0, #0
 400:	00013400 	andeq	r3, r1, r0, lsl #8
 404:	00013c00 	andeq	r3, r1, r0, lsl #24
 408:	38000200 	stmdacc	r0, {r9}
 40c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 410:	00000000 	andeq	r0, r0, r0
 414:	00000300 	andeq	r0, r0, r0, lsl #6
 418:	00013400 	andeq	r3, r1, r0, lsl #8
 41c:	00013800 	andeq	r3, r1, r0, lsl #16
 420:	50000100 	andpl	r0, r0, r0, lsl #2
 424:	00000138 	andeq	r0, r0, r8, lsr r1
 428:	0000013c 	andeq	r0, r0, ip, lsr r1
 42c:	79700003 	ldmdbvc	r0!, {r0, r1}^
 430:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 444:	30000000 	andcc	r0, r0, r0
 448:	60000000 	andvs	r0, r0, r0
 44c:	01000000 	mrseq	r0, (UNDEF: 0)
 450:	00605000 	rsbeq	r5, r0, r0
 454:	006c0000 	rsbeq	r0, ip, r0
 458:	00050000 	andeq	r0, r5, r0
 45c:	00000803 	andeq	r0, r0, r3, lsl #16
 460:	00006c00 	andeq	r6, r0, r0, lsl #24
 464:	00008400 	andeq	r8, r0, r0, lsl #8
 468:	50000100 	andpl	r0, r0, r0, lsl #2
 46c:	00000084 	andeq	r0, r0, r4, lsl #1
 470:	0000008c 	andeq	r0, r0, ip, lsl #1
 474:	01f30004 	mvnseq	r0, r4
 478:	008c9f50 	addeq	r9, ip, r0, asr pc
 47c:	00ac0000 	adceq	r0, ip, r0
 480:	00010000 	andeq	r0, r1, r0
 484:	0000ac50 	andeq	sl, r0, r0, asr ip
 488:	0000af00 	andeq	sl, r0, r0, lsl #30
 48c:	91000200 	mrsls	r0, R8_usr
 490:	0000af68 	andeq	sl, r0, r8, ror #30
 494:	0000cc00 	andeq	ip, r0, r0, lsl #24
 498:	f3000400 	vshl.u8	d0, d0, d0
 49c:	009f5001 	addseq	r5, pc, r1
	...
 4ac:	30000000 	andcc	r0, r0, r0
 4b0:	80000000 	andhi	r0, r0, r0
 4b4:	01000000 	mrseq	r0, (UNDEF: 0)
 4b8:	00805100 	addeq	r5, r0, r0, lsl #2
 4bc:	008c0000 	addeq	r0, ip, r0
 4c0:	00040000 	andeq	r0, r4, r0
 4c4:	9f5101f3 	svcls	0x005101f3
 4c8:	0000008c 	andeq	r0, r0, ip, lsl #1
 4cc:	000000a8 	andeq	r0, r0, r8, lsr #1
 4d0:	a8510001 	ldmdage	r1, {r0}^
 4d4:	cc000000 	stcgt	0, cr0, [r0], {-0}
 4d8:	04000000 	streq	r0, [r0], #-0
 4dc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 4e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 4e4:	00000000 	andeq	r0, r0, r0
 4e8:	00000100 	andeq	r0, r0, r0, lsl #2
	...
 4f4:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 4f8:	60000000 	andvs	r0, r0, r0
 4fc:	01000000 	mrseq	r0, (UNDEF: 0)
 500:	00605000 	rsbeq	r5, r0, r0
 504:	006c0000 	rsbeq	r0, ip, r0
 508:	00050000 	andeq	r0, r5, r0
 50c:	00000803 	andeq	r0, r0, r3, lsl #16
 510:	00006c00 	andeq	r6, r0, r0, lsl #24
 514:	00008400 	andeq	r8, r0, r0, lsl #8
 518:	50000100 	andpl	r0, r0, r0, lsl #2
 51c:	00000084 	andeq	r0, r0, r4, lsl #1
 520:	0000008c 	andeq	r0, r0, ip, lsl #1
 524:	01f30004 	mvnseq	r0, r4
 528:	008c9f50 	addeq	r9, ip, r0, asr pc
 52c:	00ac0000 	adceq	r0, ip, r0
 530:	00010000 	andeq	r0, r1, r0
 534:	0000ac50 	andeq	sl, r0, r0, asr ip
 538:	0000af00 	andeq	sl, r0, r0, lsl #30
 53c:	91000200 	mrsls	r0, R8_usr
 540:	0000af68 	andeq	sl, r0, r8, ror #30
 544:	0000cc00 	andeq	ip, r0, r0, lsl #24
 548:	f3000400 	vshl.u8	d0, d0, d0
 54c:	009f5001 	addseq	r5, pc, r1
 550:	00000000 	andeq	r0, r0, r0
 554:	Address 0x0000000000000554 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000134 	andeq	r0, r0, r4, lsr r1
   4:	00000134 	andeq	r0, r0, r4, lsr r1
   8:	00000134 	andeq	r0, r0, r4, lsr r1
   c:	0000013c 	andeq	r0, r0, ip, lsr r1
	...
  18:	0000024c 	andeq	r0, r0, ip, asr #4
  1c:	00000264 	andeq	r0, r0, r4, ror #4
  20:	000002c8 	andeq	r0, r0, r8, asr #5
  24:	000002e8 	andeq	r0, r0, r8, ror #5
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000393 	muleq	r0, r3, r3
   4:	00b80003 	adcseq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  34:	32322d78 	eorscc	r2, r2, #120, 26	; 0x1e00
  38:	2f727073 	svccs	0x00727073
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	2f006564 	svccs	0x00006564
  4c:	2f727375 	svccs	0x00727375
  50:	72616873 	rsbvc	r6, r1, #7536640	; 0x730000
  54:	63672f65 	cmnvs	r7, #404	; 0x194
  58:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
  5c:	6f6e2d6d 	svcvs	0x006e2d6d
  60:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  64:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  68:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  6c:	3230322d 	eorscc	r3, r0, #-805306366	; 0xd0000002
  70:	30312e31 	eorscc	r2, r1, r1, lsr lr
  74:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  78:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  7c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  80:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  84:	61652d65 	cmnvs	r5, r5, ror #26
  88:	312f6962 			; <UNDEFINED> instruction: 0x312f6962
  8c:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
  90:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  94:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  98:	6b000065 	blvs	234 <.debug_line+0x234>
  9c:	6c6c616d 	stfvse	f6, [ip], #-436	; 0xfffffe4c
  a0:	632e636f 			; <UNDEFINED> instruction: 0x632e636f
  a4:	00000000 	andeq	r0, r0, r0
  a8:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  ac:	00010068 	andeq	r0, r1, r8, rrx
  b0:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  b4:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
  b8:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  bc:	00020068 	andeq	r0, r2, r8, rrx
  c0:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
  c4:	00020500 	andeq	r0, r2, r0, lsl #10
  c8:	03000000 	movweq	r0, #0
  cc:	20050127 	andcs	r0, r5, r7, lsr #2
  d0:	06310501 	ldrteq	r0, [r1], -r1, lsl #10
  d4:	06200501 	strteq	r0, [r0], -r1, lsl #10
  d8:	01220583 	smlawbeq	r2, r3, r5, r0
  dc:	01063505 	tsteq	r6, r5, lsl #10
  e0:	83061e05 	movwhi	r1, #28165	; 0x6e05
  e4:	05012005 	streq	r2, [r1, #-5]
  e8:	0501062d 	streq	r0, [r1, #-1581]	; 0xfffff9d3
  ec:	06850642 	streq	r0, [r5], r2, asr #12
  f0:	06050501 	streq	r0, [r5], -r1, lsl #10
  f4:	0601144b 	streq	r1, [r1], -fp, asr #8
  f8:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
  fc:	002e0602 	eoreq	r0, lr, r2, lsl #12
 100:	01020402 	tsteq	r2, r2, lsl #8
 104:	02040200 	andeq	r0, r4, #0, 4
 108:	000d0515 	andeq	r0, sp, r5, lsl r5
 10c:	06020402 	streq	r0, [r2], -r2, lsl #8
 110:	00070501 	andeq	r0, r7, r1, lsl #10
 114:	4a020402 	bmi	81124 <kfree_pop+0x80dd4>
 118:	4b060905 	blmi	182534 <kfree_pop+0x1821e4>
 11c:	05150505 	ldreq	r0, [r5, #-1285]	; 0xfffffafb
 120:	05010617 	streq	r0, [r1, #-1559]	; 0xfffff9e9
 124:	05054a10 	streq	r4, [r5, #-2576]	; 0xfffff5f0
 128:	1b052f06 	blne	14bd48 <kfree_pop+0x14b9f8>
 12c:	0e050106 	adfeqs	f0, f5, f6
 130:	2f01052e 	svccs	0x0001052e
 134:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 138:	03060104 	movweq	r0, #24836	; 0x6104
 13c:	02004a77 	andeq	r4, r0, #487424	; 0x77000
 140:	00010104 	andeq	r0, r1, r4, lsl #2
 144:	06010402 	streq	r0, [r1], -r2, lsl #8
 148:	0402009e 	streq	r0, [r2], #-158	; 0xffffff62
 14c:	02002e01 	andeq	r2, r0, #1, 28
 150:	2e060104 	adfcss	f0, f6, f4
 154:	01320905 	teqeq	r2, r5, lsl #18
 158:	062ed606 	strteq	sp, [lr], -r6, lsl #12
 15c:	de19052e 	cfmul64le	mvdx0, mvdx9, mvdx14
 160:	142f0505 	strtne	r0, [pc], #-1285	; 168 <.debug_line+0x168>
 164:	01060805 	tsteq	r6, r5, lsl #16
 168:	054a0705 	strbeq	r0, [sl, #-1797]	; 0xfffff8fb
 16c:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
 170:	0c051305 	stceq	3, cr1, [r5], {5}
 174:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 178:	05136706 	ldreq	r6, [r3, #-1798]	; 0xfffff8fa
 17c:	05670601 	strbeq	r0, [r7, #-1537]!	; 0xfffff9ff
 180:	012a0609 			; <UNDEFINED> instruction: 0x012a0609
 184:	a528059e 	strge	r0, [r8, #-1438]!	; 0xfffffa62
 188:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 18c:	06014b06 	streq	r4, [r1], -r6, lsl #22
 190:	012e062e 			; <UNDEFINED> instruction: 0x012e062e
 194:	03180513 	tsteq	r8, #79691776	; 0x4c00000
 198:	05050147 	streq	r0, [r5, #-327]	; 0xfffffeb9
 19c:	01060113 	tsteq	r6, r3, lsl r1
 1a0:	01150f06 	tsteq	r5, r6, lsl #30
 1a4:	060e0513 			; <UNDEFINED> instruction: 0x060e0513
 1a8:	2e160501 	cfmul32cs	mvfx0, mvfx6, mvfx1
 1ac:	0605052e 	streq	r0, [r5], -lr, lsr #10
 1b0:	05013903 	streq	r3, [r1, #-2307]	; 0xfffff6fd
 1b4:	0501060b 	streq	r0, [r1, #-1547]	; 0xfffff9f5
 1b8:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 1bc:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 1c0:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 1c4:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 1c8:	01052e07 	tsteq	r5, r7, lsl #28
 1cc:	0005054d 	andeq	r0, r5, sp, asr #10
 1d0:	06010402 	streq	r0, [r1], -r2, lsl #8
 1d4:	004a7803 	subeq	r7, sl, r3, lsl #16
 1d8:	01010402 	tsteq	r1, r2, lsl #8
 1dc:	01040200 	mrseq	r0, R12_usr
 1e0:	0200ba06 	andeq	fp, r0, #24576	; 0x6000
 1e4:	2e060104 	adfcss	f0, f6, f4
 1e8:	01340905 	teqeq	r4, r5, lsl #18
 1ec:	06668206 	strbteq	r8, [r6], -r6, lsl #4
 1f0:	db20052e 	blle	8016b0 <kfree_pop+0x801360>
 1f4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 1f8:	00014b06 	andeq	r4, r1, r6, lsl #22
 1fc:	4a020402 	bmi	8120c <kfree_pop+0x80ebc>
 200:	02040200 	andeq	r0, r4, #0, 4
 204:	04020001 	streq	r0, [r2], #-1
 208:	12051302 	andne	r1, r5, #134217728	; 0x8000000
 20c:	02040200 	andeq	r0, r4, #0, 4
 210:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
 214:	002e0204 	eoreq	r0, lr, r4, lsl #4
 218:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
 21c:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 220:	2f060204 	svccs	0x00060204
 224:	02040200 	andeq	r0, r4, #0, 4
 228:	00010567 	andeq	r0, r1, r7, ror #10
 22c:	06020402 	streq	r0, [r2], -r2, lsl #8
 230:	00050513 	andeq	r0, r5, r3, lsl r5
 234:	06010402 	streq	r0, [r1], -r2, lsl #8
 238:	04020062 	streq	r0, [r2], #-98	; 0xffffff9e
 23c:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 240:	ba060104 	blt	180658 <kfree_pop+0x180308>
 244:	01040200 	mrseq	r0, R12_usr
 248:	3c052e06 	stccc	14, cr2, [r5], {6}
 24c:	069e0a03 	ldreq	r0, [lr], r3, lsl #20
 250:	06050501 	streq	r0, [r5], -r1, lsl #10
 254:	2e06014b 	adfcssm	f0, f6, #3.0
 258:	13012e06 	movwne	r2, #7686	; 0x1e06
 25c:	03180501 	tsteq	r8, #4194304	; 0x400000
 260:	05017fad 	streq	r7, [r1, #-4013]	; 0xfffff053
 264:	11051305 	tstne	r5, r5, lsl #6
 268:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 26c:	00d20305 	sbcseq	r0, r2, r5, lsl #6
 270:	134a0601 	movtne	r0, #42497	; 0xa601
 274:	a3031805 	movwge	r1, #14341	; 0x3805
 278:	0505017f 	streq	r0, [r5, #-383]	; 0xfffffe81
 27c:	06160513 			; <UNDEFINED> instruction: 0x06160513
 280:	05054a01 	streq	r4, [r5, #-2561]	; 0xfffff5ff
 284:	00e10306 	rsceq	r0, r1, r6, lsl #6
 288:	06120501 	ldreq	r0, [r2], -r1, lsl #10
 28c:	06050501 	streq	r0, [r5], -r1, lsl #10
 290:	0318054b 	tsteq	r8, #314572800	; 0x12c00000
 294:	05017fa9 	streq	r7, [r1, #-4009]	; 0xfffff057
 298:	05011305 	streq	r1, [r1, #-773]	; 0xfffffcfb
 29c:	05050e18 	streq	r0, [r5, #-3608]	; 0xfffff1e8
 2a0:	06110513 			; <UNDEFINED> instruction: 0x06110513
 2a4:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 2a8:	014a0615 	cmpeq	sl, r5, lsl r6
 2ac:	060e0513 			; <UNDEFINED> instruction: 0x060e0513
 2b0:	16052e01 	strne	r2, [r5], -r1, lsl #28
 2b4:	05052e2e 	streq	r2, [r5, #-3630]	; 0xfffff1d2
 2b8:	00d60306 	sbcseq	r0, r6, r6, lsl #6
 2bc:	18050101 	stmdane	r5, {r0, r8}
 2c0:	017f9f03 	cmneq	pc, r3, lsl #30
 2c4:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 2c8:	2e010619 	mcrcs	6, 0, r0, cr1, cr9, {0}
 2cc:	e0030505 	and	r0, r3, r5, lsl #10
 2d0:	02000100 	andeq	r0, r0, #0
 2d4:	4a060204 	bmi	180aec <kfree_pop+0x18079c>
 2d8:	02040200 	andeq	r0, r4, #0, 4
 2dc:	000a0514 	andeq	r0, sl, r4, lsl r5
 2e0:	06020402 	streq	r0, [r2], -r2, lsl #8
 2e4:	00050501 	andeq	r0, r5, r1, lsl #10
 2e8:	06020402 	streq	r0, [r2], -r2, lsl #8
 2ec:	000c054b 	andeq	r0, ip, fp, asr #10
 2f0:	06020402 	streq	r0, [r2], -r2, lsl #8
 2f4:	00010501 	andeq	r0, r1, r1, lsl #10
 2f8:	2f020402 	svccs	0x00020402
 2fc:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 300:	03060104 	movweq	r0, #24836	; 0x6104
 304:	02004a73 	andeq	r4, r0, #471040	; 0x73000
 308:	00010104 	andeq	r0, r1, r4, lsl #2
 30c:	06010402 	streq	r0, [r1], -r2, lsl #8
 310:	0402009e 	streq	r0, [r2], #-158	; 0xffffff62
 314:	02002e01 	andeq	r2, r0, #1, 28
 318:	2e060104 	adfcss	f0, f6, f4
 31c:	01040200 	mrseq	r0, R12_usr
 320:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
 324:	02002e01 	andeq	r2, r0, #1, 28
 328:	03d60104 	bicseq	r0, r6, #1
 32c:	012e7fb1 			; <UNDEFINED> instruction: 0x012e7fb1
 330:	2e2e8206 	cdpcs	2, 2, cr8, cr14, cr6, {0}
 334:	2e062e06 	cdpcs	14, 0, cr2, cr6, cr6, {0}
 338:	01040200 	mrseq	r0, R12_usr
 33c:	00d70306 	sbcseq	r0, r7, r6, lsl #6
 340:	04020001 	streq	r0, [r2], #-1
 344:	02002e01 	andeq	r2, r0, #1, 28
 348:	05d60104 	ldrbeq	r0, [r6, #260]	; 0x104
 34c:	057b0815 	ldrbeq	r0, [fp, #-2069]!	; 0xfffff7eb
 350:	16050117 			; <UNDEFINED> instruction: 0x16050117
 354:	01180531 	tsteq	r8, r1, lsr r5
 358:	01061d05 	tsteq	r6, r5, lsl #26
 35c:	05662b05 	strbeq	r2, [r6, #-2821]!	; 0xfffff4fb
 360:	054d0619 	strbeq	r0, [sp, #-1561]	; 0xfffff9e7
 364:	0c051305 	stceq	3, cr1, [r5], {5}
 368:	07050106 	streq	r0, [r5, -r6, lsl #2]
 36c:	0025054a 	eoreq	r0, r5, sl, asr #10
 370:	4a010402 	bmi	41380 <kfree_pop+0x41030>
 374:	02001e05 	andeq	r1, r0, #80	; 0x50
 378:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
 37c:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
 380:	0a051305 	beq	144f9c <kfree_pop+0x144c4c>
 384:	19050106 	stmdbne	r5, {r1, r2, r8}
 388:	06090563 	streq	r0, [r9], -r3, ror #10
 38c:	9e06014c 	adflssm	f0, f6, #4.0
 390:	0a022e06 	beq	8bbb0 <kfree_pop+0x8b860>
 394:	Address 0x0000000000000394 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
   4:	5f636f6c 	svcpl	0x00636f6c
   8:	70616568 	rsbvc	r6, r1, r8, ror #10
   c:	6174735f 	cmnvs	r4, pc, asr r3
  10:	6d007472 	cfstrsvs	mvf7, [r0, #-456]	; 0xfffffe38
  14:	6e5f7861 	cdpvs	8, 5, cr7, cr15, cr1, {3}
  18:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
  1c:	615f0073 	cmpvs	pc, r3, ror r0	; <UNPREDICTABLE>
  20:	00726464 	rsbseq	r6, r2, r4, ror #8
  24:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  28:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  2c:	65680074 	strbvs	r0, [r8, #-116]!	; 0xffffff8c
  30:	735f7061 	cmpvc	pc, #97, 0	; 0x61
  34:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  38:	72666b00 	rsbvc	r6, r6, #0, 22
  3c:	68006565 	stmdavs	r0, {r0, r2, r5, r6, r8, sl, sp, lr}
  40:	5f706165 	svcpl	0x00706165
  44:	0078616d 	rsbseq	r6, r8, sp, ror #2
  48:	6572666b 	ldrbvs	r6, [r2, #-1643]!	; 0xfffff995
  4c:	6c615f65 	stclvs	15, cr5, [r1], #-404	; 0xfffffe6c
  50:	6f72006c 	svcvs	0x0072006c
  54:	75646e75 	strbvc	r6, [r4, #-3701]!	; 0xfffff18b
  58:	65680070 	strbvs	r0, [r8, #-112]!	; 0xffffff90
  5c:	69007061 	stmdbvs	r0, {r0, r5, r6, ip, sp, lr}
  60:	5f74696e 	svcpl	0x0074696e
  64:	666b0070 			; <UNDEFINED> instruction: 0x666b0070
  68:	5f656572 	svcpl	0x00656572
  6c:	00706f70 	rsbseq	r6, r0, r0, ror pc
  70:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  74:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  78:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  7c:	656d0074 	strbvs	r0, [sp, #-116]!	; 0xffffff8c
  80:	7465736d 	strbtvc	r7, [r5], #-877	; 0xfffffc93
  84:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  88:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  8c:	64610074 	strbtvs	r0, [r1], #-116	; 0xffffff8c
  90:	5f007264 	svcpl	0x00007264
  94:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  98:	4f495443 	svcmi	0x00495443
  9c:	005f5f4e 	subseq	r5, pc, lr, asr #30
  a0:	61656c63 	cmnvs	r5, r3, ror #24
  a4:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
  a8:	746f6f62 	strbtvc	r6, [pc], #-3938	; b0 <.debug_str+0xb0>
  ac:	696c6100 	stmdbvs	ip!, {r8, sp, lr}^
  b0:	656d6e67 	strbvs	r6, [sp, #-3687]!	; 0xfffff199
  b4:	6d00746e 	cfstrsvs	mvf7, [r0, #-440]	; 0xfffffe48
  b8:	755f7861 	ldrbvc	r7, [pc, #-2145]	; fffff85f <kfree_pop+0xfffff50f>
  bc:	4f003233 	svcmi	0x00003233
  c0:	424d656e 	submi	r6, sp, #461373440	; 0x1b800000
  c4:	616d6b00 	cmnvs	sp, r0, lsl #22
  c8:	636f6c6c 	cmnvs	pc, #108, 24	; 0x6c00
  cc:	6165685f 	cmnvs	r5, pc, asr r8
  d0:	6e655f70 	mcrvs	15, 3, r5, cr5, cr0, {3}
  d4:	6e750064 	cdpvs	0, 7, cr0, cr5, cr4, {3}
  d8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  dc:	63206465 			; <UNDEFINED> instruction: 0x63206465
  e0:	00726168 	rsbseq	r6, r2, r8, ror #2
  e4:	65685f5f 	strbvs	r5, [r8, #-3935]!	; 0xfffff0a1
  e8:	735f7061 	cmpvc	pc, #97, 0	; 0x61
  ec:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  f0:	6b005f5f 	blvs	17e74 <kfree_pop+0x17b24>
  f4:	6c6c616d 	stfvse	f6, [ip], #-436	; 0xfffffe4c
  f8:	6e5f636f 	cdpvs	3, 5, cr6, cr15, cr15, {3}
  fc:	657a746f 	ldrbvs	r7, [sl, #-1135]!	; 0xfffffb91
 100:	73006f72 	movwvc	r6, #3954	; 0xf72
 104:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 108:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 10c:	68007261 	stmdavs	r0, {r0, r5, r6, r9, ip, sp, lr}
 110:	5f706165 	svcpl	0x00706165
 114:	00646e65 	rsbeq	r6, r4, r5, ror #28
 118:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 11c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 120:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 124:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 128:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 12c:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
 130:	33746e69 	cmncc	r4, #1680	; 0x690
 134:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 138:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 13c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 140:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 144:	6f687300 	svcvs	0x00687300
 148:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 14c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 150:	2064656e 	rsbcs	r6, r4, lr, ror #10
 154:	00746e69 	rsbseq	r6, r4, r9, ror #28
 158:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 15c:	6f682f00 	svcvs	0x00682f00
 160:	652f656d 	strvs	r6, [pc, #-1389]!	; fffffbfb <kfree_pop+0xfffff8ab>
 164:	656c676e 	strbvs	r6, [ip, #-1902]!	; 0xfffff892
 168:	6c632f72 	stclvs	15, cr2, [r3], #-456	; 0xfffffe38
 16c:	2f737361 	svccs	0x00737361
 170:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
 174:	2d786c30 	ldclcs	12, cr6, [r8, #-192]!	; 0xffffff40
 178:	70733232 	rsbsvc	r3, r3, r2, lsr r2
 17c:	696c2f72 	stmdbvs	ip!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 180:	2f697062 	svccs	0x00697062
 184:	66617473 			; <UNDEFINED> instruction: 0x66617473
 188:	72702d66 	rsbsvc	r2, r0, #6528	; 0x1980
 18c:	74617669 	strbtvc	r7, [r1], #-1641	; 0xfffff997
 190:	73690065 	cmnvc	r9, #101, 0	; 0x65
 194:	776f705f 			; <UNDEFINED> instruction: 0x776f705f
 198:	6d6b0032 	stclvs	0, cr0, [fp, #-200]!	; 0xffffff38
 19c:	6f6c6c61 	svcvs	0x006c6c61
 1a0:	00632e63 	rsbeq	r2, r3, r3, ror #28
 1a4:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 1a8:	6b006b74 	blvs	1af80 <kfree_pop+0x1ac30>
 1ac:	6c6c616d 	stfvse	f6, [ip], #-436	; 0xfffffe4c
 1b0:	695f636f 	ldmdbvs	pc, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
 1b4:	0074696e 	rsbseq	r6, r4, lr, ror #18
 1b8:	615f7369 	cmpvs	pc, r9, ror #6
 1bc:	6e67696c 	vnmulvs.f16	s13, s14, s25	; <UNPREDICTABLE>
 1c0:	6c006465 	cfstrsvs	mvf6, [r0], {101}	; 0x65
 1c4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1c8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1cc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1d0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1d4:	756f6400 	strbvc	r6, [pc, #-1024]!	; fffffddc <kfree_pop+0xfffffa8c>
 1d8:	00656c62 	rsbeq	r6, r5, r2, ror #24
 1dc:	7479626e 	ldrbtvc	r6, [r9], #-622	; 0xfffffd92
 1e0:	6b007365 	blvs	1cf7c <kfree_pop+0x1cc2c>
 1e4:	6c6c616d 	stfvse	f6, [ip], #-436	; 0xfffffe4c
 1e8:	685f636f 	ldmdavs	pc, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
 1ec:	5f706165 	svcpl	0x00706165
 1f0:	00727470 	rsbseq	r7, r2, r0, ror r4
 1f4:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
 1f8:	00636f6c 	rsbeq	r6, r3, ip, ror #30
 1fc:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
 200:	5f636f6c 	svcpl	0x00636f6c
 204:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
 208:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 20c:	6174735f 	cmnvs	r4, pc, asr r3
 210:	72007472 	andvc	r7, r0, #1912602624	; 0x72000000
 214:	725f6970 	subsvc	r6, pc, #112, 18	; 0x1c0000
 218:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
 21c:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 220:	6d6b0063 	stclvs	0, cr0, [fp, #-396]!	; 0xfffffe74
 224:	6f6c6c61 	svcvs	0x006c6c61
 228:	6c615f63 	stclvs	15, cr5, [r1], #-396	; 0xfffffe74
 22c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 230:	4e470064 	cdpmi	0, 4, cr0, cr7, cr4, {3}
 234:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 238:	30312039 	eorscc	r2, r1, r9, lsr r0
 23c:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
 240:	32303220 	eorscc	r3, r0, #32, 4
 244:	32383031 	eorscc	r3, r8, #49, 0	; 0x31
 248:	72282034 	eorvc	r2, r8, #52, 0	; 0x34
 24c:	61656c65 	cmnvs	r5, r5, ror #24
 250:	20296573 	eorcs	r6, r9, r3, ror r5
 254:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 258:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 25c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 260:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 264:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 268:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 26c:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 270:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 274:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 278:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 27c:	6f6c666d 	svcvs	0x006c666d
 280:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 284:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
 288:	20647261 	rsbcs	r7, r4, r1, ror #4
 28c:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
 290:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
 294:	6d2d2070 	stcvs	0, cr2, [sp, #-448]!	; 0xfffffe40
 298:	206d7261 	rsbcs	r7, sp, r1, ror #4
 29c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 2a0:	613d6863 	teqvs	sp, r3, ror #16
 2a4:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 2a8:	662b7a6b 	strtvs	r7, [fp], -fp, ror #20
 2ac:	672d2070 			; <UNDEFINED> instruction: 0x672d2070
 2b0:	20626467 	rsbcs	r6, r2, r7, ror #8
 2b4:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 2b8:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 2bc:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 2c0:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 2c4:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 2c8:	61747365 	cmnvs	r4, r5, ror #6
 2cc:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 2d0:	Address 0x00000000000002d0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <kfree_pop+0xfffffb80>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000010 	andeq	r0, r0, r0, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000010 	andeq	r0, r0, r0, lsl r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	00000020 	andeq	r0, r0, r0, lsr #32
  3c:	00000010 	andeq	r0, r0, r0, lsl r0
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	00000030 	andeq	r0, r0, r0, lsr r0
  4c:	0000009c 	muleq	r0, ip, r0
  50:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  54:	100e4201 	andne	r4, lr, r1, lsl #4
  58:	040e0a58 	streq	r0, [lr], #-2648	; 0xfffff5a8
  5c:	00000b42 	andeq	r0, r0, r2, asr #22
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	000000cc 	andeq	r0, r0, ip, asr #1
  6c:	00000058 	andeq	r0, r0, r8, asr r0
  70:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  74:	00018e02 	andeq	r8, r1, r2, lsl #28
  78:	0000001c 	andeq	r0, r0, ip, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	00000124 	andeq	r0, r0, r4, lsr #2
  84:	00000098 	muleq	r0, r8, r0
  88:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  8c:	100e4201 	andne	r4, lr, r1, lsl #4
  90:	040e0a58 	streq	r0, [lr], #-2648	; 0xfffff5a8
  94:	00000b42 	andeq	r0, r0, r2, asr #22
  98:	00000020 	andeq	r0, r0, r0, lsr #32
  9c:	00000000 	andeq	r0, r0, r0
  a0:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
  a4:	00000064 	andeq	r0, r0, r4, rrx
  a8:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
  ac:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
  b0:	180e4201 	stmdane	lr, {r0, r9, lr}
  b4:	0c0e0a54 			; <UNDEFINED> instruction: 0x0c0e0a54
  b8:	00000b42 	andeq	r0, r0, r2, asr #22
  bc:	0000001c 	andeq	r0, r0, ip, lsl r0
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00000220 	andeq	r0, r0, r0, lsr #4
  c8:	00000118 	andeq	r0, r0, r8, lsl r1
  cc:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  d0:	100e4201 	andne	r4, lr, r1, lsl #4
  d4:	040e0a6c 	streq	r0, [lr], #-2668	; 0xfffff594
  d8:	00000b42 	andeq	r0, r0, r2, asr #22
  dc:	0000000c 	andeq	r0, r0, ip
  e0:	00000000 	andeq	r0, r0, r0
  e4:	00000338 	andeq	r0, r0, r8, lsr r3
  e8:	00000004 	andeq	r0, r0, r4
  ec:	0000000c 	andeq	r0, r0, ip
  f0:	00000000 	andeq	r0, r0, r0
  f4:	0000033c 	andeq	r0, r0, ip, lsr r3
  f8:	00000014 	andeq	r0, r0, r4, lsl r0
  fc:	00000014 	andeq	r0, r0, r4, lsl r0
 100:	00000000 	andeq	r0, r0, r0
 104:	00000350 	andeq	r0, r0, r0, asr r3
 108:	00000060 	andeq	r0, r0, r0, rrx
 10c:	8e040e58 	mcrhi	14, 0, r0, cr4, cr8, {2}
 110:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	5a4b3605 	bpl	12cd82c <kfree_pop+0x12cd4dc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <kfree_pop+0x420d4>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  28:	1c011a01 			; <UNDEFINED> instruction: 0x1c011a01
  2c:	22011e01 	andcs	r1, r1, #1, 28
  30:	Address 0x0000000000000030 is out of bounds.


interrupts-asm.:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_interrupt_table>:
   0:	e59ff030 	ldr	pc, [pc, #48]	; 38 <_interrupt_table_data>
   4:	e59ff030 	ldr	pc, [pc, #48]	; 3c <_undefined_instruction_asm>
   8:	e59ff030 	ldr	pc, [pc, #48]	; 40 <_software_interrupt_asm>
   c:	e59ff030 	ldr	pc, [pc, #48]	; 44 <_prefetch_abort_asm>
  10:	e59ff030 	ldr	pc, [pc, #48]	; 48 <_data_abort_asm>
  14:	e59ff01c 	ldr	pc, [pc, #28]	; 38 <_interrupt_table_data>
  18:	e59ff02c 	ldr	pc, [pc, #44]	; 4c <_interrupt_asm>

0000001c <fast_interrupt_asm>:
  1c:	e24ee004 	sub	lr, lr, #4, 0
  20:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  24:	e92d1fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
  28:	e1a0000e 	mov	r0, lr
  2c:	ebfffffe 	bl	0 <fast_interrupt_vector>
  30:	e8bd1fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
  34:	e8fd8000 	ldm	sp!, {pc}^

00000038 <_interrupt_table_data>:
  38:	00000000 	andeq	r0, r0, r0

0000003c <_undefined_instruction_asm>:
  3c:	00000000 	andeq	r0, r0, r0

00000040 <_software_interrupt_asm>:
  40:	00000000 	andeq	r0, r0, r0

00000044 <_prefetch_abort_asm>:
  44:	00000000 	andeq	r0, r0, r0

00000048 <_data_abort_asm>:
  48:	00000000 	andeq	r0, r0, r0

0000004c <_interrupt_asm>:
  4c:	00000000 	andeq	r0, r0, r0

00000050 <_interrupt_table_end>:
  50:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  54:	e24ee004 	sub	lr, lr, #4, 0
  58:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  5c:	e1a0000e 	mov	r0, lr
  60:	ebfffffe 	bl	0 <interrupt_vector>
  64:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  68:	e1b0f00e 	movs	pc, lr

0000006c <reset_asm>:
  6c:	e24ee004 	sub	lr, lr, #4, 0
  70:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  74:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  78:	e1a0000e 	mov	r0, lr
  7c:	ebfffffe 	bl	0 <reset_vector>
  80:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  84:	e1b0f00e 	movs	pc, lr

00000088 <undefined_instruction_asm>:
  88:	e24ee004 	sub	lr, lr, #4, 0
  8c:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  90:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  94:	e1a0000e 	mov	r0, lr
  98:	ebfffffe 	bl	0 <undefined_instruction_vector>
  9c:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  a0:	e1b0f00e 	movs	pc, lr

000000a4 <prefetch_abort_asm>:
  a4:	e24ee004 	sub	lr, lr, #4, 0
  a8:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  ac:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  b0:	e1a0000e 	mov	r0, lr
  b4:	ebfffffe 	bl	0 <prefetch_abort_vector>
  b8:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  bc:	e1b0f00e 	movs	pc, lr

000000c0 <data_abort_asm>:
  c0:	e24ee008 	sub	lr, lr, #8, 0
  c4:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  c8:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  cc:	e1a0000e 	mov	r0, lr
  d0:	ebfffffe 	bl	0 <data_abort_vector>
  d4:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  d8:	e1b0f00e 	movs	pc, lr

000000dc <software_interrupt_asm>:
  dc:	e24ee004 	sub	lr, lr, #4, 0
  e0:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  e4:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  e8:	e1a0000e 	mov	r0, lr
  ec:	ebfffffe 	bl	0 <syscall_vector>
  f0:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  f4:	e1b0f00e 	movs	pc, lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001e41 	andeq	r1, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	4b5a3605 	blmi	168d82c <software_interrupt_asm+0x168d750>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <software_interrupt_asm+0x42348>
  1c:	Address 0x000000000000001c is out of bounds.


interrupts-vec-:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reset>:
   0:	e24ee004 	sub	lr, lr, #4, 0
   4:	e3a0d409 	mov	sp, #150994944	; 0x9000000
   8:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
   c:	e1a0000e 	mov	r0, lr
  10:	ebfffffe 	bl	0 <reset_vector>
  14:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  18:	e1b0f00e 	movs	pc, lr

0000001c <undef>:
  1c:	e24ee004 	sub	lr, lr, #4, 0
  20:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  24:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  28:	e1a0000e 	mov	r0, lr
  2c:	ebfffffe 	bl	0 <undefined_instruction_vector>
  30:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  34:	e1b0f00e 	movs	pc, lr

00000038 <prefetch_abort>:
  38:	e24ee004 	sub	lr, lr, #4, 0
  3c:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  40:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  44:	e1a0000e 	mov	r0, lr
  48:	ebfffffe 	bl	0 <prefetch_abort_vector>
  4c:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  50:	e1b0f00e 	movs	pc, lr

00000054 <data_abort>:
  54:	e24ee008 	sub	lr, lr, #8, 0
  58:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  5c:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  60:	e1a0000e 	mov	r0, lr
  64:	ebfffffe 	bl	0 <data_abort_vector>
  68:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  6c:	e1b0f00e 	movs	pc, lr

00000070 <interrupt>:
  70:	e24ee004 	sub	lr, lr, #4, 0
  74:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  78:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  7c:	e1a0000e 	mov	r0, lr
  80:	ebfffffe 	bl	0 <int_vector>
  84:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  88:	e1b0f00e 	movs	pc, lr

0000008c <syscall>:
  8c:	e24ee004 	sub	lr, lr, #4, 0
  90:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  94:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  98:	e1a0000e 	mov	r0, lr
  9c:	ebfffffe 	bl	0 <syscall_vector>
  a0:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  a4:	e1b0f00e 	movs	pc, lr
  a8:	e320f000 	nop	{0}
  ac:	e320f000 	nop	{0}
  b0:	e320f000 	nop	{0}
  b4:	e320f000 	nop	{0}
  b8:	e320f000 	nop	{0}
  bc:	e320f000 	nop	{0}

000000c0 <default_vec_ints>:
  c0:	eaffffce 	b	0 <reset>
  c4:	eaffffd4 	b	1c <undef>
  c8:	eaffffef 	b	8c <syscall>
  cc:	eaffffd9 	b	38 <prefetch_abort>
  d0:	eaffffdf 	b	54 <data_abort>
  d4:	eaffffc9 	b	0 <reset>
  d8:	eaffffe4 	b	70 <interrupt>

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001e41 	andeq	r1, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	4b5a3605 	blmi	168d82c <default_vec_ints+0x168d76c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <default_vec_ints+0x42364>
  1c:	Address 0x000000000000001c is out of bounds.

