// Seed: 788424747
module module_0 (
    id_1
);
  inout supply1 id_1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd64,
    parameter id_3 = 32'd35
) (
    _id_1,
    id_2
);
  output logic [7:0] id_2;
  input wire _id_1;
  logic [id_1 : 1] _id_3 = id_1, id_4, id_5, id_6;
  wire [id_3 : 1 'b0] id_7;
  module_0 modCall_1 (id_6);
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_4 = 32'd59,
    parameter id_6 = 32'd98
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire _id_6;
  output wire id_5;
  inout wire _id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire [id_4 : id_6  ==  -1] id_9;
  module_0 modCall_1 (id_9);
  assign modCall_1.id_1 = 0;
endmodule
