{"vcs1":{"timestamp_begin":1730463754.617435469, "rt":1.74, "ut":0.39, "st":0.29}}
{"vcselab":{"timestamp_begin":1730463756.443050553, "rt":1.01, "ut":0.24, "st":0.18}}
{"link":{"timestamp_begin":1730463757.537959074, "rt":0.41, "ut":0.17, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730463753.823016269}
{"VCS_COMP_START_TIME": 1730463753.823016269}
{"VCS_COMP_END_TIME": 1730463765.167775165}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331700}}
{"stitch_vcselab": {"peak_mem": 223372}}
