git clone --depth 1 --no-tags https://github.com/aikenji/learnverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380153713
git clone --depth 1 --no-tags https://github.com/joshwong382/de1-soc-text-editor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379716503
git clone --depth 1 --no-tags https://github.com/varun-kr/MIPS-32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378339679
git clone --depth 1 --no-tags https://github.com/andrab0/CN1-cronometru.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382105056
git clone --depth 1 --no-tags https://github.com/trinhhailong2665/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381978489
git clone --depth 1 --no-tags https://github.com/RogerTzeng/FPGA_Remote_Conrtol_Car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382511501
git clone --depth 1 --no-tags https://github.com/BogdanXdev/cmos_to_mipi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381965598
git clone --depth 1 --no-tags https://github.com/pixas/EI332_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383141525
git clone --depth 1 --no-tags https://github.com/Miracle3310/wujian100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382591466
git clone --depth 1 --no-tags https://github.com/apfdamascena/hardware-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382922597
git clone --depth 1 --no-tags https://github.com/gyleong97/DigitalCalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383385697
git clone --depth 1 --no-tags https://github.com/conformist89/DigitalDesigneSolutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383778922
git clone --depth 1 --no-tags https://github.com/sequeirayeslin/pwmModulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384691785
git clone --depth 1 --no-tags https://github.com/kuhiu/smartnav-platform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375186535
git clone --depth 1 --no-tags https://github.com/zzfd97/risc-v-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375326635
git clone --depth 1 --no-tags https://github.com/Alexsung929/ICD_Image-Processing-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380915909
git clone --depth 1 --no-tags https://github.com/ohsehunDLC/FPGA----shouhuoji.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378634918
git clone --depth 1 --no-tags https://github.com/CW-B-W/DIC-FinalExam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379964900
git clone --depth 1 --no-tags https://github.com/Jeremy1973/asic_common_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378612652
git clone --depth 1 --no-tags https://github.com/cmdc0de/mysoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380413204
git clone --depth 1 --no-tags https://github.com/Ivan-Zhong/CPU31.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380267409
git clone --depth 1 --no-tags https://github.com/AlsoloProg/Proyecto-Microprocesadores-y-microcontroladores-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377319698
git clone --depth 1 --no-tags https://github.com/michaelcoquet/fpga_micro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374890074
git clone --depth 1 --no-tags https://github.com/labposeidon/Verilog_HDL_Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375888642
git clone --depth 1 --no-tags https://github.com/crazytycoon/Hardware-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378226220
git clone --depth 1 --no-tags https://github.com/DedunuKarunarathne/FPGA-Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379129711
git clone --depth 1 --no-tags https://github.com/avinashavi20/d-flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375710236
git clone --depth 1 --no-tags https://github.com/CODERGU7/UART_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381013400
git clone --depth 1 --no-tags https://github.com/antonyctyung/ADT7420Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381020213
git clone --depth 1 --no-tags https://github.com/fdarling/orangecrab-bad-reset-timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380606158
git clone --depth 1 --no-tags https://github.com/adam-wills/DE10-Lite_synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379427983
git clone --depth 1 --no-tags https://github.com/Pradyumna1312/Verilog_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381715321
git clone --depth 1 --no-tags https://github.com/sven0601/pcie_dma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376471326
git clone --depth 1 --no-tags https://github.com/ThemindaSrimal/verilog-based-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377073084
git clone --depth 1 --no-tags https://github.com/amit-nnn/RNS_modulo_adder_only_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374671197
git clone --depth 1 --no-tags https://github.com/HarryHuCodes/VGA_VerilogGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377904307
git clone --depth 1 --no-tags https://github.com/NightfoxHS/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382596675
git clone --depth 1 --no-tags https://github.com/jiru1997/SRAM-Controller-interface-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382536164
git clone --depth 1 --no-tags https://github.com/linuxjbl/Altera_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383293788
git clone --depth 1 --no-tags https://github.com/GTU-Contributions/CSE331_ComputerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384318876
git clone --depth 1 --no-tags https://github.com/HALIP192/tank.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384403963
git clone --depth 1 --no-tags https://github.com/alan861130/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384402945
git clone --depth 1 --no-tags https://github.com/Baby-Qi/HDLBits-Verilog-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384605320
git clone --depth 1 --no-tags https://github.com/sequeirayeslin/systemEmulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384686017
git clone --depth 1 --no-tags https://github.com/sudarshan411/RISC-V-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384688045
git clone --depth 1 --no-tags https://github.com/egecitak/Project_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384771475
git clone --depth 1 --no-tags https://github.com/newyork167/deca-testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375147368
git clone --depth 1 --no-tags https://github.com/fpga-project-77/fpga-quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375001252
git clone --depth 1 --no-tags https://github.com/deeppaul589/Laconic-Processing-Element.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378055803
git clone --depth 1 --no-tags https://github.com/k-keshav-k/FPGA-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378061414
git clone --depth 1 --no-tags https://github.com/kambadur/Basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378157663
git clone --depth 1 --no-tags https://github.com/FoxCode-JF/Modulo_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375454623
git clone --depth 1 --no-tags https://github.com/sumuduliyanage/8bit-Processor-with-memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376579880
git clone --depth 1 --no-tags https://github.com/avinashavi20/multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375062156
git clone --depth 1 --no-tags https://github.com/AndrewCraddick/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376990954
git clone --depth 1 --no-tags https://github.com/wenbogeng/EEC_180_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377088947
git clone --depth 1 --no-tags https://github.com/cornliu/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376280770
git clone --depth 1 --no-tags https://github.com/booleanLegend/CECS225.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374549370
git clone --depth 1 --no-tags https://github.com/SymbiFlow/utd-sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374645229
git clone --depth 1 --no-tags https://github.com/DragosGheorghe/Register-File-with-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380048662
git clone --depth 1 --no-tags https://github.com/Kyouma48596/modified-dual-clcg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380117226
git clone --depth 1 --no-tags https://github.com/Hamna2023/DLD-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378520702
git clone --depth 1 --no-tags https://github.com/mfkiwl/Universal-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378682286
git clone --depth 1 --no-tags https://github.com/infphyny/gpio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378676022
git clone --depth 1 --no-tags https://github.com/AhmadSyafiq898/projectCAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384637453
git clone --depth 1 --no-tags https://github.com/MingChe-Hsu/Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384477791
git clone --depth 1 --no-tags https://github.com/shankch/usc_vlsi_chip_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383978277
git clone --depth 1 --no-tags https://github.com/xiaoc1108/frb-monitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383896145
git clone --depth 1 --no-tags https://github.com/userElaina/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384070792
git clone --depth 1 --no-tags https://github.com/niketramani1/Advanced-Physical-Design_VSDIAT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381418968
git clone --depth 1 --no-tags https://github.com/chernheng/Mars_Rover.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382082945
git clone --depth 1 --no-tags https://github.com/Henry-Fielding/FPGA_digital_lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382285916
git clone --depth 1 --no-tags https://github.com/bipinmandal1/Electronic_Handball_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382530407
git clone --depth 1 --no-tags https://github.com/SahanGura/multi-core-fpga-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382822965
git clone --depth 1 --no-tags https://github.com/Bhavan-Naik/16bit_shift_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381932180
git clone --depth 1 --no-tags https://github.com/volatile-kevin/ECE411.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381374130
git clone --depth 1 --no-tags https://github.com/michaelgulson/ece411.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379292076
git clone --depth 1 --no-tags https://github.com/microSharjeel/KNN_SORTING.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383160548
git clone --depth 1 --no-tags https://github.com/DYEkanayake/8-bit-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383242011
git clone --depth 1 --no-tags https://github.com/kernyan/riscv_de10lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382118243
git clone --depth 1 --no-tags https://github.com/AireenAmirJalal/Verilog_101.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380310186
git clone --depth 1 --no-tags https://github.com/htwk-bausch/ee4220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380301609
git clone --depth 1 --no-tags https://github.com/nuvotion/g2_psoc_bsp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380386924
git clone --depth 1 --no-tags https://github.com/anushaupadhya/ATM-Machine-Controller-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380502281
git clone --depth 1 --no-tags https://github.com/Gualix/Proyecto_II_Digitales2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380846086
git clone --depth 1 --no-tags https://github.com/wenyee9797/zedboard-snake-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380889376
git clone --depth 1 --no-tags https://github.com/qmalexkot/test_pins.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382708292
git clone --depth 1 --no-tags https://github.com/StartForKiller/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379312196
git clone --depth 1 --no-tags https://github.com/cyildirim23/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384461162
git clone --depth 1 --no-tags https://github.com/kakshat1205/8-bit-cpu-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375140647
git clone --depth 1 --no-tags https://github.com/codver/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378040083
git clone --depth 1 --no-tags https://github.com/4ydogan/BIL264_Homeworks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378627846
git clone --depth 1 --no-tags https://github.com/shubhi704/Tennis_ScoreBoard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378458221
git clone --depth 1 --no-tags https://github.com/jaglikemakkar/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377235605
git clone --depth 1 --no-tags https://github.com/jmoransi/hello-world-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377369091
git clone --depth 1 --no-tags https://github.com/shipshupe/verilog-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378738764
git clone --depth 1 --no-tags https://github.com/damjes/verilog-poczatki.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374677445
