
*** Running vivado
    with args -log shell_s00_data_fifo_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_s00_data_fifo_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_s00_data_fifo_0.tcl -notrace
Command: synth_design -top shell_s00_data_fifo_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14680 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1372.566 ; gain = 79.000 ; free physical = 6449 ; free virtual = 47792
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shell_s00_data_fifo_0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/srcs/ip/shell_s00_data_fifo_0/synth/shell_s00_data_fifo_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_axi_data_fifo' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1283]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WRITE_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_AXI_WRITE_FIFO_TYPE bound to: bram - type: string 
	Parameter C_AXI_WRITE_FIFO_DELAY bound to: 1 - type: integer 
	Parameter C_AXI_READ_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_AXI_READ_FIFO_TYPE bound to: bram - type: string 
	Parameter C_AXI_READ_FIFO_DELAY bound to: 1 - type: integer 
	Parameter P_WIDTH_RACH bound to: 63 - type: integer 
	Parameter P_WIDTH_WACH bound to: 63 - type: integer 
	Parameter P_WIDTH_RDCH bound to: 517 - type: integer 
	Parameter P_WIDTH_WDCH bound to: 578 - type: integer 
	Parameter P_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter P_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE_FIFO_DEPTH_LOG bound to: 9 - type: integer 
	Parameter P_READ_FIFO_DEPTH_LOG bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (1#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1107]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (20#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_axi_data_fifo' (31#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1283]
INFO: [Synth 8-6155] done synthesizing module 'shell_s00_data_fifo_0' (32#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/srcs/ip/shell_s00_data_fifo_0/synth/shell_s00_data_fifo_0.v:58]
WARNING: [Synth 8-3331] design reset_blk_ramfifo__parameterized1 has unconnected port RD_CLK
WARNING: [Synth 8-3331] design reset_blk_ramfifo__parameterized1 has unconnected port WR_RST
WARNING: [Synth 8-3331] design reset_blk_ramfifo__parameterized1 has unconnected port RD_RST
WARNING: [Synth 8-3331] design reset_blk_ramfifo__parameterized1 has unconnected port SRST
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH[8]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH[7]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH[6]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[8]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[7]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[6]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[8]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[7]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[6]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port WR_CLK
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port SRST
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port RST_FULL_GEN
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port RAM_WR_EN
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port FULL
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port RAM_ALMOST_FULL
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port RAM_ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port WR_PNTR[8]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port WR_PNTR[7]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port WR_PNTR[6]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port WR_PNTR[5]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port WR_PNTR[4]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port WR_PNTR[3]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port WR_PNTR[2]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port WR_PNTR[1]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port WR_PNTR[0]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port WR_PNTR_PLUS1[8]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port WR_PNTR_PLUS1[7]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port WR_PNTR_PLUS1[6]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port WR_PNTR_PLUS1[5]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port WR_PNTR_PLUS1[4]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port WR_PNTR_PLUS1[3]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port WR_PNTR_PLUS1[2]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port WR_PNTR_PLUS1[1]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port WR_PNTR_PLUS1[0]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port RD_PNTR_WR[8]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port RD_PNTR_WR[7]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port RD_PNTR_WR[6]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port RD_PNTR_WR[5]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port RD_PNTR_WR[4]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port RD_PNTR_WR[3]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port RD_PNTR_WR[2]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port RD_PNTR_WR[1]
WARNING: [Synth 8-3331] design wr_pf_ss__parameterized0 has unconnected port RD_PNTR_WR[0]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS2[8]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS2[7]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS2[6]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS2[5]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS2[4]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS3[8]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS3[7]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS3[6]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_ss__parameterized0 has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr__parameterized0 has unconnected port RST
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design rd_fwft__parameterized0 has unconnected port RD_RST
WARNING: [Synth 8-3331] design rd_fwft__parameterized0 has unconnected port SAFETY_CKT_RD_RST
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:34 ; elapsed = 00:05:41 . Memory (MB): peak = 1662.652 ; gain = 369.086 ; free physical = 8725 ; free virtual = 50190
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:34 ; elapsed = 00:05:42 . Memory (MB): peak = 1662.652 ; gain = 369.086 ; free physical = 8707 ; free virtual = 50172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:34 ; elapsed = 00:05:42 . Memory (MB): peak = 1662.652 ; gain = 369.086 ; free physical = 8707 ; free virtual = 50172
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/srcs/ip/shell_s00_data_fifo_0/shell_s00_data_fifo_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/srcs/ip/shell_s00_data_fifo_0/shell_s00_data_fifo_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.runs/shell_s00_data_fifo_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.runs/shell_s00_data_fifo_0_synth_1/dont_touch.xdc]
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_s00_data_fifo_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_s00_data_fifo_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2181.383 ; gain = 1.000 ; free physical = 7262 ; free virtual = 48730
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:02 ; elapsed = 00:06:22 . Memory (MB): peak = 2181.383 ; gain = 887.816 ; free physical = 7283 ; free virtual = 48752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:02 ; elapsed = 00:06:22 . Memory (MB): peak = 2181.383 ; gain = 887.816 ; free physical = 7286 ; free virtual = 48755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.runs/shell_s00_data_fifo_0_synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true for inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\reset_gen_cc.rstblk_cc /\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_fifo.fifo_gen_inst /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:02 ; elapsed = 00:06:22 . Memory (MB): peak = 2181.383 ; gain = 887.816 ; free physical = 7332 ; free virtual = 48801
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:05 ; elapsed = 00:06:26 . Memory (MB): peak = 2181.383 ; gain = 887.816 ; free physical = 7237 ; free virtual = 48707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 146   
+---Registers : 
	              578 Bit    Registers := 1     
	              517 Bit    Registers := 1     
	               63 Bit    Registers := 6     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                5 Bit    Registers := 44    
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 203   
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 17    
	   5 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module reset_blk_ramfifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              578 Bit    Registers := 1     
Module rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module rd_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
Module wr_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module reset_blk_ramfifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              517 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_reg_slice__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module reset_blk_ramfifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_generator_v13_2_2_synth 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:07 ; elapsed = 00:06:29 . Memory (MB): peak = 2181.383 ; gain = 887.816 ; free physical = 7072 ; free virtual = 48559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                   | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|inst/\gen_fifo.fifo_gen_inst  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 63              | RAM32M16 x 5   | 
|inst/\gen_fifo.fifo_gen_inst  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 32 x 63              | RAM32M16 x 5   | 
+------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:24 ; elapsed = 00:07:15 . Memory (MB): peak = 2289.820 ; gain = 996.254 ; free physical = 5580 ; free virtual = 47145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:27 ; elapsed = 00:07:19 . Memory (MB): peak = 2319.852 ; gain = 1026.285 ; free physical = 5566 ; free virtual = 47142
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:28 ; elapsed = 00:07:20 . Memory (MB): peak = 2321.398 ; gain = 1027.832 ; free physical = 5520 ; free virtual = 47085
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:29 ; elapsed = 00:07:22 . Memory (MB): peak = 2321.398 ; gain = 1027.832 ; free physical = 5453 ; free virtual = 47030
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:29 ; elapsed = 00:07:22 . Memory (MB): peak = 2321.398 ; gain = 1027.832 ; free physical = 5459 ; free virtual = 47036
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:30 ; elapsed = 00:07:23 . Memory (MB): peak = 2321.398 ; gain = 1027.832 ; free physical = 5449 ; free virtual = 47026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:30 ; elapsed = 00:07:23 . Memory (MB): peak = 2321.398 ; gain = 1027.832 ; free physical = 5448 ; free virtual = 47025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:30 ; elapsed = 00:07:23 . Memory (MB): peak = 2321.398 ; gain = 1027.832 ; free physical = 5442 ; free virtual = 47019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:30 ; elapsed = 00:07:23 . Memory (MB): peak = 2321.398 ; gain = 1027.832 ; free physical = 5435 ; free virtual = 47012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fifo_generator_v13_2_2 | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]     | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|fifo_generator_v13_2_2 | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|fifo_generator_v13_2_2 | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]      | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|fifo_generator_v13_2_2 | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     7|
|2     |LUT1     |    29|
|3     |LUT2     |    78|
|4     |LUT3     |    50|
|5     |LUT4     |    76|
|6     |LUT5     |    55|
|7     |LUT6     |    40|
|8     |MUXCY    |    40|
|9     |RAM32M16 |    10|
|10    |RAMB18E2 |     2|
|11    |RAMB36E2 |    15|
|12    |SRL16E   |    51|
|13    |FDCE     |    51|
|14    |FDPE     |    48|
|15    |FDRE     |  1759|
|16    |FDSE     |     6|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------+---------------------------------------------+------+
|      |Instance                                                                     |Module                                       |Cells |
+------+-----------------------------------------------------------------------------+---------------------------------------------+------+
|1     |top                                                                          |                                             |  2317|
|2     |  inst                                                                       |axi_data_fifo_v2_1_15_axi_data_fifo          |  2317|
|3     |    \gen_fifo.fifo_gen_inst                                                  |fifo_generator_v13_2_2                       |  2317|
|4     |      inst_fifo_gen                                                          |fifo_generator_v13_2_2_synth                 |  2317|
|5     |        \gaxi_full_lite.gread_ch.grach2.axi_rach                             |fifo_generator_top                           |   251|
|6     |          \grf.rf                                                            |fifo_generator_ramfifo                       |   251|
|7     |            \gntv_or_sync_fifo.gl0.rd                                        |rd_logic_14                                  |    43|
|8     |              \gr1.gr1_int.rfwft                                             |rd_fwft_20                                   |    21|
|9     |              \grss.rsts                                                     |rd_status_flags_ss_21                        |     2|
|10    |              rpntr                                                          |rd_bin_cntr_22                               |    20|
|11    |            \gntv_or_sync_fifo.gl0.wr                                        |wr_logic_15                                  |    24|
|12    |              \gwss.wsts                                                     |wr_status_flags_ss_18                        |     7|
|13    |              wpntr                                                          |wr_bin_cntr_19                               |    17|
|14    |            \gntv_or_sync_fifo.mem                                           |memory_16                                    |   172|
|15    |              \gdm.dm_gen.dm                                                 |dmem_17                                      |    68|
|16    |            rstblk                                                           |reset_blk_ramfifo__parameterized0            |    12|
|17    |              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |xpm_cdc_async_rst__5                         |     2|
|18    |        \gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice        |axi_reg_slice                                |    81|
|19    |          rstblk                                                             |reset_blk_ramfifo__parameterized1            |    14|
|20    |            \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst             |xpm_cdc_async_rst                            |     2|
|21    |        \gaxi_full_lite.gread_ch.grdch2.axi_rdch                             |fifo_generator_top__parameterized1           |   785|
|22    |          \grf.rf                                                            |fifo_generator_ramfifo__parameterized1       |   785|
|23    |            \gntv_or_sync_fifo.gl0.rd                                        |rd_logic__parameterized0_3                   |    67|
|24    |              \gr1.gr1_int.rfwft                                             |rd_fwft__parameterized0_9                    |    26|
|25    |              \grss.rsts                                                     |rd_status_flags_ss__parameterized0_10        |    13|
|26    |                c1                                                           |compare__parameterized0_12                   |     6|
|27    |                c2                                                           |compare__parameterized0_13                   |     5|
|28    |              rpntr                                                          |rd_bin_cntr__parameterized0_11               |    28|
|29    |            \gntv_or_sync_fifo.gl0.wr                                        |wr_logic__parameterized0_4                   |    66|
|30    |              \gwss.wsts                                                     |wr_status_flags_ss__parameterized0_5         |    18|
|31    |                c0                                                           |compare__parameterized0_7                    |     5|
|32    |                c1                                                           |compare__parameterized0_8                    |     7|
|33    |              wpntr                                                          |wr_bin_cntr__parameterized0_6                |    48|
|34    |            \gntv_or_sync_fifo.mem                                           |memory__parameterized1                       |   637|
|35    |              \gbm.gbmg.gbmga.ngecc.bmg                                      |blk_mem_gen_v8_4_1__parameterized1           |   120|
|36    |                inst_blk_mem_gen                                             |blk_mem_gen_v8_4_1_synth__parameterized0     |   120|
|37    |                  \gnbram.gnativebmg.native_blk_mem_gen                      |blk_mem_gen_top__parameterized0              |   120|
|38    |                    \valid.cstr                                              |blk_mem_gen_generic_cstr__parameterized0     |   120|
|39    |                      \ramloop[0].ram.r                                      |blk_mem_gen_prim_width__parameterized8       |    15|
|40    |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized8     |     2|
|41    |                      \ramloop[1].ram.r                                      |blk_mem_gen_prim_width__parameterized9       |    15|
|42    |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized9     |     2|
|43    |                      \ramloop[2].ram.r                                      |blk_mem_gen_prim_width__parameterized10      |    15|
|44    |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized10    |     2|
|45    |                      \ramloop[3].ram.r                                      |blk_mem_gen_prim_width__parameterized11      |    15|
|46    |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized11    |     2|
|47    |                      \ramloop[4].ram.r                                      |blk_mem_gen_prim_width__parameterized12      |    15|
|48    |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized12    |     2|
|49    |                      \ramloop[5].ram.r                                      |blk_mem_gen_prim_width__parameterized13      |    15|
|50    |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized13    |     2|
|51    |                      \ramloop[6].ram.r                                      |blk_mem_gen_prim_width__parameterized14      |    15|
|52    |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized14    |     2|
|53    |                      \ramloop[7].ram.r                                      |blk_mem_gen_prim_width__parameterized15      |    15|
|54    |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized15    |     2|
|55    |            rstblk                                                           |reset_blk_ramfifo__parameterized2            |    15|
|56    |              \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst  |xpm_cdc_sync_rst                             |     5|
|57    |        \gaxi_full_lite.gwrite_ch.gwach2.axi_wach                            |fifo_generator_top__xdcDup__1                |   211|
|58    |          \grf.rf                                                            |fifo_generator_ramfifo__xdcDup__1            |   211|
|59    |            \gntv_or_sync_fifo.gl0.rd                                        |rd_logic                                     |    43|
|60    |              \gr1.gr1_int.rfwft                                             |rd_fwft                                      |    21|
|61    |              \grss.rsts                                                     |rd_status_flags_ss                           |     2|
|62    |              rpntr                                                          |rd_bin_cntr                                  |    20|
|63    |            \gntv_or_sync_fifo.gl0.wr                                        |wr_logic                                     |    24|
|64    |              \gwss.wsts                                                     |wr_status_flags_ss                           |     7|
|65    |              wpntr                                                          |wr_bin_cntr                                  |    17|
|66    |            \gntv_or_sync_fifo.mem                                           |memory                                       |   131|
|67    |              \gdm.dm_gen.dm                                                 |dmem                                         |    68|
|68    |            rstblk                                                           |reset_blk_ramfifo__parameterized0__xdcDup__1 |    13|
|69    |              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |xpm_cdc_async_rst__4                         |     2|
|70    |        \gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice  |axi_reg_slice__xdcDup__1                     |    80|
|71    |          rstblk                                                             |reset_blk_ramfifo__parameterized1__xdcDup__1 |    13|
|72    |            \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst             |xpm_cdc_async_rst__6                         |     2|
|73    |        \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                            |fifo_generator_top__parameterized0           |   862|
|74    |          \grf.rf                                                            |fifo_generator_ramfifo__parameterized0       |   862|
|75    |            \gntv_or_sync_fifo.gl0.rd                                        |rd_logic__parameterized0                     |    67|
|76    |              \gr1.gr1_int.rfwft                                             |rd_fwft__parameterized0                      |    26|
|77    |              \grss.rsts                                                     |rd_status_flags_ss__parameterized0           |    13|
|78    |                c1                                                           |compare__parameterized0_1                    |     6|
|79    |                c2                                                           |compare__parameterized0_2                    |     5|
|80    |              rpntr                                                          |rd_bin_cntr__parameterized0                  |    28|
|81    |            \gntv_or_sync_fifo.gl0.wr                                        |wr_logic__parameterized0                     |    67|
|82    |              \gwss.wsts                                                     |wr_status_flags_ss__parameterized0           |    19|
|83    |                c0                                                           |compare__parameterized0                      |     5|
|84    |                c1                                                           |compare__parameterized0_0                    |     7|
|85    |              wpntr                                                          |wr_bin_cntr__parameterized0                  |    48|
|86    |            \gntv_or_sync_fifo.mem                                           |memory__parameterized0                       |   713|
|87    |              \gbm.gbmg.gbmga.ngecc.bmg                                      |blk_mem_gen_v8_4_1                           |   135|
|88    |                inst_blk_mem_gen                                             |blk_mem_gen_v8_4_1_synth                     |   135|
|89    |                  \gnbram.gnativebmg.native_blk_mem_gen                      |blk_mem_gen_top                              |   135|
|90    |                    \valid.cstr                                              |blk_mem_gen_generic_cstr                     |   135|
|91    |                      \ramloop[0].ram.r                                      |blk_mem_gen_prim_width                       |    15|
|92    |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper                     |     2|
|93    |                      \ramloop[1].ram.r                                      |blk_mem_gen_prim_width__parameterized0       |    15|
|94    |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized0     |     2|
|95    |                      \ramloop[2].ram.r                                      |blk_mem_gen_prim_width__parameterized1       |    15|
|96    |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized1     |     2|
|97    |                      \ramloop[3].ram.r                                      |blk_mem_gen_prim_width__parameterized2       |    15|
|98    |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized2     |     2|
|99    |                      \ramloop[4].ram.r                                      |blk_mem_gen_prim_width__parameterized3       |    15|
|100   |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized3     |     2|
|101   |                      \ramloop[5].ram.r                                      |blk_mem_gen_prim_width__parameterized4       |    15|
|102   |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized4     |     2|
|103   |                      \ramloop[6].ram.r                                      |blk_mem_gen_prim_width__parameterized5       |    15|
|104   |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized5     |     2|
|105   |                      \ramloop[7].ram.r                                      |blk_mem_gen_prim_width__parameterized6       |    15|
|106   |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized6     |     2|
|107   |                      \ramloop[8].ram.r                                      |blk_mem_gen_prim_width__parameterized7       |    15|
|108   |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized7     |     2|
|109   |            rstblk                                                           |reset_blk_ramfifo__parameterized2__xdcDup__1 |    15|
|110   |              \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst  |xpm_cdc_sync_rst__2                          |     5|
|111   |        \reset_gen_cc.rstblk_cc                                              |reset_blk_ramfifo                            |    12|
|112   |          \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |xpm_cdc_async_rst__3                         |     2|
+------+-----------------------------------------------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:30 ; elapsed = 00:07:23 . Memory (MB): peak = 2321.398 ; gain = 1027.832 ; free physical = 5435 ; free virtual = 47012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 289 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:13 ; elapsed = 00:06:56 . Memory (MB): peak = 2321.398 ; gain = 509.102 ; free physical = 5454 ; free virtual = 47031
Synthesis Optimization Complete : Time (s): cpu = 00:04:30 ; elapsed = 00:07:23 . Memory (MB): peak = 2321.406 ; gain = 1027.832 ; free physical = 5465 ; free virtual = 47042
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  (CARRY4) => CARRY8: 8 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:35 ; elapsed = 00:07:31 . Memory (MB): peak = 2586.234 ; gain = 1326.273 ; free physical = 5218 ; free virtual = 46798
INFO: [Common 17-1381] The checkpoint '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.runs/shell_s00_data_fifo_0_synth_1/shell_s00_data_fifo_0.dcp' has been generated.
