# Sequence of bytes to write new address:
# assuming default addr of 0x5a (0xb4 write, 0xb5 read)

[0xb4 0x2e [0xb5 r:3] # read current EEPROM SMBUS addr
[0xb4 0x2e 0xXX 0xXX 0xPEC] # set new EEPROM SMBUS addr

# 24.04.16: Updated IR2 on Processor Test Board to 0x5B (0xb6 write, 0xb7 read)

