// Seed: 3191802653
module module_0 (
    input tri id_0,
    input tri id_1,
    input supply1 id_2,
    output tri0 id_3,
    input wor id_4,
    output tri1 id_5,
    output uwire id_6,
    input wand id_7,
    output supply1 id_8,
    input supply0 id_9
);
  wire id_11;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output wand id_2,
    input uwire id_3,
    output wire id_4,
    input tri id_5,
    input uwire id_6
    , id_14,
    input supply1 id_7,
    input tri0 id_8,
    input wire id_9,
    input tri id_10,
    input tri0 id_11,
    input tri id_12
);
  assign id_2 = 1;
  logic id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_4,
      id_9,
      id_4,
      id_2,
      id_5,
      id_4,
      id_12
  );
  assign modCall_1.id_3 = 0;
  assign id_14 = id_15;
endmodule
