

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_104_3'
================================================================
* Date:           Tue Feb  8 11:01:45 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.100 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_3  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%base_9 = alloca i32 1"   --->   Operation 4 'alloca' 'base_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%res_num_load990 = alloca i32 1"   --->   Operation 5 'alloca' 'res_num_load990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%res_num_load_1996 = alloca i32 1"   --->   Operation 6 'alloca' 'res_num_load_1996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%res_num_load_21002 = alloca i32 1"   --->   Operation 7 'alloca' 'res_num_load_21002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%select_ln104_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln104_1"   --->   Operation 8 'read' 'select_ln104_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln104_7_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln104_7"   --->   Operation 9 'read' 'zext_ln104_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%res_num_load991_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %res_num_load991"   --->   Operation 10 'read' 'res_num_load991_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%res_num_load_1997_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %res_num_load_1997"   --->   Operation 11 'read' 'res_num_load_1997_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%res_num_load_21003_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %res_num_load_21003"   --->   Operation 12 'read' 'res_num_load_21003_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln104_7_cast = zext i2 %zext_ln104_7_read"   --->   Operation 13 'zext' 'zext_ln104_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %res_num_load_21003_read, i32 %res_num_load_21002"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %res_num_load_1997_read, i32 %res_num_load_1996"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %res_num_load991_read, i32 %res_num_load990"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 %zext_ln104_7_cast, i3 %base_9"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%base = load i3 %base_9" [../src/ban.cpp:105]   --->   Operation 19 'load' 'base' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.58ns)   --->   "%icmp_ln104 = icmp_ult  i3 %base, i3 %select_ln104_1_read" [../src/ban.cpp:104]   --->   Operation 21 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %_ZNK3BanmlEf.exit.loopexit.exitStub, void %.split53" [../src/ban.cpp:104]   --->   Operation 22 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../src/ban.cpp:91]   --->   Operation 23 'specloopname' 'specloopname_ln91' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.67ns)   --->   "%add_ln105_1 = add i3 %base, i3 1" [../src/ban.cpp:105]   --->   Operation 24 'add' 'add_ln105_1' <Predicate = (icmp_ln104)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i3 %base" [../src/ban.cpp:105]   --->   Operation 25 'trunc' 'trunc_ln105' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.58ns)   --->   "%switch_ln105 = switch i2 %trunc_ln105, void %branch74, i2 0, void %.split53..split53640_crit_edge, i2 1, void %.split53..split53640_crit_edge7" [../src/ban.cpp:105]   --->   Operation 26 'switch' 'switch_ln105' <Predicate = (icmp_ln104)> <Delay = 0.58>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln105 = store i32 0, i32 %res_num_load_1996" [../src/ban.cpp:105]   --->   Operation 27 'store' 'store_ln105' <Predicate = (icmp_ln104 & trunc_ln105 == 1)> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split53640" [../src/ban.cpp:105]   --->   Operation 28 'br' 'br_ln105' <Predicate = (icmp_ln104 & trunc_ln105 == 1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln105 = store i32 0, i32 %res_num_load990" [../src/ban.cpp:105]   --->   Operation 29 'store' 'store_ln105' <Predicate = (icmp_ln104 & trunc_ln105 == 0)> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split53640" [../src/ban.cpp:105]   --->   Operation 30 'br' 'br_ln105' <Predicate = (icmp_ln104 & trunc_ln105 == 0)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln105 = store i32 0, i32 %res_num_load_21002" [../src/ban.cpp:105]   --->   Operation 31 'store' 'store_ln105' <Predicate = (icmp_ln104 & trunc_ln105 != 0 & trunc_ln105 != 1)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split53640" [../src/ban.cpp:105]   --->   Operation 32 'br' 'br_ln105' <Predicate = (icmp_ln104 & trunc_ln105 != 0 & trunc_ln105 != 1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln105 = store i3 %add_ln105_1, i3 %base_9" [../src/ban.cpp:105]   --->   Operation 33 'store' 'store_ln105' <Predicate = (icmp_ln104)> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%res_num_load = load i32 %res_num_load990"   --->   Operation 35 'load' 'res_num_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%res_num_load_8 = load i32 %res_num_load_1996"   --->   Operation 36 'load' 'res_num_load_8' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%res_num_load_9 = load i32 %res_num_load_21002"   --->   Operation 37 'load' 'res_num_load_9' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %res_num_load_21002_out, i32 %res_num_load_9"   --->   Operation 38 'write' 'write_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %res_num_load_1996_out, i32 %res_num_load_8"   --->   Operation 39 'write' 'write_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %res_num_load990_out, i32 %res_num_load"   --->   Operation 40 'write' 'write_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ res_num_load_21003]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_num_load_1997]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_num_load991]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln104_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln104_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_num_load_21002_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_num_load_1996_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_num_load990_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
base_9                  (alloca      ) [ 01]
res_num_load990         (alloca      ) [ 01]
res_num_load_1996       (alloca      ) [ 01]
res_num_load_21002      (alloca      ) [ 01]
select_ln104_1_read     (read        ) [ 00]
zext_ln104_7_read       (read        ) [ 00]
res_num_load991_read    (read        ) [ 00]
res_num_load_1997_read  (read        ) [ 00]
res_num_load_21003_read (read        ) [ 00]
zext_ln104_7_cast       (zext        ) [ 00]
store_ln0               (store       ) [ 00]
store_ln0               (store       ) [ 00]
store_ln0               (store       ) [ 00]
store_ln0               (store       ) [ 00]
br_ln0                  (br          ) [ 00]
base                    (load        ) [ 00]
specpipeline_ln0        (specpipeline) [ 00]
icmp_ln104              (icmp        ) [ 01]
br_ln104                (br          ) [ 00]
specloopname_ln91       (specloopname) [ 00]
add_ln105_1             (add         ) [ 00]
trunc_ln105             (trunc       ) [ 01]
switch_ln105            (switch      ) [ 00]
store_ln105             (store       ) [ 00]
br_ln105                (br          ) [ 00]
store_ln105             (store       ) [ 00]
br_ln105                (br          ) [ 00]
store_ln105             (store       ) [ 00]
br_ln105                (br          ) [ 00]
store_ln105             (store       ) [ 00]
br_ln0                  (br          ) [ 00]
res_num_load            (load        ) [ 00]
res_num_load_8          (load        ) [ 00]
res_num_load_9          (load        ) [ 00]
write_ln0               (write       ) [ 00]
write_ln0               (write       ) [ 00]
write_ln0               (write       ) [ 00]
ret_ln0                 (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="res_num_load_21003">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_num_load_21003"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_num_load_1997">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_num_load_1997"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_num_load991">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_num_load991"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln104_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln104_7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln104_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln104_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_num_load_21002_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_num_load_21002_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_num_load_1996_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_num_load_1996_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_num_load990_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_num_load990_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="base_9_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="base_9/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="res_num_load990_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_num_load990/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="res_num_load_1996_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_num_load_1996/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="res_num_load_21002_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_num_load_21002/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="select_ln104_1_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="0"/>
<pin id="64" dir="0" index="1" bw="3" slack="0"/>
<pin id="65" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln104_1_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="zext_ln104_7_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="2" slack="0"/>
<pin id="70" dir="0" index="1" bw="2" slack="0"/>
<pin id="71" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln104_7_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="res_num_load991_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="res_num_load991_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="res_num_load_1997_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="res_num_load_1997_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="res_num_load_21003_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="res_num_load_21003_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln0_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="write_ln0_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln0_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln104_7_cast_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_7_cast/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="3" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="base_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="0"/>
<pin id="139" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="base/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln104_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="3" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln105_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln105_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln105_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln105_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln105_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln105_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="3" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="res_num_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_num_load/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="res_num_load_8_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_num_load_8/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="res_num_load_9_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_num_load_9/1 "/>
</bind>
</comp>

<comp id="188" class="1005" name="base_9_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="base_9 "/>
</bind>
</comp>

<comp id="195" class="1005" name="res_num_load990_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="res_num_load990 "/>
</bind>
</comp>

<comp id="202" class="1005" name="res_num_load_1996_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="res_num_load_1996 "/>
</bind>
</comp>

<comp id="209" class="1005" name="res_num_load_21002_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="res_num_load_21002 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="44" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="44" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="68" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="86" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="80" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="74" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="113" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="62" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="137" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="137" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="146" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="176" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="183"><net_src comp="180" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="187"><net_src comp="184" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="191"><net_src comp="46" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="198"><net_src comp="50" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="201"><net_src comp="195" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="205"><net_src comp="54" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="212"><net_src comp="58" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="184" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_num_load_21002_out | {1 }
	Port: res_num_load_1996_out | {1 }
	Port: res_num_load990_out | {1 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_104_3 : res_num_load_21003 | {1 }
	Port: main_Pipeline_VITIS_LOOP_104_3 : res_num_load_1997 | {1 }
	Port: main_Pipeline_VITIS_LOOP_104_3 : res_num_load991 | {1 }
	Port: main_Pipeline_VITIS_LOOP_104_3 : zext_ln104_7 | {1 }
	Port: main_Pipeline_VITIS_LOOP_104_3 : select_ln104_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		base : 1
		icmp_ln104 : 2
		br_ln104 : 3
		add_ln105_1 : 2
		trunc_ln105 : 2
		switch_ln105 : 3
		store_ln105 : 1
		store_ln105 : 1
		store_ln105 : 1
		store_ln105 : 3
		res_num_load : 1
		res_num_load_8 : 1
		res_num_load_9 : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|    add   |         add_ln105_1_fu_146         |    0    |    10   |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln104_fu_140         |    0    |    8    |
|----------|------------------------------------|---------|---------|
|          |   select_ln104_1_read_read_fu_62   |    0    |    0    |
|          |    zext_ln104_7_read_read_fu_68    |    0    |    0    |
|   read   |   res_num_load991_read_read_fu_74  |    0    |    0    |
|          |  res_num_load_1997_read_read_fu_80 |    0    |    0    |
|          | res_num_load_21003_read_read_fu_86 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |        write_ln0_write_fu_92       |    0    |    0    |
|   write  |        write_ln0_write_fu_99       |    0    |    0    |
|          |       write_ln0_write_fu_106       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |      zext_ln104_7_cast_fu_113      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |         trunc_ln105_fu_152         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |    18   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      base_9_reg_188      |    3   |
|  res_num_load990_reg_195 |   32   |
| res_num_load_1996_reg_202|   32   |
|res_num_load_21002_reg_209|   32   |
+--------------------------+--------+
|           Total          |   99   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   18   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   99   |    -   |
+-----------+--------+--------+
|   Total   |   99   |   18   |
+-----------+--------+--------+
