// Seed: 4235719638
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  output id_2;
  output id_1;
  initial begin
    if (1) begin
      id_3 <= id_3;
    end else begin
      id_3 = 1 - 1;
    end
  end
  logic id_4 = 1;
endmodule
