// Seed: 1764840519
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri module_0
);
  logic id_5;
  assign id_3 = id_5;
endmodule
module module_1 #(
    parameter id_5 = 32'd69
) (
    output tri1  id_0,
    input  uwire id_1,
    output tri   id_2,
    output logic id_3,
    input  tri   id_4,
    input  wire  _id_5
);
  always @* begin : LABEL_0
    if (-1 ^ (!1)) id_3 = id_5 == id_1;
  end
  logic [id_5 : 1] id_7;
  wire id_8;
  always_latch @(posedge 1) begin : LABEL_1
    id_7 <= id_8;
    id_7 <= 1'h0;
  end
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_2
  );
  always @(1) begin : LABEL_2
    assign id_0 = id_7;
    if (1) id_3 <= -1 > -1;
  end
endmodule
