
Go-to-Goal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d3e0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006a8  0800d580  0800d580  0000e580  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dc28  0800dc28  0000f200  2**0
                  CONTENTS
  4 .ARM          00000008  0800dc28  0800dc28  0000ec28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dc30  0800dc30  0000f200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dc30  0800dc30  0000ec30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dc34  0800dc34  0000ec34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000200  20000000  0800dc38  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000518  20000200  0800de38  0000f200  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000718  0800de38  0000f718  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f200  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f945  00000000  00000000  0000f230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021f6  00000000  00000000  0001eb75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea0  00000000  00000000  00020d70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b74  00000000  00000000  00021c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001877c  00000000  00000000  00022784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010b79  00000000  00000000  0003af00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009bf7d  00000000  00000000  0004ba79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e79f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057bc  00000000  00000000  000e7a3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000ed1f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000200 	.word	0x20000200
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d568 	.word	0x0800d568

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000204 	.word	0x20000204
 80001dc:	0800d568 	.word	0x0800d568

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <SimplePID_Init>:
    volatile float e_int;
    volatile float uk_1, uk_2;
} SimplePID;

// Constructor: Inicializa la estructura con valores por defecto
void SimplePID_Init(SimplePID *pid) {
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
    pid->kp = 1.0;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001002:	601a      	str	r2, [r3, #0]
    pid->kd = 0.0;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	f04f 0200 	mov.w	r2, #0
 800100a:	605a      	str	r2, [r3, #4]
    pid->ki = 0.0;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f04f 0200 	mov.w	r2, #0
 8001012:	609a      	str	r2, [r3, #8]
    pid->umax = 1000.0;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	4a13      	ldr	r2, [pc, #76]	@ (8001064 <SimplePID_Init+0x70>)
 8001018:	60da      	str	r2, [r3, #12]
    pid->umin = 10.0;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4a12      	ldr	r2, [pc, #72]	@ (8001068 <SimplePID_Init+0x74>)
 800101e:	611a      	str	r2, [r3, #16]
    pid->eprev1 = 0.0;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f04f 0200 	mov.w	r2, #0
 8001026:	619a      	str	r2, [r3, #24]
    pid->e_int = 0.0;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	f04f 0200 	mov.w	r2, #0
 800102e:	625a      	str	r2, [r3, #36]	@ 0x24
    pid->sgn = 1.0;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001036:	621a      	str	r2, [r3, #32]
    pid->control = 0.0;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2200      	movs	r2, #0
 800103c:	615a      	str	r2, [r3, #20]
    pid->uk_1 = 0.0;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	f04f 0200 	mov.w	r2, #0
 8001044:	629a      	str	r2, [r3, #40]	@ 0x28
    pid->uk_2 = 0.0;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	f04f 0200 	mov.w	r2, #0
 800104c:	62da      	str	r2, [r3, #44]	@ 0x2c
    pid->eprev2 = 0.0;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f04f 0200 	mov.w	r2, #0
 8001054:	61da      	str	r2, [r3, #28]
}
 8001056:	bf00      	nop
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	447a0000 	.word	0x447a0000
 8001068:	41200000 	.word	0x41200000

0800106c <SimplePID_SetParams>:

// Funcin para establecer parmetros
void SimplePID_SetParams(SimplePID *pid, float kpIn, float kiIn, float kdIn, float umaxIn, float uminIn) {
 800106c:	b480      	push	{r7}
 800106e:	b087      	sub	sp, #28
 8001070:	af00      	add	r7, sp, #0
 8001072:	6178      	str	r0, [r7, #20]
 8001074:	ed87 0a04 	vstr	s0, [r7, #16]
 8001078:	edc7 0a03 	vstr	s1, [r7, #12]
 800107c:	ed87 1a02 	vstr	s2, [r7, #8]
 8001080:	edc7 1a01 	vstr	s3, [r7, #4]
 8001084:	ed87 2a00 	vstr	s4, [r7]
    pid->kp = kpIn;
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	693a      	ldr	r2, [r7, #16]
 800108c:	601a      	str	r2, [r3, #0]
    pid->kd = kdIn;
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	68ba      	ldr	r2, [r7, #8]
 8001092:	605a      	str	r2, [r3, #4]
    pid->ki = kiIn;
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	68fa      	ldr	r2, [r7, #12]
 8001098:	609a      	str	r2, [r3, #8]
    pid->umax = umaxIn;
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	60da      	str	r2, [r3, #12]
    pid->umin = uminIn;
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	683a      	ldr	r2, [r7, #0]
 80010a4:	611a      	str	r2, [r3, #16]
}
 80010a6:	bf00      	nop
 80010a8:	371c      	adds	r7, #28
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
	...

080010b4 <SimpleCPID_Evaluate>:

// Funcin para calcular la seal de control
void SimpleCPID_Evaluate(SimplePID *pid, volatile float value, float target, float deltaT) {
 80010b4:	b480      	push	{r7}
 80010b6:	b089      	sub	sp, #36	@ 0x24
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	60f8      	str	r0, [r7, #12]
 80010bc:	ed87 0a02 	vstr	s0, [r7, #8]
 80010c0:	edc7 0a01 	vstr	s1, [r7, #4]
 80010c4:	ed87 1a00 	vstr	s2, [r7]
    // Error
    float e = (target - value);
 80010c8:	edd7 7a02 	vldr	s15, [r7, #8]
 80010cc:	ed97 7a01 	vldr	s14, [r7, #4]
 80010d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010d4:	edc7 7a06 	vstr	s15, [r7, #24]
    
    // Derivada
    float dedt = (e - pid->eprev1) / deltaT ;
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	edd3 7a06 	vldr	s15, [r3, #24]
 80010de:	ed97 7a06 	vldr	s14, [r7, #24]
 80010e2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80010e6:	ed97 7a00 	vldr	s14, [r7]
 80010ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010ee:	edc7 7a05 	vstr	s15, [r7, #20]
    
    // Integral
    float eDt = e*deltaT;
 80010f2:	ed97 7a06 	vldr	s14, [r7, #24]
 80010f6:	edd7 7a00 	vldr	s15, [r7]
 80010fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010fe:	edc7 7a04 	vstr	s15, [r7, #16]

    pid->e_int = pid->e_int + eDt;
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001108:	edd7 7a04 	vldr	s15, [r7, #16]
 800110c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    
    // Seal de control
    float u = (pid->kp * e + pid->e_int * pid->ki + pid->kd * dedt)/100*pid->umax;
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	ed93 7a00 	vldr	s14, [r3]
 800111c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001120:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001130:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001134:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	edd3 6a01 	vldr	s13, [r3, #4]
 800113e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001142:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001146:	ee77 7a27 	vadd.f32	s15, s14, s15
 800114a:	eddf 6a20 	vldr	s13, [pc, #128]	@ 80011cc <SimpleCPID_Evaluate+0x118>
 800114e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	edd3 7a03 	vldr	s15, [r3, #12]
 8001158:	ee67 7a27 	vmul.f32	s15, s14, s15
 800115c:	edc7 7a07 	vstr	s15, [r7, #28]
    pid->sgn = fabs(u)/u;
 8001160:	edd7 7a07 	vldr	s15, [r7, #28]
 8001164:	eef0 6ae7 	vabs.f32	s13, s15
 8001168:	ed97 7a07 	vldr	s14, [r7, #28]
 800116c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	edc3 7a08 	vstr	s15, [r3, #32]

	// Limitar seal de control
	if (fabs(u) > pid->umax) {
 8001176:	edd7 7a07 	vldr	s15, [r7, #28]
 800117a:	eeb0 7ae7 	vabs.f32	s14, s15
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	edd3 7a03 	vldr	s15, [r3, #12]
 8001184:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800118c:	dd03      	ble.n	8001196 <SimpleCPID_Evaluate+0xe2>
		u = pid->umax;
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	68db      	ldr	r3, [r3, #12]
 8001192:	61fb      	str	r3, [r7, #28]
 8001194:	e008      	b.n	80011a8 <SimpleCPID_Evaluate+0xf4>
	}
	else {
		u = u/pid->sgn;
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	ed93 7a08 	vldr	s14, [r3, #32]
 800119c:	edd7 6a07 	vldr	s13, [r7, #28]
 80011a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011a4:	edc7 7a07 	vstr	s15, [r7, #28]
		u = pid->umin;
	} else {
		u = u/pid->sgn;
	}
*/
    pid->control = u;
 80011a8:	edd7 7a07 	vldr	s15, [r7, #28]
 80011ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011b0:	ee17 2a90 	vmov	r2, s15
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	615a      	str	r2, [r3, #20]

    // Guardar el error anterior
    pid->eprev1 = e;
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	619a      	str	r2, [r3, #24]
}
 80011be:	bf00      	nop
 80011c0:	3724      	adds	r7, #36	@ 0x24
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	42c80000 	.word	0x42c80000

080011d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80011d4:	ed2d 8b02 	vpush	{d8}
 80011d8:	b0aa      	sub	sp, #168	@ 0xa8
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011dc:	f002 fa60 	bl	80036a0 <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011e0:	2000      	movs	r0, #0
 80011e2:	f002 fa7f 	bl	80036e4 <HAL_InitTick>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011e6:	f000 fd57 	bl	8001c98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011ea:	f001 f83d 	bl	8002268 <MX_GPIO_Init>
  MX_DMA_Init();
 80011ee:	f001 f81b 	bl	8002228 <MX_DMA_Init>
  MX_TIM4_Init();
 80011f2:	f000 ff1d 	bl	8002030 <MX_TIM4_Init>
  MX_ADC1_Init();
 80011f6:	f000 fdbb 	bl	8001d70 <MX_ADC1_Init>
  MX_TIM1_Init();
 80011fa:	f000 fe29 	bl	8001e50 <MX_TIM1_Init>
  MX_TIM5_Init();
 80011fe:	f000 ff6b 	bl	80020d8 <MX_TIM5_Init>
  MX_USART6_UART_Init();
 8001202:	f000 ffe7 	bl	80021d4 <MX_USART6_UART_Init>
  MX_TIM3_Init();
 8001206:	f000 febf 	bl	8001f88 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 800120a:	f000 ffb9 	bl	8002180 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  //Initializing DMA for UART6
  //HAL_UART_Receive_DMA(&huart6, rxBuffer, 56);
  HAL_UART_Receive_IT(&huart6, &rx_byte, 1);
 800120e:	2201      	movs	r2, #1
 8001210:	49c5      	ldr	r1, [pc, #788]	@ (8001528 <main+0x358>)
 8001212:	48c6      	ldr	r0, [pc, #792]	@ (800152c <main+0x35c>)
 8001214:	f005 f9c9 	bl	80065aa <HAL_UART_Receive_IT>
  //Initializing timers for encoder and PWM
  HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 8001218:	2100      	movs	r1, #0
 800121a:	48c5      	ldr	r0, [pc, #788]	@ (8001530 <main+0x360>)
 800121c:	f004 f9a8 	bl	8005570 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_2);
 8001220:	2104      	movs	r1, #4
 8001222:	48c3      	ldr	r0, [pc, #780]	@ (8001530 <main+0x360>)
 8001224:	f004 f9a4 	bl	8005570 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_3);
 8001228:	2108      	movs	r1, #8
 800122a:	48c1      	ldr	r0, [pc, #772]	@ (8001530 <main+0x360>)
 800122c:	f004 f9a0 	bl	8005570 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8001230:	213c      	movs	r1, #60	@ 0x3c
 8001232:	48c0      	ldr	r0, [pc, #768]	@ (8001534 <main+0x364>)
 8001234:	f004 fb40 	bl	80058b8 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8001238:	213c      	movs	r1, #60	@ 0x3c
 800123a:	48bf      	ldr	r0, [pc, #764]	@ (8001538 <main+0x368>)
 800123c:	f004 fb3c 	bl	80058b8 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim5, TIM_CHANNEL_ALL);
 8001240:	213c      	movs	r1, #60	@ 0x3c
 8001242:	48be      	ldr	r0, [pc, #760]	@ (800153c <main+0x36c>)
 8001244:	f004 fb38 	bl	80058b8 <HAL_TIM_Encoder_Start_IT>

  HAL_NVIC_SetPriority(USART6_IRQn,0,0);
 8001248:	2200      	movs	r2, #0
 800124a:	2100      	movs	r1, #0
 800124c:	2047      	movs	r0, #71	@ 0x47
 800124e:	f002 ff56 	bl	80040fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001252:	2047      	movs	r0, #71	@ 0x47
 8001254:	f002 ff6f 	bl	8004136 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(TIM4_IRQn, 6, 0);
 8001258:	2200      	movs	r2, #0
 800125a:	2106      	movs	r1, #6
 800125c:	201e      	movs	r0, #30
 800125e:	f002 ff4e 	bl	80040fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001262:	201e      	movs	r0, #30
 8001264:	f002 ff67 	bl	8004136 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(TIM5_IRQn, 6, 0);
 8001268:	2200      	movs	r2, #0
 800126a:	2106      	movs	r1, #6
 800126c:	2032      	movs	r0, #50	@ 0x32
 800126e:	f002 ff46 	bl	80040fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001272:	2032      	movs	r0, #50	@ 0x32
 8001274:	f002 ff5f 	bl	8004136 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 8001278:	2200      	movs	r2, #0
 800127a:	2106      	movs	r1, #6
 800127c:	201d      	movs	r0, #29
 800127e:	f002 ff3e 	bl	80040fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001282:	201d      	movs	r0, #29
 8001284:	f002 ff57 	bl	8004136 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(TIM1_CC_IRQn, 6, 0);
 8001288:	2200      	movs	r2, #0
 800128a:	2106      	movs	r1, #6
 800128c:	201b      	movs	r0, #27
 800128e:	f002 ff36 	bl	80040fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001292:	201b      	movs	r0, #27
 8001294:	f002 ff4f 	bl	8004136 <HAL_NVIC_EnableIRQ>
  \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8001298:	b662      	cpsie	i
}
 800129a:	bf00      	nop

  __enable_irq();

  //Defining PID controller for each motor
  SimplePID pid[NMOTORS];
  SimplePID_Init(&pid[0]);
 800129c:	f107 0308 	add.w	r3, r7, #8
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff fea7 	bl	8000ff4 <SimplePID_Init>
  SimplePID_Init(&pid[1]);
 80012a6:	f107 0308 	add.w	r3, r7, #8
 80012aa:	3330      	adds	r3, #48	@ 0x30
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff fea1 	bl	8000ff4 <SimplePID_Init>
  SimplePID_Init(&pid[2]);
 80012b2:	f107 0308 	add.w	r3, r7, #8
 80012b6:	3360      	adds	r3, #96	@ 0x60
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff fe9b 	bl	8000ff4 <SimplePID_Init>
  SimplePID_SetParams(&pid[0], Kp1, Ki1, Kd1, 1000.0, 10.0);
 80012be:	4ba0      	ldr	r3, [pc, #640]	@ (8001540 <main+0x370>)
 80012c0:	edd3 7a00 	vldr	s15, [r3]
 80012c4:	4b9f      	ldr	r3, [pc, #636]	@ (8001544 <main+0x374>)
 80012c6:	ed93 7a00 	vldr	s14, [r3]
 80012ca:	4b9f      	ldr	r3, [pc, #636]	@ (8001548 <main+0x378>)
 80012cc:	edd3 6a00 	vldr	s13, [r3]
 80012d0:	f107 0308 	add.w	r3, r7, #8
 80012d4:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 80012d8:	eddf 1a9c 	vldr	s3, [pc, #624]	@ 800154c <main+0x37c>
 80012dc:	eeb0 1a66 	vmov.f32	s2, s13
 80012e0:	eef0 0a47 	vmov.f32	s1, s14
 80012e4:	eeb0 0a67 	vmov.f32	s0, s15
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff febf 	bl	800106c <SimplePID_SetParams>
  SimplePID_SetParams(&pid[1], Kp2, Ki2, Kd2, 1000.0, 10.0);
 80012ee:	4b98      	ldr	r3, [pc, #608]	@ (8001550 <main+0x380>)
 80012f0:	edd3 7a00 	vldr	s15, [r3]
 80012f4:	4b97      	ldr	r3, [pc, #604]	@ (8001554 <main+0x384>)
 80012f6:	ed93 7a00 	vldr	s14, [r3]
 80012fa:	4b97      	ldr	r3, [pc, #604]	@ (8001558 <main+0x388>)
 80012fc:	edd3 6a00 	vldr	s13, [r3]
 8001300:	f107 0308 	add.w	r3, r7, #8
 8001304:	3330      	adds	r3, #48	@ 0x30
 8001306:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 800130a:	eddf 1a90 	vldr	s3, [pc, #576]	@ 800154c <main+0x37c>
 800130e:	eeb0 1a66 	vmov.f32	s2, s13
 8001312:	eef0 0a47 	vmov.f32	s1, s14
 8001316:	eeb0 0a67 	vmov.f32	s0, s15
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff fea6 	bl	800106c <SimplePID_SetParams>
  SimplePID_SetParams(&pid[2], Kp3, Ki3, Kd3, 1000.0, 10.0);
 8001320:	4b8e      	ldr	r3, [pc, #568]	@ (800155c <main+0x38c>)
 8001322:	edd3 7a00 	vldr	s15, [r3]
 8001326:	4b8e      	ldr	r3, [pc, #568]	@ (8001560 <main+0x390>)
 8001328:	ed93 7a00 	vldr	s14, [r3]
 800132c:	4b8d      	ldr	r3, [pc, #564]	@ (8001564 <main+0x394>)
 800132e:	edd3 6a00 	vldr	s13, [r3]
 8001332:	f107 0308 	add.w	r3, r7, #8
 8001336:	3360      	adds	r3, #96	@ 0x60
 8001338:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 800133c:	eddf 1a83 	vldr	s3, [pc, #524]	@ 800154c <main+0x37c>
 8001340:	eeb0 1a66 	vmov.f32	s2, s13
 8001344:	eef0 0a47 	vmov.f32	s1, s14
 8001348:	eeb0 0a67 	vmov.f32	s0, s15
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff fe8d 	bl	800106c <SimplePID_SetParams>


  uint32_t start_time = HAL_GetTick();
 8001352:	f002 fa0b 	bl	800376c <HAL_GetTick>
 8001356:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
  volatile float deltaT = 0.0;
 800135a:	f04f 0300 	mov.w	r3, #0
 800135e:	607b      	str	r3, [r7, #4]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  deltaT = (HAL_GetTick() - start_time)/1000.0;
 8001360:	f002 fa04 	bl	800376c <HAL_GetTick>
 8001364:	4602      	mov	r2, r0
 8001366:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff f8d1 	bl	8000514 <__aeabi_ui2d>
 8001372:	f04f 0200 	mov.w	r2, #0
 8001376:	4b7c      	ldr	r3, [pc, #496]	@ (8001568 <main+0x398>)
 8001378:	f7ff fa70 	bl	800085c <__aeabi_ddiv>
 800137c:	4602      	mov	r2, r0
 800137e:	460b      	mov	r3, r1
 8001380:	4610      	mov	r0, r2
 8001382:	4619      	mov	r1, r3
 8001384:	f7ff fc38 	bl	8000bf8 <__aeabi_d2f>
 8001388:	4603      	mov	r3, r0
 800138a:	607b      	str	r3, [r7, #4]

	  if(deltaT >= sampleTime){
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	4618      	mov	r0, r3
 8001390:	f7ff f8e2 	bl	8000558 <__aeabi_f2d>
 8001394:	a362      	add	r3, pc, #392	@ (adr r3, 8001520 <main+0x350>)
 8001396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800139a:	f7ff fbbb 	bl	8000b14 <__aeabi_dcmpge>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	f000 846e 	beq.w	8001c82 <main+0xab2>
		  start_time = HAL_GetTick(); // Obtn el tiempo actual
 80013a6:	f002 f9e1 	bl	800376c <HAL_GetTick>
 80013aa:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4

		  for(int k = 0; k < NMOTORS; k++){
 80013ae:	2300      	movs	r3, #0
 80013b0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80013b4:	e1e5      	b.n	8001782 <main+0x5b2>

			  if (k==1){//0
 80013b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d108      	bne.n	80013d0 <main+0x200>
				  current_capture[k] = TIM5->CNT;
 80013be:	4b6b      	ldr	r3, [pc, #428]	@ (800156c <main+0x39c>)
 80013c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013c2:	4619      	mov	r1, r3
 80013c4:	4a6a      	ldr	r2, [pc, #424]	@ (8001570 <main+0x3a0>)
 80013c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80013ca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80013ce:	e014      	b.n	80013fa <main+0x22a>
			  } else if (k==0){//1
 80013d0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d108      	bne.n	80013ea <main+0x21a>
				  current_capture[k] = TIM3->CNT;
 80013d8:	4b66      	ldr	r3, [pc, #408]	@ (8001574 <main+0x3a4>)
 80013da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013dc:	4619      	mov	r1, r3
 80013de:	4a64      	ldr	r2, [pc, #400]	@ (8001570 <main+0x3a0>)
 80013e0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80013e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80013e8:	e007      	b.n	80013fa <main+0x22a>
			  } else{
				  current_capture[k] = TIM4->CNT;
 80013ea:	4b63      	ldr	r3, [pc, #396]	@ (8001578 <main+0x3a8>)
 80013ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013ee:	4619      	mov	r1, r3
 80013f0:	4a5f      	ldr	r2, [pc, #380]	@ (8001570 <main+0x3a0>)
 80013f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80013f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			  }

			  if (current_capture[k]>=4096){
 80013fa:	4a5d      	ldr	r2, [pc, #372]	@ (8001570 <main+0x3a0>)
 80013fc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001400:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001404:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001408:	db0c      	blt.n	8001424 <main+0x254>
				  current_captureA[k] = current_capture[k]-8192;
 800140a:	4a59      	ldr	r2, [pc, #356]	@ (8001570 <main+0x3a0>)
 800140c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001410:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001414:	f5a3 5200 	sub.w	r2, r3, #8192	@ 0x2000
 8001418:	4958      	ldr	r1, [pc, #352]	@ (800157c <main+0x3ac>)
 800141a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800141e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001422:	e009      	b.n	8001438 <main+0x268>
			  } else {
				  current_captureA[k] = current_capture[k];
 8001424:	4a52      	ldr	r2, [pc, #328]	@ (8001570 <main+0x3a0>)
 8001426:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800142a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800142e:	4953      	ldr	r1, [pc, #332]	@ (800157c <main+0x3ac>)
 8001430:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001434:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			  }

			  enc_count_0[k] = current_captureA[k]*1.0;
 8001438:	4a50      	ldr	r2, [pc, #320]	@ (800157c <main+0x3ac>)
 800143a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800143e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff f876 	bl	8000534 <__aeabi_i2d>
 8001448:	4602      	mov	r2, r0
 800144a:	460b      	mov	r3, r1
 800144c:	4610      	mov	r0, r2
 800144e:	4619      	mov	r1, r3
 8001450:	f7ff fbd2 	bl	8000bf8 <__aeabi_d2f>
 8001454:	4602      	mov	r2, r0
 8001456:	494a      	ldr	r1, [pc, #296]	@ (8001580 <main+0x3b0>)
 8001458:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800145c:	009b      	lsls	r3, r3, #2
 800145e:	440b      	add	r3, r1
 8001460:	601a      	str	r2, [r3, #0]
			  if (enc_count_1[k]<0 && enc_count_0[k]>=0){
 8001462:	4a48      	ldr	r2, [pc, #288]	@ (8001584 <main+0x3b4>)
 8001464:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	4413      	add	r3, r2
 800146c:	edd3 7a00 	vldr	s15, [r3]
 8001470:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001478:	f140 808e 	bpl.w	8001598 <main+0x3c8>
 800147c:	4a40      	ldr	r2, [pc, #256]	@ (8001580 <main+0x3b0>)
 800147e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	4413      	add	r3, r2
 8001486:	edd3 7a00 	vldr	s15, [r3]
 800148a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800148e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001492:	f2c0 8081 	blt.w	8001598 <main+0x3c8>

				  vel_rpm[k] = -((enc_count_0[k] - enc_count_1[k] - PPR*1.0) * 60.0) / (PPR*deltaT);
 8001496:	4a3a      	ldr	r2, [pc, #232]	@ (8001580 <main+0x3b0>)
 8001498:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	4413      	add	r3, r2
 80014a0:	ed93 7a00 	vldr	s14, [r3]
 80014a4:	4a37      	ldr	r2, [pc, #220]	@ (8001584 <main+0x3b4>)
 80014a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	4413      	add	r3, r2
 80014ae:	edd3 7a00 	vldr	s15, [r3]
 80014b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014b6:	ee17 0a90 	vmov	r0, s15
 80014ba:	f7ff f84d 	bl	8000558 <__aeabi_f2d>
 80014be:	f04f 0200 	mov.w	r2, #0
 80014c2:	4b31      	ldr	r3, [pc, #196]	@ (8001588 <main+0x3b8>)
 80014c4:	f7fe fee8 	bl	8000298 <__aeabi_dsub>
 80014c8:	4602      	mov	r2, r0
 80014ca:	460b      	mov	r3, r1
 80014cc:	4610      	mov	r0, r2
 80014ce:	4619      	mov	r1, r3
 80014d0:	f04f 0200 	mov.w	r2, #0
 80014d4:	4b2d      	ldr	r3, [pc, #180]	@ (800158c <main+0x3bc>)
 80014d6:	f7ff f897 	bl	8000608 <__aeabi_dmul>
 80014da:	4602      	mov	r2, r0
 80014dc:	460b      	mov	r3, r1
 80014de:	4614      	mov	r4, r2
 80014e0:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80014e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80014e8:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001590 <main+0x3c0>
 80014ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014f0:	ee17 0a90 	vmov	r0, s15
 80014f4:	f7ff f830 	bl	8000558 <__aeabi_f2d>
 80014f8:	4602      	mov	r2, r0
 80014fa:	460b      	mov	r3, r1
 80014fc:	4620      	mov	r0, r4
 80014fe:	4629      	mov	r1, r5
 8001500:	f7ff f9ac 	bl	800085c <__aeabi_ddiv>
 8001504:	4602      	mov	r2, r0
 8001506:	460b      	mov	r3, r1
 8001508:	4610      	mov	r0, r2
 800150a:	4619      	mov	r1, r3
 800150c:	f7ff fb74 	bl	8000bf8 <__aeabi_d2f>
 8001510:	4602      	mov	r2, r0
 8001512:	4920      	ldr	r1, [pc, #128]	@ (8001594 <main+0x3c4>)
 8001514:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	440b      	add	r3, r1
 800151c:	601a      	str	r2, [r3, #0]
 800151e:	e0d3      	b.n	80016c8 <main+0x4f8>
 8001520:	47ae147b 	.word	0x47ae147b
 8001524:	3f847ae1 	.word	0x3f847ae1
 8001528:	20000578 	.word	0x20000578
 800152c:	2000042c 	.word	0x2000042c
 8001530:	200002c4 	.word	0x200002c4
 8001534:	2000030c 	.word	0x2000030c
 8001538:	20000354 	.word	0x20000354
 800153c:	2000039c 	.word	0x2000039c
 8001540:	20000000 	.word	0x20000000
 8001544:	20000004 	.word	0x20000004
 8001548:	20000008 	.word	0x20000008
 800154c:	447a0000 	.word	0x447a0000
 8001550:	2000000c 	.word	0x2000000c
 8001554:	20000010 	.word	0x20000010
 8001558:	20000014 	.word	0x20000014
 800155c:	20000018 	.word	0x20000018
 8001560:	2000001c 	.word	0x2000001c
 8001564:	20000474 	.word	0x20000474
 8001568:	408f4000 	.word	0x408f4000
 800156c:	40000c00 	.word	0x40000c00
 8001570:	200004f8 	.word	0x200004f8
 8001574:	40000400 	.word	0x40000400
 8001578:	40000800 	.word	0x40000800
 800157c:	20000504 	.word	0x20000504
 8001580:	20000510 	.word	0x20000510
 8001584:	2000051c 	.word	0x2000051c
 8001588:	40c00000 	.word	0x40c00000
 800158c:	404e0000 	.word	0x404e0000
 8001590:	46000000 	.word	0x46000000
 8001594:	20000528 	.word	0x20000528

			  } else if (enc_count_1[k]>0 && enc_count_0[k]<0){
 8001598:	4a81      	ldr	r2, [pc, #516]	@ (80017a0 <main+0x5d0>)
 800159a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	4413      	add	r3, r2
 80015a2:	edd3 7a00 	vldr	s15, [r3]
 80015a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ae:	dd50      	ble.n	8001652 <main+0x482>
 80015b0:	4a7c      	ldr	r2, [pc, #496]	@ (80017a4 <main+0x5d4>)
 80015b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	4413      	add	r3, r2
 80015ba:	edd3 7a00 	vldr	s15, [r3]
 80015be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c6:	d544      	bpl.n	8001652 <main+0x482>
				  vel_rpm[k] = -((enc_count_0[k] - enc_count_1[k] + PPR*1.0) * 60.0) / (PPR*deltaT);
 80015c8:	4a76      	ldr	r2, [pc, #472]	@ (80017a4 <main+0x5d4>)
 80015ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	4413      	add	r3, r2
 80015d2:	ed93 7a00 	vldr	s14, [r3]
 80015d6:	4a72      	ldr	r2, [pc, #456]	@ (80017a0 <main+0x5d0>)
 80015d8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	4413      	add	r3, r2
 80015e0:	edd3 7a00 	vldr	s15, [r3]
 80015e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015e8:	ee17 0a90 	vmov	r0, s15
 80015ec:	f7fe ffb4 	bl	8000558 <__aeabi_f2d>
 80015f0:	f04f 0200 	mov.w	r2, #0
 80015f4:	4b6c      	ldr	r3, [pc, #432]	@ (80017a8 <main+0x5d8>)
 80015f6:	f7fe fe51 	bl	800029c <__adddf3>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	4610      	mov	r0, r2
 8001600:	4619      	mov	r1, r3
 8001602:	f04f 0200 	mov.w	r2, #0
 8001606:	4b69      	ldr	r3, [pc, #420]	@ (80017ac <main+0x5dc>)
 8001608:	f7fe fffe 	bl	8000608 <__aeabi_dmul>
 800160c:	4602      	mov	r2, r0
 800160e:	460b      	mov	r3, r1
 8001610:	4690      	mov	r8, r2
 8001612:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 8001616:	edd7 7a01 	vldr	s15, [r7, #4]
 800161a:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 80017b0 <main+0x5e0>
 800161e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001622:	ee17 0a90 	vmov	r0, s15
 8001626:	f7fe ff97 	bl	8000558 <__aeabi_f2d>
 800162a:	4602      	mov	r2, r0
 800162c:	460b      	mov	r3, r1
 800162e:	4640      	mov	r0, r8
 8001630:	4649      	mov	r1, r9
 8001632:	f7ff f913 	bl	800085c <__aeabi_ddiv>
 8001636:	4602      	mov	r2, r0
 8001638:	460b      	mov	r3, r1
 800163a:	4610      	mov	r0, r2
 800163c:	4619      	mov	r1, r3
 800163e:	f7ff fadb 	bl	8000bf8 <__aeabi_d2f>
 8001642:	4602      	mov	r2, r0
 8001644:	495b      	ldr	r1, [pc, #364]	@ (80017b4 <main+0x5e4>)
 8001646:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	440b      	add	r3, r1
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	e03a      	b.n	80016c8 <main+0x4f8>
			  } else{
				  vel_rpm[k] = -((enc_count_0[k] - enc_count_1[k]) * 60.0) / (PPR*deltaT);
 8001652:	4a54      	ldr	r2, [pc, #336]	@ (80017a4 <main+0x5d4>)
 8001654:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	4413      	add	r3, r2
 800165c:	ed93 7a00 	vldr	s14, [r3]
 8001660:	4a4f      	ldr	r2, [pc, #316]	@ (80017a0 <main+0x5d0>)
 8001662:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	4413      	add	r3, r2
 800166a:	edd3 7a00 	vldr	s15, [r3]
 800166e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001672:	ee17 0a90 	vmov	r0, s15
 8001676:	f7fe ff6f 	bl	8000558 <__aeabi_f2d>
 800167a:	f04f 0200 	mov.w	r2, #0
 800167e:	4b4b      	ldr	r3, [pc, #300]	@ (80017ac <main+0x5dc>)
 8001680:	f7fe ffc2 	bl	8000608 <__aeabi_dmul>
 8001684:	4602      	mov	r2, r0
 8001686:	460b      	mov	r3, r1
 8001688:	4692      	mov	sl, r2
 800168a:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
 800168e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001692:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80017b0 <main+0x5e0>
 8001696:	ee67 7a87 	vmul.f32	s15, s15, s14
 800169a:	ee17 0a90 	vmov	r0, s15
 800169e:	f7fe ff5b 	bl	8000558 <__aeabi_f2d>
 80016a2:	4602      	mov	r2, r0
 80016a4:	460b      	mov	r3, r1
 80016a6:	4650      	mov	r0, sl
 80016a8:	4659      	mov	r1, fp
 80016aa:	f7ff f8d7 	bl	800085c <__aeabi_ddiv>
 80016ae:	4602      	mov	r2, r0
 80016b0:	460b      	mov	r3, r1
 80016b2:	4610      	mov	r0, r2
 80016b4:	4619      	mov	r1, r3
 80016b6:	f7ff fa9f 	bl	8000bf8 <__aeabi_d2f>
 80016ba:	4602      	mov	r2, r0
 80016bc:	493d      	ldr	r1, [pc, #244]	@ (80017b4 <main+0x5e4>)
 80016be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	440b      	add	r3, r1
 80016c6:	601a      	str	r2, [r3, #0]
			  }
			  if (fabs(vel_rpm[k]) > 150.0){
 80016c8:	4a3a      	ldr	r2, [pc, #232]	@ (80017b4 <main+0x5e4>)
 80016ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	4413      	add	r3, r2
 80016d2:	edd3 7a00 	vldr	s15, [r3]
 80016d6:	eef0 7ae7 	vabs.f32	s15, s15
 80016da:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80017b8 <main+0x5e8>
 80016de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016e6:	dd0b      	ble.n	8001700 <main+0x530>
				  vel_rpm[k] = prev_vel_rpm[k];
 80016e8:	4a34      	ldr	r2, [pc, #208]	@ (80017bc <main+0x5ec>)
 80016ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	4413      	add	r3, r2
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	492f      	ldr	r1, [pc, #188]	@ (80017b4 <main+0x5e4>)
 80016f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	440b      	add	r3, r1
 80016fe:	601a      	str	r2, [r3, #0]
			  }
			  w_rad[k] = vel_rpm[k] * PI / 30; //rad/s
 8001700:	4a2c      	ldr	r2, [pc, #176]	@ (80017b4 <main+0x5e4>)
 8001702:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	4413      	add	r3, r2
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4618      	mov	r0, r3
 800170e:	f7fe ff23 	bl	8000558 <__aeabi_f2d>
 8001712:	a321      	add	r3, pc, #132	@ (adr r3, 8001798 <main+0x5c8>)
 8001714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001718:	f7fe ff76 	bl	8000608 <__aeabi_dmul>
 800171c:	4602      	mov	r2, r0
 800171e:	460b      	mov	r3, r1
 8001720:	4610      	mov	r0, r2
 8001722:	4619      	mov	r1, r3
 8001724:	f04f 0200 	mov.w	r2, #0
 8001728:	4b25      	ldr	r3, [pc, #148]	@ (80017c0 <main+0x5f0>)
 800172a:	f7ff f897 	bl	800085c <__aeabi_ddiv>
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	4610      	mov	r0, r2
 8001734:	4619      	mov	r1, r3
 8001736:	f7ff fa5f 	bl	8000bf8 <__aeabi_d2f>
 800173a:	4602      	mov	r2, r0
 800173c:	4921      	ldr	r1, [pc, #132]	@ (80017c4 <main+0x5f4>)
 800173e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	440b      	add	r3, r1
 8001746:	601a      	str	r2, [r3, #0]
			  enc_count_1[k]=enc_count_0[k];
 8001748:	4a16      	ldr	r2, [pc, #88]	@ (80017a4 <main+0x5d4>)
 800174a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	4413      	add	r3, r2
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	4912      	ldr	r1, [pc, #72]	@ (80017a0 <main+0x5d0>)
 8001756:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	440b      	add	r3, r1
 800175e:	601a      	str	r2, [r3, #0]
			  prev_vel_rpm[k] = vel_rpm[k];
 8001760:	4a14      	ldr	r2, [pc, #80]	@ (80017b4 <main+0x5e4>)
 8001762:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	4413      	add	r3, r2
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	4913      	ldr	r1, [pc, #76]	@ (80017bc <main+0x5ec>)
 800176e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	440b      	add	r3, r1
 8001776:	601a      	str	r2, [r3, #0]
		  for(int k = 0; k < NMOTORS; k++){
 8001778:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800177c:	3301      	adds	r3, #1
 800177e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001782:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001786:	2b02      	cmp	r3, #2
 8001788:	f77f ae15 	ble.w	80013b6 <main+0x1e6>

		  }

		  for (int i = 0; i < 3; i++) {
 800178c:	2300      	movs	r3, #0
 800178e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001792:	e0b3      	b.n	80018fc <main+0x72c>
 8001794:	f3af 8000 	nop.w
 8001798:	f01b866e 	.word	0xf01b866e
 800179c:	400921f9 	.word	0x400921f9
 80017a0:	2000051c 	.word	0x2000051c
 80017a4:	20000510 	.word	0x20000510
 80017a8:	40c00000 	.word	0x40c00000
 80017ac:	404e0000 	.word	0x404e0000
 80017b0:	46000000 	.word	0x46000000
 80017b4:	20000528 	.word	0x20000528
 80017b8:	43160000 	.word	0x43160000
 80017bc:	20000534 	.word	0x20000534
 80017c0:	403e0000 	.word	0x403e0000
 80017c4:	20000540 	.word	0x20000540
			  HAL_ADC_Start(&hadc1);
 80017c8:	48cd      	ldr	r0, [pc, #820]	@ (8001b00 <main+0x930>)
 80017ca:	f002 f81f 	bl	800380c <HAL_ADC_Start>
			  HAL_ADC_PollForConversion(&hadc1,HAL_MAX_DELAY);
 80017ce:	f04f 31ff 	mov.w	r1, #4294967295
 80017d2:	48cb      	ldr	r0, [pc, #812]	@ (8001b00 <main+0x930>)
 80017d4:	f002 f901 	bl	80039da <HAL_ADC_PollForConversion>
			  adc_val[i] =  HAL_ADC_GetValue(&hadc1);
 80017d8:	48c9      	ldr	r0, [pc, #804]	@ (8001b00 <main+0x930>)
 80017da:	f002 f989 	bl	8003af0 <HAL_ADC_GetValue>
 80017de:	4602      	mov	r2, r0
 80017e0:	49c8      	ldr	r1, [pc, #800]	@ (8001b04 <main+0x934>)
 80017e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80017e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			  VOUT[i] = (adc_val[i] * 3.30) / (1024.0); // Variar la divisin segn la cantidad de bits configurada (2^12)
 80017ea:	4ac6      	ldr	r2, [pc, #792]	@ (8001b04 <main+0x934>)
 80017ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80017f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7fe fe8d 	bl	8000514 <__aeabi_ui2d>
 80017fa:	a3b7      	add	r3, pc, #732	@ (adr r3, 8001ad8 <main+0x908>)
 80017fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001800:	f7fe ff02 	bl	8000608 <__aeabi_dmul>
 8001804:	4602      	mov	r2, r0
 8001806:	460b      	mov	r3, r1
 8001808:	4610      	mov	r0, r2
 800180a:	4619      	mov	r1, r3
 800180c:	f04f 0200 	mov.w	r2, #0
 8001810:	4bbd      	ldr	r3, [pc, #756]	@ (8001b08 <main+0x938>)
 8001812:	f7ff f823 	bl	800085c <__aeabi_ddiv>
 8001816:	4602      	mov	r2, r0
 8001818:	460b      	mov	r3, r1
 800181a:	4610      	mov	r0, r2
 800181c:	4619      	mov	r1, r3
 800181e:	f7ff f9eb 	bl	8000bf8 <__aeabi_d2f>
 8001822:	4602      	mov	r2, r0
 8001824:	49b9      	ldr	r1, [pc, #740]	@ (8001b0c <main+0x93c>)
 8001826:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800182a:	009b      	lsls	r3, r3, #2
 800182c:	440b      	add	r3, r1
 800182e:	601a      	str	r2, [r3, #0]
			  CURRENT[i] = 36.7*VOUT[i]/3.30 - 18.35;
 8001830:	4ab6      	ldr	r2, [pc, #728]	@ (8001b0c <main+0x93c>)
 8001832:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	4413      	add	r3, r2
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4618      	mov	r0, r3
 800183e:	f7fe fe8b 	bl	8000558 <__aeabi_f2d>
 8001842:	a3a7      	add	r3, pc, #668	@ (adr r3, 8001ae0 <main+0x910>)
 8001844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001848:	f7fe fede 	bl	8000608 <__aeabi_dmul>
 800184c:	4602      	mov	r2, r0
 800184e:	460b      	mov	r3, r1
 8001850:	4610      	mov	r0, r2
 8001852:	4619      	mov	r1, r3
 8001854:	a3a0      	add	r3, pc, #640	@ (adr r3, 8001ad8 <main+0x908>)
 8001856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800185a:	f7fe ffff 	bl	800085c <__aeabi_ddiv>
 800185e:	4602      	mov	r2, r0
 8001860:	460b      	mov	r3, r1
 8001862:	4610      	mov	r0, r2
 8001864:	4619      	mov	r1, r3
 8001866:	a3a0      	add	r3, pc, #640	@ (adr r3, 8001ae8 <main+0x918>)
 8001868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800186c:	f7fe fd14 	bl	8000298 <__aeabi_dsub>
 8001870:	4602      	mov	r2, r0
 8001872:	460b      	mov	r3, r1
 8001874:	4610      	mov	r0, r2
 8001876:	4619      	mov	r1, r3
 8001878:	f7ff f9be 	bl	8000bf8 <__aeabi_d2f>
 800187c:	4602      	mov	r2, r0
 800187e:	49a4      	ldr	r1, [pc, #656]	@ (8001b10 <main+0x940>)
 8001880:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	440b      	add	r3, r1
 8001888:	601a      	str	r2, [r3, #0]
			  torque[i] = kalmanFilter(deltaT, 0, CURRENT[i]*TAO, torque[i]);
 800188a:	ed97 8a01 	vldr	s16, [r7, #4]
 800188e:	4aa0      	ldr	r2, [pc, #640]	@ (8001b10 <main+0x940>)
 8001890:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	4413      	add	r3, r2
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4618      	mov	r0, r3
 800189c:	f7fe fe5c 	bl	8000558 <__aeabi_f2d>
 80018a0:	a393      	add	r3, pc, #588	@ (adr r3, 8001af0 <main+0x920>)
 80018a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a6:	f7fe feaf 	bl	8000608 <__aeabi_dmul>
 80018aa:	4602      	mov	r2, r0
 80018ac:	460b      	mov	r3, r1
 80018ae:	4610      	mov	r0, r2
 80018b0:	4619      	mov	r1, r3
 80018b2:	f7ff f9a1 	bl	8000bf8 <__aeabi_d2f>
 80018b6:	4601      	mov	r1, r0
 80018b8:	4a96      	ldr	r2, [pc, #600]	@ (8001b14 <main+0x944>)
 80018ba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	4413      	add	r3, r2
 80018c2:	edd3 7a00 	vldr	s15, [r3]
 80018c6:	eef0 1a67 	vmov.f32	s3, s15
 80018ca:	ee01 1a10 	vmov	s2, r1
 80018ce:	eddf 0a92 	vldr	s1, [pc, #584]	@ 8001b18 <main+0x948>
 80018d2:	eeb0 0a48 	vmov.f32	s0, s16
 80018d6:	f001 f9a3 	bl	8002c20 <kalmanFilter>
 80018da:	eef0 7a40 	vmov.f32	s15, s0
 80018de:	4a8d      	ldr	r2, [pc, #564]	@ (8001b14 <main+0x944>)
 80018e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	4413      	add	r3, r2
 80018e8:	edc3 7a00 	vstr	s15, [r3]
			  HAL_ADC_Stop(&hadc1);
 80018ec:	4884      	ldr	r0, [pc, #528]	@ (8001b00 <main+0x930>)
 80018ee:	f002 f841 	bl	8003974 <HAL_ADC_Stop>
		  for (int i = 0; i < 3; i++) {
 80018f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80018f6:	3301      	adds	r3, #1
 80018f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80018fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001900:	2b02      	cmp	r3, #2
 8001902:	f77f af61 	ble.w	80017c8 <main+0x5f8>
		  }

		  DKinematics(w_rad);
 8001906:	4885      	ldr	r0, [pc, #532]	@ (8001b1c <main+0x94c>)
 8001908:	f000 fd46 	bl	8002398 <DKinematics>

		  x = x + vx*deltaT;
 800190c:	4b84      	ldr	r3, [pc, #528]	@ (8001b20 <main+0x950>)
 800190e:	ed93 7a00 	vldr	s14, [r3]
 8001912:	edd7 7a01 	vldr	s15, [r7, #4]
 8001916:	ee27 7a27 	vmul.f32	s14, s14, s15
 800191a:	4b82      	ldr	r3, [pc, #520]	@ (8001b24 <main+0x954>)
 800191c:	edd3 7a00 	vldr	s15, [r3]
 8001920:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001924:	4b7f      	ldr	r3, [pc, #508]	@ (8001b24 <main+0x954>)
 8001926:	edc3 7a00 	vstr	s15, [r3]
		  y = y + vy*deltaT;
 800192a:	4b7f      	ldr	r3, [pc, #508]	@ (8001b28 <main+0x958>)
 800192c:	ed93 7a00 	vldr	s14, [r3]
 8001930:	edd7 7a01 	vldr	s15, [r7, #4]
 8001934:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001938:	4b7c      	ldr	r3, [pc, #496]	@ (8001b2c <main+0x95c>)
 800193a:	edd3 7a00 	vldr	s15, [r3]
 800193e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001942:	4b7a      	ldr	r3, [pc, #488]	@ (8001b2c <main+0x95c>)
 8001944:	edc3 7a00 	vstr	s15, [r3]
		  phi_c = phi_c + vw*deltaT;
 8001948:	4b79      	ldr	r3, [pc, #484]	@ (8001b30 <main+0x960>)
 800194a:	ed93 7a00 	vldr	s14, [r3]
 800194e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001952:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001956:	4b77      	ldr	r3, [pc, #476]	@ (8001b34 <main+0x964>)
 8001958:	edd3 7a00 	vldr	s15, [r3]
 800195c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001960:	4b74      	ldr	r3, [pc, #464]	@ (8001b34 <main+0x964>)
 8001962:	edc3 7a00 	vstr	s15, [r3]
			  }
		  }
*/

// poner /*
		  CalculatePositionError(xGoal, yGoal, &vx_sp, &vy_sp, &vw_sp, deltaT);
 8001966:	4b74      	ldr	r3, [pc, #464]	@ (8001b38 <main+0x968>)
 8001968:	edd3 7a00 	vldr	s15, [r3]
 800196c:	4b73      	ldr	r3, [pc, #460]	@ (8001b3c <main+0x96c>)
 800196e:	ed93 7a00 	vldr	s14, [r3]
 8001972:	edd7 6a01 	vldr	s13, [r7, #4]
 8001976:	eeb0 1a66 	vmov.f32	s2, s13
 800197a:	4a71      	ldr	r2, [pc, #452]	@ (8001b40 <main+0x970>)
 800197c:	4971      	ldr	r1, [pc, #452]	@ (8001b44 <main+0x974>)
 800197e:	4872      	ldr	r0, [pc, #456]	@ (8001b48 <main+0x978>)
 8001980:	eef0 0a47 	vmov.f32	s1, s14
 8001984:	eeb0 0a67 	vmov.f32	s0, s15
 8001988:	f000 febe 	bl	8002708 <CalculatePositionError>
		  IKinematics(vx_sp,vy_sp,vw_sp);
 800198c:	4b6e      	ldr	r3, [pc, #440]	@ (8001b48 <main+0x978>)
 800198e:	edd3 7a00 	vldr	s15, [r3]
 8001992:	4b6c      	ldr	r3, [pc, #432]	@ (8001b44 <main+0x974>)
 8001994:	ed93 7a00 	vldr	s14, [r3]
 8001998:	4b69      	ldr	r3, [pc, #420]	@ (8001b40 <main+0x970>)
 800199a:	edd3 6a00 	vldr	s13, [r3]
 800199e:	eeb0 1a66 	vmov.f32	s2, s13
 80019a2:	eef0 0a47 	vmov.f32	s1, s14
 80019a6:	eeb0 0a67 	vmov.f32	s0, s15
 80019aa:	f000 ffb1 	bl	8002910 <IKinematics>

		  if(fabs(xGoal - x) < 0.03 && fabs(yGoal - y) < 0.03){
 80019ae:	4b62      	ldr	r3, [pc, #392]	@ (8001b38 <main+0x968>)
 80019b0:	ed93 7a00 	vldr	s14, [r3]
 80019b4:	4b5b      	ldr	r3, [pc, #364]	@ (8001b24 <main+0x954>)
 80019b6:	edd3 7a00 	vldr	s15, [r3]
 80019ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019be:	eef0 7ae7 	vabs.f32	s15, s15
 80019c2:	ee17 0a90 	vmov	r0, s15
 80019c6:	f7fe fdc7 	bl	8000558 <__aeabi_f2d>
 80019ca:	a34b      	add	r3, pc, #300	@ (adr r3, 8001af8 <main+0x928>)
 80019cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d0:	f7ff f88c 	bl	8000aec <__aeabi_dcmplt>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d025      	beq.n	8001a26 <main+0x856>
 80019da:	4b58      	ldr	r3, [pc, #352]	@ (8001b3c <main+0x96c>)
 80019dc:	ed93 7a00 	vldr	s14, [r3]
 80019e0:	4b52      	ldr	r3, [pc, #328]	@ (8001b2c <main+0x95c>)
 80019e2:	edd3 7a00 	vldr	s15, [r3]
 80019e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019ea:	eef0 7ae7 	vabs.f32	s15, s15
 80019ee:	ee17 0a90 	vmov	r0, s15
 80019f2:	f7fe fdb1 	bl	8000558 <__aeabi_f2d>
 80019f6:	a340      	add	r3, pc, #256	@ (adr r3, 8001af8 <main+0x928>)
 80019f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019fc:	f7ff f876 	bl	8000aec <__aeabi_dcmplt>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d00f      	beq.n	8001a26 <main+0x856>

			  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8001a06:	4b51      	ldr	r3, [pc, #324]	@ (8001b4c <main+0x97c>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	635a      	str	r2, [r3, #52]	@ 0x34
			  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001a0e:	4b4f      	ldr	r3, [pc, #316]	@ (8001b4c <main+0x97c>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	2200      	movs	r2, #0
 8001a14:	639a      	str	r2, [r3, #56]	@ 0x38
			  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8001a16:	4b4d      	ldr	r3, [pc, #308]	@ (8001b4c <main+0x97c>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	63da      	str	r2, [r3, #60]	@ 0x3c
			  ready = 1;
 8001a1e:	4b4c      	ldr	r3, [pc, #304]	@ (8001b50 <main+0x980>)
 8001a20:	2201      	movs	r2, #1
 8001a22:	701a      	strb	r2, [r3, #0]
 8001a24:	e12d      	b.n	8001c82 <main+0xab2>
			  //pid[0].
		  }
		  else{
			  ready = 0;
 8001a26:	4b4a      	ldr	r3, [pc, #296]	@ (8001b50 <main+0x980>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	701a      	strb	r2, [r3, #0]
			  for (int k=0;k<NMOTORS;k++){
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001a32:	e121      	b.n	8001c78 <main+0xaa8>

				  SimpleCPID_Evaluate(&pid[k], w_rad[k], vt[k], deltaT);
 8001a34:	f107 0108 	add.w	r1, r7, #8
 8001a38:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8001a3c:	4613      	mov	r3, r2
 8001a3e:	005b      	lsls	r3, r3, #1
 8001a40:	4413      	add	r3, r2
 8001a42:	011b      	lsls	r3, r3, #4
 8001a44:	18ca      	adds	r2, r1, r3
 8001a46:	4935      	ldr	r1, [pc, #212]	@ (8001b1c <main+0x94c>)
 8001a48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	440b      	add	r3, r1
 8001a50:	edd3 7a00 	vldr	s15, [r3]
 8001a54:	493f      	ldr	r1, [pc, #252]	@ (8001b54 <main+0x984>)
 8001a56:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	440b      	add	r3, r1
 8001a5e:	ed93 7a00 	vldr	s14, [r3]
 8001a62:	edd7 6a01 	vldr	s13, [r7, #4]
 8001a66:	eeb0 1a66 	vmov.f32	s2, s13
 8001a6a:	eef0 0a47 	vmov.f32	s1, s14
 8001a6e:	eeb0 0a67 	vmov.f32	s0, s15
 8001a72:	4610      	mov	r0, r2
 8001a74:	f7ff fb1e 	bl	80010b4 <SimpleCPID_Evaluate>

				  if (pid[k].sgn>0) {
 8001a78:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8001a7c:	4613      	mov	r3, r2
 8001a7e:	005b      	lsls	r3, r3, #1
 8001a80:	4413      	add	r3, r2
 8001a82:	011b      	lsls	r3, r3, #4
 8001a84:	33a8      	adds	r3, #168	@ 0xa8
 8001a86:	443b      	add	r3, r7
 8001a88:	3b80      	subs	r3, #128	@ 0x80
 8001a8a:	edd3 7a00 	vldr	s15, [r3]
 8001a8e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a96:	f340 8099 	ble.w	8001bcc <main+0x9fc>
					  if (k==0){ //motor 1
 8001a9a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d15e      	bne.n	8001b60 <main+0x990>
						  HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin, GPIO_PIN_SET);
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	2120      	movs	r1, #32
 8001aa6:	482c      	ldr	r0, [pc, #176]	@ (8001b58 <main+0x988>)
 8001aa8:	f003 f860 	bl	8004b6c <HAL_GPIO_WritePin>
						  HAL_GPIO_WritePin(GPIOB, INB1_Pin, GPIO_PIN_RESET);
 8001aac:	2200      	movs	r2, #0
 8001aae:	2110      	movs	r1, #16
 8001ab0:	482a      	ldr	r0, [pc, #168]	@ (8001b5c <main+0x98c>)
 8001ab2:	f003 f85b 	bl	8004b6c <HAL_GPIO_WritePin>
						  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pid[k].control);
 8001ab6:	4b25      	ldr	r3, [pc, #148]	@ (8001b4c <main+0x97c>)
 8001ab8:	6819      	ldr	r1, [r3, #0]
 8001aba:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8001abe:	4613      	mov	r3, r2
 8001ac0:	005b      	lsls	r3, r3, #1
 8001ac2:	4413      	add	r3, r2
 8001ac4:	011b      	lsls	r3, r3, #4
 8001ac6:	33a8      	adds	r3, #168	@ 0xa8
 8001ac8:	443b      	add	r3, r7
 8001aca:	3b8c      	subs	r3, #140	@ 0x8c
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	634b      	str	r3, [r1, #52]	@ 0x34
 8001ad0:	e0cd      	b.n	8001c6e <main+0xa9e>
 8001ad2:	bf00      	nop
 8001ad4:	f3af 8000 	nop.w
 8001ad8:	66666666 	.word	0x66666666
 8001adc:	400a6666 	.word	0x400a6666
 8001ae0:	9999999a 	.word	0x9999999a
 8001ae4:	40425999 	.word	0x40425999
 8001ae8:	9999999a 	.word	0x9999999a
 8001aec:	40325999 	.word	0x40325999
 8001af0:	fa43fe5d 	.word	0xfa43fe5d
 8001af4:	3fe4ebed 	.word	0x3fe4ebed
 8001af8:	eb851eb8 	.word	0xeb851eb8
 8001afc:	3f9eb851 	.word	0x3f9eb851
 8001b00:	2000021c 	.word	0x2000021c
 8001b04:	200004ec 	.word	0x200004ec
 8001b08:	40900000 	.word	0x40900000
 8001b0c:	200004d4 	.word	0x200004d4
 8001b10:	200004c8 	.word	0x200004c8
 8001b14:	200004e0 	.word	0x200004e0
 8001b18:	00000000 	.word	0x00000000
 8001b1c:	20000540 	.word	0x20000540
 8001b20:	200004bc 	.word	0x200004bc
 8001b24:	20000478 	.word	0x20000478
 8001b28:	200004c0 	.word	0x200004c0
 8001b2c:	2000047c 	.word	0x2000047c
 8001b30:	200004c4 	.word	0x200004c4
 8001b34:	20000480 	.word	0x20000480
 8001b38:	2000054c 	.word	0x2000054c
 8001b3c:	20000550 	.word	0x20000550
 8001b40:	2000055c 	.word	0x2000055c
 8001b44:	20000558 	.word	0x20000558
 8001b48:	20000554 	.word	0x20000554
 8001b4c:	200002c4 	.word	0x200002c4
 8001b50:	20000568 	.word	0x20000568
 8001b54:	2000056c 	.word	0x2000056c
 8001b58:	40020000 	.word	0x40020000
 8001b5c:	40020400 	.word	0x40020400

					  } else if (k==1){// motor 2
 8001b60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d118      	bne.n	8001b9a <main+0x9ca>
						  HAL_GPIO_WritePin(GPIOC, INA2_Pin, GPIO_PIN_SET);
 8001b68:	2201      	movs	r2, #1
 8001b6a:	2180      	movs	r1, #128	@ 0x80
 8001b6c:	4846      	ldr	r0, [pc, #280]	@ (8001c88 <main+0xab8>)
 8001b6e:	f002 fffd 	bl	8004b6c <HAL_GPIO_WritePin>
						  HAL_GPIO_WritePin(GPIOB, INB2_Pin, GPIO_PIN_RESET);
 8001b72:	2200      	movs	r2, #0
 8001b74:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b78:	4844      	ldr	r0, [pc, #272]	@ (8001c8c <main+0xabc>)
 8001b7a:	f002 fff7 	bl	8004b6c <HAL_GPIO_WritePin>
						  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pid[k].control);
 8001b7e:	4b44      	ldr	r3, [pc, #272]	@ (8001c90 <main+0xac0>)
 8001b80:	6819      	ldr	r1, [r3, #0]
 8001b82:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8001b86:	4613      	mov	r3, r2
 8001b88:	005b      	lsls	r3, r3, #1
 8001b8a:	4413      	add	r3, r2
 8001b8c:	011b      	lsls	r3, r3, #4
 8001b8e:	33a8      	adds	r3, #168	@ 0xa8
 8001b90:	443b      	add	r3, r7
 8001b92:	3b8c      	subs	r3, #140	@ 0x8c
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	638b      	str	r3, [r1, #56]	@ 0x38
 8001b98:	e069      	b.n	8001c6e <main+0xa9e>

					  } else{ //motor 3
						  HAL_GPIO_WritePin(GPIOB, INA3_Pin, GPIO_PIN_SET);
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	2120      	movs	r1, #32
 8001b9e:	483b      	ldr	r0, [pc, #236]	@ (8001c8c <main+0xabc>)
 8001ba0:	f002 ffe4 	bl	8004b6c <HAL_GPIO_WritePin>
						  HAL_GPIO_WritePin(GPIOB, INB3_Pin, GPIO_PIN_RESET);
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001baa:	4838      	ldr	r0, [pc, #224]	@ (8001c8c <main+0xabc>)
 8001bac:	f002 ffde 	bl	8004b6c <HAL_GPIO_WritePin>
						  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pid[k].control);
 8001bb0:	4b37      	ldr	r3, [pc, #220]	@ (8001c90 <main+0xac0>)
 8001bb2:	6819      	ldr	r1, [r3, #0]
 8001bb4:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8001bb8:	4613      	mov	r3, r2
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	4413      	add	r3, r2
 8001bbe:	011b      	lsls	r3, r3, #4
 8001bc0:	33a8      	adds	r3, #168	@ 0xa8
 8001bc2:	443b      	add	r3, r7
 8001bc4:	3b8c      	subs	r3, #140	@ 0x8c
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	63cb      	str	r3, [r1, #60]	@ 0x3c
 8001bca:	e050      	b.n	8001c6e <main+0xa9e>

					  }
				  } else{
					  if (k==0){
 8001bcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d117      	bne.n	8001c04 <main+0xa34>
						  HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin, GPIO_PIN_RESET);
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	2120      	movs	r1, #32
 8001bd8:	482e      	ldr	r0, [pc, #184]	@ (8001c94 <main+0xac4>)
 8001bda:	f002 ffc7 	bl	8004b6c <HAL_GPIO_WritePin>
						  HAL_GPIO_WritePin(GPIOB, INB1_Pin, GPIO_PIN_SET);
 8001bde:	2201      	movs	r2, #1
 8001be0:	2110      	movs	r1, #16
 8001be2:	482a      	ldr	r0, [pc, #168]	@ (8001c8c <main+0xabc>)
 8001be4:	f002 ffc2 	bl	8004b6c <HAL_GPIO_WritePin>
						  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pid[k].control);
 8001be8:	4b29      	ldr	r3, [pc, #164]	@ (8001c90 <main+0xac0>)
 8001bea:	6819      	ldr	r1, [r3, #0]
 8001bec:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	005b      	lsls	r3, r3, #1
 8001bf4:	4413      	add	r3, r2
 8001bf6:	011b      	lsls	r3, r3, #4
 8001bf8:	33a8      	adds	r3, #168	@ 0xa8
 8001bfa:	443b      	add	r3, r7
 8001bfc:	3b8c      	subs	r3, #140	@ 0x8c
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	634b      	str	r3, [r1, #52]	@ 0x34
 8001c02:	e034      	b.n	8001c6e <main+0xa9e>

					  } else if (k==1){
 8001c04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d118      	bne.n	8001c3e <main+0xa6e>
						  HAL_GPIO_WritePin(GPIOC, INA2_Pin, GPIO_PIN_RESET);
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	2180      	movs	r1, #128	@ 0x80
 8001c10:	481d      	ldr	r0, [pc, #116]	@ (8001c88 <main+0xab8>)
 8001c12:	f002 ffab 	bl	8004b6c <HAL_GPIO_WritePin>
						  HAL_GPIO_WritePin(GPIOB, INB2_Pin, GPIO_PIN_SET);
 8001c16:	2201      	movs	r2, #1
 8001c18:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c1c:	481b      	ldr	r0, [pc, #108]	@ (8001c8c <main+0xabc>)
 8001c1e:	f002 ffa5 	bl	8004b6c <HAL_GPIO_WritePin>
						  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pid[k].control);
 8001c22:	4b1b      	ldr	r3, [pc, #108]	@ (8001c90 <main+0xac0>)
 8001c24:	6819      	ldr	r1, [r3, #0]
 8001c26:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	4413      	add	r3, r2
 8001c30:	011b      	lsls	r3, r3, #4
 8001c32:	33a8      	adds	r3, #168	@ 0xa8
 8001c34:	443b      	add	r3, r7
 8001c36:	3b8c      	subs	r3, #140	@ 0x8c
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	638b      	str	r3, [r1, #56]	@ 0x38
 8001c3c:	e017      	b.n	8001c6e <main+0xa9e>

					  } else{
						  HAL_GPIO_WritePin(GPIOB, INA3_Pin, GPIO_PIN_RESET);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	2120      	movs	r1, #32
 8001c42:	4812      	ldr	r0, [pc, #72]	@ (8001c8c <main+0xabc>)
 8001c44:	f002 ff92 	bl	8004b6c <HAL_GPIO_WritePin>
						  HAL_GPIO_WritePin(GPIOB, INB3_Pin, GPIO_PIN_SET);
 8001c48:	2201      	movs	r2, #1
 8001c4a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c4e:	480f      	ldr	r0, [pc, #60]	@ (8001c8c <main+0xabc>)
 8001c50:	f002 ff8c 	bl	8004b6c <HAL_GPIO_WritePin>
						  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pid[k].control);
 8001c54:	4b0e      	ldr	r3, [pc, #56]	@ (8001c90 <main+0xac0>)
 8001c56:	6819      	ldr	r1, [r3, #0]
 8001c58:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	005b      	lsls	r3, r3, #1
 8001c60:	4413      	add	r3, r2
 8001c62:	011b      	lsls	r3, r3, #4
 8001c64:	33a8      	adds	r3, #168	@ 0xa8
 8001c66:	443b      	add	r3, r7
 8001c68:	3b8c      	subs	r3, #140	@ 0x8c
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	63cb      	str	r3, [r1, #60]	@ 0x3c
			  for (int k=0;k<NMOTORS;k++){
 8001c6e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001c72:	3301      	adds	r3, #1
 8001c74:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001c78:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	f77f aed9 	ble.w	8001a34 <main+0x864>
	  deltaT = (HAL_GetTick() - start_time)/1000.0;
 8001c82:	f7ff bb6d 	b.w	8001360 <main+0x190>
 8001c86:	bf00      	nop
 8001c88:	40020800 	.word	0x40020800
 8001c8c:	40020400 	.word	0x40020400
 8001c90:	200002c4 	.word	0x200002c4
 8001c94:	40020000 	.word	0x40020000

08001c98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b094      	sub	sp, #80	@ 0x50
 8001c9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c9e:	f107 0320 	add.w	r3, r7, #32
 8001ca2:	2230      	movs	r2, #48	@ 0x30
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f006 fc01 	bl	80084ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cac:	f107 030c 	add.w	r3, r7, #12
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	605a      	str	r2, [r3, #4]
 8001cb6:	609a      	str	r2, [r3, #8]
 8001cb8:	60da      	str	r2, [r3, #12]
 8001cba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	60bb      	str	r3, [r7, #8]
 8001cc0:	4b29      	ldr	r3, [pc, #164]	@ (8001d68 <SystemClock_Config+0xd0>)
 8001cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc4:	4a28      	ldr	r2, [pc, #160]	@ (8001d68 <SystemClock_Config+0xd0>)
 8001cc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cca:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ccc:	4b26      	ldr	r3, [pc, #152]	@ (8001d68 <SystemClock_Config+0xd0>)
 8001cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cd4:	60bb      	str	r3, [r7, #8]
 8001cd6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001cd8:	2300      	movs	r3, #0
 8001cda:	607b      	str	r3, [r7, #4]
 8001cdc:	4b23      	ldr	r3, [pc, #140]	@ (8001d6c <SystemClock_Config+0xd4>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001ce4:	4a21      	ldr	r2, [pc, #132]	@ (8001d6c <SystemClock_Config+0xd4>)
 8001ce6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001cea:	6013      	str	r3, [r2, #0]
 8001cec:	4b1f      	ldr	r3, [pc, #124]	@ (8001d6c <SystemClock_Config+0xd4>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001cf4:	607b      	str	r3, [r7, #4]
 8001cf6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d00:	2310      	movs	r3, #16
 8001d02:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d04:	2302      	movs	r3, #2
 8001d06:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001d0c:	2310      	movs	r3, #16
 8001d0e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001d10:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001d14:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001d16:	2304      	movs	r3, #4
 8001d18:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001d1a:	2307      	movs	r3, #7
 8001d1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d1e:	f107 0320 	add.w	r3, r7, #32
 8001d22:	4618      	mov	r0, r3
 8001d24:	f002 ff3c 	bl	8004ba0 <HAL_RCC_OscConfig>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001d2e:	f001 f8bd 	bl	8002eac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d32:	230f      	movs	r3, #15
 8001d34:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d36:	2302      	movs	r3, #2
 8001d38:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d42:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d44:	2300      	movs	r3, #0
 8001d46:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001d48:	f107 030c 	add.w	r3, r7, #12
 8001d4c:	2102      	movs	r1, #2
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f003 f99e 	bl	8005090 <HAL_RCC_ClockConfig>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001d5a:	f001 f8a7 	bl	8002eac <Error_Handler>
  }
}
 8001d5e:	bf00      	nop
 8001d60:	3750      	adds	r7, #80	@ 0x50
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40023800 	.word	0x40023800
 8001d6c:	40007000 	.word	0x40007000

08001d70 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d76:	463b      	mov	r3, r7
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	605a      	str	r2, [r3, #4]
 8001d7e:	609a      	str	r2, [r3, #8]
 8001d80:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001d82:	4b30      	ldr	r3, [pc, #192]	@ (8001e44 <MX_ADC1_Init+0xd4>)
 8001d84:	4a30      	ldr	r2, [pc, #192]	@ (8001e48 <MX_ADC1_Init+0xd8>)
 8001d86:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001d88:	4b2e      	ldr	r3, [pc, #184]	@ (8001e44 <MX_ADC1_Init+0xd4>)
 8001d8a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001d8e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8001d90:	4b2c      	ldr	r3, [pc, #176]	@ (8001e44 <MX_ADC1_Init+0xd4>)
 8001d92:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001d96:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001d98:	4b2a      	ldr	r3, [pc, #168]	@ (8001e44 <MX_ADC1_Init+0xd4>)
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001d9e:	4b29      	ldr	r3, [pc, #164]	@ (8001e44 <MX_ADC1_Init+0xd4>)
 8001da0:	2201      	movs	r2, #1
 8001da2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001da4:	4b27      	ldr	r3, [pc, #156]	@ (8001e44 <MX_ADC1_Init+0xd4>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001dac:	4b25      	ldr	r3, [pc, #148]	@ (8001e44 <MX_ADC1_Init+0xd4>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001db2:	4b24      	ldr	r3, [pc, #144]	@ (8001e44 <MX_ADC1_Init+0xd4>)
 8001db4:	4a25      	ldr	r2, [pc, #148]	@ (8001e4c <MX_ADC1_Init+0xdc>)
 8001db6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001db8:	4b22      	ldr	r3, [pc, #136]	@ (8001e44 <MX_ADC1_Init+0xd4>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8001dbe:	4b21      	ldr	r3, [pc, #132]	@ (8001e44 <MX_ADC1_Init+0xd4>)
 8001dc0:	2203      	movs	r2, #3
 8001dc2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001dc4:	4b1f      	ldr	r3, [pc, #124]	@ (8001e44 <MX_ADC1_Init+0xd4>)
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001dcc:	4b1d      	ldr	r3, [pc, #116]	@ (8001e44 <MX_ADC1_Init+0xd4>)
 8001dce:	2201      	movs	r2, #1
 8001dd0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001dd2:	481c      	ldr	r0, [pc, #112]	@ (8001e44 <MX_ADC1_Init+0xd4>)
 8001dd4:	f001 fcd6 	bl	8003784 <HAL_ADC_Init>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8001dde:	f001 f865 	bl	8002eac <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001de2:	230b      	movs	r3, #11
 8001de4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001de6:	2301      	movs	r3, #1
 8001de8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8001dea:	2302      	movs	r3, #2
 8001dec:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001dee:	463b      	mov	r3, r7
 8001df0:	4619      	mov	r1, r3
 8001df2:	4814      	ldr	r0, [pc, #80]	@ (8001e44 <MX_ADC1_Init+0xd4>)
 8001df4:	f001 fe8a 	bl	8003b0c <HAL_ADC_ConfigChannel>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001dfe:	f001 f855 	bl	8002eac <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001e02:	230a      	movs	r3, #10
 8001e04:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001e06:	2302      	movs	r3, #2
 8001e08:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e0a:	463b      	mov	r3, r7
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	480d      	ldr	r0, [pc, #52]	@ (8001e44 <MX_ADC1_Init+0xd4>)
 8001e10:	f001 fe7c 	bl	8003b0c <HAL_ADC_ConfigChannel>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8001e1a:	f001 f847 	bl	8002eac <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001e1e:	230d      	movs	r3, #13
 8001e20:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001e22:	2303      	movs	r3, #3
 8001e24:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e26:	463b      	mov	r3, r7
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4806      	ldr	r0, [pc, #24]	@ (8001e44 <MX_ADC1_Init+0xd4>)
 8001e2c:	f001 fe6e 	bl	8003b0c <HAL_ADC_ConfigChannel>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8001e36:	f001 f839 	bl	8002eac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e3a:	bf00      	nop
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	2000021c 	.word	0x2000021c
 8001e48:	40012000 	.word	0x40012000
 8001e4c:	0f000001 	.word	0x0f000001

08001e50 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b092      	sub	sp, #72	@ 0x48
 8001e54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e56:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	601a      	str	r2, [r3, #0]
 8001e5e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	605a      	str	r2, [r3, #4]
 8001e6a:	609a      	str	r2, [r3, #8]
 8001e6c:	60da      	str	r2, [r3, #12]
 8001e6e:	611a      	str	r2, [r3, #16]
 8001e70:	615a      	str	r2, [r3, #20]
 8001e72:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e74:	1d3b      	adds	r3, r7, #4
 8001e76:	2220      	movs	r2, #32
 8001e78:	2100      	movs	r1, #0
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f006 fb17 	bl	80084ae <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e80:	4b3f      	ldr	r3, [pc, #252]	@ (8001f80 <MX_TIM1_Init+0x130>)
 8001e82:	4a40      	ldr	r2, [pc, #256]	@ (8001f84 <MX_TIM1_Init+0x134>)
 8001e84:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001e86:	4b3e      	ldr	r3, [pc, #248]	@ (8001f80 <MX_TIM1_Init+0x130>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e8c:	4b3c      	ldr	r3, [pc, #240]	@ (8001f80 <MX_TIM1_Init+0x130>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8001e92:	4b3b      	ldr	r3, [pc, #236]	@ (8001f80 <MX_TIM1_Init+0x130>)
 8001e94:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001e98:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e9a:	4b39      	ldr	r3, [pc, #228]	@ (8001f80 <MX_TIM1_Init+0x130>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ea0:	4b37      	ldr	r3, [pc, #220]	@ (8001f80 <MX_TIM1_Init+0x130>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ea6:	4b36      	ldr	r3, [pc, #216]	@ (8001f80 <MX_TIM1_Init+0x130>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001eac:	4834      	ldr	r0, [pc, #208]	@ (8001f80 <MX_TIM1_Init+0x130>)
 8001eae:	f003 fb0f 	bl	80054d0 <HAL_TIM_PWM_Init>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001eb8:	f000 fff8 	bl	8002eac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ec4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001ec8:	4619      	mov	r1, r3
 8001eca:	482d      	ldr	r0, [pc, #180]	@ (8001f80 <MX_TIM1_Init+0x130>)
 8001ecc:	f004 f9be 	bl	800624c <HAL_TIMEx_MasterConfigSynchronization>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001ed6:	f000 ffe9 	bl	8002eac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001eda:	2360      	movs	r3, #96	@ 0x60
 8001edc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001eea:	2300      	movs	r3, #0
 8001eec:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ef6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001efa:	2200      	movs	r2, #0
 8001efc:	4619      	mov	r1, r3
 8001efe:	4820      	ldr	r0, [pc, #128]	@ (8001f80 <MX_TIM1_Init+0x130>)
 8001f00:	f003 fe78 	bl	8005bf4 <HAL_TIM_PWM_ConfigChannel>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001f0a:	f000 ffcf 	bl	8002eac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f12:	2204      	movs	r2, #4
 8001f14:	4619      	mov	r1, r3
 8001f16:	481a      	ldr	r0, [pc, #104]	@ (8001f80 <MX_TIM1_Init+0x130>)
 8001f18:	f003 fe6c 	bl	8005bf4 <HAL_TIM_PWM_ConfigChannel>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001f22:	f000 ffc3 	bl	8002eac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f2a:	2208      	movs	r2, #8
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	4814      	ldr	r0, [pc, #80]	@ (8001f80 <MX_TIM1_Init+0x130>)
 8001f30:	f003 fe60 	bl	8005bf4 <HAL_TIM_PWM_ConfigChannel>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8001f3a:	f000 ffb7 	bl	8002eac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f42:	2300      	movs	r3, #0
 8001f44:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f46:	2300      	movs	r3, #0
 8001f48:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f52:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f56:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f5c:	1d3b      	adds	r3, r7, #4
 8001f5e:	4619      	mov	r1, r3
 8001f60:	4807      	ldr	r0, [pc, #28]	@ (8001f80 <MX_TIM1_Init+0x130>)
 8001f62:	f004 f9e1 	bl	8006328 <HAL_TIMEx_ConfigBreakDeadTime>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
 8001f6c:	f000 ff9e 	bl	8002eac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001f70:	4803      	ldr	r0, [pc, #12]	@ (8001f80 <MX_TIM1_Init+0x130>)
 8001f72:	f001 f94b 	bl	800320c <HAL_TIM_MspPostInit>

}
 8001f76:	bf00      	nop
 8001f78:	3748      	adds	r7, #72	@ 0x48
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	200002c4 	.word	0x200002c4
 8001f84:	40010000 	.word	0x40010000

08001f88 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b08c      	sub	sp, #48	@ 0x30
 8001f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001f8e:	f107 030c 	add.w	r3, r7, #12
 8001f92:	2224      	movs	r2, #36	@ 0x24
 8001f94:	2100      	movs	r1, #0
 8001f96:	4618      	mov	r0, r3
 8001f98:	f006 fa89 	bl	80084ae <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f9c:	1d3b      	adds	r3, r7, #4
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	601a      	str	r2, [r3, #0]
 8001fa2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001fa4:	4b20      	ldr	r3, [pc, #128]	@ (8002028 <MX_TIM3_Init+0xa0>)
 8001fa6:	4a21      	ldr	r2, [pc, #132]	@ (800202c <MX_TIM3_Init+0xa4>)
 8001fa8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001faa:	4b1f      	ldr	r3, [pc, #124]	@ (8002028 <MX_TIM3_Init+0xa0>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fb0:	4b1d      	ldr	r3, [pc, #116]	@ (8002028 <MX_TIM3_Init+0xa0>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 8192;
 8001fb6:	4b1c      	ldr	r3, [pc, #112]	@ (8002028 <MX_TIM3_Init+0xa0>)
 8001fb8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fbc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fbe:	4b1a      	ldr	r3, [pc, #104]	@ (8002028 <MX_TIM3_Init+0xa0>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fc4:	4b18      	ldr	r3, [pc, #96]	@ (8002028 <MX_TIM3_Init+0xa0>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001fea:	2300      	movs	r3, #0
 8001fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001fee:	f107 030c 	add.w	r3, r7, #12
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	480c      	ldr	r0, [pc, #48]	@ (8002028 <MX_TIM3_Init+0xa0>)
 8001ff6:	f003 fbb9 	bl	800576c <HAL_TIM_Encoder_Init>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002000:	f000 ff54 	bl	8002eac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002004:	2300      	movs	r3, #0
 8002006:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002008:	2300      	movs	r3, #0
 800200a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800200c:	1d3b      	adds	r3, r7, #4
 800200e:	4619      	mov	r1, r3
 8002010:	4805      	ldr	r0, [pc, #20]	@ (8002028 <MX_TIM3_Init+0xa0>)
 8002012:	f004 f91b 	bl	800624c <HAL_TIMEx_MasterConfigSynchronization>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800201c:	f000 ff46 	bl	8002eac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002020:	bf00      	nop
 8002022:	3730      	adds	r7, #48	@ 0x30
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	2000030c 	.word	0x2000030c
 800202c:	40000400 	.word	0x40000400

08002030 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b08c      	sub	sp, #48	@ 0x30
 8002034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002036:	f107 030c 	add.w	r3, r7, #12
 800203a:	2224      	movs	r2, #36	@ 0x24
 800203c:	2100      	movs	r1, #0
 800203e:	4618      	mov	r0, r3
 8002040:	f006 fa35 	bl	80084ae <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002044:	1d3b      	adds	r3, r7, #4
 8002046:	2200      	movs	r2, #0
 8002048:	601a      	str	r2, [r3, #0]
 800204a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800204c:	4b20      	ldr	r3, [pc, #128]	@ (80020d0 <MX_TIM4_Init+0xa0>)
 800204e:	4a21      	ldr	r2, [pc, #132]	@ (80020d4 <MX_TIM4_Init+0xa4>)
 8002050:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002052:	4b1f      	ldr	r3, [pc, #124]	@ (80020d0 <MX_TIM4_Init+0xa0>)
 8002054:	2200      	movs	r2, #0
 8002056:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002058:	4b1d      	ldr	r3, [pc, #116]	@ (80020d0 <MX_TIM4_Init+0xa0>)
 800205a:	2200      	movs	r2, #0
 800205c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 8192;
 800205e:	4b1c      	ldr	r3, [pc, #112]	@ (80020d0 <MX_TIM4_Init+0xa0>)
 8002060:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002064:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002066:	4b1a      	ldr	r3, [pc, #104]	@ (80020d0 <MX_TIM4_Init+0xa0>)
 8002068:	2200      	movs	r2, #0
 800206a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800206c:	4b18      	ldr	r3, [pc, #96]	@ (80020d0 <MX_TIM4_Init+0xa0>)
 800206e:	2200      	movs	r2, #0
 8002070:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002072:	2303      	movs	r3, #3
 8002074:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002076:	2300      	movs	r3, #0
 8002078:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800207a:	2301      	movs	r3, #1
 800207c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800207e:	2300      	movs	r3, #0
 8002080:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002082:	2300      	movs	r3, #0
 8002084:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002086:	2300      	movs	r3, #0
 8002088:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800208a:	2301      	movs	r3, #1
 800208c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800208e:	2300      	movs	r3, #0
 8002090:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002092:	2300      	movs	r3, #0
 8002094:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002096:	f107 030c 	add.w	r3, r7, #12
 800209a:	4619      	mov	r1, r3
 800209c:	480c      	ldr	r0, [pc, #48]	@ (80020d0 <MX_TIM4_Init+0xa0>)
 800209e:	f003 fb65 	bl	800576c <HAL_TIM_Encoder_Init>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80020a8:	f000 ff00 	bl	8002eac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020ac:	2300      	movs	r3, #0
 80020ae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020b0:	2300      	movs	r3, #0
 80020b2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80020b4:	1d3b      	adds	r3, r7, #4
 80020b6:	4619      	mov	r1, r3
 80020b8:	4805      	ldr	r0, [pc, #20]	@ (80020d0 <MX_TIM4_Init+0xa0>)
 80020ba:	f004 f8c7 	bl	800624c <HAL_TIMEx_MasterConfigSynchronization>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d001      	beq.n	80020c8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80020c4:	f000 fef2 	bl	8002eac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80020c8:	bf00      	nop
 80020ca:	3730      	adds	r7, #48	@ 0x30
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	20000354 	.word	0x20000354
 80020d4:	40000800 	.word	0x40000800

080020d8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b08c      	sub	sp, #48	@ 0x30
 80020dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80020de:	f107 030c 	add.w	r3, r7, #12
 80020e2:	2224      	movs	r2, #36	@ 0x24
 80020e4:	2100      	movs	r1, #0
 80020e6:	4618      	mov	r0, r3
 80020e8:	f006 f9e1 	bl	80084ae <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020ec:	1d3b      	adds	r3, r7, #4
 80020ee:	2200      	movs	r2, #0
 80020f0:	601a      	str	r2, [r3, #0]
 80020f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80020f4:	4b20      	ldr	r3, [pc, #128]	@ (8002178 <MX_TIM5_Init+0xa0>)
 80020f6:	4a21      	ldr	r2, [pc, #132]	@ (800217c <MX_TIM5_Init+0xa4>)
 80020f8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80020fa:	4b1f      	ldr	r3, [pc, #124]	@ (8002178 <MX_TIM5_Init+0xa0>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002100:	4b1d      	ldr	r3, [pc, #116]	@ (8002178 <MX_TIM5_Init+0xa0>)
 8002102:	2200      	movs	r2, #0
 8002104:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 8192;
 8002106:	4b1c      	ldr	r3, [pc, #112]	@ (8002178 <MX_TIM5_Init+0xa0>)
 8002108:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800210c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800210e:	4b1a      	ldr	r3, [pc, #104]	@ (8002178 <MX_TIM5_Init+0xa0>)
 8002110:	2200      	movs	r2, #0
 8002112:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002114:	4b18      	ldr	r3, [pc, #96]	@ (8002178 <MX_TIM5_Init+0xa0>)
 8002116:	2200      	movs	r2, #0
 8002118:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800211a:	2303      	movs	r3, #3
 800211c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800211e:	2300      	movs	r3, #0
 8002120:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002122:	2301      	movs	r3, #1
 8002124:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002126:	2300      	movs	r3, #0
 8002128:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800212a:	2300      	movs	r3, #0
 800212c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800212e:	2300      	movs	r3, #0
 8002130:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002132:	2301      	movs	r3, #1
 8002134:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002136:	2300      	movs	r3, #0
 8002138:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800213a:	2300      	movs	r3, #0
 800213c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 800213e:	f107 030c 	add.w	r3, r7, #12
 8002142:	4619      	mov	r1, r3
 8002144:	480c      	ldr	r0, [pc, #48]	@ (8002178 <MX_TIM5_Init+0xa0>)
 8002146:	f003 fb11 	bl	800576c <HAL_TIM_Encoder_Init>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8002150:	f000 feac 	bl	8002eac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002154:	2300      	movs	r3, #0
 8002156:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002158:	2300      	movs	r3, #0
 800215a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800215c:	1d3b      	adds	r3, r7, #4
 800215e:	4619      	mov	r1, r3
 8002160:	4805      	ldr	r0, [pc, #20]	@ (8002178 <MX_TIM5_Init+0xa0>)
 8002162:	f004 f873 	bl	800624c <HAL_TIMEx_MasterConfigSynchronization>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 800216c:	f000 fe9e 	bl	8002eac <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002170:	bf00      	nop
 8002172:	3730      	adds	r7, #48	@ 0x30
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	2000039c 	.word	0x2000039c
 800217c:	40000c00 	.word	0x40000c00

08002180 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002184:	4b11      	ldr	r3, [pc, #68]	@ (80021cc <MX_USART2_UART_Init+0x4c>)
 8002186:	4a12      	ldr	r2, [pc, #72]	@ (80021d0 <MX_USART2_UART_Init+0x50>)
 8002188:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800218a:	4b10      	ldr	r3, [pc, #64]	@ (80021cc <MX_USART2_UART_Init+0x4c>)
 800218c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002190:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002192:	4b0e      	ldr	r3, [pc, #56]	@ (80021cc <MX_USART2_UART_Init+0x4c>)
 8002194:	2200      	movs	r2, #0
 8002196:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002198:	4b0c      	ldr	r3, [pc, #48]	@ (80021cc <MX_USART2_UART_Init+0x4c>)
 800219a:	2200      	movs	r2, #0
 800219c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800219e:	4b0b      	ldr	r3, [pc, #44]	@ (80021cc <MX_USART2_UART_Init+0x4c>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80021a4:	4b09      	ldr	r3, [pc, #36]	@ (80021cc <MX_USART2_UART_Init+0x4c>)
 80021a6:	220c      	movs	r2, #12
 80021a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021aa:	4b08      	ldr	r3, [pc, #32]	@ (80021cc <MX_USART2_UART_Init+0x4c>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80021b0:	4b06      	ldr	r3, [pc, #24]	@ (80021cc <MX_USART2_UART_Init+0x4c>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80021b6:	4805      	ldr	r0, [pc, #20]	@ (80021cc <MX_USART2_UART_Init+0x4c>)
 80021b8:	f004 f91c 	bl	80063f4 <HAL_UART_Init>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80021c2:	f000 fe73 	bl	8002eac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	200003e4 	.word	0x200003e4
 80021d0:	40004400 	.word	0x40004400

080021d4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80021d8:	4b11      	ldr	r3, [pc, #68]	@ (8002220 <MX_USART6_UART_Init+0x4c>)
 80021da:	4a12      	ldr	r2, [pc, #72]	@ (8002224 <MX_USART6_UART_Init+0x50>)
 80021dc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80021de:	4b10      	ldr	r3, [pc, #64]	@ (8002220 <MX_USART6_UART_Init+0x4c>)
 80021e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80021e4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80021e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002220 <MX_USART6_UART_Init+0x4c>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80021ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002220 <MX_USART6_UART_Init+0x4c>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80021f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002220 <MX_USART6_UART_Init+0x4c>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80021f8:	4b09      	ldr	r3, [pc, #36]	@ (8002220 <MX_USART6_UART_Init+0x4c>)
 80021fa:	220c      	movs	r2, #12
 80021fc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021fe:	4b08      	ldr	r3, [pc, #32]	@ (8002220 <MX_USART6_UART_Init+0x4c>)
 8002200:	2200      	movs	r2, #0
 8002202:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002204:	4b06      	ldr	r3, [pc, #24]	@ (8002220 <MX_USART6_UART_Init+0x4c>)
 8002206:	2200      	movs	r2, #0
 8002208:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800220a:	4805      	ldr	r0, [pc, #20]	@ (8002220 <MX_USART6_UART_Init+0x4c>)
 800220c:	f004 f8f2 	bl	80063f4 <HAL_UART_Init>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002216:	f000 fe49 	bl	8002eac <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	2000042c 	.word	0x2000042c
 8002224:	40011400 	.word	0x40011400

08002228 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800222e:	2300      	movs	r3, #0
 8002230:	607b      	str	r3, [r7, #4]
 8002232:	4b0c      	ldr	r3, [pc, #48]	@ (8002264 <MX_DMA_Init+0x3c>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002236:	4a0b      	ldr	r2, [pc, #44]	@ (8002264 <MX_DMA_Init+0x3c>)
 8002238:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800223c:	6313      	str	r3, [r2, #48]	@ 0x30
 800223e:	4b09      	ldr	r3, [pc, #36]	@ (8002264 <MX_DMA_Init+0x3c>)
 8002240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002242:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002246:	607b      	str	r3, [r7, #4]
 8002248:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800224a:	2200      	movs	r2, #0
 800224c:	2100      	movs	r1, #0
 800224e:	2038      	movs	r0, #56	@ 0x38
 8002250:	f001 ff55 	bl	80040fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002254:	2038      	movs	r0, #56	@ 0x38
 8002256:	f001 ff6e 	bl	8004136 <HAL_NVIC_EnableIRQ>

}
 800225a:	bf00      	nop
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40023800 	.word	0x40023800

08002268 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b08a      	sub	sp, #40	@ 0x28
 800226c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800226e:	f107 0314 	add.w	r3, r7, #20
 8002272:	2200      	movs	r2, #0
 8002274:	601a      	str	r2, [r3, #0]
 8002276:	605a      	str	r2, [r3, #4]
 8002278:	609a      	str	r2, [r3, #8]
 800227a:	60da      	str	r2, [r3, #12]
 800227c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800227e:	2300      	movs	r3, #0
 8002280:	613b      	str	r3, [r7, #16]
 8002282:	4b41      	ldr	r3, [pc, #260]	@ (8002388 <MX_GPIO_Init+0x120>)
 8002284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002286:	4a40      	ldr	r2, [pc, #256]	@ (8002388 <MX_GPIO_Init+0x120>)
 8002288:	f043 0304 	orr.w	r3, r3, #4
 800228c:	6313      	str	r3, [r2, #48]	@ 0x30
 800228e:	4b3e      	ldr	r3, [pc, #248]	@ (8002388 <MX_GPIO_Init+0x120>)
 8002290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002292:	f003 0304 	and.w	r3, r3, #4
 8002296:	613b      	str	r3, [r7, #16]
 8002298:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800229a:	2300      	movs	r3, #0
 800229c:	60fb      	str	r3, [r7, #12]
 800229e:	4b3a      	ldr	r3, [pc, #232]	@ (8002388 <MX_GPIO_Init+0x120>)
 80022a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a2:	4a39      	ldr	r2, [pc, #228]	@ (8002388 <MX_GPIO_Init+0x120>)
 80022a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022aa:	4b37      	ldr	r3, [pc, #220]	@ (8002388 <MX_GPIO_Init+0x120>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022b2:	60fb      	str	r3, [r7, #12]
 80022b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022b6:	2300      	movs	r3, #0
 80022b8:	60bb      	str	r3, [r7, #8]
 80022ba:	4b33      	ldr	r3, [pc, #204]	@ (8002388 <MX_GPIO_Init+0x120>)
 80022bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022be:	4a32      	ldr	r2, [pc, #200]	@ (8002388 <MX_GPIO_Init+0x120>)
 80022c0:	f043 0301 	orr.w	r3, r3, #1
 80022c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022c6:	4b30      	ldr	r3, [pc, #192]	@ (8002388 <MX_GPIO_Init+0x120>)
 80022c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ca:	f003 0301 	and.w	r3, r3, #1
 80022ce:	60bb      	str	r3, [r7, #8]
 80022d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022d2:	2300      	movs	r3, #0
 80022d4:	607b      	str	r3, [r7, #4]
 80022d6:	4b2c      	ldr	r3, [pc, #176]	@ (8002388 <MX_GPIO_Init+0x120>)
 80022d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022da:	4a2b      	ldr	r2, [pc, #172]	@ (8002388 <MX_GPIO_Init+0x120>)
 80022dc:	f043 0302 	orr.w	r3, r3, #2
 80022e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022e2:	4b29      	ldr	r3, [pc, #164]	@ (8002388 <MX_GPIO_Init+0x120>)
 80022e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	607b      	str	r3, [r7, #4]
 80022ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin, GPIO_PIN_RESET);
 80022ee:	2200      	movs	r2, #0
 80022f0:	2120      	movs	r1, #32
 80022f2:	4826      	ldr	r0, [pc, #152]	@ (800238c <MX_GPIO_Init+0x124>)
 80022f4:	f002 fc3a 	bl	8004b6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, INB2_Pin|INB3_Pin|INB1_Pin|INA3_Pin, GPIO_PIN_RESET);
 80022f8:	2200      	movs	r2, #0
 80022fa:	f242 4130 	movw	r1, #9264	@ 0x2430
 80022fe:	4824      	ldr	r0, [pc, #144]	@ (8002390 <MX_GPIO_Init+0x128>)
 8002300:	f002 fc34 	bl	8004b6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin, GPIO_PIN_RESET);
 8002304:	2200      	movs	r2, #0
 8002306:	2180      	movs	r1, #128	@ 0x80
 8002308:	4822      	ldr	r0, [pc, #136]	@ (8002394 <MX_GPIO_Init+0x12c>)
 800230a:	f002 fc2f 	bl	8004b6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800230e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002312:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002314:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002318:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231a:	2300      	movs	r3, #0
 800231c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800231e:	f107 0314 	add.w	r3, r7, #20
 8002322:	4619      	mov	r1, r3
 8002324:	481b      	ldr	r0, [pc, #108]	@ (8002394 <MX_GPIO_Init+0x12c>)
 8002326:	f002 fa9d 	bl	8004864 <HAL_GPIO_Init>

  /*Configure GPIO pin : INA1_Pin */
  GPIO_InitStruct.Pin = INA1_Pin;
 800232a:	2320      	movs	r3, #32
 800232c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800232e:	2301      	movs	r3, #1
 8002330:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002332:	2300      	movs	r3, #0
 8002334:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002336:	2300      	movs	r3, #0
 8002338:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(INA1_GPIO_Port, &GPIO_InitStruct);
 800233a:	f107 0314 	add.w	r3, r7, #20
 800233e:	4619      	mov	r1, r3
 8002340:	4812      	ldr	r0, [pc, #72]	@ (800238c <MX_GPIO_Init+0x124>)
 8002342:	f002 fa8f 	bl	8004864 <HAL_GPIO_Init>

  /*Configure GPIO pins : INB2_Pin INB3_Pin INB1_Pin INA3_Pin */
  GPIO_InitStruct.Pin = INB2_Pin|INB3_Pin|INB1_Pin|INA3_Pin;
 8002346:	f242 4330 	movw	r3, #9264	@ 0x2430
 800234a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800234c:	2301      	movs	r3, #1
 800234e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002350:	2300      	movs	r3, #0
 8002352:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002354:	2300      	movs	r3, #0
 8002356:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002358:	f107 0314 	add.w	r3, r7, #20
 800235c:	4619      	mov	r1, r3
 800235e:	480c      	ldr	r0, [pc, #48]	@ (8002390 <MX_GPIO_Init+0x128>)
 8002360:	f002 fa80 	bl	8004864 <HAL_GPIO_Init>

  /*Configure GPIO pin : INA2_Pin */
  GPIO_InitStruct.Pin = INA2_Pin;
 8002364:	2380      	movs	r3, #128	@ 0x80
 8002366:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002368:	2301      	movs	r3, #1
 800236a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236c:	2300      	movs	r3, #0
 800236e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002370:	2300      	movs	r3, #0
 8002372:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(INA2_GPIO_Port, &GPIO_InitStruct);
 8002374:	f107 0314 	add.w	r3, r7, #20
 8002378:	4619      	mov	r1, r3
 800237a:	4806      	ldr	r0, [pc, #24]	@ (8002394 <MX_GPIO_Init+0x12c>)
 800237c:	f002 fa72 	bl	8004864 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002380:	bf00      	nop
 8002382:	3728      	adds	r7, #40	@ 0x28
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	40023800 	.word	0x40023800
 800238c:	40020000 	.word	0x40020000
 8002390:	40020400 	.word	0x40020400
 8002394:	40020800 	.word	0x40020800

08002398 <DKinematics>:

/* USER CODE BEGIN 4 */
void DKinematics(float w_rad[3]) {
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  of each wheel from the absolute velocity.

  Inputs:
    - vel: Linear velocity of each motor in rad/s.
  */
	ct = cos(phi_c);
 80023a0:	4bcb      	ldr	r3, [pc, #812]	@ (80026d0 <DKinematics+0x338>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7fe f8d7 	bl	8000558 <__aeabi_f2d>
 80023aa:	4602      	mov	r2, r0
 80023ac:	460b      	mov	r3, r1
 80023ae:	ec43 2b10 	vmov	d0, r2, r3
 80023b2:	f00a f855 	bl	800c460 <cos>
 80023b6:	ec53 2b10 	vmov	r2, r3, d0
 80023ba:	4610      	mov	r0, r2
 80023bc:	4619      	mov	r1, r3
 80023be:	f7fe fc1b 	bl	8000bf8 <__aeabi_d2f>
 80023c2:	4603      	mov	r3, r0
 80023c4:	4ac3      	ldr	r2, [pc, #780]	@ (80026d4 <DKinematics+0x33c>)
 80023c6:	6013      	str	r3, [r2, #0]
	st = sin(phi_c);
 80023c8:	4bc1      	ldr	r3, [pc, #772]	@ (80026d0 <DKinematics+0x338>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7fe f8c3 	bl	8000558 <__aeabi_f2d>
 80023d2:	4602      	mov	r2, r0
 80023d4:	460b      	mov	r3, r1
 80023d6:	ec43 2b10 	vmov	d0, r2, r3
 80023da:	f00a f895 	bl	800c508 <sin>
 80023de:	ec53 2b10 	vmov	r2, r3, d0
 80023e2:	4610      	mov	r0, r2
 80023e4:	4619      	mov	r1, r3
 80023e6:	f7fe fc07 	bl	8000bf8 <__aeabi_d2f>
 80023ea:	4603      	mov	r3, r0
 80023ec:	4aba      	ldr	r2, [pc, #744]	@ (80026d8 <DKinematics+0x340>)
 80023ee:	6013      	str	r3, [r2, #0]
  // Angular velocity of each motor in rad/s
	J0[0][0] = (-2.0/3.0)*(S_eps       * ct + st * C_eps);
 80023f0:	4bba      	ldr	r3, [pc, #744]	@ (80026dc <DKinematics+0x344>)
 80023f2:	ed93 7a00 	vldr	s14, [r3]
 80023f6:	4bb7      	ldr	r3, [pc, #732]	@ (80026d4 <DKinematics+0x33c>)
 80023f8:	edd3 7a00 	vldr	s15, [r3]
 80023fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002400:	4bb5      	ldr	r3, [pc, #724]	@ (80026d8 <DKinematics+0x340>)
 8002402:	edd3 6a00 	vldr	s13, [r3]
 8002406:	4bb6      	ldr	r3, [pc, #728]	@ (80026e0 <DKinematics+0x348>)
 8002408:	edd3 7a00 	vldr	s15, [r3]
 800240c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002410:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002414:	ee17 0a90 	vmov	r0, s15
 8002418:	f7fe f89e 	bl	8000558 <__aeabi_f2d>
 800241c:	a3a4      	add	r3, pc, #656	@ (adr r3, 80026b0 <DKinematics+0x318>)
 800241e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002422:	f7fe f8f1 	bl	8000608 <__aeabi_dmul>
 8002426:	4602      	mov	r2, r0
 8002428:	460b      	mov	r3, r1
 800242a:	4610      	mov	r0, r2
 800242c:	4619      	mov	r1, r3
 800242e:	f7fe fbe3 	bl	8000bf8 <__aeabi_d2f>
 8002432:	4603      	mov	r3, r0
 8002434:	4aab      	ldr	r2, [pc, #684]	@ (80026e4 <DKinematics+0x34c>)
 8002436:	6013      	str	r3, [r2, #0]
	J0[0][1] = (-2.0/3.0)*(CA_eps_pi6  * ct - st * SA_eps_pi6);
 8002438:	ed9f 7aab 	vldr	s14, [pc, #684]	@ 80026e8 <DKinematics+0x350>
 800243c:	4ba5      	ldr	r3, [pc, #660]	@ (80026d4 <DKinematics+0x33c>)
 800243e:	edd3 7a00 	vldr	s15, [r3]
 8002442:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002446:	4ba4      	ldr	r3, [pc, #656]	@ (80026d8 <DKinematics+0x340>)
 8002448:	edd3 7a00 	vldr	s15, [r3]
 800244c:	eddf 6aa7 	vldr	s13, [pc, #668]	@ 80026ec <DKinematics+0x354>
 8002450:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002454:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002458:	ee17 0a90 	vmov	r0, s15
 800245c:	f7fe f87c 	bl	8000558 <__aeabi_f2d>
 8002460:	a393      	add	r3, pc, #588	@ (adr r3, 80026b0 <DKinematics+0x318>)
 8002462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002466:	f7fe f8cf 	bl	8000608 <__aeabi_dmul>
 800246a:	4602      	mov	r2, r0
 800246c:	460b      	mov	r3, r1
 800246e:	4610      	mov	r0, r2
 8002470:	4619      	mov	r1, r3
 8002472:	f7fe fbc1 	bl	8000bf8 <__aeabi_d2f>
 8002476:	4603      	mov	r3, r0
 8002478:	4a9a      	ldr	r2, [pc, #616]	@ (80026e4 <DKinematics+0x34c>)
 800247a:	6053      	str	r3, [r2, #4]
	J0[0][2] =  (2.0/3.0)*(SA_eps_pi3  * ct + st * CA_eps_pi3);
 800247c:	ed9f 7a9c 	vldr	s14, [pc, #624]	@ 80026f0 <DKinematics+0x358>
 8002480:	4b94      	ldr	r3, [pc, #592]	@ (80026d4 <DKinematics+0x33c>)
 8002482:	edd3 7a00 	vldr	s15, [r3]
 8002486:	ee27 7a27 	vmul.f32	s14, s14, s15
 800248a:	4b93      	ldr	r3, [pc, #588]	@ (80026d8 <DKinematics+0x340>)
 800248c:	edd3 7a00 	vldr	s15, [r3]
 8002490:	eddf 6a98 	vldr	s13, [pc, #608]	@ 80026f4 <DKinematics+0x35c>
 8002494:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002498:	ee77 7a27 	vadd.f32	s15, s14, s15
 800249c:	ee17 0a90 	vmov	r0, s15
 80024a0:	f7fe f85a 	bl	8000558 <__aeabi_f2d>
 80024a4:	a384      	add	r3, pc, #528	@ (adr r3, 80026b8 <DKinematics+0x320>)
 80024a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024aa:	f7fe f8ad 	bl	8000608 <__aeabi_dmul>
 80024ae:	4602      	mov	r2, r0
 80024b0:	460b      	mov	r3, r1
 80024b2:	4610      	mov	r0, r2
 80024b4:	4619      	mov	r1, r3
 80024b6:	f7fe fb9f 	bl	8000bf8 <__aeabi_d2f>
 80024ba:	4603      	mov	r3, r0
 80024bc:	4a89      	ldr	r2, [pc, #548]	@ (80026e4 <DKinematics+0x34c>)
 80024be:	6093      	str	r3, [r2, #8]
	J0[1][0] =  (2.0/3.0)*(C_eps       * ct - st * S_eps);
 80024c0:	4b87      	ldr	r3, [pc, #540]	@ (80026e0 <DKinematics+0x348>)
 80024c2:	ed93 7a00 	vldr	s14, [r3]
 80024c6:	4b83      	ldr	r3, [pc, #524]	@ (80026d4 <DKinematics+0x33c>)
 80024c8:	edd3 7a00 	vldr	s15, [r3]
 80024cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024d0:	4b81      	ldr	r3, [pc, #516]	@ (80026d8 <DKinematics+0x340>)
 80024d2:	edd3 6a00 	vldr	s13, [r3]
 80024d6:	4b81      	ldr	r3, [pc, #516]	@ (80026dc <DKinematics+0x344>)
 80024d8:	edd3 7a00 	vldr	s15, [r3]
 80024dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024e4:	ee17 0a90 	vmov	r0, s15
 80024e8:	f7fe f836 	bl	8000558 <__aeabi_f2d>
 80024ec:	a372      	add	r3, pc, #456	@ (adr r3, 80026b8 <DKinematics+0x320>)
 80024ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024f2:	f7fe f889 	bl	8000608 <__aeabi_dmul>
 80024f6:	4602      	mov	r2, r0
 80024f8:	460b      	mov	r3, r1
 80024fa:	4610      	mov	r0, r2
 80024fc:	4619      	mov	r1, r3
 80024fe:	f7fe fb7b 	bl	8000bf8 <__aeabi_d2f>
 8002502:	4603      	mov	r3, r0
 8002504:	4a77      	ldr	r2, [pc, #476]	@ (80026e4 <DKinematics+0x34c>)
 8002506:	60d3      	str	r3, [r2, #12]
	J0[1][1] = (-2.0/3.0)*(CM_eps_pi3  * ct - st * SM_eps_pi3);
 8002508:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 80026f4 <DKinematics+0x35c>
 800250c:	4b71      	ldr	r3, [pc, #452]	@ (80026d4 <DKinematics+0x33c>)
 800250e:	edd3 7a00 	vldr	s15, [r3]
 8002512:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002516:	4b70      	ldr	r3, [pc, #448]	@ (80026d8 <DKinematics+0x340>)
 8002518:	edd3 7a00 	vldr	s15, [r3]
 800251c:	eddf 6a76 	vldr	s13, [pc, #472]	@ 80026f8 <DKinematics+0x360>
 8002520:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002524:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002528:	ee17 0a90 	vmov	r0, s15
 800252c:	f7fe f814 	bl	8000558 <__aeabi_f2d>
 8002530:	a35f      	add	r3, pc, #380	@ (adr r3, 80026b0 <DKinematics+0x318>)
 8002532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002536:	f7fe f867 	bl	8000608 <__aeabi_dmul>
 800253a:	4602      	mov	r2, r0
 800253c:	460b      	mov	r3, r1
 800253e:	4610      	mov	r0, r2
 8002540:	4619      	mov	r1, r3
 8002542:	f7fe fb59 	bl	8000bf8 <__aeabi_d2f>
 8002546:	4603      	mov	r3, r0
 8002548:	4a66      	ldr	r2, [pc, #408]	@ (80026e4 <DKinematics+0x34c>)
 800254a:	6113      	str	r3, [r2, #16]
	J0[1][2] = (-2.0/3.0)*(CA_eps_pi3  * ct - st * SA_eps_pi3);
 800254c:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 80026f4 <DKinematics+0x35c>
 8002550:	4b60      	ldr	r3, [pc, #384]	@ (80026d4 <DKinematics+0x33c>)
 8002552:	edd3 7a00 	vldr	s15, [r3]
 8002556:	ee27 7a27 	vmul.f32	s14, s14, s15
 800255a:	4b5f      	ldr	r3, [pc, #380]	@ (80026d8 <DKinematics+0x340>)
 800255c:	edd3 7a00 	vldr	s15, [r3]
 8002560:	eddf 6a63 	vldr	s13, [pc, #396]	@ 80026f0 <DKinematics+0x358>
 8002564:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002568:	ee77 7a67 	vsub.f32	s15, s14, s15
 800256c:	ee17 0a90 	vmov	r0, s15
 8002570:	f7fd fff2 	bl	8000558 <__aeabi_f2d>
 8002574:	a34e      	add	r3, pc, #312	@ (adr r3, 80026b0 <DKinematics+0x318>)
 8002576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800257a:	f7fe f845 	bl	8000608 <__aeabi_dmul>
 800257e:	4602      	mov	r2, r0
 8002580:	460b      	mov	r3, r1
 8002582:	4610      	mov	r0, r2
 8002584:	4619      	mov	r1, r3
 8002586:	f7fe fb37 	bl	8000bf8 <__aeabi_d2f>
 800258a:	4603      	mov	r3, r0
 800258c:	4a55      	ldr	r2, [pc, #340]	@ (80026e4 <DKinematics+0x34c>)
 800258e:	6153      	str	r3, [r2, #20]

	vx = r*(-w_rad[0] *J0[0][0] + w_rad[1]*J0[0][1] + w_rad[2]*J0[0][2]);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	edd3 7a00 	vldr	s15, [r3]
 8002596:	eeb1 7a67 	vneg.f32	s14, s15
 800259a:	4b52      	ldr	r3, [pc, #328]	@ (80026e4 <DKinematics+0x34c>)
 800259c:	edd3 7a00 	vldr	s15, [r3]
 80025a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	3304      	adds	r3, #4
 80025a8:	edd3 6a00 	vldr	s13, [r3]
 80025ac:	4b4d      	ldr	r3, [pc, #308]	@ (80026e4 <DKinematics+0x34c>)
 80025ae:	edd3 7a01 	vldr	s15, [r3, #4]
 80025b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	3308      	adds	r3, #8
 80025be:	edd3 6a00 	vldr	s13, [r3]
 80025c2:	4b48      	ldr	r3, [pc, #288]	@ (80026e4 <DKinematics+0x34c>)
 80025c4:	edd3 7a02 	vldr	s15, [r3, #8]
 80025c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025d0:	ee17 0a90 	vmov	r0, s15
 80025d4:	f7fd ffc0 	bl	8000558 <__aeabi_f2d>
 80025d8:	a339      	add	r3, pc, #228	@ (adr r3, 80026c0 <DKinematics+0x328>)
 80025da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025de:	f7fe f813 	bl	8000608 <__aeabi_dmul>
 80025e2:	4602      	mov	r2, r0
 80025e4:	460b      	mov	r3, r1
 80025e6:	4610      	mov	r0, r2
 80025e8:	4619      	mov	r1, r3
 80025ea:	f7fe fb05 	bl	8000bf8 <__aeabi_d2f>
 80025ee:	4603      	mov	r3, r0
 80025f0:	4a42      	ldr	r2, [pc, #264]	@ (80026fc <DKinematics+0x364>)
 80025f2:	6013      	str	r3, [r2, #0]
	vy = r*(w_rad[0]  *J0[1][0] + w_rad[1]*J0[1][1] + w_rad[2]*J0[1][2]);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	ed93 7a00 	vldr	s14, [r3]
 80025fa:	4b3a      	ldr	r3, [pc, #232]	@ (80026e4 <DKinematics+0x34c>)
 80025fc:	edd3 7a03 	vldr	s15, [r3, #12]
 8002600:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	3304      	adds	r3, #4
 8002608:	edd3 6a00 	vldr	s13, [r3]
 800260c:	4b35      	ldr	r3, [pc, #212]	@ (80026e4 <DKinematics+0x34c>)
 800260e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002612:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002616:	ee37 7a27 	vadd.f32	s14, s14, s15
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	3308      	adds	r3, #8
 800261e:	edd3 6a00 	vldr	s13, [r3]
 8002622:	4b30      	ldr	r3, [pc, #192]	@ (80026e4 <DKinematics+0x34c>)
 8002624:	edd3 7a05 	vldr	s15, [r3, #20]
 8002628:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800262c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002630:	ee17 0a90 	vmov	r0, s15
 8002634:	f7fd ff90 	bl	8000558 <__aeabi_f2d>
 8002638:	a321      	add	r3, pc, #132	@ (adr r3, 80026c0 <DKinematics+0x328>)
 800263a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800263e:	f7fd ffe3 	bl	8000608 <__aeabi_dmul>
 8002642:	4602      	mov	r2, r0
 8002644:	460b      	mov	r3, r1
 8002646:	4610      	mov	r0, r2
 8002648:	4619      	mov	r1, r3
 800264a:	f7fe fad5 	bl	8000bf8 <__aeabi_d2f>
 800264e:	4603      	mov	r3, r0
 8002650:	4a2b      	ldr	r2, [pc, #172]	@ (8002700 <DKinematics+0x368>)
 8002652:	6013      	str	r3, [r2, #0]
	vw = r*(w_rad[0] + w_rad[1] + w_rad[2])/(3.0*L);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	ed93 7a00 	vldr	s14, [r3]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	3304      	adds	r3, #4
 800265e:	edd3 7a00 	vldr	s15, [r3]
 8002662:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	3308      	adds	r3, #8
 800266a:	edd3 7a00 	vldr	s15, [r3]
 800266e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002672:	ee17 0a90 	vmov	r0, s15
 8002676:	f7fd ff6f 	bl	8000558 <__aeabi_f2d>
 800267a:	a311      	add	r3, pc, #68	@ (adr r3, 80026c0 <DKinematics+0x328>)
 800267c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002680:	f7fd ffc2 	bl	8000608 <__aeabi_dmul>
 8002684:	4602      	mov	r2, r0
 8002686:	460b      	mov	r3, r1
 8002688:	4610      	mov	r0, r2
 800268a:	4619      	mov	r1, r3
 800268c:	a30e      	add	r3, pc, #56	@ (adr r3, 80026c8 <DKinematics+0x330>)
 800268e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002692:	f7fe f8e3 	bl	800085c <__aeabi_ddiv>
 8002696:	4602      	mov	r2, r0
 8002698:	460b      	mov	r3, r1
 800269a:	4610      	mov	r0, r2
 800269c:	4619      	mov	r1, r3
 800269e:	f7fe faab 	bl	8000bf8 <__aeabi_d2f>
 80026a2:	4603      	mov	r3, r0
 80026a4:	4a17      	ldr	r2, [pc, #92]	@ (8002704 <DKinematics+0x36c>)
 80026a6:	6013      	str	r3, [r2, #0]
}
 80026a8:	bf00      	nop
 80026aa:	3708      	adds	r7, #8
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	55555555 	.word	0x55555555
 80026b4:	bfe55555 	.word	0xbfe55555
 80026b8:	55555555 	.word	0x55555555
 80026bc:	3fe55555 	.word	0x3fe55555
 80026c0:	9999999a 	.word	0x9999999a
 80026c4:	3fa99999 	.word	0x3fa99999
 80026c8:	eb851eb8 	.word	0xeb851eb8
 80026cc:	3fe2b851 	.word	0x3fe2b851
 80026d0:	20000480 	.word	0x20000480
 80026d4:	20000024 	.word	0x20000024
 80026d8:	20000488 	.word	0x20000488
 80026dc:	20000484 	.word	0x20000484
 80026e0:	20000020 	.word	0x20000020
 80026e4:	2000048c 	.word	0x2000048c
 80026e8:	3f5db3db 	.word	0x3f5db3db
 80026ec:	3efffff3 	.word	0x3efffff3
 80026f0:	3f5db3d0 	.word	0x3f5db3d0
 80026f4:	3f00000d 	.word	0x3f00000d
 80026f8:	bf5db3d0 	.word	0xbf5db3d0
 80026fc:	200004bc 	.word	0x200004bc
 8002700:	200004c0 	.word	0x200004c0
 8002704:	200004c4 	.word	0x200004c4

08002708 <CalculatePositionError>:

void CalculatePositionError(float xGoal_l, float yGoal_l, float *vx_set, float *vy_set, float *vw_set, volatile float dt) {
 8002708:	b5b0      	push	{r4, r5, r7, lr}
 800270a:	b092      	sub	sp, #72	@ 0x48
 800270c:	af00      	add	r7, sp, #0
 800270e:	ed87 0a05 	vstr	s0, [r7, #20]
 8002712:	edc7 0a04 	vstr	s1, [r7, #16]
 8002716:	60f8      	str	r0, [r7, #12]
 8002718:	60b9      	str	r1, [r7, #8]
 800271a:	607a      	str	r2, [r7, #4]
 800271c:	ed87 1a00 	vstr	s2, [r7]
    // Pose error
    float errorX = xGoal_l - x;
 8002720:	4b74      	ldr	r3, [pc, #464]	@ (80028f4 <CalculatePositionError+0x1ec>)
 8002722:	edd3 7a00 	vldr	s15, [r3]
 8002726:	ed97 7a05 	vldr	s14, [r7, #20]
 800272a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800272e:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    float errorY = yGoal_l - y;
 8002732:	4b71      	ldr	r3, [pc, #452]	@ (80028f8 <CalculatePositionError+0x1f0>)
 8002734:	edd3 7a00 	vldr	s15, [r3]
 8002738:	ed97 7a04 	vldr	s14, [r7, #16]
 800273c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002740:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    if (ready == 1){
 8002744:	4b6d      	ldr	r3, [pc, #436]	@ (80028fc <CalculatePositionError+0x1f4>)
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	2b01      	cmp	r3, #1
 800274a:	d109      	bne.n	8002760 <CalculatePositionError+0x58>
    	errorX = 0.0;
 800274c:	f04f 0300 	mov.w	r3, #0
 8002750:	647b      	str	r3, [r7, #68]	@ 0x44
    	errorY = 0.0;
 8002752:	f04f 0300 	mov.w	r3, #0
 8002756:	643b      	str	r3, [r7, #64]	@ 0x40
    	ready = 0;
 8002758:	4b68      	ldr	r3, [pc, #416]	@ (80028fc <CalculatePositionError+0x1f4>)
 800275a:	2200      	movs	r2, #0
 800275c:	701a      	strb	r2, [r3, #0]
 800275e:	e011      	b.n	8002784 <CalculatePositionError+0x7c>
    } else {
    	errorX = xGoal_l - x;
 8002760:	4b64      	ldr	r3, [pc, #400]	@ (80028f4 <CalculatePositionError+0x1ec>)
 8002762:	edd3 7a00 	vldr	s15, [r3]
 8002766:	ed97 7a05 	vldr	s14, [r7, #20]
 800276a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800276e:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    	errorY = yGoal_l - y;
 8002772:	4b61      	ldr	r3, [pc, #388]	@ (80028f8 <CalculatePositionError+0x1f0>)
 8002774:	edd3 7a00 	vldr	s15, [r3]
 8002778:	ed97 7a04 	vldr	s14, [r7, #16]
 800277c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002780:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    }

    // PID Gains

    float kp = 0.5;
 8002784:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8002788:	63fb      	str	r3, [r7, #60]	@ 0x3c
    float ki = 0.0;
 800278a:	f04f 0300 	mov.w	r3, #0
 800278e:	63bb      	str	r3, [r7, #56]	@ 0x38

    float propX = errorX*kp;
 8002790:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8002794:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002798:	ee67 7a27 	vmul.f32	s15, s14, s15
 800279c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float propY = errorY*kp;
 80027a0:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80027a4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80027a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ac:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Integral
	eint_GGX += errorX*dt;
 80027b0:	ed97 7a00 	vldr	s14, [r7]
 80027b4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80027b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027bc:	4b50      	ldr	r3, [pc, #320]	@ (8002900 <CalculatePositionError+0x1f8>)
 80027be:	edd3 7a00 	vldr	s15, [r3]
 80027c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027c6:	4b4e      	ldr	r3, [pc, #312]	@ (8002900 <CalculatePositionError+0x1f8>)
 80027c8:	edc3 7a00 	vstr	s15, [r3]
	float integralX = eint_GGX*ki;
 80027cc:	4b4c      	ldr	r3, [pc, #304]	@ (8002900 <CalculatePositionError+0x1f8>)
 80027ce:	edd3 7a00 	vldr	s15, [r3]
 80027d2:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80027d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027da:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

	eint_GGY += errorY*dt;
 80027de:	ed97 7a00 	vldr	s14, [r7]
 80027e2:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80027e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027ea:	4b46      	ldr	r3, [pc, #280]	@ (8002904 <CalculatePositionError+0x1fc>)
 80027ec:	edd3 7a00 	vldr	s15, [r3]
 80027f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027f4:	4b43      	ldr	r3, [pc, #268]	@ (8002904 <CalculatePositionError+0x1fc>)
 80027f6:	edc3 7a00 	vstr	s15, [r3]
	float integralY = eint_GGY*ki;
 80027fa:	4b42      	ldr	r3, [pc, #264]	@ (8002904 <CalculatePositionError+0x1fc>)
 80027fc:	edd3 7a00 	vldr	s15, [r3]
 8002800:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8002804:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002808:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    // Control signal
    double vx_global = propX + integralX;
 800280c:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8002810:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002814:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002818:	ee17 0a90 	vmov	r0, s15
 800281c:	f7fd fe9c 	bl	8000558 <__aeabi_f2d>
 8002820:	4602      	mov	r2, r0
 8002822:	460b      	mov	r3, r1
 8002824:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double vy_global = propY + integralY;
 8002828:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800282c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002830:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002834:	ee17 0a90 	vmov	r0, s15
 8002838:	f7fd fe8e 	bl	8000558 <__aeabi_f2d>
 800283c:	4602      	mov	r2, r0
 800283e:	460b      	mov	r3, r1
 8002840:	e9c7 2306 	strd	r2, r3, [r7, #24]

    *vw_set = 0;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f04f 0200 	mov.w	r2, #0
 800284a:	601a      	str	r2, [r3, #0]

    // Calcular la velocidad relativa para el robot vx y vy
    *vx_set = ct*vx_global+st*vy_global;
 800284c:	4b2e      	ldr	r3, [pc, #184]	@ (8002908 <CalculatePositionError+0x200>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4618      	mov	r0, r3
 8002852:	f7fd fe81 	bl	8000558 <__aeabi_f2d>
 8002856:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800285a:	f7fd fed5 	bl	8000608 <__aeabi_dmul>
 800285e:	4602      	mov	r2, r0
 8002860:	460b      	mov	r3, r1
 8002862:	4614      	mov	r4, r2
 8002864:	461d      	mov	r5, r3
 8002866:	4b29      	ldr	r3, [pc, #164]	@ (800290c <CalculatePositionError+0x204>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4618      	mov	r0, r3
 800286c:	f7fd fe74 	bl	8000558 <__aeabi_f2d>
 8002870:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002874:	f7fd fec8 	bl	8000608 <__aeabi_dmul>
 8002878:	4602      	mov	r2, r0
 800287a:	460b      	mov	r3, r1
 800287c:	4620      	mov	r0, r4
 800287e:	4629      	mov	r1, r5
 8002880:	f7fd fd0c 	bl	800029c <__adddf3>
 8002884:	4602      	mov	r2, r0
 8002886:	460b      	mov	r3, r1
 8002888:	4610      	mov	r0, r2
 800288a:	4619      	mov	r1, r3
 800288c:	f7fe f9b4 	bl	8000bf8 <__aeabi_d2f>
 8002890:	4602      	mov	r2, r0
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	601a      	str	r2, [r3, #0]
    *vy_set = -st*vx_global+ct*vy_global;
 8002896:	4b1d      	ldr	r3, [pc, #116]	@ (800290c <CalculatePositionError+0x204>)
 8002898:	edd3 7a00 	vldr	s15, [r3]
 800289c:	eef1 7a67 	vneg.f32	s15, s15
 80028a0:	ee17 3a90 	vmov	r3, s15
 80028a4:	4618      	mov	r0, r3
 80028a6:	f7fd fe57 	bl	8000558 <__aeabi_f2d>
 80028aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80028ae:	f7fd feab 	bl	8000608 <__aeabi_dmul>
 80028b2:	4602      	mov	r2, r0
 80028b4:	460b      	mov	r3, r1
 80028b6:	4614      	mov	r4, r2
 80028b8:	461d      	mov	r5, r3
 80028ba:	4b13      	ldr	r3, [pc, #76]	@ (8002908 <CalculatePositionError+0x200>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4618      	mov	r0, r3
 80028c0:	f7fd fe4a 	bl	8000558 <__aeabi_f2d>
 80028c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028c8:	f7fd fe9e 	bl	8000608 <__aeabi_dmul>
 80028cc:	4602      	mov	r2, r0
 80028ce:	460b      	mov	r3, r1
 80028d0:	4620      	mov	r0, r4
 80028d2:	4629      	mov	r1, r5
 80028d4:	f7fd fce2 	bl	800029c <__adddf3>
 80028d8:	4602      	mov	r2, r0
 80028da:	460b      	mov	r3, r1
 80028dc:	4610      	mov	r0, r2
 80028de:	4619      	mov	r1, r3
 80028e0:	f7fe f98a 	bl	8000bf8 <__aeabi_d2f>
 80028e4:	4602      	mov	r2, r0
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	601a      	str	r2, [r3, #0]

}
 80028ea:	bf00      	nop
 80028ec:	3748      	adds	r7, #72	@ 0x48
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bdb0      	pop	{r4, r5, r7, pc}
 80028f2:	bf00      	nop
 80028f4:	20000478 	.word	0x20000478
 80028f8:	2000047c 	.word	0x2000047c
 80028fc:	20000568 	.word	0x20000568
 8002900:	20000560 	.word	0x20000560
 8002904:	20000564 	.word	0x20000564
 8002908:	20000024 	.word	0x20000024
 800290c:	20000488 	.word	0x20000488

08002910 <IKinematics>:

void IKinematics(float vx_set, float vy_set, float vw_set) {
 8002910:	b5b0      	push	{r4, r5, r7, lr}
 8002912:	b088      	sub	sp, #32
 8002914:	af00      	add	r7, sp, #0
 8002916:	ed87 0a03 	vstr	s0, [r7, #12]
 800291a:	edc7 0a02 	vstr	s1, [r7, #8]
 800291e:	ed87 1a01 	vstr	s2, [r7, #4]
  Inputs:
    - vx: Linear velocity in X axis, in m/s.
    - vy: Linear velocity in Y axis, in m/s.
    - vw: Angular velocity in Z axis, in rad/s.
  */
	float w[] = {0.0, 0.0, 0.0};
 8002922:	f04f 0300 	mov.w	r3, #0
 8002926:	613b      	str	r3, [r7, #16]
 8002928:	f04f 0300 	mov.w	r3, #0
 800292c:	617b      	str	r3, [r7, #20]
 800292e:	f04f 0300 	mov.w	r3, #0
 8002932:	61bb      	str	r3, [r7, #24]
  // Angular velocity of each motor in rad/s
	JI[0][0] = 3.0*J0[0][0]/2.0;
 8002934:	4bb6      	ldr	r3, [pc, #728]	@ (8002c10 <IKinematics+0x300>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4618      	mov	r0, r3
 800293a:	f7fd fe0d 	bl	8000558 <__aeabi_f2d>
 800293e:	f04f 0200 	mov.w	r2, #0
 8002942:	4bb4      	ldr	r3, [pc, #720]	@ (8002c14 <IKinematics+0x304>)
 8002944:	f7fd fe60 	bl	8000608 <__aeabi_dmul>
 8002948:	4602      	mov	r2, r0
 800294a:	460b      	mov	r3, r1
 800294c:	4610      	mov	r0, r2
 800294e:	4619      	mov	r1, r3
 8002950:	f04f 0200 	mov.w	r2, #0
 8002954:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002958:	f7fd ff80 	bl	800085c <__aeabi_ddiv>
 800295c:	4602      	mov	r2, r0
 800295e:	460b      	mov	r3, r1
 8002960:	4610      	mov	r0, r2
 8002962:	4619      	mov	r1, r3
 8002964:	f7fe f948 	bl	8000bf8 <__aeabi_d2f>
 8002968:	4603      	mov	r3, r0
 800296a:	4aab      	ldr	r2, [pc, #684]	@ (8002c18 <IKinematics+0x308>)
 800296c:	6013      	str	r3, [r2, #0]
    JI[0][1] = 3.0*J0[1][0]/2.0;
 800296e:	4ba8      	ldr	r3, [pc, #672]	@ (8002c10 <IKinematics+0x300>)
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	4618      	mov	r0, r3
 8002974:	f7fd fdf0 	bl	8000558 <__aeabi_f2d>
 8002978:	f04f 0200 	mov.w	r2, #0
 800297c:	4ba5      	ldr	r3, [pc, #660]	@ (8002c14 <IKinematics+0x304>)
 800297e:	f7fd fe43 	bl	8000608 <__aeabi_dmul>
 8002982:	4602      	mov	r2, r0
 8002984:	460b      	mov	r3, r1
 8002986:	4610      	mov	r0, r2
 8002988:	4619      	mov	r1, r3
 800298a:	f04f 0200 	mov.w	r2, #0
 800298e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002992:	f7fd ff63 	bl	800085c <__aeabi_ddiv>
 8002996:	4602      	mov	r2, r0
 8002998:	460b      	mov	r3, r1
 800299a:	4610      	mov	r0, r2
 800299c:	4619      	mov	r1, r3
 800299e:	f7fe f92b 	bl	8000bf8 <__aeabi_d2f>
 80029a2:	4603      	mov	r3, r0
 80029a4:	4a9c      	ldr	r2, [pc, #624]	@ (8002c18 <IKinematics+0x308>)
 80029a6:	6053      	str	r3, [r2, #4]
    JI[1][0] = 3.0*J0[0][1]/2.0;
 80029a8:	4b99      	ldr	r3, [pc, #612]	@ (8002c10 <IKinematics+0x300>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7fd fdd3 	bl	8000558 <__aeabi_f2d>
 80029b2:	f04f 0200 	mov.w	r2, #0
 80029b6:	4b97      	ldr	r3, [pc, #604]	@ (8002c14 <IKinematics+0x304>)
 80029b8:	f7fd fe26 	bl	8000608 <__aeabi_dmul>
 80029bc:	4602      	mov	r2, r0
 80029be:	460b      	mov	r3, r1
 80029c0:	4610      	mov	r0, r2
 80029c2:	4619      	mov	r1, r3
 80029c4:	f04f 0200 	mov.w	r2, #0
 80029c8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80029cc:	f7fd ff46 	bl	800085c <__aeabi_ddiv>
 80029d0:	4602      	mov	r2, r0
 80029d2:	460b      	mov	r3, r1
 80029d4:	4610      	mov	r0, r2
 80029d6:	4619      	mov	r1, r3
 80029d8:	f7fe f90e 	bl	8000bf8 <__aeabi_d2f>
 80029dc:	4603      	mov	r3, r0
 80029de:	4a8e      	ldr	r2, [pc, #568]	@ (8002c18 <IKinematics+0x308>)
 80029e0:	6093      	str	r3, [r2, #8]
    JI[1][1] = 3.0*J0[1][1]/2.0;
 80029e2:	4b8b      	ldr	r3, [pc, #556]	@ (8002c10 <IKinematics+0x300>)
 80029e4:	691b      	ldr	r3, [r3, #16]
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7fd fdb6 	bl	8000558 <__aeabi_f2d>
 80029ec:	f04f 0200 	mov.w	r2, #0
 80029f0:	4b88      	ldr	r3, [pc, #544]	@ (8002c14 <IKinematics+0x304>)
 80029f2:	f7fd fe09 	bl	8000608 <__aeabi_dmul>
 80029f6:	4602      	mov	r2, r0
 80029f8:	460b      	mov	r3, r1
 80029fa:	4610      	mov	r0, r2
 80029fc:	4619      	mov	r1, r3
 80029fe:	f04f 0200 	mov.w	r2, #0
 8002a02:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002a06:	f7fd ff29 	bl	800085c <__aeabi_ddiv>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	460b      	mov	r3, r1
 8002a0e:	4610      	mov	r0, r2
 8002a10:	4619      	mov	r1, r3
 8002a12:	f7fe f8f1 	bl	8000bf8 <__aeabi_d2f>
 8002a16:	4603      	mov	r3, r0
 8002a18:	4a7f      	ldr	r2, [pc, #508]	@ (8002c18 <IKinematics+0x308>)
 8002a1a:	60d3      	str	r3, [r2, #12]
    JI[2][0] = 3.0*J0[0][2]/2.0;
 8002a1c:	4b7c      	ldr	r3, [pc, #496]	@ (8002c10 <IKinematics+0x300>)
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	4618      	mov	r0, r3
 8002a22:	f7fd fd99 	bl	8000558 <__aeabi_f2d>
 8002a26:	f04f 0200 	mov.w	r2, #0
 8002a2a:	4b7a      	ldr	r3, [pc, #488]	@ (8002c14 <IKinematics+0x304>)
 8002a2c:	f7fd fdec 	bl	8000608 <__aeabi_dmul>
 8002a30:	4602      	mov	r2, r0
 8002a32:	460b      	mov	r3, r1
 8002a34:	4610      	mov	r0, r2
 8002a36:	4619      	mov	r1, r3
 8002a38:	f04f 0200 	mov.w	r2, #0
 8002a3c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002a40:	f7fd ff0c 	bl	800085c <__aeabi_ddiv>
 8002a44:	4602      	mov	r2, r0
 8002a46:	460b      	mov	r3, r1
 8002a48:	4610      	mov	r0, r2
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	f7fe f8d4 	bl	8000bf8 <__aeabi_d2f>
 8002a50:	4603      	mov	r3, r0
 8002a52:	4a71      	ldr	r2, [pc, #452]	@ (8002c18 <IKinematics+0x308>)
 8002a54:	6113      	str	r3, [r2, #16]
    JI[2][1] = 3.0*J0[1][2]/2.0;
 8002a56:	4b6e      	ldr	r3, [pc, #440]	@ (8002c10 <IKinematics+0x300>)
 8002a58:	695b      	ldr	r3, [r3, #20]
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f7fd fd7c 	bl	8000558 <__aeabi_f2d>
 8002a60:	f04f 0200 	mov.w	r2, #0
 8002a64:	4b6b      	ldr	r3, [pc, #428]	@ (8002c14 <IKinematics+0x304>)
 8002a66:	f7fd fdcf 	bl	8000608 <__aeabi_dmul>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	4610      	mov	r0, r2
 8002a70:	4619      	mov	r1, r3
 8002a72:	f04f 0200 	mov.w	r2, #0
 8002a76:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002a7a:	f7fd feef 	bl	800085c <__aeabi_ddiv>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	460b      	mov	r3, r1
 8002a82:	4610      	mov	r0, r2
 8002a84:	4619      	mov	r1, r3
 8002a86:	f7fe f8b7 	bl	8000bf8 <__aeabi_d2f>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	4a62      	ldr	r2, [pc, #392]	@ (8002c18 <IKinematics+0x308>)
 8002a8e:	6153      	str	r3, [r2, #20]

    w[0] = (JI[0][0]*vx_set + JI[0][1]*vy_set + L*vw_set)/r;
 8002a90:	4b61      	ldr	r3, [pc, #388]	@ (8002c18 <IKinematics+0x308>)
 8002a92:	ed93 7a00 	vldr	s14, [r3]
 8002a96:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a9e:	4b5e      	ldr	r3, [pc, #376]	@ (8002c18 <IKinematics+0x308>)
 8002aa0:	edd3 6a01 	vldr	s13, [r3, #4]
 8002aa4:	edd7 7a02 	vldr	s15, [r7, #8]
 8002aa8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ab0:	ee17 0a90 	vmov	r0, s15
 8002ab4:	f7fd fd50 	bl	8000558 <__aeabi_f2d>
 8002ab8:	4604      	mov	r4, r0
 8002aba:	460d      	mov	r5, r1
 8002abc:	6878      	ldr	r0, [r7, #4]
 8002abe:	f7fd fd4b 	bl	8000558 <__aeabi_f2d>
 8002ac2:	a34f      	add	r3, pc, #316	@ (adr r3, 8002c00 <IKinematics+0x2f0>)
 8002ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ac8:	f7fd fd9e 	bl	8000608 <__aeabi_dmul>
 8002acc:	4602      	mov	r2, r0
 8002ace:	460b      	mov	r3, r1
 8002ad0:	4620      	mov	r0, r4
 8002ad2:	4629      	mov	r1, r5
 8002ad4:	f7fd fbe2 	bl	800029c <__adddf3>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	460b      	mov	r3, r1
 8002adc:	4610      	mov	r0, r2
 8002ade:	4619      	mov	r1, r3
 8002ae0:	a349      	add	r3, pc, #292	@ (adr r3, 8002c08 <IKinematics+0x2f8>)
 8002ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ae6:	f7fd feb9 	bl	800085c <__aeabi_ddiv>
 8002aea:	4602      	mov	r2, r0
 8002aec:	460b      	mov	r3, r1
 8002aee:	4610      	mov	r0, r2
 8002af0:	4619      	mov	r1, r3
 8002af2:	f7fe f881 	bl	8000bf8 <__aeabi_d2f>
 8002af6:	4603      	mov	r3, r0
 8002af8:	613b      	str	r3, [r7, #16]
    w[1] = (JI[1][0]*vx_set + JI[1][1]*vy_set + L*vw_set)/r;
 8002afa:	4b47      	ldr	r3, [pc, #284]	@ (8002c18 <IKinematics+0x308>)
 8002afc:	ed93 7a02 	vldr	s14, [r3, #8]
 8002b00:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b04:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b08:	4b43      	ldr	r3, [pc, #268]	@ (8002c18 <IKinematics+0x308>)
 8002b0a:	edd3 6a03 	vldr	s13, [r3, #12]
 8002b0e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b1a:	ee17 0a90 	vmov	r0, s15
 8002b1e:	f7fd fd1b 	bl	8000558 <__aeabi_f2d>
 8002b22:	4604      	mov	r4, r0
 8002b24:	460d      	mov	r5, r1
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f7fd fd16 	bl	8000558 <__aeabi_f2d>
 8002b2c:	a334      	add	r3, pc, #208	@ (adr r3, 8002c00 <IKinematics+0x2f0>)
 8002b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b32:	f7fd fd69 	bl	8000608 <__aeabi_dmul>
 8002b36:	4602      	mov	r2, r0
 8002b38:	460b      	mov	r3, r1
 8002b3a:	4620      	mov	r0, r4
 8002b3c:	4629      	mov	r1, r5
 8002b3e:	f7fd fbad 	bl	800029c <__adddf3>
 8002b42:	4602      	mov	r2, r0
 8002b44:	460b      	mov	r3, r1
 8002b46:	4610      	mov	r0, r2
 8002b48:	4619      	mov	r1, r3
 8002b4a:	a32f      	add	r3, pc, #188	@ (adr r3, 8002c08 <IKinematics+0x2f8>)
 8002b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b50:	f7fd fe84 	bl	800085c <__aeabi_ddiv>
 8002b54:	4602      	mov	r2, r0
 8002b56:	460b      	mov	r3, r1
 8002b58:	4610      	mov	r0, r2
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	f7fe f84c 	bl	8000bf8 <__aeabi_d2f>
 8002b60:	4603      	mov	r3, r0
 8002b62:	617b      	str	r3, [r7, #20]
    w[2] = (JI[2][0]*vx_set + JI[1][1]*vy_set + L*vw_set)/r;
 8002b64:	4b2c      	ldr	r3, [pc, #176]	@ (8002c18 <IKinematics+0x308>)
 8002b66:	ed93 7a04 	vldr	s14, [r3, #16]
 8002b6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b72:	4b29      	ldr	r3, [pc, #164]	@ (8002c18 <IKinematics+0x308>)
 8002b74:	edd3 6a03 	vldr	s13, [r3, #12]
 8002b78:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b84:	ee17 0a90 	vmov	r0, s15
 8002b88:	f7fd fce6 	bl	8000558 <__aeabi_f2d>
 8002b8c:	4604      	mov	r4, r0
 8002b8e:	460d      	mov	r5, r1
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f7fd fce1 	bl	8000558 <__aeabi_f2d>
 8002b96:	a31a      	add	r3, pc, #104	@ (adr r3, 8002c00 <IKinematics+0x2f0>)
 8002b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b9c:	f7fd fd34 	bl	8000608 <__aeabi_dmul>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	460b      	mov	r3, r1
 8002ba4:	4620      	mov	r0, r4
 8002ba6:	4629      	mov	r1, r5
 8002ba8:	f7fd fb78 	bl	800029c <__adddf3>
 8002bac:	4602      	mov	r2, r0
 8002bae:	460b      	mov	r3, r1
 8002bb0:	4610      	mov	r0, r2
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	a314      	add	r3, pc, #80	@ (adr r3, 8002c08 <IKinematics+0x2f8>)
 8002bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bba:	f7fd fe4f 	bl	800085c <__aeabi_ddiv>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	4610      	mov	r0, r2
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	f7fe f817 	bl	8000bf8 <__aeabi_d2f>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	61bb      	str	r3, [r7, #24]

    for (int i = 0; i < NMOTORS; i++) {
 8002bce:	2300      	movs	r3, #0
 8002bd0:	61fb      	str	r3, [r7, #28]
 8002bd2:	e00d      	b.n	8002bf0 <IKinematics+0x2e0>
    // Calculate desired angular velocity in rpm
    	vt[i] = w[i];//*30/PI;
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	3320      	adds	r3, #32
 8002bda:	443b      	add	r3, r7
 8002bdc:	3b10      	subs	r3, #16
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	490e      	ldr	r1, [pc, #56]	@ (8002c1c <IKinematics+0x30c>)
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	440b      	add	r3, r1
 8002be8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < NMOTORS; i++) {
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	3301      	adds	r3, #1
 8002bee:	61fb      	str	r3, [r7, #28]
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	ddee      	ble.n	8002bd4 <IKinematics+0x2c4>
    }
}
 8002bf6:	bf00      	nop
 8002bf8:	bf00      	nop
 8002bfa:	3720      	adds	r7, #32
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bdb0      	pop	{r4, r5, r7, pc}
 8002c00:	8f5c28f6 	.word	0x8f5c28f6
 8002c04:	3fc8f5c2 	.word	0x3fc8f5c2
 8002c08:	9999999a 	.word	0x9999999a
 8002c0c:	3fa99999 	.word	0x3fa99999
 8002c10:	2000048c 	.word	0x2000048c
 8002c14:	40080000 	.word	0x40080000
 8002c18:	200004a4 	.word	0x200004a4
 8002c1c:	2000056c 	.word	0x2000056c

08002c20 <kalmanFilter>:

float kalmanFilter(float dt, float u_n, float z_n, float state) {
 8002c20:	b480      	push	{r7}
 8002c22:	b089      	sub	sp, #36	@ 0x24
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	ed87 0a03 	vstr	s0, [r7, #12]
 8002c2a:	edc7 0a02 	vstr	s1, [r7, #8]
 8002c2e:	ed87 1a01 	vstr	s2, [r7, #4]
 8002c32:	edc7 1a00 	vstr	s3, [r7]
  float Q = 0.00002;
 8002c36:	4b23      	ldr	r3, [pc, #140]	@ (8002cc4 <kalmanFilter+0xa4>)
 8002c38:	61fb      	str	r3, [r7, #28]
  float R = 0.0019;
 8002c3a:	4b23      	ldr	r3, [pc, #140]	@ (8002cc8 <kalmanFilter+0xa8>)
 8002c3c:	61bb      	str	r3, [r7, #24]

  float state1 = state + u_n * dt;
 8002c3e:	ed97 7a02 	vldr	s14, [r7, #8]
 8002c42:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c4a:	ed97 7a00 	vldr	s14, [r7]
 8002c4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c52:	edc7 7a05 	vstr	s15, [r7, #20]
  P     = 3.3124e-04;
 8002c56:	4b1d      	ldr	r3, [pc, #116]	@ (8002ccc <kalmanFilter+0xac>)
 8002c58:	4a1d      	ldr	r2, [pc, #116]	@ (8002cd0 <kalmanFilter+0xb0>)
 8002c5a:	601a      	str	r2, [r3, #0]
  P     = P + Q;
 8002c5c:	4b1b      	ldr	r3, [pc, #108]	@ (8002ccc <kalmanFilter+0xac>)
 8002c5e:	ed93 7a00 	vldr	s14, [r3]
 8002c62:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c6a:	4b18      	ldr	r3, [pc, #96]	@ (8002ccc <kalmanFilter+0xac>)
 8002c6c:	edc3 7a00 	vstr	s15, [r3]

  K     = P / (P + R);
 8002c70:	4b16      	ldr	r3, [pc, #88]	@ (8002ccc <kalmanFilter+0xac>)
 8002c72:	edd3 6a00 	vldr	s13, [r3]
 8002c76:	4b15      	ldr	r3, [pc, #84]	@ (8002ccc <kalmanFilter+0xac>)
 8002c78:	ed93 7a00 	vldr	s14, [r3]
 8002c7c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c80:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c88:	4b12      	ldr	r3, [pc, #72]	@ (8002cd4 <kalmanFilter+0xb4>)
 8002c8a:	edc3 7a00 	vstr	s15, [r3]
  state1 = state1 + K * (z_n - state1);
 8002c8e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002c92:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c96:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c9a:	4b0e      	ldr	r3, [pc, #56]	@ (8002cd4 <kalmanFilter+0xb4>)
 8002c9c:	edd3 7a00 	vldr	s15, [r3]
 8002ca0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ca4:	ed97 7a05 	vldr	s14, [r7, #20]
 8002ca8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cac:	edc7 7a05 	vstr	s15, [r7, #20]
  //(1 - K) * P;

  return state1;
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	ee07 3a90 	vmov	s15, r3
}
 8002cb6:	eeb0 0a67 	vmov.f32	s0, s15
 8002cba:	3724      	adds	r7, #36	@ 0x24
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr
 8002cc4:	37a7c5ac 	.word	0x37a7c5ac
 8002cc8:	3af9096c 	.word	0x3af9096c
 8002ccc:	20000028 	.word	0x20000028
 8002cd0:	39adaa48 	.word	0x39adaa48
 8002cd4:	200005c0 	.word	0x200005c0

08002cd8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002cd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cdc:	b0ce      	sub	sp, #312	@ 0x138
 8002cde:	af16      	add	r7, sp, #88	@ 0x58
 8002ce0:	63f8      	str	r0, [r7, #60]	@ 0x3c


	if (huart->Instance == USART6) {
 8002ce2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a64      	ldr	r2, [pc, #400]	@ (8002e78 <HAL_UART_RxCpltCallback+0x1a0>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	f040 80c0 	bne.w	8002e6e <HAL_UART_RxCpltCallback+0x196>
	        if (rx_index < RX_BUFFER_SIZE - 1) {
	            rx_buffer[rx_index++] = rx_byte;
	        }
	    }*/

		if (rx_byte != '\n' && rx_index < RX_BUFFER_SIZE - 1) {
 8002cee:	4b63      	ldr	r3, [pc, #396]	@ (8002e7c <HAL_UART_RxCpltCallback+0x1a4>)
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	2b0a      	cmp	r3, #10
 8002cf4:	d00f      	beq.n	8002d16 <HAL_UART_RxCpltCallback+0x3e>
 8002cf6:	4b62      	ldr	r3, [pc, #392]	@ (8002e80 <HAL_UART_RxCpltCallback+0x1a8>)
 8002cf8:	881b      	ldrh	r3, [r3, #0]
 8002cfa:	2b3e      	cmp	r3, #62	@ 0x3e
 8002cfc:	d80b      	bhi.n	8002d16 <HAL_UART_RxCpltCallback+0x3e>
			rx_buffer[rx_index++] = rx_byte;
 8002cfe:	4b60      	ldr	r3, [pc, #384]	@ (8002e80 <HAL_UART_RxCpltCallback+0x1a8>)
 8002d00:	881b      	ldrh	r3, [r3, #0]
 8002d02:	1c5a      	adds	r2, r3, #1
 8002d04:	b291      	uxth	r1, r2
 8002d06:	4a5e      	ldr	r2, [pc, #376]	@ (8002e80 <HAL_UART_RxCpltCallback+0x1a8>)
 8002d08:	8011      	strh	r1, [r2, #0]
 8002d0a:	461a      	mov	r2, r3
 8002d0c:	4b5b      	ldr	r3, [pc, #364]	@ (8002e7c <HAL_UART_RxCpltCallback+0x1a4>)
 8002d0e:	7819      	ldrb	r1, [r3, #0]
 8002d10:	4b5c      	ldr	r3, [pc, #368]	@ (8002e84 <HAL_UART_RxCpltCallback+0x1ac>)
 8002d12:	5499      	strb	r1, [r3, r2]
 8002d14:	e0a6      	b.n	8002e64 <HAL_UART_RxCpltCallback+0x18c>
		} else {
			rx_buffer[rx_index] = '\0'; // Terminar string
 8002d16:	4b5a      	ldr	r3, [pc, #360]	@ (8002e80 <HAL_UART_RxCpltCallback+0x1a8>)
 8002d18:	881b      	ldrh	r3, [r3, #0]
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	4b59      	ldr	r3, [pc, #356]	@ (8002e84 <HAL_UART_RxCpltCallback+0x1ac>)
 8002d1e:	2100      	movs	r1, #0
 8002d20:	5499      	strb	r1, [r3, r2]
			rx_index = 0;
 8002d22:	4b57      	ldr	r3, [pc, #348]	@ (8002e80 <HAL_UART_RxCpltCallback+0x1a8>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	801a      	strh	r2, [r3, #0]

			// ---- Procesar mensaje completo ----

			sscanf(rx_buffer, "%f,%f", &xGoal, &yGoal);
 8002d28:	4b57      	ldr	r3, [pc, #348]	@ (8002e88 <HAL_UART_RxCpltCallback+0x1b0>)
 8002d2a:	4a58      	ldr	r2, [pc, #352]	@ (8002e8c <HAL_UART_RxCpltCallback+0x1b4>)
 8002d2c:	4958      	ldr	r1, [pc, #352]	@ (8002e90 <HAL_UART_RxCpltCallback+0x1b8>)
 8002d2e:	4855      	ldr	r0, [pc, #340]	@ (8002e84 <HAL_UART_RxCpltCallback+0x1ac>)
 8002d30:	f005 fb4e 	bl	80083d0 <siscanf>
			//sscanf(rx_buffer, "%f,%f,%f", &vt[0], &vt[1], &vt[2]);
			// ---- Armar mensaje de respuesta ----
			char tx_buffer[150];
			int len = snprintf(tx_buffer, sizeof(tx_buffer),
 8002d34:	4b57      	ldr	r3, [pc, #348]	@ (8002e94 <HAL_UART_RxCpltCallback+0x1bc>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7fd fc0d 	bl	8000558 <__aeabi_f2d>
 8002d3e:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
 8002d42:	4b55      	ldr	r3, [pc, #340]	@ (8002e98 <HAL_UART_RxCpltCallback+0x1c0>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7fd fc06 	bl	8000558 <__aeabi_f2d>
 8002d4c:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
							   //"%.2f, %.2f, %.2f, %.2f, %.2f, %.2f\r\n",
							   "[x:%.2f, y:%.2f]|[%.2f, %.2f, %.2f],[%.2f, %.2f, %.2f],[%.2f, %.2f, %.2f]\r\n",
							   //vt[0], vt[1], vt[2], x, y, phi_c);
							   x, y, vt[0], w_rad[0], vt[0]-w_rad[0], vt[1], w_rad[1], vt[1]-w_rad[1], vt[2], w_rad[2], vt[2]-w_rad[2]);
 8002d50:	4b52      	ldr	r3, [pc, #328]	@ (8002e9c <HAL_UART_RxCpltCallback+0x1c4>)
 8002d52:	681b      	ldr	r3, [r3, #0]
			int len = snprintf(tx_buffer, sizeof(tx_buffer),
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7fd fbff 	bl	8000558 <__aeabi_f2d>
 8002d5a:	e9c7 0108 	strd	r0, r1, [r7, #32]
							   x, y, vt[0], w_rad[0], vt[0]-w_rad[0], vt[1], w_rad[1], vt[1]-w_rad[1], vt[2], w_rad[2], vt[2]-w_rad[2]);
 8002d5e:	4b50      	ldr	r3, [pc, #320]	@ (8002ea0 <HAL_UART_RxCpltCallback+0x1c8>)
 8002d60:	681b      	ldr	r3, [r3, #0]
			int len = snprintf(tx_buffer, sizeof(tx_buffer),
 8002d62:	4618      	mov	r0, r3
 8002d64:	f7fd fbf8 	bl	8000558 <__aeabi_f2d>
 8002d68:	e9c7 0106 	strd	r0, r1, [r7, #24]
							   x, y, vt[0], w_rad[0], vt[0]-w_rad[0], vt[1], w_rad[1], vt[1]-w_rad[1], vt[2], w_rad[2], vt[2]-w_rad[2]);
 8002d6c:	4b4b      	ldr	r3, [pc, #300]	@ (8002e9c <HAL_UART_RxCpltCallback+0x1c4>)
 8002d6e:	ed93 7a00 	vldr	s14, [r3]
 8002d72:	4b4b      	ldr	r3, [pc, #300]	@ (8002ea0 <HAL_UART_RxCpltCallback+0x1c8>)
 8002d74:	edd3 7a00 	vldr	s15, [r3]
 8002d78:	ee77 7a67 	vsub.f32	s15, s14, s15
			int len = snprintf(tx_buffer, sizeof(tx_buffer),
 8002d7c:	ee17 0a90 	vmov	r0, s15
 8002d80:	f7fd fbea 	bl	8000558 <__aeabi_f2d>
 8002d84:	e9c7 0104 	strd	r0, r1, [r7, #16]
							   x, y, vt[0], w_rad[0], vt[0]-w_rad[0], vt[1], w_rad[1], vt[1]-w_rad[1], vt[2], w_rad[2], vt[2]-w_rad[2]);
 8002d88:	4b44      	ldr	r3, [pc, #272]	@ (8002e9c <HAL_UART_RxCpltCallback+0x1c4>)
 8002d8a:	685b      	ldr	r3, [r3, #4]
			int len = snprintf(tx_buffer, sizeof(tx_buffer),
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7fd fbe3 	bl	8000558 <__aeabi_f2d>
 8002d92:	e9c7 0102 	strd	r0, r1, [r7, #8]
							   x, y, vt[0], w_rad[0], vt[0]-w_rad[0], vt[1], w_rad[1], vt[1]-w_rad[1], vt[2], w_rad[2], vt[2]-w_rad[2]);
 8002d96:	4b42      	ldr	r3, [pc, #264]	@ (8002ea0 <HAL_UART_RxCpltCallback+0x1c8>)
 8002d98:	685b      	ldr	r3, [r3, #4]
			int len = snprintf(tx_buffer, sizeof(tx_buffer),
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7fd fbdc 	bl	8000558 <__aeabi_f2d>
 8002da0:	e9c7 0100 	strd	r0, r1, [r7]
							   x, y, vt[0], w_rad[0], vt[0]-w_rad[0], vt[1], w_rad[1], vt[1]-w_rad[1], vt[2], w_rad[2], vt[2]-w_rad[2]);
 8002da4:	4b3d      	ldr	r3, [pc, #244]	@ (8002e9c <HAL_UART_RxCpltCallback+0x1c4>)
 8002da6:	ed93 7a01 	vldr	s14, [r3, #4]
 8002daa:	4b3d      	ldr	r3, [pc, #244]	@ (8002ea0 <HAL_UART_RxCpltCallback+0x1c8>)
 8002dac:	edd3 7a01 	vldr	s15, [r3, #4]
 8002db0:	ee77 7a67 	vsub.f32	s15, s14, s15
			int len = snprintf(tx_buffer, sizeof(tx_buffer),
 8002db4:	ee17 0a90 	vmov	r0, s15
 8002db8:	f7fd fbce 	bl	8000558 <__aeabi_f2d>
 8002dbc:	4682      	mov	sl, r0
 8002dbe:	468b      	mov	fp, r1
							   x, y, vt[0], w_rad[0], vt[0]-w_rad[0], vt[1], w_rad[1], vt[1]-w_rad[1], vt[2], w_rad[2], vt[2]-w_rad[2]);
 8002dc0:	4b36      	ldr	r3, [pc, #216]	@ (8002e9c <HAL_UART_RxCpltCallback+0x1c4>)
 8002dc2:	689b      	ldr	r3, [r3, #8]
			int len = snprintf(tx_buffer, sizeof(tx_buffer),
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f7fd fbc7 	bl	8000558 <__aeabi_f2d>
 8002dca:	4680      	mov	r8, r0
 8002dcc:	4689      	mov	r9, r1
							   x, y, vt[0], w_rad[0], vt[0]-w_rad[0], vt[1], w_rad[1], vt[1]-w_rad[1], vt[2], w_rad[2], vt[2]-w_rad[2]);
 8002dce:	4b34      	ldr	r3, [pc, #208]	@ (8002ea0 <HAL_UART_RxCpltCallback+0x1c8>)
 8002dd0:	689b      	ldr	r3, [r3, #8]
			int len = snprintf(tx_buffer, sizeof(tx_buffer),
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7fd fbc0 	bl	8000558 <__aeabi_f2d>
 8002dd8:	4604      	mov	r4, r0
 8002dda:	460d      	mov	r5, r1
							   x, y, vt[0], w_rad[0], vt[0]-w_rad[0], vt[1], w_rad[1], vt[1]-w_rad[1], vt[2], w_rad[2], vt[2]-w_rad[2]);
 8002ddc:	4b2f      	ldr	r3, [pc, #188]	@ (8002e9c <HAL_UART_RxCpltCallback+0x1c4>)
 8002dde:	ed93 7a02 	vldr	s14, [r3, #8]
 8002de2:	4b2f      	ldr	r3, [pc, #188]	@ (8002ea0 <HAL_UART_RxCpltCallback+0x1c8>)
 8002de4:	edd3 7a02 	vldr	s15, [r3, #8]
 8002de8:	ee77 7a67 	vsub.f32	s15, s14, s15
			int len = snprintf(tx_buffer, sizeof(tx_buffer),
 8002dec:	ee17 0a90 	vmov	r0, s15
 8002df0:	f7fd fbb2 	bl	8000558 <__aeabi_f2d>
 8002df4:	4602      	mov	r2, r0
 8002df6:	460b      	mov	r3, r1
 8002df8:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 8002dfc:	e9cd 2314 	strd	r2, r3, [sp, #80]	@ 0x50
 8002e00:	e9cd 4512 	strd	r4, r5, [sp, #72]	@ 0x48
 8002e04:	e9cd 8910 	strd	r8, r9, [sp, #64]	@ 0x40
 8002e08:	e9cd ab0e 	strd	sl, fp, [sp, #56]	@ 0x38
 8002e0c:	ed97 7b00 	vldr	d7, [r7]
 8002e10:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8002e14:	ed97 7b02 	vldr	d7, [r7, #8]
 8002e18:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8002e1c:	ed97 7b04 	vldr	d7, [r7, #16]
 8002e20:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002e24:	ed97 7b06 	vldr	d7, [r7, #24]
 8002e28:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002e2c:	ed97 7b08 	vldr	d7, [r7, #32]
 8002e30:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002e34:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8002e38:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002e3c:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8002e40:	ed8d 7b00 	vstr	d7, [sp]
 8002e44:	4a17      	ldr	r2, [pc, #92]	@ (8002ea4 <HAL_UART_RxCpltCallback+0x1cc>)
 8002e46:	2196      	movs	r1, #150	@ 0x96
 8002e48:	f005 fa6e 	bl	8008328 <sniprintf>
 8002e4c:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
			// ---- Enviar por UART (bloqueante) ----
			HAL_UART_Transmit(&huart6, (uint8_t*)tx_buffer, len, HAL_MAX_DELAY);
 8002e50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002e54:	b29a      	uxth	r2, r3
 8002e56:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8002e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e5e:	4812      	ldr	r0, [pc, #72]	@ (8002ea8 <HAL_UART_RxCpltCallback+0x1d0>)
 8002e60:	f003 fb18 	bl	8006494 <HAL_UART_Transmit>
			// printf("V1=%.3f, V2=%.3f, V3=%.3f\n", valor1, valor2, valor3);
		}


	    // Reactivar recepcin
	    HAL_UART_Receive_IT(&huart6, &rx_byte, 1);
 8002e64:	2201      	movs	r2, #1
 8002e66:	4905      	ldr	r1, [pc, #20]	@ (8002e7c <HAL_UART_RxCpltCallback+0x1a4>)
 8002e68:	480f      	ldr	r0, [pc, #60]	@ (8002ea8 <HAL_UART_RxCpltCallback+0x1d0>)
 8002e6a:	f003 fb9e 	bl	80065aa <HAL_UART_Receive_IT>
	}

}
 8002e6e:	bf00      	nop
 8002e70:	37e0      	adds	r7, #224	@ 0xe0
 8002e72:	46bd      	mov	sp, r7
 8002e74:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e78:	40011400 	.word	0x40011400
 8002e7c:	20000578 	.word	0x20000578
 8002e80:	200005bc 	.word	0x200005bc
 8002e84:	2000057c 	.word	0x2000057c
 8002e88:	20000550 	.word	0x20000550
 8002e8c:	2000054c 	.word	0x2000054c
 8002e90:	0800d580 	.word	0x0800d580
 8002e94:	20000478 	.word	0x20000478
 8002e98:	2000047c 	.word	0x2000047c
 8002e9c:	2000056c 	.word	0x2000056c
 8002ea0:	20000540 	.word	0x20000540
 8002ea4:	0800d588 	.word	0x0800d588
 8002ea8:	2000042c 	.word	0x2000042c

08002eac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002eac:	b480      	push	{r7}
 8002eae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002eb0:	b672      	cpsid	i
}
 8002eb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002eb4:	bf00      	nop
 8002eb6:	e7fd      	b.n	8002eb4 <Error_Handler+0x8>

08002eb8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	607b      	str	r3, [r7, #4]
 8002ec2:	4b10      	ldr	r3, [pc, #64]	@ (8002f04 <HAL_MspInit+0x4c>)
 8002ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ec6:	4a0f      	ldr	r2, [pc, #60]	@ (8002f04 <HAL_MspInit+0x4c>)
 8002ec8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ecc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ece:	4b0d      	ldr	r3, [pc, #52]	@ (8002f04 <HAL_MspInit+0x4c>)
 8002ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ed6:	607b      	str	r3, [r7, #4]
 8002ed8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002eda:	2300      	movs	r3, #0
 8002edc:	603b      	str	r3, [r7, #0]
 8002ede:	4b09      	ldr	r3, [pc, #36]	@ (8002f04 <HAL_MspInit+0x4c>)
 8002ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee2:	4a08      	ldr	r2, [pc, #32]	@ (8002f04 <HAL_MspInit+0x4c>)
 8002ee4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ee8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eea:	4b06      	ldr	r3, [pc, #24]	@ (8002f04 <HAL_MspInit+0x4c>)
 8002eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ef2:	603b      	str	r3, [r7, #0]
 8002ef4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002ef6:	2007      	movs	r0, #7
 8002ef8:	f001 f8f6 	bl	80040e8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002efc:	bf00      	nop
 8002efe:	3708      	adds	r7, #8
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	40023800 	.word	0x40023800

08002f08 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b08a      	sub	sp, #40	@ 0x28
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f10:	f107 0314 	add.w	r3, r7, #20
 8002f14:	2200      	movs	r2, #0
 8002f16:	601a      	str	r2, [r3, #0]
 8002f18:	605a      	str	r2, [r3, #4]
 8002f1a:	609a      	str	r2, [r3, #8]
 8002f1c:	60da      	str	r2, [r3, #12]
 8002f1e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a2f      	ldr	r2, [pc, #188]	@ (8002fe4 <HAL_ADC_MspInit+0xdc>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d158      	bne.n	8002fdc <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	613b      	str	r3, [r7, #16]
 8002f2e:	4b2e      	ldr	r3, [pc, #184]	@ (8002fe8 <HAL_ADC_MspInit+0xe0>)
 8002f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f32:	4a2d      	ldr	r2, [pc, #180]	@ (8002fe8 <HAL_ADC_MspInit+0xe0>)
 8002f34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f38:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f3a:	4b2b      	ldr	r3, [pc, #172]	@ (8002fe8 <HAL_ADC_MspInit+0xe0>)
 8002f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f42:	613b      	str	r3, [r7, #16]
 8002f44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f46:	2300      	movs	r3, #0
 8002f48:	60fb      	str	r3, [r7, #12]
 8002f4a:	4b27      	ldr	r3, [pc, #156]	@ (8002fe8 <HAL_ADC_MspInit+0xe0>)
 8002f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f4e:	4a26      	ldr	r2, [pc, #152]	@ (8002fe8 <HAL_ADC_MspInit+0xe0>)
 8002f50:	f043 0304 	orr.w	r3, r3, #4
 8002f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f56:	4b24      	ldr	r3, [pc, #144]	@ (8002fe8 <HAL_ADC_MspInit+0xe0>)
 8002f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f5a:	f003 0304 	and.w	r3, r3, #4
 8002f5e:	60fb      	str	r3, [r7, #12]
 8002f60:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3;
 8002f62:	230b      	movs	r3, #11
 8002f64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f66:	2303      	movs	r3, #3
 8002f68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f6e:	f107 0314 	add.w	r3, r7, #20
 8002f72:	4619      	mov	r1, r3
 8002f74:	481d      	ldr	r0, [pc, #116]	@ (8002fec <HAL_ADC_MspInit+0xe4>)
 8002f76:	f001 fc75 	bl	8004864 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002f7a:	4b1d      	ldr	r3, [pc, #116]	@ (8002ff0 <HAL_ADC_MspInit+0xe8>)
 8002f7c:	4a1d      	ldr	r2, [pc, #116]	@ (8002ff4 <HAL_ADC_MspInit+0xec>)
 8002f7e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002f80:	4b1b      	ldr	r3, [pc, #108]	@ (8002ff0 <HAL_ADC_MspInit+0xe8>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f86:	4b1a      	ldr	r3, [pc, #104]	@ (8002ff0 <HAL_ADC_MspInit+0xe8>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f8c:	4b18      	ldr	r3, [pc, #96]	@ (8002ff0 <HAL_ADC_MspInit+0xe8>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002f92:	4b17      	ldr	r3, [pc, #92]	@ (8002ff0 <HAL_ADC_MspInit+0xe8>)
 8002f94:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f98:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002f9a:	4b15      	ldr	r3, [pc, #84]	@ (8002ff0 <HAL_ADC_MspInit+0xe8>)
 8002f9c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002fa0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002fa2:	4b13      	ldr	r3, [pc, #76]	@ (8002ff0 <HAL_ADC_MspInit+0xe8>)
 8002fa4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002fa8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002faa:	4b11      	ldr	r3, [pc, #68]	@ (8002ff0 <HAL_ADC_MspInit+0xe8>)
 8002fac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002fb0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8002fb2:	4b0f      	ldr	r3, [pc, #60]	@ (8002ff0 <HAL_ADC_MspInit+0xe8>)
 8002fb4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002fb8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002fba:	4b0d      	ldr	r3, [pc, #52]	@ (8002ff0 <HAL_ADC_MspInit+0xe8>)
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002fc0:	480b      	ldr	r0, [pc, #44]	@ (8002ff0 <HAL_ADC_MspInit+0xe8>)
 8002fc2:	f001 f8d3 	bl	800416c <HAL_DMA_Init>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d001      	beq.n	8002fd0 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8002fcc:	f7ff ff6e 	bl	8002eac <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	4a07      	ldr	r2, [pc, #28]	@ (8002ff0 <HAL_ADC_MspInit+0xe8>)
 8002fd4:	639a      	str	r2, [r3, #56]	@ 0x38
 8002fd6:	4a06      	ldr	r2, [pc, #24]	@ (8002ff0 <HAL_ADC_MspInit+0xe8>)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002fdc:	bf00      	nop
 8002fde:	3728      	adds	r7, #40	@ 0x28
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	40012000 	.word	0x40012000
 8002fe8:	40023800 	.word	0x40023800
 8002fec:	40020800 	.word	0x40020800
 8002ff0:	20000264 	.word	0x20000264
 8002ff4:	40026410 	.word	0x40026410

08002ff8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a1a      	ldr	r2, [pc, #104]	@ (8003070 <HAL_TIM_PWM_MspInit+0x78>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d12d      	bne.n	8003066 <HAL_TIM_PWM_MspInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800300a:	2300      	movs	r3, #0
 800300c:	60fb      	str	r3, [r7, #12]
 800300e:	4b19      	ldr	r3, [pc, #100]	@ (8003074 <HAL_TIM_PWM_MspInit+0x7c>)
 8003010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003012:	4a18      	ldr	r2, [pc, #96]	@ (8003074 <HAL_TIM_PWM_MspInit+0x7c>)
 8003014:	f043 0301 	orr.w	r3, r3, #1
 8003018:	6453      	str	r3, [r2, #68]	@ 0x44
 800301a:	4b16      	ldr	r3, [pc, #88]	@ (8003074 <HAL_TIM_PWM_MspInit+0x7c>)
 800301c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	60fb      	str	r3, [r7, #12]
 8003024:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8003026:	2200      	movs	r2, #0
 8003028:	2100      	movs	r1, #0
 800302a:	2018      	movs	r0, #24
 800302c:	f001 f867 	bl	80040fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003030:	2018      	movs	r0, #24
 8003032:	f001 f880 	bl	8004136 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003036:	2200      	movs	r2, #0
 8003038:	2100      	movs	r1, #0
 800303a:	2019      	movs	r0, #25
 800303c:	f001 f85f 	bl	80040fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003040:	2019      	movs	r0, #25
 8003042:	f001 f878 	bl	8004136 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8003046:	2200      	movs	r2, #0
 8003048:	2100      	movs	r1, #0
 800304a:	201a      	movs	r0, #26
 800304c:	f001 f857 	bl	80040fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003050:	201a      	movs	r0, #26
 8003052:	f001 f870 	bl	8004136 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003056:	2200      	movs	r2, #0
 8003058:	2100      	movs	r1, #0
 800305a:	201b      	movs	r0, #27
 800305c:	f001 f84f 	bl	80040fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003060:	201b      	movs	r0, #27
 8003062:	f001 f868 	bl	8004136 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8003066:	bf00      	nop
 8003068:	3710      	adds	r7, #16
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	40010000 	.word	0x40010000
 8003074:	40023800 	.word	0x40023800

08003078 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b08e      	sub	sp, #56	@ 0x38
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003080:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003084:	2200      	movs	r2, #0
 8003086:	601a      	str	r2, [r3, #0]
 8003088:	605a      	str	r2, [r3, #4]
 800308a:	609a      	str	r2, [r3, #8]
 800308c:	60da      	str	r2, [r3, #12]
 800308e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a57      	ldr	r2, [pc, #348]	@ (80031f4 <HAL_TIM_Encoder_MspInit+0x17c>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d134      	bne.n	8003104 <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800309a:	2300      	movs	r3, #0
 800309c:	623b      	str	r3, [r7, #32]
 800309e:	4b56      	ldr	r3, [pc, #344]	@ (80031f8 <HAL_TIM_Encoder_MspInit+0x180>)
 80030a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a2:	4a55      	ldr	r2, [pc, #340]	@ (80031f8 <HAL_TIM_Encoder_MspInit+0x180>)
 80030a4:	f043 0302 	orr.w	r3, r3, #2
 80030a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80030aa:	4b53      	ldr	r3, [pc, #332]	@ (80031f8 <HAL_TIM_Encoder_MspInit+0x180>)
 80030ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ae:	f003 0302 	and.w	r3, r3, #2
 80030b2:	623b      	str	r3, [r7, #32]
 80030b4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030b6:	2300      	movs	r3, #0
 80030b8:	61fb      	str	r3, [r7, #28]
 80030ba:	4b4f      	ldr	r3, [pc, #316]	@ (80031f8 <HAL_TIM_Encoder_MspInit+0x180>)
 80030bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030be:	4a4e      	ldr	r2, [pc, #312]	@ (80031f8 <HAL_TIM_Encoder_MspInit+0x180>)
 80030c0:	f043 0301 	orr.w	r3, r3, #1
 80030c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80030c6:	4b4c      	ldr	r3, [pc, #304]	@ (80031f8 <HAL_TIM_Encoder_MspInit+0x180>)
 80030c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ca:	f003 0301 	and.w	r3, r3, #1
 80030ce:	61fb      	str	r3, [r7, #28]
 80030d0:	69fb      	ldr	r3, [r7, #28]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = A1_Pin|B1A7_Pin;
 80030d2:	23c0      	movs	r3, #192	@ 0xc0
 80030d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030d6:	2302      	movs	r3, #2
 80030d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030da:	2300      	movs	r3, #0
 80030dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030de:	2300      	movs	r3, #0
 80030e0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80030e2:	2302      	movs	r3, #2
 80030e4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030ea:	4619      	mov	r1, r3
 80030ec:	4843      	ldr	r0, [pc, #268]	@ (80031fc <HAL_TIM_Encoder_MspInit+0x184>)
 80030ee:	f001 fbb9 	bl	8004864 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80030f2:	2200      	movs	r2, #0
 80030f4:	2100      	movs	r1, #0
 80030f6:	201d      	movs	r0, #29
 80030f8:	f001 f801 	bl	80040fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80030fc:	201d      	movs	r0, #29
 80030fe:	f001 f81a 	bl	8004136 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003102:	e072      	b.n	80031ea <HAL_TIM_Encoder_MspInit+0x172>
  else if(htim_encoder->Instance==TIM4)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a3d      	ldr	r2, [pc, #244]	@ (8003200 <HAL_TIM_Encoder_MspInit+0x188>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d134      	bne.n	8003178 <HAL_TIM_Encoder_MspInit+0x100>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800310e:	2300      	movs	r3, #0
 8003110:	61bb      	str	r3, [r7, #24]
 8003112:	4b39      	ldr	r3, [pc, #228]	@ (80031f8 <HAL_TIM_Encoder_MspInit+0x180>)
 8003114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003116:	4a38      	ldr	r2, [pc, #224]	@ (80031f8 <HAL_TIM_Encoder_MspInit+0x180>)
 8003118:	f043 0304 	orr.w	r3, r3, #4
 800311c:	6413      	str	r3, [r2, #64]	@ 0x40
 800311e:	4b36      	ldr	r3, [pc, #216]	@ (80031f8 <HAL_TIM_Encoder_MspInit+0x180>)
 8003120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003122:	f003 0304 	and.w	r3, r3, #4
 8003126:	61bb      	str	r3, [r7, #24]
 8003128:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800312a:	2300      	movs	r3, #0
 800312c:	617b      	str	r3, [r7, #20]
 800312e:	4b32      	ldr	r3, [pc, #200]	@ (80031f8 <HAL_TIM_Encoder_MspInit+0x180>)
 8003130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003132:	4a31      	ldr	r2, [pc, #196]	@ (80031f8 <HAL_TIM_Encoder_MspInit+0x180>)
 8003134:	f043 0302 	orr.w	r3, r3, #2
 8003138:	6313      	str	r3, [r2, #48]	@ 0x30
 800313a:	4b2f      	ldr	r3, [pc, #188]	@ (80031f8 <HAL_TIM_Encoder_MspInit+0x180>)
 800313c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800313e:	f003 0302 	and.w	r3, r3, #2
 8003142:	617b      	str	r3, [r7, #20]
 8003144:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = A3_Pin|B3_Pin;
 8003146:	23c0      	movs	r3, #192	@ 0xc0
 8003148:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800314a:	2302      	movs	r3, #2
 800314c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314e:	2300      	movs	r3, #0
 8003150:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003152:	2300      	movs	r3, #0
 8003154:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003156:	2302      	movs	r3, #2
 8003158:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800315a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800315e:	4619      	mov	r1, r3
 8003160:	4828      	ldr	r0, [pc, #160]	@ (8003204 <HAL_TIM_Encoder_MspInit+0x18c>)
 8003162:	f001 fb7f 	bl	8004864 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003166:	2200      	movs	r2, #0
 8003168:	2100      	movs	r1, #0
 800316a:	201e      	movs	r0, #30
 800316c:	f000 ffc7 	bl	80040fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003170:	201e      	movs	r0, #30
 8003172:	f000 ffe0 	bl	8004136 <HAL_NVIC_EnableIRQ>
}
 8003176:	e038      	b.n	80031ea <HAL_TIM_Encoder_MspInit+0x172>
  else if(htim_encoder->Instance==TIM5)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a22      	ldr	r2, [pc, #136]	@ (8003208 <HAL_TIM_Encoder_MspInit+0x190>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d133      	bne.n	80031ea <HAL_TIM_Encoder_MspInit+0x172>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003182:	2300      	movs	r3, #0
 8003184:	613b      	str	r3, [r7, #16]
 8003186:	4b1c      	ldr	r3, [pc, #112]	@ (80031f8 <HAL_TIM_Encoder_MspInit+0x180>)
 8003188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318a:	4a1b      	ldr	r2, [pc, #108]	@ (80031f8 <HAL_TIM_Encoder_MspInit+0x180>)
 800318c:	f043 0308 	orr.w	r3, r3, #8
 8003190:	6413      	str	r3, [r2, #64]	@ 0x40
 8003192:	4b19      	ldr	r3, [pc, #100]	@ (80031f8 <HAL_TIM_Encoder_MspInit+0x180>)
 8003194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003196:	f003 0308 	and.w	r3, r3, #8
 800319a:	613b      	str	r3, [r7, #16]
 800319c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800319e:	2300      	movs	r3, #0
 80031a0:	60fb      	str	r3, [r7, #12]
 80031a2:	4b15      	ldr	r3, [pc, #84]	@ (80031f8 <HAL_TIM_Encoder_MspInit+0x180>)
 80031a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031a6:	4a14      	ldr	r2, [pc, #80]	@ (80031f8 <HAL_TIM_Encoder_MspInit+0x180>)
 80031a8:	f043 0301 	orr.w	r3, r3, #1
 80031ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80031ae:	4b12      	ldr	r3, [pc, #72]	@ (80031f8 <HAL_TIM_Encoder_MspInit+0x180>)
 80031b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031b2:	f003 0301 	and.w	r3, r3, #1
 80031b6:	60fb      	str	r3, [r7, #12]
 80031b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = A2_Pin|B2_Pin;
 80031ba:	2303      	movs	r3, #3
 80031bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031be:	2302      	movs	r3, #2
 80031c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031c2:	2300      	movs	r3, #0
 80031c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031c6:	2300      	movs	r3, #0
 80031c8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80031ca:	2302      	movs	r3, #2
 80031cc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80031d2:	4619      	mov	r1, r3
 80031d4:	4809      	ldr	r0, [pc, #36]	@ (80031fc <HAL_TIM_Encoder_MspInit+0x184>)
 80031d6:	f001 fb45 	bl	8004864 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80031da:	2200      	movs	r2, #0
 80031dc:	2100      	movs	r1, #0
 80031de:	2032      	movs	r0, #50	@ 0x32
 80031e0:	f000 ff8d 	bl	80040fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80031e4:	2032      	movs	r0, #50	@ 0x32
 80031e6:	f000 ffa6 	bl	8004136 <HAL_NVIC_EnableIRQ>
}
 80031ea:	bf00      	nop
 80031ec:	3738      	adds	r7, #56	@ 0x38
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	40000400 	.word	0x40000400
 80031f8:	40023800 	.word	0x40023800
 80031fc:	40020000 	.word	0x40020000
 8003200:	40000800 	.word	0x40000800
 8003204:	40020400 	.word	0x40020400
 8003208:	40000c00 	.word	0x40000c00

0800320c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b088      	sub	sp, #32
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003214:	f107 030c 	add.w	r3, r7, #12
 8003218:	2200      	movs	r2, #0
 800321a:	601a      	str	r2, [r3, #0]
 800321c:	605a      	str	r2, [r3, #4]
 800321e:	609a      	str	r2, [r3, #8]
 8003220:	60da      	str	r2, [r3, #12]
 8003222:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a12      	ldr	r2, [pc, #72]	@ (8003274 <HAL_TIM_MspPostInit+0x68>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d11e      	bne.n	800326c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800322e:	2300      	movs	r3, #0
 8003230:	60bb      	str	r3, [r7, #8]
 8003232:	4b11      	ldr	r3, [pc, #68]	@ (8003278 <HAL_TIM_MspPostInit+0x6c>)
 8003234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003236:	4a10      	ldr	r2, [pc, #64]	@ (8003278 <HAL_TIM_MspPostInit+0x6c>)
 8003238:	f043 0301 	orr.w	r3, r3, #1
 800323c:	6313      	str	r3, [r2, #48]	@ 0x30
 800323e:	4b0e      	ldr	r3, [pc, #56]	@ (8003278 <HAL_TIM_MspPostInit+0x6c>)
 8003240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	60bb      	str	r3, [r7, #8]
 8003248:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800324a:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800324e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003250:	2302      	movs	r3, #2
 8003252:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003254:	2300      	movs	r3, #0
 8003256:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003258:	2300      	movs	r3, #0
 800325a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800325c:	2301      	movs	r3, #1
 800325e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003260:	f107 030c 	add.w	r3, r7, #12
 8003264:	4619      	mov	r1, r3
 8003266:	4805      	ldr	r0, [pc, #20]	@ (800327c <HAL_TIM_MspPostInit+0x70>)
 8003268:	f001 fafc 	bl	8004864 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800326c:	bf00      	nop
 800326e:	3720      	adds	r7, #32
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}
 8003274:	40010000 	.word	0x40010000
 8003278:	40023800 	.word	0x40023800
 800327c:	40020000 	.word	0x40020000

08003280 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b08c      	sub	sp, #48	@ 0x30
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003288:	f107 031c 	add.w	r3, r7, #28
 800328c:	2200      	movs	r2, #0
 800328e:	601a      	str	r2, [r3, #0]
 8003290:	605a      	str	r2, [r3, #4]
 8003292:	609a      	str	r2, [r3, #8]
 8003294:	60da      	str	r2, [r3, #12]
 8003296:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a36      	ldr	r2, [pc, #216]	@ (8003378 <HAL_UART_MspInit+0xf8>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d12c      	bne.n	80032fc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80032a2:	2300      	movs	r3, #0
 80032a4:	61bb      	str	r3, [r7, #24]
 80032a6:	4b35      	ldr	r3, [pc, #212]	@ (800337c <HAL_UART_MspInit+0xfc>)
 80032a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032aa:	4a34      	ldr	r2, [pc, #208]	@ (800337c <HAL_UART_MspInit+0xfc>)
 80032ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80032b2:	4b32      	ldr	r3, [pc, #200]	@ (800337c <HAL_UART_MspInit+0xfc>)
 80032b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032ba:	61bb      	str	r3, [r7, #24]
 80032bc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032be:	2300      	movs	r3, #0
 80032c0:	617b      	str	r3, [r7, #20]
 80032c2:	4b2e      	ldr	r3, [pc, #184]	@ (800337c <HAL_UART_MspInit+0xfc>)
 80032c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c6:	4a2d      	ldr	r2, [pc, #180]	@ (800337c <HAL_UART_MspInit+0xfc>)
 80032c8:	f043 0301 	orr.w	r3, r3, #1
 80032cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80032ce:	4b2b      	ldr	r3, [pc, #172]	@ (800337c <HAL_UART_MspInit+0xfc>)
 80032d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032d2:	f003 0301 	and.w	r3, r3, #1
 80032d6:	617b      	str	r3, [r7, #20]
 80032d8:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80032da:	230c      	movs	r3, #12
 80032dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032de:	2302      	movs	r3, #2
 80032e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032e2:	2300      	movs	r3, #0
 80032e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032e6:	2303      	movs	r3, #3
 80032e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80032ea:	2307      	movs	r3, #7
 80032ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032ee:	f107 031c 	add.w	r3, r7, #28
 80032f2:	4619      	mov	r1, r3
 80032f4:	4822      	ldr	r0, [pc, #136]	@ (8003380 <HAL_UART_MspInit+0x100>)
 80032f6:	f001 fab5 	bl	8004864 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80032fa:	e039      	b.n	8003370 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART6)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a20      	ldr	r2, [pc, #128]	@ (8003384 <HAL_UART_MspInit+0x104>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d134      	bne.n	8003370 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003306:	2300      	movs	r3, #0
 8003308:	613b      	str	r3, [r7, #16]
 800330a:	4b1c      	ldr	r3, [pc, #112]	@ (800337c <HAL_UART_MspInit+0xfc>)
 800330c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800330e:	4a1b      	ldr	r2, [pc, #108]	@ (800337c <HAL_UART_MspInit+0xfc>)
 8003310:	f043 0320 	orr.w	r3, r3, #32
 8003314:	6453      	str	r3, [r2, #68]	@ 0x44
 8003316:	4b19      	ldr	r3, [pc, #100]	@ (800337c <HAL_UART_MspInit+0xfc>)
 8003318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800331a:	f003 0320 	and.w	r3, r3, #32
 800331e:	613b      	str	r3, [r7, #16]
 8003320:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003322:	2300      	movs	r3, #0
 8003324:	60fb      	str	r3, [r7, #12]
 8003326:	4b15      	ldr	r3, [pc, #84]	@ (800337c <HAL_UART_MspInit+0xfc>)
 8003328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332a:	4a14      	ldr	r2, [pc, #80]	@ (800337c <HAL_UART_MspInit+0xfc>)
 800332c:	f043 0301 	orr.w	r3, r3, #1
 8003330:	6313      	str	r3, [r2, #48]	@ 0x30
 8003332:	4b12      	ldr	r3, [pc, #72]	@ (800337c <HAL_UART_MspInit+0xfc>)
 8003334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003336:	f003 0301 	and.w	r3, r3, #1
 800333a:	60fb      	str	r3, [r7, #12]
 800333c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800333e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003342:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003344:	2302      	movs	r3, #2
 8003346:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003348:	2300      	movs	r3, #0
 800334a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800334c:	2303      	movs	r3, #3
 800334e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003350:	2308      	movs	r3, #8
 8003352:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003354:	f107 031c 	add.w	r3, r7, #28
 8003358:	4619      	mov	r1, r3
 800335a:	4809      	ldr	r0, [pc, #36]	@ (8003380 <HAL_UART_MspInit+0x100>)
 800335c:	f001 fa82 	bl	8004864 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8003360:	2200      	movs	r2, #0
 8003362:	2100      	movs	r1, #0
 8003364:	2047      	movs	r0, #71	@ 0x47
 8003366:	f000 feca 	bl	80040fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800336a:	2047      	movs	r0, #71	@ 0x47
 800336c:	f000 fee3 	bl	8004136 <HAL_NVIC_EnableIRQ>
}
 8003370:	bf00      	nop
 8003372:	3730      	adds	r7, #48	@ 0x30
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40004400 	.word	0x40004400
 800337c:	40023800 	.word	0x40023800
 8003380:	40020000 	.word	0x40020000
 8003384:	40011400 	.word	0x40011400

08003388 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003388:	b480      	push	{r7}
 800338a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800338c:	bf00      	nop
 800338e:	e7fd      	b.n	800338c <NMI_Handler+0x4>

08003390 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003390:	b480      	push	{r7}
 8003392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003394:	bf00      	nop
 8003396:	e7fd      	b.n	8003394 <HardFault_Handler+0x4>

08003398 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003398:	b480      	push	{r7}
 800339a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800339c:	bf00      	nop
 800339e:	e7fd      	b.n	800339c <MemManage_Handler+0x4>

080033a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033a4:	bf00      	nop
 80033a6:	e7fd      	b.n	80033a4 <BusFault_Handler+0x4>

080033a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033ac:	bf00      	nop
 80033ae:	e7fd      	b.n	80033ac <UsageFault_Handler+0x4>

080033b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033b0:	b480      	push	{r7}
 80033b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033b4:	bf00      	nop
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr

080033be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033be:	b480      	push	{r7}
 80033c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033c2:	bf00      	nop
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr

080033cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033cc:	b480      	push	{r7}
 80033ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033d0:	bf00      	nop
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr

080033da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033da:	b580      	push	{r7, lr}
 80033dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033de:	f000 f9b1 	bl	8003744 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033e2:	bf00      	nop
 80033e4:	bd80      	pop	{r7, pc}
	...

080033e8 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80033ec:	4802      	ldr	r0, [pc, #8]	@ (80033f8 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80033ee:	f002 fb11 	bl	8005a14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80033f2:	bf00      	nop
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	200002c4 	.word	0x200002c4

080033fc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003400:	4802      	ldr	r0, [pc, #8]	@ (800340c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003402:	f002 fb07 	bl	8005a14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003406:	bf00      	nop
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	200002c4 	.word	0x200002c4

08003410 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003414:	4802      	ldr	r0, [pc, #8]	@ (8003420 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8003416:	f002 fafd 	bl	8005a14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800341a:	bf00      	nop
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	200002c4 	.word	0x200002c4

08003424 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003428:	4802      	ldr	r0, [pc, #8]	@ (8003434 <TIM1_CC_IRQHandler+0x10>)
 800342a:	f002 faf3 	bl	8005a14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800342e:	bf00      	nop
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	200002c4 	.word	0x200002c4

08003438 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800343c:	4802      	ldr	r0, [pc, #8]	@ (8003448 <TIM3_IRQHandler+0x10>)
 800343e:	f002 fae9 	bl	8005a14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003442:	bf00      	nop
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	2000030c 	.word	0x2000030c

0800344c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003450:	4802      	ldr	r0, [pc, #8]	@ (800345c <TIM4_IRQHandler+0x10>)
 8003452:	f002 fadf 	bl	8005a14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003456:	bf00      	nop
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	20000354 	.word	0x20000354

08003460 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003464:	4802      	ldr	r0, [pc, #8]	@ (8003470 <TIM5_IRQHandler+0x10>)
 8003466:	f002 fad5 	bl	8005a14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800346a:	bf00      	nop
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	2000039c 	.word	0x2000039c

08003474 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003478:	4802      	ldr	r0, [pc, #8]	@ (8003484 <DMA2_Stream0_IRQHandler+0x10>)
 800347a:	f000 ffb7 	bl	80043ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800347e:	bf00      	nop
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	20000264 	.word	0x20000264

08003488 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800348c:	4802      	ldr	r0, [pc, #8]	@ (8003498 <USART6_IRQHandler+0x10>)
 800348e:	f003 f8b1 	bl	80065f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8003492:	bf00      	nop
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	2000042c 	.word	0x2000042c

0800349c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800349c:	b480      	push	{r7}
 800349e:	af00      	add	r7, sp, #0
  return 1;
 80034a0:	2301      	movs	r3, #1
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr

080034ac <_kill>:

int _kill(int pid, int sig)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80034b6:	f005 f84d 	bl	8008554 <__errno>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2216      	movs	r2, #22
 80034be:	601a      	str	r2, [r3, #0]
  return -1;
 80034c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3708      	adds	r7, #8
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}

080034cc <_exit>:

void _exit (int status)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b082      	sub	sp, #8
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80034d4:	f04f 31ff 	mov.w	r1, #4294967295
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f7ff ffe7 	bl	80034ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80034de:	bf00      	nop
 80034e0:	e7fd      	b.n	80034de <_exit+0x12>

080034e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80034e2:	b580      	push	{r7, lr}
 80034e4:	b086      	sub	sp, #24
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	60f8      	str	r0, [r7, #12]
 80034ea:	60b9      	str	r1, [r7, #8]
 80034ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034ee:	2300      	movs	r3, #0
 80034f0:	617b      	str	r3, [r7, #20]
 80034f2:	e00a      	b.n	800350a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80034f4:	f3af 8000 	nop.w
 80034f8:	4601      	mov	r1, r0
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	1c5a      	adds	r2, r3, #1
 80034fe:	60ba      	str	r2, [r7, #8]
 8003500:	b2ca      	uxtb	r2, r1
 8003502:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	3301      	adds	r3, #1
 8003508:	617b      	str	r3, [r7, #20]
 800350a:	697a      	ldr	r2, [r7, #20]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	429a      	cmp	r2, r3
 8003510:	dbf0      	blt.n	80034f4 <_read+0x12>
  }

  return len;
 8003512:	687b      	ldr	r3, [r7, #4]
}
 8003514:	4618      	mov	r0, r3
 8003516:	3718      	adds	r7, #24
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}

0800351c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b086      	sub	sp, #24
 8003520:	af00      	add	r7, sp, #0
 8003522:	60f8      	str	r0, [r7, #12]
 8003524:	60b9      	str	r1, [r7, #8]
 8003526:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003528:	2300      	movs	r3, #0
 800352a:	617b      	str	r3, [r7, #20]
 800352c:	e009      	b.n	8003542 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	1c5a      	adds	r2, r3, #1
 8003532:	60ba      	str	r2, [r7, #8]
 8003534:	781b      	ldrb	r3, [r3, #0]
 8003536:	4618      	mov	r0, r3
 8003538:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	3301      	adds	r3, #1
 8003540:	617b      	str	r3, [r7, #20]
 8003542:	697a      	ldr	r2, [r7, #20]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	429a      	cmp	r2, r3
 8003548:	dbf1      	blt.n	800352e <_write+0x12>
  }
  return len;
 800354a:	687b      	ldr	r3, [r7, #4]
}
 800354c:	4618      	mov	r0, r3
 800354e:	3718      	adds	r7, #24
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}

08003554 <_close>:

int _close(int file)
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800355c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003560:	4618      	mov	r0, r3
 8003562:	370c      	adds	r7, #12
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr

0800356c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800356c:	b480      	push	{r7}
 800356e:	b083      	sub	sp, #12
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800357c:	605a      	str	r2, [r3, #4]
  return 0;
 800357e:	2300      	movs	r3, #0
}
 8003580:	4618      	mov	r0, r3
 8003582:	370c      	adds	r7, #12
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr

0800358c <_isatty>:

int _isatty(int file)
{
 800358c:	b480      	push	{r7}
 800358e:	b083      	sub	sp, #12
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003594:	2301      	movs	r3, #1
}
 8003596:	4618      	mov	r0, r3
 8003598:	370c      	adds	r7, #12
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr

080035a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80035a2:	b480      	push	{r7}
 80035a4:	b085      	sub	sp, #20
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	60f8      	str	r0, [r7, #12]
 80035aa:	60b9      	str	r1, [r7, #8]
 80035ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3714      	adds	r7, #20
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr

080035bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b086      	sub	sp, #24
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80035c4:	4a14      	ldr	r2, [pc, #80]	@ (8003618 <_sbrk+0x5c>)
 80035c6:	4b15      	ldr	r3, [pc, #84]	@ (800361c <_sbrk+0x60>)
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80035d0:	4b13      	ldr	r3, [pc, #76]	@ (8003620 <_sbrk+0x64>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d102      	bne.n	80035de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80035d8:	4b11      	ldr	r3, [pc, #68]	@ (8003620 <_sbrk+0x64>)
 80035da:	4a12      	ldr	r2, [pc, #72]	@ (8003624 <_sbrk+0x68>)
 80035dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80035de:	4b10      	ldr	r3, [pc, #64]	@ (8003620 <_sbrk+0x64>)
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4413      	add	r3, r2
 80035e6:	693a      	ldr	r2, [r7, #16]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d207      	bcs.n	80035fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80035ec:	f004 ffb2 	bl	8008554 <__errno>
 80035f0:	4603      	mov	r3, r0
 80035f2:	220c      	movs	r2, #12
 80035f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80035f6:	f04f 33ff 	mov.w	r3, #4294967295
 80035fa:	e009      	b.n	8003610 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80035fc:	4b08      	ldr	r3, [pc, #32]	@ (8003620 <_sbrk+0x64>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003602:	4b07      	ldr	r3, [pc, #28]	@ (8003620 <_sbrk+0x64>)
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4413      	add	r3, r2
 800360a:	4a05      	ldr	r2, [pc, #20]	@ (8003620 <_sbrk+0x64>)
 800360c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800360e:	68fb      	ldr	r3, [r7, #12]
}
 8003610:	4618      	mov	r0, r3
 8003612:	3718      	adds	r7, #24
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}
 8003618:	20018000 	.word	0x20018000
 800361c:	00000400 	.word	0x00000400
 8003620:	200005c4 	.word	0x200005c4
 8003624:	20000718 	.word	0x20000718

08003628 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003628:	b480      	push	{r7}
 800362a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800362c:	4b06      	ldr	r3, [pc, #24]	@ (8003648 <SystemInit+0x20>)
 800362e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003632:	4a05      	ldr	r2, [pc, #20]	@ (8003648 <SystemInit+0x20>)
 8003634:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003638:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800363c:	bf00      	nop
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	e000ed00 	.word	0xe000ed00

0800364c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800364c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003684 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003650:	f7ff ffea 	bl	8003628 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003654:	480c      	ldr	r0, [pc, #48]	@ (8003688 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003656:	490d      	ldr	r1, [pc, #52]	@ (800368c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003658:	4a0d      	ldr	r2, [pc, #52]	@ (8003690 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800365a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800365c:	e002      	b.n	8003664 <LoopCopyDataInit>

0800365e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800365e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003660:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003662:	3304      	adds	r3, #4

08003664 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003664:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003666:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003668:	d3f9      	bcc.n	800365e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800366a:	4a0a      	ldr	r2, [pc, #40]	@ (8003694 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800366c:	4c0a      	ldr	r4, [pc, #40]	@ (8003698 <LoopFillZerobss+0x22>)
  movs r3, #0
 800366e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003670:	e001      	b.n	8003676 <LoopFillZerobss>

08003672 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003672:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003674:	3204      	adds	r2, #4

08003676 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003676:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003678:	d3fb      	bcc.n	8003672 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800367a:	f004 ff71 	bl	8008560 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800367e:	f7fd fda7 	bl	80011d0 <main>
  bx  lr    
 8003682:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003684:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003688:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800368c:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8003690:	0800dc38 	.word	0x0800dc38
  ldr r2, =_sbss
 8003694:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8003698:	20000718 	.word	0x20000718

0800369c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800369c:	e7fe      	b.n	800369c <ADC_IRQHandler>
	...

080036a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80036a4:	4b0e      	ldr	r3, [pc, #56]	@ (80036e0 <HAL_Init+0x40>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a0d      	ldr	r2, [pc, #52]	@ (80036e0 <HAL_Init+0x40>)
 80036aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80036ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80036b0:	4b0b      	ldr	r3, [pc, #44]	@ (80036e0 <HAL_Init+0x40>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a0a      	ldr	r2, [pc, #40]	@ (80036e0 <HAL_Init+0x40>)
 80036b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80036ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80036bc:	4b08      	ldr	r3, [pc, #32]	@ (80036e0 <HAL_Init+0x40>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a07      	ldr	r2, [pc, #28]	@ (80036e0 <HAL_Init+0x40>)
 80036c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036c8:	2003      	movs	r0, #3
 80036ca:	f000 fd0d 	bl	80040e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80036ce:	2000      	movs	r0, #0
 80036d0:	f000 f808 	bl	80036e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80036d4:	f7ff fbf0 	bl	8002eb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80036d8:	2300      	movs	r3, #0
}
 80036da:	4618      	mov	r0, r3
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	40023c00 	.word	0x40023c00

080036e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b082      	sub	sp, #8
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80036ec:	4b12      	ldr	r3, [pc, #72]	@ (8003738 <HAL_InitTick+0x54>)
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	4b12      	ldr	r3, [pc, #72]	@ (800373c <HAL_InitTick+0x58>)
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	4619      	mov	r1, r3
 80036f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80036fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80036fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003702:	4618      	mov	r0, r3
 8003704:	f000 fd25 	bl	8004152 <HAL_SYSTICK_Config>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d001      	beq.n	8003712 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e00e      	b.n	8003730 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2b0f      	cmp	r3, #15
 8003716:	d80a      	bhi.n	800372e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003718:	2200      	movs	r2, #0
 800371a:	6879      	ldr	r1, [r7, #4]
 800371c:	f04f 30ff 	mov.w	r0, #4294967295
 8003720:	f000 fced 	bl	80040fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003724:	4a06      	ldr	r2, [pc, #24]	@ (8003740 <HAL_InitTick+0x5c>)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800372a:	2300      	movs	r3, #0
 800372c:	e000      	b.n	8003730 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
}
 8003730:	4618      	mov	r0, r3
 8003732:	3708      	adds	r7, #8
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	2000002c 	.word	0x2000002c
 800373c:	20000034 	.word	0x20000034
 8003740:	20000030 	.word	0x20000030

08003744 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003744:	b480      	push	{r7}
 8003746:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003748:	4b06      	ldr	r3, [pc, #24]	@ (8003764 <HAL_IncTick+0x20>)
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	461a      	mov	r2, r3
 800374e:	4b06      	ldr	r3, [pc, #24]	@ (8003768 <HAL_IncTick+0x24>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4413      	add	r3, r2
 8003754:	4a04      	ldr	r2, [pc, #16]	@ (8003768 <HAL_IncTick+0x24>)
 8003756:	6013      	str	r3, [r2, #0]
}
 8003758:	bf00      	nop
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	20000034 	.word	0x20000034
 8003768:	200005c8 	.word	0x200005c8

0800376c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800376c:	b480      	push	{r7}
 800376e:	af00      	add	r7, sp, #0
  return uwTick;
 8003770:	4b03      	ldr	r3, [pc, #12]	@ (8003780 <HAL_GetTick+0x14>)
 8003772:	681b      	ldr	r3, [r3, #0]
}
 8003774:	4618      	mov	r0, r3
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	200005c8 	.word	0x200005c8

08003784 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b084      	sub	sp, #16
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800378c:	2300      	movs	r3, #0
 800378e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d101      	bne.n	800379a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e033      	b.n	8003802 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d109      	bne.n	80037b6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f7ff fbb0 	bl	8002f08 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2200      	movs	r2, #0
 80037ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ba:	f003 0310 	and.w	r3, r3, #16
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d118      	bne.n	80037f4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80037ca:	f023 0302 	bic.w	r3, r3, #2
 80037ce:	f043 0202 	orr.w	r2, r3, #2
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f000 faba 	bl	8003d50 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e6:	f023 0303 	bic.w	r3, r3, #3
 80037ea:	f043 0201 	orr.w	r2, r3, #1
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	641a      	str	r2, [r3, #64]	@ 0x40
 80037f2:	e001      	b.n	80037f8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003800:	7bfb      	ldrb	r3, [r7, #15]
}
 8003802:	4618      	mov	r0, r3
 8003804:	3710      	adds	r7, #16
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
	...

0800380c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800380c:	b480      	push	{r7}
 800380e:	b085      	sub	sp, #20
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003814:	2300      	movs	r3, #0
 8003816:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800381e:	2b01      	cmp	r3, #1
 8003820:	d101      	bne.n	8003826 <HAL_ADC_Start+0x1a>
 8003822:	2302      	movs	r3, #2
 8003824:	e097      	b.n	8003956 <HAL_ADC_Start+0x14a>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2201      	movs	r2, #1
 800382a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f003 0301 	and.w	r3, r3, #1
 8003838:	2b01      	cmp	r3, #1
 800383a:	d018      	beq.n	800386e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	689a      	ldr	r2, [r3, #8]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f042 0201 	orr.w	r2, r2, #1
 800384a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800384c:	4b45      	ldr	r3, [pc, #276]	@ (8003964 <HAL_ADC_Start+0x158>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a45      	ldr	r2, [pc, #276]	@ (8003968 <HAL_ADC_Start+0x15c>)
 8003852:	fba2 2303 	umull	r2, r3, r2, r3
 8003856:	0c9a      	lsrs	r2, r3, #18
 8003858:	4613      	mov	r3, r2
 800385a:	005b      	lsls	r3, r3, #1
 800385c:	4413      	add	r3, r2
 800385e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003860:	e002      	b.n	8003868 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	3b01      	subs	r3, #1
 8003866:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d1f9      	bne.n	8003862 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	f003 0301 	and.w	r3, r3, #1
 8003878:	2b01      	cmp	r3, #1
 800387a:	d15f      	bne.n	800393c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003880:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003884:	f023 0301 	bic.w	r3, r3, #1
 8003888:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800389a:	2b00      	cmp	r3, #0
 800389c:	d007      	beq.n	80038ae <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80038a6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038ba:	d106      	bne.n	80038ca <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038c0:	f023 0206 	bic.w	r2, r3, #6
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	645a      	str	r2, [r3, #68]	@ 0x44
 80038c8:	e002      	b.n	80038d0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80038d8:	4b24      	ldr	r3, [pc, #144]	@ (800396c <HAL_ADC_Start+0x160>)
 80038da:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80038e4:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f003 031f 	and.w	r3, r3, #31
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d10f      	bne.n	8003912 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d129      	bne.n	8003954 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	689a      	ldr	r2, [r3, #8]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800390e:	609a      	str	r2, [r3, #8]
 8003910:	e020      	b.n	8003954 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a16      	ldr	r2, [pc, #88]	@ (8003970 <HAL_ADC_Start+0x164>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d11b      	bne.n	8003954 <HAL_ADC_Start+0x148>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d114      	bne.n	8003954 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	689a      	ldr	r2, [r3, #8]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003938:	609a      	str	r2, [r3, #8]
 800393a:	e00b      	b.n	8003954 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003940:	f043 0210 	orr.w	r2, r3, #16
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800394c:	f043 0201 	orr.w	r2, r3, #1
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003954:	2300      	movs	r3, #0
}
 8003956:	4618      	mov	r0, r3
 8003958:	3714      	adds	r7, #20
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr
 8003962:	bf00      	nop
 8003964:	2000002c 	.word	0x2000002c
 8003968:	431bde83 	.word	0x431bde83
 800396c:	40012300 	.word	0x40012300
 8003970:	40012000 	.word	0x40012000

08003974 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003982:	2b01      	cmp	r3, #1
 8003984:	d101      	bne.n	800398a <HAL_ADC_Stop+0x16>
 8003986:	2302      	movs	r3, #2
 8003988:	e021      	b.n	80039ce <HAL_ADC_Stop+0x5a>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2201      	movs	r2, #1
 800398e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	689a      	ldr	r2, [r3, #8]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f022 0201 	bic.w	r2, r2, #1
 80039a0:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	f003 0301 	and.w	r3, r3, #1
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d109      	bne.n	80039c4 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80039b8:	f023 0301 	bic.w	r3, r3, #1
 80039bc:	f043 0201 	orr.w	r2, r3, #1
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80039cc:	2300      	movs	r3, #0
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	370c      	adds	r7, #12
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr

080039da <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80039da:	b580      	push	{r7, lr}
 80039dc:	b084      	sub	sp, #16
 80039de:	af00      	add	r7, sp, #0
 80039e0:	6078      	str	r0, [r7, #4]
 80039e2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80039e4:	2300      	movs	r3, #0
 80039e6:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039f6:	d113      	bne.n	8003a20 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003a02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a06:	d10b      	bne.n	8003a20 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0c:	f043 0220 	orr.w	r2, r3, #32
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e063      	b.n	8003ae8 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a20:	f7ff fea4 	bl	800376c <HAL_GetTick>
 8003a24:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003a26:	e021      	b.n	8003a6c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a2e:	d01d      	beq.n	8003a6c <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d007      	beq.n	8003a46 <HAL_ADC_PollForConversion+0x6c>
 8003a36:	f7ff fe99 	bl	800376c <HAL_GetTick>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	1ad3      	subs	r3, r2, r3
 8003a40:	683a      	ldr	r2, [r7, #0]
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d212      	bcs.n	8003a6c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0302 	and.w	r3, r3, #2
 8003a50:	2b02      	cmp	r3, #2
 8003a52:	d00b      	beq.n	8003a6c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a58:	f043 0204 	orr.w	r2, r3, #4
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8003a68:	2303      	movs	r3, #3
 8003a6a:	e03d      	b.n	8003ae8 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0302 	and.w	r3, r3, #2
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d1d6      	bne.n	8003a28 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f06f 0212 	mvn.w	r2, #18
 8003a82:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a88:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d123      	bne.n	8003ae6 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d11f      	bne.n	8003ae6 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aac:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d006      	beq.n	8003ac2 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d111      	bne.n	8003ae6 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d105      	bne.n	8003ae6 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ade:	f043 0201 	orr.w	r2, r3, #1
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8003ae6:	2300      	movs	r3, #0
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3710      	adds	r7, #16
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b083      	sub	sp, #12
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	370c      	adds	r7, #12
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr
	...

08003b0c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b085      	sub	sp, #20
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003b16:	2300      	movs	r3, #0
 8003b18:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d101      	bne.n	8003b28 <HAL_ADC_ConfigChannel+0x1c>
 8003b24:	2302      	movs	r3, #2
 8003b26:	e105      	b.n	8003d34 <HAL_ADC_ConfigChannel+0x228>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2b09      	cmp	r3, #9
 8003b36:	d925      	bls.n	8003b84 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	68d9      	ldr	r1, [r3, #12]
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	461a      	mov	r2, r3
 8003b46:	4613      	mov	r3, r2
 8003b48:	005b      	lsls	r3, r3, #1
 8003b4a:	4413      	add	r3, r2
 8003b4c:	3b1e      	subs	r3, #30
 8003b4e:	2207      	movs	r2, #7
 8003b50:	fa02 f303 	lsl.w	r3, r2, r3
 8003b54:	43da      	mvns	r2, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	400a      	ands	r2, r1
 8003b5c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	68d9      	ldr	r1, [r3, #12]
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	689a      	ldr	r2, [r3, #8]
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	4618      	mov	r0, r3
 8003b70:	4603      	mov	r3, r0
 8003b72:	005b      	lsls	r3, r3, #1
 8003b74:	4403      	add	r3, r0
 8003b76:	3b1e      	subs	r3, #30
 8003b78:	409a      	lsls	r2, r3
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	60da      	str	r2, [r3, #12]
 8003b82:	e022      	b.n	8003bca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	6919      	ldr	r1, [r3, #16]
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	b29b      	uxth	r3, r3
 8003b90:	461a      	mov	r2, r3
 8003b92:	4613      	mov	r3, r2
 8003b94:	005b      	lsls	r3, r3, #1
 8003b96:	4413      	add	r3, r2
 8003b98:	2207      	movs	r2, #7
 8003b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9e:	43da      	mvns	r2, r3
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	400a      	ands	r2, r1
 8003ba6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	6919      	ldr	r1, [r3, #16]
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	689a      	ldr	r2, [r3, #8]
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	4618      	mov	r0, r3
 8003bba:	4603      	mov	r3, r0
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	4403      	add	r3, r0
 8003bc0:	409a      	lsls	r2, r3
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	2b06      	cmp	r3, #6
 8003bd0:	d824      	bhi.n	8003c1c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	685a      	ldr	r2, [r3, #4]
 8003bdc:	4613      	mov	r3, r2
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	4413      	add	r3, r2
 8003be2:	3b05      	subs	r3, #5
 8003be4:	221f      	movs	r2, #31
 8003be6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bea:	43da      	mvns	r2, r3
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	400a      	ands	r2, r1
 8003bf2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	4618      	mov	r0, r3
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	685a      	ldr	r2, [r3, #4]
 8003c06:	4613      	mov	r3, r2
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	4413      	add	r3, r2
 8003c0c:	3b05      	subs	r3, #5
 8003c0e:	fa00 f203 	lsl.w	r2, r0, r3
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	430a      	orrs	r2, r1
 8003c18:	635a      	str	r2, [r3, #52]	@ 0x34
 8003c1a:	e04c      	b.n	8003cb6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	2b0c      	cmp	r3, #12
 8003c22:	d824      	bhi.n	8003c6e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	685a      	ldr	r2, [r3, #4]
 8003c2e:	4613      	mov	r3, r2
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	4413      	add	r3, r2
 8003c34:	3b23      	subs	r3, #35	@ 0x23
 8003c36:	221f      	movs	r2, #31
 8003c38:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3c:	43da      	mvns	r2, r3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	400a      	ands	r2, r1
 8003c44:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	4618      	mov	r0, r3
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	685a      	ldr	r2, [r3, #4]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	4413      	add	r3, r2
 8003c5e:	3b23      	subs	r3, #35	@ 0x23
 8003c60:	fa00 f203 	lsl.w	r2, r0, r3
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	430a      	orrs	r2, r1
 8003c6a:	631a      	str	r2, [r3, #48]	@ 0x30
 8003c6c:	e023      	b.n	8003cb6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	685a      	ldr	r2, [r3, #4]
 8003c78:	4613      	mov	r3, r2
 8003c7a:	009b      	lsls	r3, r3, #2
 8003c7c:	4413      	add	r3, r2
 8003c7e:	3b41      	subs	r3, #65	@ 0x41
 8003c80:	221f      	movs	r2, #31
 8003c82:	fa02 f303 	lsl.w	r3, r2, r3
 8003c86:	43da      	mvns	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	400a      	ands	r2, r1
 8003c8e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	b29b      	uxth	r3, r3
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	685a      	ldr	r2, [r3, #4]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	4413      	add	r3, r2
 8003ca8:	3b41      	subs	r3, #65	@ 0x41
 8003caa:	fa00 f203 	lsl.w	r2, r0, r3
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003cb6:	4b22      	ldr	r3, [pc, #136]	@ (8003d40 <HAL_ADC_ConfigChannel+0x234>)
 8003cb8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a21      	ldr	r2, [pc, #132]	@ (8003d44 <HAL_ADC_ConfigChannel+0x238>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d109      	bne.n	8003cd8 <HAL_ADC_ConfigChannel+0x1cc>
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2b12      	cmp	r3, #18
 8003cca:	d105      	bne.n	8003cd8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a19      	ldr	r2, [pc, #100]	@ (8003d44 <HAL_ADC_ConfigChannel+0x238>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d123      	bne.n	8003d2a <HAL_ADC_ConfigChannel+0x21e>
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	2b10      	cmp	r3, #16
 8003ce8:	d003      	beq.n	8003cf2 <HAL_ADC_ConfigChannel+0x1e6>
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2b11      	cmp	r3, #17
 8003cf0:	d11b      	bne.n	8003d2a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2b10      	cmp	r3, #16
 8003d04:	d111      	bne.n	8003d2a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d06:	4b10      	ldr	r3, [pc, #64]	@ (8003d48 <HAL_ADC_ConfigChannel+0x23c>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a10      	ldr	r2, [pc, #64]	@ (8003d4c <HAL_ADC_ConfigChannel+0x240>)
 8003d0c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d10:	0c9a      	lsrs	r2, r3, #18
 8003d12:	4613      	mov	r3, r2
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	4413      	add	r3, r2
 8003d18:	005b      	lsls	r3, r3, #1
 8003d1a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003d1c:	e002      	b.n	8003d24 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	3b01      	subs	r3, #1
 8003d22:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d1f9      	bne.n	8003d1e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003d32:	2300      	movs	r3, #0
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3714      	adds	r7, #20
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr
 8003d40:	40012300 	.word	0x40012300
 8003d44:	40012000 	.word	0x40012000
 8003d48:	2000002c 	.word	0x2000002c
 8003d4c:	431bde83 	.word	0x431bde83

08003d50 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d58:	4b79      	ldr	r3, [pc, #484]	@ (8003f40 <ADC_Init+0x1f0>)
 8003d5a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	685a      	ldr	r2, [r3, #4]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	431a      	orrs	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	685a      	ldr	r2, [r3, #4]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d84:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	6859      	ldr	r1, [r3, #4]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	691b      	ldr	r3, [r3, #16]
 8003d90:	021a      	lsls	r2, r3, #8
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	430a      	orrs	r2, r1
 8003d98:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	685a      	ldr	r2, [r3, #4]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003da8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	6859      	ldr	r1, [r3, #4]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	689a      	ldr	r2, [r3, #8]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	430a      	orrs	r2, r1
 8003dba:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	689a      	ldr	r2, [r3, #8]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003dca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	6899      	ldr	r1, [r3, #8]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	68da      	ldr	r2, [r3, #12]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	430a      	orrs	r2, r1
 8003ddc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003de2:	4a58      	ldr	r2, [pc, #352]	@ (8003f44 <ADC_Init+0x1f4>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d022      	beq.n	8003e2e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	689a      	ldr	r2, [r3, #8]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003df6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	6899      	ldr	r1, [r3, #8]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	430a      	orrs	r2, r1
 8003e08:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	689a      	ldr	r2, [r3, #8]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003e18:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	6899      	ldr	r1, [r3, #8]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	430a      	orrs	r2, r1
 8003e2a:	609a      	str	r2, [r3, #8]
 8003e2c:	e00f      	b.n	8003e4e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	689a      	ldr	r2, [r3, #8]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003e3c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	689a      	ldr	r2, [r3, #8]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003e4c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	689a      	ldr	r2, [r3, #8]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f022 0202 	bic.w	r2, r2, #2
 8003e5c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	6899      	ldr	r1, [r3, #8]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	7e1b      	ldrb	r3, [r3, #24]
 8003e68:	005a      	lsls	r2, r3, #1
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	430a      	orrs	r2, r1
 8003e70:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d01b      	beq.n	8003eb4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	685a      	ldr	r2, [r3, #4]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e8a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	685a      	ldr	r2, [r3, #4]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003e9a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	6859      	ldr	r1, [r3, #4]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	035a      	lsls	r2, r3, #13
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	430a      	orrs	r2, r1
 8003eb0:	605a      	str	r2, [r3, #4]
 8003eb2:	e007      	b.n	8003ec4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	685a      	ldr	r2, [r3, #4]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ec2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003ed2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	69db      	ldr	r3, [r3, #28]
 8003ede:	3b01      	subs	r3, #1
 8003ee0:	051a      	lsls	r2, r3, #20
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	430a      	orrs	r2, r1
 8003ee8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	689a      	ldr	r2, [r3, #8]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003ef8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	6899      	ldr	r1, [r3, #8]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003f06:	025a      	lsls	r2, r3, #9
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	430a      	orrs	r2, r1
 8003f0e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	689a      	ldr	r2, [r3, #8]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f1e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	6899      	ldr	r1, [r3, #8]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	695b      	ldr	r3, [r3, #20]
 8003f2a:	029a      	lsls	r2, r3, #10
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	430a      	orrs	r2, r1
 8003f32:	609a      	str	r2, [r3, #8]
}
 8003f34:	bf00      	nop
 8003f36:	3714      	adds	r7, #20
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr
 8003f40:	40012300 	.word	0x40012300
 8003f44:	0f000001 	.word	0x0f000001

08003f48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b085      	sub	sp, #20
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	f003 0307 	and.w	r3, r3, #7
 8003f56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f58:	4b0c      	ldr	r3, [pc, #48]	@ (8003f8c <__NVIC_SetPriorityGrouping+0x44>)
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f5e:	68ba      	ldr	r2, [r7, #8]
 8003f60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f64:	4013      	ands	r3, r2
 8003f66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003f74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f7a:	4a04      	ldr	r2, [pc, #16]	@ (8003f8c <__NVIC_SetPriorityGrouping+0x44>)
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	60d3      	str	r3, [r2, #12]
}
 8003f80:	bf00      	nop
 8003f82:	3714      	adds	r7, #20
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr
 8003f8c:	e000ed00 	.word	0xe000ed00

08003f90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f90:	b480      	push	{r7}
 8003f92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f94:	4b04      	ldr	r3, [pc, #16]	@ (8003fa8 <__NVIC_GetPriorityGrouping+0x18>)
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	0a1b      	lsrs	r3, r3, #8
 8003f9a:	f003 0307 	and.w	r3, r3, #7
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr
 8003fa8:	e000ed00 	.word	0xe000ed00

08003fac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	db0b      	blt.n	8003fd6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fbe:	79fb      	ldrb	r3, [r7, #7]
 8003fc0:	f003 021f 	and.w	r2, r3, #31
 8003fc4:	4907      	ldr	r1, [pc, #28]	@ (8003fe4 <__NVIC_EnableIRQ+0x38>)
 8003fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fca:	095b      	lsrs	r3, r3, #5
 8003fcc:	2001      	movs	r0, #1
 8003fce:	fa00 f202 	lsl.w	r2, r0, r2
 8003fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003fd6:	bf00      	nop
 8003fd8:	370c      	adds	r7, #12
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	e000e100 	.word	0xe000e100

08003fe8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b083      	sub	sp, #12
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	4603      	mov	r3, r0
 8003ff0:	6039      	str	r1, [r7, #0]
 8003ff2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	db0a      	blt.n	8004012 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	b2da      	uxtb	r2, r3
 8004000:	490c      	ldr	r1, [pc, #48]	@ (8004034 <__NVIC_SetPriority+0x4c>)
 8004002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004006:	0112      	lsls	r2, r2, #4
 8004008:	b2d2      	uxtb	r2, r2
 800400a:	440b      	add	r3, r1
 800400c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004010:	e00a      	b.n	8004028 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	b2da      	uxtb	r2, r3
 8004016:	4908      	ldr	r1, [pc, #32]	@ (8004038 <__NVIC_SetPriority+0x50>)
 8004018:	79fb      	ldrb	r3, [r7, #7]
 800401a:	f003 030f 	and.w	r3, r3, #15
 800401e:	3b04      	subs	r3, #4
 8004020:	0112      	lsls	r2, r2, #4
 8004022:	b2d2      	uxtb	r2, r2
 8004024:	440b      	add	r3, r1
 8004026:	761a      	strb	r2, [r3, #24]
}
 8004028:	bf00      	nop
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr
 8004034:	e000e100 	.word	0xe000e100
 8004038:	e000ed00 	.word	0xe000ed00

0800403c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800403c:	b480      	push	{r7}
 800403e:	b089      	sub	sp, #36	@ 0x24
 8004040:	af00      	add	r7, sp, #0
 8004042:	60f8      	str	r0, [r7, #12]
 8004044:	60b9      	str	r1, [r7, #8]
 8004046:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f003 0307 	and.w	r3, r3, #7
 800404e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004050:	69fb      	ldr	r3, [r7, #28]
 8004052:	f1c3 0307 	rsb	r3, r3, #7
 8004056:	2b04      	cmp	r3, #4
 8004058:	bf28      	it	cs
 800405a:	2304      	movcs	r3, #4
 800405c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800405e:	69fb      	ldr	r3, [r7, #28]
 8004060:	3304      	adds	r3, #4
 8004062:	2b06      	cmp	r3, #6
 8004064:	d902      	bls.n	800406c <NVIC_EncodePriority+0x30>
 8004066:	69fb      	ldr	r3, [r7, #28]
 8004068:	3b03      	subs	r3, #3
 800406a:	e000      	b.n	800406e <NVIC_EncodePriority+0x32>
 800406c:	2300      	movs	r3, #0
 800406e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004070:	f04f 32ff 	mov.w	r2, #4294967295
 8004074:	69bb      	ldr	r3, [r7, #24]
 8004076:	fa02 f303 	lsl.w	r3, r2, r3
 800407a:	43da      	mvns	r2, r3
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	401a      	ands	r2, r3
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004084:	f04f 31ff 	mov.w	r1, #4294967295
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	fa01 f303 	lsl.w	r3, r1, r3
 800408e:	43d9      	mvns	r1, r3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004094:	4313      	orrs	r3, r2
         );
}
 8004096:	4618      	mov	r0, r3
 8004098:	3724      	adds	r7, #36	@ 0x24
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr
	...

080040a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b082      	sub	sp, #8
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	3b01      	subs	r3, #1
 80040b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040b4:	d301      	bcc.n	80040ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040b6:	2301      	movs	r3, #1
 80040b8:	e00f      	b.n	80040da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040ba:	4a0a      	ldr	r2, [pc, #40]	@ (80040e4 <SysTick_Config+0x40>)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	3b01      	subs	r3, #1
 80040c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040c2:	210f      	movs	r1, #15
 80040c4:	f04f 30ff 	mov.w	r0, #4294967295
 80040c8:	f7ff ff8e 	bl	8003fe8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040cc:	4b05      	ldr	r3, [pc, #20]	@ (80040e4 <SysTick_Config+0x40>)
 80040ce:	2200      	movs	r2, #0
 80040d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040d2:	4b04      	ldr	r3, [pc, #16]	@ (80040e4 <SysTick_Config+0x40>)
 80040d4:	2207      	movs	r2, #7
 80040d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040d8:	2300      	movs	r3, #0
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3708      	adds	r7, #8
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	e000e010 	.word	0xe000e010

080040e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f7ff ff29 	bl	8003f48 <__NVIC_SetPriorityGrouping>
}
 80040f6:	bf00      	nop
 80040f8:	3708      	adds	r7, #8
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}

080040fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80040fe:	b580      	push	{r7, lr}
 8004100:	b086      	sub	sp, #24
 8004102:	af00      	add	r7, sp, #0
 8004104:	4603      	mov	r3, r0
 8004106:	60b9      	str	r1, [r7, #8]
 8004108:	607a      	str	r2, [r7, #4]
 800410a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800410c:	2300      	movs	r3, #0
 800410e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004110:	f7ff ff3e 	bl	8003f90 <__NVIC_GetPriorityGrouping>
 8004114:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	68b9      	ldr	r1, [r7, #8]
 800411a:	6978      	ldr	r0, [r7, #20]
 800411c:	f7ff ff8e 	bl	800403c <NVIC_EncodePriority>
 8004120:	4602      	mov	r2, r0
 8004122:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004126:	4611      	mov	r1, r2
 8004128:	4618      	mov	r0, r3
 800412a:	f7ff ff5d 	bl	8003fe8 <__NVIC_SetPriority>
}
 800412e:	bf00      	nop
 8004130:	3718      	adds	r7, #24
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}

08004136 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004136:	b580      	push	{r7, lr}
 8004138:	b082      	sub	sp, #8
 800413a:	af00      	add	r7, sp, #0
 800413c:	4603      	mov	r3, r0
 800413e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004140:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004144:	4618      	mov	r0, r3
 8004146:	f7ff ff31 	bl	8003fac <__NVIC_EnableIRQ>
}
 800414a:	bf00      	nop
 800414c:	3708      	adds	r7, #8
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}

08004152 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004152:	b580      	push	{r7, lr}
 8004154:	b082      	sub	sp, #8
 8004156:	af00      	add	r7, sp, #0
 8004158:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f7ff ffa2 	bl	80040a4 <SysTick_Config>
 8004160:	4603      	mov	r3, r0
}
 8004162:	4618      	mov	r0, r3
 8004164:	3708      	adds	r7, #8
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
	...

0800416c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b086      	sub	sp, #24
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004174:	2300      	movs	r3, #0
 8004176:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004178:	f7ff faf8 	bl	800376c <HAL_GetTick>
 800417c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d101      	bne.n	8004188 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	e099      	b.n	80042bc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2202      	movs	r2, #2
 800418c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f022 0201 	bic.w	r2, r2, #1
 80041a6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041a8:	e00f      	b.n	80041ca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041aa:	f7ff fadf 	bl	800376c <HAL_GetTick>
 80041ae:	4602      	mov	r2, r0
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	1ad3      	subs	r3, r2, r3
 80041b4:	2b05      	cmp	r3, #5
 80041b6:	d908      	bls.n	80041ca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2220      	movs	r2, #32
 80041bc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2203      	movs	r2, #3
 80041c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e078      	b.n	80042bc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0301 	and.w	r3, r3, #1
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d1e8      	bne.n	80041aa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80041e0:	697a      	ldr	r2, [r7, #20]
 80041e2:	4b38      	ldr	r3, [pc, #224]	@ (80042c4 <HAL_DMA_Init+0x158>)
 80041e4:	4013      	ands	r3, r2
 80041e6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	685a      	ldr	r2, [r3, #4]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80041f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	691b      	ldr	r3, [r3, #16]
 80041fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004202:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	699b      	ldr	r3, [r3, #24]
 8004208:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800420e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6a1b      	ldr	r3, [r3, #32]
 8004214:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	4313      	orrs	r3, r2
 800421a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004220:	2b04      	cmp	r3, #4
 8004222:	d107      	bne.n	8004234 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800422c:	4313      	orrs	r3, r2
 800422e:	697a      	ldr	r2, [r7, #20]
 8004230:	4313      	orrs	r3, r2
 8004232:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	697a      	ldr	r2, [r7, #20]
 800423a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	695b      	ldr	r3, [r3, #20]
 8004242:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	f023 0307 	bic.w	r3, r3, #7
 800424a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004250:	697a      	ldr	r2, [r7, #20]
 8004252:	4313      	orrs	r3, r2
 8004254:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425a:	2b04      	cmp	r3, #4
 800425c:	d117      	bne.n	800428e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004262:	697a      	ldr	r2, [r7, #20]
 8004264:	4313      	orrs	r3, r2
 8004266:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800426c:	2b00      	cmp	r3, #0
 800426e:	d00e      	beq.n	800428e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f000 fa7b 	bl	800476c <DMA_CheckFifoParam>
 8004276:	4603      	mov	r3, r0
 8004278:	2b00      	cmp	r3, #0
 800427a:	d008      	beq.n	800428e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2240      	movs	r2, #64	@ 0x40
 8004280:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2201      	movs	r2, #1
 8004286:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800428a:	2301      	movs	r3, #1
 800428c:	e016      	b.n	80042bc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f000 fa32 	bl	8004700 <DMA_CalcBaseAndBitshift>
 800429c:	4603      	mov	r3, r0
 800429e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042a4:	223f      	movs	r2, #63	@ 0x3f
 80042a6:	409a      	lsls	r2, r3
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2200      	movs	r2, #0
 80042b0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2201      	movs	r2, #1
 80042b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80042ba:	2300      	movs	r3, #0
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3718      	adds	r7, #24
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	f010803f 	.word	0xf010803f

080042c8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b084      	sub	sp, #16
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042d4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80042d6:	f7ff fa49 	bl	800376c <HAL_GetTick>
 80042da:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d008      	beq.n	80042fa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2280      	movs	r2, #128	@ 0x80
 80042ec:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e052      	b.n	80043a0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f022 0216 	bic.w	r2, r2, #22
 8004308:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	695a      	ldr	r2, [r3, #20]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004318:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431e:	2b00      	cmp	r3, #0
 8004320:	d103      	bne.n	800432a <HAL_DMA_Abort+0x62>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004326:	2b00      	cmp	r3, #0
 8004328:	d007      	beq.n	800433a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f022 0208 	bic.w	r2, r2, #8
 8004338:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f022 0201 	bic.w	r2, r2, #1
 8004348:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800434a:	e013      	b.n	8004374 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800434c:	f7ff fa0e 	bl	800376c <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	2b05      	cmp	r3, #5
 8004358:	d90c      	bls.n	8004374 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2220      	movs	r2, #32
 800435e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2203      	movs	r2, #3
 8004364:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	e015      	b.n	80043a0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0301 	and.w	r3, r3, #1
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1e4      	bne.n	800434c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004386:	223f      	movs	r2, #63	@ 0x3f
 8004388:	409a      	lsls	r2, r3
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2201      	movs	r2, #1
 8004392:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800439e:	2300      	movs	r3, #0
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3710      	adds	r7, #16
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}

080043a8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	2b02      	cmp	r3, #2
 80043ba:	d004      	beq.n	80043c6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2280      	movs	r2, #128	@ 0x80
 80043c0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e00c      	b.n	80043e0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2205      	movs	r2, #5
 80043ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f022 0201 	bic.w	r2, r2, #1
 80043dc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80043de:	2300      	movs	r3, #0
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr

080043ec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b086      	sub	sp, #24
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80043f4:	2300      	movs	r3, #0
 80043f6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80043f8:	4b8e      	ldr	r3, [pc, #568]	@ (8004634 <HAL_DMA_IRQHandler+0x248>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a8e      	ldr	r2, [pc, #568]	@ (8004638 <HAL_DMA_IRQHandler+0x24c>)
 80043fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004402:	0a9b      	lsrs	r3, r3, #10
 8004404:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800440a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004416:	2208      	movs	r2, #8
 8004418:	409a      	lsls	r2, r3
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	4013      	ands	r3, r2
 800441e:	2b00      	cmp	r3, #0
 8004420:	d01a      	beq.n	8004458 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 0304 	and.w	r3, r3, #4
 800442c:	2b00      	cmp	r3, #0
 800442e:	d013      	beq.n	8004458 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f022 0204 	bic.w	r2, r2, #4
 800443e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004444:	2208      	movs	r2, #8
 8004446:	409a      	lsls	r2, r3
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004450:	f043 0201 	orr.w	r2, r3, #1
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800445c:	2201      	movs	r2, #1
 800445e:	409a      	lsls	r2, r3
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	4013      	ands	r3, r2
 8004464:	2b00      	cmp	r3, #0
 8004466:	d012      	beq.n	800448e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	695b      	ldr	r3, [r3, #20]
 800446e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004472:	2b00      	cmp	r3, #0
 8004474:	d00b      	beq.n	800448e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800447a:	2201      	movs	r2, #1
 800447c:	409a      	lsls	r2, r3
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004486:	f043 0202 	orr.w	r2, r3, #2
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004492:	2204      	movs	r2, #4
 8004494:	409a      	lsls	r2, r3
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	4013      	ands	r3, r2
 800449a:	2b00      	cmp	r3, #0
 800449c:	d012      	beq.n	80044c4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 0302 	and.w	r3, r3, #2
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d00b      	beq.n	80044c4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044b0:	2204      	movs	r2, #4
 80044b2:	409a      	lsls	r2, r3
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044bc:	f043 0204 	orr.w	r2, r3, #4
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044c8:	2210      	movs	r2, #16
 80044ca:	409a      	lsls	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	4013      	ands	r3, r2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d043      	beq.n	800455c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 0308 	and.w	r3, r3, #8
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d03c      	beq.n	800455c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044e6:	2210      	movs	r2, #16
 80044e8:	409a      	lsls	r2, r3
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d018      	beq.n	800452e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d108      	bne.n	800451c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800450e:	2b00      	cmp	r3, #0
 8004510:	d024      	beq.n	800455c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	4798      	blx	r3
 800451a:	e01f      	b.n	800455c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004520:	2b00      	cmp	r3, #0
 8004522:	d01b      	beq.n	800455c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	4798      	blx	r3
 800452c:	e016      	b.n	800455c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004538:	2b00      	cmp	r3, #0
 800453a:	d107      	bne.n	800454c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681a      	ldr	r2, [r3, #0]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f022 0208 	bic.w	r2, r2, #8
 800454a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004550:	2b00      	cmp	r3, #0
 8004552:	d003      	beq.n	800455c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004560:	2220      	movs	r2, #32
 8004562:	409a      	lsls	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	4013      	ands	r3, r2
 8004568:	2b00      	cmp	r3, #0
 800456a:	f000 808f 	beq.w	800468c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0310 	and.w	r3, r3, #16
 8004578:	2b00      	cmp	r3, #0
 800457a:	f000 8087 	beq.w	800468c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004582:	2220      	movs	r2, #32
 8004584:	409a      	lsls	r2, r3
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004590:	b2db      	uxtb	r3, r3
 8004592:	2b05      	cmp	r3, #5
 8004594:	d136      	bne.n	8004604 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f022 0216 	bic.w	r2, r2, #22
 80045a4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	695a      	ldr	r2, [r3, #20]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80045b4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d103      	bne.n	80045c6 <HAL_DMA_IRQHandler+0x1da>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d007      	beq.n	80045d6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f022 0208 	bic.w	r2, r2, #8
 80045d4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045da:	223f      	movs	r2, #63	@ 0x3f
 80045dc:	409a      	lsls	r2, r3
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2201      	movs	r2, #1
 80045e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d07e      	beq.n	80046f8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	4798      	blx	r3
        }
        return;
 8004602:	e079      	b.n	80046f8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800460e:	2b00      	cmp	r3, #0
 8004610:	d01d      	beq.n	800464e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800461c:	2b00      	cmp	r3, #0
 800461e:	d10d      	bne.n	800463c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004624:	2b00      	cmp	r3, #0
 8004626:	d031      	beq.n	800468c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	4798      	blx	r3
 8004630:	e02c      	b.n	800468c <HAL_DMA_IRQHandler+0x2a0>
 8004632:	bf00      	nop
 8004634:	2000002c 	.word	0x2000002c
 8004638:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004640:	2b00      	cmp	r3, #0
 8004642:	d023      	beq.n	800468c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	4798      	blx	r3
 800464c:	e01e      	b.n	800468c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004658:	2b00      	cmp	r3, #0
 800465a:	d10f      	bne.n	800467c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f022 0210 	bic.w	r2, r2, #16
 800466a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004680:	2b00      	cmp	r3, #0
 8004682:	d003      	beq.n	800468c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004690:	2b00      	cmp	r3, #0
 8004692:	d032      	beq.n	80046fa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004698:	f003 0301 	and.w	r3, r3, #1
 800469c:	2b00      	cmp	r3, #0
 800469e:	d022      	beq.n	80046e6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2205      	movs	r2, #5
 80046a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f022 0201 	bic.w	r2, r2, #1
 80046b6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	3301      	adds	r3, #1
 80046bc:	60bb      	str	r3, [r7, #8]
 80046be:	697a      	ldr	r2, [r7, #20]
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d307      	bcc.n	80046d4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 0301 	and.w	r3, r3, #1
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d1f2      	bne.n	80046b8 <HAL_DMA_IRQHandler+0x2cc>
 80046d2:	e000      	b.n	80046d6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80046d4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2201      	movs	r2, #1
 80046da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d005      	beq.n	80046fa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	4798      	blx	r3
 80046f6:	e000      	b.n	80046fa <HAL_DMA_IRQHandler+0x30e>
        return;
 80046f8:	bf00      	nop
    }
  }
}
 80046fa:	3718      	adds	r7, #24
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}

08004700 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004700:	b480      	push	{r7}
 8004702:	b085      	sub	sp, #20
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	b2db      	uxtb	r3, r3
 800470e:	3b10      	subs	r3, #16
 8004710:	4a14      	ldr	r2, [pc, #80]	@ (8004764 <DMA_CalcBaseAndBitshift+0x64>)
 8004712:	fba2 2303 	umull	r2, r3, r2, r3
 8004716:	091b      	lsrs	r3, r3, #4
 8004718:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800471a:	4a13      	ldr	r2, [pc, #76]	@ (8004768 <DMA_CalcBaseAndBitshift+0x68>)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	4413      	add	r3, r2
 8004720:	781b      	ldrb	r3, [r3, #0]
 8004722:	461a      	mov	r2, r3
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2b03      	cmp	r3, #3
 800472c:	d909      	bls.n	8004742 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004736:	f023 0303 	bic.w	r3, r3, #3
 800473a:	1d1a      	adds	r2, r3, #4
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004740:	e007      	b.n	8004752 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800474a:	f023 0303 	bic.w	r3, r3, #3
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004756:	4618      	mov	r0, r3
 8004758:	3714      	adds	r7, #20
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr
 8004762:	bf00      	nop
 8004764:	aaaaaaab 	.word	0xaaaaaaab
 8004768:	0800d5f8 	.word	0x0800d5f8

0800476c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800476c:	b480      	push	{r7}
 800476e:	b085      	sub	sp, #20
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004774:	2300      	movs	r3, #0
 8004776:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800477c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	699b      	ldr	r3, [r3, #24]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d11f      	bne.n	80047c6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	2b03      	cmp	r3, #3
 800478a:	d856      	bhi.n	800483a <DMA_CheckFifoParam+0xce>
 800478c:	a201      	add	r2, pc, #4	@ (adr r2, 8004794 <DMA_CheckFifoParam+0x28>)
 800478e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004792:	bf00      	nop
 8004794:	080047a5 	.word	0x080047a5
 8004798:	080047b7 	.word	0x080047b7
 800479c:	080047a5 	.word	0x080047a5
 80047a0:	0800483b 	.word	0x0800483b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d046      	beq.n	800483e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047b4:	e043      	b.n	800483e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ba:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80047be:	d140      	bne.n	8004842 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047c4:	e03d      	b.n	8004842 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	699b      	ldr	r3, [r3, #24]
 80047ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047ce:	d121      	bne.n	8004814 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	2b03      	cmp	r3, #3
 80047d4:	d837      	bhi.n	8004846 <DMA_CheckFifoParam+0xda>
 80047d6:	a201      	add	r2, pc, #4	@ (adr r2, 80047dc <DMA_CheckFifoParam+0x70>)
 80047d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047dc:	080047ed 	.word	0x080047ed
 80047e0:	080047f3 	.word	0x080047f3
 80047e4:	080047ed 	.word	0x080047ed
 80047e8:	08004805 	.word	0x08004805
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80047ec:	2301      	movs	r3, #1
 80047ee:	73fb      	strb	r3, [r7, #15]
      break;
 80047f0:	e030      	b.n	8004854 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047f6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d025      	beq.n	800484a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004802:	e022      	b.n	800484a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004808:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800480c:	d11f      	bne.n	800484e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004812:	e01c      	b.n	800484e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	2b02      	cmp	r3, #2
 8004818:	d903      	bls.n	8004822 <DMA_CheckFifoParam+0xb6>
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	2b03      	cmp	r3, #3
 800481e:	d003      	beq.n	8004828 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004820:	e018      	b.n	8004854 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	73fb      	strb	r3, [r7, #15]
      break;
 8004826:	e015      	b.n	8004854 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800482c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004830:	2b00      	cmp	r3, #0
 8004832:	d00e      	beq.n	8004852 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	73fb      	strb	r3, [r7, #15]
      break;
 8004838:	e00b      	b.n	8004852 <DMA_CheckFifoParam+0xe6>
      break;
 800483a:	bf00      	nop
 800483c:	e00a      	b.n	8004854 <DMA_CheckFifoParam+0xe8>
      break;
 800483e:	bf00      	nop
 8004840:	e008      	b.n	8004854 <DMA_CheckFifoParam+0xe8>
      break;
 8004842:	bf00      	nop
 8004844:	e006      	b.n	8004854 <DMA_CheckFifoParam+0xe8>
      break;
 8004846:	bf00      	nop
 8004848:	e004      	b.n	8004854 <DMA_CheckFifoParam+0xe8>
      break;
 800484a:	bf00      	nop
 800484c:	e002      	b.n	8004854 <DMA_CheckFifoParam+0xe8>
      break;   
 800484e:	bf00      	nop
 8004850:	e000      	b.n	8004854 <DMA_CheckFifoParam+0xe8>
      break;
 8004852:	bf00      	nop
    }
  } 
  
  return status; 
 8004854:	7bfb      	ldrb	r3, [r7, #15]
}
 8004856:	4618      	mov	r0, r3
 8004858:	3714      	adds	r7, #20
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
 8004862:	bf00      	nop

08004864 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004864:	b480      	push	{r7}
 8004866:	b089      	sub	sp, #36	@ 0x24
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800486e:	2300      	movs	r3, #0
 8004870:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004872:	2300      	movs	r3, #0
 8004874:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004876:	2300      	movs	r3, #0
 8004878:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800487a:	2300      	movs	r3, #0
 800487c:	61fb      	str	r3, [r7, #28]
 800487e:	e159      	b.n	8004b34 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004880:	2201      	movs	r2, #1
 8004882:	69fb      	ldr	r3, [r7, #28]
 8004884:	fa02 f303 	lsl.w	r3, r2, r3
 8004888:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	697a      	ldr	r2, [r7, #20]
 8004890:	4013      	ands	r3, r2
 8004892:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004894:	693a      	ldr	r2, [r7, #16]
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	429a      	cmp	r2, r3
 800489a:	f040 8148 	bne.w	8004b2e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	f003 0303 	and.w	r3, r3, #3
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	d005      	beq.n	80048b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80048b2:	2b02      	cmp	r3, #2
 80048b4:	d130      	bne.n	8004918 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	005b      	lsls	r3, r3, #1
 80048c0:	2203      	movs	r2, #3
 80048c2:	fa02 f303 	lsl.w	r3, r2, r3
 80048c6:	43db      	mvns	r3, r3
 80048c8:	69ba      	ldr	r2, [r7, #24]
 80048ca:	4013      	ands	r3, r2
 80048cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	68da      	ldr	r2, [r3, #12]
 80048d2:	69fb      	ldr	r3, [r7, #28]
 80048d4:	005b      	lsls	r3, r3, #1
 80048d6:	fa02 f303 	lsl.w	r3, r2, r3
 80048da:	69ba      	ldr	r2, [r7, #24]
 80048dc:	4313      	orrs	r3, r2
 80048de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	69ba      	ldr	r2, [r7, #24]
 80048e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80048ec:	2201      	movs	r2, #1
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	fa02 f303 	lsl.w	r3, r2, r3
 80048f4:	43db      	mvns	r3, r3
 80048f6:	69ba      	ldr	r2, [r7, #24]
 80048f8:	4013      	ands	r3, r2
 80048fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	091b      	lsrs	r3, r3, #4
 8004902:	f003 0201 	and.w	r2, r3, #1
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	fa02 f303 	lsl.w	r3, r2, r3
 800490c:	69ba      	ldr	r2, [r7, #24]
 800490e:	4313      	orrs	r3, r2
 8004910:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	69ba      	ldr	r2, [r7, #24]
 8004916:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f003 0303 	and.w	r3, r3, #3
 8004920:	2b03      	cmp	r3, #3
 8004922:	d017      	beq.n	8004954 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800492a:	69fb      	ldr	r3, [r7, #28]
 800492c:	005b      	lsls	r3, r3, #1
 800492e:	2203      	movs	r2, #3
 8004930:	fa02 f303 	lsl.w	r3, r2, r3
 8004934:	43db      	mvns	r3, r3
 8004936:	69ba      	ldr	r2, [r7, #24]
 8004938:	4013      	ands	r3, r2
 800493a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	689a      	ldr	r2, [r3, #8]
 8004940:	69fb      	ldr	r3, [r7, #28]
 8004942:	005b      	lsls	r3, r3, #1
 8004944:	fa02 f303 	lsl.w	r3, r2, r3
 8004948:	69ba      	ldr	r2, [r7, #24]
 800494a:	4313      	orrs	r3, r2
 800494c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	69ba      	ldr	r2, [r7, #24]
 8004952:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f003 0303 	and.w	r3, r3, #3
 800495c:	2b02      	cmp	r3, #2
 800495e:	d123      	bne.n	80049a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004960:	69fb      	ldr	r3, [r7, #28]
 8004962:	08da      	lsrs	r2, r3, #3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	3208      	adds	r2, #8
 8004968:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800496c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	f003 0307 	and.w	r3, r3, #7
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	220f      	movs	r2, #15
 8004978:	fa02 f303 	lsl.w	r3, r2, r3
 800497c:	43db      	mvns	r3, r3
 800497e:	69ba      	ldr	r2, [r7, #24]
 8004980:	4013      	ands	r3, r2
 8004982:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	691a      	ldr	r2, [r3, #16]
 8004988:	69fb      	ldr	r3, [r7, #28]
 800498a:	f003 0307 	and.w	r3, r3, #7
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	fa02 f303 	lsl.w	r3, r2, r3
 8004994:	69ba      	ldr	r2, [r7, #24]
 8004996:	4313      	orrs	r3, r2
 8004998:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	08da      	lsrs	r2, r3, #3
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	3208      	adds	r2, #8
 80049a2:	69b9      	ldr	r1, [r7, #24]
 80049a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	005b      	lsls	r3, r3, #1
 80049b2:	2203      	movs	r2, #3
 80049b4:	fa02 f303 	lsl.w	r3, r2, r3
 80049b8:	43db      	mvns	r3, r3
 80049ba:	69ba      	ldr	r2, [r7, #24]
 80049bc:	4013      	ands	r3, r2
 80049be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	f003 0203 	and.w	r2, r3, #3
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	005b      	lsls	r3, r3, #1
 80049cc:	fa02 f303 	lsl.w	r3, r2, r3
 80049d0:	69ba      	ldr	r2, [r7, #24]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	69ba      	ldr	r2, [r7, #24]
 80049da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	f000 80a2 	beq.w	8004b2e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049ea:	2300      	movs	r3, #0
 80049ec:	60fb      	str	r3, [r7, #12]
 80049ee:	4b57      	ldr	r3, [pc, #348]	@ (8004b4c <HAL_GPIO_Init+0x2e8>)
 80049f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049f2:	4a56      	ldr	r2, [pc, #344]	@ (8004b4c <HAL_GPIO_Init+0x2e8>)
 80049f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80049f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80049fa:	4b54      	ldr	r3, [pc, #336]	@ (8004b4c <HAL_GPIO_Init+0x2e8>)
 80049fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a02:	60fb      	str	r3, [r7, #12]
 8004a04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004a06:	4a52      	ldr	r2, [pc, #328]	@ (8004b50 <HAL_GPIO_Init+0x2ec>)
 8004a08:	69fb      	ldr	r3, [r7, #28]
 8004a0a:	089b      	lsrs	r3, r3, #2
 8004a0c:	3302      	adds	r3, #2
 8004a0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004a14:	69fb      	ldr	r3, [r7, #28]
 8004a16:	f003 0303 	and.w	r3, r3, #3
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	220f      	movs	r2, #15
 8004a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a22:	43db      	mvns	r3, r3
 8004a24:	69ba      	ldr	r2, [r7, #24]
 8004a26:	4013      	ands	r3, r2
 8004a28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a49      	ldr	r2, [pc, #292]	@ (8004b54 <HAL_GPIO_Init+0x2f0>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d019      	beq.n	8004a66 <HAL_GPIO_Init+0x202>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a48      	ldr	r2, [pc, #288]	@ (8004b58 <HAL_GPIO_Init+0x2f4>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d013      	beq.n	8004a62 <HAL_GPIO_Init+0x1fe>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	4a47      	ldr	r2, [pc, #284]	@ (8004b5c <HAL_GPIO_Init+0x2f8>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d00d      	beq.n	8004a5e <HAL_GPIO_Init+0x1fa>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	4a46      	ldr	r2, [pc, #280]	@ (8004b60 <HAL_GPIO_Init+0x2fc>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d007      	beq.n	8004a5a <HAL_GPIO_Init+0x1f6>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4a45      	ldr	r2, [pc, #276]	@ (8004b64 <HAL_GPIO_Init+0x300>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d101      	bne.n	8004a56 <HAL_GPIO_Init+0x1f2>
 8004a52:	2304      	movs	r3, #4
 8004a54:	e008      	b.n	8004a68 <HAL_GPIO_Init+0x204>
 8004a56:	2307      	movs	r3, #7
 8004a58:	e006      	b.n	8004a68 <HAL_GPIO_Init+0x204>
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	e004      	b.n	8004a68 <HAL_GPIO_Init+0x204>
 8004a5e:	2302      	movs	r3, #2
 8004a60:	e002      	b.n	8004a68 <HAL_GPIO_Init+0x204>
 8004a62:	2301      	movs	r3, #1
 8004a64:	e000      	b.n	8004a68 <HAL_GPIO_Init+0x204>
 8004a66:	2300      	movs	r3, #0
 8004a68:	69fa      	ldr	r2, [r7, #28]
 8004a6a:	f002 0203 	and.w	r2, r2, #3
 8004a6e:	0092      	lsls	r2, r2, #2
 8004a70:	4093      	lsls	r3, r2
 8004a72:	69ba      	ldr	r2, [r7, #24]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004a78:	4935      	ldr	r1, [pc, #212]	@ (8004b50 <HAL_GPIO_Init+0x2ec>)
 8004a7a:	69fb      	ldr	r3, [r7, #28]
 8004a7c:	089b      	lsrs	r3, r3, #2
 8004a7e:	3302      	adds	r3, #2
 8004a80:	69ba      	ldr	r2, [r7, #24]
 8004a82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004a86:	4b38      	ldr	r3, [pc, #224]	@ (8004b68 <HAL_GPIO_Init+0x304>)
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	43db      	mvns	r3, r3
 8004a90:	69ba      	ldr	r2, [r7, #24]
 8004a92:	4013      	ands	r3, r2
 8004a94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d003      	beq.n	8004aaa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004aa2:	69ba      	ldr	r2, [r7, #24]
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004aaa:	4a2f      	ldr	r2, [pc, #188]	@ (8004b68 <HAL_GPIO_Init+0x304>)
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ab0:	4b2d      	ldr	r3, [pc, #180]	@ (8004b68 <HAL_GPIO_Init+0x304>)
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	43db      	mvns	r3, r3
 8004aba:	69ba      	ldr	r2, [r7, #24]
 8004abc:	4013      	ands	r3, r2
 8004abe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d003      	beq.n	8004ad4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004acc:	69ba      	ldr	r2, [r7, #24]
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ad4:	4a24      	ldr	r2, [pc, #144]	@ (8004b68 <HAL_GPIO_Init+0x304>)
 8004ad6:	69bb      	ldr	r3, [r7, #24]
 8004ad8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004ada:	4b23      	ldr	r3, [pc, #140]	@ (8004b68 <HAL_GPIO_Init+0x304>)
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	43db      	mvns	r3, r3
 8004ae4:	69ba      	ldr	r2, [r7, #24]
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d003      	beq.n	8004afe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004af6:	69ba      	ldr	r2, [r7, #24]
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004afe:	4a1a      	ldr	r2, [pc, #104]	@ (8004b68 <HAL_GPIO_Init+0x304>)
 8004b00:	69bb      	ldr	r3, [r7, #24]
 8004b02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b04:	4b18      	ldr	r3, [pc, #96]	@ (8004b68 <HAL_GPIO_Init+0x304>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	43db      	mvns	r3, r3
 8004b0e:	69ba      	ldr	r2, [r7, #24]
 8004b10:	4013      	ands	r3, r2
 8004b12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d003      	beq.n	8004b28 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004b20:	69ba      	ldr	r2, [r7, #24]
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004b28:	4a0f      	ldr	r2, [pc, #60]	@ (8004b68 <HAL_GPIO_Init+0x304>)
 8004b2a:	69bb      	ldr	r3, [r7, #24]
 8004b2c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	3301      	adds	r3, #1
 8004b32:	61fb      	str	r3, [r7, #28]
 8004b34:	69fb      	ldr	r3, [r7, #28]
 8004b36:	2b0f      	cmp	r3, #15
 8004b38:	f67f aea2 	bls.w	8004880 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004b3c:	bf00      	nop
 8004b3e:	bf00      	nop
 8004b40:	3724      	adds	r7, #36	@ 0x24
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr
 8004b4a:	bf00      	nop
 8004b4c:	40023800 	.word	0x40023800
 8004b50:	40013800 	.word	0x40013800
 8004b54:	40020000 	.word	0x40020000
 8004b58:	40020400 	.word	0x40020400
 8004b5c:	40020800 	.word	0x40020800
 8004b60:	40020c00 	.word	0x40020c00
 8004b64:	40021000 	.word	0x40021000
 8004b68:	40013c00 	.word	0x40013c00

08004b6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	460b      	mov	r3, r1
 8004b76:	807b      	strh	r3, [r7, #2]
 8004b78:	4613      	mov	r3, r2
 8004b7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004b7c:	787b      	ldrb	r3, [r7, #1]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d003      	beq.n	8004b8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b82:	887a      	ldrh	r2, [r7, #2]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004b88:	e003      	b.n	8004b92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004b8a:	887b      	ldrh	r3, [r7, #2]
 8004b8c:	041a      	lsls	r2, r3, #16
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	619a      	str	r2, [r3, #24]
}
 8004b92:	bf00      	nop
 8004b94:	370c      	adds	r7, #12
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr
	...

08004ba0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b086      	sub	sp, #24
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d101      	bne.n	8004bb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e267      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 0301 	and.w	r3, r3, #1
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d075      	beq.n	8004caa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004bbe:	4b88      	ldr	r3, [pc, #544]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	f003 030c 	and.w	r3, r3, #12
 8004bc6:	2b04      	cmp	r3, #4
 8004bc8:	d00c      	beq.n	8004be4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bca:	4b85      	ldr	r3, [pc, #532]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004bd2:	2b08      	cmp	r3, #8
 8004bd4:	d112      	bne.n	8004bfc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bd6:	4b82      	ldr	r3, [pc, #520]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bde:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004be2:	d10b      	bne.n	8004bfc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004be4:	4b7e      	ldr	r3, [pc, #504]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d05b      	beq.n	8004ca8 <HAL_RCC_OscConfig+0x108>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d157      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e242      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c04:	d106      	bne.n	8004c14 <HAL_RCC_OscConfig+0x74>
 8004c06:	4b76      	ldr	r3, [pc, #472]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a75      	ldr	r2, [pc, #468]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c10:	6013      	str	r3, [r2, #0]
 8004c12:	e01d      	b.n	8004c50 <HAL_RCC_OscConfig+0xb0>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c1c:	d10c      	bne.n	8004c38 <HAL_RCC_OscConfig+0x98>
 8004c1e:	4b70      	ldr	r3, [pc, #448]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a6f      	ldr	r2, [pc, #444]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c28:	6013      	str	r3, [r2, #0]
 8004c2a:	4b6d      	ldr	r3, [pc, #436]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a6c      	ldr	r2, [pc, #432]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c34:	6013      	str	r3, [r2, #0]
 8004c36:	e00b      	b.n	8004c50 <HAL_RCC_OscConfig+0xb0>
 8004c38:	4b69      	ldr	r3, [pc, #420]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a68      	ldr	r2, [pc, #416]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c42:	6013      	str	r3, [r2, #0]
 8004c44:	4b66      	ldr	r3, [pc, #408]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a65      	ldr	r2, [pc, #404]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d013      	beq.n	8004c80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c58:	f7fe fd88 	bl	800376c <HAL_GetTick>
 8004c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c5e:	e008      	b.n	8004c72 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c60:	f7fe fd84 	bl	800376c <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	2b64      	cmp	r3, #100	@ 0x64
 8004c6c:	d901      	bls.n	8004c72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e207      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c72:	4b5b      	ldr	r3, [pc, #364]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d0f0      	beq.n	8004c60 <HAL_RCC_OscConfig+0xc0>
 8004c7e:	e014      	b.n	8004caa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c80:	f7fe fd74 	bl	800376c <HAL_GetTick>
 8004c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c86:	e008      	b.n	8004c9a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c88:	f7fe fd70 	bl	800376c <HAL_GetTick>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	2b64      	cmp	r3, #100	@ 0x64
 8004c94:	d901      	bls.n	8004c9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e1f3      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c9a:	4b51      	ldr	r3, [pc, #324]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d1f0      	bne.n	8004c88 <HAL_RCC_OscConfig+0xe8>
 8004ca6:	e000      	b.n	8004caa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ca8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 0302 	and.w	r3, r3, #2
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d063      	beq.n	8004d7e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004cb6:	4b4a      	ldr	r3, [pc, #296]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	f003 030c 	and.w	r3, r3, #12
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d00b      	beq.n	8004cda <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004cc2:	4b47      	ldr	r3, [pc, #284]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004cca:	2b08      	cmp	r3, #8
 8004ccc:	d11c      	bne.n	8004d08 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004cce:	4b44      	ldr	r3, [pc, #272]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d116      	bne.n	8004d08 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cda:	4b41      	ldr	r3, [pc, #260]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 0302 	and.w	r3, r3, #2
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d005      	beq.n	8004cf2 <HAL_RCC_OscConfig+0x152>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	68db      	ldr	r3, [r3, #12]
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d001      	beq.n	8004cf2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e1c7      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cf2:	4b3b      	ldr	r3, [pc, #236]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	691b      	ldr	r3, [r3, #16]
 8004cfe:	00db      	lsls	r3, r3, #3
 8004d00:	4937      	ldr	r1, [pc, #220]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004d02:	4313      	orrs	r3, r2
 8004d04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d06:	e03a      	b.n	8004d7e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d020      	beq.n	8004d52 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d10:	4b34      	ldr	r3, [pc, #208]	@ (8004de4 <HAL_RCC_OscConfig+0x244>)
 8004d12:	2201      	movs	r2, #1
 8004d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d16:	f7fe fd29 	bl	800376c <HAL_GetTick>
 8004d1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d1c:	e008      	b.n	8004d30 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d1e:	f7fe fd25 	bl	800376c <HAL_GetTick>
 8004d22:	4602      	mov	r2, r0
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	1ad3      	subs	r3, r2, r3
 8004d28:	2b02      	cmp	r3, #2
 8004d2a:	d901      	bls.n	8004d30 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004d2c:	2303      	movs	r3, #3
 8004d2e:	e1a8      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d30:	4b2b      	ldr	r3, [pc, #172]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 0302 	and.w	r3, r3, #2
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d0f0      	beq.n	8004d1e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d3c:	4b28      	ldr	r3, [pc, #160]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	691b      	ldr	r3, [r3, #16]
 8004d48:	00db      	lsls	r3, r3, #3
 8004d4a:	4925      	ldr	r1, [pc, #148]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	600b      	str	r3, [r1, #0]
 8004d50:	e015      	b.n	8004d7e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d52:	4b24      	ldr	r3, [pc, #144]	@ (8004de4 <HAL_RCC_OscConfig+0x244>)
 8004d54:	2200      	movs	r2, #0
 8004d56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d58:	f7fe fd08 	bl	800376c <HAL_GetTick>
 8004d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d5e:	e008      	b.n	8004d72 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d60:	f7fe fd04 	bl	800376c <HAL_GetTick>
 8004d64:	4602      	mov	r2, r0
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	2b02      	cmp	r3, #2
 8004d6c:	d901      	bls.n	8004d72 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004d6e:	2303      	movs	r3, #3
 8004d70:	e187      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d72:	4b1b      	ldr	r3, [pc, #108]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f003 0302 	and.w	r3, r3, #2
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d1f0      	bne.n	8004d60 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0308 	and.w	r3, r3, #8
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d036      	beq.n	8004df8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	695b      	ldr	r3, [r3, #20]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d016      	beq.n	8004dc0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d92:	4b15      	ldr	r3, [pc, #84]	@ (8004de8 <HAL_RCC_OscConfig+0x248>)
 8004d94:	2201      	movs	r2, #1
 8004d96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d98:	f7fe fce8 	bl	800376c <HAL_GetTick>
 8004d9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d9e:	e008      	b.n	8004db2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004da0:	f7fe fce4 	bl	800376c <HAL_GetTick>
 8004da4:	4602      	mov	r2, r0
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	2b02      	cmp	r3, #2
 8004dac:	d901      	bls.n	8004db2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004dae:	2303      	movs	r3, #3
 8004db0:	e167      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004db2:	4b0b      	ldr	r3, [pc, #44]	@ (8004de0 <HAL_RCC_OscConfig+0x240>)
 8004db4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004db6:	f003 0302 	and.w	r3, r3, #2
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d0f0      	beq.n	8004da0 <HAL_RCC_OscConfig+0x200>
 8004dbe:	e01b      	b.n	8004df8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004dc0:	4b09      	ldr	r3, [pc, #36]	@ (8004de8 <HAL_RCC_OscConfig+0x248>)
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dc6:	f7fe fcd1 	bl	800376c <HAL_GetTick>
 8004dca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004dcc:	e00e      	b.n	8004dec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dce:	f7fe fccd 	bl	800376c <HAL_GetTick>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d907      	bls.n	8004dec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e150      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
 8004de0:	40023800 	.word	0x40023800
 8004de4:	42470000 	.word	0x42470000
 8004de8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004dec:	4b88      	ldr	r3, [pc, #544]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004dee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004df0:	f003 0302 	and.w	r3, r3, #2
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d1ea      	bne.n	8004dce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 0304 	and.w	r3, r3, #4
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	f000 8097 	beq.w	8004f34 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e06:	2300      	movs	r3, #0
 8004e08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e0a:	4b81      	ldr	r3, [pc, #516]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d10f      	bne.n	8004e36 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e16:	2300      	movs	r3, #0
 8004e18:	60bb      	str	r3, [r7, #8]
 8004e1a:	4b7d      	ldr	r3, [pc, #500]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e1e:	4a7c      	ldr	r2, [pc, #496]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004e20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e24:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e26:	4b7a      	ldr	r3, [pc, #488]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e2e:	60bb      	str	r3, [r7, #8]
 8004e30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e32:	2301      	movs	r3, #1
 8004e34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e36:	4b77      	ldr	r3, [pc, #476]	@ (8005014 <HAL_RCC_OscConfig+0x474>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d118      	bne.n	8004e74 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e42:	4b74      	ldr	r3, [pc, #464]	@ (8005014 <HAL_RCC_OscConfig+0x474>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a73      	ldr	r2, [pc, #460]	@ (8005014 <HAL_RCC_OscConfig+0x474>)
 8004e48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e4e:	f7fe fc8d 	bl	800376c <HAL_GetTick>
 8004e52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e54:	e008      	b.n	8004e68 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e56:	f7fe fc89 	bl	800376c <HAL_GetTick>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	693b      	ldr	r3, [r7, #16]
 8004e5e:	1ad3      	subs	r3, r2, r3
 8004e60:	2b02      	cmp	r3, #2
 8004e62:	d901      	bls.n	8004e68 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004e64:	2303      	movs	r3, #3
 8004e66:	e10c      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e68:	4b6a      	ldr	r3, [pc, #424]	@ (8005014 <HAL_RCC_OscConfig+0x474>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d0f0      	beq.n	8004e56 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d106      	bne.n	8004e8a <HAL_RCC_OscConfig+0x2ea>
 8004e7c:	4b64      	ldr	r3, [pc, #400]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004e7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e80:	4a63      	ldr	r2, [pc, #396]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004e82:	f043 0301 	orr.w	r3, r3, #1
 8004e86:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e88:	e01c      	b.n	8004ec4 <HAL_RCC_OscConfig+0x324>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	2b05      	cmp	r3, #5
 8004e90:	d10c      	bne.n	8004eac <HAL_RCC_OscConfig+0x30c>
 8004e92:	4b5f      	ldr	r3, [pc, #380]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004e94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e96:	4a5e      	ldr	r2, [pc, #376]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004e98:	f043 0304 	orr.w	r3, r3, #4
 8004e9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e9e:	4b5c      	ldr	r3, [pc, #368]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004ea0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ea2:	4a5b      	ldr	r2, [pc, #364]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004ea4:	f043 0301 	orr.w	r3, r3, #1
 8004ea8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004eaa:	e00b      	b.n	8004ec4 <HAL_RCC_OscConfig+0x324>
 8004eac:	4b58      	ldr	r3, [pc, #352]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004eae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eb0:	4a57      	ldr	r2, [pc, #348]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004eb2:	f023 0301 	bic.w	r3, r3, #1
 8004eb6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004eb8:	4b55      	ldr	r3, [pc, #340]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004eba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ebc:	4a54      	ldr	r2, [pc, #336]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004ebe:	f023 0304 	bic.w	r3, r3, #4
 8004ec2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d015      	beq.n	8004ef8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ecc:	f7fe fc4e 	bl	800376c <HAL_GetTick>
 8004ed0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ed2:	e00a      	b.n	8004eea <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ed4:	f7fe fc4a 	bl	800376c <HAL_GetTick>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d901      	bls.n	8004eea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e0cb      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eea:	4b49      	ldr	r3, [pc, #292]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004eec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eee:	f003 0302 	and.w	r3, r3, #2
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d0ee      	beq.n	8004ed4 <HAL_RCC_OscConfig+0x334>
 8004ef6:	e014      	b.n	8004f22 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ef8:	f7fe fc38 	bl	800376c <HAL_GetTick>
 8004efc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004efe:	e00a      	b.n	8004f16 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f00:	f7fe fc34 	bl	800376c <HAL_GetTick>
 8004f04:	4602      	mov	r2, r0
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d901      	bls.n	8004f16 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004f12:	2303      	movs	r3, #3
 8004f14:	e0b5      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f16:	4b3e      	ldr	r3, [pc, #248]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004f18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f1a:	f003 0302 	and.w	r3, r3, #2
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d1ee      	bne.n	8004f00 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004f22:	7dfb      	ldrb	r3, [r7, #23]
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d105      	bne.n	8004f34 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f28:	4b39      	ldr	r3, [pc, #228]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f2c:	4a38      	ldr	r2, [pc, #224]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004f2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f32:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	699b      	ldr	r3, [r3, #24]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	f000 80a1 	beq.w	8005080 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004f3e:	4b34      	ldr	r3, [pc, #208]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	f003 030c 	and.w	r3, r3, #12
 8004f46:	2b08      	cmp	r3, #8
 8004f48:	d05c      	beq.n	8005004 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	699b      	ldr	r3, [r3, #24]
 8004f4e:	2b02      	cmp	r3, #2
 8004f50:	d141      	bne.n	8004fd6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f52:	4b31      	ldr	r3, [pc, #196]	@ (8005018 <HAL_RCC_OscConfig+0x478>)
 8004f54:	2200      	movs	r2, #0
 8004f56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f58:	f7fe fc08 	bl	800376c <HAL_GetTick>
 8004f5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f5e:	e008      	b.n	8004f72 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f60:	f7fe fc04 	bl	800376c <HAL_GetTick>
 8004f64:	4602      	mov	r2, r0
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	1ad3      	subs	r3, r2, r3
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d901      	bls.n	8004f72 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004f6e:	2303      	movs	r3, #3
 8004f70:	e087      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f72:	4b27      	ldr	r3, [pc, #156]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d1f0      	bne.n	8004f60 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	69da      	ldr	r2, [r3, #28]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6a1b      	ldr	r3, [r3, #32]
 8004f86:	431a      	orrs	r2, r3
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f8c:	019b      	lsls	r3, r3, #6
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f94:	085b      	lsrs	r3, r3, #1
 8004f96:	3b01      	subs	r3, #1
 8004f98:	041b      	lsls	r3, r3, #16
 8004f9a:	431a      	orrs	r2, r3
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fa0:	061b      	lsls	r3, r3, #24
 8004fa2:	491b      	ldr	r1, [pc, #108]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004fa8:	4b1b      	ldr	r3, [pc, #108]	@ (8005018 <HAL_RCC_OscConfig+0x478>)
 8004faa:	2201      	movs	r2, #1
 8004fac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fae:	f7fe fbdd 	bl	800376c <HAL_GetTick>
 8004fb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fb4:	e008      	b.n	8004fc8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fb6:	f7fe fbd9 	bl	800376c <HAL_GetTick>
 8004fba:	4602      	mov	r2, r0
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	1ad3      	subs	r3, r2, r3
 8004fc0:	2b02      	cmp	r3, #2
 8004fc2:	d901      	bls.n	8004fc8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004fc4:	2303      	movs	r3, #3
 8004fc6:	e05c      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fc8:	4b11      	ldr	r3, [pc, #68]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d0f0      	beq.n	8004fb6 <HAL_RCC_OscConfig+0x416>
 8004fd4:	e054      	b.n	8005080 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fd6:	4b10      	ldr	r3, [pc, #64]	@ (8005018 <HAL_RCC_OscConfig+0x478>)
 8004fd8:	2200      	movs	r2, #0
 8004fda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fdc:	f7fe fbc6 	bl	800376c <HAL_GetTick>
 8004fe0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fe2:	e008      	b.n	8004ff6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fe4:	f7fe fbc2 	bl	800376c <HAL_GetTick>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d901      	bls.n	8004ff6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e045      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ff6:	4b06      	ldr	r3, [pc, #24]	@ (8005010 <HAL_RCC_OscConfig+0x470>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d1f0      	bne.n	8004fe4 <HAL_RCC_OscConfig+0x444>
 8005002:	e03d      	b.n	8005080 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	699b      	ldr	r3, [r3, #24]
 8005008:	2b01      	cmp	r3, #1
 800500a:	d107      	bne.n	800501c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e038      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
 8005010:	40023800 	.word	0x40023800
 8005014:	40007000 	.word	0x40007000
 8005018:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800501c:	4b1b      	ldr	r3, [pc, #108]	@ (800508c <HAL_RCC_OscConfig+0x4ec>)
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	699b      	ldr	r3, [r3, #24]
 8005026:	2b01      	cmp	r3, #1
 8005028:	d028      	beq.n	800507c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005034:	429a      	cmp	r2, r3
 8005036:	d121      	bne.n	800507c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005042:	429a      	cmp	r2, r3
 8005044:	d11a      	bne.n	800507c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800504c:	4013      	ands	r3, r2
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005052:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005054:	4293      	cmp	r3, r2
 8005056:	d111      	bne.n	800507c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005062:	085b      	lsrs	r3, r3, #1
 8005064:	3b01      	subs	r3, #1
 8005066:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005068:	429a      	cmp	r2, r3
 800506a:	d107      	bne.n	800507c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005076:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005078:	429a      	cmp	r2, r3
 800507a:	d001      	beq.n	8005080 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	e000      	b.n	8005082 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005080:	2300      	movs	r3, #0
}
 8005082:	4618      	mov	r0, r3
 8005084:	3718      	adds	r7, #24
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	40023800 	.word	0x40023800

08005090 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d101      	bne.n	80050a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	e0cc      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80050a4:	4b68      	ldr	r3, [pc, #416]	@ (8005248 <HAL_RCC_ClockConfig+0x1b8>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0307 	and.w	r3, r3, #7
 80050ac:	683a      	ldr	r2, [r7, #0]
 80050ae:	429a      	cmp	r2, r3
 80050b0:	d90c      	bls.n	80050cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050b2:	4b65      	ldr	r3, [pc, #404]	@ (8005248 <HAL_RCC_ClockConfig+0x1b8>)
 80050b4:	683a      	ldr	r2, [r7, #0]
 80050b6:	b2d2      	uxtb	r2, r2
 80050b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050ba:	4b63      	ldr	r3, [pc, #396]	@ (8005248 <HAL_RCC_ClockConfig+0x1b8>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 0307 	and.w	r3, r3, #7
 80050c2:	683a      	ldr	r2, [r7, #0]
 80050c4:	429a      	cmp	r2, r3
 80050c6:	d001      	beq.n	80050cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	e0b8      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 0302 	and.w	r3, r3, #2
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d020      	beq.n	800511a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0304 	and.w	r3, r3, #4
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d005      	beq.n	80050f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80050e4:	4b59      	ldr	r3, [pc, #356]	@ (800524c <HAL_RCC_ClockConfig+0x1bc>)
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	4a58      	ldr	r2, [pc, #352]	@ (800524c <HAL_RCC_ClockConfig+0x1bc>)
 80050ea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80050ee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f003 0308 	and.w	r3, r3, #8
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d005      	beq.n	8005108 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80050fc:	4b53      	ldr	r3, [pc, #332]	@ (800524c <HAL_RCC_ClockConfig+0x1bc>)
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	4a52      	ldr	r2, [pc, #328]	@ (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005102:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005106:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005108:	4b50      	ldr	r3, [pc, #320]	@ (800524c <HAL_RCC_ClockConfig+0x1bc>)
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	494d      	ldr	r1, [pc, #308]	@ (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005116:	4313      	orrs	r3, r2
 8005118:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 0301 	and.w	r3, r3, #1
 8005122:	2b00      	cmp	r3, #0
 8005124:	d044      	beq.n	80051b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	2b01      	cmp	r3, #1
 800512c:	d107      	bne.n	800513e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800512e:	4b47      	ldr	r3, [pc, #284]	@ (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005136:	2b00      	cmp	r3, #0
 8005138:	d119      	bne.n	800516e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e07f      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	2b02      	cmp	r3, #2
 8005144:	d003      	beq.n	800514e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800514a:	2b03      	cmp	r3, #3
 800514c:	d107      	bne.n	800515e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800514e:	4b3f      	ldr	r3, [pc, #252]	@ (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d109      	bne.n	800516e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e06f      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800515e:	4b3b      	ldr	r3, [pc, #236]	@ (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	2b00      	cmp	r3, #0
 8005168:	d101      	bne.n	800516e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e067      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800516e:	4b37      	ldr	r3, [pc, #220]	@ (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	f023 0203 	bic.w	r2, r3, #3
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	4934      	ldr	r1, [pc, #208]	@ (800524c <HAL_RCC_ClockConfig+0x1bc>)
 800517c:	4313      	orrs	r3, r2
 800517e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005180:	f7fe faf4 	bl	800376c <HAL_GetTick>
 8005184:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005186:	e00a      	b.n	800519e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005188:	f7fe faf0 	bl	800376c <HAL_GetTick>
 800518c:	4602      	mov	r2, r0
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	1ad3      	subs	r3, r2, r3
 8005192:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005196:	4293      	cmp	r3, r2
 8005198:	d901      	bls.n	800519e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800519a:	2303      	movs	r3, #3
 800519c:	e04f      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800519e:	4b2b      	ldr	r3, [pc, #172]	@ (800524c <HAL_RCC_ClockConfig+0x1bc>)
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	f003 020c 	and.w	r2, r3, #12
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	429a      	cmp	r2, r3
 80051ae:	d1eb      	bne.n	8005188 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80051b0:	4b25      	ldr	r3, [pc, #148]	@ (8005248 <HAL_RCC_ClockConfig+0x1b8>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 0307 	and.w	r3, r3, #7
 80051b8:	683a      	ldr	r2, [r7, #0]
 80051ba:	429a      	cmp	r2, r3
 80051bc:	d20c      	bcs.n	80051d8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051be:	4b22      	ldr	r3, [pc, #136]	@ (8005248 <HAL_RCC_ClockConfig+0x1b8>)
 80051c0:	683a      	ldr	r2, [r7, #0]
 80051c2:	b2d2      	uxtb	r2, r2
 80051c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051c6:	4b20      	ldr	r3, [pc, #128]	@ (8005248 <HAL_RCC_ClockConfig+0x1b8>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0307 	and.w	r3, r3, #7
 80051ce:	683a      	ldr	r2, [r7, #0]
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d001      	beq.n	80051d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e032      	b.n	800523e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 0304 	and.w	r3, r3, #4
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d008      	beq.n	80051f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051e4:	4b19      	ldr	r3, [pc, #100]	@ (800524c <HAL_RCC_ClockConfig+0x1bc>)
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	68db      	ldr	r3, [r3, #12]
 80051f0:	4916      	ldr	r1, [pc, #88]	@ (800524c <HAL_RCC_ClockConfig+0x1bc>)
 80051f2:	4313      	orrs	r3, r2
 80051f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 0308 	and.w	r3, r3, #8
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d009      	beq.n	8005216 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005202:	4b12      	ldr	r3, [pc, #72]	@ (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	691b      	ldr	r3, [r3, #16]
 800520e:	00db      	lsls	r3, r3, #3
 8005210:	490e      	ldr	r1, [pc, #56]	@ (800524c <HAL_RCC_ClockConfig+0x1bc>)
 8005212:	4313      	orrs	r3, r2
 8005214:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005216:	f000 f821 	bl	800525c <HAL_RCC_GetSysClockFreq>
 800521a:	4602      	mov	r2, r0
 800521c:	4b0b      	ldr	r3, [pc, #44]	@ (800524c <HAL_RCC_ClockConfig+0x1bc>)
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	091b      	lsrs	r3, r3, #4
 8005222:	f003 030f 	and.w	r3, r3, #15
 8005226:	490a      	ldr	r1, [pc, #40]	@ (8005250 <HAL_RCC_ClockConfig+0x1c0>)
 8005228:	5ccb      	ldrb	r3, [r1, r3]
 800522a:	fa22 f303 	lsr.w	r3, r2, r3
 800522e:	4a09      	ldr	r2, [pc, #36]	@ (8005254 <HAL_RCC_ClockConfig+0x1c4>)
 8005230:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005232:	4b09      	ldr	r3, [pc, #36]	@ (8005258 <HAL_RCC_ClockConfig+0x1c8>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4618      	mov	r0, r3
 8005238:	f7fe fa54 	bl	80036e4 <HAL_InitTick>

  return HAL_OK;
 800523c:	2300      	movs	r3, #0
}
 800523e:	4618      	mov	r0, r3
 8005240:	3710      	adds	r7, #16
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
 8005246:	bf00      	nop
 8005248:	40023c00 	.word	0x40023c00
 800524c:	40023800 	.word	0x40023800
 8005250:	0800d5e0 	.word	0x0800d5e0
 8005254:	2000002c 	.word	0x2000002c
 8005258:	20000030 	.word	0x20000030

0800525c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800525c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005260:	b094      	sub	sp, #80	@ 0x50
 8005262:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005264:	2300      	movs	r3, #0
 8005266:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005268:	2300      	movs	r3, #0
 800526a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800526c:	2300      	movs	r3, #0
 800526e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005270:	2300      	movs	r3, #0
 8005272:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005274:	4b79      	ldr	r3, [pc, #484]	@ (800545c <HAL_RCC_GetSysClockFreq+0x200>)
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	f003 030c 	and.w	r3, r3, #12
 800527c:	2b08      	cmp	r3, #8
 800527e:	d00d      	beq.n	800529c <HAL_RCC_GetSysClockFreq+0x40>
 8005280:	2b08      	cmp	r3, #8
 8005282:	f200 80e1 	bhi.w	8005448 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005286:	2b00      	cmp	r3, #0
 8005288:	d002      	beq.n	8005290 <HAL_RCC_GetSysClockFreq+0x34>
 800528a:	2b04      	cmp	r3, #4
 800528c:	d003      	beq.n	8005296 <HAL_RCC_GetSysClockFreq+0x3a>
 800528e:	e0db      	b.n	8005448 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005290:	4b73      	ldr	r3, [pc, #460]	@ (8005460 <HAL_RCC_GetSysClockFreq+0x204>)
 8005292:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005294:	e0db      	b.n	800544e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005296:	4b73      	ldr	r3, [pc, #460]	@ (8005464 <HAL_RCC_GetSysClockFreq+0x208>)
 8005298:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800529a:	e0d8      	b.n	800544e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800529c:	4b6f      	ldr	r3, [pc, #444]	@ (800545c <HAL_RCC_GetSysClockFreq+0x200>)
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052a4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80052a6:	4b6d      	ldr	r3, [pc, #436]	@ (800545c <HAL_RCC_GetSysClockFreq+0x200>)
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d063      	beq.n	800537a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052b2:	4b6a      	ldr	r3, [pc, #424]	@ (800545c <HAL_RCC_GetSysClockFreq+0x200>)
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	099b      	lsrs	r3, r3, #6
 80052b8:	2200      	movs	r2, #0
 80052ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80052bc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80052be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80052c6:	2300      	movs	r3, #0
 80052c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80052ca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80052ce:	4622      	mov	r2, r4
 80052d0:	462b      	mov	r3, r5
 80052d2:	f04f 0000 	mov.w	r0, #0
 80052d6:	f04f 0100 	mov.w	r1, #0
 80052da:	0159      	lsls	r1, r3, #5
 80052dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052e0:	0150      	lsls	r0, r2, #5
 80052e2:	4602      	mov	r2, r0
 80052e4:	460b      	mov	r3, r1
 80052e6:	4621      	mov	r1, r4
 80052e8:	1a51      	subs	r1, r2, r1
 80052ea:	6139      	str	r1, [r7, #16]
 80052ec:	4629      	mov	r1, r5
 80052ee:	eb63 0301 	sbc.w	r3, r3, r1
 80052f2:	617b      	str	r3, [r7, #20]
 80052f4:	f04f 0200 	mov.w	r2, #0
 80052f8:	f04f 0300 	mov.w	r3, #0
 80052fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005300:	4659      	mov	r1, fp
 8005302:	018b      	lsls	r3, r1, #6
 8005304:	4651      	mov	r1, sl
 8005306:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800530a:	4651      	mov	r1, sl
 800530c:	018a      	lsls	r2, r1, #6
 800530e:	4651      	mov	r1, sl
 8005310:	ebb2 0801 	subs.w	r8, r2, r1
 8005314:	4659      	mov	r1, fp
 8005316:	eb63 0901 	sbc.w	r9, r3, r1
 800531a:	f04f 0200 	mov.w	r2, #0
 800531e:	f04f 0300 	mov.w	r3, #0
 8005322:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005326:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800532a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800532e:	4690      	mov	r8, r2
 8005330:	4699      	mov	r9, r3
 8005332:	4623      	mov	r3, r4
 8005334:	eb18 0303 	adds.w	r3, r8, r3
 8005338:	60bb      	str	r3, [r7, #8]
 800533a:	462b      	mov	r3, r5
 800533c:	eb49 0303 	adc.w	r3, r9, r3
 8005340:	60fb      	str	r3, [r7, #12]
 8005342:	f04f 0200 	mov.w	r2, #0
 8005346:	f04f 0300 	mov.w	r3, #0
 800534a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800534e:	4629      	mov	r1, r5
 8005350:	024b      	lsls	r3, r1, #9
 8005352:	4621      	mov	r1, r4
 8005354:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005358:	4621      	mov	r1, r4
 800535a:	024a      	lsls	r2, r1, #9
 800535c:	4610      	mov	r0, r2
 800535e:	4619      	mov	r1, r3
 8005360:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005362:	2200      	movs	r2, #0
 8005364:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005366:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005368:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800536c:	f7fb fc94 	bl	8000c98 <__aeabi_uldivmod>
 8005370:	4602      	mov	r2, r0
 8005372:	460b      	mov	r3, r1
 8005374:	4613      	mov	r3, r2
 8005376:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005378:	e058      	b.n	800542c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800537a:	4b38      	ldr	r3, [pc, #224]	@ (800545c <HAL_RCC_GetSysClockFreq+0x200>)
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	099b      	lsrs	r3, r3, #6
 8005380:	2200      	movs	r2, #0
 8005382:	4618      	mov	r0, r3
 8005384:	4611      	mov	r1, r2
 8005386:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800538a:	623b      	str	r3, [r7, #32]
 800538c:	2300      	movs	r3, #0
 800538e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005390:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005394:	4642      	mov	r2, r8
 8005396:	464b      	mov	r3, r9
 8005398:	f04f 0000 	mov.w	r0, #0
 800539c:	f04f 0100 	mov.w	r1, #0
 80053a0:	0159      	lsls	r1, r3, #5
 80053a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80053a6:	0150      	lsls	r0, r2, #5
 80053a8:	4602      	mov	r2, r0
 80053aa:	460b      	mov	r3, r1
 80053ac:	4641      	mov	r1, r8
 80053ae:	ebb2 0a01 	subs.w	sl, r2, r1
 80053b2:	4649      	mov	r1, r9
 80053b4:	eb63 0b01 	sbc.w	fp, r3, r1
 80053b8:	f04f 0200 	mov.w	r2, #0
 80053bc:	f04f 0300 	mov.w	r3, #0
 80053c0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80053c4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80053c8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80053cc:	ebb2 040a 	subs.w	r4, r2, sl
 80053d0:	eb63 050b 	sbc.w	r5, r3, fp
 80053d4:	f04f 0200 	mov.w	r2, #0
 80053d8:	f04f 0300 	mov.w	r3, #0
 80053dc:	00eb      	lsls	r3, r5, #3
 80053de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80053e2:	00e2      	lsls	r2, r4, #3
 80053e4:	4614      	mov	r4, r2
 80053e6:	461d      	mov	r5, r3
 80053e8:	4643      	mov	r3, r8
 80053ea:	18e3      	adds	r3, r4, r3
 80053ec:	603b      	str	r3, [r7, #0]
 80053ee:	464b      	mov	r3, r9
 80053f0:	eb45 0303 	adc.w	r3, r5, r3
 80053f4:	607b      	str	r3, [r7, #4]
 80053f6:	f04f 0200 	mov.w	r2, #0
 80053fa:	f04f 0300 	mov.w	r3, #0
 80053fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005402:	4629      	mov	r1, r5
 8005404:	028b      	lsls	r3, r1, #10
 8005406:	4621      	mov	r1, r4
 8005408:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800540c:	4621      	mov	r1, r4
 800540e:	028a      	lsls	r2, r1, #10
 8005410:	4610      	mov	r0, r2
 8005412:	4619      	mov	r1, r3
 8005414:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005416:	2200      	movs	r2, #0
 8005418:	61bb      	str	r3, [r7, #24]
 800541a:	61fa      	str	r2, [r7, #28]
 800541c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005420:	f7fb fc3a 	bl	8000c98 <__aeabi_uldivmod>
 8005424:	4602      	mov	r2, r0
 8005426:	460b      	mov	r3, r1
 8005428:	4613      	mov	r3, r2
 800542a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800542c:	4b0b      	ldr	r3, [pc, #44]	@ (800545c <HAL_RCC_GetSysClockFreq+0x200>)
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	0c1b      	lsrs	r3, r3, #16
 8005432:	f003 0303 	and.w	r3, r3, #3
 8005436:	3301      	adds	r3, #1
 8005438:	005b      	lsls	r3, r3, #1
 800543a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800543c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800543e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005440:	fbb2 f3f3 	udiv	r3, r2, r3
 8005444:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005446:	e002      	b.n	800544e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005448:	4b05      	ldr	r3, [pc, #20]	@ (8005460 <HAL_RCC_GetSysClockFreq+0x204>)
 800544a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800544c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800544e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005450:	4618      	mov	r0, r3
 8005452:	3750      	adds	r7, #80	@ 0x50
 8005454:	46bd      	mov	sp, r7
 8005456:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800545a:	bf00      	nop
 800545c:	40023800 	.word	0x40023800
 8005460:	00f42400 	.word	0x00f42400
 8005464:	007a1200 	.word	0x007a1200

08005468 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005468:	b480      	push	{r7}
 800546a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800546c:	4b03      	ldr	r3, [pc, #12]	@ (800547c <HAL_RCC_GetHCLKFreq+0x14>)
 800546e:	681b      	ldr	r3, [r3, #0]
}
 8005470:	4618      	mov	r0, r3
 8005472:	46bd      	mov	sp, r7
 8005474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005478:	4770      	bx	lr
 800547a:	bf00      	nop
 800547c:	2000002c 	.word	0x2000002c

08005480 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005484:	f7ff fff0 	bl	8005468 <HAL_RCC_GetHCLKFreq>
 8005488:	4602      	mov	r2, r0
 800548a:	4b05      	ldr	r3, [pc, #20]	@ (80054a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	0a9b      	lsrs	r3, r3, #10
 8005490:	f003 0307 	and.w	r3, r3, #7
 8005494:	4903      	ldr	r1, [pc, #12]	@ (80054a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005496:	5ccb      	ldrb	r3, [r1, r3]
 8005498:	fa22 f303 	lsr.w	r3, r2, r3
}
 800549c:	4618      	mov	r0, r3
 800549e:	bd80      	pop	{r7, pc}
 80054a0:	40023800 	.word	0x40023800
 80054a4:	0800d5f0 	.word	0x0800d5f0

080054a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80054ac:	f7ff ffdc 	bl	8005468 <HAL_RCC_GetHCLKFreq>
 80054b0:	4602      	mov	r2, r0
 80054b2:	4b05      	ldr	r3, [pc, #20]	@ (80054c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	0b5b      	lsrs	r3, r3, #13
 80054b8:	f003 0307 	and.w	r3, r3, #7
 80054bc:	4903      	ldr	r1, [pc, #12]	@ (80054cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80054be:	5ccb      	ldrb	r3, [r1, r3]
 80054c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	40023800 	.word	0x40023800
 80054cc:	0800d5f0 	.word	0x0800d5f0

080054d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b082      	sub	sp, #8
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d101      	bne.n	80054e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e041      	b.n	8005566 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d106      	bne.n	80054fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f7fd fd7e 	bl	8002ff8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2202      	movs	r2, #2
 8005500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	3304      	adds	r3, #4
 800550c:	4619      	mov	r1, r3
 800550e:	4610      	mov	r0, r2
 8005510:	f000 fc64 	bl	8005ddc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2201      	movs	r2, #1
 8005518:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2201      	movs	r2, #1
 8005538:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2201      	movs	r2, #1
 8005540:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2201      	movs	r2, #1
 8005548:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2201      	movs	r2, #1
 8005550:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2201      	movs	r2, #1
 8005558:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005564:	2300      	movs	r3, #0
}
 8005566:	4618      	mov	r0, r3
 8005568:	3708      	adds	r7, #8
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}
	...

08005570 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b084      	sub	sp, #16
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
 8005578:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800557a:	2300      	movs	r3, #0
 800557c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d109      	bne.n	8005598 <HAL_TIM_PWM_Start_IT+0x28>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800558a:	b2db      	uxtb	r3, r3
 800558c:	2b01      	cmp	r3, #1
 800558e:	bf14      	ite	ne
 8005590:	2301      	movne	r3, #1
 8005592:	2300      	moveq	r3, #0
 8005594:	b2db      	uxtb	r3, r3
 8005596:	e022      	b.n	80055de <HAL_TIM_PWM_Start_IT+0x6e>
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	2b04      	cmp	r3, #4
 800559c:	d109      	bne.n	80055b2 <HAL_TIM_PWM_Start_IT+0x42>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	bf14      	ite	ne
 80055aa:	2301      	movne	r3, #1
 80055ac:	2300      	moveq	r3, #0
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	e015      	b.n	80055de <HAL_TIM_PWM_Start_IT+0x6e>
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	2b08      	cmp	r3, #8
 80055b6:	d109      	bne.n	80055cc <HAL_TIM_PWM_Start_IT+0x5c>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80055be:	b2db      	uxtb	r3, r3
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	bf14      	ite	ne
 80055c4:	2301      	movne	r3, #1
 80055c6:	2300      	moveq	r3, #0
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	e008      	b.n	80055de <HAL_TIM_PWM_Start_IT+0x6e>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055d2:	b2db      	uxtb	r3, r3
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	bf14      	ite	ne
 80055d8:	2301      	movne	r3, #1
 80055da:	2300      	moveq	r3, #0
 80055dc:	b2db      	uxtb	r3, r3
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d001      	beq.n	80055e6 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e0b3      	b.n	800574e <HAL_TIM_PWM_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d104      	bne.n	80055f6 <HAL_TIM_PWM_Start_IT+0x86>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2202      	movs	r2, #2
 80055f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055f4:	e013      	b.n	800561e <HAL_TIM_PWM_Start_IT+0xae>
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	2b04      	cmp	r3, #4
 80055fa:	d104      	bne.n	8005606 <HAL_TIM_PWM_Start_IT+0x96>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2202      	movs	r2, #2
 8005600:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005604:	e00b      	b.n	800561e <HAL_TIM_PWM_Start_IT+0xae>
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	2b08      	cmp	r3, #8
 800560a:	d104      	bne.n	8005616 <HAL_TIM_PWM_Start_IT+0xa6>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2202      	movs	r2, #2
 8005610:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005614:	e003      	b.n	800561e <HAL_TIM_PWM_Start_IT+0xae>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2202      	movs	r2, #2
 800561a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	2b0c      	cmp	r3, #12
 8005622:	d841      	bhi.n	80056a8 <HAL_TIM_PWM_Start_IT+0x138>
 8005624:	a201      	add	r2, pc, #4	@ (adr r2, 800562c <HAL_TIM_PWM_Start_IT+0xbc>)
 8005626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800562a:	bf00      	nop
 800562c:	08005661 	.word	0x08005661
 8005630:	080056a9 	.word	0x080056a9
 8005634:	080056a9 	.word	0x080056a9
 8005638:	080056a9 	.word	0x080056a9
 800563c:	08005673 	.word	0x08005673
 8005640:	080056a9 	.word	0x080056a9
 8005644:	080056a9 	.word	0x080056a9
 8005648:	080056a9 	.word	0x080056a9
 800564c:	08005685 	.word	0x08005685
 8005650:	080056a9 	.word	0x080056a9
 8005654:	080056a9 	.word	0x080056a9
 8005658:	080056a9 	.word	0x080056a9
 800565c:	08005697 	.word	0x08005697
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	68da      	ldr	r2, [r3, #12]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f042 0202 	orr.w	r2, r2, #2
 800566e:	60da      	str	r2, [r3, #12]
      break;
 8005670:	e01d      	b.n	80056ae <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	68da      	ldr	r2, [r3, #12]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f042 0204 	orr.w	r2, r2, #4
 8005680:	60da      	str	r2, [r3, #12]
      break;
 8005682:	e014      	b.n	80056ae <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	68da      	ldr	r2, [r3, #12]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f042 0208 	orr.w	r2, r2, #8
 8005692:	60da      	str	r2, [r3, #12]
      break;
 8005694:	e00b      	b.n	80056ae <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	68da      	ldr	r2, [r3, #12]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f042 0210 	orr.w	r2, r2, #16
 80056a4:	60da      	str	r2, [r3, #12]
      break;
 80056a6:	e002      	b.n	80056ae <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	73fb      	strb	r3, [r7, #15]
      break;
 80056ac:	bf00      	nop
  }

  if (status == HAL_OK)
 80056ae:	7bfb      	ldrb	r3, [r7, #15]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d14b      	bne.n	800574c <HAL_TIM_PWM_Start_IT+0x1dc>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	2201      	movs	r2, #1
 80056ba:	6839      	ldr	r1, [r7, #0]
 80056bc:	4618      	mov	r0, r3
 80056be:	f000 fd9f 	bl	8006200 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a24      	ldr	r2, [pc, #144]	@ (8005758 <HAL_TIM_PWM_Start_IT+0x1e8>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d107      	bne.n	80056dc <HAL_TIM_PWM_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80056da:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a1d      	ldr	r2, [pc, #116]	@ (8005758 <HAL_TIM_PWM_Start_IT+0x1e8>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d018      	beq.n	8005718 <HAL_TIM_PWM_Start_IT+0x1a8>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056ee:	d013      	beq.n	8005718 <HAL_TIM_PWM_Start_IT+0x1a8>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a19      	ldr	r2, [pc, #100]	@ (800575c <HAL_TIM_PWM_Start_IT+0x1ec>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d00e      	beq.n	8005718 <HAL_TIM_PWM_Start_IT+0x1a8>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a18      	ldr	r2, [pc, #96]	@ (8005760 <HAL_TIM_PWM_Start_IT+0x1f0>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d009      	beq.n	8005718 <HAL_TIM_PWM_Start_IT+0x1a8>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a16      	ldr	r2, [pc, #88]	@ (8005764 <HAL_TIM_PWM_Start_IT+0x1f4>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d004      	beq.n	8005718 <HAL_TIM_PWM_Start_IT+0x1a8>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a15      	ldr	r2, [pc, #84]	@ (8005768 <HAL_TIM_PWM_Start_IT+0x1f8>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d111      	bne.n	800573c <HAL_TIM_PWM_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	f003 0307 	and.w	r3, r3, #7
 8005722:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	2b06      	cmp	r3, #6
 8005728:	d010      	beq.n	800574c <HAL_TIM_PWM_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f042 0201 	orr.w	r2, r2, #1
 8005738:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800573a:	e007      	b.n	800574c <HAL_TIM_PWM_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f042 0201 	orr.w	r2, r2, #1
 800574a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800574c:	7bfb      	ldrb	r3, [r7, #15]
}
 800574e:	4618      	mov	r0, r3
 8005750:	3710      	adds	r7, #16
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}
 8005756:	bf00      	nop
 8005758:	40010000 	.word	0x40010000
 800575c:	40000400 	.word	0x40000400
 8005760:	40000800 	.word	0x40000800
 8005764:	40000c00 	.word	0x40000c00
 8005768:	40014000 	.word	0x40014000

0800576c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b086      	sub	sp, #24
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
 8005774:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d101      	bne.n	8005780 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800577c:	2301      	movs	r3, #1
 800577e:	e097      	b.n	80058b0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005786:	b2db      	uxtb	r3, r3
 8005788:	2b00      	cmp	r3, #0
 800578a:	d106      	bne.n	800579a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2200      	movs	r2, #0
 8005790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f7fd fc6f 	bl	8003078 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2202      	movs	r2, #2
 800579e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	6812      	ldr	r2, [r2, #0]
 80057ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80057b0:	f023 0307 	bic.w	r3, r3, #7
 80057b4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	3304      	adds	r3, #4
 80057be:	4619      	mov	r1, r3
 80057c0:	4610      	mov	r0, r2
 80057c2:	f000 fb0b 	bl	8005ddc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	699b      	ldr	r3, [r3, #24]
 80057d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	6a1b      	ldr	r3, [r3, #32]
 80057dc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	697a      	ldr	r2, [r7, #20]
 80057e4:	4313      	orrs	r3, r2
 80057e6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057ee:	f023 0303 	bic.w	r3, r3, #3
 80057f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	689a      	ldr	r2, [r3, #8]
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	699b      	ldr	r3, [r3, #24]
 80057fc:	021b      	lsls	r3, r3, #8
 80057fe:	4313      	orrs	r3, r2
 8005800:	693a      	ldr	r2, [r7, #16]
 8005802:	4313      	orrs	r3, r2
 8005804:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800580c:	f023 030c 	bic.w	r3, r3, #12
 8005810:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005818:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800581c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	68da      	ldr	r2, [r3, #12]
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	69db      	ldr	r3, [r3, #28]
 8005826:	021b      	lsls	r3, r3, #8
 8005828:	4313      	orrs	r3, r2
 800582a:	693a      	ldr	r2, [r7, #16]
 800582c:	4313      	orrs	r3, r2
 800582e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	691b      	ldr	r3, [r3, #16]
 8005834:	011a      	lsls	r2, r3, #4
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	6a1b      	ldr	r3, [r3, #32]
 800583a:	031b      	lsls	r3, r3, #12
 800583c:	4313      	orrs	r3, r2
 800583e:	693a      	ldr	r2, [r7, #16]
 8005840:	4313      	orrs	r3, r2
 8005842:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800584a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005852:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	685a      	ldr	r2, [r3, #4]
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	695b      	ldr	r3, [r3, #20]
 800585c:	011b      	lsls	r3, r3, #4
 800585e:	4313      	orrs	r3, r2
 8005860:	68fa      	ldr	r2, [r7, #12]
 8005862:	4313      	orrs	r3, r2
 8005864:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	697a      	ldr	r2, [r7, #20]
 800586c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	693a      	ldr	r2, [r7, #16]
 8005874:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	68fa      	ldr	r2, [r7, #12]
 800587c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2201      	movs	r2, #1
 8005882:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2201      	movs	r2, #1
 800588a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2201      	movs	r2, #1
 8005892:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2201      	movs	r2, #1
 800589a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2201      	movs	r2, #1
 80058a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2201      	movs	r2, #1
 80058aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058ae:	2300      	movs	r3, #0
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3718      	adds	r7, #24
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058c8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80058d0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80058d8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80058e0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d110      	bne.n	800590a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80058e8:	7bfb      	ldrb	r3, [r7, #15]
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d102      	bne.n	80058f4 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80058ee:	7b7b      	ldrb	r3, [r7, #13]
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d001      	beq.n	80058f8 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	e089      	b.n	8005a0c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2202      	movs	r2, #2
 80058fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2202      	movs	r2, #2
 8005904:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005908:	e031      	b.n	800596e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	2b04      	cmp	r3, #4
 800590e:	d110      	bne.n	8005932 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005910:	7bbb      	ldrb	r3, [r7, #14]
 8005912:	2b01      	cmp	r3, #1
 8005914:	d102      	bne.n	800591c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005916:	7b3b      	ldrb	r3, [r7, #12]
 8005918:	2b01      	cmp	r3, #1
 800591a:	d001      	beq.n	8005920 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	e075      	b.n	8005a0c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2202      	movs	r2, #2
 8005924:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2202      	movs	r2, #2
 800592c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005930:	e01d      	b.n	800596e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005932:	7bfb      	ldrb	r3, [r7, #15]
 8005934:	2b01      	cmp	r3, #1
 8005936:	d108      	bne.n	800594a <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005938:	7bbb      	ldrb	r3, [r7, #14]
 800593a:	2b01      	cmp	r3, #1
 800593c:	d105      	bne.n	800594a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800593e:	7b7b      	ldrb	r3, [r7, #13]
 8005940:	2b01      	cmp	r3, #1
 8005942:	d102      	bne.n	800594a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005944:	7b3b      	ldrb	r3, [r7, #12]
 8005946:	2b01      	cmp	r3, #1
 8005948:	d001      	beq.n	800594e <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e05e      	b.n	8005a0c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2202      	movs	r2, #2
 8005952:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2202      	movs	r2, #2
 800595a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2202      	movs	r2, #2
 8005962:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2202      	movs	r2, #2
 800596a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d003      	beq.n	800597c <HAL_TIM_Encoder_Start_IT+0xc4>
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	2b04      	cmp	r3, #4
 8005978:	d010      	beq.n	800599c <HAL_TIM_Encoder_Start_IT+0xe4>
 800597a:	e01f      	b.n	80059bc <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	2201      	movs	r2, #1
 8005982:	2100      	movs	r1, #0
 8005984:	4618      	mov	r0, r3
 8005986:	f000 fc3b 	bl	8006200 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	68da      	ldr	r2, [r3, #12]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f042 0202 	orr.w	r2, r2, #2
 8005998:	60da      	str	r2, [r3, #12]
      break;
 800599a:	e02e      	b.n	80059fa <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	2201      	movs	r2, #1
 80059a2:	2104      	movs	r1, #4
 80059a4:	4618      	mov	r0, r3
 80059a6:	f000 fc2b 	bl	8006200 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	68da      	ldr	r2, [r3, #12]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f042 0204 	orr.w	r2, r2, #4
 80059b8:	60da      	str	r2, [r3, #12]
      break;
 80059ba:	e01e      	b.n	80059fa <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	2201      	movs	r2, #1
 80059c2:	2100      	movs	r1, #0
 80059c4:	4618      	mov	r0, r3
 80059c6:	f000 fc1b 	bl	8006200 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	2201      	movs	r2, #1
 80059d0:	2104      	movs	r1, #4
 80059d2:	4618      	mov	r0, r3
 80059d4:	f000 fc14 	bl	8006200 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	68da      	ldr	r2, [r3, #12]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f042 0202 	orr.w	r2, r2, #2
 80059e6:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	68da      	ldr	r2, [r3, #12]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f042 0204 	orr.w	r2, r2, #4
 80059f6:	60da      	str	r2, [r3, #12]
      break;
 80059f8:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f042 0201 	orr.w	r2, r2, #1
 8005a08:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005a0a:	2300      	movs	r3, #0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3710      	adds	r7, #16
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	691b      	ldr	r3, [r3, #16]
 8005a2a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	f003 0302 	and.w	r3, r3, #2
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d020      	beq.n	8005a78 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	f003 0302 	and.w	r3, r3, #2
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d01b      	beq.n	8005a78 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f06f 0202 	mvn.w	r2, #2
 8005a48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2201      	movs	r2, #1
 8005a4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	699b      	ldr	r3, [r3, #24]
 8005a56:	f003 0303 	and.w	r3, r3, #3
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d003      	beq.n	8005a66 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f000 f99e 	bl	8005da0 <HAL_TIM_IC_CaptureCallback>
 8005a64:	e005      	b.n	8005a72 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f000 f990 	bl	8005d8c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	f000 f9a1 	bl	8005db4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2200      	movs	r2, #0
 8005a76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	f003 0304 	and.w	r3, r3, #4
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d020      	beq.n	8005ac4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f003 0304 	and.w	r3, r3, #4
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d01b      	beq.n	8005ac4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f06f 0204 	mvn.w	r2, #4
 8005a94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2202      	movs	r2, #2
 8005a9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	699b      	ldr	r3, [r3, #24]
 8005aa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d003      	beq.n	8005ab2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f000 f978 	bl	8005da0 <HAL_TIM_IC_CaptureCallback>
 8005ab0:	e005      	b.n	8005abe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f000 f96a 	bl	8005d8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f000 f97b 	bl	8005db4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	f003 0308 	and.w	r3, r3, #8
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d020      	beq.n	8005b10 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	f003 0308 	and.w	r3, r3, #8
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d01b      	beq.n	8005b10 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f06f 0208 	mvn.w	r2, #8
 8005ae0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2204      	movs	r2, #4
 8005ae6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	69db      	ldr	r3, [r3, #28]
 8005aee:	f003 0303 	and.w	r3, r3, #3
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d003      	beq.n	8005afe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f000 f952 	bl	8005da0 <HAL_TIM_IC_CaptureCallback>
 8005afc:	e005      	b.n	8005b0a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f000 f944 	bl	8005d8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f000 f955 	bl	8005db4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	f003 0310 	and.w	r3, r3, #16
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d020      	beq.n	8005b5c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	f003 0310 	and.w	r3, r3, #16
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d01b      	beq.n	8005b5c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f06f 0210 	mvn.w	r2, #16
 8005b2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2208      	movs	r2, #8
 8005b32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	69db      	ldr	r3, [r3, #28]
 8005b3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d003      	beq.n	8005b4a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f000 f92c 	bl	8005da0 <HAL_TIM_IC_CaptureCallback>
 8005b48:	e005      	b.n	8005b56 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 f91e 	bl	8005d8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f000 f92f 	bl	8005db4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	f003 0301 	and.w	r3, r3, #1
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d00c      	beq.n	8005b80 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	f003 0301 	and.w	r3, r3, #1
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d007      	beq.n	8005b80 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f06f 0201 	mvn.w	r2, #1
 8005b78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 f8fc 	bl	8005d78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d00c      	beq.n	8005ba4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d007      	beq.n	8005ba4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005b9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b9e:	6878      	ldr	r0, [r7, #4]
 8005ba0:	f000 fc1e 	bl	80063e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d00c      	beq.n	8005bc8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d007      	beq.n	8005bc8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005bc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 f900 	bl	8005dc8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	f003 0320 	and.w	r3, r3, #32
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d00c      	beq.n	8005bec <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	f003 0320 	and.w	r3, r3, #32
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d007      	beq.n	8005bec <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f06f 0220 	mvn.w	r2, #32
 8005be4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 fbf0 	bl	80063cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005bec:	bf00      	nop
 8005bee:	3710      	adds	r7, #16
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}

08005bf4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b086      	sub	sp, #24
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c00:	2300      	movs	r3, #0
 8005c02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	d101      	bne.n	8005c12 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005c0e:	2302      	movs	r3, #2
 8005c10:	e0ae      	b.n	8005d70 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2201      	movs	r2, #1
 8005c16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2b0c      	cmp	r3, #12
 8005c1e:	f200 809f 	bhi.w	8005d60 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005c22:	a201      	add	r2, pc, #4	@ (adr r2, 8005c28 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c28:	08005c5d 	.word	0x08005c5d
 8005c2c:	08005d61 	.word	0x08005d61
 8005c30:	08005d61 	.word	0x08005d61
 8005c34:	08005d61 	.word	0x08005d61
 8005c38:	08005c9d 	.word	0x08005c9d
 8005c3c:	08005d61 	.word	0x08005d61
 8005c40:	08005d61 	.word	0x08005d61
 8005c44:	08005d61 	.word	0x08005d61
 8005c48:	08005cdf 	.word	0x08005cdf
 8005c4c:	08005d61 	.word	0x08005d61
 8005c50:	08005d61 	.word	0x08005d61
 8005c54:	08005d61 	.word	0x08005d61
 8005c58:	08005d1f 	.word	0x08005d1f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	68b9      	ldr	r1, [r7, #8]
 8005c62:	4618      	mov	r0, r3
 8005c64:	f000 f940 	bl	8005ee8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	699a      	ldr	r2, [r3, #24]
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f042 0208 	orr.w	r2, r2, #8
 8005c76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	699a      	ldr	r2, [r3, #24]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f022 0204 	bic.w	r2, r2, #4
 8005c86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	6999      	ldr	r1, [r3, #24]
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	691a      	ldr	r2, [r3, #16]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	430a      	orrs	r2, r1
 8005c98:	619a      	str	r2, [r3, #24]
      break;
 8005c9a:	e064      	b.n	8005d66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68b9      	ldr	r1, [r7, #8]
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	f000 f986 	bl	8005fb4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	699a      	ldr	r2, [r3, #24]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005cb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	699a      	ldr	r2, [r3, #24]
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	6999      	ldr	r1, [r3, #24]
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	691b      	ldr	r3, [r3, #16]
 8005cd2:	021a      	lsls	r2, r3, #8
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	430a      	orrs	r2, r1
 8005cda:	619a      	str	r2, [r3, #24]
      break;
 8005cdc:	e043      	b.n	8005d66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	68b9      	ldr	r1, [r7, #8]
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f000 f9d1 	bl	800608c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	69da      	ldr	r2, [r3, #28]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f042 0208 	orr.w	r2, r2, #8
 8005cf8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	69da      	ldr	r2, [r3, #28]
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f022 0204 	bic.w	r2, r2, #4
 8005d08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	69d9      	ldr	r1, [r3, #28]
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	691a      	ldr	r2, [r3, #16]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	430a      	orrs	r2, r1
 8005d1a:	61da      	str	r2, [r3, #28]
      break;
 8005d1c:	e023      	b.n	8005d66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	68b9      	ldr	r1, [r7, #8]
 8005d24:	4618      	mov	r0, r3
 8005d26:	f000 fa1b 	bl	8006160 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	69da      	ldr	r2, [r3, #28]
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	69da      	ldr	r2, [r3, #28]
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	69d9      	ldr	r1, [r3, #28]
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	691b      	ldr	r3, [r3, #16]
 8005d54:	021a      	lsls	r2, r3, #8
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	430a      	orrs	r2, r1
 8005d5c:	61da      	str	r2, [r3, #28]
      break;
 8005d5e:	e002      	b.n	8005d66 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	75fb      	strb	r3, [r7, #23]
      break;
 8005d64:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005d6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3718      	adds	r7, #24
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b083      	sub	sp, #12
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005d80:	bf00      	nop
 8005d82:	370c      	adds	r7, #12
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr

08005d8c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b083      	sub	sp, #12
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d94:	bf00      	nop
 8005d96:	370c      	adds	r7, #12
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9e:	4770      	bx	lr

08005da0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b083      	sub	sp, #12
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005da8:	bf00      	nop
 8005daa:	370c      	adds	r7, #12
 8005dac:	46bd      	mov	sp, r7
 8005dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db2:	4770      	bx	lr

08005db4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005dbc:	bf00      	nop
 8005dbe:	370c      	adds	r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005dd0:	bf00      	nop
 8005dd2:	370c      	adds	r7, #12
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr

08005ddc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b085      	sub	sp, #20
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
 8005de4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	4a37      	ldr	r2, [pc, #220]	@ (8005ecc <TIM_Base_SetConfig+0xf0>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d00f      	beq.n	8005e14 <TIM_Base_SetConfig+0x38>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dfa:	d00b      	beq.n	8005e14 <TIM_Base_SetConfig+0x38>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	4a34      	ldr	r2, [pc, #208]	@ (8005ed0 <TIM_Base_SetConfig+0xf4>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d007      	beq.n	8005e14 <TIM_Base_SetConfig+0x38>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	4a33      	ldr	r2, [pc, #204]	@ (8005ed4 <TIM_Base_SetConfig+0xf8>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d003      	beq.n	8005e14 <TIM_Base_SetConfig+0x38>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	4a32      	ldr	r2, [pc, #200]	@ (8005ed8 <TIM_Base_SetConfig+0xfc>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d108      	bne.n	8005e26 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	68fa      	ldr	r2, [r7, #12]
 8005e22:	4313      	orrs	r3, r2
 8005e24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4a28      	ldr	r2, [pc, #160]	@ (8005ecc <TIM_Base_SetConfig+0xf0>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d01b      	beq.n	8005e66 <TIM_Base_SetConfig+0x8a>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e34:	d017      	beq.n	8005e66 <TIM_Base_SetConfig+0x8a>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	4a25      	ldr	r2, [pc, #148]	@ (8005ed0 <TIM_Base_SetConfig+0xf4>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d013      	beq.n	8005e66 <TIM_Base_SetConfig+0x8a>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4a24      	ldr	r2, [pc, #144]	@ (8005ed4 <TIM_Base_SetConfig+0xf8>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d00f      	beq.n	8005e66 <TIM_Base_SetConfig+0x8a>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	4a23      	ldr	r2, [pc, #140]	@ (8005ed8 <TIM_Base_SetConfig+0xfc>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d00b      	beq.n	8005e66 <TIM_Base_SetConfig+0x8a>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	4a22      	ldr	r2, [pc, #136]	@ (8005edc <TIM_Base_SetConfig+0x100>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d007      	beq.n	8005e66 <TIM_Base_SetConfig+0x8a>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	4a21      	ldr	r2, [pc, #132]	@ (8005ee0 <TIM_Base_SetConfig+0x104>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d003      	beq.n	8005e66 <TIM_Base_SetConfig+0x8a>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	4a20      	ldr	r2, [pc, #128]	@ (8005ee4 <TIM_Base_SetConfig+0x108>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d108      	bne.n	8005e78 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	68db      	ldr	r3, [r3, #12]
 8005e72:	68fa      	ldr	r2, [r7, #12]
 8005e74:	4313      	orrs	r3, r2
 8005e76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	695b      	ldr	r3, [r3, #20]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	689a      	ldr	r2, [r3, #8]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	4a0c      	ldr	r2, [pc, #48]	@ (8005ecc <TIM_Base_SetConfig+0xf0>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d103      	bne.n	8005ea6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	691a      	ldr	r2, [r3, #16]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f043 0204 	orr.w	r2, r3, #4
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2201      	movs	r2, #1
 8005eb6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	68fa      	ldr	r2, [r7, #12]
 8005ebc:	601a      	str	r2, [r3, #0]
}
 8005ebe:	bf00      	nop
 8005ec0:	3714      	adds	r7, #20
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec8:	4770      	bx	lr
 8005eca:	bf00      	nop
 8005ecc:	40010000 	.word	0x40010000
 8005ed0:	40000400 	.word	0x40000400
 8005ed4:	40000800 	.word	0x40000800
 8005ed8:	40000c00 	.word	0x40000c00
 8005edc:	40014000 	.word	0x40014000
 8005ee0:	40014400 	.word	0x40014400
 8005ee4:	40014800 	.word	0x40014800

08005ee8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b087      	sub	sp, #28
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
 8005ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6a1b      	ldr	r3, [r3, #32]
 8005ef6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6a1b      	ldr	r3, [r3, #32]
 8005efc:	f023 0201 	bic.w	r2, r3, #1
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	699b      	ldr	r3, [r3, #24]
 8005f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f023 0303 	bic.w	r3, r3, #3
 8005f1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	68fa      	ldr	r2, [r7, #12]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	f023 0302 	bic.w	r3, r3, #2
 8005f30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	689b      	ldr	r3, [r3, #8]
 8005f36:	697a      	ldr	r2, [r7, #20]
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	4a1c      	ldr	r2, [pc, #112]	@ (8005fb0 <TIM_OC1_SetConfig+0xc8>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d10c      	bne.n	8005f5e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	f023 0308 	bic.w	r3, r3, #8
 8005f4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	697a      	ldr	r2, [r7, #20]
 8005f52:	4313      	orrs	r3, r2
 8005f54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	f023 0304 	bic.w	r3, r3, #4
 8005f5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	4a13      	ldr	r2, [pc, #76]	@ (8005fb0 <TIM_OC1_SetConfig+0xc8>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d111      	bne.n	8005f8a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005f74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	695b      	ldr	r3, [r3, #20]
 8005f7a:	693a      	ldr	r2, [r7, #16]
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	699b      	ldr	r3, [r3, #24]
 8005f84:	693a      	ldr	r2, [r7, #16]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	693a      	ldr	r2, [r7, #16]
 8005f8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	68fa      	ldr	r2, [r7, #12]
 8005f94:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	685a      	ldr	r2, [r3, #4]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	697a      	ldr	r2, [r7, #20]
 8005fa2:	621a      	str	r2, [r3, #32]
}
 8005fa4:	bf00      	nop
 8005fa6:	371c      	adds	r7, #28
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr
 8005fb0:	40010000 	.word	0x40010000

08005fb4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b087      	sub	sp, #28
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6a1b      	ldr	r3, [r3, #32]
 8005fc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6a1b      	ldr	r3, [r3, #32]
 8005fc8:	f023 0210 	bic.w	r2, r3, #16
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	699b      	ldr	r3, [r3, #24]
 8005fda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fe2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	021b      	lsls	r3, r3, #8
 8005ff2:	68fa      	ldr	r2, [r7, #12]
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	f023 0320 	bic.w	r3, r3, #32
 8005ffe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	011b      	lsls	r3, r3, #4
 8006006:	697a      	ldr	r2, [r7, #20]
 8006008:	4313      	orrs	r3, r2
 800600a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	4a1e      	ldr	r2, [pc, #120]	@ (8006088 <TIM_OC2_SetConfig+0xd4>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d10d      	bne.n	8006030 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800601a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	68db      	ldr	r3, [r3, #12]
 8006020:	011b      	lsls	r3, r3, #4
 8006022:	697a      	ldr	r2, [r7, #20]
 8006024:	4313      	orrs	r3, r2
 8006026:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800602e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a15      	ldr	r2, [pc, #84]	@ (8006088 <TIM_OC2_SetConfig+0xd4>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d113      	bne.n	8006060 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800603e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006046:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	695b      	ldr	r3, [r3, #20]
 800604c:	009b      	lsls	r3, r3, #2
 800604e:	693a      	ldr	r2, [r7, #16]
 8006050:	4313      	orrs	r3, r2
 8006052:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	699b      	ldr	r3, [r3, #24]
 8006058:	009b      	lsls	r3, r3, #2
 800605a:	693a      	ldr	r2, [r7, #16]
 800605c:	4313      	orrs	r3, r2
 800605e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	693a      	ldr	r2, [r7, #16]
 8006064:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	68fa      	ldr	r2, [r7, #12]
 800606a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	685a      	ldr	r2, [r3, #4]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	697a      	ldr	r2, [r7, #20]
 8006078:	621a      	str	r2, [r3, #32]
}
 800607a:	bf00      	nop
 800607c:	371c      	adds	r7, #28
 800607e:	46bd      	mov	sp, r7
 8006080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006084:	4770      	bx	lr
 8006086:	bf00      	nop
 8006088:	40010000 	.word	0x40010000

0800608c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800608c:	b480      	push	{r7}
 800608e:	b087      	sub	sp, #28
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6a1b      	ldr	r3, [r3, #32]
 800609a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6a1b      	ldr	r3, [r3, #32]
 80060a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	69db      	ldr	r3, [r3, #28]
 80060b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f023 0303 	bic.w	r3, r3, #3
 80060c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	68fa      	ldr	r2, [r7, #12]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80060d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	689b      	ldr	r3, [r3, #8]
 80060da:	021b      	lsls	r3, r3, #8
 80060dc:	697a      	ldr	r2, [r7, #20]
 80060de:	4313      	orrs	r3, r2
 80060e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	4a1d      	ldr	r2, [pc, #116]	@ (800615c <TIM_OC3_SetConfig+0xd0>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d10d      	bne.n	8006106 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80060f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	68db      	ldr	r3, [r3, #12]
 80060f6:	021b      	lsls	r3, r3, #8
 80060f8:	697a      	ldr	r2, [r7, #20]
 80060fa:	4313      	orrs	r3, r2
 80060fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006104:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	4a14      	ldr	r2, [pc, #80]	@ (800615c <TIM_OC3_SetConfig+0xd0>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d113      	bne.n	8006136 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006114:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800611c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	695b      	ldr	r3, [r3, #20]
 8006122:	011b      	lsls	r3, r3, #4
 8006124:	693a      	ldr	r2, [r7, #16]
 8006126:	4313      	orrs	r3, r2
 8006128:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	699b      	ldr	r3, [r3, #24]
 800612e:	011b      	lsls	r3, r3, #4
 8006130:	693a      	ldr	r2, [r7, #16]
 8006132:	4313      	orrs	r3, r2
 8006134:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	693a      	ldr	r2, [r7, #16]
 800613a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	68fa      	ldr	r2, [r7, #12]
 8006140:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	685a      	ldr	r2, [r3, #4]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	697a      	ldr	r2, [r7, #20]
 800614e:	621a      	str	r2, [r3, #32]
}
 8006150:	bf00      	nop
 8006152:	371c      	adds	r7, #28
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr
 800615c:	40010000 	.word	0x40010000

08006160 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006160:	b480      	push	{r7}
 8006162:	b087      	sub	sp, #28
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6a1b      	ldr	r3, [r3, #32]
 800616e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6a1b      	ldr	r3, [r3, #32]
 8006174:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	69db      	ldr	r3, [r3, #28]
 8006186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800618e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006196:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	021b      	lsls	r3, r3, #8
 800619e:	68fa      	ldr	r2, [r7, #12]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80061aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	031b      	lsls	r3, r3, #12
 80061b2:	693a      	ldr	r2, [r7, #16]
 80061b4:	4313      	orrs	r3, r2
 80061b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4a10      	ldr	r2, [pc, #64]	@ (80061fc <TIM_OC4_SetConfig+0x9c>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d109      	bne.n	80061d4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80061c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	695b      	ldr	r3, [r3, #20]
 80061cc:	019b      	lsls	r3, r3, #6
 80061ce:	697a      	ldr	r2, [r7, #20]
 80061d0:	4313      	orrs	r3, r2
 80061d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	697a      	ldr	r2, [r7, #20]
 80061d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	68fa      	ldr	r2, [r7, #12]
 80061de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	685a      	ldr	r2, [r3, #4]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	693a      	ldr	r2, [r7, #16]
 80061ec:	621a      	str	r2, [r3, #32]
}
 80061ee:	bf00      	nop
 80061f0:	371c      	adds	r7, #28
 80061f2:	46bd      	mov	sp, r7
 80061f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f8:	4770      	bx	lr
 80061fa:	bf00      	nop
 80061fc:	40010000 	.word	0x40010000

08006200 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006200:	b480      	push	{r7}
 8006202:	b087      	sub	sp, #28
 8006204:	af00      	add	r7, sp, #0
 8006206:	60f8      	str	r0, [r7, #12]
 8006208:	60b9      	str	r1, [r7, #8]
 800620a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	f003 031f 	and.w	r3, r3, #31
 8006212:	2201      	movs	r2, #1
 8006214:	fa02 f303 	lsl.w	r3, r2, r3
 8006218:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	6a1a      	ldr	r2, [r3, #32]
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	43db      	mvns	r3, r3
 8006222:	401a      	ands	r2, r3
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	6a1a      	ldr	r2, [r3, #32]
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	f003 031f 	and.w	r3, r3, #31
 8006232:	6879      	ldr	r1, [r7, #4]
 8006234:	fa01 f303 	lsl.w	r3, r1, r3
 8006238:	431a      	orrs	r2, r3
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	621a      	str	r2, [r3, #32]
}
 800623e:	bf00      	nop
 8006240:	371c      	adds	r7, #28
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr
	...

0800624c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800624c:	b480      	push	{r7}
 800624e:	b085      	sub	sp, #20
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
 8006254:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800625c:	2b01      	cmp	r3, #1
 800625e:	d101      	bne.n	8006264 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006260:	2302      	movs	r3, #2
 8006262:	e050      	b.n	8006306 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2202      	movs	r2, #2
 8006270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	689b      	ldr	r3, [r3, #8]
 8006282:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800628a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	68fa      	ldr	r2, [r7, #12]
 8006292:	4313      	orrs	r3, r2
 8006294:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	68fa      	ldr	r2, [r7, #12]
 800629c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a1c      	ldr	r2, [pc, #112]	@ (8006314 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d018      	beq.n	80062da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062b0:	d013      	beq.n	80062da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a18      	ldr	r2, [pc, #96]	@ (8006318 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d00e      	beq.n	80062da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a16      	ldr	r2, [pc, #88]	@ (800631c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d009      	beq.n	80062da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a15      	ldr	r2, [pc, #84]	@ (8006320 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d004      	beq.n	80062da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a13      	ldr	r2, [pc, #76]	@ (8006324 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d10c      	bne.n	80062f4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	68ba      	ldr	r2, [r7, #8]
 80062e8:	4313      	orrs	r3, r2
 80062ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	68ba      	ldr	r2, [r7, #8]
 80062f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2201      	movs	r2, #1
 80062f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2200      	movs	r2, #0
 8006300:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006304:	2300      	movs	r3, #0
}
 8006306:	4618      	mov	r0, r3
 8006308:	3714      	adds	r7, #20
 800630a:	46bd      	mov	sp, r7
 800630c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006310:	4770      	bx	lr
 8006312:	bf00      	nop
 8006314:	40010000 	.word	0x40010000
 8006318:	40000400 	.word	0x40000400
 800631c:	40000800 	.word	0x40000800
 8006320:	40000c00 	.word	0x40000c00
 8006324:	40014000 	.word	0x40014000

08006328 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006328:	b480      	push	{r7}
 800632a:	b085      	sub	sp, #20
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
 8006330:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006332:	2300      	movs	r3, #0
 8006334:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800633c:	2b01      	cmp	r3, #1
 800633e:	d101      	bne.n	8006344 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006340:	2302      	movs	r3, #2
 8006342:	e03d      	b.n	80063c0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2201      	movs	r2, #1
 8006348:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	68db      	ldr	r3, [r3, #12]
 8006356:	4313      	orrs	r3, r2
 8006358:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	4313      	orrs	r3, r2
 8006366:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	4313      	orrs	r3, r2
 8006374:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4313      	orrs	r3, r2
 8006382:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	691b      	ldr	r3, [r3, #16]
 800638e:	4313      	orrs	r3, r2
 8006390:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	695b      	ldr	r3, [r3, #20]
 800639c:	4313      	orrs	r3, r2
 800639e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	69db      	ldr	r3, [r3, #28]
 80063aa:	4313      	orrs	r3, r2
 80063ac:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	68fa      	ldr	r2, [r7, #12]
 80063b4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2200      	movs	r2, #0
 80063ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80063be:	2300      	movs	r3, #0
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	3714      	adds	r7, #20
 80063c4:	46bd      	mov	sp, r7
 80063c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ca:	4770      	bx	lr

080063cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b083      	sub	sp, #12
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80063d4:	bf00      	nop
 80063d6:	370c      	adds	r7, #12
 80063d8:	46bd      	mov	sp, r7
 80063da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063de:	4770      	bx	lr

080063e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b083      	sub	sp, #12
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80063e8:	bf00      	nop
 80063ea:	370c      	adds	r7, #12
 80063ec:	46bd      	mov	sp, r7
 80063ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f2:	4770      	bx	lr

080063f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b082      	sub	sp, #8
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d101      	bne.n	8006406 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006402:	2301      	movs	r3, #1
 8006404:	e042      	b.n	800648c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800640c:	b2db      	uxtb	r3, r3
 800640e:	2b00      	cmp	r3, #0
 8006410:	d106      	bne.n	8006420 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f7fc ff30 	bl	8003280 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2224      	movs	r2, #36	@ 0x24
 8006424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	68da      	ldr	r2, [r3, #12]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006436:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	f000 fdd3 	bl	8006fe4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	691a      	ldr	r2, [r3, #16]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800644c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	695a      	ldr	r2, [r3, #20]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800645c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	68da      	ldr	r2, [r3, #12]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800646c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2200      	movs	r2, #0
 8006472:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2220      	movs	r2, #32
 8006478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2220      	movs	r2, #32
 8006480:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2200      	movs	r2, #0
 8006488:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800648a:	2300      	movs	r3, #0
}
 800648c:	4618      	mov	r0, r3
 800648e:	3708      	adds	r7, #8
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}

08006494 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b08a      	sub	sp, #40	@ 0x28
 8006498:	af02      	add	r7, sp, #8
 800649a:	60f8      	str	r0, [r7, #12]
 800649c:	60b9      	str	r1, [r7, #8]
 800649e:	603b      	str	r3, [r7, #0]
 80064a0:	4613      	mov	r3, r2
 80064a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80064a4:	2300      	movs	r3, #0
 80064a6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	2b20      	cmp	r3, #32
 80064b2:	d175      	bne.n	80065a0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d002      	beq.n	80064c0 <HAL_UART_Transmit+0x2c>
 80064ba:	88fb      	ldrh	r3, [r7, #6]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d101      	bne.n	80064c4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
 80064c2:	e06e      	b.n	80065a2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2200      	movs	r2, #0
 80064c8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	2221      	movs	r2, #33	@ 0x21
 80064ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80064d2:	f7fd f94b 	bl	800376c <HAL_GetTick>
 80064d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	88fa      	ldrh	r2, [r7, #6]
 80064dc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	88fa      	ldrh	r2, [r7, #6]
 80064e2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064ec:	d108      	bne.n	8006500 <HAL_UART_Transmit+0x6c>
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	691b      	ldr	r3, [r3, #16]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d104      	bne.n	8006500 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80064f6:	2300      	movs	r3, #0
 80064f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	61bb      	str	r3, [r7, #24]
 80064fe:	e003      	b.n	8006508 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006504:	2300      	movs	r3, #0
 8006506:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006508:	e02e      	b.n	8006568 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	9300      	str	r3, [sp, #0]
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	2200      	movs	r2, #0
 8006512:	2180      	movs	r1, #128	@ 0x80
 8006514:	68f8      	ldr	r0, [r7, #12]
 8006516:	f000 fb37 	bl	8006b88 <UART_WaitOnFlagUntilTimeout>
 800651a:	4603      	mov	r3, r0
 800651c:	2b00      	cmp	r3, #0
 800651e:	d005      	beq.n	800652c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	2220      	movs	r2, #32
 8006524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006528:	2303      	movs	r3, #3
 800652a:	e03a      	b.n	80065a2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800652c:	69fb      	ldr	r3, [r7, #28]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d10b      	bne.n	800654a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006532:	69bb      	ldr	r3, [r7, #24]
 8006534:	881b      	ldrh	r3, [r3, #0]
 8006536:	461a      	mov	r2, r3
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006540:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006542:	69bb      	ldr	r3, [r7, #24]
 8006544:	3302      	adds	r3, #2
 8006546:	61bb      	str	r3, [r7, #24]
 8006548:	e007      	b.n	800655a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800654a:	69fb      	ldr	r3, [r7, #28]
 800654c:	781a      	ldrb	r2, [r3, #0]
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	3301      	adds	r3, #1
 8006558:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800655e:	b29b      	uxth	r3, r3
 8006560:	3b01      	subs	r3, #1
 8006562:	b29a      	uxth	r2, r3
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800656c:	b29b      	uxth	r3, r3
 800656e:	2b00      	cmp	r3, #0
 8006570:	d1cb      	bne.n	800650a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	9300      	str	r3, [sp, #0]
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	2200      	movs	r2, #0
 800657a:	2140      	movs	r1, #64	@ 0x40
 800657c:	68f8      	ldr	r0, [r7, #12]
 800657e:	f000 fb03 	bl	8006b88 <UART_WaitOnFlagUntilTimeout>
 8006582:	4603      	mov	r3, r0
 8006584:	2b00      	cmp	r3, #0
 8006586:	d005      	beq.n	8006594 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	2220      	movs	r2, #32
 800658c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006590:	2303      	movs	r3, #3
 8006592:	e006      	b.n	80065a2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	2220      	movs	r2, #32
 8006598:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800659c:	2300      	movs	r3, #0
 800659e:	e000      	b.n	80065a2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80065a0:	2302      	movs	r3, #2
  }
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3720      	adds	r7, #32
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}

080065aa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80065aa:	b580      	push	{r7, lr}
 80065ac:	b084      	sub	sp, #16
 80065ae:	af00      	add	r7, sp, #0
 80065b0:	60f8      	str	r0, [r7, #12]
 80065b2:	60b9      	str	r1, [r7, #8]
 80065b4:	4613      	mov	r3, r2
 80065b6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80065be:	b2db      	uxtb	r3, r3
 80065c0:	2b20      	cmp	r3, #32
 80065c2:	d112      	bne.n	80065ea <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d002      	beq.n	80065d0 <HAL_UART_Receive_IT+0x26>
 80065ca:	88fb      	ldrh	r3, [r7, #6]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d101      	bne.n	80065d4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80065d0:	2301      	movs	r3, #1
 80065d2:	e00b      	b.n	80065ec <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2200      	movs	r2, #0
 80065d8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80065da:	88fb      	ldrh	r3, [r7, #6]
 80065dc:	461a      	mov	r2, r3
 80065de:	68b9      	ldr	r1, [r7, #8]
 80065e0:	68f8      	ldr	r0, [r7, #12]
 80065e2:	f000 fb2a 	bl	8006c3a <UART_Start_Receive_IT>
 80065e6:	4603      	mov	r3, r0
 80065e8:	e000      	b.n	80065ec <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80065ea:	2302      	movs	r3, #2
  }
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3710      	adds	r7, #16
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}

080065f4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b0ba      	sub	sp, #232	@ 0xe8
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68db      	ldr	r3, [r3, #12]
 800660c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	695b      	ldr	r3, [r3, #20]
 8006616:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800661a:	2300      	movs	r3, #0
 800661c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006620:	2300      	movs	r3, #0
 8006622:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800662a:	f003 030f 	and.w	r3, r3, #15
 800662e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006632:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006636:	2b00      	cmp	r3, #0
 8006638:	d10f      	bne.n	800665a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800663a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800663e:	f003 0320 	and.w	r3, r3, #32
 8006642:	2b00      	cmp	r3, #0
 8006644:	d009      	beq.n	800665a <HAL_UART_IRQHandler+0x66>
 8006646:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800664a:	f003 0320 	and.w	r3, r3, #32
 800664e:	2b00      	cmp	r3, #0
 8006650:	d003      	beq.n	800665a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f000 fc07 	bl	8006e66 <UART_Receive_IT>
      return;
 8006658:	e273      	b.n	8006b42 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800665a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800665e:	2b00      	cmp	r3, #0
 8006660:	f000 80de 	beq.w	8006820 <HAL_UART_IRQHandler+0x22c>
 8006664:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006668:	f003 0301 	and.w	r3, r3, #1
 800666c:	2b00      	cmp	r3, #0
 800666e:	d106      	bne.n	800667e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006670:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006674:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006678:	2b00      	cmp	r3, #0
 800667a:	f000 80d1 	beq.w	8006820 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800667e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006682:	f003 0301 	and.w	r3, r3, #1
 8006686:	2b00      	cmp	r3, #0
 8006688:	d00b      	beq.n	80066a2 <HAL_UART_IRQHandler+0xae>
 800668a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800668e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006692:	2b00      	cmp	r3, #0
 8006694:	d005      	beq.n	80066a2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800669a:	f043 0201 	orr.w	r2, r3, #1
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80066a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066a6:	f003 0304 	and.w	r3, r3, #4
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d00b      	beq.n	80066c6 <HAL_UART_IRQHandler+0xd2>
 80066ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066b2:	f003 0301 	and.w	r3, r3, #1
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d005      	beq.n	80066c6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066be:	f043 0202 	orr.w	r2, r3, #2
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80066c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066ca:	f003 0302 	and.w	r3, r3, #2
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d00b      	beq.n	80066ea <HAL_UART_IRQHandler+0xf6>
 80066d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066d6:	f003 0301 	and.w	r3, r3, #1
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d005      	beq.n	80066ea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066e2:	f043 0204 	orr.w	r2, r3, #4
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80066ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066ee:	f003 0308 	and.w	r3, r3, #8
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d011      	beq.n	800671a <HAL_UART_IRQHandler+0x126>
 80066f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066fa:	f003 0320 	and.w	r3, r3, #32
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d105      	bne.n	800670e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006702:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006706:	f003 0301 	and.w	r3, r3, #1
 800670a:	2b00      	cmp	r3, #0
 800670c:	d005      	beq.n	800671a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006712:	f043 0208 	orr.w	r2, r3, #8
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800671e:	2b00      	cmp	r3, #0
 8006720:	f000 820a 	beq.w	8006b38 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006724:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006728:	f003 0320 	and.w	r3, r3, #32
 800672c:	2b00      	cmp	r3, #0
 800672e:	d008      	beq.n	8006742 <HAL_UART_IRQHandler+0x14e>
 8006730:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006734:	f003 0320 	and.w	r3, r3, #32
 8006738:	2b00      	cmp	r3, #0
 800673a:	d002      	beq.n	8006742 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f000 fb92 	bl	8006e66 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	695b      	ldr	r3, [r3, #20]
 8006748:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800674c:	2b40      	cmp	r3, #64	@ 0x40
 800674e:	bf0c      	ite	eq
 8006750:	2301      	moveq	r3, #1
 8006752:	2300      	movne	r3, #0
 8006754:	b2db      	uxtb	r3, r3
 8006756:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800675e:	f003 0308 	and.w	r3, r3, #8
 8006762:	2b00      	cmp	r3, #0
 8006764:	d103      	bne.n	800676e <HAL_UART_IRQHandler+0x17a>
 8006766:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800676a:	2b00      	cmp	r3, #0
 800676c:	d04f      	beq.n	800680e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f000 fa9d 	bl	8006cae <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	695b      	ldr	r3, [r3, #20]
 800677a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800677e:	2b40      	cmp	r3, #64	@ 0x40
 8006780:	d141      	bne.n	8006806 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	3314      	adds	r3, #20
 8006788:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800678c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006790:	e853 3f00 	ldrex	r3, [r3]
 8006794:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006798:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800679c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	3314      	adds	r3, #20
 80067aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80067ae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80067b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80067ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80067be:	e841 2300 	strex	r3, r2, [r1]
 80067c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80067c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d1d9      	bne.n	8006782 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d013      	beq.n	80067fe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067da:	4a8a      	ldr	r2, [pc, #552]	@ (8006a04 <HAL_UART_IRQHandler+0x410>)
 80067dc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067e2:	4618      	mov	r0, r3
 80067e4:	f7fd fde0 	bl	80043a8 <HAL_DMA_Abort_IT>
 80067e8:	4603      	mov	r3, r0
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d016      	beq.n	800681c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067f4:	687a      	ldr	r2, [r7, #4]
 80067f6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80067f8:	4610      	mov	r0, r2
 80067fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067fc:	e00e      	b.n	800681c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f000 f9ac 	bl	8006b5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006804:	e00a      	b.n	800681c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f000 f9a8 	bl	8006b5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800680c:	e006      	b.n	800681c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f000 f9a4 	bl	8006b5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2200      	movs	r2, #0
 8006818:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800681a:	e18d      	b.n	8006b38 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800681c:	bf00      	nop
    return;
 800681e:	e18b      	b.n	8006b38 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006824:	2b01      	cmp	r3, #1
 8006826:	f040 8167 	bne.w	8006af8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800682a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800682e:	f003 0310 	and.w	r3, r3, #16
 8006832:	2b00      	cmp	r3, #0
 8006834:	f000 8160 	beq.w	8006af8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006838:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800683c:	f003 0310 	and.w	r3, r3, #16
 8006840:	2b00      	cmp	r3, #0
 8006842:	f000 8159 	beq.w	8006af8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006846:	2300      	movs	r3, #0
 8006848:	60bb      	str	r3, [r7, #8]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	60bb      	str	r3, [r7, #8]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	60bb      	str	r3, [r7, #8]
 800685a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	695b      	ldr	r3, [r3, #20]
 8006862:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006866:	2b40      	cmp	r3, #64	@ 0x40
 8006868:	f040 80ce 	bne.w	8006a08 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006878:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800687c:	2b00      	cmp	r3, #0
 800687e:	f000 80a9 	beq.w	80069d4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006886:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800688a:	429a      	cmp	r2, r3
 800688c:	f080 80a2 	bcs.w	80069d4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006896:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800689c:	69db      	ldr	r3, [r3, #28]
 800689e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068a2:	f000 8088 	beq.w	80069b6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	330c      	adds	r3, #12
 80068ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80068b4:	e853 3f00 	ldrex	r3, [r3]
 80068b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80068bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80068c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	330c      	adds	r3, #12
 80068ce:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80068d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80068d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068da:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80068de:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80068e2:	e841 2300 	strex	r3, r2, [r1]
 80068e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80068ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d1d9      	bne.n	80068a6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	3314      	adds	r3, #20
 80068f8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80068fc:	e853 3f00 	ldrex	r3, [r3]
 8006900:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006902:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006904:	f023 0301 	bic.w	r3, r3, #1
 8006908:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	3314      	adds	r3, #20
 8006912:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006916:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800691a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800691c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800691e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006922:	e841 2300 	strex	r3, r2, [r1]
 8006926:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006928:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800692a:	2b00      	cmp	r3, #0
 800692c:	d1e1      	bne.n	80068f2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	3314      	adds	r3, #20
 8006934:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006936:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006938:	e853 3f00 	ldrex	r3, [r3]
 800693c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800693e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006940:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006944:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	3314      	adds	r3, #20
 800694e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006952:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006954:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006956:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006958:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800695a:	e841 2300 	strex	r3, r2, [r1]
 800695e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006960:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006962:	2b00      	cmp	r3, #0
 8006964:	d1e3      	bne.n	800692e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2220      	movs	r2, #32
 800696a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2200      	movs	r2, #0
 8006972:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	330c      	adds	r3, #12
 800697a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800697c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800697e:	e853 3f00 	ldrex	r3, [r3]
 8006982:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006984:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006986:	f023 0310 	bic.w	r3, r3, #16
 800698a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	330c      	adds	r3, #12
 8006994:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006998:	65ba      	str	r2, [r7, #88]	@ 0x58
 800699a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800699c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800699e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80069a0:	e841 2300 	strex	r3, r2, [r1]
 80069a4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80069a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d1e3      	bne.n	8006974 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069b0:	4618      	mov	r0, r3
 80069b2:	f7fd fc89 	bl	80042c8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2202      	movs	r2, #2
 80069ba:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80069c4:	b29b      	uxth	r3, r3
 80069c6:	1ad3      	subs	r3, r2, r3
 80069c8:	b29b      	uxth	r3, r3
 80069ca:	4619      	mov	r1, r3
 80069cc:	6878      	ldr	r0, [r7, #4]
 80069ce:	f000 f8cf 	bl	8006b70 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80069d2:	e0b3      	b.n	8006b3c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80069d8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069dc:	429a      	cmp	r2, r3
 80069de:	f040 80ad 	bne.w	8006b3c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069e6:	69db      	ldr	r3, [r3, #28]
 80069e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069ec:	f040 80a6 	bne.w	8006b3c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2202      	movs	r2, #2
 80069f4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80069fa:	4619      	mov	r1, r3
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f000 f8b7 	bl	8006b70 <HAL_UARTEx_RxEventCallback>
      return;
 8006a02:	e09b      	b.n	8006b3c <HAL_UART_IRQHandler+0x548>
 8006a04:	08006d75 	.word	0x08006d75
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006a10:	b29b      	uxth	r3, r3
 8006a12:	1ad3      	subs	r3, r2, r3
 8006a14:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006a1c:	b29b      	uxth	r3, r3
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	f000 808e 	beq.w	8006b40 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006a24:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	f000 8089 	beq.w	8006b40 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	330c      	adds	r3, #12
 8006a34:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a38:	e853 3f00 	ldrex	r3, [r3]
 8006a3c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a40:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a44:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	330c      	adds	r3, #12
 8006a4e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006a52:	647a      	str	r2, [r7, #68]	@ 0x44
 8006a54:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a56:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a58:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a5a:	e841 2300 	strex	r3, r2, [r1]
 8006a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d1e3      	bne.n	8006a2e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	3314      	adds	r3, #20
 8006a6c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a70:	e853 3f00 	ldrex	r3, [r3]
 8006a74:	623b      	str	r3, [r7, #32]
   return(result);
 8006a76:	6a3b      	ldr	r3, [r7, #32]
 8006a78:	f023 0301 	bic.w	r3, r3, #1
 8006a7c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	3314      	adds	r3, #20
 8006a86:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006a8a:	633a      	str	r2, [r7, #48]	@ 0x30
 8006a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a8e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a92:	e841 2300 	strex	r3, r2, [r1]
 8006a96:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d1e3      	bne.n	8006a66 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2220      	movs	r2, #32
 8006aa2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	330c      	adds	r3, #12
 8006ab2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	e853 3f00 	ldrex	r3, [r3]
 8006aba:	60fb      	str	r3, [r7, #12]
   return(result);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f023 0310 	bic.w	r3, r3, #16
 8006ac2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	330c      	adds	r3, #12
 8006acc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006ad0:	61fa      	str	r2, [r7, #28]
 8006ad2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad4:	69b9      	ldr	r1, [r7, #24]
 8006ad6:	69fa      	ldr	r2, [r7, #28]
 8006ad8:	e841 2300 	strex	r3, r2, [r1]
 8006adc:	617b      	str	r3, [r7, #20]
   return(result);
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d1e3      	bne.n	8006aac <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2202      	movs	r2, #2
 8006ae8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006aea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006aee:	4619      	mov	r1, r3
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	f000 f83d 	bl	8006b70 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006af6:	e023      	b.n	8006b40 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006af8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006afc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d009      	beq.n	8006b18 <HAL_UART_IRQHandler+0x524>
 8006b04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d003      	beq.n	8006b18 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f000 f940 	bl	8006d96 <UART_Transmit_IT>
    return;
 8006b16:	e014      	b.n	8006b42 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006b18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d00e      	beq.n	8006b42 <HAL_UART_IRQHandler+0x54e>
 8006b24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d008      	beq.n	8006b42 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f000 f980 	bl	8006e36 <UART_EndTransmit_IT>
    return;
 8006b36:	e004      	b.n	8006b42 <HAL_UART_IRQHandler+0x54e>
    return;
 8006b38:	bf00      	nop
 8006b3a:	e002      	b.n	8006b42 <HAL_UART_IRQHandler+0x54e>
      return;
 8006b3c:	bf00      	nop
 8006b3e:	e000      	b.n	8006b42 <HAL_UART_IRQHandler+0x54e>
      return;
 8006b40:	bf00      	nop
  }
}
 8006b42:	37e8      	adds	r7, #232	@ 0xe8
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bd80      	pop	{r7, pc}

08006b48 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b083      	sub	sp, #12
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006b50:	bf00      	nop
 8006b52:	370c      	adds	r7, #12
 8006b54:	46bd      	mov	sp, r7
 8006b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5a:	4770      	bx	lr

08006b5c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b083      	sub	sp, #12
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006b64:	bf00      	nop
 8006b66:	370c      	adds	r7, #12
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr

08006b70 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b083      	sub	sp, #12
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
 8006b78:	460b      	mov	r3, r1
 8006b7a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006b7c:	bf00      	nop
 8006b7e:	370c      	adds	r7, #12
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr

08006b88 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b086      	sub	sp, #24
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	60f8      	str	r0, [r7, #12]
 8006b90:	60b9      	str	r1, [r7, #8]
 8006b92:	603b      	str	r3, [r7, #0]
 8006b94:	4613      	mov	r3, r2
 8006b96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b98:	e03b      	b.n	8006c12 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b9a:	6a3b      	ldr	r3, [r7, #32]
 8006b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ba0:	d037      	beq.n	8006c12 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ba2:	f7fc fde3 	bl	800376c <HAL_GetTick>
 8006ba6:	4602      	mov	r2, r0
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	1ad3      	subs	r3, r2, r3
 8006bac:	6a3a      	ldr	r2, [r7, #32]
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	d302      	bcc.n	8006bb8 <UART_WaitOnFlagUntilTimeout+0x30>
 8006bb2:	6a3b      	ldr	r3, [r7, #32]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d101      	bne.n	8006bbc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006bb8:	2303      	movs	r3, #3
 8006bba:	e03a      	b.n	8006c32 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	68db      	ldr	r3, [r3, #12]
 8006bc2:	f003 0304 	and.w	r3, r3, #4
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d023      	beq.n	8006c12 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	2b80      	cmp	r3, #128	@ 0x80
 8006bce:	d020      	beq.n	8006c12 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	2b40      	cmp	r3, #64	@ 0x40
 8006bd4:	d01d      	beq.n	8006c12 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f003 0308 	and.w	r3, r3, #8
 8006be0:	2b08      	cmp	r3, #8
 8006be2:	d116      	bne.n	8006c12 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006be4:	2300      	movs	r3, #0
 8006be6:	617b      	str	r3, [r7, #20]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	617b      	str	r3, [r7, #20]
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	685b      	ldr	r3, [r3, #4]
 8006bf6:	617b      	str	r3, [r7, #20]
 8006bf8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006bfa:	68f8      	ldr	r0, [r7, #12]
 8006bfc:	f000 f857 	bl	8006cae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2208      	movs	r2, #8
 8006c04:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	e00f      	b.n	8006c32 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	681a      	ldr	r2, [r3, #0]
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	4013      	ands	r3, r2
 8006c1c:	68ba      	ldr	r2, [r7, #8]
 8006c1e:	429a      	cmp	r2, r3
 8006c20:	bf0c      	ite	eq
 8006c22:	2301      	moveq	r3, #1
 8006c24:	2300      	movne	r3, #0
 8006c26:	b2db      	uxtb	r3, r3
 8006c28:	461a      	mov	r2, r3
 8006c2a:	79fb      	ldrb	r3, [r7, #7]
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d0b4      	beq.n	8006b9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006c30:	2300      	movs	r3, #0
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3718      	adds	r7, #24
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}

08006c3a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c3a:	b480      	push	{r7}
 8006c3c:	b085      	sub	sp, #20
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	60f8      	str	r0, [r7, #12]
 8006c42:	60b9      	str	r1, [r7, #8]
 8006c44:	4613      	mov	r3, r2
 8006c46:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	68ba      	ldr	r2, [r7, #8]
 8006c4c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	88fa      	ldrh	r2, [r7, #6]
 8006c52:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	88fa      	ldrh	r2, [r7, #6]
 8006c58:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2222      	movs	r2, #34	@ 0x22
 8006c64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	691b      	ldr	r3, [r3, #16]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d007      	beq.n	8006c80 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	68da      	ldr	r2, [r3, #12]
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006c7e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	695a      	ldr	r2, [r3, #20]
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f042 0201 	orr.w	r2, r2, #1
 8006c8e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	68da      	ldr	r2, [r3, #12]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f042 0220 	orr.w	r2, r2, #32
 8006c9e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006ca0:	2300      	movs	r3, #0
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3714      	adds	r7, #20
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cac:	4770      	bx	lr

08006cae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006cae:	b480      	push	{r7}
 8006cb0:	b095      	sub	sp, #84	@ 0x54
 8006cb2:	af00      	add	r7, sp, #0
 8006cb4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	330c      	adds	r3, #12
 8006cbc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cc0:	e853 3f00 	ldrex	r3, [r3]
 8006cc4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ccc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	330c      	adds	r3, #12
 8006cd4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006cd6:	643a      	str	r2, [r7, #64]	@ 0x40
 8006cd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cda:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006cdc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006cde:	e841 2300 	strex	r3, r2, [r1]
 8006ce2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d1e5      	bne.n	8006cb6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	3314      	adds	r3, #20
 8006cf0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf2:	6a3b      	ldr	r3, [r7, #32]
 8006cf4:	e853 3f00 	ldrex	r3, [r3]
 8006cf8:	61fb      	str	r3, [r7, #28]
   return(result);
 8006cfa:	69fb      	ldr	r3, [r7, #28]
 8006cfc:	f023 0301 	bic.w	r3, r3, #1
 8006d00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	3314      	adds	r3, #20
 8006d08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d12:	e841 2300 	strex	r3, r2, [r1]
 8006d16:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d1e5      	bne.n	8006cea <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d22:	2b01      	cmp	r3, #1
 8006d24:	d119      	bne.n	8006d5a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	330c      	adds	r3, #12
 8006d2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	e853 3f00 	ldrex	r3, [r3]
 8006d34:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	f023 0310 	bic.w	r3, r3, #16
 8006d3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	330c      	adds	r3, #12
 8006d44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d46:	61ba      	str	r2, [r7, #24]
 8006d48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d4a:	6979      	ldr	r1, [r7, #20]
 8006d4c:	69ba      	ldr	r2, [r7, #24]
 8006d4e:	e841 2300 	strex	r3, r2, [r1]
 8006d52:	613b      	str	r3, [r7, #16]
   return(result);
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d1e5      	bne.n	8006d26 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2220      	movs	r2, #32
 8006d5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2200      	movs	r2, #0
 8006d66:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006d68:	bf00      	nop
 8006d6a:	3754      	adds	r7, #84	@ 0x54
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d72:	4770      	bx	lr

08006d74 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b084      	sub	sp, #16
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d80:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	2200      	movs	r2, #0
 8006d86:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006d88:	68f8      	ldr	r0, [r7, #12]
 8006d8a:	f7ff fee7 	bl	8006b5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d8e:	bf00      	nop
 8006d90:	3710      	adds	r7, #16
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bd80      	pop	{r7, pc}

08006d96 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006d96:	b480      	push	{r7}
 8006d98:	b085      	sub	sp, #20
 8006d9a:	af00      	add	r7, sp, #0
 8006d9c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	2b21      	cmp	r3, #33	@ 0x21
 8006da8:	d13e      	bne.n	8006e28 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	689b      	ldr	r3, [r3, #8]
 8006dae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006db2:	d114      	bne.n	8006dde <UART_Transmit_IT+0x48>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	691b      	ldr	r3, [r3, #16]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d110      	bne.n	8006dde <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6a1b      	ldr	r3, [r3, #32]
 8006dc0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	881b      	ldrh	r3, [r3, #0]
 8006dc6:	461a      	mov	r2, r3
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006dd0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6a1b      	ldr	r3, [r3, #32]
 8006dd6:	1c9a      	adds	r2, r3, #2
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	621a      	str	r2, [r3, #32]
 8006ddc:	e008      	b.n	8006df0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6a1b      	ldr	r3, [r3, #32]
 8006de2:	1c59      	adds	r1, r3, #1
 8006de4:	687a      	ldr	r2, [r7, #4]
 8006de6:	6211      	str	r1, [r2, #32]
 8006de8:	781a      	ldrb	r2, [r3, #0]
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	3b01      	subs	r3, #1
 8006df8:	b29b      	uxth	r3, r3
 8006dfa:	687a      	ldr	r2, [r7, #4]
 8006dfc:	4619      	mov	r1, r3
 8006dfe:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d10f      	bne.n	8006e24 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	68da      	ldr	r2, [r3, #12]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006e12:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	68da      	ldr	r2, [r3, #12]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e22:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006e24:	2300      	movs	r3, #0
 8006e26:	e000      	b.n	8006e2a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006e28:	2302      	movs	r3, #2
  }
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3714      	adds	r7, #20
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e34:	4770      	bx	lr

08006e36 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e36:	b580      	push	{r7, lr}
 8006e38:	b082      	sub	sp, #8
 8006e3a:	af00      	add	r7, sp, #0
 8006e3c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	68da      	ldr	r2, [r3, #12]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e4c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2220      	movs	r2, #32
 8006e52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f7ff fe76 	bl	8006b48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006e5c:	2300      	movs	r3, #0
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3708      	adds	r7, #8
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}

08006e66 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006e66:	b580      	push	{r7, lr}
 8006e68:	b08c      	sub	sp, #48	@ 0x30
 8006e6a:	af00      	add	r7, sp, #0
 8006e6c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006e72:	2300      	movs	r3, #0
 8006e74:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e7c:	b2db      	uxtb	r3, r3
 8006e7e:	2b22      	cmp	r3, #34	@ 0x22
 8006e80:	f040 80aa 	bne.w	8006fd8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	689b      	ldr	r3, [r3, #8]
 8006e88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e8c:	d115      	bne.n	8006eba <UART_Receive_IT+0x54>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	691b      	ldr	r3, [r3, #16]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d111      	bne.n	8006eba <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ea8:	b29a      	uxth	r2, r3
 8006eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eac:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eb2:	1c9a      	adds	r2, r3, #2
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	629a      	str	r2, [r3, #40]	@ 0x28
 8006eb8:	e024      	b.n	8006f04 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	689b      	ldr	r3, [r3, #8]
 8006ec4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ec8:	d007      	beq.n	8006eda <UART_Receive_IT+0x74>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	689b      	ldr	r3, [r3, #8]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d10a      	bne.n	8006ee8 <UART_Receive_IT+0x82>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	691b      	ldr	r3, [r3, #16]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d106      	bne.n	8006ee8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	b2da      	uxtb	r2, r3
 8006ee2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ee4:	701a      	strb	r2, [r3, #0]
 8006ee6:	e008      	b.n	8006efa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	b2db      	uxtb	r3, r3
 8006ef0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ef4:	b2da      	uxtb	r2, r3
 8006ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ef8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006efe:	1c5a      	adds	r2, r3, #1
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006f08:	b29b      	uxth	r3, r3
 8006f0a:	3b01      	subs	r3, #1
 8006f0c:	b29b      	uxth	r3, r3
 8006f0e:	687a      	ldr	r2, [r7, #4]
 8006f10:	4619      	mov	r1, r3
 8006f12:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d15d      	bne.n	8006fd4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	68da      	ldr	r2, [r3, #12]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f022 0220 	bic.w	r2, r2, #32
 8006f26:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	68da      	ldr	r2, [r3, #12]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006f36:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	695a      	ldr	r2, [r3, #20]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f022 0201 	bic.w	r2, r2, #1
 8006f46:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2220      	movs	r2, #32
 8006f4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2200      	movs	r2, #0
 8006f54:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d135      	bne.n	8006fca <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2200      	movs	r2, #0
 8006f62:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	330c      	adds	r3, #12
 8006f6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	e853 3f00 	ldrex	r3, [r3]
 8006f72:	613b      	str	r3, [r7, #16]
   return(result);
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	f023 0310 	bic.w	r3, r3, #16
 8006f7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	330c      	adds	r3, #12
 8006f82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f84:	623a      	str	r2, [r7, #32]
 8006f86:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f88:	69f9      	ldr	r1, [r7, #28]
 8006f8a:	6a3a      	ldr	r2, [r7, #32]
 8006f8c:	e841 2300 	strex	r3, r2, [r1]
 8006f90:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f92:	69bb      	ldr	r3, [r7, #24]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d1e5      	bne.n	8006f64 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 0310 	and.w	r3, r3, #16
 8006fa2:	2b10      	cmp	r3, #16
 8006fa4:	d10a      	bne.n	8006fbc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	60fb      	str	r3, [r7, #12]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	60fb      	str	r3, [r7, #12]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	60fb      	str	r3, [r7, #12]
 8006fba:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006fc0:	4619      	mov	r1, r3
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f7ff fdd4 	bl	8006b70 <HAL_UARTEx_RxEventCallback>
 8006fc8:	e002      	b.n	8006fd0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f7fb fe84 	bl	8002cd8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	e002      	b.n	8006fda <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	e000      	b.n	8006fda <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006fd8:	2302      	movs	r3, #2
  }
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	3730      	adds	r7, #48	@ 0x30
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}
	...

08006fe4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fe4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006fe8:	b0c0      	sub	sp, #256	@ 0x100
 8006fea:	af00      	add	r7, sp, #0
 8006fec:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	691b      	ldr	r3, [r3, #16]
 8006ff8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007000:	68d9      	ldr	r1, [r3, #12]
 8007002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007006:	681a      	ldr	r2, [r3, #0]
 8007008:	ea40 0301 	orr.w	r3, r0, r1
 800700c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800700e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007012:	689a      	ldr	r2, [r3, #8]
 8007014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007018:	691b      	ldr	r3, [r3, #16]
 800701a:	431a      	orrs	r2, r3
 800701c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007020:	695b      	ldr	r3, [r3, #20]
 8007022:	431a      	orrs	r2, r3
 8007024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007028:	69db      	ldr	r3, [r3, #28]
 800702a:	4313      	orrs	r3, r2
 800702c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	68db      	ldr	r3, [r3, #12]
 8007038:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800703c:	f021 010c 	bic.w	r1, r1, #12
 8007040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007044:	681a      	ldr	r2, [r3, #0]
 8007046:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800704a:	430b      	orrs	r3, r1
 800704c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800704e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	695b      	ldr	r3, [r3, #20]
 8007056:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800705a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800705e:	6999      	ldr	r1, [r3, #24]
 8007060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007064:	681a      	ldr	r2, [r3, #0]
 8007066:	ea40 0301 	orr.w	r3, r0, r1
 800706a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800706c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	4b8f      	ldr	r3, [pc, #572]	@ (80072b0 <UART_SetConfig+0x2cc>)
 8007074:	429a      	cmp	r2, r3
 8007076:	d005      	beq.n	8007084 <UART_SetConfig+0xa0>
 8007078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800707c:	681a      	ldr	r2, [r3, #0]
 800707e:	4b8d      	ldr	r3, [pc, #564]	@ (80072b4 <UART_SetConfig+0x2d0>)
 8007080:	429a      	cmp	r2, r3
 8007082:	d104      	bne.n	800708e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007084:	f7fe fa10 	bl	80054a8 <HAL_RCC_GetPCLK2Freq>
 8007088:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800708c:	e003      	b.n	8007096 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800708e:	f7fe f9f7 	bl	8005480 <HAL_RCC_GetPCLK1Freq>
 8007092:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007096:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800709a:	69db      	ldr	r3, [r3, #28]
 800709c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070a0:	f040 810c 	bne.w	80072bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80070a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80070a8:	2200      	movs	r2, #0
 80070aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80070ae:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80070b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80070b6:	4622      	mov	r2, r4
 80070b8:	462b      	mov	r3, r5
 80070ba:	1891      	adds	r1, r2, r2
 80070bc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80070be:	415b      	adcs	r3, r3
 80070c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80070c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80070c6:	4621      	mov	r1, r4
 80070c8:	eb12 0801 	adds.w	r8, r2, r1
 80070cc:	4629      	mov	r1, r5
 80070ce:	eb43 0901 	adc.w	r9, r3, r1
 80070d2:	f04f 0200 	mov.w	r2, #0
 80070d6:	f04f 0300 	mov.w	r3, #0
 80070da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80070de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80070e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80070e6:	4690      	mov	r8, r2
 80070e8:	4699      	mov	r9, r3
 80070ea:	4623      	mov	r3, r4
 80070ec:	eb18 0303 	adds.w	r3, r8, r3
 80070f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80070f4:	462b      	mov	r3, r5
 80070f6:	eb49 0303 	adc.w	r3, r9, r3
 80070fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80070fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	2200      	movs	r2, #0
 8007106:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800710a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800710e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007112:	460b      	mov	r3, r1
 8007114:	18db      	adds	r3, r3, r3
 8007116:	653b      	str	r3, [r7, #80]	@ 0x50
 8007118:	4613      	mov	r3, r2
 800711a:	eb42 0303 	adc.w	r3, r2, r3
 800711e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007120:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007124:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007128:	f7f9 fdb6 	bl	8000c98 <__aeabi_uldivmod>
 800712c:	4602      	mov	r2, r0
 800712e:	460b      	mov	r3, r1
 8007130:	4b61      	ldr	r3, [pc, #388]	@ (80072b8 <UART_SetConfig+0x2d4>)
 8007132:	fba3 2302 	umull	r2, r3, r3, r2
 8007136:	095b      	lsrs	r3, r3, #5
 8007138:	011c      	lsls	r4, r3, #4
 800713a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800713e:	2200      	movs	r2, #0
 8007140:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007144:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007148:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800714c:	4642      	mov	r2, r8
 800714e:	464b      	mov	r3, r9
 8007150:	1891      	adds	r1, r2, r2
 8007152:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007154:	415b      	adcs	r3, r3
 8007156:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007158:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800715c:	4641      	mov	r1, r8
 800715e:	eb12 0a01 	adds.w	sl, r2, r1
 8007162:	4649      	mov	r1, r9
 8007164:	eb43 0b01 	adc.w	fp, r3, r1
 8007168:	f04f 0200 	mov.w	r2, #0
 800716c:	f04f 0300 	mov.w	r3, #0
 8007170:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007174:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007178:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800717c:	4692      	mov	sl, r2
 800717e:	469b      	mov	fp, r3
 8007180:	4643      	mov	r3, r8
 8007182:	eb1a 0303 	adds.w	r3, sl, r3
 8007186:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800718a:	464b      	mov	r3, r9
 800718c:	eb4b 0303 	adc.w	r3, fp, r3
 8007190:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	2200      	movs	r2, #0
 800719c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80071a0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80071a4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80071a8:	460b      	mov	r3, r1
 80071aa:	18db      	adds	r3, r3, r3
 80071ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80071ae:	4613      	mov	r3, r2
 80071b0:	eb42 0303 	adc.w	r3, r2, r3
 80071b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80071b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80071ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80071be:	f7f9 fd6b 	bl	8000c98 <__aeabi_uldivmod>
 80071c2:	4602      	mov	r2, r0
 80071c4:	460b      	mov	r3, r1
 80071c6:	4611      	mov	r1, r2
 80071c8:	4b3b      	ldr	r3, [pc, #236]	@ (80072b8 <UART_SetConfig+0x2d4>)
 80071ca:	fba3 2301 	umull	r2, r3, r3, r1
 80071ce:	095b      	lsrs	r3, r3, #5
 80071d0:	2264      	movs	r2, #100	@ 0x64
 80071d2:	fb02 f303 	mul.w	r3, r2, r3
 80071d6:	1acb      	subs	r3, r1, r3
 80071d8:	00db      	lsls	r3, r3, #3
 80071da:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80071de:	4b36      	ldr	r3, [pc, #216]	@ (80072b8 <UART_SetConfig+0x2d4>)
 80071e0:	fba3 2302 	umull	r2, r3, r3, r2
 80071e4:	095b      	lsrs	r3, r3, #5
 80071e6:	005b      	lsls	r3, r3, #1
 80071e8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80071ec:	441c      	add	r4, r3
 80071ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071f2:	2200      	movs	r2, #0
 80071f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80071f8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80071fc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007200:	4642      	mov	r2, r8
 8007202:	464b      	mov	r3, r9
 8007204:	1891      	adds	r1, r2, r2
 8007206:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007208:	415b      	adcs	r3, r3
 800720a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800720c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007210:	4641      	mov	r1, r8
 8007212:	1851      	adds	r1, r2, r1
 8007214:	6339      	str	r1, [r7, #48]	@ 0x30
 8007216:	4649      	mov	r1, r9
 8007218:	414b      	adcs	r3, r1
 800721a:	637b      	str	r3, [r7, #52]	@ 0x34
 800721c:	f04f 0200 	mov.w	r2, #0
 8007220:	f04f 0300 	mov.w	r3, #0
 8007224:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007228:	4659      	mov	r1, fp
 800722a:	00cb      	lsls	r3, r1, #3
 800722c:	4651      	mov	r1, sl
 800722e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007232:	4651      	mov	r1, sl
 8007234:	00ca      	lsls	r2, r1, #3
 8007236:	4610      	mov	r0, r2
 8007238:	4619      	mov	r1, r3
 800723a:	4603      	mov	r3, r0
 800723c:	4642      	mov	r2, r8
 800723e:	189b      	adds	r3, r3, r2
 8007240:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007244:	464b      	mov	r3, r9
 8007246:	460a      	mov	r2, r1
 8007248:	eb42 0303 	adc.w	r3, r2, r3
 800724c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	2200      	movs	r2, #0
 8007258:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800725c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007260:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007264:	460b      	mov	r3, r1
 8007266:	18db      	adds	r3, r3, r3
 8007268:	62bb      	str	r3, [r7, #40]	@ 0x28
 800726a:	4613      	mov	r3, r2
 800726c:	eb42 0303 	adc.w	r3, r2, r3
 8007270:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007272:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007276:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800727a:	f7f9 fd0d 	bl	8000c98 <__aeabi_uldivmod>
 800727e:	4602      	mov	r2, r0
 8007280:	460b      	mov	r3, r1
 8007282:	4b0d      	ldr	r3, [pc, #52]	@ (80072b8 <UART_SetConfig+0x2d4>)
 8007284:	fba3 1302 	umull	r1, r3, r3, r2
 8007288:	095b      	lsrs	r3, r3, #5
 800728a:	2164      	movs	r1, #100	@ 0x64
 800728c:	fb01 f303 	mul.w	r3, r1, r3
 8007290:	1ad3      	subs	r3, r2, r3
 8007292:	00db      	lsls	r3, r3, #3
 8007294:	3332      	adds	r3, #50	@ 0x32
 8007296:	4a08      	ldr	r2, [pc, #32]	@ (80072b8 <UART_SetConfig+0x2d4>)
 8007298:	fba2 2303 	umull	r2, r3, r2, r3
 800729c:	095b      	lsrs	r3, r3, #5
 800729e:	f003 0207 	and.w	r2, r3, #7
 80072a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4422      	add	r2, r4
 80072aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80072ac:	e106      	b.n	80074bc <UART_SetConfig+0x4d8>
 80072ae:	bf00      	nop
 80072b0:	40011000 	.word	0x40011000
 80072b4:	40011400 	.word	0x40011400
 80072b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80072bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072c0:	2200      	movs	r2, #0
 80072c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80072c6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80072ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80072ce:	4642      	mov	r2, r8
 80072d0:	464b      	mov	r3, r9
 80072d2:	1891      	adds	r1, r2, r2
 80072d4:	6239      	str	r1, [r7, #32]
 80072d6:	415b      	adcs	r3, r3
 80072d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80072da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80072de:	4641      	mov	r1, r8
 80072e0:	1854      	adds	r4, r2, r1
 80072e2:	4649      	mov	r1, r9
 80072e4:	eb43 0501 	adc.w	r5, r3, r1
 80072e8:	f04f 0200 	mov.w	r2, #0
 80072ec:	f04f 0300 	mov.w	r3, #0
 80072f0:	00eb      	lsls	r3, r5, #3
 80072f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80072f6:	00e2      	lsls	r2, r4, #3
 80072f8:	4614      	mov	r4, r2
 80072fa:	461d      	mov	r5, r3
 80072fc:	4643      	mov	r3, r8
 80072fe:	18e3      	adds	r3, r4, r3
 8007300:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007304:	464b      	mov	r3, r9
 8007306:	eb45 0303 	adc.w	r3, r5, r3
 800730a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800730e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	2200      	movs	r2, #0
 8007316:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800731a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800731e:	f04f 0200 	mov.w	r2, #0
 8007322:	f04f 0300 	mov.w	r3, #0
 8007326:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800732a:	4629      	mov	r1, r5
 800732c:	008b      	lsls	r3, r1, #2
 800732e:	4621      	mov	r1, r4
 8007330:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007334:	4621      	mov	r1, r4
 8007336:	008a      	lsls	r2, r1, #2
 8007338:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800733c:	f7f9 fcac 	bl	8000c98 <__aeabi_uldivmod>
 8007340:	4602      	mov	r2, r0
 8007342:	460b      	mov	r3, r1
 8007344:	4b60      	ldr	r3, [pc, #384]	@ (80074c8 <UART_SetConfig+0x4e4>)
 8007346:	fba3 2302 	umull	r2, r3, r3, r2
 800734a:	095b      	lsrs	r3, r3, #5
 800734c:	011c      	lsls	r4, r3, #4
 800734e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007352:	2200      	movs	r2, #0
 8007354:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007358:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800735c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007360:	4642      	mov	r2, r8
 8007362:	464b      	mov	r3, r9
 8007364:	1891      	adds	r1, r2, r2
 8007366:	61b9      	str	r1, [r7, #24]
 8007368:	415b      	adcs	r3, r3
 800736a:	61fb      	str	r3, [r7, #28]
 800736c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007370:	4641      	mov	r1, r8
 8007372:	1851      	adds	r1, r2, r1
 8007374:	6139      	str	r1, [r7, #16]
 8007376:	4649      	mov	r1, r9
 8007378:	414b      	adcs	r3, r1
 800737a:	617b      	str	r3, [r7, #20]
 800737c:	f04f 0200 	mov.w	r2, #0
 8007380:	f04f 0300 	mov.w	r3, #0
 8007384:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007388:	4659      	mov	r1, fp
 800738a:	00cb      	lsls	r3, r1, #3
 800738c:	4651      	mov	r1, sl
 800738e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007392:	4651      	mov	r1, sl
 8007394:	00ca      	lsls	r2, r1, #3
 8007396:	4610      	mov	r0, r2
 8007398:	4619      	mov	r1, r3
 800739a:	4603      	mov	r3, r0
 800739c:	4642      	mov	r2, r8
 800739e:	189b      	adds	r3, r3, r2
 80073a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80073a4:	464b      	mov	r3, r9
 80073a6:	460a      	mov	r2, r1
 80073a8:	eb42 0303 	adc.w	r3, r2, r3
 80073ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80073b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	2200      	movs	r2, #0
 80073b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80073ba:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80073bc:	f04f 0200 	mov.w	r2, #0
 80073c0:	f04f 0300 	mov.w	r3, #0
 80073c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80073c8:	4649      	mov	r1, r9
 80073ca:	008b      	lsls	r3, r1, #2
 80073cc:	4641      	mov	r1, r8
 80073ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80073d2:	4641      	mov	r1, r8
 80073d4:	008a      	lsls	r2, r1, #2
 80073d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80073da:	f7f9 fc5d 	bl	8000c98 <__aeabi_uldivmod>
 80073de:	4602      	mov	r2, r0
 80073e0:	460b      	mov	r3, r1
 80073e2:	4611      	mov	r1, r2
 80073e4:	4b38      	ldr	r3, [pc, #224]	@ (80074c8 <UART_SetConfig+0x4e4>)
 80073e6:	fba3 2301 	umull	r2, r3, r3, r1
 80073ea:	095b      	lsrs	r3, r3, #5
 80073ec:	2264      	movs	r2, #100	@ 0x64
 80073ee:	fb02 f303 	mul.w	r3, r2, r3
 80073f2:	1acb      	subs	r3, r1, r3
 80073f4:	011b      	lsls	r3, r3, #4
 80073f6:	3332      	adds	r3, #50	@ 0x32
 80073f8:	4a33      	ldr	r2, [pc, #204]	@ (80074c8 <UART_SetConfig+0x4e4>)
 80073fa:	fba2 2303 	umull	r2, r3, r2, r3
 80073fe:	095b      	lsrs	r3, r3, #5
 8007400:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007404:	441c      	add	r4, r3
 8007406:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800740a:	2200      	movs	r2, #0
 800740c:	673b      	str	r3, [r7, #112]	@ 0x70
 800740e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007410:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007414:	4642      	mov	r2, r8
 8007416:	464b      	mov	r3, r9
 8007418:	1891      	adds	r1, r2, r2
 800741a:	60b9      	str	r1, [r7, #8]
 800741c:	415b      	adcs	r3, r3
 800741e:	60fb      	str	r3, [r7, #12]
 8007420:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007424:	4641      	mov	r1, r8
 8007426:	1851      	adds	r1, r2, r1
 8007428:	6039      	str	r1, [r7, #0]
 800742a:	4649      	mov	r1, r9
 800742c:	414b      	adcs	r3, r1
 800742e:	607b      	str	r3, [r7, #4]
 8007430:	f04f 0200 	mov.w	r2, #0
 8007434:	f04f 0300 	mov.w	r3, #0
 8007438:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800743c:	4659      	mov	r1, fp
 800743e:	00cb      	lsls	r3, r1, #3
 8007440:	4651      	mov	r1, sl
 8007442:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007446:	4651      	mov	r1, sl
 8007448:	00ca      	lsls	r2, r1, #3
 800744a:	4610      	mov	r0, r2
 800744c:	4619      	mov	r1, r3
 800744e:	4603      	mov	r3, r0
 8007450:	4642      	mov	r2, r8
 8007452:	189b      	adds	r3, r3, r2
 8007454:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007456:	464b      	mov	r3, r9
 8007458:	460a      	mov	r2, r1
 800745a:	eb42 0303 	adc.w	r3, r2, r3
 800745e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007464:	685b      	ldr	r3, [r3, #4]
 8007466:	2200      	movs	r2, #0
 8007468:	663b      	str	r3, [r7, #96]	@ 0x60
 800746a:	667a      	str	r2, [r7, #100]	@ 0x64
 800746c:	f04f 0200 	mov.w	r2, #0
 8007470:	f04f 0300 	mov.w	r3, #0
 8007474:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007478:	4649      	mov	r1, r9
 800747a:	008b      	lsls	r3, r1, #2
 800747c:	4641      	mov	r1, r8
 800747e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007482:	4641      	mov	r1, r8
 8007484:	008a      	lsls	r2, r1, #2
 8007486:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800748a:	f7f9 fc05 	bl	8000c98 <__aeabi_uldivmod>
 800748e:	4602      	mov	r2, r0
 8007490:	460b      	mov	r3, r1
 8007492:	4b0d      	ldr	r3, [pc, #52]	@ (80074c8 <UART_SetConfig+0x4e4>)
 8007494:	fba3 1302 	umull	r1, r3, r3, r2
 8007498:	095b      	lsrs	r3, r3, #5
 800749a:	2164      	movs	r1, #100	@ 0x64
 800749c:	fb01 f303 	mul.w	r3, r1, r3
 80074a0:	1ad3      	subs	r3, r2, r3
 80074a2:	011b      	lsls	r3, r3, #4
 80074a4:	3332      	adds	r3, #50	@ 0x32
 80074a6:	4a08      	ldr	r2, [pc, #32]	@ (80074c8 <UART_SetConfig+0x4e4>)
 80074a8:	fba2 2303 	umull	r2, r3, r2, r3
 80074ac:	095b      	lsrs	r3, r3, #5
 80074ae:	f003 020f 	and.w	r2, r3, #15
 80074b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4422      	add	r2, r4
 80074ba:	609a      	str	r2, [r3, #8]
}
 80074bc:	bf00      	nop
 80074be:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80074c2:	46bd      	mov	sp, r7
 80074c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80074c8:	51eb851f 	.word	0x51eb851f

080074cc <__cvt>:
 80074cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074d0:	ec57 6b10 	vmov	r6, r7, d0
 80074d4:	2f00      	cmp	r7, #0
 80074d6:	460c      	mov	r4, r1
 80074d8:	4619      	mov	r1, r3
 80074da:	463b      	mov	r3, r7
 80074dc:	bfbb      	ittet	lt
 80074de:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80074e2:	461f      	movlt	r7, r3
 80074e4:	2300      	movge	r3, #0
 80074e6:	232d      	movlt	r3, #45	@ 0x2d
 80074e8:	700b      	strb	r3, [r1, #0]
 80074ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80074ec:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80074f0:	4691      	mov	r9, r2
 80074f2:	f023 0820 	bic.w	r8, r3, #32
 80074f6:	bfbc      	itt	lt
 80074f8:	4632      	movlt	r2, r6
 80074fa:	4616      	movlt	r6, r2
 80074fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007500:	d005      	beq.n	800750e <__cvt+0x42>
 8007502:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007506:	d100      	bne.n	800750a <__cvt+0x3e>
 8007508:	3401      	adds	r4, #1
 800750a:	2102      	movs	r1, #2
 800750c:	e000      	b.n	8007510 <__cvt+0x44>
 800750e:	2103      	movs	r1, #3
 8007510:	ab03      	add	r3, sp, #12
 8007512:	9301      	str	r3, [sp, #4]
 8007514:	ab02      	add	r3, sp, #8
 8007516:	9300      	str	r3, [sp, #0]
 8007518:	ec47 6b10 	vmov	d0, r6, r7
 800751c:	4653      	mov	r3, sl
 800751e:	4622      	mov	r2, r4
 8007520:	f001 f8d6 	bl	80086d0 <_dtoa_r>
 8007524:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007528:	4605      	mov	r5, r0
 800752a:	d119      	bne.n	8007560 <__cvt+0x94>
 800752c:	f019 0f01 	tst.w	r9, #1
 8007530:	d00e      	beq.n	8007550 <__cvt+0x84>
 8007532:	eb00 0904 	add.w	r9, r0, r4
 8007536:	2200      	movs	r2, #0
 8007538:	2300      	movs	r3, #0
 800753a:	4630      	mov	r0, r6
 800753c:	4639      	mov	r1, r7
 800753e:	f7f9 facb 	bl	8000ad8 <__aeabi_dcmpeq>
 8007542:	b108      	cbz	r0, 8007548 <__cvt+0x7c>
 8007544:	f8cd 900c 	str.w	r9, [sp, #12]
 8007548:	2230      	movs	r2, #48	@ 0x30
 800754a:	9b03      	ldr	r3, [sp, #12]
 800754c:	454b      	cmp	r3, r9
 800754e:	d31e      	bcc.n	800758e <__cvt+0xc2>
 8007550:	9b03      	ldr	r3, [sp, #12]
 8007552:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007554:	1b5b      	subs	r3, r3, r5
 8007556:	4628      	mov	r0, r5
 8007558:	6013      	str	r3, [r2, #0]
 800755a:	b004      	add	sp, #16
 800755c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007560:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007564:	eb00 0904 	add.w	r9, r0, r4
 8007568:	d1e5      	bne.n	8007536 <__cvt+0x6a>
 800756a:	7803      	ldrb	r3, [r0, #0]
 800756c:	2b30      	cmp	r3, #48	@ 0x30
 800756e:	d10a      	bne.n	8007586 <__cvt+0xba>
 8007570:	2200      	movs	r2, #0
 8007572:	2300      	movs	r3, #0
 8007574:	4630      	mov	r0, r6
 8007576:	4639      	mov	r1, r7
 8007578:	f7f9 faae 	bl	8000ad8 <__aeabi_dcmpeq>
 800757c:	b918      	cbnz	r0, 8007586 <__cvt+0xba>
 800757e:	f1c4 0401 	rsb	r4, r4, #1
 8007582:	f8ca 4000 	str.w	r4, [sl]
 8007586:	f8da 3000 	ldr.w	r3, [sl]
 800758a:	4499      	add	r9, r3
 800758c:	e7d3      	b.n	8007536 <__cvt+0x6a>
 800758e:	1c59      	adds	r1, r3, #1
 8007590:	9103      	str	r1, [sp, #12]
 8007592:	701a      	strb	r2, [r3, #0]
 8007594:	e7d9      	b.n	800754a <__cvt+0x7e>

08007596 <__exponent>:
 8007596:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007598:	2900      	cmp	r1, #0
 800759a:	bfba      	itte	lt
 800759c:	4249      	neglt	r1, r1
 800759e:	232d      	movlt	r3, #45	@ 0x2d
 80075a0:	232b      	movge	r3, #43	@ 0x2b
 80075a2:	2909      	cmp	r1, #9
 80075a4:	7002      	strb	r2, [r0, #0]
 80075a6:	7043      	strb	r3, [r0, #1]
 80075a8:	dd29      	ble.n	80075fe <__exponent+0x68>
 80075aa:	f10d 0307 	add.w	r3, sp, #7
 80075ae:	461d      	mov	r5, r3
 80075b0:	270a      	movs	r7, #10
 80075b2:	461a      	mov	r2, r3
 80075b4:	fbb1 f6f7 	udiv	r6, r1, r7
 80075b8:	fb07 1416 	mls	r4, r7, r6, r1
 80075bc:	3430      	adds	r4, #48	@ 0x30
 80075be:	f802 4c01 	strb.w	r4, [r2, #-1]
 80075c2:	460c      	mov	r4, r1
 80075c4:	2c63      	cmp	r4, #99	@ 0x63
 80075c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80075ca:	4631      	mov	r1, r6
 80075cc:	dcf1      	bgt.n	80075b2 <__exponent+0x1c>
 80075ce:	3130      	adds	r1, #48	@ 0x30
 80075d0:	1e94      	subs	r4, r2, #2
 80075d2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80075d6:	1c41      	adds	r1, r0, #1
 80075d8:	4623      	mov	r3, r4
 80075da:	42ab      	cmp	r3, r5
 80075dc:	d30a      	bcc.n	80075f4 <__exponent+0x5e>
 80075de:	f10d 0309 	add.w	r3, sp, #9
 80075e2:	1a9b      	subs	r3, r3, r2
 80075e4:	42ac      	cmp	r4, r5
 80075e6:	bf88      	it	hi
 80075e8:	2300      	movhi	r3, #0
 80075ea:	3302      	adds	r3, #2
 80075ec:	4403      	add	r3, r0
 80075ee:	1a18      	subs	r0, r3, r0
 80075f0:	b003      	add	sp, #12
 80075f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075f4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80075f8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80075fc:	e7ed      	b.n	80075da <__exponent+0x44>
 80075fe:	2330      	movs	r3, #48	@ 0x30
 8007600:	3130      	adds	r1, #48	@ 0x30
 8007602:	7083      	strb	r3, [r0, #2]
 8007604:	70c1      	strb	r1, [r0, #3]
 8007606:	1d03      	adds	r3, r0, #4
 8007608:	e7f1      	b.n	80075ee <__exponent+0x58>
	...

0800760c <_printf_float>:
 800760c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007610:	b08d      	sub	sp, #52	@ 0x34
 8007612:	460c      	mov	r4, r1
 8007614:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007618:	4616      	mov	r6, r2
 800761a:	461f      	mov	r7, r3
 800761c:	4605      	mov	r5, r0
 800761e:	f000 ff4f 	bl	80084c0 <_localeconv_r>
 8007622:	6803      	ldr	r3, [r0, #0]
 8007624:	9304      	str	r3, [sp, #16]
 8007626:	4618      	mov	r0, r3
 8007628:	f7f8 fe2a 	bl	8000280 <strlen>
 800762c:	2300      	movs	r3, #0
 800762e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007630:	f8d8 3000 	ldr.w	r3, [r8]
 8007634:	9005      	str	r0, [sp, #20]
 8007636:	3307      	adds	r3, #7
 8007638:	f023 0307 	bic.w	r3, r3, #7
 800763c:	f103 0208 	add.w	r2, r3, #8
 8007640:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007644:	f8d4 b000 	ldr.w	fp, [r4]
 8007648:	f8c8 2000 	str.w	r2, [r8]
 800764c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007650:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007654:	9307      	str	r3, [sp, #28]
 8007656:	f8cd 8018 	str.w	r8, [sp, #24]
 800765a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800765e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007662:	4b9c      	ldr	r3, [pc, #624]	@ (80078d4 <_printf_float+0x2c8>)
 8007664:	f04f 32ff 	mov.w	r2, #4294967295
 8007668:	f7f9 fa68 	bl	8000b3c <__aeabi_dcmpun>
 800766c:	bb70      	cbnz	r0, 80076cc <_printf_float+0xc0>
 800766e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007672:	4b98      	ldr	r3, [pc, #608]	@ (80078d4 <_printf_float+0x2c8>)
 8007674:	f04f 32ff 	mov.w	r2, #4294967295
 8007678:	f7f9 fa42 	bl	8000b00 <__aeabi_dcmple>
 800767c:	bb30      	cbnz	r0, 80076cc <_printf_float+0xc0>
 800767e:	2200      	movs	r2, #0
 8007680:	2300      	movs	r3, #0
 8007682:	4640      	mov	r0, r8
 8007684:	4649      	mov	r1, r9
 8007686:	f7f9 fa31 	bl	8000aec <__aeabi_dcmplt>
 800768a:	b110      	cbz	r0, 8007692 <_printf_float+0x86>
 800768c:	232d      	movs	r3, #45	@ 0x2d
 800768e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007692:	4a91      	ldr	r2, [pc, #580]	@ (80078d8 <_printf_float+0x2cc>)
 8007694:	4b91      	ldr	r3, [pc, #580]	@ (80078dc <_printf_float+0x2d0>)
 8007696:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800769a:	bf94      	ite	ls
 800769c:	4690      	movls	r8, r2
 800769e:	4698      	movhi	r8, r3
 80076a0:	2303      	movs	r3, #3
 80076a2:	6123      	str	r3, [r4, #16]
 80076a4:	f02b 0304 	bic.w	r3, fp, #4
 80076a8:	6023      	str	r3, [r4, #0]
 80076aa:	f04f 0900 	mov.w	r9, #0
 80076ae:	9700      	str	r7, [sp, #0]
 80076b0:	4633      	mov	r3, r6
 80076b2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80076b4:	4621      	mov	r1, r4
 80076b6:	4628      	mov	r0, r5
 80076b8:	f000 f9d2 	bl	8007a60 <_printf_common>
 80076bc:	3001      	adds	r0, #1
 80076be:	f040 808d 	bne.w	80077dc <_printf_float+0x1d0>
 80076c2:	f04f 30ff 	mov.w	r0, #4294967295
 80076c6:	b00d      	add	sp, #52	@ 0x34
 80076c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076cc:	4642      	mov	r2, r8
 80076ce:	464b      	mov	r3, r9
 80076d0:	4640      	mov	r0, r8
 80076d2:	4649      	mov	r1, r9
 80076d4:	f7f9 fa32 	bl	8000b3c <__aeabi_dcmpun>
 80076d8:	b140      	cbz	r0, 80076ec <_printf_float+0xe0>
 80076da:	464b      	mov	r3, r9
 80076dc:	2b00      	cmp	r3, #0
 80076de:	bfbc      	itt	lt
 80076e0:	232d      	movlt	r3, #45	@ 0x2d
 80076e2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80076e6:	4a7e      	ldr	r2, [pc, #504]	@ (80078e0 <_printf_float+0x2d4>)
 80076e8:	4b7e      	ldr	r3, [pc, #504]	@ (80078e4 <_printf_float+0x2d8>)
 80076ea:	e7d4      	b.n	8007696 <_printf_float+0x8a>
 80076ec:	6863      	ldr	r3, [r4, #4]
 80076ee:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80076f2:	9206      	str	r2, [sp, #24]
 80076f4:	1c5a      	adds	r2, r3, #1
 80076f6:	d13b      	bne.n	8007770 <_printf_float+0x164>
 80076f8:	2306      	movs	r3, #6
 80076fa:	6063      	str	r3, [r4, #4]
 80076fc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007700:	2300      	movs	r3, #0
 8007702:	6022      	str	r2, [r4, #0]
 8007704:	9303      	str	r3, [sp, #12]
 8007706:	ab0a      	add	r3, sp, #40	@ 0x28
 8007708:	e9cd a301 	strd	sl, r3, [sp, #4]
 800770c:	ab09      	add	r3, sp, #36	@ 0x24
 800770e:	9300      	str	r3, [sp, #0]
 8007710:	6861      	ldr	r1, [r4, #4]
 8007712:	ec49 8b10 	vmov	d0, r8, r9
 8007716:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800771a:	4628      	mov	r0, r5
 800771c:	f7ff fed6 	bl	80074cc <__cvt>
 8007720:	9b06      	ldr	r3, [sp, #24]
 8007722:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007724:	2b47      	cmp	r3, #71	@ 0x47
 8007726:	4680      	mov	r8, r0
 8007728:	d129      	bne.n	800777e <_printf_float+0x172>
 800772a:	1cc8      	adds	r0, r1, #3
 800772c:	db02      	blt.n	8007734 <_printf_float+0x128>
 800772e:	6863      	ldr	r3, [r4, #4]
 8007730:	4299      	cmp	r1, r3
 8007732:	dd41      	ble.n	80077b8 <_printf_float+0x1ac>
 8007734:	f1aa 0a02 	sub.w	sl, sl, #2
 8007738:	fa5f fa8a 	uxtb.w	sl, sl
 800773c:	3901      	subs	r1, #1
 800773e:	4652      	mov	r2, sl
 8007740:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007744:	9109      	str	r1, [sp, #36]	@ 0x24
 8007746:	f7ff ff26 	bl	8007596 <__exponent>
 800774a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800774c:	1813      	adds	r3, r2, r0
 800774e:	2a01      	cmp	r2, #1
 8007750:	4681      	mov	r9, r0
 8007752:	6123      	str	r3, [r4, #16]
 8007754:	dc02      	bgt.n	800775c <_printf_float+0x150>
 8007756:	6822      	ldr	r2, [r4, #0]
 8007758:	07d2      	lsls	r2, r2, #31
 800775a:	d501      	bpl.n	8007760 <_printf_float+0x154>
 800775c:	3301      	adds	r3, #1
 800775e:	6123      	str	r3, [r4, #16]
 8007760:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007764:	2b00      	cmp	r3, #0
 8007766:	d0a2      	beq.n	80076ae <_printf_float+0xa2>
 8007768:	232d      	movs	r3, #45	@ 0x2d
 800776a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800776e:	e79e      	b.n	80076ae <_printf_float+0xa2>
 8007770:	9a06      	ldr	r2, [sp, #24]
 8007772:	2a47      	cmp	r2, #71	@ 0x47
 8007774:	d1c2      	bne.n	80076fc <_printf_float+0xf0>
 8007776:	2b00      	cmp	r3, #0
 8007778:	d1c0      	bne.n	80076fc <_printf_float+0xf0>
 800777a:	2301      	movs	r3, #1
 800777c:	e7bd      	b.n	80076fa <_printf_float+0xee>
 800777e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007782:	d9db      	bls.n	800773c <_printf_float+0x130>
 8007784:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007788:	d118      	bne.n	80077bc <_printf_float+0x1b0>
 800778a:	2900      	cmp	r1, #0
 800778c:	6863      	ldr	r3, [r4, #4]
 800778e:	dd0b      	ble.n	80077a8 <_printf_float+0x19c>
 8007790:	6121      	str	r1, [r4, #16]
 8007792:	b913      	cbnz	r3, 800779a <_printf_float+0x18e>
 8007794:	6822      	ldr	r2, [r4, #0]
 8007796:	07d0      	lsls	r0, r2, #31
 8007798:	d502      	bpl.n	80077a0 <_printf_float+0x194>
 800779a:	3301      	adds	r3, #1
 800779c:	440b      	add	r3, r1
 800779e:	6123      	str	r3, [r4, #16]
 80077a0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80077a2:	f04f 0900 	mov.w	r9, #0
 80077a6:	e7db      	b.n	8007760 <_printf_float+0x154>
 80077a8:	b913      	cbnz	r3, 80077b0 <_printf_float+0x1a4>
 80077aa:	6822      	ldr	r2, [r4, #0]
 80077ac:	07d2      	lsls	r2, r2, #31
 80077ae:	d501      	bpl.n	80077b4 <_printf_float+0x1a8>
 80077b0:	3302      	adds	r3, #2
 80077b2:	e7f4      	b.n	800779e <_printf_float+0x192>
 80077b4:	2301      	movs	r3, #1
 80077b6:	e7f2      	b.n	800779e <_printf_float+0x192>
 80077b8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80077bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077be:	4299      	cmp	r1, r3
 80077c0:	db05      	blt.n	80077ce <_printf_float+0x1c2>
 80077c2:	6823      	ldr	r3, [r4, #0]
 80077c4:	6121      	str	r1, [r4, #16]
 80077c6:	07d8      	lsls	r0, r3, #31
 80077c8:	d5ea      	bpl.n	80077a0 <_printf_float+0x194>
 80077ca:	1c4b      	adds	r3, r1, #1
 80077cc:	e7e7      	b.n	800779e <_printf_float+0x192>
 80077ce:	2900      	cmp	r1, #0
 80077d0:	bfd4      	ite	le
 80077d2:	f1c1 0202 	rsble	r2, r1, #2
 80077d6:	2201      	movgt	r2, #1
 80077d8:	4413      	add	r3, r2
 80077da:	e7e0      	b.n	800779e <_printf_float+0x192>
 80077dc:	6823      	ldr	r3, [r4, #0]
 80077de:	055a      	lsls	r2, r3, #21
 80077e0:	d407      	bmi.n	80077f2 <_printf_float+0x1e6>
 80077e2:	6923      	ldr	r3, [r4, #16]
 80077e4:	4642      	mov	r2, r8
 80077e6:	4631      	mov	r1, r6
 80077e8:	4628      	mov	r0, r5
 80077ea:	47b8      	blx	r7
 80077ec:	3001      	adds	r0, #1
 80077ee:	d12b      	bne.n	8007848 <_printf_float+0x23c>
 80077f0:	e767      	b.n	80076c2 <_printf_float+0xb6>
 80077f2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80077f6:	f240 80dd 	bls.w	80079b4 <_printf_float+0x3a8>
 80077fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80077fe:	2200      	movs	r2, #0
 8007800:	2300      	movs	r3, #0
 8007802:	f7f9 f969 	bl	8000ad8 <__aeabi_dcmpeq>
 8007806:	2800      	cmp	r0, #0
 8007808:	d033      	beq.n	8007872 <_printf_float+0x266>
 800780a:	4a37      	ldr	r2, [pc, #220]	@ (80078e8 <_printf_float+0x2dc>)
 800780c:	2301      	movs	r3, #1
 800780e:	4631      	mov	r1, r6
 8007810:	4628      	mov	r0, r5
 8007812:	47b8      	blx	r7
 8007814:	3001      	adds	r0, #1
 8007816:	f43f af54 	beq.w	80076c2 <_printf_float+0xb6>
 800781a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800781e:	4543      	cmp	r3, r8
 8007820:	db02      	blt.n	8007828 <_printf_float+0x21c>
 8007822:	6823      	ldr	r3, [r4, #0]
 8007824:	07d8      	lsls	r0, r3, #31
 8007826:	d50f      	bpl.n	8007848 <_printf_float+0x23c>
 8007828:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800782c:	4631      	mov	r1, r6
 800782e:	4628      	mov	r0, r5
 8007830:	47b8      	blx	r7
 8007832:	3001      	adds	r0, #1
 8007834:	f43f af45 	beq.w	80076c2 <_printf_float+0xb6>
 8007838:	f04f 0900 	mov.w	r9, #0
 800783c:	f108 38ff 	add.w	r8, r8, #4294967295
 8007840:	f104 0a1a 	add.w	sl, r4, #26
 8007844:	45c8      	cmp	r8, r9
 8007846:	dc09      	bgt.n	800785c <_printf_float+0x250>
 8007848:	6823      	ldr	r3, [r4, #0]
 800784a:	079b      	lsls	r3, r3, #30
 800784c:	f100 8103 	bmi.w	8007a56 <_printf_float+0x44a>
 8007850:	68e0      	ldr	r0, [r4, #12]
 8007852:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007854:	4298      	cmp	r0, r3
 8007856:	bfb8      	it	lt
 8007858:	4618      	movlt	r0, r3
 800785a:	e734      	b.n	80076c6 <_printf_float+0xba>
 800785c:	2301      	movs	r3, #1
 800785e:	4652      	mov	r2, sl
 8007860:	4631      	mov	r1, r6
 8007862:	4628      	mov	r0, r5
 8007864:	47b8      	blx	r7
 8007866:	3001      	adds	r0, #1
 8007868:	f43f af2b 	beq.w	80076c2 <_printf_float+0xb6>
 800786c:	f109 0901 	add.w	r9, r9, #1
 8007870:	e7e8      	b.n	8007844 <_printf_float+0x238>
 8007872:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007874:	2b00      	cmp	r3, #0
 8007876:	dc39      	bgt.n	80078ec <_printf_float+0x2e0>
 8007878:	4a1b      	ldr	r2, [pc, #108]	@ (80078e8 <_printf_float+0x2dc>)
 800787a:	2301      	movs	r3, #1
 800787c:	4631      	mov	r1, r6
 800787e:	4628      	mov	r0, r5
 8007880:	47b8      	blx	r7
 8007882:	3001      	adds	r0, #1
 8007884:	f43f af1d 	beq.w	80076c2 <_printf_float+0xb6>
 8007888:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800788c:	ea59 0303 	orrs.w	r3, r9, r3
 8007890:	d102      	bne.n	8007898 <_printf_float+0x28c>
 8007892:	6823      	ldr	r3, [r4, #0]
 8007894:	07d9      	lsls	r1, r3, #31
 8007896:	d5d7      	bpl.n	8007848 <_printf_float+0x23c>
 8007898:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800789c:	4631      	mov	r1, r6
 800789e:	4628      	mov	r0, r5
 80078a0:	47b8      	blx	r7
 80078a2:	3001      	adds	r0, #1
 80078a4:	f43f af0d 	beq.w	80076c2 <_printf_float+0xb6>
 80078a8:	f04f 0a00 	mov.w	sl, #0
 80078ac:	f104 0b1a 	add.w	fp, r4, #26
 80078b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078b2:	425b      	negs	r3, r3
 80078b4:	4553      	cmp	r3, sl
 80078b6:	dc01      	bgt.n	80078bc <_printf_float+0x2b0>
 80078b8:	464b      	mov	r3, r9
 80078ba:	e793      	b.n	80077e4 <_printf_float+0x1d8>
 80078bc:	2301      	movs	r3, #1
 80078be:	465a      	mov	r2, fp
 80078c0:	4631      	mov	r1, r6
 80078c2:	4628      	mov	r0, r5
 80078c4:	47b8      	blx	r7
 80078c6:	3001      	adds	r0, #1
 80078c8:	f43f aefb 	beq.w	80076c2 <_printf_float+0xb6>
 80078cc:	f10a 0a01 	add.w	sl, sl, #1
 80078d0:	e7ee      	b.n	80078b0 <_printf_float+0x2a4>
 80078d2:	bf00      	nop
 80078d4:	7fefffff 	.word	0x7fefffff
 80078d8:	0800d600 	.word	0x0800d600
 80078dc:	0800d604 	.word	0x0800d604
 80078e0:	0800d608 	.word	0x0800d608
 80078e4:	0800d60c 	.word	0x0800d60c
 80078e8:	0800d9a0 	.word	0x0800d9a0
 80078ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80078ee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80078f2:	4553      	cmp	r3, sl
 80078f4:	bfa8      	it	ge
 80078f6:	4653      	movge	r3, sl
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	4699      	mov	r9, r3
 80078fc:	dc36      	bgt.n	800796c <_printf_float+0x360>
 80078fe:	f04f 0b00 	mov.w	fp, #0
 8007902:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007906:	f104 021a 	add.w	r2, r4, #26
 800790a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800790c:	9306      	str	r3, [sp, #24]
 800790e:	eba3 0309 	sub.w	r3, r3, r9
 8007912:	455b      	cmp	r3, fp
 8007914:	dc31      	bgt.n	800797a <_printf_float+0x36e>
 8007916:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007918:	459a      	cmp	sl, r3
 800791a:	dc3a      	bgt.n	8007992 <_printf_float+0x386>
 800791c:	6823      	ldr	r3, [r4, #0]
 800791e:	07da      	lsls	r2, r3, #31
 8007920:	d437      	bmi.n	8007992 <_printf_float+0x386>
 8007922:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007924:	ebaa 0903 	sub.w	r9, sl, r3
 8007928:	9b06      	ldr	r3, [sp, #24]
 800792a:	ebaa 0303 	sub.w	r3, sl, r3
 800792e:	4599      	cmp	r9, r3
 8007930:	bfa8      	it	ge
 8007932:	4699      	movge	r9, r3
 8007934:	f1b9 0f00 	cmp.w	r9, #0
 8007938:	dc33      	bgt.n	80079a2 <_printf_float+0x396>
 800793a:	f04f 0800 	mov.w	r8, #0
 800793e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007942:	f104 0b1a 	add.w	fp, r4, #26
 8007946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007948:	ebaa 0303 	sub.w	r3, sl, r3
 800794c:	eba3 0309 	sub.w	r3, r3, r9
 8007950:	4543      	cmp	r3, r8
 8007952:	f77f af79 	ble.w	8007848 <_printf_float+0x23c>
 8007956:	2301      	movs	r3, #1
 8007958:	465a      	mov	r2, fp
 800795a:	4631      	mov	r1, r6
 800795c:	4628      	mov	r0, r5
 800795e:	47b8      	blx	r7
 8007960:	3001      	adds	r0, #1
 8007962:	f43f aeae 	beq.w	80076c2 <_printf_float+0xb6>
 8007966:	f108 0801 	add.w	r8, r8, #1
 800796a:	e7ec      	b.n	8007946 <_printf_float+0x33a>
 800796c:	4642      	mov	r2, r8
 800796e:	4631      	mov	r1, r6
 8007970:	4628      	mov	r0, r5
 8007972:	47b8      	blx	r7
 8007974:	3001      	adds	r0, #1
 8007976:	d1c2      	bne.n	80078fe <_printf_float+0x2f2>
 8007978:	e6a3      	b.n	80076c2 <_printf_float+0xb6>
 800797a:	2301      	movs	r3, #1
 800797c:	4631      	mov	r1, r6
 800797e:	4628      	mov	r0, r5
 8007980:	9206      	str	r2, [sp, #24]
 8007982:	47b8      	blx	r7
 8007984:	3001      	adds	r0, #1
 8007986:	f43f ae9c 	beq.w	80076c2 <_printf_float+0xb6>
 800798a:	9a06      	ldr	r2, [sp, #24]
 800798c:	f10b 0b01 	add.w	fp, fp, #1
 8007990:	e7bb      	b.n	800790a <_printf_float+0x2fe>
 8007992:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007996:	4631      	mov	r1, r6
 8007998:	4628      	mov	r0, r5
 800799a:	47b8      	blx	r7
 800799c:	3001      	adds	r0, #1
 800799e:	d1c0      	bne.n	8007922 <_printf_float+0x316>
 80079a0:	e68f      	b.n	80076c2 <_printf_float+0xb6>
 80079a2:	9a06      	ldr	r2, [sp, #24]
 80079a4:	464b      	mov	r3, r9
 80079a6:	4442      	add	r2, r8
 80079a8:	4631      	mov	r1, r6
 80079aa:	4628      	mov	r0, r5
 80079ac:	47b8      	blx	r7
 80079ae:	3001      	adds	r0, #1
 80079b0:	d1c3      	bne.n	800793a <_printf_float+0x32e>
 80079b2:	e686      	b.n	80076c2 <_printf_float+0xb6>
 80079b4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80079b8:	f1ba 0f01 	cmp.w	sl, #1
 80079bc:	dc01      	bgt.n	80079c2 <_printf_float+0x3b6>
 80079be:	07db      	lsls	r3, r3, #31
 80079c0:	d536      	bpl.n	8007a30 <_printf_float+0x424>
 80079c2:	2301      	movs	r3, #1
 80079c4:	4642      	mov	r2, r8
 80079c6:	4631      	mov	r1, r6
 80079c8:	4628      	mov	r0, r5
 80079ca:	47b8      	blx	r7
 80079cc:	3001      	adds	r0, #1
 80079ce:	f43f ae78 	beq.w	80076c2 <_printf_float+0xb6>
 80079d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079d6:	4631      	mov	r1, r6
 80079d8:	4628      	mov	r0, r5
 80079da:	47b8      	blx	r7
 80079dc:	3001      	adds	r0, #1
 80079de:	f43f ae70 	beq.w	80076c2 <_printf_float+0xb6>
 80079e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80079e6:	2200      	movs	r2, #0
 80079e8:	2300      	movs	r3, #0
 80079ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80079ee:	f7f9 f873 	bl	8000ad8 <__aeabi_dcmpeq>
 80079f2:	b9c0      	cbnz	r0, 8007a26 <_printf_float+0x41a>
 80079f4:	4653      	mov	r3, sl
 80079f6:	f108 0201 	add.w	r2, r8, #1
 80079fa:	4631      	mov	r1, r6
 80079fc:	4628      	mov	r0, r5
 80079fe:	47b8      	blx	r7
 8007a00:	3001      	adds	r0, #1
 8007a02:	d10c      	bne.n	8007a1e <_printf_float+0x412>
 8007a04:	e65d      	b.n	80076c2 <_printf_float+0xb6>
 8007a06:	2301      	movs	r3, #1
 8007a08:	465a      	mov	r2, fp
 8007a0a:	4631      	mov	r1, r6
 8007a0c:	4628      	mov	r0, r5
 8007a0e:	47b8      	blx	r7
 8007a10:	3001      	adds	r0, #1
 8007a12:	f43f ae56 	beq.w	80076c2 <_printf_float+0xb6>
 8007a16:	f108 0801 	add.w	r8, r8, #1
 8007a1a:	45d0      	cmp	r8, sl
 8007a1c:	dbf3      	blt.n	8007a06 <_printf_float+0x3fa>
 8007a1e:	464b      	mov	r3, r9
 8007a20:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007a24:	e6df      	b.n	80077e6 <_printf_float+0x1da>
 8007a26:	f04f 0800 	mov.w	r8, #0
 8007a2a:	f104 0b1a 	add.w	fp, r4, #26
 8007a2e:	e7f4      	b.n	8007a1a <_printf_float+0x40e>
 8007a30:	2301      	movs	r3, #1
 8007a32:	4642      	mov	r2, r8
 8007a34:	e7e1      	b.n	80079fa <_printf_float+0x3ee>
 8007a36:	2301      	movs	r3, #1
 8007a38:	464a      	mov	r2, r9
 8007a3a:	4631      	mov	r1, r6
 8007a3c:	4628      	mov	r0, r5
 8007a3e:	47b8      	blx	r7
 8007a40:	3001      	adds	r0, #1
 8007a42:	f43f ae3e 	beq.w	80076c2 <_printf_float+0xb6>
 8007a46:	f108 0801 	add.w	r8, r8, #1
 8007a4a:	68e3      	ldr	r3, [r4, #12]
 8007a4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007a4e:	1a5b      	subs	r3, r3, r1
 8007a50:	4543      	cmp	r3, r8
 8007a52:	dcf0      	bgt.n	8007a36 <_printf_float+0x42a>
 8007a54:	e6fc      	b.n	8007850 <_printf_float+0x244>
 8007a56:	f04f 0800 	mov.w	r8, #0
 8007a5a:	f104 0919 	add.w	r9, r4, #25
 8007a5e:	e7f4      	b.n	8007a4a <_printf_float+0x43e>

08007a60 <_printf_common>:
 8007a60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a64:	4616      	mov	r6, r2
 8007a66:	4698      	mov	r8, r3
 8007a68:	688a      	ldr	r2, [r1, #8]
 8007a6a:	690b      	ldr	r3, [r1, #16]
 8007a6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a70:	4293      	cmp	r3, r2
 8007a72:	bfb8      	it	lt
 8007a74:	4613      	movlt	r3, r2
 8007a76:	6033      	str	r3, [r6, #0]
 8007a78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007a7c:	4607      	mov	r7, r0
 8007a7e:	460c      	mov	r4, r1
 8007a80:	b10a      	cbz	r2, 8007a86 <_printf_common+0x26>
 8007a82:	3301      	adds	r3, #1
 8007a84:	6033      	str	r3, [r6, #0]
 8007a86:	6823      	ldr	r3, [r4, #0]
 8007a88:	0699      	lsls	r1, r3, #26
 8007a8a:	bf42      	ittt	mi
 8007a8c:	6833      	ldrmi	r3, [r6, #0]
 8007a8e:	3302      	addmi	r3, #2
 8007a90:	6033      	strmi	r3, [r6, #0]
 8007a92:	6825      	ldr	r5, [r4, #0]
 8007a94:	f015 0506 	ands.w	r5, r5, #6
 8007a98:	d106      	bne.n	8007aa8 <_printf_common+0x48>
 8007a9a:	f104 0a19 	add.w	sl, r4, #25
 8007a9e:	68e3      	ldr	r3, [r4, #12]
 8007aa0:	6832      	ldr	r2, [r6, #0]
 8007aa2:	1a9b      	subs	r3, r3, r2
 8007aa4:	42ab      	cmp	r3, r5
 8007aa6:	dc26      	bgt.n	8007af6 <_printf_common+0x96>
 8007aa8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007aac:	6822      	ldr	r2, [r4, #0]
 8007aae:	3b00      	subs	r3, #0
 8007ab0:	bf18      	it	ne
 8007ab2:	2301      	movne	r3, #1
 8007ab4:	0692      	lsls	r2, r2, #26
 8007ab6:	d42b      	bmi.n	8007b10 <_printf_common+0xb0>
 8007ab8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007abc:	4641      	mov	r1, r8
 8007abe:	4638      	mov	r0, r7
 8007ac0:	47c8      	blx	r9
 8007ac2:	3001      	adds	r0, #1
 8007ac4:	d01e      	beq.n	8007b04 <_printf_common+0xa4>
 8007ac6:	6823      	ldr	r3, [r4, #0]
 8007ac8:	6922      	ldr	r2, [r4, #16]
 8007aca:	f003 0306 	and.w	r3, r3, #6
 8007ace:	2b04      	cmp	r3, #4
 8007ad0:	bf02      	ittt	eq
 8007ad2:	68e5      	ldreq	r5, [r4, #12]
 8007ad4:	6833      	ldreq	r3, [r6, #0]
 8007ad6:	1aed      	subeq	r5, r5, r3
 8007ad8:	68a3      	ldr	r3, [r4, #8]
 8007ada:	bf0c      	ite	eq
 8007adc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ae0:	2500      	movne	r5, #0
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	bfc4      	itt	gt
 8007ae6:	1a9b      	subgt	r3, r3, r2
 8007ae8:	18ed      	addgt	r5, r5, r3
 8007aea:	2600      	movs	r6, #0
 8007aec:	341a      	adds	r4, #26
 8007aee:	42b5      	cmp	r5, r6
 8007af0:	d11a      	bne.n	8007b28 <_printf_common+0xc8>
 8007af2:	2000      	movs	r0, #0
 8007af4:	e008      	b.n	8007b08 <_printf_common+0xa8>
 8007af6:	2301      	movs	r3, #1
 8007af8:	4652      	mov	r2, sl
 8007afa:	4641      	mov	r1, r8
 8007afc:	4638      	mov	r0, r7
 8007afe:	47c8      	blx	r9
 8007b00:	3001      	adds	r0, #1
 8007b02:	d103      	bne.n	8007b0c <_printf_common+0xac>
 8007b04:	f04f 30ff 	mov.w	r0, #4294967295
 8007b08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b0c:	3501      	adds	r5, #1
 8007b0e:	e7c6      	b.n	8007a9e <_printf_common+0x3e>
 8007b10:	18e1      	adds	r1, r4, r3
 8007b12:	1c5a      	adds	r2, r3, #1
 8007b14:	2030      	movs	r0, #48	@ 0x30
 8007b16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007b1a:	4422      	add	r2, r4
 8007b1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007b20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007b24:	3302      	adds	r3, #2
 8007b26:	e7c7      	b.n	8007ab8 <_printf_common+0x58>
 8007b28:	2301      	movs	r3, #1
 8007b2a:	4622      	mov	r2, r4
 8007b2c:	4641      	mov	r1, r8
 8007b2e:	4638      	mov	r0, r7
 8007b30:	47c8      	blx	r9
 8007b32:	3001      	adds	r0, #1
 8007b34:	d0e6      	beq.n	8007b04 <_printf_common+0xa4>
 8007b36:	3601      	adds	r6, #1
 8007b38:	e7d9      	b.n	8007aee <_printf_common+0x8e>
	...

08007b3c <_printf_i>:
 8007b3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b40:	7e0f      	ldrb	r7, [r1, #24]
 8007b42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007b44:	2f78      	cmp	r7, #120	@ 0x78
 8007b46:	4691      	mov	r9, r2
 8007b48:	4680      	mov	r8, r0
 8007b4a:	460c      	mov	r4, r1
 8007b4c:	469a      	mov	sl, r3
 8007b4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007b52:	d807      	bhi.n	8007b64 <_printf_i+0x28>
 8007b54:	2f62      	cmp	r7, #98	@ 0x62
 8007b56:	d80a      	bhi.n	8007b6e <_printf_i+0x32>
 8007b58:	2f00      	cmp	r7, #0
 8007b5a:	f000 80d2 	beq.w	8007d02 <_printf_i+0x1c6>
 8007b5e:	2f58      	cmp	r7, #88	@ 0x58
 8007b60:	f000 80b9 	beq.w	8007cd6 <_printf_i+0x19a>
 8007b64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007b6c:	e03a      	b.n	8007be4 <_printf_i+0xa8>
 8007b6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007b72:	2b15      	cmp	r3, #21
 8007b74:	d8f6      	bhi.n	8007b64 <_printf_i+0x28>
 8007b76:	a101      	add	r1, pc, #4	@ (adr r1, 8007b7c <_printf_i+0x40>)
 8007b78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b7c:	08007bd5 	.word	0x08007bd5
 8007b80:	08007be9 	.word	0x08007be9
 8007b84:	08007b65 	.word	0x08007b65
 8007b88:	08007b65 	.word	0x08007b65
 8007b8c:	08007b65 	.word	0x08007b65
 8007b90:	08007b65 	.word	0x08007b65
 8007b94:	08007be9 	.word	0x08007be9
 8007b98:	08007b65 	.word	0x08007b65
 8007b9c:	08007b65 	.word	0x08007b65
 8007ba0:	08007b65 	.word	0x08007b65
 8007ba4:	08007b65 	.word	0x08007b65
 8007ba8:	08007ce9 	.word	0x08007ce9
 8007bac:	08007c13 	.word	0x08007c13
 8007bb0:	08007ca3 	.word	0x08007ca3
 8007bb4:	08007b65 	.word	0x08007b65
 8007bb8:	08007b65 	.word	0x08007b65
 8007bbc:	08007d0b 	.word	0x08007d0b
 8007bc0:	08007b65 	.word	0x08007b65
 8007bc4:	08007c13 	.word	0x08007c13
 8007bc8:	08007b65 	.word	0x08007b65
 8007bcc:	08007b65 	.word	0x08007b65
 8007bd0:	08007cab 	.word	0x08007cab
 8007bd4:	6833      	ldr	r3, [r6, #0]
 8007bd6:	1d1a      	adds	r2, r3, #4
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	6032      	str	r2, [r6, #0]
 8007bdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007be0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007be4:	2301      	movs	r3, #1
 8007be6:	e09d      	b.n	8007d24 <_printf_i+0x1e8>
 8007be8:	6833      	ldr	r3, [r6, #0]
 8007bea:	6820      	ldr	r0, [r4, #0]
 8007bec:	1d19      	adds	r1, r3, #4
 8007bee:	6031      	str	r1, [r6, #0]
 8007bf0:	0606      	lsls	r6, r0, #24
 8007bf2:	d501      	bpl.n	8007bf8 <_printf_i+0xbc>
 8007bf4:	681d      	ldr	r5, [r3, #0]
 8007bf6:	e003      	b.n	8007c00 <_printf_i+0xc4>
 8007bf8:	0645      	lsls	r5, r0, #25
 8007bfa:	d5fb      	bpl.n	8007bf4 <_printf_i+0xb8>
 8007bfc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007c00:	2d00      	cmp	r5, #0
 8007c02:	da03      	bge.n	8007c0c <_printf_i+0xd0>
 8007c04:	232d      	movs	r3, #45	@ 0x2d
 8007c06:	426d      	negs	r5, r5
 8007c08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c0c:	4859      	ldr	r0, [pc, #356]	@ (8007d74 <_printf_i+0x238>)
 8007c0e:	230a      	movs	r3, #10
 8007c10:	e011      	b.n	8007c36 <_printf_i+0xfa>
 8007c12:	6821      	ldr	r1, [r4, #0]
 8007c14:	6833      	ldr	r3, [r6, #0]
 8007c16:	0608      	lsls	r0, r1, #24
 8007c18:	f853 5b04 	ldr.w	r5, [r3], #4
 8007c1c:	d402      	bmi.n	8007c24 <_printf_i+0xe8>
 8007c1e:	0649      	lsls	r1, r1, #25
 8007c20:	bf48      	it	mi
 8007c22:	b2ad      	uxthmi	r5, r5
 8007c24:	2f6f      	cmp	r7, #111	@ 0x6f
 8007c26:	4853      	ldr	r0, [pc, #332]	@ (8007d74 <_printf_i+0x238>)
 8007c28:	6033      	str	r3, [r6, #0]
 8007c2a:	bf14      	ite	ne
 8007c2c:	230a      	movne	r3, #10
 8007c2e:	2308      	moveq	r3, #8
 8007c30:	2100      	movs	r1, #0
 8007c32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007c36:	6866      	ldr	r6, [r4, #4]
 8007c38:	60a6      	str	r6, [r4, #8]
 8007c3a:	2e00      	cmp	r6, #0
 8007c3c:	bfa2      	ittt	ge
 8007c3e:	6821      	ldrge	r1, [r4, #0]
 8007c40:	f021 0104 	bicge.w	r1, r1, #4
 8007c44:	6021      	strge	r1, [r4, #0]
 8007c46:	b90d      	cbnz	r5, 8007c4c <_printf_i+0x110>
 8007c48:	2e00      	cmp	r6, #0
 8007c4a:	d04b      	beq.n	8007ce4 <_printf_i+0x1a8>
 8007c4c:	4616      	mov	r6, r2
 8007c4e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007c52:	fb03 5711 	mls	r7, r3, r1, r5
 8007c56:	5dc7      	ldrb	r7, [r0, r7]
 8007c58:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007c5c:	462f      	mov	r7, r5
 8007c5e:	42bb      	cmp	r3, r7
 8007c60:	460d      	mov	r5, r1
 8007c62:	d9f4      	bls.n	8007c4e <_printf_i+0x112>
 8007c64:	2b08      	cmp	r3, #8
 8007c66:	d10b      	bne.n	8007c80 <_printf_i+0x144>
 8007c68:	6823      	ldr	r3, [r4, #0]
 8007c6a:	07df      	lsls	r7, r3, #31
 8007c6c:	d508      	bpl.n	8007c80 <_printf_i+0x144>
 8007c6e:	6923      	ldr	r3, [r4, #16]
 8007c70:	6861      	ldr	r1, [r4, #4]
 8007c72:	4299      	cmp	r1, r3
 8007c74:	bfde      	ittt	le
 8007c76:	2330      	movle	r3, #48	@ 0x30
 8007c78:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007c7c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007c80:	1b92      	subs	r2, r2, r6
 8007c82:	6122      	str	r2, [r4, #16]
 8007c84:	f8cd a000 	str.w	sl, [sp]
 8007c88:	464b      	mov	r3, r9
 8007c8a:	aa03      	add	r2, sp, #12
 8007c8c:	4621      	mov	r1, r4
 8007c8e:	4640      	mov	r0, r8
 8007c90:	f7ff fee6 	bl	8007a60 <_printf_common>
 8007c94:	3001      	adds	r0, #1
 8007c96:	d14a      	bne.n	8007d2e <_printf_i+0x1f2>
 8007c98:	f04f 30ff 	mov.w	r0, #4294967295
 8007c9c:	b004      	add	sp, #16
 8007c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ca2:	6823      	ldr	r3, [r4, #0]
 8007ca4:	f043 0320 	orr.w	r3, r3, #32
 8007ca8:	6023      	str	r3, [r4, #0]
 8007caa:	4833      	ldr	r0, [pc, #204]	@ (8007d78 <_printf_i+0x23c>)
 8007cac:	2778      	movs	r7, #120	@ 0x78
 8007cae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007cb2:	6823      	ldr	r3, [r4, #0]
 8007cb4:	6831      	ldr	r1, [r6, #0]
 8007cb6:	061f      	lsls	r7, r3, #24
 8007cb8:	f851 5b04 	ldr.w	r5, [r1], #4
 8007cbc:	d402      	bmi.n	8007cc4 <_printf_i+0x188>
 8007cbe:	065f      	lsls	r7, r3, #25
 8007cc0:	bf48      	it	mi
 8007cc2:	b2ad      	uxthmi	r5, r5
 8007cc4:	6031      	str	r1, [r6, #0]
 8007cc6:	07d9      	lsls	r1, r3, #31
 8007cc8:	bf44      	itt	mi
 8007cca:	f043 0320 	orrmi.w	r3, r3, #32
 8007cce:	6023      	strmi	r3, [r4, #0]
 8007cd0:	b11d      	cbz	r5, 8007cda <_printf_i+0x19e>
 8007cd2:	2310      	movs	r3, #16
 8007cd4:	e7ac      	b.n	8007c30 <_printf_i+0xf4>
 8007cd6:	4827      	ldr	r0, [pc, #156]	@ (8007d74 <_printf_i+0x238>)
 8007cd8:	e7e9      	b.n	8007cae <_printf_i+0x172>
 8007cda:	6823      	ldr	r3, [r4, #0]
 8007cdc:	f023 0320 	bic.w	r3, r3, #32
 8007ce0:	6023      	str	r3, [r4, #0]
 8007ce2:	e7f6      	b.n	8007cd2 <_printf_i+0x196>
 8007ce4:	4616      	mov	r6, r2
 8007ce6:	e7bd      	b.n	8007c64 <_printf_i+0x128>
 8007ce8:	6833      	ldr	r3, [r6, #0]
 8007cea:	6825      	ldr	r5, [r4, #0]
 8007cec:	6961      	ldr	r1, [r4, #20]
 8007cee:	1d18      	adds	r0, r3, #4
 8007cf0:	6030      	str	r0, [r6, #0]
 8007cf2:	062e      	lsls	r6, r5, #24
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	d501      	bpl.n	8007cfc <_printf_i+0x1c0>
 8007cf8:	6019      	str	r1, [r3, #0]
 8007cfa:	e002      	b.n	8007d02 <_printf_i+0x1c6>
 8007cfc:	0668      	lsls	r0, r5, #25
 8007cfe:	d5fb      	bpl.n	8007cf8 <_printf_i+0x1bc>
 8007d00:	8019      	strh	r1, [r3, #0]
 8007d02:	2300      	movs	r3, #0
 8007d04:	6123      	str	r3, [r4, #16]
 8007d06:	4616      	mov	r6, r2
 8007d08:	e7bc      	b.n	8007c84 <_printf_i+0x148>
 8007d0a:	6833      	ldr	r3, [r6, #0]
 8007d0c:	1d1a      	adds	r2, r3, #4
 8007d0e:	6032      	str	r2, [r6, #0]
 8007d10:	681e      	ldr	r6, [r3, #0]
 8007d12:	6862      	ldr	r2, [r4, #4]
 8007d14:	2100      	movs	r1, #0
 8007d16:	4630      	mov	r0, r6
 8007d18:	f7f8 fa62 	bl	80001e0 <memchr>
 8007d1c:	b108      	cbz	r0, 8007d22 <_printf_i+0x1e6>
 8007d1e:	1b80      	subs	r0, r0, r6
 8007d20:	6060      	str	r0, [r4, #4]
 8007d22:	6863      	ldr	r3, [r4, #4]
 8007d24:	6123      	str	r3, [r4, #16]
 8007d26:	2300      	movs	r3, #0
 8007d28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d2c:	e7aa      	b.n	8007c84 <_printf_i+0x148>
 8007d2e:	6923      	ldr	r3, [r4, #16]
 8007d30:	4632      	mov	r2, r6
 8007d32:	4649      	mov	r1, r9
 8007d34:	4640      	mov	r0, r8
 8007d36:	47d0      	blx	sl
 8007d38:	3001      	adds	r0, #1
 8007d3a:	d0ad      	beq.n	8007c98 <_printf_i+0x15c>
 8007d3c:	6823      	ldr	r3, [r4, #0]
 8007d3e:	079b      	lsls	r3, r3, #30
 8007d40:	d413      	bmi.n	8007d6a <_printf_i+0x22e>
 8007d42:	68e0      	ldr	r0, [r4, #12]
 8007d44:	9b03      	ldr	r3, [sp, #12]
 8007d46:	4298      	cmp	r0, r3
 8007d48:	bfb8      	it	lt
 8007d4a:	4618      	movlt	r0, r3
 8007d4c:	e7a6      	b.n	8007c9c <_printf_i+0x160>
 8007d4e:	2301      	movs	r3, #1
 8007d50:	4632      	mov	r2, r6
 8007d52:	4649      	mov	r1, r9
 8007d54:	4640      	mov	r0, r8
 8007d56:	47d0      	blx	sl
 8007d58:	3001      	adds	r0, #1
 8007d5a:	d09d      	beq.n	8007c98 <_printf_i+0x15c>
 8007d5c:	3501      	adds	r5, #1
 8007d5e:	68e3      	ldr	r3, [r4, #12]
 8007d60:	9903      	ldr	r1, [sp, #12]
 8007d62:	1a5b      	subs	r3, r3, r1
 8007d64:	42ab      	cmp	r3, r5
 8007d66:	dcf2      	bgt.n	8007d4e <_printf_i+0x212>
 8007d68:	e7eb      	b.n	8007d42 <_printf_i+0x206>
 8007d6a:	2500      	movs	r5, #0
 8007d6c:	f104 0619 	add.w	r6, r4, #25
 8007d70:	e7f5      	b.n	8007d5e <_printf_i+0x222>
 8007d72:	bf00      	nop
 8007d74:	0800d610 	.word	0x0800d610
 8007d78:	0800d621 	.word	0x0800d621

08007d7c <_scanf_float>:
 8007d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d80:	b087      	sub	sp, #28
 8007d82:	4617      	mov	r7, r2
 8007d84:	9303      	str	r3, [sp, #12]
 8007d86:	688b      	ldr	r3, [r1, #8]
 8007d88:	1e5a      	subs	r2, r3, #1
 8007d8a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007d8e:	bf81      	itttt	hi
 8007d90:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007d94:	eb03 0b05 	addhi.w	fp, r3, r5
 8007d98:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007d9c:	608b      	strhi	r3, [r1, #8]
 8007d9e:	680b      	ldr	r3, [r1, #0]
 8007da0:	460a      	mov	r2, r1
 8007da2:	f04f 0500 	mov.w	r5, #0
 8007da6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007daa:	f842 3b1c 	str.w	r3, [r2], #28
 8007dae:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007db2:	4680      	mov	r8, r0
 8007db4:	460c      	mov	r4, r1
 8007db6:	bf98      	it	ls
 8007db8:	f04f 0b00 	movls.w	fp, #0
 8007dbc:	9201      	str	r2, [sp, #4]
 8007dbe:	4616      	mov	r6, r2
 8007dc0:	46aa      	mov	sl, r5
 8007dc2:	46a9      	mov	r9, r5
 8007dc4:	9502      	str	r5, [sp, #8]
 8007dc6:	68a2      	ldr	r2, [r4, #8]
 8007dc8:	b152      	cbz	r2, 8007de0 <_scanf_float+0x64>
 8007dca:	683b      	ldr	r3, [r7, #0]
 8007dcc:	781b      	ldrb	r3, [r3, #0]
 8007dce:	2b4e      	cmp	r3, #78	@ 0x4e
 8007dd0:	d864      	bhi.n	8007e9c <_scanf_float+0x120>
 8007dd2:	2b40      	cmp	r3, #64	@ 0x40
 8007dd4:	d83c      	bhi.n	8007e50 <_scanf_float+0xd4>
 8007dd6:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007dda:	b2c8      	uxtb	r0, r1
 8007ddc:	280e      	cmp	r0, #14
 8007dde:	d93a      	bls.n	8007e56 <_scanf_float+0xda>
 8007de0:	f1b9 0f00 	cmp.w	r9, #0
 8007de4:	d003      	beq.n	8007dee <_scanf_float+0x72>
 8007de6:	6823      	ldr	r3, [r4, #0]
 8007de8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007dec:	6023      	str	r3, [r4, #0]
 8007dee:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007df2:	f1ba 0f01 	cmp.w	sl, #1
 8007df6:	f200 8117 	bhi.w	8008028 <_scanf_float+0x2ac>
 8007dfa:	9b01      	ldr	r3, [sp, #4]
 8007dfc:	429e      	cmp	r6, r3
 8007dfe:	f200 8108 	bhi.w	8008012 <_scanf_float+0x296>
 8007e02:	2001      	movs	r0, #1
 8007e04:	b007      	add	sp, #28
 8007e06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e0a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007e0e:	2a0d      	cmp	r2, #13
 8007e10:	d8e6      	bhi.n	8007de0 <_scanf_float+0x64>
 8007e12:	a101      	add	r1, pc, #4	@ (adr r1, 8007e18 <_scanf_float+0x9c>)
 8007e14:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007e18:	08007f5f 	.word	0x08007f5f
 8007e1c:	08007de1 	.word	0x08007de1
 8007e20:	08007de1 	.word	0x08007de1
 8007e24:	08007de1 	.word	0x08007de1
 8007e28:	08007fbf 	.word	0x08007fbf
 8007e2c:	08007f97 	.word	0x08007f97
 8007e30:	08007de1 	.word	0x08007de1
 8007e34:	08007de1 	.word	0x08007de1
 8007e38:	08007f6d 	.word	0x08007f6d
 8007e3c:	08007de1 	.word	0x08007de1
 8007e40:	08007de1 	.word	0x08007de1
 8007e44:	08007de1 	.word	0x08007de1
 8007e48:	08007de1 	.word	0x08007de1
 8007e4c:	08007f25 	.word	0x08007f25
 8007e50:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007e54:	e7db      	b.n	8007e0e <_scanf_float+0x92>
 8007e56:	290e      	cmp	r1, #14
 8007e58:	d8c2      	bhi.n	8007de0 <_scanf_float+0x64>
 8007e5a:	a001      	add	r0, pc, #4	@ (adr r0, 8007e60 <_scanf_float+0xe4>)
 8007e5c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007e60:	08007f15 	.word	0x08007f15
 8007e64:	08007de1 	.word	0x08007de1
 8007e68:	08007f15 	.word	0x08007f15
 8007e6c:	08007fab 	.word	0x08007fab
 8007e70:	08007de1 	.word	0x08007de1
 8007e74:	08007ebd 	.word	0x08007ebd
 8007e78:	08007efb 	.word	0x08007efb
 8007e7c:	08007efb 	.word	0x08007efb
 8007e80:	08007efb 	.word	0x08007efb
 8007e84:	08007efb 	.word	0x08007efb
 8007e88:	08007efb 	.word	0x08007efb
 8007e8c:	08007efb 	.word	0x08007efb
 8007e90:	08007efb 	.word	0x08007efb
 8007e94:	08007efb 	.word	0x08007efb
 8007e98:	08007efb 	.word	0x08007efb
 8007e9c:	2b6e      	cmp	r3, #110	@ 0x6e
 8007e9e:	d809      	bhi.n	8007eb4 <_scanf_float+0x138>
 8007ea0:	2b60      	cmp	r3, #96	@ 0x60
 8007ea2:	d8b2      	bhi.n	8007e0a <_scanf_float+0x8e>
 8007ea4:	2b54      	cmp	r3, #84	@ 0x54
 8007ea6:	d07b      	beq.n	8007fa0 <_scanf_float+0x224>
 8007ea8:	2b59      	cmp	r3, #89	@ 0x59
 8007eaa:	d199      	bne.n	8007de0 <_scanf_float+0x64>
 8007eac:	2d07      	cmp	r5, #7
 8007eae:	d197      	bne.n	8007de0 <_scanf_float+0x64>
 8007eb0:	2508      	movs	r5, #8
 8007eb2:	e02c      	b.n	8007f0e <_scanf_float+0x192>
 8007eb4:	2b74      	cmp	r3, #116	@ 0x74
 8007eb6:	d073      	beq.n	8007fa0 <_scanf_float+0x224>
 8007eb8:	2b79      	cmp	r3, #121	@ 0x79
 8007eba:	e7f6      	b.n	8007eaa <_scanf_float+0x12e>
 8007ebc:	6821      	ldr	r1, [r4, #0]
 8007ebe:	05c8      	lsls	r0, r1, #23
 8007ec0:	d51b      	bpl.n	8007efa <_scanf_float+0x17e>
 8007ec2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007ec6:	6021      	str	r1, [r4, #0]
 8007ec8:	f109 0901 	add.w	r9, r9, #1
 8007ecc:	f1bb 0f00 	cmp.w	fp, #0
 8007ed0:	d003      	beq.n	8007eda <_scanf_float+0x15e>
 8007ed2:	3201      	adds	r2, #1
 8007ed4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007ed8:	60a2      	str	r2, [r4, #8]
 8007eda:	68a3      	ldr	r3, [r4, #8]
 8007edc:	3b01      	subs	r3, #1
 8007ede:	60a3      	str	r3, [r4, #8]
 8007ee0:	6923      	ldr	r3, [r4, #16]
 8007ee2:	3301      	adds	r3, #1
 8007ee4:	6123      	str	r3, [r4, #16]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	3b01      	subs	r3, #1
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	607b      	str	r3, [r7, #4]
 8007eee:	f340 8087 	ble.w	8008000 <_scanf_float+0x284>
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	3301      	adds	r3, #1
 8007ef6:	603b      	str	r3, [r7, #0]
 8007ef8:	e765      	b.n	8007dc6 <_scanf_float+0x4a>
 8007efa:	eb1a 0105 	adds.w	r1, sl, r5
 8007efe:	f47f af6f 	bne.w	8007de0 <_scanf_float+0x64>
 8007f02:	6822      	ldr	r2, [r4, #0]
 8007f04:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007f08:	6022      	str	r2, [r4, #0]
 8007f0a:	460d      	mov	r5, r1
 8007f0c:	468a      	mov	sl, r1
 8007f0e:	f806 3b01 	strb.w	r3, [r6], #1
 8007f12:	e7e2      	b.n	8007eda <_scanf_float+0x15e>
 8007f14:	6822      	ldr	r2, [r4, #0]
 8007f16:	0610      	lsls	r0, r2, #24
 8007f18:	f57f af62 	bpl.w	8007de0 <_scanf_float+0x64>
 8007f1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007f20:	6022      	str	r2, [r4, #0]
 8007f22:	e7f4      	b.n	8007f0e <_scanf_float+0x192>
 8007f24:	f1ba 0f00 	cmp.w	sl, #0
 8007f28:	d10e      	bne.n	8007f48 <_scanf_float+0x1cc>
 8007f2a:	f1b9 0f00 	cmp.w	r9, #0
 8007f2e:	d10e      	bne.n	8007f4e <_scanf_float+0x1d2>
 8007f30:	6822      	ldr	r2, [r4, #0]
 8007f32:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007f36:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007f3a:	d108      	bne.n	8007f4e <_scanf_float+0x1d2>
 8007f3c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007f40:	6022      	str	r2, [r4, #0]
 8007f42:	f04f 0a01 	mov.w	sl, #1
 8007f46:	e7e2      	b.n	8007f0e <_scanf_float+0x192>
 8007f48:	f1ba 0f02 	cmp.w	sl, #2
 8007f4c:	d055      	beq.n	8007ffa <_scanf_float+0x27e>
 8007f4e:	2d01      	cmp	r5, #1
 8007f50:	d002      	beq.n	8007f58 <_scanf_float+0x1dc>
 8007f52:	2d04      	cmp	r5, #4
 8007f54:	f47f af44 	bne.w	8007de0 <_scanf_float+0x64>
 8007f58:	3501      	adds	r5, #1
 8007f5a:	b2ed      	uxtb	r5, r5
 8007f5c:	e7d7      	b.n	8007f0e <_scanf_float+0x192>
 8007f5e:	f1ba 0f01 	cmp.w	sl, #1
 8007f62:	f47f af3d 	bne.w	8007de0 <_scanf_float+0x64>
 8007f66:	f04f 0a02 	mov.w	sl, #2
 8007f6a:	e7d0      	b.n	8007f0e <_scanf_float+0x192>
 8007f6c:	b97d      	cbnz	r5, 8007f8e <_scanf_float+0x212>
 8007f6e:	f1b9 0f00 	cmp.w	r9, #0
 8007f72:	f47f af38 	bne.w	8007de6 <_scanf_float+0x6a>
 8007f76:	6822      	ldr	r2, [r4, #0]
 8007f78:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007f7c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007f80:	f040 8108 	bne.w	8008194 <_scanf_float+0x418>
 8007f84:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007f88:	6022      	str	r2, [r4, #0]
 8007f8a:	2501      	movs	r5, #1
 8007f8c:	e7bf      	b.n	8007f0e <_scanf_float+0x192>
 8007f8e:	2d03      	cmp	r5, #3
 8007f90:	d0e2      	beq.n	8007f58 <_scanf_float+0x1dc>
 8007f92:	2d05      	cmp	r5, #5
 8007f94:	e7de      	b.n	8007f54 <_scanf_float+0x1d8>
 8007f96:	2d02      	cmp	r5, #2
 8007f98:	f47f af22 	bne.w	8007de0 <_scanf_float+0x64>
 8007f9c:	2503      	movs	r5, #3
 8007f9e:	e7b6      	b.n	8007f0e <_scanf_float+0x192>
 8007fa0:	2d06      	cmp	r5, #6
 8007fa2:	f47f af1d 	bne.w	8007de0 <_scanf_float+0x64>
 8007fa6:	2507      	movs	r5, #7
 8007fa8:	e7b1      	b.n	8007f0e <_scanf_float+0x192>
 8007faa:	6822      	ldr	r2, [r4, #0]
 8007fac:	0591      	lsls	r1, r2, #22
 8007fae:	f57f af17 	bpl.w	8007de0 <_scanf_float+0x64>
 8007fb2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007fb6:	6022      	str	r2, [r4, #0]
 8007fb8:	f8cd 9008 	str.w	r9, [sp, #8]
 8007fbc:	e7a7      	b.n	8007f0e <_scanf_float+0x192>
 8007fbe:	6822      	ldr	r2, [r4, #0]
 8007fc0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007fc4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007fc8:	d006      	beq.n	8007fd8 <_scanf_float+0x25c>
 8007fca:	0550      	lsls	r0, r2, #21
 8007fcc:	f57f af08 	bpl.w	8007de0 <_scanf_float+0x64>
 8007fd0:	f1b9 0f00 	cmp.w	r9, #0
 8007fd4:	f000 80de 	beq.w	8008194 <_scanf_float+0x418>
 8007fd8:	0591      	lsls	r1, r2, #22
 8007fda:	bf58      	it	pl
 8007fdc:	9902      	ldrpl	r1, [sp, #8]
 8007fde:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007fe2:	bf58      	it	pl
 8007fe4:	eba9 0101 	subpl.w	r1, r9, r1
 8007fe8:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007fec:	bf58      	it	pl
 8007fee:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007ff2:	6022      	str	r2, [r4, #0]
 8007ff4:	f04f 0900 	mov.w	r9, #0
 8007ff8:	e789      	b.n	8007f0e <_scanf_float+0x192>
 8007ffa:	f04f 0a03 	mov.w	sl, #3
 8007ffe:	e786      	b.n	8007f0e <_scanf_float+0x192>
 8008000:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008004:	4639      	mov	r1, r7
 8008006:	4640      	mov	r0, r8
 8008008:	4798      	blx	r3
 800800a:	2800      	cmp	r0, #0
 800800c:	f43f aedb 	beq.w	8007dc6 <_scanf_float+0x4a>
 8008010:	e6e6      	b.n	8007de0 <_scanf_float+0x64>
 8008012:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008016:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800801a:	463a      	mov	r2, r7
 800801c:	4640      	mov	r0, r8
 800801e:	4798      	blx	r3
 8008020:	6923      	ldr	r3, [r4, #16]
 8008022:	3b01      	subs	r3, #1
 8008024:	6123      	str	r3, [r4, #16]
 8008026:	e6e8      	b.n	8007dfa <_scanf_float+0x7e>
 8008028:	1e6b      	subs	r3, r5, #1
 800802a:	2b06      	cmp	r3, #6
 800802c:	d824      	bhi.n	8008078 <_scanf_float+0x2fc>
 800802e:	2d02      	cmp	r5, #2
 8008030:	d836      	bhi.n	80080a0 <_scanf_float+0x324>
 8008032:	9b01      	ldr	r3, [sp, #4]
 8008034:	429e      	cmp	r6, r3
 8008036:	f67f aee4 	bls.w	8007e02 <_scanf_float+0x86>
 800803a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800803e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008042:	463a      	mov	r2, r7
 8008044:	4640      	mov	r0, r8
 8008046:	4798      	blx	r3
 8008048:	6923      	ldr	r3, [r4, #16]
 800804a:	3b01      	subs	r3, #1
 800804c:	6123      	str	r3, [r4, #16]
 800804e:	e7f0      	b.n	8008032 <_scanf_float+0x2b6>
 8008050:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008054:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008058:	463a      	mov	r2, r7
 800805a:	4640      	mov	r0, r8
 800805c:	4798      	blx	r3
 800805e:	6923      	ldr	r3, [r4, #16]
 8008060:	3b01      	subs	r3, #1
 8008062:	6123      	str	r3, [r4, #16]
 8008064:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008068:	fa5f fa8a 	uxtb.w	sl, sl
 800806c:	f1ba 0f02 	cmp.w	sl, #2
 8008070:	d1ee      	bne.n	8008050 <_scanf_float+0x2d4>
 8008072:	3d03      	subs	r5, #3
 8008074:	b2ed      	uxtb	r5, r5
 8008076:	1b76      	subs	r6, r6, r5
 8008078:	6823      	ldr	r3, [r4, #0]
 800807a:	05da      	lsls	r2, r3, #23
 800807c:	d530      	bpl.n	80080e0 <_scanf_float+0x364>
 800807e:	055b      	lsls	r3, r3, #21
 8008080:	d511      	bpl.n	80080a6 <_scanf_float+0x32a>
 8008082:	9b01      	ldr	r3, [sp, #4]
 8008084:	429e      	cmp	r6, r3
 8008086:	f67f aebc 	bls.w	8007e02 <_scanf_float+0x86>
 800808a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800808e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008092:	463a      	mov	r2, r7
 8008094:	4640      	mov	r0, r8
 8008096:	4798      	blx	r3
 8008098:	6923      	ldr	r3, [r4, #16]
 800809a:	3b01      	subs	r3, #1
 800809c:	6123      	str	r3, [r4, #16]
 800809e:	e7f0      	b.n	8008082 <_scanf_float+0x306>
 80080a0:	46aa      	mov	sl, r5
 80080a2:	46b3      	mov	fp, r6
 80080a4:	e7de      	b.n	8008064 <_scanf_float+0x2e8>
 80080a6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80080aa:	6923      	ldr	r3, [r4, #16]
 80080ac:	2965      	cmp	r1, #101	@ 0x65
 80080ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80080b2:	f106 35ff 	add.w	r5, r6, #4294967295
 80080b6:	6123      	str	r3, [r4, #16]
 80080b8:	d00c      	beq.n	80080d4 <_scanf_float+0x358>
 80080ba:	2945      	cmp	r1, #69	@ 0x45
 80080bc:	d00a      	beq.n	80080d4 <_scanf_float+0x358>
 80080be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80080c2:	463a      	mov	r2, r7
 80080c4:	4640      	mov	r0, r8
 80080c6:	4798      	blx	r3
 80080c8:	6923      	ldr	r3, [r4, #16]
 80080ca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80080ce:	3b01      	subs	r3, #1
 80080d0:	1eb5      	subs	r5, r6, #2
 80080d2:	6123      	str	r3, [r4, #16]
 80080d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80080d8:	463a      	mov	r2, r7
 80080da:	4640      	mov	r0, r8
 80080dc:	4798      	blx	r3
 80080de:	462e      	mov	r6, r5
 80080e0:	6822      	ldr	r2, [r4, #0]
 80080e2:	f012 0210 	ands.w	r2, r2, #16
 80080e6:	d001      	beq.n	80080ec <_scanf_float+0x370>
 80080e8:	2000      	movs	r0, #0
 80080ea:	e68b      	b.n	8007e04 <_scanf_float+0x88>
 80080ec:	7032      	strb	r2, [r6, #0]
 80080ee:	6823      	ldr	r3, [r4, #0]
 80080f0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80080f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080f8:	d11c      	bne.n	8008134 <_scanf_float+0x3b8>
 80080fa:	9b02      	ldr	r3, [sp, #8]
 80080fc:	454b      	cmp	r3, r9
 80080fe:	eba3 0209 	sub.w	r2, r3, r9
 8008102:	d123      	bne.n	800814c <_scanf_float+0x3d0>
 8008104:	9901      	ldr	r1, [sp, #4]
 8008106:	2200      	movs	r2, #0
 8008108:	4640      	mov	r0, r8
 800810a:	f002 fc59 	bl	800a9c0 <_strtod_r>
 800810e:	9b03      	ldr	r3, [sp, #12]
 8008110:	6821      	ldr	r1, [r4, #0]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f011 0f02 	tst.w	r1, #2
 8008118:	ec57 6b10 	vmov	r6, r7, d0
 800811c:	f103 0204 	add.w	r2, r3, #4
 8008120:	d01f      	beq.n	8008162 <_scanf_float+0x3e6>
 8008122:	9903      	ldr	r1, [sp, #12]
 8008124:	600a      	str	r2, [r1, #0]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	e9c3 6700 	strd	r6, r7, [r3]
 800812c:	68e3      	ldr	r3, [r4, #12]
 800812e:	3301      	adds	r3, #1
 8008130:	60e3      	str	r3, [r4, #12]
 8008132:	e7d9      	b.n	80080e8 <_scanf_float+0x36c>
 8008134:	9b04      	ldr	r3, [sp, #16]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d0e4      	beq.n	8008104 <_scanf_float+0x388>
 800813a:	9905      	ldr	r1, [sp, #20]
 800813c:	230a      	movs	r3, #10
 800813e:	3101      	adds	r1, #1
 8008140:	4640      	mov	r0, r8
 8008142:	f002 fcbd 	bl	800aac0 <_strtol_r>
 8008146:	9b04      	ldr	r3, [sp, #16]
 8008148:	9e05      	ldr	r6, [sp, #20]
 800814a:	1ac2      	subs	r2, r0, r3
 800814c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008150:	429e      	cmp	r6, r3
 8008152:	bf28      	it	cs
 8008154:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008158:	4910      	ldr	r1, [pc, #64]	@ (800819c <_scanf_float+0x420>)
 800815a:	4630      	mov	r0, r6
 800815c:	f000 f918 	bl	8008390 <siprintf>
 8008160:	e7d0      	b.n	8008104 <_scanf_float+0x388>
 8008162:	f011 0f04 	tst.w	r1, #4
 8008166:	9903      	ldr	r1, [sp, #12]
 8008168:	600a      	str	r2, [r1, #0]
 800816a:	d1dc      	bne.n	8008126 <_scanf_float+0x3aa>
 800816c:	681d      	ldr	r5, [r3, #0]
 800816e:	4632      	mov	r2, r6
 8008170:	463b      	mov	r3, r7
 8008172:	4630      	mov	r0, r6
 8008174:	4639      	mov	r1, r7
 8008176:	f7f8 fce1 	bl	8000b3c <__aeabi_dcmpun>
 800817a:	b128      	cbz	r0, 8008188 <_scanf_float+0x40c>
 800817c:	4808      	ldr	r0, [pc, #32]	@ (80081a0 <_scanf_float+0x424>)
 800817e:	f000 fa17 	bl	80085b0 <nanf>
 8008182:	ed85 0a00 	vstr	s0, [r5]
 8008186:	e7d1      	b.n	800812c <_scanf_float+0x3b0>
 8008188:	4630      	mov	r0, r6
 800818a:	4639      	mov	r1, r7
 800818c:	f7f8 fd34 	bl	8000bf8 <__aeabi_d2f>
 8008190:	6028      	str	r0, [r5, #0]
 8008192:	e7cb      	b.n	800812c <_scanf_float+0x3b0>
 8008194:	f04f 0900 	mov.w	r9, #0
 8008198:	e629      	b.n	8007dee <_scanf_float+0x72>
 800819a:	bf00      	nop
 800819c:	0800d632 	.word	0x0800d632
 80081a0:	0800d9e8 	.word	0x0800d9e8

080081a4 <std>:
 80081a4:	2300      	movs	r3, #0
 80081a6:	b510      	push	{r4, lr}
 80081a8:	4604      	mov	r4, r0
 80081aa:	e9c0 3300 	strd	r3, r3, [r0]
 80081ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80081b2:	6083      	str	r3, [r0, #8]
 80081b4:	8181      	strh	r1, [r0, #12]
 80081b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80081b8:	81c2      	strh	r2, [r0, #14]
 80081ba:	6183      	str	r3, [r0, #24]
 80081bc:	4619      	mov	r1, r3
 80081be:	2208      	movs	r2, #8
 80081c0:	305c      	adds	r0, #92	@ 0x5c
 80081c2:	f000 f974 	bl	80084ae <memset>
 80081c6:	4b0d      	ldr	r3, [pc, #52]	@ (80081fc <std+0x58>)
 80081c8:	6263      	str	r3, [r4, #36]	@ 0x24
 80081ca:	4b0d      	ldr	r3, [pc, #52]	@ (8008200 <std+0x5c>)
 80081cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80081ce:	4b0d      	ldr	r3, [pc, #52]	@ (8008204 <std+0x60>)
 80081d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80081d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008208 <std+0x64>)
 80081d4:	6323      	str	r3, [r4, #48]	@ 0x30
 80081d6:	4b0d      	ldr	r3, [pc, #52]	@ (800820c <std+0x68>)
 80081d8:	6224      	str	r4, [r4, #32]
 80081da:	429c      	cmp	r4, r3
 80081dc:	d006      	beq.n	80081ec <std+0x48>
 80081de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80081e2:	4294      	cmp	r4, r2
 80081e4:	d002      	beq.n	80081ec <std+0x48>
 80081e6:	33d0      	adds	r3, #208	@ 0xd0
 80081e8:	429c      	cmp	r4, r3
 80081ea:	d105      	bne.n	80081f8 <std+0x54>
 80081ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80081f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081f4:	f000 b9d8 	b.w	80085a8 <__retarget_lock_init_recursive>
 80081f8:	bd10      	pop	{r4, pc}
 80081fa:	bf00      	nop
 80081fc:	08008425 	.word	0x08008425
 8008200:	0800844b 	.word	0x0800844b
 8008204:	08008483 	.word	0x08008483
 8008208:	080084a7 	.word	0x080084a7
 800820c:	200005cc 	.word	0x200005cc

08008210 <stdio_exit_handler>:
 8008210:	4a02      	ldr	r2, [pc, #8]	@ (800821c <stdio_exit_handler+0xc>)
 8008212:	4903      	ldr	r1, [pc, #12]	@ (8008220 <stdio_exit_handler+0x10>)
 8008214:	4803      	ldr	r0, [pc, #12]	@ (8008224 <stdio_exit_handler+0x14>)
 8008216:	f000 b869 	b.w	80082ec <_fwalk_sglue>
 800821a:	bf00      	nop
 800821c:	20000038 	.word	0x20000038
 8008220:	0800b4b1 	.word	0x0800b4b1
 8008224:	20000048 	.word	0x20000048

08008228 <cleanup_stdio>:
 8008228:	6841      	ldr	r1, [r0, #4]
 800822a:	4b0c      	ldr	r3, [pc, #48]	@ (800825c <cleanup_stdio+0x34>)
 800822c:	4299      	cmp	r1, r3
 800822e:	b510      	push	{r4, lr}
 8008230:	4604      	mov	r4, r0
 8008232:	d001      	beq.n	8008238 <cleanup_stdio+0x10>
 8008234:	f003 f93c 	bl	800b4b0 <_fflush_r>
 8008238:	68a1      	ldr	r1, [r4, #8]
 800823a:	4b09      	ldr	r3, [pc, #36]	@ (8008260 <cleanup_stdio+0x38>)
 800823c:	4299      	cmp	r1, r3
 800823e:	d002      	beq.n	8008246 <cleanup_stdio+0x1e>
 8008240:	4620      	mov	r0, r4
 8008242:	f003 f935 	bl	800b4b0 <_fflush_r>
 8008246:	68e1      	ldr	r1, [r4, #12]
 8008248:	4b06      	ldr	r3, [pc, #24]	@ (8008264 <cleanup_stdio+0x3c>)
 800824a:	4299      	cmp	r1, r3
 800824c:	d004      	beq.n	8008258 <cleanup_stdio+0x30>
 800824e:	4620      	mov	r0, r4
 8008250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008254:	f003 b92c 	b.w	800b4b0 <_fflush_r>
 8008258:	bd10      	pop	{r4, pc}
 800825a:	bf00      	nop
 800825c:	200005cc 	.word	0x200005cc
 8008260:	20000634 	.word	0x20000634
 8008264:	2000069c 	.word	0x2000069c

08008268 <global_stdio_init.part.0>:
 8008268:	b510      	push	{r4, lr}
 800826a:	4b0b      	ldr	r3, [pc, #44]	@ (8008298 <global_stdio_init.part.0+0x30>)
 800826c:	4c0b      	ldr	r4, [pc, #44]	@ (800829c <global_stdio_init.part.0+0x34>)
 800826e:	4a0c      	ldr	r2, [pc, #48]	@ (80082a0 <global_stdio_init.part.0+0x38>)
 8008270:	601a      	str	r2, [r3, #0]
 8008272:	4620      	mov	r0, r4
 8008274:	2200      	movs	r2, #0
 8008276:	2104      	movs	r1, #4
 8008278:	f7ff ff94 	bl	80081a4 <std>
 800827c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008280:	2201      	movs	r2, #1
 8008282:	2109      	movs	r1, #9
 8008284:	f7ff ff8e 	bl	80081a4 <std>
 8008288:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800828c:	2202      	movs	r2, #2
 800828e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008292:	2112      	movs	r1, #18
 8008294:	f7ff bf86 	b.w	80081a4 <std>
 8008298:	20000704 	.word	0x20000704
 800829c:	200005cc 	.word	0x200005cc
 80082a0:	08008211 	.word	0x08008211

080082a4 <__sfp_lock_acquire>:
 80082a4:	4801      	ldr	r0, [pc, #4]	@ (80082ac <__sfp_lock_acquire+0x8>)
 80082a6:	f000 b980 	b.w	80085aa <__retarget_lock_acquire_recursive>
 80082aa:	bf00      	nop
 80082ac:	2000070d 	.word	0x2000070d

080082b0 <__sfp_lock_release>:
 80082b0:	4801      	ldr	r0, [pc, #4]	@ (80082b8 <__sfp_lock_release+0x8>)
 80082b2:	f000 b97b 	b.w	80085ac <__retarget_lock_release_recursive>
 80082b6:	bf00      	nop
 80082b8:	2000070d 	.word	0x2000070d

080082bc <__sinit>:
 80082bc:	b510      	push	{r4, lr}
 80082be:	4604      	mov	r4, r0
 80082c0:	f7ff fff0 	bl	80082a4 <__sfp_lock_acquire>
 80082c4:	6a23      	ldr	r3, [r4, #32]
 80082c6:	b11b      	cbz	r3, 80082d0 <__sinit+0x14>
 80082c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082cc:	f7ff bff0 	b.w	80082b0 <__sfp_lock_release>
 80082d0:	4b04      	ldr	r3, [pc, #16]	@ (80082e4 <__sinit+0x28>)
 80082d2:	6223      	str	r3, [r4, #32]
 80082d4:	4b04      	ldr	r3, [pc, #16]	@ (80082e8 <__sinit+0x2c>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d1f5      	bne.n	80082c8 <__sinit+0xc>
 80082dc:	f7ff ffc4 	bl	8008268 <global_stdio_init.part.0>
 80082e0:	e7f2      	b.n	80082c8 <__sinit+0xc>
 80082e2:	bf00      	nop
 80082e4:	08008229 	.word	0x08008229
 80082e8:	20000704 	.word	0x20000704

080082ec <_fwalk_sglue>:
 80082ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082f0:	4607      	mov	r7, r0
 80082f2:	4688      	mov	r8, r1
 80082f4:	4614      	mov	r4, r2
 80082f6:	2600      	movs	r6, #0
 80082f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80082fc:	f1b9 0901 	subs.w	r9, r9, #1
 8008300:	d505      	bpl.n	800830e <_fwalk_sglue+0x22>
 8008302:	6824      	ldr	r4, [r4, #0]
 8008304:	2c00      	cmp	r4, #0
 8008306:	d1f7      	bne.n	80082f8 <_fwalk_sglue+0xc>
 8008308:	4630      	mov	r0, r6
 800830a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800830e:	89ab      	ldrh	r3, [r5, #12]
 8008310:	2b01      	cmp	r3, #1
 8008312:	d907      	bls.n	8008324 <_fwalk_sglue+0x38>
 8008314:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008318:	3301      	adds	r3, #1
 800831a:	d003      	beq.n	8008324 <_fwalk_sglue+0x38>
 800831c:	4629      	mov	r1, r5
 800831e:	4638      	mov	r0, r7
 8008320:	47c0      	blx	r8
 8008322:	4306      	orrs	r6, r0
 8008324:	3568      	adds	r5, #104	@ 0x68
 8008326:	e7e9      	b.n	80082fc <_fwalk_sglue+0x10>

08008328 <sniprintf>:
 8008328:	b40c      	push	{r2, r3}
 800832a:	b530      	push	{r4, r5, lr}
 800832c:	4b17      	ldr	r3, [pc, #92]	@ (800838c <sniprintf+0x64>)
 800832e:	1e0c      	subs	r4, r1, #0
 8008330:	681d      	ldr	r5, [r3, #0]
 8008332:	b09d      	sub	sp, #116	@ 0x74
 8008334:	da08      	bge.n	8008348 <sniprintf+0x20>
 8008336:	238b      	movs	r3, #139	@ 0x8b
 8008338:	602b      	str	r3, [r5, #0]
 800833a:	f04f 30ff 	mov.w	r0, #4294967295
 800833e:	b01d      	add	sp, #116	@ 0x74
 8008340:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008344:	b002      	add	sp, #8
 8008346:	4770      	bx	lr
 8008348:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800834c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008350:	bf14      	ite	ne
 8008352:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008356:	4623      	moveq	r3, r4
 8008358:	9304      	str	r3, [sp, #16]
 800835a:	9307      	str	r3, [sp, #28]
 800835c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008360:	9002      	str	r0, [sp, #8]
 8008362:	9006      	str	r0, [sp, #24]
 8008364:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008368:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800836a:	ab21      	add	r3, sp, #132	@ 0x84
 800836c:	a902      	add	r1, sp, #8
 800836e:	4628      	mov	r0, r5
 8008370:	9301      	str	r3, [sp, #4]
 8008372:	f002 fc03 	bl	800ab7c <_svfiprintf_r>
 8008376:	1c43      	adds	r3, r0, #1
 8008378:	bfbc      	itt	lt
 800837a:	238b      	movlt	r3, #139	@ 0x8b
 800837c:	602b      	strlt	r3, [r5, #0]
 800837e:	2c00      	cmp	r4, #0
 8008380:	d0dd      	beq.n	800833e <sniprintf+0x16>
 8008382:	9b02      	ldr	r3, [sp, #8]
 8008384:	2200      	movs	r2, #0
 8008386:	701a      	strb	r2, [r3, #0]
 8008388:	e7d9      	b.n	800833e <sniprintf+0x16>
 800838a:	bf00      	nop
 800838c:	20000044 	.word	0x20000044

08008390 <siprintf>:
 8008390:	b40e      	push	{r1, r2, r3}
 8008392:	b500      	push	{lr}
 8008394:	b09c      	sub	sp, #112	@ 0x70
 8008396:	ab1d      	add	r3, sp, #116	@ 0x74
 8008398:	9002      	str	r0, [sp, #8]
 800839a:	9006      	str	r0, [sp, #24]
 800839c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80083a0:	4809      	ldr	r0, [pc, #36]	@ (80083c8 <siprintf+0x38>)
 80083a2:	9107      	str	r1, [sp, #28]
 80083a4:	9104      	str	r1, [sp, #16]
 80083a6:	4909      	ldr	r1, [pc, #36]	@ (80083cc <siprintf+0x3c>)
 80083a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80083ac:	9105      	str	r1, [sp, #20]
 80083ae:	6800      	ldr	r0, [r0, #0]
 80083b0:	9301      	str	r3, [sp, #4]
 80083b2:	a902      	add	r1, sp, #8
 80083b4:	f002 fbe2 	bl	800ab7c <_svfiprintf_r>
 80083b8:	9b02      	ldr	r3, [sp, #8]
 80083ba:	2200      	movs	r2, #0
 80083bc:	701a      	strb	r2, [r3, #0]
 80083be:	b01c      	add	sp, #112	@ 0x70
 80083c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80083c4:	b003      	add	sp, #12
 80083c6:	4770      	bx	lr
 80083c8:	20000044 	.word	0x20000044
 80083cc:	ffff0208 	.word	0xffff0208

080083d0 <siscanf>:
 80083d0:	b40e      	push	{r1, r2, r3}
 80083d2:	b530      	push	{r4, r5, lr}
 80083d4:	b09c      	sub	sp, #112	@ 0x70
 80083d6:	ac1f      	add	r4, sp, #124	@ 0x7c
 80083d8:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80083dc:	f854 5b04 	ldr.w	r5, [r4], #4
 80083e0:	f8ad 2014 	strh.w	r2, [sp, #20]
 80083e4:	9002      	str	r0, [sp, #8]
 80083e6:	9006      	str	r0, [sp, #24]
 80083e8:	f7f7 ff4a 	bl	8000280 <strlen>
 80083ec:	4b0b      	ldr	r3, [pc, #44]	@ (800841c <siscanf+0x4c>)
 80083ee:	9003      	str	r0, [sp, #12]
 80083f0:	9007      	str	r0, [sp, #28]
 80083f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80083f4:	480a      	ldr	r0, [pc, #40]	@ (8008420 <siscanf+0x50>)
 80083f6:	9401      	str	r4, [sp, #4]
 80083f8:	2300      	movs	r3, #0
 80083fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80083fc:	9314      	str	r3, [sp, #80]	@ 0x50
 80083fe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008402:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008406:	462a      	mov	r2, r5
 8008408:	4623      	mov	r3, r4
 800840a:	a902      	add	r1, sp, #8
 800840c:	6800      	ldr	r0, [r0, #0]
 800840e:	f002 fd09 	bl	800ae24 <__ssvfiscanf_r>
 8008412:	b01c      	add	sp, #112	@ 0x70
 8008414:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008418:	b003      	add	sp, #12
 800841a:	4770      	bx	lr
 800841c:	08008447 	.word	0x08008447
 8008420:	20000044 	.word	0x20000044

08008424 <__sread>:
 8008424:	b510      	push	{r4, lr}
 8008426:	460c      	mov	r4, r1
 8008428:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800842c:	f000 f86e 	bl	800850c <_read_r>
 8008430:	2800      	cmp	r0, #0
 8008432:	bfab      	itete	ge
 8008434:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008436:	89a3      	ldrhlt	r3, [r4, #12]
 8008438:	181b      	addge	r3, r3, r0
 800843a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800843e:	bfac      	ite	ge
 8008440:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008442:	81a3      	strhlt	r3, [r4, #12]
 8008444:	bd10      	pop	{r4, pc}

08008446 <__seofread>:
 8008446:	2000      	movs	r0, #0
 8008448:	4770      	bx	lr

0800844a <__swrite>:
 800844a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800844e:	461f      	mov	r7, r3
 8008450:	898b      	ldrh	r3, [r1, #12]
 8008452:	05db      	lsls	r3, r3, #23
 8008454:	4605      	mov	r5, r0
 8008456:	460c      	mov	r4, r1
 8008458:	4616      	mov	r6, r2
 800845a:	d505      	bpl.n	8008468 <__swrite+0x1e>
 800845c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008460:	2302      	movs	r3, #2
 8008462:	2200      	movs	r2, #0
 8008464:	f000 f840 	bl	80084e8 <_lseek_r>
 8008468:	89a3      	ldrh	r3, [r4, #12]
 800846a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800846e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008472:	81a3      	strh	r3, [r4, #12]
 8008474:	4632      	mov	r2, r6
 8008476:	463b      	mov	r3, r7
 8008478:	4628      	mov	r0, r5
 800847a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800847e:	f000 b857 	b.w	8008530 <_write_r>

08008482 <__sseek>:
 8008482:	b510      	push	{r4, lr}
 8008484:	460c      	mov	r4, r1
 8008486:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800848a:	f000 f82d 	bl	80084e8 <_lseek_r>
 800848e:	1c43      	adds	r3, r0, #1
 8008490:	89a3      	ldrh	r3, [r4, #12]
 8008492:	bf15      	itete	ne
 8008494:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008496:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800849a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800849e:	81a3      	strheq	r3, [r4, #12]
 80084a0:	bf18      	it	ne
 80084a2:	81a3      	strhne	r3, [r4, #12]
 80084a4:	bd10      	pop	{r4, pc}

080084a6 <__sclose>:
 80084a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084aa:	f000 b80d 	b.w	80084c8 <_close_r>

080084ae <memset>:
 80084ae:	4402      	add	r2, r0
 80084b0:	4603      	mov	r3, r0
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d100      	bne.n	80084b8 <memset+0xa>
 80084b6:	4770      	bx	lr
 80084b8:	f803 1b01 	strb.w	r1, [r3], #1
 80084bc:	e7f9      	b.n	80084b2 <memset+0x4>
	...

080084c0 <_localeconv_r>:
 80084c0:	4800      	ldr	r0, [pc, #0]	@ (80084c4 <_localeconv_r+0x4>)
 80084c2:	4770      	bx	lr
 80084c4:	20000184 	.word	0x20000184

080084c8 <_close_r>:
 80084c8:	b538      	push	{r3, r4, r5, lr}
 80084ca:	4d06      	ldr	r5, [pc, #24]	@ (80084e4 <_close_r+0x1c>)
 80084cc:	2300      	movs	r3, #0
 80084ce:	4604      	mov	r4, r0
 80084d0:	4608      	mov	r0, r1
 80084d2:	602b      	str	r3, [r5, #0]
 80084d4:	f7fb f83e 	bl	8003554 <_close>
 80084d8:	1c43      	adds	r3, r0, #1
 80084da:	d102      	bne.n	80084e2 <_close_r+0x1a>
 80084dc:	682b      	ldr	r3, [r5, #0]
 80084de:	b103      	cbz	r3, 80084e2 <_close_r+0x1a>
 80084e0:	6023      	str	r3, [r4, #0]
 80084e2:	bd38      	pop	{r3, r4, r5, pc}
 80084e4:	20000708 	.word	0x20000708

080084e8 <_lseek_r>:
 80084e8:	b538      	push	{r3, r4, r5, lr}
 80084ea:	4d07      	ldr	r5, [pc, #28]	@ (8008508 <_lseek_r+0x20>)
 80084ec:	4604      	mov	r4, r0
 80084ee:	4608      	mov	r0, r1
 80084f0:	4611      	mov	r1, r2
 80084f2:	2200      	movs	r2, #0
 80084f4:	602a      	str	r2, [r5, #0]
 80084f6:	461a      	mov	r2, r3
 80084f8:	f7fb f853 	bl	80035a2 <_lseek>
 80084fc:	1c43      	adds	r3, r0, #1
 80084fe:	d102      	bne.n	8008506 <_lseek_r+0x1e>
 8008500:	682b      	ldr	r3, [r5, #0]
 8008502:	b103      	cbz	r3, 8008506 <_lseek_r+0x1e>
 8008504:	6023      	str	r3, [r4, #0]
 8008506:	bd38      	pop	{r3, r4, r5, pc}
 8008508:	20000708 	.word	0x20000708

0800850c <_read_r>:
 800850c:	b538      	push	{r3, r4, r5, lr}
 800850e:	4d07      	ldr	r5, [pc, #28]	@ (800852c <_read_r+0x20>)
 8008510:	4604      	mov	r4, r0
 8008512:	4608      	mov	r0, r1
 8008514:	4611      	mov	r1, r2
 8008516:	2200      	movs	r2, #0
 8008518:	602a      	str	r2, [r5, #0]
 800851a:	461a      	mov	r2, r3
 800851c:	f7fa ffe1 	bl	80034e2 <_read>
 8008520:	1c43      	adds	r3, r0, #1
 8008522:	d102      	bne.n	800852a <_read_r+0x1e>
 8008524:	682b      	ldr	r3, [r5, #0]
 8008526:	b103      	cbz	r3, 800852a <_read_r+0x1e>
 8008528:	6023      	str	r3, [r4, #0]
 800852a:	bd38      	pop	{r3, r4, r5, pc}
 800852c:	20000708 	.word	0x20000708

08008530 <_write_r>:
 8008530:	b538      	push	{r3, r4, r5, lr}
 8008532:	4d07      	ldr	r5, [pc, #28]	@ (8008550 <_write_r+0x20>)
 8008534:	4604      	mov	r4, r0
 8008536:	4608      	mov	r0, r1
 8008538:	4611      	mov	r1, r2
 800853a:	2200      	movs	r2, #0
 800853c:	602a      	str	r2, [r5, #0]
 800853e:	461a      	mov	r2, r3
 8008540:	f7fa ffec 	bl	800351c <_write>
 8008544:	1c43      	adds	r3, r0, #1
 8008546:	d102      	bne.n	800854e <_write_r+0x1e>
 8008548:	682b      	ldr	r3, [r5, #0]
 800854a:	b103      	cbz	r3, 800854e <_write_r+0x1e>
 800854c:	6023      	str	r3, [r4, #0]
 800854e:	bd38      	pop	{r3, r4, r5, pc}
 8008550:	20000708 	.word	0x20000708

08008554 <__errno>:
 8008554:	4b01      	ldr	r3, [pc, #4]	@ (800855c <__errno+0x8>)
 8008556:	6818      	ldr	r0, [r3, #0]
 8008558:	4770      	bx	lr
 800855a:	bf00      	nop
 800855c:	20000044 	.word	0x20000044

08008560 <__libc_init_array>:
 8008560:	b570      	push	{r4, r5, r6, lr}
 8008562:	4d0d      	ldr	r5, [pc, #52]	@ (8008598 <__libc_init_array+0x38>)
 8008564:	4c0d      	ldr	r4, [pc, #52]	@ (800859c <__libc_init_array+0x3c>)
 8008566:	1b64      	subs	r4, r4, r5
 8008568:	10a4      	asrs	r4, r4, #2
 800856a:	2600      	movs	r6, #0
 800856c:	42a6      	cmp	r6, r4
 800856e:	d109      	bne.n	8008584 <__libc_init_array+0x24>
 8008570:	4d0b      	ldr	r5, [pc, #44]	@ (80085a0 <__libc_init_array+0x40>)
 8008572:	4c0c      	ldr	r4, [pc, #48]	@ (80085a4 <__libc_init_array+0x44>)
 8008574:	f004 fff8 	bl	800d568 <_init>
 8008578:	1b64      	subs	r4, r4, r5
 800857a:	10a4      	asrs	r4, r4, #2
 800857c:	2600      	movs	r6, #0
 800857e:	42a6      	cmp	r6, r4
 8008580:	d105      	bne.n	800858e <__libc_init_array+0x2e>
 8008582:	bd70      	pop	{r4, r5, r6, pc}
 8008584:	f855 3b04 	ldr.w	r3, [r5], #4
 8008588:	4798      	blx	r3
 800858a:	3601      	adds	r6, #1
 800858c:	e7ee      	b.n	800856c <__libc_init_array+0xc>
 800858e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008592:	4798      	blx	r3
 8008594:	3601      	adds	r6, #1
 8008596:	e7f2      	b.n	800857e <__libc_init_array+0x1e>
 8008598:	0800dc30 	.word	0x0800dc30
 800859c:	0800dc30 	.word	0x0800dc30
 80085a0:	0800dc30 	.word	0x0800dc30
 80085a4:	0800dc34 	.word	0x0800dc34

080085a8 <__retarget_lock_init_recursive>:
 80085a8:	4770      	bx	lr

080085aa <__retarget_lock_acquire_recursive>:
 80085aa:	4770      	bx	lr

080085ac <__retarget_lock_release_recursive>:
 80085ac:	4770      	bx	lr
	...

080085b0 <nanf>:
 80085b0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80085b8 <nanf+0x8>
 80085b4:	4770      	bx	lr
 80085b6:	bf00      	nop
 80085b8:	7fc00000 	.word	0x7fc00000

080085bc <quorem>:
 80085bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085c0:	6903      	ldr	r3, [r0, #16]
 80085c2:	690c      	ldr	r4, [r1, #16]
 80085c4:	42a3      	cmp	r3, r4
 80085c6:	4607      	mov	r7, r0
 80085c8:	db7e      	blt.n	80086c8 <quorem+0x10c>
 80085ca:	3c01      	subs	r4, #1
 80085cc:	f101 0814 	add.w	r8, r1, #20
 80085d0:	00a3      	lsls	r3, r4, #2
 80085d2:	f100 0514 	add.w	r5, r0, #20
 80085d6:	9300      	str	r3, [sp, #0]
 80085d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80085dc:	9301      	str	r3, [sp, #4]
 80085de:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80085e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80085e6:	3301      	adds	r3, #1
 80085e8:	429a      	cmp	r2, r3
 80085ea:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80085ee:	fbb2 f6f3 	udiv	r6, r2, r3
 80085f2:	d32e      	bcc.n	8008652 <quorem+0x96>
 80085f4:	f04f 0a00 	mov.w	sl, #0
 80085f8:	46c4      	mov	ip, r8
 80085fa:	46ae      	mov	lr, r5
 80085fc:	46d3      	mov	fp, sl
 80085fe:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008602:	b298      	uxth	r0, r3
 8008604:	fb06 a000 	mla	r0, r6, r0, sl
 8008608:	0c02      	lsrs	r2, r0, #16
 800860a:	0c1b      	lsrs	r3, r3, #16
 800860c:	fb06 2303 	mla	r3, r6, r3, r2
 8008610:	f8de 2000 	ldr.w	r2, [lr]
 8008614:	b280      	uxth	r0, r0
 8008616:	b292      	uxth	r2, r2
 8008618:	1a12      	subs	r2, r2, r0
 800861a:	445a      	add	r2, fp
 800861c:	f8de 0000 	ldr.w	r0, [lr]
 8008620:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008624:	b29b      	uxth	r3, r3
 8008626:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800862a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800862e:	b292      	uxth	r2, r2
 8008630:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008634:	45e1      	cmp	r9, ip
 8008636:	f84e 2b04 	str.w	r2, [lr], #4
 800863a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800863e:	d2de      	bcs.n	80085fe <quorem+0x42>
 8008640:	9b00      	ldr	r3, [sp, #0]
 8008642:	58eb      	ldr	r3, [r5, r3]
 8008644:	b92b      	cbnz	r3, 8008652 <quorem+0x96>
 8008646:	9b01      	ldr	r3, [sp, #4]
 8008648:	3b04      	subs	r3, #4
 800864a:	429d      	cmp	r5, r3
 800864c:	461a      	mov	r2, r3
 800864e:	d32f      	bcc.n	80086b0 <quorem+0xf4>
 8008650:	613c      	str	r4, [r7, #16]
 8008652:	4638      	mov	r0, r7
 8008654:	f001 f9c4 	bl	80099e0 <__mcmp>
 8008658:	2800      	cmp	r0, #0
 800865a:	db25      	blt.n	80086a8 <quorem+0xec>
 800865c:	4629      	mov	r1, r5
 800865e:	2000      	movs	r0, #0
 8008660:	f858 2b04 	ldr.w	r2, [r8], #4
 8008664:	f8d1 c000 	ldr.w	ip, [r1]
 8008668:	fa1f fe82 	uxth.w	lr, r2
 800866c:	fa1f f38c 	uxth.w	r3, ip
 8008670:	eba3 030e 	sub.w	r3, r3, lr
 8008674:	4403      	add	r3, r0
 8008676:	0c12      	lsrs	r2, r2, #16
 8008678:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800867c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008680:	b29b      	uxth	r3, r3
 8008682:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008686:	45c1      	cmp	r9, r8
 8008688:	f841 3b04 	str.w	r3, [r1], #4
 800868c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008690:	d2e6      	bcs.n	8008660 <quorem+0xa4>
 8008692:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008696:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800869a:	b922      	cbnz	r2, 80086a6 <quorem+0xea>
 800869c:	3b04      	subs	r3, #4
 800869e:	429d      	cmp	r5, r3
 80086a0:	461a      	mov	r2, r3
 80086a2:	d30b      	bcc.n	80086bc <quorem+0x100>
 80086a4:	613c      	str	r4, [r7, #16]
 80086a6:	3601      	adds	r6, #1
 80086a8:	4630      	mov	r0, r6
 80086aa:	b003      	add	sp, #12
 80086ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086b0:	6812      	ldr	r2, [r2, #0]
 80086b2:	3b04      	subs	r3, #4
 80086b4:	2a00      	cmp	r2, #0
 80086b6:	d1cb      	bne.n	8008650 <quorem+0x94>
 80086b8:	3c01      	subs	r4, #1
 80086ba:	e7c6      	b.n	800864a <quorem+0x8e>
 80086bc:	6812      	ldr	r2, [r2, #0]
 80086be:	3b04      	subs	r3, #4
 80086c0:	2a00      	cmp	r2, #0
 80086c2:	d1ef      	bne.n	80086a4 <quorem+0xe8>
 80086c4:	3c01      	subs	r4, #1
 80086c6:	e7ea      	b.n	800869e <quorem+0xe2>
 80086c8:	2000      	movs	r0, #0
 80086ca:	e7ee      	b.n	80086aa <quorem+0xee>
 80086cc:	0000      	movs	r0, r0
	...

080086d0 <_dtoa_r>:
 80086d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086d4:	69c7      	ldr	r7, [r0, #28]
 80086d6:	b099      	sub	sp, #100	@ 0x64
 80086d8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80086dc:	ec55 4b10 	vmov	r4, r5, d0
 80086e0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80086e2:	9109      	str	r1, [sp, #36]	@ 0x24
 80086e4:	4683      	mov	fp, r0
 80086e6:	920e      	str	r2, [sp, #56]	@ 0x38
 80086e8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80086ea:	b97f      	cbnz	r7, 800870c <_dtoa_r+0x3c>
 80086ec:	2010      	movs	r0, #16
 80086ee:	f000 fdfd 	bl	80092ec <malloc>
 80086f2:	4602      	mov	r2, r0
 80086f4:	f8cb 001c 	str.w	r0, [fp, #28]
 80086f8:	b920      	cbnz	r0, 8008704 <_dtoa_r+0x34>
 80086fa:	4ba7      	ldr	r3, [pc, #668]	@ (8008998 <_dtoa_r+0x2c8>)
 80086fc:	21ef      	movs	r1, #239	@ 0xef
 80086fe:	48a7      	ldr	r0, [pc, #668]	@ (800899c <_dtoa_r+0x2cc>)
 8008700:	f002 ffc6 	bl	800b690 <__assert_func>
 8008704:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008708:	6007      	str	r7, [r0, #0]
 800870a:	60c7      	str	r7, [r0, #12]
 800870c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008710:	6819      	ldr	r1, [r3, #0]
 8008712:	b159      	cbz	r1, 800872c <_dtoa_r+0x5c>
 8008714:	685a      	ldr	r2, [r3, #4]
 8008716:	604a      	str	r2, [r1, #4]
 8008718:	2301      	movs	r3, #1
 800871a:	4093      	lsls	r3, r2
 800871c:	608b      	str	r3, [r1, #8]
 800871e:	4658      	mov	r0, fp
 8008720:	f000 feda 	bl	80094d8 <_Bfree>
 8008724:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008728:	2200      	movs	r2, #0
 800872a:	601a      	str	r2, [r3, #0]
 800872c:	1e2b      	subs	r3, r5, #0
 800872e:	bfb9      	ittee	lt
 8008730:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008734:	9303      	strlt	r3, [sp, #12]
 8008736:	2300      	movge	r3, #0
 8008738:	6033      	strge	r3, [r6, #0]
 800873a:	9f03      	ldr	r7, [sp, #12]
 800873c:	4b98      	ldr	r3, [pc, #608]	@ (80089a0 <_dtoa_r+0x2d0>)
 800873e:	bfbc      	itt	lt
 8008740:	2201      	movlt	r2, #1
 8008742:	6032      	strlt	r2, [r6, #0]
 8008744:	43bb      	bics	r3, r7
 8008746:	d112      	bne.n	800876e <_dtoa_r+0x9e>
 8008748:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800874a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800874e:	6013      	str	r3, [r2, #0]
 8008750:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008754:	4323      	orrs	r3, r4
 8008756:	f000 854d 	beq.w	80091f4 <_dtoa_r+0xb24>
 800875a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800875c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80089b4 <_dtoa_r+0x2e4>
 8008760:	2b00      	cmp	r3, #0
 8008762:	f000 854f 	beq.w	8009204 <_dtoa_r+0xb34>
 8008766:	f10a 0303 	add.w	r3, sl, #3
 800876a:	f000 bd49 	b.w	8009200 <_dtoa_r+0xb30>
 800876e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008772:	2200      	movs	r2, #0
 8008774:	ec51 0b17 	vmov	r0, r1, d7
 8008778:	2300      	movs	r3, #0
 800877a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800877e:	f7f8 f9ab 	bl	8000ad8 <__aeabi_dcmpeq>
 8008782:	4680      	mov	r8, r0
 8008784:	b158      	cbz	r0, 800879e <_dtoa_r+0xce>
 8008786:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008788:	2301      	movs	r3, #1
 800878a:	6013      	str	r3, [r2, #0]
 800878c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800878e:	b113      	cbz	r3, 8008796 <_dtoa_r+0xc6>
 8008790:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008792:	4b84      	ldr	r3, [pc, #528]	@ (80089a4 <_dtoa_r+0x2d4>)
 8008794:	6013      	str	r3, [r2, #0]
 8008796:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80089b8 <_dtoa_r+0x2e8>
 800879a:	f000 bd33 	b.w	8009204 <_dtoa_r+0xb34>
 800879e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80087a2:	aa16      	add	r2, sp, #88	@ 0x58
 80087a4:	a917      	add	r1, sp, #92	@ 0x5c
 80087a6:	4658      	mov	r0, fp
 80087a8:	f001 fa3a 	bl	8009c20 <__d2b>
 80087ac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80087b0:	4681      	mov	r9, r0
 80087b2:	2e00      	cmp	r6, #0
 80087b4:	d077      	beq.n	80088a6 <_dtoa_r+0x1d6>
 80087b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80087b8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80087bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80087c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80087c4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80087c8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80087cc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80087d0:	4619      	mov	r1, r3
 80087d2:	2200      	movs	r2, #0
 80087d4:	4b74      	ldr	r3, [pc, #464]	@ (80089a8 <_dtoa_r+0x2d8>)
 80087d6:	f7f7 fd5f 	bl	8000298 <__aeabi_dsub>
 80087da:	a369      	add	r3, pc, #420	@ (adr r3, 8008980 <_dtoa_r+0x2b0>)
 80087dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087e0:	f7f7 ff12 	bl	8000608 <__aeabi_dmul>
 80087e4:	a368      	add	r3, pc, #416	@ (adr r3, 8008988 <_dtoa_r+0x2b8>)
 80087e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087ea:	f7f7 fd57 	bl	800029c <__adddf3>
 80087ee:	4604      	mov	r4, r0
 80087f0:	4630      	mov	r0, r6
 80087f2:	460d      	mov	r5, r1
 80087f4:	f7f7 fe9e 	bl	8000534 <__aeabi_i2d>
 80087f8:	a365      	add	r3, pc, #404	@ (adr r3, 8008990 <_dtoa_r+0x2c0>)
 80087fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087fe:	f7f7 ff03 	bl	8000608 <__aeabi_dmul>
 8008802:	4602      	mov	r2, r0
 8008804:	460b      	mov	r3, r1
 8008806:	4620      	mov	r0, r4
 8008808:	4629      	mov	r1, r5
 800880a:	f7f7 fd47 	bl	800029c <__adddf3>
 800880e:	4604      	mov	r4, r0
 8008810:	460d      	mov	r5, r1
 8008812:	f7f8 f9a9 	bl	8000b68 <__aeabi_d2iz>
 8008816:	2200      	movs	r2, #0
 8008818:	4607      	mov	r7, r0
 800881a:	2300      	movs	r3, #0
 800881c:	4620      	mov	r0, r4
 800881e:	4629      	mov	r1, r5
 8008820:	f7f8 f964 	bl	8000aec <__aeabi_dcmplt>
 8008824:	b140      	cbz	r0, 8008838 <_dtoa_r+0x168>
 8008826:	4638      	mov	r0, r7
 8008828:	f7f7 fe84 	bl	8000534 <__aeabi_i2d>
 800882c:	4622      	mov	r2, r4
 800882e:	462b      	mov	r3, r5
 8008830:	f7f8 f952 	bl	8000ad8 <__aeabi_dcmpeq>
 8008834:	b900      	cbnz	r0, 8008838 <_dtoa_r+0x168>
 8008836:	3f01      	subs	r7, #1
 8008838:	2f16      	cmp	r7, #22
 800883a:	d851      	bhi.n	80088e0 <_dtoa_r+0x210>
 800883c:	4b5b      	ldr	r3, [pc, #364]	@ (80089ac <_dtoa_r+0x2dc>)
 800883e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008846:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800884a:	f7f8 f94f 	bl	8000aec <__aeabi_dcmplt>
 800884e:	2800      	cmp	r0, #0
 8008850:	d048      	beq.n	80088e4 <_dtoa_r+0x214>
 8008852:	3f01      	subs	r7, #1
 8008854:	2300      	movs	r3, #0
 8008856:	9312      	str	r3, [sp, #72]	@ 0x48
 8008858:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800885a:	1b9b      	subs	r3, r3, r6
 800885c:	1e5a      	subs	r2, r3, #1
 800885e:	bf44      	itt	mi
 8008860:	f1c3 0801 	rsbmi	r8, r3, #1
 8008864:	2300      	movmi	r3, #0
 8008866:	9208      	str	r2, [sp, #32]
 8008868:	bf54      	ite	pl
 800886a:	f04f 0800 	movpl.w	r8, #0
 800886e:	9308      	strmi	r3, [sp, #32]
 8008870:	2f00      	cmp	r7, #0
 8008872:	db39      	blt.n	80088e8 <_dtoa_r+0x218>
 8008874:	9b08      	ldr	r3, [sp, #32]
 8008876:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008878:	443b      	add	r3, r7
 800887a:	9308      	str	r3, [sp, #32]
 800887c:	2300      	movs	r3, #0
 800887e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008880:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008882:	2b09      	cmp	r3, #9
 8008884:	d864      	bhi.n	8008950 <_dtoa_r+0x280>
 8008886:	2b05      	cmp	r3, #5
 8008888:	bfc4      	itt	gt
 800888a:	3b04      	subgt	r3, #4
 800888c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800888e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008890:	f1a3 0302 	sub.w	r3, r3, #2
 8008894:	bfcc      	ite	gt
 8008896:	2400      	movgt	r4, #0
 8008898:	2401      	movle	r4, #1
 800889a:	2b03      	cmp	r3, #3
 800889c:	d863      	bhi.n	8008966 <_dtoa_r+0x296>
 800889e:	e8df f003 	tbb	[pc, r3]
 80088a2:	372a      	.short	0x372a
 80088a4:	5535      	.short	0x5535
 80088a6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80088aa:	441e      	add	r6, r3
 80088ac:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80088b0:	2b20      	cmp	r3, #32
 80088b2:	bfc1      	itttt	gt
 80088b4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80088b8:	409f      	lslgt	r7, r3
 80088ba:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80088be:	fa24 f303 	lsrgt.w	r3, r4, r3
 80088c2:	bfd6      	itet	le
 80088c4:	f1c3 0320 	rsble	r3, r3, #32
 80088c8:	ea47 0003 	orrgt.w	r0, r7, r3
 80088cc:	fa04 f003 	lslle.w	r0, r4, r3
 80088d0:	f7f7 fe20 	bl	8000514 <__aeabi_ui2d>
 80088d4:	2201      	movs	r2, #1
 80088d6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80088da:	3e01      	subs	r6, #1
 80088dc:	9214      	str	r2, [sp, #80]	@ 0x50
 80088de:	e777      	b.n	80087d0 <_dtoa_r+0x100>
 80088e0:	2301      	movs	r3, #1
 80088e2:	e7b8      	b.n	8008856 <_dtoa_r+0x186>
 80088e4:	9012      	str	r0, [sp, #72]	@ 0x48
 80088e6:	e7b7      	b.n	8008858 <_dtoa_r+0x188>
 80088e8:	427b      	negs	r3, r7
 80088ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80088ec:	2300      	movs	r3, #0
 80088ee:	eba8 0807 	sub.w	r8, r8, r7
 80088f2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80088f4:	e7c4      	b.n	8008880 <_dtoa_r+0x1b0>
 80088f6:	2300      	movs	r3, #0
 80088f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80088fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	dc35      	bgt.n	800896c <_dtoa_r+0x29c>
 8008900:	2301      	movs	r3, #1
 8008902:	9300      	str	r3, [sp, #0]
 8008904:	9307      	str	r3, [sp, #28]
 8008906:	461a      	mov	r2, r3
 8008908:	920e      	str	r2, [sp, #56]	@ 0x38
 800890a:	e00b      	b.n	8008924 <_dtoa_r+0x254>
 800890c:	2301      	movs	r3, #1
 800890e:	e7f3      	b.n	80088f8 <_dtoa_r+0x228>
 8008910:	2300      	movs	r3, #0
 8008912:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008914:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008916:	18fb      	adds	r3, r7, r3
 8008918:	9300      	str	r3, [sp, #0]
 800891a:	3301      	adds	r3, #1
 800891c:	2b01      	cmp	r3, #1
 800891e:	9307      	str	r3, [sp, #28]
 8008920:	bfb8      	it	lt
 8008922:	2301      	movlt	r3, #1
 8008924:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008928:	2100      	movs	r1, #0
 800892a:	2204      	movs	r2, #4
 800892c:	f102 0514 	add.w	r5, r2, #20
 8008930:	429d      	cmp	r5, r3
 8008932:	d91f      	bls.n	8008974 <_dtoa_r+0x2a4>
 8008934:	6041      	str	r1, [r0, #4]
 8008936:	4658      	mov	r0, fp
 8008938:	f000 fd8e 	bl	8009458 <_Balloc>
 800893c:	4682      	mov	sl, r0
 800893e:	2800      	cmp	r0, #0
 8008940:	d13c      	bne.n	80089bc <_dtoa_r+0x2ec>
 8008942:	4b1b      	ldr	r3, [pc, #108]	@ (80089b0 <_dtoa_r+0x2e0>)
 8008944:	4602      	mov	r2, r0
 8008946:	f240 11af 	movw	r1, #431	@ 0x1af
 800894a:	e6d8      	b.n	80086fe <_dtoa_r+0x2e>
 800894c:	2301      	movs	r3, #1
 800894e:	e7e0      	b.n	8008912 <_dtoa_r+0x242>
 8008950:	2401      	movs	r4, #1
 8008952:	2300      	movs	r3, #0
 8008954:	9309      	str	r3, [sp, #36]	@ 0x24
 8008956:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008958:	f04f 33ff 	mov.w	r3, #4294967295
 800895c:	9300      	str	r3, [sp, #0]
 800895e:	9307      	str	r3, [sp, #28]
 8008960:	2200      	movs	r2, #0
 8008962:	2312      	movs	r3, #18
 8008964:	e7d0      	b.n	8008908 <_dtoa_r+0x238>
 8008966:	2301      	movs	r3, #1
 8008968:	930b      	str	r3, [sp, #44]	@ 0x2c
 800896a:	e7f5      	b.n	8008958 <_dtoa_r+0x288>
 800896c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800896e:	9300      	str	r3, [sp, #0]
 8008970:	9307      	str	r3, [sp, #28]
 8008972:	e7d7      	b.n	8008924 <_dtoa_r+0x254>
 8008974:	3101      	adds	r1, #1
 8008976:	0052      	lsls	r2, r2, #1
 8008978:	e7d8      	b.n	800892c <_dtoa_r+0x25c>
 800897a:	bf00      	nop
 800897c:	f3af 8000 	nop.w
 8008980:	636f4361 	.word	0x636f4361
 8008984:	3fd287a7 	.word	0x3fd287a7
 8008988:	8b60c8b3 	.word	0x8b60c8b3
 800898c:	3fc68a28 	.word	0x3fc68a28
 8008990:	509f79fb 	.word	0x509f79fb
 8008994:	3fd34413 	.word	0x3fd34413
 8008998:	0800d644 	.word	0x0800d644
 800899c:	0800d65b 	.word	0x0800d65b
 80089a0:	7ff00000 	.word	0x7ff00000
 80089a4:	0800d9a1 	.word	0x0800d9a1
 80089a8:	3ff80000 	.word	0x3ff80000
 80089ac:	0800d758 	.word	0x0800d758
 80089b0:	0800d6b3 	.word	0x0800d6b3
 80089b4:	0800d640 	.word	0x0800d640
 80089b8:	0800d9a0 	.word	0x0800d9a0
 80089bc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80089c0:	6018      	str	r0, [r3, #0]
 80089c2:	9b07      	ldr	r3, [sp, #28]
 80089c4:	2b0e      	cmp	r3, #14
 80089c6:	f200 80a4 	bhi.w	8008b12 <_dtoa_r+0x442>
 80089ca:	2c00      	cmp	r4, #0
 80089cc:	f000 80a1 	beq.w	8008b12 <_dtoa_r+0x442>
 80089d0:	2f00      	cmp	r7, #0
 80089d2:	dd33      	ble.n	8008a3c <_dtoa_r+0x36c>
 80089d4:	4bad      	ldr	r3, [pc, #692]	@ (8008c8c <_dtoa_r+0x5bc>)
 80089d6:	f007 020f 	and.w	r2, r7, #15
 80089da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80089de:	ed93 7b00 	vldr	d7, [r3]
 80089e2:	05f8      	lsls	r0, r7, #23
 80089e4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80089e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80089ec:	d516      	bpl.n	8008a1c <_dtoa_r+0x34c>
 80089ee:	4ba8      	ldr	r3, [pc, #672]	@ (8008c90 <_dtoa_r+0x5c0>)
 80089f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80089f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80089f8:	f7f7 ff30 	bl	800085c <__aeabi_ddiv>
 80089fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a00:	f004 040f 	and.w	r4, r4, #15
 8008a04:	2603      	movs	r6, #3
 8008a06:	4da2      	ldr	r5, [pc, #648]	@ (8008c90 <_dtoa_r+0x5c0>)
 8008a08:	b954      	cbnz	r4, 8008a20 <_dtoa_r+0x350>
 8008a0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a12:	f7f7 ff23 	bl	800085c <__aeabi_ddiv>
 8008a16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a1a:	e028      	b.n	8008a6e <_dtoa_r+0x39e>
 8008a1c:	2602      	movs	r6, #2
 8008a1e:	e7f2      	b.n	8008a06 <_dtoa_r+0x336>
 8008a20:	07e1      	lsls	r1, r4, #31
 8008a22:	d508      	bpl.n	8008a36 <_dtoa_r+0x366>
 8008a24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a28:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008a2c:	f7f7 fdec 	bl	8000608 <__aeabi_dmul>
 8008a30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a34:	3601      	adds	r6, #1
 8008a36:	1064      	asrs	r4, r4, #1
 8008a38:	3508      	adds	r5, #8
 8008a3a:	e7e5      	b.n	8008a08 <_dtoa_r+0x338>
 8008a3c:	f000 80d2 	beq.w	8008be4 <_dtoa_r+0x514>
 8008a40:	427c      	negs	r4, r7
 8008a42:	4b92      	ldr	r3, [pc, #584]	@ (8008c8c <_dtoa_r+0x5bc>)
 8008a44:	4d92      	ldr	r5, [pc, #584]	@ (8008c90 <_dtoa_r+0x5c0>)
 8008a46:	f004 020f 	and.w	r2, r4, #15
 8008a4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008a56:	f7f7 fdd7 	bl	8000608 <__aeabi_dmul>
 8008a5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a5e:	1124      	asrs	r4, r4, #4
 8008a60:	2300      	movs	r3, #0
 8008a62:	2602      	movs	r6, #2
 8008a64:	2c00      	cmp	r4, #0
 8008a66:	f040 80b2 	bne.w	8008bce <_dtoa_r+0x4fe>
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d1d3      	bne.n	8008a16 <_dtoa_r+0x346>
 8008a6e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008a70:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	f000 80b7 	beq.w	8008be8 <_dtoa_r+0x518>
 8008a7a:	4b86      	ldr	r3, [pc, #536]	@ (8008c94 <_dtoa_r+0x5c4>)
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	4620      	mov	r0, r4
 8008a80:	4629      	mov	r1, r5
 8008a82:	f7f8 f833 	bl	8000aec <__aeabi_dcmplt>
 8008a86:	2800      	cmp	r0, #0
 8008a88:	f000 80ae 	beq.w	8008be8 <_dtoa_r+0x518>
 8008a8c:	9b07      	ldr	r3, [sp, #28]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	f000 80aa 	beq.w	8008be8 <_dtoa_r+0x518>
 8008a94:	9b00      	ldr	r3, [sp, #0]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	dd37      	ble.n	8008b0a <_dtoa_r+0x43a>
 8008a9a:	1e7b      	subs	r3, r7, #1
 8008a9c:	9304      	str	r3, [sp, #16]
 8008a9e:	4620      	mov	r0, r4
 8008aa0:	4b7d      	ldr	r3, [pc, #500]	@ (8008c98 <_dtoa_r+0x5c8>)
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	4629      	mov	r1, r5
 8008aa6:	f7f7 fdaf 	bl	8000608 <__aeabi_dmul>
 8008aaa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008aae:	9c00      	ldr	r4, [sp, #0]
 8008ab0:	3601      	adds	r6, #1
 8008ab2:	4630      	mov	r0, r6
 8008ab4:	f7f7 fd3e 	bl	8000534 <__aeabi_i2d>
 8008ab8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008abc:	f7f7 fda4 	bl	8000608 <__aeabi_dmul>
 8008ac0:	4b76      	ldr	r3, [pc, #472]	@ (8008c9c <_dtoa_r+0x5cc>)
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	f7f7 fbea 	bl	800029c <__adddf3>
 8008ac8:	4605      	mov	r5, r0
 8008aca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008ace:	2c00      	cmp	r4, #0
 8008ad0:	f040 808d 	bne.w	8008bee <_dtoa_r+0x51e>
 8008ad4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ad8:	4b71      	ldr	r3, [pc, #452]	@ (8008ca0 <_dtoa_r+0x5d0>)
 8008ada:	2200      	movs	r2, #0
 8008adc:	f7f7 fbdc 	bl	8000298 <__aeabi_dsub>
 8008ae0:	4602      	mov	r2, r0
 8008ae2:	460b      	mov	r3, r1
 8008ae4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008ae8:	462a      	mov	r2, r5
 8008aea:	4633      	mov	r3, r6
 8008aec:	f7f8 f81c 	bl	8000b28 <__aeabi_dcmpgt>
 8008af0:	2800      	cmp	r0, #0
 8008af2:	f040 828b 	bne.w	800900c <_dtoa_r+0x93c>
 8008af6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008afa:	462a      	mov	r2, r5
 8008afc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008b00:	f7f7 fff4 	bl	8000aec <__aeabi_dcmplt>
 8008b04:	2800      	cmp	r0, #0
 8008b06:	f040 8128 	bne.w	8008d5a <_dtoa_r+0x68a>
 8008b0a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008b0e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008b12:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	f2c0 815a 	blt.w	8008dce <_dtoa_r+0x6fe>
 8008b1a:	2f0e      	cmp	r7, #14
 8008b1c:	f300 8157 	bgt.w	8008dce <_dtoa_r+0x6fe>
 8008b20:	4b5a      	ldr	r3, [pc, #360]	@ (8008c8c <_dtoa_r+0x5bc>)
 8008b22:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008b26:	ed93 7b00 	vldr	d7, [r3]
 8008b2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	ed8d 7b00 	vstr	d7, [sp]
 8008b32:	da03      	bge.n	8008b3c <_dtoa_r+0x46c>
 8008b34:	9b07      	ldr	r3, [sp, #28]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	f340 8101 	ble.w	8008d3e <_dtoa_r+0x66e>
 8008b3c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008b40:	4656      	mov	r6, sl
 8008b42:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b46:	4620      	mov	r0, r4
 8008b48:	4629      	mov	r1, r5
 8008b4a:	f7f7 fe87 	bl	800085c <__aeabi_ddiv>
 8008b4e:	f7f8 f80b 	bl	8000b68 <__aeabi_d2iz>
 8008b52:	4680      	mov	r8, r0
 8008b54:	f7f7 fcee 	bl	8000534 <__aeabi_i2d>
 8008b58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b5c:	f7f7 fd54 	bl	8000608 <__aeabi_dmul>
 8008b60:	4602      	mov	r2, r0
 8008b62:	460b      	mov	r3, r1
 8008b64:	4620      	mov	r0, r4
 8008b66:	4629      	mov	r1, r5
 8008b68:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008b6c:	f7f7 fb94 	bl	8000298 <__aeabi_dsub>
 8008b70:	f806 4b01 	strb.w	r4, [r6], #1
 8008b74:	9d07      	ldr	r5, [sp, #28]
 8008b76:	eba6 040a 	sub.w	r4, r6, sl
 8008b7a:	42a5      	cmp	r5, r4
 8008b7c:	4602      	mov	r2, r0
 8008b7e:	460b      	mov	r3, r1
 8008b80:	f040 8117 	bne.w	8008db2 <_dtoa_r+0x6e2>
 8008b84:	f7f7 fb8a 	bl	800029c <__adddf3>
 8008b88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b8c:	4604      	mov	r4, r0
 8008b8e:	460d      	mov	r5, r1
 8008b90:	f7f7 ffca 	bl	8000b28 <__aeabi_dcmpgt>
 8008b94:	2800      	cmp	r0, #0
 8008b96:	f040 80f9 	bne.w	8008d8c <_dtoa_r+0x6bc>
 8008b9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b9e:	4620      	mov	r0, r4
 8008ba0:	4629      	mov	r1, r5
 8008ba2:	f7f7 ff99 	bl	8000ad8 <__aeabi_dcmpeq>
 8008ba6:	b118      	cbz	r0, 8008bb0 <_dtoa_r+0x4e0>
 8008ba8:	f018 0f01 	tst.w	r8, #1
 8008bac:	f040 80ee 	bne.w	8008d8c <_dtoa_r+0x6bc>
 8008bb0:	4649      	mov	r1, r9
 8008bb2:	4658      	mov	r0, fp
 8008bb4:	f000 fc90 	bl	80094d8 <_Bfree>
 8008bb8:	2300      	movs	r3, #0
 8008bba:	7033      	strb	r3, [r6, #0]
 8008bbc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008bbe:	3701      	adds	r7, #1
 8008bc0:	601f      	str	r7, [r3, #0]
 8008bc2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	f000 831d 	beq.w	8009204 <_dtoa_r+0xb34>
 8008bca:	601e      	str	r6, [r3, #0]
 8008bcc:	e31a      	b.n	8009204 <_dtoa_r+0xb34>
 8008bce:	07e2      	lsls	r2, r4, #31
 8008bd0:	d505      	bpl.n	8008bde <_dtoa_r+0x50e>
 8008bd2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008bd6:	f7f7 fd17 	bl	8000608 <__aeabi_dmul>
 8008bda:	3601      	adds	r6, #1
 8008bdc:	2301      	movs	r3, #1
 8008bde:	1064      	asrs	r4, r4, #1
 8008be0:	3508      	adds	r5, #8
 8008be2:	e73f      	b.n	8008a64 <_dtoa_r+0x394>
 8008be4:	2602      	movs	r6, #2
 8008be6:	e742      	b.n	8008a6e <_dtoa_r+0x39e>
 8008be8:	9c07      	ldr	r4, [sp, #28]
 8008bea:	9704      	str	r7, [sp, #16]
 8008bec:	e761      	b.n	8008ab2 <_dtoa_r+0x3e2>
 8008bee:	4b27      	ldr	r3, [pc, #156]	@ (8008c8c <_dtoa_r+0x5bc>)
 8008bf0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008bf2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008bf6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008bfa:	4454      	add	r4, sl
 8008bfc:	2900      	cmp	r1, #0
 8008bfe:	d053      	beq.n	8008ca8 <_dtoa_r+0x5d8>
 8008c00:	4928      	ldr	r1, [pc, #160]	@ (8008ca4 <_dtoa_r+0x5d4>)
 8008c02:	2000      	movs	r0, #0
 8008c04:	f7f7 fe2a 	bl	800085c <__aeabi_ddiv>
 8008c08:	4633      	mov	r3, r6
 8008c0a:	462a      	mov	r2, r5
 8008c0c:	f7f7 fb44 	bl	8000298 <__aeabi_dsub>
 8008c10:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008c14:	4656      	mov	r6, sl
 8008c16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c1a:	f7f7 ffa5 	bl	8000b68 <__aeabi_d2iz>
 8008c1e:	4605      	mov	r5, r0
 8008c20:	f7f7 fc88 	bl	8000534 <__aeabi_i2d>
 8008c24:	4602      	mov	r2, r0
 8008c26:	460b      	mov	r3, r1
 8008c28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c2c:	f7f7 fb34 	bl	8000298 <__aeabi_dsub>
 8008c30:	3530      	adds	r5, #48	@ 0x30
 8008c32:	4602      	mov	r2, r0
 8008c34:	460b      	mov	r3, r1
 8008c36:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008c3a:	f806 5b01 	strb.w	r5, [r6], #1
 8008c3e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008c42:	f7f7 ff53 	bl	8000aec <__aeabi_dcmplt>
 8008c46:	2800      	cmp	r0, #0
 8008c48:	d171      	bne.n	8008d2e <_dtoa_r+0x65e>
 8008c4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c4e:	4911      	ldr	r1, [pc, #68]	@ (8008c94 <_dtoa_r+0x5c4>)
 8008c50:	2000      	movs	r0, #0
 8008c52:	f7f7 fb21 	bl	8000298 <__aeabi_dsub>
 8008c56:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008c5a:	f7f7 ff47 	bl	8000aec <__aeabi_dcmplt>
 8008c5e:	2800      	cmp	r0, #0
 8008c60:	f040 8095 	bne.w	8008d8e <_dtoa_r+0x6be>
 8008c64:	42a6      	cmp	r6, r4
 8008c66:	f43f af50 	beq.w	8008b0a <_dtoa_r+0x43a>
 8008c6a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008c6e:	4b0a      	ldr	r3, [pc, #40]	@ (8008c98 <_dtoa_r+0x5c8>)
 8008c70:	2200      	movs	r2, #0
 8008c72:	f7f7 fcc9 	bl	8000608 <__aeabi_dmul>
 8008c76:	4b08      	ldr	r3, [pc, #32]	@ (8008c98 <_dtoa_r+0x5c8>)
 8008c78:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c82:	f7f7 fcc1 	bl	8000608 <__aeabi_dmul>
 8008c86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c8a:	e7c4      	b.n	8008c16 <_dtoa_r+0x546>
 8008c8c:	0800d758 	.word	0x0800d758
 8008c90:	0800d730 	.word	0x0800d730
 8008c94:	3ff00000 	.word	0x3ff00000
 8008c98:	40240000 	.word	0x40240000
 8008c9c:	401c0000 	.word	0x401c0000
 8008ca0:	40140000 	.word	0x40140000
 8008ca4:	3fe00000 	.word	0x3fe00000
 8008ca8:	4631      	mov	r1, r6
 8008caa:	4628      	mov	r0, r5
 8008cac:	f7f7 fcac 	bl	8000608 <__aeabi_dmul>
 8008cb0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008cb4:	9415      	str	r4, [sp, #84]	@ 0x54
 8008cb6:	4656      	mov	r6, sl
 8008cb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008cbc:	f7f7 ff54 	bl	8000b68 <__aeabi_d2iz>
 8008cc0:	4605      	mov	r5, r0
 8008cc2:	f7f7 fc37 	bl	8000534 <__aeabi_i2d>
 8008cc6:	4602      	mov	r2, r0
 8008cc8:	460b      	mov	r3, r1
 8008cca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008cce:	f7f7 fae3 	bl	8000298 <__aeabi_dsub>
 8008cd2:	3530      	adds	r5, #48	@ 0x30
 8008cd4:	f806 5b01 	strb.w	r5, [r6], #1
 8008cd8:	4602      	mov	r2, r0
 8008cda:	460b      	mov	r3, r1
 8008cdc:	42a6      	cmp	r6, r4
 8008cde:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008ce2:	f04f 0200 	mov.w	r2, #0
 8008ce6:	d124      	bne.n	8008d32 <_dtoa_r+0x662>
 8008ce8:	4bac      	ldr	r3, [pc, #688]	@ (8008f9c <_dtoa_r+0x8cc>)
 8008cea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008cee:	f7f7 fad5 	bl	800029c <__adddf3>
 8008cf2:	4602      	mov	r2, r0
 8008cf4:	460b      	mov	r3, r1
 8008cf6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008cfa:	f7f7 ff15 	bl	8000b28 <__aeabi_dcmpgt>
 8008cfe:	2800      	cmp	r0, #0
 8008d00:	d145      	bne.n	8008d8e <_dtoa_r+0x6be>
 8008d02:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008d06:	49a5      	ldr	r1, [pc, #660]	@ (8008f9c <_dtoa_r+0x8cc>)
 8008d08:	2000      	movs	r0, #0
 8008d0a:	f7f7 fac5 	bl	8000298 <__aeabi_dsub>
 8008d0e:	4602      	mov	r2, r0
 8008d10:	460b      	mov	r3, r1
 8008d12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d16:	f7f7 fee9 	bl	8000aec <__aeabi_dcmplt>
 8008d1a:	2800      	cmp	r0, #0
 8008d1c:	f43f aef5 	beq.w	8008b0a <_dtoa_r+0x43a>
 8008d20:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008d22:	1e73      	subs	r3, r6, #1
 8008d24:	9315      	str	r3, [sp, #84]	@ 0x54
 8008d26:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008d2a:	2b30      	cmp	r3, #48	@ 0x30
 8008d2c:	d0f8      	beq.n	8008d20 <_dtoa_r+0x650>
 8008d2e:	9f04      	ldr	r7, [sp, #16]
 8008d30:	e73e      	b.n	8008bb0 <_dtoa_r+0x4e0>
 8008d32:	4b9b      	ldr	r3, [pc, #620]	@ (8008fa0 <_dtoa_r+0x8d0>)
 8008d34:	f7f7 fc68 	bl	8000608 <__aeabi_dmul>
 8008d38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d3c:	e7bc      	b.n	8008cb8 <_dtoa_r+0x5e8>
 8008d3e:	d10c      	bne.n	8008d5a <_dtoa_r+0x68a>
 8008d40:	4b98      	ldr	r3, [pc, #608]	@ (8008fa4 <_dtoa_r+0x8d4>)
 8008d42:	2200      	movs	r2, #0
 8008d44:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008d48:	f7f7 fc5e 	bl	8000608 <__aeabi_dmul>
 8008d4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d50:	f7f7 fee0 	bl	8000b14 <__aeabi_dcmpge>
 8008d54:	2800      	cmp	r0, #0
 8008d56:	f000 8157 	beq.w	8009008 <_dtoa_r+0x938>
 8008d5a:	2400      	movs	r4, #0
 8008d5c:	4625      	mov	r5, r4
 8008d5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d60:	43db      	mvns	r3, r3
 8008d62:	9304      	str	r3, [sp, #16]
 8008d64:	4656      	mov	r6, sl
 8008d66:	2700      	movs	r7, #0
 8008d68:	4621      	mov	r1, r4
 8008d6a:	4658      	mov	r0, fp
 8008d6c:	f000 fbb4 	bl	80094d8 <_Bfree>
 8008d70:	2d00      	cmp	r5, #0
 8008d72:	d0dc      	beq.n	8008d2e <_dtoa_r+0x65e>
 8008d74:	b12f      	cbz	r7, 8008d82 <_dtoa_r+0x6b2>
 8008d76:	42af      	cmp	r7, r5
 8008d78:	d003      	beq.n	8008d82 <_dtoa_r+0x6b2>
 8008d7a:	4639      	mov	r1, r7
 8008d7c:	4658      	mov	r0, fp
 8008d7e:	f000 fbab 	bl	80094d8 <_Bfree>
 8008d82:	4629      	mov	r1, r5
 8008d84:	4658      	mov	r0, fp
 8008d86:	f000 fba7 	bl	80094d8 <_Bfree>
 8008d8a:	e7d0      	b.n	8008d2e <_dtoa_r+0x65e>
 8008d8c:	9704      	str	r7, [sp, #16]
 8008d8e:	4633      	mov	r3, r6
 8008d90:	461e      	mov	r6, r3
 8008d92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d96:	2a39      	cmp	r2, #57	@ 0x39
 8008d98:	d107      	bne.n	8008daa <_dtoa_r+0x6da>
 8008d9a:	459a      	cmp	sl, r3
 8008d9c:	d1f8      	bne.n	8008d90 <_dtoa_r+0x6c0>
 8008d9e:	9a04      	ldr	r2, [sp, #16]
 8008da0:	3201      	adds	r2, #1
 8008da2:	9204      	str	r2, [sp, #16]
 8008da4:	2230      	movs	r2, #48	@ 0x30
 8008da6:	f88a 2000 	strb.w	r2, [sl]
 8008daa:	781a      	ldrb	r2, [r3, #0]
 8008dac:	3201      	adds	r2, #1
 8008dae:	701a      	strb	r2, [r3, #0]
 8008db0:	e7bd      	b.n	8008d2e <_dtoa_r+0x65e>
 8008db2:	4b7b      	ldr	r3, [pc, #492]	@ (8008fa0 <_dtoa_r+0x8d0>)
 8008db4:	2200      	movs	r2, #0
 8008db6:	f7f7 fc27 	bl	8000608 <__aeabi_dmul>
 8008dba:	2200      	movs	r2, #0
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	4604      	mov	r4, r0
 8008dc0:	460d      	mov	r5, r1
 8008dc2:	f7f7 fe89 	bl	8000ad8 <__aeabi_dcmpeq>
 8008dc6:	2800      	cmp	r0, #0
 8008dc8:	f43f aebb 	beq.w	8008b42 <_dtoa_r+0x472>
 8008dcc:	e6f0      	b.n	8008bb0 <_dtoa_r+0x4e0>
 8008dce:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008dd0:	2a00      	cmp	r2, #0
 8008dd2:	f000 80db 	beq.w	8008f8c <_dtoa_r+0x8bc>
 8008dd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008dd8:	2a01      	cmp	r2, #1
 8008dda:	f300 80bf 	bgt.w	8008f5c <_dtoa_r+0x88c>
 8008dde:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008de0:	2a00      	cmp	r2, #0
 8008de2:	f000 80b7 	beq.w	8008f54 <_dtoa_r+0x884>
 8008de6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008dea:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008dec:	4646      	mov	r6, r8
 8008dee:	9a08      	ldr	r2, [sp, #32]
 8008df0:	2101      	movs	r1, #1
 8008df2:	441a      	add	r2, r3
 8008df4:	4658      	mov	r0, fp
 8008df6:	4498      	add	r8, r3
 8008df8:	9208      	str	r2, [sp, #32]
 8008dfa:	f000 fc6b 	bl	80096d4 <__i2b>
 8008dfe:	4605      	mov	r5, r0
 8008e00:	b15e      	cbz	r6, 8008e1a <_dtoa_r+0x74a>
 8008e02:	9b08      	ldr	r3, [sp, #32]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	dd08      	ble.n	8008e1a <_dtoa_r+0x74a>
 8008e08:	42b3      	cmp	r3, r6
 8008e0a:	9a08      	ldr	r2, [sp, #32]
 8008e0c:	bfa8      	it	ge
 8008e0e:	4633      	movge	r3, r6
 8008e10:	eba8 0803 	sub.w	r8, r8, r3
 8008e14:	1af6      	subs	r6, r6, r3
 8008e16:	1ad3      	subs	r3, r2, r3
 8008e18:	9308      	str	r3, [sp, #32]
 8008e1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e1c:	b1f3      	cbz	r3, 8008e5c <_dtoa_r+0x78c>
 8008e1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	f000 80b7 	beq.w	8008f94 <_dtoa_r+0x8c4>
 8008e26:	b18c      	cbz	r4, 8008e4c <_dtoa_r+0x77c>
 8008e28:	4629      	mov	r1, r5
 8008e2a:	4622      	mov	r2, r4
 8008e2c:	4658      	mov	r0, fp
 8008e2e:	f000 fd11 	bl	8009854 <__pow5mult>
 8008e32:	464a      	mov	r2, r9
 8008e34:	4601      	mov	r1, r0
 8008e36:	4605      	mov	r5, r0
 8008e38:	4658      	mov	r0, fp
 8008e3a:	f000 fc61 	bl	8009700 <__multiply>
 8008e3e:	4649      	mov	r1, r9
 8008e40:	9004      	str	r0, [sp, #16]
 8008e42:	4658      	mov	r0, fp
 8008e44:	f000 fb48 	bl	80094d8 <_Bfree>
 8008e48:	9b04      	ldr	r3, [sp, #16]
 8008e4a:	4699      	mov	r9, r3
 8008e4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e4e:	1b1a      	subs	r2, r3, r4
 8008e50:	d004      	beq.n	8008e5c <_dtoa_r+0x78c>
 8008e52:	4649      	mov	r1, r9
 8008e54:	4658      	mov	r0, fp
 8008e56:	f000 fcfd 	bl	8009854 <__pow5mult>
 8008e5a:	4681      	mov	r9, r0
 8008e5c:	2101      	movs	r1, #1
 8008e5e:	4658      	mov	r0, fp
 8008e60:	f000 fc38 	bl	80096d4 <__i2b>
 8008e64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e66:	4604      	mov	r4, r0
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	f000 81cf 	beq.w	800920c <_dtoa_r+0xb3c>
 8008e6e:	461a      	mov	r2, r3
 8008e70:	4601      	mov	r1, r0
 8008e72:	4658      	mov	r0, fp
 8008e74:	f000 fcee 	bl	8009854 <__pow5mult>
 8008e78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e7a:	2b01      	cmp	r3, #1
 8008e7c:	4604      	mov	r4, r0
 8008e7e:	f300 8095 	bgt.w	8008fac <_dtoa_r+0x8dc>
 8008e82:	9b02      	ldr	r3, [sp, #8]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	f040 8087 	bne.w	8008f98 <_dtoa_r+0x8c8>
 8008e8a:	9b03      	ldr	r3, [sp, #12]
 8008e8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	f040 8089 	bne.w	8008fa8 <_dtoa_r+0x8d8>
 8008e96:	9b03      	ldr	r3, [sp, #12]
 8008e98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008e9c:	0d1b      	lsrs	r3, r3, #20
 8008e9e:	051b      	lsls	r3, r3, #20
 8008ea0:	b12b      	cbz	r3, 8008eae <_dtoa_r+0x7de>
 8008ea2:	9b08      	ldr	r3, [sp, #32]
 8008ea4:	3301      	adds	r3, #1
 8008ea6:	9308      	str	r3, [sp, #32]
 8008ea8:	f108 0801 	add.w	r8, r8, #1
 8008eac:	2301      	movs	r3, #1
 8008eae:	930a      	str	r3, [sp, #40]	@ 0x28
 8008eb0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	f000 81b0 	beq.w	8009218 <_dtoa_r+0xb48>
 8008eb8:	6923      	ldr	r3, [r4, #16]
 8008eba:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008ebe:	6918      	ldr	r0, [r3, #16]
 8008ec0:	f000 fbbc 	bl	800963c <__hi0bits>
 8008ec4:	f1c0 0020 	rsb	r0, r0, #32
 8008ec8:	9b08      	ldr	r3, [sp, #32]
 8008eca:	4418      	add	r0, r3
 8008ecc:	f010 001f 	ands.w	r0, r0, #31
 8008ed0:	d077      	beq.n	8008fc2 <_dtoa_r+0x8f2>
 8008ed2:	f1c0 0320 	rsb	r3, r0, #32
 8008ed6:	2b04      	cmp	r3, #4
 8008ed8:	dd6b      	ble.n	8008fb2 <_dtoa_r+0x8e2>
 8008eda:	9b08      	ldr	r3, [sp, #32]
 8008edc:	f1c0 001c 	rsb	r0, r0, #28
 8008ee0:	4403      	add	r3, r0
 8008ee2:	4480      	add	r8, r0
 8008ee4:	4406      	add	r6, r0
 8008ee6:	9308      	str	r3, [sp, #32]
 8008ee8:	f1b8 0f00 	cmp.w	r8, #0
 8008eec:	dd05      	ble.n	8008efa <_dtoa_r+0x82a>
 8008eee:	4649      	mov	r1, r9
 8008ef0:	4642      	mov	r2, r8
 8008ef2:	4658      	mov	r0, fp
 8008ef4:	f000 fd08 	bl	8009908 <__lshift>
 8008ef8:	4681      	mov	r9, r0
 8008efa:	9b08      	ldr	r3, [sp, #32]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	dd05      	ble.n	8008f0c <_dtoa_r+0x83c>
 8008f00:	4621      	mov	r1, r4
 8008f02:	461a      	mov	r2, r3
 8008f04:	4658      	mov	r0, fp
 8008f06:	f000 fcff 	bl	8009908 <__lshift>
 8008f0a:	4604      	mov	r4, r0
 8008f0c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d059      	beq.n	8008fc6 <_dtoa_r+0x8f6>
 8008f12:	4621      	mov	r1, r4
 8008f14:	4648      	mov	r0, r9
 8008f16:	f000 fd63 	bl	80099e0 <__mcmp>
 8008f1a:	2800      	cmp	r0, #0
 8008f1c:	da53      	bge.n	8008fc6 <_dtoa_r+0x8f6>
 8008f1e:	1e7b      	subs	r3, r7, #1
 8008f20:	9304      	str	r3, [sp, #16]
 8008f22:	4649      	mov	r1, r9
 8008f24:	2300      	movs	r3, #0
 8008f26:	220a      	movs	r2, #10
 8008f28:	4658      	mov	r0, fp
 8008f2a:	f000 faf7 	bl	800951c <__multadd>
 8008f2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f30:	4681      	mov	r9, r0
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	f000 8172 	beq.w	800921c <_dtoa_r+0xb4c>
 8008f38:	2300      	movs	r3, #0
 8008f3a:	4629      	mov	r1, r5
 8008f3c:	220a      	movs	r2, #10
 8008f3e:	4658      	mov	r0, fp
 8008f40:	f000 faec 	bl	800951c <__multadd>
 8008f44:	9b00      	ldr	r3, [sp, #0]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	4605      	mov	r5, r0
 8008f4a:	dc67      	bgt.n	800901c <_dtoa_r+0x94c>
 8008f4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f4e:	2b02      	cmp	r3, #2
 8008f50:	dc41      	bgt.n	8008fd6 <_dtoa_r+0x906>
 8008f52:	e063      	b.n	800901c <_dtoa_r+0x94c>
 8008f54:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008f56:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008f5a:	e746      	b.n	8008dea <_dtoa_r+0x71a>
 8008f5c:	9b07      	ldr	r3, [sp, #28]
 8008f5e:	1e5c      	subs	r4, r3, #1
 8008f60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f62:	42a3      	cmp	r3, r4
 8008f64:	bfbf      	itttt	lt
 8008f66:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008f68:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008f6a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008f6c:	1ae3      	sublt	r3, r4, r3
 8008f6e:	bfb4      	ite	lt
 8008f70:	18d2      	addlt	r2, r2, r3
 8008f72:	1b1c      	subge	r4, r3, r4
 8008f74:	9b07      	ldr	r3, [sp, #28]
 8008f76:	bfbc      	itt	lt
 8008f78:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008f7a:	2400      	movlt	r4, #0
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	bfb5      	itete	lt
 8008f80:	eba8 0603 	sublt.w	r6, r8, r3
 8008f84:	9b07      	ldrge	r3, [sp, #28]
 8008f86:	2300      	movlt	r3, #0
 8008f88:	4646      	movge	r6, r8
 8008f8a:	e730      	b.n	8008dee <_dtoa_r+0x71e>
 8008f8c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008f8e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008f90:	4646      	mov	r6, r8
 8008f92:	e735      	b.n	8008e00 <_dtoa_r+0x730>
 8008f94:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008f96:	e75c      	b.n	8008e52 <_dtoa_r+0x782>
 8008f98:	2300      	movs	r3, #0
 8008f9a:	e788      	b.n	8008eae <_dtoa_r+0x7de>
 8008f9c:	3fe00000 	.word	0x3fe00000
 8008fa0:	40240000 	.word	0x40240000
 8008fa4:	40140000 	.word	0x40140000
 8008fa8:	9b02      	ldr	r3, [sp, #8]
 8008faa:	e780      	b.n	8008eae <_dtoa_r+0x7de>
 8008fac:	2300      	movs	r3, #0
 8008fae:	930a      	str	r3, [sp, #40]	@ 0x28
 8008fb0:	e782      	b.n	8008eb8 <_dtoa_r+0x7e8>
 8008fb2:	d099      	beq.n	8008ee8 <_dtoa_r+0x818>
 8008fb4:	9a08      	ldr	r2, [sp, #32]
 8008fb6:	331c      	adds	r3, #28
 8008fb8:	441a      	add	r2, r3
 8008fba:	4498      	add	r8, r3
 8008fbc:	441e      	add	r6, r3
 8008fbe:	9208      	str	r2, [sp, #32]
 8008fc0:	e792      	b.n	8008ee8 <_dtoa_r+0x818>
 8008fc2:	4603      	mov	r3, r0
 8008fc4:	e7f6      	b.n	8008fb4 <_dtoa_r+0x8e4>
 8008fc6:	9b07      	ldr	r3, [sp, #28]
 8008fc8:	9704      	str	r7, [sp, #16]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	dc20      	bgt.n	8009010 <_dtoa_r+0x940>
 8008fce:	9300      	str	r3, [sp, #0]
 8008fd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fd2:	2b02      	cmp	r3, #2
 8008fd4:	dd1e      	ble.n	8009014 <_dtoa_r+0x944>
 8008fd6:	9b00      	ldr	r3, [sp, #0]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	f47f aec0 	bne.w	8008d5e <_dtoa_r+0x68e>
 8008fde:	4621      	mov	r1, r4
 8008fe0:	2205      	movs	r2, #5
 8008fe2:	4658      	mov	r0, fp
 8008fe4:	f000 fa9a 	bl	800951c <__multadd>
 8008fe8:	4601      	mov	r1, r0
 8008fea:	4604      	mov	r4, r0
 8008fec:	4648      	mov	r0, r9
 8008fee:	f000 fcf7 	bl	80099e0 <__mcmp>
 8008ff2:	2800      	cmp	r0, #0
 8008ff4:	f77f aeb3 	ble.w	8008d5e <_dtoa_r+0x68e>
 8008ff8:	4656      	mov	r6, sl
 8008ffa:	2331      	movs	r3, #49	@ 0x31
 8008ffc:	f806 3b01 	strb.w	r3, [r6], #1
 8009000:	9b04      	ldr	r3, [sp, #16]
 8009002:	3301      	adds	r3, #1
 8009004:	9304      	str	r3, [sp, #16]
 8009006:	e6ae      	b.n	8008d66 <_dtoa_r+0x696>
 8009008:	9c07      	ldr	r4, [sp, #28]
 800900a:	9704      	str	r7, [sp, #16]
 800900c:	4625      	mov	r5, r4
 800900e:	e7f3      	b.n	8008ff8 <_dtoa_r+0x928>
 8009010:	9b07      	ldr	r3, [sp, #28]
 8009012:	9300      	str	r3, [sp, #0]
 8009014:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009016:	2b00      	cmp	r3, #0
 8009018:	f000 8104 	beq.w	8009224 <_dtoa_r+0xb54>
 800901c:	2e00      	cmp	r6, #0
 800901e:	dd05      	ble.n	800902c <_dtoa_r+0x95c>
 8009020:	4629      	mov	r1, r5
 8009022:	4632      	mov	r2, r6
 8009024:	4658      	mov	r0, fp
 8009026:	f000 fc6f 	bl	8009908 <__lshift>
 800902a:	4605      	mov	r5, r0
 800902c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800902e:	2b00      	cmp	r3, #0
 8009030:	d05a      	beq.n	80090e8 <_dtoa_r+0xa18>
 8009032:	6869      	ldr	r1, [r5, #4]
 8009034:	4658      	mov	r0, fp
 8009036:	f000 fa0f 	bl	8009458 <_Balloc>
 800903a:	4606      	mov	r6, r0
 800903c:	b928      	cbnz	r0, 800904a <_dtoa_r+0x97a>
 800903e:	4b84      	ldr	r3, [pc, #528]	@ (8009250 <_dtoa_r+0xb80>)
 8009040:	4602      	mov	r2, r0
 8009042:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009046:	f7ff bb5a 	b.w	80086fe <_dtoa_r+0x2e>
 800904a:	692a      	ldr	r2, [r5, #16]
 800904c:	3202      	adds	r2, #2
 800904e:	0092      	lsls	r2, r2, #2
 8009050:	f105 010c 	add.w	r1, r5, #12
 8009054:	300c      	adds	r0, #12
 8009056:	f002 fb03 	bl	800b660 <memcpy>
 800905a:	2201      	movs	r2, #1
 800905c:	4631      	mov	r1, r6
 800905e:	4658      	mov	r0, fp
 8009060:	f000 fc52 	bl	8009908 <__lshift>
 8009064:	f10a 0301 	add.w	r3, sl, #1
 8009068:	9307      	str	r3, [sp, #28]
 800906a:	9b00      	ldr	r3, [sp, #0]
 800906c:	4453      	add	r3, sl
 800906e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009070:	9b02      	ldr	r3, [sp, #8]
 8009072:	f003 0301 	and.w	r3, r3, #1
 8009076:	462f      	mov	r7, r5
 8009078:	930a      	str	r3, [sp, #40]	@ 0x28
 800907a:	4605      	mov	r5, r0
 800907c:	9b07      	ldr	r3, [sp, #28]
 800907e:	4621      	mov	r1, r4
 8009080:	3b01      	subs	r3, #1
 8009082:	4648      	mov	r0, r9
 8009084:	9300      	str	r3, [sp, #0]
 8009086:	f7ff fa99 	bl	80085bc <quorem>
 800908a:	4639      	mov	r1, r7
 800908c:	9002      	str	r0, [sp, #8]
 800908e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009092:	4648      	mov	r0, r9
 8009094:	f000 fca4 	bl	80099e0 <__mcmp>
 8009098:	462a      	mov	r2, r5
 800909a:	9008      	str	r0, [sp, #32]
 800909c:	4621      	mov	r1, r4
 800909e:	4658      	mov	r0, fp
 80090a0:	f000 fcba 	bl	8009a18 <__mdiff>
 80090a4:	68c2      	ldr	r2, [r0, #12]
 80090a6:	4606      	mov	r6, r0
 80090a8:	bb02      	cbnz	r2, 80090ec <_dtoa_r+0xa1c>
 80090aa:	4601      	mov	r1, r0
 80090ac:	4648      	mov	r0, r9
 80090ae:	f000 fc97 	bl	80099e0 <__mcmp>
 80090b2:	4602      	mov	r2, r0
 80090b4:	4631      	mov	r1, r6
 80090b6:	4658      	mov	r0, fp
 80090b8:	920e      	str	r2, [sp, #56]	@ 0x38
 80090ba:	f000 fa0d 	bl	80094d8 <_Bfree>
 80090be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80090c2:	9e07      	ldr	r6, [sp, #28]
 80090c4:	ea43 0102 	orr.w	r1, r3, r2
 80090c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090ca:	4319      	orrs	r1, r3
 80090cc:	d110      	bne.n	80090f0 <_dtoa_r+0xa20>
 80090ce:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80090d2:	d029      	beq.n	8009128 <_dtoa_r+0xa58>
 80090d4:	9b08      	ldr	r3, [sp, #32]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	dd02      	ble.n	80090e0 <_dtoa_r+0xa10>
 80090da:	9b02      	ldr	r3, [sp, #8]
 80090dc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80090e0:	9b00      	ldr	r3, [sp, #0]
 80090e2:	f883 8000 	strb.w	r8, [r3]
 80090e6:	e63f      	b.n	8008d68 <_dtoa_r+0x698>
 80090e8:	4628      	mov	r0, r5
 80090ea:	e7bb      	b.n	8009064 <_dtoa_r+0x994>
 80090ec:	2201      	movs	r2, #1
 80090ee:	e7e1      	b.n	80090b4 <_dtoa_r+0x9e4>
 80090f0:	9b08      	ldr	r3, [sp, #32]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	db04      	blt.n	8009100 <_dtoa_r+0xa30>
 80090f6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80090f8:	430b      	orrs	r3, r1
 80090fa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80090fc:	430b      	orrs	r3, r1
 80090fe:	d120      	bne.n	8009142 <_dtoa_r+0xa72>
 8009100:	2a00      	cmp	r2, #0
 8009102:	dded      	ble.n	80090e0 <_dtoa_r+0xa10>
 8009104:	4649      	mov	r1, r9
 8009106:	2201      	movs	r2, #1
 8009108:	4658      	mov	r0, fp
 800910a:	f000 fbfd 	bl	8009908 <__lshift>
 800910e:	4621      	mov	r1, r4
 8009110:	4681      	mov	r9, r0
 8009112:	f000 fc65 	bl	80099e0 <__mcmp>
 8009116:	2800      	cmp	r0, #0
 8009118:	dc03      	bgt.n	8009122 <_dtoa_r+0xa52>
 800911a:	d1e1      	bne.n	80090e0 <_dtoa_r+0xa10>
 800911c:	f018 0f01 	tst.w	r8, #1
 8009120:	d0de      	beq.n	80090e0 <_dtoa_r+0xa10>
 8009122:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009126:	d1d8      	bne.n	80090da <_dtoa_r+0xa0a>
 8009128:	9a00      	ldr	r2, [sp, #0]
 800912a:	2339      	movs	r3, #57	@ 0x39
 800912c:	7013      	strb	r3, [r2, #0]
 800912e:	4633      	mov	r3, r6
 8009130:	461e      	mov	r6, r3
 8009132:	3b01      	subs	r3, #1
 8009134:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009138:	2a39      	cmp	r2, #57	@ 0x39
 800913a:	d052      	beq.n	80091e2 <_dtoa_r+0xb12>
 800913c:	3201      	adds	r2, #1
 800913e:	701a      	strb	r2, [r3, #0]
 8009140:	e612      	b.n	8008d68 <_dtoa_r+0x698>
 8009142:	2a00      	cmp	r2, #0
 8009144:	dd07      	ble.n	8009156 <_dtoa_r+0xa86>
 8009146:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800914a:	d0ed      	beq.n	8009128 <_dtoa_r+0xa58>
 800914c:	9a00      	ldr	r2, [sp, #0]
 800914e:	f108 0301 	add.w	r3, r8, #1
 8009152:	7013      	strb	r3, [r2, #0]
 8009154:	e608      	b.n	8008d68 <_dtoa_r+0x698>
 8009156:	9b07      	ldr	r3, [sp, #28]
 8009158:	9a07      	ldr	r2, [sp, #28]
 800915a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800915e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009160:	4293      	cmp	r3, r2
 8009162:	d028      	beq.n	80091b6 <_dtoa_r+0xae6>
 8009164:	4649      	mov	r1, r9
 8009166:	2300      	movs	r3, #0
 8009168:	220a      	movs	r2, #10
 800916a:	4658      	mov	r0, fp
 800916c:	f000 f9d6 	bl	800951c <__multadd>
 8009170:	42af      	cmp	r7, r5
 8009172:	4681      	mov	r9, r0
 8009174:	f04f 0300 	mov.w	r3, #0
 8009178:	f04f 020a 	mov.w	r2, #10
 800917c:	4639      	mov	r1, r7
 800917e:	4658      	mov	r0, fp
 8009180:	d107      	bne.n	8009192 <_dtoa_r+0xac2>
 8009182:	f000 f9cb 	bl	800951c <__multadd>
 8009186:	4607      	mov	r7, r0
 8009188:	4605      	mov	r5, r0
 800918a:	9b07      	ldr	r3, [sp, #28]
 800918c:	3301      	adds	r3, #1
 800918e:	9307      	str	r3, [sp, #28]
 8009190:	e774      	b.n	800907c <_dtoa_r+0x9ac>
 8009192:	f000 f9c3 	bl	800951c <__multadd>
 8009196:	4629      	mov	r1, r5
 8009198:	4607      	mov	r7, r0
 800919a:	2300      	movs	r3, #0
 800919c:	220a      	movs	r2, #10
 800919e:	4658      	mov	r0, fp
 80091a0:	f000 f9bc 	bl	800951c <__multadd>
 80091a4:	4605      	mov	r5, r0
 80091a6:	e7f0      	b.n	800918a <_dtoa_r+0xaba>
 80091a8:	9b00      	ldr	r3, [sp, #0]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	bfcc      	ite	gt
 80091ae:	461e      	movgt	r6, r3
 80091b0:	2601      	movle	r6, #1
 80091b2:	4456      	add	r6, sl
 80091b4:	2700      	movs	r7, #0
 80091b6:	4649      	mov	r1, r9
 80091b8:	2201      	movs	r2, #1
 80091ba:	4658      	mov	r0, fp
 80091bc:	f000 fba4 	bl	8009908 <__lshift>
 80091c0:	4621      	mov	r1, r4
 80091c2:	4681      	mov	r9, r0
 80091c4:	f000 fc0c 	bl	80099e0 <__mcmp>
 80091c8:	2800      	cmp	r0, #0
 80091ca:	dcb0      	bgt.n	800912e <_dtoa_r+0xa5e>
 80091cc:	d102      	bne.n	80091d4 <_dtoa_r+0xb04>
 80091ce:	f018 0f01 	tst.w	r8, #1
 80091d2:	d1ac      	bne.n	800912e <_dtoa_r+0xa5e>
 80091d4:	4633      	mov	r3, r6
 80091d6:	461e      	mov	r6, r3
 80091d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80091dc:	2a30      	cmp	r2, #48	@ 0x30
 80091de:	d0fa      	beq.n	80091d6 <_dtoa_r+0xb06>
 80091e0:	e5c2      	b.n	8008d68 <_dtoa_r+0x698>
 80091e2:	459a      	cmp	sl, r3
 80091e4:	d1a4      	bne.n	8009130 <_dtoa_r+0xa60>
 80091e6:	9b04      	ldr	r3, [sp, #16]
 80091e8:	3301      	adds	r3, #1
 80091ea:	9304      	str	r3, [sp, #16]
 80091ec:	2331      	movs	r3, #49	@ 0x31
 80091ee:	f88a 3000 	strb.w	r3, [sl]
 80091f2:	e5b9      	b.n	8008d68 <_dtoa_r+0x698>
 80091f4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80091f6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009254 <_dtoa_r+0xb84>
 80091fa:	b11b      	cbz	r3, 8009204 <_dtoa_r+0xb34>
 80091fc:	f10a 0308 	add.w	r3, sl, #8
 8009200:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009202:	6013      	str	r3, [r2, #0]
 8009204:	4650      	mov	r0, sl
 8009206:	b019      	add	sp, #100	@ 0x64
 8009208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800920c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800920e:	2b01      	cmp	r3, #1
 8009210:	f77f ae37 	ble.w	8008e82 <_dtoa_r+0x7b2>
 8009214:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009216:	930a      	str	r3, [sp, #40]	@ 0x28
 8009218:	2001      	movs	r0, #1
 800921a:	e655      	b.n	8008ec8 <_dtoa_r+0x7f8>
 800921c:	9b00      	ldr	r3, [sp, #0]
 800921e:	2b00      	cmp	r3, #0
 8009220:	f77f aed6 	ble.w	8008fd0 <_dtoa_r+0x900>
 8009224:	4656      	mov	r6, sl
 8009226:	4621      	mov	r1, r4
 8009228:	4648      	mov	r0, r9
 800922a:	f7ff f9c7 	bl	80085bc <quorem>
 800922e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009232:	f806 8b01 	strb.w	r8, [r6], #1
 8009236:	9b00      	ldr	r3, [sp, #0]
 8009238:	eba6 020a 	sub.w	r2, r6, sl
 800923c:	4293      	cmp	r3, r2
 800923e:	ddb3      	ble.n	80091a8 <_dtoa_r+0xad8>
 8009240:	4649      	mov	r1, r9
 8009242:	2300      	movs	r3, #0
 8009244:	220a      	movs	r2, #10
 8009246:	4658      	mov	r0, fp
 8009248:	f000 f968 	bl	800951c <__multadd>
 800924c:	4681      	mov	r9, r0
 800924e:	e7ea      	b.n	8009226 <_dtoa_r+0xb56>
 8009250:	0800d6b3 	.word	0x0800d6b3
 8009254:	0800d637 	.word	0x0800d637

08009258 <_free_r>:
 8009258:	b538      	push	{r3, r4, r5, lr}
 800925a:	4605      	mov	r5, r0
 800925c:	2900      	cmp	r1, #0
 800925e:	d041      	beq.n	80092e4 <_free_r+0x8c>
 8009260:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009264:	1f0c      	subs	r4, r1, #4
 8009266:	2b00      	cmp	r3, #0
 8009268:	bfb8      	it	lt
 800926a:	18e4      	addlt	r4, r4, r3
 800926c:	f000 f8e8 	bl	8009440 <__malloc_lock>
 8009270:	4a1d      	ldr	r2, [pc, #116]	@ (80092e8 <_free_r+0x90>)
 8009272:	6813      	ldr	r3, [r2, #0]
 8009274:	b933      	cbnz	r3, 8009284 <_free_r+0x2c>
 8009276:	6063      	str	r3, [r4, #4]
 8009278:	6014      	str	r4, [r2, #0]
 800927a:	4628      	mov	r0, r5
 800927c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009280:	f000 b8e4 	b.w	800944c <__malloc_unlock>
 8009284:	42a3      	cmp	r3, r4
 8009286:	d908      	bls.n	800929a <_free_r+0x42>
 8009288:	6820      	ldr	r0, [r4, #0]
 800928a:	1821      	adds	r1, r4, r0
 800928c:	428b      	cmp	r3, r1
 800928e:	bf01      	itttt	eq
 8009290:	6819      	ldreq	r1, [r3, #0]
 8009292:	685b      	ldreq	r3, [r3, #4]
 8009294:	1809      	addeq	r1, r1, r0
 8009296:	6021      	streq	r1, [r4, #0]
 8009298:	e7ed      	b.n	8009276 <_free_r+0x1e>
 800929a:	461a      	mov	r2, r3
 800929c:	685b      	ldr	r3, [r3, #4]
 800929e:	b10b      	cbz	r3, 80092a4 <_free_r+0x4c>
 80092a0:	42a3      	cmp	r3, r4
 80092a2:	d9fa      	bls.n	800929a <_free_r+0x42>
 80092a4:	6811      	ldr	r1, [r2, #0]
 80092a6:	1850      	adds	r0, r2, r1
 80092a8:	42a0      	cmp	r0, r4
 80092aa:	d10b      	bne.n	80092c4 <_free_r+0x6c>
 80092ac:	6820      	ldr	r0, [r4, #0]
 80092ae:	4401      	add	r1, r0
 80092b0:	1850      	adds	r0, r2, r1
 80092b2:	4283      	cmp	r3, r0
 80092b4:	6011      	str	r1, [r2, #0]
 80092b6:	d1e0      	bne.n	800927a <_free_r+0x22>
 80092b8:	6818      	ldr	r0, [r3, #0]
 80092ba:	685b      	ldr	r3, [r3, #4]
 80092bc:	6053      	str	r3, [r2, #4]
 80092be:	4408      	add	r0, r1
 80092c0:	6010      	str	r0, [r2, #0]
 80092c2:	e7da      	b.n	800927a <_free_r+0x22>
 80092c4:	d902      	bls.n	80092cc <_free_r+0x74>
 80092c6:	230c      	movs	r3, #12
 80092c8:	602b      	str	r3, [r5, #0]
 80092ca:	e7d6      	b.n	800927a <_free_r+0x22>
 80092cc:	6820      	ldr	r0, [r4, #0]
 80092ce:	1821      	adds	r1, r4, r0
 80092d0:	428b      	cmp	r3, r1
 80092d2:	bf04      	itt	eq
 80092d4:	6819      	ldreq	r1, [r3, #0]
 80092d6:	685b      	ldreq	r3, [r3, #4]
 80092d8:	6063      	str	r3, [r4, #4]
 80092da:	bf04      	itt	eq
 80092dc:	1809      	addeq	r1, r1, r0
 80092de:	6021      	streq	r1, [r4, #0]
 80092e0:	6054      	str	r4, [r2, #4]
 80092e2:	e7ca      	b.n	800927a <_free_r+0x22>
 80092e4:	bd38      	pop	{r3, r4, r5, pc}
 80092e6:	bf00      	nop
 80092e8:	20000714 	.word	0x20000714

080092ec <malloc>:
 80092ec:	4b02      	ldr	r3, [pc, #8]	@ (80092f8 <malloc+0xc>)
 80092ee:	4601      	mov	r1, r0
 80092f0:	6818      	ldr	r0, [r3, #0]
 80092f2:	f000 b825 	b.w	8009340 <_malloc_r>
 80092f6:	bf00      	nop
 80092f8:	20000044 	.word	0x20000044

080092fc <sbrk_aligned>:
 80092fc:	b570      	push	{r4, r5, r6, lr}
 80092fe:	4e0f      	ldr	r6, [pc, #60]	@ (800933c <sbrk_aligned+0x40>)
 8009300:	460c      	mov	r4, r1
 8009302:	6831      	ldr	r1, [r6, #0]
 8009304:	4605      	mov	r5, r0
 8009306:	b911      	cbnz	r1, 800930e <sbrk_aligned+0x12>
 8009308:	f002 f99a 	bl	800b640 <_sbrk_r>
 800930c:	6030      	str	r0, [r6, #0]
 800930e:	4621      	mov	r1, r4
 8009310:	4628      	mov	r0, r5
 8009312:	f002 f995 	bl	800b640 <_sbrk_r>
 8009316:	1c43      	adds	r3, r0, #1
 8009318:	d103      	bne.n	8009322 <sbrk_aligned+0x26>
 800931a:	f04f 34ff 	mov.w	r4, #4294967295
 800931e:	4620      	mov	r0, r4
 8009320:	bd70      	pop	{r4, r5, r6, pc}
 8009322:	1cc4      	adds	r4, r0, #3
 8009324:	f024 0403 	bic.w	r4, r4, #3
 8009328:	42a0      	cmp	r0, r4
 800932a:	d0f8      	beq.n	800931e <sbrk_aligned+0x22>
 800932c:	1a21      	subs	r1, r4, r0
 800932e:	4628      	mov	r0, r5
 8009330:	f002 f986 	bl	800b640 <_sbrk_r>
 8009334:	3001      	adds	r0, #1
 8009336:	d1f2      	bne.n	800931e <sbrk_aligned+0x22>
 8009338:	e7ef      	b.n	800931a <sbrk_aligned+0x1e>
 800933a:	bf00      	nop
 800933c:	20000710 	.word	0x20000710

08009340 <_malloc_r>:
 8009340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009344:	1ccd      	adds	r5, r1, #3
 8009346:	f025 0503 	bic.w	r5, r5, #3
 800934a:	3508      	adds	r5, #8
 800934c:	2d0c      	cmp	r5, #12
 800934e:	bf38      	it	cc
 8009350:	250c      	movcc	r5, #12
 8009352:	2d00      	cmp	r5, #0
 8009354:	4606      	mov	r6, r0
 8009356:	db01      	blt.n	800935c <_malloc_r+0x1c>
 8009358:	42a9      	cmp	r1, r5
 800935a:	d904      	bls.n	8009366 <_malloc_r+0x26>
 800935c:	230c      	movs	r3, #12
 800935e:	6033      	str	r3, [r6, #0]
 8009360:	2000      	movs	r0, #0
 8009362:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009366:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800943c <_malloc_r+0xfc>
 800936a:	f000 f869 	bl	8009440 <__malloc_lock>
 800936e:	f8d8 3000 	ldr.w	r3, [r8]
 8009372:	461c      	mov	r4, r3
 8009374:	bb44      	cbnz	r4, 80093c8 <_malloc_r+0x88>
 8009376:	4629      	mov	r1, r5
 8009378:	4630      	mov	r0, r6
 800937a:	f7ff ffbf 	bl	80092fc <sbrk_aligned>
 800937e:	1c43      	adds	r3, r0, #1
 8009380:	4604      	mov	r4, r0
 8009382:	d158      	bne.n	8009436 <_malloc_r+0xf6>
 8009384:	f8d8 4000 	ldr.w	r4, [r8]
 8009388:	4627      	mov	r7, r4
 800938a:	2f00      	cmp	r7, #0
 800938c:	d143      	bne.n	8009416 <_malloc_r+0xd6>
 800938e:	2c00      	cmp	r4, #0
 8009390:	d04b      	beq.n	800942a <_malloc_r+0xea>
 8009392:	6823      	ldr	r3, [r4, #0]
 8009394:	4639      	mov	r1, r7
 8009396:	4630      	mov	r0, r6
 8009398:	eb04 0903 	add.w	r9, r4, r3
 800939c:	f002 f950 	bl	800b640 <_sbrk_r>
 80093a0:	4581      	cmp	r9, r0
 80093a2:	d142      	bne.n	800942a <_malloc_r+0xea>
 80093a4:	6821      	ldr	r1, [r4, #0]
 80093a6:	1a6d      	subs	r5, r5, r1
 80093a8:	4629      	mov	r1, r5
 80093aa:	4630      	mov	r0, r6
 80093ac:	f7ff ffa6 	bl	80092fc <sbrk_aligned>
 80093b0:	3001      	adds	r0, #1
 80093b2:	d03a      	beq.n	800942a <_malloc_r+0xea>
 80093b4:	6823      	ldr	r3, [r4, #0]
 80093b6:	442b      	add	r3, r5
 80093b8:	6023      	str	r3, [r4, #0]
 80093ba:	f8d8 3000 	ldr.w	r3, [r8]
 80093be:	685a      	ldr	r2, [r3, #4]
 80093c0:	bb62      	cbnz	r2, 800941c <_malloc_r+0xdc>
 80093c2:	f8c8 7000 	str.w	r7, [r8]
 80093c6:	e00f      	b.n	80093e8 <_malloc_r+0xa8>
 80093c8:	6822      	ldr	r2, [r4, #0]
 80093ca:	1b52      	subs	r2, r2, r5
 80093cc:	d420      	bmi.n	8009410 <_malloc_r+0xd0>
 80093ce:	2a0b      	cmp	r2, #11
 80093d0:	d917      	bls.n	8009402 <_malloc_r+0xc2>
 80093d2:	1961      	adds	r1, r4, r5
 80093d4:	42a3      	cmp	r3, r4
 80093d6:	6025      	str	r5, [r4, #0]
 80093d8:	bf18      	it	ne
 80093da:	6059      	strne	r1, [r3, #4]
 80093dc:	6863      	ldr	r3, [r4, #4]
 80093de:	bf08      	it	eq
 80093e0:	f8c8 1000 	streq.w	r1, [r8]
 80093e4:	5162      	str	r2, [r4, r5]
 80093e6:	604b      	str	r3, [r1, #4]
 80093e8:	4630      	mov	r0, r6
 80093ea:	f000 f82f 	bl	800944c <__malloc_unlock>
 80093ee:	f104 000b 	add.w	r0, r4, #11
 80093f2:	1d23      	adds	r3, r4, #4
 80093f4:	f020 0007 	bic.w	r0, r0, #7
 80093f8:	1ac2      	subs	r2, r0, r3
 80093fa:	bf1c      	itt	ne
 80093fc:	1a1b      	subne	r3, r3, r0
 80093fe:	50a3      	strne	r3, [r4, r2]
 8009400:	e7af      	b.n	8009362 <_malloc_r+0x22>
 8009402:	6862      	ldr	r2, [r4, #4]
 8009404:	42a3      	cmp	r3, r4
 8009406:	bf0c      	ite	eq
 8009408:	f8c8 2000 	streq.w	r2, [r8]
 800940c:	605a      	strne	r2, [r3, #4]
 800940e:	e7eb      	b.n	80093e8 <_malloc_r+0xa8>
 8009410:	4623      	mov	r3, r4
 8009412:	6864      	ldr	r4, [r4, #4]
 8009414:	e7ae      	b.n	8009374 <_malloc_r+0x34>
 8009416:	463c      	mov	r4, r7
 8009418:	687f      	ldr	r7, [r7, #4]
 800941a:	e7b6      	b.n	800938a <_malloc_r+0x4a>
 800941c:	461a      	mov	r2, r3
 800941e:	685b      	ldr	r3, [r3, #4]
 8009420:	42a3      	cmp	r3, r4
 8009422:	d1fb      	bne.n	800941c <_malloc_r+0xdc>
 8009424:	2300      	movs	r3, #0
 8009426:	6053      	str	r3, [r2, #4]
 8009428:	e7de      	b.n	80093e8 <_malloc_r+0xa8>
 800942a:	230c      	movs	r3, #12
 800942c:	6033      	str	r3, [r6, #0]
 800942e:	4630      	mov	r0, r6
 8009430:	f000 f80c 	bl	800944c <__malloc_unlock>
 8009434:	e794      	b.n	8009360 <_malloc_r+0x20>
 8009436:	6005      	str	r5, [r0, #0]
 8009438:	e7d6      	b.n	80093e8 <_malloc_r+0xa8>
 800943a:	bf00      	nop
 800943c:	20000714 	.word	0x20000714

08009440 <__malloc_lock>:
 8009440:	4801      	ldr	r0, [pc, #4]	@ (8009448 <__malloc_lock+0x8>)
 8009442:	f7ff b8b2 	b.w	80085aa <__retarget_lock_acquire_recursive>
 8009446:	bf00      	nop
 8009448:	2000070c 	.word	0x2000070c

0800944c <__malloc_unlock>:
 800944c:	4801      	ldr	r0, [pc, #4]	@ (8009454 <__malloc_unlock+0x8>)
 800944e:	f7ff b8ad 	b.w	80085ac <__retarget_lock_release_recursive>
 8009452:	bf00      	nop
 8009454:	2000070c 	.word	0x2000070c

08009458 <_Balloc>:
 8009458:	b570      	push	{r4, r5, r6, lr}
 800945a:	69c6      	ldr	r6, [r0, #28]
 800945c:	4604      	mov	r4, r0
 800945e:	460d      	mov	r5, r1
 8009460:	b976      	cbnz	r6, 8009480 <_Balloc+0x28>
 8009462:	2010      	movs	r0, #16
 8009464:	f7ff ff42 	bl	80092ec <malloc>
 8009468:	4602      	mov	r2, r0
 800946a:	61e0      	str	r0, [r4, #28]
 800946c:	b920      	cbnz	r0, 8009478 <_Balloc+0x20>
 800946e:	4b18      	ldr	r3, [pc, #96]	@ (80094d0 <_Balloc+0x78>)
 8009470:	4818      	ldr	r0, [pc, #96]	@ (80094d4 <_Balloc+0x7c>)
 8009472:	216b      	movs	r1, #107	@ 0x6b
 8009474:	f002 f90c 	bl	800b690 <__assert_func>
 8009478:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800947c:	6006      	str	r6, [r0, #0]
 800947e:	60c6      	str	r6, [r0, #12]
 8009480:	69e6      	ldr	r6, [r4, #28]
 8009482:	68f3      	ldr	r3, [r6, #12]
 8009484:	b183      	cbz	r3, 80094a8 <_Balloc+0x50>
 8009486:	69e3      	ldr	r3, [r4, #28]
 8009488:	68db      	ldr	r3, [r3, #12]
 800948a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800948e:	b9b8      	cbnz	r0, 80094c0 <_Balloc+0x68>
 8009490:	2101      	movs	r1, #1
 8009492:	fa01 f605 	lsl.w	r6, r1, r5
 8009496:	1d72      	adds	r2, r6, #5
 8009498:	0092      	lsls	r2, r2, #2
 800949a:	4620      	mov	r0, r4
 800949c:	f002 f916 	bl	800b6cc <_calloc_r>
 80094a0:	b160      	cbz	r0, 80094bc <_Balloc+0x64>
 80094a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80094a6:	e00e      	b.n	80094c6 <_Balloc+0x6e>
 80094a8:	2221      	movs	r2, #33	@ 0x21
 80094aa:	2104      	movs	r1, #4
 80094ac:	4620      	mov	r0, r4
 80094ae:	f002 f90d 	bl	800b6cc <_calloc_r>
 80094b2:	69e3      	ldr	r3, [r4, #28]
 80094b4:	60f0      	str	r0, [r6, #12]
 80094b6:	68db      	ldr	r3, [r3, #12]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d1e4      	bne.n	8009486 <_Balloc+0x2e>
 80094bc:	2000      	movs	r0, #0
 80094be:	bd70      	pop	{r4, r5, r6, pc}
 80094c0:	6802      	ldr	r2, [r0, #0]
 80094c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80094c6:	2300      	movs	r3, #0
 80094c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80094cc:	e7f7      	b.n	80094be <_Balloc+0x66>
 80094ce:	bf00      	nop
 80094d0:	0800d644 	.word	0x0800d644
 80094d4:	0800d6c4 	.word	0x0800d6c4

080094d8 <_Bfree>:
 80094d8:	b570      	push	{r4, r5, r6, lr}
 80094da:	69c6      	ldr	r6, [r0, #28]
 80094dc:	4605      	mov	r5, r0
 80094de:	460c      	mov	r4, r1
 80094e0:	b976      	cbnz	r6, 8009500 <_Bfree+0x28>
 80094e2:	2010      	movs	r0, #16
 80094e4:	f7ff ff02 	bl	80092ec <malloc>
 80094e8:	4602      	mov	r2, r0
 80094ea:	61e8      	str	r0, [r5, #28]
 80094ec:	b920      	cbnz	r0, 80094f8 <_Bfree+0x20>
 80094ee:	4b09      	ldr	r3, [pc, #36]	@ (8009514 <_Bfree+0x3c>)
 80094f0:	4809      	ldr	r0, [pc, #36]	@ (8009518 <_Bfree+0x40>)
 80094f2:	218f      	movs	r1, #143	@ 0x8f
 80094f4:	f002 f8cc 	bl	800b690 <__assert_func>
 80094f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80094fc:	6006      	str	r6, [r0, #0]
 80094fe:	60c6      	str	r6, [r0, #12]
 8009500:	b13c      	cbz	r4, 8009512 <_Bfree+0x3a>
 8009502:	69eb      	ldr	r3, [r5, #28]
 8009504:	6862      	ldr	r2, [r4, #4]
 8009506:	68db      	ldr	r3, [r3, #12]
 8009508:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800950c:	6021      	str	r1, [r4, #0]
 800950e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009512:	bd70      	pop	{r4, r5, r6, pc}
 8009514:	0800d644 	.word	0x0800d644
 8009518:	0800d6c4 	.word	0x0800d6c4

0800951c <__multadd>:
 800951c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009520:	690d      	ldr	r5, [r1, #16]
 8009522:	4607      	mov	r7, r0
 8009524:	460c      	mov	r4, r1
 8009526:	461e      	mov	r6, r3
 8009528:	f101 0c14 	add.w	ip, r1, #20
 800952c:	2000      	movs	r0, #0
 800952e:	f8dc 3000 	ldr.w	r3, [ip]
 8009532:	b299      	uxth	r1, r3
 8009534:	fb02 6101 	mla	r1, r2, r1, r6
 8009538:	0c1e      	lsrs	r6, r3, #16
 800953a:	0c0b      	lsrs	r3, r1, #16
 800953c:	fb02 3306 	mla	r3, r2, r6, r3
 8009540:	b289      	uxth	r1, r1
 8009542:	3001      	adds	r0, #1
 8009544:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009548:	4285      	cmp	r5, r0
 800954a:	f84c 1b04 	str.w	r1, [ip], #4
 800954e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009552:	dcec      	bgt.n	800952e <__multadd+0x12>
 8009554:	b30e      	cbz	r6, 800959a <__multadd+0x7e>
 8009556:	68a3      	ldr	r3, [r4, #8]
 8009558:	42ab      	cmp	r3, r5
 800955a:	dc19      	bgt.n	8009590 <__multadd+0x74>
 800955c:	6861      	ldr	r1, [r4, #4]
 800955e:	4638      	mov	r0, r7
 8009560:	3101      	adds	r1, #1
 8009562:	f7ff ff79 	bl	8009458 <_Balloc>
 8009566:	4680      	mov	r8, r0
 8009568:	b928      	cbnz	r0, 8009576 <__multadd+0x5a>
 800956a:	4602      	mov	r2, r0
 800956c:	4b0c      	ldr	r3, [pc, #48]	@ (80095a0 <__multadd+0x84>)
 800956e:	480d      	ldr	r0, [pc, #52]	@ (80095a4 <__multadd+0x88>)
 8009570:	21ba      	movs	r1, #186	@ 0xba
 8009572:	f002 f88d 	bl	800b690 <__assert_func>
 8009576:	6922      	ldr	r2, [r4, #16]
 8009578:	3202      	adds	r2, #2
 800957a:	f104 010c 	add.w	r1, r4, #12
 800957e:	0092      	lsls	r2, r2, #2
 8009580:	300c      	adds	r0, #12
 8009582:	f002 f86d 	bl	800b660 <memcpy>
 8009586:	4621      	mov	r1, r4
 8009588:	4638      	mov	r0, r7
 800958a:	f7ff ffa5 	bl	80094d8 <_Bfree>
 800958e:	4644      	mov	r4, r8
 8009590:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009594:	3501      	adds	r5, #1
 8009596:	615e      	str	r6, [r3, #20]
 8009598:	6125      	str	r5, [r4, #16]
 800959a:	4620      	mov	r0, r4
 800959c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095a0:	0800d6b3 	.word	0x0800d6b3
 80095a4:	0800d6c4 	.word	0x0800d6c4

080095a8 <__s2b>:
 80095a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095ac:	460c      	mov	r4, r1
 80095ae:	4615      	mov	r5, r2
 80095b0:	461f      	mov	r7, r3
 80095b2:	2209      	movs	r2, #9
 80095b4:	3308      	adds	r3, #8
 80095b6:	4606      	mov	r6, r0
 80095b8:	fb93 f3f2 	sdiv	r3, r3, r2
 80095bc:	2100      	movs	r1, #0
 80095be:	2201      	movs	r2, #1
 80095c0:	429a      	cmp	r2, r3
 80095c2:	db09      	blt.n	80095d8 <__s2b+0x30>
 80095c4:	4630      	mov	r0, r6
 80095c6:	f7ff ff47 	bl	8009458 <_Balloc>
 80095ca:	b940      	cbnz	r0, 80095de <__s2b+0x36>
 80095cc:	4602      	mov	r2, r0
 80095ce:	4b19      	ldr	r3, [pc, #100]	@ (8009634 <__s2b+0x8c>)
 80095d0:	4819      	ldr	r0, [pc, #100]	@ (8009638 <__s2b+0x90>)
 80095d2:	21d3      	movs	r1, #211	@ 0xd3
 80095d4:	f002 f85c 	bl	800b690 <__assert_func>
 80095d8:	0052      	lsls	r2, r2, #1
 80095da:	3101      	adds	r1, #1
 80095dc:	e7f0      	b.n	80095c0 <__s2b+0x18>
 80095de:	9b08      	ldr	r3, [sp, #32]
 80095e0:	6143      	str	r3, [r0, #20]
 80095e2:	2d09      	cmp	r5, #9
 80095e4:	f04f 0301 	mov.w	r3, #1
 80095e8:	6103      	str	r3, [r0, #16]
 80095ea:	dd16      	ble.n	800961a <__s2b+0x72>
 80095ec:	f104 0909 	add.w	r9, r4, #9
 80095f0:	46c8      	mov	r8, r9
 80095f2:	442c      	add	r4, r5
 80095f4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80095f8:	4601      	mov	r1, r0
 80095fa:	3b30      	subs	r3, #48	@ 0x30
 80095fc:	220a      	movs	r2, #10
 80095fe:	4630      	mov	r0, r6
 8009600:	f7ff ff8c 	bl	800951c <__multadd>
 8009604:	45a0      	cmp	r8, r4
 8009606:	d1f5      	bne.n	80095f4 <__s2b+0x4c>
 8009608:	f1a5 0408 	sub.w	r4, r5, #8
 800960c:	444c      	add	r4, r9
 800960e:	1b2d      	subs	r5, r5, r4
 8009610:	1963      	adds	r3, r4, r5
 8009612:	42bb      	cmp	r3, r7
 8009614:	db04      	blt.n	8009620 <__s2b+0x78>
 8009616:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800961a:	340a      	adds	r4, #10
 800961c:	2509      	movs	r5, #9
 800961e:	e7f6      	b.n	800960e <__s2b+0x66>
 8009620:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009624:	4601      	mov	r1, r0
 8009626:	3b30      	subs	r3, #48	@ 0x30
 8009628:	220a      	movs	r2, #10
 800962a:	4630      	mov	r0, r6
 800962c:	f7ff ff76 	bl	800951c <__multadd>
 8009630:	e7ee      	b.n	8009610 <__s2b+0x68>
 8009632:	bf00      	nop
 8009634:	0800d6b3 	.word	0x0800d6b3
 8009638:	0800d6c4 	.word	0x0800d6c4

0800963c <__hi0bits>:
 800963c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009640:	4603      	mov	r3, r0
 8009642:	bf36      	itet	cc
 8009644:	0403      	lslcc	r3, r0, #16
 8009646:	2000      	movcs	r0, #0
 8009648:	2010      	movcc	r0, #16
 800964a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800964e:	bf3c      	itt	cc
 8009650:	021b      	lslcc	r3, r3, #8
 8009652:	3008      	addcc	r0, #8
 8009654:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009658:	bf3c      	itt	cc
 800965a:	011b      	lslcc	r3, r3, #4
 800965c:	3004      	addcc	r0, #4
 800965e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009662:	bf3c      	itt	cc
 8009664:	009b      	lslcc	r3, r3, #2
 8009666:	3002      	addcc	r0, #2
 8009668:	2b00      	cmp	r3, #0
 800966a:	db05      	blt.n	8009678 <__hi0bits+0x3c>
 800966c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009670:	f100 0001 	add.w	r0, r0, #1
 8009674:	bf08      	it	eq
 8009676:	2020      	moveq	r0, #32
 8009678:	4770      	bx	lr

0800967a <__lo0bits>:
 800967a:	6803      	ldr	r3, [r0, #0]
 800967c:	4602      	mov	r2, r0
 800967e:	f013 0007 	ands.w	r0, r3, #7
 8009682:	d00b      	beq.n	800969c <__lo0bits+0x22>
 8009684:	07d9      	lsls	r1, r3, #31
 8009686:	d421      	bmi.n	80096cc <__lo0bits+0x52>
 8009688:	0798      	lsls	r0, r3, #30
 800968a:	bf49      	itett	mi
 800968c:	085b      	lsrmi	r3, r3, #1
 800968e:	089b      	lsrpl	r3, r3, #2
 8009690:	2001      	movmi	r0, #1
 8009692:	6013      	strmi	r3, [r2, #0]
 8009694:	bf5c      	itt	pl
 8009696:	6013      	strpl	r3, [r2, #0]
 8009698:	2002      	movpl	r0, #2
 800969a:	4770      	bx	lr
 800969c:	b299      	uxth	r1, r3
 800969e:	b909      	cbnz	r1, 80096a4 <__lo0bits+0x2a>
 80096a0:	0c1b      	lsrs	r3, r3, #16
 80096a2:	2010      	movs	r0, #16
 80096a4:	b2d9      	uxtb	r1, r3
 80096a6:	b909      	cbnz	r1, 80096ac <__lo0bits+0x32>
 80096a8:	3008      	adds	r0, #8
 80096aa:	0a1b      	lsrs	r3, r3, #8
 80096ac:	0719      	lsls	r1, r3, #28
 80096ae:	bf04      	itt	eq
 80096b0:	091b      	lsreq	r3, r3, #4
 80096b2:	3004      	addeq	r0, #4
 80096b4:	0799      	lsls	r1, r3, #30
 80096b6:	bf04      	itt	eq
 80096b8:	089b      	lsreq	r3, r3, #2
 80096ba:	3002      	addeq	r0, #2
 80096bc:	07d9      	lsls	r1, r3, #31
 80096be:	d403      	bmi.n	80096c8 <__lo0bits+0x4e>
 80096c0:	085b      	lsrs	r3, r3, #1
 80096c2:	f100 0001 	add.w	r0, r0, #1
 80096c6:	d003      	beq.n	80096d0 <__lo0bits+0x56>
 80096c8:	6013      	str	r3, [r2, #0]
 80096ca:	4770      	bx	lr
 80096cc:	2000      	movs	r0, #0
 80096ce:	4770      	bx	lr
 80096d0:	2020      	movs	r0, #32
 80096d2:	4770      	bx	lr

080096d4 <__i2b>:
 80096d4:	b510      	push	{r4, lr}
 80096d6:	460c      	mov	r4, r1
 80096d8:	2101      	movs	r1, #1
 80096da:	f7ff febd 	bl	8009458 <_Balloc>
 80096de:	4602      	mov	r2, r0
 80096e0:	b928      	cbnz	r0, 80096ee <__i2b+0x1a>
 80096e2:	4b05      	ldr	r3, [pc, #20]	@ (80096f8 <__i2b+0x24>)
 80096e4:	4805      	ldr	r0, [pc, #20]	@ (80096fc <__i2b+0x28>)
 80096e6:	f240 1145 	movw	r1, #325	@ 0x145
 80096ea:	f001 ffd1 	bl	800b690 <__assert_func>
 80096ee:	2301      	movs	r3, #1
 80096f0:	6144      	str	r4, [r0, #20]
 80096f2:	6103      	str	r3, [r0, #16]
 80096f4:	bd10      	pop	{r4, pc}
 80096f6:	bf00      	nop
 80096f8:	0800d6b3 	.word	0x0800d6b3
 80096fc:	0800d6c4 	.word	0x0800d6c4

08009700 <__multiply>:
 8009700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009704:	4614      	mov	r4, r2
 8009706:	690a      	ldr	r2, [r1, #16]
 8009708:	6923      	ldr	r3, [r4, #16]
 800970a:	429a      	cmp	r2, r3
 800970c:	bfa8      	it	ge
 800970e:	4623      	movge	r3, r4
 8009710:	460f      	mov	r7, r1
 8009712:	bfa4      	itt	ge
 8009714:	460c      	movge	r4, r1
 8009716:	461f      	movge	r7, r3
 8009718:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800971c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009720:	68a3      	ldr	r3, [r4, #8]
 8009722:	6861      	ldr	r1, [r4, #4]
 8009724:	eb0a 0609 	add.w	r6, sl, r9
 8009728:	42b3      	cmp	r3, r6
 800972a:	b085      	sub	sp, #20
 800972c:	bfb8      	it	lt
 800972e:	3101      	addlt	r1, #1
 8009730:	f7ff fe92 	bl	8009458 <_Balloc>
 8009734:	b930      	cbnz	r0, 8009744 <__multiply+0x44>
 8009736:	4602      	mov	r2, r0
 8009738:	4b44      	ldr	r3, [pc, #272]	@ (800984c <__multiply+0x14c>)
 800973a:	4845      	ldr	r0, [pc, #276]	@ (8009850 <__multiply+0x150>)
 800973c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009740:	f001 ffa6 	bl	800b690 <__assert_func>
 8009744:	f100 0514 	add.w	r5, r0, #20
 8009748:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800974c:	462b      	mov	r3, r5
 800974e:	2200      	movs	r2, #0
 8009750:	4543      	cmp	r3, r8
 8009752:	d321      	bcc.n	8009798 <__multiply+0x98>
 8009754:	f107 0114 	add.w	r1, r7, #20
 8009758:	f104 0214 	add.w	r2, r4, #20
 800975c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009760:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009764:	9302      	str	r3, [sp, #8]
 8009766:	1b13      	subs	r3, r2, r4
 8009768:	3b15      	subs	r3, #21
 800976a:	f023 0303 	bic.w	r3, r3, #3
 800976e:	3304      	adds	r3, #4
 8009770:	f104 0715 	add.w	r7, r4, #21
 8009774:	42ba      	cmp	r2, r7
 8009776:	bf38      	it	cc
 8009778:	2304      	movcc	r3, #4
 800977a:	9301      	str	r3, [sp, #4]
 800977c:	9b02      	ldr	r3, [sp, #8]
 800977e:	9103      	str	r1, [sp, #12]
 8009780:	428b      	cmp	r3, r1
 8009782:	d80c      	bhi.n	800979e <__multiply+0x9e>
 8009784:	2e00      	cmp	r6, #0
 8009786:	dd03      	ble.n	8009790 <__multiply+0x90>
 8009788:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800978c:	2b00      	cmp	r3, #0
 800978e:	d05b      	beq.n	8009848 <__multiply+0x148>
 8009790:	6106      	str	r6, [r0, #16]
 8009792:	b005      	add	sp, #20
 8009794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009798:	f843 2b04 	str.w	r2, [r3], #4
 800979c:	e7d8      	b.n	8009750 <__multiply+0x50>
 800979e:	f8b1 a000 	ldrh.w	sl, [r1]
 80097a2:	f1ba 0f00 	cmp.w	sl, #0
 80097a6:	d024      	beq.n	80097f2 <__multiply+0xf2>
 80097a8:	f104 0e14 	add.w	lr, r4, #20
 80097ac:	46a9      	mov	r9, r5
 80097ae:	f04f 0c00 	mov.w	ip, #0
 80097b2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80097b6:	f8d9 3000 	ldr.w	r3, [r9]
 80097ba:	fa1f fb87 	uxth.w	fp, r7
 80097be:	b29b      	uxth	r3, r3
 80097c0:	fb0a 330b 	mla	r3, sl, fp, r3
 80097c4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80097c8:	f8d9 7000 	ldr.w	r7, [r9]
 80097cc:	4463      	add	r3, ip
 80097ce:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80097d2:	fb0a c70b 	mla	r7, sl, fp, ip
 80097d6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80097da:	b29b      	uxth	r3, r3
 80097dc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80097e0:	4572      	cmp	r2, lr
 80097e2:	f849 3b04 	str.w	r3, [r9], #4
 80097e6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80097ea:	d8e2      	bhi.n	80097b2 <__multiply+0xb2>
 80097ec:	9b01      	ldr	r3, [sp, #4]
 80097ee:	f845 c003 	str.w	ip, [r5, r3]
 80097f2:	9b03      	ldr	r3, [sp, #12]
 80097f4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80097f8:	3104      	adds	r1, #4
 80097fa:	f1b9 0f00 	cmp.w	r9, #0
 80097fe:	d021      	beq.n	8009844 <__multiply+0x144>
 8009800:	682b      	ldr	r3, [r5, #0]
 8009802:	f104 0c14 	add.w	ip, r4, #20
 8009806:	46ae      	mov	lr, r5
 8009808:	f04f 0a00 	mov.w	sl, #0
 800980c:	f8bc b000 	ldrh.w	fp, [ip]
 8009810:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009814:	fb09 770b 	mla	r7, r9, fp, r7
 8009818:	4457      	add	r7, sl
 800981a:	b29b      	uxth	r3, r3
 800981c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009820:	f84e 3b04 	str.w	r3, [lr], #4
 8009824:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009828:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800982c:	f8be 3000 	ldrh.w	r3, [lr]
 8009830:	fb09 330a 	mla	r3, r9, sl, r3
 8009834:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009838:	4562      	cmp	r2, ip
 800983a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800983e:	d8e5      	bhi.n	800980c <__multiply+0x10c>
 8009840:	9f01      	ldr	r7, [sp, #4]
 8009842:	51eb      	str	r3, [r5, r7]
 8009844:	3504      	adds	r5, #4
 8009846:	e799      	b.n	800977c <__multiply+0x7c>
 8009848:	3e01      	subs	r6, #1
 800984a:	e79b      	b.n	8009784 <__multiply+0x84>
 800984c:	0800d6b3 	.word	0x0800d6b3
 8009850:	0800d6c4 	.word	0x0800d6c4

08009854 <__pow5mult>:
 8009854:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009858:	4615      	mov	r5, r2
 800985a:	f012 0203 	ands.w	r2, r2, #3
 800985e:	4607      	mov	r7, r0
 8009860:	460e      	mov	r6, r1
 8009862:	d007      	beq.n	8009874 <__pow5mult+0x20>
 8009864:	4c25      	ldr	r4, [pc, #148]	@ (80098fc <__pow5mult+0xa8>)
 8009866:	3a01      	subs	r2, #1
 8009868:	2300      	movs	r3, #0
 800986a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800986e:	f7ff fe55 	bl	800951c <__multadd>
 8009872:	4606      	mov	r6, r0
 8009874:	10ad      	asrs	r5, r5, #2
 8009876:	d03d      	beq.n	80098f4 <__pow5mult+0xa0>
 8009878:	69fc      	ldr	r4, [r7, #28]
 800987a:	b97c      	cbnz	r4, 800989c <__pow5mult+0x48>
 800987c:	2010      	movs	r0, #16
 800987e:	f7ff fd35 	bl	80092ec <malloc>
 8009882:	4602      	mov	r2, r0
 8009884:	61f8      	str	r0, [r7, #28]
 8009886:	b928      	cbnz	r0, 8009894 <__pow5mult+0x40>
 8009888:	4b1d      	ldr	r3, [pc, #116]	@ (8009900 <__pow5mult+0xac>)
 800988a:	481e      	ldr	r0, [pc, #120]	@ (8009904 <__pow5mult+0xb0>)
 800988c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009890:	f001 fefe 	bl	800b690 <__assert_func>
 8009894:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009898:	6004      	str	r4, [r0, #0]
 800989a:	60c4      	str	r4, [r0, #12]
 800989c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80098a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80098a4:	b94c      	cbnz	r4, 80098ba <__pow5mult+0x66>
 80098a6:	f240 2171 	movw	r1, #625	@ 0x271
 80098aa:	4638      	mov	r0, r7
 80098ac:	f7ff ff12 	bl	80096d4 <__i2b>
 80098b0:	2300      	movs	r3, #0
 80098b2:	f8c8 0008 	str.w	r0, [r8, #8]
 80098b6:	4604      	mov	r4, r0
 80098b8:	6003      	str	r3, [r0, #0]
 80098ba:	f04f 0900 	mov.w	r9, #0
 80098be:	07eb      	lsls	r3, r5, #31
 80098c0:	d50a      	bpl.n	80098d8 <__pow5mult+0x84>
 80098c2:	4631      	mov	r1, r6
 80098c4:	4622      	mov	r2, r4
 80098c6:	4638      	mov	r0, r7
 80098c8:	f7ff ff1a 	bl	8009700 <__multiply>
 80098cc:	4631      	mov	r1, r6
 80098ce:	4680      	mov	r8, r0
 80098d0:	4638      	mov	r0, r7
 80098d2:	f7ff fe01 	bl	80094d8 <_Bfree>
 80098d6:	4646      	mov	r6, r8
 80098d8:	106d      	asrs	r5, r5, #1
 80098da:	d00b      	beq.n	80098f4 <__pow5mult+0xa0>
 80098dc:	6820      	ldr	r0, [r4, #0]
 80098de:	b938      	cbnz	r0, 80098f0 <__pow5mult+0x9c>
 80098e0:	4622      	mov	r2, r4
 80098e2:	4621      	mov	r1, r4
 80098e4:	4638      	mov	r0, r7
 80098e6:	f7ff ff0b 	bl	8009700 <__multiply>
 80098ea:	6020      	str	r0, [r4, #0]
 80098ec:	f8c0 9000 	str.w	r9, [r0]
 80098f0:	4604      	mov	r4, r0
 80098f2:	e7e4      	b.n	80098be <__pow5mult+0x6a>
 80098f4:	4630      	mov	r0, r6
 80098f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098fa:	bf00      	nop
 80098fc:	0800d720 	.word	0x0800d720
 8009900:	0800d644 	.word	0x0800d644
 8009904:	0800d6c4 	.word	0x0800d6c4

08009908 <__lshift>:
 8009908:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800990c:	460c      	mov	r4, r1
 800990e:	6849      	ldr	r1, [r1, #4]
 8009910:	6923      	ldr	r3, [r4, #16]
 8009912:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009916:	68a3      	ldr	r3, [r4, #8]
 8009918:	4607      	mov	r7, r0
 800991a:	4691      	mov	r9, r2
 800991c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009920:	f108 0601 	add.w	r6, r8, #1
 8009924:	42b3      	cmp	r3, r6
 8009926:	db0b      	blt.n	8009940 <__lshift+0x38>
 8009928:	4638      	mov	r0, r7
 800992a:	f7ff fd95 	bl	8009458 <_Balloc>
 800992e:	4605      	mov	r5, r0
 8009930:	b948      	cbnz	r0, 8009946 <__lshift+0x3e>
 8009932:	4602      	mov	r2, r0
 8009934:	4b28      	ldr	r3, [pc, #160]	@ (80099d8 <__lshift+0xd0>)
 8009936:	4829      	ldr	r0, [pc, #164]	@ (80099dc <__lshift+0xd4>)
 8009938:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800993c:	f001 fea8 	bl	800b690 <__assert_func>
 8009940:	3101      	adds	r1, #1
 8009942:	005b      	lsls	r3, r3, #1
 8009944:	e7ee      	b.n	8009924 <__lshift+0x1c>
 8009946:	2300      	movs	r3, #0
 8009948:	f100 0114 	add.w	r1, r0, #20
 800994c:	f100 0210 	add.w	r2, r0, #16
 8009950:	4618      	mov	r0, r3
 8009952:	4553      	cmp	r3, sl
 8009954:	db33      	blt.n	80099be <__lshift+0xb6>
 8009956:	6920      	ldr	r0, [r4, #16]
 8009958:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800995c:	f104 0314 	add.w	r3, r4, #20
 8009960:	f019 091f 	ands.w	r9, r9, #31
 8009964:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009968:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800996c:	d02b      	beq.n	80099c6 <__lshift+0xbe>
 800996e:	f1c9 0e20 	rsb	lr, r9, #32
 8009972:	468a      	mov	sl, r1
 8009974:	2200      	movs	r2, #0
 8009976:	6818      	ldr	r0, [r3, #0]
 8009978:	fa00 f009 	lsl.w	r0, r0, r9
 800997c:	4310      	orrs	r0, r2
 800997e:	f84a 0b04 	str.w	r0, [sl], #4
 8009982:	f853 2b04 	ldr.w	r2, [r3], #4
 8009986:	459c      	cmp	ip, r3
 8009988:	fa22 f20e 	lsr.w	r2, r2, lr
 800998c:	d8f3      	bhi.n	8009976 <__lshift+0x6e>
 800998e:	ebac 0304 	sub.w	r3, ip, r4
 8009992:	3b15      	subs	r3, #21
 8009994:	f023 0303 	bic.w	r3, r3, #3
 8009998:	3304      	adds	r3, #4
 800999a:	f104 0015 	add.w	r0, r4, #21
 800999e:	4584      	cmp	ip, r0
 80099a0:	bf38      	it	cc
 80099a2:	2304      	movcc	r3, #4
 80099a4:	50ca      	str	r2, [r1, r3]
 80099a6:	b10a      	cbz	r2, 80099ac <__lshift+0xa4>
 80099a8:	f108 0602 	add.w	r6, r8, #2
 80099ac:	3e01      	subs	r6, #1
 80099ae:	4638      	mov	r0, r7
 80099b0:	612e      	str	r6, [r5, #16]
 80099b2:	4621      	mov	r1, r4
 80099b4:	f7ff fd90 	bl	80094d8 <_Bfree>
 80099b8:	4628      	mov	r0, r5
 80099ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099be:	f842 0f04 	str.w	r0, [r2, #4]!
 80099c2:	3301      	adds	r3, #1
 80099c4:	e7c5      	b.n	8009952 <__lshift+0x4a>
 80099c6:	3904      	subs	r1, #4
 80099c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80099cc:	f841 2f04 	str.w	r2, [r1, #4]!
 80099d0:	459c      	cmp	ip, r3
 80099d2:	d8f9      	bhi.n	80099c8 <__lshift+0xc0>
 80099d4:	e7ea      	b.n	80099ac <__lshift+0xa4>
 80099d6:	bf00      	nop
 80099d8:	0800d6b3 	.word	0x0800d6b3
 80099dc:	0800d6c4 	.word	0x0800d6c4

080099e0 <__mcmp>:
 80099e0:	690a      	ldr	r2, [r1, #16]
 80099e2:	4603      	mov	r3, r0
 80099e4:	6900      	ldr	r0, [r0, #16]
 80099e6:	1a80      	subs	r0, r0, r2
 80099e8:	b530      	push	{r4, r5, lr}
 80099ea:	d10e      	bne.n	8009a0a <__mcmp+0x2a>
 80099ec:	3314      	adds	r3, #20
 80099ee:	3114      	adds	r1, #20
 80099f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80099f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80099f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80099fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009a00:	4295      	cmp	r5, r2
 8009a02:	d003      	beq.n	8009a0c <__mcmp+0x2c>
 8009a04:	d205      	bcs.n	8009a12 <__mcmp+0x32>
 8009a06:	f04f 30ff 	mov.w	r0, #4294967295
 8009a0a:	bd30      	pop	{r4, r5, pc}
 8009a0c:	42a3      	cmp	r3, r4
 8009a0e:	d3f3      	bcc.n	80099f8 <__mcmp+0x18>
 8009a10:	e7fb      	b.n	8009a0a <__mcmp+0x2a>
 8009a12:	2001      	movs	r0, #1
 8009a14:	e7f9      	b.n	8009a0a <__mcmp+0x2a>
	...

08009a18 <__mdiff>:
 8009a18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a1c:	4689      	mov	r9, r1
 8009a1e:	4606      	mov	r6, r0
 8009a20:	4611      	mov	r1, r2
 8009a22:	4648      	mov	r0, r9
 8009a24:	4614      	mov	r4, r2
 8009a26:	f7ff ffdb 	bl	80099e0 <__mcmp>
 8009a2a:	1e05      	subs	r5, r0, #0
 8009a2c:	d112      	bne.n	8009a54 <__mdiff+0x3c>
 8009a2e:	4629      	mov	r1, r5
 8009a30:	4630      	mov	r0, r6
 8009a32:	f7ff fd11 	bl	8009458 <_Balloc>
 8009a36:	4602      	mov	r2, r0
 8009a38:	b928      	cbnz	r0, 8009a46 <__mdiff+0x2e>
 8009a3a:	4b3f      	ldr	r3, [pc, #252]	@ (8009b38 <__mdiff+0x120>)
 8009a3c:	f240 2137 	movw	r1, #567	@ 0x237
 8009a40:	483e      	ldr	r0, [pc, #248]	@ (8009b3c <__mdiff+0x124>)
 8009a42:	f001 fe25 	bl	800b690 <__assert_func>
 8009a46:	2301      	movs	r3, #1
 8009a48:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009a4c:	4610      	mov	r0, r2
 8009a4e:	b003      	add	sp, #12
 8009a50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a54:	bfbc      	itt	lt
 8009a56:	464b      	movlt	r3, r9
 8009a58:	46a1      	movlt	r9, r4
 8009a5a:	4630      	mov	r0, r6
 8009a5c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009a60:	bfba      	itte	lt
 8009a62:	461c      	movlt	r4, r3
 8009a64:	2501      	movlt	r5, #1
 8009a66:	2500      	movge	r5, #0
 8009a68:	f7ff fcf6 	bl	8009458 <_Balloc>
 8009a6c:	4602      	mov	r2, r0
 8009a6e:	b918      	cbnz	r0, 8009a78 <__mdiff+0x60>
 8009a70:	4b31      	ldr	r3, [pc, #196]	@ (8009b38 <__mdiff+0x120>)
 8009a72:	f240 2145 	movw	r1, #581	@ 0x245
 8009a76:	e7e3      	b.n	8009a40 <__mdiff+0x28>
 8009a78:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009a7c:	6926      	ldr	r6, [r4, #16]
 8009a7e:	60c5      	str	r5, [r0, #12]
 8009a80:	f109 0310 	add.w	r3, r9, #16
 8009a84:	f109 0514 	add.w	r5, r9, #20
 8009a88:	f104 0e14 	add.w	lr, r4, #20
 8009a8c:	f100 0b14 	add.w	fp, r0, #20
 8009a90:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009a94:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009a98:	9301      	str	r3, [sp, #4]
 8009a9a:	46d9      	mov	r9, fp
 8009a9c:	f04f 0c00 	mov.w	ip, #0
 8009aa0:	9b01      	ldr	r3, [sp, #4]
 8009aa2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009aa6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009aaa:	9301      	str	r3, [sp, #4]
 8009aac:	fa1f f38a 	uxth.w	r3, sl
 8009ab0:	4619      	mov	r1, r3
 8009ab2:	b283      	uxth	r3, r0
 8009ab4:	1acb      	subs	r3, r1, r3
 8009ab6:	0c00      	lsrs	r0, r0, #16
 8009ab8:	4463      	add	r3, ip
 8009aba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009abe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009ac2:	b29b      	uxth	r3, r3
 8009ac4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009ac8:	4576      	cmp	r6, lr
 8009aca:	f849 3b04 	str.w	r3, [r9], #4
 8009ace:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009ad2:	d8e5      	bhi.n	8009aa0 <__mdiff+0x88>
 8009ad4:	1b33      	subs	r3, r6, r4
 8009ad6:	3b15      	subs	r3, #21
 8009ad8:	f023 0303 	bic.w	r3, r3, #3
 8009adc:	3415      	adds	r4, #21
 8009ade:	3304      	adds	r3, #4
 8009ae0:	42a6      	cmp	r6, r4
 8009ae2:	bf38      	it	cc
 8009ae4:	2304      	movcc	r3, #4
 8009ae6:	441d      	add	r5, r3
 8009ae8:	445b      	add	r3, fp
 8009aea:	461e      	mov	r6, r3
 8009aec:	462c      	mov	r4, r5
 8009aee:	4544      	cmp	r4, r8
 8009af0:	d30e      	bcc.n	8009b10 <__mdiff+0xf8>
 8009af2:	f108 0103 	add.w	r1, r8, #3
 8009af6:	1b49      	subs	r1, r1, r5
 8009af8:	f021 0103 	bic.w	r1, r1, #3
 8009afc:	3d03      	subs	r5, #3
 8009afe:	45a8      	cmp	r8, r5
 8009b00:	bf38      	it	cc
 8009b02:	2100      	movcc	r1, #0
 8009b04:	440b      	add	r3, r1
 8009b06:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009b0a:	b191      	cbz	r1, 8009b32 <__mdiff+0x11a>
 8009b0c:	6117      	str	r7, [r2, #16]
 8009b0e:	e79d      	b.n	8009a4c <__mdiff+0x34>
 8009b10:	f854 1b04 	ldr.w	r1, [r4], #4
 8009b14:	46e6      	mov	lr, ip
 8009b16:	0c08      	lsrs	r0, r1, #16
 8009b18:	fa1c fc81 	uxtah	ip, ip, r1
 8009b1c:	4471      	add	r1, lr
 8009b1e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009b22:	b289      	uxth	r1, r1
 8009b24:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009b28:	f846 1b04 	str.w	r1, [r6], #4
 8009b2c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009b30:	e7dd      	b.n	8009aee <__mdiff+0xd6>
 8009b32:	3f01      	subs	r7, #1
 8009b34:	e7e7      	b.n	8009b06 <__mdiff+0xee>
 8009b36:	bf00      	nop
 8009b38:	0800d6b3 	.word	0x0800d6b3
 8009b3c:	0800d6c4 	.word	0x0800d6c4

08009b40 <__ulp>:
 8009b40:	b082      	sub	sp, #8
 8009b42:	ed8d 0b00 	vstr	d0, [sp]
 8009b46:	9a01      	ldr	r2, [sp, #4]
 8009b48:	4b0f      	ldr	r3, [pc, #60]	@ (8009b88 <__ulp+0x48>)
 8009b4a:	4013      	ands	r3, r2
 8009b4c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	dc08      	bgt.n	8009b66 <__ulp+0x26>
 8009b54:	425b      	negs	r3, r3
 8009b56:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009b5a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009b5e:	da04      	bge.n	8009b6a <__ulp+0x2a>
 8009b60:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009b64:	4113      	asrs	r3, r2
 8009b66:	2200      	movs	r2, #0
 8009b68:	e008      	b.n	8009b7c <__ulp+0x3c>
 8009b6a:	f1a2 0314 	sub.w	r3, r2, #20
 8009b6e:	2b1e      	cmp	r3, #30
 8009b70:	bfda      	itte	le
 8009b72:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009b76:	40da      	lsrle	r2, r3
 8009b78:	2201      	movgt	r2, #1
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	4619      	mov	r1, r3
 8009b7e:	4610      	mov	r0, r2
 8009b80:	ec41 0b10 	vmov	d0, r0, r1
 8009b84:	b002      	add	sp, #8
 8009b86:	4770      	bx	lr
 8009b88:	7ff00000 	.word	0x7ff00000

08009b8c <__b2d>:
 8009b8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b90:	6906      	ldr	r6, [r0, #16]
 8009b92:	f100 0814 	add.w	r8, r0, #20
 8009b96:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009b9a:	1f37      	subs	r7, r6, #4
 8009b9c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009ba0:	4610      	mov	r0, r2
 8009ba2:	f7ff fd4b 	bl	800963c <__hi0bits>
 8009ba6:	f1c0 0320 	rsb	r3, r0, #32
 8009baa:	280a      	cmp	r0, #10
 8009bac:	600b      	str	r3, [r1, #0]
 8009bae:	491b      	ldr	r1, [pc, #108]	@ (8009c1c <__b2d+0x90>)
 8009bb0:	dc15      	bgt.n	8009bde <__b2d+0x52>
 8009bb2:	f1c0 0c0b 	rsb	ip, r0, #11
 8009bb6:	fa22 f30c 	lsr.w	r3, r2, ip
 8009bba:	45b8      	cmp	r8, r7
 8009bbc:	ea43 0501 	orr.w	r5, r3, r1
 8009bc0:	bf34      	ite	cc
 8009bc2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009bc6:	2300      	movcs	r3, #0
 8009bc8:	3015      	adds	r0, #21
 8009bca:	fa02 f000 	lsl.w	r0, r2, r0
 8009bce:	fa23 f30c 	lsr.w	r3, r3, ip
 8009bd2:	4303      	orrs	r3, r0
 8009bd4:	461c      	mov	r4, r3
 8009bd6:	ec45 4b10 	vmov	d0, r4, r5
 8009bda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bde:	45b8      	cmp	r8, r7
 8009be0:	bf3a      	itte	cc
 8009be2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009be6:	f1a6 0708 	subcc.w	r7, r6, #8
 8009bea:	2300      	movcs	r3, #0
 8009bec:	380b      	subs	r0, #11
 8009bee:	d012      	beq.n	8009c16 <__b2d+0x8a>
 8009bf0:	f1c0 0120 	rsb	r1, r0, #32
 8009bf4:	fa23 f401 	lsr.w	r4, r3, r1
 8009bf8:	4082      	lsls	r2, r0
 8009bfa:	4322      	orrs	r2, r4
 8009bfc:	4547      	cmp	r7, r8
 8009bfe:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009c02:	bf8c      	ite	hi
 8009c04:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009c08:	2200      	movls	r2, #0
 8009c0a:	4083      	lsls	r3, r0
 8009c0c:	40ca      	lsrs	r2, r1
 8009c0e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009c12:	4313      	orrs	r3, r2
 8009c14:	e7de      	b.n	8009bd4 <__b2d+0x48>
 8009c16:	ea42 0501 	orr.w	r5, r2, r1
 8009c1a:	e7db      	b.n	8009bd4 <__b2d+0x48>
 8009c1c:	3ff00000 	.word	0x3ff00000

08009c20 <__d2b>:
 8009c20:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009c24:	460f      	mov	r7, r1
 8009c26:	2101      	movs	r1, #1
 8009c28:	ec59 8b10 	vmov	r8, r9, d0
 8009c2c:	4616      	mov	r6, r2
 8009c2e:	f7ff fc13 	bl	8009458 <_Balloc>
 8009c32:	4604      	mov	r4, r0
 8009c34:	b930      	cbnz	r0, 8009c44 <__d2b+0x24>
 8009c36:	4602      	mov	r2, r0
 8009c38:	4b23      	ldr	r3, [pc, #140]	@ (8009cc8 <__d2b+0xa8>)
 8009c3a:	4824      	ldr	r0, [pc, #144]	@ (8009ccc <__d2b+0xac>)
 8009c3c:	f240 310f 	movw	r1, #783	@ 0x30f
 8009c40:	f001 fd26 	bl	800b690 <__assert_func>
 8009c44:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009c48:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009c4c:	b10d      	cbz	r5, 8009c52 <__d2b+0x32>
 8009c4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009c52:	9301      	str	r3, [sp, #4]
 8009c54:	f1b8 0300 	subs.w	r3, r8, #0
 8009c58:	d023      	beq.n	8009ca2 <__d2b+0x82>
 8009c5a:	4668      	mov	r0, sp
 8009c5c:	9300      	str	r3, [sp, #0]
 8009c5e:	f7ff fd0c 	bl	800967a <__lo0bits>
 8009c62:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009c66:	b1d0      	cbz	r0, 8009c9e <__d2b+0x7e>
 8009c68:	f1c0 0320 	rsb	r3, r0, #32
 8009c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8009c70:	430b      	orrs	r3, r1
 8009c72:	40c2      	lsrs	r2, r0
 8009c74:	6163      	str	r3, [r4, #20]
 8009c76:	9201      	str	r2, [sp, #4]
 8009c78:	9b01      	ldr	r3, [sp, #4]
 8009c7a:	61a3      	str	r3, [r4, #24]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	bf0c      	ite	eq
 8009c80:	2201      	moveq	r2, #1
 8009c82:	2202      	movne	r2, #2
 8009c84:	6122      	str	r2, [r4, #16]
 8009c86:	b1a5      	cbz	r5, 8009cb2 <__d2b+0x92>
 8009c88:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009c8c:	4405      	add	r5, r0
 8009c8e:	603d      	str	r5, [r7, #0]
 8009c90:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009c94:	6030      	str	r0, [r6, #0]
 8009c96:	4620      	mov	r0, r4
 8009c98:	b003      	add	sp, #12
 8009c9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c9e:	6161      	str	r1, [r4, #20]
 8009ca0:	e7ea      	b.n	8009c78 <__d2b+0x58>
 8009ca2:	a801      	add	r0, sp, #4
 8009ca4:	f7ff fce9 	bl	800967a <__lo0bits>
 8009ca8:	9b01      	ldr	r3, [sp, #4]
 8009caa:	6163      	str	r3, [r4, #20]
 8009cac:	3020      	adds	r0, #32
 8009cae:	2201      	movs	r2, #1
 8009cb0:	e7e8      	b.n	8009c84 <__d2b+0x64>
 8009cb2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009cb6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009cba:	6038      	str	r0, [r7, #0]
 8009cbc:	6918      	ldr	r0, [r3, #16]
 8009cbe:	f7ff fcbd 	bl	800963c <__hi0bits>
 8009cc2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009cc6:	e7e5      	b.n	8009c94 <__d2b+0x74>
 8009cc8:	0800d6b3 	.word	0x0800d6b3
 8009ccc:	0800d6c4 	.word	0x0800d6c4

08009cd0 <__ratio>:
 8009cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cd4:	b085      	sub	sp, #20
 8009cd6:	e9cd 1000 	strd	r1, r0, [sp]
 8009cda:	a902      	add	r1, sp, #8
 8009cdc:	f7ff ff56 	bl	8009b8c <__b2d>
 8009ce0:	9800      	ldr	r0, [sp, #0]
 8009ce2:	a903      	add	r1, sp, #12
 8009ce4:	ec55 4b10 	vmov	r4, r5, d0
 8009ce8:	f7ff ff50 	bl	8009b8c <__b2d>
 8009cec:	9b01      	ldr	r3, [sp, #4]
 8009cee:	6919      	ldr	r1, [r3, #16]
 8009cf0:	9b00      	ldr	r3, [sp, #0]
 8009cf2:	691b      	ldr	r3, [r3, #16]
 8009cf4:	1ac9      	subs	r1, r1, r3
 8009cf6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009cfa:	1a9b      	subs	r3, r3, r2
 8009cfc:	ec5b ab10 	vmov	sl, fp, d0
 8009d00:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	bfce      	itee	gt
 8009d08:	462a      	movgt	r2, r5
 8009d0a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009d0e:	465a      	movle	r2, fp
 8009d10:	462f      	mov	r7, r5
 8009d12:	46d9      	mov	r9, fp
 8009d14:	bfcc      	ite	gt
 8009d16:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009d1a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009d1e:	464b      	mov	r3, r9
 8009d20:	4652      	mov	r2, sl
 8009d22:	4620      	mov	r0, r4
 8009d24:	4639      	mov	r1, r7
 8009d26:	f7f6 fd99 	bl	800085c <__aeabi_ddiv>
 8009d2a:	ec41 0b10 	vmov	d0, r0, r1
 8009d2e:	b005      	add	sp, #20
 8009d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009d34 <__copybits>:
 8009d34:	3901      	subs	r1, #1
 8009d36:	b570      	push	{r4, r5, r6, lr}
 8009d38:	1149      	asrs	r1, r1, #5
 8009d3a:	6914      	ldr	r4, [r2, #16]
 8009d3c:	3101      	adds	r1, #1
 8009d3e:	f102 0314 	add.w	r3, r2, #20
 8009d42:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009d46:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009d4a:	1f05      	subs	r5, r0, #4
 8009d4c:	42a3      	cmp	r3, r4
 8009d4e:	d30c      	bcc.n	8009d6a <__copybits+0x36>
 8009d50:	1aa3      	subs	r3, r4, r2
 8009d52:	3b11      	subs	r3, #17
 8009d54:	f023 0303 	bic.w	r3, r3, #3
 8009d58:	3211      	adds	r2, #17
 8009d5a:	42a2      	cmp	r2, r4
 8009d5c:	bf88      	it	hi
 8009d5e:	2300      	movhi	r3, #0
 8009d60:	4418      	add	r0, r3
 8009d62:	2300      	movs	r3, #0
 8009d64:	4288      	cmp	r0, r1
 8009d66:	d305      	bcc.n	8009d74 <__copybits+0x40>
 8009d68:	bd70      	pop	{r4, r5, r6, pc}
 8009d6a:	f853 6b04 	ldr.w	r6, [r3], #4
 8009d6e:	f845 6f04 	str.w	r6, [r5, #4]!
 8009d72:	e7eb      	b.n	8009d4c <__copybits+0x18>
 8009d74:	f840 3b04 	str.w	r3, [r0], #4
 8009d78:	e7f4      	b.n	8009d64 <__copybits+0x30>

08009d7a <__any_on>:
 8009d7a:	f100 0214 	add.w	r2, r0, #20
 8009d7e:	6900      	ldr	r0, [r0, #16]
 8009d80:	114b      	asrs	r3, r1, #5
 8009d82:	4298      	cmp	r0, r3
 8009d84:	b510      	push	{r4, lr}
 8009d86:	db11      	blt.n	8009dac <__any_on+0x32>
 8009d88:	dd0a      	ble.n	8009da0 <__any_on+0x26>
 8009d8a:	f011 011f 	ands.w	r1, r1, #31
 8009d8e:	d007      	beq.n	8009da0 <__any_on+0x26>
 8009d90:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009d94:	fa24 f001 	lsr.w	r0, r4, r1
 8009d98:	fa00 f101 	lsl.w	r1, r0, r1
 8009d9c:	428c      	cmp	r4, r1
 8009d9e:	d10b      	bne.n	8009db8 <__any_on+0x3e>
 8009da0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009da4:	4293      	cmp	r3, r2
 8009da6:	d803      	bhi.n	8009db0 <__any_on+0x36>
 8009da8:	2000      	movs	r0, #0
 8009daa:	bd10      	pop	{r4, pc}
 8009dac:	4603      	mov	r3, r0
 8009dae:	e7f7      	b.n	8009da0 <__any_on+0x26>
 8009db0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009db4:	2900      	cmp	r1, #0
 8009db6:	d0f5      	beq.n	8009da4 <__any_on+0x2a>
 8009db8:	2001      	movs	r0, #1
 8009dba:	e7f6      	b.n	8009daa <__any_on+0x30>

08009dbc <sulp>:
 8009dbc:	b570      	push	{r4, r5, r6, lr}
 8009dbe:	4604      	mov	r4, r0
 8009dc0:	460d      	mov	r5, r1
 8009dc2:	ec45 4b10 	vmov	d0, r4, r5
 8009dc6:	4616      	mov	r6, r2
 8009dc8:	f7ff feba 	bl	8009b40 <__ulp>
 8009dcc:	ec51 0b10 	vmov	r0, r1, d0
 8009dd0:	b17e      	cbz	r6, 8009df2 <sulp+0x36>
 8009dd2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009dd6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	dd09      	ble.n	8009df2 <sulp+0x36>
 8009dde:	051b      	lsls	r3, r3, #20
 8009de0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009de4:	2400      	movs	r4, #0
 8009de6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009dea:	4622      	mov	r2, r4
 8009dec:	462b      	mov	r3, r5
 8009dee:	f7f6 fc0b 	bl	8000608 <__aeabi_dmul>
 8009df2:	ec41 0b10 	vmov	d0, r0, r1
 8009df6:	bd70      	pop	{r4, r5, r6, pc}

08009df8 <_strtod_l>:
 8009df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dfc:	b09f      	sub	sp, #124	@ 0x7c
 8009dfe:	460c      	mov	r4, r1
 8009e00:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009e02:	2200      	movs	r2, #0
 8009e04:	921a      	str	r2, [sp, #104]	@ 0x68
 8009e06:	9005      	str	r0, [sp, #20]
 8009e08:	f04f 0a00 	mov.w	sl, #0
 8009e0c:	f04f 0b00 	mov.w	fp, #0
 8009e10:	460a      	mov	r2, r1
 8009e12:	9219      	str	r2, [sp, #100]	@ 0x64
 8009e14:	7811      	ldrb	r1, [r2, #0]
 8009e16:	292b      	cmp	r1, #43	@ 0x2b
 8009e18:	d04a      	beq.n	8009eb0 <_strtod_l+0xb8>
 8009e1a:	d838      	bhi.n	8009e8e <_strtod_l+0x96>
 8009e1c:	290d      	cmp	r1, #13
 8009e1e:	d832      	bhi.n	8009e86 <_strtod_l+0x8e>
 8009e20:	2908      	cmp	r1, #8
 8009e22:	d832      	bhi.n	8009e8a <_strtod_l+0x92>
 8009e24:	2900      	cmp	r1, #0
 8009e26:	d03b      	beq.n	8009ea0 <_strtod_l+0xa8>
 8009e28:	2200      	movs	r2, #0
 8009e2a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009e2c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009e2e:	782a      	ldrb	r2, [r5, #0]
 8009e30:	2a30      	cmp	r2, #48	@ 0x30
 8009e32:	f040 80b3 	bne.w	8009f9c <_strtod_l+0x1a4>
 8009e36:	786a      	ldrb	r2, [r5, #1]
 8009e38:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009e3c:	2a58      	cmp	r2, #88	@ 0x58
 8009e3e:	d16e      	bne.n	8009f1e <_strtod_l+0x126>
 8009e40:	9302      	str	r3, [sp, #8]
 8009e42:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e44:	9301      	str	r3, [sp, #4]
 8009e46:	ab1a      	add	r3, sp, #104	@ 0x68
 8009e48:	9300      	str	r3, [sp, #0]
 8009e4a:	4a8e      	ldr	r2, [pc, #568]	@ (800a084 <_strtod_l+0x28c>)
 8009e4c:	9805      	ldr	r0, [sp, #20]
 8009e4e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009e50:	a919      	add	r1, sp, #100	@ 0x64
 8009e52:	f001 fcb7 	bl	800b7c4 <__gethex>
 8009e56:	f010 060f 	ands.w	r6, r0, #15
 8009e5a:	4604      	mov	r4, r0
 8009e5c:	d005      	beq.n	8009e6a <_strtod_l+0x72>
 8009e5e:	2e06      	cmp	r6, #6
 8009e60:	d128      	bne.n	8009eb4 <_strtod_l+0xbc>
 8009e62:	3501      	adds	r5, #1
 8009e64:	2300      	movs	r3, #0
 8009e66:	9519      	str	r5, [sp, #100]	@ 0x64
 8009e68:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009e6a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	f040 858e 	bne.w	800a98e <_strtod_l+0xb96>
 8009e72:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e74:	b1cb      	cbz	r3, 8009eaa <_strtod_l+0xb2>
 8009e76:	4652      	mov	r2, sl
 8009e78:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009e7c:	ec43 2b10 	vmov	d0, r2, r3
 8009e80:	b01f      	add	sp, #124	@ 0x7c
 8009e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e86:	2920      	cmp	r1, #32
 8009e88:	d1ce      	bne.n	8009e28 <_strtod_l+0x30>
 8009e8a:	3201      	adds	r2, #1
 8009e8c:	e7c1      	b.n	8009e12 <_strtod_l+0x1a>
 8009e8e:	292d      	cmp	r1, #45	@ 0x2d
 8009e90:	d1ca      	bne.n	8009e28 <_strtod_l+0x30>
 8009e92:	2101      	movs	r1, #1
 8009e94:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009e96:	1c51      	adds	r1, r2, #1
 8009e98:	9119      	str	r1, [sp, #100]	@ 0x64
 8009e9a:	7852      	ldrb	r2, [r2, #1]
 8009e9c:	2a00      	cmp	r2, #0
 8009e9e:	d1c5      	bne.n	8009e2c <_strtod_l+0x34>
 8009ea0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009ea2:	9419      	str	r4, [sp, #100]	@ 0x64
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	f040 8570 	bne.w	800a98a <_strtod_l+0xb92>
 8009eaa:	4652      	mov	r2, sl
 8009eac:	465b      	mov	r3, fp
 8009eae:	e7e5      	b.n	8009e7c <_strtod_l+0x84>
 8009eb0:	2100      	movs	r1, #0
 8009eb2:	e7ef      	b.n	8009e94 <_strtod_l+0x9c>
 8009eb4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009eb6:	b13a      	cbz	r2, 8009ec8 <_strtod_l+0xd0>
 8009eb8:	2135      	movs	r1, #53	@ 0x35
 8009eba:	a81c      	add	r0, sp, #112	@ 0x70
 8009ebc:	f7ff ff3a 	bl	8009d34 <__copybits>
 8009ec0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ec2:	9805      	ldr	r0, [sp, #20]
 8009ec4:	f7ff fb08 	bl	80094d8 <_Bfree>
 8009ec8:	3e01      	subs	r6, #1
 8009eca:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009ecc:	2e04      	cmp	r6, #4
 8009ece:	d806      	bhi.n	8009ede <_strtod_l+0xe6>
 8009ed0:	e8df f006 	tbb	[pc, r6]
 8009ed4:	201d0314 	.word	0x201d0314
 8009ed8:	14          	.byte	0x14
 8009ed9:	00          	.byte	0x00
 8009eda:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009ede:	05e1      	lsls	r1, r4, #23
 8009ee0:	bf48      	it	mi
 8009ee2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009ee6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009eea:	0d1b      	lsrs	r3, r3, #20
 8009eec:	051b      	lsls	r3, r3, #20
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d1bb      	bne.n	8009e6a <_strtod_l+0x72>
 8009ef2:	f7fe fb2f 	bl	8008554 <__errno>
 8009ef6:	2322      	movs	r3, #34	@ 0x22
 8009ef8:	6003      	str	r3, [r0, #0]
 8009efa:	e7b6      	b.n	8009e6a <_strtod_l+0x72>
 8009efc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009f00:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009f04:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009f08:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009f0c:	e7e7      	b.n	8009ede <_strtod_l+0xe6>
 8009f0e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800a08c <_strtod_l+0x294>
 8009f12:	e7e4      	b.n	8009ede <_strtod_l+0xe6>
 8009f14:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009f18:	f04f 3aff 	mov.w	sl, #4294967295
 8009f1c:	e7df      	b.n	8009ede <_strtod_l+0xe6>
 8009f1e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009f20:	1c5a      	adds	r2, r3, #1
 8009f22:	9219      	str	r2, [sp, #100]	@ 0x64
 8009f24:	785b      	ldrb	r3, [r3, #1]
 8009f26:	2b30      	cmp	r3, #48	@ 0x30
 8009f28:	d0f9      	beq.n	8009f1e <_strtod_l+0x126>
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d09d      	beq.n	8009e6a <_strtod_l+0x72>
 8009f2e:	2301      	movs	r3, #1
 8009f30:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f32:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009f34:	930c      	str	r3, [sp, #48]	@ 0x30
 8009f36:	2300      	movs	r3, #0
 8009f38:	9308      	str	r3, [sp, #32]
 8009f3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8009f3c:	461f      	mov	r7, r3
 8009f3e:	220a      	movs	r2, #10
 8009f40:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009f42:	7805      	ldrb	r5, [r0, #0]
 8009f44:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009f48:	b2d9      	uxtb	r1, r3
 8009f4a:	2909      	cmp	r1, #9
 8009f4c:	d928      	bls.n	8009fa0 <_strtod_l+0x1a8>
 8009f4e:	494e      	ldr	r1, [pc, #312]	@ (800a088 <_strtod_l+0x290>)
 8009f50:	2201      	movs	r2, #1
 8009f52:	f001 fb62 	bl	800b61a <strncmp>
 8009f56:	2800      	cmp	r0, #0
 8009f58:	d032      	beq.n	8009fc0 <_strtod_l+0x1c8>
 8009f5a:	2000      	movs	r0, #0
 8009f5c:	462a      	mov	r2, r5
 8009f5e:	4681      	mov	r9, r0
 8009f60:	463d      	mov	r5, r7
 8009f62:	4603      	mov	r3, r0
 8009f64:	2a65      	cmp	r2, #101	@ 0x65
 8009f66:	d001      	beq.n	8009f6c <_strtod_l+0x174>
 8009f68:	2a45      	cmp	r2, #69	@ 0x45
 8009f6a:	d114      	bne.n	8009f96 <_strtod_l+0x19e>
 8009f6c:	b91d      	cbnz	r5, 8009f76 <_strtod_l+0x17e>
 8009f6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f70:	4302      	orrs	r2, r0
 8009f72:	d095      	beq.n	8009ea0 <_strtod_l+0xa8>
 8009f74:	2500      	movs	r5, #0
 8009f76:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009f78:	1c62      	adds	r2, r4, #1
 8009f7a:	9219      	str	r2, [sp, #100]	@ 0x64
 8009f7c:	7862      	ldrb	r2, [r4, #1]
 8009f7e:	2a2b      	cmp	r2, #43	@ 0x2b
 8009f80:	d077      	beq.n	800a072 <_strtod_l+0x27a>
 8009f82:	2a2d      	cmp	r2, #45	@ 0x2d
 8009f84:	d07b      	beq.n	800a07e <_strtod_l+0x286>
 8009f86:	f04f 0c00 	mov.w	ip, #0
 8009f8a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009f8e:	2909      	cmp	r1, #9
 8009f90:	f240 8082 	bls.w	800a098 <_strtod_l+0x2a0>
 8009f94:	9419      	str	r4, [sp, #100]	@ 0x64
 8009f96:	f04f 0800 	mov.w	r8, #0
 8009f9a:	e0a2      	b.n	800a0e2 <_strtod_l+0x2ea>
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	e7c7      	b.n	8009f30 <_strtod_l+0x138>
 8009fa0:	2f08      	cmp	r7, #8
 8009fa2:	bfd5      	itete	le
 8009fa4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8009fa6:	9908      	ldrgt	r1, [sp, #32]
 8009fa8:	fb02 3301 	mlale	r3, r2, r1, r3
 8009fac:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009fb0:	f100 0001 	add.w	r0, r0, #1
 8009fb4:	bfd4      	ite	le
 8009fb6:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009fb8:	9308      	strgt	r3, [sp, #32]
 8009fba:	3701      	adds	r7, #1
 8009fbc:	9019      	str	r0, [sp, #100]	@ 0x64
 8009fbe:	e7bf      	b.n	8009f40 <_strtod_l+0x148>
 8009fc0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009fc2:	1c5a      	adds	r2, r3, #1
 8009fc4:	9219      	str	r2, [sp, #100]	@ 0x64
 8009fc6:	785a      	ldrb	r2, [r3, #1]
 8009fc8:	b37f      	cbz	r7, 800a02a <_strtod_l+0x232>
 8009fca:	4681      	mov	r9, r0
 8009fcc:	463d      	mov	r5, r7
 8009fce:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009fd2:	2b09      	cmp	r3, #9
 8009fd4:	d912      	bls.n	8009ffc <_strtod_l+0x204>
 8009fd6:	2301      	movs	r3, #1
 8009fd8:	e7c4      	b.n	8009f64 <_strtod_l+0x16c>
 8009fda:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009fdc:	1c5a      	adds	r2, r3, #1
 8009fde:	9219      	str	r2, [sp, #100]	@ 0x64
 8009fe0:	785a      	ldrb	r2, [r3, #1]
 8009fe2:	3001      	adds	r0, #1
 8009fe4:	2a30      	cmp	r2, #48	@ 0x30
 8009fe6:	d0f8      	beq.n	8009fda <_strtod_l+0x1e2>
 8009fe8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009fec:	2b08      	cmp	r3, #8
 8009fee:	f200 84d3 	bhi.w	800a998 <_strtod_l+0xba0>
 8009ff2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009ff4:	930c      	str	r3, [sp, #48]	@ 0x30
 8009ff6:	4681      	mov	r9, r0
 8009ff8:	2000      	movs	r0, #0
 8009ffa:	4605      	mov	r5, r0
 8009ffc:	3a30      	subs	r2, #48	@ 0x30
 8009ffe:	f100 0301 	add.w	r3, r0, #1
 800a002:	d02a      	beq.n	800a05a <_strtod_l+0x262>
 800a004:	4499      	add	r9, r3
 800a006:	eb00 0c05 	add.w	ip, r0, r5
 800a00a:	462b      	mov	r3, r5
 800a00c:	210a      	movs	r1, #10
 800a00e:	4563      	cmp	r3, ip
 800a010:	d10d      	bne.n	800a02e <_strtod_l+0x236>
 800a012:	1c69      	adds	r1, r5, #1
 800a014:	4401      	add	r1, r0
 800a016:	4428      	add	r0, r5
 800a018:	2808      	cmp	r0, #8
 800a01a:	dc16      	bgt.n	800a04a <_strtod_l+0x252>
 800a01c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a01e:	230a      	movs	r3, #10
 800a020:	fb03 2300 	mla	r3, r3, r0, r2
 800a024:	930a      	str	r3, [sp, #40]	@ 0x28
 800a026:	2300      	movs	r3, #0
 800a028:	e018      	b.n	800a05c <_strtod_l+0x264>
 800a02a:	4638      	mov	r0, r7
 800a02c:	e7da      	b.n	8009fe4 <_strtod_l+0x1ec>
 800a02e:	2b08      	cmp	r3, #8
 800a030:	f103 0301 	add.w	r3, r3, #1
 800a034:	dc03      	bgt.n	800a03e <_strtod_l+0x246>
 800a036:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a038:	434e      	muls	r6, r1
 800a03a:	960a      	str	r6, [sp, #40]	@ 0x28
 800a03c:	e7e7      	b.n	800a00e <_strtod_l+0x216>
 800a03e:	2b10      	cmp	r3, #16
 800a040:	bfde      	ittt	le
 800a042:	9e08      	ldrle	r6, [sp, #32]
 800a044:	434e      	mulle	r6, r1
 800a046:	9608      	strle	r6, [sp, #32]
 800a048:	e7e1      	b.n	800a00e <_strtod_l+0x216>
 800a04a:	280f      	cmp	r0, #15
 800a04c:	dceb      	bgt.n	800a026 <_strtod_l+0x22e>
 800a04e:	9808      	ldr	r0, [sp, #32]
 800a050:	230a      	movs	r3, #10
 800a052:	fb03 2300 	mla	r3, r3, r0, r2
 800a056:	9308      	str	r3, [sp, #32]
 800a058:	e7e5      	b.n	800a026 <_strtod_l+0x22e>
 800a05a:	4629      	mov	r1, r5
 800a05c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a05e:	1c50      	adds	r0, r2, #1
 800a060:	9019      	str	r0, [sp, #100]	@ 0x64
 800a062:	7852      	ldrb	r2, [r2, #1]
 800a064:	4618      	mov	r0, r3
 800a066:	460d      	mov	r5, r1
 800a068:	e7b1      	b.n	8009fce <_strtod_l+0x1d6>
 800a06a:	f04f 0900 	mov.w	r9, #0
 800a06e:	2301      	movs	r3, #1
 800a070:	e77d      	b.n	8009f6e <_strtod_l+0x176>
 800a072:	f04f 0c00 	mov.w	ip, #0
 800a076:	1ca2      	adds	r2, r4, #2
 800a078:	9219      	str	r2, [sp, #100]	@ 0x64
 800a07a:	78a2      	ldrb	r2, [r4, #2]
 800a07c:	e785      	b.n	8009f8a <_strtod_l+0x192>
 800a07e:	f04f 0c01 	mov.w	ip, #1
 800a082:	e7f8      	b.n	800a076 <_strtod_l+0x27e>
 800a084:	0800d838 	.word	0x0800d838
 800a088:	0800d820 	.word	0x0800d820
 800a08c:	7ff00000 	.word	0x7ff00000
 800a090:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a092:	1c51      	adds	r1, r2, #1
 800a094:	9119      	str	r1, [sp, #100]	@ 0x64
 800a096:	7852      	ldrb	r2, [r2, #1]
 800a098:	2a30      	cmp	r2, #48	@ 0x30
 800a09a:	d0f9      	beq.n	800a090 <_strtod_l+0x298>
 800a09c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a0a0:	2908      	cmp	r1, #8
 800a0a2:	f63f af78 	bhi.w	8009f96 <_strtod_l+0x19e>
 800a0a6:	3a30      	subs	r2, #48	@ 0x30
 800a0a8:	920e      	str	r2, [sp, #56]	@ 0x38
 800a0aa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a0ac:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a0ae:	f04f 080a 	mov.w	r8, #10
 800a0b2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a0b4:	1c56      	adds	r6, r2, #1
 800a0b6:	9619      	str	r6, [sp, #100]	@ 0x64
 800a0b8:	7852      	ldrb	r2, [r2, #1]
 800a0ba:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a0be:	f1be 0f09 	cmp.w	lr, #9
 800a0c2:	d939      	bls.n	800a138 <_strtod_l+0x340>
 800a0c4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a0c6:	1a76      	subs	r6, r6, r1
 800a0c8:	2e08      	cmp	r6, #8
 800a0ca:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a0ce:	dc03      	bgt.n	800a0d8 <_strtod_l+0x2e0>
 800a0d0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a0d2:	4588      	cmp	r8, r1
 800a0d4:	bfa8      	it	ge
 800a0d6:	4688      	movge	r8, r1
 800a0d8:	f1bc 0f00 	cmp.w	ip, #0
 800a0dc:	d001      	beq.n	800a0e2 <_strtod_l+0x2ea>
 800a0de:	f1c8 0800 	rsb	r8, r8, #0
 800a0e2:	2d00      	cmp	r5, #0
 800a0e4:	d14e      	bne.n	800a184 <_strtod_l+0x38c>
 800a0e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a0e8:	4308      	orrs	r0, r1
 800a0ea:	f47f aebe 	bne.w	8009e6a <_strtod_l+0x72>
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	f47f aed6 	bne.w	8009ea0 <_strtod_l+0xa8>
 800a0f4:	2a69      	cmp	r2, #105	@ 0x69
 800a0f6:	d028      	beq.n	800a14a <_strtod_l+0x352>
 800a0f8:	dc25      	bgt.n	800a146 <_strtod_l+0x34e>
 800a0fa:	2a49      	cmp	r2, #73	@ 0x49
 800a0fc:	d025      	beq.n	800a14a <_strtod_l+0x352>
 800a0fe:	2a4e      	cmp	r2, #78	@ 0x4e
 800a100:	f47f aece 	bne.w	8009ea0 <_strtod_l+0xa8>
 800a104:	499b      	ldr	r1, [pc, #620]	@ (800a374 <_strtod_l+0x57c>)
 800a106:	a819      	add	r0, sp, #100	@ 0x64
 800a108:	f001 fd7e 	bl	800bc08 <__match>
 800a10c:	2800      	cmp	r0, #0
 800a10e:	f43f aec7 	beq.w	8009ea0 <_strtod_l+0xa8>
 800a112:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a114:	781b      	ldrb	r3, [r3, #0]
 800a116:	2b28      	cmp	r3, #40	@ 0x28
 800a118:	d12e      	bne.n	800a178 <_strtod_l+0x380>
 800a11a:	4997      	ldr	r1, [pc, #604]	@ (800a378 <_strtod_l+0x580>)
 800a11c:	aa1c      	add	r2, sp, #112	@ 0x70
 800a11e:	a819      	add	r0, sp, #100	@ 0x64
 800a120:	f001 fd86 	bl	800bc30 <__hexnan>
 800a124:	2805      	cmp	r0, #5
 800a126:	d127      	bne.n	800a178 <_strtod_l+0x380>
 800a128:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a12a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a12e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a132:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a136:	e698      	b.n	8009e6a <_strtod_l+0x72>
 800a138:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a13a:	fb08 2101 	mla	r1, r8, r1, r2
 800a13e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a142:	920e      	str	r2, [sp, #56]	@ 0x38
 800a144:	e7b5      	b.n	800a0b2 <_strtod_l+0x2ba>
 800a146:	2a6e      	cmp	r2, #110	@ 0x6e
 800a148:	e7da      	b.n	800a100 <_strtod_l+0x308>
 800a14a:	498c      	ldr	r1, [pc, #560]	@ (800a37c <_strtod_l+0x584>)
 800a14c:	a819      	add	r0, sp, #100	@ 0x64
 800a14e:	f001 fd5b 	bl	800bc08 <__match>
 800a152:	2800      	cmp	r0, #0
 800a154:	f43f aea4 	beq.w	8009ea0 <_strtod_l+0xa8>
 800a158:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a15a:	4989      	ldr	r1, [pc, #548]	@ (800a380 <_strtod_l+0x588>)
 800a15c:	3b01      	subs	r3, #1
 800a15e:	a819      	add	r0, sp, #100	@ 0x64
 800a160:	9319      	str	r3, [sp, #100]	@ 0x64
 800a162:	f001 fd51 	bl	800bc08 <__match>
 800a166:	b910      	cbnz	r0, 800a16e <_strtod_l+0x376>
 800a168:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a16a:	3301      	adds	r3, #1
 800a16c:	9319      	str	r3, [sp, #100]	@ 0x64
 800a16e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800a390 <_strtod_l+0x598>
 800a172:	f04f 0a00 	mov.w	sl, #0
 800a176:	e678      	b.n	8009e6a <_strtod_l+0x72>
 800a178:	4882      	ldr	r0, [pc, #520]	@ (800a384 <_strtod_l+0x58c>)
 800a17a:	f001 fa81 	bl	800b680 <nan>
 800a17e:	ec5b ab10 	vmov	sl, fp, d0
 800a182:	e672      	b.n	8009e6a <_strtod_l+0x72>
 800a184:	eba8 0309 	sub.w	r3, r8, r9
 800a188:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a18a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a18c:	2f00      	cmp	r7, #0
 800a18e:	bf08      	it	eq
 800a190:	462f      	moveq	r7, r5
 800a192:	2d10      	cmp	r5, #16
 800a194:	462c      	mov	r4, r5
 800a196:	bfa8      	it	ge
 800a198:	2410      	movge	r4, #16
 800a19a:	f7f6 f9bb 	bl	8000514 <__aeabi_ui2d>
 800a19e:	2d09      	cmp	r5, #9
 800a1a0:	4682      	mov	sl, r0
 800a1a2:	468b      	mov	fp, r1
 800a1a4:	dc13      	bgt.n	800a1ce <_strtod_l+0x3d6>
 800a1a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	f43f ae5e 	beq.w	8009e6a <_strtod_l+0x72>
 800a1ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1b0:	dd78      	ble.n	800a2a4 <_strtod_l+0x4ac>
 800a1b2:	2b16      	cmp	r3, #22
 800a1b4:	dc5f      	bgt.n	800a276 <_strtod_l+0x47e>
 800a1b6:	4974      	ldr	r1, [pc, #464]	@ (800a388 <_strtod_l+0x590>)
 800a1b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a1bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a1c0:	4652      	mov	r2, sl
 800a1c2:	465b      	mov	r3, fp
 800a1c4:	f7f6 fa20 	bl	8000608 <__aeabi_dmul>
 800a1c8:	4682      	mov	sl, r0
 800a1ca:	468b      	mov	fp, r1
 800a1cc:	e64d      	b.n	8009e6a <_strtod_l+0x72>
 800a1ce:	4b6e      	ldr	r3, [pc, #440]	@ (800a388 <_strtod_l+0x590>)
 800a1d0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a1d4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a1d8:	f7f6 fa16 	bl	8000608 <__aeabi_dmul>
 800a1dc:	4682      	mov	sl, r0
 800a1de:	9808      	ldr	r0, [sp, #32]
 800a1e0:	468b      	mov	fp, r1
 800a1e2:	f7f6 f997 	bl	8000514 <__aeabi_ui2d>
 800a1e6:	4602      	mov	r2, r0
 800a1e8:	460b      	mov	r3, r1
 800a1ea:	4650      	mov	r0, sl
 800a1ec:	4659      	mov	r1, fp
 800a1ee:	f7f6 f855 	bl	800029c <__adddf3>
 800a1f2:	2d0f      	cmp	r5, #15
 800a1f4:	4682      	mov	sl, r0
 800a1f6:	468b      	mov	fp, r1
 800a1f8:	ddd5      	ble.n	800a1a6 <_strtod_l+0x3ae>
 800a1fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1fc:	1b2c      	subs	r4, r5, r4
 800a1fe:	441c      	add	r4, r3
 800a200:	2c00      	cmp	r4, #0
 800a202:	f340 8096 	ble.w	800a332 <_strtod_l+0x53a>
 800a206:	f014 030f 	ands.w	r3, r4, #15
 800a20a:	d00a      	beq.n	800a222 <_strtod_l+0x42a>
 800a20c:	495e      	ldr	r1, [pc, #376]	@ (800a388 <_strtod_l+0x590>)
 800a20e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a212:	4652      	mov	r2, sl
 800a214:	465b      	mov	r3, fp
 800a216:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a21a:	f7f6 f9f5 	bl	8000608 <__aeabi_dmul>
 800a21e:	4682      	mov	sl, r0
 800a220:	468b      	mov	fp, r1
 800a222:	f034 040f 	bics.w	r4, r4, #15
 800a226:	d073      	beq.n	800a310 <_strtod_l+0x518>
 800a228:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a22c:	dd48      	ble.n	800a2c0 <_strtod_l+0x4c8>
 800a22e:	2400      	movs	r4, #0
 800a230:	46a0      	mov	r8, r4
 800a232:	940a      	str	r4, [sp, #40]	@ 0x28
 800a234:	46a1      	mov	r9, r4
 800a236:	9a05      	ldr	r2, [sp, #20]
 800a238:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800a390 <_strtod_l+0x598>
 800a23c:	2322      	movs	r3, #34	@ 0x22
 800a23e:	6013      	str	r3, [r2, #0]
 800a240:	f04f 0a00 	mov.w	sl, #0
 800a244:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a246:	2b00      	cmp	r3, #0
 800a248:	f43f ae0f 	beq.w	8009e6a <_strtod_l+0x72>
 800a24c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a24e:	9805      	ldr	r0, [sp, #20]
 800a250:	f7ff f942 	bl	80094d8 <_Bfree>
 800a254:	9805      	ldr	r0, [sp, #20]
 800a256:	4649      	mov	r1, r9
 800a258:	f7ff f93e 	bl	80094d8 <_Bfree>
 800a25c:	9805      	ldr	r0, [sp, #20]
 800a25e:	4641      	mov	r1, r8
 800a260:	f7ff f93a 	bl	80094d8 <_Bfree>
 800a264:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a266:	9805      	ldr	r0, [sp, #20]
 800a268:	f7ff f936 	bl	80094d8 <_Bfree>
 800a26c:	9805      	ldr	r0, [sp, #20]
 800a26e:	4621      	mov	r1, r4
 800a270:	f7ff f932 	bl	80094d8 <_Bfree>
 800a274:	e5f9      	b.n	8009e6a <_strtod_l+0x72>
 800a276:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a278:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a27c:	4293      	cmp	r3, r2
 800a27e:	dbbc      	blt.n	800a1fa <_strtod_l+0x402>
 800a280:	4c41      	ldr	r4, [pc, #260]	@ (800a388 <_strtod_l+0x590>)
 800a282:	f1c5 050f 	rsb	r5, r5, #15
 800a286:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a28a:	4652      	mov	r2, sl
 800a28c:	465b      	mov	r3, fp
 800a28e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a292:	f7f6 f9b9 	bl	8000608 <__aeabi_dmul>
 800a296:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a298:	1b5d      	subs	r5, r3, r5
 800a29a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a29e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a2a2:	e78f      	b.n	800a1c4 <_strtod_l+0x3cc>
 800a2a4:	3316      	adds	r3, #22
 800a2a6:	dba8      	blt.n	800a1fa <_strtod_l+0x402>
 800a2a8:	4b37      	ldr	r3, [pc, #220]	@ (800a388 <_strtod_l+0x590>)
 800a2aa:	eba9 0808 	sub.w	r8, r9, r8
 800a2ae:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a2b2:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a2b6:	4650      	mov	r0, sl
 800a2b8:	4659      	mov	r1, fp
 800a2ba:	f7f6 facf 	bl	800085c <__aeabi_ddiv>
 800a2be:	e783      	b.n	800a1c8 <_strtod_l+0x3d0>
 800a2c0:	4b32      	ldr	r3, [pc, #200]	@ (800a38c <_strtod_l+0x594>)
 800a2c2:	9308      	str	r3, [sp, #32]
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	1124      	asrs	r4, r4, #4
 800a2c8:	4650      	mov	r0, sl
 800a2ca:	4659      	mov	r1, fp
 800a2cc:	461e      	mov	r6, r3
 800a2ce:	2c01      	cmp	r4, #1
 800a2d0:	dc21      	bgt.n	800a316 <_strtod_l+0x51e>
 800a2d2:	b10b      	cbz	r3, 800a2d8 <_strtod_l+0x4e0>
 800a2d4:	4682      	mov	sl, r0
 800a2d6:	468b      	mov	fp, r1
 800a2d8:	492c      	ldr	r1, [pc, #176]	@ (800a38c <_strtod_l+0x594>)
 800a2da:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a2de:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a2e2:	4652      	mov	r2, sl
 800a2e4:	465b      	mov	r3, fp
 800a2e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a2ea:	f7f6 f98d 	bl	8000608 <__aeabi_dmul>
 800a2ee:	4b28      	ldr	r3, [pc, #160]	@ (800a390 <_strtod_l+0x598>)
 800a2f0:	460a      	mov	r2, r1
 800a2f2:	400b      	ands	r3, r1
 800a2f4:	4927      	ldr	r1, [pc, #156]	@ (800a394 <_strtod_l+0x59c>)
 800a2f6:	428b      	cmp	r3, r1
 800a2f8:	4682      	mov	sl, r0
 800a2fa:	d898      	bhi.n	800a22e <_strtod_l+0x436>
 800a2fc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a300:	428b      	cmp	r3, r1
 800a302:	bf86      	itte	hi
 800a304:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800a398 <_strtod_l+0x5a0>
 800a308:	f04f 3aff 	movhi.w	sl, #4294967295
 800a30c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a310:	2300      	movs	r3, #0
 800a312:	9308      	str	r3, [sp, #32]
 800a314:	e07a      	b.n	800a40c <_strtod_l+0x614>
 800a316:	07e2      	lsls	r2, r4, #31
 800a318:	d505      	bpl.n	800a326 <_strtod_l+0x52e>
 800a31a:	9b08      	ldr	r3, [sp, #32]
 800a31c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a320:	f7f6 f972 	bl	8000608 <__aeabi_dmul>
 800a324:	2301      	movs	r3, #1
 800a326:	9a08      	ldr	r2, [sp, #32]
 800a328:	3208      	adds	r2, #8
 800a32a:	3601      	adds	r6, #1
 800a32c:	1064      	asrs	r4, r4, #1
 800a32e:	9208      	str	r2, [sp, #32]
 800a330:	e7cd      	b.n	800a2ce <_strtod_l+0x4d6>
 800a332:	d0ed      	beq.n	800a310 <_strtod_l+0x518>
 800a334:	4264      	negs	r4, r4
 800a336:	f014 020f 	ands.w	r2, r4, #15
 800a33a:	d00a      	beq.n	800a352 <_strtod_l+0x55a>
 800a33c:	4b12      	ldr	r3, [pc, #72]	@ (800a388 <_strtod_l+0x590>)
 800a33e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a342:	4650      	mov	r0, sl
 800a344:	4659      	mov	r1, fp
 800a346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a34a:	f7f6 fa87 	bl	800085c <__aeabi_ddiv>
 800a34e:	4682      	mov	sl, r0
 800a350:	468b      	mov	fp, r1
 800a352:	1124      	asrs	r4, r4, #4
 800a354:	d0dc      	beq.n	800a310 <_strtod_l+0x518>
 800a356:	2c1f      	cmp	r4, #31
 800a358:	dd20      	ble.n	800a39c <_strtod_l+0x5a4>
 800a35a:	2400      	movs	r4, #0
 800a35c:	46a0      	mov	r8, r4
 800a35e:	940a      	str	r4, [sp, #40]	@ 0x28
 800a360:	46a1      	mov	r9, r4
 800a362:	9a05      	ldr	r2, [sp, #20]
 800a364:	2322      	movs	r3, #34	@ 0x22
 800a366:	f04f 0a00 	mov.w	sl, #0
 800a36a:	f04f 0b00 	mov.w	fp, #0
 800a36e:	6013      	str	r3, [r2, #0]
 800a370:	e768      	b.n	800a244 <_strtod_l+0x44c>
 800a372:	bf00      	nop
 800a374:	0800d60d 	.word	0x0800d60d
 800a378:	0800d824 	.word	0x0800d824
 800a37c:	0800d605 	.word	0x0800d605
 800a380:	0800d63a 	.word	0x0800d63a
 800a384:	0800d9e8 	.word	0x0800d9e8
 800a388:	0800d758 	.word	0x0800d758
 800a38c:	0800d730 	.word	0x0800d730
 800a390:	7ff00000 	.word	0x7ff00000
 800a394:	7ca00000 	.word	0x7ca00000
 800a398:	7fefffff 	.word	0x7fefffff
 800a39c:	f014 0310 	ands.w	r3, r4, #16
 800a3a0:	bf18      	it	ne
 800a3a2:	236a      	movne	r3, #106	@ 0x6a
 800a3a4:	4ea9      	ldr	r6, [pc, #676]	@ (800a64c <_strtod_l+0x854>)
 800a3a6:	9308      	str	r3, [sp, #32]
 800a3a8:	4650      	mov	r0, sl
 800a3aa:	4659      	mov	r1, fp
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	07e2      	lsls	r2, r4, #31
 800a3b0:	d504      	bpl.n	800a3bc <_strtod_l+0x5c4>
 800a3b2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a3b6:	f7f6 f927 	bl	8000608 <__aeabi_dmul>
 800a3ba:	2301      	movs	r3, #1
 800a3bc:	1064      	asrs	r4, r4, #1
 800a3be:	f106 0608 	add.w	r6, r6, #8
 800a3c2:	d1f4      	bne.n	800a3ae <_strtod_l+0x5b6>
 800a3c4:	b10b      	cbz	r3, 800a3ca <_strtod_l+0x5d2>
 800a3c6:	4682      	mov	sl, r0
 800a3c8:	468b      	mov	fp, r1
 800a3ca:	9b08      	ldr	r3, [sp, #32]
 800a3cc:	b1b3      	cbz	r3, 800a3fc <_strtod_l+0x604>
 800a3ce:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a3d2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	4659      	mov	r1, fp
 800a3da:	dd0f      	ble.n	800a3fc <_strtod_l+0x604>
 800a3dc:	2b1f      	cmp	r3, #31
 800a3de:	dd55      	ble.n	800a48c <_strtod_l+0x694>
 800a3e0:	2b34      	cmp	r3, #52	@ 0x34
 800a3e2:	bfde      	ittt	le
 800a3e4:	f04f 33ff 	movle.w	r3, #4294967295
 800a3e8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a3ec:	4093      	lslle	r3, r2
 800a3ee:	f04f 0a00 	mov.w	sl, #0
 800a3f2:	bfcc      	ite	gt
 800a3f4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a3f8:	ea03 0b01 	andle.w	fp, r3, r1
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	2300      	movs	r3, #0
 800a400:	4650      	mov	r0, sl
 800a402:	4659      	mov	r1, fp
 800a404:	f7f6 fb68 	bl	8000ad8 <__aeabi_dcmpeq>
 800a408:	2800      	cmp	r0, #0
 800a40a:	d1a6      	bne.n	800a35a <_strtod_l+0x562>
 800a40c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a40e:	9300      	str	r3, [sp, #0]
 800a410:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a412:	9805      	ldr	r0, [sp, #20]
 800a414:	462b      	mov	r3, r5
 800a416:	463a      	mov	r2, r7
 800a418:	f7ff f8c6 	bl	80095a8 <__s2b>
 800a41c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a41e:	2800      	cmp	r0, #0
 800a420:	f43f af05 	beq.w	800a22e <_strtod_l+0x436>
 800a424:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a426:	2a00      	cmp	r2, #0
 800a428:	eba9 0308 	sub.w	r3, r9, r8
 800a42c:	bfa8      	it	ge
 800a42e:	2300      	movge	r3, #0
 800a430:	9312      	str	r3, [sp, #72]	@ 0x48
 800a432:	2400      	movs	r4, #0
 800a434:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a438:	9316      	str	r3, [sp, #88]	@ 0x58
 800a43a:	46a0      	mov	r8, r4
 800a43c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a43e:	9805      	ldr	r0, [sp, #20]
 800a440:	6859      	ldr	r1, [r3, #4]
 800a442:	f7ff f809 	bl	8009458 <_Balloc>
 800a446:	4681      	mov	r9, r0
 800a448:	2800      	cmp	r0, #0
 800a44a:	f43f aef4 	beq.w	800a236 <_strtod_l+0x43e>
 800a44e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a450:	691a      	ldr	r2, [r3, #16]
 800a452:	3202      	adds	r2, #2
 800a454:	f103 010c 	add.w	r1, r3, #12
 800a458:	0092      	lsls	r2, r2, #2
 800a45a:	300c      	adds	r0, #12
 800a45c:	f001 f900 	bl	800b660 <memcpy>
 800a460:	ec4b ab10 	vmov	d0, sl, fp
 800a464:	9805      	ldr	r0, [sp, #20]
 800a466:	aa1c      	add	r2, sp, #112	@ 0x70
 800a468:	a91b      	add	r1, sp, #108	@ 0x6c
 800a46a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a46e:	f7ff fbd7 	bl	8009c20 <__d2b>
 800a472:	901a      	str	r0, [sp, #104]	@ 0x68
 800a474:	2800      	cmp	r0, #0
 800a476:	f43f aede 	beq.w	800a236 <_strtod_l+0x43e>
 800a47a:	9805      	ldr	r0, [sp, #20]
 800a47c:	2101      	movs	r1, #1
 800a47e:	f7ff f929 	bl	80096d4 <__i2b>
 800a482:	4680      	mov	r8, r0
 800a484:	b948      	cbnz	r0, 800a49a <_strtod_l+0x6a2>
 800a486:	f04f 0800 	mov.w	r8, #0
 800a48a:	e6d4      	b.n	800a236 <_strtod_l+0x43e>
 800a48c:	f04f 32ff 	mov.w	r2, #4294967295
 800a490:	fa02 f303 	lsl.w	r3, r2, r3
 800a494:	ea03 0a0a 	and.w	sl, r3, sl
 800a498:	e7b0      	b.n	800a3fc <_strtod_l+0x604>
 800a49a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a49c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a49e:	2d00      	cmp	r5, #0
 800a4a0:	bfab      	itete	ge
 800a4a2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a4a4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a4a6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a4a8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a4aa:	bfac      	ite	ge
 800a4ac:	18ef      	addge	r7, r5, r3
 800a4ae:	1b5e      	sublt	r6, r3, r5
 800a4b0:	9b08      	ldr	r3, [sp, #32]
 800a4b2:	1aed      	subs	r5, r5, r3
 800a4b4:	4415      	add	r5, r2
 800a4b6:	4b66      	ldr	r3, [pc, #408]	@ (800a650 <_strtod_l+0x858>)
 800a4b8:	3d01      	subs	r5, #1
 800a4ba:	429d      	cmp	r5, r3
 800a4bc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a4c0:	da50      	bge.n	800a564 <_strtod_l+0x76c>
 800a4c2:	1b5b      	subs	r3, r3, r5
 800a4c4:	2b1f      	cmp	r3, #31
 800a4c6:	eba2 0203 	sub.w	r2, r2, r3
 800a4ca:	f04f 0101 	mov.w	r1, #1
 800a4ce:	dc3d      	bgt.n	800a54c <_strtod_l+0x754>
 800a4d0:	fa01 f303 	lsl.w	r3, r1, r3
 800a4d4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	9310      	str	r3, [sp, #64]	@ 0x40
 800a4da:	18bd      	adds	r5, r7, r2
 800a4dc:	9b08      	ldr	r3, [sp, #32]
 800a4de:	42af      	cmp	r7, r5
 800a4e0:	4416      	add	r6, r2
 800a4e2:	441e      	add	r6, r3
 800a4e4:	463b      	mov	r3, r7
 800a4e6:	bfa8      	it	ge
 800a4e8:	462b      	movge	r3, r5
 800a4ea:	42b3      	cmp	r3, r6
 800a4ec:	bfa8      	it	ge
 800a4ee:	4633      	movge	r3, r6
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	bfc2      	ittt	gt
 800a4f4:	1aed      	subgt	r5, r5, r3
 800a4f6:	1af6      	subgt	r6, r6, r3
 800a4f8:	1aff      	subgt	r7, r7, r3
 800a4fa:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	dd16      	ble.n	800a52e <_strtod_l+0x736>
 800a500:	4641      	mov	r1, r8
 800a502:	9805      	ldr	r0, [sp, #20]
 800a504:	461a      	mov	r2, r3
 800a506:	f7ff f9a5 	bl	8009854 <__pow5mult>
 800a50a:	4680      	mov	r8, r0
 800a50c:	2800      	cmp	r0, #0
 800a50e:	d0ba      	beq.n	800a486 <_strtod_l+0x68e>
 800a510:	4601      	mov	r1, r0
 800a512:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a514:	9805      	ldr	r0, [sp, #20]
 800a516:	f7ff f8f3 	bl	8009700 <__multiply>
 800a51a:	900e      	str	r0, [sp, #56]	@ 0x38
 800a51c:	2800      	cmp	r0, #0
 800a51e:	f43f ae8a 	beq.w	800a236 <_strtod_l+0x43e>
 800a522:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a524:	9805      	ldr	r0, [sp, #20]
 800a526:	f7fe ffd7 	bl	80094d8 <_Bfree>
 800a52a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a52c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a52e:	2d00      	cmp	r5, #0
 800a530:	dc1d      	bgt.n	800a56e <_strtod_l+0x776>
 800a532:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a534:	2b00      	cmp	r3, #0
 800a536:	dd23      	ble.n	800a580 <_strtod_l+0x788>
 800a538:	4649      	mov	r1, r9
 800a53a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a53c:	9805      	ldr	r0, [sp, #20]
 800a53e:	f7ff f989 	bl	8009854 <__pow5mult>
 800a542:	4681      	mov	r9, r0
 800a544:	b9e0      	cbnz	r0, 800a580 <_strtod_l+0x788>
 800a546:	f04f 0900 	mov.w	r9, #0
 800a54a:	e674      	b.n	800a236 <_strtod_l+0x43e>
 800a54c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a550:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a554:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a558:	35e2      	adds	r5, #226	@ 0xe2
 800a55a:	fa01 f305 	lsl.w	r3, r1, r5
 800a55e:	9310      	str	r3, [sp, #64]	@ 0x40
 800a560:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a562:	e7ba      	b.n	800a4da <_strtod_l+0x6e2>
 800a564:	2300      	movs	r3, #0
 800a566:	9310      	str	r3, [sp, #64]	@ 0x40
 800a568:	2301      	movs	r3, #1
 800a56a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a56c:	e7b5      	b.n	800a4da <_strtod_l+0x6e2>
 800a56e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a570:	9805      	ldr	r0, [sp, #20]
 800a572:	462a      	mov	r2, r5
 800a574:	f7ff f9c8 	bl	8009908 <__lshift>
 800a578:	901a      	str	r0, [sp, #104]	@ 0x68
 800a57a:	2800      	cmp	r0, #0
 800a57c:	d1d9      	bne.n	800a532 <_strtod_l+0x73a>
 800a57e:	e65a      	b.n	800a236 <_strtod_l+0x43e>
 800a580:	2e00      	cmp	r6, #0
 800a582:	dd07      	ble.n	800a594 <_strtod_l+0x79c>
 800a584:	4649      	mov	r1, r9
 800a586:	9805      	ldr	r0, [sp, #20]
 800a588:	4632      	mov	r2, r6
 800a58a:	f7ff f9bd 	bl	8009908 <__lshift>
 800a58e:	4681      	mov	r9, r0
 800a590:	2800      	cmp	r0, #0
 800a592:	d0d8      	beq.n	800a546 <_strtod_l+0x74e>
 800a594:	2f00      	cmp	r7, #0
 800a596:	dd08      	ble.n	800a5aa <_strtod_l+0x7b2>
 800a598:	4641      	mov	r1, r8
 800a59a:	9805      	ldr	r0, [sp, #20]
 800a59c:	463a      	mov	r2, r7
 800a59e:	f7ff f9b3 	bl	8009908 <__lshift>
 800a5a2:	4680      	mov	r8, r0
 800a5a4:	2800      	cmp	r0, #0
 800a5a6:	f43f ae46 	beq.w	800a236 <_strtod_l+0x43e>
 800a5aa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a5ac:	9805      	ldr	r0, [sp, #20]
 800a5ae:	464a      	mov	r2, r9
 800a5b0:	f7ff fa32 	bl	8009a18 <__mdiff>
 800a5b4:	4604      	mov	r4, r0
 800a5b6:	2800      	cmp	r0, #0
 800a5b8:	f43f ae3d 	beq.w	800a236 <_strtod_l+0x43e>
 800a5bc:	68c3      	ldr	r3, [r0, #12]
 800a5be:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	60c3      	str	r3, [r0, #12]
 800a5c4:	4641      	mov	r1, r8
 800a5c6:	f7ff fa0b 	bl	80099e0 <__mcmp>
 800a5ca:	2800      	cmp	r0, #0
 800a5cc:	da46      	bge.n	800a65c <_strtod_l+0x864>
 800a5ce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a5d0:	ea53 030a 	orrs.w	r3, r3, sl
 800a5d4:	d16c      	bne.n	800a6b0 <_strtod_l+0x8b8>
 800a5d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d168      	bne.n	800a6b0 <_strtod_l+0x8b8>
 800a5de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a5e2:	0d1b      	lsrs	r3, r3, #20
 800a5e4:	051b      	lsls	r3, r3, #20
 800a5e6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a5ea:	d961      	bls.n	800a6b0 <_strtod_l+0x8b8>
 800a5ec:	6963      	ldr	r3, [r4, #20]
 800a5ee:	b913      	cbnz	r3, 800a5f6 <_strtod_l+0x7fe>
 800a5f0:	6923      	ldr	r3, [r4, #16]
 800a5f2:	2b01      	cmp	r3, #1
 800a5f4:	dd5c      	ble.n	800a6b0 <_strtod_l+0x8b8>
 800a5f6:	4621      	mov	r1, r4
 800a5f8:	2201      	movs	r2, #1
 800a5fa:	9805      	ldr	r0, [sp, #20]
 800a5fc:	f7ff f984 	bl	8009908 <__lshift>
 800a600:	4641      	mov	r1, r8
 800a602:	4604      	mov	r4, r0
 800a604:	f7ff f9ec 	bl	80099e0 <__mcmp>
 800a608:	2800      	cmp	r0, #0
 800a60a:	dd51      	ble.n	800a6b0 <_strtod_l+0x8b8>
 800a60c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a610:	9a08      	ldr	r2, [sp, #32]
 800a612:	0d1b      	lsrs	r3, r3, #20
 800a614:	051b      	lsls	r3, r3, #20
 800a616:	2a00      	cmp	r2, #0
 800a618:	d06b      	beq.n	800a6f2 <_strtod_l+0x8fa>
 800a61a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a61e:	d868      	bhi.n	800a6f2 <_strtod_l+0x8fa>
 800a620:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a624:	f67f ae9d 	bls.w	800a362 <_strtod_l+0x56a>
 800a628:	4b0a      	ldr	r3, [pc, #40]	@ (800a654 <_strtod_l+0x85c>)
 800a62a:	4650      	mov	r0, sl
 800a62c:	4659      	mov	r1, fp
 800a62e:	2200      	movs	r2, #0
 800a630:	f7f5 ffea 	bl	8000608 <__aeabi_dmul>
 800a634:	4b08      	ldr	r3, [pc, #32]	@ (800a658 <_strtod_l+0x860>)
 800a636:	400b      	ands	r3, r1
 800a638:	4682      	mov	sl, r0
 800a63a:	468b      	mov	fp, r1
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	f47f ae05 	bne.w	800a24c <_strtod_l+0x454>
 800a642:	9a05      	ldr	r2, [sp, #20]
 800a644:	2322      	movs	r3, #34	@ 0x22
 800a646:	6013      	str	r3, [r2, #0]
 800a648:	e600      	b.n	800a24c <_strtod_l+0x454>
 800a64a:	bf00      	nop
 800a64c:	0800d850 	.word	0x0800d850
 800a650:	fffffc02 	.word	0xfffffc02
 800a654:	39500000 	.word	0x39500000
 800a658:	7ff00000 	.word	0x7ff00000
 800a65c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a660:	d165      	bne.n	800a72e <_strtod_l+0x936>
 800a662:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a664:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a668:	b35a      	cbz	r2, 800a6c2 <_strtod_l+0x8ca>
 800a66a:	4a9f      	ldr	r2, [pc, #636]	@ (800a8e8 <_strtod_l+0xaf0>)
 800a66c:	4293      	cmp	r3, r2
 800a66e:	d12b      	bne.n	800a6c8 <_strtod_l+0x8d0>
 800a670:	9b08      	ldr	r3, [sp, #32]
 800a672:	4651      	mov	r1, sl
 800a674:	b303      	cbz	r3, 800a6b8 <_strtod_l+0x8c0>
 800a676:	4b9d      	ldr	r3, [pc, #628]	@ (800a8ec <_strtod_l+0xaf4>)
 800a678:	465a      	mov	r2, fp
 800a67a:	4013      	ands	r3, r2
 800a67c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a680:	f04f 32ff 	mov.w	r2, #4294967295
 800a684:	d81b      	bhi.n	800a6be <_strtod_l+0x8c6>
 800a686:	0d1b      	lsrs	r3, r3, #20
 800a688:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a68c:	fa02 f303 	lsl.w	r3, r2, r3
 800a690:	4299      	cmp	r1, r3
 800a692:	d119      	bne.n	800a6c8 <_strtod_l+0x8d0>
 800a694:	4b96      	ldr	r3, [pc, #600]	@ (800a8f0 <_strtod_l+0xaf8>)
 800a696:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a698:	429a      	cmp	r2, r3
 800a69a:	d102      	bne.n	800a6a2 <_strtod_l+0x8aa>
 800a69c:	3101      	adds	r1, #1
 800a69e:	f43f adca 	beq.w	800a236 <_strtod_l+0x43e>
 800a6a2:	4b92      	ldr	r3, [pc, #584]	@ (800a8ec <_strtod_l+0xaf4>)
 800a6a4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a6a6:	401a      	ands	r2, r3
 800a6a8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a6ac:	f04f 0a00 	mov.w	sl, #0
 800a6b0:	9b08      	ldr	r3, [sp, #32]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d1b8      	bne.n	800a628 <_strtod_l+0x830>
 800a6b6:	e5c9      	b.n	800a24c <_strtod_l+0x454>
 800a6b8:	f04f 33ff 	mov.w	r3, #4294967295
 800a6bc:	e7e8      	b.n	800a690 <_strtod_l+0x898>
 800a6be:	4613      	mov	r3, r2
 800a6c0:	e7e6      	b.n	800a690 <_strtod_l+0x898>
 800a6c2:	ea53 030a 	orrs.w	r3, r3, sl
 800a6c6:	d0a1      	beq.n	800a60c <_strtod_l+0x814>
 800a6c8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a6ca:	b1db      	cbz	r3, 800a704 <_strtod_l+0x90c>
 800a6cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a6ce:	4213      	tst	r3, r2
 800a6d0:	d0ee      	beq.n	800a6b0 <_strtod_l+0x8b8>
 800a6d2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6d4:	9a08      	ldr	r2, [sp, #32]
 800a6d6:	4650      	mov	r0, sl
 800a6d8:	4659      	mov	r1, fp
 800a6da:	b1bb      	cbz	r3, 800a70c <_strtod_l+0x914>
 800a6dc:	f7ff fb6e 	bl	8009dbc <sulp>
 800a6e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a6e4:	ec53 2b10 	vmov	r2, r3, d0
 800a6e8:	f7f5 fdd8 	bl	800029c <__adddf3>
 800a6ec:	4682      	mov	sl, r0
 800a6ee:	468b      	mov	fp, r1
 800a6f0:	e7de      	b.n	800a6b0 <_strtod_l+0x8b8>
 800a6f2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a6f6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a6fa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a6fe:	f04f 3aff 	mov.w	sl, #4294967295
 800a702:	e7d5      	b.n	800a6b0 <_strtod_l+0x8b8>
 800a704:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a706:	ea13 0f0a 	tst.w	r3, sl
 800a70a:	e7e1      	b.n	800a6d0 <_strtod_l+0x8d8>
 800a70c:	f7ff fb56 	bl	8009dbc <sulp>
 800a710:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a714:	ec53 2b10 	vmov	r2, r3, d0
 800a718:	f7f5 fdbe 	bl	8000298 <__aeabi_dsub>
 800a71c:	2200      	movs	r2, #0
 800a71e:	2300      	movs	r3, #0
 800a720:	4682      	mov	sl, r0
 800a722:	468b      	mov	fp, r1
 800a724:	f7f6 f9d8 	bl	8000ad8 <__aeabi_dcmpeq>
 800a728:	2800      	cmp	r0, #0
 800a72a:	d0c1      	beq.n	800a6b0 <_strtod_l+0x8b8>
 800a72c:	e619      	b.n	800a362 <_strtod_l+0x56a>
 800a72e:	4641      	mov	r1, r8
 800a730:	4620      	mov	r0, r4
 800a732:	f7ff facd 	bl	8009cd0 <__ratio>
 800a736:	ec57 6b10 	vmov	r6, r7, d0
 800a73a:	2200      	movs	r2, #0
 800a73c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a740:	4630      	mov	r0, r6
 800a742:	4639      	mov	r1, r7
 800a744:	f7f6 f9dc 	bl	8000b00 <__aeabi_dcmple>
 800a748:	2800      	cmp	r0, #0
 800a74a:	d06f      	beq.n	800a82c <_strtod_l+0xa34>
 800a74c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d17a      	bne.n	800a848 <_strtod_l+0xa50>
 800a752:	f1ba 0f00 	cmp.w	sl, #0
 800a756:	d158      	bne.n	800a80a <_strtod_l+0xa12>
 800a758:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a75a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d15a      	bne.n	800a818 <_strtod_l+0xa20>
 800a762:	4b64      	ldr	r3, [pc, #400]	@ (800a8f4 <_strtod_l+0xafc>)
 800a764:	2200      	movs	r2, #0
 800a766:	4630      	mov	r0, r6
 800a768:	4639      	mov	r1, r7
 800a76a:	f7f6 f9bf 	bl	8000aec <__aeabi_dcmplt>
 800a76e:	2800      	cmp	r0, #0
 800a770:	d159      	bne.n	800a826 <_strtod_l+0xa2e>
 800a772:	4630      	mov	r0, r6
 800a774:	4639      	mov	r1, r7
 800a776:	4b60      	ldr	r3, [pc, #384]	@ (800a8f8 <_strtod_l+0xb00>)
 800a778:	2200      	movs	r2, #0
 800a77a:	f7f5 ff45 	bl	8000608 <__aeabi_dmul>
 800a77e:	4606      	mov	r6, r0
 800a780:	460f      	mov	r7, r1
 800a782:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a786:	9606      	str	r6, [sp, #24]
 800a788:	9307      	str	r3, [sp, #28]
 800a78a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a78e:	4d57      	ldr	r5, [pc, #348]	@ (800a8ec <_strtod_l+0xaf4>)
 800a790:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a794:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a796:	401d      	ands	r5, r3
 800a798:	4b58      	ldr	r3, [pc, #352]	@ (800a8fc <_strtod_l+0xb04>)
 800a79a:	429d      	cmp	r5, r3
 800a79c:	f040 80b2 	bne.w	800a904 <_strtod_l+0xb0c>
 800a7a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a7a2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a7a6:	ec4b ab10 	vmov	d0, sl, fp
 800a7aa:	f7ff f9c9 	bl	8009b40 <__ulp>
 800a7ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a7b2:	ec51 0b10 	vmov	r0, r1, d0
 800a7b6:	f7f5 ff27 	bl	8000608 <__aeabi_dmul>
 800a7ba:	4652      	mov	r2, sl
 800a7bc:	465b      	mov	r3, fp
 800a7be:	f7f5 fd6d 	bl	800029c <__adddf3>
 800a7c2:	460b      	mov	r3, r1
 800a7c4:	4949      	ldr	r1, [pc, #292]	@ (800a8ec <_strtod_l+0xaf4>)
 800a7c6:	4a4e      	ldr	r2, [pc, #312]	@ (800a900 <_strtod_l+0xb08>)
 800a7c8:	4019      	ands	r1, r3
 800a7ca:	4291      	cmp	r1, r2
 800a7cc:	4682      	mov	sl, r0
 800a7ce:	d942      	bls.n	800a856 <_strtod_l+0xa5e>
 800a7d0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a7d2:	4b47      	ldr	r3, [pc, #284]	@ (800a8f0 <_strtod_l+0xaf8>)
 800a7d4:	429a      	cmp	r2, r3
 800a7d6:	d103      	bne.n	800a7e0 <_strtod_l+0x9e8>
 800a7d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a7da:	3301      	adds	r3, #1
 800a7dc:	f43f ad2b 	beq.w	800a236 <_strtod_l+0x43e>
 800a7e0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a8f0 <_strtod_l+0xaf8>
 800a7e4:	f04f 3aff 	mov.w	sl, #4294967295
 800a7e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a7ea:	9805      	ldr	r0, [sp, #20]
 800a7ec:	f7fe fe74 	bl	80094d8 <_Bfree>
 800a7f0:	9805      	ldr	r0, [sp, #20]
 800a7f2:	4649      	mov	r1, r9
 800a7f4:	f7fe fe70 	bl	80094d8 <_Bfree>
 800a7f8:	9805      	ldr	r0, [sp, #20]
 800a7fa:	4641      	mov	r1, r8
 800a7fc:	f7fe fe6c 	bl	80094d8 <_Bfree>
 800a800:	9805      	ldr	r0, [sp, #20]
 800a802:	4621      	mov	r1, r4
 800a804:	f7fe fe68 	bl	80094d8 <_Bfree>
 800a808:	e618      	b.n	800a43c <_strtod_l+0x644>
 800a80a:	f1ba 0f01 	cmp.w	sl, #1
 800a80e:	d103      	bne.n	800a818 <_strtod_l+0xa20>
 800a810:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a812:	2b00      	cmp	r3, #0
 800a814:	f43f ada5 	beq.w	800a362 <_strtod_l+0x56a>
 800a818:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a8c8 <_strtod_l+0xad0>
 800a81c:	4f35      	ldr	r7, [pc, #212]	@ (800a8f4 <_strtod_l+0xafc>)
 800a81e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a822:	2600      	movs	r6, #0
 800a824:	e7b1      	b.n	800a78a <_strtod_l+0x992>
 800a826:	4f34      	ldr	r7, [pc, #208]	@ (800a8f8 <_strtod_l+0xb00>)
 800a828:	2600      	movs	r6, #0
 800a82a:	e7aa      	b.n	800a782 <_strtod_l+0x98a>
 800a82c:	4b32      	ldr	r3, [pc, #200]	@ (800a8f8 <_strtod_l+0xb00>)
 800a82e:	4630      	mov	r0, r6
 800a830:	4639      	mov	r1, r7
 800a832:	2200      	movs	r2, #0
 800a834:	f7f5 fee8 	bl	8000608 <__aeabi_dmul>
 800a838:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a83a:	4606      	mov	r6, r0
 800a83c:	460f      	mov	r7, r1
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d09f      	beq.n	800a782 <_strtod_l+0x98a>
 800a842:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a846:	e7a0      	b.n	800a78a <_strtod_l+0x992>
 800a848:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a8d0 <_strtod_l+0xad8>
 800a84c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a850:	ec57 6b17 	vmov	r6, r7, d7
 800a854:	e799      	b.n	800a78a <_strtod_l+0x992>
 800a856:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a85a:	9b08      	ldr	r3, [sp, #32]
 800a85c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a860:	2b00      	cmp	r3, #0
 800a862:	d1c1      	bne.n	800a7e8 <_strtod_l+0x9f0>
 800a864:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a868:	0d1b      	lsrs	r3, r3, #20
 800a86a:	051b      	lsls	r3, r3, #20
 800a86c:	429d      	cmp	r5, r3
 800a86e:	d1bb      	bne.n	800a7e8 <_strtod_l+0x9f0>
 800a870:	4630      	mov	r0, r6
 800a872:	4639      	mov	r1, r7
 800a874:	f7f6 fa28 	bl	8000cc8 <__aeabi_d2lz>
 800a878:	f7f5 fe98 	bl	80005ac <__aeabi_l2d>
 800a87c:	4602      	mov	r2, r0
 800a87e:	460b      	mov	r3, r1
 800a880:	4630      	mov	r0, r6
 800a882:	4639      	mov	r1, r7
 800a884:	f7f5 fd08 	bl	8000298 <__aeabi_dsub>
 800a888:	460b      	mov	r3, r1
 800a88a:	4602      	mov	r2, r0
 800a88c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a890:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a894:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a896:	ea46 060a 	orr.w	r6, r6, sl
 800a89a:	431e      	orrs	r6, r3
 800a89c:	d06f      	beq.n	800a97e <_strtod_l+0xb86>
 800a89e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a8d8 <_strtod_l+0xae0>)
 800a8a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8a4:	f7f6 f922 	bl	8000aec <__aeabi_dcmplt>
 800a8a8:	2800      	cmp	r0, #0
 800a8aa:	f47f accf 	bne.w	800a24c <_strtod_l+0x454>
 800a8ae:	a30c      	add	r3, pc, #48	@ (adr r3, 800a8e0 <_strtod_l+0xae8>)
 800a8b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a8b8:	f7f6 f936 	bl	8000b28 <__aeabi_dcmpgt>
 800a8bc:	2800      	cmp	r0, #0
 800a8be:	d093      	beq.n	800a7e8 <_strtod_l+0x9f0>
 800a8c0:	e4c4      	b.n	800a24c <_strtod_l+0x454>
 800a8c2:	bf00      	nop
 800a8c4:	f3af 8000 	nop.w
 800a8c8:	00000000 	.word	0x00000000
 800a8cc:	bff00000 	.word	0xbff00000
 800a8d0:	00000000 	.word	0x00000000
 800a8d4:	3ff00000 	.word	0x3ff00000
 800a8d8:	94a03595 	.word	0x94a03595
 800a8dc:	3fdfffff 	.word	0x3fdfffff
 800a8e0:	35afe535 	.word	0x35afe535
 800a8e4:	3fe00000 	.word	0x3fe00000
 800a8e8:	000fffff 	.word	0x000fffff
 800a8ec:	7ff00000 	.word	0x7ff00000
 800a8f0:	7fefffff 	.word	0x7fefffff
 800a8f4:	3ff00000 	.word	0x3ff00000
 800a8f8:	3fe00000 	.word	0x3fe00000
 800a8fc:	7fe00000 	.word	0x7fe00000
 800a900:	7c9fffff 	.word	0x7c9fffff
 800a904:	9b08      	ldr	r3, [sp, #32]
 800a906:	b323      	cbz	r3, 800a952 <_strtod_l+0xb5a>
 800a908:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a90c:	d821      	bhi.n	800a952 <_strtod_l+0xb5a>
 800a90e:	a328      	add	r3, pc, #160	@ (adr r3, 800a9b0 <_strtod_l+0xbb8>)
 800a910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a914:	4630      	mov	r0, r6
 800a916:	4639      	mov	r1, r7
 800a918:	f7f6 f8f2 	bl	8000b00 <__aeabi_dcmple>
 800a91c:	b1a0      	cbz	r0, 800a948 <_strtod_l+0xb50>
 800a91e:	4639      	mov	r1, r7
 800a920:	4630      	mov	r0, r6
 800a922:	f7f6 f949 	bl	8000bb8 <__aeabi_d2uiz>
 800a926:	2801      	cmp	r0, #1
 800a928:	bf38      	it	cc
 800a92a:	2001      	movcc	r0, #1
 800a92c:	f7f5 fdf2 	bl	8000514 <__aeabi_ui2d>
 800a930:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a932:	4606      	mov	r6, r0
 800a934:	460f      	mov	r7, r1
 800a936:	b9fb      	cbnz	r3, 800a978 <_strtod_l+0xb80>
 800a938:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a93c:	9014      	str	r0, [sp, #80]	@ 0x50
 800a93e:	9315      	str	r3, [sp, #84]	@ 0x54
 800a940:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a944:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a948:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a94a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a94e:	1b5b      	subs	r3, r3, r5
 800a950:	9311      	str	r3, [sp, #68]	@ 0x44
 800a952:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a956:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a95a:	f7ff f8f1 	bl	8009b40 <__ulp>
 800a95e:	4650      	mov	r0, sl
 800a960:	ec53 2b10 	vmov	r2, r3, d0
 800a964:	4659      	mov	r1, fp
 800a966:	f7f5 fe4f 	bl	8000608 <__aeabi_dmul>
 800a96a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a96e:	f7f5 fc95 	bl	800029c <__adddf3>
 800a972:	4682      	mov	sl, r0
 800a974:	468b      	mov	fp, r1
 800a976:	e770      	b.n	800a85a <_strtod_l+0xa62>
 800a978:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a97c:	e7e0      	b.n	800a940 <_strtod_l+0xb48>
 800a97e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a9b8 <_strtod_l+0xbc0>)
 800a980:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a984:	f7f6 f8b2 	bl	8000aec <__aeabi_dcmplt>
 800a988:	e798      	b.n	800a8bc <_strtod_l+0xac4>
 800a98a:	2300      	movs	r3, #0
 800a98c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a98e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a990:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a992:	6013      	str	r3, [r2, #0]
 800a994:	f7ff ba6d 	b.w	8009e72 <_strtod_l+0x7a>
 800a998:	2a65      	cmp	r2, #101	@ 0x65
 800a99a:	f43f ab66 	beq.w	800a06a <_strtod_l+0x272>
 800a99e:	2a45      	cmp	r2, #69	@ 0x45
 800a9a0:	f43f ab63 	beq.w	800a06a <_strtod_l+0x272>
 800a9a4:	2301      	movs	r3, #1
 800a9a6:	f7ff bb9e 	b.w	800a0e6 <_strtod_l+0x2ee>
 800a9aa:	bf00      	nop
 800a9ac:	f3af 8000 	nop.w
 800a9b0:	ffc00000 	.word	0xffc00000
 800a9b4:	41dfffff 	.word	0x41dfffff
 800a9b8:	94a03595 	.word	0x94a03595
 800a9bc:	3fcfffff 	.word	0x3fcfffff

0800a9c0 <_strtod_r>:
 800a9c0:	4b01      	ldr	r3, [pc, #4]	@ (800a9c8 <_strtod_r+0x8>)
 800a9c2:	f7ff ba19 	b.w	8009df8 <_strtod_l>
 800a9c6:	bf00      	nop
 800a9c8:	20000094 	.word	0x20000094

0800a9cc <_strtol_l.constprop.0>:
 800a9cc:	2b24      	cmp	r3, #36	@ 0x24
 800a9ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9d2:	4686      	mov	lr, r0
 800a9d4:	4690      	mov	r8, r2
 800a9d6:	d801      	bhi.n	800a9dc <_strtol_l.constprop.0+0x10>
 800a9d8:	2b01      	cmp	r3, #1
 800a9da:	d106      	bne.n	800a9ea <_strtol_l.constprop.0+0x1e>
 800a9dc:	f7fd fdba 	bl	8008554 <__errno>
 800a9e0:	2316      	movs	r3, #22
 800a9e2:	6003      	str	r3, [r0, #0]
 800a9e4:	2000      	movs	r0, #0
 800a9e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9ea:	4834      	ldr	r0, [pc, #208]	@ (800aabc <_strtol_l.constprop.0+0xf0>)
 800a9ec:	460d      	mov	r5, r1
 800a9ee:	462a      	mov	r2, r5
 800a9f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a9f4:	5d06      	ldrb	r6, [r0, r4]
 800a9f6:	f016 0608 	ands.w	r6, r6, #8
 800a9fa:	d1f8      	bne.n	800a9ee <_strtol_l.constprop.0+0x22>
 800a9fc:	2c2d      	cmp	r4, #45	@ 0x2d
 800a9fe:	d12d      	bne.n	800aa5c <_strtol_l.constprop.0+0x90>
 800aa00:	782c      	ldrb	r4, [r5, #0]
 800aa02:	2601      	movs	r6, #1
 800aa04:	1c95      	adds	r5, r2, #2
 800aa06:	f033 0210 	bics.w	r2, r3, #16
 800aa0a:	d109      	bne.n	800aa20 <_strtol_l.constprop.0+0x54>
 800aa0c:	2c30      	cmp	r4, #48	@ 0x30
 800aa0e:	d12a      	bne.n	800aa66 <_strtol_l.constprop.0+0x9a>
 800aa10:	782a      	ldrb	r2, [r5, #0]
 800aa12:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800aa16:	2a58      	cmp	r2, #88	@ 0x58
 800aa18:	d125      	bne.n	800aa66 <_strtol_l.constprop.0+0x9a>
 800aa1a:	786c      	ldrb	r4, [r5, #1]
 800aa1c:	2310      	movs	r3, #16
 800aa1e:	3502      	adds	r5, #2
 800aa20:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800aa24:	f10c 3cff 	add.w	ip, ip, #4294967295
 800aa28:	2200      	movs	r2, #0
 800aa2a:	fbbc f9f3 	udiv	r9, ip, r3
 800aa2e:	4610      	mov	r0, r2
 800aa30:	fb03 ca19 	mls	sl, r3, r9, ip
 800aa34:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800aa38:	2f09      	cmp	r7, #9
 800aa3a:	d81b      	bhi.n	800aa74 <_strtol_l.constprop.0+0xa8>
 800aa3c:	463c      	mov	r4, r7
 800aa3e:	42a3      	cmp	r3, r4
 800aa40:	dd27      	ble.n	800aa92 <_strtol_l.constprop.0+0xc6>
 800aa42:	1c57      	adds	r7, r2, #1
 800aa44:	d007      	beq.n	800aa56 <_strtol_l.constprop.0+0x8a>
 800aa46:	4581      	cmp	r9, r0
 800aa48:	d320      	bcc.n	800aa8c <_strtol_l.constprop.0+0xc0>
 800aa4a:	d101      	bne.n	800aa50 <_strtol_l.constprop.0+0x84>
 800aa4c:	45a2      	cmp	sl, r4
 800aa4e:	db1d      	blt.n	800aa8c <_strtol_l.constprop.0+0xc0>
 800aa50:	fb00 4003 	mla	r0, r0, r3, r4
 800aa54:	2201      	movs	r2, #1
 800aa56:	f815 4b01 	ldrb.w	r4, [r5], #1
 800aa5a:	e7eb      	b.n	800aa34 <_strtol_l.constprop.0+0x68>
 800aa5c:	2c2b      	cmp	r4, #43	@ 0x2b
 800aa5e:	bf04      	itt	eq
 800aa60:	782c      	ldrbeq	r4, [r5, #0]
 800aa62:	1c95      	addeq	r5, r2, #2
 800aa64:	e7cf      	b.n	800aa06 <_strtol_l.constprop.0+0x3a>
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d1da      	bne.n	800aa20 <_strtol_l.constprop.0+0x54>
 800aa6a:	2c30      	cmp	r4, #48	@ 0x30
 800aa6c:	bf0c      	ite	eq
 800aa6e:	2308      	moveq	r3, #8
 800aa70:	230a      	movne	r3, #10
 800aa72:	e7d5      	b.n	800aa20 <_strtol_l.constprop.0+0x54>
 800aa74:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800aa78:	2f19      	cmp	r7, #25
 800aa7a:	d801      	bhi.n	800aa80 <_strtol_l.constprop.0+0xb4>
 800aa7c:	3c37      	subs	r4, #55	@ 0x37
 800aa7e:	e7de      	b.n	800aa3e <_strtol_l.constprop.0+0x72>
 800aa80:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800aa84:	2f19      	cmp	r7, #25
 800aa86:	d804      	bhi.n	800aa92 <_strtol_l.constprop.0+0xc6>
 800aa88:	3c57      	subs	r4, #87	@ 0x57
 800aa8a:	e7d8      	b.n	800aa3e <_strtol_l.constprop.0+0x72>
 800aa8c:	f04f 32ff 	mov.w	r2, #4294967295
 800aa90:	e7e1      	b.n	800aa56 <_strtol_l.constprop.0+0x8a>
 800aa92:	1c53      	adds	r3, r2, #1
 800aa94:	d108      	bne.n	800aaa8 <_strtol_l.constprop.0+0xdc>
 800aa96:	2322      	movs	r3, #34	@ 0x22
 800aa98:	f8ce 3000 	str.w	r3, [lr]
 800aa9c:	4660      	mov	r0, ip
 800aa9e:	f1b8 0f00 	cmp.w	r8, #0
 800aaa2:	d0a0      	beq.n	800a9e6 <_strtol_l.constprop.0+0x1a>
 800aaa4:	1e69      	subs	r1, r5, #1
 800aaa6:	e006      	b.n	800aab6 <_strtol_l.constprop.0+0xea>
 800aaa8:	b106      	cbz	r6, 800aaac <_strtol_l.constprop.0+0xe0>
 800aaaa:	4240      	negs	r0, r0
 800aaac:	f1b8 0f00 	cmp.w	r8, #0
 800aab0:	d099      	beq.n	800a9e6 <_strtol_l.constprop.0+0x1a>
 800aab2:	2a00      	cmp	r2, #0
 800aab4:	d1f6      	bne.n	800aaa4 <_strtol_l.constprop.0+0xd8>
 800aab6:	f8c8 1000 	str.w	r1, [r8]
 800aaba:	e794      	b.n	800a9e6 <_strtol_l.constprop.0+0x1a>
 800aabc:	0800d879 	.word	0x0800d879

0800aac0 <_strtol_r>:
 800aac0:	f7ff bf84 	b.w	800a9cc <_strtol_l.constprop.0>

0800aac4 <__ssputs_r>:
 800aac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aac8:	688e      	ldr	r6, [r1, #8]
 800aaca:	461f      	mov	r7, r3
 800aacc:	42be      	cmp	r6, r7
 800aace:	680b      	ldr	r3, [r1, #0]
 800aad0:	4682      	mov	sl, r0
 800aad2:	460c      	mov	r4, r1
 800aad4:	4690      	mov	r8, r2
 800aad6:	d82d      	bhi.n	800ab34 <__ssputs_r+0x70>
 800aad8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aadc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aae0:	d026      	beq.n	800ab30 <__ssputs_r+0x6c>
 800aae2:	6965      	ldr	r5, [r4, #20]
 800aae4:	6909      	ldr	r1, [r1, #16]
 800aae6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aaea:	eba3 0901 	sub.w	r9, r3, r1
 800aaee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aaf2:	1c7b      	adds	r3, r7, #1
 800aaf4:	444b      	add	r3, r9
 800aaf6:	106d      	asrs	r5, r5, #1
 800aaf8:	429d      	cmp	r5, r3
 800aafa:	bf38      	it	cc
 800aafc:	461d      	movcc	r5, r3
 800aafe:	0553      	lsls	r3, r2, #21
 800ab00:	d527      	bpl.n	800ab52 <__ssputs_r+0x8e>
 800ab02:	4629      	mov	r1, r5
 800ab04:	f7fe fc1c 	bl	8009340 <_malloc_r>
 800ab08:	4606      	mov	r6, r0
 800ab0a:	b360      	cbz	r0, 800ab66 <__ssputs_r+0xa2>
 800ab0c:	6921      	ldr	r1, [r4, #16]
 800ab0e:	464a      	mov	r2, r9
 800ab10:	f000 fda6 	bl	800b660 <memcpy>
 800ab14:	89a3      	ldrh	r3, [r4, #12]
 800ab16:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ab1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab1e:	81a3      	strh	r3, [r4, #12]
 800ab20:	6126      	str	r6, [r4, #16]
 800ab22:	6165      	str	r5, [r4, #20]
 800ab24:	444e      	add	r6, r9
 800ab26:	eba5 0509 	sub.w	r5, r5, r9
 800ab2a:	6026      	str	r6, [r4, #0]
 800ab2c:	60a5      	str	r5, [r4, #8]
 800ab2e:	463e      	mov	r6, r7
 800ab30:	42be      	cmp	r6, r7
 800ab32:	d900      	bls.n	800ab36 <__ssputs_r+0x72>
 800ab34:	463e      	mov	r6, r7
 800ab36:	6820      	ldr	r0, [r4, #0]
 800ab38:	4632      	mov	r2, r6
 800ab3a:	4641      	mov	r1, r8
 800ab3c:	f000 fd53 	bl	800b5e6 <memmove>
 800ab40:	68a3      	ldr	r3, [r4, #8]
 800ab42:	1b9b      	subs	r3, r3, r6
 800ab44:	60a3      	str	r3, [r4, #8]
 800ab46:	6823      	ldr	r3, [r4, #0]
 800ab48:	4433      	add	r3, r6
 800ab4a:	6023      	str	r3, [r4, #0]
 800ab4c:	2000      	movs	r0, #0
 800ab4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab52:	462a      	mov	r2, r5
 800ab54:	f001 f919 	bl	800bd8a <_realloc_r>
 800ab58:	4606      	mov	r6, r0
 800ab5a:	2800      	cmp	r0, #0
 800ab5c:	d1e0      	bne.n	800ab20 <__ssputs_r+0x5c>
 800ab5e:	6921      	ldr	r1, [r4, #16]
 800ab60:	4650      	mov	r0, sl
 800ab62:	f7fe fb79 	bl	8009258 <_free_r>
 800ab66:	230c      	movs	r3, #12
 800ab68:	f8ca 3000 	str.w	r3, [sl]
 800ab6c:	89a3      	ldrh	r3, [r4, #12]
 800ab6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab72:	81a3      	strh	r3, [r4, #12]
 800ab74:	f04f 30ff 	mov.w	r0, #4294967295
 800ab78:	e7e9      	b.n	800ab4e <__ssputs_r+0x8a>
	...

0800ab7c <_svfiprintf_r>:
 800ab7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab80:	4698      	mov	r8, r3
 800ab82:	898b      	ldrh	r3, [r1, #12]
 800ab84:	061b      	lsls	r3, r3, #24
 800ab86:	b09d      	sub	sp, #116	@ 0x74
 800ab88:	4607      	mov	r7, r0
 800ab8a:	460d      	mov	r5, r1
 800ab8c:	4614      	mov	r4, r2
 800ab8e:	d510      	bpl.n	800abb2 <_svfiprintf_r+0x36>
 800ab90:	690b      	ldr	r3, [r1, #16]
 800ab92:	b973      	cbnz	r3, 800abb2 <_svfiprintf_r+0x36>
 800ab94:	2140      	movs	r1, #64	@ 0x40
 800ab96:	f7fe fbd3 	bl	8009340 <_malloc_r>
 800ab9a:	6028      	str	r0, [r5, #0]
 800ab9c:	6128      	str	r0, [r5, #16]
 800ab9e:	b930      	cbnz	r0, 800abae <_svfiprintf_r+0x32>
 800aba0:	230c      	movs	r3, #12
 800aba2:	603b      	str	r3, [r7, #0]
 800aba4:	f04f 30ff 	mov.w	r0, #4294967295
 800aba8:	b01d      	add	sp, #116	@ 0x74
 800abaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abae:	2340      	movs	r3, #64	@ 0x40
 800abb0:	616b      	str	r3, [r5, #20]
 800abb2:	2300      	movs	r3, #0
 800abb4:	9309      	str	r3, [sp, #36]	@ 0x24
 800abb6:	2320      	movs	r3, #32
 800abb8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800abbc:	f8cd 800c 	str.w	r8, [sp, #12]
 800abc0:	2330      	movs	r3, #48	@ 0x30
 800abc2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ad60 <_svfiprintf_r+0x1e4>
 800abc6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800abca:	f04f 0901 	mov.w	r9, #1
 800abce:	4623      	mov	r3, r4
 800abd0:	469a      	mov	sl, r3
 800abd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abd6:	b10a      	cbz	r2, 800abdc <_svfiprintf_r+0x60>
 800abd8:	2a25      	cmp	r2, #37	@ 0x25
 800abda:	d1f9      	bne.n	800abd0 <_svfiprintf_r+0x54>
 800abdc:	ebba 0b04 	subs.w	fp, sl, r4
 800abe0:	d00b      	beq.n	800abfa <_svfiprintf_r+0x7e>
 800abe2:	465b      	mov	r3, fp
 800abe4:	4622      	mov	r2, r4
 800abe6:	4629      	mov	r1, r5
 800abe8:	4638      	mov	r0, r7
 800abea:	f7ff ff6b 	bl	800aac4 <__ssputs_r>
 800abee:	3001      	adds	r0, #1
 800abf0:	f000 80a7 	beq.w	800ad42 <_svfiprintf_r+0x1c6>
 800abf4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800abf6:	445a      	add	r2, fp
 800abf8:	9209      	str	r2, [sp, #36]	@ 0x24
 800abfa:	f89a 3000 	ldrb.w	r3, [sl]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	f000 809f 	beq.w	800ad42 <_svfiprintf_r+0x1c6>
 800ac04:	2300      	movs	r3, #0
 800ac06:	f04f 32ff 	mov.w	r2, #4294967295
 800ac0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ac0e:	f10a 0a01 	add.w	sl, sl, #1
 800ac12:	9304      	str	r3, [sp, #16]
 800ac14:	9307      	str	r3, [sp, #28]
 800ac16:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ac1a:	931a      	str	r3, [sp, #104]	@ 0x68
 800ac1c:	4654      	mov	r4, sl
 800ac1e:	2205      	movs	r2, #5
 800ac20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac24:	484e      	ldr	r0, [pc, #312]	@ (800ad60 <_svfiprintf_r+0x1e4>)
 800ac26:	f7f5 fadb 	bl	80001e0 <memchr>
 800ac2a:	9a04      	ldr	r2, [sp, #16]
 800ac2c:	b9d8      	cbnz	r0, 800ac66 <_svfiprintf_r+0xea>
 800ac2e:	06d0      	lsls	r0, r2, #27
 800ac30:	bf44      	itt	mi
 800ac32:	2320      	movmi	r3, #32
 800ac34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac38:	0711      	lsls	r1, r2, #28
 800ac3a:	bf44      	itt	mi
 800ac3c:	232b      	movmi	r3, #43	@ 0x2b
 800ac3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac42:	f89a 3000 	ldrb.w	r3, [sl]
 800ac46:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac48:	d015      	beq.n	800ac76 <_svfiprintf_r+0xfa>
 800ac4a:	9a07      	ldr	r2, [sp, #28]
 800ac4c:	4654      	mov	r4, sl
 800ac4e:	2000      	movs	r0, #0
 800ac50:	f04f 0c0a 	mov.w	ip, #10
 800ac54:	4621      	mov	r1, r4
 800ac56:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac5a:	3b30      	subs	r3, #48	@ 0x30
 800ac5c:	2b09      	cmp	r3, #9
 800ac5e:	d94b      	bls.n	800acf8 <_svfiprintf_r+0x17c>
 800ac60:	b1b0      	cbz	r0, 800ac90 <_svfiprintf_r+0x114>
 800ac62:	9207      	str	r2, [sp, #28]
 800ac64:	e014      	b.n	800ac90 <_svfiprintf_r+0x114>
 800ac66:	eba0 0308 	sub.w	r3, r0, r8
 800ac6a:	fa09 f303 	lsl.w	r3, r9, r3
 800ac6e:	4313      	orrs	r3, r2
 800ac70:	9304      	str	r3, [sp, #16]
 800ac72:	46a2      	mov	sl, r4
 800ac74:	e7d2      	b.n	800ac1c <_svfiprintf_r+0xa0>
 800ac76:	9b03      	ldr	r3, [sp, #12]
 800ac78:	1d19      	adds	r1, r3, #4
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	9103      	str	r1, [sp, #12]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	bfbb      	ittet	lt
 800ac82:	425b      	neglt	r3, r3
 800ac84:	f042 0202 	orrlt.w	r2, r2, #2
 800ac88:	9307      	strge	r3, [sp, #28]
 800ac8a:	9307      	strlt	r3, [sp, #28]
 800ac8c:	bfb8      	it	lt
 800ac8e:	9204      	strlt	r2, [sp, #16]
 800ac90:	7823      	ldrb	r3, [r4, #0]
 800ac92:	2b2e      	cmp	r3, #46	@ 0x2e
 800ac94:	d10a      	bne.n	800acac <_svfiprintf_r+0x130>
 800ac96:	7863      	ldrb	r3, [r4, #1]
 800ac98:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac9a:	d132      	bne.n	800ad02 <_svfiprintf_r+0x186>
 800ac9c:	9b03      	ldr	r3, [sp, #12]
 800ac9e:	1d1a      	adds	r2, r3, #4
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	9203      	str	r2, [sp, #12]
 800aca4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aca8:	3402      	adds	r4, #2
 800acaa:	9305      	str	r3, [sp, #20]
 800acac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ad70 <_svfiprintf_r+0x1f4>
 800acb0:	7821      	ldrb	r1, [r4, #0]
 800acb2:	2203      	movs	r2, #3
 800acb4:	4650      	mov	r0, sl
 800acb6:	f7f5 fa93 	bl	80001e0 <memchr>
 800acba:	b138      	cbz	r0, 800accc <_svfiprintf_r+0x150>
 800acbc:	9b04      	ldr	r3, [sp, #16]
 800acbe:	eba0 000a 	sub.w	r0, r0, sl
 800acc2:	2240      	movs	r2, #64	@ 0x40
 800acc4:	4082      	lsls	r2, r0
 800acc6:	4313      	orrs	r3, r2
 800acc8:	3401      	adds	r4, #1
 800acca:	9304      	str	r3, [sp, #16]
 800accc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acd0:	4824      	ldr	r0, [pc, #144]	@ (800ad64 <_svfiprintf_r+0x1e8>)
 800acd2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800acd6:	2206      	movs	r2, #6
 800acd8:	f7f5 fa82 	bl	80001e0 <memchr>
 800acdc:	2800      	cmp	r0, #0
 800acde:	d036      	beq.n	800ad4e <_svfiprintf_r+0x1d2>
 800ace0:	4b21      	ldr	r3, [pc, #132]	@ (800ad68 <_svfiprintf_r+0x1ec>)
 800ace2:	bb1b      	cbnz	r3, 800ad2c <_svfiprintf_r+0x1b0>
 800ace4:	9b03      	ldr	r3, [sp, #12]
 800ace6:	3307      	adds	r3, #7
 800ace8:	f023 0307 	bic.w	r3, r3, #7
 800acec:	3308      	adds	r3, #8
 800acee:	9303      	str	r3, [sp, #12]
 800acf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acf2:	4433      	add	r3, r6
 800acf4:	9309      	str	r3, [sp, #36]	@ 0x24
 800acf6:	e76a      	b.n	800abce <_svfiprintf_r+0x52>
 800acf8:	fb0c 3202 	mla	r2, ip, r2, r3
 800acfc:	460c      	mov	r4, r1
 800acfe:	2001      	movs	r0, #1
 800ad00:	e7a8      	b.n	800ac54 <_svfiprintf_r+0xd8>
 800ad02:	2300      	movs	r3, #0
 800ad04:	3401      	adds	r4, #1
 800ad06:	9305      	str	r3, [sp, #20]
 800ad08:	4619      	mov	r1, r3
 800ad0a:	f04f 0c0a 	mov.w	ip, #10
 800ad0e:	4620      	mov	r0, r4
 800ad10:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad14:	3a30      	subs	r2, #48	@ 0x30
 800ad16:	2a09      	cmp	r2, #9
 800ad18:	d903      	bls.n	800ad22 <_svfiprintf_r+0x1a6>
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d0c6      	beq.n	800acac <_svfiprintf_r+0x130>
 800ad1e:	9105      	str	r1, [sp, #20]
 800ad20:	e7c4      	b.n	800acac <_svfiprintf_r+0x130>
 800ad22:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad26:	4604      	mov	r4, r0
 800ad28:	2301      	movs	r3, #1
 800ad2a:	e7f0      	b.n	800ad0e <_svfiprintf_r+0x192>
 800ad2c:	ab03      	add	r3, sp, #12
 800ad2e:	9300      	str	r3, [sp, #0]
 800ad30:	462a      	mov	r2, r5
 800ad32:	4b0e      	ldr	r3, [pc, #56]	@ (800ad6c <_svfiprintf_r+0x1f0>)
 800ad34:	a904      	add	r1, sp, #16
 800ad36:	4638      	mov	r0, r7
 800ad38:	f7fc fc68 	bl	800760c <_printf_float>
 800ad3c:	1c42      	adds	r2, r0, #1
 800ad3e:	4606      	mov	r6, r0
 800ad40:	d1d6      	bne.n	800acf0 <_svfiprintf_r+0x174>
 800ad42:	89ab      	ldrh	r3, [r5, #12]
 800ad44:	065b      	lsls	r3, r3, #25
 800ad46:	f53f af2d 	bmi.w	800aba4 <_svfiprintf_r+0x28>
 800ad4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ad4c:	e72c      	b.n	800aba8 <_svfiprintf_r+0x2c>
 800ad4e:	ab03      	add	r3, sp, #12
 800ad50:	9300      	str	r3, [sp, #0]
 800ad52:	462a      	mov	r2, r5
 800ad54:	4b05      	ldr	r3, [pc, #20]	@ (800ad6c <_svfiprintf_r+0x1f0>)
 800ad56:	a904      	add	r1, sp, #16
 800ad58:	4638      	mov	r0, r7
 800ad5a:	f7fc feef 	bl	8007b3c <_printf_i>
 800ad5e:	e7ed      	b.n	800ad3c <_svfiprintf_r+0x1c0>
 800ad60:	0800d979 	.word	0x0800d979
 800ad64:	0800d983 	.word	0x0800d983
 800ad68:	0800760d 	.word	0x0800760d
 800ad6c:	0800aac5 	.word	0x0800aac5
 800ad70:	0800d97f 	.word	0x0800d97f

0800ad74 <_sungetc_r>:
 800ad74:	b538      	push	{r3, r4, r5, lr}
 800ad76:	1c4b      	adds	r3, r1, #1
 800ad78:	4614      	mov	r4, r2
 800ad7a:	d103      	bne.n	800ad84 <_sungetc_r+0x10>
 800ad7c:	f04f 35ff 	mov.w	r5, #4294967295
 800ad80:	4628      	mov	r0, r5
 800ad82:	bd38      	pop	{r3, r4, r5, pc}
 800ad84:	8993      	ldrh	r3, [r2, #12]
 800ad86:	f023 0320 	bic.w	r3, r3, #32
 800ad8a:	8193      	strh	r3, [r2, #12]
 800ad8c:	6853      	ldr	r3, [r2, #4]
 800ad8e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800ad90:	b2cd      	uxtb	r5, r1
 800ad92:	b18a      	cbz	r2, 800adb8 <_sungetc_r+0x44>
 800ad94:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800ad96:	429a      	cmp	r2, r3
 800ad98:	dd08      	ble.n	800adac <_sungetc_r+0x38>
 800ad9a:	6823      	ldr	r3, [r4, #0]
 800ad9c:	1e5a      	subs	r2, r3, #1
 800ad9e:	6022      	str	r2, [r4, #0]
 800ada0:	f803 5c01 	strb.w	r5, [r3, #-1]
 800ada4:	6863      	ldr	r3, [r4, #4]
 800ada6:	3301      	adds	r3, #1
 800ada8:	6063      	str	r3, [r4, #4]
 800adaa:	e7e9      	b.n	800ad80 <_sungetc_r+0xc>
 800adac:	4621      	mov	r1, r4
 800adae:	f000 fbe0 	bl	800b572 <__submore>
 800adb2:	2800      	cmp	r0, #0
 800adb4:	d0f1      	beq.n	800ad9a <_sungetc_r+0x26>
 800adb6:	e7e1      	b.n	800ad7c <_sungetc_r+0x8>
 800adb8:	6921      	ldr	r1, [r4, #16]
 800adba:	6822      	ldr	r2, [r4, #0]
 800adbc:	b141      	cbz	r1, 800add0 <_sungetc_r+0x5c>
 800adbe:	4291      	cmp	r1, r2
 800adc0:	d206      	bcs.n	800add0 <_sungetc_r+0x5c>
 800adc2:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800adc6:	42a9      	cmp	r1, r5
 800adc8:	d102      	bne.n	800add0 <_sungetc_r+0x5c>
 800adca:	3a01      	subs	r2, #1
 800adcc:	6022      	str	r2, [r4, #0]
 800adce:	e7ea      	b.n	800ada6 <_sungetc_r+0x32>
 800add0:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800add4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800add8:	6363      	str	r3, [r4, #52]	@ 0x34
 800adda:	2303      	movs	r3, #3
 800addc:	63a3      	str	r3, [r4, #56]	@ 0x38
 800adde:	4623      	mov	r3, r4
 800ade0:	f803 5f46 	strb.w	r5, [r3, #70]!
 800ade4:	6023      	str	r3, [r4, #0]
 800ade6:	2301      	movs	r3, #1
 800ade8:	e7de      	b.n	800ada8 <_sungetc_r+0x34>

0800adea <__ssrefill_r>:
 800adea:	b510      	push	{r4, lr}
 800adec:	460c      	mov	r4, r1
 800adee:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800adf0:	b169      	cbz	r1, 800ae0e <__ssrefill_r+0x24>
 800adf2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800adf6:	4299      	cmp	r1, r3
 800adf8:	d001      	beq.n	800adfe <__ssrefill_r+0x14>
 800adfa:	f7fe fa2d 	bl	8009258 <_free_r>
 800adfe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ae00:	6063      	str	r3, [r4, #4]
 800ae02:	2000      	movs	r0, #0
 800ae04:	6360      	str	r0, [r4, #52]	@ 0x34
 800ae06:	b113      	cbz	r3, 800ae0e <__ssrefill_r+0x24>
 800ae08:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800ae0a:	6023      	str	r3, [r4, #0]
 800ae0c:	bd10      	pop	{r4, pc}
 800ae0e:	6923      	ldr	r3, [r4, #16]
 800ae10:	6023      	str	r3, [r4, #0]
 800ae12:	2300      	movs	r3, #0
 800ae14:	6063      	str	r3, [r4, #4]
 800ae16:	89a3      	ldrh	r3, [r4, #12]
 800ae18:	f043 0320 	orr.w	r3, r3, #32
 800ae1c:	81a3      	strh	r3, [r4, #12]
 800ae1e:	f04f 30ff 	mov.w	r0, #4294967295
 800ae22:	e7f3      	b.n	800ae0c <__ssrefill_r+0x22>

0800ae24 <__ssvfiscanf_r>:
 800ae24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae28:	460c      	mov	r4, r1
 800ae2a:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800ae2e:	2100      	movs	r1, #0
 800ae30:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800ae34:	49a5      	ldr	r1, [pc, #660]	@ (800b0cc <__ssvfiscanf_r+0x2a8>)
 800ae36:	91a0      	str	r1, [sp, #640]	@ 0x280
 800ae38:	f10d 0804 	add.w	r8, sp, #4
 800ae3c:	49a4      	ldr	r1, [pc, #656]	@ (800b0d0 <__ssvfiscanf_r+0x2ac>)
 800ae3e:	4fa5      	ldr	r7, [pc, #660]	@ (800b0d4 <__ssvfiscanf_r+0x2b0>)
 800ae40:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800ae44:	4606      	mov	r6, r0
 800ae46:	91a1      	str	r1, [sp, #644]	@ 0x284
 800ae48:	9300      	str	r3, [sp, #0]
 800ae4a:	7813      	ldrb	r3, [r2, #0]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	f000 8158 	beq.w	800b102 <__ssvfiscanf_r+0x2de>
 800ae52:	5cf9      	ldrb	r1, [r7, r3]
 800ae54:	f011 0108 	ands.w	r1, r1, #8
 800ae58:	f102 0501 	add.w	r5, r2, #1
 800ae5c:	d019      	beq.n	800ae92 <__ssvfiscanf_r+0x6e>
 800ae5e:	6863      	ldr	r3, [r4, #4]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	dd0f      	ble.n	800ae84 <__ssvfiscanf_r+0x60>
 800ae64:	6823      	ldr	r3, [r4, #0]
 800ae66:	781a      	ldrb	r2, [r3, #0]
 800ae68:	5cba      	ldrb	r2, [r7, r2]
 800ae6a:	0712      	lsls	r2, r2, #28
 800ae6c:	d401      	bmi.n	800ae72 <__ssvfiscanf_r+0x4e>
 800ae6e:	462a      	mov	r2, r5
 800ae70:	e7eb      	b.n	800ae4a <__ssvfiscanf_r+0x26>
 800ae72:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800ae74:	3201      	adds	r2, #1
 800ae76:	9245      	str	r2, [sp, #276]	@ 0x114
 800ae78:	6862      	ldr	r2, [r4, #4]
 800ae7a:	3301      	adds	r3, #1
 800ae7c:	3a01      	subs	r2, #1
 800ae7e:	6062      	str	r2, [r4, #4]
 800ae80:	6023      	str	r3, [r4, #0]
 800ae82:	e7ec      	b.n	800ae5e <__ssvfiscanf_r+0x3a>
 800ae84:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ae86:	4621      	mov	r1, r4
 800ae88:	4630      	mov	r0, r6
 800ae8a:	4798      	blx	r3
 800ae8c:	2800      	cmp	r0, #0
 800ae8e:	d0e9      	beq.n	800ae64 <__ssvfiscanf_r+0x40>
 800ae90:	e7ed      	b.n	800ae6e <__ssvfiscanf_r+0x4a>
 800ae92:	2b25      	cmp	r3, #37	@ 0x25
 800ae94:	d012      	beq.n	800aebc <__ssvfiscanf_r+0x98>
 800ae96:	4699      	mov	r9, r3
 800ae98:	6863      	ldr	r3, [r4, #4]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	f340 8093 	ble.w	800afc6 <__ssvfiscanf_r+0x1a2>
 800aea0:	6822      	ldr	r2, [r4, #0]
 800aea2:	7813      	ldrb	r3, [r2, #0]
 800aea4:	454b      	cmp	r3, r9
 800aea6:	f040 812c 	bne.w	800b102 <__ssvfiscanf_r+0x2de>
 800aeaa:	6863      	ldr	r3, [r4, #4]
 800aeac:	3b01      	subs	r3, #1
 800aeae:	6063      	str	r3, [r4, #4]
 800aeb0:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800aeb2:	3201      	adds	r2, #1
 800aeb4:	3301      	adds	r3, #1
 800aeb6:	6022      	str	r2, [r4, #0]
 800aeb8:	9345      	str	r3, [sp, #276]	@ 0x114
 800aeba:	e7d8      	b.n	800ae6e <__ssvfiscanf_r+0x4a>
 800aebc:	9141      	str	r1, [sp, #260]	@ 0x104
 800aebe:	9143      	str	r1, [sp, #268]	@ 0x10c
 800aec0:	7853      	ldrb	r3, [r2, #1]
 800aec2:	2b2a      	cmp	r3, #42	@ 0x2a
 800aec4:	bf02      	ittt	eq
 800aec6:	2310      	moveq	r3, #16
 800aec8:	1c95      	addeq	r5, r2, #2
 800aeca:	9341      	streq	r3, [sp, #260]	@ 0x104
 800aecc:	220a      	movs	r2, #10
 800aece:	46a9      	mov	r9, r5
 800aed0:	f819 1b01 	ldrb.w	r1, [r9], #1
 800aed4:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800aed8:	2b09      	cmp	r3, #9
 800aeda:	d91e      	bls.n	800af1a <__ssvfiscanf_r+0xf6>
 800aedc:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800b0d8 <__ssvfiscanf_r+0x2b4>
 800aee0:	2203      	movs	r2, #3
 800aee2:	4650      	mov	r0, sl
 800aee4:	f7f5 f97c 	bl	80001e0 <memchr>
 800aee8:	b138      	cbz	r0, 800aefa <__ssvfiscanf_r+0xd6>
 800aeea:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800aeec:	eba0 000a 	sub.w	r0, r0, sl
 800aef0:	2301      	movs	r3, #1
 800aef2:	4083      	lsls	r3, r0
 800aef4:	4313      	orrs	r3, r2
 800aef6:	9341      	str	r3, [sp, #260]	@ 0x104
 800aef8:	464d      	mov	r5, r9
 800aefa:	f815 3b01 	ldrb.w	r3, [r5], #1
 800aefe:	2b78      	cmp	r3, #120	@ 0x78
 800af00:	d806      	bhi.n	800af10 <__ssvfiscanf_r+0xec>
 800af02:	2b57      	cmp	r3, #87	@ 0x57
 800af04:	d810      	bhi.n	800af28 <__ssvfiscanf_r+0x104>
 800af06:	2b25      	cmp	r3, #37	@ 0x25
 800af08:	d0c5      	beq.n	800ae96 <__ssvfiscanf_r+0x72>
 800af0a:	d857      	bhi.n	800afbc <__ssvfiscanf_r+0x198>
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d065      	beq.n	800afdc <__ssvfiscanf_r+0x1b8>
 800af10:	2303      	movs	r3, #3
 800af12:	9347      	str	r3, [sp, #284]	@ 0x11c
 800af14:	230a      	movs	r3, #10
 800af16:	9342      	str	r3, [sp, #264]	@ 0x108
 800af18:	e078      	b.n	800b00c <__ssvfiscanf_r+0x1e8>
 800af1a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800af1c:	fb02 1103 	mla	r1, r2, r3, r1
 800af20:	3930      	subs	r1, #48	@ 0x30
 800af22:	9143      	str	r1, [sp, #268]	@ 0x10c
 800af24:	464d      	mov	r5, r9
 800af26:	e7d2      	b.n	800aece <__ssvfiscanf_r+0xaa>
 800af28:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800af2c:	2a20      	cmp	r2, #32
 800af2e:	d8ef      	bhi.n	800af10 <__ssvfiscanf_r+0xec>
 800af30:	a101      	add	r1, pc, #4	@ (adr r1, 800af38 <__ssvfiscanf_r+0x114>)
 800af32:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800af36:	bf00      	nop
 800af38:	0800afeb 	.word	0x0800afeb
 800af3c:	0800af11 	.word	0x0800af11
 800af40:	0800af11 	.word	0x0800af11
 800af44:	0800b045 	.word	0x0800b045
 800af48:	0800af11 	.word	0x0800af11
 800af4c:	0800af11 	.word	0x0800af11
 800af50:	0800af11 	.word	0x0800af11
 800af54:	0800af11 	.word	0x0800af11
 800af58:	0800af11 	.word	0x0800af11
 800af5c:	0800af11 	.word	0x0800af11
 800af60:	0800af11 	.word	0x0800af11
 800af64:	0800b05b 	.word	0x0800b05b
 800af68:	0800b041 	.word	0x0800b041
 800af6c:	0800afc3 	.word	0x0800afc3
 800af70:	0800afc3 	.word	0x0800afc3
 800af74:	0800afc3 	.word	0x0800afc3
 800af78:	0800af11 	.word	0x0800af11
 800af7c:	0800affd 	.word	0x0800affd
 800af80:	0800af11 	.word	0x0800af11
 800af84:	0800af11 	.word	0x0800af11
 800af88:	0800af11 	.word	0x0800af11
 800af8c:	0800af11 	.word	0x0800af11
 800af90:	0800b06b 	.word	0x0800b06b
 800af94:	0800b005 	.word	0x0800b005
 800af98:	0800afe3 	.word	0x0800afe3
 800af9c:	0800af11 	.word	0x0800af11
 800afa0:	0800af11 	.word	0x0800af11
 800afa4:	0800b067 	.word	0x0800b067
 800afa8:	0800af11 	.word	0x0800af11
 800afac:	0800b041 	.word	0x0800b041
 800afb0:	0800af11 	.word	0x0800af11
 800afb4:	0800af11 	.word	0x0800af11
 800afb8:	0800afeb 	.word	0x0800afeb
 800afbc:	3b45      	subs	r3, #69	@ 0x45
 800afbe:	2b02      	cmp	r3, #2
 800afc0:	d8a6      	bhi.n	800af10 <__ssvfiscanf_r+0xec>
 800afc2:	2305      	movs	r3, #5
 800afc4:	e021      	b.n	800b00a <__ssvfiscanf_r+0x1e6>
 800afc6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800afc8:	4621      	mov	r1, r4
 800afca:	4630      	mov	r0, r6
 800afcc:	4798      	blx	r3
 800afce:	2800      	cmp	r0, #0
 800afd0:	f43f af66 	beq.w	800aea0 <__ssvfiscanf_r+0x7c>
 800afd4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800afd6:	2800      	cmp	r0, #0
 800afd8:	f040 808b 	bne.w	800b0f2 <__ssvfiscanf_r+0x2ce>
 800afdc:	f04f 30ff 	mov.w	r0, #4294967295
 800afe0:	e08b      	b.n	800b0fa <__ssvfiscanf_r+0x2d6>
 800afe2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800afe4:	f042 0220 	orr.w	r2, r2, #32
 800afe8:	9241      	str	r2, [sp, #260]	@ 0x104
 800afea:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800afec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800aff0:	9241      	str	r2, [sp, #260]	@ 0x104
 800aff2:	2210      	movs	r2, #16
 800aff4:	2b6e      	cmp	r3, #110	@ 0x6e
 800aff6:	9242      	str	r2, [sp, #264]	@ 0x108
 800aff8:	d902      	bls.n	800b000 <__ssvfiscanf_r+0x1dc>
 800affa:	e005      	b.n	800b008 <__ssvfiscanf_r+0x1e4>
 800affc:	2300      	movs	r3, #0
 800affe:	9342      	str	r3, [sp, #264]	@ 0x108
 800b000:	2303      	movs	r3, #3
 800b002:	e002      	b.n	800b00a <__ssvfiscanf_r+0x1e6>
 800b004:	2308      	movs	r3, #8
 800b006:	9342      	str	r3, [sp, #264]	@ 0x108
 800b008:	2304      	movs	r3, #4
 800b00a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800b00c:	6863      	ldr	r3, [r4, #4]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	dd39      	ble.n	800b086 <__ssvfiscanf_r+0x262>
 800b012:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800b014:	0659      	lsls	r1, r3, #25
 800b016:	d404      	bmi.n	800b022 <__ssvfiscanf_r+0x1fe>
 800b018:	6823      	ldr	r3, [r4, #0]
 800b01a:	781a      	ldrb	r2, [r3, #0]
 800b01c:	5cba      	ldrb	r2, [r7, r2]
 800b01e:	0712      	lsls	r2, r2, #28
 800b020:	d438      	bmi.n	800b094 <__ssvfiscanf_r+0x270>
 800b022:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800b024:	2b02      	cmp	r3, #2
 800b026:	dc47      	bgt.n	800b0b8 <__ssvfiscanf_r+0x294>
 800b028:	466b      	mov	r3, sp
 800b02a:	4622      	mov	r2, r4
 800b02c:	a941      	add	r1, sp, #260	@ 0x104
 800b02e:	4630      	mov	r0, r6
 800b030:	f000 f86c 	bl	800b10c <_scanf_chars>
 800b034:	2801      	cmp	r0, #1
 800b036:	d064      	beq.n	800b102 <__ssvfiscanf_r+0x2de>
 800b038:	2802      	cmp	r0, #2
 800b03a:	f47f af18 	bne.w	800ae6e <__ssvfiscanf_r+0x4a>
 800b03e:	e7c9      	b.n	800afd4 <__ssvfiscanf_r+0x1b0>
 800b040:	220a      	movs	r2, #10
 800b042:	e7d7      	b.n	800aff4 <__ssvfiscanf_r+0x1d0>
 800b044:	4629      	mov	r1, r5
 800b046:	4640      	mov	r0, r8
 800b048:	f000 fa5a 	bl	800b500 <__sccl>
 800b04c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800b04e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b052:	9341      	str	r3, [sp, #260]	@ 0x104
 800b054:	4605      	mov	r5, r0
 800b056:	2301      	movs	r3, #1
 800b058:	e7d7      	b.n	800b00a <__ssvfiscanf_r+0x1e6>
 800b05a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800b05c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b060:	9341      	str	r3, [sp, #260]	@ 0x104
 800b062:	2300      	movs	r3, #0
 800b064:	e7d1      	b.n	800b00a <__ssvfiscanf_r+0x1e6>
 800b066:	2302      	movs	r3, #2
 800b068:	e7cf      	b.n	800b00a <__ssvfiscanf_r+0x1e6>
 800b06a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800b06c:	06c3      	lsls	r3, r0, #27
 800b06e:	f53f aefe 	bmi.w	800ae6e <__ssvfiscanf_r+0x4a>
 800b072:	9b00      	ldr	r3, [sp, #0]
 800b074:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800b076:	1d19      	adds	r1, r3, #4
 800b078:	9100      	str	r1, [sp, #0]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	07c0      	lsls	r0, r0, #31
 800b07e:	bf4c      	ite	mi
 800b080:	801a      	strhmi	r2, [r3, #0]
 800b082:	601a      	strpl	r2, [r3, #0]
 800b084:	e6f3      	b.n	800ae6e <__ssvfiscanf_r+0x4a>
 800b086:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800b088:	4621      	mov	r1, r4
 800b08a:	4630      	mov	r0, r6
 800b08c:	4798      	blx	r3
 800b08e:	2800      	cmp	r0, #0
 800b090:	d0bf      	beq.n	800b012 <__ssvfiscanf_r+0x1ee>
 800b092:	e79f      	b.n	800afd4 <__ssvfiscanf_r+0x1b0>
 800b094:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800b096:	3201      	adds	r2, #1
 800b098:	9245      	str	r2, [sp, #276]	@ 0x114
 800b09a:	6862      	ldr	r2, [r4, #4]
 800b09c:	3a01      	subs	r2, #1
 800b09e:	2a00      	cmp	r2, #0
 800b0a0:	6062      	str	r2, [r4, #4]
 800b0a2:	dd02      	ble.n	800b0aa <__ssvfiscanf_r+0x286>
 800b0a4:	3301      	adds	r3, #1
 800b0a6:	6023      	str	r3, [r4, #0]
 800b0a8:	e7b6      	b.n	800b018 <__ssvfiscanf_r+0x1f4>
 800b0aa:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800b0ac:	4621      	mov	r1, r4
 800b0ae:	4630      	mov	r0, r6
 800b0b0:	4798      	blx	r3
 800b0b2:	2800      	cmp	r0, #0
 800b0b4:	d0b0      	beq.n	800b018 <__ssvfiscanf_r+0x1f4>
 800b0b6:	e78d      	b.n	800afd4 <__ssvfiscanf_r+0x1b0>
 800b0b8:	2b04      	cmp	r3, #4
 800b0ba:	dc0f      	bgt.n	800b0dc <__ssvfiscanf_r+0x2b8>
 800b0bc:	466b      	mov	r3, sp
 800b0be:	4622      	mov	r2, r4
 800b0c0:	a941      	add	r1, sp, #260	@ 0x104
 800b0c2:	4630      	mov	r0, r6
 800b0c4:	f000 f87c 	bl	800b1c0 <_scanf_i>
 800b0c8:	e7b4      	b.n	800b034 <__ssvfiscanf_r+0x210>
 800b0ca:	bf00      	nop
 800b0cc:	0800ad75 	.word	0x0800ad75
 800b0d0:	0800adeb 	.word	0x0800adeb
 800b0d4:	0800d879 	.word	0x0800d879
 800b0d8:	0800d97f 	.word	0x0800d97f
 800b0dc:	4b0a      	ldr	r3, [pc, #40]	@ (800b108 <__ssvfiscanf_r+0x2e4>)
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	f43f aec5 	beq.w	800ae6e <__ssvfiscanf_r+0x4a>
 800b0e4:	466b      	mov	r3, sp
 800b0e6:	4622      	mov	r2, r4
 800b0e8:	a941      	add	r1, sp, #260	@ 0x104
 800b0ea:	4630      	mov	r0, r6
 800b0ec:	f7fc fe46 	bl	8007d7c <_scanf_float>
 800b0f0:	e7a0      	b.n	800b034 <__ssvfiscanf_r+0x210>
 800b0f2:	89a3      	ldrh	r3, [r4, #12]
 800b0f4:	065b      	lsls	r3, r3, #25
 800b0f6:	f53f af71 	bmi.w	800afdc <__ssvfiscanf_r+0x1b8>
 800b0fa:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800b0fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b102:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800b104:	e7f9      	b.n	800b0fa <__ssvfiscanf_r+0x2d6>
 800b106:	bf00      	nop
 800b108:	08007d7d 	.word	0x08007d7d

0800b10c <_scanf_chars>:
 800b10c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b110:	4615      	mov	r5, r2
 800b112:	688a      	ldr	r2, [r1, #8]
 800b114:	4680      	mov	r8, r0
 800b116:	460c      	mov	r4, r1
 800b118:	b932      	cbnz	r2, 800b128 <_scanf_chars+0x1c>
 800b11a:	698a      	ldr	r2, [r1, #24]
 800b11c:	2a00      	cmp	r2, #0
 800b11e:	bf14      	ite	ne
 800b120:	f04f 32ff 	movne.w	r2, #4294967295
 800b124:	2201      	moveq	r2, #1
 800b126:	608a      	str	r2, [r1, #8]
 800b128:	6822      	ldr	r2, [r4, #0]
 800b12a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800b1bc <_scanf_chars+0xb0>
 800b12e:	06d1      	lsls	r1, r2, #27
 800b130:	bf5f      	itttt	pl
 800b132:	681a      	ldrpl	r2, [r3, #0]
 800b134:	1d11      	addpl	r1, r2, #4
 800b136:	6019      	strpl	r1, [r3, #0]
 800b138:	6816      	ldrpl	r6, [r2, #0]
 800b13a:	2700      	movs	r7, #0
 800b13c:	69a0      	ldr	r0, [r4, #24]
 800b13e:	b188      	cbz	r0, 800b164 <_scanf_chars+0x58>
 800b140:	2801      	cmp	r0, #1
 800b142:	d107      	bne.n	800b154 <_scanf_chars+0x48>
 800b144:	682b      	ldr	r3, [r5, #0]
 800b146:	781a      	ldrb	r2, [r3, #0]
 800b148:	6963      	ldr	r3, [r4, #20]
 800b14a:	5c9b      	ldrb	r3, [r3, r2]
 800b14c:	b953      	cbnz	r3, 800b164 <_scanf_chars+0x58>
 800b14e:	2f00      	cmp	r7, #0
 800b150:	d031      	beq.n	800b1b6 <_scanf_chars+0xaa>
 800b152:	e022      	b.n	800b19a <_scanf_chars+0x8e>
 800b154:	2802      	cmp	r0, #2
 800b156:	d120      	bne.n	800b19a <_scanf_chars+0x8e>
 800b158:	682b      	ldr	r3, [r5, #0]
 800b15a:	781b      	ldrb	r3, [r3, #0]
 800b15c:	f819 3003 	ldrb.w	r3, [r9, r3]
 800b160:	071b      	lsls	r3, r3, #28
 800b162:	d41a      	bmi.n	800b19a <_scanf_chars+0x8e>
 800b164:	6823      	ldr	r3, [r4, #0]
 800b166:	06da      	lsls	r2, r3, #27
 800b168:	bf5e      	ittt	pl
 800b16a:	682b      	ldrpl	r3, [r5, #0]
 800b16c:	781b      	ldrbpl	r3, [r3, #0]
 800b16e:	f806 3b01 	strbpl.w	r3, [r6], #1
 800b172:	682a      	ldr	r2, [r5, #0]
 800b174:	686b      	ldr	r3, [r5, #4]
 800b176:	3201      	adds	r2, #1
 800b178:	602a      	str	r2, [r5, #0]
 800b17a:	68a2      	ldr	r2, [r4, #8]
 800b17c:	3b01      	subs	r3, #1
 800b17e:	3a01      	subs	r2, #1
 800b180:	606b      	str	r3, [r5, #4]
 800b182:	3701      	adds	r7, #1
 800b184:	60a2      	str	r2, [r4, #8]
 800b186:	b142      	cbz	r2, 800b19a <_scanf_chars+0x8e>
 800b188:	2b00      	cmp	r3, #0
 800b18a:	dcd7      	bgt.n	800b13c <_scanf_chars+0x30>
 800b18c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b190:	4629      	mov	r1, r5
 800b192:	4640      	mov	r0, r8
 800b194:	4798      	blx	r3
 800b196:	2800      	cmp	r0, #0
 800b198:	d0d0      	beq.n	800b13c <_scanf_chars+0x30>
 800b19a:	6823      	ldr	r3, [r4, #0]
 800b19c:	f013 0310 	ands.w	r3, r3, #16
 800b1a0:	d105      	bne.n	800b1ae <_scanf_chars+0xa2>
 800b1a2:	68e2      	ldr	r2, [r4, #12]
 800b1a4:	3201      	adds	r2, #1
 800b1a6:	60e2      	str	r2, [r4, #12]
 800b1a8:	69a2      	ldr	r2, [r4, #24]
 800b1aa:	b102      	cbz	r2, 800b1ae <_scanf_chars+0xa2>
 800b1ac:	7033      	strb	r3, [r6, #0]
 800b1ae:	6923      	ldr	r3, [r4, #16]
 800b1b0:	443b      	add	r3, r7
 800b1b2:	6123      	str	r3, [r4, #16]
 800b1b4:	2000      	movs	r0, #0
 800b1b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1ba:	bf00      	nop
 800b1bc:	0800d879 	.word	0x0800d879

0800b1c0 <_scanf_i>:
 800b1c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1c4:	4698      	mov	r8, r3
 800b1c6:	4b74      	ldr	r3, [pc, #464]	@ (800b398 <_scanf_i+0x1d8>)
 800b1c8:	460c      	mov	r4, r1
 800b1ca:	4682      	mov	sl, r0
 800b1cc:	4616      	mov	r6, r2
 800b1ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b1d2:	b087      	sub	sp, #28
 800b1d4:	ab03      	add	r3, sp, #12
 800b1d6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b1da:	4b70      	ldr	r3, [pc, #448]	@ (800b39c <_scanf_i+0x1dc>)
 800b1dc:	69a1      	ldr	r1, [r4, #24]
 800b1de:	4a70      	ldr	r2, [pc, #448]	@ (800b3a0 <_scanf_i+0x1e0>)
 800b1e0:	2903      	cmp	r1, #3
 800b1e2:	bf08      	it	eq
 800b1e4:	461a      	moveq	r2, r3
 800b1e6:	68a3      	ldr	r3, [r4, #8]
 800b1e8:	9201      	str	r2, [sp, #4]
 800b1ea:	1e5a      	subs	r2, r3, #1
 800b1ec:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b1f0:	bf88      	it	hi
 800b1f2:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b1f6:	4627      	mov	r7, r4
 800b1f8:	bf82      	ittt	hi
 800b1fa:	eb03 0905 	addhi.w	r9, r3, r5
 800b1fe:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b202:	60a3      	strhi	r3, [r4, #8]
 800b204:	f857 3b1c 	ldr.w	r3, [r7], #28
 800b208:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800b20c:	bf98      	it	ls
 800b20e:	f04f 0900 	movls.w	r9, #0
 800b212:	6023      	str	r3, [r4, #0]
 800b214:	463d      	mov	r5, r7
 800b216:	f04f 0b00 	mov.w	fp, #0
 800b21a:	6831      	ldr	r1, [r6, #0]
 800b21c:	ab03      	add	r3, sp, #12
 800b21e:	7809      	ldrb	r1, [r1, #0]
 800b220:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800b224:	2202      	movs	r2, #2
 800b226:	f7f4 ffdb 	bl	80001e0 <memchr>
 800b22a:	b328      	cbz	r0, 800b278 <_scanf_i+0xb8>
 800b22c:	f1bb 0f01 	cmp.w	fp, #1
 800b230:	d159      	bne.n	800b2e6 <_scanf_i+0x126>
 800b232:	6862      	ldr	r2, [r4, #4]
 800b234:	b92a      	cbnz	r2, 800b242 <_scanf_i+0x82>
 800b236:	6822      	ldr	r2, [r4, #0]
 800b238:	2108      	movs	r1, #8
 800b23a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b23e:	6061      	str	r1, [r4, #4]
 800b240:	6022      	str	r2, [r4, #0]
 800b242:	6822      	ldr	r2, [r4, #0]
 800b244:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800b248:	6022      	str	r2, [r4, #0]
 800b24a:	68a2      	ldr	r2, [r4, #8]
 800b24c:	1e51      	subs	r1, r2, #1
 800b24e:	60a1      	str	r1, [r4, #8]
 800b250:	b192      	cbz	r2, 800b278 <_scanf_i+0xb8>
 800b252:	6832      	ldr	r2, [r6, #0]
 800b254:	1c51      	adds	r1, r2, #1
 800b256:	6031      	str	r1, [r6, #0]
 800b258:	7812      	ldrb	r2, [r2, #0]
 800b25a:	f805 2b01 	strb.w	r2, [r5], #1
 800b25e:	6872      	ldr	r2, [r6, #4]
 800b260:	3a01      	subs	r2, #1
 800b262:	2a00      	cmp	r2, #0
 800b264:	6072      	str	r2, [r6, #4]
 800b266:	dc07      	bgt.n	800b278 <_scanf_i+0xb8>
 800b268:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800b26c:	4631      	mov	r1, r6
 800b26e:	4650      	mov	r0, sl
 800b270:	4790      	blx	r2
 800b272:	2800      	cmp	r0, #0
 800b274:	f040 8085 	bne.w	800b382 <_scanf_i+0x1c2>
 800b278:	f10b 0b01 	add.w	fp, fp, #1
 800b27c:	f1bb 0f03 	cmp.w	fp, #3
 800b280:	d1cb      	bne.n	800b21a <_scanf_i+0x5a>
 800b282:	6863      	ldr	r3, [r4, #4]
 800b284:	b90b      	cbnz	r3, 800b28a <_scanf_i+0xca>
 800b286:	230a      	movs	r3, #10
 800b288:	6063      	str	r3, [r4, #4]
 800b28a:	6863      	ldr	r3, [r4, #4]
 800b28c:	4945      	ldr	r1, [pc, #276]	@ (800b3a4 <_scanf_i+0x1e4>)
 800b28e:	6960      	ldr	r0, [r4, #20]
 800b290:	1ac9      	subs	r1, r1, r3
 800b292:	f000 f935 	bl	800b500 <__sccl>
 800b296:	f04f 0b00 	mov.w	fp, #0
 800b29a:	68a3      	ldr	r3, [r4, #8]
 800b29c:	6822      	ldr	r2, [r4, #0]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d03d      	beq.n	800b31e <_scanf_i+0x15e>
 800b2a2:	6831      	ldr	r1, [r6, #0]
 800b2a4:	6960      	ldr	r0, [r4, #20]
 800b2a6:	f891 c000 	ldrb.w	ip, [r1]
 800b2aa:	f810 000c 	ldrb.w	r0, [r0, ip]
 800b2ae:	2800      	cmp	r0, #0
 800b2b0:	d035      	beq.n	800b31e <_scanf_i+0x15e>
 800b2b2:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800b2b6:	d124      	bne.n	800b302 <_scanf_i+0x142>
 800b2b8:	0510      	lsls	r0, r2, #20
 800b2ba:	d522      	bpl.n	800b302 <_scanf_i+0x142>
 800b2bc:	f10b 0b01 	add.w	fp, fp, #1
 800b2c0:	f1b9 0f00 	cmp.w	r9, #0
 800b2c4:	d003      	beq.n	800b2ce <_scanf_i+0x10e>
 800b2c6:	3301      	adds	r3, #1
 800b2c8:	f109 39ff 	add.w	r9, r9, #4294967295
 800b2cc:	60a3      	str	r3, [r4, #8]
 800b2ce:	6873      	ldr	r3, [r6, #4]
 800b2d0:	3b01      	subs	r3, #1
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	6073      	str	r3, [r6, #4]
 800b2d6:	dd1b      	ble.n	800b310 <_scanf_i+0x150>
 800b2d8:	6833      	ldr	r3, [r6, #0]
 800b2da:	3301      	adds	r3, #1
 800b2dc:	6033      	str	r3, [r6, #0]
 800b2de:	68a3      	ldr	r3, [r4, #8]
 800b2e0:	3b01      	subs	r3, #1
 800b2e2:	60a3      	str	r3, [r4, #8]
 800b2e4:	e7d9      	b.n	800b29a <_scanf_i+0xda>
 800b2e6:	f1bb 0f02 	cmp.w	fp, #2
 800b2ea:	d1ae      	bne.n	800b24a <_scanf_i+0x8a>
 800b2ec:	6822      	ldr	r2, [r4, #0]
 800b2ee:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800b2f2:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800b2f6:	d1bf      	bne.n	800b278 <_scanf_i+0xb8>
 800b2f8:	2110      	movs	r1, #16
 800b2fa:	6061      	str	r1, [r4, #4]
 800b2fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b300:	e7a2      	b.n	800b248 <_scanf_i+0x88>
 800b302:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800b306:	6022      	str	r2, [r4, #0]
 800b308:	780b      	ldrb	r3, [r1, #0]
 800b30a:	f805 3b01 	strb.w	r3, [r5], #1
 800b30e:	e7de      	b.n	800b2ce <_scanf_i+0x10e>
 800b310:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b314:	4631      	mov	r1, r6
 800b316:	4650      	mov	r0, sl
 800b318:	4798      	blx	r3
 800b31a:	2800      	cmp	r0, #0
 800b31c:	d0df      	beq.n	800b2de <_scanf_i+0x11e>
 800b31e:	6823      	ldr	r3, [r4, #0]
 800b320:	05d9      	lsls	r1, r3, #23
 800b322:	d50d      	bpl.n	800b340 <_scanf_i+0x180>
 800b324:	42bd      	cmp	r5, r7
 800b326:	d909      	bls.n	800b33c <_scanf_i+0x17c>
 800b328:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800b32c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b330:	4632      	mov	r2, r6
 800b332:	4650      	mov	r0, sl
 800b334:	4798      	blx	r3
 800b336:	f105 39ff 	add.w	r9, r5, #4294967295
 800b33a:	464d      	mov	r5, r9
 800b33c:	42bd      	cmp	r5, r7
 800b33e:	d028      	beq.n	800b392 <_scanf_i+0x1d2>
 800b340:	6822      	ldr	r2, [r4, #0]
 800b342:	f012 0210 	ands.w	r2, r2, #16
 800b346:	d113      	bne.n	800b370 <_scanf_i+0x1b0>
 800b348:	702a      	strb	r2, [r5, #0]
 800b34a:	6863      	ldr	r3, [r4, #4]
 800b34c:	9e01      	ldr	r6, [sp, #4]
 800b34e:	4639      	mov	r1, r7
 800b350:	4650      	mov	r0, sl
 800b352:	47b0      	blx	r6
 800b354:	f8d8 3000 	ldr.w	r3, [r8]
 800b358:	6821      	ldr	r1, [r4, #0]
 800b35a:	1d1a      	adds	r2, r3, #4
 800b35c:	f8c8 2000 	str.w	r2, [r8]
 800b360:	f011 0f20 	tst.w	r1, #32
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	d00f      	beq.n	800b388 <_scanf_i+0x1c8>
 800b368:	6018      	str	r0, [r3, #0]
 800b36a:	68e3      	ldr	r3, [r4, #12]
 800b36c:	3301      	adds	r3, #1
 800b36e:	60e3      	str	r3, [r4, #12]
 800b370:	6923      	ldr	r3, [r4, #16]
 800b372:	1bed      	subs	r5, r5, r7
 800b374:	445d      	add	r5, fp
 800b376:	442b      	add	r3, r5
 800b378:	6123      	str	r3, [r4, #16]
 800b37a:	2000      	movs	r0, #0
 800b37c:	b007      	add	sp, #28
 800b37e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b382:	f04f 0b00 	mov.w	fp, #0
 800b386:	e7ca      	b.n	800b31e <_scanf_i+0x15e>
 800b388:	07ca      	lsls	r2, r1, #31
 800b38a:	bf4c      	ite	mi
 800b38c:	8018      	strhmi	r0, [r3, #0]
 800b38e:	6018      	strpl	r0, [r3, #0]
 800b390:	e7eb      	b.n	800b36a <_scanf_i+0x1aa>
 800b392:	2001      	movs	r0, #1
 800b394:	e7f2      	b.n	800b37c <_scanf_i+0x1bc>
 800b396:	bf00      	nop
 800b398:	0800d5d4 	.word	0x0800d5d4
 800b39c:	0800aac1 	.word	0x0800aac1
 800b3a0:	0800bec5 	.word	0x0800bec5
 800b3a4:	0800d99a 	.word	0x0800d99a

0800b3a8 <__sflush_r>:
 800b3a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b3ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3b0:	0716      	lsls	r6, r2, #28
 800b3b2:	4605      	mov	r5, r0
 800b3b4:	460c      	mov	r4, r1
 800b3b6:	d454      	bmi.n	800b462 <__sflush_r+0xba>
 800b3b8:	684b      	ldr	r3, [r1, #4]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	dc02      	bgt.n	800b3c4 <__sflush_r+0x1c>
 800b3be:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	dd48      	ble.n	800b456 <__sflush_r+0xae>
 800b3c4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b3c6:	2e00      	cmp	r6, #0
 800b3c8:	d045      	beq.n	800b456 <__sflush_r+0xae>
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b3d0:	682f      	ldr	r7, [r5, #0]
 800b3d2:	6a21      	ldr	r1, [r4, #32]
 800b3d4:	602b      	str	r3, [r5, #0]
 800b3d6:	d030      	beq.n	800b43a <__sflush_r+0x92>
 800b3d8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b3da:	89a3      	ldrh	r3, [r4, #12]
 800b3dc:	0759      	lsls	r1, r3, #29
 800b3de:	d505      	bpl.n	800b3ec <__sflush_r+0x44>
 800b3e0:	6863      	ldr	r3, [r4, #4]
 800b3e2:	1ad2      	subs	r2, r2, r3
 800b3e4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b3e6:	b10b      	cbz	r3, 800b3ec <__sflush_r+0x44>
 800b3e8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b3ea:	1ad2      	subs	r2, r2, r3
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b3f0:	6a21      	ldr	r1, [r4, #32]
 800b3f2:	4628      	mov	r0, r5
 800b3f4:	47b0      	blx	r6
 800b3f6:	1c43      	adds	r3, r0, #1
 800b3f8:	89a3      	ldrh	r3, [r4, #12]
 800b3fa:	d106      	bne.n	800b40a <__sflush_r+0x62>
 800b3fc:	6829      	ldr	r1, [r5, #0]
 800b3fe:	291d      	cmp	r1, #29
 800b400:	d82b      	bhi.n	800b45a <__sflush_r+0xb2>
 800b402:	4a2a      	ldr	r2, [pc, #168]	@ (800b4ac <__sflush_r+0x104>)
 800b404:	410a      	asrs	r2, r1
 800b406:	07d6      	lsls	r6, r2, #31
 800b408:	d427      	bmi.n	800b45a <__sflush_r+0xb2>
 800b40a:	2200      	movs	r2, #0
 800b40c:	6062      	str	r2, [r4, #4]
 800b40e:	04d9      	lsls	r1, r3, #19
 800b410:	6922      	ldr	r2, [r4, #16]
 800b412:	6022      	str	r2, [r4, #0]
 800b414:	d504      	bpl.n	800b420 <__sflush_r+0x78>
 800b416:	1c42      	adds	r2, r0, #1
 800b418:	d101      	bne.n	800b41e <__sflush_r+0x76>
 800b41a:	682b      	ldr	r3, [r5, #0]
 800b41c:	b903      	cbnz	r3, 800b420 <__sflush_r+0x78>
 800b41e:	6560      	str	r0, [r4, #84]	@ 0x54
 800b420:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b422:	602f      	str	r7, [r5, #0]
 800b424:	b1b9      	cbz	r1, 800b456 <__sflush_r+0xae>
 800b426:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b42a:	4299      	cmp	r1, r3
 800b42c:	d002      	beq.n	800b434 <__sflush_r+0x8c>
 800b42e:	4628      	mov	r0, r5
 800b430:	f7fd ff12 	bl	8009258 <_free_r>
 800b434:	2300      	movs	r3, #0
 800b436:	6363      	str	r3, [r4, #52]	@ 0x34
 800b438:	e00d      	b.n	800b456 <__sflush_r+0xae>
 800b43a:	2301      	movs	r3, #1
 800b43c:	4628      	mov	r0, r5
 800b43e:	47b0      	blx	r6
 800b440:	4602      	mov	r2, r0
 800b442:	1c50      	adds	r0, r2, #1
 800b444:	d1c9      	bne.n	800b3da <__sflush_r+0x32>
 800b446:	682b      	ldr	r3, [r5, #0]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d0c6      	beq.n	800b3da <__sflush_r+0x32>
 800b44c:	2b1d      	cmp	r3, #29
 800b44e:	d001      	beq.n	800b454 <__sflush_r+0xac>
 800b450:	2b16      	cmp	r3, #22
 800b452:	d11e      	bne.n	800b492 <__sflush_r+0xea>
 800b454:	602f      	str	r7, [r5, #0]
 800b456:	2000      	movs	r0, #0
 800b458:	e022      	b.n	800b4a0 <__sflush_r+0xf8>
 800b45a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b45e:	b21b      	sxth	r3, r3
 800b460:	e01b      	b.n	800b49a <__sflush_r+0xf2>
 800b462:	690f      	ldr	r7, [r1, #16]
 800b464:	2f00      	cmp	r7, #0
 800b466:	d0f6      	beq.n	800b456 <__sflush_r+0xae>
 800b468:	0793      	lsls	r3, r2, #30
 800b46a:	680e      	ldr	r6, [r1, #0]
 800b46c:	bf08      	it	eq
 800b46e:	694b      	ldreq	r3, [r1, #20]
 800b470:	600f      	str	r7, [r1, #0]
 800b472:	bf18      	it	ne
 800b474:	2300      	movne	r3, #0
 800b476:	eba6 0807 	sub.w	r8, r6, r7
 800b47a:	608b      	str	r3, [r1, #8]
 800b47c:	f1b8 0f00 	cmp.w	r8, #0
 800b480:	dde9      	ble.n	800b456 <__sflush_r+0xae>
 800b482:	6a21      	ldr	r1, [r4, #32]
 800b484:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b486:	4643      	mov	r3, r8
 800b488:	463a      	mov	r2, r7
 800b48a:	4628      	mov	r0, r5
 800b48c:	47b0      	blx	r6
 800b48e:	2800      	cmp	r0, #0
 800b490:	dc08      	bgt.n	800b4a4 <__sflush_r+0xfc>
 800b492:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b496:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b49a:	81a3      	strh	r3, [r4, #12]
 800b49c:	f04f 30ff 	mov.w	r0, #4294967295
 800b4a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4a4:	4407      	add	r7, r0
 800b4a6:	eba8 0800 	sub.w	r8, r8, r0
 800b4aa:	e7e7      	b.n	800b47c <__sflush_r+0xd4>
 800b4ac:	dfbffffe 	.word	0xdfbffffe

0800b4b0 <_fflush_r>:
 800b4b0:	b538      	push	{r3, r4, r5, lr}
 800b4b2:	690b      	ldr	r3, [r1, #16]
 800b4b4:	4605      	mov	r5, r0
 800b4b6:	460c      	mov	r4, r1
 800b4b8:	b913      	cbnz	r3, 800b4c0 <_fflush_r+0x10>
 800b4ba:	2500      	movs	r5, #0
 800b4bc:	4628      	mov	r0, r5
 800b4be:	bd38      	pop	{r3, r4, r5, pc}
 800b4c0:	b118      	cbz	r0, 800b4ca <_fflush_r+0x1a>
 800b4c2:	6a03      	ldr	r3, [r0, #32]
 800b4c4:	b90b      	cbnz	r3, 800b4ca <_fflush_r+0x1a>
 800b4c6:	f7fc fef9 	bl	80082bc <__sinit>
 800b4ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d0f3      	beq.n	800b4ba <_fflush_r+0xa>
 800b4d2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b4d4:	07d0      	lsls	r0, r2, #31
 800b4d6:	d404      	bmi.n	800b4e2 <_fflush_r+0x32>
 800b4d8:	0599      	lsls	r1, r3, #22
 800b4da:	d402      	bmi.n	800b4e2 <_fflush_r+0x32>
 800b4dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b4de:	f7fd f864 	bl	80085aa <__retarget_lock_acquire_recursive>
 800b4e2:	4628      	mov	r0, r5
 800b4e4:	4621      	mov	r1, r4
 800b4e6:	f7ff ff5f 	bl	800b3a8 <__sflush_r>
 800b4ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b4ec:	07da      	lsls	r2, r3, #31
 800b4ee:	4605      	mov	r5, r0
 800b4f0:	d4e4      	bmi.n	800b4bc <_fflush_r+0xc>
 800b4f2:	89a3      	ldrh	r3, [r4, #12]
 800b4f4:	059b      	lsls	r3, r3, #22
 800b4f6:	d4e1      	bmi.n	800b4bc <_fflush_r+0xc>
 800b4f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b4fa:	f7fd f857 	bl	80085ac <__retarget_lock_release_recursive>
 800b4fe:	e7dd      	b.n	800b4bc <_fflush_r+0xc>

0800b500 <__sccl>:
 800b500:	b570      	push	{r4, r5, r6, lr}
 800b502:	780b      	ldrb	r3, [r1, #0]
 800b504:	4604      	mov	r4, r0
 800b506:	2b5e      	cmp	r3, #94	@ 0x5e
 800b508:	bf0b      	itete	eq
 800b50a:	784b      	ldrbeq	r3, [r1, #1]
 800b50c:	1c4a      	addne	r2, r1, #1
 800b50e:	1c8a      	addeq	r2, r1, #2
 800b510:	2100      	movne	r1, #0
 800b512:	bf08      	it	eq
 800b514:	2101      	moveq	r1, #1
 800b516:	3801      	subs	r0, #1
 800b518:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800b51c:	f800 1f01 	strb.w	r1, [r0, #1]!
 800b520:	42a8      	cmp	r0, r5
 800b522:	d1fb      	bne.n	800b51c <__sccl+0x1c>
 800b524:	b90b      	cbnz	r3, 800b52a <__sccl+0x2a>
 800b526:	1e50      	subs	r0, r2, #1
 800b528:	bd70      	pop	{r4, r5, r6, pc}
 800b52a:	f081 0101 	eor.w	r1, r1, #1
 800b52e:	54e1      	strb	r1, [r4, r3]
 800b530:	4610      	mov	r0, r2
 800b532:	4602      	mov	r2, r0
 800b534:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b538:	2d2d      	cmp	r5, #45	@ 0x2d
 800b53a:	d005      	beq.n	800b548 <__sccl+0x48>
 800b53c:	2d5d      	cmp	r5, #93	@ 0x5d
 800b53e:	d016      	beq.n	800b56e <__sccl+0x6e>
 800b540:	2d00      	cmp	r5, #0
 800b542:	d0f1      	beq.n	800b528 <__sccl+0x28>
 800b544:	462b      	mov	r3, r5
 800b546:	e7f2      	b.n	800b52e <__sccl+0x2e>
 800b548:	7846      	ldrb	r6, [r0, #1]
 800b54a:	2e5d      	cmp	r6, #93	@ 0x5d
 800b54c:	d0fa      	beq.n	800b544 <__sccl+0x44>
 800b54e:	42b3      	cmp	r3, r6
 800b550:	dcf8      	bgt.n	800b544 <__sccl+0x44>
 800b552:	3002      	adds	r0, #2
 800b554:	461a      	mov	r2, r3
 800b556:	3201      	adds	r2, #1
 800b558:	4296      	cmp	r6, r2
 800b55a:	54a1      	strb	r1, [r4, r2]
 800b55c:	dcfb      	bgt.n	800b556 <__sccl+0x56>
 800b55e:	1af2      	subs	r2, r6, r3
 800b560:	3a01      	subs	r2, #1
 800b562:	1c5d      	adds	r5, r3, #1
 800b564:	42b3      	cmp	r3, r6
 800b566:	bfa8      	it	ge
 800b568:	2200      	movge	r2, #0
 800b56a:	18ab      	adds	r3, r5, r2
 800b56c:	e7e1      	b.n	800b532 <__sccl+0x32>
 800b56e:	4610      	mov	r0, r2
 800b570:	e7da      	b.n	800b528 <__sccl+0x28>

0800b572 <__submore>:
 800b572:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b576:	460c      	mov	r4, r1
 800b578:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800b57a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b57e:	4299      	cmp	r1, r3
 800b580:	d11d      	bne.n	800b5be <__submore+0x4c>
 800b582:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800b586:	f7fd fedb 	bl	8009340 <_malloc_r>
 800b58a:	b918      	cbnz	r0, 800b594 <__submore+0x22>
 800b58c:	f04f 30ff 	mov.w	r0, #4294967295
 800b590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b594:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b598:	63a3      	str	r3, [r4, #56]	@ 0x38
 800b59a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800b59e:	6360      	str	r0, [r4, #52]	@ 0x34
 800b5a0:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800b5a4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800b5a8:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800b5ac:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800b5b0:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800b5b4:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800b5b8:	6020      	str	r0, [r4, #0]
 800b5ba:	2000      	movs	r0, #0
 800b5bc:	e7e8      	b.n	800b590 <__submore+0x1e>
 800b5be:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800b5c0:	0077      	lsls	r7, r6, #1
 800b5c2:	463a      	mov	r2, r7
 800b5c4:	f000 fbe1 	bl	800bd8a <_realloc_r>
 800b5c8:	4605      	mov	r5, r0
 800b5ca:	2800      	cmp	r0, #0
 800b5cc:	d0de      	beq.n	800b58c <__submore+0x1a>
 800b5ce:	eb00 0806 	add.w	r8, r0, r6
 800b5d2:	4601      	mov	r1, r0
 800b5d4:	4632      	mov	r2, r6
 800b5d6:	4640      	mov	r0, r8
 800b5d8:	f000 f842 	bl	800b660 <memcpy>
 800b5dc:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800b5e0:	f8c4 8000 	str.w	r8, [r4]
 800b5e4:	e7e9      	b.n	800b5ba <__submore+0x48>

0800b5e6 <memmove>:
 800b5e6:	4288      	cmp	r0, r1
 800b5e8:	b510      	push	{r4, lr}
 800b5ea:	eb01 0402 	add.w	r4, r1, r2
 800b5ee:	d902      	bls.n	800b5f6 <memmove+0x10>
 800b5f0:	4284      	cmp	r4, r0
 800b5f2:	4623      	mov	r3, r4
 800b5f4:	d807      	bhi.n	800b606 <memmove+0x20>
 800b5f6:	1e43      	subs	r3, r0, #1
 800b5f8:	42a1      	cmp	r1, r4
 800b5fa:	d008      	beq.n	800b60e <memmove+0x28>
 800b5fc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b600:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b604:	e7f8      	b.n	800b5f8 <memmove+0x12>
 800b606:	4402      	add	r2, r0
 800b608:	4601      	mov	r1, r0
 800b60a:	428a      	cmp	r2, r1
 800b60c:	d100      	bne.n	800b610 <memmove+0x2a>
 800b60e:	bd10      	pop	{r4, pc}
 800b610:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b614:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b618:	e7f7      	b.n	800b60a <memmove+0x24>

0800b61a <strncmp>:
 800b61a:	b510      	push	{r4, lr}
 800b61c:	b16a      	cbz	r2, 800b63a <strncmp+0x20>
 800b61e:	3901      	subs	r1, #1
 800b620:	1884      	adds	r4, r0, r2
 800b622:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b626:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b62a:	429a      	cmp	r2, r3
 800b62c:	d103      	bne.n	800b636 <strncmp+0x1c>
 800b62e:	42a0      	cmp	r0, r4
 800b630:	d001      	beq.n	800b636 <strncmp+0x1c>
 800b632:	2a00      	cmp	r2, #0
 800b634:	d1f5      	bne.n	800b622 <strncmp+0x8>
 800b636:	1ad0      	subs	r0, r2, r3
 800b638:	bd10      	pop	{r4, pc}
 800b63a:	4610      	mov	r0, r2
 800b63c:	e7fc      	b.n	800b638 <strncmp+0x1e>
	...

0800b640 <_sbrk_r>:
 800b640:	b538      	push	{r3, r4, r5, lr}
 800b642:	4d06      	ldr	r5, [pc, #24]	@ (800b65c <_sbrk_r+0x1c>)
 800b644:	2300      	movs	r3, #0
 800b646:	4604      	mov	r4, r0
 800b648:	4608      	mov	r0, r1
 800b64a:	602b      	str	r3, [r5, #0]
 800b64c:	f7f7 ffb6 	bl	80035bc <_sbrk>
 800b650:	1c43      	adds	r3, r0, #1
 800b652:	d102      	bne.n	800b65a <_sbrk_r+0x1a>
 800b654:	682b      	ldr	r3, [r5, #0]
 800b656:	b103      	cbz	r3, 800b65a <_sbrk_r+0x1a>
 800b658:	6023      	str	r3, [r4, #0]
 800b65a:	bd38      	pop	{r3, r4, r5, pc}
 800b65c:	20000708 	.word	0x20000708

0800b660 <memcpy>:
 800b660:	440a      	add	r2, r1
 800b662:	4291      	cmp	r1, r2
 800b664:	f100 33ff 	add.w	r3, r0, #4294967295
 800b668:	d100      	bne.n	800b66c <memcpy+0xc>
 800b66a:	4770      	bx	lr
 800b66c:	b510      	push	{r4, lr}
 800b66e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b672:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b676:	4291      	cmp	r1, r2
 800b678:	d1f9      	bne.n	800b66e <memcpy+0xe>
 800b67a:	bd10      	pop	{r4, pc}
 800b67c:	0000      	movs	r0, r0
	...

0800b680 <nan>:
 800b680:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b688 <nan+0x8>
 800b684:	4770      	bx	lr
 800b686:	bf00      	nop
 800b688:	00000000 	.word	0x00000000
 800b68c:	7ff80000 	.word	0x7ff80000

0800b690 <__assert_func>:
 800b690:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b692:	4614      	mov	r4, r2
 800b694:	461a      	mov	r2, r3
 800b696:	4b09      	ldr	r3, [pc, #36]	@ (800b6bc <__assert_func+0x2c>)
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	4605      	mov	r5, r0
 800b69c:	68d8      	ldr	r0, [r3, #12]
 800b69e:	b954      	cbnz	r4, 800b6b6 <__assert_func+0x26>
 800b6a0:	4b07      	ldr	r3, [pc, #28]	@ (800b6c0 <__assert_func+0x30>)
 800b6a2:	461c      	mov	r4, r3
 800b6a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b6a8:	9100      	str	r1, [sp, #0]
 800b6aa:	462b      	mov	r3, r5
 800b6ac:	4905      	ldr	r1, [pc, #20]	@ (800b6c4 <__assert_func+0x34>)
 800b6ae:	f000 fc19 	bl	800bee4 <fiprintf>
 800b6b2:	f000 fc29 	bl	800bf08 <abort>
 800b6b6:	4b04      	ldr	r3, [pc, #16]	@ (800b6c8 <__assert_func+0x38>)
 800b6b8:	e7f4      	b.n	800b6a4 <__assert_func+0x14>
 800b6ba:	bf00      	nop
 800b6bc:	20000044 	.word	0x20000044
 800b6c0:	0800d9e8 	.word	0x0800d9e8
 800b6c4:	0800d9ba 	.word	0x0800d9ba
 800b6c8:	0800d9ad 	.word	0x0800d9ad

0800b6cc <_calloc_r>:
 800b6cc:	b570      	push	{r4, r5, r6, lr}
 800b6ce:	fba1 5402 	umull	r5, r4, r1, r2
 800b6d2:	b93c      	cbnz	r4, 800b6e4 <_calloc_r+0x18>
 800b6d4:	4629      	mov	r1, r5
 800b6d6:	f7fd fe33 	bl	8009340 <_malloc_r>
 800b6da:	4606      	mov	r6, r0
 800b6dc:	b928      	cbnz	r0, 800b6ea <_calloc_r+0x1e>
 800b6de:	2600      	movs	r6, #0
 800b6e0:	4630      	mov	r0, r6
 800b6e2:	bd70      	pop	{r4, r5, r6, pc}
 800b6e4:	220c      	movs	r2, #12
 800b6e6:	6002      	str	r2, [r0, #0]
 800b6e8:	e7f9      	b.n	800b6de <_calloc_r+0x12>
 800b6ea:	462a      	mov	r2, r5
 800b6ec:	4621      	mov	r1, r4
 800b6ee:	f7fc fede 	bl	80084ae <memset>
 800b6f2:	e7f5      	b.n	800b6e0 <_calloc_r+0x14>

0800b6f4 <rshift>:
 800b6f4:	6903      	ldr	r3, [r0, #16]
 800b6f6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b6fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b6fe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b702:	f100 0414 	add.w	r4, r0, #20
 800b706:	dd45      	ble.n	800b794 <rshift+0xa0>
 800b708:	f011 011f 	ands.w	r1, r1, #31
 800b70c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b710:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b714:	d10c      	bne.n	800b730 <rshift+0x3c>
 800b716:	f100 0710 	add.w	r7, r0, #16
 800b71a:	4629      	mov	r1, r5
 800b71c:	42b1      	cmp	r1, r6
 800b71e:	d334      	bcc.n	800b78a <rshift+0x96>
 800b720:	1a9b      	subs	r3, r3, r2
 800b722:	009b      	lsls	r3, r3, #2
 800b724:	1eea      	subs	r2, r5, #3
 800b726:	4296      	cmp	r6, r2
 800b728:	bf38      	it	cc
 800b72a:	2300      	movcc	r3, #0
 800b72c:	4423      	add	r3, r4
 800b72e:	e015      	b.n	800b75c <rshift+0x68>
 800b730:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b734:	f1c1 0820 	rsb	r8, r1, #32
 800b738:	40cf      	lsrs	r7, r1
 800b73a:	f105 0e04 	add.w	lr, r5, #4
 800b73e:	46a1      	mov	r9, r4
 800b740:	4576      	cmp	r6, lr
 800b742:	46f4      	mov	ip, lr
 800b744:	d815      	bhi.n	800b772 <rshift+0x7e>
 800b746:	1a9a      	subs	r2, r3, r2
 800b748:	0092      	lsls	r2, r2, #2
 800b74a:	3a04      	subs	r2, #4
 800b74c:	3501      	adds	r5, #1
 800b74e:	42ae      	cmp	r6, r5
 800b750:	bf38      	it	cc
 800b752:	2200      	movcc	r2, #0
 800b754:	18a3      	adds	r3, r4, r2
 800b756:	50a7      	str	r7, [r4, r2]
 800b758:	b107      	cbz	r7, 800b75c <rshift+0x68>
 800b75a:	3304      	adds	r3, #4
 800b75c:	1b1a      	subs	r2, r3, r4
 800b75e:	42a3      	cmp	r3, r4
 800b760:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b764:	bf08      	it	eq
 800b766:	2300      	moveq	r3, #0
 800b768:	6102      	str	r2, [r0, #16]
 800b76a:	bf08      	it	eq
 800b76c:	6143      	streq	r3, [r0, #20]
 800b76e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b772:	f8dc c000 	ldr.w	ip, [ip]
 800b776:	fa0c fc08 	lsl.w	ip, ip, r8
 800b77a:	ea4c 0707 	orr.w	r7, ip, r7
 800b77e:	f849 7b04 	str.w	r7, [r9], #4
 800b782:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b786:	40cf      	lsrs	r7, r1
 800b788:	e7da      	b.n	800b740 <rshift+0x4c>
 800b78a:	f851 cb04 	ldr.w	ip, [r1], #4
 800b78e:	f847 cf04 	str.w	ip, [r7, #4]!
 800b792:	e7c3      	b.n	800b71c <rshift+0x28>
 800b794:	4623      	mov	r3, r4
 800b796:	e7e1      	b.n	800b75c <rshift+0x68>

0800b798 <__hexdig_fun>:
 800b798:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b79c:	2b09      	cmp	r3, #9
 800b79e:	d802      	bhi.n	800b7a6 <__hexdig_fun+0xe>
 800b7a0:	3820      	subs	r0, #32
 800b7a2:	b2c0      	uxtb	r0, r0
 800b7a4:	4770      	bx	lr
 800b7a6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b7aa:	2b05      	cmp	r3, #5
 800b7ac:	d801      	bhi.n	800b7b2 <__hexdig_fun+0x1a>
 800b7ae:	3847      	subs	r0, #71	@ 0x47
 800b7b0:	e7f7      	b.n	800b7a2 <__hexdig_fun+0xa>
 800b7b2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b7b6:	2b05      	cmp	r3, #5
 800b7b8:	d801      	bhi.n	800b7be <__hexdig_fun+0x26>
 800b7ba:	3827      	subs	r0, #39	@ 0x27
 800b7bc:	e7f1      	b.n	800b7a2 <__hexdig_fun+0xa>
 800b7be:	2000      	movs	r0, #0
 800b7c0:	4770      	bx	lr
	...

0800b7c4 <__gethex>:
 800b7c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7c8:	b085      	sub	sp, #20
 800b7ca:	468a      	mov	sl, r1
 800b7cc:	9302      	str	r3, [sp, #8]
 800b7ce:	680b      	ldr	r3, [r1, #0]
 800b7d0:	9001      	str	r0, [sp, #4]
 800b7d2:	4690      	mov	r8, r2
 800b7d4:	1c9c      	adds	r4, r3, #2
 800b7d6:	46a1      	mov	r9, r4
 800b7d8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b7dc:	2830      	cmp	r0, #48	@ 0x30
 800b7de:	d0fa      	beq.n	800b7d6 <__gethex+0x12>
 800b7e0:	eba9 0303 	sub.w	r3, r9, r3
 800b7e4:	f1a3 0b02 	sub.w	fp, r3, #2
 800b7e8:	f7ff ffd6 	bl	800b798 <__hexdig_fun>
 800b7ec:	4605      	mov	r5, r0
 800b7ee:	2800      	cmp	r0, #0
 800b7f0:	d168      	bne.n	800b8c4 <__gethex+0x100>
 800b7f2:	49a0      	ldr	r1, [pc, #640]	@ (800ba74 <__gethex+0x2b0>)
 800b7f4:	2201      	movs	r2, #1
 800b7f6:	4648      	mov	r0, r9
 800b7f8:	f7ff ff0f 	bl	800b61a <strncmp>
 800b7fc:	4607      	mov	r7, r0
 800b7fe:	2800      	cmp	r0, #0
 800b800:	d167      	bne.n	800b8d2 <__gethex+0x10e>
 800b802:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b806:	4626      	mov	r6, r4
 800b808:	f7ff ffc6 	bl	800b798 <__hexdig_fun>
 800b80c:	2800      	cmp	r0, #0
 800b80e:	d062      	beq.n	800b8d6 <__gethex+0x112>
 800b810:	4623      	mov	r3, r4
 800b812:	7818      	ldrb	r0, [r3, #0]
 800b814:	2830      	cmp	r0, #48	@ 0x30
 800b816:	4699      	mov	r9, r3
 800b818:	f103 0301 	add.w	r3, r3, #1
 800b81c:	d0f9      	beq.n	800b812 <__gethex+0x4e>
 800b81e:	f7ff ffbb 	bl	800b798 <__hexdig_fun>
 800b822:	fab0 f580 	clz	r5, r0
 800b826:	096d      	lsrs	r5, r5, #5
 800b828:	f04f 0b01 	mov.w	fp, #1
 800b82c:	464a      	mov	r2, r9
 800b82e:	4616      	mov	r6, r2
 800b830:	3201      	adds	r2, #1
 800b832:	7830      	ldrb	r0, [r6, #0]
 800b834:	f7ff ffb0 	bl	800b798 <__hexdig_fun>
 800b838:	2800      	cmp	r0, #0
 800b83a:	d1f8      	bne.n	800b82e <__gethex+0x6a>
 800b83c:	498d      	ldr	r1, [pc, #564]	@ (800ba74 <__gethex+0x2b0>)
 800b83e:	2201      	movs	r2, #1
 800b840:	4630      	mov	r0, r6
 800b842:	f7ff feea 	bl	800b61a <strncmp>
 800b846:	2800      	cmp	r0, #0
 800b848:	d13f      	bne.n	800b8ca <__gethex+0x106>
 800b84a:	b944      	cbnz	r4, 800b85e <__gethex+0x9a>
 800b84c:	1c74      	adds	r4, r6, #1
 800b84e:	4622      	mov	r2, r4
 800b850:	4616      	mov	r6, r2
 800b852:	3201      	adds	r2, #1
 800b854:	7830      	ldrb	r0, [r6, #0]
 800b856:	f7ff ff9f 	bl	800b798 <__hexdig_fun>
 800b85a:	2800      	cmp	r0, #0
 800b85c:	d1f8      	bne.n	800b850 <__gethex+0x8c>
 800b85e:	1ba4      	subs	r4, r4, r6
 800b860:	00a7      	lsls	r7, r4, #2
 800b862:	7833      	ldrb	r3, [r6, #0]
 800b864:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b868:	2b50      	cmp	r3, #80	@ 0x50
 800b86a:	d13e      	bne.n	800b8ea <__gethex+0x126>
 800b86c:	7873      	ldrb	r3, [r6, #1]
 800b86e:	2b2b      	cmp	r3, #43	@ 0x2b
 800b870:	d033      	beq.n	800b8da <__gethex+0x116>
 800b872:	2b2d      	cmp	r3, #45	@ 0x2d
 800b874:	d034      	beq.n	800b8e0 <__gethex+0x11c>
 800b876:	1c71      	adds	r1, r6, #1
 800b878:	2400      	movs	r4, #0
 800b87a:	7808      	ldrb	r0, [r1, #0]
 800b87c:	f7ff ff8c 	bl	800b798 <__hexdig_fun>
 800b880:	1e43      	subs	r3, r0, #1
 800b882:	b2db      	uxtb	r3, r3
 800b884:	2b18      	cmp	r3, #24
 800b886:	d830      	bhi.n	800b8ea <__gethex+0x126>
 800b888:	f1a0 0210 	sub.w	r2, r0, #16
 800b88c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b890:	f7ff ff82 	bl	800b798 <__hexdig_fun>
 800b894:	f100 3cff 	add.w	ip, r0, #4294967295
 800b898:	fa5f fc8c 	uxtb.w	ip, ip
 800b89c:	f1bc 0f18 	cmp.w	ip, #24
 800b8a0:	f04f 030a 	mov.w	r3, #10
 800b8a4:	d91e      	bls.n	800b8e4 <__gethex+0x120>
 800b8a6:	b104      	cbz	r4, 800b8aa <__gethex+0xe6>
 800b8a8:	4252      	negs	r2, r2
 800b8aa:	4417      	add	r7, r2
 800b8ac:	f8ca 1000 	str.w	r1, [sl]
 800b8b0:	b1ed      	cbz	r5, 800b8ee <__gethex+0x12a>
 800b8b2:	f1bb 0f00 	cmp.w	fp, #0
 800b8b6:	bf0c      	ite	eq
 800b8b8:	2506      	moveq	r5, #6
 800b8ba:	2500      	movne	r5, #0
 800b8bc:	4628      	mov	r0, r5
 800b8be:	b005      	add	sp, #20
 800b8c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8c4:	2500      	movs	r5, #0
 800b8c6:	462c      	mov	r4, r5
 800b8c8:	e7b0      	b.n	800b82c <__gethex+0x68>
 800b8ca:	2c00      	cmp	r4, #0
 800b8cc:	d1c7      	bne.n	800b85e <__gethex+0x9a>
 800b8ce:	4627      	mov	r7, r4
 800b8d0:	e7c7      	b.n	800b862 <__gethex+0x9e>
 800b8d2:	464e      	mov	r6, r9
 800b8d4:	462f      	mov	r7, r5
 800b8d6:	2501      	movs	r5, #1
 800b8d8:	e7c3      	b.n	800b862 <__gethex+0x9e>
 800b8da:	2400      	movs	r4, #0
 800b8dc:	1cb1      	adds	r1, r6, #2
 800b8de:	e7cc      	b.n	800b87a <__gethex+0xb6>
 800b8e0:	2401      	movs	r4, #1
 800b8e2:	e7fb      	b.n	800b8dc <__gethex+0x118>
 800b8e4:	fb03 0002 	mla	r0, r3, r2, r0
 800b8e8:	e7ce      	b.n	800b888 <__gethex+0xc4>
 800b8ea:	4631      	mov	r1, r6
 800b8ec:	e7de      	b.n	800b8ac <__gethex+0xe8>
 800b8ee:	eba6 0309 	sub.w	r3, r6, r9
 800b8f2:	3b01      	subs	r3, #1
 800b8f4:	4629      	mov	r1, r5
 800b8f6:	2b07      	cmp	r3, #7
 800b8f8:	dc0a      	bgt.n	800b910 <__gethex+0x14c>
 800b8fa:	9801      	ldr	r0, [sp, #4]
 800b8fc:	f7fd fdac 	bl	8009458 <_Balloc>
 800b900:	4604      	mov	r4, r0
 800b902:	b940      	cbnz	r0, 800b916 <__gethex+0x152>
 800b904:	4b5c      	ldr	r3, [pc, #368]	@ (800ba78 <__gethex+0x2b4>)
 800b906:	4602      	mov	r2, r0
 800b908:	21e4      	movs	r1, #228	@ 0xe4
 800b90a:	485c      	ldr	r0, [pc, #368]	@ (800ba7c <__gethex+0x2b8>)
 800b90c:	f7ff fec0 	bl	800b690 <__assert_func>
 800b910:	3101      	adds	r1, #1
 800b912:	105b      	asrs	r3, r3, #1
 800b914:	e7ef      	b.n	800b8f6 <__gethex+0x132>
 800b916:	f100 0a14 	add.w	sl, r0, #20
 800b91a:	2300      	movs	r3, #0
 800b91c:	4655      	mov	r5, sl
 800b91e:	469b      	mov	fp, r3
 800b920:	45b1      	cmp	r9, r6
 800b922:	d337      	bcc.n	800b994 <__gethex+0x1d0>
 800b924:	f845 bb04 	str.w	fp, [r5], #4
 800b928:	eba5 050a 	sub.w	r5, r5, sl
 800b92c:	10ad      	asrs	r5, r5, #2
 800b92e:	6125      	str	r5, [r4, #16]
 800b930:	4658      	mov	r0, fp
 800b932:	f7fd fe83 	bl	800963c <__hi0bits>
 800b936:	016d      	lsls	r5, r5, #5
 800b938:	f8d8 6000 	ldr.w	r6, [r8]
 800b93c:	1a2d      	subs	r5, r5, r0
 800b93e:	42b5      	cmp	r5, r6
 800b940:	dd54      	ble.n	800b9ec <__gethex+0x228>
 800b942:	1bad      	subs	r5, r5, r6
 800b944:	4629      	mov	r1, r5
 800b946:	4620      	mov	r0, r4
 800b948:	f7fe fa17 	bl	8009d7a <__any_on>
 800b94c:	4681      	mov	r9, r0
 800b94e:	b178      	cbz	r0, 800b970 <__gethex+0x1ac>
 800b950:	1e6b      	subs	r3, r5, #1
 800b952:	1159      	asrs	r1, r3, #5
 800b954:	f003 021f 	and.w	r2, r3, #31
 800b958:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b95c:	f04f 0901 	mov.w	r9, #1
 800b960:	fa09 f202 	lsl.w	r2, r9, r2
 800b964:	420a      	tst	r2, r1
 800b966:	d003      	beq.n	800b970 <__gethex+0x1ac>
 800b968:	454b      	cmp	r3, r9
 800b96a:	dc36      	bgt.n	800b9da <__gethex+0x216>
 800b96c:	f04f 0902 	mov.w	r9, #2
 800b970:	4629      	mov	r1, r5
 800b972:	4620      	mov	r0, r4
 800b974:	f7ff febe 	bl	800b6f4 <rshift>
 800b978:	442f      	add	r7, r5
 800b97a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b97e:	42bb      	cmp	r3, r7
 800b980:	da42      	bge.n	800ba08 <__gethex+0x244>
 800b982:	9801      	ldr	r0, [sp, #4]
 800b984:	4621      	mov	r1, r4
 800b986:	f7fd fda7 	bl	80094d8 <_Bfree>
 800b98a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b98c:	2300      	movs	r3, #0
 800b98e:	6013      	str	r3, [r2, #0]
 800b990:	25a3      	movs	r5, #163	@ 0xa3
 800b992:	e793      	b.n	800b8bc <__gethex+0xf8>
 800b994:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b998:	2a2e      	cmp	r2, #46	@ 0x2e
 800b99a:	d012      	beq.n	800b9c2 <__gethex+0x1fe>
 800b99c:	2b20      	cmp	r3, #32
 800b99e:	d104      	bne.n	800b9aa <__gethex+0x1e6>
 800b9a0:	f845 bb04 	str.w	fp, [r5], #4
 800b9a4:	f04f 0b00 	mov.w	fp, #0
 800b9a8:	465b      	mov	r3, fp
 800b9aa:	7830      	ldrb	r0, [r6, #0]
 800b9ac:	9303      	str	r3, [sp, #12]
 800b9ae:	f7ff fef3 	bl	800b798 <__hexdig_fun>
 800b9b2:	9b03      	ldr	r3, [sp, #12]
 800b9b4:	f000 000f 	and.w	r0, r0, #15
 800b9b8:	4098      	lsls	r0, r3
 800b9ba:	ea4b 0b00 	orr.w	fp, fp, r0
 800b9be:	3304      	adds	r3, #4
 800b9c0:	e7ae      	b.n	800b920 <__gethex+0x15c>
 800b9c2:	45b1      	cmp	r9, r6
 800b9c4:	d8ea      	bhi.n	800b99c <__gethex+0x1d8>
 800b9c6:	492b      	ldr	r1, [pc, #172]	@ (800ba74 <__gethex+0x2b0>)
 800b9c8:	9303      	str	r3, [sp, #12]
 800b9ca:	2201      	movs	r2, #1
 800b9cc:	4630      	mov	r0, r6
 800b9ce:	f7ff fe24 	bl	800b61a <strncmp>
 800b9d2:	9b03      	ldr	r3, [sp, #12]
 800b9d4:	2800      	cmp	r0, #0
 800b9d6:	d1e1      	bne.n	800b99c <__gethex+0x1d8>
 800b9d8:	e7a2      	b.n	800b920 <__gethex+0x15c>
 800b9da:	1ea9      	subs	r1, r5, #2
 800b9dc:	4620      	mov	r0, r4
 800b9de:	f7fe f9cc 	bl	8009d7a <__any_on>
 800b9e2:	2800      	cmp	r0, #0
 800b9e4:	d0c2      	beq.n	800b96c <__gethex+0x1a8>
 800b9e6:	f04f 0903 	mov.w	r9, #3
 800b9ea:	e7c1      	b.n	800b970 <__gethex+0x1ac>
 800b9ec:	da09      	bge.n	800ba02 <__gethex+0x23e>
 800b9ee:	1b75      	subs	r5, r6, r5
 800b9f0:	4621      	mov	r1, r4
 800b9f2:	9801      	ldr	r0, [sp, #4]
 800b9f4:	462a      	mov	r2, r5
 800b9f6:	f7fd ff87 	bl	8009908 <__lshift>
 800b9fa:	1b7f      	subs	r7, r7, r5
 800b9fc:	4604      	mov	r4, r0
 800b9fe:	f100 0a14 	add.w	sl, r0, #20
 800ba02:	f04f 0900 	mov.w	r9, #0
 800ba06:	e7b8      	b.n	800b97a <__gethex+0x1b6>
 800ba08:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ba0c:	42bd      	cmp	r5, r7
 800ba0e:	dd6f      	ble.n	800baf0 <__gethex+0x32c>
 800ba10:	1bed      	subs	r5, r5, r7
 800ba12:	42ae      	cmp	r6, r5
 800ba14:	dc34      	bgt.n	800ba80 <__gethex+0x2bc>
 800ba16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ba1a:	2b02      	cmp	r3, #2
 800ba1c:	d022      	beq.n	800ba64 <__gethex+0x2a0>
 800ba1e:	2b03      	cmp	r3, #3
 800ba20:	d024      	beq.n	800ba6c <__gethex+0x2a8>
 800ba22:	2b01      	cmp	r3, #1
 800ba24:	d115      	bne.n	800ba52 <__gethex+0x28e>
 800ba26:	42ae      	cmp	r6, r5
 800ba28:	d113      	bne.n	800ba52 <__gethex+0x28e>
 800ba2a:	2e01      	cmp	r6, #1
 800ba2c:	d10b      	bne.n	800ba46 <__gethex+0x282>
 800ba2e:	9a02      	ldr	r2, [sp, #8]
 800ba30:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ba34:	6013      	str	r3, [r2, #0]
 800ba36:	2301      	movs	r3, #1
 800ba38:	6123      	str	r3, [r4, #16]
 800ba3a:	f8ca 3000 	str.w	r3, [sl]
 800ba3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ba40:	2562      	movs	r5, #98	@ 0x62
 800ba42:	601c      	str	r4, [r3, #0]
 800ba44:	e73a      	b.n	800b8bc <__gethex+0xf8>
 800ba46:	1e71      	subs	r1, r6, #1
 800ba48:	4620      	mov	r0, r4
 800ba4a:	f7fe f996 	bl	8009d7a <__any_on>
 800ba4e:	2800      	cmp	r0, #0
 800ba50:	d1ed      	bne.n	800ba2e <__gethex+0x26a>
 800ba52:	9801      	ldr	r0, [sp, #4]
 800ba54:	4621      	mov	r1, r4
 800ba56:	f7fd fd3f 	bl	80094d8 <_Bfree>
 800ba5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ba5c:	2300      	movs	r3, #0
 800ba5e:	6013      	str	r3, [r2, #0]
 800ba60:	2550      	movs	r5, #80	@ 0x50
 800ba62:	e72b      	b.n	800b8bc <__gethex+0xf8>
 800ba64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d1f3      	bne.n	800ba52 <__gethex+0x28e>
 800ba6a:	e7e0      	b.n	800ba2e <__gethex+0x26a>
 800ba6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d1dd      	bne.n	800ba2e <__gethex+0x26a>
 800ba72:	e7ee      	b.n	800ba52 <__gethex+0x28e>
 800ba74:	0800d820 	.word	0x0800d820
 800ba78:	0800d6b3 	.word	0x0800d6b3
 800ba7c:	0800d9e9 	.word	0x0800d9e9
 800ba80:	1e6f      	subs	r7, r5, #1
 800ba82:	f1b9 0f00 	cmp.w	r9, #0
 800ba86:	d130      	bne.n	800baea <__gethex+0x326>
 800ba88:	b127      	cbz	r7, 800ba94 <__gethex+0x2d0>
 800ba8a:	4639      	mov	r1, r7
 800ba8c:	4620      	mov	r0, r4
 800ba8e:	f7fe f974 	bl	8009d7a <__any_on>
 800ba92:	4681      	mov	r9, r0
 800ba94:	117a      	asrs	r2, r7, #5
 800ba96:	2301      	movs	r3, #1
 800ba98:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ba9c:	f007 071f 	and.w	r7, r7, #31
 800baa0:	40bb      	lsls	r3, r7
 800baa2:	4213      	tst	r3, r2
 800baa4:	4629      	mov	r1, r5
 800baa6:	4620      	mov	r0, r4
 800baa8:	bf18      	it	ne
 800baaa:	f049 0902 	orrne.w	r9, r9, #2
 800baae:	f7ff fe21 	bl	800b6f4 <rshift>
 800bab2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800bab6:	1b76      	subs	r6, r6, r5
 800bab8:	2502      	movs	r5, #2
 800baba:	f1b9 0f00 	cmp.w	r9, #0
 800babe:	d047      	beq.n	800bb50 <__gethex+0x38c>
 800bac0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bac4:	2b02      	cmp	r3, #2
 800bac6:	d015      	beq.n	800baf4 <__gethex+0x330>
 800bac8:	2b03      	cmp	r3, #3
 800baca:	d017      	beq.n	800bafc <__gethex+0x338>
 800bacc:	2b01      	cmp	r3, #1
 800bace:	d109      	bne.n	800bae4 <__gethex+0x320>
 800bad0:	f019 0f02 	tst.w	r9, #2
 800bad4:	d006      	beq.n	800bae4 <__gethex+0x320>
 800bad6:	f8da 3000 	ldr.w	r3, [sl]
 800bada:	ea49 0903 	orr.w	r9, r9, r3
 800bade:	f019 0f01 	tst.w	r9, #1
 800bae2:	d10e      	bne.n	800bb02 <__gethex+0x33e>
 800bae4:	f045 0510 	orr.w	r5, r5, #16
 800bae8:	e032      	b.n	800bb50 <__gethex+0x38c>
 800baea:	f04f 0901 	mov.w	r9, #1
 800baee:	e7d1      	b.n	800ba94 <__gethex+0x2d0>
 800baf0:	2501      	movs	r5, #1
 800baf2:	e7e2      	b.n	800baba <__gethex+0x2f6>
 800baf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800baf6:	f1c3 0301 	rsb	r3, r3, #1
 800bafa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bafc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d0f0      	beq.n	800bae4 <__gethex+0x320>
 800bb02:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bb06:	f104 0314 	add.w	r3, r4, #20
 800bb0a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bb0e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bb12:	f04f 0c00 	mov.w	ip, #0
 800bb16:	4618      	mov	r0, r3
 800bb18:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb1c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bb20:	d01b      	beq.n	800bb5a <__gethex+0x396>
 800bb22:	3201      	adds	r2, #1
 800bb24:	6002      	str	r2, [r0, #0]
 800bb26:	2d02      	cmp	r5, #2
 800bb28:	f104 0314 	add.w	r3, r4, #20
 800bb2c:	d13c      	bne.n	800bba8 <__gethex+0x3e4>
 800bb2e:	f8d8 2000 	ldr.w	r2, [r8]
 800bb32:	3a01      	subs	r2, #1
 800bb34:	42b2      	cmp	r2, r6
 800bb36:	d109      	bne.n	800bb4c <__gethex+0x388>
 800bb38:	1171      	asrs	r1, r6, #5
 800bb3a:	2201      	movs	r2, #1
 800bb3c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bb40:	f006 061f 	and.w	r6, r6, #31
 800bb44:	fa02 f606 	lsl.w	r6, r2, r6
 800bb48:	421e      	tst	r6, r3
 800bb4a:	d13a      	bne.n	800bbc2 <__gethex+0x3fe>
 800bb4c:	f045 0520 	orr.w	r5, r5, #32
 800bb50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bb52:	601c      	str	r4, [r3, #0]
 800bb54:	9b02      	ldr	r3, [sp, #8]
 800bb56:	601f      	str	r7, [r3, #0]
 800bb58:	e6b0      	b.n	800b8bc <__gethex+0xf8>
 800bb5a:	4299      	cmp	r1, r3
 800bb5c:	f843 cc04 	str.w	ip, [r3, #-4]
 800bb60:	d8d9      	bhi.n	800bb16 <__gethex+0x352>
 800bb62:	68a3      	ldr	r3, [r4, #8]
 800bb64:	459b      	cmp	fp, r3
 800bb66:	db17      	blt.n	800bb98 <__gethex+0x3d4>
 800bb68:	6861      	ldr	r1, [r4, #4]
 800bb6a:	9801      	ldr	r0, [sp, #4]
 800bb6c:	3101      	adds	r1, #1
 800bb6e:	f7fd fc73 	bl	8009458 <_Balloc>
 800bb72:	4681      	mov	r9, r0
 800bb74:	b918      	cbnz	r0, 800bb7e <__gethex+0x3ba>
 800bb76:	4b1a      	ldr	r3, [pc, #104]	@ (800bbe0 <__gethex+0x41c>)
 800bb78:	4602      	mov	r2, r0
 800bb7a:	2184      	movs	r1, #132	@ 0x84
 800bb7c:	e6c5      	b.n	800b90a <__gethex+0x146>
 800bb7e:	6922      	ldr	r2, [r4, #16]
 800bb80:	3202      	adds	r2, #2
 800bb82:	f104 010c 	add.w	r1, r4, #12
 800bb86:	0092      	lsls	r2, r2, #2
 800bb88:	300c      	adds	r0, #12
 800bb8a:	f7ff fd69 	bl	800b660 <memcpy>
 800bb8e:	4621      	mov	r1, r4
 800bb90:	9801      	ldr	r0, [sp, #4]
 800bb92:	f7fd fca1 	bl	80094d8 <_Bfree>
 800bb96:	464c      	mov	r4, r9
 800bb98:	6923      	ldr	r3, [r4, #16]
 800bb9a:	1c5a      	adds	r2, r3, #1
 800bb9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bba0:	6122      	str	r2, [r4, #16]
 800bba2:	2201      	movs	r2, #1
 800bba4:	615a      	str	r2, [r3, #20]
 800bba6:	e7be      	b.n	800bb26 <__gethex+0x362>
 800bba8:	6922      	ldr	r2, [r4, #16]
 800bbaa:	455a      	cmp	r2, fp
 800bbac:	dd0b      	ble.n	800bbc6 <__gethex+0x402>
 800bbae:	2101      	movs	r1, #1
 800bbb0:	4620      	mov	r0, r4
 800bbb2:	f7ff fd9f 	bl	800b6f4 <rshift>
 800bbb6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bbba:	3701      	adds	r7, #1
 800bbbc:	42bb      	cmp	r3, r7
 800bbbe:	f6ff aee0 	blt.w	800b982 <__gethex+0x1be>
 800bbc2:	2501      	movs	r5, #1
 800bbc4:	e7c2      	b.n	800bb4c <__gethex+0x388>
 800bbc6:	f016 061f 	ands.w	r6, r6, #31
 800bbca:	d0fa      	beq.n	800bbc2 <__gethex+0x3fe>
 800bbcc:	4453      	add	r3, sl
 800bbce:	f1c6 0620 	rsb	r6, r6, #32
 800bbd2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bbd6:	f7fd fd31 	bl	800963c <__hi0bits>
 800bbda:	42b0      	cmp	r0, r6
 800bbdc:	dbe7      	blt.n	800bbae <__gethex+0x3ea>
 800bbde:	e7f0      	b.n	800bbc2 <__gethex+0x3fe>
 800bbe0:	0800d6b3 	.word	0x0800d6b3

0800bbe4 <L_shift>:
 800bbe4:	f1c2 0208 	rsb	r2, r2, #8
 800bbe8:	0092      	lsls	r2, r2, #2
 800bbea:	b570      	push	{r4, r5, r6, lr}
 800bbec:	f1c2 0620 	rsb	r6, r2, #32
 800bbf0:	6843      	ldr	r3, [r0, #4]
 800bbf2:	6804      	ldr	r4, [r0, #0]
 800bbf4:	fa03 f506 	lsl.w	r5, r3, r6
 800bbf8:	432c      	orrs	r4, r5
 800bbfa:	40d3      	lsrs	r3, r2
 800bbfc:	6004      	str	r4, [r0, #0]
 800bbfe:	f840 3f04 	str.w	r3, [r0, #4]!
 800bc02:	4288      	cmp	r0, r1
 800bc04:	d3f4      	bcc.n	800bbf0 <L_shift+0xc>
 800bc06:	bd70      	pop	{r4, r5, r6, pc}

0800bc08 <__match>:
 800bc08:	b530      	push	{r4, r5, lr}
 800bc0a:	6803      	ldr	r3, [r0, #0]
 800bc0c:	3301      	adds	r3, #1
 800bc0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc12:	b914      	cbnz	r4, 800bc1a <__match+0x12>
 800bc14:	6003      	str	r3, [r0, #0]
 800bc16:	2001      	movs	r0, #1
 800bc18:	bd30      	pop	{r4, r5, pc}
 800bc1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc1e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800bc22:	2d19      	cmp	r5, #25
 800bc24:	bf98      	it	ls
 800bc26:	3220      	addls	r2, #32
 800bc28:	42a2      	cmp	r2, r4
 800bc2a:	d0f0      	beq.n	800bc0e <__match+0x6>
 800bc2c:	2000      	movs	r0, #0
 800bc2e:	e7f3      	b.n	800bc18 <__match+0x10>

0800bc30 <__hexnan>:
 800bc30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc34:	680b      	ldr	r3, [r1, #0]
 800bc36:	6801      	ldr	r1, [r0, #0]
 800bc38:	115e      	asrs	r6, r3, #5
 800bc3a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bc3e:	f013 031f 	ands.w	r3, r3, #31
 800bc42:	b087      	sub	sp, #28
 800bc44:	bf18      	it	ne
 800bc46:	3604      	addne	r6, #4
 800bc48:	2500      	movs	r5, #0
 800bc4a:	1f37      	subs	r7, r6, #4
 800bc4c:	4682      	mov	sl, r0
 800bc4e:	4690      	mov	r8, r2
 800bc50:	9301      	str	r3, [sp, #4]
 800bc52:	f846 5c04 	str.w	r5, [r6, #-4]
 800bc56:	46b9      	mov	r9, r7
 800bc58:	463c      	mov	r4, r7
 800bc5a:	9502      	str	r5, [sp, #8]
 800bc5c:	46ab      	mov	fp, r5
 800bc5e:	784a      	ldrb	r2, [r1, #1]
 800bc60:	1c4b      	adds	r3, r1, #1
 800bc62:	9303      	str	r3, [sp, #12]
 800bc64:	b342      	cbz	r2, 800bcb8 <__hexnan+0x88>
 800bc66:	4610      	mov	r0, r2
 800bc68:	9105      	str	r1, [sp, #20]
 800bc6a:	9204      	str	r2, [sp, #16]
 800bc6c:	f7ff fd94 	bl	800b798 <__hexdig_fun>
 800bc70:	2800      	cmp	r0, #0
 800bc72:	d151      	bne.n	800bd18 <__hexnan+0xe8>
 800bc74:	9a04      	ldr	r2, [sp, #16]
 800bc76:	9905      	ldr	r1, [sp, #20]
 800bc78:	2a20      	cmp	r2, #32
 800bc7a:	d818      	bhi.n	800bcae <__hexnan+0x7e>
 800bc7c:	9b02      	ldr	r3, [sp, #8]
 800bc7e:	459b      	cmp	fp, r3
 800bc80:	dd13      	ble.n	800bcaa <__hexnan+0x7a>
 800bc82:	454c      	cmp	r4, r9
 800bc84:	d206      	bcs.n	800bc94 <__hexnan+0x64>
 800bc86:	2d07      	cmp	r5, #7
 800bc88:	dc04      	bgt.n	800bc94 <__hexnan+0x64>
 800bc8a:	462a      	mov	r2, r5
 800bc8c:	4649      	mov	r1, r9
 800bc8e:	4620      	mov	r0, r4
 800bc90:	f7ff ffa8 	bl	800bbe4 <L_shift>
 800bc94:	4544      	cmp	r4, r8
 800bc96:	d952      	bls.n	800bd3e <__hexnan+0x10e>
 800bc98:	2300      	movs	r3, #0
 800bc9a:	f1a4 0904 	sub.w	r9, r4, #4
 800bc9e:	f844 3c04 	str.w	r3, [r4, #-4]
 800bca2:	f8cd b008 	str.w	fp, [sp, #8]
 800bca6:	464c      	mov	r4, r9
 800bca8:	461d      	mov	r5, r3
 800bcaa:	9903      	ldr	r1, [sp, #12]
 800bcac:	e7d7      	b.n	800bc5e <__hexnan+0x2e>
 800bcae:	2a29      	cmp	r2, #41	@ 0x29
 800bcb0:	d157      	bne.n	800bd62 <__hexnan+0x132>
 800bcb2:	3102      	adds	r1, #2
 800bcb4:	f8ca 1000 	str.w	r1, [sl]
 800bcb8:	f1bb 0f00 	cmp.w	fp, #0
 800bcbc:	d051      	beq.n	800bd62 <__hexnan+0x132>
 800bcbe:	454c      	cmp	r4, r9
 800bcc0:	d206      	bcs.n	800bcd0 <__hexnan+0xa0>
 800bcc2:	2d07      	cmp	r5, #7
 800bcc4:	dc04      	bgt.n	800bcd0 <__hexnan+0xa0>
 800bcc6:	462a      	mov	r2, r5
 800bcc8:	4649      	mov	r1, r9
 800bcca:	4620      	mov	r0, r4
 800bccc:	f7ff ff8a 	bl	800bbe4 <L_shift>
 800bcd0:	4544      	cmp	r4, r8
 800bcd2:	d936      	bls.n	800bd42 <__hexnan+0x112>
 800bcd4:	f1a8 0204 	sub.w	r2, r8, #4
 800bcd8:	4623      	mov	r3, r4
 800bcda:	f853 1b04 	ldr.w	r1, [r3], #4
 800bcde:	f842 1f04 	str.w	r1, [r2, #4]!
 800bce2:	429f      	cmp	r7, r3
 800bce4:	d2f9      	bcs.n	800bcda <__hexnan+0xaa>
 800bce6:	1b3b      	subs	r3, r7, r4
 800bce8:	f023 0303 	bic.w	r3, r3, #3
 800bcec:	3304      	adds	r3, #4
 800bcee:	3401      	adds	r4, #1
 800bcf0:	3e03      	subs	r6, #3
 800bcf2:	42b4      	cmp	r4, r6
 800bcf4:	bf88      	it	hi
 800bcf6:	2304      	movhi	r3, #4
 800bcf8:	4443      	add	r3, r8
 800bcfa:	2200      	movs	r2, #0
 800bcfc:	f843 2b04 	str.w	r2, [r3], #4
 800bd00:	429f      	cmp	r7, r3
 800bd02:	d2fb      	bcs.n	800bcfc <__hexnan+0xcc>
 800bd04:	683b      	ldr	r3, [r7, #0]
 800bd06:	b91b      	cbnz	r3, 800bd10 <__hexnan+0xe0>
 800bd08:	4547      	cmp	r7, r8
 800bd0a:	d128      	bne.n	800bd5e <__hexnan+0x12e>
 800bd0c:	2301      	movs	r3, #1
 800bd0e:	603b      	str	r3, [r7, #0]
 800bd10:	2005      	movs	r0, #5
 800bd12:	b007      	add	sp, #28
 800bd14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd18:	3501      	adds	r5, #1
 800bd1a:	2d08      	cmp	r5, #8
 800bd1c:	f10b 0b01 	add.w	fp, fp, #1
 800bd20:	dd06      	ble.n	800bd30 <__hexnan+0x100>
 800bd22:	4544      	cmp	r4, r8
 800bd24:	d9c1      	bls.n	800bcaa <__hexnan+0x7a>
 800bd26:	2300      	movs	r3, #0
 800bd28:	f844 3c04 	str.w	r3, [r4, #-4]
 800bd2c:	2501      	movs	r5, #1
 800bd2e:	3c04      	subs	r4, #4
 800bd30:	6822      	ldr	r2, [r4, #0]
 800bd32:	f000 000f 	and.w	r0, r0, #15
 800bd36:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800bd3a:	6020      	str	r0, [r4, #0]
 800bd3c:	e7b5      	b.n	800bcaa <__hexnan+0x7a>
 800bd3e:	2508      	movs	r5, #8
 800bd40:	e7b3      	b.n	800bcaa <__hexnan+0x7a>
 800bd42:	9b01      	ldr	r3, [sp, #4]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d0dd      	beq.n	800bd04 <__hexnan+0xd4>
 800bd48:	f1c3 0320 	rsb	r3, r3, #32
 800bd4c:	f04f 32ff 	mov.w	r2, #4294967295
 800bd50:	40da      	lsrs	r2, r3
 800bd52:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800bd56:	4013      	ands	r3, r2
 800bd58:	f846 3c04 	str.w	r3, [r6, #-4]
 800bd5c:	e7d2      	b.n	800bd04 <__hexnan+0xd4>
 800bd5e:	3f04      	subs	r7, #4
 800bd60:	e7d0      	b.n	800bd04 <__hexnan+0xd4>
 800bd62:	2004      	movs	r0, #4
 800bd64:	e7d5      	b.n	800bd12 <__hexnan+0xe2>

0800bd66 <__ascii_mbtowc>:
 800bd66:	b082      	sub	sp, #8
 800bd68:	b901      	cbnz	r1, 800bd6c <__ascii_mbtowc+0x6>
 800bd6a:	a901      	add	r1, sp, #4
 800bd6c:	b142      	cbz	r2, 800bd80 <__ascii_mbtowc+0x1a>
 800bd6e:	b14b      	cbz	r3, 800bd84 <__ascii_mbtowc+0x1e>
 800bd70:	7813      	ldrb	r3, [r2, #0]
 800bd72:	600b      	str	r3, [r1, #0]
 800bd74:	7812      	ldrb	r2, [r2, #0]
 800bd76:	1e10      	subs	r0, r2, #0
 800bd78:	bf18      	it	ne
 800bd7a:	2001      	movne	r0, #1
 800bd7c:	b002      	add	sp, #8
 800bd7e:	4770      	bx	lr
 800bd80:	4610      	mov	r0, r2
 800bd82:	e7fb      	b.n	800bd7c <__ascii_mbtowc+0x16>
 800bd84:	f06f 0001 	mvn.w	r0, #1
 800bd88:	e7f8      	b.n	800bd7c <__ascii_mbtowc+0x16>

0800bd8a <_realloc_r>:
 800bd8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd8e:	4680      	mov	r8, r0
 800bd90:	4615      	mov	r5, r2
 800bd92:	460c      	mov	r4, r1
 800bd94:	b921      	cbnz	r1, 800bda0 <_realloc_r+0x16>
 800bd96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd9a:	4611      	mov	r1, r2
 800bd9c:	f7fd bad0 	b.w	8009340 <_malloc_r>
 800bda0:	b92a      	cbnz	r2, 800bdae <_realloc_r+0x24>
 800bda2:	f7fd fa59 	bl	8009258 <_free_r>
 800bda6:	2400      	movs	r4, #0
 800bda8:	4620      	mov	r0, r4
 800bdaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bdae:	f000 f8b2 	bl	800bf16 <_malloc_usable_size_r>
 800bdb2:	4285      	cmp	r5, r0
 800bdb4:	4606      	mov	r6, r0
 800bdb6:	d802      	bhi.n	800bdbe <_realloc_r+0x34>
 800bdb8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800bdbc:	d8f4      	bhi.n	800bda8 <_realloc_r+0x1e>
 800bdbe:	4629      	mov	r1, r5
 800bdc0:	4640      	mov	r0, r8
 800bdc2:	f7fd fabd 	bl	8009340 <_malloc_r>
 800bdc6:	4607      	mov	r7, r0
 800bdc8:	2800      	cmp	r0, #0
 800bdca:	d0ec      	beq.n	800bda6 <_realloc_r+0x1c>
 800bdcc:	42b5      	cmp	r5, r6
 800bdce:	462a      	mov	r2, r5
 800bdd0:	4621      	mov	r1, r4
 800bdd2:	bf28      	it	cs
 800bdd4:	4632      	movcs	r2, r6
 800bdd6:	f7ff fc43 	bl	800b660 <memcpy>
 800bdda:	4621      	mov	r1, r4
 800bddc:	4640      	mov	r0, r8
 800bdde:	f7fd fa3b 	bl	8009258 <_free_r>
 800bde2:	463c      	mov	r4, r7
 800bde4:	e7e0      	b.n	800bda8 <_realloc_r+0x1e>
	...

0800bde8 <_strtoul_l.constprop.0>:
 800bde8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bdec:	4e34      	ldr	r6, [pc, #208]	@ (800bec0 <_strtoul_l.constprop.0+0xd8>)
 800bdee:	4686      	mov	lr, r0
 800bdf0:	460d      	mov	r5, r1
 800bdf2:	4628      	mov	r0, r5
 800bdf4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bdf8:	5d37      	ldrb	r7, [r6, r4]
 800bdfa:	f017 0708 	ands.w	r7, r7, #8
 800bdfe:	d1f8      	bne.n	800bdf2 <_strtoul_l.constprop.0+0xa>
 800be00:	2c2d      	cmp	r4, #45	@ 0x2d
 800be02:	d12f      	bne.n	800be64 <_strtoul_l.constprop.0+0x7c>
 800be04:	782c      	ldrb	r4, [r5, #0]
 800be06:	2701      	movs	r7, #1
 800be08:	1c85      	adds	r5, r0, #2
 800be0a:	f033 0010 	bics.w	r0, r3, #16
 800be0e:	d109      	bne.n	800be24 <_strtoul_l.constprop.0+0x3c>
 800be10:	2c30      	cmp	r4, #48	@ 0x30
 800be12:	d12c      	bne.n	800be6e <_strtoul_l.constprop.0+0x86>
 800be14:	7828      	ldrb	r0, [r5, #0]
 800be16:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800be1a:	2858      	cmp	r0, #88	@ 0x58
 800be1c:	d127      	bne.n	800be6e <_strtoul_l.constprop.0+0x86>
 800be1e:	786c      	ldrb	r4, [r5, #1]
 800be20:	2310      	movs	r3, #16
 800be22:	3502      	adds	r5, #2
 800be24:	f04f 38ff 	mov.w	r8, #4294967295
 800be28:	2600      	movs	r6, #0
 800be2a:	fbb8 f8f3 	udiv	r8, r8, r3
 800be2e:	fb03 f908 	mul.w	r9, r3, r8
 800be32:	ea6f 0909 	mvn.w	r9, r9
 800be36:	4630      	mov	r0, r6
 800be38:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800be3c:	f1bc 0f09 	cmp.w	ip, #9
 800be40:	d81c      	bhi.n	800be7c <_strtoul_l.constprop.0+0x94>
 800be42:	4664      	mov	r4, ip
 800be44:	42a3      	cmp	r3, r4
 800be46:	dd2a      	ble.n	800be9e <_strtoul_l.constprop.0+0xb6>
 800be48:	f1b6 3fff 	cmp.w	r6, #4294967295
 800be4c:	d007      	beq.n	800be5e <_strtoul_l.constprop.0+0x76>
 800be4e:	4580      	cmp	r8, r0
 800be50:	d322      	bcc.n	800be98 <_strtoul_l.constprop.0+0xb0>
 800be52:	d101      	bne.n	800be58 <_strtoul_l.constprop.0+0x70>
 800be54:	45a1      	cmp	r9, r4
 800be56:	db1f      	blt.n	800be98 <_strtoul_l.constprop.0+0xb0>
 800be58:	fb00 4003 	mla	r0, r0, r3, r4
 800be5c:	2601      	movs	r6, #1
 800be5e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800be62:	e7e9      	b.n	800be38 <_strtoul_l.constprop.0+0x50>
 800be64:	2c2b      	cmp	r4, #43	@ 0x2b
 800be66:	bf04      	itt	eq
 800be68:	782c      	ldrbeq	r4, [r5, #0]
 800be6a:	1c85      	addeq	r5, r0, #2
 800be6c:	e7cd      	b.n	800be0a <_strtoul_l.constprop.0+0x22>
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d1d8      	bne.n	800be24 <_strtoul_l.constprop.0+0x3c>
 800be72:	2c30      	cmp	r4, #48	@ 0x30
 800be74:	bf0c      	ite	eq
 800be76:	2308      	moveq	r3, #8
 800be78:	230a      	movne	r3, #10
 800be7a:	e7d3      	b.n	800be24 <_strtoul_l.constprop.0+0x3c>
 800be7c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800be80:	f1bc 0f19 	cmp.w	ip, #25
 800be84:	d801      	bhi.n	800be8a <_strtoul_l.constprop.0+0xa2>
 800be86:	3c37      	subs	r4, #55	@ 0x37
 800be88:	e7dc      	b.n	800be44 <_strtoul_l.constprop.0+0x5c>
 800be8a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800be8e:	f1bc 0f19 	cmp.w	ip, #25
 800be92:	d804      	bhi.n	800be9e <_strtoul_l.constprop.0+0xb6>
 800be94:	3c57      	subs	r4, #87	@ 0x57
 800be96:	e7d5      	b.n	800be44 <_strtoul_l.constprop.0+0x5c>
 800be98:	f04f 36ff 	mov.w	r6, #4294967295
 800be9c:	e7df      	b.n	800be5e <_strtoul_l.constprop.0+0x76>
 800be9e:	1c73      	adds	r3, r6, #1
 800bea0:	d106      	bne.n	800beb0 <_strtoul_l.constprop.0+0xc8>
 800bea2:	2322      	movs	r3, #34	@ 0x22
 800bea4:	f8ce 3000 	str.w	r3, [lr]
 800bea8:	4630      	mov	r0, r6
 800beaa:	b932      	cbnz	r2, 800beba <_strtoul_l.constprop.0+0xd2>
 800beac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800beb0:	b107      	cbz	r7, 800beb4 <_strtoul_l.constprop.0+0xcc>
 800beb2:	4240      	negs	r0, r0
 800beb4:	2a00      	cmp	r2, #0
 800beb6:	d0f9      	beq.n	800beac <_strtoul_l.constprop.0+0xc4>
 800beb8:	b106      	cbz	r6, 800bebc <_strtoul_l.constprop.0+0xd4>
 800beba:	1e69      	subs	r1, r5, #1
 800bebc:	6011      	str	r1, [r2, #0]
 800bebe:	e7f5      	b.n	800beac <_strtoul_l.constprop.0+0xc4>
 800bec0:	0800d879 	.word	0x0800d879

0800bec4 <_strtoul_r>:
 800bec4:	f7ff bf90 	b.w	800bde8 <_strtoul_l.constprop.0>

0800bec8 <__ascii_wctomb>:
 800bec8:	4603      	mov	r3, r0
 800beca:	4608      	mov	r0, r1
 800becc:	b141      	cbz	r1, 800bee0 <__ascii_wctomb+0x18>
 800bece:	2aff      	cmp	r2, #255	@ 0xff
 800bed0:	d904      	bls.n	800bedc <__ascii_wctomb+0x14>
 800bed2:	228a      	movs	r2, #138	@ 0x8a
 800bed4:	601a      	str	r2, [r3, #0]
 800bed6:	f04f 30ff 	mov.w	r0, #4294967295
 800beda:	4770      	bx	lr
 800bedc:	700a      	strb	r2, [r1, #0]
 800bede:	2001      	movs	r0, #1
 800bee0:	4770      	bx	lr
	...

0800bee4 <fiprintf>:
 800bee4:	b40e      	push	{r1, r2, r3}
 800bee6:	b503      	push	{r0, r1, lr}
 800bee8:	4601      	mov	r1, r0
 800beea:	ab03      	add	r3, sp, #12
 800beec:	4805      	ldr	r0, [pc, #20]	@ (800bf04 <fiprintf+0x20>)
 800beee:	f853 2b04 	ldr.w	r2, [r3], #4
 800bef2:	6800      	ldr	r0, [r0, #0]
 800bef4:	9301      	str	r3, [sp, #4]
 800bef6:	f000 f83f 	bl	800bf78 <_vfiprintf_r>
 800befa:	b002      	add	sp, #8
 800befc:	f85d eb04 	ldr.w	lr, [sp], #4
 800bf00:	b003      	add	sp, #12
 800bf02:	4770      	bx	lr
 800bf04:	20000044 	.word	0x20000044

0800bf08 <abort>:
 800bf08:	b508      	push	{r3, lr}
 800bf0a:	2006      	movs	r0, #6
 800bf0c:	f000 fa08 	bl	800c320 <raise>
 800bf10:	2001      	movs	r0, #1
 800bf12:	f7f7 fadb 	bl	80034cc <_exit>

0800bf16 <_malloc_usable_size_r>:
 800bf16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf1a:	1f18      	subs	r0, r3, #4
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	bfbc      	itt	lt
 800bf20:	580b      	ldrlt	r3, [r1, r0]
 800bf22:	18c0      	addlt	r0, r0, r3
 800bf24:	4770      	bx	lr

0800bf26 <__sfputc_r>:
 800bf26:	6893      	ldr	r3, [r2, #8]
 800bf28:	3b01      	subs	r3, #1
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	b410      	push	{r4}
 800bf2e:	6093      	str	r3, [r2, #8]
 800bf30:	da08      	bge.n	800bf44 <__sfputc_r+0x1e>
 800bf32:	6994      	ldr	r4, [r2, #24]
 800bf34:	42a3      	cmp	r3, r4
 800bf36:	db01      	blt.n	800bf3c <__sfputc_r+0x16>
 800bf38:	290a      	cmp	r1, #10
 800bf3a:	d103      	bne.n	800bf44 <__sfputc_r+0x1e>
 800bf3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf40:	f000 b932 	b.w	800c1a8 <__swbuf_r>
 800bf44:	6813      	ldr	r3, [r2, #0]
 800bf46:	1c58      	adds	r0, r3, #1
 800bf48:	6010      	str	r0, [r2, #0]
 800bf4a:	7019      	strb	r1, [r3, #0]
 800bf4c:	4608      	mov	r0, r1
 800bf4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf52:	4770      	bx	lr

0800bf54 <__sfputs_r>:
 800bf54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf56:	4606      	mov	r6, r0
 800bf58:	460f      	mov	r7, r1
 800bf5a:	4614      	mov	r4, r2
 800bf5c:	18d5      	adds	r5, r2, r3
 800bf5e:	42ac      	cmp	r4, r5
 800bf60:	d101      	bne.n	800bf66 <__sfputs_r+0x12>
 800bf62:	2000      	movs	r0, #0
 800bf64:	e007      	b.n	800bf76 <__sfputs_r+0x22>
 800bf66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf6a:	463a      	mov	r2, r7
 800bf6c:	4630      	mov	r0, r6
 800bf6e:	f7ff ffda 	bl	800bf26 <__sfputc_r>
 800bf72:	1c43      	adds	r3, r0, #1
 800bf74:	d1f3      	bne.n	800bf5e <__sfputs_r+0xa>
 800bf76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bf78 <_vfiprintf_r>:
 800bf78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf7c:	460d      	mov	r5, r1
 800bf7e:	b09d      	sub	sp, #116	@ 0x74
 800bf80:	4614      	mov	r4, r2
 800bf82:	4698      	mov	r8, r3
 800bf84:	4606      	mov	r6, r0
 800bf86:	b118      	cbz	r0, 800bf90 <_vfiprintf_r+0x18>
 800bf88:	6a03      	ldr	r3, [r0, #32]
 800bf8a:	b90b      	cbnz	r3, 800bf90 <_vfiprintf_r+0x18>
 800bf8c:	f7fc f996 	bl	80082bc <__sinit>
 800bf90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf92:	07d9      	lsls	r1, r3, #31
 800bf94:	d405      	bmi.n	800bfa2 <_vfiprintf_r+0x2a>
 800bf96:	89ab      	ldrh	r3, [r5, #12]
 800bf98:	059a      	lsls	r2, r3, #22
 800bf9a:	d402      	bmi.n	800bfa2 <_vfiprintf_r+0x2a>
 800bf9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf9e:	f7fc fb04 	bl	80085aa <__retarget_lock_acquire_recursive>
 800bfa2:	89ab      	ldrh	r3, [r5, #12]
 800bfa4:	071b      	lsls	r3, r3, #28
 800bfa6:	d501      	bpl.n	800bfac <_vfiprintf_r+0x34>
 800bfa8:	692b      	ldr	r3, [r5, #16]
 800bfaa:	b99b      	cbnz	r3, 800bfd4 <_vfiprintf_r+0x5c>
 800bfac:	4629      	mov	r1, r5
 800bfae:	4630      	mov	r0, r6
 800bfb0:	f000 f938 	bl	800c224 <__swsetup_r>
 800bfb4:	b170      	cbz	r0, 800bfd4 <_vfiprintf_r+0x5c>
 800bfb6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bfb8:	07dc      	lsls	r4, r3, #31
 800bfba:	d504      	bpl.n	800bfc6 <_vfiprintf_r+0x4e>
 800bfbc:	f04f 30ff 	mov.w	r0, #4294967295
 800bfc0:	b01d      	add	sp, #116	@ 0x74
 800bfc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfc6:	89ab      	ldrh	r3, [r5, #12]
 800bfc8:	0598      	lsls	r0, r3, #22
 800bfca:	d4f7      	bmi.n	800bfbc <_vfiprintf_r+0x44>
 800bfcc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bfce:	f7fc faed 	bl	80085ac <__retarget_lock_release_recursive>
 800bfd2:	e7f3      	b.n	800bfbc <_vfiprintf_r+0x44>
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	9309      	str	r3, [sp, #36]	@ 0x24
 800bfd8:	2320      	movs	r3, #32
 800bfda:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bfde:	f8cd 800c 	str.w	r8, [sp, #12]
 800bfe2:	2330      	movs	r3, #48	@ 0x30
 800bfe4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c194 <_vfiprintf_r+0x21c>
 800bfe8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bfec:	f04f 0901 	mov.w	r9, #1
 800bff0:	4623      	mov	r3, r4
 800bff2:	469a      	mov	sl, r3
 800bff4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bff8:	b10a      	cbz	r2, 800bffe <_vfiprintf_r+0x86>
 800bffa:	2a25      	cmp	r2, #37	@ 0x25
 800bffc:	d1f9      	bne.n	800bff2 <_vfiprintf_r+0x7a>
 800bffe:	ebba 0b04 	subs.w	fp, sl, r4
 800c002:	d00b      	beq.n	800c01c <_vfiprintf_r+0xa4>
 800c004:	465b      	mov	r3, fp
 800c006:	4622      	mov	r2, r4
 800c008:	4629      	mov	r1, r5
 800c00a:	4630      	mov	r0, r6
 800c00c:	f7ff ffa2 	bl	800bf54 <__sfputs_r>
 800c010:	3001      	adds	r0, #1
 800c012:	f000 80a7 	beq.w	800c164 <_vfiprintf_r+0x1ec>
 800c016:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c018:	445a      	add	r2, fp
 800c01a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c01c:	f89a 3000 	ldrb.w	r3, [sl]
 800c020:	2b00      	cmp	r3, #0
 800c022:	f000 809f 	beq.w	800c164 <_vfiprintf_r+0x1ec>
 800c026:	2300      	movs	r3, #0
 800c028:	f04f 32ff 	mov.w	r2, #4294967295
 800c02c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c030:	f10a 0a01 	add.w	sl, sl, #1
 800c034:	9304      	str	r3, [sp, #16]
 800c036:	9307      	str	r3, [sp, #28]
 800c038:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c03c:	931a      	str	r3, [sp, #104]	@ 0x68
 800c03e:	4654      	mov	r4, sl
 800c040:	2205      	movs	r2, #5
 800c042:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c046:	4853      	ldr	r0, [pc, #332]	@ (800c194 <_vfiprintf_r+0x21c>)
 800c048:	f7f4 f8ca 	bl	80001e0 <memchr>
 800c04c:	9a04      	ldr	r2, [sp, #16]
 800c04e:	b9d8      	cbnz	r0, 800c088 <_vfiprintf_r+0x110>
 800c050:	06d1      	lsls	r1, r2, #27
 800c052:	bf44      	itt	mi
 800c054:	2320      	movmi	r3, #32
 800c056:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c05a:	0713      	lsls	r3, r2, #28
 800c05c:	bf44      	itt	mi
 800c05e:	232b      	movmi	r3, #43	@ 0x2b
 800c060:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c064:	f89a 3000 	ldrb.w	r3, [sl]
 800c068:	2b2a      	cmp	r3, #42	@ 0x2a
 800c06a:	d015      	beq.n	800c098 <_vfiprintf_r+0x120>
 800c06c:	9a07      	ldr	r2, [sp, #28]
 800c06e:	4654      	mov	r4, sl
 800c070:	2000      	movs	r0, #0
 800c072:	f04f 0c0a 	mov.w	ip, #10
 800c076:	4621      	mov	r1, r4
 800c078:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c07c:	3b30      	subs	r3, #48	@ 0x30
 800c07e:	2b09      	cmp	r3, #9
 800c080:	d94b      	bls.n	800c11a <_vfiprintf_r+0x1a2>
 800c082:	b1b0      	cbz	r0, 800c0b2 <_vfiprintf_r+0x13a>
 800c084:	9207      	str	r2, [sp, #28]
 800c086:	e014      	b.n	800c0b2 <_vfiprintf_r+0x13a>
 800c088:	eba0 0308 	sub.w	r3, r0, r8
 800c08c:	fa09 f303 	lsl.w	r3, r9, r3
 800c090:	4313      	orrs	r3, r2
 800c092:	9304      	str	r3, [sp, #16]
 800c094:	46a2      	mov	sl, r4
 800c096:	e7d2      	b.n	800c03e <_vfiprintf_r+0xc6>
 800c098:	9b03      	ldr	r3, [sp, #12]
 800c09a:	1d19      	adds	r1, r3, #4
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	9103      	str	r1, [sp, #12]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	bfbb      	ittet	lt
 800c0a4:	425b      	neglt	r3, r3
 800c0a6:	f042 0202 	orrlt.w	r2, r2, #2
 800c0aa:	9307      	strge	r3, [sp, #28]
 800c0ac:	9307      	strlt	r3, [sp, #28]
 800c0ae:	bfb8      	it	lt
 800c0b0:	9204      	strlt	r2, [sp, #16]
 800c0b2:	7823      	ldrb	r3, [r4, #0]
 800c0b4:	2b2e      	cmp	r3, #46	@ 0x2e
 800c0b6:	d10a      	bne.n	800c0ce <_vfiprintf_r+0x156>
 800c0b8:	7863      	ldrb	r3, [r4, #1]
 800c0ba:	2b2a      	cmp	r3, #42	@ 0x2a
 800c0bc:	d132      	bne.n	800c124 <_vfiprintf_r+0x1ac>
 800c0be:	9b03      	ldr	r3, [sp, #12]
 800c0c0:	1d1a      	adds	r2, r3, #4
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	9203      	str	r2, [sp, #12]
 800c0c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c0ca:	3402      	adds	r4, #2
 800c0cc:	9305      	str	r3, [sp, #20]
 800c0ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c1a4 <_vfiprintf_r+0x22c>
 800c0d2:	7821      	ldrb	r1, [r4, #0]
 800c0d4:	2203      	movs	r2, #3
 800c0d6:	4650      	mov	r0, sl
 800c0d8:	f7f4 f882 	bl	80001e0 <memchr>
 800c0dc:	b138      	cbz	r0, 800c0ee <_vfiprintf_r+0x176>
 800c0de:	9b04      	ldr	r3, [sp, #16]
 800c0e0:	eba0 000a 	sub.w	r0, r0, sl
 800c0e4:	2240      	movs	r2, #64	@ 0x40
 800c0e6:	4082      	lsls	r2, r0
 800c0e8:	4313      	orrs	r3, r2
 800c0ea:	3401      	adds	r4, #1
 800c0ec:	9304      	str	r3, [sp, #16]
 800c0ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0f2:	4829      	ldr	r0, [pc, #164]	@ (800c198 <_vfiprintf_r+0x220>)
 800c0f4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c0f8:	2206      	movs	r2, #6
 800c0fa:	f7f4 f871 	bl	80001e0 <memchr>
 800c0fe:	2800      	cmp	r0, #0
 800c100:	d03f      	beq.n	800c182 <_vfiprintf_r+0x20a>
 800c102:	4b26      	ldr	r3, [pc, #152]	@ (800c19c <_vfiprintf_r+0x224>)
 800c104:	bb1b      	cbnz	r3, 800c14e <_vfiprintf_r+0x1d6>
 800c106:	9b03      	ldr	r3, [sp, #12]
 800c108:	3307      	adds	r3, #7
 800c10a:	f023 0307 	bic.w	r3, r3, #7
 800c10e:	3308      	adds	r3, #8
 800c110:	9303      	str	r3, [sp, #12]
 800c112:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c114:	443b      	add	r3, r7
 800c116:	9309      	str	r3, [sp, #36]	@ 0x24
 800c118:	e76a      	b.n	800bff0 <_vfiprintf_r+0x78>
 800c11a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c11e:	460c      	mov	r4, r1
 800c120:	2001      	movs	r0, #1
 800c122:	e7a8      	b.n	800c076 <_vfiprintf_r+0xfe>
 800c124:	2300      	movs	r3, #0
 800c126:	3401      	adds	r4, #1
 800c128:	9305      	str	r3, [sp, #20]
 800c12a:	4619      	mov	r1, r3
 800c12c:	f04f 0c0a 	mov.w	ip, #10
 800c130:	4620      	mov	r0, r4
 800c132:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c136:	3a30      	subs	r2, #48	@ 0x30
 800c138:	2a09      	cmp	r2, #9
 800c13a:	d903      	bls.n	800c144 <_vfiprintf_r+0x1cc>
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d0c6      	beq.n	800c0ce <_vfiprintf_r+0x156>
 800c140:	9105      	str	r1, [sp, #20]
 800c142:	e7c4      	b.n	800c0ce <_vfiprintf_r+0x156>
 800c144:	fb0c 2101 	mla	r1, ip, r1, r2
 800c148:	4604      	mov	r4, r0
 800c14a:	2301      	movs	r3, #1
 800c14c:	e7f0      	b.n	800c130 <_vfiprintf_r+0x1b8>
 800c14e:	ab03      	add	r3, sp, #12
 800c150:	9300      	str	r3, [sp, #0]
 800c152:	462a      	mov	r2, r5
 800c154:	4b12      	ldr	r3, [pc, #72]	@ (800c1a0 <_vfiprintf_r+0x228>)
 800c156:	a904      	add	r1, sp, #16
 800c158:	4630      	mov	r0, r6
 800c15a:	f7fb fa57 	bl	800760c <_printf_float>
 800c15e:	4607      	mov	r7, r0
 800c160:	1c78      	adds	r0, r7, #1
 800c162:	d1d6      	bne.n	800c112 <_vfiprintf_r+0x19a>
 800c164:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c166:	07d9      	lsls	r1, r3, #31
 800c168:	d405      	bmi.n	800c176 <_vfiprintf_r+0x1fe>
 800c16a:	89ab      	ldrh	r3, [r5, #12]
 800c16c:	059a      	lsls	r2, r3, #22
 800c16e:	d402      	bmi.n	800c176 <_vfiprintf_r+0x1fe>
 800c170:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c172:	f7fc fa1b 	bl	80085ac <__retarget_lock_release_recursive>
 800c176:	89ab      	ldrh	r3, [r5, #12]
 800c178:	065b      	lsls	r3, r3, #25
 800c17a:	f53f af1f 	bmi.w	800bfbc <_vfiprintf_r+0x44>
 800c17e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c180:	e71e      	b.n	800bfc0 <_vfiprintf_r+0x48>
 800c182:	ab03      	add	r3, sp, #12
 800c184:	9300      	str	r3, [sp, #0]
 800c186:	462a      	mov	r2, r5
 800c188:	4b05      	ldr	r3, [pc, #20]	@ (800c1a0 <_vfiprintf_r+0x228>)
 800c18a:	a904      	add	r1, sp, #16
 800c18c:	4630      	mov	r0, r6
 800c18e:	f7fb fcd5 	bl	8007b3c <_printf_i>
 800c192:	e7e4      	b.n	800c15e <_vfiprintf_r+0x1e6>
 800c194:	0800d979 	.word	0x0800d979
 800c198:	0800d983 	.word	0x0800d983
 800c19c:	0800760d 	.word	0x0800760d
 800c1a0:	0800bf55 	.word	0x0800bf55
 800c1a4:	0800d97f 	.word	0x0800d97f

0800c1a8 <__swbuf_r>:
 800c1a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1aa:	460e      	mov	r6, r1
 800c1ac:	4614      	mov	r4, r2
 800c1ae:	4605      	mov	r5, r0
 800c1b0:	b118      	cbz	r0, 800c1ba <__swbuf_r+0x12>
 800c1b2:	6a03      	ldr	r3, [r0, #32]
 800c1b4:	b90b      	cbnz	r3, 800c1ba <__swbuf_r+0x12>
 800c1b6:	f7fc f881 	bl	80082bc <__sinit>
 800c1ba:	69a3      	ldr	r3, [r4, #24]
 800c1bc:	60a3      	str	r3, [r4, #8]
 800c1be:	89a3      	ldrh	r3, [r4, #12]
 800c1c0:	071a      	lsls	r2, r3, #28
 800c1c2:	d501      	bpl.n	800c1c8 <__swbuf_r+0x20>
 800c1c4:	6923      	ldr	r3, [r4, #16]
 800c1c6:	b943      	cbnz	r3, 800c1da <__swbuf_r+0x32>
 800c1c8:	4621      	mov	r1, r4
 800c1ca:	4628      	mov	r0, r5
 800c1cc:	f000 f82a 	bl	800c224 <__swsetup_r>
 800c1d0:	b118      	cbz	r0, 800c1da <__swbuf_r+0x32>
 800c1d2:	f04f 37ff 	mov.w	r7, #4294967295
 800c1d6:	4638      	mov	r0, r7
 800c1d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c1da:	6823      	ldr	r3, [r4, #0]
 800c1dc:	6922      	ldr	r2, [r4, #16]
 800c1de:	1a98      	subs	r0, r3, r2
 800c1e0:	6963      	ldr	r3, [r4, #20]
 800c1e2:	b2f6      	uxtb	r6, r6
 800c1e4:	4283      	cmp	r3, r0
 800c1e6:	4637      	mov	r7, r6
 800c1e8:	dc05      	bgt.n	800c1f6 <__swbuf_r+0x4e>
 800c1ea:	4621      	mov	r1, r4
 800c1ec:	4628      	mov	r0, r5
 800c1ee:	f7ff f95f 	bl	800b4b0 <_fflush_r>
 800c1f2:	2800      	cmp	r0, #0
 800c1f4:	d1ed      	bne.n	800c1d2 <__swbuf_r+0x2a>
 800c1f6:	68a3      	ldr	r3, [r4, #8]
 800c1f8:	3b01      	subs	r3, #1
 800c1fa:	60a3      	str	r3, [r4, #8]
 800c1fc:	6823      	ldr	r3, [r4, #0]
 800c1fe:	1c5a      	adds	r2, r3, #1
 800c200:	6022      	str	r2, [r4, #0]
 800c202:	701e      	strb	r6, [r3, #0]
 800c204:	6962      	ldr	r2, [r4, #20]
 800c206:	1c43      	adds	r3, r0, #1
 800c208:	429a      	cmp	r2, r3
 800c20a:	d004      	beq.n	800c216 <__swbuf_r+0x6e>
 800c20c:	89a3      	ldrh	r3, [r4, #12]
 800c20e:	07db      	lsls	r3, r3, #31
 800c210:	d5e1      	bpl.n	800c1d6 <__swbuf_r+0x2e>
 800c212:	2e0a      	cmp	r6, #10
 800c214:	d1df      	bne.n	800c1d6 <__swbuf_r+0x2e>
 800c216:	4621      	mov	r1, r4
 800c218:	4628      	mov	r0, r5
 800c21a:	f7ff f949 	bl	800b4b0 <_fflush_r>
 800c21e:	2800      	cmp	r0, #0
 800c220:	d0d9      	beq.n	800c1d6 <__swbuf_r+0x2e>
 800c222:	e7d6      	b.n	800c1d2 <__swbuf_r+0x2a>

0800c224 <__swsetup_r>:
 800c224:	b538      	push	{r3, r4, r5, lr}
 800c226:	4b29      	ldr	r3, [pc, #164]	@ (800c2cc <__swsetup_r+0xa8>)
 800c228:	4605      	mov	r5, r0
 800c22a:	6818      	ldr	r0, [r3, #0]
 800c22c:	460c      	mov	r4, r1
 800c22e:	b118      	cbz	r0, 800c238 <__swsetup_r+0x14>
 800c230:	6a03      	ldr	r3, [r0, #32]
 800c232:	b90b      	cbnz	r3, 800c238 <__swsetup_r+0x14>
 800c234:	f7fc f842 	bl	80082bc <__sinit>
 800c238:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c23c:	0719      	lsls	r1, r3, #28
 800c23e:	d422      	bmi.n	800c286 <__swsetup_r+0x62>
 800c240:	06da      	lsls	r2, r3, #27
 800c242:	d407      	bmi.n	800c254 <__swsetup_r+0x30>
 800c244:	2209      	movs	r2, #9
 800c246:	602a      	str	r2, [r5, #0]
 800c248:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c24c:	81a3      	strh	r3, [r4, #12]
 800c24e:	f04f 30ff 	mov.w	r0, #4294967295
 800c252:	e033      	b.n	800c2bc <__swsetup_r+0x98>
 800c254:	0758      	lsls	r0, r3, #29
 800c256:	d512      	bpl.n	800c27e <__swsetup_r+0x5a>
 800c258:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c25a:	b141      	cbz	r1, 800c26e <__swsetup_r+0x4a>
 800c25c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c260:	4299      	cmp	r1, r3
 800c262:	d002      	beq.n	800c26a <__swsetup_r+0x46>
 800c264:	4628      	mov	r0, r5
 800c266:	f7fc fff7 	bl	8009258 <_free_r>
 800c26a:	2300      	movs	r3, #0
 800c26c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c26e:	89a3      	ldrh	r3, [r4, #12]
 800c270:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c274:	81a3      	strh	r3, [r4, #12]
 800c276:	2300      	movs	r3, #0
 800c278:	6063      	str	r3, [r4, #4]
 800c27a:	6923      	ldr	r3, [r4, #16]
 800c27c:	6023      	str	r3, [r4, #0]
 800c27e:	89a3      	ldrh	r3, [r4, #12]
 800c280:	f043 0308 	orr.w	r3, r3, #8
 800c284:	81a3      	strh	r3, [r4, #12]
 800c286:	6923      	ldr	r3, [r4, #16]
 800c288:	b94b      	cbnz	r3, 800c29e <__swsetup_r+0x7a>
 800c28a:	89a3      	ldrh	r3, [r4, #12]
 800c28c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c290:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c294:	d003      	beq.n	800c29e <__swsetup_r+0x7a>
 800c296:	4621      	mov	r1, r4
 800c298:	4628      	mov	r0, r5
 800c29a:	f000 f883 	bl	800c3a4 <__smakebuf_r>
 800c29e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2a2:	f013 0201 	ands.w	r2, r3, #1
 800c2a6:	d00a      	beq.n	800c2be <__swsetup_r+0x9a>
 800c2a8:	2200      	movs	r2, #0
 800c2aa:	60a2      	str	r2, [r4, #8]
 800c2ac:	6962      	ldr	r2, [r4, #20]
 800c2ae:	4252      	negs	r2, r2
 800c2b0:	61a2      	str	r2, [r4, #24]
 800c2b2:	6922      	ldr	r2, [r4, #16]
 800c2b4:	b942      	cbnz	r2, 800c2c8 <__swsetup_r+0xa4>
 800c2b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c2ba:	d1c5      	bne.n	800c248 <__swsetup_r+0x24>
 800c2bc:	bd38      	pop	{r3, r4, r5, pc}
 800c2be:	0799      	lsls	r1, r3, #30
 800c2c0:	bf58      	it	pl
 800c2c2:	6962      	ldrpl	r2, [r4, #20]
 800c2c4:	60a2      	str	r2, [r4, #8]
 800c2c6:	e7f4      	b.n	800c2b2 <__swsetup_r+0x8e>
 800c2c8:	2000      	movs	r0, #0
 800c2ca:	e7f7      	b.n	800c2bc <__swsetup_r+0x98>
 800c2cc:	20000044 	.word	0x20000044

0800c2d0 <_raise_r>:
 800c2d0:	291f      	cmp	r1, #31
 800c2d2:	b538      	push	{r3, r4, r5, lr}
 800c2d4:	4605      	mov	r5, r0
 800c2d6:	460c      	mov	r4, r1
 800c2d8:	d904      	bls.n	800c2e4 <_raise_r+0x14>
 800c2da:	2316      	movs	r3, #22
 800c2dc:	6003      	str	r3, [r0, #0]
 800c2de:	f04f 30ff 	mov.w	r0, #4294967295
 800c2e2:	bd38      	pop	{r3, r4, r5, pc}
 800c2e4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c2e6:	b112      	cbz	r2, 800c2ee <_raise_r+0x1e>
 800c2e8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c2ec:	b94b      	cbnz	r3, 800c302 <_raise_r+0x32>
 800c2ee:	4628      	mov	r0, r5
 800c2f0:	f000 f830 	bl	800c354 <_getpid_r>
 800c2f4:	4622      	mov	r2, r4
 800c2f6:	4601      	mov	r1, r0
 800c2f8:	4628      	mov	r0, r5
 800c2fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c2fe:	f000 b817 	b.w	800c330 <_kill_r>
 800c302:	2b01      	cmp	r3, #1
 800c304:	d00a      	beq.n	800c31c <_raise_r+0x4c>
 800c306:	1c59      	adds	r1, r3, #1
 800c308:	d103      	bne.n	800c312 <_raise_r+0x42>
 800c30a:	2316      	movs	r3, #22
 800c30c:	6003      	str	r3, [r0, #0]
 800c30e:	2001      	movs	r0, #1
 800c310:	e7e7      	b.n	800c2e2 <_raise_r+0x12>
 800c312:	2100      	movs	r1, #0
 800c314:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c318:	4620      	mov	r0, r4
 800c31a:	4798      	blx	r3
 800c31c:	2000      	movs	r0, #0
 800c31e:	e7e0      	b.n	800c2e2 <_raise_r+0x12>

0800c320 <raise>:
 800c320:	4b02      	ldr	r3, [pc, #8]	@ (800c32c <raise+0xc>)
 800c322:	4601      	mov	r1, r0
 800c324:	6818      	ldr	r0, [r3, #0]
 800c326:	f7ff bfd3 	b.w	800c2d0 <_raise_r>
 800c32a:	bf00      	nop
 800c32c:	20000044 	.word	0x20000044

0800c330 <_kill_r>:
 800c330:	b538      	push	{r3, r4, r5, lr}
 800c332:	4d07      	ldr	r5, [pc, #28]	@ (800c350 <_kill_r+0x20>)
 800c334:	2300      	movs	r3, #0
 800c336:	4604      	mov	r4, r0
 800c338:	4608      	mov	r0, r1
 800c33a:	4611      	mov	r1, r2
 800c33c:	602b      	str	r3, [r5, #0]
 800c33e:	f7f7 f8b5 	bl	80034ac <_kill>
 800c342:	1c43      	adds	r3, r0, #1
 800c344:	d102      	bne.n	800c34c <_kill_r+0x1c>
 800c346:	682b      	ldr	r3, [r5, #0]
 800c348:	b103      	cbz	r3, 800c34c <_kill_r+0x1c>
 800c34a:	6023      	str	r3, [r4, #0]
 800c34c:	bd38      	pop	{r3, r4, r5, pc}
 800c34e:	bf00      	nop
 800c350:	20000708 	.word	0x20000708

0800c354 <_getpid_r>:
 800c354:	f7f7 b8a2 	b.w	800349c <_getpid>

0800c358 <__swhatbuf_r>:
 800c358:	b570      	push	{r4, r5, r6, lr}
 800c35a:	460c      	mov	r4, r1
 800c35c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c360:	2900      	cmp	r1, #0
 800c362:	b096      	sub	sp, #88	@ 0x58
 800c364:	4615      	mov	r5, r2
 800c366:	461e      	mov	r6, r3
 800c368:	da0d      	bge.n	800c386 <__swhatbuf_r+0x2e>
 800c36a:	89a3      	ldrh	r3, [r4, #12]
 800c36c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c370:	f04f 0100 	mov.w	r1, #0
 800c374:	bf14      	ite	ne
 800c376:	2340      	movne	r3, #64	@ 0x40
 800c378:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c37c:	2000      	movs	r0, #0
 800c37e:	6031      	str	r1, [r6, #0]
 800c380:	602b      	str	r3, [r5, #0]
 800c382:	b016      	add	sp, #88	@ 0x58
 800c384:	bd70      	pop	{r4, r5, r6, pc}
 800c386:	466a      	mov	r2, sp
 800c388:	f000 f848 	bl	800c41c <_fstat_r>
 800c38c:	2800      	cmp	r0, #0
 800c38e:	dbec      	blt.n	800c36a <__swhatbuf_r+0x12>
 800c390:	9901      	ldr	r1, [sp, #4]
 800c392:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c396:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c39a:	4259      	negs	r1, r3
 800c39c:	4159      	adcs	r1, r3
 800c39e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c3a2:	e7eb      	b.n	800c37c <__swhatbuf_r+0x24>

0800c3a4 <__smakebuf_r>:
 800c3a4:	898b      	ldrh	r3, [r1, #12]
 800c3a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c3a8:	079d      	lsls	r5, r3, #30
 800c3aa:	4606      	mov	r6, r0
 800c3ac:	460c      	mov	r4, r1
 800c3ae:	d507      	bpl.n	800c3c0 <__smakebuf_r+0x1c>
 800c3b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c3b4:	6023      	str	r3, [r4, #0]
 800c3b6:	6123      	str	r3, [r4, #16]
 800c3b8:	2301      	movs	r3, #1
 800c3ba:	6163      	str	r3, [r4, #20]
 800c3bc:	b003      	add	sp, #12
 800c3be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c3c0:	ab01      	add	r3, sp, #4
 800c3c2:	466a      	mov	r2, sp
 800c3c4:	f7ff ffc8 	bl	800c358 <__swhatbuf_r>
 800c3c8:	9f00      	ldr	r7, [sp, #0]
 800c3ca:	4605      	mov	r5, r0
 800c3cc:	4639      	mov	r1, r7
 800c3ce:	4630      	mov	r0, r6
 800c3d0:	f7fc ffb6 	bl	8009340 <_malloc_r>
 800c3d4:	b948      	cbnz	r0, 800c3ea <__smakebuf_r+0x46>
 800c3d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3da:	059a      	lsls	r2, r3, #22
 800c3dc:	d4ee      	bmi.n	800c3bc <__smakebuf_r+0x18>
 800c3de:	f023 0303 	bic.w	r3, r3, #3
 800c3e2:	f043 0302 	orr.w	r3, r3, #2
 800c3e6:	81a3      	strh	r3, [r4, #12]
 800c3e8:	e7e2      	b.n	800c3b0 <__smakebuf_r+0xc>
 800c3ea:	89a3      	ldrh	r3, [r4, #12]
 800c3ec:	6020      	str	r0, [r4, #0]
 800c3ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c3f2:	81a3      	strh	r3, [r4, #12]
 800c3f4:	9b01      	ldr	r3, [sp, #4]
 800c3f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c3fa:	b15b      	cbz	r3, 800c414 <__smakebuf_r+0x70>
 800c3fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c400:	4630      	mov	r0, r6
 800c402:	f000 f81d 	bl	800c440 <_isatty_r>
 800c406:	b128      	cbz	r0, 800c414 <__smakebuf_r+0x70>
 800c408:	89a3      	ldrh	r3, [r4, #12]
 800c40a:	f023 0303 	bic.w	r3, r3, #3
 800c40e:	f043 0301 	orr.w	r3, r3, #1
 800c412:	81a3      	strh	r3, [r4, #12]
 800c414:	89a3      	ldrh	r3, [r4, #12]
 800c416:	431d      	orrs	r5, r3
 800c418:	81a5      	strh	r5, [r4, #12]
 800c41a:	e7cf      	b.n	800c3bc <__smakebuf_r+0x18>

0800c41c <_fstat_r>:
 800c41c:	b538      	push	{r3, r4, r5, lr}
 800c41e:	4d07      	ldr	r5, [pc, #28]	@ (800c43c <_fstat_r+0x20>)
 800c420:	2300      	movs	r3, #0
 800c422:	4604      	mov	r4, r0
 800c424:	4608      	mov	r0, r1
 800c426:	4611      	mov	r1, r2
 800c428:	602b      	str	r3, [r5, #0]
 800c42a:	f7f7 f89f 	bl	800356c <_fstat>
 800c42e:	1c43      	adds	r3, r0, #1
 800c430:	d102      	bne.n	800c438 <_fstat_r+0x1c>
 800c432:	682b      	ldr	r3, [r5, #0]
 800c434:	b103      	cbz	r3, 800c438 <_fstat_r+0x1c>
 800c436:	6023      	str	r3, [r4, #0]
 800c438:	bd38      	pop	{r3, r4, r5, pc}
 800c43a:	bf00      	nop
 800c43c:	20000708 	.word	0x20000708

0800c440 <_isatty_r>:
 800c440:	b538      	push	{r3, r4, r5, lr}
 800c442:	4d06      	ldr	r5, [pc, #24]	@ (800c45c <_isatty_r+0x1c>)
 800c444:	2300      	movs	r3, #0
 800c446:	4604      	mov	r4, r0
 800c448:	4608      	mov	r0, r1
 800c44a:	602b      	str	r3, [r5, #0]
 800c44c:	f7f7 f89e 	bl	800358c <_isatty>
 800c450:	1c43      	adds	r3, r0, #1
 800c452:	d102      	bne.n	800c45a <_isatty_r+0x1a>
 800c454:	682b      	ldr	r3, [r5, #0]
 800c456:	b103      	cbz	r3, 800c45a <_isatty_r+0x1a>
 800c458:	6023      	str	r3, [r4, #0]
 800c45a:	bd38      	pop	{r3, r4, r5, pc}
 800c45c:	20000708 	.word	0x20000708

0800c460 <cos>:
 800c460:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c462:	ec53 2b10 	vmov	r2, r3, d0
 800c466:	4826      	ldr	r0, [pc, #152]	@ (800c500 <cos+0xa0>)
 800c468:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c46c:	4281      	cmp	r1, r0
 800c46e:	d806      	bhi.n	800c47e <cos+0x1e>
 800c470:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800c4f8 <cos+0x98>
 800c474:	b005      	add	sp, #20
 800c476:	f85d eb04 	ldr.w	lr, [sp], #4
 800c47a:	f000 b899 	b.w	800c5b0 <__kernel_cos>
 800c47e:	4821      	ldr	r0, [pc, #132]	@ (800c504 <cos+0xa4>)
 800c480:	4281      	cmp	r1, r0
 800c482:	d908      	bls.n	800c496 <cos+0x36>
 800c484:	4610      	mov	r0, r2
 800c486:	4619      	mov	r1, r3
 800c488:	f7f3 ff06 	bl	8000298 <__aeabi_dsub>
 800c48c:	ec41 0b10 	vmov	d0, r0, r1
 800c490:	b005      	add	sp, #20
 800c492:	f85d fb04 	ldr.w	pc, [sp], #4
 800c496:	4668      	mov	r0, sp
 800c498:	f000 fa0e 	bl	800c8b8 <__ieee754_rem_pio2>
 800c49c:	f000 0003 	and.w	r0, r0, #3
 800c4a0:	2801      	cmp	r0, #1
 800c4a2:	d00b      	beq.n	800c4bc <cos+0x5c>
 800c4a4:	2802      	cmp	r0, #2
 800c4a6:	d015      	beq.n	800c4d4 <cos+0x74>
 800c4a8:	b9d8      	cbnz	r0, 800c4e2 <cos+0x82>
 800c4aa:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c4ae:	ed9d 0b00 	vldr	d0, [sp]
 800c4b2:	f000 f87d 	bl	800c5b0 <__kernel_cos>
 800c4b6:	ec51 0b10 	vmov	r0, r1, d0
 800c4ba:	e7e7      	b.n	800c48c <cos+0x2c>
 800c4bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c4c0:	ed9d 0b00 	vldr	d0, [sp]
 800c4c4:	f000 f93c 	bl	800c740 <__kernel_sin>
 800c4c8:	ec53 2b10 	vmov	r2, r3, d0
 800c4cc:	4610      	mov	r0, r2
 800c4ce:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800c4d2:	e7db      	b.n	800c48c <cos+0x2c>
 800c4d4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c4d8:	ed9d 0b00 	vldr	d0, [sp]
 800c4dc:	f000 f868 	bl	800c5b0 <__kernel_cos>
 800c4e0:	e7f2      	b.n	800c4c8 <cos+0x68>
 800c4e2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c4e6:	ed9d 0b00 	vldr	d0, [sp]
 800c4ea:	2001      	movs	r0, #1
 800c4ec:	f000 f928 	bl	800c740 <__kernel_sin>
 800c4f0:	e7e1      	b.n	800c4b6 <cos+0x56>
 800c4f2:	bf00      	nop
 800c4f4:	f3af 8000 	nop.w
	...
 800c500:	3fe921fb 	.word	0x3fe921fb
 800c504:	7fefffff 	.word	0x7fefffff

0800c508 <sin>:
 800c508:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c50a:	ec53 2b10 	vmov	r2, r3, d0
 800c50e:	4826      	ldr	r0, [pc, #152]	@ (800c5a8 <sin+0xa0>)
 800c510:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c514:	4281      	cmp	r1, r0
 800c516:	d807      	bhi.n	800c528 <sin+0x20>
 800c518:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800c5a0 <sin+0x98>
 800c51c:	2000      	movs	r0, #0
 800c51e:	b005      	add	sp, #20
 800c520:	f85d eb04 	ldr.w	lr, [sp], #4
 800c524:	f000 b90c 	b.w	800c740 <__kernel_sin>
 800c528:	4820      	ldr	r0, [pc, #128]	@ (800c5ac <sin+0xa4>)
 800c52a:	4281      	cmp	r1, r0
 800c52c:	d908      	bls.n	800c540 <sin+0x38>
 800c52e:	4610      	mov	r0, r2
 800c530:	4619      	mov	r1, r3
 800c532:	f7f3 feb1 	bl	8000298 <__aeabi_dsub>
 800c536:	ec41 0b10 	vmov	d0, r0, r1
 800c53a:	b005      	add	sp, #20
 800c53c:	f85d fb04 	ldr.w	pc, [sp], #4
 800c540:	4668      	mov	r0, sp
 800c542:	f000 f9b9 	bl	800c8b8 <__ieee754_rem_pio2>
 800c546:	f000 0003 	and.w	r0, r0, #3
 800c54a:	2801      	cmp	r0, #1
 800c54c:	d00c      	beq.n	800c568 <sin+0x60>
 800c54e:	2802      	cmp	r0, #2
 800c550:	d011      	beq.n	800c576 <sin+0x6e>
 800c552:	b9e8      	cbnz	r0, 800c590 <sin+0x88>
 800c554:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c558:	ed9d 0b00 	vldr	d0, [sp]
 800c55c:	2001      	movs	r0, #1
 800c55e:	f000 f8ef 	bl	800c740 <__kernel_sin>
 800c562:	ec51 0b10 	vmov	r0, r1, d0
 800c566:	e7e6      	b.n	800c536 <sin+0x2e>
 800c568:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c56c:	ed9d 0b00 	vldr	d0, [sp]
 800c570:	f000 f81e 	bl	800c5b0 <__kernel_cos>
 800c574:	e7f5      	b.n	800c562 <sin+0x5a>
 800c576:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c57a:	ed9d 0b00 	vldr	d0, [sp]
 800c57e:	2001      	movs	r0, #1
 800c580:	f000 f8de 	bl	800c740 <__kernel_sin>
 800c584:	ec53 2b10 	vmov	r2, r3, d0
 800c588:	4610      	mov	r0, r2
 800c58a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800c58e:	e7d2      	b.n	800c536 <sin+0x2e>
 800c590:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c594:	ed9d 0b00 	vldr	d0, [sp]
 800c598:	f000 f80a 	bl	800c5b0 <__kernel_cos>
 800c59c:	e7f2      	b.n	800c584 <sin+0x7c>
 800c59e:	bf00      	nop
	...
 800c5a8:	3fe921fb 	.word	0x3fe921fb
 800c5ac:	7fefffff 	.word	0x7fefffff

0800c5b0 <__kernel_cos>:
 800c5b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5b4:	ec57 6b10 	vmov	r6, r7, d0
 800c5b8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800c5bc:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800c5c0:	ed8d 1b00 	vstr	d1, [sp]
 800c5c4:	d206      	bcs.n	800c5d4 <__kernel_cos+0x24>
 800c5c6:	4630      	mov	r0, r6
 800c5c8:	4639      	mov	r1, r7
 800c5ca:	f7f4 facd 	bl	8000b68 <__aeabi_d2iz>
 800c5ce:	2800      	cmp	r0, #0
 800c5d0:	f000 8088 	beq.w	800c6e4 <__kernel_cos+0x134>
 800c5d4:	4632      	mov	r2, r6
 800c5d6:	463b      	mov	r3, r7
 800c5d8:	4630      	mov	r0, r6
 800c5da:	4639      	mov	r1, r7
 800c5dc:	f7f4 f814 	bl	8000608 <__aeabi_dmul>
 800c5e0:	4b51      	ldr	r3, [pc, #324]	@ (800c728 <__kernel_cos+0x178>)
 800c5e2:	2200      	movs	r2, #0
 800c5e4:	4604      	mov	r4, r0
 800c5e6:	460d      	mov	r5, r1
 800c5e8:	f7f4 f80e 	bl	8000608 <__aeabi_dmul>
 800c5ec:	a340      	add	r3, pc, #256	@ (adr r3, 800c6f0 <__kernel_cos+0x140>)
 800c5ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5f2:	4682      	mov	sl, r0
 800c5f4:	468b      	mov	fp, r1
 800c5f6:	4620      	mov	r0, r4
 800c5f8:	4629      	mov	r1, r5
 800c5fa:	f7f4 f805 	bl	8000608 <__aeabi_dmul>
 800c5fe:	a33e      	add	r3, pc, #248	@ (adr r3, 800c6f8 <__kernel_cos+0x148>)
 800c600:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c604:	f7f3 fe4a 	bl	800029c <__adddf3>
 800c608:	4622      	mov	r2, r4
 800c60a:	462b      	mov	r3, r5
 800c60c:	f7f3 fffc 	bl	8000608 <__aeabi_dmul>
 800c610:	a33b      	add	r3, pc, #236	@ (adr r3, 800c700 <__kernel_cos+0x150>)
 800c612:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c616:	f7f3 fe3f 	bl	8000298 <__aeabi_dsub>
 800c61a:	4622      	mov	r2, r4
 800c61c:	462b      	mov	r3, r5
 800c61e:	f7f3 fff3 	bl	8000608 <__aeabi_dmul>
 800c622:	a339      	add	r3, pc, #228	@ (adr r3, 800c708 <__kernel_cos+0x158>)
 800c624:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c628:	f7f3 fe38 	bl	800029c <__adddf3>
 800c62c:	4622      	mov	r2, r4
 800c62e:	462b      	mov	r3, r5
 800c630:	f7f3 ffea 	bl	8000608 <__aeabi_dmul>
 800c634:	a336      	add	r3, pc, #216	@ (adr r3, 800c710 <__kernel_cos+0x160>)
 800c636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c63a:	f7f3 fe2d 	bl	8000298 <__aeabi_dsub>
 800c63e:	4622      	mov	r2, r4
 800c640:	462b      	mov	r3, r5
 800c642:	f7f3 ffe1 	bl	8000608 <__aeabi_dmul>
 800c646:	a334      	add	r3, pc, #208	@ (adr r3, 800c718 <__kernel_cos+0x168>)
 800c648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c64c:	f7f3 fe26 	bl	800029c <__adddf3>
 800c650:	4622      	mov	r2, r4
 800c652:	462b      	mov	r3, r5
 800c654:	f7f3 ffd8 	bl	8000608 <__aeabi_dmul>
 800c658:	4622      	mov	r2, r4
 800c65a:	462b      	mov	r3, r5
 800c65c:	f7f3 ffd4 	bl	8000608 <__aeabi_dmul>
 800c660:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c664:	4604      	mov	r4, r0
 800c666:	460d      	mov	r5, r1
 800c668:	4630      	mov	r0, r6
 800c66a:	4639      	mov	r1, r7
 800c66c:	f7f3 ffcc 	bl	8000608 <__aeabi_dmul>
 800c670:	460b      	mov	r3, r1
 800c672:	4602      	mov	r2, r0
 800c674:	4629      	mov	r1, r5
 800c676:	4620      	mov	r0, r4
 800c678:	f7f3 fe0e 	bl	8000298 <__aeabi_dsub>
 800c67c:	4b2b      	ldr	r3, [pc, #172]	@ (800c72c <__kernel_cos+0x17c>)
 800c67e:	4598      	cmp	r8, r3
 800c680:	4606      	mov	r6, r0
 800c682:	460f      	mov	r7, r1
 800c684:	d810      	bhi.n	800c6a8 <__kernel_cos+0xf8>
 800c686:	4602      	mov	r2, r0
 800c688:	460b      	mov	r3, r1
 800c68a:	4650      	mov	r0, sl
 800c68c:	4659      	mov	r1, fp
 800c68e:	f7f3 fe03 	bl	8000298 <__aeabi_dsub>
 800c692:	460b      	mov	r3, r1
 800c694:	4926      	ldr	r1, [pc, #152]	@ (800c730 <__kernel_cos+0x180>)
 800c696:	4602      	mov	r2, r0
 800c698:	2000      	movs	r0, #0
 800c69a:	f7f3 fdfd 	bl	8000298 <__aeabi_dsub>
 800c69e:	ec41 0b10 	vmov	d0, r0, r1
 800c6a2:	b003      	add	sp, #12
 800c6a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6a8:	4b22      	ldr	r3, [pc, #136]	@ (800c734 <__kernel_cos+0x184>)
 800c6aa:	4921      	ldr	r1, [pc, #132]	@ (800c730 <__kernel_cos+0x180>)
 800c6ac:	4598      	cmp	r8, r3
 800c6ae:	bf8c      	ite	hi
 800c6b0:	4d21      	ldrhi	r5, [pc, #132]	@ (800c738 <__kernel_cos+0x188>)
 800c6b2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800c6b6:	2400      	movs	r4, #0
 800c6b8:	4622      	mov	r2, r4
 800c6ba:	462b      	mov	r3, r5
 800c6bc:	2000      	movs	r0, #0
 800c6be:	f7f3 fdeb 	bl	8000298 <__aeabi_dsub>
 800c6c2:	4622      	mov	r2, r4
 800c6c4:	4680      	mov	r8, r0
 800c6c6:	4689      	mov	r9, r1
 800c6c8:	462b      	mov	r3, r5
 800c6ca:	4650      	mov	r0, sl
 800c6cc:	4659      	mov	r1, fp
 800c6ce:	f7f3 fde3 	bl	8000298 <__aeabi_dsub>
 800c6d2:	4632      	mov	r2, r6
 800c6d4:	463b      	mov	r3, r7
 800c6d6:	f7f3 fddf 	bl	8000298 <__aeabi_dsub>
 800c6da:	4602      	mov	r2, r0
 800c6dc:	460b      	mov	r3, r1
 800c6de:	4640      	mov	r0, r8
 800c6e0:	4649      	mov	r1, r9
 800c6e2:	e7da      	b.n	800c69a <__kernel_cos+0xea>
 800c6e4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800c720 <__kernel_cos+0x170>
 800c6e8:	e7db      	b.n	800c6a2 <__kernel_cos+0xf2>
 800c6ea:	bf00      	nop
 800c6ec:	f3af 8000 	nop.w
 800c6f0:	be8838d4 	.word	0xbe8838d4
 800c6f4:	bda8fae9 	.word	0xbda8fae9
 800c6f8:	bdb4b1c4 	.word	0xbdb4b1c4
 800c6fc:	3e21ee9e 	.word	0x3e21ee9e
 800c700:	809c52ad 	.word	0x809c52ad
 800c704:	3e927e4f 	.word	0x3e927e4f
 800c708:	19cb1590 	.word	0x19cb1590
 800c70c:	3efa01a0 	.word	0x3efa01a0
 800c710:	16c15177 	.word	0x16c15177
 800c714:	3f56c16c 	.word	0x3f56c16c
 800c718:	5555554c 	.word	0x5555554c
 800c71c:	3fa55555 	.word	0x3fa55555
 800c720:	00000000 	.word	0x00000000
 800c724:	3ff00000 	.word	0x3ff00000
 800c728:	3fe00000 	.word	0x3fe00000
 800c72c:	3fd33332 	.word	0x3fd33332
 800c730:	3ff00000 	.word	0x3ff00000
 800c734:	3fe90000 	.word	0x3fe90000
 800c738:	3fd20000 	.word	0x3fd20000
 800c73c:	00000000 	.word	0x00000000

0800c740 <__kernel_sin>:
 800c740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c744:	ec55 4b10 	vmov	r4, r5, d0
 800c748:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800c74c:	b085      	sub	sp, #20
 800c74e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800c752:	ed8d 1b02 	vstr	d1, [sp, #8]
 800c756:	4680      	mov	r8, r0
 800c758:	d205      	bcs.n	800c766 <__kernel_sin+0x26>
 800c75a:	4620      	mov	r0, r4
 800c75c:	4629      	mov	r1, r5
 800c75e:	f7f4 fa03 	bl	8000b68 <__aeabi_d2iz>
 800c762:	2800      	cmp	r0, #0
 800c764:	d052      	beq.n	800c80c <__kernel_sin+0xcc>
 800c766:	4622      	mov	r2, r4
 800c768:	462b      	mov	r3, r5
 800c76a:	4620      	mov	r0, r4
 800c76c:	4629      	mov	r1, r5
 800c76e:	f7f3 ff4b 	bl	8000608 <__aeabi_dmul>
 800c772:	4682      	mov	sl, r0
 800c774:	468b      	mov	fp, r1
 800c776:	4602      	mov	r2, r0
 800c778:	460b      	mov	r3, r1
 800c77a:	4620      	mov	r0, r4
 800c77c:	4629      	mov	r1, r5
 800c77e:	f7f3 ff43 	bl	8000608 <__aeabi_dmul>
 800c782:	a342      	add	r3, pc, #264	@ (adr r3, 800c88c <__kernel_sin+0x14c>)
 800c784:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c788:	e9cd 0100 	strd	r0, r1, [sp]
 800c78c:	4650      	mov	r0, sl
 800c78e:	4659      	mov	r1, fp
 800c790:	f7f3 ff3a 	bl	8000608 <__aeabi_dmul>
 800c794:	a33f      	add	r3, pc, #252	@ (adr r3, 800c894 <__kernel_sin+0x154>)
 800c796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c79a:	f7f3 fd7d 	bl	8000298 <__aeabi_dsub>
 800c79e:	4652      	mov	r2, sl
 800c7a0:	465b      	mov	r3, fp
 800c7a2:	f7f3 ff31 	bl	8000608 <__aeabi_dmul>
 800c7a6:	a33d      	add	r3, pc, #244	@ (adr r3, 800c89c <__kernel_sin+0x15c>)
 800c7a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ac:	f7f3 fd76 	bl	800029c <__adddf3>
 800c7b0:	4652      	mov	r2, sl
 800c7b2:	465b      	mov	r3, fp
 800c7b4:	f7f3 ff28 	bl	8000608 <__aeabi_dmul>
 800c7b8:	a33a      	add	r3, pc, #232	@ (adr r3, 800c8a4 <__kernel_sin+0x164>)
 800c7ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7be:	f7f3 fd6b 	bl	8000298 <__aeabi_dsub>
 800c7c2:	4652      	mov	r2, sl
 800c7c4:	465b      	mov	r3, fp
 800c7c6:	f7f3 ff1f 	bl	8000608 <__aeabi_dmul>
 800c7ca:	a338      	add	r3, pc, #224	@ (adr r3, 800c8ac <__kernel_sin+0x16c>)
 800c7cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7d0:	f7f3 fd64 	bl	800029c <__adddf3>
 800c7d4:	4606      	mov	r6, r0
 800c7d6:	460f      	mov	r7, r1
 800c7d8:	f1b8 0f00 	cmp.w	r8, #0
 800c7dc:	d11b      	bne.n	800c816 <__kernel_sin+0xd6>
 800c7de:	4602      	mov	r2, r0
 800c7e0:	460b      	mov	r3, r1
 800c7e2:	4650      	mov	r0, sl
 800c7e4:	4659      	mov	r1, fp
 800c7e6:	f7f3 ff0f 	bl	8000608 <__aeabi_dmul>
 800c7ea:	a325      	add	r3, pc, #148	@ (adr r3, 800c880 <__kernel_sin+0x140>)
 800c7ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7f0:	f7f3 fd52 	bl	8000298 <__aeabi_dsub>
 800c7f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c7f8:	f7f3 ff06 	bl	8000608 <__aeabi_dmul>
 800c7fc:	4602      	mov	r2, r0
 800c7fe:	460b      	mov	r3, r1
 800c800:	4620      	mov	r0, r4
 800c802:	4629      	mov	r1, r5
 800c804:	f7f3 fd4a 	bl	800029c <__adddf3>
 800c808:	4604      	mov	r4, r0
 800c80a:	460d      	mov	r5, r1
 800c80c:	ec45 4b10 	vmov	d0, r4, r5
 800c810:	b005      	add	sp, #20
 800c812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c816:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c81a:	4b1b      	ldr	r3, [pc, #108]	@ (800c888 <__kernel_sin+0x148>)
 800c81c:	2200      	movs	r2, #0
 800c81e:	f7f3 fef3 	bl	8000608 <__aeabi_dmul>
 800c822:	4632      	mov	r2, r6
 800c824:	4680      	mov	r8, r0
 800c826:	4689      	mov	r9, r1
 800c828:	463b      	mov	r3, r7
 800c82a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c82e:	f7f3 feeb 	bl	8000608 <__aeabi_dmul>
 800c832:	4602      	mov	r2, r0
 800c834:	460b      	mov	r3, r1
 800c836:	4640      	mov	r0, r8
 800c838:	4649      	mov	r1, r9
 800c83a:	f7f3 fd2d 	bl	8000298 <__aeabi_dsub>
 800c83e:	4652      	mov	r2, sl
 800c840:	465b      	mov	r3, fp
 800c842:	f7f3 fee1 	bl	8000608 <__aeabi_dmul>
 800c846:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c84a:	f7f3 fd25 	bl	8000298 <__aeabi_dsub>
 800c84e:	a30c      	add	r3, pc, #48	@ (adr r3, 800c880 <__kernel_sin+0x140>)
 800c850:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c854:	4606      	mov	r6, r0
 800c856:	460f      	mov	r7, r1
 800c858:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c85c:	f7f3 fed4 	bl	8000608 <__aeabi_dmul>
 800c860:	4602      	mov	r2, r0
 800c862:	460b      	mov	r3, r1
 800c864:	4630      	mov	r0, r6
 800c866:	4639      	mov	r1, r7
 800c868:	f7f3 fd18 	bl	800029c <__adddf3>
 800c86c:	4602      	mov	r2, r0
 800c86e:	460b      	mov	r3, r1
 800c870:	4620      	mov	r0, r4
 800c872:	4629      	mov	r1, r5
 800c874:	f7f3 fd10 	bl	8000298 <__aeabi_dsub>
 800c878:	e7c6      	b.n	800c808 <__kernel_sin+0xc8>
 800c87a:	bf00      	nop
 800c87c:	f3af 8000 	nop.w
 800c880:	55555549 	.word	0x55555549
 800c884:	3fc55555 	.word	0x3fc55555
 800c888:	3fe00000 	.word	0x3fe00000
 800c88c:	5acfd57c 	.word	0x5acfd57c
 800c890:	3de5d93a 	.word	0x3de5d93a
 800c894:	8a2b9ceb 	.word	0x8a2b9ceb
 800c898:	3e5ae5e6 	.word	0x3e5ae5e6
 800c89c:	57b1fe7d 	.word	0x57b1fe7d
 800c8a0:	3ec71de3 	.word	0x3ec71de3
 800c8a4:	19c161d5 	.word	0x19c161d5
 800c8a8:	3f2a01a0 	.word	0x3f2a01a0
 800c8ac:	1110f8a6 	.word	0x1110f8a6
 800c8b0:	3f811111 	.word	0x3f811111
 800c8b4:	00000000 	.word	0x00000000

0800c8b8 <__ieee754_rem_pio2>:
 800c8b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8bc:	ec57 6b10 	vmov	r6, r7, d0
 800c8c0:	4bc5      	ldr	r3, [pc, #788]	@ (800cbd8 <__ieee754_rem_pio2+0x320>)
 800c8c2:	b08d      	sub	sp, #52	@ 0x34
 800c8c4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800c8c8:	4598      	cmp	r8, r3
 800c8ca:	4604      	mov	r4, r0
 800c8cc:	9704      	str	r7, [sp, #16]
 800c8ce:	d807      	bhi.n	800c8e0 <__ieee754_rem_pio2+0x28>
 800c8d0:	2200      	movs	r2, #0
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	ed80 0b00 	vstr	d0, [r0]
 800c8d8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800c8dc:	2500      	movs	r5, #0
 800c8de:	e028      	b.n	800c932 <__ieee754_rem_pio2+0x7a>
 800c8e0:	4bbe      	ldr	r3, [pc, #760]	@ (800cbdc <__ieee754_rem_pio2+0x324>)
 800c8e2:	4598      	cmp	r8, r3
 800c8e4:	d878      	bhi.n	800c9d8 <__ieee754_rem_pio2+0x120>
 800c8e6:	9b04      	ldr	r3, [sp, #16]
 800c8e8:	4dbd      	ldr	r5, [pc, #756]	@ (800cbe0 <__ieee754_rem_pio2+0x328>)
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	4630      	mov	r0, r6
 800c8ee:	a3ac      	add	r3, pc, #688	@ (adr r3, 800cba0 <__ieee754_rem_pio2+0x2e8>)
 800c8f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8f4:	4639      	mov	r1, r7
 800c8f6:	dd38      	ble.n	800c96a <__ieee754_rem_pio2+0xb2>
 800c8f8:	f7f3 fcce 	bl	8000298 <__aeabi_dsub>
 800c8fc:	45a8      	cmp	r8, r5
 800c8fe:	4606      	mov	r6, r0
 800c900:	460f      	mov	r7, r1
 800c902:	d01a      	beq.n	800c93a <__ieee754_rem_pio2+0x82>
 800c904:	a3a8      	add	r3, pc, #672	@ (adr r3, 800cba8 <__ieee754_rem_pio2+0x2f0>)
 800c906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c90a:	f7f3 fcc5 	bl	8000298 <__aeabi_dsub>
 800c90e:	4602      	mov	r2, r0
 800c910:	460b      	mov	r3, r1
 800c912:	4680      	mov	r8, r0
 800c914:	4689      	mov	r9, r1
 800c916:	4630      	mov	r0, r6
 800c918:	4639      	mov	r1, r7
 800c91a:	f7f3 fcbd 	bl	8000298 <__aeabi_dsub>
 800c91e:	a3a2      	add	r3, pc, #648	@ (adr r3, 800cba8 <__ieee754_rem_pio2+0x2f0>)
 800c920:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c924:	f7f3 fcb8 	bl	8000298 <__aeabi_dsub>
 800c928:	e9c4 8900 	strd	r8, r9, [r4]
 800c92c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c930:	2501      	movs	r5, #1
 800c932:	4628      	mov	r0, r5
 800c934:	b00d      	add	sp, #52	@ 0x34
 800c936:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c93a:	a39d      	add	r3, pc, #628	@ (adr r3, 800cbb0 <__ieee754_rem_pio2+0x2f8>)
 800c93c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c940:	f7f3 fcaa 	bl	8000298 <__aeabi_dsub>
 800c944:	a39c      	add	r3, pc, #624	@ (adr r3, 800cbb8 <__ieee754_rem_pio2+0x300>)
 800c946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c94a:	4606      	mov	r6, r0
 800c94c:	460f      	mov	r7, r1
 800c94e:	f7f3 fca3 	bl	8000298 <__aeabi_dsub>
 800c952:	4602      	mov	r2, r0
 800c954:	460b      	mov	r3, r1
 800c956:	4680      	mov	r8, r0
 800c958:	4689      	mov	r9, r1
 800c95a:	4630      	mov	r0, r6
 800c95c:	4639      	mov	r1, r7
 800c95e:	f7f3 fc9b 	bl	8000298 <__aeabi_dsub>
 800c962:	a395      	add	r3, pc, #596	@ (adr r3, 800cbb8 <__ieee754_rem_pio2+0x300>)
 800c964:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c968:	e7dc      	b.n	800c924 <__ieee754_rem_pio2+0x6c>
 800c96a:	f7f3 fc97 	bl	800029c <__adddf3>
 800c96e:	45a8      	cmp	r8, r5
 800c970:	4606      	mov	r6, r0
 800c972:	460f      	mov	r7, r1
 800c974:	d018      	beq.n	800c9a8 <__ieee754_rem_pio2+0xf0>
 800c976:	a38c      	add	r3, pc, #560	@ (adr r3, 800cba8 <__ieee754_rem_pio2+0x2f0>)
 800c978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c97c:	f7f3 fc8e 	bl	800029c <__adddf3>
 800c980:	4602      	mov	r2, r0
 800c982:	460b      	mov	r3, r1
 800c984:	4680      	mov	r8, r0
 800c986:	4689      	mov	r9, r1
 800c988:	4630      	mov	r0, r6
 800c98a:	4639      	mov	r1, r7
 800c98c:	f7f3 fc84 	bl	8000298 <__aeabi_dsub>
 800c990:	a385      	add	r3, pc, #532	@ (adr r3, 800cba8 <__ieee754_rem_pio2+0x2f0>)
 800c992:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c996:	f7f3 fc81 	bl	800029c <__adddf3>
 800c99a:	f04f 35ff 	mov.w	r5, #4294967295
 800c99e:	e9c4 8900 	strd	r8, r9, [r4]
 800c9a2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c9a6:	e7c4      	b.n	800c932 <__ieee754_rem_pio2+0x7a>
 800c9a8:	a381      	add	r3, pc, #516	@ (adr r3, 800cbb0 <__ieee754_rem_pio2+0x2f8>)
 800c9aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ae:	f7f3 fc75 	bl	800029c <__adddf3>
 800c9b2:	a381      	add	r3, pc, #516	@ (adr r3, 800cbb8 <__ieee754_rem_pio2+0x300>)
 800c9b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9b8:	4606      	mov	r6, r0
 800c9ba:	460f      	mov	r7, r1
 800c9bc:	f7f3 fc6e 	bl	800029c <__adddf3>
 800c9c0:	4602      	mov	r2, r0
 800c9c2:	460b      	mov	r3, r1
 800c9c4:	4680      	mov	r8, r0
 800c9c6:	4689      	mov	r9, r1
 800c9c8:	4630      	mov	r0, r6
 800c9ca:	4639      	mov	r1, r7
 800c9cc:	f7f3 fc64 	bl	8000298 <__aeabi_dsub>
 800c9d0:	a379      	add	r3, pc, #484	@ (adr r3, 800cbb8 <__ieee754_rem_pio2+0x300>)
 800c9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9d6:	e7de      	b.n	800c996 <__ieee754_rem_pio2+0xde>
 800c9d8:	4b82      	ldr	r3, [pc, #520]	@ (800cbe4 <__ieee754_rem_pio2+0x32c>)
 800c9da:	4598      	cmp	r8, r3
 800c9dc:	f200 80d1 	bhi.w	800cb82 <__ieee754_rem_pio2+0x2ca>
 800c9e0:	f000 f966 	bl	800ccb0 <fabs>
 800c9e4:	ec57 6b10 	vmov	r6, r7, d0
 800c9e8:	a375      	add	r3, pc, #468	@ (adr r3, 800cbc0 <__ieee754_rem_pio2+0x308>)
 800c9ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ee:	4630      	mov	r0, r6
 800c9f0:	4639      	mov	r1, r7
 800c9f2:	f7f3 fe09 	bl	8000608 <__aeabi_dmul>
 800c9f6:	4b7c      	ldr	r3, [pc, #496]	@ (800cbe8 <__ieee754_rem_pio2+0x330>)
 800c9f8:	2200      	movs	r2, #0
 800c9fa:	f7f3 fc4f 	bl	800029c <__adddf3>
 800c9fe:	f7f4 f8b3 	bl	8000b68 <__aeabi_d2iz>
 800ca02:	4605      	mov	r5, r0
 800ca04:	f7f3 fd96 	bl	8000534 <__aeabi_i2d>
 800ca08:	4602      	mov	r2, r0
 800ca0a:	460b      	mov	r3, r1
 800ca0c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ca10:	a363      	add	r3, pc, #396	@ (adr r3, 800cba0 <__ieee754_rem_pio2+0x2e8>)
 800ca12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca16:	f7f3 fdf7 	bl	8000608 <__aeabi_dmul>
 800ca1a:	4602      	mov	r2, r0
 800ca1c:	460b      	mov	r3, r1
 800ca1e:	4630      	mov	r0, r6
 800ca20:	4639      	mov	r1, r7
 800ca22:	f7f3 fc39 	bl	8000298 <__aeabi_dsub>
 800ca26:	a360      	add	r3, pc, #384	@ (adr r3, 800cba8 <__ieee754_rem_pio2+0x2f0>)
 800ca28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca2c:	4682      	mov	sl, r0
 800ca2e:	468b      	mov	fp, r1
 800ca30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ca34:	f7f3 fde8 	bl	8000608 <__aeabi_dmul>
 800ca38:	2d1f      	cmp	r5, #31
 800ca3a:	4606      	mov	r6, r0
 800ca3c:	460f      	mov	r7, r1
 800ca3e:	dc0c      	bgt.n	800ca5a <__ieee754_rem_pio2+0x1a2>
 800ca40:	4b6a      	ldr	r3, [pc, #424]	@ (800cbec <__ieee754_rem_pio2+0x334>)
 800ca42:	1e6a      	subs	r2, r5, #1
 800ca44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca48:	4543      	cmp	r3, r8
 800ca4a:	d006      	beq.n	800ca5a <__ieee754_rem_pio2+0x1a2>
 800ca4c:	4632      	mov	r2, r6
 800ca4e:	463b      	mov	r3, r7
 800ca50:	4650      	mov	r0, sl
 800ca52:	4659      	mov	r1, fp
 800ca54:	f7f3 fc20 	bl	8000298 <__aeabi_dsub>
 800ca58:	e00e      	b.n	800ca78 <__ieee754_rem_pio2+0x1c0>
 800ca5a:	463b      	mov	r3, r7
 800ca5c:	4632      	mov	r2, r6
 800ca5e:	4650      	mov	r0, sl
 800ca60:	4659      	mov	r1, fp
 800ca62:	f7f3 fc19 	bl	8000298 <__aeabi_dsub>
 800ca66:	ea4f 5328 	mov.w	r3, r8, asr #20
 800ca6a:	9305      	str	r3, [sp, #20]
 800ca6c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ca70:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800ca74:	2b10      	cmp	r3, #16
 800ca76:	dc02      	bgt.n	800ca7e <__ieee754_rem_pio2+0x1c6>
 800ca78:	e9c4 0100 	strd	r0, r1, [r4]
 800ca7c:	e039      	b.n	800caf2 <__ieee754_rem_pio2+0x23a>
 800ca7e:	a34c      	add	r3, pc, #304	@ (adr r3, 800cbb0 <__ieee754_rem_pio2+0x2f8>)
 800ca80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ca88:	f7f3 fdbe 	bl	8000608 <__aeabi_dmul>
 800ca8c:	4606      	mov	r6, r0
 800ca8e:	460f      	mov	r7, r1
 800ca90:	4602      	mov	r2, r0
 800ca92:	460b      	mov	r3, r1
 800ca94:	4650      	mov	r0, sl
 800ca96:	4659      	mov	r1, fp
 800ca98:	f7f3 fbfe 	bl	8000298 <__aeabi_dsub>
 800ca9c:	4602      	mov	r2, r0
 800ca9e:	460b      	mov	r3, r1
 800caa0:	4680      	mov	r8, r0
 800caa2:	4689      	mov	r9, r1
 800caa4:	4650      	mov	r0, sl
 800caa6:	4659      	mov	r1, fp
 800caa8:	f7f3 fbf6 	bl	8000298 <__aeabi_dsub>
 800caac:	4632      	mov	r2, r6
 800caae:	463b      	mov	r3, r7
 800cab0:	f7f3 fbf2 	bl	8000298 <__aeabi_dsub>
 800cab4:	a340      	add	r3, pc, #256	@ (adr r3, 800cbb8 <__ieee754_rem_pio2+0x300>)
 800cab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caba:	4606      	mov	r6, r0
 800cabc:	460f      	mov	r7, r1
 800cabe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cac2:	f7f3 fda1 	bl	8000608 <__aeabi_dmul>
 800cac6:	4632      	mov	r2, r6
 800cac8:	463b      	mov	r3, r7
 800caca:	f7f3 fbe5 	bl	8000298 <__aeabi_dsub>
 800cace:	4602      	mov	r2, r0
 800cad0:	460b      	mov	r3, r1
 800cad2:	4606      	mov	r6, r0
 800cad4:	460f      	mov	r7, r1
 800cad6:	4640      	mov	r0, r8
 800cad8:	4649      	mov	r1, r9
 800cada:	f7f3 fbdd 	bl	8000298 <__aeabi_dsub>
 800cade:	9a05      	ldr	r2, [sp, #20]
 800cae0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cae4:	1ad3      	subs	r3, r2, r3
 800cae6:	2b31      	cmp	r3, #49	@ 0x31
 800cae8:	dc20      	bgt.n	800cb2c <__ieee754_rem_pio2+0x274>
 800caea:	e9c4 0100 	strd	r0, r1, [r4]
 800caee:	46c2      	mov	sl, r8
 800caf0:	46cb      	mov	fp, r9
 800caf2:	e9d4 8900 	ldrd	r8, r9, [r4]
 800caf6:	4650      	mov	r0, sl
 800caf8:	4642      	mov	r2, r8
 800cafa:	464b      	mov	r3, r9
 800cafc:	4659      	mov	r1, fp
 800cafe:	f7f3 fbcb 	bl	8000298 <__aeabi_dsub>
 800cb02:	463b      	mov	r3, r7
 800cb04:	4632      	mov	r2, r6
 800cb06:	f7f3 fbc7 	bl	8000298 <__aeabi_dsub>
 800cb0a:	9b04      	ldr	r3, [sp, #16]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cb12:	f6bf af0e 	bge.w	800c932 <__ieee754_rem_pio2+0x7a>
 800cb16:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800cb1a:	6063      	str	r3, [r4, #4]
 800cb1c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cb20:	f8c4 8000 	str.w	r8, [r4]
 800cb24:	60a0      	str	r0, [r4, #8]
 800cb26:	60e3      	str	r3, [r4, #12]
 800cb28:	426d      	negs	r5, r5
 800cb2a:	e702      	b.n	800c932 <__ieee754_rem_pio2+0x7a>
 800cb2c:	a326      	add	r3, pc, #152	@ (adr r3, 800cbc8 <__ieee754_rem_pio2+0x310>)
 800cb2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb36:	f7f3 fd67 	bl	8000608 <__aeabi_dmul>
 800cb3a:	4606      	mov	r6, r0
 800cb3c:	460f      	mov	r7, r1
 800cb3e:	4602      	mov	r2, r0
 800cb40:	460b      	mov	r3, r1
 800cb42:	4640      	mov	r0, r8
 800cb44:	4649      	mov	r1, r9
 800cb46:	f7f3 fba7 	bl	8000298 <__aeabi_dsub>
 800cb4a:	4602      	mov	r2, r0
 800cb4c:	460b      	mov	r3, r1
 800cb4e:	4682      	mov	sl, r0
 800cb50:	468b      	mov	fp, r1
 800cb52:	4640      	mov	r0, r8
 800cb54:	4649      	mov	r1, r9
 800cb56:	f7f3 fb9f 	bl	8000298 <__aeabi_dsub>
 800cb5a:	4632      	mov	r2, r6
 800cb5c:	463b      	mov	r3, r7
 800cb5e:	f7f3 fb9b 	bl	8000298 <__aeabi_dsub>
 800cb62:	a31b      	add	r3, pc, #108	@ (adr r3, 800cbd0 <__ieee754_rem_pio2+0x318>)
 800cb64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb68:	4606      	mov	r6, r0
 800cb6a:	460f      	mov	r7, r1
 800cb6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb70:	f7f3 fd4a 	bl	8000608 <__aeabi_dmul>
 800cb74:	4632      	mov	r2, r6
 800cb76:	463b      	mov	r3, r7
 800cb78:	f7f3 fb8e 	bl	8000298 <__aeabi_dsub>
 800cb7c:	4606      	mov	r6, r0
 800cb7e:	460f      	mov	r7, r1
 800cb80:	e764      	b.n	800ca4c <__ieee754_rem_pio2+0x194>
 800cb82:	4b1b      	ldr	r3, [pc, #108]	@ (800cbf0 <__ieee754_rem_pio2+0x338>)
 800cb84:	4598      	cmp	r8, r3
 800cb86:	d935      	bls.n	800cbf4 <__ieee754_rem_pio2+0x33c>
 800cb88:	4632      	mov	r2, r6
 800cb8a:	463b      	mov	r3, r7
 800cb8c:	4630      	mov	r0, r6
 800cb8e:	4639      	mov	r1, r7
 800cb90:	f7f3 fb82 	bl	8000298 <__aeabi_dsub>
 800cb94:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cb98:	e9c4 0100 	strd	r0, r1, [r4]
 800cb9c:	e69e      	b.n	800c8dc <__ieee754_rem_pio2+0x24>
 800cb9e:	bf00      	nop
 800cba0:	54400000 	.word	0x54400000
 800cba4:	3ff921fb 	.word	0x3ff921fb
 800cba8:	1a626331 	.word	0x1a626331
 800cbac:	3dd0b461 	.word	0x3dd0b461
 800cbb0:	1a600000 	.word	0x1a600000
 800cbb4:	3dd0b461 	.word	0x3dd0b461
 800cbb8:	2e037073 	.word	0x2e037073
 800cbbc:	3ba3198a 	.word	0x3ba3198a
 800cbc0:	6dc9c883 	.word	0x6dc9c883
 800cbc4:	3fe45f30 	.word	0x3fe45f30
 800cbc8:	2e000000 	.word	0x2e000000
 800cbcc:	3ba3198a 	.word	0x3ba3198a
 800cbd0:	252049c1 	.word	0x252049c1
 800cbd4:	397b839a 	.word	0x397b839a
 800cbd8:	3fe921fb 	.word	0x3fe921fb
 800cbdc:	4002d97b 	.word	0x4002d97b
 800cbe0:	3ff921fb 	.word	0x3ff921fb
 800cbe4:	413921fb 	.word	0x413921fb
 800cbe8:	3fe00000 	.word	0x3fe00000
 800cbec:	0800da4c 	.word	0x0800da4c
 800cbf0:	7fefffff 	.word	0x7fefffff
 800cbf4:	ea4f 5528 	mov.w	r5, r8, asr #20
 800cbf8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800cbfc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800cc00:	4630      	mov	r0, r6
 800cc02:	460f      	mov	r7, r1
 800cc04:	f7f3 ffb0 	bl	8000b68 <__aeabi_d2iz>
 800cc08:	f7f3 fc94 	bl	8000534 <__aeabi_i2d>
 800cc0c:	4602      	mov	r2, r0
 800cc0e:	460b      	mov	r3, r1
 800cc10:	4630      	mov	r0, r6
 800cc12:	4639      	mov	r1, r7
 800cc14:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cc18:	f7f3 fb3e 	bl	8000298 <__aeabi_dsub>
 800cc1c:	4b22      	ldr	r3, [pc, #136]	@ (800cca8 <__ieee754_rem_pio2+0x3f0>)
 800cc1e:	2200      	movs	r2, #0
 800cc20:	f7f3 fcf2 	bl	8000608 <__aeabi_dmul>
 800cc24:	460f      	mov	r7, r1
 800cc26:	4606      	mov	r6, r0
 800cc28:	f7f3 ff9e 	bl	8000b68 <__aeabi_d2iz>
 800cc2c:	f7f3 fc82 	bl	8000534 <__aeabi_i2d>
 800cc30:	4602      	mov	r2, r0
 800cc32:	460b      	mov	r3, r1
 800cc34:	4630      	mov	r0, r6
 800cc36:	4639      	mov	r1, r7
 800cc38:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cc3c:	f7f3 fb2c 	bl	8000298 <__aeabi_dsub>
 800cc40:	4b19      	ldr	r3, [pc, #100]	@ (800cca8 <__ieee754_rem_pio2+0x3f0>)
 800cc42:	2200      	movs	r2, #0
 800cc44:	f7f3 fce0 	bl	8000608 <__aeabi_dmul>
 800cc48:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800cc4c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800cc50:	f04f 0803 	mov.w	r8, #3
 800cc54:	2600      	movs	r6, #0
 800cc56:	2700      	movs	r7, #0
 800cc58:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800cc5c:	4632      	mov	r2, r6
 800cc5e:	463b      	mov	r3, r7
 800cc60:	46c2      	mov	sl, r8
 800cc62:	f108 38ff 	add.w	r8, r8, #4294967295
 800cc66:	f7f3 ff37 	bl	8000ad8 <__aeabi_dcmpeq>
 800cc6a:	2800      	cmp	r0, #0
 800cc6c:	d1f4      	bne.n	800cc58 <__ieee754_rem_pio2+0x3a0>
 800cc6e:	4b0f      	ldr	r3, [pc, #60]	@ (800ccac <__ieee754_rem_pio2+0x3f4>)
 800cc70:	9301      	str	r3, [sp, #4]
 800cc72:	2302      	movs	r3, #2
 800cc74:	9300      	str	r3, [sp, #0]
 800cc76:	462a      	mov	r2, r5
 800cc78:	4653      	mov	r3, sl
 800cc7a:	4621      	mov	r1, r4
 800cc7c:	a806      	add	r0, sp, #24
 800cc7e:	f000 f81f 	bl	800ccc0 <__kernel_rem_pio2>
 800cc82:	9b04      	ldr	r3, [sp, #16]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	4605      	mov	r5, r0
 800cc88:	f6bf ae53 	bge.w	800c932 <__ieee754_rem_pio2+0x7a>
 800cc8c:	e9d4 2100 	ldrd	r2, r1, [r4]
 800cc90:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cc94:	e9c4 2300 	strd	r2, r3, [r4]
 800cc98:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800cc9c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cca0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800cca4:	e740      	b.n	800cb28 <__ieee754_rem_pio2+0x270>
 800cca6:	bf00      	nop
 800cca8:	41700000 	.word	0x41700000
 800ccac:	0800dacc 	.word	0x0800dacc

0800ccb0 <fabs>:
 800ccb0:	ec51 0b10 	vmov	r0, r1, d0
 800ccb4:	4602      	mov	r2, r0
 800ccb6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ccba:	ec43 2b10 	vmov	d0, r2, r3
 800ccbe:	4770      	bx	lr

0800ccc0 <__kernel_rem_pio2>:
 800ccc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccc4:	ed2d 8b02 	vpush	{d8}
 800ccc8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800cccc:	f112 0f14 	cmn.w	r2, #20
 800ccd0:	9306      	str	r3, [sp, #24]
 800ccd2:	9104      	str	r1, [sp, #16]
 800ccd4:	4bbe      	ldr	r3, [pc, #760]	@ (800cfd0 <__kernel_rem_pio2+0x310>)
 800ccd6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800ccd8:	9008      	str	r0, [sp, #32]
 800ccda:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ccde:	9300      	str	r3, [sp, #0]
 800cce0:	9b06      	ldr	r3, [sp, #24]
 800cce2:	f103 33ff 	add.w	r3, r3, #4294967295
 800cce6:	bfa8      	it	ge
 800cce8:	1ed4      	subge	r4, r2, #3
 800ccea:	9305      	str	r3, [sp, #20]
 800ccec:	bfb2      	itee	lt
 800ccee:	2400      	movlt	r4, #0
 800ccf0:	2318      	movge	r3, #24
 800ccf2:	fb94 f4f3 	sdivge	r4, r4, r3
 800ccf6:	f06f 0317 	mvn.w	r3, #23
 800ccfa:	fb04 3303 	mla	r3, r4, r3, r3
 800ccfe:	eb03 0b02 	add.w	fp, r3, r2
 800cd02:	9b00      	ldr	r3, [sp, #0]
 800cd04:	9a05      	ldr	r2, [sp, #20]
 800cd06:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800cfc0 <__kernel_rem_pio2+0x300>
 800cd0a:	eb03 0802 	add.w	r8, r3, r2
 800cd0e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800cd10:	1aa7      	subs	r7, r4, r2
 800cd12:	ae20      	add	r6, sp, #128	@ 0x80
 800cd14:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800cd18:	2500      	movs	r5, #0
 800cd1a:	4545      	cmp	r5, r8
 800cd1c:	dd13      	ble.n	800cd46 <__kernel_rem_pio2+0x86>
 800cd1e:	9b06      	ldr	r3, [sp, #24]
 800cd20:	aa20      	add	r2, sp, #128	@ 0x80
 800cd22:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800cd26:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800cd2a:	f04f 0800 	mov.w	r8, #0
 800cd2e:	9b00      	ldr	r3, [sp, #0]
 800cd30:	4598      	cmp	r8, r3
 800cd32:	dc31      	bgt.n	800cd98 <__kernel_rem_pio2+0xd8>
 800cd34:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 800cfc0 <__kernel_rem_pio2+0x300>
 800cd38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cd3c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cd40:	462f      	mov	r7, r5
 800cd42:	2600      	movs	r6, #0
 800cd44:	e01b      	b.n	800cd7e <__kernel_rem_pio2+0xbe>
 800cd46:	42ef      	cmn	r7, r5
 800cd48:	d407      	bmi.n	800cd5a <__kernel_rem_pio2+0x9a>
 800cd4a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800cd4e:	f7f3 fbf1 	bl	8000534 <__aeabi_i2d>
 800cd52:	e8e6 0102 	strd	r0, r1, [r6], #8
 800cd56:	3501      	adds	r5, #1
 800cd58:	e7df      	b.n	800cd1a <__kernel_rem_pio2+0x5a>
 800cd5a:	ec51 0b18 	vmov	r0, r1, d8
 800cd5e:	e7f8      	b.n	800cd52 <__kernel_rem_pio2+0x92>
 800cd60:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cd64:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800cd68:	f7f3 fc4e 	bl	8000608 <__aeabi_dmul>
 800cd6c:	4602      	mov	r2, r0
 800cd6e:	460b      	mov	r3, r1
 800cd70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd74:	f7f3 fa92 	bl	800029c <__adddf3>
 800cd78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cd7c:	3601      	adds	r6, #1
 800cd7e:	9b05      	ldr	r3, [sp, #20]
 800cd80:	429e      	cmp	r6, r3
 800cd82:	f1a7 0708 	sub.w	r7, r7, #8
 800cd86:	ddeb      	ble.n	800cd60 <__kernel_rem_pio2+0xa0>
 800cd88:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cd8c:	f108 0801 	add.w	r8, r8, #1
 800cd90:	ecaa 7b02 	vstmia	sl!, {d7}
 800cd94:	3508      	adds	r5, #8
 800cd96:	e7ca      	b.n	800cd2e <__kernel_rem_pio2+0x6e>
 800cd98:	9b00      	ldr	r3, [sp, #0]
 800cd9a:	f8dd 8000 	ldr.w	r8, [sp]
 800cd9e:	aa0c      	add	r2, sp, #48	@ 0x30
 800cda0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cda4:	930a      	str	r3, [sp, #40]	@ 0x28
 800cda6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800cda8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800cdac:	9309      	str	r3, [sp, #36]	@ 0x24
 800cdae:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800cdb2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cdb4:	ab98      	add	r3, sp, #608	@ 0x260
 800cdb6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800cdba:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800cdbe:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cdc2:	ac0c      	add	r4, sp, #48	@ 0x30
 800cdc4:	ab70      	add	r3, sp, #448	@ 0x1c0
 800cdc6:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800cdca:	46a1      	mov	r9, r4
 800cdcc:	46c2      	mov	sl, r8
 800cdce:	f1ba 0f00 	cmp.w	sl, #0
 800cdd2:	f1a5 0508 	sub.w	r5, r5, #8
 800cdd6:	dc77      	bgt.n	800cec8 <__kernel_rem_pio2+0x208>
 800cdd8:	4658      	mov	r0, fp
 800cdda:	ed9d 0b02 	vldr	d0, [sp, #8]
 800cdde:	f000 fac7 	bl	800d370 <scalbn>
 800cde2:	ec57 6b10 	vmov	r6, r7, d0
 800cde6:	2200      	movs	r2, #0
 800cde8:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800cdec:	4630      	mov	r0, r6
 800cdee:	4639      	mov	r1, r7
 800cdf0:	f7f3 fc0a 	bl	8000608 <__aeabi_dmul>
 800cdf4:	ec41 0b10 	vmov	d0, r0, r1
 800cdf8:	f000 fb3a 	bl	800d470 <floor>
 800cdfc:	4b75      	ldr	r3, [pc, #468]	@ (800cfd4 <__kernel_rem_pio2+0x314>)
 800cdfe:	ec51 0b10 	vmov	r0, r1, d0
 800ce02:	2200      	movs	r2, #0
 800ce04:	f7f3 fc00 	bl	8000608 <__aeabi_dmul>
 800ce08:	4602      	mov	r2, r0
 800ce0a:	460b      	mov	r3, r1
 800ce0c:	4630      	mov	r0, r6
 800ce0e:	4639      	mov	r1, r7
 800ce10:	f7f3 fa42 	bl	8000298 <__aeabi_dsub>
 800ce14:	460f      	mov	r7, r1
 800ce16:	4606      	mov	r6, r0
 800ce18:	f7f3 fea6 	bl	8000b68 <__aeabi_d2iz>
 800ce1c:	9002      	str	r0, [sp, #8]
 800ce1e:	f7f3 fb89 	bl	8000534 <__aeabi_i2d>
 800ce22:	4602      	mov	r2, r0
 800ce24:	460b      	mov	r3, r1
 800ce26:	4630      	mov	r0, r6
 800ce28:	4639      	mov	r1, r7
 800ce2a:	f7f3 fa35 	bl	8000298 <__aeabi_dsub>
 800ce2e:	f1bb 0f00 	cmp.w	fp, #0
 800ce32:	4606      	mov	r6, r0
 800ce34:	460f      	mov	r7, r1
 800ce36:	dd6c      	ble.n	800cf12 <__kernel_rem_pio2+0x252>
 800ce38:	f108 31ff 	add.w	r1, r8, #4294967295
 800ce3c:	ab0c      	add	r3, sp, #48	@ 0x30
 800ce3e:	9d02      	ldr	r5, [sp, #8]
 800ce40:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ce44:	f1cb 0018 	rsb	r0, fp, #24
 800ce48:	fa43 f200 	asr.w	r2, r3, r0
 800ce4c:	4415      	add	r5, r2
 800ce4e:	4082      	lsls	r2, r0
 800ce50:	1a9b      	subs	r3, r3, r2
 800ce52:	aa0c      	add	r2, sp, #48	@ 0x30
 800ce54:	9502      	str	r5, [sp, #8]
 800ce56:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800ce5a:	f1cb 0217 	rsb	r2, fp, #23
 800ce5e:	fa43 f902 	asr.w	r9, r3, r2
 800ce62:	f1b9 0f00 	cmp.w	r9, #0
 800ce66:	dd64      	ble.n	800cf32 <__kernel_rem_pio2+0x272>
 800ce68:	9b02      	ldr	r3, [sp, #8]
 800ce6a:	2200      	movs	r2, #0
 800ce6c:	3301      	adds	r3, #1
 800ce6e:	9302      	str	r3, [sp, #8]
 800ce70:	4615      	mov	r5, r2
 800ce72:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800ce76:	4590      	cmp	r8, r2
 800ce78:	f300 80b8 	bgt.w	800cfec <__kernel_rem_pio2+0x32c>
 800ce7c:	f1bb 0f00 	cmp.w	fp, #0
 800ce80:	dd07      	ble.n	800ce92 <__kernel_rem_pio2+0x1d2>
 800ce82:	f1bb 0f01 	cmp.w	fp, #1
 800ce86:	f000 80bf 	beq.w	800d008 <__kernel_rem_pio2+0x348>
 800ce8a:	f1bb 0f02 	cmp.w	fp, #2
 800ce8e:	f000 80c6 	beq.w	800d01e <__kernel_rem_pio2+0x35e>
 800ce92:	f1b9 0f02 	cmp.w	r9, #2
 800ce96:	d14c      	bne.n	800cf32 <__kernel_rem_pio2+0x272>
 800ce98:	4632      	mov	r2, r6
 800ce9a:	463b      	mov	r3, r7
 800ce9c:	494e      	ldr	r1, [pc, #312]	@ (800cfd8 <__kernel_rem_pio2+0x318>)
 800ce9e:	2000      	movs	r0, #0
 800cea0:	f7f3 f9fa 	bl	8000298 <__aeabi_dsub>
 800cea4:	4606      	mov	r6, r0
 800cea6:	460f      	mov	r7, r1
 800cea8:	2d00      	cmp	r5, #0
 800ceaa:	d042      	beq.n	800cf32 <__kernel_rem_pio2+0x272>
 800ceac:	4658      	mov	r0, fp
 800ceae:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 800cfc8 <__kernel_rem_pio2+0x308>
 800ceb2:	f000 fa5d 	bl	800d370 <scalbn>
 800ceb6:	4630      	mov	r0, r6
 800ceb8:	4639      	mov	r1, r7
 800ceba:	ec53 2b10 	vmov	r2, r3, d0
 800cebe:	f7f3 f9eb 	bl	8000298 <__aeabi_dsub>
 800cec2:	4606      	mov	r6, r0
 800cec4:	460f      	mov	r7, r1
 800cec6:	e034      	b.n	800cf32 <__kernel_rem_pio2+0x272>
 800cec8:	4b44      	ldr	r3, [pc, #272]	@ (800cfdc <__kernel_rem_pio2+0x31c>)
 800ceca:	2200      	movs	r2, #0
 800cecc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ced0:	f7f3 fb9a 	bl	8000608 <__aeabi_dmul>
 800ced4:	f7f3 fe48 	bl	8000b68 <__aeabi_d2iz>
 800ced8:	f7f3 fb2c 	bl	8000534 <__aeabi_i2d>
 800cedc:	4b40      	ldr	r3, [pc, #256]	@ (800cfe0 <__kernel_rem_pio2+0x320>)
 800cede:	2200      	movs	r2, #0
 800cee0:	4606      	mov	r6, r0
 800cee2:	460f      	mov	r7, r1
 800cee4:	f7f3 fb90 	bl	8000608 <__aeabi_dmul>
 800cee8:	4602      	mov	r2, r0
 800ceea:	460b      	mov	r3, r1
 800ceec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cef0:	f7f3 f9d2 	bl	8000298 <__aeabi_dsub>
 800cef4:	f7f3 fe38 	bl	8000b68 <__aeabi_d2iz>
 800cef8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cefc:	f849 0b04 	str.w	r0, [r9], #4
 800cf00:	4639      	mov	r1, r7
 800cf02:	4630      	mov	r0, r6
 800cf04:	f7f3 f9ca 	bl	800029c <__adddf3>
 800cf08:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cf0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cf10:	e75d      	b.n	800cdce <__kernel_rem_pio2+0x10e>
 800cf12:	d107      	bne.n	800cf24 <__kernel_rem_pio2+0x264>
 800cf14:	f108 33ff 	add.w	r3, r8, #4294967295
 800cf18:	aa0c      	add	r2, sp, #48	@ 0x30
 800cf1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cf1e:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800cf22:	e79e      	b.n	800ce62 <__kernel_rem_pio2+0x1a2>
 800cf24:	4b2f      	ldr	r3, [pc, #188]	@ (800cfe4 <__kernel_rem_pio2+0x324>)
 800cf26:	2200      	movs	r2, #0
 800cf28:	f7f3 fdf4 	bl	8000b14 <__aeabi_dcmpge>
 800cf2c:	2800      	cmp	r0, #0
 800cf2e:	d143      	bne.n	800cfb8 <__kernel_rem_pio2+0x2f8>
 800cf30:	4681      	mov	r9, r0
 800cf32:	2200      	movs	r2, #0
 800cf34:	2300      	movs	r3, #0
 800cf36:	4630      	mov	r0, r6
 800cf38:	4639      	mov	r1, r7
 800cf3a:	f7f3 fdcd 	bl	8000ad8 <__aeabi_dcmpeq>
 800cf3e:	2800      	cmp	r0, #0
 800cf40:	f000 80bf 	beq.w	800d0c2 <__kernel_rem_pio2+0x402>
 800cf44:	f108 33ff 	add.w	r3, r8, #4294967295
 800cf48:	2200      	movs	r2, #0
 800cf4a:	9900      	ldr	r1, [sp, #0]
 800cf4c:	428b      	cmp	r3, r1
 800cf4e:	da6e      	bge.n	800d02e <__kernel_rem_pio2+0x36e>
 800cf50:	2a00      	cmp	r2, #0
 800cf52:	f000 8089 	beq.w	800d068 <__kernel_rem_pio2+0x3a8>
 800cf56:	f108 38ff 	add.w	r8, r8, #4294967295
 800cf5a:	ab0c      	add	r3, sp, #48	@ 0x30
 800cf5c:	f1ab 0b18 	sub.w	fp, fp, #24
 800cf60:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d0f6      	beq.n	800cf56 <__kernel_rem_pio2+0x296>
 800cf68:	4658      	mov	r0, fp
 800cf6a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800cfc8 <__kernel_rem_pio2+0x308>
 800cf6e:	f000 f9ff 	bl	800d370 <scalbn>
 800cf72:	f108 0301 	add.w	r3, r8, #1
 800cf76:	00da      	lsls	r2, r3, #3
 800cf78:	9205      	str	r2, [sp, #20]
 800cf7a:	ec55 4b10 	vmov	r4, r5, d0
 800cf7e:	aa70      	add	r2, sp, #448	@ 0x1c0
 800cf80:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800cfdc <__kernel_rem_pio2+0x31c>
 800cf84:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800cf88:	4646      	mov	r6, r8
 800cf8a:	f04f 0a00 	mov.w	sl, #0
 800cf8e:	2e00      	cmp	r6, #0
 800cf90:	f280 80cf 	bge.w	800d132 <__kernel_rem_pio2+0x472>
 800cf94:	4644      	mov	r4, r8
 800cf96:	2c00      	cmp	r4, #0
 800cf98:	f2c0 80fd 	blt.w	800d196 <__kernel_rem_pio2+0x4d6>
 800cf9c:	4b12      	ldr	r3, [pc, #72]	@ (800cfe8 <__kernel_rem_pio2+0x328>)
 800cf9e:	461f      	mov	r7, r3
 800cfa0:	ab70      	add	r3, sp, #448	@ 0x1c0
 800cfa2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cfa6:	9306      	str	r3, [sp, #24]
 800cfa8:	f04f 0a00 	mov.w	sl, #0
 800cfac:	f04f 0b00 	mov.w	fp, #0
 800cfb0:	2600      	movs	r6, #0
 800cfb2:	eba8 0504 	sub.w	r5, r8, r4
 800cfb6:	e0e2      	b.n	800d17e <__kernel_rem_pio2+0x4be>
 800cfb8:	f04f 0902 	mov.w	r9, #2
 800cfbc:	e754      	b.n	800ce68 <__kernel_rem_pio2+0x1a8>
 800cfbe:	bf00      	nop
	...
 800cfcc:	3ff00000 	.word	0x3ff00000
 800cfd0:	0800dc18 	.word	0x0800dc18
 800cfd4:	40200000 	.word	0x40200000
 800cfd8:	3ff00000 	.word	0x3ff00000
 800cfdc:	3e700000 	.word	0x3e700000
 800cfe0:	41700000 	.word	0x41700000
 800cfe4:	3fe00000 	.word	0x3fe00000
 800cfe8:	0800dbd8 	.word	0x0800dbd8
 800cfec:	f854 3b04 	ldr.w	r3, [r4], #4
 800cff0:	b945      	cbnz	r5, 800d004 <__kernel_rem_pio2+0x344>
 800cff2:	b123      	cbz	r3, 800cffe <__kernel_rem_pio2+0x33e>
 800cff4:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800cff8:	f844 3c04 	str.w	r3, [r4, #-4]
 800cffc:	2301      	movs	r3, #1
 800cffe:	3201      	adds	r2, #1
 800d000:	461d      	mov	r5, r3
 800d002:	e738      	b.n	800ce76 <__kernel_rem_pio2+0x1b6>
 800d004:	1acb      	subs	r3, r1, r3
 800d006:	e7f7      	b.n	800cff8 <__kernel_rem_pio2+0x338>
 800d008:	f108 32ff 	add.w	r2, r8, #4294967295
 800d00c:	ab0c      	add	r3, sp, #48	@ 0x30
 800d00e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d012:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d016:	a90c      	add	r1, sp, #48	@ 0x30
 800d018:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d01c:	e739      	b.n	800ce92 <__kernel_rem_pio2+0x1d2>
 800d01e:	f108 32ff 	add.w	r2, r8, #4294967295
 800d022:	ab0c      	add	r3, sp, #48	@ 0x30
 800d024:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d028:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d02c:	e7f3      	b.n	800d016 <__kernel_rem_pio2+0x356>
 800d02e:	a90c      	add	r1, sp, #48	@ 0x30
 800d030:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d034:	3b01      	subs	r3, #1
 800d036:	430a      	orrs	r2, r1
 800d038:	e787      	b.n	800cf4a <__kernel_rem_pio2+0x28a>
 800d03a:	3401      	adds	r4, #1
 800d03c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d040:	2a00      	cmp	r2, #0
 800d042:	d0fa      	beq.n	800d03a <__kernel_rem_pio2+0x37a>
 800d044:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d046:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d04a:	eb0d 0503 	add.w	r5, sp, r3
 800d04e:	9b06      	ldr	r3, [sp, #24]
 800d050:	aa20      	add	r2, sp, #128	@ 0x80
 800d052:	4443      	add	r3, r8
 800d054:	f108 0701 	add.w	r7, r8, #1
 800d058:	3d98      	subs	r5, #152	@ 0x98
 800d05a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800d05e:	4444      	add	r4, r8
 800d060:	42bc      	cmp	r4, r7
 800d062:	da04      	bge.n	800d06e <__kernel_rem_pio2+0x3ae>
 800d064:	46a0      	mov	r8, r4
 800d066:	e6a2      	b.n	800cdae <__kernel_rem_pio2+0xee>
 800d068:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d06a:	2401      	movs	r4, #1
 800d06c:	e7e6      	b.n	800d03c <__kernel_rem_pio2+0x37c>
 800d06e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d070:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800d074:	f7f3 fa5e 	bl	8000534 <__aeabi_i2d>
 800d078:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 800d340 <__kernel_rem_pio2+0x680>
 800d07c:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d080:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d084:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d088:	46b2      	mov	sl, r6
 800d08a:	f04f 0800 	mov.w	r8, #0
 800d08e:	9b05      	ldr	r3, [sp, #20]
 800d090:	4598      	cmp	r8, r3
 800d092:	dd05      	ble.n	800d0a0 <__kernel_rem_pio2+0x3e0>
 800d094:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d098:	3701      	adds	r7, #1
 800d09a:	eca5 7b02 	vstmia	r5!, {d7}
 800d09e:	e7df      	b.n	800d060 <__kernel_rem_pio2+0x3a0>
 800d0a0:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800d0a4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d0a8:	f7f3 faae 	bl	8000608 <__aeabi_dmul>
 800d0ac:	4602      	mov	r2, r0
 800d0ae:	460b      	mov	r3, r1
 800d0b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d0b4:	f7f3 f8f2 	bl	800029c <__adddf3>
 800d0b8:	f108 0801 	add.w	r8, r8, #1
 800d0bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d0c0:	e7e5      	b.n	800d08e <__kernel_rem_pio2+0x3ce>
 800d0c2:	f1cb 0000 	rsb	r0, fp, #0
 800d0c6:	ec47 6b10 	vmov	d0, r6, r7
 800d0ca:	f000 f951 	bl	800d370 <scalbn>
 800d0ce:	ec55 4b10 	vmov	r4, r5, d0
 800d0d2:	4b9d      	ldr	r3, [pc, #628]	@ (800d348 <__kernel_rem_pio2+0x688>)
 800d0d4:	2200      	movs	r2, #0
 800d0d6:	4620      	mov	r0, r4
 800d0d8:	4629      	mov	r1, r5
 800d0da:	f7f3 fd1b 	bl	8000b14 <__aeabi_dcmpge>
 800d0de:	b300      	cbz	r0, 800d122 <__kernel_rem_pio2+0x462>
 800d0e0:	4b9a      	ldr	r3, [pc, #616]	@ (800d34c <__kernel_rem_pio2+0x68c>)
 800d0e2:	2200      	movs	r2, #0
 800d0e4:	4620      	mov	r0, r4
 800d0e6:	4629      	mov	r1, r5
 800d0e8:	f7f3 fa8e 	bl	8000608 <__aeabi_dmul>
 800d0ec:	f7f3 fd3c 	bl	8000b68 <__aeabi_d2iz>
 800d0f0:	4606      	mov	r6, r0
 800d0f2:	f7f3 fa1f 	bl	8000534 <__aeabi_i2d>
 800d0f6:	4b94      	ldr	r3, [pc, #592]	@ (800d348 <__kernel_rem_pio2+0x688>)
 800d0f8:	2200      	movs	r2, #0
 800d0fa:	f7f3 fa85 	bl	8000608 <__aeabi_dmul>
 800d0fe:	460b      	mov	r3, r1
 800d100:	4602      	mov	r2, r0
 800d102:	4629      	mov	r1, r5
 800d104:	4620      	mov	r0, r4
 800d106:	f7f3 f8c7 	bl	8000298 <__aeabi_dsub>
 800d10a:	f7f3 fd2d 	bl	8000b68 <__aeabi_d2iz>
 800d10e:	ab0c      	add	r3, sp, #48	@ 0x30
 800d110:	f10b 0b18 	add.w	fp, fp, #24
 800d114:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800d118:	f108 0801 	add.w	r8, r8, #1
 800d11c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800d120:	e722      	b.n	800cf68 <__kernel_rem_pio2+0x2a8>
 800d122:	4620      	mov	r0, r4
 800d124:	4629      	mov	r1, r5
 800d126:	f7f3 fd1f 	bl	8000b68 <__aeabi_d2iz>
 800d12a:	ab0c      	add	r3, sp, #48	@ 0x30
 800d12c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800d130:	e71a      	b.n	800cf68 <__kernel_rem_pio2+0x2a8>
 800d132:	ab0c      	add	r3, sp, #48	@ 0x30
 800d134:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d138:	f7f3 f9fc 	bl	8000534 <__aeabi_i2d>
 800d13c:	4622      	mov	r2, r4
 800d13e:	462b      	mov	r3, r5
 800d140:	f7f3 fa62 	bl	8000608 <__aeabi_dmul>
 800d144:	4652      	mov	r2, sl
 800d146:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800d14a:	465b      	mov	r3, fp
 800d14c:	4620      	mov	r0, r4
 800d14e:	4629      	mov	r1, r5
 800d150:	f7f3 fa5a 	bl	8000608 <__aeabi_dmul>
 800d154:	3e01      	subs	r6, #1
 800d156:	4604      	mov	r4, r0
 800d158:	460d      	mov	r5, r1
 800d15a:	e718      	b.n	800cf8e <__kernel_rem_pio2+0x2ce>
 800d15c:	9906      	ldr	r1, [sp, #24]
 800d15e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800d162:	9106      	str	r1, [sp, #24]
 800d164:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800d168:	f7f3 fa4e 	bl	8000608 <__aeabi_dmul>
 800d16c:	4602      	mov	r2, r0
 800d16e:	460b      	mov	r3, r1
 800d170:	4650      	mov	r0, sl
 800d172:	4659      	mov	r1, fp
 800d174:	f7f3 f892 	bl	800029c <__adddf3>
 800d178:	3601      	adds	r6, #1
 800d17a:	4682      	mov	sl, r0
 800d17c:	468b      	mov	fp, r1
 800d17e:	9b00      	ldr	r3, [sp, #0]
 800d180:	429e      	cmp	r6, r3
 800d182:	dc01      	bgt.n	800d188 <__kernel_rem_pio2+0x4c8>
 800d184:	42b5      	cmp	r5, r6
 800d186:	dae9      	bge.n	800d15c <__kernel_rem_pio2+0x49c>
 800d188:	ab48      	add	r3, sp, #288	@ 0x120
 800d18a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800d18e:	e9c5 ab00 	strd	sl, fp, [r5]
 800d192:	3c01      	subs	r4, #1
 800d194:	e6ff      	b.n	800cf96 <__kernel_rem_pio2+0x2d6>
 800d196:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800d198:	2b02      	cmp	r3, #2
 800d19a:	dc0b      	bgt.n	800d1b4 <__kernel_rem_pio2+0x4f4>
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	dc39      	bgt.n	800d214 <__kernel_rem_pio2+0x554>
 800d1a0:	d05d      	beq.n	800d25e <__kernel_rem_pio2+0x59e>
 800d1a2:	9b02      	ldr	r3, [sp, #8]
 800d1a4:	f003 0007 	and.w	r0, r3, #7
 800d1a8:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800d1ac:	ecbd 8b02 	vpop	{d8}
 800d1b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1b4:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800d1b6:	2b03      	cmp	r3, #3
 800d1b8:	d1f3      	bne.n	800d1a2 <__kernel_rem_pio2+0x4e2>
 800d1ba:	9b05      	ldr	r3, [sp, #20]
 800d1bc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d1c0:	eb0d 0403 	add.w	r4, sp, r3
 800d1c4:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800d1c8:	4625      	mov	r5, r4
 800d1ca:	46c2      	mov	sl, r8
 800d1cc:	f1ba 0f00 	cmp.w	sl, #0
 800d1d0:	f1a5 0508 	sub.w	r5, r5, #8
 800d1d4:	dc6b      	bgt.n	800d2ae <__kernel_rem_pio2+0x5ee>
 800d1d6:	4645      	mov	r5, r8
 800d1d8:	2d01      	cmp	r5, #1
 800d1da:	f1a4 0408 	sub.w	r4, r4, #8
 800d1de:	f300 8087 	bgt.w	800d2f0 <__kernel_rem_pio2+0x630>
 800d1e2:	9c05      	ldr	r4, [sp, #20]
 800d1e4:	ab48      	add	r3, sp, #288	@ 0x120
 800d1e6:	441c      	add	r4, r3
 800d1e8:	2000      	movs	r0, #0
 800d1ea:	2100      	movs	r1, #0
 800d1ec:	f1b8 0f01 	cmp.w	r8, #1
 800d1f0:	f300 809c 	bgt.w	800d32c <__kernel_rem_pio2+0x66c>
 800d1f4:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800d1f8:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800d1fc:	f1b9 0f00 	cmp.w	r9, #0
 800d200:	f040 80a6 	bne.w	800d350 <__kernel_rem_pio2+0x690>
 800d204:	9b04      	ldr	r3, [sp, #16]
 800d206:	e9c3 7800 	strd	r7, r8, [r3]
 800d20a:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800d20e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800d212:	e7c6      	b.n	800d1a2 <__kernel_rem_pio2+0x4e2>
 800d214:	9d05      	ldr	r5, [sp, #20]
 800d216:	ab48      	add	r3, sp, #288	@ 0x120
 800d218:	441d      	add	r5, r3
 800d21a:	4644      	mov	r4, r8
 800d21c:	2000      	movs	r0, #0
 800d21e:	2100      	movs	r1, #0
 800d220:	2c00      	cmp	r4, #0
 800d222:	da35      	bge.n	800d290 <__kernel_rem_pio2+0x5d0>
 800d224:	f1b9 0f00 	cmp.w	r9, #0
 800d228:	d038      	beq.n	800d29c <__kernel_rem_pio2+0x5dc>
 800d22a:	4602      	mov	r2, r0
 800d22c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d230:	9c04      	ldr	r4, [sp, #16]
 800d232:	e9c4 2300 	strd	r2, r3, [r4]
 800d236:	4602      	mov	r2, r0
 800d238:	460b      	mov	r3, r1
 800d23a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800d23e:	f7f3 f82b 	bl	8000298 <__aeabi_dsub>
 800d242:	ad4a      	add	r5, sp, #296	@ 0x128
 800d244:	2401      	movs	r4, #1
 800d246:	45a0      	cmp	r8, r4
 800d248:	da2b      	bge.n	800d2a2 <__kernel_rem_pio2+0x5e2>
 800d24a:	f1b9 0f00 	cmp.w	r9, #0
 800d24e:	d002      	beq.n	800d256 <__kernel_rem_pio2+0x596>
 800d250:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d254:	4619      	mov	r1, r3
 800d256:	9b04      	ldr	r3, [sp, #16]
 800d258:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800d25c:	e7a1      	b.n	800d1a2 <__kernel_rem_pio2+0x4e2>
 800d25e:	9c05      	ldr	r4, [sp, #20]
 800d260:	ab48      	add	r3, sp, #288	@ 0x120
 800d262:	441c      	add	r4, r3
 800d264:	2000      	movs	r0, #0
 800d266:	2100      	movs	r1, #0
 800d268:	f1b8 0f00 	cmp.w	r8, #0
 800d26c:	da09      	bge.n	800d282 <__kernel_rem_pio2+0x5c2>
 800d26e:	f1b9 0f00 	cmp.w	r9, #0
 800d272:	d002      	beq.n	800d27a <__kernel_rem_pio2+0x5ba>
 800d274:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d278:	4619      	mov	r1, r3
 800d27a:	9b04      	ldr	r3, [sp, #16]
 800d27c:	e9c3 0100 	strd	r0, r1, [r3]
 800d280:	e78f      	b.n	800d1a2 <__kernel_rem_pio2+0x4e2>
 800d282:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d286:	f7f3 f809 	bl	800029c <__adddf3>
 800d28a:	f108 38ff 	add.w	r8, r8, #4294967295
 800d28e:	e7eb      	b.n	800d268 <__kernel_rem_pio2+0x5a8>
 800d290:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800d294:	f7f3 f802 	bl	800029c <__adddf3>
 800d298:	3c01      	subs	r4, #1
 800d29a:	e7c1      	b.n	800d220 <__kernel_rem_pio2+0x560>
 800d29c:	4602      	mov	r2, r0
 800d29e:	460b      	mov	r3, r1
 800d2a0:	e7c6      	b.n	800d230 <__kernel_rem_pio2+0x570>
 800d2a2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800d2a6:	f7f2 fff9 	bl	800029c <__adddf3>
 800d2aa:	3401      	adds	r4, #1
 800d2ac:	e7cb      	b.n	800d246 <__kernel_rem_pio2+0x586>
 800d2ae:	ed95 7b00 	vldr	d7, [r5]
 800d2b2:	ed8d 7b00 	vstr	d7, [sp]
 800d2b6:	ed95 7b02 	vldr	d7, [r5, #8]
 800d2ba:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d2be:	ec53 2b17 	vmov	r2, r3, d7
 800d2c2:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d2c6:	f7f2 ffe9 	bl	800029c <__adddf3>
 800d2ca:	4602      	mov	r2, r0
 800d2cc:	460b      	mov	r3, r1
 800d2ce:	4606      	mov	r6, r0
 800d2d0:	460f      	mov	r7, r1
 800d2d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d2d6:	f7f2 ffdf 	bl	8000298 <__aeabi_dsub>
 800d2da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d2de:	f7f2 ffdd 	bl	800029c <__adddf3>
 800d2e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d2e6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800d2ea:	e9c5 6700 	strd	r6, r7, [r5]
 800d2ee:	e76d      	b.n	800d1cc <__kernel_rem_pio2+0x50c>
 800d2f0:	ed94 7b00 	vldr	d7, [r4]
 800d2f4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800d2f8:	ec51 0b17 	vmov	r0, r1, d7
 800d2fc:	4652      	mov	r2, sl
 800d2fe:	465b      	mov	r3, fp
 800d300:	ed8d 7b00 	vstr	d7, [sp]
 800d304:	f7f2 ffca 	bl	800029c <__adddf3>
 800d308:	4602      	mov	r2, r0
 800d30a:	460b      	mov	r3, r1
 800d30c:	4606      	mov	r6, r0
 800d30e:	460f      	mov	r7, r1
 800d310:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d314:	f7f2 ffc0 	bl	8000298 <__aeabi_dsub>
 800d318:	4652      	mov	r2, sl
 800d31a:	465b      	mov	r3, fp
 800d31c:	f7f2 ffbe 	bl	800029c <__adddf3>
 800d320:	3d01      	subs	r5, #1
 800d322:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d326:	e9c4 6700 	strd	r6, r7, [r4]
 800d32a:	e755      	b.n	800d1d8 <__kernel_rem_pio2+0x518>
 800d32c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d330:	f7f2 ffb4 	bl	800029c <__adddf3>
 800d334:	f108 38ff 	add.w	r8, r8, #4294967295
 800d338:	e758      	b.n	800d1ec <__kernel_rem_pio2+0x52c>
 800d33a:	bf00      	nop
 800d33c:	f3af 8000 	nop.w
	...
 800d348:	41700000 	.word	0x41700000
 800d34c:	3e700000 	.word	0x3e700000
 800d350:	9b04      	ldr	r3, [sp, #16]
 800d352:	9a04      	ldr	r2, [sp, #16]
 800d354:	601f      	str	r7, [r3, #0]
 800d356:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800d35a:	605c      	str	r4, [r3, #4]
 800d35c:	609d      	str	r5, [r3, #8]
 800d35e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d362:	60d3      	str	r3, [r2, #12]
 800d364:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d368:	6110      	str	r0, [r2, #16]
 800d36a:	6153      	str	r3, [r2, #20]
 800d36c:	e719      	b.n	800d1a2 <__kernel_rem_pio2+0x4e2>
 800d36e:	bf00      	nop

0800d370 <scalbn>:
 800d370:	b570      	push	{r4, r5, r6, lr}
 800d372:	ec55 4b10 	vmov	r4, r5, d0
 800d376:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800d37a:	4606      	mov	r6, r0
 800d37c:	462b      	mov	r3, r5
 800d37e:	b991      	cbnz	r1, 800d3a6 <scalbn+0x36>
 800d380:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800d384:	4323      	orrs	r3, r4
 800d386:	d03d      	beq.n	800d404 <scalbn+0x94>
 800d388:	4b35      	ldr	r3, [pc, #212]	@ (800d460 <scalbn+0xf0>)
 800d38a:	4620      	mov	r0, r4
 800d38c:	4629      	mov	r1, r5
 800d38e:	2200      	movs	r2, #0
 800d390:	f7f3 f93a 	bl	8000608 <__aeabi_dmul>
 800d394:	4b33      	ldr	r3, [pc, #204]	@ (800d464 <scalbn+0xf4>)
 800d396:	429e      	cmp	r6, r3
 800d398:	4604      	mov	r4, r0
 800d39a:	460d      	mov	r5, r1
 800d39c:	da0f      	bge.n	800d3be <scalbn+0x4e>
 800d39e:	a328      	add	r3, pc, #160	@ (adr r3, 800d440 <scalbn+0xd0>)
 800d3a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3a4:	e01e      	b.n	800d3e4 <scalbn+0x74>
 800d3a6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800d3aa:	4291      	cmp	r1, r2
 800d3ac:	d10b      	bne.n	800d3c6 <scalbn+0x56>
 800d3ae:	4622      	mov	r2, r4
 800d3b0:	4620      	mov	r0, r4
 800d3b2:	4629      	mov	r1, r5
 800d3b4:	f7f2 ff72 	bl	800029c <__adddf3>
 800d3b8:	4604      	mov	r4, r0
 800d3ba:	460d      	mov	r5, r1
 800d3bc:	e022      	b.n	800d404 <scalbn+0x94>
 800d3be:	460b      	mov	r3, r1
 800d3c0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800d3c4:	3936      	subs	r1, #54	@ 0x36
 800d3c6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800d3ca:	4296      	cmp	r6, r2
 800d3cc:	dd0d      	ble.n	800d3ea <scalbn+0x7a>
 800d3ce:	2d00      	cmp	r5, #0
 800d3d0:	a11d      	add	r1, pc, #116	@ (adr r1, 800d448 <scalbn+0xd8>)
 800d3d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d3d6:	da02      	bge.n	800d3de <scalbn+0x6e>
 800d3d8:	a11d      	add	r1, pc, #116	@ (adr r1, 800d450 <scalbn+0xe0>)
 800d3da:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d3de:	a31a      	add	r3, pc, #104	@ (adr r3, 800d448 <scalbn+0xd8>)
 800d3e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3e4:	f7f3 f910 	bl	8000608 <__aeabi_dmul>
 800d3e8:	e7e6      	b.n	800d3b8 <scalbn+0x48>
 800d3ea:	1872      	adds	r2, r6, r1
 800d3ec:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800d3f0:	428a      	cmp	r2, r1
 800d3f2:	dcec      	bgt.n	800d3ce <scalbn+0x5e>
 800d3f4:	2a00      	cmp	r2, #0
 800d3f6:	dd08      	ble.n	800d40a <scalbn+0x9a>
 800d3f8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d3fc:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800d400:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d404:	ec45 4b10 	vmov	d0, r4, r5
 800d408:	bd70      	pop	{r4, r5, r6, pc}
 800d40a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800d40e:	da08      	bge.n	800d422 <scalbn+0xb2>
 800d410:	2d00      	cmp	r5, #0
 800d412:	a10b      	add	r1, pc, #44	@ (adr r1, 800d440 <scalbn+0xd0>)
 800d414:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d418:	dac1      	bge.n	800d39e <scalbn+0x2e>
 800d41a:	a10f      	add	r1, pc, #60	@ (adr r1, 800d458 <scalbn+0xe8>)
 800d41c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d420:	e7bd      	b.n	800d39e <scalbn+0x2e>
 800d422:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d426:	3236      	adds	r2, #54	@ 0x36
 800d428:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800d42c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d430:	4620      	mov	r0, r4
 800d432:	4b0d      	ldr	r3, [pc, #52]	@ (800d468 <scalbn+0xf8>)
 800d434:	4629      	mov	r1, r5
 800d436:	2200      	movs	r2, #0
 800d438:	e7d4      	b.n	800d3e4 <scalbn+0x74>
 800d43a:	bf00      	nop
 800d43c:	f3af 8000 	nop.w
 800d440:	c2f8f359 	.word	0xc2f8f359
 800d444:	01a56e1f 	.word	0x01a56e1f
 800d448:	8800759c 	.word	0x8800759c
 800d44c:	7e37e43c 	.word	0x7e37e43c
 800d450:	8800759c 	.word	0x8800759c
 800d454:	fe37e43c 	.word	0xfe37e43c
 800d458:	c2f8f359 	.word	0xc2f8f359
 800d45c:	81a56e1f 	.word	0x81a56e1f
 800d460:	43500000 	.word	0x43500000
 800d464:	ffff3cb0 	.word	0xffff3cb0
 800d468:	3c900000 	.word	0x3c900000
 800d46c:	00000000 	.word	0x00000000

0800d470 <floor>:
 800d470:	ec51 0b10 	vmov	r0, r1, d0
 800d474:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d47c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800d480:	2e13      	cmp	r6, #19
 800d482:	460c      	mov	r4, r1
 800d484:	4605      	mov	r5, r0
 800d486:	4680      	mov	r8, r0
 800d488:	dc34      	bgt.n	800d4f4 <floor+0x84>
 800d48a:	2e00      	cmp	r6, #0
 800d48c:	da17      	bge.n	800d4be <floor+0x4e>
 800d48e:	a332      	add	r3, pc, #200	@ (adr r3, 800d558 <floor+0xe8>)
 800d490:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d494:	f7f2 ff02 	bl	800029c <__adddf3>
 800d498:	2200      	movs	r2, #0
 800d49a:	2300      	movs	r3, #0
 800d49c:	f7f3 fb44 	bl	8000b28 <__aeabi_dcmpgt>
 800d4a0:	b150      	cbz	r0, 800d4b8 <floor+0x48>
 800d4a2:	2c00      	cmp	r4, #0
 800d4a4:	da55      	bge.n	800d552 <floor+0xe2>
 800d4a6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800d4aa:	432c      	orrs	r4, r5
 800d4ac:	2500      	movs	r5, #0
 800d4ae:	42ac      	cmp	r4, r5
 800d4b0:	4c2b      	ldr	r4, [pc, #172]	@ (800d560 <floor+0xf0>)
 800d4b2:	bf08      	it	eq
 800d4b4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800d4b8:	4621      	mov	r1, r4
 800d4ba:	4628      	mov	r0, r5
 800d4bc:	e023      	b.n	800d506 <floor+0x96>
 800d4be:	4f29      	ldr	r7, [pc, #164]	@ (800d564 <floor+0xf4>)
 800d4c0:	4137      	asrs	r7, r6
 800d4c2:	ea01 0307 	and.w	r3, r1, r7
 800d4c6:	4303      	orrs	r3, r0
 800d4c8:	d01d      	beq.n	800d506 <floor+0x96>
 800d4ca:	a323      	add	r3, pc, #140	@ (adr r3, 800d558 <floor+0xe8>)
 800d4cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4d0:	f7f2 fee4 	bl	800029c <__adddf3>
 800d4d4:	2200      	movs	r2, #0
 800d4d6:	2300      	movs	r3, #0
 800d4d8:	f7f3 fb26 	bl	8000b28 <__aeabi_dcmpgt>
 800d4dc:	2800      	cmp	r0, #0
 800d4de:	d0eb      	beq.n	800d4b8 <floor+0x48>
 800d4e0:	2c00      	cmp	r4, #0
 800d4e2:	bfbe      	ittt	lt
 800d4e4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800d4e8:	4133      	asrlt	r3, r6
 800d4ea:	18e4      	addlt	r4, r4, r3
 800d4ec:	ea24 0407 	bic.w	r4, r4, r7
 800d4f0:	2500      	movs	r5, #0
 800d4f2:	e7e1      	b.n	800d4b8 <floor+0x48>
 800d4f4:	2e33      	cmp	r6, #51	@ 0x33
 800d4f6:	dd0a      	ble.n	800d50e <floor+0x9e>
 800d4f8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800d4fc:	d103      	bne.n	800d506 <floor+0x96>
 800d4fe:	4602      	mov	r2, r0
 800d500:	460b      	mov	r3, r1
 800d502:	f7f2 fecb 	bl	800029c <__adddf3>
 800d506:	ec41 0b10 	vmov	d0, r0, r1
 800d50a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d50e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800d512:	f04f 37ff 	mov.w	r7, #4294967295
 800d516:	40df      	lsrs	r7, r3
 800d518:	4207      	tst	r7, r0
 800d51a:	d0f4      	beq.n	800d506 <floor+0x96>
 800d51c:	a30e      	add	r3, pc, #56	@ (adr r3, 800d558 <floor+0xe8>)
 800d51e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d522:	f7f2 febb 	bl	800029c <__adddf3>
 800d526:	2200      	movs	r2, #0
 800d528:	2300      	movs	r3, #0
 800d52a:	f7f3 fafd 	bl	8000b28 <__aeabi_dcmpgt>
 800d52e:	2800      	cmp	r0, #0
 800d530:	d0c2      	beq.n	800d4b8 <floor+0x48>
 800d532:	2c00      	cmp	r4, #0
 800d534:	da0a      	bge.n	800d54c <floor+0xdc>
 800d536:	2e14      	cmp	r6, #20
 800d538:	d101      	bne.n	800d53e <floor+0xce>
 800d53a:	3401      	adds	r4, #1
 800d53c:	e006      	b.n	800d54c <floor+0xdc>
 800d53e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800d542:	2301      	movs	r3, #1
 800d544:	40b3      	lsls	r3, r6
 800d546:	441d      	add	r5, r3
 800d548:	4545      	cmp	r5, r8
 800d54a:	d3f6      	bcc.n	800d53a <floor+0xca>
 800d54c:	ea25 0507 	bic.w	r5, r5, r7
 800d550:	e7b2      	b.n	800d4b8 <floor+0x48>
 800d552:	2500      	movs	r5, #0
 800d554:	462c      	mov	r4, r5
 800d556:	e7af      	b.n	800d4b8 <floor+0x48>
 800d558:	8800759c 	.word	0x8800759c
 800d55c:	7e37e43c 	.word	0x7e37e43c
 800d560:	bff00000 	.word	0xbff00000
 800d564:	000fffff 	.word	0x000fffff

0800d568 <_init>:
 800d568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d56a:	bf00      	nop
 800d56c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d56e:	bc08      	pop	{r3}
 800d570:	469e      	mov	lr, r3
 800d572:	4770      	bx	lr

0800d574 <_fini>:
 800d574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d576:	bf00      	nop
 800d578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d57a:	bc08      	pop	{r3}
 800d57c:	469e      	mov	lr, r3
 800d57e:	4770      	bx	lr
