// Seed: 3956990600
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4#(1),
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_7;
  ;
  assign id_6 = id_7;
  logic id_8;
endmodule
module module_1 (
    output uwire id_0,
    input  tri1  id_1,
    output uwire id_2
);
  genvar id_4;
  wire id_5[1  +  -1 : 1];
  always @(*) id_4 = -1;
  wire  id_6;
  logic id_7;
  ;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6,
      id_6
  );
endmodule
