Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Oct 16 03:06:28 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 img_red_pipe_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_blue/tmds_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.625ns  (logic 2.679ns (23.045%)  route 8.946ns (76.955%))
  Logic Levels:           10  (LUT3=1 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 11.915 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.033ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=1065, estimated)     1.557    -1.033    clk_pixel
    SLICE_X10Y28         FDRE                                         r  img_red_pipe_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518    -0.515 f  img_red_pipe_reg[2][5]/Q
                         net (fo=2, estimated)        0.862     0.347    tmds_green/Q[5]
    SLICE_X10Y29         LUT4 (Prop_lut4_I0_O)        0.124     0.471 f  tmds_green/tmds_out[4]_i_11/O
                         net (fo=2, estimated)        1.006     1.477    tmds_green/img_red_pipe_reg[2][5]
    SLICE_X11Y29         LUT5 (Prop_lut5_I4_O)        0.152     1.629 r  tmds_green/tmds_out[0]_i_7/O
                         net (fo=3, estimated)        1.019     2.648    tmds_blue/tmds_out[5]_i_3__1
    SLICE_X11Y28         LUT5 (Prop_lut5_I2_O)        0.354     3.002 r  tmds_blue/tmds_out[3]_i_4/O
                         net (fo=6, estimated)        0.768     3.770    nolabel_line384/tmds_out_reg[3]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.326     4.096 r  nolabel_line384/tmds_out[8]_i_7/O
                         net (fo=1, estimated)        0.495     4.591    nolabel_line384/tmds_out[8]_i_7_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I4_O)        0.124     4.715 r  nolabel_line384/tmds_out[8]_i_2/O
                         net (fo=19, estimated)       0.864     5.579    nolabel_line384/tmds_out[8]_i_2_n_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I0_O)        0.148     5.727 r  nolabel_line384/disparity[1]_i_5__1/O
                         net (fo=12, estimated)       1.347     7.074    nolabel_line384/disparity[1]_i_5__1_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.328     7.402 r  nolabel_line384/disparity[4]_i_19__0/O
                         net (fo=4, estimated)        0.956     8.358    nolabel_line384/img_blue_pipe_reg[2][5]_1
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     8.482 r  nolabel_line384/disparity[4]_i_5__1/O
                         net (fo=8, estimated)        1.035     9.517    nolabel_line384/disparity[4]_i_5__1_n_0
    SLICE_X4Y22          LUT3 (Prop_lut3_I1_O)        0.154     9.671 r  nolabel_line384/tmds_out[9]_i_2__1/O
                         net (fo=6, estimated)        0.594    10.265    nolabel_line384/tmds_out[9]_i_2__1_n_0
    SLICE_X1Y21          LUT4 (Prop_lut4_I1_O)        0.327    10.592 r  nolabel_line384/tmds_out[4]_i_1__0/O
                         net (fo=1, routed)           0.000    10.592    tmds_blue/tmds_out_reg[9]_1[4]
    SLICE_X1Y21          FDRE                                         r  tmds_blue/tmds_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=1065, estimated)     1.510    11.915    tmds_blue/clk_pixel
    SLICE_X1Y21          FDRE                                         r  tmds_blue/tmds_out_reg[4]/C
                         clock pessimism              0.553    12.467    
                         clock uncertainty           -0.168    12.299    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.031    12.330    tmds_blue/tmds_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.330    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  1.738    




