/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

#include "xsi.h"

struct XSI_INFO xsi_info;



int main(int argc, char **argv)
{
    xsi_init_design(argc, argv);
    xsi_register_info(&xsi_info);

    xsi_register_min_prec_unit(-12);
    work_m_00000000003032423130_2858095548_init();
    work_m_00000000003266574342_1129804446_init();
    unisims_ver_m_00000000000236260522_2449448540_init();
    unisims_ver_m_00000000003510477262_2316096324_init();
    unisims_ver_m_00000000001762375489_3501834183_init();
    work_m_00000000001011629094_0909206738_init();
    work_m_00000000000267086209_2514514679_init();
    work_m_00000000004084247492_3187544380_init();
    unisims_ver_m_00000000003927721830_1593237687_init();
    work_m_00000000001326939100_0186077234_init();
    work_m_00000000003141765960_1064033623_init();
    unisims_ver_m_00000000003149700083_1668249201_init();
    unisims_ver_m_00000000002549801008_4245414866_init();
    unisims_ver_m_00000000001162476414_1323117156_init();
    unisims_ver_m_00000000002123152668_0970595058_init();
    work_m_00000000000936212342_1583212305_init();
    work_m_00000000003820138485_2484747113_init();
    work_m_00000000001662062654_1931955998_init();
    work_m_00000000002738371156_2002060500_init();
    work_m_00000000000197330456_0182372474_init();
    work_m_00000000001304455177_4283663877_init();
    work_m_00000000000339650694_1532905740_init();
    work_m_00000000000884077099_2513369863_init();
    work_m_00000000004101130666_1022909005_init();
    work_m_00000000000368248713_1225999826_init();
    work_m_00000000001293985162_3261647891_init();
    work_m_00000000004057432616_3718726063_init();
    work_m_00000000001283459790_0665839740_init();
    work_m_00000000001934228851_2193037639_init();
    work_m_00000000003369692041_1941420602_init();
    work_m_00000000001265572976_1735599506_init();
    work_m_00000000002609474968_0886308060_init();
    work_m_00000000001041998237_3683860065_init();
    work_m_00000000000865779792_1353231004_init();
    work_m_00000000004134447467_2073120511_init();


    xsi_register_tops("work_m_00000000000865779792_1353231004");
    xsi_register_tops("work_m_00000000004134447467_2073120511");


    return xsi_run_simulation(argc, argv);

}
