INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab20_Task1/Lab20_Task1.srcs/sources_1/new/Loop_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab20_Task1/Lab20_Task1.srcs/sim_1/new/Loop_Machine_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Machine_Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab20_Task1/Lab20_Task1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
