$date
	Wed Jul 31 18:13:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module coffee_tb $end
$var wire 1 ! coff $end
$var wire 1 " bal $end
$var reg 1 # b_in $end
$var reg 1 $ c_in $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$scope module ut $end
$var wire 1 # B_IN $end
$var wire 1 % CLK $end
$var wire 1 $ C_IN $end
$var wire 1 & RST $end
$var parameter 2 ' COUNTER $end
$var parameter 2 ( C_25 $end
$var parameter 2 ) C_50 $end
$var reg 1 " BAL $end
$var reg 1 ! COFF $end
$var reg 2 * STATE [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 )
b1 (
b0 '
$end
#0
$dumpvars
bx *
0&
0%
0$
0#
x"
x!
$end
#5000
b0 *
1%
#10000
0%
#15000
b1 *
0"
0!
1%
1$
#20000
0%
#25000
1%
0$
#30000
0%
#35000
b10 *
1%
1$
#40000
0%
#45000
1!
b0 *
1%
#50000
0%
#55000
0!
1%
0$
#60000
0%
#65000
b1 *
1%
1$
#70000
0%
#75000
b10 *
1%
#80000
0%
#85000
1!
b0 *
1%
#90000
0%
#95000
0!
1%
0$
#100000
0%
#105000
1!
1"
1%
1#
#110000
0%
#115000
0"
0!
1%
0#
#120000
0%
#125000
1!
1"
1%
1#
#130000
0%
#135000
1"
1!
1%
#140000
0%
#145000
0"
0!
1%
0#
#150000
0%
#155000
1%
