set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {DIGITAL_CLOCK.vo DIGITAL_CLOCK_v.sdo}}
	{{"Fast Model"} {DIGITAL_CLOCK_fast.vo DIGITAL_CLOCK_v_fast.sdo}}
}
