#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jun  4 18:52:15 2022
# Process ID: 7700
# Current directory: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6468 C:\Academico\UA\4ano\2semestre\CR\Pratica\Guiao7\countdownTimer\countdownTimer.xpr
# Log file: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/vivado.log
# Journal file: C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd}
close_project
create_project CounterComp_SW_HW_Polling C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/comparar_SW_HW_Polling/CounterComp_SW_HW_Polling -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys4:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
import_files -norecurse C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/countdownTimer/countdownTimer.srcs/sources_1/bd/mb_design/mb_design.bd
export_ip_user_files -of_objects  [get_files  C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/comparar_SW_HW_Polling/CounterComp_SW_HW_Polling/CounterComp_SW_HW_Polling.srcs/sources_1/bd/mb_design/mb_design.bd] -lib_map_path [list {modelsim=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/comparar_SW_HW_Polling/CounterComp_SW_HW_Polling/CounterComp_SW_HW_Polling.cache/compile_simlib/modelsim} {questa=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/comparar_SW_HW_Polling/CounterComp_SW_HW_Polling/CounterComp_SW_HW_Polling.cache/compile_simlib/questa} {riviera=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/comparar_SW_HW_Polling/CounterComp_SW_HW_Polling/CounterComp_SW_HW_Polling.cache/compile_simlib/riviera} {activehdl=C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/comparar_SW_HW_Polling/CounterComp_SW_HW_Polling/CounterComp_SW_HW_Polling.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
open_bd_design {C:/Academico/UA/4ano/2semestre/CR/Pratica/Guiao7/comparar_SW_HW_Polling/CounterComp_SW_HW_Polling/CounterComp_SW_HW_Polling.srcs/sources_1/bd/mb_design/mb_design.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_GPIO2_WIDTH {8} CONFIG.C_IS_DUAL {1} CONFIG.C_DOUT_DEFAULT_2 {0xFFFFFFFF} CONFIG.C_DOUT_DEFAULT {0xFFFFFFFF} CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_16bits ( 16 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_16bits ( 16 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO2]
endgroup
connect_bd_intf_net [get_bd_intf_ports dual_seven_seg_led_disp] [get_bd_intf_pins axi_gpio_0/GPIO2]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO1] [get_bd_intf_nets axi_gpio_0_GPIO2] [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_GPIO2_WIDTH {8} CONFIG.C_IS_DUAL {1} CONFIG.C_DOUT_DEFAULT_2 {0xFFFFFFFF} CONFIG.C_DOUT_DEFAULT {0xFFFFFFFF} CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_16bits ( 16 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_16bits ( 16 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO2]
endgroup
