{"Source Block": ["hdl/library/util_do_ram/util_do_ram.v@120:130@HdlIdDef", "always @(posedge s_axis_aclk) begin\n  if (wr_request_valid & wr_request_ready)\n    wr_length <= wr_request_length[LENGTH_WIDTH-1:SRC_ADDR_ALIGN];\n  end\n\nwire wr_last_beat;\nassign wr_last_beat = s_axis_valid & s_axis_ready & ((wr_addr == wr_length) | s_axis_last);\n\nalways @(posedge s_axis_aclk) begin\n  if (~wr_request_enable)\n    s_axis_ready <= 1'b0;\n"], "Clone Blocks": [["hdl/library/util_do_ram/util_do_ram.v@115:128", "    wr_request_ready <= 1'b0;\n  else if (wr_response_eot)\n    wr_request_ready <= 1'b1;\nend\n\nalways @(posedge s_axis_aclk) begin\n  if (wr_request_valid & wr_request_ready)\n    wr_length <= wr_request_length[LENGTH_WIDTH-1:SRC_ADDR_ALIGN];\n  end\n\nwire wr_last_beat;\nassign wr_last_beat = s_axis_valid & s_axis_ready & ((wr_addr == wr_length) | s_axis_last);\n\nalways @(posedge s_axis_aclk) begin\n"], ["hdl/library/util_do_ram/util_do_ram.v@121:131", "  if (wr_request_valid & wr_request_ready)\n    wr_length <= wr_request_length[LENGTH_WIDTH-1:SRC_ADDR_ALIGN];\n  end\n\nwire wr_last_beat;\nassign wr_last_beat = s_axis_valid & s_axis_ready & ((wr_addr == wr_length) | s_axis_last);\n\nalways @(posedge s_axis_aclk) begin\n  if (~wr_request_enable)\n    s_axis_ready <= 1'b0;\n  else if (wr_request_valid & wr_request_ready)\n"]], "Diff Content": {"Delete": [[125, "wire wr_last_beat;\n"]], "Add": []}}