
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000086  00800200  00001a48  00001adc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001a48  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000022  00800286  00800286  00001b62  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001b62  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002c0  00000000  00000000  00001bbe  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000022c9  00000000  00000000  00001e7e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000010f1  00000000  00000000  00004147  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000017da  00000000  00000000  00005238  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000654  00000000  00000000  00006a14  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000072f  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000147b  00000000  00000000  00007797  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000230  00000000  00000000  00008c12  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	ef c5       	rjmp	.+3038   	; 0xc7c <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	59 06       	cpc	r5, r25
      e6:	ab 06       	cpc	r10, r27
      e8:	ab 06       	cpc	r10, r27
      ea:	ab 06       	cpc	r10, r27
      ec:	ab 06       	cpc	r10, r27
      ee:	ab 06       	cpc	r10, r27
      f0:	ab 06       	cpc	r10, r27
      f2:	ab 06       	cpc	r10, r27
      f4:	59 06       	cpc	r5, r25
      f6:	ab 06       	cpc	r10, r27
      f8:	ab 06       	cpc	r10, r27
      fa:	ab 06       	cpc	r10, r27
      fc:	ab 06       	cpc	r10, r27
      fe:	ab 06       	cpc	r10, r27
     100:	ab 06       	cpc	r10, r27
     102:	ab 06       	cpc	r10, r27
     104:	5b 06       	cpc	r5, r27
     106:	ab 06       	cpc	r10, r27
     108:	ab 06       	cpc	r10, r27
     10a:	ab 06       	cpc	r10, r27
     10c:	ab 06       	cpc	r10, r27
     10e:	ab 06       	cpc	r10, r27
     110:	ab 06       	cpc	r10, r27
     112:	ab 06       	cpc	r10, r27
     114:	ab 06       	cpc	r10, r27
     116:	ab 06       	cpc	r10, r27
     118:	ab 06       	cpc	r10, r27
     11a:	ab 06       	cpc	r10, r27
     11c:	ab 06       	cpc	r10, r27
     11e:	ab 06       	cpc	r10, r27
     120:	ab 06       	cpc	r10, r27
     122:	ab 06       	cpc	r10, r27
     124:	5b 06       	cpc	r5, r27
     126:	ab 06       	cpc	r10, r27
     128:	ab 06       	cpc	r10, r27
     12a:	ab 06       	cpc	r10, r27
     12c:	ab 06       	cpc	r10, r27
     12e:	ab 06       	cpc	r10, r27
     130:	ab 06       	cpc	r10, r27
     132:	ab 06       	cpc	r10, r27
     134:	ab 06       	cpc	r10, r27
     136:	ab 06       	cpc	r10, r27
     138:	ab 06       	cpc	r10, r27
     13a:	ab 06       	cpc	r10, r27
     13c:	ab 06       	cpc	r10, r27
     13e:	ab 06       	cpc	r10, r27
     140:	ab 06       	cpc	r10, r27
     142:	ab 06       	cpc	r10, r27
     144:	a7 06       	cpc	r10, r23
     146:	ab 06       	cpc	r10, r27
     148:	ab 06       	cpc	r10, r27
     14a:	ab 06       	cpc	r10, r27
     14c:	ab 06       	cpc	r10, r27
     14e:	ab 06       	cpc	r10, r27
     150:	ab 06       	cpc	r10, r27
     152:	ab 06       	cpc	r10, r27
     154:	84 06       	cpc	r8, r20
     156:	ab 06       	cpc	r10, r27
     158:	ab 06       	cpc	r10, r27
     15a:	ab 06       	cpc	r10, r27
     15c:	ab 06       	cpc	r10, r27
     15e:	ab 06       	cpc	r10, r27
     160:	ab 06       	cpc	r10, r27
     162:	ab 06       	cpc	r10, r27
     164:	ab 06       	cpc	r10, r27
     166:	ab 06       	cpc	r10, r27
     168:	ab 06       	cpc	r10, r27
     16a:	ab 06       	cpc	r10, r27
     16c:	ab 06       	cpc	r10, r27
     16e:	ab 06       	cpc	r10, r27
     170:	ab 06       	cpc	r10, r27
     172:	ab 06       	cpc	r10, r27
     174:	78 06       	cpc	r7, r24
     176:	ab 06       	cpc	r10, r27
     178:	ab 06       	cpc	r10, r27
     17a:	ab 06       	cpc	r10, r27
     17c:	ab 06       	cpc	r10, r27
     17e:	ab 06       	cpc	r10, r27
     180:	ab 06       	cpc	r10, r27
     182:	ab 06       	cpc	r10, r27
     184:	96 06       	cpc	r9, r22

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e8 e4       	ldi	r30, 0x48	; 72
     19e:	fa e1       	ldi	r31, 0x1A	; 26
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a6 38       	cpi	r26, 0x86	; 134
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a6 e8       	ldi	r26, 0x86	; 134
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a8 3a       	cpi	r26, 0xA8	; 168
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	11 d2       	rcall	.+1058   	; 0x5e4 <main>
     1c2:	0c 94 22 0d 	jmp	0x1a44	; 0x1a44 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_node2_switch>:
#include "adc_node2.h"
int ADC_ready = 0;

void adc_node2_switch(int channel){
	//Use channel 1
	switch(channel){
     1c8:	00 97       	sbiw	r24, 0x00	; 0
     1ca:	19 f0       	breq	.+6      	; 0x1d2 <adc_node2_switch+0xa>
     1cc:	01 97       	sbiw	r24, 0x01	; 1
     1ce:	49 f0       	breq	.+18     	; 0x1e2 <adc_node2_switch+0x1a>
     1d0:	08 95       	ret
		case 0:

			ADMUX &= ~(1 << MUX4) & ~(1 << MUX3) & ~(1 << MUX2) & ~(1 << MUX1) & ~(1 << MUX0);
     1d2:	ec e7       	ldi	r30, 0x7C	; 124
     1d4:	f0 e0       	ldi	r31, 0x00	; 0
     1d6:	80 81       	ld	r24, Z
     1d8:	80 7e       	andi	r24, 0xE0	; 224
     1da:	80 83       	st	Z, r24
					set_bit(PINF,PF1);
     1dc:	79 9a       	sbi	0x0f, 1	; 15
					clear_bit(PINF,PF0);
     1de:	78 98       	cbi	0x0f, 0	; 15
			break;
     1e0:	08 95       	ret
		case 1:

			ADMUX &= ~(1 << MUX4) & ~(1 << MUX3) & ~(1 << MUX2) & ~(1 << MUX1);
     1e2:	ec e7       	ldi	r30, 0x7C	; 124
     1e4:	f0 e0       	ldi	r31, 0x00	; 0
     1e6:	80 81       	ld	r24, Z
     1e8:	81 7e       	andi	r24, 0xE1	; 225
     1ea:	80 83       	st	Z, r24
			set_bit(ADMUX, MUX0);
     1ec:	80 81       	ld	r24, Z
     1ee:	81 60       	ori	r24, 0x01	; 1
     1f0:	80 83       	st	Z, r24
					set_bit(PINF,PF0);
     1f2:	78 9a       	sbi	0x0f, 0	; 15
					clear_bit(PINF,PF1);
     1f4:	79 98       	cbi	0x0f, 1	; 15
     1f6:	08 95       	ret

000001f8 <adc_node2_init>:
	}

}
void adc_node2_init(void) {
	//Use AVCC as reference, result left adjusted
	ADMUX |= (1 << REFS0) | (1 << REFS1);
     1f8:	ec e7       	ldi	r30, 0x7C	; 124
     1fa:	f0 e0       	ldi	r31, 0x00	; 0
     1fc:	80 81       	ld	r24, Z
     1fe:	80 6c       	ori	r24, 0xC0	; 192
     200:	80 83       	st	Z, r24
	// Use channel 0
	ADMUX &= ~(1 << MUX4) & ~(1 << MUX3) & ~(1 << MUX2) & ~(1 << MUX1) & ~(1 << MUX0);
     202:	80 81       	ld	r24, Z
     204:	80 7e       	andi	r24, 0xE0	; 224
     206:	80 83       	st	Z, r24
	
	//Enable ADC
	set_bit(ADCSRA, ADEN);
     208:	ea e7       	ldi	r30, 0x7A	; 122
     20a:	f0 e0       	ldi	r31, 0x00	; 0
     20c:	80 81       	ld	r24, Z
     20e:	80 68       	ori	r24, 0x80	; 128
     210:	80 83       	st	Z, r24
	//Set prescalar 128
	set_bit(ADCSRA, ADPS2);
     212:	80 81       	ld	r24, Z
     214:	84 60       	ori	r24, 0x04	; 4
     216:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     218:	80 81       	ld	r24, Z
     21a:	82 60       	ori	r24, 0x02	; 2
     21c:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS0);
     21e:	80 81       	ld	r24, Z
     220:	81 60       	ori	r24, 0x01	; 1
     222:	80 83       	st	Z, r24
	//Enable interrupt
	//set_bit(ADCSRA, ADIE);
	// input pins on arduino
	clear_bit(DDRF,PF0);
     224:	80 98       	cbi	0x10, 0	; 16
     226:	08 95       	ret

00000228 <ADC_node2_read>:

}

uint16_t ADC_node2_read(void) {
	//Start the ADC
	ADCSRA |= (1 << ADSC);
     228:	ea e7       	ldi	r30, 0x7A	; 122
     22a:	f0 e0       	ldi	r31, 0x00	; 0
     22c:	80 81       	ld	r24, Z
     22e:	80 64       	ori	r24, 0x40	; 64
     230:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     232:	80 e1       	ldi	r24, 0x10	; 16
     234:	8a 95       	dec	r24
     236:	f1 f7       	brne	.-4      	; 0x234 <ADC_node2_read+0xc>
     238:	00 c0       	rjmp	.+0      	; 0x23a <ADC_node2_read+0x12>
	_delay_us(50);
	ADC_ready = 0;
     23a:	10 92 87 02 	sts	0x0287, r1
     23e:	10 92 86 02 	sts	0x0286, r1
	uint16_t data = ADCL | ADCH << 8;
     242:	80 91 78 00 	lds	r24, 0x0078
     246:	20 91 79 00 	lds	r18, 0x0079
     24a:	90 e0       	ldi	r25, 0x00	; 0
	return data;
	
	
}
     24c:	92 2b       	or	r25, r18
     24e:	08 95       	ret

00000250 <CAN_timer_setup>:
#include "MCPkontroll.h"

uint8_t rx_flag = 0;
void CAN_timer_setup(){
	// setting up timer 3
	set_bit(TCCR5B, CS51);	//Prescalar 8
     250:	e1 e2       	ldi	r30, 0x21	; 33
     252:	f1 e0       	ldi	r31, 0x01	; 1
     254:	80 81       	ld	r24, Z
     256:	82 60       	ori	r24, 0x02	; 2
     258:	80 83       	st	Z, r24
	set_bit(TCCR5B, WGM52); //Set CTC mode, TOP at OCR5A
     25a:	80 81       	ld	r24, Z
     25c:	88 60       	ori	r24, 0x08	; 8
     25e:	80 83       	st	Z, r24
	
	OCR3B = 8000;
     260:	80 e4       	ldi	r24, 0x40	; 64
     262:	9f e1       	ldi	r25, 0x1F	; 31
     264:	90 93 9b 00 	sts	0x009B, r25
     268:	80 93 9a 00 	sts	0x009A, r24
     26c:	08 95       	ret

0000026e <CAN_init>:
}
void CAN_init(){
	MCP_init();
     26e:	f2 d2       	rcall	.+1508   	; 0x854 <MCP_init>
	// Turn mask/filters off
	MCP_bit_mod(MCP_RXB0CTRL, 0b01100100, 0xFF);
     270:	4f ef       	ldi	r20, 0xFF	; 255
     272:	64 e6       	ldi	r22, 0x64	; 100
     274:	80 e6       	ldi	r24, 0x60	; 96
     276:	c8 d2       	rcall	.+1424   	; 0x808 <MCP_bit_mod>
	
	// Set LoopBack mode on
	MCP_bit_mod(MCP_CANCTRL, MODE_MASK, MODE_NORMAL); // MCP_CANCTRL = MODE_LOOPBACK;
     278:	40 e0       	ldi	r20, 0x00	; 0
     27a:	60 ee       	ldi	r22, 0xE0	; 224
     27c:	8f e0       	ldi	r24, 0x0F	; 15
     27e:	c4 d2       	rcall	.+1416   	; 0x808 <MCP_bit_mod>
	
	// Enable interrupt when a valid message has been received
	MCP_bit_mod(MCP_CANINTE, MCP_RX0IF, 1);
     280:	41 e0       	ldi	r20, 0x01	; 1
     282:	61 e0       	ldi	r22, 0x01	; 1
     284:	8b e2       	ldi	r24, 0x2B	; 43
     286:	c0 d2       	rcall	.+1408   	; 0x808 <MCP_bit_mod>
	MCP_bit_mod(MCP_CANINTE, MCP_TX0IF, 1);
     288:	41 e0       	ldi	r20, 0x01	; 1
     28a:	64 e0       	ldi	r22, 0x04	; 4
     28c:	8b e2       	ldi	r24, 0x2B	; 43
     28e:	bc d2       	rcall	.+1400   	; 0x808 <MCP_bit_mod>
	if ((MCP_read(MCP_CANSTAT) & MODE_MASK) != MODE_NORMAL)
     290:	8e e0       	ldi	r24, 0x0E	; 14
     292:	9d d2       	rcall	.+1338   	; 0x7ce <MCP_read>
     294:	80 7e       	andi	r24, 0xE0	; 224
     296:	19 f0       	breq	.+6      	; 0x29e <CAN_init+0x30>
	{
		printf("NOT in normal mode!\n");
     298:	87 e0       	ldi	r24, 0x07	; 7
     29a:	92 e0       	ldi	r25, 0x02	; 2
     29c:	ca d7       	rcall	.+3988   	; 0x1232 <puts>
	}
	
	char temp = MCP_read(MCP_CANCTRL);
     29e:	8f e0       	ldi	r24, 0x0F	; 15
     2a0:	96 c2       	rjmp	.+1324   	; 0x7ce <MCP_read>
     2a2:	08 95       	ret

000002a4 <CAN_check_error>:
	}
	return 0;
}

int CAN_check_error(void){
	uint8_t error = MCP_read(MCP_TXB0CTRL);
     2a4:	80 e3       	ldi	r24, 0x30	; 48
     2a6:	93 d2       	rcall	.+1318   	; 0x7ce <MCP_read>
	// Checking transmission error
	if(test_bit(error,4)){return -1;}
     2a8:	84 fd       	sbrc	r24, 4
     2aa:	05 c0       	rjmp	.+10     	; 0x2b6 <CAN_check_error+0x12>
		
	// checking for message lost arbitration
	if(test_bit(error,5)){return -2;}
     2ac:	85 ff       	sbrs	r24, 5
     2ae:	06 c0       	rjmp	.+12     	; 0x2bc <CAN_check_error+0x18>
     2b0:	8e ef       	ldi	r24, 0xFE	; 254
     2b2:	9f ef       	ldi	r25, 0xFF	; 255
     2b4:	08 95       	ret
}

int CAN_check_error(void){
	uint8_t error = MCP_read(MCP_TXB0CTRL);
	// Checking transmission error
	if(test_bit(error,4)){return -1;}
     2b6:	8f ef       	ldi	r24, 0xFF	; 255
     2b8:	9f ef       	ldi	r25, 0xFF	; 255
     2ba:	08 95       	ret
		
	// checking for message lost arbitration
	if(test_bit(error,5)){return -2;}
	else{return 1;}
     2bc:	81 e0       	ldi	r24, 0x01	; 1
     2be:	90 e0       	ldi	r25, 0x00	; 0
}
     2c0:	08 95       	ret

000002c2 <CAN_completed_transmit>:

int CAN_completed_transmit(void){
	if (test_bit(MCP_read(MCP_TXB0CTRL),3)){
     2c2:	80 e3       	ldi	r24, 0x30	; 48
     2c4:	84 d2       	rcall	.+1288   	; 0x7ce <MCP_read>
     2c6:	86 95       	lsr	r24
     2c8:	86 95       	lsr	r24
     2ca:	86 95       	lsr	r24
     2cc:	91 e0       	ldi	r25, 0x01	; 1
     2ce:	89 27       	eor	r24, r25
		return 0;
	}
	else{
		return 1;
	}
}
     2d0:	81 70       	andi	r24, 0x01	; 1
     2d2:	90 e0       	ldi	r25, 0x00	; 0
     2d4:	08 95       	ret

000002d6 <CAN_transmit>:
	
	char temp = MCP_read(MCP_CANCTRL);
	
}

int CAN_transmit(struct CAN_message message){
     2d6:	ef 92       	push	r14
     2d8:	ff 92       	push	r15
     2da:	0f 93       	push	r16
     2dc:	1f 93       	push	r17
     2de:	cf 93       	push	r28
     2e0:	df 93       	push	r29
     2e2:	cd b7       	in	r28, 0x3d	; 61
     2e4:	de b7       	in	r29, 0x3e	; 62
     2e6:	2a 97       	sbiw	r28, 0x0a	; 10
     2e8:	0f b6       	in	r0, 0x3f	; 63
     2ea:	f8 94       	cli
     2ec:	de bf       	out	0x3e, r29	; 62
     2ee:	0f be       	out	0x3f, r0	; 63
     2f0:	cd bf       	out	0x3d, r28	; 61
     2f2:	09 83       	std	Y+1, r16	; 0x01
     2f4:	e1 2e       	mov	r14, r17
     2f6:	1a 83       	std	Y+2, r17	; 0x02
     2f8:	2b 83       	std	Y+3, r18	; 0x03
     2fa:	3c 83       	std	Y+4, r19	; 0x04
     2fc:	4d 83       	std	Y+5, r20	; 0x05
     2fe:	5e 83       	std	Y+6, r21	; 0x06
     300:	6f 83       	std	Y+7, r22	; 0x07
     302:	78 87       	std	Y+8, r23	; 0x08
     304:	89 87       	std	Y+9, r24	; 0x09
     306:	9a 87       	std	Y+10, r25	; 0x0a
	if (CAN_completed_transmit()){
     308:	dc df       	rcall	.-72     	; 0x2c2 <CAN_completed_transmit>
     30a:	89 2b       	or	r24, r25
     30c:	41 f1       	breq	.+80     	; 0x35e <CAN_transmit+0x88>
		//printf("Transmit is good \n");
		// Setting the standard identifier
		MCP_write(message.id >> 3, MCP_TXB0SIDH);
     30e:	61 e3       	ldi	r22, 0x31	; 49
     310:	80 2f       	mov	r24, r16
     312:	86 95       	lsr	r24
     314:	86 95       	lsr	r24
     316:	86 95       	lsr	r24
     318:	48 d2       	rcall	.+1168   	; 0x7aa <MCP_write>
		MCP_write(message.id << 5, MCP_TXB0SIDL);
     31a:	62 e3       	ldi	r22, 0x32	; 50
     31c:	80 2f       	mov	r24, r16
     31e:	82 95       	swap	r24
     320:	88 0f       	add	r24, r24
     322:	80 7e       	andi	r24, 0xE0	; 224
     324:	42 d2       	rcall	.+1156   	; 0x7aa <MCP_write>
		
		// setting data length
		MCP_write((0x0F) & message.length, MCP_TXB0DLC);
     326:	65 e3       	ldi	r22, 0x35	; 53
     328:	81 2f       	mov	r24, r17
     32a:	8f 70       	andi	r24, 0x0F	; 15
     32c:	3e d2       	rcall	.+1148   	; 0x7aa <MCP_write>
		
		// setting data bytes
		for (uint8_t i = 0x00; i< message.length; i++){
     32e:	11 23       	and	r17, r17
     330:	89 f0       	breq	.+34     	; 0x354 <CAN_transmit+0x7e>
     332:	8e 01       	movw	r16, r28
     334:	0d 5f       	subi	r16, 0xFD	; 253
     336:	1f 4f       	sbci	r17, 0xFF	; 255
     338:	86 e3       	ldi	r24, 0x36	; 54
     33a:	e8 0e       	add	r14, r24
     33c:	0f 2e       	mov	r0, r31
     33e:	f6 e3       	ldi	r31, 0x36	; 54
     340:	ff 2e       	mov	r15, r31
     342:	f0 2d       	mov	r31, r0
			MCP_write(message.data[i], MCP_TXB0D0+i);
     344:	6f 2d       	mov	r22, r15
     346:	f8 01       	movw	r30, r16
     348:	81 91       	ld	r24, Z+
     34a:	8f 01       	movw	r16, r30
     34c:	2e d2       	rcall	.+1116   	; 0x7aa <MCP_write>
     34e:	f3 94       	inc	r15
		
		// setting data length
		MCP_write((0x0F) & message.length, MCP_TXB0DLC);
		
		// setting data bytes
		for (uint8_t i = 0x00; i< message.length; i++){
     350:	fe 10       	cpse	r15, r14
     352:	f8 cf       	rjmp	.-16     	; 0x344 <CAN_transmit+0x6e>
			MCP_write(message.data[i], MCP_TXB0D0+i);
		}
		MCP_rts(1);
     354:	81 e0       	ldi	r24, 0x01	; 1
     356:	4a d2       	rcall	.+1172   	; 0x7ec <MCP_rts>
	}
	else{
		printf("Did not transmit\n");
		if(CAN_check_error()<0){return -1;}
	}
	return 0;
     358:	80 e0       	ldi	r24, 0x00	; 0
     35a:	90 e0       	ldi	r25, 0x00	; 0
     35c:	0a c0       	rjmp	.+20     	; 0x372 <CAN_transmit+0x9c>
			MCP_write(message.data[i], MCP_TXB0D0+i);
		}
		MCP_rts(1);
	}
	else{
		printf("Did not transmit\n");
     35e:	8b e1       	ldi	r24, 0x1B	; 27
     360:	92 e0       	ldi	r25, 0x02	; 2
     362:	67 d7       	rcall	.+3790   	; 0x1232 <puts>
		if(CAN_check_error()<0){return -1;}
     364:	9f df       	rcall	.-194    	; 0x2a4 <CAN_check_error>
     366:	99 0f       	add	r25, r25
     368:	99 0b       	sbc	r25, r25
     36a:	89 2f       	mov	r24, r25
     36c:	99 27       	eor	r25, r25
     36e:	87 fd       	sbrc	r24, 7
     370:	90 95       	com	r25
	}
	return 0;
}
     372:	2a 96       	adiw	r28, 0x0a	; 10
     374:	0f b6       	in	r0, 0x3f	; 63
     376:	f8 94       	cli
     378:	de bf       	out	0x3e, r29	; 62
     37a:	0f be       	out	0x3f, r0	; 63
     37c:	cd bf       	out	0x3d, r28	; 61
     37e:	df 91       	pop	r29
     380:	cf 91       	pop	r28
     382:	1f 91       	pop	r17
     384:	0f 91       	pop	r16
     386:	ff 90       	pop	r15
     388:	ef 90       	pop	r14
     38a:	08 95       	ret

0000038c <CAN_receive>:
	else{
		return 1;
	}
}

struct CAN_message CAN_receive(void){
     38c:	af 92       	push	r10
     38e:	bf 92       	push	r11
     390:	cf 92       	push	r12
     392:	df 92       	push	r13
     394:	ef 92       	push	r14
     396:	ff 92       	push	r15
     398:	0f 93       	push	r16
     39a:	1f 93       	push	r17
     39c:	cf 93       	push	r28
     39e:	df 93       	push	r29
     3a0:	cd b7       	in	r28, 0x3d	; 61
     3a2:	de b7       	in	r29, 0x3e	; 62
     3a4:	2a 97       	sbiw	r28, 0x0a	; 10
     3a6:	0f b6       	in	r0, 0x3f	; 63
     3a8:	f8 94       	cli
     3aa:	de bf       	out	0x3e, r29	; 62
     3ac:	0f be       	out	0x3f, r0	; 63
     3ae:	cd bf       	out	0x3d, r28	; 61
     3b0:	7c 01       	movw	r14, r24
	struct CAN_message new_message;
	MCP_read(MCP_RXB0SIDL) >> 5;
     3b2:	82 e6       	ldi	r24, 0x62	; 98
     3b4:	0c d2       	rcall	.+1048   	; 0x7ce <MCP_read>
	MCP_read(MCP_RXB0SIDH) << 3;
     3b6:	81 e6       	ldi	r24, 0x61	; 97
     3b8:	0a d2       	rcall	.+1044   	; 0x7ce <MCP_read>
	if(MCP_read(MCP_CANINTF) && MCP_RX0IF){
     3ba:	8c e2       	ldi	r24, 0x2C	; 44
     3bc:	08 d2       	rcall	.+1040   	; 0x7ce <MCP_read>
     3be:	88 23       	and	r24, r24
     3c0:	49 f1       	breq	.+82     	; 0x414 <CAN_receive+0x88>
		// writing the 8 bits we want from IDH and IDL
		new_message.id = MCP_read(MCP_RXB0SIDL) >> 5;
     3c2:	82 e6       	ldi	r24, 0x62	; 98
     3c4:	04 d2       	rcall	.+1032   	; 0x7ce <MCP_read>
     3c6:	a8 2e       	mov	r10, r24
		new_message.id |= MCP_read(MCP_RXB0SIDH) << 3;
     3c8:	81 e6       	ldi	r24, 0x61	; 97
     3ca:	01 d2       	rcall	.+1026   	; 0x7ce <MCP_read>
     3cc:	28 e0       	ldi	r18, 0x08	; 8
     3ce:	82 9f       	mul	r24, r18
     3d0:	c0 01       	movw	r24, r0
     3d2:	11 24       	eor	r1, r1
	struct CAN_message new_message;
	MCP_read(MCP_RXB0SIDL) >> 5;
	MCP_read(MCP_RXB0SIDH) << 3;
	if(MCP_read(MCP_CANINTF) && MCP_RX0IF){
		// writing the 8 bits we want from IDH and IDL
		new_message.id = MCP_read(MCP_RXB0SIDL) >> 5;
     3d4:	a6 94       	lsr	r10
     3d6:	a6 94       	lsr	r10
     3d8:	a6 94       	lsr	r10
     3da:	a6 94       	lsr	r10
     3dc:	a6 94       	lsr	r10
		new_message.id |= MCP_read(MCP_RXB0SIDH) << 3;
     3de:	a8 2a       	or	r10, r24
		// Get the length (only last 4 bits)
		new_message.length = MCP_read(0x65);
     3e0:	85 e6       	ldi	r24, 0x65	; 101
     3e2:	f5 d1       	rcall	.+1002   	; 0x7ce <MCP_read>
     3e4:	b8 2e       	mov	r11, r24
		
		// Get the required data from RXB0DM
		for(uint8_t i = 0; i < new_message.length; i++){
     3e6:	88 23       	and	r24, r24
     3e8:	d1 f0       	breq	.+52     	; 0x41e <CAN_receive+0x92>
     3ea:	8e 01       	movw	r16, r28
     3ec:	0d 5f       	subi	r16, 0xFD	; 253
     3ee:	1f 4f       	sbci	r17, 0xFF	; 255
     3f0:	0f 2e       	mov	r0, r31
     3f2:	f6 e6       	ldi	r31, 0x66	; 102
     3f4:	cf 2e       	mov	r12, r31
     3f6:	f0 2d       	mov	r31, r0
     3f8:	c8 0e       	add	r12, r24
     3fa:	0f 2e       	mov	r0, r31
     3fc:	f6 e6       	ldi	r31, 0x66	; 102
     3fe:	df 2e       	mov	r13, r31
     400:	f0 2d       	mov	r31, r0
			new_message.data[i] = MCP_read(MCP_RXB0D0 + i);
     402:	8d 2d       	mov	r24, r13
     404:	e4 d1       	rcall	.+968    	; 0x7ce <MCP_read>
     406:	f8 01       	movw	r30, r16
     408:	81 93       	st	Z+, r24
     40a:	8f 01       	movw	r16, r30
     40c:	d3 94       	inc	r13
		new_message.id |= MCP_read(MCP_RXB0SIDH) << 3;
		// Get the length (only last 4 bits)
		new_message.length = MCP_read(0x65);
		
		// Get the required data from RXB0DM
		for(uint8_t i = 0; i < new_message.length; i++){
     40e:	dc 10       	cpse	r13, r12
     410:	f8 cf       	rjmp	.-16     	; 0x402 <CAN_receive+0x76>
     412:	05 c0       	rjmp	.+10     	; 0x41e <CAN_receive+0x92>
	
	}

	else{
		// message not received
		printf("Message not received\n");
     414:	8c e2       	ldi	r24, 0x2C	; 44
     416:	92 e0       	ldi	r25, 0x02	; 2
     418:	0c d7       	rcall	.+3608   	; 0x1232 <puts>
		new_message.id = -1;
     41a:	aa 24       	eor	r10, r10
     41c:	aa 94       	dec	r10
	}
	MCP_bit_mod(MCP_CANINTF, 0xff, 0);
     41e:	40 e0       	ldi	r20, 0x00	; 0
     420:	6f ef       	ldi	r22, 0xFF	; 255
     422:	8c e2       	ldi	r24, 0x2C	; 44
     424:	f1 d1       	rcall	.+994    	; 0x808 <MCP_bit_mod>
	
	return new_message;
     426:	a9 82       	std	Y+1, r10	; 0x01
     428:	ba 82       	std	Y+2, r11	; 0x02
     42a:	8a e0       	ldi	r24, 0x0A	; 10
     42c:	fe 01       	movw	r30, r28
     42e:	31 96       	adiw	r30, 0x01	; 1
     430:	d7 01       	movw	r26, r14
     432:	01 90       	ld	r0, Z+
     434:	0d 92       	st	X+, r0
     436:	8a 95       	dec	r24
     438:	e1 f7       	brne	.-8      	; 0x432 <CAN_receive+0xa6>

     43a:	c7 01       	movw	r24, r14
     43c:	2a 96       	adiw	r28, 0x0a	; 10
     43e:	0f b6       	in	r0, 0x3f	; 63
     440:	f8 94       	cli
     442:	de bf       	out	0x3e, r29	; 62
     444:	0f be       	out	0x3f, r0	; 63
     446:	cd bf       	out	0x3d, r28	; 61
     448:	df 91       	pop	r29
     44a:	cf 91       	pop	r28
     44c:	1f 91       	pop	r17
     44e:	0f 91       	pop	r16
     450:	ff 90       	pop	r15
     452:	ef 90       	pop	r14
     454:	df 90       	pop	r13
     456:	cf 90       	pop	r12
     458:	bf 90       	pop	r11
     45a:	af 90       	pop	r10
     45c:	08 95       	ret

0000045e <dac_write>:
#define SLAVE_ADDRESS_WRITE 0x50;
// 


void dac_write(uint8_t value)
{
     45e:	cf 93       	push	r28
     460:	df 93       	push	r29
     462:	00 d0       	rcall	.+0      	; 0x464 <dac_write+0x6>
     464:	cd b7       	in	r28, 0x3d	; 61
     466:	de b7       	in	r29, 0x3e	; 62
	
	unsigned char msgSize = 3;
	unsigned char i2c_write[3];
	
	i2c_write[0] = SLAVE_ADDRESS_WRITE;
     468:	90 e5       	ldi	r25, 0x50	; 80
     46a:	99 83       	std	Y+1, r25	; 0x01
	i2c_write[1] = 0x00;
     46c:	1a 82       	std	Y+2, r1	; 0x02
	i2c_write[2] = (uint8_t) value;
     46e:	8b 83       	std	Y+3, r24	; 0x03
     470:	80 e1       	ldi	r24, 0x10	; 16
     472:	8a 95       	dec	r24
     474:	f1 f7       	brne	.-4      	; 0x472 <dac_write+0x14>
     476:	00 c0       	rjmp	.+0      	; 0x478 <dac_write+0x1a>
	_delay_us(50);
	
	TWI_Start_Transceiver_With_Data(i2c_write, msgSize);
     478:	63 e0       	ldi	r22, 0x03	; 3
     47a:	ce 01       	movw	r24, r28
     47c:	01 96       	adiw	r24, 0x01	; 1
     47e:	dc d3       	rcall	.+1976   	; 0xc38 <TWI_Start_Transceiver_With_Data>
	//printf("slutten av dac_write\n");
}
     480:	0f 90       	pop	r0
     482:	0f 90       	pop	r0
     484:	0f 90       	pop	r0
     486:	df 91       	pop	r29
     488:	cf 91       	pop	r28
     48a:	08 95       	ret

0000048c <ir_threshold>:
 * Created: 06.11.2017 15:30:52
 *  Author: oystmol
 */ 
#include "ir_detector.h"
#include "adc_node2.h"
uint16_t ir_threshold(uint16_t filterTrigger){
     48c:	cf 92       	push	r12
     48e:	df 92       	push	r13
     490:	ef 92       	push	r14
     492:	ff 92       	push	r15
     494:	0f 93       	push	r16
     496:	1f 93       	push	r17
     498:	cf 93       	push	r28
     49a:	df 93       	push	r29
     49c:	6c 01       	movw	r12, r24
	uint16_t mean = 0;
	for (int i = 0; i<filterTrigger; i++){
     49e:	00 97       	sbiw	r24, 0x00	; 0
     4a0:	99 f0       	breq	.+38     	; 0x4c8 <ir_threshold+0x3c>
     4a2:	7c 01       	movw	r14, r24
     4a4:	c0 e0       	ldi	r28, 0x00	; 0
     4a6:	d0 e0       	ldi	r29, 0x00	; 0
 *  Author: oystmol
 */ 
#include "ir_detector.h"
#include "adc_node2.h"
uint16_t ir_threshold(uint16_t filterTrigger){
	uint16_t mean = 0;
     4a8:	00 e0       	ldi	r16, 0x00	; 0
     4aa:	10 e0       	ldi	r17, 0x00	; 0
	for (int i = 0; i<filterTrigger; i++){
		mean += ADC_node2_read();
     4ac:	bd de       	rcall	.-646    	; 0x228 <ADC_node2_read>
     4ae:	08 0f       	add	r16, r24
     4b0:	19 1f       	adc	r17, r25
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4b2:	83 ec       	ldi	r24, 0xC3	; 195
     4b4:	99 e0       	ldi	r25, 0x09	; 9
     4b6:	01 97       	sbiw	r24, 0x01	; 1
     4b8:	f1 f7       	brne	.-4      	; 0x4b6 <ir_threshold+0x2a>
     4ba:	00 c0       	rjmp	.+0      	; 0x4bc <ir_threshold+0x30>
     4bc:	00 00       	nop
 */ 
#include "ir_detector.h"
#include "adc_node2.h"
uint16_t ir_threshold(uint16_t filterTrigger){
	uint16_t mean = 0;
	for (int i = 0; i<filterTrigger; i++){
     4be:	21 96       	adiw	r28, 0x01	; 1
     4c0:	ce 15       	cp	r28, r14
     4c2:	df 05       	cpc	r29, r15
     4c4:	99 f7       	brne	.-26     	; 0x4ac <ir_threshold+0x20>
     4c6:	02 c0       	rjmp	.+4      	; 0x4cc <ir_threshold+0x40>
 *  Author: oystmol
 */ 
#include "ir_detector.h"
#include "adc_node2.h"
uint16_t ir_threshold(uint16_t filterTrigger){
	uint16_t mean = 0;
     4c8:	00 e0       	ldi	r16, 0x00	; 0
     4ca:	10 e0       	ldi	r17, 0x00	; 0
	for (int i = 0; i<filterTrigger; i++){
		mean += ADC_node2_read();
		//printf("målinger: %x \n", ADC_node2_read());
		_delay_ms(10);
	}
	mean = mean/(filterTrigger*0x2);
     4cc:	b6 01       	movw	r22, r12
     4ce:	66 0f       	add	r22, r22
     4d0:	77 1f       	adc	r23, r23
     4d2:	c8 01       	movw	r24, r16
     4d4:	26 d6       	rcall	.+3148   	; 0x1122 <__udivmodhi4>
     4d6:	d6 2f       	mov	r29, r22
     4d8:	c7 2f       	mov	r28, r23
	printf("treshold %x \n", mean);
     4da:	7f 93       	push	r23
     4dc:	6f 93       	push	r22
     4de:	21 e4       	ldi	r18, 0x41	; 65
     4e0:	32 e0       	ldi	r19, 0x02	; 2
     4e2:	3f 93       	push	r19
     4e4:	2f 93       	push	r18
     4e6:	94 d6       	rcall	.+3368   	; 0x1210 <printf>
	return mean;
     4e8:	0f 90       	pop	r0
     4ea:	0f 90       	pop	r0
     4ec:	0f 90       	pop	r0
     4ee:	0f 90       	pop	r0
}
     4f0:	8d 2f       	mov	r24, r29
     4f2:	9c 2f       	mov	r25, r28
     4f4:	df 91       	pop	r29
     4f6:	cf 91       	pop	r28
     4f8:	1f 91       	pop	r17
     4fa:	0f 91       	pop	r16
     4fc:	ff 90       	pop	r15
     4fe:	ef 90       	pop	r14
     500:	df 90       	pop	r13
     502:	cf 90       	pop	r12
     504:	08 95       	ret

00000506 <ir_detection>:

int ir_detection(uint16_t filterTrigger, uint16_t threshold){
     506:	af 92       	push	r10
     508:	bf 92       	push	r11
     50a:	cf 92       	push	r12
     50c:	df 92       	push	r13
     50e:	ef 92       	push	r14
     510:	ff 92       	push	r15
     512:	0f 93       	push	r16
     514:	1f 93       	push	r17
     516:	cf 93       	push	r28
     518:	df 93       	push	r29
     51a:	6c 01       	movw	r12, r24
     51c:	5b 01       	movw	r10, r22
	uint16_t mean = 0;
	
	for (int i = 0; i<filterTrigger; i++){
     51e:	00 97       	sbiw	r24, 0x00	; 0
     520:	69 f0       	breq	.+26     	; 0x53c <ir_detection+0x36>
     522:	7c 01       	movw	r14, r24
     524:	c0 e0       	ldi	r28, 0x00	; 0
     526:	d0 e0       	ldi	r29, 0x00	; 0
	printf("treshold %x \n", mean);
	return mean;
}

int ir_detection(uint16_t filterTrigger, uint16_t threshold){
	uint16_t mean = 0;
     528:	00 e0       	ldi	r16, 0x00	; 0
     52a:	10 e0       	ldi	r17, 0x00	; 0
	
	for (int i = 0; i<filterTrigger; i++){
		mean += ADC_node2_read();
     52c:	7d de       	rcall	.-774    	; 0x228 <ADC_node2_read>
     52e:	08 0f       	add	r16, r24
     530:	19 1f       	adc	r17, r25
}

int ir_detection(uint16_t filterTrigger, uint16_t threshold){
	uint16_t mean = 0;
	
	for (int i = 0; i<filterTrigger; i++){
     532:	21 96       	adiw	r28, 0x01	; 1
     534:	ce 15       	cp	r28, r14
     536:	df 05       	cpc	r29, r15
     538:	c9 f7       	brne	.-14     	; 0x52c <ir_detection+0x26>
     53a:	02 c0       	rjmp	.+4      	; 0x540 <ir_detection+0x3a>
	printf("treshold %x \n", mean);
	return mean;
}

int ir_detection(uint16_t filterTrigger, uint16_t threshold){
	uint16_t mean = 0;
     53c:	00 e0       	ldi	r16, 0x00	; 0
     53e:	10 e0       	ldi	r17, 0x00	; 0
	
	for (int i = 0; i<filterTrigger; i++){
		mean += ADC_node2_read();
	}
	mean = mean/filterTrigger;
     540:	c8 01       	movw	r24, r16
     542:	b6 01       	movw	r22, r12
     544:	ee d5       	rcall	.+3036   	; 0x1122 <__udivmodhi4>
	//printf("mean: %d \n", mean);
	//printf("mean %x \n", mean);
	if (mean < threshold){
     546:	81 e0       	ldi	r24, 0x01	; 1
     548:	90 e0       	ldi	r25, 0x00	; 0
     54a:	6a 15       	cp	r22, r10
     54c:	7b 05       	cpc	r23, r11
     54e:	10 f0       	brcs	.+4      	; 0x554 <ir_detection+0x4e>
     550:	80 e0       	ldi	r24, 0x00	; 0
     552:	90 e0       	ldi	r25, 0x00	; 0
		return 1;
	}
	else{
		return 0;
	}
}
     554:	df 91       	pop	r29
     556:	cf 91       	pop	r28
     558:	1f 91       	pop	r17
     55a:	0f 91       	pop	r16
     55c:	ff 90       	pop	r15
     55e:	ef 90       	pop	r14
     560:	df 90       	pop	r13
     562:	cf 90       	pop	r12
     564:	bf 90       	pop	r11
     566:	af 90       	pop	r10
     568:	08 95       	ret

0000056a <ir_score_update>:

struct Score ir_score_update(uint16_t threshold, struct Score poeng){
     56a:	af 92       	push	r10
     56c:	bf 92       	push	r11
     56e:	cf 92       	push	r12
     570:	df 92       	push	r13
     572:	ef 92       	push	r14
     574:	ff 92       	push	r15
     576:	0f 93       	push	r16
     578:	1f 93       	push	r17
     57a:	cf 93       	push	r28
     57c:	df 93       	push	r29
     57e:	5c 01       	movw	r10, r24
     580:	6a 01       	movw	r12, r20
     582:	7b 01       	movw	r14, r22
     584:	8a 01       	movw	r16, r20
     586:	e7 01       	movw	r28, r14
	
	if(ir_detection(0xa, threshold) && poeng.flag == 1){
     588:	bc 01       	movw	r22, r24
     58a:	8a e0       	ldi	r24, 0x0A	; 10
     58c:	90 e0       	ldi	r25, 0x00	; 0
     58e:	bb df       	rcall	.-138    	; 0x506 <ir_detection>
     590:	89 2b       	or	r24, r25
     592:	89 f0       	breq	.+34     	; 0x5b6 <ir_score_update+0x4c>
     594:	c1 30       	cpi	r28, 0x01	; 1
     596:	d1 05       	cpc	r29, r1
     598:	71 f4       	brne	.+28     	; 0x5b6 <ir_score_update+0x4c>
		poeng.flag = 0;
		poeng.score +=1;
     59a:	0f 5f       	subi	r16, 0xFF	; 255
     59c:	1f 4f       	sbci	r17, 0xFF	; 255
     59e:	2f e3       	ldi	r18, 0x3F	; 63
     5a0:	8d e0       	ldi	r24, 0x0D	; 13
     5a2:	93 e0       	ldi	r25, 0x03	; 3
     5a4:	21 50       	subi	r18, 0x01	; 1
     5a6:	80 40       	sbci	r24, 0x00	; 0
     5a8:	90 40       	sbci	r25, 0x00	; 0
     5aa:	e1 f7       	brne	.-8      	; 0x5a4 <ir_score_update+0x3a>
     5ac:	00 c0       	rjmp	.+0      	; 0x5ae <ir_score_update+0x44>
     5ae:	00 00       	nop
}

struct Score ir_score_update(uint16_t threshold, struct Score poeng){
	
	if(ir_detection(0xa, threshold) && poeng.flag == 1){
		poeng.flag = 0;
     5b0:	c0 e0       	ldi	r28, 0x00	; 0
     5b2:	d0 e0       	ldi	r29, 0x00	; 0
     5b4:	0a c0       	rjmp	.+20     	; 0x5ca <ir_score_update+0x60>
		poeng.score +=1;
		_delay_ms(1000);

	}
	else if (!ir_detection(0xa, threshold) && poeng.flag == 0){
     5b6:	b5 01       	movw	r22, r10
     5b8:	8a e0       	ldi	r24, 0x0A	; 10
     5ba:	90 e0       	ldi	r25, 0x00	; 0
     5bc:	a4 df       	rcall	.-184    	; 0x506 <ir_detection>
     5be:	89 2b       	or	r24, r25
     5c0:	21 f4       	brne	.+8      	; 0x5ca <ir_score_update+0x60>
     5c2:	20 97       	sbiw	r28, 0x00	; 0
     5c4:	11 f4       	brne	.+4      	; 0x5ca <ir_score_update+0x60>
		poeng.flag = 1;
     5c6:	c1 e0       	ldi	r28, 0x01	; 1
     5c8:	d0 e0       	ldi	r29, 0x00	; 0
	}
	return poeng;
     5ca:	b8 01       	movw	r22, r16
     5cc:	ce 01       	movw	r24, r28
     5ce:	df 91       	pop	r29
     5d0:	cf 91       	pop	r28
     5d2:	1f 91       	pop	r17
     5d4:	0f 91       	pop	r16
     5d6:	ff 90       	pop	r15
     5d8:	ef 90       	pop	r14
     5da:	df 90       	pop	r13
     5dc:	cf 90       	pop	r12
     5de:	bf 90       	pop	r11
     5e0:	af 90       	pop	r10
     5e2:	08 95       	ret

000005e4 <main>:
#include "motor.h"
#include <util/delay.h>
#include "sonoid.h"
#include "pi.h"

int main(void){
     5e4:	cf 93       	push	r28
     5e6:	df 93       	push	r29
     5e8:	cd b7       	in	r28, 0x3d	; 61
     5ea:	de b7       	in	r29, 0x3e	; 62
     5ec:	64 97       	sbiw	r28, 0x14	; 20
     5ee:	0f b6       	in	r0, 0x3f	; 63
     5f0:	f8 94       	cli
     5f2:	de bf       	out	0x3e, r29	; 62
     5f4:	0f be       	out	0x3f, r0	; 63
     5f6:	cd bf       	out	0x3d, r28	; 61
	sei();//Enable Global interrupts
     5f8:	78 94       	sei
	USART_Init(103);
     5fa:	87 e6       	ldi	r24, 0x67	; 103
     5fc:	90 e0       	ldi	r25, 0x00	; 0
     5fe:	d1 d3       	rcall	.+1954   	; 0xda2 <USART_Init>
	adc_node2_init();
     600:	fb dd       	rcall	.-1034   	; 0x1f8 <adc_node2_init>
	CAN_init();
     602:	35 de       	rcall	.-918    	; 0x26e <CAN_init>
	pwm_setup();
     604:	ae d2       	rcall	.+1372   	; 0xb62 <pwm_setup>
	adc_node2_init();
     606:	f8 dd       	rcall	.-1040   	; 0x1f8 <adc_node2_init>
	motor_init();
     608:	28 d1       	rcall	.+592    	; 0x85a <motor_init>
	TWI_Master_Initialise();
     60a:	0c d3       	rcall	.+1560   	; 0xc24 <TWI_Master_Initialise>
	PItimer_setup();
     60c:	9e d1       	rcall	.+828    	; 0x94a <PItimer_setup>
	CAN_timer_setup();
     60e:	20 de       	rcall	.-960    	; 0x250 <CAN_timer_setup>

	printf("Init er good... \n");
     610:	8f e4       	ldi	r24, 0x4F	; 79
     612:	92 e0       	ldi	r25, 0x02	; 2
     614:	0e d6       	rcall	.+3100   	; 0x1232 <puts>
	// Necessary Initializing
	int seconds = 0;
	int second_check = 0;   // second updater

	int channel_change = 0; // change which ir we check
	uint16_t threshold = ir_threshold(0xa);
     616:	8a e0       	ldi	r24, 0x0A	; 10
     618:	90 e0       	ldi	r25, 0x00	; 0
     61a:	38 df       	rcall	.-400    	; 0x48c <ir_threshold>
     61c:	98 8b       	std	Y+16, r25	; 0x10
     61e:	8f 87       	std	Y+15, r24	; 0x0f

	struct Score scorecount; // initializing the IRs
	struct Score ir_bottom;

	scorecount.score = 0;
	scorecount.flag = 1;
     620:	21 e0       	ldi	r18, 0x01	; 1
     622:	2b 8b       	std	Y+19, r18	; 0x13
     624:	1c 8a       	std	Y+20, r1	; 0x14
	ir_bottom.score = 0;
	ir_bottom.flag = 1;
     626:	c1 2c       	mov	r12, r1
     628:	d1 2c       	mov	r13, r1
     62a:	76 01       	movw	r14, r12
     62c:	e3 94       	inc	r14
	motor_cal();
     62e:	6b d1       	rcall	.+726    	; 0x906 <motor_cal>
	
	int16_t max_encoder_value = motor_set_enc_maxval();
     630:	7c d1       	rcall	.+760    	; 0x92a <motor_set_enc_maxval>
     632:	9a 8b       	std	Y+18, r25	; 0x12
     634:	89 8b       	std	Y+17, r24	; 0x11
	struct Score scorecount; // initializing the IRs
	struct Score ir_bottom;

	scorecount.score = 0;
	scorecount.flag = 1;
	ir_bottom.score = 0;
     636:	21 2c       	mov	r2, r1
     638:	31 2c       	mov	r3, r1
	uint16_t threshold = ir_threshold(0xa);

	struct Score scorecount; // initializing the IRs
	struct Score ir_bottom;

	scorecount.score = 0;
     63a:	61 2c       	mov	r6, r1
     63c:	51 2c       	mov	r5, r1
	
	// Necessary Initializing
	int seconds = 0;
	int second_check = 0;   // second updater

	int channel_change = 0; // change which ir we check
     63e:	a1 2c       	mov	r10, r1
     640:	b1 2c       	mov	r11, r1

	printf("Init er good... \n");
	
	// Necessary Initializing
	int seconds = 0;
	int second_check = 0;   // second updater
     642:	1e 86       	std	Y+14, r1	; 0x0e
     644:	1d 86       	std	Y+13, r1	; 0x0d
	CAN_timer_setup();

	printf("Init er good... \n");
	
	// Necessary Initializing
	int seconds = 0;
     646:	1c 86       	std	Y+12, r1	; 0x0c
     648:	1b 86       	std	Y+11, r1	; 0x0b
			// updating second checker
			second_check += 1;
			if(second_check == 10){
				seconds += 1;
				//printf("second check: %d \n", seconds);
				second_check = 0;
     64a:	41 2c       	mov	r4, r1
	int16_t max_encoder_value = motor_set_enc_maxval();
	
	struct CAN_message game;

	while(true){
		if(TIFR3 & (1 << OCF3B)){
     64c:	c2 9b       	sbis	0x18, 2	; 24
     64e:	21 c0       	rjmp	.+66     	; 0x692 <main+0xae>
			game = CAN_receive();
     650:	ce 01       	movw	r24, r28
     652:	01 96       	adiw	r24, 0x01	; 1
     654:	9b de       	rcall	.-714    	; 0x38c <CAN_receive>
     656:	99 80       	ldd	r9, Y+1	; 0x01
     658:	7b 80       	ldd	r7, Y+3	; 0x03
     65a:	8e 80       	ldd	r8, Y+6	; 0x06
			adc_node2_switch(channel_change);
     65c:	c5 01       	movw	r24, r10
     65e:	b4 dd       	rcall	.-1176   	; 0x1c8 <adc_node2_switch>
			channel_change = !channel_change;
     660:	81 e0       	ldi	r24, 0x01	; 1
     662:	ab 28       	or	r10, r11
     664:	09 f0       	breq	.+2      	; 0x668 <main+0x84>
     666:	80 e0       	ldi	r24, 0x00	; 0
     668:	a8 2e       	mov	r10, r24
     66a:	b1 2c       	mov	r11, r1
			// updating second checker
			second_check += 1;
     66c:	8d 85       	ldd	r24, Y+13	; 0x0d
     66e:	9e 85       	ldd	r25, Y+14	; 0x0e
     670:	01 96       	adiw	r24, 0x01	; 1
     672:	9e 87       	std	Y+14, r25	; 0x0e
     674:	8d 87       	std	Y+13, r24	; 0x0d
			if(second_check == 10){
     676:	0a 97       	sbiw	r24, 0x0a	; 10
     678:	39 f4       	brne	.+14     	; 0x688 <main+0xa4>
				seconds += 1;
     67a:	ab 85       	ldd	r26, Y+11	; 0x0b
     67c:	bc 85       	ldd	r27, Y+12	; 0x0c
     67e:	11 96       	adiw	r26, 0x01	; 1
     680:	bc 87       	std	Y+12, r27	; 0x0c
     682:	ab 87       	std	Y+11, r26	; 0x0b
				//printf("second check: %d \n", seconds);
				second_check = 0;
     684:	1d 86       	std	Y+13, r1	; 0x0d
     686:	4e 86       	std	Y+14, r4	; 0x0e
			}
			// Clear interrupt and reset counter
			TCNT3 = 0;
     688:	e4 e9       	ldi	r30, 0x94	; 148
     68a:	f0 e0       	ldi	r31, 0x00	; 0
     68c:	11 82       	std	Z+1, r1	; 0x01
     68e:	10 82       	st	Z, r1
			TIFR3 |= (1 << OCF3B);
     690:	c2 9a       	sbi	0x18, 2	; 24
		}
		if(game.id != 1){
     692:	f1 e0       	ldi	r31, 0x01	; 1
     694:	9f 16       	cp	r9, r31
     696:	09 f4       	brne	.+2      	; 0x69a <main+0xb6>
     698:	78 c0       	rjmp	.+240    	; 0x78a <main+0x1a6>
			switch(game.id){
     69a:	2b e0       	ldi	r18, 0x0B	; 11
     69c:	92 16       	cp	r9, r18
     69e:	b9 f0       	breq	.+46     	; 0x6ce <main+0xea>
     6a0:	29 15       	cp	r18, r9
     6a2:	20 f0       	brcs	.+8      	; 0x6ac <main+0xc8>
     6a4:	8a e0       	ldi	r24, 0x0A	; 10
     6a6:	98 16       	cp	r9, r24
     6a8:	41 f0       	breq	.+16     	; 0x6ba <main+0xd6>
     6aa:	3f c0       	rjmp	.+126    	; 0x72a <main+0x146>
     6ac:	9e e0       	ldi	r25, 0x0E	; 14
     6ae:	99 16       	cp	r9, r25
     6b0:	a1 f0       	breq	.+40     	; 0x6da <main+0xf6>
     6b2:	af e0       	ldi	r26, 0x0F	; 15
     6b4:	9a 16       	cp	r9, r26
     6b6:	39 f1       	breq	.+78     	; 0x706 <main+0x122>
     6b8:	38 c0       	rjmp	.+112    	; 0x72a <main+0x146>
				case 10:
				PWM_control(game.data[0]);
     6ba:	87 2d       	mov	r24, r7
     6bc:	90 e0       	ldi	r25, 0x00	; 0
     6be:	9b d2       	rcall	.+1334   	; 0xbf6 <PWM_control>
				PI_regulator(game.data[3], max_encoder_value);
     6c0:	69 89       	ldd	r22, Y+17	; 0x11
     6c2:	7a 89       	ldd	r23, Y+18	; 0x12
     6c4:	88 2d       	mov	r24, r8
     6c6:	50 d1       	rcall	.+672    	; 0x968 <PI_regulator>
				scorecount.score = seconds;
     6c8:	6b 84       	ldd	r6, Y+11	; 0x0b
     6ca:	5c 84       	ldd	r5, Y+12	; 0x0c
				//printf("score (seconds): %d \n", seconds);
				break;
     6cc:	2e c0       	rjmp	.+92     	; 0x72a <main+0x146>
				
				case 11:
				joystick_drive(game.data[0],game.data[3]);
     6ce:	68 2d       	mov	r22, r8
     6d0:	87 2d       	mov	r24, r7
     6d2:	01 d2       	rcall	.+1026   	; 0xad6 <joystick_drive>
				scorecount.score = seconds;
     6d4:	6b 84       	ldd	r6, Y+11	; 0x0b
     6d6:	5c 84       	ldd	r5, Y+12	; 0x0c
				break;
     6d8:	28 c0       	rjmp	.+80     	; 0x72a <main+0x146>

				case 14:
				PWM_control(game.data[0]);
     6da:	87 2d       	mov	r24, r7
     6dc:	90 e0       	ldi	r25, 0x00	; 0
     6de:	8b d2       	rcall	.+1302   	; 0xbf6 <PWM_control>
				PI_regulator(game.data[3], max_encoder_value);
     6e0:	69 89       	ldd	r22, Y+17	; 0x11
     6e2:	7a 89       	ldd	r23, Y+18	; 0x12
     6e4:	88 2d       	mov	r24, r8
     6e6:	40 d1       	rcall	.+640    	; 0x968 <PI_regulator>
				if(!channel_change){scorecount = ir_score_update(threshold,scorecount);}
     6e8:	a1 14       	cp	r10, r1
     6ea:	b1 04       	cpc	r11, r1
     6ec:	09 f5       	brne	.+66     	; 0x730 <main+0x14c>
     6ee:	46 2d       	mov	r20, r6
     6f0:	55 2d       	mov	r21, r5
     6f2:	6b 89       	ldd	r22, Y+19	; 0x13
     6f4:	7c 89       	ldd	r23, Y+20	; 0x14
     6f6:	8f 85       	ldd	r24, Y+15	; 0x0f
     6f8:	98 89       	ldd	r25, Y+16	; 0x10
     6fa:	37 df       	rcall	.-402    	; 0x56a <ir_score_update>
     6fc:	8b 8b       	std	Y+19, r24	; 0x13
     6fe:	9c 8b       	std	Y+20, r25	; 0x14
     700:	66 2e       	mov	r6, r22
     702:	57 2e       	mov	r5, r23
     704:	1e c0       	rjmp	.+60     	; 0x742 <main+0x15e>
				break;
				
				case 15:
				joystick_drive(game.data[0],game.data[3]);
     706:	68 2d       	mov	r22, r8
     708:	87 2d       	mov	r24, r7
     70a:	e5 d1       	rcall	.+970    	; 0xad6 <joystick_drive>
				if(!channel_change){scorecount = ir_score_update(threshold,scorecount);}
     70c:	a1 14       	cp	r10, r1
     70e:	b1 04       	cpc	r11, r1
     710:	79 f4       	brne	.+30     	; 0x730 <main+0x14c>
     712:	46 2d       	mov	r20, r6
     714:	55 2d       	mov	r21, r5
     716:	6b 89       	ldd	r22, Y+19	; 0x13
     718:	7c 89       	ldd	r23, Y+20	; 0x14
     71a:	8f 85       	ldd	r24, Y+15	; 0x0f
     71c:	98 89       	ldd	r25, Y+16	; 0x10
     71e:	25 df       	rcall	.-438    	; 0x56a <ir_score_update>
     720:	8b 8b       	std	Y+19, r24	; 0x13
     722:	9c 8b       	std	Y+20, r25	; 0x14
     724:	66 2e       	mov	r6, r22
     726:	57 2e       	mov	r5, r23
     728:	0c c0       	rjmp	.+24     	; 0x742 <main+0x15e>
				break;
			}
			if(channel_change){
     72a:	a1 14       	cp	r10, r1
     72c:	b1 04       	cpc	r11, r1
     72e:	49 f0       	breq	.+18     	; 0x742 <main+0x15e>
				ir_bottom = ir_score_update(threshold, ir_bottom);
     730:	61 01       	movw	r12, r2
     732:	b7 01       	movw	r22, r14
     734:	a6 01       	movw	r20, r12
     736:	8f 85       	ldd	r24, Y+15	; 0x0f
     738:	98 89       	ldd	r25, Y+16	; 0x10
     73a:	17 df       	rcall	.-466    	; 0x56a <ir_score_update>
     73c:	6b 01       	movw	r12, r22
     73e:	7c 01       	movw	r14, r24
     740:	1b 01       	movw	r2, r22
				//printf("ir_bottom = %d	channel_change = %d\n", ir_bottom.score, channel_change);
				}
			if(ir_bottom.score > 0){
     742:	12 14       	cp	r1, r2
     744:	13 04       	cpc	r1, r3
     746:	94 f4       	brge	.+36     	; 0x76c <main+0x188>
				game.data[7] = scorecount.score;
     748:	6a 86       	std	Y+10, r6	; 0x0a
				printf("score: %d\n", scorecount.score);
     74a:	5f 92       	push	r5
     74c:	6f 92       	push	r6
     74e:	a0 e6       	ldi	r26, 0x60	; 96
     750:	b2 e0       	ldi	r27, 0x02	; 2
     752:	bf 93       	push	r27
     754:	af 93       	push	r26
     756:	5c d5       	rcall	.+2744   	; 0x1210 <printf>
     758:	0f 90       	pop	r0
     75a:	0f 90       	pop	r0
     75c:	0f 90       	pop	r0
     75e:	0f 90       	pop	r0
				seconds = 0;
				ir_bottom.score = 0;
				game.id = 0x01;
     760:	99 24       	eor	r9, r9
     762:	93 94       	inc	r9
				}
			if(ir_bottom.score > 0){
				game.data[7] = scorecount.score;
				printf("score: %d\n", scorecount.score);
				seconds = 0;
				ir_bottom.score = 0;
     764:	21 2c       	mov	r2, r1
     766:	34 2c       	mov	r3, r4
				//printf("ir_bottom = %d	channel_change = %d\n", ir_bottom.score, channel_change);
				}
			if(ir_bottom.score > 0){
				game.data[7] = scorecount.score;
				printf("score: %d\n", scorecount.score);
				seconds = 0;
     768:	1b 86       	std	Y+11, r1	; 0x0b
     76a:	4c 86       	std	Y+12, r4	; 0x0c
				ir_bottom.score = 0;
				game.id = 0x01;
				}
				//printf("id: %d		ir: %d		flag: %i\n", game.id, ir_bottom.score, ir_bottom.flag);
				//printf("score%d\n",scorecount.score);
				CAN_transmit(game);
     76c:	99 82       	std	Y+1, r9	; 0x01
     76e:	7b 82       	std	Y+3, r7	; 0x03
     770:	8e 82       	std	Y+6, r8	; 0x06
     772:	09 2d       	mov	r16, r9
     774:	1a 81       	ldd	r17, Y+2	; 0x02
     776:	27 2d       	mov	r18, r7
     778:	3c 81       	ldd	r19, Y+4	; 0x04
     77a:	4d 81       	ldd	r20, Y+5	; 0x05
     77c:	58 2d       	mov	r21, r8
     77e:	6f 81       	ldd	r22, Y+7	; 0x07
     780:	78 85       	ldd	r23, Y+8	; 0x08
     782:	89 85       	ldd	r24, Y+9	; 0x09
     784:	9a 85       	ldd	r25, Y+10	; 0x0a
     786:	a7 dd       	rcall	.-1202   	; 0x2d6 <CAN_transmit>
     788:	02 c0       	rjmp	.+4      	; 0x78e <main+0x1aa>
			}
			else{
				scorecount.score = 0;
     78a:	61 2c       	mov	r6, r1
     78c:	51 2c       	mov	r5, r1
     78e:	ff ef       	ldi	r31, 0xFF	; 255
     790:	21 ee       	ldi	r18, 0xE1	; 225
     792:	84 e0       	ldi	r24, 0x04	; 4
     794:	f1 50       	subi	r31, 0x01	; 1
     796:	20 40       	sbci	r18, 0x00	; 0
     798:	80 40       	sbci	r24, 0x00	; 0
     79a:	e1 f7       	brne	.-8      	; 0x794 <main+0x1b0>
     79c:	00 c0       	rjmp	.+0      	; 0x79e <main+0x1ba>
     79e:	00 00       	nop
     7a0:	55 cf       	rjmp	.-342    	; 0x64c <main+0x68>

000007a2 <select_CAN>:
uint8_t MCP_read_status(){
	select_CAN();
	SPI_MasterTransmit(MCP_READ_STATUS);
	deselect_CAN();
	return SPI_MasterReceive();
}
     7a2:	2f 98       	cbi	0x05, 7	; 5
     7a4:	08 95       	ret

000007a6 <deselect_CAN>:
     7a6:	2f 9a       	sbi	0x05, 7	; 5
     7a8:	08 95       	ret

000007aa <MCP_write>:
     7aa:	cf 93       	push	r28
     7ac:	df 93       	push	r29
     7ae:	c8 2f       	mov	r28, r24
     7b0:	d6 2f       	mov	r29, r22
     7b2:	f7 df       	rcall	.-18     	; 0x7a2 <select_CAN>
     7b4:	82 e0       	ldi	r24, 0x02	; 2
     7b6:	90 e0       	ldi	r25, 0x00	; 0
     7b8:	cb d1       	rcall	.+918    	; 0xb50 <SPI_MasterTransmit>
     7ba:	8d 2f       	mov	r24, r29
     7bc:	90 e0       	ldi	r25, 0x00	; 0
     7be:	c8 d1       	rcall	.+912    	; 0xb50 <SPI_MasterTransmit>
     7c0:	8c 2f       	mov	r24, r28
     7c2:	90 e0       	ldi	r25, 0x00	; 0
     7c4:	c5 d1       	rcall	.+906    	; 0xb50 <SPI_MasterTransmit>
     7c6:	ef df       	rcall	.-34     	; 0x7a6 <deselect_CAN>
     7c8:	df 91       	pop	r29
     7ca:	cf 91       	pop	r28
     7cc:	08 95       	ret

000007ce <MCP_read>:
     7ce:	cf 93       	push	r28
     7d0:	c8 2f       	mov	r28, r24
     7d2:	e7 df       	rcall	.-50     	; 0x7a2 <select_CAN>
     7d4:	83 e0       	ldi	r24, 0x03	; 3
     7d6:	90 e0       	ldi	r25, 0x00	; 0
     7d8:	bb d1       	rcall	.+886    	; 0xb50 <SPI_MasterTransmit>
     7da:	8c 2f       	mov	r24, r28
     7dc:	90 e0       	ldi	r25, 0x00	; 0
     7de:	b8 d1       	rcall	.+880    	; 0xb50 <SPI_MasterTransmit>
     7e0:	bc d1       	rcall	.+888    	; 0xb5a <SPI_MasterReceive>
     7e2:	c8 2f       	mov	r28, r24
     7e4:	e0 df       	rcall	.-64     	; 0x7a6 <deselect_CAN>
     7e6:	8c 2f       	mov	r24, r28
     7e8:	cf 91       	pop	r28
     7ea:	08 95       	ret

000007ec <MCP_rts>:
     7ec:	cf 93       	push	r28
     7ee:	88 30       	cpi	r24, 0x08	; 8
     7f0:	18 f4       	brcc	.+6      	; 0x7f8 <MCP_rts+0xc>
     7f2:	c8 2f       	mov	r28, r24
     7f4:	c0 68       	ori	r28, 0x80	; 128
     7f6:	01 c0       	rjmp	.+2      	; 0x7fa <MCP_rts+0xe>
     7f8:	c0 e8       	ldi	r28, 0x80	; 128
     7fa:	d3 df       	rcall	.-90     	; 0x7a2 <select_CAN>
     7fc:	8c 2f       	mov	r24, r28
     7fe:	90 e0       	ldi	r25, 0x00	; 0
     800:	a7 d1       	rcall	.+846    	; 0xb50 <SPI_MasterTransmit>
     802:	d1 df       	rcall	.-94     	; 0x7a6 <deselect_CAN>
     804:	cf 91       	pop	r28
     806:	08 95       	ret

00000808 <MCP_bit_mod>:

void MCP_bit_mod(uint8_t address, uint8_t m_byte, uint8_t d_byte){
     808:	1f 93       	push	r17
     80a:	cf 93       	push	r28
     80c:	df 93       	push	r29
     80e:	18 2f       	mov	r17, r24
     810:	d6 2f       	mov	r29, r22
     812:	c4 2f       	mov	r28, r20
	select_CAN();
     814:	c6 df       	rcall	.-116    	; 0x7a2 <select_CAN>
	SPI_MasterTransmit(MCP_BITMOD);
     816:	85 e0       	ldi	r24, 0x05	; 5
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	9a d1       	rcall	.+820    	; 0xb50 <SPI_MasterTransmit>
	SPI_MasterTransmit(address);
     81c:	81 2f       	mov	r24, r17
     81e:	90 e0       	ldi	r25, 0x00	; 0
     820:	97 d1       	rcall	.+814    	; 0xb50 <SPI_MasterTransmit>
	SPI_MasterTransmit(m_byte);
     822:	8d 2f       	mov	r24, r29
     824:	90 e0       	ldi	r25, 0x00	; 0
     826:	94 d1       	rcall	.+808    	; 0xb50 <SPI_MasterTransmit>
	SPI_MasterTransmit(d_byte);
     828:	8c 2f       	mov	r24, r28
     82a:	90 e0       	ldi	r25, 0x00	; 0
     82c:	91 d1       	rcall	.+802    	; 0xb50 <SPI_MasterTransmit>
	deselect_CAN();
     82e:	bb df       	rcall	.-138    	; 0x7a6 <deselect_CAN>
}
     830:	df 91       	pop	r29
     832:	cf 91       	pop	r28
     834:	1f 91       	pop	r17
     836:	08 95       	ret

00000838 <MCP_reset>:

void MCP_reset(){
	select_CAN();
     838:	b4 df       	rcall	.-152    	; 0x7a2 <select_CAN>
	SPI_MasterTransmit(MCP_RESET);
     83a:	80 ec       	ldi	r24, 0xC0	; 192
     83c:	90 e0       	ldi	r25, 0x00	; 0
     83e:	88 d1       	rcall	.+784    	; 0xb50 <SPI_MasterTransmit>
	deselect_CAN();
     840:	b2 df       	rcall	.-156    	; 0x7a6 <deselect_CAN>
	uint8_t mode = MCP_read(MCP_CANSTAT);
     842:	8e e0       	ldi	r24, 0x0E	; 14
     844:	c4 df       	rcall	.-120    	; 0x7ce <MCP_read>
	if ((mode&MODE_MASK)!=MODE_CONFIG)
     846:	80 7e       	andi	r24, 0xE0	; 224
     848:	80 38       	cpi	r24, 0x80	; 128
     84a:	19 f0       	breq	.+6      	; 0x852 <MCP_reset+0x1a>
	{
		printf("Not in config after reset\n");
     84c:	8b e6       	ldi	r24, 0x6B	; 107
     84e:	92 e0       	ldi	r25, 0x02	; 2
     850:	f0 c4       	rjmp	.+2528   	; 0x1232 <puts>
     852:	08 95       	ret

00000854 <MCP_init>:
void deselect_CAN(void){
	set_bit(PORTB, DD_SS);
}

void MCP_init(){
	SPI_MasterInit();
     854:	78 d1       	rcall	.+752    	; 0xb46 <SPI_MasterInit>
	MCP_reset();
     856:	f0 cf       	rjmp	.-32     	; 0x838 <MCP_reset>
     858:	08 95       	ret

0000085a <motor_init>:
	}
	else if (motor_read() <1000){

		Go_Right;
		dac_write(0x35);
		printf("Going right: %d \n", motor_read());
     85a:	10 92 07 01 	sts	0x0107, r1
     85e:	8f ef       	ldi	r24, 0xFF	; 255
     860:	80 93 01 01 	sts	0x0101, r24
     864:	1a b8       	out	0x0a, r1	; 10
     866:	50 9a       	sbi	0x0a, 0	; 10
     868:	51 9a       	sbi	0x0a, 1	; 10
     86a:	e2 e0       	ldi	r30, 0x02	; 2
     86c:	f1 e0       	ldi	r31, 0x01	; 1
     86e:	80 81       	ld	r24, Z
     870:	80 61       	ori	r24, 0x10	; 16
     872:	80 83       	st	Z, r24
     874:	80 81       	ld	r24, Z
     876:	80 64       	ori	r24, 0x40	; 64
     878:	80 83       	st	Z, r24
     87a:	80 81       	ld	r24, Z
     87c:	80 64       	ori	r24, 0x40	; 64
     87e:	80 83       	st	Z, r24
     880:	80 81       	ld	r24, Z
     882:	8d 7f       	andi	r24, 0xFD	; 253
     884:	80 83       	st	Z, r24
     886:	08 95       	ret

00000888 <motor_read>:
     888:	e2 e0       	ldi	r30, 0x02	; 2
     88a:	f1 e0       	ldi	r31, 0x01	; 1
     88c:	80 81       	ld	r24, Z
     88e:	8f 7d       	andi	r24, 0xDF	; 223
     890:	80 83       	st	Z, r24
     892:	80 81       	ld	r24, Z
     894:	87 7f       	andi	r24, 0xF7	; 247
     896:	80 83       	st	Z, r24
     898:	8f e8       	ldi	r24, 0x8F	; 143
     89a:	91 e0       	ldi	r25, 0x01	; 1
     89c:	01 97       	sbiw	r24, 0x01	; 1
     89e:	f1 f7       	brne	.-4      	; 0x89c <motor_read+0x14>
     8a0:	00 c0       	rjmp	.+0      	; 0x8a2 <motor_read+0x1a>
     8a2:	00 00       	nop
     8a4:	80 91 06 01 	lds	r24, 0x0106
     8a8:	90 e0       	ldi	r25, 0x00	; 0
     8aa:	98 2f       	mov	r25, r24
     8ac:	88 27       	eor	r24, r24
     8ae:	20 81       	ld	r18, Z
     8b0:	28 60       	ori	r18, 0x08	; 8
     8b2:	20 83       	st	Z, r18
     8b4:	ef e8       	ldi	r30, 0x8F	; 143
     8b6:	f1 e0       	ldi	r31, 0x01	; 1
     8b8:	31 97       	sbiw	r30, 0x01	; 1
     8ba:	f1 f7       	brne	.-4      	; 0x8b8 <motor_read+0x30>
     8bc:	00 c0       	rjmp	.+0      	; 0x8be <motor_read+0x36>
     8be:	00 00       	nop
     8c0:	20 91 06 01 	lds	r18, 0x0106
     8c4:	82 2b       	or	r24, r18
     8c6:	e2 e0       	ldi	r30, 0x02	; 2
     8c8:	f1 e0       	ldi	r31, 0x01	; 1
     8ca:	20 81       	ld	r18, Z
     8cc:	20 64       	ori	r18, 0x40	; 64
     8ce:	20 83       	st	Z, r18
     8d0:	20 81       	ld	r18, Z
     8d2:	20 62       	ori	r18, 0x20	; 32
     8d4:	20 83       	st	Z, r18
     8d6:	22 27       	eor	r18, r18
     8d8:	33 27       	eor	r19, r19
     8da:	28 1b       	sub	r18, r24
     8dc:	39 0b       	sbc	r19, r25
     8de:	12 f4       	brpl	.+4      	; 0x8e4 <motor_read+0x5c>
     8e0:	80 e0       	ldi	r24, 0x00	; 0
     8e2:	90 e0       	ldi	r25, 0x00	; 0
     8e4:	91 95       	neg	r25
     8e6:	81 95       	neg	r24
     8e8:	91 09       	sbc	r25, r1
     8ea:	08 95       	ret

000008ec <encoder_reset>:
     8ec:	e2 e0       	ldi	r30, 0x02	; 2
     8ee:	f1 e0       	ldi	r31, 0x01	; 1
     8f0:	80 81       	ld	r24, Z
     8f2:	8f 7b       	andi	r24, 0xBF	; 191
     8f4:	80 83       	st	Z, r24
     8f6:	8a e6       	ldi	r24, 0x6A	; 106
     8f8:	8a 95       	dec	r24
     8fa:	f1 f7       	brne	.-4      	; 0x8f8 <encoder_reset+0xc>
     8fc:	00 c0       	rjmp	.+0      	; 0x8fe <encoder_reset+0x12>
     8fe:	80 81       	ld	r24, Z
     900:	80 64       	ori	r24, 0x40	; 64
     902:	80 83       	st	Z, r24
     904:	08 95       	ret

00000906 <motor_cal>:
	}
}

void motor_cal(){
	Go_Left;
     906:	e2 e0       	ldi	r30, 0x02	; 2
     908:	f1 e0       	ldi	r31, 0x01	; 1
     90a:	80 81       	ld	r24, Z
     90c:	8d 7f       	andi	r24, 0xFD	; 253
     90e:	80 83       	st	Z, r24
	dac_write(0x55);
     910:	85 e5       	ldi	r24, 0x55	; 85
     912:	a5 dd       	rcall	.-1206   	; 0x45e <dac_write>
     914:	2f ef       	ldi	r18, 0xFF	; 255
     916:	87 ea       	ldi	r24, 0xA7	; 167
     918:	91 e6       	ldi	r25, 0x61	; 97
     91a:	21 50       	subi	r18, 0x01	; 1
     91c:	80 40       	sbci	r24, 0x00	; 0
     91e:	90 40       	sbci	r25, 0x00	; 0
     920:	e1 f7       	brne	.-8      	; 0x91a <motor_cal+0x14>
     922:	00 c0       	rjmp	.+0      	; 0x924 <motor_cal+0x1e>
     924:	00 00       	nop
	_delay_ms(2000);
	encoder_reset();
     926:	e2 cf       	rjmp	.-60     	; 0x8ec <encoder_reset>
     928:	08 95       	ret

0000092a <motor_set_enc_maxval>:
}

int16_t motor_set_enc_maxval(){		
	Go_Right;
     92a:	e2 e0       	ldi	r30, 0x02	; 2
     92c:	f1 e0       	ldi	r31, 0x01	; 1
     92e:	80 81       	ld	r24, Z
     930:	82 60       	ori	r24, 0x02	; 2
     932:	80 83       	st	Z, r24
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	83 ed       	ldi	r24, 0xD3	; 211
     938:	90 e3       	ldi	r25, 0x30	; 48
     93a:	21 50       	subi	r18, 0x01	; 1
     93c:	80 40       	sbci	r24, 0x00	; 0
     93e:	90 40       	sbci	r25, 0x00	; 0
     940:	e1 f7       	brne	.-8      	; 0x93a <motor_set_enc_maxval+0x10>
     942:	00 c0       	rjmp	.+0      	; 0x944 <motor_set_enc_maxval+0x1a>
     944:	00 00       	nop
	_delay_ms(1000);
	return motor_read();
     946:	a0 cf       	rjmp	.-192    	; 0x888 <motor_read>
}
     948:	08 95       	ret

0000094a <PItimer_setup>:
	ICR1 = 39999;
	// Regulerer på OCR1B = 1.5ms (1.5/20)*39999
	OCR1B = 3000;
	
	//Enable timer interrupt
	set_bit(TIMSK3, TOIE3);
     94a:	e1 e9       	ldi	r30, 0x91	; 145
     94c:	f0 e0       	ldi	r31, 0x00	; 0
     94e:	80 81       	ld	r24, Z
     950:	82 60       	ori	r24, 0x02	; 2
     952:	80 83       	st	Z, r24
     954:	80 81       	ld	r24, Z
     956:	88 60       	ori	r24, 0x08	; 8
     958:	80 83       	st	Z, r24
     95a:	80 e2       	ldi	r24, 0x20	; 32
     95c:	9e e4       	ldi	r25, 0x4E	; 78
     95e:	90 93 9b 00 	sts	0x009B, r25
     962:	80 93 9a 00 	sts	0x009A, r24
     966:	08 95       	ret

00000968 <PI_regulator>:
	//sei();
	
	//_delay_ms(200);
}

void PI_regulator(uint8_t position, int16_t maxvalue){
     968:	4f 92       	push	r4
     96a:	5f 92       	push	r5
     96c:	6f 92       	push	r6
     96e:	7f 92       	push	r7
     970:	8f 92       	push	r8
     972:	9f 92       	push	r9
     974:	af 92       	push	r10
     976:	bf 92       	push	r11
     978:	cf 92       	push	r12
     97a:	df 92       	push	r13
     97c:	ef 92       	push	r14
     97e:	ff 92       	push	r15
     980:	0f 93       	push	r16
     982:	1f 93       	push	r17
     984:	cf 93       	push	r28
     986:	df 93       	push	r29
     988:	e8 2e       	mov	r14, r24
     98a:	eb 01       	movw	r28, r22
	int16_t den = maxvalue/0x00ff;
	//reg.y = motor_read()/den;
	reg.y = motor_read()/(den);
     98c:	7d df       	rcall	.-262    	; 0x888 <motor_read>
     98e:	9c 01       	movw	r18, r24
	
	//_delay_ms(200);
}

void PI_regulator(uint8_t position, int16_t maxvalue){
	int16_t den = maxvalue/0x00ff;
     990:	ce 01       	movw	r24, r28
     992:	6f ef       	ldi	r22, 0xFF	; 255
     994:	70 e0       	ldi	r23, 0x00	; 0
     996:	d9 d3       	rcall	.+1970   	; 0x114a <__divmodhi4>
	//reg.y = motor_read()/den;
	reg.y = motor_read()/(den);
     998:	c9 01       	movw	r24, r18
     99a:	d7 d3       	rcall	.+1966   	; 0x114a <__divmodhi4>
     99c:	eb 01       	movw	r28, r22
     99e:	4b 01       	movw	r8, r22
     9a0:	70 93 98 02 	sts	0x0298, r23
     9a4:	60 93 97 02 	sts	0x0297, r22
	reg.r = position; //Slider position
     9a8:	f1 2c       	mov	r15, r1
     9aa:	f0 92 96 02 	sts	0x0296, r15
     9ae:	e0 92 95 02 	sts	0x0295, r14
	reg.e = reg.r-reg.y;
     9b2:	87 01       	movw	r16, r14
     9b4:	06 1b       	sub	r16, r22
     9b6:	17 0b       	sbc	r17, r23
     9b8:	10 93 9a 02 	sts	0x029A, r17
     9bc:	00 93 99 02 	sts	0x0299, r16
	
	static int integral = 0;
	integral  = integral + reg.e;
     9c0:	a0 90 8c 02 	lds	r10, 0x028C
     9c4:	b0 90 8d 02 	lds	r11, 0x028D
     9c8:	a0 0e       	add	r10, r16
     9ca:	b1 1e       	adc	r11, r17
     9cc:	b0 92 8d 02 	sts	0x028D, r11
     9d0:	a0 92 8c 02 	sts	0x028C, r10
	
	static int prev_pos = 0;
	static int derivative = 0;
	derivative = reg.y - prev_pos;
     9d4:	80 91 8a 02 	lds	r24, 0x028A
     9d8:	90 91 8b 02 	lds	r25, 0x028B
     9dc:	6b 01       	movw	r12, r22
     9de:	c8 1a       	sub	r12, r24
     9e0:	d9 0a       	sbc	r13, r25
     9e2:	d0 92 89 02 	sts	0x0289, r13
     9e6:	c0 92 88 02 	sts	0x0288, r12

	reg.u = Kp*reg.e + Ki*integral + Kd*derivative;
     9ea:	b8 01       	movw	r22, r16
     9ec:	88 27       	eor	r24, r24
     9ee:	77 fd       	sbrc	r23, 7
     9f0:	80 95       	com	r24
     9f2:	98 2f       	mov	r25, r24
     9f4:	7f d2       	rcall	.+1278   	; 0xef4 <__floatsisf>
     9f6:	26 e6       	ldi	r18, 0x66	; 102
     9f8:	36 e6       	ldi	r19, 0x66	; 102
     9fa:	46 e6       	ldi	r20, 0x66	; 102
     9fc:	5f e3       	ldi	r21, 0x3F	; 63
     9fe:	2e d3       	rcall	.+1628   	; 0x105c <__mulsf3>
     a00:	2b 01       	movw	r4, r22
     a02:	3c 01       	movw	r6, r24
     a04:	b5 01       	movw	r22, r10
     a06:	88 27       	eor	r24, r24
     a08:	77 fd       	sbrc	r23, 7
     a0a:	80 95       	com	r24
     a0c:	98 2f       	mov	r25, r24
     a0e:	72 d2       	rcall	.+1252   	; 0xef4 <__floatsisf>
     a10:	2a e9       	ldi	r18, 0x9A	; 154
     a12:	39 e9       	ldi	r19, 0x99	; 153
     a14:	49 e1       	ldi	r20, 0x19	; 25
     a16:	5e e3       	ldi	r21, 0x3E	; 62
     a18:	21 d3       	rcall	.+1602   	; 0x105c <__mulsf3>
     a1a:	9b 01       	movw	r18, r22
     a1c:	ac 01       	movw	r20, r24
     a1e:	c3 01       	movw	r24, r6
     a20:	b2 01       	movw	r22, r4
     a22:	cd d1       	rcall	.+922    	; 0xdbe <__addsf3>
     a24:	2b 01       	movw	r4, r22
     a26:	3c 01       	movw	r6, r24
     a28:	b6 01       	movw	r22, r12
     a2a:	88 27       	eor	r24, r24
     a2c:	77 fd       	sbrc	r23, 7
     a2e:	80 95       	com	r24
     a30:	98 2f       	mov	r25, r24
     a32:	60 d2       	rcall	.+1216   	; 0xef4 <__floatsisf>
     a34:	2f e8       	ldi	r18, 0x8F	; 143
     a36:	32 ec       	ldi	r19, 0xC2	; 194
     a38:	45 e7       	ldi	r20, 0x75	; 117
     a3a:	5d e3       	ldi	r21, 0x3D	; 61
     a3c:	0f d3       	rcall	.+1566   	; 0x105c <__mulsf3>
     a3e:	9b 01       	movw	r18, r22
     a40:	ac 01       	movw	r20, r24
     a42:	c3 01       	movw	r24, r6
     a44:	b2 01       	movw	r22, r4
     a46:	bb d1       	rcall	.+886    	; 0xdbe <__addsf3>
     a48:	22 d2       	rcall	.+1092   	; 0xe8e <__fixsfsi>
     a4a:	70 93 9c 02 	sts	0x029C, r23
     a4e:	60 93 9b 02 	sts	0x029B, r22
	
	speed = abs(reg.u);
     a52:	9b 01       	movw	r18, r22
     a54:	77 23       	and	r23, r23
     a56:	24 f4       	brge	.+8      	; 0xa60 <PI_regulator+0xf8>
     a58:	22 27       	eor	r18, r18
     a5a:	33 27       	eor	r19, r19
     a5c:	26 1b       	sub	r18, r22
     a5e:	37 0b       	sbc	r19, r23
     a60:	20 93 9d 02 	sts	0x029D, r18
	
	prev_pos = reg.y;
     a64:	d0 93 8b 02 	sts	0x028B, r29
     a68:	c0 93 8a 02 	sts	0x028A, r28
	
	if(abs(reg.e) < 0x07){
     a6c:	0a 5f       	subi	r16, 0xFA	; 250
     a6e:	1f 4f       	sbci	r17, 0xFF	; 255
     a70:	0d 30       	cpi	r16, 0x0D	; 13
     a72:	11 05       	cpc	r17, r1
     a74:	58 f4       	brcc	.+22     	; 0xa8c <PI_regulator+0x124>
		speed = 0;
     a76:	10 92 9d 02 	sts	0x029D, r1
		reg.e = 0;
     a7a:	10 92 9a 02 	sts	0x029A, r1
     a7e:	10 92 99 02 	sts	0x0299, r1
		integral = 0;
     a82:	10 92 8d 02 	sts	0x028D, r1
     a86:	10 92 8c 02 	sts	0x028C, r1
     a8a:	0e c0       	rjmp	.+28     	; 0xaa8 <PI_regulator+0x140>
		}
	else if(reg.y < reg.r){
     a8c:	8e 14       	cp	r8, r14
     a8e:	9f 04       	cpc	r9, r15
     a90:	34 f4       	brge	.+12     	; 0xa9e <PI_regulator+0x136>
		//printf("Going left\n");
		Go_Right;
     a92:	e2 e0       	ldi	r30, 0x02	; 2
     a94:	f1 e0       	ldi	r31, 0x01	; 1
     a96:	80 81       	ld	r24, Z
     a98:	82 60       	ori	r24, 0x02	; 2
     a9a:	80 83       	st	Z, r24
     a9c:	05 c0       	rjmp	.+10     	; 0xaa8 <PI_regulator+0x140>
	}
	else{
		//printf("Going right \n");
		Go_Left;
     a9e:	e2 e0       	ldi	r30, 0x02	; 2
     aa0:	f1 e0       	ldi	r31, 0x01	; 1
     aa2:	80 81       	ld	r24, Z
     aa4:	8d 7f       	andi	r24, 0xFD	; 253
     aa6:	80 83       	st	Z, r24
	}
	//printf("e: %d	int: %d	speed: %d	r: %d	y: %d \n", reg.e, integral, speed, reg.r, reg.y);
	dac_write(speed);
     aa8:	80 91 9d 02 	lds	r24, 0x029D
     aac:	99 27       	eor	r25, r25
     aae:	87 fd       	sbrc	r24, 7
     ab0:	90 95       	com	r25
     ab2:	d5 dc       	rcall	.-1622   	; 0x45e <dac_write>
}
     ab4:	df 91       	pop	r29
     ab6:	cf 91       	pop	r28
     ab8:	1f 91       	pop	r17
     aba:	0f 91       	pop	r16
     abc:	ff 90       	pop	r15
     abe:	ef 90       	pop	r14
     ac0:	df 90       	pop	r13
     ac2:	cf 90       	pop	r12
     ac4:	bf 90       	pop	r11
     ac6:	af 90       	pop	r10
     ac8:	9f 90       	pop	r9
     aca:	8f 90       	pop	r8
     acc:	7f 90       	pop	r7
     ace:	6f 90       	pop	r6
     ad0:	5f 90       	pop	r5
     ad2:	4f 90       	pop	r4
     ad4:	08 95       	ret

00000ad6 <joystick_drive>:

void joystick_drive(uint8_t x_pos, uint8_t servo){
     ad6:	cf 93       	push	r28
     ad8:	c8 2f       	mov	r28, r24
     ada:	86 2f       	mov	r24, r22
	uint8_t speed;
	PWM_control(servo);
     adc:	8c d0       	rcall	.+280    	; 0xbf6 <PWM_control>
	if(x_pos>137){
     ade:	ca 38       	cpi	r28, 0x8A	; 138
     ae0:	a8 f0       	brcs	.+42     	; 0xb0c <joystick_drive+0x36>
		speed = (x_pos- 137)*0x1.6p-1;
     ae2:	6c 2f       	mov	r22, r28
     ae4:	70 e0       	ldi	r23, 0x00	; 0
     ae6:	69 58       	subi	r22, 0x89	; 137
     ae8:	71 09       	sbc	r23, r1
     aea:	88 27       	eor	r24, r24
     aec:	77 fd       	sbrc	r23, 7
     aee:	80 95       	com	r24
     af0:	98 2f       	mov	r25, r24
     af2:	00 d2       	rcall	.+1024   	; 0xef4 <__floatsisf>
     af4:	20 e0       	ldi	r18, 0x00	; 0
     af6:	30 e0       	ldi	r19, 0x00	; 0
     af8:	40 e3       	ldi	r20, 0x30	; 48
     afa:	5f e3       	ldi	r21, 0x3F	; 63
     afc:	af d2       	rcall	.+1374   	; 0x105c <__mulsf3>
     afe:	cc d1       	rcall	.+920    	; 0xe98 <__fixunssfsi>
		Go_Right;
     b00:	e2 e0       	ldi	r30, 0x02	; 2
     b02:	f1 e0       	ldi	r31, 0x01	; 1
     b04:	80 81       	ld	r24, Z
     b06:	82 60       	ori	r24, 0x02	; 2
     b08:	80 83       	st	Z, r24
     b0a:	18 c0       	rjmp	.+48     	; 0xb3c <joystick_drive+0x66>

	}
	else if(x_pos<127){
     b0c:	cf 37       	cpi	r28, 0x7F	; 127
     b0e:	a8 f4       	brcc	.+42     	; 0xb3a <joystick_drive+0x64>
		speed = (127 - x_pos)*0x1.6p-1;
     b10:	6f e7       	ldi	r22, 0x7F	; 127
     b12:	70 e0       	ldi	r23, 0x00	; 0
     b14:	6c 1b       	sub	r22, r28
     b16:	71 09       	sbc	r23, r1
     b18:	88 27       	eor	r24, r24
     b1a:	77 fd       	sbrc	r23, 7
     b1c:	80 95       	com	r24
     b1e:	98 2f       	mov	r25, r24
     b20:	e9 d1       	rcall	.+978    	; 0xef4 <__floatsisf>
     b22:	20 e0       	ldi	r18, 0x00	; 0
     b24:	30 e0       	ldi	r19, 0x00	; 0
     b26:	40 e3       	ldi	r20, 0x30	; 48
     b28:	5f e3       	ldi	r21, 0x3F	; 63
     b2a:	98 d2       	rcall	.+1328   	; 0x105c <__mulsf3>
     b2c:	b5 d1       	rcall	.+874    	; 0xe98 <__fixunssfsi>
		Go_Left;
     b2e:	e2 e0       	ldi	r30, 0x02	; 2
     b30:	f1 e0       	ldi	r31, 0x01	; 1
     b32:	80 81       	ld	r24, Z
     b34:	8d 7f       	andi	r24, 0xFD	; 253
     b36:	80 83       	st	Z, r24
     b38:	01 c0       	rjmp	.+2      	; 0xb3c <joystick_drive+0x66>

	}
	else{
		speed = 0x00;
     b3a:	60 e0       	ldi	r22, 0x00	; 0
	}
		//printf("X: %d		speed: %d\n",x_pos,speed);
	dac_write(speed);
     b3c:	86 2f       	mov	r24, r22
     b3e:	90 e0       	ldi	r25, 0x00	; 0
     b40:	8e dc       	rcall	.-1764   	; 0x45e <dac_write>
	
     b42:	cf 91       	pop	r28
     b44:	08 95       	ret

00000b46 <SPI_MasterInit>:
     b46:	87 e8       	ldi	r24, 0x87	; 135
     b48:	84 b9       	out	0x04, r24	; 4
     b4a:	81 e5       	ldi	r24, 0x51	; 81
     b4c:	8c bd       	out	0x2c, r24	; 44
     b4e:	08 95       	ret

00000b50 <SPI_MasterTransmit>:
     b50:	8e bd       	out	0x2e, r24	; 46
     b52:	0d b4       	in	r0, 0x2d	; 45
     b54:	07 fe       	sbrs	r0, 7
     b56:	fd cf       	rjmp	.-6      	; 0xb52 <SPI_MasterTransmit+0x2>
     b58:	08 95       	ret

00000b5a <SPI_MasterReceive>:
     b5a:	80 e0       	ldi	r24, 0x00	; 0
     b5c:	f9 df       	rcall	.-14     	; 0xb50 <SPI_MasterTransmit>
     b5e:	8e b5       	in	r24, 0x2e	; 46
     b60:	08 95       	ret

00000b62 <pwm_setup>:
#include <avr/interrupt.h>

void pwm_setup(void){
	
	// Setter compare match mode for fast pwm
	set_bit(TCCR1A, COM1B1);
     b62:	a0 e8       	ldi	r26, 0x80	; 128
     b64:	b0 e0       	ldi	r27, 0x00	; 0
     b66:	8c 91       	ld	r24, X
     b68:	80 62       	ori	r24, 0x20	; 32
     b6a:	8c 93       	st	X, r24
	set_bit(DDRB, PB6);
     b6c:	26 9a       	sbi	0x04, 6	; 4
	
	
	// Setter prescaler til 8
	set_bit(TCCR1B, CS11);		
     b6e:	e1 e8       	ldi	r30, 0x81	; 129
     b70:	f0 e0       	ldi	r31, 0x00	; 0
     b72:	80 81       	ld	r24, Z
     b74:	82 60       	ori	r24, 0x02	; 2
     b76:	80 83       	st	Z, r24
	
	// Enabler fast pwm mode
	set_bit(TCCR1A, WGM11);		
     b78:	8c 91       	ld	r24, X
     b7a:	82 60       	ori	r24, 0x02	; 2
     b7c:	8c 93       	st	X, r24
	set_bit(TCCR1B, WGM12);
     b7e:	80 81       	ld	r24, Z
     b80:	88 60       	ori	r24, 0x08	; 8
     b82:	80 83       	st	Z, r24
	set_bit(TCCR1B, WGM13);
     b84:	80 81       	ld	r24, Z
     b86:	80 61       	ori	r24, 0x10	; 16
     b88:	80 83       	st	Z, r24
	
	// Setter pulsbredden 1.5ms (1.5/20)*39999
	OCR1B = 3000;
     b8a:	88 eb       	ldi	r24, 0xB8	; 184
     b8c:	9b e0       	ldi	r25, 0x0B	; 11
     b8e:	90 93 8b 00 	sts	0x008B, r25
     b92:	80 93 8a 00 	sts	0x008A, r24
	
	// Definerer PWM perioden på 20 ms 
	ICR1 = 39999;
     b96:	8f e3       	ldi	r24, 0x3F	; 63
     b98:	9c e9       	ldi	r25, 0x9C	; 156
     b9a:	90 93 87 00 	sts	0x0087, r25
     b9e:	80 93 86 00 	sts	0x0086, r24
     ba2:	08 95       	ret

00000ba4 <PWM_set_puls_width>:
	
	//sei();
}	


int PWM_set_puls_width(double angle){
     ba4:	cf 92       	push	r12
     ba6:	df 92       	push	r13
     ba8:	ef 92       	push	r14
     baa:	ff 92       	push	r15
     bac:	6b 01       	movw	r12, r22
     bae:	7c 01       	movw	r14, r24
	
	if (angle >= 2000 && angle <= 4002){
     bb0:	20 e0       	ldi	r18, 0x00	; 0
     bb2:	30 e0       	ldi	r19, 0x00	; 0
     bb4:	4a ef       	ldi	r20, 0xFA	; 250
     bb6:	54 e4       	ldi	r21, 0x44	; 68
     bb8:	4d d2       	rcall	.+1178   	; 0x1054 <__gesf2>
     bba:	88 23       	and	r24, r24
     bbc:	ac f0       	brlt	.+42     	; 0xbe8 <PWM_set_puls_width+0x44>
     bbe:	20 e0       	ldi	r18, 0x00	; 0
     bc0:	30 e2       	ldi	r19, 0x20	; 32
     bc2:	4a e7       	ldi	r20, 0x7A	; 122
     bc4:	55 e4       	ldi	r21, 0x45	; 69
     bc6:	c7 01       	movw	r24, r14
     bc8:	b6 01       	movw	r22, r12
     bca:	5d d1       	rcall	.+698    	; 0xe86 <__cmpsf2>
     bcc:	18 16       	cp	r1, r24
     bce:	64 f0       	brlt	.+24     	; 0xbe8 <PWM_set_puls_width+0x44>
		angle = 6001 - angle; // Inverting control
     bd0:	a7 01       	movw	r20, r14
     bd2:	96 01       	movw	r18, r12
     bd4:	60 e0       	ldi	r22, 0x00	; 0
     bd6:	78 e8       	ldi	r23, 0x88	; 136
     bd8:	8b eb       	ldi	r24, 0xBB	; 187
     bda:	95 e4       	ldi	r25, 0x45	; 69
     bdc:	ef d0       	rcall	.+478    	; 0xdbc <__subsf3>
		OCR1B = angle;
     bde:	5c d1       	rcall	.+696    	; 0xe98 <__fixunssfsi>
     be0:	70 93 8b 00 	sts	0x008B, r23
     be4:	60 93 8a 00 	sts	0x008A, r22
	}
	return 0;
}
     be8:	80 e0       	ldi	r24, 0x00	; 0
     bea:	90 e0       	ldi	r25, 0x00	; 0
     bec:	ff 90       	pop	r15
     bee:	ef 90       	pop	r14
     bf0:	df 90       	pop	r13
     bf2:	cf 90       	pop	r12
     bf4:	08 95       	ret

00000bf6 <PWM_control>:

double PWM_control(uint8_t x_pos){
	return PWM_set_puls_width((x_pos*7.85+2000));
     bf6:	68 2f       	mov	r22, r24
     bf8:	70 e0       	ldi	r23, 0x00	; 0
     bfa:	80 e0       	ldi	r24, 0x00	; 0
     bfc:	90 e0       	ldi	r25, 0x00	; 0
     bfe:	7a d1       	rcall	.+756    	; 0xef4 <__floatsisf>
     c00:	23 e3       	ldi	r18, 0x33	; 51
     c02:	33 e3       	ldi	r19, 0x33	; 51
     c04:	4b ef       	ldi	r20, 0xFB	; 251
     c06:	50 e4       	ldi	r21, 0x40	; 64
     c08:	29 d2       	rcall	.+1106   	; 0x105c <__mulsf3>
     c0a:	20 e0       	ldi	r18, 0x00	; 0
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	4a ef       	ldi	r20, 0xFA	; 250
     c10:	54 e4       	ldi	r21, 0x44	; 68
     c12:	d5 d0       	rcall	.+426    	; 0xdbe <__addsf3>
     c14:	c7 df       	rcall	.-114    	; 0xba4 <PWM_set_puls_width>
     c16:	bc 01       	movw	r22, r24
     c18:	88 27       	eor	r24, r24
     c1a:	77 fd       	sbrc	r23, 7
     c1c:	80 95       	com	r24
     c1e:	98 2f       	mov	r25, r24
     c20:	69 c1       	rjmp	.+722    	; 0xef4 <__floatsisf>
     c22:	08 95       	ret

00000c24 <TWI_Master_Initialise>:
     c24:	8c e0       	ldi	r24, 0x0C	; 12
     c26:	80 93 b8 00 	sts	0x00B8, r24
     c2a:	8f ef       	ldi	r24, 0xFF	; 255
     c2c:	80 93 bb 00 	sts	0x00BB, r24
     c30:	84 e0       	ldi	r24, 0x04	; 4
     c32:	80 93 bc 00 	sts	0x00BC, r24
     c36:	08 95       	ret

00000c38 <TWI_Start_Transceiver_With_Data>:
     c38:	ec eb       	ldi	r30, 0xBC	; 188
     c3a:	f0 e0       	ldi	r31, 0x00	; 0
     c3c:	20 81       	ld	r18, Z
     c3e:	20 fd       	sbrc	r18, 0
     c40:	fd cf       	rjmp	.-6      	; 0xc3c <TWI_Start_Transceiver_With_Data+0x4>
     c42:	60 93 90 02 	sts	0x0290, r22
     c46:	fc 01       	movw	r30, r24
     c48:	20 81       	ld	r18, Z
     c4a:	20 93 91 02 	sts	0x0291, r18
     c4e:	20 fd       	sbrc	r18, 0
     c50:	0c c0       	rjmp	.+24     	; 0xc6a <TWI_Start_Transceiver_With_Data+0x32>
     c52:	62 30       	cpi	r22, 0x02	; 2
     c54:	50 f0       	brcs	.+20     	; 0xc6a <TWI_Start_Transceiver_With_Data+0x32>
     c56:	dc 01       	movw	r26, r24
     c58:	11 96       	adiw	r26, 0x01	; 1
     c5a:	e2 e9       	ldi	r30, 0x92	; 146
     c5c:	f2 e0       	ldi	r31, 0x02	; 2
     c5e:	81 e0       	ldi	r24, 0x01	; 1
     c60:	9d 91       	ld	r25, X+
     c62:	91 93       	st	Z+, r25
     c64:	8f 5f       	subi	r24, 0xFF	; 255
     c66:	86 13       	cpse	r24, r22
     c68:	fb cf       	rjmp	.-10     	; 0xc60 <TWI_Start_Transceiver_With_Data+0x28>
     c6a:	10 92 8f 02 	sts	0x028F, r1
     c6e:	88 ef       	ldi	r24, 0xF8	; 248
     c70:	80 93 06 02 	sts	0x0206, r24
     c74:	85 ea       	ldi	r24, 0xA5	; 165
     c76:	80 93 bc 00 	sts	0x00BC, r24
     c7a:	08 95       	ret

00000c7c <__vector_39>:
     c7c:	1f 92       	push	r1
     c7e:	0f 92       	push	r0
     c80:	0f b6       	in	r0, 0x3f	; 63
     c82:	0f 92       	push	r0
     c84:	11 24       	eor	r1, r1
     c86:	0b b6       	in	r0, 0x3b	; 59
     c88:	0f 92       	push	r0
     c8a:	2f 93       	push	r18
     c8c:	3f 93       	push	r19
     c8e:	8f 93       	push	r24
     c90:	9f 93       	push	r25
     c92:	af 93       	push	r26
     c94:	bf 93       	push	r27
     c96:	ef 93       	push	r30
     c98:	ff 93       	push	r31
     c9a:	80 91 b9 00 	lds	r24, 0x00B9
     c9e:	90 e0       	ldi	r25, 0x00	; 0
     ca0:	fc 01       	movw	r30, r24
     ca2:	38 97       	sbiw	r30, 0x08	; 8
     ca4:	e1 35       	cpi	r30, 0x51	; 81
     ca6:	f1 05       	cpc	r31, r1
     ca8:	08 f0       	brcs	.+2      	; 0xcac <__vector_39+0x30>
     caa:	55 c0       	rjmp	.+170    	; 0xd56 <__vector_39+0xda>
     cac:	ee 58       	subi	r30, 0x8E	; 142
     cae:	ff 4f       	sbci	r31, 0xFF	; 255
     cb0:	5f c2       	rjmp	.+1214   	; 0x1170 <__tablejump2__>
     cb2:	10 92 8e 02 	sts	0x028E, r1
     cb6:	e0 91 8e 02 	lds	r30, 0x028E
     cba:	80 91 90 02 	lds	r24, 0x0290
     cbe:	e8 17       	cp	r30, r24
     cc0:	70 f4       	brcc	.+28     	; 0xcde <__vector_39+0x62>
     cc2:	81 e0       	ldi	r24, 0x01	; 1
     cc4:	8e 0f       	add	r24, r30
     cc6:	80 93 8e 02 	sts	0x028E, r24
     cca:	f0 e0       	ldi	r31, 0x00	; 0
     ccc:	ef 56       	subi	r30, 0x6F	; 111
     cce:	fd 4f       	sbci	r31, 0xFD	; 253
     cd0:	80 81       	ld	r24, Z
     cd2:	80 93 bb 00 	sts	0x00BB, r24
     cd6:	85 e8       	ldi	r24, 0x85	; 133
     cd8:	80 93 bc 00 	sts	0x00BC, r24
     cdc:	43 c0       	rjmp	.+134    	; 0xd64 <__vector_39+0xe8>
     cde:	80 91 8f 02 	lds	r24, 0x028F
     ce2:	81 60       	ori	r24, 0x01	; 1
     ce4:	80 93 8f 02 	sts	0x028F, r24
     ce8:	84 e9       	ldi	r24, 0x94	; 148
     cea:	80 93 bc 00 	sts	0x00BC, r24
     cee:	3a c0       	rjmp	.+116    	; 0xd64 <__vector_39+0xe8>
     cf0:	e0 91 8e 02 	lds	r30, 0x028E
     cf4:	81 e0       	ldi	r24, 0x01	; 1
     cf6:	8e 0f       	add	r24, r30
     cf8:	80 93 8e 02 	sts	0x028E, r24
     cfc:	80 91 bb 00 	lds	r24, 0x00BB
     d00:	f0 e0       	ldi	r31, 0x00	; 0
     d02:	ef 56       	subi	r30, 0x6F	; 111
     d04:	fd 4f       	sbci	r31, 0xFD	; 253
     d06:	80 83       	st	Z, r24
     d08:	20 91 8e 02 	lds	r18, 0x028E
     d0c:	30 e0       	ldi	r19, 0x00	; 0
     d0e:	80 91 90 02 	lds	r24, 0x0290
     d12:	90 e0       	ldi	r25, 0x00	; 0
     d14:	01 97       	sbiw	r24, 0x01	; 1
     d16:	28 17       	cp	r18, r24
     d18:	39 07       	cpc	r19, r25
     d1a:	24 f4       	brge	.+8      	; 0xd24 <__vector_39+0xa8>
     d1c:	85 ec       	ldi	r24, 0xC5	; 197
     d1e:	80 93 bc 00 	sts	0x00BC, r24
     d22:	20 c0       	rjmp	.+64     	; 0xd64 <__vector_39+0xe8>
     d24:	85 e8       	ldi	r24, 0x85	; 133
     d26:	80 93 bc 00 	sts	0x00BC, r24
     d2a:	1c c0       	rjmp	.+56     	; 0xd64 <__vector_39+0xe8>
     d2c:	80 91 bb 00 	lds	r24, 0x00BB
     d30:	e0 91 8e 02 	lds	r30, 0x028E
     d34:	f0 e0       	ldi	r31, 0x00	; 0
     d36:	ef 56       	subi	r30, 0x6F	; 111
     d38:	fd 4f       	sbci	r31, 0xFD	; 253
     d3a:	80 83       	st	Z, r24
     d3c:	80 91 8f 02 	lds	r24, 0x028F
     d40:	81 60       	ori	r24, 0x01	; 1
     d42:	80 93 8f 02 	sts	0x028F, r24
     d46:	84 e9       	ldi	r24, 0x94	; 148
     d48:	80 93 bc 00 	sts	0x00BC, r24
     d4c:	0b c0       	rjmp	.+22     	; 0xd64 <__vector_39+0xe8>
     d4e:	85 ea       	ldi	r24, 0xA5	; 165
     d50:	80 93 bc 00 	sts	0x00BC, r24
     d54:	07 c0       	rjmp	.+14     	; 0xd64 <__vector_39+0xe8>
     d56:	80 91 b9 00 	lds	r24, 0x00B9
     d5a:	80 93 06 02 	sts	0x0206, r24
     d5e:	84 e0       	ldi	r24, 0x04	; 4
     d60:	80 93 bc 00 	sts	0x00BC, r24
     d64:	ff 91       	pop	r31
     d66:	ef 91       	pop	r30
     d68:	bf 91       	pop	r27
     d6a:	af 91       	pop	r26
     d6c:	9f 91       	pop	r25
     d6e:	8f 91       	pop	r24
     d70:	3f 91       	pop	r19
     d72:	2f 91       	pop	r18
     d74:	0f 90       	pop	r0
     d76:	0b be       	out	0x3b, r0	; 59
     d78:	0f 90       	pop	r0
     d7a:	0f be       	out	0x3f, r0	; 63
     d7c:	0f 90       	pop	r0
     d7e:	1f 90       	pop	r1
     d80:	18 95       	reti

00000d82 <USART_Transmit>:
     d82:	e0 ec       	ldi	r30, 0xC0	; 192
     d84:	f0 e0       	ldi	r31, 0x00	; 0
     d86:	90 81       	ld	r25, Z
     d88:	95 ff       	sbrs	r25, 5
     d8a:	fd cf       	rjmp	.-6      	; 0xd86 <USART_Transmit+0x4>
     d8c:	80 93 c6 00 	sts	0x00C6, r24
     d90:	08 95       	ret

00000d92 <USART_Receive>:
     d92:	e0 ec       	ldi	r30, 0xC0	; 192
     d94:	f0 e0       	ldi	r31, 0x00	; 0
     d96:	80 81       	ld	r24, Z
     d98:	88 23       	and	r24, r24
     d9a:	ec f7       	brge	.-6      	; 0xd96 <USART_Receive+0x4>
     d9c:	80 91 c6 00 	lds	r24, 0x00C6
     da0:	08 95       	ret

00000da2 <USART_Init>:
     da2:	90 93 c5 00 	sts	0x00C5, r25
     da6:	80 93 c4 00 	sts	0x00C4, r24
     daa:	88 e1       	ldi	r24, 0x18	; 24
     dac:	80 93 c1 00 	sts	0x00C1, r24
     db0:	69 ec       	ldi	r22, 0xC9	; 201
     db2:	76 e0       	ldi	r23, 0x06	; 6
     db4:	81 ec       	ldi	r24, 0xC1	; 193
     db6:	96 e0       	ldi	r25, 0x06	; 6
     db8:	e1 c1       	rjmp	.+962    	; 0x117c <fdevopen>
     dba:	08 95       	ret

00000dbc <__subsf3>:
     dbc:	50 58       	subi	r21, 0x80	; 128

00000dbe <__addsf3>:
     dbe:	bb 27       	eor	r27, r27
     dc0:	aa 27       	eor	r26, r26
     dc2:	0e d0       	rcall	.+28     	; 0xde0 <__addsf3x>
     dc4:	0d c1       	rjmp	.+538    	; 0xfe0 <__fp_round>
     dc6:	fe d0       	rcall	.+508    	; 0xfc4 <__fp_pscA>
     dc8:	30 f0       	brcs	.+12     	; 0xdd6 <__addsf3+0x18>
     dca:	03 d1       	rcall	.+518    	; 0xfd2 <__fp_pscB>
     dcc:	20 f0       	brcs	.+8      	; 0xdd6 <__addsf3+0x18>
     dce:	31 f4       	brne	.+12     	; 0xddc <__addsf3+0x1e>
     dd0:	9f 3f       	cpi	r25, 0xFF	; 255
     dd2:	11 f4       	brne	.+4      	; 0xdd8 <__addsf3+0x1a>
     dd4:	1e f4       	brtc	.+6      	; 0xddc <__addsf3+0x1e>
     dd6:	f3 c0       	rjmp	.+486    	; 0xfbe <__fp_nan>
     dd8:	0e f4       	brtc	.+2      	; 0xddc <__addsf3+0x1e>
     dda:	e0 95       	com	r30
     ddc:	e7 fb       	bst	r30, 7
     dde:	e9 c0       	rjmp	.+466    	; 0xfb2 <__fp_inf>

00000de0 <__addsf3x>:
     de0:	e9 2f       	mov	r30, r25
     de2:	0f d1       	rcall	.+542    	; 0x1002 <__fp_split3>
     de4:	80 f3       	brcs	.-32     	; 0xdc6 <__addsf3+0x8>
     de6:	ba 17       	cp	r27, r26
     de8:	62 07       	cpc	r22, r18
     dea:	73 07       	cpc	r23, r19
     dec:	84 07       	cpc	r24, r20
     dee:	95 07       	cpc	r25, r21
     df0:	18 f0       	brcs	.+6      	; 0xdf8 <__addsf3x+0x18>
     df2:	71 f4       	brne	.+28     	; 0xe10 <__addsf3x+0x30>
     df4:	9e f5       	brtc	.+102    	; 0xe5c <__addsf3x+0x7c>
     df6:	27 c1       	rjmp	.+590    	; 0x1046 <__fp_zero>
     df8:	0e f4       	brtc	.+2      	; 0xdfc <__addsf3x+0x1c>
     dfa:	e0 95       	com	r30
     dfc:	0b 2e       	mov	r0, r27
     dfe:	ba 2f       	mov	r27, r26
     e00:	a0 2d       	mov	r26, r0
     e02:	0b 01       	movw	r0, r22
     e04:	b9 01       	movw	r22, r18
     e06:	90 01       	movw	r18, r0
     e08:	0c 01       	movw	r0, r24
     e0a:	ca 01       	movw	r24, r20
     e0c:	a0 01       	movw	r20, r0
     e0e:	11 24       	eor	r1, r1
     e10:	ff 27       	eor	r31, r31
     e12:	59 1b       	sub	r21, r25
     e14:	99 f0       	breq	.+38     	; 0xe3c <__addsf3x+0x5c>
     e16:	59 3f       	cpi	r21, 0xF9	; 249
     e18:	50 f4       	brcc	.+20     	; 0xe2e <__addsf3x+0x4e>
     e1a:	50 3e       	cpi	r21, 0xE0	; 224
     e1c:	68 f1       	brcs	.+90     	; 0xe78 <__addsf3x+0x98>
     e1e:	1a 16       	cp	r1, r26
     e20:	f0 40       	sbci	r31, 0x00	; 0
     e22:	a2 2f       	mov	r26, r18
     e24:	23 2f       	mov	r18, r19
     e26:	34 2f       	mov	r19, r20
     e28:	44 27       	eor	r20, r20
     e2a:	58 5f       	subi	r21, 0xF8	; 248
     e2c:	f3 cf       	rjmp	.-26     	; 0xe14 <__addsf3x+0x34>
     e2e:	46 95       	lsr	r20
     e30:	37 95       	ror	r19
     e32:	27 95       	ror	r18
     e34:	a7 95       	ror	r26
     e36:	f0 40       	sbci	r31, 0x00	; 0
     e38:	53 95       	inc	r21
     e3a:	c9 f7       	brne	.-14     	; 0xe2e <__addsf3x+0x4e>
     e3c:	7e f4       	brtc	.+30     	; 0xe5c <__addsf3x+0x7c>
     e3e:	1f 16       	cp	r1, r31
     e40:	ba 0b       	sbc	r27, r26
     e42:	62 0b       	sbc	r22, r18
     e44:	73 0b       	sbc	r23, r19
     e46:	84 0b       	sbc	r24, r20
     e48:	ba f0       	brmi	.+46     	; 0xe78 <__addsf3x+0x98>
     e4a:	91 50       	subi	r25, 0x01	; 1
     e4c:	a1 f0       	breq	.+40     	; 0xe76 <__addsf3x+0x96>
     e4e:	ff 0f       	add	r31, r31
     e50:	bb 1f       	adc	r27, r27
     e52:	66 1f       	adc	r22, r22
     e54:	77 1f       	adc	r23, r23
     e56:	88 1f       	adc	r24, r24
     e58:	c2 f7       	brpl	.-16     	; 0xe4a <__addsf3x+0x6a>
     e5a:	0e c0       	rjmp	.+28     	; 0xe78 <__addsf3x+0x98>
     e5c:	ba 0f       	add	r27, r26
     e5e:	62 1f       	adc	r22, r18
     e60:	73 1f       	adc	r23, r19
     e62:	84 1f       	adc	r24, r20
     e64:	48 f4       	brcc	.+18     	; 0xe78 <__addsf3x+0x98>
     e66:	87 95       	ror	r24
     e68:	77 95       	ror	r23
     e6a:	67 95       	ror	r22
     e6c:	b7 95       	ror	r27
     e6e:	f7 95       	ror	r31
     e70:	9e 3f       	cpi	r25, 0xFE	; 254
     e72:	08 f0       	brcs	.+2      	; 0xe76 <__addsf3x+0x96>
     e74:	b3 cf       	rjmp	.-154    	; 0xddc <__addsf3+0x1e>
     e76:	93 95       	inc	r25
     e78:	88 0f       	add	r24, r24
     e7a:	08 f0       	brcs	.+2      	; 0xe7e <__addsf3x+0x9e>
     e7c:	99 27       	eor	r25, r25
     e7e:	ee 0f       	add	r30, r30
     e80:	97 95       	ror	r25
     e82:	87 95       	ror	r24
     e84:	08 95       	ret

00000e86 <__cmpsf2>:
     e86:	71 d0       	rcall	.+226    	; 0xf6a <__fp_cmp>
     e88:	08 f4       	brcc	.+2      	; 0xe8c <__cmpsf2+0x6>
     e8a:	81 e0       	ldi	r24, 0x01	; 1
     e8c:	08 95       	ret

00000e8e <__fixsfsi>:
     e8e:	04 d0       	rcall	.+8      	; 0xe98 <__fixunssfsi>
     e90:	68 94       	set
     e92:	b1 11       	cpse	r27, r1
     e94:	d9 c0       	rjmp	.+434    	; 0x1048 <__fp_szero>
     e96:	08 95       	ret

00000e98 <__fixunssfsi>:
     e98:	bc d0       	rcall	.+376    	; 0x1012 <__fp_splitA>
     e9a:	88 f0       	brcs	.+34     	; 0xebe <__fixunssfsi+0x26>
     e9c:	9f 57       	subi	r25, 0x7F	; 127
     e9e:	90 f0       	brcs	.+36     	; 0xec4 <__fixunssfsi+0x2c>
     ea0:	b9 2f       	mov	r27, r25
     ea2:	99 27       	eor	r25, r25
     ea4:	b7 51       	subi	r27, 0x17	; 23
     ea6:	a0 f0       	brcs	.+40     	; 0xed0 <__fixunssfsi+0x38>
     ea8:	d1 f0       	breq	.+52     	; 0xede <__fixunssfsi+0x46>
     eaa:	66 0f       	add	r22, r22
     eac:	77 1f       	adc	r23, r23
     eae:	88 1f       	adc	r24, r24
     eb0:	99 1f       	adc	r25, r25
     eb2:	1a f0       	brmi	.+6      	; 0xeba <__fixunssfsi+0x22>
     eb4:	ba 95       	dec	r27
     eb6:	c9 f7       	brne	.-14     	; 0xeaa <__fixunssfsi+0x12>
     eb8:	12 c0       	rjmp	.+36     	; 0xede <__fixunssfsi+0x46>
     eba:	b1 30       	cpi	r27, 0x01	; 1
     ebc:	81 f0       	breq	.+32     	; 0xede <__fixunssfsi+0x46>
     ebe:	c3 d0       	rcall	.+390    	; 0x1046 <__fp_zero>
     ec0:	b1 e0       	ldi	r27, 0x01	; 1
     ec2:	08 95       	ret
     ec4:	c0 c0       	rjmp	.+384    	; 0x1046 <__fp_zero>
     ec6:	67 2f       	mov	r22, r23
     ec8:	78 2f       	mov	r23, r24
     eca:	88 27       	eor	r24, r24
     ecc:	b8 5f       	subi	r27, 0xF8	; 248
     ece:	39 f0       	breq	.+14     	; 0xede <__fixunssfsi+0x46>
     ed0:	b9 3f       	cpi	r27, 0xF9	; 249
     ed2:	cc f3       	brlt	.-14     	; 0xec6 <__fixunssfsi+0x2e>
     ed4:	86 95       	lsr	r24
     ed6:	77 95       	ror	r23
     ed8:	67 95       	ror	r22
     eda:	b3 95       	inc	r27
     edc:	d9 f7       	brne	.-10     	; 0xed4 <__fixunssfsi+0x3c>
     ede:	3e f4       	brtc	.+14     	; 0xeee <__fixunssfsi+0x56>
     ee0:	90 95       	com	r25
     ee2:	80 95       	com	r24
     ee4:	70 95       	com	r23
     ee6:	61 95       	neg	r22
     ee8:	7f 4f       	sbci	r23, 0xFF	; 255
     eea:	8f 4f       	sbci	r24, 0xFF	; 255
     eec:	9f 4f       	sbci	r25, 0xFF	; 255
     eee:	08 95       	ret

00000ef0 <__floatunsisf>:
     ef0:	e8 94       	clt
     ef2:	09 c0       	rjmp	.+18     	; 0xf06 <__floatsisf+0x12>

00000ef4 <__floatsisf>:
     ef4:	97 fb       	bst	r25, 7
     ef6:	3e f4       	brtc	.+14     	; 0xf06 <__floatsisf+0x12>
     ef8:	90 95       	com	r25
     efa:	80 95       	com	r24
     efc:	70 95       	com	r23
     efe:	61 95       	neg	r22
     f00:	7f 4f       	sbci	r23, 0xFF	; 255
     f02:	8f 4f       	sbci	r24, 0xFF	; 255
     f04:	9f 4f       	sbci	r25, 0xFF	; 255
     f06:	99 23       	and	r25, r25
     f08:	a9 f0       	breq	.+42     	; 0xf34 <__floatsisf+0x40>
     f0a:	f9 2f       	mov	r31, r25
     f0c:	96 e9       	ldi	r25, 0x96	; 150
     f0e:	bb 27       	eor	r27, r27
     f10:	93 95       	inc	r25
     f12:	f6 95       	lsr	r31
     f14:	87 95       	ror	r24
     f16:	77 95       	ror	r23
     f18:	67 95       	ror	r22
     f1a:	b7 95       	ror	r27
     f1c:	f1 11       	cpse	r31, r1
     f1e:	f8 cf       	rjmp	.-16     	; 0xf10 <__floatsisf+0x1c>
     f20:	fa f4       	brpl	.+62     	; 0xf60 <__floatsisf+0x6c>
     f22:	bb 0f       	add	r27, r27
     f24:	11 f4       	brne	.+4      	; 0xf2a <__floatsisf+0x36>
     f26:	60 ff       	sbrs	r22, 0
     f28:	1b c0       	rjmp	.+54     	; 0xf60 <__floatsisf+0x6c>
     f2a:	6f 5f       	subi	r22, 0xFF	; 255
     f2c:	7f 4f       	sbci	r23, 0xFF	; 255
     f2e:	8f 4f       	sbci	r24, 0xFF	; 255
     f30:	9f 4f       	sbci	r25, 0xFF	; 255
     f32:	16 c0       	rjmp	.+44     	; 0xf60 <__floatsisf+0x6c>
     f34:	88 23       	and	r24, r24
     f36:	11 f0       	breq	.+4      	; 0xf3c <__floatsisf+0x48>
     f38:	96 e9       	ldi	r25, 0x96	; 150
     f3a:	11 c0       	rjmp	.+34     	; 0xf5e <__floatsisf+0x6a>
     f3c:	77 23       	and	r23, r23
     f3e:	21 f0       	breq	.+8      	; 0xf48 <__floatsisf+0x54>
     f40:	9e e8       	ldi	r25, 0x8E	; 142
     f42:	87 2f       	mov	r24, r23
     f44:	76 2f       	mov	r23, r22
     f46:	05 c0       	rjmp	.+10     	; 0xf52 <__floatsisf+0x5e>
     f48:	66 23       	and	r22, r22
     f4a:	71 f0       	breq	.+28     	; 0xf68 <__floatsisf+0x74>
     f4c:	96 e8       	ldi	r25, 0x86	; 134
     f4e:	86 2f       	mov	r24, r22
     f50:	70 e0       	ldi	r23, 0x00	; 0
     f52:	60 e0       	ldi	r22, 0x00	; 0
     f54:	2a f0       	brmi	.+10     	; 0xf60 <__floatsisf+0x6c>
     f56:	9a 95       	dec	r25
     f58:	66 0f       	add	r22, r22
     f5a:	77 1f       	adc	r23, r23
     f5c:	88 1f       	adc	r24, r24
     f5e:	da f7       	brpl	.-10     	; 0xf56 <__floatsisf+0x62>
     f60:	88 0f       	add	r24, r24
     f62:	96 95       	lsr	r25
     f64:	87 95       	ror	r24
     f66:	97 f9       	bld	r25, 7
     f68:	08 95       	ret

00000f6a <__fp_cmp>:
     f6a:	99 0f       	add	r25, r25
     f6c:	00 08       	sbc	r0, r0
     f6e:	55 0f       	add	r21, r21
     f70:	aa 0b       	sbc	r26, r26
     f72:	e0 e8       	ldi	r30, 0x80	; 128
     f74:	fe ef       	ldi	r31, 0xFE	; 254
     f76:	16 16       	cp	r1, r22
     f78:	17 06       	cpc	r1, r23
     f7a:	e8 07       	cpc	r30, r24
     f7c:	f9 07       	cpc	r31, r25
     f7e:	c0 f0       	brcs	.+48     	; 0xfb0 <__fp_cmp+0x46>
     f80:	12 16       	cp	r1, r18
     f82:	13 06       	cpc	r1, r19
     f84:	e4 07       	cpc	r30, r20
     f86:	f5 07       	cpc	r31, r21
     f88:	98 f0       	brcs	.+38     	; 0xfb0 <__fp_cmp+0x46>
     f8a:	62 1b       	sub	r22, r18
     f8c:	73 0b       	sbc	r23, r19
     f8e:	84 0b       	sbc	r24, r20
     f90:	95 0b       	sbc	r25, r21
     f92:	39 f4       	brne	.+14     	; 0xfa2 <__fp_cmp+0x38>
     f94:	0a 26       	eor	r0, r26
     f96:	61 f0       	breq	.+24     	; 0xfb0 <__fp_cmp+0x46>
     f98:	23 2b       	or	r18, r19
     f9a:	24 2b       	or	r18, r20
     f9c:	25 2b       	or	r18, r21
     f9e:	21 f4       	brne	.+8      	; 0xfa8 <__fp_cmp+0x3e>
     fa0:	08 95       	ret
     fa2:	0a 26       	eor	r0, r26
     fa4:	09 f4       	brne	.+2      	; 0xfa8 <__fp_cmp+0x3e>
     fa6:	a1 40       	sbci	r26, 0x01	; 1
     fa8:	a6 95       	lsr	r26
     faa:	8f ef       	ldi	r24, 0xFF	; 255
     fac:	81 1d       	adc	r24, r1
     fae:	81 1d       	adc	r24, r1
     fb0:	08 95       	ret

00000fb2 <__fp_inf>:
     fb2:	97 f9       	bld	r25, 7
     fb4:	9f 67       	ori	r25, 0x7F	; 127
     fb6:	80 e8       	ldi	r24, 0x80	; 128
     fb8:	70 e0       	ldi	r23, 0x00	; 0
     fba:	60 e0       	ldi	r22, 0x00	; 0
     fbc:	08 95       	ret

00000fbe <__fp_nan>:
     fbe:	9f ef       	ldi	r25, 0xFF	; 255
     fc0:	80 ec       	ldi	r24, 0xC0	; 192
     fc2:	08 95       	ret

00000fc4 <__fp_pscA>:
     fc4:	00 24       	eor	r0, r0
     fc6:	0a 94       	dec	r0
     fc8:	16 16       	cp	r1, r22
     fca:	17 06       	cpc	r1, r23
     fcc:	18 06       	cpc	r1, r24
     fce:	09 06       	cpc	r0, r25
     fd0:	08 95       	ret

00000fd2 <__fp_pscB>:
     fd2:	00 24       	eor	r0, r0
     fd4:	0a 94       	dec	r0
     fd6:	12 16       	cp	r1, r18
     fd8:	13 06       	cpc	r1, r19
     fda:	14 06       	cpc	r1, r20
     fdc:	05 06       	cpc	r0, r21
     fde:	08 95       	ret

00000fe0 <__fp_round>:
     fe0:	09 2e       	mov	r0, r25
     fe2:	03 94       	inc	r0
     fe4:	00 0c       	add	r0, r0
     fe6:	11 f4       	brne	.+4      	; 0xfec <__fp_round+0xc>
     fe8:	88 23       	and	r24, r24
     fea:	52 f0       	brmi	.+20     	; 0x1000 <__fp_round+0x20>
     fec:	bb 0f       	add	r27, r27
     fee:	40 f4       	brcc	.+16     	; 0x1000 <__fp_round+0x20>
     ff0:	bf 2b       	or	r27, r31
     ff2:	11 f4       	brne	.+4      	; 0xff8 <__fp_round+0x18>
     ff4:	60 ff       	sbrs	r22, 0
     ff6:	04 c0       	rjmp	.+8      	; 0x1000 <__fp_round+0x20>
     ff8:	6f 5f       	subi	r22, 0xFF	; 255
     ffa:	7f 4f       	sbci	r23, 0xFF	; 255
     ffc:	8f 4f       	sbci	r24, 0xFF	; 255
     ffe:	9f 4f       	sbci	r25, 0xFF	; 255
    1000:	08 95       	ret

00001002 <__fp_split3>:
    1002:	57 fd       	sbrc	r21, 7
    1004:	90 58       	subi	r25, 0x80	; 128
    1006:	44 0f       	add	r20, r20
    1008:	55 1f       	adc	r21, r21
    100a:	59 f0       	breq	.+22     	; 0x1022 <__fp_splitA+0x10>
    100c:	5f 3f       	cpi	r21, 0xFF	; 255
    100e:	71 f0       	breq	.+28     	; 0x102c <__fp_splitA+0x1a>
    1010:	47 95       	ror	r20

00001012 <__fp_splitA>:
    1012:	88 0f       	add	r24, r24
    1014:	97 fb       	bst	r25, 7
    1016:	99 1f       	adc	r25, r25
    1018:	61 f0       	breq	.+24     	; 0x1032 <__fp_splitA+0x20>
    101a:	9f 3f       	cpi	r25, 0xFF	; 255
    101c:	79 f0       	breq	.+30     	; 0x103c <__fp_splitA+0x2a>
    101e:	87 95       	ror	r24
    1020:	08 95       	ret
    1022:	12 16       	cp	r1, r18
    1024:	13 06       	cpc	r1, r19
    1026:	14 06       	cpc	r1, r20
    1028:	55 1f       	adc	r21, r21
    102a:	f2 cf       	rjmp	.-28     	; 0x1010 <__fp_split3+0xe>
    102c:	46 95       	lsr	r20
    102e:	f1 df       	rcall	.-30     	; 0x1012 <__fp_splitA>
    1030:	08 c0       	rjmp	.+16     	; 0x1042 <__fp_splitA+0x30>
    1032:	16 16       	cp	r1, r22
    1034:	17 06       	cpc	r1, r23
    1036:	18 06       	cpc	r1, r24
    1038:	99 1f       	adc	r25, r25
    103a:	f1 cf       	rjmp	.-30     	; 0x101e <__fp_splitA+0xc>
    103c:	86 95       	lsr	r24
    103e:	71 05       	cpc	r23, r1
    1040:	61 05       	cpc	r22, r1
    1042:	08 94       	sec
    1044:	08 95       	ret

00001046 <__fp_zero>:
    1046:	e8 94       	clt

00001048 <__fp_szero>:
    1048:	bb 27       	eor	r27, r27
    104a:	66 27       	eor	r22, r22
    104c:	77 27       	eor	r23, r23
    104e:	cb 01       	movw	r24, r22
    1050:	97 f9       	bld	r25, 7
    1052:	08 95       	ret

00001054 <__gesf2>:
    1054:	8a df       	rcall	.-236    	; 0xf6a <__fp_cmp>
    1056:	08 f4       	brcc	.+2      	; 0x105a <__gesf2+0x6>
    1058:	8f ef       	ldi	r24, 0xFF	; 255
    105a:	08 95       	ret

0000105c <__mulsf3>:
    105c:	0b d0       	rcall	.+22     	; 0x1074 <__mulsf3x>
    105e:	c0 cf       	rjmp	.-128    	; 0xfe0 <__fp_round>
    1060:	b1 df       	rcall	.-158    	; 0xfc4 <__fp_pscA>
    1062:	28 f0       	brcs	.+10     	; 0x106e <__mulsf3+0x12>
    1064:	b6 df       	rcall	.-148    	; 0xfd2 <__fp_pscB>
    1066:	18 f0       	brcs	.+6      	; 0x106e <__mulsf3+0x12>
    1068:	95 23       	and	r25, r21
    106a:	09 f0       	breq	.+2      	; 0x106e <__mulsf3+0x12>
    106c:	a2 cf       	rjmp	.-188    	; 0xfb2 <__fp_inf>
    106e:	a7 cf       	rjmp	.-178    	; 0xfbe <__fp_nan>
    1070:	11 24       	eor	r1, r1
    1072:	ea cf       	rjmp	.-44     	; 0x1048 <__fp_szero>

00001074 <__mulsf3x>:
    1074:	c6 df       	rcall	.-116    	; 0x1002 <__fp_split3>
    1076:	a0 f3       	brcs	.-24     	; 0x1060 <__mulsf3+0x4>

00001078 <__mulsf3_pse>:
    1078:	95 9f       	mul	r25, r21
    107a:	d1 f3       	breq	.-12     	; 0x1070 <__mulsf3+0x14>
    107c:	95 0f       	add	r25, r21
    107e:	50 e0       	ldi	r21, 0x00	; 0
    1080:	55 1f       	adc	r21, r21
    1082:	62 9f       	mul	r22, r18
    1084:	f0 01       	movw	r30, r0
    1086:	72 9f       	mul	r23, r18
    1088:	bb 27       	eor	r27, r27
    108a:	f0 0d       	add	r31, r0
    108c:	b1 1d       	adc	r27, r1
    108e:	63 9f       	mul	r22, r19
    1090:	aa 27       	eor	r26, r26
    1092:	f0 0d       	add	r31, r0
    1094:	b1 1d       	adc	r27, r1
    1096:	aa 1f       	adc	r26, r26
    1098:	64 9f       	mul	r22, r20
    109a:	66 27       	eor	r22, r22
    109c:	b0 0d       	add	r27, r0
    109e:	a1 1d       	adc	r26, r1
    10a0:	66 1f       	adc	r22, r22
    10a2:	82 9f       	mul	r24, r18
    10a4:	22 27       	eor	r18, r18
    10a6:	b0 0d       	add	r27, r0
    10a8:	a1 1d       	adc	r26, r1
    10aa:	62 1f       	adc	r22, r18
    10ac:	73 9f       	mul	r23, r19
    10ae:	b0 0d       	add	r27, r0
    10b0:	a1 1d       	adc	r26, r1
    10b2:	62 1f       	adc	r22, r18
    10b4:	83 9f       	mul	r24, r19
    10b6:	a0 0d       	add	r26, r0
    10b8:	61 1d       	adc	r22, r1
    10ba:	22 1f       	adc	r18, r18
    10bc:	74 9f       	mul	r23, r20
    10be:	33 27       	eor	r19, r19
    10c0:	a0 0d       	add	r26, r0
    10c2:	61 1d       	adc	r22, r1
    10c4:	23 1f       	adc	r18, r19
    10c6:	84 9f       	mul	r24, r20
    10c8:	60 0d       	add	r22, r0
    10ca:	21 1d       	adc	r18, r1
    10cc:	82 2f       	mov	r24, r18
    10ce:	76 2f       	mov	r23, r22
    10d0:	6a 2f       	mov	r22, r26
    10d2:	11 24       	eor	r1, r1
    10d4:	9f 57       	subi	r25, 0x7F	; 127
    10d6:	50 40       	sbci	r21, 0x00	; 0
    10d8:	8a f0       	brmi	.+34     	; 0x10fc <__mulsf3_pse+0x84>
    10da:	e1 f0       	breq	.+56     	; 0x1114 <__mulsf3_pse+0x9c>
    10dc:	88 23       	and	r24, r24
    10de:	4a f0       	brmi	.+18     	; 0x10f2 <__mulsf3_pse+0x7a>
    10e0:	ee 0f       	add	r30, r30
    10e2:	ff 1f       	adc	r31, r31
    10e4:	bb 1f       	adc	r27, r27
    10e6:	66 1f       	adc	r22, r22
    10e8:	77 1f       	adc	r23, r23
    10ea:	88 1f       	adc	r24, r24
    10ec:	91 50       	subi	r25, 0x01	; 1
    10ee:	50 40       	sbci	r21, 0x00	; 0
    10f0:	a9 f7       	brne	.-22     	; 0x10dc <__mulsf3_pse+0x64>
    10f2:	9e 3f       	cpi	r25, 0xFE	; 254
    10f4:	51 05       	cpc	r21, r1
    10f6:	70 f0       	brcs	.+28     	; 0x1114 <__mulsf3_pse+0x9c>
    10f8:	5c cf       	rjmp	.-328    	; 0xfb2 <__fp_inf>
    10fa:	a6 cf       	rjmp	.-180    	; 0x1048 <__fp_szero>
    10fc:	5f 3f       	cpi	r21, 0xFF	; 255
    10fe:	ec f3       	brlt	.-6      	; 0x10fa <__mulsf3_pse+0x82>
    1100:	98 3e       	cpi	r25, 0xE8	; 232
    1102:	dc f3       	brlt	.-10     	; 0x10fa <__mulsf3_pse+0x82>
    1104:	86 95       	lsr	r24
    1106:	77 95       	ror	r23
    1108:	67 95       	ror	r22
    110a:	b7 95       	ror	r27
    110c:	f7 95       	ror	r31
    110e:	e7 95       	ror	r30
    1110:	9f 5f       	subi	r25, 0xFF	; 255
    1112:	c1 f7       	brne	.-16     	; 0x1104 <__mulsf3_pse+0x8c>
    1114:	fe 2b       	or	r31, r30
    1116:	88 0f       	add	r24, r24
    1118:	91 1d       	adc	r25, r1
    111a:	96 95       	lsr	r25
    111c:	87 95       	ror	r24
    111e:	97 f9       	bld	r25, 7
    1120:	08 95       	ret

00001122 <__udivmodhi4>:
    1122:	aa 1b       	sub	r26, r26
    1124:	bb 1b       	sub	r27, r27
    1126:	51 e1       	ldi	r21, 0x11	; 17
    1128:	07 c0       	rjmp	.+14     	; 0x1138 <__udivmodhi4_ep>

0000112a <__udivmodhi4_loop>:
    112a:	aa 1f       	adc	r26, r26
    112c:	bb 1f       	adc	r27, r27
    112e:	a6 17       	cp	r26, r22
    1130:	b7 07       	cpc	r27, r23
    1132:	10 f0       	brcs	.+4      	; 0x1138 <__udivmodhi4_ep>
    1134:	a6 1b       	sub	r26, r22
    1136:	b7 0b       	sbc	r27, r23

00001138 <__udivmodhi4_ep>:
    1138:	88 1f       	adc	r24, r24
    113a:	99 1f       	adc	r25, r25
    113c:	5a 95       	dec	r21
    113e:	a9 f7       	brne	.-22     	; 0x112a <__udivmodhi4_loop>
    1140:	80 95       	com	r24
    1142:	90 95       	com	r25
    1144:	bc 01       	movw	r22, r24
    1146:	cd 01       	movw	r24, r26
    1148:	08 95       	ret

0000114a <__divmodhi4>:
    114a:	97 fb       	bst	r25, 7
    114c:	07 2e       	mov	r0, r23
    114e:	16 f4       	brtc	.+4      	; 0x1154 <__divmodhi4+0xa>
    1150:	00 94       	com	r0
    1152:	06 d0       	rcall	.+12     	; 0x1160 <__divmodhi4_neg1>
    1154:	77 fd       	sbrc	r23, 7
    1156:	08 d0       	rcall	.+16     	; 0x1168 <__divmodhi4_neg2>
    1158:	e4 df       	rcall	.-56     	; 0x1122 <__udivmodhi4>
    115a:	07 fc       	sbrc	r0, 7
    115c:	05 d0       	rcall	.+10     	; 0x1168 <__divmodhi4_neg2>
    115e:	3e f4       	brtc	.+14     	; 0x116e <__divmodhi4_exit>

00001160 <__divmodhi4_neg1>:
    1160:	90 95       	com	r25
    1162:	81 95       	neg	r24
    1164:	9f 4f       	sbci	r25, 0xFF	; 255
    1166:	08 95       	ret

00001168 <__divmodhi4_neg2>:
    1168:	70 95       	com	r23
    116a:	61 95       	neg	r22
    116c:	7f 4f       	sbci	r23, 0xFF	; 255

0000116e <__divmodhi4_exit>:
    116e:	08 95       	ret

00001170 <__tablejump2__>:
    1170:	ee 0f       	add	r30, r30
    1172:	ff 1f       	adc	r31, r31

00001174 <__tablejump__>:
    1174:	05 90       	lpm	r0, Z+
    1176:	f4 91       	lpm	r31, Z
    1178:	e0 2d       	mov	r30, r0
    117a:	19 94       	eijmp

0000117c <fdevopen>:
    117c:	0f 93       	push	r16
    117e:	1f 93       	push	r17
    1180:	cf 93       	push	r28
    1182:	df 93       	push	r29
    1184:	ec 01       	movw	r28, r24
    1186:	8b 01       	movw	r16, r22
    1188:	00 97       	sbiw	r24, 0x00	; 0
    118a:	31 f4       	brne	.+12     	; 0x1198 <fdevopen+0x1c>
    118c:	61 15       	cp	r22, r1
    118e:	71 05       	cpc	r23, r1
    1190:	19 f4       	brne	.+6      	; 0x1198 <fdevopen+0x1c>
    1192:	80 e0       	ldi	r24, 0x00	; 0
    1194:	90 e0       	ldi	r25, 0x00	; 0
    1196:	37 c0       	rjmp	.+110    	; 0x1206 <fdevopen+0x8a>
    1198:	6e e0       	ldi	r22, 0x0E	; 14
    119a:	70 e0       	ldi	r23, 0x00	; 0
    119c:	81 e0       	ldi	r24, 0x01	; 1
    119e:	90 e0       	ldi	r25, 0x00	; 0
    11a0:	63 d2       	rcall	.+1222   	; 0x1668 <calloc>
    11a2:	fc 01       	movw	r30, r24
    11a4:	00 97       	sbiw	r24, 0x00	; 0
    11a6:	a9 f3       	breq	.-22     	; 0x1192 <fdevopen+0x16>
    11a8:	80 e8       	ldi	r24, 0x80	; 128
    11aa:	83 83       	std	Z+3, r24	; 0x03
    11ac:	01 15       	cp	r16, r1
    11ae:	11 05       	cpc	r17, r1
    11b0:	71 f0       	breq	.+28     	; 0x11ce <fdevopen+0x52>
    11b2:	13 87       	std	Z+11, r17	; 0x0b
    11b4:	02 87       	std	Z+10, r16	; 0x0a
    11b6:	81 e8       	ldi	r24, 0x81	; 129
    11b8:	83 83       	std	Z+3, r24	; 0x03
    11ba:	80 91 9e 02 	lds	r24, 0x029E
    11be:	90 91 9f 02 	lds	r25, 0x029F
    11c2:	89 2b       	or	r24, r25
    11c4:	21 f4       	brne	.+8      	; 0x11ce <fdevopen+0x52>
    11c6:	f0 93 9f 02 	sts	0x029F, r31
    11ca:	e0 93 9e 02 	sts	0x029E, r30
    11ce:	20 97       	sbiw	r28, 0x00	; 0
    11d0:	c9 f0       	breq	.+50     	; 0x1204 <fdevopen+0x88>
    11d2:	d1 87       	std	Z+9, r29	; 0x09
    11d4:	c0 87       	std	Z+8, r28	; 0x08
    11d6:	83 81       	ldd	r24, Z+3	; 0x03
    11d8:	82 60       	ori	r24, 0x02	; 2
    11da:	83 83       	std	Z+3, r24	; 0x03
    11dc:	80 91 a0 02 	lds	r24, 0x02A0
    11e0:	90 91 a1 02 	lds	r25, 0x02A1
    11e4:	89 2b       	or	r24, r25
    11e6:	71 f4       	brne	.+28     	; 0x1204 <fdevopen+0x88>
    11e8:	f0 93 a1 02 	sts	0x02A1, r31
    11ec:	e0 93 a0 02 	sts	0x02A0, r30
    11f0:	80 91 a2 02 	lds	r24, 0x02A2
    11f4:	90 91 a3 02 	lds	r25, 0x02A3
    11f8:	89 2b       	or	r24, r25
    11fa:	21 f4       	brne	.+8      	; 0x1204 <fdevopen+0x88>
    11fc:	f0 93 a3 02 	sts	0x02A3, r31
    1200:	e0 93 a2 02 	sts	0x02A2, r30
    1204:	cf 01       	movw	r24, r30
    1206:	df 91       	pop	r29
    1208:	cf 91       	pop	r28
    120a:	1f 91       	pop	r17
    120c:	0f 91       	pop	r16
    120e:	08 95       	ret

00001210 <printf>:
    1210:	cf 93       	push	r28
    1212:	df 93       	push	r29
    1214:	cd b7       	in	r28, 0x3d	; 61
    1216:	de b7       	in	r29, 0x3e	; 62
    1218:	fe 01       	movw	r30, r28
    121a:	36 96       	adiw	r30, 0x06	; 6
    121c:	61 91       	ld	r22, Z+
    121e:	71 91       	ld	r23, Z+
    1220:	af 01       	movw	r20, r30
    1222:	80 91 a0 02 	lds	r24, 0x02A0
    1226:	90 91 a1 02 	lds	r25, 0x02A1
    122a:	30 d0       	rcall	.+96     	; 0x128c <vfprintf>
    122c:	df 91       	pop	r29
    122e:	cf 91       	pop	r28
    1230:	08 95       	ret

00001232 <puts>:
    1232:	0f 93       	push	r16
    1234:	1f 93       	push	r17
    1236:	cf 93       	push	r28
    1238:	df 93       	push	r29
    123a:	e0 91 a0 02 	lds	r30, 0x02A0
    123e:	f0 91 a1 02 	lds	r31, 0x02A1
    1242:	23 81       	ldd	r18, Z+3	; 0x03
    1244:	21 ff       	sbrs	r18, 1
    1246:	1b c0       	rjmp	.+54     	; 0x127e <puts+0x4c>
    1248:	ec 01       	movw	r28, r24
    124a:	00 e0       	ldi	r16, 0x00	; 0
    124c:	10 e0       	ldi	r17, 0x00	; 0
    124e:	89 91       	ld	r24, Y+
    1250:	60 91 a0 02 	lds	r22, 0x02A0
    1254:	70 91 a1 02 	lds	r23, 0x02A1
    1258:	db 01       	movw	r26, r22
    125a:	18 96       	adiw	r26, 0x08	; 8
    125c:	ed 91       	ld	r30, X+
    125e:	fc 91       	ld	r31, X
    1260:	19 97       	sbiw	r26, 0x09	; 9
    1262:	88 23       	and	r24, r24
    1264:	31 f0       	breq	.+12     	; 0x1272 <puts+0x40>
    1266:	19 95       	eicall
    1268:	89 2b       	or	r24, r25
    126a:	89 f3       	breq	.-30     	; 0x124e <puts+0x1c>
    126c:	0f ef       	ldi	r16, 0xFF	; 255
    126e:	1f ef       	ldi	r17, 0xFF	; 255
    1270:	ee cf       	rjmp	.-36     	; 0x124e <puts+0x1c>
    1272:	8a e0       	ldi	r24, 0x0A	; 10
    1274:	19 95       	eicall
    1276:	89 2b       	or	r24, r25
    1278:	11 f4       	brne	.+4      	; 0x127e <puts+0x4c>
    127a:	c8 01       	movw	r24, r16
    127c:	02 c0       	rjmp	.+4      	; 0x1282 <puts+0x50>
    127e:	8f ef       	ldi	r24, 0xFF	; 255
    1280:	9f ef       	ldi	r25, 0xFF	; 255
    1282:	df 91       	pop	r29
    1284:	cf 91       	pop	r28
    1286:	1f 91       	pop	r17
    1288:	0f 91       	pop	r16
    128a:	08 95       	ret

0000128c <vfprintf>:
    128c:	2f 92       	push	r2
    128e:	3f 92       	push	r3
    1290:	4f 92       	push	r4
    1292:	5f 92       	push	r5
    1294:	6f 92       	push	r6
    1296:	7f 92       	push	r7
    1298:	8f 92       	push	r8
    129a:	9f 92       	push	r9
    129c:	af 92       	push	r10
    129e:	bf 92       	push	r11
    12a0:	cf 92       	push	r12
    12a2:	df 92       	push	r13
    12a4:	ef 92       	push	r14
    12a6:	ff 92       	push	r15
    12a8:	0f 93       	push	r16
    12aa:	1f 93       	push	r17
    12ac:	cf 93       	push	r28
    12ae:	df 93       	push	r29
    12b0:	cd b7       	in	r28, 0x3d	; 61
    12b2:	de b7       	in	r29, 0x3e	; 62
    12b4:	2c 97       	sbiw	r28, 0x0c	; 12
    12b6:	0f b6       	in	r0, 0x3f	; 63
    12b8:	f8 94       	cli
    12ba:	de bf       	out	0x3e, r29	; 62
    12bc:	0f be       	out	0x3f, r0	; 63
    12be:	cd bf       	out	0x3d, r28	; 61
    12c0:	7c 01       	movw	r14, r24
    12c2:	6b 01       	movw	r12, r22
    12c4:	8a 01       	movw	r16, r20
    12c6:	fc 01       	movw	r30, r24
    12c8:	17 82       	std	Z+7, r1	; 0x07
    12ca:	16 82       	std	Z+6, r1	; 0x06
    12cc:	83 81       	ldd	r24, Z+3	; 0x03
    12ce:	81 ff       	sbrs	r24, 1
    12d0:	b0 c1       	rjmp	.+864    	; 0x1632 <vfprintf+0x3a6>
    12d2:	ce 01       	movw	r24, r28
    12d4:	01 96       	adiw	r24, 0x01	; 1
    12d6:	4c 01       	movw	r8, r24
    12d8:	f7 01       	movw	r30, r14
    12da:	93 81       	ldd	r25, Z+3	; 0x03
    12dc:	f6 01       	movw	r30, r12
    12de:	93 fd       	sbrc	r25, 3
    12e0:	85 91       	lpm	r24, Z+
    12e2:	93 ff       	sbrs	r25, 3
    12e4:	81 91       	ld	r24, Z+
    12e6:	6f 01       	movw	r12, r30
    12e8:	88 23       	and	r24, r24
    12ea:	09 f4       	brne	.+2      	; 0x12ee <vfprintf+0x62>
    12ec:	9e c1       	rjmp	.+828    	; 0x162a <vfprintf+0x39e>
    12ee:	85 32       	cpi	r24, 0x25	; 37
    12f0:	39 f4       	brne	.+14     	; 0x1300 <vfprintf+0x74>
    12f2:	93 fd       	sbrc	r25, 3
    12f4:	85 91       	lpm	r24, Z+
    12f6:	93 ff       	sbrs	r25, 3
    12f8:	81 91       	ld	r24, Z+
    12fa:	6f 01       	movw	r12, r30
    12fc:	85 32       	cpi	r24, 0x25	; 37
    12fe:	21 f4       	brne	.+8      	; 0x1308 <vfprintf+0x7c>
    1300:	b7 01       	movw	r22, r14
    1302:	90 e0       	ldi	r25, 0x00	; 0
    1304:	0f d3       	rcall	.+1566   	; 0x1924 <fputc>
    1306:	e8 cf       	rjmp	.-48     	; 0x12d8 <vfprintf+0x4c>
    1308:	51 2c       	mov	r5, r1
    130a:	31 2c       	mov	r3, r1
    130c:	20 e0       	ldi	r18, 0x00	; 0
    130e:	20 32       	cpi	r18, 0x20	; 32
    1310:	a0 f4       	brcc	.+40     	; 0x133a <vfprintf+0xae>
    1312:	8b 32       	cpi	r24, 0x2B	; 43
    1314:	69 f0       	breq	.+26     	; 0x1330 <vfprintf+0xa4>
    1316:	30 f4       	brcc	.+12     	; 0x1324 <vfprintf+0x98>
    1318:	80 32       	cpi	r24, 0x20	; 32
    131a:	59 f0       	breq	.+22     	; 0x1332 <vfprintf+0xa6>
    131c:	83 32       	cpi	r24, 0x23	; 35
    131e:	69 f4       	brne	.+26     	; 0x133a <vfprintf+0xae>
    1320:	20 61       	ori	r18, 0x10	; 16
    1322:	2c c0       	rjmp	.+88     	; 0x137c <vfprintf+0xf0>
    1324:	8d 32       	cpi	r24, 0x2D	; 45
    1326:	39 f0       	breq	.+14     	; 0x1336 <vfprintf+0xaa>
    1328:	80 33       	cpi	r24, 0x30	; 48
    132a:	39 f4       	brne	.+14     	; 0x133a <vfprintf+0xae>
    132c:	21 60       	ori	r18, 0x01	; 1
    132e:	26 c0       	rjmp	.+76     	; 0x137c <vfprintf+0xf0>
    1330:	22 60       	ori	r18, 0x02	; 2
    1332:	24 60       	ori	r18, 0x04	; 4
    1334:	23 c0       	rjmp	.+70     	; 0x137c <vfprintf+0xf0>
    1336:	28 60       	ori	r18, 0x08	; 8
    1338:	21 c0       	rjmp	.+66     	; 0x137c <vfprintf+0xf0>
    133a:	27 fd       	sbrc	r18, 7
    133c:	27 c0       	rjmp	.+78     	; 0x138c <vfprintf+0x100>
    133e:	30 ed       	ldi	r19, 0xD0	; 208
    1340:	38 0f       	add	r19, r24
    1342:	3a 30       	cpi	r19, 0x0A	; 10
    1344:	78 f4       	brcc	.+30     	; 0x1364 <vfprintf+0xd8>
    1346:	26 ff       	sbrs	r18, 6
    1348:	06 c0       	rjmp	.+12     	; 0x1356 <vfprintf+0xca>
    134a:	fa e0       	ldi	r31, 0x0A	; 10
    134c:	5f 9e       	mul	r5, r31
    134e:	30 0d       	add	r19, r0
    1350:	11 24       	eor	r1, r1
    1352:	53 2e       	mov	r5, r19
    1354:	13 c0       	rjmp	.+38     	; 0x137c <vfprintf+0xf0>
    1356:	8a e0       	ldi	r24, 0x0A	; 10
    1358:	38 9e       	mul	r3, r24
    135a:	30 0d       	add	r19, r0
    135c:	11 24       	eor	r1, r1
    135e:	33 2e       	mov	r3, r19
    1360:	20 62       	ori	r18, 0x20	; 32
    1362:	0c c0       	rjmp	.+24     	; 0x137c <vfprintf+0xf0>
    1364:	8e 32       	cpi	r24, 0x2E	; 46
    1366:	21 f4       	brne	.+8      	; 0x1370 <vfprintf+0xe4>
    1368:	26 fd       	sbrc	r18, 6
    136a:	5f c1       	rjmp	.+702    	; 0x162a <vfprintf+0x39e>
    136c:	20 64       	ori	r18, 0x40	; 64
    136e:	06 c0       	rjmp	.+12     	; 0x137c <vfprintf+0xf0>
    1370:	8c 36       	cpi	r24, 0x6C	; 108
    1372:	11 f4       	brne	.+4      	; 0x1378 <vfprintf+0xec>
    1374:	20 68       	ori	r18, 0x80	; 128
    1376:	02 c0       	rjmp	.+4      	; 0x137c <vfprintf+0xf0>
    1378:	88 36       	cpi	r24, 0x68	; 104
    137a:	41 f4       	brne	.+16     	; 0x138c <vfprintf+0x100>
    137c:	f6 01       	movw	r30, r12
    137e:	93 fd       	sbrc	r25, 3
    1380:	85 91       	lpm	r24, Z+
    1382:	93 ff       	sbrs	r25, 3
    1384:	81 91       	ld	r24, Z+
    1386:	6f 01       	movw	r12, r30
    1388:	81 11       	cpse	r24, r1
    138a:	c1 cf       	rjmp	.-126    	; 0x130e <vfprintf+0x82>
    138c:	98 2f       	mov	r25, r24
    138e:	9f 7d       	andi	r25, 0xDF	; 223
    1390:	95 54       	subi	r25, 0x45	; 69
    1392:	93 30       	cpi	r25, 0x03	; 3
    1394:	28 f4       	brcc	.+10     	; 0x13a0 <vfprintf+0x114>
    1396:	0c 5f       	subi	r16, 0xFC	; 252
    1398:	1f 4f       	sbci	r17, 0xFF	; 255
    139a:	ff e3       	ldi	r31, 0x3F	; 63
    139c:	f9 83       	std	Y+1, r31	; 0x01
    139e:	0d c0       	rjmp	.+26     	; 0x13ba <vfprintf+0x12e>
    13a0:	83 36       	cpi	r24, 0x63	; 99
    13a2:	31 f0       	breq	.+12     	; 0x13b0 <vfprintf+0x124>
    13a4:	83 37       	cpi	r24, 0x73	; 115
    13a6:	71 f0       	breq	.+28     	; 0x13c4 <vfprintf+0x138>
    13a8:	83 35       	cpi	r24, 0x53	; 83
    13aa:	09 f0       	breq	.+2      	; 0x13ae <vfprintf+0x122>
    13ac:	57 c0       	rjmp	.+174    	; 0x145c <vfprintf+0x1d0>
    13ae:	21 c0       	rjmp	.+66     	; 0x13f2 <vfprintf+0x166>
    13b0:	f8 01       	movw	r30, r16
    13b2:	80 81       	ld	r24, Z
    13b4:	89 83       	std	Y+1, r24	; 0x01
    13b6:	0e 5f       	subi	r16, 0xFE	; 254
    13b8:	1f 4f       	sbci	r17, 0xFF	; 255
    13ba:	44 24       	eor	r4, r4
    13bc:	43 94       	inc	r4
    13be:	51 2c       	mov	r5, r1
    13c0:	54 01       	movw	r10, r8
    13c2:	14 c0       	rjmp	.+40     	; 0x13ec <vfprintf+0x160>
    13c4:	38 01       	movw	r6, r16
    13c6:	f2 e0       	ldi	r31, 0x02	; 2
    13c8:	6f 0e       	add	r6, r31
    13ca:	71 1c       	adc	r7, r1
    13cc:	f8 01       	movw	r30, r16
    13ce:	a0 80       	ld	r10, Z
    13d0:	b1 80       	ldd	r11, Z+1	; 0x01
    13d2:	26 ff       	sbrs	r18, 6
    13d4:	03 c0       	rjmp	.+6      	; 0x13dc <vfprintf+0x150>
    13d6:	65 2d       	mov	r22, r5
    13d8:	70 e0       	ldi	r23, 0x00	; 0
    13da:	02 c0       	rjmp	.+4      	; 0x13e0 <vfprintf+0x154>
    13dc:	6f ef       	ldi	r22, 0xFF	; 255
    13de:	7f ef       	ldi	r23, 0xFF	; 255
    13e0:	c5 01       	movw	r24, r10
    13e2:	2c 87       	std	Y+12, r18	; 0x0c
    13e4:	94 d2       	rcall	.+1320   	; 0x190e <strnlen>
    13e6:	2c 01       	movw	r4, r24
    13e8:	83 01       	movw	r16, r6
    13ea:	2c 85       	ldd	r18, Y+12	; 0x0c
    13ec:	2f 77       	andi	r18, 0x7F	; 127
    13ee:	22 2e       	mov	r2, r18
    13f0:	16 c0       	rjmp	.+44     	; 0x141e <vfprintf+0x192>
    13f2:	38 01       	movw	r6, r16
    13f4:	f2 e0       	ldi	r31, 0x02	; 2
    13f6:	6f 0e       	add	r6, r31
    13f8:	71 1c       	adc	r7, r1
    13fa:	f8 01       	movw	r30, r16
    13fc:	a0 80       	ld	r10, Z
    13fe:	b1 80       	ldd	r11, Z+1	; 0x01
    1400:	26 ff       	sbrs	r18, 6
    1402:	03 c0       	rjmp	.+6      	; 0x140a <vfprintf+0x17e>
    1404:	65 2d       	mov	r22, r5
    1406:	70 e0       	ldi	r23, 0x00	; 0
    1408:	02 c0       	rjmp	.+4      	; 0x140e <vfprintf+0x182>
    140a:	6f ef       	ldi	r22, 0xFF	; 255
    140c:	7f ef       	ldi	r23, 0xFF	; 255
    140e:	c5 01       	movw	r24, r10
    1410:	2c 87       	std	Y+12, r18	; 0x0c
    1412:	6b d2       	rcall	.+1238   	; 0x18ea <strnlen_P>
    1414:	2c 01       	movw	r4, r24
    1416:	2c 85       	ldd	r18, Y+12	; 0x0c
    1418:	20 68       	ori	r18, 0x80	; 128
    141a:	22 2e       	mov	r2, r18
    141c:	83 01       	movw	r16, r6
    141e:	23 fc       	sbrc	r2, 3
    1420:	19 c0       	rjmp	.+50     	; 0x1454 <vfprintf+0x1c8>
    1422:	83 2d       	mov	r24, r3
    1424:	90 e0       	ldi	r25, 0x00	; 0
    1426:	48 16       	cp	r4, r24
    1428:	59 06       	cpc	r5, r25
    142a:	a0 f4       	brcc	.+40     	; 0x1454 <vfprintf+0x1c8>
    142c:	b7 01       	movw	r22, r14
    142e:	80 e2       	ldi	r24, 0x20	; 32
    1430:	90 e0       	ldi	r25, 0x00	; 0
    1432:	78 d2       	rcall	.+1264   	; 0x1924 <fputc>
    1434:	3a 94       	dec	r3
    1436:	f5 cf       	rjmp	.-22     	; 0x1422 <vfprintf+0x196>
    1438:	f5 01       	movw	r30, r10
    143a:	27 fc       	sbrc	r2, 7
    143c:	85 91       	lpm	r24, Z+
    143e:	27 fe       	sbrs	r2, 7
    1440:	81 91       	ld	r24, Z+
    1442:	5f 01       	movw	r10, r30
    1444:	b7 01       	movw	r22, r14
    1446:	90 e0       	ldi	r25, 0x00	; 0
    1448:	6d d2       	rcall	.+1242   	; 0x1924 <fputc>
    144a:	31 10       	cpse	r3, r1
    144c:	3a 94       	dec	r3
    144e:	f1 e0       	ldi	r31, 0x01	; 1
    1450:	4f 1a       	sub	r4, r31
    1452:	51 08       	sbc	r5, r1
    1454:	41 14       	cp	r4, r1
    1456:	51 04       	cpc	r5, r1
    1458:	79 f7       	brne	.-34     	; 0x1438 <vfprintf+0x1ac>
    145a:	de c0       	rjmp	.+444    	; 0x1618 <vfprintf+0x38c>
    145c:	84 36       	cpi	r24, 0x64	; 100
    145e:	11 f0       	breq	.+4      	; 0x1464 <vfprintf+0x1d8>
    1460:	89 36       	cpi	r24, 0x69	; 105
    1462:	31 f5       	brne	.+76     	; 0x14b0 <vfprintf+0x224>
    1464:	f8 01       	movw	r30, r16
    1466:	27 ff       	sbrs	r18, 7
    1468:	07 c0       	rjmp	.+14     	; 0x1478 <vfprintf+0x1ec>
    146a:	60 81       	ld	r22, Z
    146c:	71 81       	ldd	r23, Z+1	; 0x01
    146e:	82 81       	ldd	r24, Z+2	; 0x02
    1470:	93 81       	ldd	r25, Z+3	; 0x03
    1472:	0c 5f       	subi	r16, 0xFC	; 252
    1474:	1f 4f       	sbci	r17, 0xFF	; 255
    1476:	08 c0       	rjmp	.+16     	; 0x1488 <vfprintf+0x1fc>
    1478:	60 81       	ld	r22, Z
    147a:	71 81       	ldd	r23, Z+1	; 0x01
    147c:	88 27       	eor	r24, r24
    147e:	77 fd       	sbrc	r23, 7
    1480:	80 95       	com	r24
    1482:	98 2f       	mov	r25, r24
    1484:	0e 5f       	subi	r16, 0xFE	; 254
    1486:	1f 4f       	sbci	r17, 0xFF	; 255
    1488:	2f 76       	andi	r18, 0x6F	; 111
    148a:	b2 2e       	mov	r11, r18
    148c:	97 ff       	sbrs	r25, 7
    148e:	09 c0       	rjmp	.+18     	; 0x14a2 <vfprintf+0x216>
    1490:	90 95       	com	r25
    1492:	80 95       	com	r24
    1494:	70 95       	com	r23
    1496:	61 95       	neg	r22
    1498:	7f 4f       	sbci	r23, 0xFF	; 255
    149a:	8f 4f       	sbci	r24, 0xFF	; 255
    149c:	9f 4f       	sbci	r25, 0xFF	; 255
    149e:	20 68       	ori	r18, 0x80	; 128
    14a0:	b2 2e       	mov	r11, r18
    14a2:	2a e0       	ldi	r18, 0x0A	; 10
    14a4:	30 e0       	ldi	r19, 0x00	; 0
    14a6:	a4 01       	movw	r20, r8
    14a8:	6f d2       	rcall	.+1246   	; 0x1988 <__ultoa_invert>
    14aa:	a8 2e       	mov	r10, r24
    14ac:	a8 18       	sub	r10, r8
    14ae:	43 c0       	rjmp	.+134    	; 0x1536 <vfprintf+0x2aa>
    14b0:	85 37       	cpi	r24, 0x75	; 117
    14b2:	29 f4       	brne	.+10     	; 0x14be <vfprintf+0x232>
    14b4:	2f 7e       	andi	r18, 0xEF	; 239
    14b6:	b2 2e       	mov	r11, r18
    14b8:	2a e0       	ldi	r18, 0x0A	; 10
    14ba:	30 e0       	ldi	r19, 0x00	; 0
    14bc:	25 c0       	rjmp	.+74     	; 0x1508 <vfprintf+0x27c>
    14be:	f2 2f       	mov	r31, r18
    14c0:	f9 7f       	andi	r31, 0xF9	; 249
    14c2:	bf 2e       	mov	r11, r31
    14c4:	8f 36       	cpi	r24, 0x6F	; 111
    14c6:	c1 f0       	breq	.+48     	; 0x14f8 <vfprintf+0x26c>
    14c8:	18 f4       	brcc	.+6      	; 0x14d0 <vfprintf+0x244>
    14ca:	88 35       	cpi	r24, 0x58	; 88
    14cc:	79 f0       	breq	.+30     	; 0x14ec <vfprintf+0x260>
    14ce:	ad c0       	rjmp	.+346    	; 0x162a <vfprintf+0x39e>
    14d0:	80 37       	cpi	r24, 0x70	; 112
    14d2:	19 f0       	breq	.+6      	; 0x14da <vfprintf+0x24e>
    14d4:	88 37       	cpi	r24, 0x78	; 120
    14d6:	21 f0       	breq	.+8      	; 0x14e0 <vfprintf+0x254>
    14d8:	a8 c0       	rjmp	.+336    	; 0x162a <vfprintf+0x39e>
    14da:	2f 2f       	mov	r18, r31
    14dc:	20 61       	ori	r18, 0x10	; 16
    14de:	b2 2e       	mov	r11, r18
    14e0:	b4 fe       	sbrs	r11, 4
    14e2:	0d c0       	rjmp	.+26     	; 0x14fe <vfprintf+0x272>
    14e4:	8b 2d       	mov	r24, r11
    14e6:	84 60       	ori	r24, 0x04	; 4
    14e8:	b8 2e       	mov	r11, r24
    14ea:	09 c0       	rjmp	.+18     	; 0x14fe <vfprintf+0x272>
    14ec:	24 ff       	sbrs	r18, 4
    14ee:	0a c0       	rjmp	.+20     	; 0x1504 <vfprintf+0x278>
    14f0:	9f 2f       	mov	r25, r31
    14f2:	96 60       	ori	r25, 0x06	; 6
    14f4:	b9 2e       	mov	r11, r25
    14f6:	06 c0       	rjmp	.+12     	; 0x1504 <vfprintf+0x278>
    14f8:	28 e0       	ldi	r18, 0x08	; 8
    14fa:	30 e0       	ldi	r19, 0x00	; 0
    14fc:	05 c0       	rjmp	.+10     	; 0x1508 <vfprintf+0x27c>
    14fe:	20 e1       	ldi	r18, 0x10	; 16
    1500:	30 e0       	ldi	r19, 0x00	; 0
    1502:	02 c0       	rjmp	.+4      	; 0x1508 <vfprintf+0x27c>
    1504:	20 e1       	ldi	r18, 0x10	; 16
    1506:	32 e0       	ldi	r19, 0x02	; 2
    1508:	f8 01       	movw	r30, r16
    150a:	b7 fe       	sbrs	r11, 7
    150c:	07 c0       	rjmp	.+14     	; 0x151c <vfprintf+0x290>
    150e:	60 81       	ld	r22, Z
    1510:	71 81       	ldd	r23, Z+1	; 0x01
    1512:	82 81       	ldd	r24, Z+2	; 0x02
    1514:	93 81       	ldd	r25, Z+3	; 0x03
    1516:	0c 5f       	subi	r16, 0xFC	; 252
    1518:	1f 4f       	sbci	r17, 0xFF	; 255
    151a:	06 c0       	rjmp	.+12     	; 0x1528 <vfprintf+0x29c>
    151c:	60 81       	ld	r22, Z
    151e:	71 81       	ldd	r23, Z+1	; 0x01
    1520:	80 e0       	ldi	r24, 0x00	; 0
    1522:	90 e0       	ldi	r25, 0x00	; 0
    1524:	0e 5f       	subi	r16, 0xFE	; 254
    1526:	1f 4f       	sbci	r17, 0xFF	; 255
    1528:	a4 01       	movw	r20, r8
    152a:	2e d2       	rcall	.+1116   	; 0x1988 <__ultoa_invert>
    152c:	a8 2e       	mov	r10, r24
    152e:	a8 18       	sub	r10, r8
    1530:	fb 2d       	mov	r31, r11
    1532:	ff 77       	andi	r31, 0x7F	; 127
    1534:	bf 2e       	mov	r11, r31
    1536:	b6 fe       	sbrs	r11, 6
    1538:	0b c0       	rjmp	.+22     	; 0x1550 <vfprintf+0x2c4>
    153a:	2b 2d       	mov	r18, r11
    153c:	2e 7f       	andi	r18, 0xFE	; 254
    153e:	a5 14       	cp	r10, r5
    1540:	50 f4       	brcc	.+20     	; 0x1556 <vfprintf+0x2ca>
    1542:	b4 fe       	sbrs	r11, 4
    1544:	0a c0       	rjmp	.+20     	; 0x155a <vfprintf+0x2ce>
    1546:	b2 fc       	sbrc	r11, 2
    1548:	08 c0       	rjmp	.+16     	; 0x155a <vfprintf+0x2ce>
    154a:	2b 2d       	mov	r18, r11
    154c:	2e 7e       	andi	r18, 0xEE	; 238
    154e:	05 c0       	rjmp	.+10     	; 0x155a <vfprintf+0x2ce>
    1550:	7a 2c       	mov	r7, r10
    1552:	2b 2d       	mov	r18, r11
    1554:	03 c0       	rjmp	.+6      	; 0x155c <vfprintf+0x2d0>
    1556:	7a 2c       	mov	r7, r10
    1558:	01 c0       	rjmp	.+2      	; 0x155c <vfprintf+0x2d0>
    155a:	75 2c       	mov	r7, r5
    155c:	24 ff       	sbrs	r18, 4
    155e:	0d c0       	rjmp	.+26     	; 0x157a <vfprintf+0x2ee>
    1560:	fe 01       	movw	r30, r28
    1562:	ea 0d       	add	r30, r10
    1564:	f1 1d       	adc	r31, r1
    1566:	80 81       	ld	r24, Z
    1568:	80 33       	cpi	r24, 0x30	; 48
    156a:	11 f4       	brne	.+4      	; 0x1570 <vfprintf+0x2e4>
    156c:	29 7e       	andi	r18, 0xE9	; 233
    156e:	09 c0       	rjmp	.+18     	; 0x1582 <vfprintf+0x2f6>
    1570:	22 ff       	sbrs	r18, 2
    1572:	06 c0       	rjmp	.+12     	; 0x1580 <vfprintf+0x2f4>
    1574:	73 94       	inc	r7
    1576:	73 94       	inc	r7
    1578:	04 c0       	rjmp	.+8      	; 0x1582 <vfprintf+0x2f6>
    157a:	82 2f       	mov	r24, r18
    157c:	86 78       	andi	r24, 0x86	; 134
    157e:	09 f0       	breq	.+2      	; 0x1582 <vfprintf+0x2f6>
    1580:	73 94       	inc	r7
    1582:	23 fd       	sbrc	r18, 3
    1584:	12 c0       	rjmp	.+36     	; 0x15aa <vfprintf+0x31e>
    1586:	20 ff       	sbrs	r18, 0
    1588:	06 c0       	rjmp	.+12     	; 0x1596 <vfprintf+0x30a>
    158a:	5a 2c       	mov	r5, r10
    158c:	73 14       	cp	r7, r3
    158e:	18 f4       	brcc	.+6      	; 0x1596 <vfprintf+0x30a>
    1590:	53 0c       	add	r5, r3
    1592:	57 18       	sub	r5, r7
    1594:	73 2c       	mov	r7, r3
    1596:	73 14       	cp	r7, r3
    1598:	60 f4       	brcc	.+24     	; 0x15b2 <vfprintf+0x326>
    159a:	b7 01       	movw	r22, r14
    159c:	80 e2       	ldi	r24, 0x20	; 32
    159e:	90 e0       	ldi	r25, 0x00	; 0
    15a0:	2c 87       	std	Y+12, r18	; 0x0c
    15a2:	c0 d1       	rcall	.+896    	; 0x1924 <fputc>
    15a4:	73 94       	inc	r7
    15a6:	2c 85       	ldd	r18, Y+12	; 0x0c
    15a8:	f6 cf       	rjmp	.-20     	; 0x1596 <vfprintf+0x30a>
    15aa:	73 14       	cp	r7, r3
    15ac:	10 f4       	brcc	.+4      	; 0x15b2 <vfprintf+0x326>
    15ae:	37 18       	sub	r3, r7
    15b0:	01 c0       	rjmp	.+2      	; 0x15b4 <vfprintf+0x328>
    15b2:	31 2c       	mov	r3, r1
    15b4:	24 ff       	sbrs	r18, 4
    15b6:	11 c0       	rjmp	.+34     	; 0x15da <vfprintf+0x34e>
    15b8:	b7 01       	movw	r22, r14
    15ba:	80 e3       	ldi	r24, 0x30	; 48
    15bc:	90 e0       	ldi	r25, 0x00	; 0
    15be:	2c 87       	std	Y+12, r18	; 0x0c
    15c0:	b1 d1       	rcall	.+866    	; 0x1924 <fputc>
    15c2:	2c 85       	ldd	r18, Y+12	; 0x0c
    15c4:	22 ff       	sbrs	r18, 2
    15c6:	16 c0       	rjmp	.+44     	; 0x15f4 <vfprintf+0x368>
    15c8:	21 ff       	sbrs	r18, 1
    15ca:	03 c0       	rjmp	.+6      	; 0x15d2 <vfprintf+0x346>
    15cc:	88 e5       	ldi	r24, 0x58	; 88
    15ce:	90 e0       	ldi	r25, 0x00	; 0
    15d0:	02 c0       	rjmp	.+4      	; 0x15d6 <vfprintf+0x34a>
    15d2:	88 e7       	ldi	r24, 0x78	; 120
    15d4:	90 e0       	ldi	r25, 0x00	; 0
    15d6:	b7 01       	movw	r22, r14
    15d8:	0c c0       	rjmp	.+24     	; 0x15f2 <vfprintf+0x366>
    15da:	82 2f       	mov	r24, r18
    15dc:	86 78       	andi	r24, 0x86	; 134
    15de:	51 f0       	breq	.+20     	; 0x15f4 <vfprintf+0x368>
    15e0:	21 fd       	sbrc	r18, 1
    15e2:	02 c0       	rjmp	.+4      	; 0x15e8 <vfprintf+0x35c>
    15e4:	80 e2       	ldi	r24, 0x20	; 32
    15e6:	01 c0       	rjmp	.+2      	; 0x15ea <vfprintf+0x35e>
    15e8:	8b e2       	ldi	r24, 0x2B	; 43
    15ea:	27 fd       	sbrc	r18, 7
    15ec:	8d e2       	ldi	r24, 0x2D	; 45
    15ee:	b7 01       	movw	r22, r14
    15f0:	90 e0       	ldi	r25, 0x00	; 0
    15f2:	98 d1       	rcall	.+816    	; 0x1924 <fputc>
    15f4:	a5 14       	cp	r10, r5
    15f6:	30 f4       	brcc	.+12     	; 0x1604 <vfprintf+0x378>
    15f8:	b7 01       	movw	r22, r14
    15fa:	80 e3       	ldi	r24, 0x30	; 48
    15fc:	90 e0       	ldi	r25, 0x00	; 0
    15fe:	92 d1       	rcall	.+804    	; 0x1924 <fputc>
    1600:	5a 94       	dec	r5
    1602:	f8 cf       	rjmp	.-16     	; 0x15f4 <vfprintf+0x368>
    1604:	aa 94       	dec	r10
    1606:	f4 01       	movw	r30, r8
    1608:	ea 0d       	add	r30, r10
    160a:	f1 1d       	adc	r31, r1
    160c:	80 81       	ld	r24, Z
    160e:	b7 01       	movw	r22, r14
    1610:	90 e0       	ldi	r25, 0x00	; 0
    1612:	88 d1       	rcall	.+784    	; 0x1924 <fputc>
    1614:	a1 10       	cpse	r10, r1
    1616:	f6 cf       	rjmp	.-20     	; 0x1604 <vfprintf+0x378>
    1618:	33 20       	and	r3, r3
    161a:	09 f4       	brne	.+2      	; 0x161e <vfprintf+0x392>
    161c:	5d ce       	rjmp	.-838    	; 0x12d8 <vfprintf+0x4c>
    161e:	b7 01       	movw	r22, r14
    1620:	80 e2       	ldi	r24, 0x20	; 32
    1622:	90 e0       	ldi	r25, 0x00	; 0
    1624:	7f d1       	rcall	.+766    	; 0x1924 <fputc>
    1626:	3a 94       	dec	r3
    1628:	f7 cf       	rjmp	.-18     	; 0x1618 <vfprintf+0x38c>
    162a:	f7 01       	movw	r30, r14
    162c:	86 81       	ldd	r24, Z+6	; 0x06
    162e:	97 81       	ldd	r25, Z+7	; 0x07
    1630:	02 c0       	rjmp	.+4      	; 0x1636 <vfprintf+0x3aa>
    1632:	8f ef       	ldi	r24, 0xFF	; 255
    1634:	9f ef       	ldi	r25, 0xFF	; 255
    1636:	2c 96       	adiw	r28, 0x0c	; 12
    1638:	0f b6       	in	r0, 0x3f	; 63
    163a:	f8 94       	cli
    163c:	de bf       	out	0x3e, r29	; 62
    163e:	0f be       	out	0x3f, r0	; 63
    1640:	cd bf       	out	0x3d, r28	; 61
    1642:	df 91       	pop	r29
    1644:	cf 91       	pop	r28
    1646:	1f 91       	pop	r17
    1648:	0f 91       	pop	r16
    164a:	ff 90       	pop	r15
    164c:	ef 90       	pop	r14
    164e:	df 90       	pop	r13
    1650:	cf 90       	pop	r12
    1652:	bf 90       	pop	r11
    1654:	af 90       	pop	r10
    1656:	9f 90       	pop	r9
    1658:	8f 90       	pop	r8
    165a:	7f 90       	pop	r7
    165c:	6f 90       	pop	r6
    165e:	5f 90       	pop	r5
    1660:	4f 90       	pop	r4
    1662:	3f 90       	pop	r3
    1664:	2f 90       	pop	r2
    1666:	08 95       	ret

00001668 <calloc>:
    1668:	0f 93       	push	r16
    166a:	1f 93       	push	r17
    166c:	cf 93       	push	r28
    166e:	df 93       	push	r29
    1670:	86 9f       	mul	r24, r22
    1672:	80 01       	movw	r16, r0
    1674:	87 9f       	mul	r24, r23
    1676:	10 0d       	add	r17, r0
    1678:	96 9f       	mul	r25, r22
    167a:	10 0d       	add	r17, r0
    167c:	11 24       	eor	r1, r1
    167e:	c8 01       	movw	r24, r16
    1680:	0d d0       	rcall	.+26     	; 0x169c <malloc>
    1682:	ec 01       	movw	r28, r24
    1684:	00 97       	sbiw	r24, 0x00	; 0
    1686:	21 f0       	breq	.+8      	; 0x1690 <calloc+0x28>
    1688:	a8 01       	movw	r20, r16
    168a:	60 e0       	ldi	r22, 0x00	; 0
    168c:	70 e0       	ldi	r23, 0x00	; 0
    168e:	38 d1       	rcall	.+624    	; 0x1900 <memset>
    1690:	ce 01       	movw	r24, r28
    1692:	df 91       	pop	r29
    1694:	cf 91       	pop	r28
    1696:	1f 91       	pop	r17
    1698:	0f 91       	pop	r16
    169a:	08 95       	ret

0000169c <malloc>:
    169c:	cf 93       	push	r28
    169e:	df 93       	push	r29
    16a0:	82 30       	cpi	r24, 0x02	; 2
    16a2:	91 05       	cpc	r25, r1
    16a4:	10 f4       	brcc	.+4      	; 0x16aa <malloc+0xe>
    16a6:	82 e0       	ldi	r24, 0x02	; 2
    16a8:	90 e0       	ldi	r25, 0x00	; 0
    16aa:	e0 91 a6 02 	lds	r30, 0x02A6
    16ae:	f0 91 a7 02 	lds	r31, 0x02A7
    16b2:	20 e0       	ldi	r18, 0x00	; 0
    16b4:	30 e0       	ldi	r19, 0x00	; 0
    16b6:	a0 e0       	ldi	r26, 0x00	; 0
    16b8:	b0 e0       	ldi	r27, 0x00	; 0
    16ba:	30 97       	sbiw	r30, 0x00	; 0
    16bc:	39 f1       	breq	.+78     	; 0x170c <malloc+0x70>
    16be:	40 81       	ld	r20, Z
    16c0:	51 81       	ldd	r21, Z+1	; 0x01
    16c2:	48 17       	cp	r20, r24
    16c4:	59 07       	cpc	r21, r25
    16c6:	b8 f0       	brcs	.+46     	; 0x16f6 <malloc+0x5a>
    16c8:	48 17       	cp	r20, r24
    16ca:	59 07       	cpc	r21, r25
    16cc:	71 f4       	brne	.+28     	; 0x16ea <malloc+0x4e>
    16ce:	82 81       	ldd	r24, Z+2	; 0x02
    16d0:	93 81       	ldd	r25, Z+3	; 0x03
    16d2:	10 97       	sbiw	r26, 0x00	; 0
    16d4:	29 f0       	breq	.+10     	; 0x16e0 <malloc+0x44>
    16d6:	13 96       	adiw	r26, 0x03	; 3
    16d8:	9c 93       	st	X, r25
    16da:	8e 93       	st	-X, r24
    16dc:	12 97       	sbiw	r26, 0x02	; 2
    16de:	2c c0       	rjmp	.+88     	; 0x1738 <malloc+0x9c>
    16e0:	90 93 a7 02 	sts	0x02A7, r25
    16e4:	80 93 a6 02 	sts	0x02A6, r24
    16e8:	27 c0       	rjmp	.+78     	; 0x1738 <malloc+0x9c>
    16ea:	21 15       	cp	r18, r1
    16ec:	31 05       	cpc	r19, r1
    16ee:	31 f0       	breq	.+12     	; 0x16fc <malloc+0x60>
    16f0:	42 17       	cp	r20, r18
    16f2:	53 07       	cpc	r21, r19
    16f4:	18 f0       	brcs	.+6      	; 0x16fc <malloc+0x60>
    16f6:	a9 01       	movw	r20, r18
    16f8:	db 01       	movw	r26, r22
    16fa:	01 c0       	rjmp	.+2      	; 0x16fe <malloc+0x62>
    16fc:	ef 01       	movw	r28, r30
    16fe:	9a 01       	movw	r18, r20
    1700:	bd 01       	movw	r22, r26
    1702:	df 01       	movw	r26, r30
    1704:	02 80       	ldd	r0, Z+2	; 0x02
    1706:	f3 81       	ldd	r31, Z+3	; 0x03
    1708:	e0 2d       	mov	r30, r0
    170a:	d7 cf       	rjmp	.-82     	; 0x16ba <malloc+0x1e>
    170c:	21 15       	cp	r18, r1
    170e:	31 05       	cpc	r19, r1
    1710:	f9 f0       	breq	.+62     	; 0x1750 <malloc+0xb4>
    1712:	28 1b       	sub	r18, r24
    1714:	39 0b       	sbc	r19, r25
    1716:	24 30       	cpi	r18, 0x04	; 4
    1718:	31 05       	cpc	r19, r1
    171a:	80 f4       	brcc	.+32     	; 0x173c <malloc+0xa0>
    171c:	8a 81       	ldd	r24, Y+2	; 0x02
    171e:	9b 81       	ldd	r25, Y+3	; 0x03
    1720:	61 15       	cp	r22, r1
    1722:	71 05       	cpc	r23, r1
    1724:	21 f0       	breq	.+8      	; 0x172e <malloc+0x92>
    1726:	fb 01       	movw	r30, r22
    1728:	93 83       	std	Z+3, r25	; 0x03
    172a:	82 83       	std	Z+2, r24	; 0x02
    172c:	04 c0       	rjmp	.+8      	; 0x1736 <malloc+0x9a>
    172e:	90 93 a7 02 	sts	0x02A7, r25
    1732:	80 93 a6 02 	sts	0x02A6, r24
    1736:	fe 01       	movw	r30, r28
    1738:	32 96       	adiw	r30, 0x02	; 2
    173a:	44 c0       	rjmp	.+136    	; 0x17c4 <malloc+0x128>
    173c:	fe 01       	movw	r30, r28
    173e:	e2 0f       	add	r30, r18
    1740:	f3 1f       	adc	r31, r19
    1742:	81 93       	st	Z+, r24
    1744:	91 93       	st	Z+, r25
    1746:	22 50       	subi	r18, 0x02	; 2
    1748:	31 09       	sbc	r19, r1
    174a:	39 83       	std	Y+1, r19	; 0x01
    174c:	28 83       	st	Y, r18
    174e:	3a c0       	rjmp	.+116    	; 0x17c4 <malloc+0x128>
    1750:	20 91 a4 02 	lds	r18, 0x02A4
    1754:	30 91 a5 02 	lds	r19, 0x02A5
    1758:	23 2b       	or	r18, r19
    175a:	41 f4       	brne	.+16     	; 0x176c <malloc+0xd0>
    175c:	20 91 02 02 	lds	r18, 0x0202
    1760:	30 91 03 02 	lds	r19, 0x0203
    1764:	30 93 a5 02 	sts	0x02A5, r19
    1768:	20 93 a4 02 	sts	0x02A4, r18
    176c:	20 91 00 02 	lds	r18, 0x0200
    1770:	30 91 01 02 	lds	r19, 0x0201
    1774:	21 15       	cp	r18, r1
    1776:	31 05       	cpc	r19, r1
    1778:	41 f4       	brne	.+16     	; 0x178a <malloc+0xee>
    177a:	2d b7       	in	r18, 0x3d	; 61
    177c:	3e b7       	in	r19, 0x3e	; 62
    177e:	40 91 04 02 	lds	r20, 0x0204
    1782:	50 91 05 02 	lds	r21, 0x0205
    1786:	24 1b       	sub	r18, r20
    1788:	35 0b       	sbc	r19, r21
    178a:	e0 91 a4 02 	lds	r30, 0x02A4
    178e:	f0 91 a5 02 	lds	r31, 0x02A5
    1792:	e2 17       	cp	r30, r18
    1794:	f3 07       	cpc	r31, r19
    1796:	a0 f4       	brcc	.+40     	; 0x17c0 <malloc+0x124>
    1798:	2e 1b       	sub	r18, r30
    179a:	3f 0b       	sbc	r19, r31
    179c:	28 17       	cp	r18, r24
    179e:	39 07       	cpc	r19, r25
    17a0:	78 f0       	brcs	.+30     	; 0x17c0 <malloc+0x124>
    17a2:	ac 01       	movw	r20, r24
    17a4:	4e 5f       	subi	r20, 0xFE	; 254
    17a6:	5f 4f       	sbci	r21, 0xFF	; 255
    17a8:	24 17       	cp	r18, r20
    17aa:	35 07       	cpc	r19, r21
    17ac:	48 f0       	brcs	.+18     	; 0x17c0 <malloc+0x124>
    17ae:	4e 0f       	add	r20, r30
    17b0:	5f 1f       	adc	r21, r31
    17b2:	50 93 a5 02 	sts	0x02A5, r21
    17b6:	40 93 a4 02 	sts	0x02A4, r20
    17ba:	81 93       	st	Z+, r24
    17bc:	91 93       	st	Z+, r25
    17be:	02 c0       	rjmp	.+4      	; 0x17c4 <malloc+0x128>
    17c0:	e0 e0       	ldi	r30, 0x00	; 0
    17c2:	f0 e0       	ldi	r31, 0x00	; 0
    17c4:	cf 01       	movw	r24, r30
    17c6:	df 91       	pop	r29
    17c8:	cf 91       	pop	r28
    17ca:	08 95       	ret

000017cc <free>:
    17cc:	cf 93       	push	r28
    17ce:	df 93       	push	r29
    17d0:	00 97       	sbiw	r24, 0x00	; 0
    17d2:	09 f4       	brne	.+2      	; 0x17d6 <free+0xa>
    17d4:	87 c0       	rjmp	.+270    	; 0x18e4 <free+0x118>
    17d6:	fc 01       	movw	r30, r24
    17d8:	32 97       	sbiw	r30, 0x02	; 2
    17da:	13 82       	std	Z+3, r1	; 0x03
    17dc:	12 82       	std	Z+2, r1	; 0x02
    17de:	c0 91 a6 02 	lds	r28, 0x02A6
    17e2:	d0 91 a7 02 	lds	r29, 0x02A7
    17e6:	20 97       	sbiw	r28, 0x00	; 0
    17e8:	81 f4       	brne	.+32     	; 0x180a <free+0x3e>
    17ea:	20 81       	ld	r18, Z
    17ec:	31 81       	ldd	r19, Z+1	; 0x01
    17ee:	28 0f       	add	r18, r24
    17f0:	39 1f       	adc	r19, r25
    17f2:	80 91 a4 02 	lds	r24, 0x02A4
    17f6:	90 91 a5 02 	lds	r25, 0x02A5
    17fa:	82 17       	cp	r24, r18
    17fc:	93 07       	cpc	r25, r19
    17fe:	79 f5       	brne	.+94     	; 0x185e <free+0x92>
    1800:	f0 93 a5 02 	sts	0x02A5, r31
    1804:	e0 93 a4 02 	sts	0x02A4, r30
    1808:	6d c0       	rjmp	.+218    	; 0x18e4 <free+0x118>
    180a:	de 01       	movw	r26, r28
    180c:	20 e0       	ldi	r18, 0x00	; 0
    180e:	30 e0       	ldi	r19, 0x00	; 0
    1810:	ae 17       	cp	r26, r30
    1812:	bf 07       	cpc	r27, r31
    1814:	50 f4       	brcc	.+20     	; 0x182a <free+0x5e>
    1816:	12 96       	adiw	r26, 0x02	; 2
    1818:	4d 91       	ld	r20, X+
    181a:	5c 91       	ld	r21, X
    181c:	13 97       	sbiw	r26, 0x03	; 3
    181e:	9d 01       	movw	r18, r26
    1820:	41 15       	cp	r20, r1
    1822:	51 05       	cpc	r21, r1
    1824:	09 f1       	breq	.+66     	; 0x1868 <free+0x9c>
    1826:	da 01       	movw	r26, r20
    1828:	f3 cf       	rjmp	.-26     	; 0x1810 <free+0x44>
    182a:	b3 83       	std	Z+3, r27	; 0x03
    182c:	a2 83       	std	Z+2, r26	; 0x02
    182e:	40 81       	ld	r20, Z
    1830:	51 81       	ldd	r21, Z+1	; 0x01
    1832:	84 0f       	add	r24, r20
    1834:	95 1f       	adc	r25, r21
    1836:	8a 17       	cp	r24, r26
    1838:	9b 07       	cpc	r25, r27
    183a:	71 f4       	brne	.+28     	; 0x1858 <free+0x8c>
    183c:	8d 91       	ld	r24, X+
    183e:	9c 91       	ld	r25, X
    1840:	11 97       	sbiw	r26, 0x01	; 1
    1842:	84 0f       	add	r24, r20
    1844:	95 1f       	adc	r25, r21
    1846:	02 96       	adiw	r24, 0x02	; 2
    1848:	91 83       	std	Z+1, r25	; 0x01
    184a:	80 83       	st	Z, r24
    184c:	12 96       	adiw	r26, 0x02	; 2
    184e:	8d 91       	ld	r24, X+
    1850:	9c 91       	ld	r25, X
    1852:	13 97       	sbiw	r26, 0x03	; 3
    1854:	93 83       	std	Z+3, r25	; 0x03
    1856:	82 83       	std	Z+2, r24	; 0x02
    1858:	21 15       	cp	r18, r1
    185a:	31 05       	cpc	r19, r1
    185c:	29 f4       	brne	.+10     	; 0x1868 <free+0x9c>
    185e:	f0 93 a7 02 	sts	0x02A7, r31
    1862:	e0 93 a6 02 	sts	0x02A6, r30
    1866:	3e c0       	rjmp	.+124    	; 0x18e4 <free+0x118>
    1868:	d9 01       	movw	r26, r18
    186a:	13 96       	adiw	r26, 0x03	; 3
    186c:	fc 93       	st	X, r31
    186e:	ee 93       	st	-X, r30
    1870:	12 97       	sbiw	r26, 0x02	; 2
    1872:	4d 91       	ld	r20, X+
    1874:	5d 91       	ld	r21, X+
    1876:	a4 0f       	add	r26, r20
    1878:	b5 1f       	adc	r27, r21
    187a:	ea 17       	cp	r30, r26
    187c:	fb 07       	cpc	r31, r27
    187e:	79 f4       	brne	.+30     	; 0x189e <free+0xd2>
    1880:	80 81       	ld	r24, Z
    1882:	91 81       	ldd	r25, Z+1	; 0x01
    1884:	84 0f       	add	r24, r20
    1886:	95 1f       	adc	r25, r21
    1888:	02 96       	adiw	r24, 0x02	; 2
    188a:	d9 01       	movw	r26, r18
    188c:	11 96       	adiw	r26, 0x01	; 1
    188e:	9c 93       	st	X, r25
    1890:	8e 93       	st	-X, r24
    1892:	82 81       	ldd	r24, Z+2	; 0x02
    1894:	93 81       	ldd	r25, Z+3	; 0x03
    1896:	13 96       	adiw	r26, 0x03	; 3
    1898:	9c 93       	st	X, r25
    189a:	8e 93       	st	-X, r24
    189c:	12 97       	sbiw	r26, 0x02	; 2
    189e:	e0 e0       	ldi	r30, 0x00	; 0
    18a0:	f0 e0       	ldi	r31, 0x00	; 0
    18a2:	8a 81       	ldd	r24, Y+2	; 0x02
    18a4:	9b 81       	ldd	r25, Y+3	; 0x03
    18a6:	00 97       	sbiw	r24, 0x00	; 0
    18a8:	19 f0       	breq	.+6      	; 0x18b0 <free+0xe4>
    18aa:	fe 01       	movw	r30, r28
    18ac:	ec 01       	movw	r28, r24
    18ae:	f9 cf       	rjmp	.-14     	; 0x18a2 <free+0xd6>
    18b0:	ce 01       	movw	r24, r28
    18b2:	02 96       	adiw	r24, 0x02	; 2
    18b4:	28 81       	ld	r18, Y
    18b6:	39 81       	ldd	r19, Y+1	; 0x01
    18b8:	82 0f       	add	r24, r18
    18ba:	93 1f       	adc	r25, r19
    18bc:	20 91 a4 02 	lds	r18, 0x02A4
    18c0:	30 91 a5 02 	lds	r19, 0x02A5
    18c4:	28 17       	cp	r18, r24
    18c6:	39 07       	cpc	r19, r25
    18c8:	69 f4       	brne	.+26     	; 0x18e4 <free+0x118>
    18ca:	30 97       	sbiw	r30, 0x00	; 0
    18cc:	29 f4       	brne	.+10     	; 0x18d8 <free+0x10c>
    18ce:	10 92 a7 02 	sts	0x02A7, r1
    18d2:	10 92 a6 02 	sts	0x02A6, r1
    18d6:	02 c0       	rjmp	.+4      	; 0x18dc <free+0x110>
    18d8:	13 82       	std	Z+3, r1	; 0x03
    18da:	12 82       	std	Z+2, r1	; 0x02
    18dc:	d0 93 a5 02 	sts	0x02A5, r29
    18e0:	c0 93 a4 02 	sts	0x02A4, r28
    18e4:	df 91       	pop	r29
    18e6:	cf 91       	pop	r28
    18e8:	08 95       	ret

000018ea <strnlen_P>:
    18ea:	fc 01       	movw	r30, r24
    18ec:	05 90       	lpm	r0, Z+
    18ee:	61 50       	subi	r22, 0x01	; 1
    18f0:	70 40       	sbci	r23, 0x00	; 0
    18f2:	01 10       	cpse	r0, r1
    18f4:	d8 f7       	brcc	.-10     	; 0x18ec <strnlen_P+0x2>
    18f6:	80 95       	com	r24
    18f8:	90 95       	com	r25
    18fa:	8e 0f       	add	r24, r30
    18fc:	9f 1f       	adc	r25, r31
    18fe:	08 95       	ret

00001900 <memset>:
    1900:	dc 01       	movw	r26, r24
    1902:	01 c0       	rjmp	.+2      	; 0x1906 <memset+0x6>
    1904:	6d 93       	st	X+, r22
    1906:	41 50       	subi	r20, 0x01	; 1
    1908:	50 40       	sbci	r21, 0x00	; 0
    190a:	e0 f7       	brcc	.-8      	; 0x1904 <memset+0x4>
    190c:	08 95       	ret

0000190e <strnlen>:
    190e:	fc 01       	movw	r30, r24
    1910:	61 50       	subi	r22, 0x01	; 1
    1912:	70 40       	sbci	r23, 0x00	; 0
    1914:	01 90       	ld	r0, Z+
    1916:	01 10       	cpse	r0, r1
    1918:	d8 f7       	brcc	.-10     	; 0x1910 <strnlen+0x2>
    191a:	80 95       	com	r24
    191c:	90 95       	com	r25
    191e:	8e 0f       	add	r24, r30
    1920:	9f 1f       	adc	r25, r31
    1922:	08 95       	ret

00001924 <fputc>:
    1924:	0f 93       	push	r16
    1926:	1f 93       	push	r17
    1928:	cf 93       	push	r28
    192a:	df 93       	push	r29
    192c:	18 2f       	mov	r17, r24
    192e:	09 2f       	mov	r16, r25
    1930:	eb 01       	movw	r28, r22
    1932:	8b 81       	ldd	r24, Y+3	; 0x03
    1934:	81 fd       	sbrc	r24, 1
    1936:	03 c0       	rjmp	.+6      	; 0x193e <fputc+0x1a>
    1938:	8f ef       	ldi	r24, 0xFF	; 255
    193a:	9f ef       	ldi	r25, 0xFF	; 255
    193c:	20 c0       	rjmp	.+64     	; 0x197e <fputc+0x5a>
    193e:	82 ff       	sbrs	r24, 2
    1940:	10 c0       	rjmp	.+32     	; 0x1962 <fputc+0x3e>
    1942:	4e 81       	ldd	r20, Y+6	; 0x06
    1944:	5f 81       	ldd	r21, Y+7	; 0x07
    1946:	2c 81       	ldd	r18, Y+4	; 0x04
    1948:	3d 81       	ldd	r19, Y+5	; 0x05
    194a:	42 17       	cp	r20, r18
    194c:	53 07       	cpc	r21, r19
    194e:	7c f4       	brge	.+30     	; 0x196e <fputc+0x4a>
    1950:	e8 81       	ld	r30, Y
    1952:	f9 81       	ldd	r31, Y+1	; 0x01
    1954:	9f 01       	movw	r18, r30
    1956:	2f 5f       	subi	r18, 0xFF	; 255
    1958:	3f 4f       	sbci	r19, 0xFF	; 255
    195a:	39 83       	std	Y+1, r19	; 0x01
    195c:	28 83       	st	Y, r18
    195e:	10 83       	st	Z, r17
    1960:	06 c0       	rjmp	.+12     	; 0x196e <fputc+0x4a>
    1962:	e8 85       	ldd	r30, Y+8	; 0x08
    1964:	f9 85       	ldd	r31, Y+9	; 0x09
    1966:	81 2f       	mov	r24, r17
    1968:	19 95       	eicall
    196a:	89 2b       	or	r24, r25
    196c:	29 f7       	brne	.-54     	; 0x1938 <fputc+0x14>
    196e:	2e 81       	ldd	r18, Y+6	; 0x06
    1970:	3f 81       	ldd	r19, Y+7	; 0x07
    1972:	2f 5f       	subi	r18, 0xFF	; 255
    1974:	3f 4f       	sbci	r19, 0xFF	; 255
    1976:	3f 83       	std	Y+7, r19	; 0x07
    1978:	2e 83       	std	Y+6, r18	; 0x06
    197a:	81 2f       	mov	r24, r17
    197c:	90 2f       	mov	r25, r16
    197e:	df 91       	pop	r29
    1980:	cf 91       	pop	r28
    1982:	1f 91       	pop	r17
    1984:	0f 91       	pop	r16
    1986:	08 95       	ret

00001988 <__ultoa_invert>:
    1988:	fa 01       	movw	r30, r20
    198a:	aa 27       	eor	r26, r26
    198c:	28 30       	cpi	r18, 0x08	; 8
    198e:	51 f1       	breq	.+84     	; 0x19e4 <__ultoa_invert+0x5c>
    1990:	20 31       	cpi	r18, 0x10	; 16
    1992:	81 f1       	breq	.+96     	; 0x19f4 <__ultoa_invert+0x6c>
    1994:	e8 94       	clt
    1996:	6f 93       	push	r22
    1998:	6e 7f       	andi	r22, 0xFE	; 254
    199a:	6e 5f       	subi	r22, 0xFE	; 254
    199c:	7f 4f       	sbci	r23, 0xFF	; 255
    199e:	8f 4f       	sbci	r24, 0xFF	; 255
    19a0:	9f 4f       	sbci	r25, 0xFF	; 255
    19a2:	af 4f       	sbci	r26, 0xFF	; 255
    19a4:	b1 e0       	ldi	r27, 0x01	; 1
    19a6:	3e d0       	rcall	.+124    	; 0x1a24 <__ultoa_invert+0x9c>
    19a8:	b4 e0       	ldi	r27, 0x04	; 4
    19aa:	3c d0       	rcall	.+120    	; 0x1a24 <__ultoa_invert+0x9c>
    19ac:	67 0f       	add	r22, r23
    19ae:	78 1f       	adc	r23, r24
    19b0:	89 1f       	adc	r24, r25
    19b2:	9a 1f       	adc	r25, r26
    19b4:	a1 1d       	adc	r26, r1
    19b6:	68 0f       	add	r22, r24
    19b8:	79 1f       	adc	r23, r25
    19ba:	8a 1f       	adc	r24, r26
    19bc:	91 1d       	adc	r25, r1
    19be:	a1 1d       	adc	r26, r1
    19c0:	6a 0f       	add	r22, r26
    19c2:	71 1d       	adc	r23, r1
    19c4:	81 1d       	adc	r24, r1
    19c6:	91 1d       	adc	r25, r1
    19c8:	a1 1d       	adc	r26, r1
    19ca:	20 d0       	rcall	.+64     	; 0x1a0c <__ultoa_invert+0x84>
    19cc:	09 f4       	brne	.+2      	; 0x19d0 <__ultoa_invert+0x48>
    19ce:	68 94       	set
    19d0:	3f 91       	pop	r19
    19d2:	2a e0       	ldi	r18, 0x0A	; 10
    19d4:	26 9f       	mul	r18, r22
    19d6:	11 24       	eor	r1, r1
    19d8:	30 19       	sub	r19, r0
    19da:	30 5d       	subi	r19, 0xD0	; 208
    19dc:	31 93       	st	Z+, r19
    19de:	de f6       	brtc	.-74     	; 0x1996 <__ultoa_invert+0xe>
    19e0:	cf 01       	movw	r24, r30
    19e2:	08 95       	ret
    19e4:	46 2f       	mov	r20, r22
    19e6:	47 70       	andi	r20, 0x07	; 7
    19e8:	40 5d       	subi	r20, 0xD0	; 208
    19ea:	41 93       	st	Z+, r20
    19ec:	b3 e0       	ldi	r27, 0x03	; 3
    19ee:	0f d0       	rcall	.+30     	; 0x1a0e <__ultoa_invert+0x86>
    19f0:	c9 f7       	brne	.-14     	; 0x19e4 <__ultoa_invert+0x5c>
    19f2:	f6 cf       	rjmp	.-20     	; 0x19e0 <__ultoa_invert+0x58>
    19f4:	46 2f       	mov	r20, r22
    19f6:	4f 70       	andi	r20, 0x0F	; 15
    19f8:	40 5d       	subi	r20, 0xD0	; 208
    19fa:	4a 33       	cpi	r20, 0x3A	; 58
    19fc:	18 f0       	brcs	.+6      	; 0x1a04 <__ultoa_invert+0x7c>
    19fe:	49 5d       	subi	r20, 0xD9	; 217
    1a00:	31 fd       	sbrc	r19, 1
    1a02:	40 52       	subi	r20, 0x20	; 32
    1a04:	41 93       	st	Z+, r20
    1a06:	02 d0       	rcall	.+4      	; 0x1a0c <__ultoa_invert+0x84>
    1a08:	a9 f7       	brne	.-22     	; 0x19f4 <__ultoa_invert+0x6c>
    1a0a:	ea cf       	rjmp	.-44     	; 0x19e0 <__ultoa_invert+0x58>
    1a0c:	b4 e0       	ldi	r27, 0x04	; 4
    1a0e:	a6 95       	lsr	r26
    1a10:	97 95       	ror	r25
    1a12:	87 95       	ror	r24
    1a14:	77 95       	ror	r23
    1a16:	67 95       	ror	r22
    1a18:	ba 95       	dec	r27
    1a1a:	c9 f7       	brne	.-14     	; 0x1a0e <__ultoa_invert+0x86>
    1a1c:	00 97       	sbiw	r24, 0x00	; 0
    1a1e:	61 05       	cpc	r22, r1
    1a20:	71 05       	cpc	r23, r1
    1a22:	08 95       	ret
    1a24:	9b 01       	movw	r18, r22
    1a26:	ac 01       	movw	r20, r24
    1a28:	0a 2e       	mov	r0, r26
    1a2a:	06 94       	lsr	r0
    1a2c:	57 95       	ror	r21
    1a2e:	47 95       	ror	r20
    1a30:	37 95       	ror	r19
    1a32:	27 95       	ror	r18
    1a34:	ba 95       	dec	r27
    1a36:	c9 f7       	brne	.-14     	; 0x1a2a <__ultoa_invert+0xa2>
    1a38:	62 0f       	add	r22, r18
    1a3a:	73 1f       	adc	r23, r19
    1a3c:	84 1f       	adc	r24, r20
    1a3e:	95 1f       	adc	r25, r21
    1a40:	a0 1d       	adc	r26, r0
    1a42:	08 95       	ret

00001a44 <_exit>:
    1a44:	f8 94       	cli

00001a46 <__stop_program>:
    1a46:	ff cf       	rjmp	.-2      	; 0x1a46 <__stop_program>
