# Performance Monitoring Events for the Fifth Generation Intel Core Processors Based on the Broadwell Microarchitecture - V25
# 10/1/2019 2:29:23 PM
# Copyright (c) 2007 - 2017 Intel Corporation. All rights reserved.
BitName	BitIndex	Type	Description	MATRIX_REG	BitsNotCombinedWith	Errata
DEMAND_DATA_RD	0	1	Counts demand data reads	0,1		na
DEMAND_RFO	1	1	Counts all demand data writes (RFOs)	0,1		BDM115
DEMAND_CODE_RD	2	1	Counts all demand code reads	0,1		na
COREWB	3	1	Counts writebacks (modified to exclusive)	0,1		na
PF_L2_DATA_RD	4	1	Counts prefetch (that bring data to L2) data reads	0,1		na
PF_L2_RFO	5	1	Counts all prefetch (that bring data to L2) RFOs	0,1		BDM115
PF_L2_CODE_RD	6	1	Counts all prefetch (that bring data to LLC only) code reads	0,1		na
PF_L3_DATA_RD	7	1	Counts all prefetch (that bring data to LLC only) data reads	0,1		na
PF_L3_RFO	8	1	Counts all prefetch (that bring data to LLC only) RFOs	0,1		na
PF_L3_CODE_RD	9	1	Counts prefetch (that bring data to LLC only) code reads	0,1		na
OTHER	15	1	Counts any other requests	0,1		na
ALL_PF_DATA_RD	4,7	1	Counts all prefetch data reads	0,1		na
ALL_PF_RFO	5,8	1	Counts prefetch RFOs	0,1		na
ALL_PF_CODE_RD	6,9	1	Counts all prefetch code reads	0,1		na
ALL_DATA_RD	0,4,7	1	Counts all demand & prefetch data reads	0,1		na
ALL_RFO	1,5,8	1	Counts all demand & prefetch RFOs	0,1		BDM115
ALL_CODE_RD	2,6,9	1	Counts all demand & prefetch code reads	0,1		na
ALL_READS	0,1,2,4,5,6,7,8,9	1	Counts all data/code/rfo reads (demand & prefetch)	0,1		na
ALL_REQUESTS	0,1,2,3,4,5,6,7,8,9,10,11,15	1	Counts all requests	0,1		na
ANY_RESPONSE	16	2	have any response type.	0,1		na
SUPPLIER_NONE	17	3		0,1		BDM115
L3_HIT_M	18	3		0,1	163,164,165,166,167,168,169,170,171	na
L3_HIT_E	19	3		0,1	163,164,165,166,167,168,169,170,171	na
L3_HIT_S	20	3		0,1	163,164,165,166,167,168,169,170,171	na
L3_HIT_F	21	3		0,1	163,164,165,166,167,168,169,170,171	na
L3_HIT	18,19,20,21	3		0,1		na
L3_MISS_LOCAL_DRAM	26	3		0,1		BDM115
L3_MISS	26,27,28,29	3		0,1	169,170,171	na
SNOOP_NONE	31	4		0,1		na
SNOOP_NOT_NEEDED	32	4		0,1		na
SNOOP_MISS	33	4		0,1		na
SNOOP_HIT_NO_FWD	34	4		0,1		na
SNOOP_HIT_WITH_FWD	35	4		0,1	na	na
SNOOP_HITM	36	4		0,1		na
SNOOP_NON_DRAM	37	4		0,1		na
ANY_SNOOP	31,32,33,34,35,36,37	4		0,1		na
SUPPLIER_NONE.SNOOP_NONE	17,31	2		tbd	na	na
SUPPLIER_NONE.SNOOP_NOT_NEEDED	17,32	2		tbd	na	na
SUPPLIER_NONE.SNOOP_MISS	17,33	2		tbd	na	na
SUPPLIER_NONE.SNOOP_HIT_NO_FWD	17,34	2		tbd	na	na
SUPPLIER_NONE.SNOOP_HITM	17,36	2		tbd	na	na
SUPPLIER_NONE.SNOOP_NON_DRAM	17,37	2		tbd	na	na
SUPPLIER_NONE.ANY_SNOOP	17,31,32,33,34,35,36,37	2		tbd	na	na
L3_HIT.SNOOP_NONE	18,19,20,21,31	2	hit in the L3 with no details on snoop-related information.	tbd	na	na
L3_HIT.SNOOP_NOT_NEEDED	18,19,20,21,32	2	hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.	tbd	na	na
L3_HIT.SNOOP_MISS	18,19,20,21,33	2	hit in the L3 with a snoop miss response.	tbd	na	na
L3_HIT.SNOOP_HIT_NO_FWD	18,19,20,21,34	2	hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded.	tbd	na	na
L3_HIT.SNOOP_HITM	18,19,20,21,36	2		tbd	na	na
L3_HIT.SNOOP_NON_DRAM	18,19,20,21,37	2	hit in the L3 and the target was non-DRAM system address.	tbd	na	na
L3_HIT.ANY_SNOOP	18,19,20,21,31,32,33,34,35,36,37	2	hit in the L3.	tbd	na	na
L3_MISS_LOCAL_DRAM.SNOOP_NONE	26,31	2		tbd	na	na
L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED	26,32	2		tbd	na	na
L3_MISS_LOCAL_DRAM.SNOOP_MISS	26,33	2		tbd	na	na
L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD	26,34	2		tbd	na	na
L3_MISS_LOCAL_DRAM.SNOOP_HITM	26,36	2		tbd	na	na
L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM	26,37	2		tbd	na	na
L3_MISS_LOCAL_DRAM.ANY_SNOOP	26,31,32,33,34,35,36,37	2		tbd	na	na
L3_MISS.SNOOP_NONE	26,27,28,29,31	2	miss the L3 with no details on snoop-related information.	tbd	na	na
L3_MISS.SNOOP_NOT_NEEDED	26,27,28,29,32	2		tbd	na	na
L3_MISS.SNOOP_MISS	26,27,28,29,33	2	miss the L3 with a snoop miss response.	tbd	na	na
L3_MISS.SNOOP_HIT_NO_FWD	26,27,28,29,34	2		tbd	na	na
