
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/benes_ip_maker'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xcu280-fsvh2892-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14792
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3205.316 ; gain = 173.715 ; free physical = 25492 ; free virtual = 49476
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/synth_1/.Xil/Vivado-14586-baldur/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (1#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/synth_1/.Xil/Vivado-14586-baldur/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_novel_axi_0_0' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/synth_1/.Xil/Vivado-14586-baldur/realtime/design_1_novel_axi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_novel_axi_0_0' (2#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/synth_1/.Xil/Vivado-14586-baldur/realtime/design_1_novel_axi_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 's00_axi_bid' of module 'design_1_novel_axi_0_0' is unconnected for instance 'novel_axi_0' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/synth/design_1.v:189]
WARNING: [Synth 8-7071] port 's00_axi_buser' of module 'design_1_novel_axi_0_0' is unconnected for instance 'novel_axi_0' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/synth/design_1.v:189]
WARNING: [Synth 8-7071] port 's00_axi_rid' of module 'design_1_novel_axi_0_0' is unconnected for instance 'novel_axi_0' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/synth/design_1.v:189]
WARNING: [Synth 8-7071] port 's00_axi_ruser' of module 'design_1_novel_axi_0_0' is unconnected for instance 'novel_axi_0' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/synth/design_1.v:189]
WARNING: [Synth 8-7023] instance 'novel_axi_0' of module 'design_1_novel_axi_0_0' has 46 connections declared, but only 42 given [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/synth/design_1.v:189]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_ds_buf_0' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/synth_1/.Xil/Vivado-14586-baldur/realtime/design_1_util_ds_buf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_ds_buf_0' (3#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/synth_1/.Xil/Vivado-14586-baldur/realtime/design_1_util_ds_buf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/synth_1/.Xil/Vivado-14586-baldur/realtime/design_1_xdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0' (4#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/synth_1/.Xil/Vivado-14586-baldur/realtime/design_1_xdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'user_lnk_up' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/synth/design_1.v:237]
WARNING: [Synth 8-7071] port 'usr_irq_ack' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/synth/design_1.v:237]
WARNING: [Synth 8-7071] port 'msi_enable' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/synth/design_1.v:237]
WARNING: [Synth 8-7071] port 'msi_vector_width' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/synth/design_1.v:237]
WARNING: [Synth 8-7071] port 'cfg_mgmt_read_data' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/synth/design_1.v:237]
WARNING: [Synth 8-7071] port 'cfg_mgmt_read_write_done' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/synth/design_1.v:237]
WARNING: [Synth 8-7023] instance 'xdma_0' of module 'design_1_xdma_0_0' has 56 connections declared, but only 50 given [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/synth/design_1.v:237]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (5#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (6#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3252.223 ; gain = 220.621 ; free physical = 25528 ; free virtual = 49512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3270.035 ; gain = 238.434 ; free physical = 26256 ; free virtual = 50240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3270.035 ; gain = 238.434 ; free physical = 26255 ; free virtual = 50239
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3270.035 ; gain = 0.000 ; free physical = 26204 ; free virtual = 50189
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_novel_axi_0_0/design_1_novel_axi_0_0/design_1_novel_axi_0_0_in_context.xdc] for cell 'design_1_i/novel_axi_0'
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_novel_axi_0_0/design_1_novel_axi_0_0/design_1_novel_axi_0_0_in_context.xdc] for cell 'design_1_i/novel_axi_0'
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc] for cell 'design_1_i/xdma_0'
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc] for cell 'design_1_i/xdma_0'
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0/design_1_util_ds_buf_0_in_context.xdc] for cell 'design_1_i/util_ds_buf'
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0/design_1_util_ds_buf_0_in_context.xdc] for cell 'design_1_i/util_ds_buf'
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3385.566 ; gain = 0.000 ; free physical = 26120 ; free virtual = 50110
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.566 ; gain = 0.000 ; free physical = 26120 ; free virtual = 50110
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3385.566 ; gain = 353.965 ; free physical = 26218 ; free virtual = 50209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3385.566 ; gain = 353.965 ; free physical = 26218 ; free virtual = 50209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxn[0]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxn[0]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxn[1]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxn[1]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxn[2]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxn[2]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxn[3]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxn[3]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxn[4]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxn[4]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxn[5]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxn[5]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxn[6]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxn[6]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxn[7]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxn[7]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxp[0]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxp[0]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxp[1]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxp[1]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxp[2]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxp[2]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxp[3]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxp[3]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxp[4]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxp[4]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxp[5]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxp[5]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxp[6]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxp[6]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_rxp[7]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_rxp[7]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txn[0]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txn[0]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txn[1]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txn[1]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txn[2]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txn[2]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txn[3]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txn[3]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txn[4]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txn[4]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txn[5]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txn[5]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txn[6]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txn[6]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txn[7]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txn[7]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txp[0]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txp[0]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txp[1]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txp[1]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txp[2]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txp[2]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txp[3]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txp[3]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txp[4]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txp[4]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txp[5]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txp[5]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txp[6]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txp[6]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for pci_express_x8_txp[7]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_express_x8_txp[7]. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_refclk_clk_n. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0/design_1_util_ds_buf_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_refclk_clk_n. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0/design_1_util_ds_buf_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_refclk_clk_p. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0/design_1_util_ds_buf_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_refclk_clk_p. (constraint file  /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0/design_1_util_ds_buf_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/novel_axi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_ds_buf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3385.566 ; gain = 353.965 ; free physical = 26218 ; free virtual = 50209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3385.566 ; gain = 353.965 ; free physical = 26221 ; free virtual = 50213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3385.566 ; gain = 353.965 ; free physical = 26206 ; free virtual = 50201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3744.496 ; gain = 712.895 ; free physical = 25720 ; free virtual = 49710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3744.496 ; gain = 712.895 ; free physical = 25719 ; free virtual = 49710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3763.527 ; gain = 731.926 ; free physical = 25717 ; free virtual = 49707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3769.465 ; gain = 737.863 ; free physical = 25725 ; free virtual = 49715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3769.465 ; gain = 737.863 ; free physical = 25725 ; free virtual = 49715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3769.465 ; gain = 737.863 ; free physical = 25725 ; free virtual = 49715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3769.465 ; gain = 737.863 ; free physical = 25725 ; free virtual = 49715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3769.465 ; gain = 737.863 ; free physical = 25725 ; free virtual = 49715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3769.465 ; gain = 737.863 ; free physical = 25725 ; free virtual = 49715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |design_1_axi_smc_0     |         1|
|2     |design_1_novel_axi_0_0 |         1|
|3     |design_1_util_ds_buf_0 |         1|
|4     |design_1_xdma_0_0      |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |design_1_axi_smc     |     1|
|2     |design_1_novel_axi_0 |     1|
|3     |design_1_util_ds_buf |     1|
|4     |design_1_xdma_0      |     1|
|5     |IBUF                 |     1|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3769.465 ; gain = 737.863 ; free physical = 25725 ; free virtual = 49715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3769.465 ; gain = 622.332 ; free physical = 25755 ; free virtual = 49745
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3769.473 ; gain = 737.863 ; free physical = 25765 ; free virtual = 49755
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3785.402 ; gain = 0.000 ; free physical = 25848 ; free virtual = 49839
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3835.723 ; gain = 0.000 ; free physical = 25750 ; free virtual = 49738
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 3835.723 ; gain = 1486.484 ; free physical = 25882 ; free virtual = 49870
INFO: [Common 17-1381] The checkpoint '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 28 13:54:33 2023...
