#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1018-g94b503fc)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x558976405f30 .scope module, "mem_reg_tb" "mem_reg_tb" 2 3;
 .timescale 0 0;
v0x55897645acd0_0 .var "clk", 0 0;
v0x55897645ad90_0 .var/i "i", 31 0;
v0x55897645ae50_0 .var "in", 15 0;
v0x55897645af50_0 .net "out1", 15 0, L_0x55897645b710;  1 drivers
v0x55897645b020_0 .net "out2", 15 0, L_0x55897645ba80;  1 drivers
v0x55897645b0c0_0 .var "rst", 0 0;
v0x55897645b190_0 .var "src1", 2 0;
v0x55897645b260_0 .var "src2", 2 0;
v0x55897645b330_0 .var "tgt", 2 0;
v0x55897645b400_0 .var "writeEn", 0 0;
S_0x558976403da0 .scope module, "tud" "mem_reg" 2 16, 3 24 0, S_0x558976405f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out1";
    .port_info 1 /OUTPUT 16 "out2";
    .port_info 2 /INPUT 3 "src1";
    .port_info 3 /INPUT 3 "src2";
    .port_info 4 /INPUT 3 "tgt";
    .port_info 5 /INPUT 16 "in";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "writeEn";
    .port_info 8 /INPUT 1 "rst";
L_0x55897645b710 .functor BUFZ 16, L_0x55897645b4d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55897645ba80 .functor BUFZ 16, L_0x55897645b820, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x558976430020_0 .net *"_ivl_0", 15 0, L_0x55897645b4d0;  1 drivers
v0x558976459e00_0 .net *"_ivl_10", 4 0, L_0x55897645b8c0;  1 drivers
L_0x7fd220183060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558976459ee0_0 .net *"_ivl_13", 1 0, L_0x7fd220183060;  1 drivers
v0x558976459fa0_0 .net *"_ivl_2", 4 0, L_0x55897645b5d0;  1 drivers
L_0x7fd220183018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55897645a080_0 .net *"_ivl_5", 1 0, L_0x7fd220183018;  1 drivers
v0x55897645a1b0_0 .net *"_ivl_8", 15 0, L_0x55897645b820;  1 drivers
v0x55897645a290_0 .net "clk", 0 0, v0x55897645acd0_0;  1 drivers
v0x55897645a350_0 .var/i "i", 31 0;
v0x55897645a430_0 .net "in", 15 0, v0x55897645ae50_0;  1 drivers
v0x55897645a510 .array "memory", 8 0, 15 0;
v0x55897645a5d0_0 .net "out1", 15 0, L_0x55897645b710;  alias, 1 drivers
v0x55897645a6b0_0 .net "out2", 15 0, L_0x55897645ba80;  alias, 1 drivers
v0x55897645a790_0 .net "rst", 0 0, v0x55897645b0c0_0;  1 drivers
v0x55897645a850_0 .net "src1", 2 0, v0x55897645b190_0;  1 drivers
v0x55897645a930_0 .net "src2", 2 0, v0x55897645b260_0;  1 drivers
v0x55897645aa10_0 .net "tgt", 2 0, v0x55897645b330_0;  1 drivers
v0x55897645aaf0_0 .net "writeEn", 0 0, v0x55897645b400_0;  1 drivers
E_0x558976443800 .event posedge, v0x55897645a290_0;
L_0x55897645b4d0 .array/port v0x55897645a510, L_0x55897645b5d0;
L_0x55897645b5d0 .concat [ 3 2 0 0], v0x55897645b190_0, L_0x7fd220183018;
L_0x55897645b820 .array/port v0x55897645a510, L_0x55897645b8c0;
L_0x55897645b8c0 .concat [ 3 2 0 0], v0x55897645b260_0, L_0x7fd220183060;
S_0x55897642fe40 .scope begin, "write_block" "write_block" 3 44, 3 44 0, S_0x558976403da0;
 .timescale 0 0;
    .scope S_0x558976403da0;
T_0 ;
    %wait E_0x558976443800;
    %fork t_1, S_0x55897642fe40;
    %jmp t_0;
    .scope S_0x55897642fe40;
t_1 ;
    %load/vec4 v0x55897645a790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55897645a350_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55897645a350_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x55897645a350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55897645a510, 0, 4;
    %load/vec4 v0x55897645a350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55897645a350_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55897645aaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55897645aa10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x55897645a430_0;
    %load/vec4 v0x55897645aa10_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55897645a510, 4, 0;
T_0.6 ;
T_0.4 ;
T_0.1 ;
    %end;
    .scope S_0x558976403da0;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x558976405f30;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55897645acd0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x558976405f30;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x55897645acd0_0;
    %inv;
    %store/vec4 v0x55897645acd0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x558976405f30;
T_3 ;
    %vpi_call 2 24 "$dumpfile", "testbenches/mem_reg.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558976405f30 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55897645b260_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55897645b400_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55897645ad90_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55897645ad90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x55897645ad90_0;
    %pushi/vec4 2, 0, 32;
    %pow/s;
    %addi 10, 0, 32;
    %pad/s 16;
    %store/vec4 v0x55897645ae50_0, 0, 16;
    %load/vec4 v0x55897645ad90_0;
    %pad/s 3;
    %store/vec4 v0x55897645b330_0, 0, 3;
    %delay 2, 0;
    %load/vec4 v0x55897645ad90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55897645ad90_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55897645b400_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55897645ad90_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x55897645ad90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x55897645ad90_0;
    %pad/s 3;
    %store/vec4 v0x55897645b190_0, 0, 3;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55897645ad90_0;
    %sub;
    %pad/s 3;
    %store/vec4 v0x55897645b260_0, 0, 3;
    %delay 2, 0;
    %load/vec4 v0x55897645ad90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55897645ad90_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbenches/mem_reg_tb.v";
    "mem_reg.v";
