INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [H:/ELC2137/DL202010_meyers/Lab05 Vivado/Lab05_project/Lab05_project.srcs/sources_1/new/addersub.sv:41]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MEYERSM/Downloads/addersub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub_test
