##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for SPIM_1_IntClock
		4.2::Critical Path Report for timer_clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SPIM_1_IntClock:R vs. SPIM_1_IntClock:R)
		5.2::Critical Path Report for (timer_clock_1:R vs. timer_clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK        | N/A                   | Target: 48.00 MHz  | 
Clock: CyILO            | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO            | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK     | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT        | N/A                   | Target: 48.00 MHz  | 
Clock: SPIM_1_IntClock  | Frequency: 70.47 MHz  | Target: 4.80 MHz   | 
Clock: timer_clock_1    | Frequency: 61.89 MHz  | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
SPIM_1_IntClock  SPIM_1_IntClock  208333           194142      N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock_1    timer_clock_1    1e+008           99983843    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase   
---------------  ------------  -----------------  
LEDdata(0)_PAD   30970         SPIM_1_IntClock:R  
LEDdata(0)_PAD   29725         CyBUS_CLK:R        
LEDdata2(0)_PAD  31862         SPIM_1_IntClock:R  
LEDdata2(0)_PAD  30589         CyBUS_CLK:R        


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for SPIM_1_IntClock
*********************************************
Clock: SPIM_1_IntClock
Frequency: 70.47 MHz | Target: 4.80 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_1:BSPIM:RxStsReg\/clock
Path slack     : 194142p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13691
-------------------------------------   ----- 
End-of-path arrival time (ps)           13691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell     1940   1940  194142  RISE       1
\SPIM_1:BSPIM:rx_status_6\/main_0  macrocell11    6086   8026  194142  RISE       1
\SPIM_1:BSPIM:rx_status_6\/q       macrocell11    3350  11376  194142  RISE       1
\SPIM_1:BSPIM:RxStsReg\/status_6   statusicell7   2315  13691  194142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:RxStsReg\/clock                              statusicell7        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for timer_clock_1
*******************************************
Clock: timer_clock_1
Frequency: 61.89 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99983843p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11927
-------------------------------------   ----- 
End-of-path arrival time (ps)           11927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell9    3297   6797  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    5130  11927  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0  11927  99983843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell10      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SPIM_1_IntClock:R vs. SPIM_1_IntClock:R)
***********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_1:BSPIM:RxStsReg\/clock
Path slack     : 194142p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13691
-------------------------------------   ----- 
End-of-path arrival time (ps)           13691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell     1940   1940  194142  RISE       1
\SPIM_1:BSPIM:rx_status_6\/main_0  macrocell11    6086   8026  194142  RISE       1
\SPIM_1:BSPIM:rx_status_6\/q       macrocell11    3350  11376  194142  RISE       1
\SPIM_1:BSPIM:RxStsReg\/status_6   statusicell7   2315  13691  194142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:RxStsReg\/clock                              statusicell7        0      0  RISE       1


5.2::Critical Path Report for (timer_clock_1:R vs. timer_clock_1:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99983843p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11927
-------------------------------------   ----- 
End-of-path arrival time (ps)           11927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell9    3297   6797  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    5130  11927  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0  11927  99983843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell10      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_1:BSPIM:RxStsReg\/clock
Path slack     : 194142p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13691
-------------------------------------   ----- 
End-of-path arrival time (ps)           13691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell     1940   1940  194142  RISE       1
\SPIM_1:BSPIM:rx_status_6\/main_0  macrocell11    6086   8026  194142  RISE       1
\SPIM_1:BSPIM:rx_status_6\/q       macrocell11    3350  11376  194142  RISE       1
\SPIM_1:BSPIM:RxStsReg\/status_6   statusicell7   2315  13691  194142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:RxStsReg\/clock                              statusicell7        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 194245p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 199853

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5609
-------------------------------------   ---- 
End-of-path arrival time (ps)           5609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q             macrocell19      1250   1250  194245  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell12   4359   5609  194245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell12      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u0\/clock
Path slack     : 194246p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 199853

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5607
-------------------------------------   ---- 
End-of-path arrival time (ps)           5607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q             macrocell19      1250   1250  194245  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell11   4357   5607  194246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell11      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 194442p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 199853

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q             macrocell20      1250   1250  194442  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell12   4161   5411  194442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell12      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u0\/clock
Path slack     : 194683p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 199853

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q             macrocell18      1250   1250  194683  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell11   3920   5170  194683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell11      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u0\/clock
Path slack     : 194717p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 199853

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q             macrocell20      1250   1250  194442  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell11   3887   5137  194717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell11      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 194820p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 199853

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q             macrocell18      1250   1250  194683  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell12   3783   5033  194820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell12      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 195345p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12488
-------------------------------------   ----- 
End-of-path arrival time (ps)           12488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4    count7cell     1940   1940  194142  RISE       1
\SPIM_1:BSPIM:dpcounter_one\/main_0  macrocell8     4863   6803  195345  RISE       1
\SPIM_1:BSPIM:dpcounter_one\/q       macrocell8     3350  10153  195345  RISE       1
\SPIM_1:BSPIM:TxStsReg\/status_3     statusicell6   2335  12488  195345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:TxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/so_comb
Path End       : \SPIM_1:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SPIM_1:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 195452p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9371
-------------------------------------   ---- 
End-of-path arrival time (ps)           9371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell12      0      0  RISE       1

Data path
pin name                           model name      delay     AT   slack  edge  Fanout
---------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/so_comb  datapathcell12   5360   5360  195452  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/main_3  macrocell22      4011   9371  195452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/so_comb
Path End       : \SPIM_1:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SPIM_1:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 195452p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9371
-------------------------------------   ---- 
End-of-path arrival time (ps)           9371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell12      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/so_comb       datapathcell12   5360   5360  195452  RISE       1
\SPIM_1:BSPIM:mosi_from_dp_reg\/main_0  macrocell25      4011   9371  195452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_from_dp_reg\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 195996p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 207833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11837
-------------------------------------   ----- 
End-of-path arrival time (ps)           11837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q           macrocell19    1250   1250  194245  RISE       1
\SPIM_1:BSPIM:tx_status_0\/main_1  macrocell9     4340   5590  195996  RISE       1
\SPIM_1:BSPIM:tx_status_0\/q       macrocell9     3350   8940  195996  RISE       1
\SPIM_1:BSPIM:TxStsReg\/status_0   statusicell6   2897  11837  195996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:TxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/so_comb
Path End       : \SPIM_1:BSPIM:mosi_pre_reg\/main_3
Capture Clock  : \SPIM_1:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 196209p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8614
-------------------------------------   ---- 
End-of-path arrival time (ps)           8614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell12      0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/so_comb   datapathcell12   5360   5360  195452  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/main_3  macrocell23      3254   8614  196209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 196670p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8154
-------------------------------------   ---- 
End-of-path arrival time (ps)           8154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q          macrocell19   1250   1250  194245  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_1  macrocell27   6904   8154  196670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 196670p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8154
-------------------------------------   ---- 
End-of-path arrival time (ps)           8154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q        macrocell19   1250   1250  194245  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_1  macrocell28   6904   8154  196670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 196679p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8145
-------------------------------------   ---- 
End-of-path arrival time (ps)           8145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell12   3580   3580  196679  RISE       1
\SPIM_1:BSPIM:state_2\/main_8               macrocell18      4565   8145  196679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:is_spi_done\/main_8
Capture Clock  : \SPIM_1:BSPIM:is_spi_done\/clock_0
Path slack     : 196679p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8145
-------------------------------------   ---- 
End-of-path arrival time (ps)           8145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell12   3580   3580  196679  RISE       1
\SPIM_1:BSPIM:is_spi_done\/main_8           macrocell26      4565   8145  196679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:is_spi_done\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 196778p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8046
-------------------------------------   ---- 
End-of-path arrival time (ps)           8046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  194142  RISE       1
\SPIM_1:BSPIM:state_2\/main_3      macrocell18   6106   8046  196778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:is_spi_done\/main_3
Capture Clock  : \SPIM_1:BSPIM:is_spi_done\/clock_0
Path slack     : 196778p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8046
-------------------------------------   ---- 
End-of-path arrival time (ps)           8046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  194142  RISE       1
\SPIM_1:BSPIM:is_spi_done\/main_3  macrocell26   6106   8046  196778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:is_spi_done\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:load_rx_data\/main_0
Capture Clock  : \SPIM_1:BSPIM:load_rx_data\/clock_0
Path slack     : 196796p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8027
-------------------------------------   ---- 
End-of-path arrival time (ps)           8027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4   count7cell    1940   1940  194142  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_0  macrocell17   6087   8027  196796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_rx_data\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 196796p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8027
-------------------------------------   ---- 
End-of-path arrival time (ps)           8027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  194142  RISE       1
\SPIM_1:BSPIM:state_1\/main_3      macrocell19   6087   8027  196796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 196924p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7899
-------------------------------------   ---- 
End-of-path arrival time (ps)           7899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  194142  RISE       1
\SPIM_1:BSPIM:load_cond\/main_3    macrocell24   5959   7899  196924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SPIM_1:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 197201p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7622
-------------------------------------   ---- 
End-of-path arrival time (ps)           7622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q           macrocell19   1250   1250  194245  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/main_1  macrocell22   6372   7622  197201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 197506p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7318
-------------------------------------   ---- 
End-of-path arrival time (ps)           7318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell12   3580   3580  196679  RISE       1
\SPIM_1:BSPIM:state_1\/main_8               macrocell19      3738   7318  197506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 197506p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7318
-------------------------------------   ---- 
End-of-path arrival time (ps)           7318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell12   3580   3580  196679  RISE       1
\SPIM_1:BSPIM:state_0\/main_3               macrocell20      3738   7318  197506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SPIM_1:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 197946p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q           macrocell20   1250   1250  194442  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/main_2  macrocell22   5627   6877  197946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 198020p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  194142  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_3   macrocell27   4863   6803  198020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:mosi_pre_reg\/main_4
Capture Clock  : \SPIM_1:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 198039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4   count7cell    1940   1940  194142  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/main_4  macrocell23   4844   6784  198039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_449/main_2
Capture Clock  : Net_449/clock_0
Path slack     : 198066p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6757
-------------------------------------   ---- 
End-of-path arrival time (ps)           6757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell20   1250   1250  194442  RISE       1
Net_449/main_2            macrocell21   5507   6757  198066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_449/clock_0                                            macrocell21         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 198066p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6757
-------------------------------------   ---- 
End-of-path arrival time (ps)           6757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q         macrocell20   1250   1250  194442  RISE       1
\SPIM_1:BSPIM:load_cond\/main_2  macrocell24   5507   6757  198066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPIM_1:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 198127p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q            macrocell19   1250   1250  194245  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/main_1  macrocell23   5446   6696  198127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SPIM_1:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 198127p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q           macrocell18   1250   1250  194683  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/main_0  macrocell22   5446   6696  198127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_449/main_1
Capture Clock  : Net_449/clock_0
Path slack     : 198128p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6695
-------------------------------------   ---- 
End-of-path arrival time (ps)           6695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell19   1250   1250  194245  RISE       1
Net_449/main_1            macrocell21   5445   6695  198128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_449/clock_0                                            macrocell21         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 198128p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6695
-------------------------------------   ---- 
End-of-path arrival time (ps)           6695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q         macrocell19   1250   1250  194245  RISE       1
\SPIM_1:BSPIM:load_cond\/main_1  macrocell24   5445   6695  198128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 198249p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  195612  RISE       1
\SPIM_1:BSPIM:state_2\/main_6      macrocell18   4634   6574  198249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:is_spi_done\/main_6
Capture Clock  : \SPIM_1:BSPIM:is_spi_done\/clock_0
Path slack     : 198249p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  195612  RISE       1
\SPIM_1:BSPIM:is_spi_done\/main_6  macrocell26   4634   6574  198249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:is_spi_done\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:load_rx_data\/main_3
Capture Clock  : \SPIM_1:BSPIM:load_rx_data\/clock_0
Path slack     : 198269p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6554
-------------------------------------   ---- 
End-of-path arrival time (ps)           6554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1   count7cell    1940   1940  195612  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_3  macrocell17   4614   6554  198269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_rx_data\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 198269p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6554
-------------------------------------   ---- 
End-of-path arrival time (ps)           6554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  195612  RISE       1
\SPIM_1:BSPIM:state_1\/main_6      macrocell19   4614   6554  198269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 198412p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  196098  RISE       1
\SPIM_1:BSPIM:state_2\/main_7      macrocell18   4471   6411  198412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:is_spi_done\/main_7
Capture Clock  : \SPIM_1:BSPIM:is_spi_done\/clock_0
Path slack     : 198412p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  196098  RISE       1
\SPIM_1:BSPIM:is_spi_done\/main_7  macrocell26   4471   6411  198412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:is_spi_done\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 198414p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           6409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  195773  RISE       1
\SPIM_1:BSPIM:state_2\/main_5      macrocell18   4469   6409  198414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:is_spi_done\/main_5
Capture Clock  : \SPIM_1:BSPIM:is_spi_done\/clock_0
Path slack     : 198414p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           6409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  195773  RISE       1
\SPIM_1:BSPIM:is_spi_done\/main_5  macrocell26   4469   6409  198414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:is_spi_done\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 198418p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  195787  RISE       1
\SPIM_1:BSPIM:state_2\/main_4      macrocell18   4465   6405  198418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:is_spi_done\/main_4
Capture Clock  : \SPIM_1:BSPIM:is_spi_done\/clock_0
Path slack     : 198418p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  195787  RISE       1
\SPIM_1:BSPIM:is_spi_done\/main_4  macrocell26   4465   6405  198418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:is_spi_done\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:load_rx_data\/main_4
Capture Clock  : \SPIM_1:BSPIM:load_rx_data\/clock_0
Path slack     : 198420p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6404
-------------------------------------   ---- 
End-of-path arrival time (ps)           6404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0   count7cell    1940   1940  196098  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_4  macrocell17   4464   6404  198420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_rx_data\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 198420p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6404
-------------------------------------   ---- 
End-of-path arrival time (ps)           6404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  196098  RISE       1
\SPIM_1:BSPIM:state_1\/main_7      macrocell19   4464   6404  198420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:load_rx_data\/main_2
Capture Clock  : \SPIM_1:BSPIM:load_rx_data\/clock_0
Path slack     : 198428p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6396
-------------------------------------   ---- 
End-of-path arrival time (ps)           6396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2   count7cell    1940   1940  195773  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_2  macrocell17   4456   6396  198428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_rx_data\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 198428p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6396
-------------------------------------   ---- 
End-of-path arrival time (ps)           6396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  195773  RISE       1
\SPIM_1:BSPIM:state_1\/main_5      macrocell19   4456   6396  198428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 198713p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell19   1250   1250  194245  RISE       1
\SPIM_1:BSPIM:state_2\/main_1  macrocell18   4860   6110  198713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:is_spi_done\/main_1
Capture Clock  : \SPIM_1:BSPIM:is_spi_done\/clock_0
Path slack     : 198713p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q           macrocell19   1250   1250  194245  RISE       1
\SPIM_1:BSPIM:is_spi_done\/main_1  macrocell26   4860   6110  198713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:is_spi_done\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_448/main_1
Capture Clock  : Net_448/clock_0
Path slack     : 198713p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell19   1250   1250  194245  RISE       1
Net_448/main_1            macrocell29   4860   6110  198713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_448/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SPIM_1:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 198726p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q            macrocell18   1250   1250  194683  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/main_0  macrocell23   4847   6097  198726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:load_rx_data\/main_1
Capture Clock  : \SPIM_1:BSPIM:load_rx_data\/clock_0
Path slack     : 198762p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6061
-------------------------------------   ---- 
End-of-path arrival time (ps)           6061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3   count7cell    1940   1940  195787  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_1  macrocell17   4121   6061  198762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_rx_data\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 198762p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6061
-------------------------------------   ---- 
End-of-path arrival time (ps)           6061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  195787  RISE       1
\SPIM_1:BSPIM:state_1\/main_4      macrocell19   4121   6061  198762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:mosi_pre_reg\/main_2
Capture Clock  : \SPIM_1:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 198870p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5953
-------------------------------------   ---- 
End-of-path arrival time (ps)           5953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q            macrocell20   1250   1250  194442  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/main_2  macrocell23   4703   5953  198870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 198886p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q          macrocell20   1250   1250  194442  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_2  macrocell27   4687   5937  198886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 198886p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q        macrocell20   1250   1250  194442  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_2  macrocell28   4687   5937  198886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 198903p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5920
-------------------------------------   ---- 
End-of-path arrival time (ps)           5920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q          macrocell18   1250   1250  194683  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_0  macrocell27   4670   5920  198903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 198903p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5920
-------------------------------------   ---- 
End-of-path arrival time (ps)           5920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q        macrocell18   1250   1250  194683  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_0  macrocell28   4670   5920  198903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_449/main_0
Capture Clock  : Net_449/clock_0
Path slack     : 199059p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell18   1250   1250  194683  RISE       1
Net_449/main_0            macrocell21   4514   5764  199059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_449/clock_0                                            macrocell21         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 199059p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q         macrocell18   1250   1250  194683  RISE       1
\SPIM_1:BSPIM:load_cond\/main_0  macrocell24   4514   5764  199059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 199234p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell19   1250   1250  194245  RISE       1
\SPIM_1:BSPIM:state_1\/main_1  macrocell19   4340   5590  199234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 199234p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell19   1250   1250  194245  RISE       1
\SPIM_1:BSPIM:state_0\/main_1  macrocell20   4340   5590  199234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 199490p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  196098  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_7   macrocell27   3393   5333  199490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 199496p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  195787  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_4   macrocell27   3387   5327  199496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 199496p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  195612  RISE       1
\SPIM_1:BSPIM:load_cond\/main_6    macrocell24   3387   5327  199496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:mosi_pre_reg\/main_8
Capture Clock  : \SPIM_1:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 199498p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5326
-------------------------------------   ---- 
End-of-path arrival time (ps)           5326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0   count7cell    1940   1940  196098  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/main_8  macrocell23   3386   5326  199498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:mosi_pre_reg\/main_7
Capture Clock  : \SPIM_1:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 199499p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1   count7cell    1940   1940  195612  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/main_7  macrocell23   3385   5325  199499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 199519p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5304
-------------------------------------   ---- 
End-of-path arrival time (ps)           5304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  195787  RISE       1
\SPIM_1:BSPIM:load_cond\/main_4    macrocell24   3364   5304  199519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:cnt_enable\/q
Path End       : \SPIM_1:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_1:BSPIM:BitCounter\/clock
Path slack     : 199637p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -4060
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:cnt_enable\/q       macrocell27   1250   1250  199637  RISE       1
\SPIM_1:BSPIM:BitCounter\/enable  count7cell    3386   4636  199637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 199647p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  195612  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_6   macrocell27   3236   5176  199647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 199653p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  195773  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_5   macrocell27   3230   5170  199653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 199653p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell18   1250   1250  194683  RISE       1
\SPIM_1:BSPIM:state_1\/main_0  macrocell19   3920   5170  199653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 199653p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell18   1250   1250  194683  RISE       1
\SPIM_1:BSPIM:state_0\/main_0  macrocell20   3920   5170  199653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 199661p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  196098  RISE       1
\SPIM_1:BSPIM:load_cond\/main_7    macrocell24   3222   5162  199661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:mosi_pre_reg\/main_6
Capture Clock  : \SPIM_1:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 199667p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2   count7cell    1940   1940  195773  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/main_6  macrocell23   3217   5157  199667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 199667p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  195773  RISE       1
\SPIM_1:BSPIM:load_cond\/main_5    macrocell24   3217   5157  199667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:mosi_pre_reg\/main_5
Capture Clock  : \SPIM_1:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 199672p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5152
-------------------------------------   ---- 
End-of-path arrival time (ps)           5152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3   count7cell    1940   1940  195787  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/main_5  macrocell23   3212   5152  199672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 199814p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell18   1250   1250  194683  RISE       1
\SPIM_1:BSPIM:state_2\/main_0  macrocell18   3760   5010  199814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:is_spi_done\/main_0
Capture Clock  : \SPIM_1:BSPIM:is_spi_done\/clock_0
Path slack     : 199814p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q           macrocell18   1250   1250  194683  RISE       1
\SPIM_1:BSPIM:is_spi_done\/main_0  macrocell26   3760   5010  199814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:is_spi_done\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_448/main_0
Capture Clock  : Net_448/clock_0
Path slack     : 199814p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell18   1250   1250  194683  RISE       1
Net_448/main_0            macrocell29   3760   5010  199814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_448/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:is_spi_done\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 199878p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:is_spi_done\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:is_spi_done\/q      macrocell26   1250   1250  199878  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_8  macrocell27   3696   4946  199878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 199964p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell20   1250   1250  194442  RISE       1
\SPIM_1:BSPIM:state_2\/main_2  macrocell18   3609   4859  199964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:is_spi_done\/main_2
Capture Clock  : \SPIM_1:BSPIM:is_spi_done\/clock_0
Path slack     : 199964p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q           macrocell20   1250   1250  194442  RISE       1
\SPIM_1:BSPIM:is_spi_done\/main_2  macrocell26   3609   4859  199964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:is_spi_done\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_448/main_2
Capture Clock  : Net_448/clock_0
Path slack     : 199964p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell20   1250   1250  194442  RISE       1
Net_448/main_2            macrocell29   3609   4859  199964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_448/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 199970p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell20   1250   1250  194442  RISE       1
\SPIM_1:BSPIM:state_1\/main_2  macrocell19   3603   4853  199970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 199970p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell20   1250   1250  194442  RISE       1
\SPIM_1:BSPIM:state_0\/main_2  macrocell20   3603   4853  199970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:mosi_hs_reg\/q
Path End       : \SPIM_1:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SPIM_1:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 200412p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4412
-------------------------------------   ---- 
End-of-path arrival time (ps)           4412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:mosi_hs_reg\/q       macrocell22   1250   1250  200412  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/main_4  macrocell22   3162   4412  200412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:is_spi_done\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 200784p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:is_spi_done\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:is_spi_done\/q   macrocell26   1250   1250  199878  RISE       1
\SPIM_1:BSPIM:state_2\/main_9  macrocell18   2789   4039  200784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:is_spi_done\/q
Path End       : \SPIM_1:BSPIM:is_spi_done\/main_9
Capture Clock  : \SPIM_1:BSPIM:is_spi_done\/clock_0
Path slack     : 200784p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:is_spi_done\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:is_spi_done\/q       macrocell26   1250   1250  199878  RISE       1
\SPIM_1:BSPIM:is_spi_done\/main_9  macrocell26   2789   4039  200784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:is_spi_done\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:ld_ident\/q
Path End       : \SPIM_1:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 200795p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:ld_ident\/q       macrocell28   1250   1250  200795  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_3  macrocell28   2779   4029  200795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:is_spi_done\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 200805p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:is_spi_done\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:is_spi_done\/q   macrocell26   1250   1250  199878  RISE       1
\SPIM_1:BSPIM:state_1\/main_9  macrocell19   2768   4018  200805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:ld_ident\/q
Path End       : \SPIM_1:BSPIM:mosi_pre_reg\/main_10
Capture Clock  : \SPIM_1:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 200807p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:ld_ident\/q            macrocell28   1250   1250  200795  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/main_10  macrocell23   2766   4016  200807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:cnt_enable\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_9
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 200953p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:cnt_enable\/q       macrocell27   1250   1250  199637  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_9  macrocell27   2621   3871  200953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_449/q
Path End       : Net_449/main_3
Capture Clock  : Net_449/clock_0
Path slack     : 200955p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_449/clock_0                                            macrocell21         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_449/q       macrocell21   1250   1250  200955  RISE       1
Net_449/main_3  macrocell21   2618   3868  200955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_449/clock_0                                            macrocell21         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:mosi_pre_reg\/q
Path End       : \SPIM_1:BSPIM:mosi_pre_reg\/main_9
Capture Clock  : \SPIM_1:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 201263p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:mosi_pre_reg\/q       macrocell23   1250   1250  201263  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/main_9  macrocell23   2310   3560  201263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:load_cond\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 201272p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:load_cond\/q       macrocell24   1250   1250  201272  RISE       1
\SPIM_1:BSPIM:load_cond\/main_8  macrocell24   2301   3551  201272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_448/q
Path End       : Net_448/main_3
Capture Clock  : Net_448/clock_0
Path slack     : 201280p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_448/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_448/q       macrocell29   1250   1250  201280  RISE       1
Net_448/main_3  macrocell29   2293   3543  201280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_448/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:mosi_from_dp_reg\/q
Path End       : \SPIM_1:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SPIM_1:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 201285p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_from_dp_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:mosi_from_dp_reg\/q  macrocell25   1250   1250  201285  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/main_5  macrocell22   2289   3539  201285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:load_rx_data\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 201622p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -2850
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 205483

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_rx_data\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                           model name      delay     AT   slack  edge  Fanout
---------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:load_rx_data\/q      macrocell17      1250   1250  201622  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/f1_load  datapathcell12   2612   3862  201622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell12      0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:load_rx_data\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u0\/clock
Path slack     : 201622p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -2850
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 205483

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_rx_data\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                           model name      delay     AT   slack  edge  Fanout
---------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:load_rx_data\/q      macrocell17      1250   1250  201622  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/f1_load  datapathcell11   2611   3861  201622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell11      0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u0\/sol_msb
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/sir
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 202123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   208333
- Setup time                                                    -5490
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 202843

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                           model name      delay     AT   slack  edge  Fanout
---------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u0\/sol_msb  datapathcell11    720    720  202123  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/sir      datapathcell12      0    720  202123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell12      0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99983843p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11927
-------------------------------------   ----- 
End-of-path arrival time (ps)           11927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell9    3297   6797  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    5130  11927  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0  11927  99983843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell10      0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer4:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer4:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer4:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99983861p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11909
-------------------------------------   ----- 
End-of-path arrival time (ps)           11909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer4:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    760    760  99983861  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    760  99983861  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2740   3500  99983861  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3279   6779  99983861  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   5130  11909  99983861  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0  11909  99983861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer5:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer5:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer5:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99983921p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11849
-------------------------------------   ----- 
End-of-path arrival time (ps)           11849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer5:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  99983921  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  99983921  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  99983921  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3219   6719  99983921  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   5130  11849  99983921  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  11849  99983921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer3:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer3:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer3:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99983951p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11819
-------------------------------------   ----- 
End-of-path arrival time (ps)           11819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer3:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  99983951  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  99983951  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  99983951  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   3189   6689  99983951  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  11819  99983951  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  11819  99983951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell6       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer2:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer2:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99983951p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11819
-------------------------------------   ----- 
End-of-path arrival time (ps)           11819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer2:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7    760    760  99983951  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0    760  99983951  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2740   3500  99983951  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell7   3189   6689  99983951  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell7   5130  11819  99983951  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u1\/ci         datapathcell8      0  11819  99983951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99987087p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12413
-------------------------------------   ----- 
End-of-path arrival time (ps)           12413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  99983843  RISE       1
\Timer1:TimerUDB:status_tc\/main_1         macrocell7       3311   6811  99987087  RISE       1
\Timer1:TimerUDB:status_tc\/q              macrocell7       3350  10161  99987087  RISE       1
\Timer1:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2251  12413  99987087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:TimerUDB:rstSts:stsreg\/clock                      statusicell5        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer5:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer5:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer5:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99987109p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12391
-------------------------------------   ----- 
End-of-path arrival time (ps)           12391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer5:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1    760    760  99983921  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0    760  99983921  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2740   3500  99983921  RISE       1
\Timer5:TimerUDB:status_tc\/main_1         macrocell1      3230   6730  99987109  RISE       1
\Timer5:TimerUDB:status_tc\/q              macrocell1      3350  10080  99987109  RISE       1
\Timer5:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2311  12391  99987109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer5:TimerUDB:rstSts:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer3:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer3:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer3:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99987119p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12381
-------------------------------------   ----- 
End-of-path arrival time (ps)           12381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer3:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760  99983951  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760  99983951  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500  99983951  RISE       1
\Timer3:TimerUDB:status_tc\/main_1         macrocell5      3216   6716  99987119  RISE       1
\Timer3:TimerUDB:status_tc\/q              macrocell5      3350  10066  99987119  RISE       1
\Timer3:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2314  12381  99987119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer3:TimerUDB:rstSts:stsreg\/clock                      statusicell3        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer2:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer2:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99987119p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12381
-------------------------------------   ----- 
End-of-path arrival time (ps)           12381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer2:TimerUDB:sT16:timerdp:u0\/z0       datapathcell7    760    760  99983951  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell8      0    760  99983951  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell8   2740   3500  99983951  RISE       1
\Timer2:TimerUDB:status_tc\/main_1         macrocell6      3216   6716  99987119  RISE       1
\Timer2:TimerUDB:status_tc\/q              macrocell6      3350  10066  99987119  RISE       1
\Timer2:TimerUDB:rstSts:stsreg\/status_0   statusicell4    2314  12381  99987119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:rstSts:stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer4:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer4:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer4:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99987129p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12371
-------------------------------------   ----- 
End-of-path arrival time (ps)           12371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer4:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  99983861  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  99983861  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  99983861  RISE       1
\Timer4:TimerUDB:status_tc\/main_1         macrocell2      3285   6785  99987129  RISE       1
\Timer4:TimerUDB:status_tc\/q              macrocell2      3350  10135  99987129  RISE       1
\Timer4:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2236  12371  99987129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer4:TimerUDB:rstSts:stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer1:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99987143p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6797
-------------------------------------   ---- 
End-of-path arrival time (ps)           6797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell10   3297   6797  99987143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell10      0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer1:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99987143p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6797
-------------------------------------   ---- 
End-of-path arrival time (ps)           6797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell9    3297   6797  99987143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell9       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer4:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer4:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer4:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99987161p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6779
-------------------------------------   ---- 
End-of-path arrival time (ps)           6779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer4:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    760    760  99983861  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    760  99983861  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2740   3500  99983861  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3279   6779  99987161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer4:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer4:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer4:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99987164p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6776
-------------------------------------   ---- 
End-of-path arrival time (ps)           6776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer4:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    760    760  99983861  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    760  99983861  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2740   3500  99983861  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell4   3276   6776  99987164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer5:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer5:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer5:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99987221p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6719
-------------------------------------   ---- 
End-of-path arrival time (ps)           6719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer5:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  99983921  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  99983921  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  99983921  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3219   6719  99987221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer5:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer5:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer5:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99987229p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6711
-------------------------------------   ---- 
End-of-path arrival time (ps)           6711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer5:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  99983921  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  99983921  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  99983921  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   3211   6711  99987229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer3:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer3:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer3:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99987251p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer3:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  99983951  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  99983951  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  99983951  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   3189   6689  99987251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer2:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer2:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99987251p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer2:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7    760    760  99983951  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0    760  99983951  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2740   3500  99983951  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell7   3189   6689  99987251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer3:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer3:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer3:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99987252p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6688
-------------------------------------   ---- 
End-of-path arrival time (ps)           6688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer3:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  99983951  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  99983951  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  99983951  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell6   3188   6688  99987252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell6       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer2:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer2:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99987252p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6688
-------------------------------------   ---- 
End-of-path arrival time (ps)           6688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer2:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7    760    760  99983951  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0    760  99983951  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2740   3500  99983951  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell8   3188   6688  99987252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer3:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer3:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99987858p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  99985132  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell6   4872   6082  99987858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell6       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer2:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer2:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99987858p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  99985132  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell8   4872   6082  99987858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer3:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer3:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99988432p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  99985132  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell5   4298   5508  99988432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer2:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer2:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99988432p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  99985132  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell7   4298   5508  99988432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer4:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer4:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99989442p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  99986145  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell4   3288   4498  99989442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer4:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer4:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99989445p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  99986145  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell3   3285   4495  99989445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer5:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer5:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer5:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99989449p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer5:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer5:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99986149  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   3281   4491  99989449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer5:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer5:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer5:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99989473p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer5:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer5:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99986149  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell2   3257   4467  99989473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer1:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99989535p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           4405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell6        0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  99986239  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell10   3195   4405  99989535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell10      0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer1:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99989539p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell6        0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6    1210   1210  99986239  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell9   3191   4401  99989539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell9       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer5:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_702/main_1
Capture Clock  : Net_702/clock_0
Path slack     : 99989766p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer5:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1    760    760  99983921  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0    760  99983921  RISE       1
\Timer5:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2740   3500  99983921  RISE       1
Net_702/main_1                             macrocell12     3224   6724  99989766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_702/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer3:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_628/main_1
Capture Clock  : Net_628/clock_0
Path slack     : 99989772p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6718
-------------------------------------   ---- 
End-of-path arrival time (ps)           6718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer3:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760  99983951  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760  99983951  RISE       1
\Timer3:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500  99983951  RISE       1
Net_628/main_1                             macrocell14     3218   6718  99989772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_628/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_632/main_1
Capture Clock  : Net_632/clock_0
Path slack     : 99989772p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6718
-------------------------------------   ---- 
End-of-path arrival time (ps)           6718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer2:TimerUDB:sT16:timerdp:u0\/z0       datapathcell7    760    760  99983951  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell8      0    760  99983951  RISE       1
\Timer2:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell8   2740   3500  99983951  RISE       1
Net_632/main_1                             macrocell15     3218   6718  99989772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_632/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer4:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_701/main_1
Capture Clock  : Net_701/clock_0
Path slack     : 99989958p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6532
-------------------------------------   ---- 
End-of-path arrival time (ps)           6532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer4:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  99983861  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  99983861  RISE       1
\Timer4:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  99983861  RISE       1
Net_701/main_1                             macrocell13     3032   6532  99989958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_701/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_360/main_1
Capture Clock  : Net_360/clock_0
Path slack     : 99989978p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  99983843  RISE       1
\Timer1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  99983843  RISE       1
Net_360/main_1                             macrocell16      3012   6512  99989978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_360/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_628/main_0
Capture Clock  : Net_628/clock_0
Path slack     : 99991366p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                              model name    delay     AT     slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  99985132  RISE       1
Net_628/main_0                                        macrocell14    3914   5124  99991366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_628/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_632/main_0
Capture Clock  : Net_632/clock_0
Path slack     : 99991366p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT     slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  99985132  RISE       1
Net_632/main_0                                        macrocell15    3914   5124  99991366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_632/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_701/main_0
Capture Clock  : Net_701/clock_0
Path slack     : 99991982p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell2        0      0  RISE       1

Data path
pin name                                              model name    delay     AT     slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  99986145  RISE       1
Net_701/main_0                                        macrocell13    3298   4508  99991982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_701/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer5:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_702/main_0
Capture Clock  : Net_702/clock_0
Path slack     : 99991993p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer5:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT     slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer5:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  99986149  RISE       1
Net_702/main_0                                        macrocell12    3287   4497  99991993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_702/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_360/main_0
Capture Clock  : Net_360/clock_0
Path slack     : 99992070p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell6        0      0  RISE       1

Data path
pin name                                              model name    delay     AT     slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  99986239  RISE       1
Net_360/main_0                                        macrocell16    3210   4420  99992070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_360/clock_0                                            macrocell16         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

