rm -rf sim/verilog/regression/run/msim
cd sim/verilog/regression/run
export PATH=$PATH:/opt/intelFPGA_pro/19.2/modelsim_ase/linuxaloem/
make SIM=msim
