
*** Running vivado
    with args -log design_1_4c_2h_xbar_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_4c_2h_xbar_1.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_4c_2h_xbar_1.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2650.312 ; gain = 5.984 ; free physical = 4269 ; free virtual = 44149
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.runs/design_1_4c_2h_xbar_1_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/bernard/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_4c_2h_xbar_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28274
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2650.316 ; gain = 0.000 ; free physical = 4031 ; free virtual = 41139
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_4c_2h_xbar_1' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_xbar_1/synth/design_1_4c_2h_xbar_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_axi_crossbar' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_crossbar_sasd' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:1239]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_addr_decoder' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_addr_decoder' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_decerr_slave' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_decerr_slave' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_addr_arbiter_sasd' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_addr_arbiter_sasd' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_splitter' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_splitter' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_27_splitter__parameterized0' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_splitter__parameterized0' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_crossbar_sasd' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:1239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_27_axi_crossbar' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6155] done synthesizing module 'design_1_4c_2h_xbar_1' (0#1) [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_xbar_1/synth/design_1_4c_2h_xbar_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_27_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WLAST in module axi_crossbar_v2_1_27_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_27_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[7] in module axi_crossbar_v2_1_27_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[6] in module axi_crossbar_v2_1_27_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[5] in module axi_crossbar_v2_1_27_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[4] in module axi_crossbar_v2_1_27_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[3] in module axi_crossbar_v2_1_27_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[2] in module axi_crossbar_v2_1_27_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[1] in module axi_crossbar_v2_1_27_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[0] in module axi_crossbar_v2_1_27_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_27_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_27_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[4] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[3] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[2] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[4] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[3] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[2] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[1] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[0] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[4] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[3] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[2] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[1] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[7] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[6] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[5] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[4] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[3] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[2] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[1] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[7] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[6] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[5] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[4] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[3] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[2] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[1] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module axi_crossbar_v2_1_27_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[4] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[3] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[2] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[1] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[39] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[38] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[37] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[36] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[35] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[34] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[33] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[32] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[31] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[30] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[29] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[28] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[27] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[26] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[25] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[24] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[23] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[22] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[21] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[20] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[19] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[18] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[17] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[16] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[15] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[14] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[13] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[12] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[11] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[10] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[9] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[8] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[14] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[13] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[12] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[11] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[10] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[9] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[8] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[7] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[6] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[5] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[4] in module axi_crossbar_v2_1_27_axi_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2650.316 ; gain = 0.000 ; free physical = 3993 ; free virtual = 41161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2650.316 ; gain = 0.000 ; free physical = 4096 ; free virtual = 41264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2650.316 ; gain = 0.000 ; free physical = 4097 ; free virtual = 41264
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2650.316 ; gain = 0.000 ; free physical = 4206 ; free virtual = 41374
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_xbar_1/design_1_4c_2h_xbar_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.gen/sources_1/bd/design_1_4c_2h/ip/design_1_4c_2h_xbar_1/design_1_4c_2h_xbar_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.runs/design_1_4c_2h_xbar_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.runs/design_1_4c_2h_xbar_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.156 ; gain = 0.000 ; free physical = 3865 ; free virtual = 41043
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2760.156 ; gain = 0.000 ; free physical = 3891 ; free virtual = 41065
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2760.156 ; gain = 109.840 ; free physical = 4195 ; free virtual = 41383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2760.156 ; gain = 109.840 ; free physical = 4195 ; free virtual = 41383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.runs/design_1_4c_2h_xbar_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2760.156 ; gain = 109.840 ; free physical = 4200 ; free virtual = 41388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2760.156 ; gain = 109.840 ; free physical = 4143 ; free virtual = 41356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   96 Bit        Muxes := 5     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 98    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2760.156 ; gain = 109.840 ; free physical = 4068 ; free virtual = 41265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2760.156 ; gain = 109.840 ; free physical = 3678 ; free virtual = 40894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2760.156 ; gain = 109.840 ; free physical = 3661 ; free virtual = 40877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2760.156 ; gain = 109.840 ; free physical = 3663 ; free virtual = 40879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2760.156 ; gain = 109.840 ; free physical = 4261 ; free virtual = 41492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2760.156 ; gain = 109.840 ; free physical = 4245 ; free virtual = 41476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2760.156 ; gain = 109.840 ; free physical = 4265 ; free virtual = 41496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2760.156 ; gain = 109.840 ; free physical = 4262 ; free virtual = 41493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2760.156 ; gain = 109.840 ; free physical = 4269 ; free virtual = 41502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2760.156 ; gain = 109.840 ; free physical = 4268 ; free virtual = 41502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    63|
|3     |LUT3 |    69|
|4     |LUT4 |   308|
|5     |LUT5 |    64|
|6     |LUT6 |   462|
|7     |FDRE |   194|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2760.156 ; gain = 109.840 ; free physical = 4271 ; free virtual = 41505
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 343 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2760.156 ; gain = 0.000 ; free physical = 4309 ; free virtual = 41543
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2760.156 ; gain = 109.840 ; free physical = 4316 ; free virtual = 41550
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2760.156 ; gain = 0.000 ; free physical = 4407 ; free virtual = 41641
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.156 ; gain = 0.000 ; free physical = 4360 ; free virtual = 41584
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5af2d870
INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 2760.156 ; gain = 109.844 ; free physical = 4580 ; free virtual = 41804
INFO: [Common 17-1381] The checkpoint '/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.runs/design_1_4c_2h_xbar_1_synth_1/design_1_4c_2h_xbar_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_4c_2h_xbar_1, cache-ID = 494095c8c2f95405
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/bernard/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_4c_2h_ip.runs/design_1_4c_2h_xbar_1_synth_1/design_1_4c_2h_xbar_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_4c_2h_xbar_1_utilization_synth.rpt -pb design_1_4c_2h_xbar_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May  8 08:10:16 2022...
