<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,   6605, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,   5035, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   4436, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   4417, user inline pragmas are applied</column>
            <column name="">(4) simplification,   4417, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 202188 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  11732, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  12428, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  12302, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  12272, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  11706, loop and instruction simplification</column>
            <column name="">(2) parallelization,  11706, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  11706, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  11706, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  11722, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  11762, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_bicg" col1="__merlinkernel_kernel_bicg.c:109" col2="6605" col3="4417" col4="12272" col5="11706" col6="11762">
                    <row id="2" col0="merlin_memcpy_0" col1="__merlinkernel_kernel_bicg.c:14" col2="30" col3="12" col4="1194" col5="1195" col6="1199"/>
                    <row id="9" col0="memcpy_wide_bus_read_float_512" col1="mars_wide_bus.h:3385" col2="4174" col2_disp="4,174 (2 calls)" col3="" col4="" col5="" col6="">
                        <row id="7" col0="merlin_get_range_512" col1="memcpy_512.h:32" col2="2652" col2_disp="2,652 (34 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="1" col0="merlin_memcpy_1" col1="__merlinkernel_kernel_bicg.c:33" col2="38" col3="14" col4="1196" col5="1197" col6="1201"/>
                    <row id="4" col0="merlin_memcpy_2" col1="__merlinkernel_kernel_bicg.c:52" col2="38" col3="14" col4="1196" col5="1197" col6="1201"/>
                    <row id="3" col0="merlin_memcpy_3" col1="__merlinkernel_kernel_bicg.c:71" col2="30" col3="12" col4="1194" col5="1195" col6="1199"/>
                    <row id="8" col0="memcpy_wide_bus_write_float_512" col1="mars_wide_bus.h:3621" col2="2107" col3="" col4="" col5="" col6="">
                        <row id="6" col0="merlin_set_range_512" col1="memcpy_512.h:72" col2="1463" col2_disp="1,463 (19 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="5" col0="merlin_memcpy_4" col1="__merlinkernel_kernel_bicg.c:90" col2="30" col3="12" col4="414" col5="415" col6="420"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

