{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736250884571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736250884571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  7 12:54:44 2025 " "Processing started: Tue Jan  7 12:54:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736250884571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736250884571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736250884571 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736250884698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736250884698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_RX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART_RX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-Behavioral " "Found design unit 1: UART_RX-Behavioral" {  } { { "UART_RX.vhd" "" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/UART_RX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736250888935 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/UART_RX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736250888935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736250888935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_w_proc_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_w_proc_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-Behavioral " "Found design unit 1: top-Behavioral" {  } { { "top_w_proc_2.vhd" "" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/top_w_proc_2.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736250888936 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top_w_proc_2.vhd" "" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/top_w_proc_2.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736250888936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736250888936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hs_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hs_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hs_uart-behavioural " "Found design unit 1: hs_uart-behavioural" {  } { { "hs_uart.vhd" "" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/hs_uart.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736250888936 ""} { "Info" "ISGN_ENTITY_NAME" "1 hs_uart " "Found entity 1: hs_uart" {  } { { "hs_uart.vhd" "" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/hs_uart.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736250888936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736250888936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bytetx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bytetx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bytetx-Behavioral " "Found design unit 1: bytetx-Behavioral" {  } { { "bytetx.vhd" "" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/bytetx.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736250888936 ""} { "Info" "ISGN_ENTITY_NAME" "1 bytetx " "Found entity 1: bytetx" {  } { { "bytetx.vhd" "" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/bytetx.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736250888936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736250888936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/ALU.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736250888937 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/ALU.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736250888937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736250888937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736250888963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hs_uart hs_uart:uart " "Elaborating entity \"hs_uart\" for hierarchy \"hs_uart:uart\"" {  } { { "top_w_proc_2.vhd" "uart" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/top_w_proc_2.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736250889054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bytetx bytetx:btx " "Elaborating entity \"bytetx\" for hierarchy \"bytetx:btx\"" {  } { { "top_w_proc_2.vhd" "btx" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/top_w_proc_2.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736250889061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:aluI " "Elaborating entity \"ALU\" for hierarchy \"ALU:aluI\"" {  } { { "top_w_proc_2.vhd" "aluI" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/top_w_proc_2.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736250889062 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagDZ ALU.vhd(40) " "Verilog HDL or VHDL warning at ALU.vhd(40): object \"flagDZ\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/ALU.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736250889062 "|top|ALU:aluI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagSZ ALU.vhd(40) " "Verilog HDL or VHDL warning at ALU.vhd(40): object \"flagSZ\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/ALU.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736250889062 "|top|ALU:aluI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagshZ ALU.vhd(40) " "Verilog HDL or VHDL warning at ALU.vhd(40): object \"flagshZ\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/ALU.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736250889062 "|top|ALU:aluI"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "clk " "bidirectional pin \"clk\" has no driver" {  } { { "top_w_proc_2.vhd" "" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/top_w_proc_2.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1736250890422 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1736250890422 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736250890855 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "ser_clk_out clk " "Output pin \"ser_clk_out\" driven by bidirectional pin \"clk\" cannot be tri-stated" {  } { { "top_w_proc_2.vhd" "" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/top_w_proc_2.vhd" 50 -1 0 } } { "top_w_proc_2.vhd" "" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/top_w_proc_2.vhd" 44 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1736250890936 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736250891612 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736250891612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1176 " "Implemented 1176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736250891664 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736250891664 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1736250891664 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1169 " "Implemented 1169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736250891664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736250891664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736250891668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  7 12:54:51 2025 " "Processing ended: Tue Jan  7 12:54:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736250891668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736250891668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736250891668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736250891668 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1736250892618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736250892618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  7 12:54:52 2025 " "Processing started: Tue Jan  7 12:54:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736250892618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1736250892618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1736250892618 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1736250892632 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1736250892632 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1736250892632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1736250892707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1736250892707 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1736250892711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736250892729 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736250892729 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1736250892871 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1736250892880 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1736250892912 ""}
{ "Info" "IFOCT_OCT_CREATED_CONTROL_BLOCK" "termination_blk0 " "Created on-chip termination control block \"termination_blk0\" " {  } { { "temporary_test_loc" "" { Generic "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/" { { 0 { 0 ""} 0 2410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174060 "Created on-chip termination control block \"%1!s!\" " 0 0 "Fitter" 0 -1 1736250892974 ""}
{ "Info" "IFOCT_OCT_CREATED_RZQ_PIN" "termination_blk0~_rzq_pad " "Created on-chip termination (OCT) RZQ pin \"termination_blk0~_rzq_pad\" " {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { termination_blk0~_rzq_pad } } } { "temporary_test_loc" "" { Generic "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/" { { 0 { 0 ""} 0 2411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174063 "Created on-chip termination (OCT) RZQ pin \"%1!s!\" " 0 0 "Fitter" 0 -1 1736250892974 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "termination_blk0~_rzq_pad " "RUP, RDN, or RZQ pin termination_blk0~_rzq_pad not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { termination_blk0~_rzq_pad } } } { "temporary_test_loc" "" { Generic "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/" { { 0 { 0 ""} 0 2411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1736250892974 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1736250892974 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1736250894939 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 326 global CLKCTRL_G4 " "clk~inputCLKENA0 with 326 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1736250894968 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "butt_clk~inputCLKENA0 102 global CLKCTRL_G6 " "butt_clk~inputCLKENA0 with 102 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1736250894968 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1736250894968 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1736250894968 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver butt_clk~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver butt_clk~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad butt_clk PIN_U7 " "Refclk input I/O pad butt_clk is placed onto PIN_U7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1736250894968 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1736250894968 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1736250894968 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736250894968 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1736250894973 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736250894974 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736250894976 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1736250894978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1736250894978 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1736250894979 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1736250895287 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1736250895287 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1736250895301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1736250895302 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1736250895302 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1736250895354 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1736250895355 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1736250895355 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736250895373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1736250896440 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1736250896551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736250900033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1736250902169 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1736250903581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736250903581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1736250904106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.7% " "2e+03 ns of routing delay (approximately 1.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1736250905655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X44_Y23 X54_Y33 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X44_Y23 to location X54_Y33" {  } { { "loc" "" { Generic "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X44_Y23 to location X54_Y33"} { { 12 { 0 ""} 44 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1736250907659 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1736250907659 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1736250931609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1736250941000 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1736250941000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:36 " "Fitter routing operations ending: elapsed time is 00:00:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736250941001 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.82 " "Total time spent on timing analysis during the Fitter is 1.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1736250942296 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736250942311 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736250942844 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736250942845 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736250943408 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736250945048 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "clk a permanently disabled " "Pin clk has a permanently disabled output enable" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { clk } } } { "/opt/intelFPGA/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top_w_proc_2.vhd" "" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/top_w_proc_2.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1736250945129 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1736250945129 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clk VCC " "Pin clk has VCC driving its datain port" {  } { { "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/23.1/quartus/linux64/pin_planner.ppl" { clk } } } { "/opt/intelFPGA/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top_w_proc_2.vhd" "" { Text "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/top_w_proc_2.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1736250945129 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1736250945129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/output_files/top.fit.smsg " "Generated suppressed messages file /home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1736250945185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2111 " "Peak virtual memory: 2111 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736250945537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  7 12:55:45 2025 " "Processing ended: Tue Jan  7 12:55:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736250945537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736250945537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:17 " "Total CPU time (on all processors): 00:02:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736250945537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1736250945537 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1736250946538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736250946538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  7 12:55:46 2025 " "Processing started: Tue Jan  7 12:55:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736250946538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1736250946538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1736250946538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1736250946847 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1736250948149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736250948215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  7 12:55:48 2025 " "Processing ended: Tue Jan  7 12:55:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736250948215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736250948215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736250948215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1736250948215 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1736250948809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1736250949134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736250949134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  7 12:55:49 2025 " "Processing started: Tue Jan  7 12:55:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736250949134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1736250949134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1736250949134 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1736250949151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1736250949393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1736250949393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736250949414 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736250949414 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1736250949653 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1736250949653 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bytetx:btx\|lclk bytetx:btx\|lclk " "create_clock -period 1.000 -name bytetx:btx\|lclk bytetx:btx\|lclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736250949656 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name t_clk t_clk " "create_clock -period 1.000 -name t_clk t_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736250949656 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736250949656 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name butt_clk butt_clk " "create_clock -period 1.000 -name butt_clk butt_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736250949656 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hs_uart:uart\|data_valid hs_uart:uart\|data_valid " "create_clock -period 1.000 -name hs_uart:uart\|data_valid hs_uart:uart\|data_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736250949656 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736250949656 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1736250949659 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736250949664 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1736250949665 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1736250949667 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736250949726 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736250949726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.022 " "Worst-case setup slack is -13.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.022            -521.245 bytetx:btx\|lclk  " "  -13.022            -521.245 bytetx:btx\|lclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.013           -2707.306 clk  " "  -11.013           -2707.306 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.215            -629.515 butt_clk  " "   -8.215            -629.515 butt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.924            -189.507 hs_uart:uart\|data_valid  " "   -4.924            -189.507 hs_uart:uart\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.541             -15.277 t_clk  " "   -2.541             -15.277 t_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736250949727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.537 " "Worst-case hold slack is -2.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.537             -31.030 butt_clk  " "   -2.537             -31.030 butt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941             -43.803 clk  " "   -1.941             -43.803 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.004              -1.004 t_clk  " "   -1.004              -1.004 t_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 bytetx:btx\|lclk  " "    0.114               0.000 bytetx:btx\|lclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 hs_uart:uart\|data_valid  " "    0.338               0.000 hs_uart:uart\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736250949732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736250949733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736250949733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.627 " "Worst-case minimum pulse width slack is -0.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.627            -117.401 butt_clk  " "   -0.627            -117.401 butt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -286.821 clk  " "   -0.538            -286.821 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -33.131 bytetx:btx\|lclk  " "   -0.538             -33.131 bytetx:btx\|lclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -32.555 hs_uart:uart\|data_valid  " "   -0.538             -32.555 hs_uart:uart\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.940 t_clk  " "   -0.538              -6.940 t_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250949734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736250949734 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736250949750 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736250949750 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1736250949752 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1736250949769 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1736250950472 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736250950553 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736250950568 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736250950568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.726 " "Worst-case setup slack is -12.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.726            -511.348 bytetx:btx\|lclk  " "  -12.726            -511.348 bytetx:btx\|lclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.587           -2641.080 clk  " "  -10.587           -2641.080 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.006            -611.581 butt_clk  " "   -8.006            -611.581 butt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.973            -192.933 hs_uart:uart\|data_valid  " "   -4.973            -192.933 hs_uart:uart\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.524             -15.430 t_clk  " "   -2.524             -15.430 t_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736250950569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.398 " "Worst-case hold slack is -2.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.398             -32.154 butt_clk  " "   -2.398             -32.154 butt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.911             -69.234 clk  " "   -1.911             -69.234 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.911              -0.911 t_clk  " "   -0.911              -0.911 t_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 bytetx:btx\|lclk  " "    0.185               0.000 bytetx:btx\|lclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 hs_uart:uart\|data_valid  " "    0.347               0.000 hs_uart:uart\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736250950575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736250950575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736250950576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.598 " "Worst-case minimum pulse width slack is -0.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598            -294.302 clk  " "   -0.598            -294.302 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550            -110.097 butt_clk  " "   -0.550            -110.097 butt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -32.420 hs_uart:uart\|data_valid  " "   -0.538             -32.420 hs_uart:uart\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -32.415 bytetx:btx\|lclk  " "   -0.538             -32.415 bytetx:btx\|lclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.917 t_clk  " "   -0.538              -6.917 t_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250950576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736250950576 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736250950589 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736250950589 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1736250950590 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1736250950686 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1736250951445 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736250951539 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736250951547 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736250951547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.332 " "Worst-case setup slack is -6.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.332            -253.915 bytetx:btx\|lclk  " "   -6.332            -253.915 bytetx:btx\|lclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.155           -1172.537 clk  " "   -5.155           -1172.537 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.405            -311.425 butt_clk  " "   -4.405            -311.425 butt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.359             -89.474 hs_uart:uart\|data_valid  " "   -2.359             -89.474 hs_uart:uart\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.324              -5.476 t_clk  " "   -1.324              -5.476 t_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736250951547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.300 " "Worst-case hold slack is -1.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.300             -89.998 clk  " "   -1.300             -89.998 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.936              -5.164 butt_clk  " "   -0.936              -5.164 butt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.731              -0.731 t_clk  " "   -0.731              -0.731 t_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 bytetx:btx\|lclk  " "    0.060               0.000 bytetx:btx\|lclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 hs_uart:uart\|data_valid  " "    0.095               0.000 hs_uart:uart\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736250951556 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736250951557 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736250951558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.671 " "Worst-case minimum pulse width slack is -0.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.671            -101.560 butt_clk  " "   -0.671            -101.560 butt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.194              -0.357 clk  " "   -0.194              -0.357 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019              -0.142 t_clk  " "   -0.019              -0.142 t_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 hs_uart:uart\|data_valid  " "    0.008               0.000 hs_uart:uart\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 bytetx:btx\|lclk  " "    0.016               0.000 bytetx:btx\|lclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736250951558 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736250951574 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736250951574 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1736250951575 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736250951706 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736250951712 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736250951712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.872 " "Worst-case setup slack is -5.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.872            -236.009 bytetx:btx\|lclk  " "   -5.872            -236.009 bytetx:btx\|lclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.580           -1041.799 clk  " "   -4.580           -1041.799 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.764            -266.048 butt_clk  " "   -3.764            -266.048 butt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.237             -86.338 hs_uart:uart\|data_valid  " "   -2.237             -86.338 hs_uart:uart\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.201              -4.859 t_clk  " "   -1.201              -4.859 t_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736250951713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.376 " "Worst-case hold slack is -1.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.376            -122.188 clk  " "   -1.376            -122.188 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.924              -6.314 butt_clk  " "   -0.924              -6.314 butt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.686              -0.686 t_clk  " "   -0.686              -0.686 t_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 bytetx:btx\|lclk  " "    0.060               0.000 bytetx:btx\|lclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 hs_uart:uart\|data_valid  " "    0.081               0.000 hs_uart:uart\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736250951719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736250951719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736250951720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.673 " "Worst-case minimum pulse width slack is -0.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.673            -102.841 butt_clk  " "   -0.673            -102.841 butt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172              -0.317 clk  " "   -0.172              -0.317 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 t_clk  " "    0.019               0.000 t_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 bytetx:btx\|lclk  " "    0.031               0.000 bytetx:btx\|lclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 hs_uart:uart\|data_valid  " "    0.032               0.000 hs_uart:uart\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736250951720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736250951720 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736250951732 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736250951732 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1736250952455 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1736250952455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "885 " "Peak virtual memory: 885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736250952472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  7 12:55:52 2025 " "Processing ended: Tue Jan  7 12:55:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736250952472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736250952472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736250952472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1736250952472 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1736250953441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736250953441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  7 12:55:53 2025 " "Processing started: Tue Jan  7 12:55:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736250953441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1736250953441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1736250953441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1736250953782 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vho /home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/simulation/questa/ simulation " "Generated file top.vho in folder \"/home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736250953929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "669 " "Peak virtual memory: 669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736250953947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  7 12:55:53 2025 " "Processing ended: Tue Jan  7 12:55:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736250953947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736250953947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736250953947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1736250953947 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1736250954525 ""}
