
SAME70.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000037ac  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004037ac  004037ac  000137ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000ed4  20400000  004037b4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00003b40  20400ed8  00404690  00020ed8  2**3
                  ALLOC
  4 .stack        00002000  20404a18  004081d0  00020ed8  2**0
                  ALLOC
  5 .heap         00000200  20406a18  0040a1d0  00020ed8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020ed4  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020f02  2**0
                  CONTENTS, READONLY
  8 .debug_info   00016954  00000000  00000000  00020f5b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000030d4  00000000  00000000  000378af  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000056d6  00000000  00000000  0003a983  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000007e8  00000000  00000000  00040059  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000850  00000000  00000000  00040841  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00020646  00000000  00000000  00041091  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d664  00000000  00000000  000616d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008f911  00000000  00000000  0006ed3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001668  00000000  00000000  000fe64c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	18 6a 40 20 9d 12 40 00 99 12 40 00 99 12 40 00     .j@ ..@...@...@.
  400010:	99 12 40 00 99 12 40 00 99 12 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	99 12 40 00 99 12 40 00 00 00 00 00 99 12 40 00     ..@...@.......@.
  40003c:	99 12 40 00 99 12 40 00 99 12 40 00 99 12 40 00     ..@...@...@...@.
  40004c:	99 12 40 00 99 12 40 00 99 12 40 00 99 12 40 00     ..@...@...@...@.
  40005c:	99 12 40 00 99 12 40 00 00 00 00 00 c1 10 40 00     ..@...@.......@.
  40006c:	d5 10 40 00 e9 10 40 00 99 12 40 00 99 12 40 00     ..@...@...@...@.
  40007c:	99 12 40 00 fd 10 40 00 11 11 40 00 99 12 40 00     ..@...@...@...@.
  40008c:	99 12 40 00 99 12 40 00 99 12 40 00 99 12 40 00     ..@...@...@...@.
  40009c:	99 12 40 00 99 12 40 00 99 12 40 00 99 12 40 00     ..@...@...@...@.
  4000ac:	99 12 40 00 99 12 40 00 99 12 40 00 99 12 40 00     ..@...@...@...@.
  4000bc:	99 12 40 00 99 12 40 00 99 12 40 00 99 12 40 00     ..@...@...@...@.
  4000cc:	99 12 40 00 00 00 00 00 99 12 40 00 00 00 00 00     ..@.......@.....
  4000dc:	99 12 40 00 99 12 40 00 99 12 40 00 99 12 40 00     ..@...@...@...@.
  4000ec:	99 12 40 00 99 12 40 00 99 12 40 00 99 12 40 00     ..@...@...@...@.
  4000fc:	99 12 40 00 99 12 40 00 99 12 40 00 99 12 40 00     ..@...@...@...@.
  40010c:	99 12 40 00 99 12 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 99 12 40 00 99 12 40 00 99 12 40 00     ......@...@...@.
  40012c:	99 12 40 00 99 12 40 00 00 00 00 00 99 12 40 00     ..@...@.......@.
  40013c:	99 12 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400ed8 	.word	0x20400ed8
  40015c:	00000000 	.word	0x00000000
  400160:	004037b4 	.word	0x004037b4

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004037b4 	.word	0x004037b4
  4001a0:	20400edc 	.word	0x20400edc
  4001a4:	004037b4 	.word	0x004037b4
  4001a8:	00000000 	.word	0x00000000

004001ac <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4001b0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4001b4:	4bc9      	ldr	r3, [pc, #804]	; (4004dc <board_init+0x330>)
  4001b6:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4001b8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4001bc:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4001c0:	4bc7      	ldr	r3, [pc, #796]	; (4004e0 <board_init+0x334>)
  4001c2:	2200      	movs	r2, #0
  4001c4:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4001c8:	695a      	ldr	r2, [r3, #20]
  4001ca:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4001ce:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4001d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4001d4:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4001d8:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4001dc:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4001e0:	f007 0007 	and.w	r0, r7, #7
  4001e4:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4001e6:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4001ea:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4001ee:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4001f2:	f3bf 8f4f 	dsb	sy
  4001f6:	f04f 34ff 	mov.w	r4, #4294967295
  4001fa:	fa04 fc00 	lsl.w	ip, r4, r0
  4001fe:	fa06 f000 	lsl.w	r0, r6, r0
  400202:	fa04 f40e 	lsl.w	r4, r4, lr
  400206:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  40020a:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  40020c:	463a      	mov	r2, r7
  40020e:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400210:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400214:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400218:	3a01      	subs	r2, #1
  40021a:	4423      	add	r3, r4
  40021c:	f1b2 3fff 	cmp.w	r2, #4294967295
  400220:	d1f6      	bne.n	400210 <board_init+0x64>
        } while(sets--);
  400222:	3e01      	subs	r6, #1
  400224:	4460      	add	r0, ip
  400226:	f1b6 3fff 	cmp.w	r6, #4294967295
  40022a:	d1ef      	bne.n	40020c <board_init+0x60>
  40022c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400230:	4bab      	ldr	r3, [pc, #684]	; (4004e0 <board_init+0x334>)
  400232:	695a      	ldr	r2, [r3, #20]
  400234:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400238:	615a      	str	r2, [r3, #20]
  40023a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40023e:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400242:	4aa8      	ldr	r2, [pc, #672]	; (4004e4 <board_init+0x338>)
  400244:	49a8      	ldr	r1, [pc, #672]	; (4004e8 <board_init+0x33c>)
  400246:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400248:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40024c:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  40024e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400252:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400256:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  40025a:	f022 0201 	bic.w	r2, r2, #1
  40025e:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400262:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400266:	f022 0201 	bic.w	r2, r2, #1
  40026a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  40026e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400272:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400276:	200a      	movs	r0, #10
  400278:	4c9c      	ldr	r4, [pc, #624]	; (4004ec <board_init+0x340>)
  40027a:	47a0      	blx	r4
  40027c:	200b      	movs	r0, #11
  40027e:	47a0      	blx	r4
  400280:	200c      	movs	r0, #12
  400282:	47a0      	blx	r4
  400284:	2010      	movs	r0, #16
  400286:	47a0      	blx	r4
  400288:	2011      	movs	r0, #17
  40028a:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40028c:	4f98      	ldr	r7, [pc, #608]	; (4004f0 <board_init+0x344>)
  40028e:	f44f 7a80 	mov.w	sl, #256	; 0x100
  400292:	f8c7 a010 	str.w	sl, [r7, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400296:	f8c7 a0a0 	str.w	sl, [r7, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40029a:	f8c7 a030 	str.w	sl, [r7, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40029e:	4c95      	ldr	r4, [pc, #596]	; (4004f4 <board_init+0x348>)
  4002a0:	f44f 6600 	mov.w	r6, #2048	; 0x800
  4002a4:	6166      	str	r6, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4002a6:	f8c4 60a0 	str.w	r6, [r4, #160]	; 0xa0
		base->PIO_PUER = mask;
  4002aa:	6666      	str	r6, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4002ac:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  4002b0:	6566      	str	r6, [r4, #84]	; 0x54
		base->PIO_IFER = mask;
  4002b2:	6226      	str	r6, [r4, #32]
		base->PIO_IFSCER = mask;
  4002b4:	f8c4 6084 	str.w	r6, [r4, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4002b8:	6f23      	ldr	r3, [r4, #112]	; 0x70
  4002ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4002be:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4002c0:	6f63      	ldr	r3, [r4, #116]	; 0x74
  4002c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4002c6:	6763      	str	r3, [r4, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4002c8:	f8c4 60c0 	str.w	r6, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4002cc:	f8c4 60d4 	str.w	r6, [r4, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4002d0:	f8c4 60b0 	str.w	r6, [r4, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4002d4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  4002d8:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4002da:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  4002de:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  4002e0:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4002e2:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4002e6:	6f22      	ldr	r2, [r4, #112]	; 0x70
  4002e8:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  4002ec:	6722      	str	r2, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4002ee:	6f62      	ldr	r2, [r4, #116]	; 0x74
  4002f0:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  4002f4:	6762      	str	r2, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4002f6:	6063      	str	r3, [r4, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4002f8:	f8df 9210 	ldr.w	r9, [pc, #528]	; 40050c <board_init+0x360>
  4002fc:	f8d9 3114 	ldr.w	r3, [r9, #276]	; 0x114
  400300:	f043 0310 	orr.w	r3, r3, #16
  400304:	f8c9 3114 	str.w	r3, [r9, #276]	; 0x114
		base->PIO_PUDR = mask;
  400308:	4b7b      	ldr	r3, [pc, #492]	; (4004f8 <board_init+0x34c>)
  40030a:	2510      	movs	r5, #16
  40030c:	661d      	str	r5, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40030e:	f8c3 5090 	str.w	r5, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400312:	655d      	str	r5, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400314:	625d      	str	r5, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400316:	f8c3 5080 	str.w	r5, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  40031a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40031c:	432a      	orrs	r2, r5
  40031e:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400320:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400322:	432a      	orrs	r2, r5
  400324:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400326:	605d      	str	r5, [r3, #4]
		base->PIO_PUDR = mask;
  400328:	2308      	movs	r3, #8
  40032a:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40032c:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400330:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400332:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400334:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400338:	6f22      	ldr	r2, [r4, #112]	; 0x70
  40033a:	f022 0208 	bic.w	r2, r2, #8
  40033e:	6722      	str	r2, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400340:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400342:	f022 0208 	bic.w	r2, r2, #8
  400346:	6762      	str	r2, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400348:	6063      	str	r3, [r4, #4]
		base->PIO_PUDR = mask;
  40034a:	6625      	str	r5, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40034c:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400350:	6565      	str	r5, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400352:	6265      	str	r5, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400354:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400358:	6f23      	ldr	r3, [r4, #112]	; 0x70
  40035a:	f023 0310 	bic.w	r3, r3, #16
  40035e:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400360:	6f63      	ldr	r3, [r4, #116]	; 0x74
  400362:	f023 0310 	bic.w	r3, r3, #16
  400366:	6763      	str	r3, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400368:	6065      	str	r5, [r4, #4]
	ioport_set_pin_mode(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on EBI*/
	pio_configure(PIN_EBI_RESET_PIO, PIN_EBI_RESET_TYPE, PIN_EBI_RESET_MASK, PIN_EBI_RESET_ATTRI);
  40036a:	2300      	movs	r3, #0
  40036c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400370:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400374:	4638      	mov	r0, r7
  400376:	f8df 8198 	ldr.w	r8, [pc, #408]	; 400510 <board_init+0x364>
  40037a:	47c0      	blx	r8
	pio_configure(PIN_EBI_CDS_PIO, PIN_EBI_CDS_TYPE, PIN_EBI_CDS_MASK, PIN_EBI_CDS_ATTRI);
  40037c:	2300      	movs	r3, #0
  40037e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400382:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400386:	4638      	mov	r0, r7
  400388:	47c0      	blx	r8
	pio_configure(PIN_EBI_DATAL_PIO, PIN_EBI_DATAL_TYPE, PIN_EBI_DATAL_MASK, PIN_EBI_DATAL_ATTRI);
  40038a:	2301      	movs	r3, #1
  40038c:	22ff      	movs	r2, #255	; 0xff
  40038e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400392:	4638      	mov	r0, r7
  400394:	47c0      	blx	r8
	pio_configure(PIN_EBI_DATAH_0_PIO, PIN_EBI_DATAH_0_TYPE, PIN_EBI_DATAH_0_MASK, PIN_EBI_DATAH_0_ATTRI);
  400396:	2301      	movs	r3, #1
  400398:	223f      	movs	r2, #63	; 0x3f
  40039a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40039e:	4857      	ldr	r0, [pc, #348]	; (4004fc <board_init+0x350>)
  4003a0:	47c0      	blx	r8
	pio_configure(PIN_EBI_DATAH_1_PIO, PIN_EBI_DATAH_1_TYPE, PIN_EBI_DATAH_1_MASK, PIN_EBI_DATAH_1_ATTRI);
  4003a2:	2301      	movs	r3, #1
  4003a4:	f44f 32c0 	mov.w	r2, #98304	; 0x18000
  4003a8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003ac:	4620      	mov	r0, r4
  4003ae:	47c0      	blx	r8
	pio_configure(PIN_EBI_NWE_PIO, PIN_EBI_NWE_TYPE, PIN_EBI_NWE_MASK, PIN_EBI_NWE_ATTRI);
  4003b0:	2301      	movs	r3, #1
  4003b2:	4652      	mov	r2, sl
  4003b4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003b8:	4638      	mov	r0, r7
  4003ba:	47c0      	blx	r8
	pio_configure(PIN_EBI_NRD_PIO, PIN_EBI_NRD_TYPE, PIN_EBI_NRD_MASK, PIN_EBI_NRD_ATTRI);
  4003bc:	2301      	movs	r3, #1
  4003be:	4632      	mov	r2, r6
  4003c0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003c4:	4638      	mov	r0, r7
  4003c6:	47c0      	blx	r8
	pio_configure(PIN_EBI_CS_PIO, PIN_EBI_CS_TYPE, PIN_EBI_CS_MASK, PIN_EBI_CS_ATTRI);
  4003c8:	2301      	movs	r3, #1
  4003ca:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4003ce:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003d2:	484b      	ldr	r0, [pc, #300]	; (400500 <board_init+0x354>)
  4003d4:	47c0      	blx	r8
	pio_configure(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_TYPE, PIN_EBI_BACKLIGHT_MASK, PIN_EBI_BACKLIGHT_ATTRI);
  4003d6:	2300      	movs	r3, #0
  4003d8:	f44f 7200 	mov.w	r2, #512	; 0x200
  4003dc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4003e0:	4638      	mov	r0, r7
  4003e2:	47c0      	blx	r8
	pio_set(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_MASK);
  4003e4:	f44f 7100 	mov.w	r1, #512	; 0x200
  4003e8:	4638      	mov	r0, r7
  4003ea:	4b46      	ldr	r3, [pc, #280]	; (400504 <board_init+0x358>)
  4003ec:	4798      	blx	r3
	ioport_set_pin_dir(USB_ID_PIN, IOPORT_DIR_INPUT);
# endif
#endif

#ifdef CONF_BOARD_SDRAMC
	pio_configure_pin(SDRAM_BA0_PIO, SDRAM_BA0_FLAGS);
  4003ee:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4003f2:	2014      	movs	r0, #20
  4003f4:	4c44      	ldr	r4, [pc, #272]	; (400508 <board_init+0x35c>)
  4003f6:	47a0      	blx	r4
	pio_configure_pin(SDRAM_SDCK_PIO, SDRAM_SDCK_FLAGS);
  4003f8:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4003fc:	2077      	movs	r0, #119	; 0x77
  4003fe:	47a0      	blx	r4
	pio_configure_pin(SDRAM_SDCKE_PIO, SDRAM_SDCKE_FLAGS);
  400400:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400404:	206e      	movs	r0, #110	; 0x6e
  400406:	47a0      	blx	r4
	pio_configure_pin(SDRAM_SDCS_PIO, SDRAM_SDCS_FLAGS);
  400408:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40040c:	204f      	movs	r0, #79	; 0x4f
  40040e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_RAS_PIO, SDRAM_RAS_FLAGS);
  400410:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400414:	2070      	movs	r0, #112	; 0x70
  400416:	47a0      	blx	r4
	pio_configure_pin(SDRAM_CAS_PIO, SDRAM_CAS_FLAGS);
  400418:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40041c:	2071      	movs	r0, #113	; 0x71
  40041e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_SDWE_PIO, SDRAM_SDWE_FLAGS);
  400420:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400424:	207d      	movs	r0, #125	; 0x7d
  400426:	47a0      	blx	r4
	pio_configure_pin(SDRAM_NBS0_PIO, SDRAM_NBS0_FLAGS);
  400428:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40042c:	2052      	movs	r0, #82	; 0x52
  40042e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_NBS1_PIO, SDRAM_NBS1_FLAGS);
  400430:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400434:	206f      	movs	r0, #111	; 0x6f
  400436:	47a0      	blx	r4
	pio_configure_pin(SDRAM_A2_PIO, SDRAM_A_FLAGS);  
  400438:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40043c:	2054      	movs	r0, #84	; 0x54
  40043e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_A3_PIO, SDRAM_A_FLAGS);  
  400440:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400444:	2055      	movs	r0, #85	; 0x55
  400446:	47a0      	blx	r4
	pio_configure_pin(SDRAM_A4_PIO, SDRAM_A_FLAGS);  
  400448:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40044c:	2056      	movs	r0, #86	; 0x56
  40044e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_A5_PIO, SDRAM_A_FLAGS);  
  400450:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400454:	2057      	movs	r0, #87	; 0x57
  400456:	47a0      	blx	r4
	pio_configure_pin(SDRAM_A6_PIO, SDRAM_A_FLAGS);  
  400458:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40045c:	2058      	movs	r0, #88	; 0x58
  40045e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_A7_PIO, SDRAM_A_FLAGS);  
  400460:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400464:	2059      	movs	r0, #89	; 0x59
  400466:	47a0      	blx	r4
	pio_configure_pin(SDRAM_A8_PIO, SDRAM_A_FLAGS);  
  400468:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40046c:	205a      	movs	r0, #90	; 0x5a
  40046e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_A9_PIO, SDRAM_A_FLAGS);  
  400470:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400474:	205b      	movs	r0, #91	; 0x5b
  400476:	47a0      	blx	r4
	pio_configure_pin(SDRAM_A10_PIO, SDRAM_A_FLAGS);  
  400478:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40047c:	205c      	movs	r0, #92	; 0x5c
  40047e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_A11_PIO, SDRAM_A_FLAGS);  
  400480:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400484:	205d      	movs	r0, #93	; 0x5d
  400486:	47a0      	blx	r4
	pio_configure_pin(SDRAM_SDA10_PIO, SDRAM_SDA10_FLAGS);
  400488:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40048c:	206d      	movs	r0, #109	; 0x6d
  40048e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D0_PIO, SDRAM_D_FLAGS);  
  400490:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400494:	2040      	movs	r0, #64	; 0x40
  400496:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D1_PIO, SDRAM_D_FLAGS);  
  400498:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40049c:	2041      	movs	r0, #65	; 0x41
  40049e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D2_PIO, SDRAM_D_FLAGS);  
  4004a0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004a4:	2042      	movs	r0, #66	; 0x42
  4004a6:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D3_PIO, SDRAM_D_FLAGS);  
  4004a8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004ac:	2043      	movs	r0, #67	; 0x43
  4004ae:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D4_PIO, SDRAM_D_FLAGS);  
  4004b0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004b4:	2044      	movs	r0, #68	; 0x44
  4004b6:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D5_PIO, SDRAM_D_FLAGS);  
  4004b8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004bc:	2045      	movs	r0, #69	; 0x45
  4004be:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D6_PIO, SDRAM_D_FLAGS);  
  4004c0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004c4:	2046      	movs	r0, #70	; 0x46
  4004c6:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D7_PIO, SDRAM_D_FLAGS);  
  4004c8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004cc:	2047      	movs	r0, #71	; 0x47
  4004ce:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D8_PIO, SDRAM_D_FLAGS);  
  4004d0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004d4:	2080      	movs	r0, #128	; 0x80
  4004d6:	47a0      	blx	r4
  4004d8:	e01c      	b.n	400514 <board_init+0x368>
  4004da:	bf00      	nop
  4004dc:	400e1850 	.word	0x400e1850
  4004e0:	e000ed00 	.word	0xe000ed00
  4004e4:	400e0c00 	.word	0x400e0c00
  4004e8:	5a00080c 	.word	0x5a00080c
  4004ec:	00401245 	.word	0x00401245
  4004f0:	400e1200 	.word	0x400e1200
  4004f4:	400e0e00 	.word	0x400e0e00
  4004f8:	400e1000 	.word	0x400e1000
  4004fc:	400e1600 	.word	0x400e1600
  400500:	400e1400 	.word	0x400e1400
  400504:	00400ced 	.word	0x00400ced
  400508:	00400ed1 	.word	0x00400ed1
  40050c:	40088000 	.word	0x40088000
  400510:	00400de5 	.word	0x00400de5
	pio_configure_pin(SDRAM_D9_PIO, SDRAM_D_FLAGS);  
  400514:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400518:	2081      	movs	r0, #129	; 0x81
  40051a:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D10_PIO, SDRAM_D_FLAGS); 
  40051c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400520:	2082      	movs	r0, #130	; 0x82
  400522:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D11_PIO, SDRAM_D_FLAGS); 
  400524:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400528:	2083      	movs	r0, #131	; 0x83
  40052a:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D12_PIO, SDRAM_D_FLAGS); 
  40052c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400530:	2084      	movs	r0, #132	; 0x84
  400532:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D13_PIO, SDRAM_D_FLAGS); 
  400534:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400538:	2085      	movs	r0, #133	; 0x85
  40053a:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D14_PIO, SDRAM_D_FLAGS); 
  40053c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400540:	200f      	movs	r0, #15
  400542:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D15_PIO, SDRAM_D_FLAGS); 
  400544:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400548:	4628      	mov	r0, r5
  40054a:	47a0      	blx	r4
	
	MATRIX->CCFG_SMCNFCS = CCFG_SMCNFCS_SDRAMEN;
  40054c:	f8c9 5124 	str.w	r5, [r9, #292]	; 0x124
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on SPI*/
	pio_configure_pin(LCD_SPI_MISO_PIO, LCD_SPI_MISO_FLAGS);
  400550:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400554:	2074      	movs	r0, #116	; 0x74
  400556:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_MOSI_PIO, LCD_SPI_MOSI_FLAGS);
  400558:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40055c:	2075      	movs	r0, #117	; 0x75
  40055e:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_SPCK_PIO, LCD_SPI_SPCK_FLAGS);
  400560:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400564:	2076      	movs	r0, #118	; 0x76
  400566:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_NPCS_PIO, LCD_SPI_NPCS_FLAGS);
  400568:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40056c:	2079      	movs	r0, #121	; 0x79
  40056e:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_RESET_PIO, LCD_SPI_RESET_FLAGS);
  400570:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400574:	2003      	movs	r0, #3
  400576:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
  400578:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40057c:	2023      	movs	r0, #35	; 0x23
  40057e:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
  400580:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400584:	2000      	movs	r0, #0
  400586:	47a0      	blx	r4
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);
  400588:	2000      	movs	r0, #0
  40058a:	4b02      	ldr	r3, [pc, #8]	; (400594 <board_init+0x3e8>)
  40058c:	4798      	blx	r3
  40058e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400592:	bf00      	nop
  400594:	00400eb5 	.word	0x00400eb5

00400598 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400598:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40059a:	4b07      	ldr	r3, [pc, #28]	; (4005b8 <spi_enable_clock+0x20>)
  40059c:	4298      	cmp	r0, r3
  40059e:	d003      	beq.n	4005a8 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4005a0:	4b06      	ldr	r3, [pc, #24]	; (4005bc <spi_enable_clock+0x24>)
  4005a2:	4298      	cmp	r0, r3
  4005a4:	d004      	beq.n	4005b0 <spi_enable_clock+0x18>
  4005a6:	bd08      	pop	{r3, pc}
  4005a8:	2015      	movs	r0, #21
  4005aa:	4b05      	ldr	r3, [pc, #20]	; (4005c0 <spi_enable_clock+0x28>)
  4005ac:	4798      	blx	r3
  4005ae:	bd08      	pop	{r3, pc}
  4005b0:	202a      	movs	r0, #42	; 0x2a
  4005b2:	4b03      	ldr	r3, [pc, #12]	; (4005c0 <spi_enable_clock+0x28>)
  4005b4:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4005b6:	e7f6      	b.n	4005a6 <spi_enable_clock+0xe>
  4005b8:	40008000 	.word	0x40008000
  4005bc:	40058000 	.word	0x40058000
  4005c0:	00401245 	.word	0x00401245

004005c4 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4005c4:	6843      	ldr	r3, [r0, #4]
  4005c6:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4005ca:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4005cc:	6843      	ldr	r3, [r0, #4]
  4005ce:	0409      	lsls	r1, r1, #16
  4005d0:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4005d4:	4319      	orrs	r1, r3
  4005d6:	6041      	str	r1, [r0, #4]
  4005d8:	4770      	bx	lr

004005da <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4005da:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4005dc:	f643 2499 	movw	r4, #15001	; 0x3a99
  4005e0:	6905      	ldr	r5, [r0, #16]
  4005e2:	f015 0f02 	tst.w	r5, #2
  4005e6:	d103      	bne.n	4005f0 <spi_write+0x16>
		if (!timeout--) {
  4005e8:	3c01      	subs	r4, #1
  4005ea:	d1f9      	bne.n	4005e0 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  4005ec:	2001      	movs	r0, #1
  4005ee:	e00c      	b.n	40060a <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4005f0:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4005f2:	f014 0f02 	tst.w	r4, #2
  4005f6:	d006      	beq.n	400606 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4005f8:	0412      	lsls	r2, r2, #16
  4005fa:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4005fe:	4311      	orrs	r1, r2
		if (uc_last) {
  400600:	b10b      	cbz	r3, 400606 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400602:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  400606:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  400608:	2000      	movs	r0, #0
}
  40060a:	bc30      	pop	{r4, r5}
  40060c:	4770      	bx	lr

0040060e <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  40060e:	b932      	cbnz	r2, 40061e <spi_set_clock_polarity+0x10>
  400610:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400614:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400616:	f023 0301 	bic.w	r3, r3, #1
  40061a:	6303      	str	r3, [r0, #48]	; 0x30
  40061c:	4770      	bx	lr
  40061e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400622:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400624:	f043 0301 	orr.w	r3, r3, #1
  400628:	6303      	str	r3, [r0, #48]	; 0x30
  40062a:	4770      	bx	lr

0040062c <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  40062c:	b932      	cbnz	r2, 40063c <spi_set_clock_phase+0x10>
  40062e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400632:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400634:	f023 0302 	bic.w	r3, r3, #2
  400638:	6303      	str	r3, [r0, #48]	; 0x30
  40063a:	4770      	bx	lr
  40063c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400640:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400642:	f043 0302 	orr.w	r3, r3, #2
  400646:	6303      	str	r3, [r0, #48]	; 0x30
  400648:	4770      	bx	lr

0040064a <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40064a:	2a04      	cmp	r2, #4
  40064c:	d003      	beq.n	400656 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  40064e:	b16a      	cbz	r2, 40066c <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400650:	2a08      	cmp	r2, #8
  400652:	d016      	beq.n	400682 <spi_configure_cs_behavior+0x38>
  400654:	4770      	bx	lr
  400656:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40065a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40065c:	f023 0308 	bic.w	r3, r3, #8
  400660:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400662:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400664:	f043 0304 	orr.w	r3, r3, #4
  400668:	6303      	str	r3, [r0, #48]	; 0x30
  40066a:	4770      	bx	lr
  40066c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400670:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400672:	f023 0308 	bic.w	r3, r3, #8
  400676:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400678:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40067a:	f023 0304 	bic.w	r3, r3, #4
  40067e:	6303      	str	r3, [r0, #48]	; 0x30
  400680:	4770      	bx	lr
  400682:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400686:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400688:	f043 0308 	orr.w	r3, r3, #8
  40068c:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  40068e:	e7e1      	b.n	400654 <spi_configure_cs_behavior+0xa>

00400690 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400690:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400694:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400696:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  40069a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  40069c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40069e:	431a      	orrs	r2, r3
  4006a0:	630a      	str	r2, [r1, #48]	; 0x30
  4006a2:	4770      	bx	lr

004006a4 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4006a4:	1e43      	subs	r3, r0, #1
  4006a6:	4419      	add	r1, r3
  4006a8:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4006ac:	1e43      	subs	r3, r0, #1
  4006ae:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4006b0:	bf94      	ite	ls
  4006b2:	b200      	sxthls	r0, r0
		return -1;
  4006b4:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4006b8:	4770      	bx	lr

004006ba <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4006ba:	b17a      	cbz	r2, 4006dc <spi_set_baudrate_div+0x22>
{
  4006bc:	b410      	push	{r4}
  4006be:	4614      	mov	r4, r2
  4006c0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4006c4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4006c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4006ca:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4006cc:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4006ce:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4006d2:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4006d4:	2000      	movs	r0, #0
}
  4006d6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4006da:	4770      	bx	lr
        return -1;
  4006dc:	f04f 30ff 	mov.w	r0, #4294967295
  4006e0:	4770      	bx	lr
	...

004006e4 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  4006e4:	4b01      	ldr	r3, [pc, #4]	; (4006ec <gfx_mono_set_framebuffer+0x8>)
  4006e6:	6018      	str	r0, [r3, #0]
  4006e8:	4770      	bx	lr
  4006ea:	bf00      	nop
  4006ec:	20400ef4 	.word	0x20400ef4

004006f0 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  4006f0:	4b02      	ldr	r3, [pc, #8]	; (4006fc <gfx_mono_framebuffer_put_byte+0xc>)
  4006f2:	681b      	ldr	r3, [r3, #0]
  4006f4:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  4006f8:	5442      	strb	r2, [r0, r1]
  4006fa:	4770      	bx	lr
  4006fc:	20400ef4 	.word	0x20400ef4

00400700 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400700:	4b02      	ldr	r3, [pc, #8]	; (40070c <gfx_mono_framebuffer_get_byte+0xc>)
  400702:	681b      	ldr	r3, [r3, #0]
  400704:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400708:	5c40      	ldrb	r0, [r0, r1]
  40070a:	4770      	bx	lr
  40070c:	20400ef4 	.word	0x20400ef4

00400710 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400714:	1884      	adds	r4, r0, r2
  400716:	2c80      	cmp	r4, #128	; 0x80
  400718:	dd02      	ble.n	400720 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  40071a:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  40071e:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  400720:	b322      	cbz	r2, 40076c <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  400722:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  400724:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  400728:	2601      	movs	r6, #1
  40072a:	fa06 f101 	lsl.w	r1, r6, r1
  40072e:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400730:	2b01      	cmp	r3, #1
  400732:	d01d      	beq.n	400770 <gfx_mono_generic_draw_horizontal_line+0x60>
  400734:	2b00      	cmp	r3, #0
  400736:	d035      	beq.n	4007a4 <gfx_mono_generic_draw_horizontal_line+0x94>
  400738:	2b02      	cmp	r3, #2
  40073a:	d117      	bne.n	40076c <gfx_mono_generic_draw_horizontal_line+0x5c>
  40073c:	3801      	subs	r0, #1
  40073e:	b2c7      	uxtb	r7, r0
  400740:	19d4      	adds	r4, r2, r7
  400742:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  400744:	f8df a090 	ldr.w	sl, [pc, #144]	; 4007d8 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  400748:	f04f 0900 	mov.w	r9, #0
  40074c:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4007dc <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400750:	4621      	mov	r1, r4
  400752:	4628      	mov	r0, r5
  400754:	47d0      	blx	sl
			temp ^= pixelmask;
  400756:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40075a:	464b      	mov	r3, r9
  40075c:	b2d2      	uxtb	r2, r2
  40075e:	4621      	mov	r1, r4
  400760:	4628      	mov	r0, r5
  400762:	47c0      	blx	r8
  400764:	3c01      	subs	r4, #1
  400766:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400768:	42bc      	cmp	r4, r7
  40076a:	d1f1      	bne.n	400750 <gfx_mono_generic_draw_horizontal_line+0x40>
  40076c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400770:	3801      	subs	r0, #1
  400772:	b2c7      	uxtb	r7, r0
  400774:	19d4      	adds	r4, r2, r7
  400776:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400778:	f8df a05c 	ldr.w	sl, [pc, #92]	; 4007d8 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  40077c:	f04f 0900 	mov.w	r9, #0
  400780:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4007dc <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400784:	4621      	mov	r1, r4
  400786:	4628      	mov	r0, r5
  400788:	47d0      	blx	sl
			temp |= pixelmask;
  40078a:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40078e:	464b      	mov	r3, r9
  400790:	b2d2      	uxtb	r2, r2
  400792:	4621      	mov	r1, r4
  400794:	4628      	mov	r0, r5
  400796:	47c0      	blx	r8
  400798:	3c01      	subs	r4, #1
  40079a:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40079c:	42bc      	cmp	r4, r7
  40079e:	d1f1      	bne.n	400784 <gfx_mono_generic_draw_horizontal_line+0x74>
  4007a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4007a4:	3801      	subs	r0, #1
  4007a6:	b2c7      	uxtb	r7, r0
  4007a8:	19d4      	adds	r4, r2, r7
  4007aa:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4007ac:	f8df 8028 	ldr.w	r8, [pc, #40]	; 4007d8 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  4007b0:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  4007b2:	f8df 9028 	ldr.w	r9, [pc, #40]	; 4007dc <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4007b6:	4621      	mov	r1, r4
  4007b8:	4628      	mov	r0, r5
  4007ba:	47c0      	blx	r8
			temp &= ~pixelmask;
  4007bc:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4007c0:	2300      	movs	r3, #0
  4007c2:	b2d2      	uxtb	r2, r2
  4007c4:	4621      	mov	r1, r4
  4007c6:	4628      	mov	r0, r5
  4007c8:	47c8      	blx	r9
  4007ca:	3c01      	subs	r4, #1
  4007cc:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4007ce:	42bc      	cmp	r4, r7
  4007d0:	d1f1      	bne.n	4007b6 <gfx_mono_generic_draw_horizontal_line+0xa6>
  4007d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4007d6:	bf00      	nop
  4007d8:	00400a11 	.word	0x00400a11
  4007dc:	0040090d 	.word	0x0040090d

004007e0 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  4007e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4007e4:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  4007e8:	b18b      	cbz	r3, 40080e <gfx_mono_generic_draw_filled_rect+0x2e>
  4007ea:	461c      	mov	r4, r3
  4007ec:	4690      	mov	r8, r2
  4007ee:	4606      	mov	r6, r0
  4007f0:	1e4d      	subs	r5, r1, #1
  4007f2:	b2ed      	uxtb	r5, r5
  4007f4:	442c      	add	r4, r5
  4007f6:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  4007f8:	f8df 9018 	ldr.w	r9, [pc, #24]	; 400814 <gfx_mono_generic_draw_filled_rect+0x34>
  4007fc:	463b      	mov	r3, r7
  4007fe:	4642      	mov	r2, r8
  400800:	4621      	mov	r1, r4
  400802:	4630      	mov	r0, r6
  400804:	47c8      	blx	r9
  400806:	3c01      	subs	r4, #1
  400808:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  40080a:	42ac      	cmp	r4, r5
  40080c:	d1f6      	bne.n	4007fc <gfx_mono_generic_draw_filled_rect+0x1c>
  40080e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400812:	bf00      	nop
  400814:	00400711 	.word	0x00400711

00400818 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40081c:	b083      	sub	sp, #12
  40081e:	4604      	mov	r4, r0
  400820:	4688      	mov	r8, r1
  400822:	4691      	mov	r9, r2
  400824:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  400826:	7a5b      	ldrb	r3, [r3, #9]
  400828:	f89b 2008 	ldrb.w	r2, [fp, #8]
  40082c:	2100      	movs	r1, #0
  40082e:	9100      	str	r1, [sp, #0]
  400830:	4649      	mov	r1, r9
  400832:	4640      	mov	r0, r8
  400834:	4d21      	ldr	r5, [pc, #132]	; (4008bc <gfx_mono_draw_char+0xa4>)
  400836:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  400838:	f89b 3000 	ldrb.w	r3, [fp]
  40083c:	b113      	cbz	r3, 400844 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  40083e:	b003      	add	sp, #12
  400840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  400844:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400848:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  40084a:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  40084e:	bf18      	it	ne
  400850:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  400852:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  400856:	f89b 700a 	ldrb.w	r7, [fp, #10]
  40085a:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  40085c:	fb17 f70a 	smulbb	r7, r7, sl
  400860:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  400864:	f8db 3004 	ldr.w	r3, [fp, #4]
  400868:	fa13 f787 	uxtah	r7, r3, r7
  40086c:	e01f      	b.n	4008ae <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  40086e:	0064      	lsls	r4, r4, #1
  400870:	b2e4      	uxtb	r4, r4
  400872:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  400874:	b2eb      	uxtb	r3, r5
  400876:	429e      	cmp	r6, r3
  400878:	d910      	bls.n	40089c <gfx_mono_draw_char+0x84>
  40087a:	b2eb      	uxtb	r3, r5
  40087c:	eb08 0003 	add.w	r0, r8, r3
  400880:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400882:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400886:	bf08      	it	eq
  400888:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  40088c:	f014 0f80 	tst.w	r4, #128	; 0x80
  400890:	d0ed      	beq.n	40086e <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400892:	2201      	movs	r2, #1
  400894:	4649      	mov	r1, r9
  400896:	4b0a      	ldr	r3, [pc, #40]	; (4008c0 <gfx_mono_draw_char+0xa8>)
  400898:	4798      	blx	r3
  40089a:	e7e8      	b.n	40086e <gfx_mono_draw_char+0x56>
		inc_y += 1;
  40089c:	f109 0901 	add.w	r9, r9, #1
  4008a0:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  4008a4:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  4008a8:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  4008ac:	d0c7      	beq.n	40083e <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  4008ae:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  4008b2:	2e00      	cmp	r6, #0
  4008b4:	d0f2      	beq.n	40089c <gfx_mono_draw_char+0x84>
  4008b6:	2500      	movs	r5, #0
  4008b8:	462c      	mov	r4, r5
  4008ba:	e7de      	b.n	40087a <gfx_mono_draw_char+0x62>
  4008bc:	004007e1 	.word	0x004007e1
  4008c0:	004009ad 	.word	0x004009ad

004008c4 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  4008c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4008c8:	4604      	mov	r4, r0
  4008ca:	4690      	mov	r8, r2
  4008cc:	461d      	mov	r5, r3
  4008ce:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  4008d0:	4f0d      	ldr	r7, [pc, #52]	; (400908 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  4008d2:	460e      	mov	r6, r1
  4008d4:	e008      	b.n	4008e8 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  4008d6:	7a6a      	ldrb	r2, [r5, #9]
  4008d8:	3201      	adds	r2, #1
  4008da:	4442      	add	r2, r8
  4008dc:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  4008e0:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  4008e2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4008e6:	b16b      	cbz	r3, 400904 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  4008e8:	7820      	ldrb	r0, [r4, #0]
  4008ea:	280a      	cmp	r0, #10
  4008ec:	d0f3      	beq.n	4008d6 <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  4008ee:	280d      	cmp	r0, #13
  4008f0:	d0f7      	beq.n	4008e2 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  4008f2:	462b      	mov	r3, r5
  4008f4:	4642      	mov	r2, r8
  4008f6:	4649      	mov	r1, r9
  4008f8:	47b8      	blx	r7
			x += font->width;
  4008fa:	7a2b      	ldrb	r3, [r5, #8]
  4008fc:	4499      	add	r9, r3
  4008fe:	fa5f f989 	uxtb.w	r9, r9
  400902:	e7ee      	b.n	4008e2 <gfx_mono_draw_string+0x1e>
}
  400904:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400908:	00400819 	.word	0x00400819

0040090c <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  40090c:	b570      	push	{r4, r5, r6, lr}
  40090e:	4604      	mov	r4, r0
  400910:	460d      	mov	r5, r1
  400912:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400914:	b91b      	cbnz	r3, 40091e <gfx_mono_ssd1306_put_byte+0x12>
  400916:	4b0d      	ldr	r3, [pc, #52]	; (40094c <gfx_mono_ssd1306_put_byte+0x40>)
  400918:	4798      	blx	r3
  40091a:	42b0      	cmp	r0, r6
  40091c:	d015      	beq.n	40094a <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  40091e:	4632      	mov	r2, r6
  400920:	4629      	mov	r1, r5
  400922:	4620      	mov	r0, r4
  400924:	4b0a      	ldr	r3, [pc, #40]	; (400950 <gfx_mono_ssd1306_put_byte+0x44>)
  400926:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400928:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  40092c:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400930:	4c08      	ldr	r4, [pc, #32]	; (400954 <gfx_mono_ssd1306_put_byte+0x48>)
  400932:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400934:	f3c5 1002 	ubfx	r0, r5, #4, #3
  400938:	f040 0010 	orr.w	r0, r0, #16
  40093c:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  40093e:	f005 000f 	and.w	r0, r5, #15
  400942:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  400944:	4630      	mov	r0, r6
  400946:	4b04      	ldr	r3, [pc, #16]	; (400958 <gfx_mono_ssd1306_put_byte+0x4c>)
  400948:	4798      	blx	r3
  40094a:	bd70      	pop	{r4, r5, r6, pc}
  40094c:	00400701 	.word	0x00400701
  400950:	004006f1 	.word	0x004006f1
  400954:	00400a1d 	.word	0x00400a1d
  400958:	00400c3d 	.word	0x00400c3d

0040095c <gfx_mono_ssd1306_init>:
{
  40095c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400960:	480d      	ldr	r0, [pc, #52]	; (400998 <gfx_mono_ssd1306_init+0x3c>)
  400962:	4b0e      	ldr	r3, [pc, #56]	; (40099c <gfx_mono_ssd1306_init+0x40>)
  400964:	4798      	blx	r3
	ssd1306_init();
  400966:	4b0e      	ldr	r3, [pc, #56]	; (4009a0 <gfx_mono_ssd1306_init+0x44>)
  400968:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  40096a:	2040      	movs	r0, #64	; 0x40
  40096c:	4b0d      	ldr	r3, [pc, #52]	; (4009a4 <gfx_mono_ssd1306_init+0x48>)
  40096e:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400970:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400972:	f04f 0801 	mov.w	r8, #1
  400976:	462f      	mov	r7, r5
  400978:	4e0b      	ldr	r6, [pc, #44]	; (4009a8 <gfx_mono_ssd1306_init+0x4c>)
{
  40097a:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  40097c:	4643      	mov	r3, r8
  40097e:	463a      	mov	r2, r7
  400980:	b2e1      	uxtb	r1, r4
  400982:	4628      	mov	r0, r5
  400984:	47b0      	blx	r6
  400986:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400988:	2c80      	cmp	r4, #128	; 0x80
  40098a:	d1f7      	bne.n	40097c <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  40098c:	3501      	adds	r5, #1
  40098e:	b2ed      	uxtb	r5, r5
  400990:	2d04      	cmp	r5, #4
  400992:	d1f2      	bne.n	40097a <gfx_mono_ssd1306_init+0x1e>
  400994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400998:	20400ef8 	.word	0x20400ef8
  40099c:	004006e5 	.word	0x004006e5
  4009a0:	00400a5d 	.word	0x00400a5d
  4009a4:	00400a1d 	.word	0x00400a1d
  4009a8:	0040090d 	.word	0x0040090d

004009ac <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  4009ac:	09c3      	lsrs	r3, r0, #7
  4009ae:	d12a      	bne.n	400a06 <gfx_mono_ssd1306_draw_pixel+0x5a>
  4009b0:	291f      	cmp	r1, #31
  4009b2:	d828      	bhi.n	400a06 <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  4009b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4009b8:	4614      	mov	r4, r2
  4009ba:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  4009bc:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  4009be:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  4009c2:	2201      	movs	r2, #1
  4009c4:	fa02 f701 	lsl.w	r7, r2, r1
  4009c8:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  4009cc:	4601      	mov	r1, r0
  4009ce:	4630      	mov	r0, r6
  4009d0:	4b0d      	ldr	r3, [pc, #52]	; (400a08 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  4009d2:	4798      	blx	r3
  4009d4:	4602      	mov	r2, r0
	switch (color) {
  4009d6:	2c01      	cmp	r4, #1
  4009d8:	d009      	beq.n	4009ee <gfx_mono_ssd1306_draw_pixel+0x42>
  4009da:	b164      	cbz	r4, 4009f6 <gfx_mono_ssd1306_draw_pixel+0x4a>
  4009dc:	2c02      	cmp	r4, #2
  4009de:	d00e      	beq.n	4009fe <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  4009e0:	2300      	movs	r3, #0
  4009e2:	4629      	mov	r1, r5
  4009e4:	4630      	mov	r0, r6
  4009e6:	4c09      	ldr	r4, [pc, #36]	; (400a0c <gfx_mono_ssd1306_draw_pixel+0x60>)
  4009e8:	47a0      	blx	r4
  4009ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  4009ee:	ea48 0200 	orr.w	r2, r8, r0
  4009f2:	b2d2      	uxtb	r2, r2
		break;
  4009f4:	e7f4      	b.n	4009e0 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  4009f6:	ea20 0207 	bic.w	r2, r0, r7
  4009fa:	b2d2      	uxtb	r2, r2
		break;
  4009fc:	e7f0      	b.n	4009e0 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  4009fe:	ea88 0200 	eor.w	r2, r8, r0
  400a02:	b2d2      	uxtb	r2, r2
		break;
  400a04:	e7ec      	b.n	4009e0 <gfx_mono_ssd1306_draw_pixel+0x34>
  400a06:	4770      	bx	lr
  400a08:	00400701 	.word	0x00400701
  400a0c:	0040090d 	.word	0x0040090d

00400a10 <gfx_mono_ssd1306_get_byte>:
{
  400a10:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  400a12:	4b01      	ldr	r3, [pc, #4]	; (400a18 <gfx_mono_ssd1306_get_byte+0x8>)
  400a14:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400a16:	bd08      	pop	{r3, pc}
  400a18:	00400701 	.word	0x00400701

00400a1c <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  400a1c:	b538      	push	{r3, r4, r5, lr}
  400a1e:	4605      	mov	r5, r0
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400a20:	2208      	movs	r2, #8
  400a22:	4b09      	ldr	r3, [pc, #36]	; (400a48 <ssd1306_write_command+0x2c>)
  400a24:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400a26:	4c09      	ldr	r4, [pc, #36]	; (400a4c <ssd1306_write_command+0x30>)
  400a28:	2101      	movs	r1, #1
  400a2a:	4620      	mov	r0, r4
  400a2c:	4b08      	ldr	r3, [pc, #32]	; (400a50 <ssd1306_write_command+0x34>)
  400a2e:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400a30:	2301      	movs	r3, #1
  400a32:	461a      	mov	r2, r3
  400a34:	4629      	mov	r1, r5
  400a36:	4620      	mov	r0, r4
  400a38:	4c06      	ldr	r4, [pc, #24]	; (400a54 <ssd1306_write_command+0x38>)
  400a3a:	47a0      	blx	r4
	delay_us(10);
  400a3c:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400a40:	4b05      	ldr	r3, [pc, #20]	; (400a58 <ssd1306_write_command+0x3c>)
  400a42:	4798      	blx	r3
  400a44:	bd38      	pop	{r3, r4, r5, pc}
  400a46:	bf00      	nop
  400a48:	400e1000 	.word	0x400e1000
  400a4c:	40008000 	.word	0x40008000
  400a50:	004005c5 	.word	0x004005c5
  400a54:	004005db 	.word	0x004005db
  400a58:	20400001 	.word	0x20400001

00400a5c <ssd1306_init>:
{
  400a5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400a60:	4d66      	ldr	r5, [pc, #408]	; (400bfc <ssd1306_init+0x1a0>)
  400a62:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  400a66:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400a68:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400a6c:	4b64      	ldr	r3, [pc, #400]	; (400c00 <ssd1306_init+0x1a4>)
  400a6e:	2708      	movs	r7, #8
  400a70:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400a72:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400a76:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400a78:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a7c:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a7e:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a80:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400a84:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400a86:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400a8a:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a8c:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  400a8e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400a92:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400a94:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400a96:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a9a:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a9c:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a9e:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400aa2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400aa4:	f022 0208 	bic.w	r2, r2, #8
  400aa8:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400aaa:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400aac:	f022 0208 	bic.w	r2, r2, #8
  400ab0:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400ab2:	601f      	str	r7, [r3, #0]
  400ab4:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400ab6:	631f      	str	r7, [r3, #48]	; 0x30
  400ab8:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400aba:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400c38 <ssd1306_init+0x1dc>
  400abe:	2300      	movs	r3, #0
  400ac0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400ac4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400ac8:	4640      	mov	r0, r8
  400aca:	4c4e      	ldr	r4, [pc, #312]	; (400c04 <ssd1306_init+0x1a8>)
  400acc:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400ace:	2300      	movs	r3, #0
  400ad0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400ad4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400ad8:	4640      	mov	r0, r8
  400ada:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400adc:	2300      	movs	r3, #0
  400ade:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400ae2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400ae6:	4640      	mov	r0, r8
  400ae8:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400aea:	2300      	movs	r3, #0
  400aec:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400af0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400af4:	4640      	mov	r0, r8
  400af6:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400af8:	2300      	movs	r3, #0
  400afa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400afe:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b02:	4640      	mov	r0, r8
  400b04:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400b06:	2300      	movs	r3, #0
  400b08:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400b0c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b10:	4640      	mov	r0, r8
  400b12:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400b14:	4c3c      	ldr	r4, [pc, #240]	; (400c08 <ssd1306_init+0x1ac>)
  400b16:	f04f 0902 	mov.w	r9, #2
  400b1a:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400b1e:	f04f 0880 	mov.w	r8, #128	; 0x80
  400b22:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400b26:	6863      	ldr	r3, [r4, #4]
  400b28:	f043 0301 	orr.w	r3, r3, #1
  400b2c:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400b2e:	463a      	mov	r2, r7
  400b30:	2101      	movs	r1, #1
  400b32:	4620      	mov	r0, r4
  400b34:	4b35      	ldr	r3, [pc, #212]	; (400c0c <ssd1306_init+0x1b0>)
  400b36:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400b38:	2200      	movs	r2, #0
  400b3a:	2101      	movs	r1, #1
  400b3c:	4620      	mov	r0, r4
  400b3e:	4b34      	ldr	r3, [pc, #208]	; (400c10 <ssd1306_init+0x1b4>)
  400b40:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400b42:	2200      	movs	r2, #0
  400b44:	2101      	movs	r1, #1
  400b46:	4620      	mov	r0, r4
  400b48:	4b32      	ldr	r3, [pc, #200]	; (400c14 <ssd1306_init+0x1b8>)
  400b4a:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400b4c:	6863      	ldr	r3, [r4, #4]
  400b4e:	f023 0302 	bic.w	r3, r3, #2
  400b52:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400b54:	2200      	movs	r2, #0
  400b56:	2101      	movs	r1, #1
  400b58:	4620      	mov	r0, r4
  400b5a:	4b2f      	ldr	r3, [pc, #188]	; (400c18 <ssd1306_init+0x1bc>)
  400b5c:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400b5e:	6863      	ldr	r3, [r4, #4]
  400b60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400b64:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400b66:	6863      	ldr	r3, [r4, #4]
  400b68:	f043 0310 	orr.w	r3, r3, #16
  400b6c:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(1000000, sysclk_get_peripheral_hz());
  400b6e:	492b      	ldr	r1, [pc, #172]	; (400c1c <ssd1306_init+0x1c0>)
  400b70:	482b      	ldr	r0, [pc, #172]	; (400c20 <ssd1306_init+0x1c4>)
  400b72:	4b2c      	ldr	r3, [pc, #176]	; (400c24 <ssd1306_init+0x1c8>)
  400b74:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  400b76:	b2c2      	uxtb	r2, r0
  400b78:	2101      	movs	r1, #1
  400b7a:	4620      	mov	r0, r4
  400b7c:	4b2a      	ldr	r3, [pc, #168]	; (400c28 <ssd1306_init+0x1cc>)
  400b7e:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400b80:	4620      	mov	r0, r4
  400b82:	4b2a      	ldr	r3, [pc, #168]	; (400c2c <ssd1306_init+0x1d0>)
  400b84:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400b86:	2301      	movs	r3, #1
  400b88:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400b8a:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400b8c:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400b90:	4c27      	ldr	r4, [pc, #156]	; (400c30 <ssd1306_init+0x1d4>)
  400b92:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400b94:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400b96:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400b9a:	47a0      	blx	r4
  400b9c:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400b9e:	20a8      	movs	r0, #168	; 0xa8
  400ba0:	4c24      	ldr	r4, [pc, #144]	; (400c34 <ssd1306_init+0x1d8>)
  400ba2:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400ba4:	201f      	movs	r0, #31
  400ba6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400ba8:	20d3      	movs	r0, #211	; 0xd3
  400baa:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400bac:	2000      	movs	r0, #0
  400bae:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400bb0:	2040      	movs	r0, #64	; 0x40
  400bb2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400bb4:	20a1      	movs	r0, #161	; 0xa1
  400bb6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400bb8:	20c8      	movs	r0, #200	; 0xc8
  400bba:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400bbc:	20da      	movs	r0, #218	; 0xda
  400bbe:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400bc0:	4648      	mov	r0, r9
  400bc2:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400bc4:	2081      	movs	r0, #129	; 0x81
  400bc6:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400bc8:	208f      	movs	r0, #143	; 0x8f
  400bca:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400bcc:	20a4      	movs	r0, #164	; 0xa4
  400bce:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400bd0:	20a6      	movs	r0, #166	; 0xa6
  400bd2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400bd4:	20d5      	movs	r0, #213	; 0xd5
  400bd6:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400bd8:	4640      	mov	r0, r8
  400bda:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400bdc:	208d      	movs	r0, #141	; 0x8d
  400bde:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400be0:	2014      	movs	r0, #20
  400be2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400be4:	20db      	movs	r0, #219	; 0xdb
  400be6:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400be8:	2040      	movs	r0, #64	; 0x40
  400bea:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400bec:	20d9      	movs	r0, #217	; 0xd9
  400bee:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400bf0:	20f1      	movs	r0, #241	; 0xf1
  400bf2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400bf4:	20af      	movs	r0, #175	; 0xaf
  400bf6:	47a0      	blx	r4
  400bf8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400bfc:	400e1200 	.word	0x400e1200
  400c00:	400e1000 	.word	0x400e1000
  400c04:	00400de5 	.word	0x00400de5
  400c08:	40008000 	.word	0x40008000
  400c0c:	0040064b 	.word	0x0040064b
  400c10:	0040060f 	.word	0x0040060f
  400c14:	0040062d 	.word	0x0040062d
  400c18:	00400691 	.word	0x00400691
  400c1c:	08f0d180 	.word	0x08f0d180
  400c20:	000f4240 	.word	0x000f4240
  400c24:	004006a5 	.word	0x004006a5
  400c28:	004006bb 	.word	0x004006bb
  400c2c:	00400599 	.word	0x00400599
  400c30:	20400001 	.word	0x20400001
  400c34:	00400a1d 	.word	0x00400a1d
  400c38:	400e1400 	.word	0x400e1400

00400c3c <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400c3c:	b538      	push	{r3, r4, r5, lr}
  400c3e:	4605      	mov	r5, r0
  400c40:	2208      	movs	r2, #8
  400c42:	4b09      	ldr	r3, [pc, #36]	; (400c68 <ssd1306_write_data+0x2c>)
  400c44:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400c46:	4c09      	ldr	r4, [pc, #36]	; (400c6c <ssd1306_write_data+0x30>)
  400c48:	2101      	movs	r1, #1
  400c4a:	4620      	mov	r0, r4
  400c4c:	4b08      	ldr	r3, [pc, #32]	; (400c70 <ssd1306_write_data+0x34>)
  400c4e:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400c50:	2301      	movs	r3, #1
  400c52:	461a      	mov	r2, r3
  400c54:	4629      	mov	r1, r5
  400c56:	4620      	mov	r0, r4
  400c58:	4c06      	ldr	r4, [pc, #24]	; (400c74 <ssd1306_write_data+0x38>)
  400c5a:	47a0      	blx	r4
	delay_us(10);
  400c5c:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400c60:	4b05      	ldr	r3, [pc, #20]	; (400c78 <ssd1306_write_data+0x3c>)
  400c62:	4798      	blx	r3
  400c64:	bd38      	pop	{r3, r4, r5, pc}
  400c66:	bf00      	nop
  400c68:	400e1000 	.word	0x400e1000
  400c6c:	40008000 	.word	0x40008000
  400c70:	004005c5 	.word	0x004005c5
  400c74:	004005db 	.word	0x004005db
  400c78:	20400001 	.word	0x20400001

00400c7c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400c7c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400c7e:	4810      	ldr	r0, [pc, #64]	; (400cc0 <sysclk_init+0x44>)
  400c80:	4b10      	ldr	r3, [pc, #64]	; (400cc4 <sysclk_init+0x48>)
  400c82:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400c84:	213e      	movs	r1, #62	; 0x3e
  400c86:	2000      	movs	r0, #0
  400c88:	4b0f      	ldr	r3, [pc, #60]	; (400cc8 <sysclk_init+0x4c>)
  400c8a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400c8c:	4c0f      	ldr	r4, [pc, #60]	; (400ccc <sysclk_init+0x50>)
  400c8e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400c90:	2800      	cmp	r0, #0
  400c92:	d0fc      	beq.n	400c8e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400c94:	4b0e      	ldr	r3, [pc, #56]	; (400cd0 <sysclk_init+0x54>)
  400c96:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400c98:	4a0e      	ldr	r2, [pc, #56]	; (400cd4 <sysclk_init+0x58>)
  400c9a:	4b0f      	ldr	r3, [pc, #60]	; (400cd8 <sysclk_init+0x5c>)
  400c9c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400c9e:	4c0f      	ldr	r4, [pc, #60]	; (400cdc <sysclk_init+0x60>)
  400ca0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400ca2:	2800      	cmp	r0, #0
  400ca4:	d0fc      	beq.n	400ca0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400ca6:	2002      	movs	r0, #2
  400ca8:	4b0d      	ldr	r3, [pc, #52]	; (400ce0 <sysclk_init+0x64>)
  400caa:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400cac:	2000      	movs	r0, #0
  400cae:	4b0d      	ldr	r3, [pc, #52]	; (400ce4 <sysclk_init+0x68>)
  400cb0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400cb2:	4b0d      	ldr	r3, [pc, #52]	; (400ce8 <sysclk_init+0x6c>)
  400cb4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400cb6:	4802      	ldr	r0, [pc, #8]	; (400cc0 <sysclk_init+0x44>)
  400cb8:	4b02      	ldr	r3, [pc, #8]	; (400cc4 <sysclk_init+0x48>)
  400cba:	4798      	blx	r3
  400cbc:	bd10      	pop	{r4, pc}
  400cbe:	bf00      	nop
  400cc0:	11e1a300 	.word	0x11e1a300
  400cc4:	00401471 	.word	0x00401471
  400cc8:	004011c1 	.word	0x004011c1
  400ccc:	00401215 	.word	0x00401215
  400cd0:	00401225 	.word	0x00401225
  400cd4:	20183f01 	.word	0x20183f01
  400cd8:	400e0600 	.word	0x400e0600
  400cdc:	00401235 	.word	0x00401235
  400ce0:	00401125 	.word	0x00401125
  400ce4:	0040115d 	.word	0x0040115d
  400ce8:	00401365 	.word	0x00401365

00400cec <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400cec:	6301      	str	r1, [r0, #48]	; 0x30
  400cee:	4770      	bx	lr

00400cf0 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400cf0:	6341      	str	r1, [r0, #52]	; 0x34
  400cf2:	4770      	bx	lr

00400cf4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400cf4:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400cf6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400cfa:	d03a      	beq.n	400d72 <pio_set_peripheral+0x7e>
  400cfc:	d813      	bhi.n	400d26 <pio_set_peripheral+0x32>
  400cfe:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400d02:	d025      	beq.n	400d50 <pio_set_peripheral+0x5c>
  400d04:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400d08:	d10a      	bne.n	400d20 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d0a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400d0c:	4313      	orrs	r3, r2
  400d0e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400d10:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d12:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400d14:	400b      	ands	r3, r1
  400d16:	ea23 0302 	bic.w	r3, r3, r2
  400d1a:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400d1c:	6042      	str	r2, [r0, #4]
  400d1e:	4770      	bx	lr
	switch (ul_type) {
  400d20:	2900      	cmp	r1, #0
  400d22:	d1fb      	bne.n	400d1c <pio_set_peripheral+0x28>
  400d24:	4770      	bx	lr
  400d26:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400d2a:	d021      	beq.n	400d70 <pio_set_peripheral+0x7c>
  400d2c:	d809      	bhi.n	400d42 <pio_set_peripheral+0x4e>
  400d2e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400d32:	d1f3      	bne.n	400d1c <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d34:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400d36:	4313      	orrs	r3, r2
  400d38:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d3a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400d3c:	4313      	orrs	r3, r2
  400d3e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d40:	e7ec      	b.n	400d1c <pio_set_peripheral+0x28>
	switch (ul_type) {
  400d42:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400d46:	d013      	beq.n	400d70 <pio_set_peripheral+0x7c>
  400d48:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d4c:	d010      	beq.n	400d70 <pio_set_peripheral+0x7c>
  400d4e:	e7e5      	b.n	400d1c <pio_set_peripheral+0x28>
{
  400d50:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d52:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400d54:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400d56:	43d3      	mvns	r3, r2
  400d58:	4021      	ands	r1, r4
  400d5a:	461c      	mov	r4, r3
  400d5c:	4019      	ands	r1, r3
  400d5e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d60:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d62:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400d64:	400b      	ands	r3, r1
  400d66:	4023      	ands	r3, r4
  400d68:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400d6a:	6042      	str	r2, [r0, #4]
}
  400d6c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d70:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d72:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400d74:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400d76:	400b      	ands	r3, r1
  400d78:	ea23 0302 	bic.w	r3, r3, r2
  400d7c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d7e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400d80:	4313      	orrs	r3, r2
  400d82:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d84:	e7ca      	b.n	400d1c <pio_set_peripheral+0x28>

00400d86 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400d86:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400d88:	f012 0f01 	tst.w	r2, #1
  400d8c:	d10d      	bne.n	400daa <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400d8e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400d90:	f012 0f0a 	tst.w	r2, #10
  400d94:	d00b      	beq.n	400dae <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400d96:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400d98:	f012 0f02 	tst.w	r2, #2
  400d9c:	d109      	bne.n	400db2 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400d9e:	f012 0f08 	tst.w	r2, #8
  400da2:	d008      	beq.n	400db6 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400da4:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400da8:	e005      	b.n	400db6 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400daa:	6641      	str	r1, [r0, #100]	; 0x64
  400dac:	e7f0      	b.n	400d90 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400dae:	6241      	str	r1, [r0, #36]	; 0x24
  400db0:	e7f2      	b.n	400d98 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400db2:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400db6:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400db8:	6001      	str	r1, [r0, #0]
  400dba:	4770      	bx	lr

00400dbc <pio_set_output>:
{
  400dbc:	b410      	push	{r4}
  400dbe:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400dc0:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400dc2:	b94c      	cbnz	r4, 400dd8 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400dc4:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400dc6:	b14b      	cbz	r3, 400ddc <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400dc8:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400dca:	b94a      	cbnz	r2, 400de0 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400dcc:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400dce:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400dd0:	6001      	str	r1, [r0, #0]
}
  400dd2:	f85d 4b04 	ldr.w	r4, [sp], #4
  400dd6:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400dd8:	6641      	str	r1, [r0, #100]	; 0x64
  400dda:	e7f4      	b.n	400dc6 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400ddc:	6541      	str	r1, [r0, #84]	; 0x54
  400dde:	e7f4      	b.n	400dca <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400de0:	6301      	str	r1, [r0, #48]	; 0x30
  400de2:	e7f4      	b.n	400dce <pio_set_output+0x12>

00400de4 <pio_configure>:
{
  400de4:	b570      	push	{r4, r5, r6, lr}
  400de6:	b082      	sub	sp, #8
  400de8:	4605      	mov	r5, r0
  400dea:	4616      	mov	r6, r2
  400dec:	461c      	mov	r4, r3
	switch (ul_type) {
  400dee:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400df2:	d014      	beq.n	400e1e <pio_configure+0x3a>
  400df4:	d90a      	bls.n	400e0c <pio_configure+0x28>
  400df6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400dfa:	d024      	beq.n	400e46 <pio_configure+0x62>
  400dfc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e00:	d021      	beq.n	400e46 <pio_configure+0x62>
  400e02:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400e06:	d017      	beq.n	400e38 <pio_configure+0x54>
		return 0;
  400e08:	2000      	movs	r0, #0
  400e0a:	e01a      	b.n	400e42 <pio_configure+0x5e>
	switch (ul_type) {
  400e0c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400e10:	d005      	beq.n	400e1e <pio_configure+0x3a>
  400e12:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400e16:	d002      	beq.n	400e1e <pio_configure+0x3a>
  400e18:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400e1c:	d1f4      	bne.n	400e08 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400e1e:	4632      	mov	r2, r6
  400e20:	4628      	mov	r0, r5
  400e22:	4b11      	ldr	r3, [pc, #68]	; (400e68 <pio_configure+0x84>)
  400e24:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400e26:	f014 0f01 	tst.w	r4, #1
  400e2a:	d102      	bne.n	400e32 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400e2c:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400e2e:	2001      	movs	r0, #1
  400e30:	e007      	b.n	400e42 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400e32:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400e34:	2001      	movs	r0, #1
  400e36:	e004      	b.n	400e42 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400e38:	461a      	mov	r2, r3
  400e3a:	4631      	mov	r1, r6
  400e3c:	4b0b      	ldr	r3, [pc, #44]	; (400e6c <pio_configure+0x88>)
  400e3e:	4798      	blx	r3
	return 1;
  400e40:	2001      	movs	r0, #1
}
  400e42:	b002      	add	sp, #8
  400e44:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400e46:	f004 0301 	and.w	r3, r4, #1
  400e4a:	9300      	str	r3, [sp, #0]
  400e4c:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400e50:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e54:	bf14      	ite	ne
  400e56:	2200      	movne	r2, #0
  400e58:	2201      	moveq	r2, #1
  400e5a:	4631      	mov	r1, r6
  400e5c:	4628      	mov	r0, r5
  400e5e:	4c04      	ldr	r4, [pc, #16]	; (400e70 <pio_configure+0x8c>)
  400e60:	47a0      	blx	r4
	return 1;
  400e62:	2001      	movs	r0, #1
		break;
  400e64:	e7ed      	b.n	400e42 <pio_configure+0x5e>
  400e66:	bf00      	nop
  400e68:	00400cf5 	.word	0x00400cf5
  400e6c:	00400d87 	.word	0x00400d87
  400e70:	00400dbd 	.word	0x00400dbd

00400e74 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400e74:	f012 0f10 	tst.w	r2, #16
  400e78:	d012      	beq.n	400ea0 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400e7a:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400e7e:	f012 0f20 	tst.w	r2, #32
  400e82:	d007      	beq.n	400e94 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400e84:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400e88:	f012 0f40 	tst.w	r2, #64	; 0x40
  400e8c:	d005      	beq.n	400e9a <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400e8e:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400e92:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400e94:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400e98:	e7f6      	b.n	400e88 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400e9a:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400e9e:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400ea0:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400ea4:	4770      	bx	lr

00400ea6 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400ea6:	6401      	str	r1, [r0, #64]	; 0x40
  400ea8:	4770      	bx	lr

00400eaa <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400eaa:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400eac:	4770      	bx	lr

00400eae <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400eae:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400eb0:	4770      	bx	lr
	...

00400eb4 <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400eb4:	4b05      	ldr	r3, [pc, #20]	; (400ecc <pio_set_pin_high+0x18>)
  400eb6:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  400eba:	025b      	lsls	r3, r3, #9
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  400ebc:	f000 001f 	and.w	r0, r0, #31
  400ec0:	2201      	movs	r2, #1
  400ec2:	fa02 f000 	lsl.w	r0, r2, r0
  400ec6:	6318      	str	r0, [r3, #48]	; 0x30
  400ec8:	4770      	bx	lr
  400eca:	bf00      	nop
  400ecc:	00200707 	.word	0x00200707

00400ed0 <pio_configure_pin>:
{
  400ed0:	b570      	push	{r4, r5, r6, lr}
  400ed2:	b082      	sub	sp, #8
  400ed4:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400ed6:	4c46      	ldr	r4, [pc, #280]	; (400ff0 <pio_configure_pin+0x120>)
  400ed8:	eb04 1450 	add.w	r4, r4, r0, lsr #5
  400edc:	0264      	lsls	r4, r4, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  400ede:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400ee2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400ee6:	d059      	beq.n	400f9c <pio_configure_pin+0xcc>
  400ee8:	d80a      	bhi.n	400f00 <pio_configure_pin+0x30>
  400eea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400eee:	d02f      	beq.n	400f50 <pio_configure_pin+0x80>
  400ef0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400ef4:	d03f      	beq.n	400f76 <pio_configure_pin+0xa6>
  400ef6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400efa:	d016      	beq.n	400f2a <pio_configure_pin+0x5a>
		return 0;
  400efc:	2000      	movs	r0, #0
  400efe:	e012      	b.n	400f26 <pio_configure_pin+0x56>
	switch (ul_flags & PIO_TYPE_Msk) {
  400f00:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400f04:	d05d      	beq.n	400fc2 <pio_configure_pin+0xf2>
  400f06:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400f0a:	d05a      	beq.n	400fc2 <pio_configure_pin+0xf2>
  400f0c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400f10:	d1f4      	bne.n	400efc <pio_configure_pin+0x2c>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400f12:	f000 011f 	and.w	r1, r0, #31
  400f16:	2601      	movs	r6, #1
  400f18:	462a      	mov	r2, r5
  400f1a:	fa06 f101 	lsl.w	r1, r6, r1
  400f1e:	4620      	mov	r0, r4
  400f20:	4b34      	ldr	r3, [pc, #208]	; (400ff4 <pio_configure_pin+0x124>)
  400f22:	4798      	blx	r3
	return 1;
  400f24:	4630      	mov	r0, r6
}
  400f26:	b002      	add	sp, #8
  400f28:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400f2a:	f000 001f 	and.w	r0, r0, #31
  400f2e:	2601      	movs	r6, #1
  400f30:	4086      	lsls	r6, r0
  400f32:	4632      	mov	r2, r6
  400f34:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f38:	4620      	mov	r0, r4
  400f3a:	4b2f      	ldr	r3, [pc, #188]	; (400ff8 <pio_configure_pin+0x128>)
  400f3c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f3e:	f015 0f01 	tst.w	r5, #1
  400f42:	d102      	bne.n	400f4a <pio_configure_pin+0x7a>
		p_pio->PIO_PUDR = ul_mask;
  400f44:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  400f46:	2001      	movs	r0, #1
  400f48:	e7ed      	b.n	400f26 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  400f4a:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  400f4c:	2001      	movs	r0, #1
  400f4e:	e7ea      	b.n	400f26 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400f50:	f000 001f 	and.w	r0, r0, #31
  400f54:	2601      	movs	r6, #1
  400f56:	4086      	lsls	r6, r0
  400f58:	4632      	mov	r2, r6
  400f5a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f5e:	4620      	mov	r0, r4
  400f60:	4b25      	ldr	r3, [pc, #148]	; (400ff8 <pio_configure_pin+0x128>)
  400f62:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f64:	f015 0f01 	tst.w	r5, #1
  400f68:	d102      	bne.n	400f70 <pio_configure_pin+0xa0>
		p_pio->PIO_PUDR = ul_mask;
  400f6a:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  400f6c:	2001      	movs	r0, #1
  400f6e:	e7da      	b.n	400f26 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  400f70:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  400f72:	2001      	movs	r0, #1
  400f74:	e7d7      	b.n	400f26 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400f76:	f000 001f 	and.w	r0, r0, #31
  400f7a:	2601      	movs	r6, #1
  400f7c:	4086      	lsls	r6, r0
  400f7e:	4632      	mov	r2, r6
  400f80:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400f84:	4620      	mov	r0, r4
  400f86:	4b1c      	ldr	r3, [pc, #112]	; (400ff8 <pio_configure_pin+0x128>)
  400f88:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f8a:	f015 0f01 	tst.w	r5, #1
  400f8e:	d102      	bne.n	400f96 <pio_configure_pin+0xc6>
		p_pio->PIO_PUDR = ul_mask;
  400f90:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  400f92:	2001      	movs	r0, #1
  400f94:	e7c7      	b.n	400f26 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  400f96:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  400f98:	2001      	movs	r0, #1
  400f9a:	e7c4      	b.n	400f26 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400f9c:	f000 001f 	and.w	r0, r0, #31
  400fa0:	2601      	movs	r6, #1
  400fa2:	4086      	lsls	r6, r0
  400fa4:	4632      	mov	r2, r6
  400fa6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400faa:	4620      	mov	r0, r4
  400fac:	4b12      	ldr	r3, [pc, #72]	; (400ff8 <pio_configure_pin+0x128>)
  400fae:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400fb0:	f015 0f01 	tst.w	r5, #1
  400fb4:	d102      	bne.n	400fbc <pio_configure_pin+0xec>
		p_pio->PIO_PUDR = ul_mask;
  400fb6:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  400fb8:	2001      	movs	r0, #1
  400fba:	e7b4      	b.n	400f26 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  400fbc:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  400fbe:	2001      	movs	r0, #1
  400fc0:	e7b1      	b.n	400f26 <pio_configure_pin+0x56>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400fc2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400fc6:	f000 011f 	and.w	r1, r0, #31
  400fca:	2601      	movs	r6, #1
  400fcc:	ea05 0306 	and.w	r3, r5, r6
  400fd0:	9300      	str	r3, [sp, #0]
  400fd2:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400fd6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400fda:	bf14      	ite	ne
  400fdc:	2200      	movne	r2, #0
  400fde:	2201      	moveq	r2, #1
  400fe0:	fa06 f101 	lsl.w	r1, r6, r1
  400fe4:	4620      	mov	r0, r4
  400fe6:	4c05      	ldr	r4, [pc, #20]	; (400ffc <pio_configure_pin+0x12c>)
  400fe8:	47a0      	blx	r4
	return 1;
  400fea:	4630      	mov	r0, r6
		break;
  400fec:	e79b      	b.n	400f26 <pio_configure_pin+0x56>
  400fee:	bf00      	nop
  400ff0:	00200707 	.word	0x00200707
  400ff4:	00400d87 	.word	0x00400d87
  400ff8:	00400cf5 	.word	0x00400cf5
  400ffc:	00400dbd 	.word	0x00400dbd

00401000 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401004:	4604      	mov	r4, r0
  401006:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401008:	4b0e      	ldr	r3, [pc, #56]	; (401044 <pio_handler_process+0x44>)
  40100a:	4798      	blx	r3
  40100c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40100e:	4620      	mov	r0, r4
  401010:	4b0d      	ldr	r3, [pc, #52]	; (401048 <pio_handler_process+0x48>)
  401012:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401014:	4005      	ands	r5, r0
  401016:	d013      	beq.n	401040 <pio_handler_process+0x40>
  401018:	4c0c      	ldr	r4, [pc, #48]	; (40104c <pio_handler_process+0x4c>)
  40101a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40101e:	e003      	b.n	401028 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401020:	42b4      	cmp	r4, r6
  401022:	d00d      	beq.n	401040 <pio_handler_process+0x40>
  401024:	3410      	adds	r4, #16
		while (status != 0) {
  401026:	b15d      	cbz	r5, 401040 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401028:	6820      	ldr	r0, [r4, #0]
  40102a:	4540      	cmp	r0, r8
  40102c:	d1f8      	bne.n	401020 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40102e:	6861      	ldr	r1, [r4, #4]
  401030:	4229      	tst	r1, r5
  401032:	d0f5      	beq.n	401020 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401034:	68e3      	ldr	r3, [r4, #12]
  401036:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401038:	6863      	ldr	r3, [r4, #4]
  40103a:	ea25 0503 	bic.w	r5, r5, r3
  40103e:	e7ef      	b.n	401020 <pio_handler_process+0x20>
  401040:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401044:	00400eab 	.word	0x00400eab
  401048:	00400eaf 	.word	0x00400eaf
  40104c:	204010f8 	.word	0x204010f8

00401050 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401052:	4c18      	ldr	r4, [pc, #96]	; (4010b4 <pio_handler_set+0x64>)
  401054:	6826      	ldr	r6, [r4, #0]
  401056:	2e06      	cmp	r6, #6
  401058:	d82a      	bhi.n	4010b0 <pio_handler_set+0x60>
  40105a:	f04f 0c00 	mov.w	ip, #0
  40105e:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401060:	4f15      	ldr	r7, [pc, #84]	; (4010b8 <pio_handler_set+0x68>)
  401062:	e004      	b.n	40106e <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401064:	3401      	adds	r4, #1
  401066:	b2e4      	uxtb	r4, r4
  401068:	46a4      	mov	ip, r4
  40106a:	42a6      	cmp	r6, r4
  40106c:	d309      	bcc.n	401082 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  40106e:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401070:	0125      	lsls	r5, r4, #4
  401072:	597d      	ldr	r5, [r7, r5]
  401074:	428d      	cmp	r5, r1
  401076:	d1f5      	bne.n	401064 <pio_handler_set+0x14>
  401078:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  40107c:	686d      	ldr	r5, [r5, #4]
  40107e:	4295      	cmp	r5, r2
  401080:	d1f0      	bne.n	401064 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  401082:	4d0d      	ldr	r5, [pc, #52]	; (4010b8 <pio_handler_set+0x68>)
  401084:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  401088:	eb05 040e 	add.w	r4, r5, lr
  40108c:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  401090:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  401092:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  401094:	9906      	ldr	r1, [sp, #24]
  401096:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  401098:	3601      	adds	r6, #1
  40109a:	4566      	cmp	r6, ip
  40109c:	d005      	beq.n	4010aa <pio_handler_set+0x5a>
  40109e:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4010a0:	461a      	mov	r2, r3
  4010a2:	4b06      	ldr	r3, [pc, #24]	; (4010bc <pio_handler_set+0x6c>)
  4010a4:	4798      	blx	r3

	return 0;
  4010a6:	2000      	movs	r0, #0
  4010a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  4010aa:	4902      	ldr	r1, [pc, #8]	; (4010b4 <pio_handler_set+0x64>)
  4010ac:	600e      	str	r6, [r1, #0]
  4010ae:	e7f6      	b.n	40109e <pio_handler_set+0x4e>
		return 1;
  4010b0:	2001      	movs	r0, #1
}
  4010b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4010b4:	20401168 	.word	0x20401168
  4010b8:	204010f8 	.word	0x204010f8
  4010bc:	00400e75 	.word	0x00400e75

004010c0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4010c0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4010c2:	210a      	movs	r1, #10
  4010c4:	4801      	ldr	r0, [pc, #4]	; (4010cc <PIOA_Handler+0xc>)
  4010c6:	4b02      	ldr	r3, [pc, #8]	; (4010d0 <PIOA_Handler+0x10>)
  4010c8:	4798      	blx	r3
  4010ca:	bd08      	pop	{r3, pc}
  4010cc:	400e0e00 	.word	0x400e0e00
  4010d0:	00401001 	.word	0x00401001

004010d4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4010d4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4010d6:	210b      	movs	r1, #11
  4010d8:	4801      	ldr	r0, [pc, #4]	; (4010e0 <PIOB_Handler+0xc>)
  4010da:	4b02      	ldr	r3, [pc, #8]	; (4010e4 <PIOB_Handler+0x10>)
  4010dc:	4798      	blx	r3
  4010de:	bd08      	pop	{r3, pc}
  4010e0:	400e1000 	.word	0x400e1000
  4010e4:	00401001 	.word	0x00401001

004010e8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4010e8:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4010ea:	210c      	movs	r1, #12
  4010ec:	4801      	ldr	r0, [pc, #4]	; (4010f4 <PIOC_Handler+0xc>)
  4010ee:	4b02      	ldr	r3, [pc, #8]	; (4010f8 <PIOC_Handler+0x10>)
  4010f0:	4798      	blx	r3
  4010f2:	bd08      	pop	{r3, pc}
  4010f4:	400e1200 	.word	0x400e1200
  4010f8:	00401001 	.word	0x00401001

004010fc <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4010fc:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4010fe:	2110      	movs	r1, #16
  401100:	4801      	ldr	r0, [pc, #4]	; (401108 <PIOD_Handler+0xc>)
  401102:	4b02      	ldr	r3, [pc, #8]	; (40110c <PIOD_Handler+0x10>)
  401104:	4798      	blx	r3
  401106:	bd08      	pop	{r3, pc}
  401108:	400e1400 	.word	0x400e1400
  40110c:	00401001 	.word	0x00401001

00401110 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401110:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  401112:	2111      	movs	r1, #17
  401114:	4801      	ldr	r0, [pc, #4]	; (40111c <PIOE_Handler+0xc>)
  401116:	4b02      	ldr	r3, [pc, #8]	; (401120 <PIOE_Handler+0x10>)
  401118:	4798      	blx	r3
  40111a:	bd08      	pop	{r3, pc}
  40111c:	400e1600 	.word	0x400e1600
  401120:	00401001 	.word	0x00401001

00401124 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  401124:	2803      	cmp	r0, #3
  401126:	d011      	beq.n	40114c <pmc_mck_set_division+0x28>
  401128:	2804      	cmp	r0, #4
  40112a:	d012      	beq.n	401152 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40112c:	2802      	cmp	r0, #2
  40112e:	bf0c      	ite	eq
  401130:	f44f 7180 	moveq.w	r1, #256	; 0x100
  401134:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401136:	4a08      	ldr	r2, [pc, #32]	; (401158 <pmc_mck_set_division+0x34>)
  401138:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40113a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40113e:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  401140:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401142:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401144:	f013 0f08 	tst.w	r3, #8
  401148:	d0fb      	beq.n	401142 <pmc_mck_set_division+0x1e>
}
  40114a:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40114c:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  401150:	e7f1      	b.n	401136 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401152:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  401156:	e7ee      	b.n	401136 <pmc_mck_set_division+0x12>
  401158:	400e0600 	.word	0x400e0600

0040115c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40115c:	4a17      	ldr	r2, [pc, #92]	; (4011bc <pmc_switch_mck_to_pllack+0x60>)
  40115e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401160:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401164:	4318      	orrs	r0, r3
  401166:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401168:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40116a:	f013 0f08 	tst.w	r3, #8
  40116e:	d10a      	bne.n	401186 <pmc_switch_mck_to_pllack+0x2a>
  401170:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401174:	4911      	ldr	r1, [pc, #68]	; (4011bc <pmc_switch_mck_to_pllack+0x60>)
  401176:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401178:	f012 0f08 	tst.w	r2, #8
  40117c:	d103      	bne.n	401186 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40117e:	3b01      	subs	r3, #1
  401180:	d1f9      	bne.n	401176 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401182:	2001      	movs	r0, #1
  401184:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401186:	4a0d      	ldr	r2, [pc, #52]	; (4011bc <pmc_switch_mck_to_pllack+0x60>)
  401188:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40118a:	f023 0303 	bic.w	r3, r3, #3
  40118e:	f043 0302 	orr.w	r3, r3, #2
  401192:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401194:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401196:	f013 0f08 	tst.w	r3, #8
  40119a:	d10a      	bne.n	4011b2 <pmc_switch_mck_to_pllack+0x56>
  40119c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4011a0:	4906      	ldr	r1, [pc, #24]	; (4011bc <pmc_switch_mck_to_pllack+0x60>)
  4011a2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4011a4:	f012 0f08 	tst.w	r2, #8
  4011a8:	d105      	bne.n	4011b6 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4011aa:	3b01      	subs	r3, #1
  4011ac:	d1f9      	bne.n	4011a2 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4011ae:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4011b0:	4770      	bx	lr
	return 0;
  4011b2:	2000      	movs	r0, #0
  4011b4:	4770      	bx	lr
  4011b6:	2000      	movs	r0, #0
  4011b8:	4770      	bx	lr
  4011ba:	bf00      	nop
  4011bc:	400e0600 	.word	0x400e0600

004011c0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4011c0:	b9a0      	cbnz	r0, 4011ec <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4011c2:	480e      	ldr	r0, [pc, #56]	; (4011fc <pmc_switch_mainck_to_xtal+0x3c>)
  4011c4:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4011c6:	0209      	lsls	r1, r1, #8
  4011c8:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4011ca:	4a0d      	ldr	r2, [pc, #52]	; (401200 <pmc_switch_mainck_to_xtal+0x40>)
  4011cc:	401a      	ands	r2, r3
  4011ce:	4b0d      	ldr	r3, [pc, #52]	; (401204 <pmc_switch_mainck_to_xtal+0x44>)
  4011d0:	4313      	orrs	r3, r2
  4011d2:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4011d4:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4011d6:	4602      	mov	r2, r0
  4011d8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011da:	f013 0f01 	tst.w	r3, #1
  4011de:	d0fb      	beq.n	4011d8 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4011e0:	4a06      	ldr	r2, [pc, #24]	; (4011fc <pmc_switch_mainck_to_xtal+0x3c>)
  4011e2:	6a11      	ldr	r1, [r2, #32]
  4011e4:	4b08      	ldr	r3, [pc, #32]	; (401208 <pmc_switch_mainck_to_xtal+0x48>)
  4011e6:	430b      	orrs	r3, r1
  4011e8:	6213      	str	r3, [r2, #32]
  4011ea:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011ec:	4903      	ldr	r1, [pc, #12]	; (4011fc <pmc_switch_mainck_to_xtal+0x3c>)
  4011ee:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4011f0:	4a06      	ldr	r2, [pc, #24]	; (40120c <pmc_switch_mainck_to_xtal+0x4c>)
  4011f2:	401a      	ands	r2, r3
  4011f4:	4b06      	ldr	r3, [pc, #24]	; (401210 <pmc_switch_mainck_to_xtal+0x50>)
  4011f6:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011f8:	620b      	str	r3, [r1, #32]
  4011fa:	4770      	bx	lr
  4011fc:	400e0600 	.word	0x400e0600
  401200:	ffc8fffc 	.word	0xffc8fffc
  401204:	00370001 	.word	0x00370001
  401208:	01370000 	.word	0x01370000
  40120c:	fec8fffc 	.word	0xfec8fffc
  401210:	01370002 	.word	0x01370002

00401214 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401214:	4b02      	ldr	r3, [pc, #8]	; (401220 <pmc_osc_is_ready_mainck+0xc>)
  401216:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401218:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40121c:	4770      	bx	lr
  40121e:	bf00      	nop
  401220:	400e0600 	.word	0x400e0600

00401224 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401224:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401228:	4b01      	ldr	r3, [pc, #4]	; (401230 <pmc_disable_pllack+0xc>)
  40122a:	629a      	str	r2, [r3, #40]	; 0x28
  40122c:	4770      	bx	lr
  40122e:	bf00      	nop
  401230:	400e0600 	.word	0x400e0600

00401234 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401234:	4b02      	ldr	r3, [pc, #8]	; (401240 <pmc_is_locked_pllack+0xc>)
  401236:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401238:	f000 0002 	and.w	r0, r0, #2
  40123c:	4770      	bx	lr
  40123e:	bf00      	nop
  401240:	400e0600 	.word	0x400e0600

00401244 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401244:	283f      	cmp	r0, #63	; 0x3f
  401246:	d81e      	bhi.n	401286 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401248:	281f      	cmp	r0, #31
  40124a:	d80c      	bhi.n	401266 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40124c:	4b11      	ldr	r3, [pc, #68]	; (401294 <pmc_enable_periph_clk+0x50>)
  40124e:	699a      	ldr	r2, [r3, #24]
  401250:	2301      	movs	r3, #1
  401252:	4083      	lsls	r3, r0
  401254:	4393      	bics	r3, r2
  401256:	d018      	beq.n	40128a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401258:	2301      	movs	r3, #1
  40125a:	fa03 f000 	lsl.w	r0, r3, r0
  40125e:	4b0d      	ldr	r3, [pc, #52]	; (401294 <pmc_enable_periph_clk+0x50>)
  401260:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401262:	2000      	movs	r0, #0
  401264:	4770      	bx	lr
		ul_id -= 32;
  401266:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401268:	4b0a      	ldr	r3, [pc, #40]	; (401294 <pmc_enable_periph_clk+0x50>)
  40126a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40126e:	2301      	movs	r3, #1
  401270:	4083      	lsls	r3, r0
  401272:	4393      	bics	r3, r2
  401274:	d00b      	beq.n	40128e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401276:	2301      	movs	r3, #1
  401278:	fa03 f000 	lsl.w	r0, r3, r0
  40127c:	4b05      	ldr	r3, [pc, #20]	; (401294 <pmc_enable_periph_clk+0x50>)
  40127e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  401282:	2000      	movs	r0, #0
  401284:	4770      	bx	lr
		return 1;
  401286:	2001      	movs	r0, #1
  401288:	4770      	bx	lr
	return 0;
  40128a:	2000      	movs	r0, #0
  40128c:	4770      	bx	lr
  40128e:	2000      	movs	r0, #0
}
  401290:	4770      	bx	lr
  401292:	bf00      	nop
  401294:	400e0600 	.word	0x400e0600

00401298 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401298:	e7fe      	b.n	401298 <Dummy_Handler>
	...

0040129c <Reset_Handler>:
{
  40129c:	b500      	push	{lr}
  40129e:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4012a0:	4b25      	ldr	r3, [pc, #148]	; (401338 <Reset_Handler+0x9c>)
  4012a2:	4a26      	ldr	r2, [pc, #152]	; (40133c <Reset_Handler+0xa0>)
  4012a4:	429a      	cmp	r2, r3
  4012a6:	d010      	beq.n	4012ca <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4012a8:	4b25      	ldr	r3, [pc, #148]	; (401340 <Reset_Handler+0xa4>)
  4012aa:	4a23      	ldr	r2, [pc, #140]	; (401338 <Reset_Handler+0x9c>)
  4012ac:	429a      	cmp	r2, r3
  4012ae:	d20c      	bcs.n	4012ca <Reset_Handler+0x2e>
  4012b0:	3b01      	subs	r3, #1
  4012b2:	1a9b      	subs	r3, r3, r2
  4012b4:	f023 0303 	bic.w	r3, r3, #3
  4012b8:	3304      	adds	r3, #4
  4012ba:	4413      	add	r3, r2
  4012bc:	491f      	ldr	r1, [pc, #124]	; (40133c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4012be:	f851 0b04 	ldr.w	r0, [r1], #4
  4012c2:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4012c6:	429a      	cmp	r2, r3
  4012c8:	d1f9      	bne.n	4012be <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4012ca:	4b1e      	ldr	r3, [pc, #120]	; (401344 <Reset_Handler+0xa8>)
  4012cc:	4a1e      	ldr	r2, [pc, #120]	; (401348 <Reset_Handler+0xac>)
  4012ce:	429a      	cmp	r2, r3
  4012d0:	d20a      	bcs.n	4012e8 <Reset_Handler+0x4c>
  4012d2:	3b01      	subs	r3, #1
  4012d4:	1a9b      	subs	r3, r3, r2
  4012d6:	f023 0303 	bic.w	r3, r3, #3
  4012da:	3304      	adds	r3, #4
  4012dc:	4413      	add	r3, r2
                *pDest++ = 0;
  4012de:	2100      	movs	r1, #0
  4012e0:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4012e4:	4293      	cmp	r3, r2
  4012e6:	d1fb      	bne.n	4012e0 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4012e8:	4a18      	ldr	r2, [pc, #96]	; (40134c <Reset_Handler+0xb0>)
  4012ea:	4b19      	ldr	r3, [pc, #100]	; (401350 <Reset_Handler+0xb4>)
  4012ec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4012f0:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4012f2:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4012f6:	fab3 f383 	clz	r3, r3
  4012fa:	095b      	lsrs	r3, r3, #5
  4012fc:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4012fe:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401300:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401304:	2200      	movs	r2, #0
  401306:	4b13      	ldr	r3, [pc, #76]	; (401354 <Reset_Handler+0xb8>)
  401308:	701a      	strb	r2, [r3, #0]
	return flags;
  40130a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  40130c:	4a12      	ldr	r2, [pc, #72]	; (401358 <Reset_Handler+0xbc>)
  40130e:	6813      	ldr	r3, [r2, #0]
  401310:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401314:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401316:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40131a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40131e:	b129      	cbz	r1, 40132c <Reset_Handler+0x90>
		cpu_irq_enable();
  401320:	2201      	movs	r2, #1
  401322:	4b0c      	ldr	r3, [pc, #48]	; (401354 <Reset_Handler+0xb8>)
  401324:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401326:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40132a:	b662      	cpsie	i
        __libc_init_array();
  40132c:	4b0b      	ldr	r3, [pc, #44]	; (40135c <Reset_Handler+0xc0>)
  40132e:	4798      	blx	r3
        main();
  401330:	4b0b      	ldr	r3, [pc, #44]	; (401360 <Reset_Handler+0xc4>)
  401332:	4798      	blx	r3
  401334:	e7fe      	b.n	401334 <Reset_Handler+0x98>
  401336:	bf00      	nop
  401338:	20400000 	.word	0x20400000
  40133c:	004037b4 	.word	0x004037b4
  401340:	20400ed4 	.word	0x20400ed4
  401344:	20404a18 	.word	0x20404a18
  401348:	20400ed8 	.word	0x20400ed8
  40134c:	e000ed00 	.word	0xe000ed00
  401350:	00400000 	.word	0x00400000
  401354:	20400018 	.word	0x20400018
  401358:	e000ed88 	.word	0xe000ed88
  40135c:	00402a2d 	.word	0x00402a2d
  401360:	00401c11 	.word	0x00401c11

00401364 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401364:	4b3b      	ldr	r3, [pc, #236]	; (401454 <SystemCoreClockUpdate+0xf0>)
  401366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401368:	f003 0303 	and.w	r3, r3, #3
  40136c:	2b01      	cmp	r3, #1
  40136e:	d01d      	beq.n	4013ac <SystemCoreClockUpdate+0x48>
  401370:	b183      	cbz	r3, 401394 <SystemCoreClockUpdate+0x30>
  401372:	2b02      	cmp	r3, #2
  401374:	d036      	beq.n	4013e4 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401376:	4b37      	ldr	r3, [pc, #220]	; (401454 <SystemCoreClockUpdate+0xf0>)
  401378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40137a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40137e:	2b70      	cmp	r3, #112	; 0x70
  401380:	d05f      	beq.n	401442 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401382:	4b34      	ldr	r3, [pc, #208]	; (401454 <SystemCoreClockUpdate+0xf0>)
  401384:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401386:	4934      	ldr	r1, [pc, #208]	; (401458 <SystemCoreClockUpdate+0xf4>)
  401388:	f3c2 1202 	ubfx	r2, r2, #4, #3
  40138c:	680b      	ldr	r3, [r1, #0]
  40138e:	40d3      	lsrs	r3, r2
  401390:	600b      	str	r3, [r1, #0]
  401392:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401394:	4b31      	ldr	r3, [pc, #196]	; (40145c <SystemCoreClockUpdate+0xf8>)
  401396:	695b      	ldr	r3, [r3, #20]
  401398:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40139c:	bf14      	ite	ne
  40139e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4013a2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4013a6:	4b2c      	ldr	r3, [pc, #176]	; (401458 <SystemCoreClockUpdate+0xf4>)
  4013a8:	601a      	str	r2, [r3, #0]
  4013aa:	e7e4      	b.n	401376 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013ac:	4b29      	ldr	r3, [pc, #164]	; (401454 <SystemCoreClockUpdate+0xf0>)
  4013ae:	6a1b      	ldr	r3, [r3, #32]
  4013b0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013b4:	d003      	beq.n	4013be <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4013b6:	4a2a      	ldr	r2, [pc, #168]	; (401460 <SystemCoreClockUpdate+0xfc>)
  4013b8:	4b27      	ldr	r3, [pc, #156]	; (401458 <SystemCoreClockUpdate+0xf4>)
  4013ba:	601a      	str	r2, [r3, #0]
  4013bc:	e7db      	b.n	401376 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013be:	4a29      	ldr	r2, [pc, #164]	; (401464 <SystemCoreClockUpdate+0x100>)
  4013c0:	4b25      	ldr	r3, [pc, #148]	; (401458 <SystemCoreClockUpdate+0xf4>)
  4013c2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4013c4:	4b23      	ldr	r3, [pc, #140]	; (401454 <SystemCoreClockUpdate+0xf0>)
  4013c6:	6a1b      	ldr	r3, [r3, #32]
  4013c8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013cc:	2b10      	cmp	r3, #16
  4013ce:	d005      	beq.n	4013dc <SystemCoreClockUpdate+0x78>
  4013d0:	2b20      	cmp	r3, #32
  4013d2:	d1d0      	bne.n	401376 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4013d4:	4a22      	ldr	r2, [pc, #136]	; (401460 <SystemCoreClockUpdate+0xfc>)
  4013d6:	4b20      	ldr	r3, [pc, #128]	; (401458 <SystemCoreClockUpdate+0xf4>)
  4013d8:	601a      	str	r2, [r3, #0]
          break;
  4013da:	e7cc      	b.n	401376 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4013dc:	4a22      	ldr	r2, [pc, #136]	; (401468 <SystemCoreClockUpdate+0x104>)
  4013de:	4b1e      	ldr	r3, [pc, #120]	; (401458 <SystemCoreClockUpdate+0xf4>)
  4013e0:	601a      	str	r2, [r3, #0]
          break;
  4013e2:	e7c8      	b.n	401376 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013e4:	4b1b      	ldr	r3, [pc, #108]	; (401454 <SystemCoreClockUpdate+0xf0>)
  4013e6:	6a1b      	ldr	r3, [r3, #32]
  4013e8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013ec:	d016      	beq.n	40141c <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4013ee:	4a1c      	ldr	r2, [pc, #112]	; (401460 <SystemCoreClockUpdate+0xfc>)
  4013f0:	4b19      	ldr	r3, [pc, #100]	; (401458 <SystemCoreClockUpdate+0xf4>)
  4013f2:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4013f4:	4b17      	ldr	r3, [pc, #92]	; (401454 <SystemCoreClockUpdate+0xf0>)
  4013f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013f8:	f003 0303 	and.w	r3, r3, #3
  4013fc:	2b02      	cmp	r3, #2
  4013fe:	d1ba      	bne.n	401376 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401400:	4a14      	ldr	r2, [pc, #80]	; (401454 <SystemCoreClockUpdate+0xf0>)
  401402:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401404:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401406:	4814      	ldr	r0, [pc, #80]	; (401458 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401408:	f3c1 410a 	ubfx	r1, r1, #16, #11
  40140c:	6803      	ldr	r3, [r0, #0]
  40140e:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401412:	b2d2      	uxtb	r2, r2
  401414:	fbb3 f3f2 	udiv	r3, r3, r2
  401418:	6003      	str	r3, [r0, #0]
  40141a:	e7ac      	b.n	401376 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40141c:	4a11      	ldr	r2, [pc, #68]	; (401464 <SystemCoreClockUpdate+0x100>)
  40141e:	4b0e      	ldr	r3, [pc, #56]	; (401458 <SystemCoreClockUpdate+0xf4>)
  401420:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401422:	4b0c      	ldr	r3, [pc, #48]	; (401454 <SystemCoreClockUpdate+0xf0>)
  401424:	6a1b      	ldr	r3, [r3, #32]
  401426:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40142a:	2b10      	cmp	r3, #16
  40142c:	d005      	beq.n	40143a <SystemCoreClockUpdate+0xd6>
  40142e:	2b20      	cmp	r3, #32
  401430:	d1e0      	bne.n	4013f4 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401432:	4a0b      	ldr	r2, [pc, #44]	; (401460 <SystemCoreClockUpdate+0xfc>)
  401434:	4b08      	ldr	r3, [pc, #32]	; (401458 <SystemCoreClockUpdate+0xf4>)
  401436:	601a      	str	r2, [r3, #0]
          break;
  401438:	e7dc      	b.n	4013f4 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40143a:	4a0b      	ldr	r2, [pc, #44]	; (401468 <SystemCoreClockUpdate+0x104>)
  40143c:	4b06      	ldr	r3, [pc, #24]	; (401458 <SystemCoreClockUpdate+0xf4>)
  40143e:	601a      	str	r2, [r3, #0]
          break;
  401440:	e7d8      	b.n	4013f4 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401442:	4a05      	ldr	r2, [pc, #20]	; (401458 <SystemCoreClockUpdate+0xf4>)
  401444:	6813      	ldr	r3, [r2, #0]
  401446:	4909      	ldr	r1, [pc, #36]	; (40146c <SystemCoreClockUpdate+0x108>)
  401448:	fba1 1303 	umull	r1, r3, r1, r3
  40144c:	085b      	lsrs	r3, r3, #1
  40144e:	6013      	str	r3, [r2, #0]
  401450:	4770      	bx	lr
  401452:	bf00      	nop
  401454:	400e0600 	.word	0x400e0600
  401458:	2040001c 	.word	0x2040001c
  40145c:	400e1810 	.word	0x400e1810
  401460:	00b71b00 	.word	0x00b71b00
  401464:	003d0900 	.word	0x003d0900
  401468:	007a1200 	.word	0x007a1200
  40146c:	aaaaaaab 	.word	0xaaaaaaab

00401470 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401470:	4b12      	ldr	r3, [pc, #72]	; (4014bc <system_init_flash+0x4c>)
  401472:	4298      	cmp	r0, r3
  401474:	d911      	bls.n	40149a <system_init_flash+0x2a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401476:	4b12      	ldr	r3, [pc, #72]	; (4014c0 <system_init_flash+0x50>)
  401478:	4298      	cmp	r0, r3
  40147a:	d913      	bls.n	4014a4 <system_init_flash+0x34>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40147c:	4b11      	ldr	r3, [pc, #68]	; (4014c4 <system_init_flash+0x54>)
  40147e:	4298      	cmp	r0, r3
  401480:	d914      	bls.n	4014ac <system_init_flash+0x3c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401482:	4b11      	ldr	r3, [pc, #68]	; (4014c8 <system_init_flash+0x58>)
  401484:	4298      	cmp	r0, r3
  401486:	d915      	bls.n	4014b4 <system_init_flash+0x44>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401488:	4b10      	ldr	r3, [pc, #64]	; (4014cc <system_init_flash+0x5c>)
  40148a:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40148c:	bf94      	ite	ls
  40148e:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401492:	4a0f      	ldrhi	r2, [pc, #60]	; (4014d0 <system_init_flash+0x60>)
  401494:	4b0f      	ldr	r3, [pc, #60]	; (4014d4 <system_init_flash+0x64>)
  401496:	601a      	str	r2, [r3, #0]
  401498:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40149a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40149e:	4b0d      	ldr	r3, [pc, #52]	; (4014d4 <system_init_flash+0x64>)
  4014a0:	601a      	str	r2, [r3, #0]
  4014a2:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014a4:	4a0c      	ldr	r2, [pc, #48]	; (4014d8 <system_init_flash+0x68>)
  4014a6:	4b0b      	ldr	r3, [pc, #44]	; (4014d4 <system_init_flash+0x64>)
  4014a8:	601a      	str	r2, [r3, #0]
  4014aa:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014ac:	4a0b      	ldr	r2, [pc, #44]	; (4014dc <system_init_flash+0x6c>)
  4014ae:	4b09      	ldr	r3, [pc, #36]	; (4014d4 <system_init_flash+0x64>)
  4014b0:	601a      	str	r2, [r3, #0]
  4014b2:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014b4:	4a0a      	ldr	r2, [pc, #40]	; (4014e0 <system_init_flash+0x70>)
  4014b6:	4b07      	ldr	r3, [pc, #28]	; (4014d4 <system_init_flash+0x64>)
  4014b8:	601a      	str	r2, [r3, #0]
  4014ba:	4770      	bx	lr
  4014bc:	01312cff 	.word	0x01312cff
  4014c0:	026259ff 	.word	0x026259ff
  4014c4:	039386ff 	.word	0x039386ff
  4014c8:	04c4b3ff 	.word	0x04c4b3ff
  4014cc:	05f5e0ff 	.word	0x05f5e0ff
  4014d0:	04000500 	.word	0x04000500
  4014d4:	400e0c00 	.word	0x400e0c00
  4014d8:	04000100 	.word	0x04000100
  4014dc:	04000200 	.word	0x04000200
  4014e0:	04000300 	.word	0x04000300

004014e4 <but_next_callback>:

volatile char but_next_flag;
volatile char but_prev_flag;
volatile char but_play_flag;

void but_next_callback(void) { but_next_flag = 1; delay_ms(200); }
  4014e4:	b508      	push	{r3, lr}
  4014e6:	2201      	movs	r2, #1
  4014e8:	4b02      	ldr	r3, [pc, #8]	; (4014f4 <but_next_callback+0x10>)
  4014ea:	701a      	strb	r2, [r3, #0]
  4014ec:	4802      	ldr	r0, [pc, #8]	; (4014f8 <but_next_callback+0x14>)
  4014ee:	4b03      	ldr	r3, [pc, #12]	; (4014fc <but_next_callback+0x18>)
  4014f0:	4798      	blx	r3
  4014f2:	bd08      	pop	{r3, pc}
  4014f4:	204049f0 	.word	0x204049f0
  4014f8:	009a5649 	.word	0x009a5649
  4014fc:	20400001 	.word	0x20400001

00401500 <but_prev_callback>:
void but_prev_callback(void) { but_prev_flag = 1; delay_ms(200); }
  401500:	b508      	push	{r3, lr}
  401502:	2201      	movs	r2, #1
  401504:	4b02      	ldr	r3, [pc, #8]	; (401510 <but_prev_callback+0x10>)
  401506:	701a      	strb	r2, [r3, #0]
  401508:	4802      	ldr	r0, [pc, #8]	; (401514 <but_prev_callback+0x14>)
  40150a:	4b03      	ldr	r3, [pc, #12]	; (401518 <but_prev_callback+0x18>)
  40150c:	4798      	blx	r3
  40150e:	bd08      	pop	{r3, pc}
  401510:	20401170 	.word	0x20401170
  401514:	009a5649 	.word	0x009a5649
  401518:	20400001 	.word	0x20400001

0040151c <but_play_callback>:
void but_play_callback(void) { but_play_flag = 1; delay_ms(200); }
  40151c:	b508      	push	{r3, lr}
  40151e:	2201      	movs	r2, #1
  401520:	4b02      	ldr	r3, [pc, #8]	; (40152c <but_play_callback+0x10>)
  401522:	701a      	strb	r2, [r3, #0]
  401524:	4802      	ldr	r0, [pc, #8]	; (401530 <but_play_callback+0x14>)
  401526:	4b03      	ldr	r3, [pc, #12]	; (401534 <but_play_callback+0x18>)
  401528:	4798      	blx	r3
  40152a:	bd08      	pop	{r3, pc}
  40152c:	20403718 	.word	0x20403718
  401530:	009a5649 	.word	0x009a5649
  401534:	20400001 	.word	0x20400001

00401538 <init>:

void init(void){
  401538:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40153c:	b082      	sub	sp, #8
	board_init();
  40153e:	4b3f      	ldr	r3, [pc, #252]	; (40163c <init+0x104>)
  401540:	4798      	blx	r3
	sysclk_init();
  401542:	4b3f      	ldr	r3, [pc, #252]	; (401640 <init+0x108>)
  401544:	4798      	blx	r3

	WDT->WDT_MR = WDT_MR_WDDIS;
  401546:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40154a:	4b3e      	ldr	r3, [pc, #248]	; (401644 <init+0x10c>)
  40154c:	605a      	str	r2, [r3, #4]
	
	delay_init();
	gfx_mono_ssd1306_init();
  40154e:	4b3e      	ldr	r3, [pc, #248]	; (401648 <init+0x110>)
  401550:	4798      	blx	r3

	pmc_enable_periph_clk(BUT1_PIO_ID);
  401552:	2010      	movs	r0, #16
  401554:	4c3d      	ldr	r4, [pc, #244]	; (40164c <init+0x114>)
  401556:	47a0      	blx	r4
	pmc_enable_periph_clk(BUT2_PIO_ID);
  401558:	200c      	movs	r0, #12
  40155a:	47a0      	blx	r4
	pmc_enable_periph_clk(BUT3_PIO_ID);
  40155c:	200a      	movs	r0, #10
  40155e:	47a0      	blx	r4
	pmc_enable_periph_clk(BUZZ_PIO_ID);
  401560:	200a      	movs	r0, #10
  401562:	47a0      	blx	r4
	pmc_enable_periph_clk(LED1_PIO_ID);
  401564:	200a      	movs	r0, #10
  401566:	47a0      	blx	r4
	pmc_enable_periph_clk(LED2_PIO_ID);
  401568:	200c      	movs	r0, #12
  40156a:	47a0      	blx	r4
	pmc_enable_periph_clk(LED3_PIO_ID);
  40156c:	200b      	movs	r0, #11
  40156e:	47a0      	blx	r4
	
	pio_set_output(BUZZ_PIO, BUZZ_PIO_IDX_MASK, 0, 0, 0);
  401570:	4e37      	ldr	r6, [pc, #220]	; (401650 <init+0x118>)
  401572:	2400      	movs	r4, #0
  401574:	9400      	str	r4, [sp, #0]
  401576:	4623      	mov	r3, r4
  401578:	4622      	mov	r2, r4
  40157a:	2108      	movs	r1, #8
  40157c:	4630      	mov	r0, r6
  40157e:	4d35      	ldr	r5, [pc, #212]	; (401654 <init+0x11c>)
  401580:	47a8      	blx	r5
	pio_set_output(LED1_PIO, LED1_PIO_IDX_MASK, 0, 0, 0);
  401582:	9400      	str	r4, [sp, #0]
  401584:	4623      	mov	r3, r4
  401586:	4622      	mov	r2, r4
  401588:	2101      	movs	r1, #1
  40158a:	4630      	mov	r0, r6
  40158c:	47a8      	blx	r5
	pio_set_output(LED2_PIO, LED2_PIO_IDX_MASK, 0, 0, 0);
  40158e:	4f32      	ldr	r7, [pc, #200]	; (401658 <init+0x120>)
  401590:	9400      	str	r4, [sp, #0]
  401592:	4623      	mov	r3, r4
  401594:	4622      	mov	r2, r4
  401596:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40159a:	4638      	mov	r0, r7
  40159c:	47a8      	blx	r5
	pio_set_output(LED3_PIO, LED3_PIO_IDX_MASK, 0, 0, 0);
  40159e:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 401674 <init+0x13c>
  4015a2:	9400      	str	r4, [sp, #0]
  4015a4:	4623      	mov	r3, r4
  4015a6:	4622      	mov	r2, r4
  4015a8:	2104      	movs	r1, #4
  4015aa:	4648      	mov	r0, r9
  4015ac:	47a8      	blx	r5
	
	pio_handler_set(BUT1_PIO, BUT1_PIO_ID, BUT1_PIO_IDX_MASK, PIO_IT_FALL_EDGE, but_prev_callback);
  4015ae:	4d2b      	ldr	r5, [pc, #172]	; (40165c <init+0x124>)
  4015b0:	4b2b      	ldr	r3, [pc, #172]	; (401660 <init+0x128>)
  4015b2:	9300      	str	r3, [sp, #0]
  4015b4:	2350      	movs	r3, #80	; 0x50
  4015b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4015ba:	2110      	movs	r1, #16
  4015bc:	4628      	mov	r0, r5
  4015be:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 401678 <init+0x140>
  4015c2:	47d0      	blx	sl
	pio_enable_interrupt(BUT1_PIO, BUT1_PIO_IDX_MASK);
  4015c4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4015c8:	4628      	mov	r0, r5
  4015ca:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 40167c <init+0x144>
  4015ce:	47c0      	blx	r8
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4015d0:	4d24      	ldr	r5, [pc, #144]	; (401664 <init+0x12c>)
  4015d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  4015d6:	602b      	str	r3, [r5, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4015d8:	f885 4310 	strb.w	r4, [r5, #784]	; 0x310
	
	NVIC_EnableIRQ(BUT1_PIO_ID);
	NVIC_SetPriority(BUT1_PIO_ID, 0);
	
	pio_handler_set(BUT2_PIO, BUT2_PIO_ID, BUT2_PIO_IDX_MASK, PIO_IT_FALL_EDGE, but_play_callback);
  4015dc:	4b22      	ldr	r3, [pc, #136]	; (401668 <init+0x130>)
  4015de:	9300      	str	r3, [sp, #0]
  4015e0:	2350      	movs	r3, #80	; 0x50
  4015e2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4015e6:	210c      	movs	r1, #12
  4015e8:	4638      	mov	r0, r7
  4015ea:	47d0      	blx	sl
	pio_enable_interrupt(BUT2_PIO, BUT2_PIO_IDX_MASK);
  4015ec:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4015f0:	4638      	mov	r0, r7
  4015f2:	47c0      	blx	r8
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4015f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4015f8:	602b      	str	r3, [r5, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4015fa:	f885 430c 	strb.w	r4, [r5, #780]	; 0x30c
	
	NVIC_EnableIRQ(BUT2_PIO_ID);
	NVIC_SetPriority(BUT2_PIO_ID, 0);
	
	pio_handler_set(BUT3_PIO, BUT3_PIO_ID, BUT3_PIO_IDX_MASK, PIO_IT_FALL_EDGE, but_next_callback);
  4015fe:	4b1b      	ldr	r3, [pc, #108]	; (40166c <init+0x134>)
  401600:	9300      	str	r3, [sp, #0]
  401602:	2350      	movs	r3, #80	; 0x50
  401604:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401608:	210a      	movs	r1, #10
  40160a:	4630      	mov	r0, r6
  40160c:	47d0      	blx	sl
	pio_enable_interrupt(BUT3_PIO, BUT3_PIO_IDX_MASK);
  40160e:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401612:	4630      	mov	r0, r6
  401614:	47c0      	blx	r8
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401616:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40161a:	602b      	str	r3, [r5, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40161c:	f885 430a 	strb.w	r4, [r5, #778]	; 0x30a
	
	NVIC_EnableIRQ(BUT3_PIO_ID);
	NVIC_SetPriority(BUT3_PIO_ID, 0);
	
	pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
  401620:	2101      	movs	r1, #1
  401622:	4630      	mov	r0, r6
  401624:	4c12      	ldr	r4, [pc, #72]	; (401670 <init+0x138>)
  401626:	47a0      	blx	r4
	pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
  401628:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40162c:	4638      	mov	r0, r7
  40162e:	47a0      	blx	r4
	pio_set(LED3_PIO, LED3_PIO_IDX_MASK);
  401630:	2104      	movs	r1, #4
  401632:	4648      	mov	r0, r9
  401634:	47a0      	blx	r4
}
  401636:	b002      	add	sp, #8
  401638:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40163c:	004001ad 	.word	0x004001ad
  401640:	00400c7d 	.word	0x00400c7d
  401644:	400e1850 	.word	0x400e1850
  401648:	0040095d 	.word	0x0040095d
  40164c:	00401245 	.word	0x00401245
  401650:	400e0e00 	.word	0x400e0e00
  401654:	00400dbd 	.word	0x00400dbd
  401658:	400e1200 	.word	0x400e1200
  40165c:	400e1400 	.word	0x400e1400
  401660:	00401501 	.word	0x00401501
  401664:	e000e100 	.word	0xe000e100
  401668:	0040151d 	.word	0x0040151d
  40166c:	004014e5 	.word	0x004014e5
  401670:	00400ced 	.word	0x00400ced
  401674:	400e1000 	.word	0x400e1000
  401678:	00401051 	.word	0x00401051
  40167c:	00400ea7 	.word	0x00400ea7

00401680 <create_songs>:

void create_songs() {
  401680:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

	mario_main_song.max_value = mario_main[0];
  401684:	4b6a      	ldr	r3, [pc, #424]	; (401830 <create_songs+0x1b0>)
  401686:	461a      	mov	r2, r3
  401688:	f852 1904 	ldr.w	r1, [r2], #-4
  40168c:	4869      	ldr	r0, [pc, #420]	; (401834 <create_songs+0x1b4>)
  40168e:	f241 24c8 	movw	r4, #4808	; 0x12c8
  401692:	5101      	str	r1, [r0, r4]
	mario_main_song.min_value = mario_main[0];
  401694:	f241 24cc 	movw	r4, #4812	; 0x12cc
  401698:	5101      	str	r1, [r0, r4]
  40169a:	1f05      	subs	r5, r0, #4
  40169c:	4c66      	ldr	r4, [pc, #408]	; (401838 <create_songs+0x1b8>)
  40169e:	f600 105c 	addw	r0, r0, #2396	; 0x95c
  4016a2:	f503 7e9a 	add.w	lr, r3, #308	; 0x134
  4016a6:	460f      	mov	r7, r1
  4016a8:	f04f 0c00 	mov.w	ip, #0
  4016ac:	46e0      	mov	r8, ip
	for (int i = 0; i < sizeof(mario_main) / sizeof(int); i++) {
		
		mario_main_song.music[i] = mario_main[i];
		mario_main_song.tempo[i] = mario_main_tempo[i];
		
		if (mario_main_song.max_value < mario_main[i]) mario_main_song.max_value = mario_main[i];
  4016ae:	f04f 0901 	mov.w	r9, #1
  4016b2:	e001      	b.n	4016b8 <create_songs+0x38>
	for (int i = 0; i < sizeof(mario_main) / sizeof(int); i++) {
  4016b4:	4572      	cmp	r2, lr
  4016b6:	d015      	beq.n	4016e4 <create_songs+0x64>
		mario_main_song.music[i] = mario_main[i];
  4016b8:	f852 3f04 	ldr.w	r3, [r2, #4]!
  4016bc:	f845 3f04 	str.w	r3, [r5, #4]!
		mario_main_song.tempo[i] = mario_main_tempo[i];
  4016c0:	f854 6f04 	ldr.w	r6, [r4, #4]!
  4016c4:	f840 6f04 	str.w	r6, [r0, #4]!
		if (mario_main_song.max_value < mario_main[i]) mario_main_song.max_value = mario_main[i];
  4016c8:	42bb      	cmp	r3, r7
  4016ca:	dd01      	ble.n	4016d0 <create_songs+0x50>
  4016cc:	461f      	mov	r7, r3
  4016ce:	46cc      	mov	ip, r9
		if (mario_main_song.min_value > mario_main[i] && mario_main[i] != 0) mario_main_song.min_value = mario_main[i];
  4016d0:	2b00      	cmp	r3, #0
  4016d2:	bf18      	it	ne
  4016d4:	428b      	cmpne	r3, r1
  4016d6:	bfb4      	ite	lt
  4016d8:	2601      	movlt	r6, #1
  4016da:	2600      	movge	r6, #0
  4016dc:	daea      	bge.n	4016b4 <create_songs+0x34>
  4016de:	46b0      	mov	r8, r6
  4016e0:	4619      	mov	r1, r3
  4016e2:	e7e7      	b.n	4016b4 <create_songs+0x34>
  4016e4:	f1b8 0f00 	cmp.w	r8, #0
  4016e8:	d124      	bne.n	401734 <create_songs+0xb4>
  4016ea:	f1bc 0f00 	cmp.w	ip, #0
  4016ee:	d003      	beq.n	4016f8 <create_songs+0x78>
  4016f0:	f241 23c8 	movw	r3, #4808	; 0x12c8
  4016f4:	4a4f      	ldr	r2, [pc, #316]	; (401834 <create_songs+0x1b4>)
  4016f6:	50d7      	str	r7, [r2, r3]
	}
	mario_main_song.velocity = 0.15;
  4016f8:	a14b      	add	r1, pc, #300	; (adr r1, 401828 <create_songs+0x1a8>)
  4016fa:	e9d1 0100 	ldrd	r0, r1, [r1]
  4016fe:	4b4f      	ldr	r3, [pc, #316]	; (40183c <create_songs+0x1bc>)
  401700:	e9c3 0100 	strd	r0, r1, [r3]
	
	pirates_of_the_caribean_song.max_value = pirates_of_the_caribean[0];
  401704:	4b4e      	ldr	r3, [pc, #312]	; (401840 <create_songs+0x1c0>)
  401706:	461a      	mov	r2, r3
  401708:	f852 7904 	ldr.w	r7, [r2], #-4
  40170c:	484d      	ldr	r0, [pc, #308]	; (401844 <create_songs+0x1c4>)
  40170e:	f241 21c8 	movw	r1, #4808	; 0x12c8
  401712:	5047      	str	r7, [r0, r1]
	pirates_of_the_caribean_song.min_value = pirates_of_the_caribean[0];
  401714:	f241 21cc 	movw	r1, #4812	; 0x12cc
  401718:	5047      	str	r7, [r0, r1]
  40171a:	1f05      	subs	r5, r0, #4
  40171c:	4c4a      	ldr	r4, [pc, #296]	; (401848 <create_songs+0x1c8>)
  40171e:	f600 105c 	addw	r0, r0, #2396	; 0x95c
  401722:	f503 7e4a 	add.w	lr, r3, #808	; 0x328
  401726:	4639      	mov	r1, r7
  401728:	f04f 0c00 	mov.w	ip, #0
  40172c:	46e0      	mov	r8, ip
	for (int i = 0; i < sizeof(pirates_of_the_caribean) / sizeof(int); i++) {
		
		pirates_of_the_caribean_song.music[i] = pirates_of_the_caribean[i];
		pirates_of_the_caribean_song.tempo[i] = pirates_of_the_caribean_tempo[i];
		
		if (pirates_of_the_caribean_song.max_value < pirates_of_the_caribean[i]) pirates_of_the_caribean_song.max_value = pirates_of_the_caribean[i];
  40172e:	f04f 0901 	mov.w	r9, #1
  401732:	e006      	b.n	401742 <create_songs+0xc2>
  401734:	f241 23cc 	movw	r3, #4812	; 0x12cc
  401738:	4a3e      	ldr	r2, [pc, #248]	; (401834 <create_songs+0x1b4>)
  40173a:	50d1      	str	r1, [r2, r3]
  40173c:	e7d5      	b.n	4016ea <create_songs+0x6a>
	for (int i = 0; i < sizeof(pirates_of_the_caribean) / sizeof(int); i++) {
  40173e:	4572      	cmp	r2, lr
  401740:	d015      	beq.n	40176e <create_songs+0xee>
		pirates_of_the_caribean_song.music[i] = pirates_of_the_caribean[i];
  401742:	f852 3f04 	ldr.w	r3, [r2, #4]!
  401746:	f845 3f04 	str.w	r3, [r5, #4]!
		pirates_of_the_caribean_song.tempo[i] = pirates_of_the_caribean_tempo[i];
  40174a:	f854 6f04 	ldr.w	r6, [r4, #4]!
  40174e:	f840 6f04 	str.w	r6, [r0, #4]!
		if (pirates_of_the_caribean_song.max_value < pirates_of_the_caribean[i]) pirates_of_the_caribean_song.max_value = pirates_of_the_caribean[i];
  401752:	429f      	cmp	r7, r3
  401754:	da01      	bge.n	40175a <create_songs+0xda>
  401756:	461f      	mov	r7, r3
  401758:	46c8      	mov	r8, r9
		if (pirates_of_the_caribean_song.min_value > pirates_of_the_caribean[i] && pirates_of_the_caribean[i] != 0) pirates_of_the_caribean_song.min_value = pirates_of_the_caribean[i];
  40175a:	2b00      	cmp	r3, #0
  40175c:	bf18      	it	ne
  40175e:	428b      	cmpne	r3, r1
  401760:	bfb4      	ite	lt
  401762:	2601      	movlt	r6, #1
  401764:	2600      	movge	r6, #0
  401766:	daea      	bge.n	40173e <create_songs+0xbe>
  401768:	46b4      	mov	ip, r6
  40176a:	4619      	mov	r1, r3
  40176c:	e7e7      	b.n	40173e <create_songs+0xbe>
  40176e:	f1b8 0f00 	cmp.w	r8, #0
  401772:	d123      	bne.n	4017bc <create_songs+0x13c>
  401774:	f1bc 0f00 	cmp.w	ip, #0
  401778:	d003      	beq.n	401782 <create_songs+0x102>
  40177a:	f241 23cc 	movw	r3, #4812	; 0x12cc
  40177e:	4a31      	ldr	r2, [pc, #196]	; (401844 <create_songs+0x1c4>)
  401780:	50d1      	str	r1, [r2, r3]
	}
	pirates_of_the_caribean_song.velocity = 1.5;
  401782:	2000      	movs	r0, #0
  401784:	4931      	ldr	r1, [pc, #196]	; (40184c <create_songs+0x1cc>)
  401786:	4b32      	ldr	r3, [pc, #200]	; (401850 <create_songs+0x1d0>)
  401788:	e9c3 0100 	strd	r0, r1, [r3]
	
	underworld_mario_song.max_value = underworld_mario[0];
  40178c:	4b31      	ldr	r3, [pc, #196]	; (401854 <create_songs+0x1d4>)
  40178e:	461a      	mov	r2, r3
  401790:	f852 1904 	ldr.w	r1, [r2], #-4
  401794:	4830      	ldr	r0, [pc, #192]	; (401858 <create_songs+0x1d8>)
  401796:	f241 24c8 	movw	r4, #4808	; 0x12c8
  40179a:	5101      	str	r1, [r0, r4]
	underworld_mario_song.min_value = underworld_mario[0];
  40179c:	f241 24cc 	movw	r4, #4812	; 0x12cc
  4017a0:	5101      	str	r1, [r0, r4]
  4017a2:	1f05      	subs	r5, r0, #4
  4017a4:	4c2d      	ldr	r4, [pc, #180]	; (40185c <create_songs+0x1dc>)
  4017a6:	f600 105c 	addw	r0, r0, #2396	; 0x95c
  4017aa:	f103 0edc 	add.w	lr, r3, #220	; 0xdc
  4017ae:	460f      	mov	r7, r1
  4017b0:	f04f 0c00 	mov.w	ip, #0
  4017b4:	46e0      	mov	r8, ip
	for (int i = 0; i < sizeof(underworld_mario) / sizeof(int); i++) {
		
		underworld_mario_song.music[i] = underworld_mario[i];
		underworld_mario_song.tempo[i] = underworld_mario_tempo[i];
		
		if (underworld_mario_song.max_value < underworld_mario[i]) underworld_mario_song.max_value = underworld_mario[i];
  4017b6:	f04f 0901 	mov.w	r9, #1
  4017ba:	e006      	b.n	4017ca <create_songs+0x14a>
  4017bc:	f241 23c8 	movw	r3, #4808	; 0x12c8
  4017c0:	4a20      	ldr	r2, [pc, #128]	; (401844 <create_songs+0x1c4>)
  4017c2:	50d7      	str	r7, [r2, r3]
  4017c4:	e7d6      	b.n	401774 <create_songs+0xf4>
	for (int i = 0; i < sizeof(underworld_mario) / sizeof(int); i++) {
  4017c6:	4596      	cmp	lr, r2
  4017c8:	d015      	beq.n	4017f6 <create_songs+0x176>
		underworld_mario_song.music[i] = underworld_mario[i];
  4017ca:	f852 3f04 	ldr.w	r3, [r2, #4]!
  4017ce:	f845 3f04 	str.w	r3, [r5, #4]!
		underworld_mario_song.tempo[i] = underworld_mario_tempo[i];
  4017d2:	f854 6f04 	ldr.w	r6, [r4, #4]!
  4017d6:	f840 6f04 	str.w	r6, [r0, #4]!
		if (underworld_mario_song.max_value < underworld_mario[i]) underworld_mario_song.max_value = underworld_mario[i];
  4017da:	429f      	cmp	r7, r3
  4017dc:	da01      	bge.n	4017e2 <create_songs+0x162>
  4017de:	461f      	mov	r7, r3
  4017e0:	46cc      	mov	ip, r9
		if (underworld_mario_song.min_value > underworld_mario[i] && underworld_mario[i] != 0) underworld_mario_song.min_value = underworld_mario[i];
  4017e2:	2b00      	cmp	r3, #0
  4017e4:	bf18      	it	ne
  4017e6:	4299      	cmpne	r1, r3
  4017e8:	bfcc      	ite	gt
  4017ea:	2601      	movgt	r6, #1
  4017ec:	2600      	movle	r6, #0
  4017ee:	ddea      	ble.n	4017c6 <create_songs+0x146>
  4017f0:	46b0      	mov	r8, r6
  4017f2:	4619      	mov	r1, r3
  4017f4:	e7e7      	b.n	4017c6 <create_songs+0x146>
  4017f6:	f1b8 0f00 	cmp.w	r8, #0
  4017fa:	d10d      	bne.n	401818 <create_songs+0x198>
  4017fc:	f1bc 0f00 	cmp.w	ip, #0
  401800:	d003      	beq.n	40180a <create_songs+0x18a>
  401802:	f241 23c8 	movw	r3, #4808	; 0x12c8
  401806:	4a14      	ldr	r2, [pc, #80]	; (401858 <create_songs+0x1d8>)
  401808:	50d7      	str	r7, [r2, r3]
	}
	underworld_mario_song.velocity = 1;
  40180a:	2000      	movs	r0, #0
  40180c:	4914      	ldr	r1, [pc, #80]	; (401860 <create_songs+0x1e0>)
  40180e:	4b15      	ldr	r3, [pc, #84]	; (401864 <create_songs+0x1e4>)
  401810:	e9c3 0100 	strd	r0, r1, [r3]
  401814:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401818:	f241 23cc 	movw	r3, #4812	; 0x12cc
  40181c:	4a0e      	ldr	r2, [pc, #56]	; (401858 <create_songs+0x1d8>)
  40181e:	50d1      	str	r1, [r2, r3]
  401820:	e7ec      	b.n	4017fc <create_songs+0x17c>
  401822:	bf00      	nop
  401824:	f3af 8000 	nop.w
  401828:	33333333 	.word	0x33333333
  40182c:	3fc33333 	.word	0x3fc33333
  401830:	20400020 	.word	0x20400020
  401834:	20402448 	.word	0x20402448
  401838:	20400154 	.word	0x20400154
  40183c:	20403708 	.word	0x20403708
  401840:	20400290 	.word	0x20400290
  401844:	20401178 	.word	0x20401178
  401848:	204005b8 	.word	0x204005b8
  40184c:	3ff80000 	.word	0x3ff80000
  401850:	20402438 	.word	0x20402438
  401854:	204008e8 	.word	0x204008e8
  401858:	20403720 	.word	0x20403720
  40185c:	204009c4 	.word	0x204009c4
  401860:	3ff00000 	.word	0x3ff00000
  401864:	204049e0 	.word	0x204049e0

00401868 <oled_draw>:
void pause();
void oled_draw(char* string, int size);
void buzz(int frequency, int length, int min, int range);
void play(Song_to_play song);

void oled_draw(char* string, int size) {
  401868:	b5f0      	push	{r4, r5, r6, r7, lr}
  40186a:	b089      	sub	sp, #36	; 0x24
	
	int space_loc;
	char up_part[14];
	char below_part[14];
	
	if (size > 26) { gfx_mono_draw_string("Error", 50, 10, &sysfont); return; }
  40186c:	291a      	cmp	r1, #26
  40186e:	dc56      	bgt.n	40191e <oled_draw+0xb6>
		
	if ( size > 13) {
  401870:	290d      	cmp	r1, #13
  401872:	dd5b      	ble.n	40192c <oled_draw+0xc4>
  401874:	1e44      	subs	r4, r0, #1
  401876:	4625      	mov	r5, r4
  401878:	2300      	movs	r3, #0
		
		for (int i = 0; i <= 12; i++) if (*(string + i) == ' ') space_loc = i;
  40187a:	f815 6f01 	ldrb.w	r6, [r5, #1]!
  40187e:	2e20      	cmp	r6, #32
  401880:	bf08      	it	eq
  401882:	461a      	moveq	r2, r3
  401884:	3301      	adds	r3, #1
  401886:	2b0d      	cmp	r3, #13
  401888:	d1f7      	bne.n	40187a <oled_draw+0x12>
  40188a:	ab04      	add	r3, sp, #16
  40188c:	466e      	mov	r6, sp
  40188e:	f10d 071d 	add.w	r7, sp, #29
		
		for (int i = 0; i < 13; i++) { up_part[i] = ' '; below_part[i] = ' '; }
  401892:	2520      	movs	r5, #32
  401894:	f803 5b01 	strb.w	r5, [r3], #1
  401898:	f806 5b01 	strb.w	r5, [r6], #1
  40189c:	42bb      	cmp	r3, r7
  40189e:	d1f9      	bne.n	401894 <oled_draw+0x2c>
		up_part[13] = '\0';
  4018a0:	2300      	movs	r3, #0
  4018a2:	f88d 301d 	strb.w	r3, [sp, #29]
		below_part[13] = '\0';
  4018a6:	f88d 300d 	strb.w	r3, [sp, #13]
				
		int a = (14 - (size - 1 - space_loc))/2;
  4018aa:	1a53      	subs	r3, r2, r1
  4018ac:	330f      	adds	r3, #15
  4018ae:	bf48      	it	mi
  4018b0:	3301      	addmi	r3, #1
  4018b2:	105f      	asrs	r7, r3, #1
		int b = (14 - space_loc)/2;
  4018b4:	f1d2 030e 	rsbs	r3, r2, #14
  4018b8:	bf48      	it	mi
  4018ba:	3301      	addmi	r3, #1
  4018bc:	105b      	asrs	r3, r3, #1
		
		for (int i = 0; i < space_loc; i++) up_part[i + b] = string[i];
  4018be:	2a00      	cmp	r2, #0
  4018c0:	dd09      	ble.n	4018d6 <oled_draw+0x6e>
  4018c2:	ad04      	add	r5, sp, #16
  4018c4:	442b      	add	r3, r5
  4018c6:	1e56      	subs	r6, r2, #1
  4018c8:	4406      	add	r6, r0
  4018ca:	f814 5f01 	ldrb.w	r5, [r4, #1]!
  4018ce:	f803 5b01 	strb.w	r5, [r3], #1
  4018d2:	42b4      	cmp	r4, r6
  4018d4:	d1f9      	bne.n	4018ca <oled_draw+0x62>
		
		for (int i = 0; i < size - space_loc - 2; i++) below_part[i + a] = string[space_loc + i + 1];
  4018d6:	1a89      	subs	r1, r1, r2
  4018d8:	1e8b      	subs	r3, r1, #2
  4018da:	2b00      	cmp	r3, #0
  4018dc:	dd0b      	ble.n	4018f6 <oled_draw+0x8e>
  4018de:	1883      	adds	r3, r0, r2
  4018e0:	eb0d 0407 	add.w	r4, sp, r7
  4018e4:	3a02      	subs	r2, #2
  4018e6:	440a      	add	r2, r1
  4018e8:	4410      	add	r0, r2
  4018ea:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  4018ee:	f804 2b01 	strb.w	r2, [r4], #1
  4018f2:	4283      	cmp	r3, r0
  4018f4:	d1f9      	bne.n	4018ea <oled_draw+0x82>
		
		gfx_mono_draw_string(up_part, 0, -2, &sysfont);
  4018f6:	4d10      	ldr	r5, [pc, #64]	; (401938 <oled_draw+0xd0>)
  4018f8:	462b      	mov	r3, r5
  4018fa:	22fe      	movs	r2, #254	; 0xfe
  4018fc:	2100      	movs	r1, #0
  4018fe:	a804      	add	r0, sp, #16
  401900:	4c0e      	ldr	r4, [pc, #56]	; (40193c <oled_draw+0xd4>)
  401902:	47a0      	blx	r4
		gfx_mono_draw_string(below_part, 0, 9, &sysfont);
  401904:	462b      	mov	r3, r5
  401906:	2209      	movs	r2, #9
  401908:	2100      	movs	r1, #0
  40190a:	4668      	mov	r0, sp
  40190c:	47a0      	blx	r4
		
	} else { gfx_mono_draw_string(string, 0, 10, &sysfont); }
	
	gfx_mono_draw_string("PLAY ", 50, 20, &sysfont);
  40190e:	4b0a      	ldr	r3, [pc, #40]	; (401938 <oled_draw+0xd0>)
  401910:	2214      	movs	r2, #20
  401912:	2132      	movs	r1, #50	; 0x32
  401914:	480a      	ldr	r0, [pc, #40]	; (401940 <oled_draw+0xd8>)
  401916:	4c09      	ldr	r4, [pc, #36]	; (40193c <oled_draw+0xd4>)
  401918:	47a0      	blx	r4
}
  40191a:	b009      	add	sp, #36	; 0x24
  40191c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (size > 26) { gfx_mono_draw_string("Error", 50, 10, &sysfont); return; }
  40191e:	4b06      	ldr	r3, [pc, #24]	; (401938 <oled_draw+0xd0>)
  401920:	220a      	movs	r2, #10
  401922:	2132      	movs	r1, #50	; 0x32
  401924:	4807      	ldr	r0, [pc, #28]	; (401944 <oled_draw+0xdc>)
  401926:	4c05      	ldr	r4, [pc, #20]	; (40193c <oled_draw+0xd4>)
  401928:	47a0      	blx	r4
  40192a:	e7f6      	b.n	40191a <oled_draw+0xb2>
	} else { gfx_mono_draw_string(string, 0, 10, &sysfont); }
  40192c:	4b02      	ldr	r3, [pc, #8]	; (401938 <oled_draw+0xd0>)
  40192e:	220a      	movs	r2, #10
  401930:	2100      	movs	r1, #0
  401932:	4c02      	ldr	r4, [pc, #8]	; (40193c <oled_draw+0xd4>)
  401934:	47a0      	blx	r4
  401936:	e7ea      	b.n	40190e <oled_draw+0xa6>
  401938:	2040000c 	.word	0x2040000c
  40193c:	004008c5 	.word	0x004008c5
  401940:	00403774 	.word	0x00403774
  401944:	0040376c 	.word	0x0040376c

00401948 <pause>:
	pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
	pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
	pio_set(LED3_PIO, LED3_PIO_IDX_MASK);
}

void pause() {
  401948:	b510      	push	{r4, lr}
	
	but_play_flag = 0;
  40194a:	2200      	movs	r2, #0
  40194c:	4b0d      	ldr	r3, [pc, #52]	; (401984 <pause+0x3c>)
  40194e:	701a      	strb	r2, [r3, #0]
	gfx_mono_draw_string("PAUSE", 50, 20, &sysfont);
  401950:	4b0d      	ldr	r3, [pc, #52]	; (401988 <pause+0x40>)
  401952:	2214      	movs	r2, #20
  401954:	2132      	movs	r1, #50	; 0x32
  401956:	480d      	ldr	r0, [pc, #52]	; (40198c <pause+0x44>)
  401958:	4c0d      	ldr	r4, [pc, #52]	; (401990 <pause+0x48>)
  40195a:	47a0      	blx	r4

	while (1) if (but_play_flag || but_prev_flag || but_next_flag) break; 
  40195c:	4a09      	ldr	r2, [pc, #36]	; (401984 <pause+0x3c>)
  40195e:	490d      	ldr	r1, [pc, #52]	; (401994 <pause+0x4c>)
  401960:	480d      	ldr	r0, [pc, #52]	; (401998 <pause+0x50>)
  401962:	7813      	ldrb	r3, [r2, #0]
  401964:	b923      	cbnz	r3, 401970 <pause+0x28>
  401966:	780b      	ldrb	r3, [r1, #0]
  401968:	b913      	cbnz	r3, 401970 <pause+0x28>
  40196a:	7803      	ldrb	r3, [r0, #0]
  40196c:	2b00      	cmp	r3, #0
  40196e:	d0f8      	beq.n	401962 <pause+0x1a>
	
	gfx_mono_draw_string("PLAY ", 50, 20, &sysfont);
  401970:	4b05      	ldr	r3, [pc, #20]	; (401988 <pause+0x40>)
  401972:	2214      	movs	r2, #20
  401974:	2132      	movs	r1, #50	; 0x32
  401976:	4809      	ldr	r0, [pc, #36]	; (40199c <pause+0x54>)
  401978:	4c05      	ldr	r4, [pc, #20]	; (401990 <pause+0x48>)
  40197a:	47a0      	blx	r4
	but_play_flag = 0;
  40197c:	2200      	movs	r2, #0
  40197e:	4b01      	ldr	r3, [pc, #4]	; (401984 <pause+0x3c>)
  401980:	701a      	strb	r2, [r3, #0]
  401982:	bd10      	pop	{r4, pc}
  401984:	20403718 	.word	0x20403718
  401988:	2040000c 	.word	0x2040000c
  40198c:	0040377c 	.word	0x0040377c
  401990:	004008c5 	.word	0x004008c5
  401994:	20401170 	.word	0x20401170
  401998:	204049f0 	.word	0x204049f0
  40199c:	00403774 	.word	0x00403774

004019a0 <buzz>:
void buzz(int frequency, int length, int min, int range) {
  4019a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4019a4:	4605      	mov	r5, r0
  4019a6:	4689      	mov	r9, r1
  4019a8:	461c      	mov	r4, r3
	int delay = 1000000 / frequency;
  4019aa:	4e3b      	ldr	r6, [pc, #236]	; (401a98 <buzz+0xf8>)
  4019ac:	fb96 f6f0 	sdiv	r6, r6, r0
	if (frequency <= min + range) pio_clear(LED1_PIO, LED1_PIO_IDX_MASK);
  4019b0:	eb02 0803 	add.w	r8, r2, r3
  4019b4:	4540      	cmp	r0, r8
  4019b6:	dd07      	ble.n	4019c8 <buzz+0x28>
	if (frequency > min + range && frequency <= min + 2*range) pio_clear(LED2_PIO, LED2_PIO_IDX_MASK);
  4019b8:	4444      	add	r4, r8
  4019ba:	42a0      	cmp	r0, r4
  4019bc:	dd2e      	ble.n	401a1c <buzz+0x7c>
	if (frequency > min + 2*range) pio_clear(LED3_PIO, LED3_PIO_IDX_MASK);
  4019be:	2104      	movs	r1, #4
  4019c0:	4836      	ldr	r0, [pc, #216]	; (401a9c <buzz+0xfc>)
  4019c2:	4b37      	ldr	r3, [pc, #220]	; (401aa0 <buzz+0x100>)
  4019c4:	4798      	blx	r3
  4019c6:	e006      	b.n	4019d6 <buzz+0x36>
	if (frequency <= min + range) pio_clear(LED1_PIO, LED1_PIO_IDX_MASK);
  4019c8:	2101      	movs	r1, #1
  4019ca:	4836      	ldr	r0, [pc, #216]	; (401aa4 <buzz+0x104>)
  4019cc:	4b34      	ldr	r3, [pc, #208]	; (401aa0 <buzz+0x100>)
  4019ce:	4798      	blx	r3
	if (frequency > min + 2*range) pio_clear(LED3_PIO, LED3_PIO_IDX_MASK);
  4019d0:	4444      	add	r4, r8
  4019d2:	42a5      	cmp	r5, r4
  4019d4:	dcf3      	bgt.n	4019be <buzz+0x1e>
	for (int i = 0; i < (length * 1000)/delay; i++) {
  4019d6:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
  4019da:	fb07 f709 	mul.w	r7, r7, r9
  4019de:	fb97 f7f6 	sdiv	r7, r7, r6
  4019e2:	2f00      	cmp	r7, #0
  4019e4:	dd4b      	ble.n	401a7e <buzz+0xde>
		delay_us(delay/2);
  4019e6:	4630      	mov	r0, r6
  4019e8:	2e00      	cmp	r6, #0
  4019ea:	bfb8      	it	lt
  4019ec:	1c70      	addlt	r0, r6, #1
  4019ee:	1040      	asrs	r0, r0, #1
  4019f0:	17c5      	asrs	r5, r0, #31
  4019f2:	4b2d      	ldr	r3, [pc, #180]	; (401aa8 <buzz+0x108>)
  4019f4:	fba0 0103 	umull	r0, r1, r0, r3
  4019f8:	fb03 1105 	mla	r1, r3, r5, r1
  4019fc:	4a2b      	ldr	r2, [pc, #172]	; (401aac <buzz+0x10c>)
  4019fe:	2300      	movs	r3, #0
  401a00:	4c2b      	ldr	r4, [pc, #172]	; (401ab0 <buzz+0x110>)
  401a02:	2500      	movs	r5, #0
  401a04:	1900      	adds	r0, r0, r4
  401a06:	4169      	adcs	r1, r5
  401a08:	4c2a      	ldr	r4, [pc, #168]	; (401ab4 <buzz+0x114>)
  401a0a:	47a0      	blx	r4
  401a0c:	4681      	mov	r9, r0
  401a0e:	2400      	movs	r4, #0
		if (but_play_flag) pause();
  401a10:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 401ac8 <buzz+0x128>
  401a14:	f8df a0b4 	ldr.w	sl, [pc, #180]	; 401acc <buzz+0x12c>
		pio_set(BUZZ_PIO, BUZZ_PIO_IDX_MASK);
  401a18:	4d22      	ldr	r5, [pc, #136]	; (401aa4 <buzz+0x104>)
  401a1a:	e014      	b.n	401a46 <buzz+0xa6>
	if (frequency > min + range && frequency <= min + 2*range) pio_clear(LED2_PIO, LED2_PIO_IDX_MASK);
  401a1c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401a20:	4825      	ldr	r0, [pc, #148]	; (401ab8 <buzz+0x118>)
  401a22:	4b1f      	ldr	r3, [pc, #124]	; (401aa0 <buzz+0x100>)
  401a24:	4798      	blx	r3
  401a26:	e7d6      	b.n	4019d6 <buzz+0x36>
		if (but_play_flag) pause();
  401a28:	47d0      	blx	sl
  401a2a:	e010      	b.n	401a4e <buzz+0xae>
		delay_us(delay/2);
  401a2c:	2033      	movs	r0, #51	; 0x33
  401a2e:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 401ad0 <buzz+0x130>
  401a32:	47d8      	blx	fp
		pio_clear(BUZZ_PIO, BUZZ_PIO_IDX_MASK);
  401a34:	2108      	movs	r1, #8
  401a36:	4628      	mov	r0, r5
  401a38:	4b19      	ldr	r3, [pc, #100]	; (401aa0 <buzz+0x100>)
  401a3a:	4798      	blx	r3
		delay_us(delay/2);
  401a3c:	2033      	movs	r0, #51	; 0x33
  401a3e:	47d8      	blx	fp
	for (int i = 0; i < (length * 1000)/delay; i++) {
  401a40:	3401      	adds	r4, #1
  401a42:	42bc      	cmp	r4, r7
  401a44:	d01b      	beq.n	401a7e <buzz+0xde>
		if (but_play_flag) pause();
  401a46:	f898 3000 	ldrb.w	r3, [r8]
  401a4a:	2b00      	cmp	r3, #0
  401a4c:	d1ec      	bne.n	401a28 <buzz+0x88>
		if (but_next_flag || but_prev_flag) break;
  401a4e:	4b1b      	ldr	r3, [pc, #108]	; (401abc <buzz+0x11c>)
  401a50:	781b      	ldrb	r3, [r3, #0]
  401a52:	b9a3      	cbnz	r3, 401a7e <buzz+0xde>
  401a54:	4b1a      	ldr	r3, [pc, #104]	; (401ac0 <buzz+0x120>)
  401a56:	781b      	ldrb	r3, [r3, #0]
  401a58:	b98b      	cbnz	r3, 401a7e <buzz+0xde>
		pio_set(BUZZ_PIO, BUZZ_PIO_IDX_MASK);
  401a5a:	2108      	movs	r1, #8
  401a5c:	4628      	mov	r0, r5
  401a5e:	4b19      	ldr	r3, [pc, #100]	; (401ac4 <buzz+0x124>)
  401a60:	4798      	blx	r3
		delay_us(delay/2);
  401a62:	1c73      	adds	r3, r6, #1
  401a64:	2b02      	cmp	r3, #2
  401a66:	d9e1      	bls.n	401a2c <buzz+0x8c>
  401a68:	4648      	mov	r0, r9
  401a6a:	f8df b064 	ldr.w	fp, [pc, #100]	; 401ad0 <buzz+0x130>
  401a6e:	47d8      	blx	fp
		pio_clear(BUZZ_PIO, BUZZ_PIO_IDX_MASK);
  401a70:	2108      	movs	r1, #8
  401a72:	4628      	mov	r0, r5
  401a74:	4b0a      	ldr	r3, [pc, #40]	; (401aa0 <buzz+0x100>)
  401a76:	4798      	blx	r3
		delay_us(delay/2);
  401a78:	4648      	mov	r0, r9
  401a7a:	47d8      	blx	fp
  401a7c:	e7e0      	b.n	401a40 <buzz+0xa0>
	pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
  401a7e:	2101      	movs	r1, #1
  401a80:	4808      	ldr	r0, [pc, #32]	; (401aa4 <buzz+0x104>)
  401a82:	4c10      	ldr	r4, [pc, #64]	; (401ac4 <buzz+0x124>)
  401a84:	47a0      	blx	r4
	pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
  401a86:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401a8a:	480b      	ldr	r0, [pc, #44]	; (401ab8 <buzz+0x118>)
  401a8c:	47a0      	blx	r4
	pio_set(LED3_PIO, LED3_PIO_IDX_MASK);
  401a8e:	2104      	movs	r1, #4
  401a90:	4802      	ldr	r0, [pc, #8]	; (401a9c <buzz+0xfc>)
  401a92:	47a0      	blx	r4
}
  401a94:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401a98:	000f4240 	.word	0x000f4240
  401a9c:	400e1000 	.word	0x400e1000
  401aa0:	00400cf1 	.word	0x00400cf1
  401aa4:	400e0e00 	.word	0x400e0e00
  401aa8:	11e1a300 	.word	0x11e1a300
  401aac:	005a83e0 	.word	0x005a83e0
  401ab0:	005a83df 	.word	0x005a83df
  401ab4:	00402695 	.word	0x00402695
  401ab8:	400e1200 	.word	0x400e1200
  401abc:	204049f0 	.word	0x204049f0
  401ac0:	20401170 	.word	0x20401170
  401ac4:	00400ced 	.word	0x00400ced
  401ac8:	20403718 	.word	0x20403718
  401acc:	00401949 	.word	0x00401949
  401ad0:	20400001 	.word	0x20400001
  401ad4:	00000000 	.word	0x00000000

00401ad8 <play>:
}

void play(Song_to_play song) {
  401ad8:	b084      	sub	sp, #16
  401ada:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401ade:	b083      	sub	sp, #12
  401ae0:	ac0c      	add	r4, sp, #48	; 0x30
  401ae2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  401ae6:	f241 23cc 	movw	r3, #4812	; 0x12cc
  401aea:	f854 a003 	ldr.w	sl, [r4, r3]
	
	int size_of_song = sizeof(song.music) / sizeof(int);
	int note_duration, range = (song.max_value - song.min_value)/3;;
  401aee:	f241 23c8 	movw	r3, #4808	; 0x12c8
  401af2:	58e3      	ldr	r3, [r4, r3]
  401af4:	eba3 030a 	sub.w	r3, r3, sl
  401af8:	4a33      	ldr	r2, [pc, #204]	; (401bc8 <play+0xf0>)
  401afa:	fb82 1203 	smull	r1, r2, r2, r3
  401afe:	eba2 73e3 	sub.w	r3, r2, r3, asr #31
  401b02:	469b      	mov	fp, r3
  401b04:	ac0b      	add	r4, sp, #44	; 0x2c
  401b06:	f60d 188c 	addw	r8, sp, #2444	; 0x98c
  401b0a:	4645      	mov	r5, r8
			
		buzz(song.music[note], note_duration, song.min_value, range);
		
		if (but_next_flag || but_prev_flag) { break; }
		
		delay_ms(note_duration * 1.30);
  401b0c:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 401c0c <play+0x134>
  401b10:	e007      	b.n	401b22 <play+0x4a>
		if (but_play_flag) pause();
  401b12:	4b2e      	ldr	r3, [pc, #184]	; (401bcc <play+0xf4>)
  401b14:	4798      	blx	r3
  401b16:	e016      	b.n	401b46 <play+0x6e>
		delay_ms(note_duration * 1.30);
  401b18:	2033      	movs	r0, #51	; 0x33
  401b1a:	4b2d      	ldr	r3, [pc, #180]	; (401bd0 <play+0xf8>)
  401b1c:	4798      	blx	r3
	for (int note = 0; note < size_of_song; note++) {
  401b1e:	4544      	cmp	r4, r8
  401b20:	d043      	beq.n	401baa <play+0xd2>
		note_duration = song.tempo[note] / song.velocity;
  401b22:	f855 0f04 	ldr.w	r0, [r5, #4]!
  401b26:	4b2b      	ldr	r3, [pc, #172]	; (401bd4 <play+0xfc>)
  401b28:	4798      	blx	r3
  401b2a:	f241 23f0 	movw	r3, #4848	; 0x12f0
  401b2e:	446b      	add	r3, sp
  401b30:	e9d3 2300 	ldrd	r2, r3, [r3]
  401b34:	4e28      	ldr	r6, [pc, #160]	; (401bd8 <play+0x100>)
  401b36:	47b0      	blx	r6
  401b38:	4b28      	ldr	r3, [pc, #160]	; (401bdc <play+0x104>)
  401b3a:	4798      	blx	r3
  401b3c:	4606      	mov	r6, r0
		if (but_play_flag) pause();
  401b3e:	4b28      	ldr	r3, [pc, #160]	; (401be0 <play+0x108>)
  401b40:	781b      	ldrb	r3, [r3, #0]
  401b42:	2b00      	cmp	r3, #0
  401b44:	d1e5      	bne.n	401b12 <play+0x3a>
		buzz(song.music[note], note_duration, song.min_value, range);
  401b46:	465b      	mov	r3, fp
  401b48:	4652      	mov	r2, sl
  401b4a:	4631      	mov	r1, r6
  401b4c:	f854 0f04 	ldr.w	r0, [r4, #4]!
  401b50:	4f24      	ldr	r7, [pc, #144]	; (401be4 <play+0x10c>)
  401b52:	47b8      	blx	r7
		if (but_next_flag || but_prev_flag) { break; }
  401b54:	4b24      	ldr	r3, [pc, #144]	; (401be8 <play+0x110>)
  401b56:	781b      	ldrb	r3, [r3, #0]
  401b58:	bb3b      	cbnz	r3, 401baa <play+0xd2>
  401b5a:	4b24      	ldr	r3, [pc, #144]	; (401bec <play+0x114>)
  401b5c:	781b      	ldrb	r3, [r3, #0]
  401b5e:	bb23      	cbnz	r3, 401baa <play+0xd2>
		delay_ms(note_duration * 1.30);
  401b60:	4630      	mov	r0, r6
  401b62:	4b1c      	ldr	r3, [pc, #112]	; (401bd4 <play+0xfc>)
  401b64:	4798      	blx	r3
  401b66:	a316      	add	r3, pc, #88	; (adr r3, 401bc0 <play+0xe8>)
  401b68:	e9d3 2300 	ldrd	r2, r3, [r3]
  401b6c:	4e20      	ldr	r6, [pc, #128]	; (401bf0 <play+0x118>)
  401b6e:	47b0      	blx	r6
  401b70:	e9cd 0100 	strd	r0, r1, [sp]
  401b74:	2200      	movs	r2, #0
  401b76:	2300      	movs	r3, #0
  401b78:	4e1e      	ldr	r6, [pc, #120]	; (401bf4 <play+0x11c>)
  401b7a:	47b0      	blx	r6
  401b7c:	2800      	cmp	r0, #0
  401b7e:	d1cb      	bne.n	401b18 <play+0x40>
  401b80:	e9dd 0100 	ldrd	r0, r1, [sp]
  401b84:	4b1c      	ldr	r3, [pc, #112]	; (401bf8 <play+0x120>)
  401b86:	4798      	blx	r3
  401b88:	fba0 6709 	umull	r6, r7, r0, r9
  401b8c:	fb09 7701 	mla	r7, r9, r1, r7
  401b90:	f241 722c 	movw	r2, #5932	; 0x172c
  401b94:	2300      	movs	r3, #0
  401b96:	f241 702b 	movw	r0, #5931	; 0x172b
  401b9a:	2100      	movs	r1, #0
  401b9c:	1980      	adds	r0, r0, r6
  401b9e:	4179      	adcs	r1, r7
  401ba0:	4e16      	ldr	r6, [pc, #88]	; (401bfc <play+0x124>)
  401ba2:	47b0      	blx	r6
  401ba4:	4b0a      	ldr	r3, [pc, #40]	; (401bd0 <play+0xf8>)
  401ba6:	4798      	blx	r3
  401ba8:	e7b9      	b.n	401b1e <play+0x46>
	}
		
	gfx_mono_draw_string("PAUSE", 50, 20, &sysfont);
  401baa:	4b15      	ldr	r3, [pc, #84]	; (401c00 <play+0x128>)
  401bac:	2214      	movs	r2, #20
  401bae:	2132      	movs	r1, #50	; 0x32
  401bb0:	4814      	ldr	r0, [pc, #80]	; (401c04 <play+0x12c>)
  401bb2:	4c15      	ldr	r4, [pc, #84]	; (401c08 <play+0x130>)
  401bb4:	47a0      	blx	r4
}
  401bb6:	b003      	add	sp, #12
  401bb8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401bbc:	b004      	add	sp, #16
  401bbe:	4770      	bx	lr
  401bc0:	cccccccd 	.word	0xcccccccd
  401bc4:	3ff4cccc 	.word	0x3ff4cccc
  401bc8:	55555556 	.word	0x55555556
  401bcc:	00401949 	.word	0x00401949
  401bd0:	20400001 	.word	0x20400001
  401bd4:	00402045 	.word	0x00402045
  401bd8:	00402365 	.word	0x00402365
  401bdc:	00402645 	.word	0x00402645
  401be0:	20403718 	.word	0x20403718
  401be4:	004019a1 	.word	0x004019a1
  401be8:	204049f0 	.word	0x204049f0
  401bec:	20401170 	.word	0x20401170
  401bf0:	00402111 	.word	0x00402111
  401bf4:	004025e1 	.word	0x004025e1
  401bf8:	004026c5 	.word	0x004026c5
  401bfc:	00402695 	.word	0x00402695
  401c00:	2040000c 	.word	0x2040000c
  401c04:	0040377c 	.word	0x0040377c
  401c08:	004008c5 	.word	0x004008c5
  401c0c:	11e1a300 	.word	0x11e1a300

00401c10 <main>:

#include "asf.h"
#include "aps.h"

int main(void)
{
  401c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401c14:	f5ad 5d98 	sub.w	sp, sp, #4864	; 0x1300
  401c18:	b083      	sub	sp, #12
	init();
  401c1a:	4b50      	ldr	r3, [pc, #320]	; (401d5c <main+0x14c>)
  401c1c:	4798      	blx	r3
	create_songs();
  401c1e:	4b50      	ldr	r3, [pc, #320]	; (401d60 <main+0x150>)
  401c20:	4798      	blx	r3
	
	int rand_song = 1;
	int start_playing = 0;
	
	but_next_flag = 0;
  401c22:	2400      	movs	r4, #0
  401c24:	4b4f      	ldr	r3, [pc, #316]	; (401d64 <main+0x154>)
  401c26:	701c      	strb	r4, [r3, #0]
	but_prev_flag = 0;
  401c28:	4b4f      	ldr	r3, [pc, #316]	; (401d68 <main+0x158>)
  401c2a:	701c      	strb	r4, [r3, #0]
	but_play_flag = 0;
  401c2c:	4b4f      	ldr	r3, [pc, #316]	; (401d6c <main+0x15c>)
  401c2e:	701c      	strb	r4, [r3, #0]
	
	char mario_string[] = "Mario Main Theme";
  401c30:	f241 25f4 	movw	r5, #4852	; 0x12f4
  401c34:	446d      	add	r5, sp
  401c36:	4e4e      	ldr	r6, [pc, #312]	; (401d70 <main+0x160>)
  401c38:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  401c3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  401c3c:	6833      	ldr	r3, [r6, #0]
  401c3e:	702b      	strb	r3, [r5, #0]
	char pirates_string[] = "Pirates of the Caribbean";
  401c40:	f241 25d8 	movw	r5, #4824	; 0x12d8
  401c44:	446d      	add	r5, sp
  401c46:	4e4b      	ldr	r6, [pc, #300]	; (401d74 <main+0x164>)
  401c48:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  401c4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  401c4c:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
  401c50:	c503      	stmia	r5!, {r0, r1}
  401c52:	702a      	strb	r2, [r5, #0]
	char underworld_string[] = "Underworld Mario Theme";
  401c54:	f50d 5596 	add.w	r5, sp, #4800	; 0x12c0
  401c58:	4e47      	ldr	r6, [pc, #284]	; (401d78 <main+0x168>)
  401c5a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  401c5c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  401c5e:	e896 0003 	ldmia.w	r6, {r0, r1}
  401c62:	f845 0b04 	str.w	r0, [r5], #4
  401c66:	f825 1b02 	strh.w	r1, [r5], #2
  401c6a:	0c09      	lsrs	r1, r1, #16
  401c6c:	7029      	strb	r1, [r5, #0]
	
	gfx_mono_draw_string("CLICK BUT 2", 10, 8, &sysfont);
  401c6e:	4b43      	ldr	r3, [pc, #268]	; (401d7c <main+0x16c>)
  401c70:	2208      	movs	r2, #8
  401c72:	210a      	movs	r1, #10
  401c74:	4842      	ldr	r0, [pc, #264]	; (401d80 <main+0x170>)
  401c76:	4d43      	ldr	r5, [pc, #268]	; (401d84 <main+0x174>)
  401c78:	47a8      	blx	r5
	int start_playing = 0;
  401c7a:	4623      	mov	r3, r4
	int rand_song = 1;
  401c7c:	2401      	movs	r4, #1
		
		if (but_prev_flag) {
			if (rand_song == 1) rand_song = 4;
			rand_song --;
			start_playing = 1;
			but_prev_flag = 0;
  401c7e:	4d3a      	ldr	r5, [pc, #232]	; (401d68 <main+0x158>)
			but_next_flag = 0;
  401c80:	4e38      	ldr	r6, [pc, #224]	; (401d64 <main+0x154>)
			if (rand_song == 3) { oled_draw(underworld_string, sizeof(underworld_string)/sizeof(char)); play(underworld_mario_song); }
  401c82:	f8df 8110 	ldr.w	r8, [pc, #272]	; 401d94 <main+0x184>
  401c86:	f108 0a10 	add.w	sl, r8, #16
			if (rand_song == 2) { oled_draw(pirates_string, sizeof(pirates_string)/sizeof(char)); play(pirates_of_the_caribean_song); }
  401c8a:	4f3f      	ldr	r7, [pc, #252]	; (401d88 <main+0x178>)
  401c8c:	f107 0910 	add.w	r9, r7, #16
  401c90:	e056      	b.n	401d40 <main+0x130>
			if (rand_song == 1) { oled_draw(mario_string, sizeof(mario_string)/sizeof(char)); play(mario_main_song); }
  401c92:	2111      	movs	r1, #17
  401c94:	f241 20f4 	movw	r0, #4852	; 0x12f4
  401c98:	4468      	add	r0, sp
  401c9a:	4b3c      	ldr	r3, [pc, #240]	; (401d8c <main+0x17c>)
  401c9c:	4798      	blx	r3
  401c9e:	f8df b0f8 	ldr.w	fp, [pc, #248]	; 401d98 <main+0x188>
  401ca2:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
  401ca6:	f10b 0110 	add.w	r1, fp, #16
  401caa:	4668      	mov	r0, sp
  401cac:	4b38      	ldr	r3, [pc, #224]	; (401d90 <main+0x180>)
  401cae:	4798      	blx	r3
  401cb0:	e89b 000f 	ldmia.w	fp, {r0, r1, r2, r3}
  401cb4:	f8df b0e4 	ldr.w	fp, [pc, #228]	; 401d9c <main+0x18c>
  401cb8:	47d8      	blx	fp
  401cba:	e049      	b.n	401d50 <main+0x140>
			if (rand_song == 2) { oled_draw(pirates_string, sizeof(pirates_string)/sizeof(char)); play(pirates_of_the_caribean_song); }
  401cbc:	2119      	movs	r1, #25
  401cbe:	f241 20d8 	movw	r0, #4824	; 0x12d8
  401cc2:	4468      	add	r0, sp
  401cc4:	4b31      	ldr	r3, [pc, #196]	; (401d8c <main+0x17c>)
  401cc6:	4798      	blx	r3
  401cc8:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
  401ccc:	4649      	mov	r1, r9
  401cce:	4668      	mov	r0, sp
  401cd0:	4b2f      	ldr	r3, [pc, #188]	; (401d90 <main+0x180>)
  401cd2:	4798      	blx	r3
  401cd4:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
  401cd8:	f8df b0c0 	ldr.w	fp, [pc, #192]	; 401d9c <main+0x18c>
  401cdc:	47d8      	blx	fp
		if (but_next_flag) {
  401cde:	7833      	ldrb	r3, [r6, #0]
  401ce0:	b9d3      	cbnz	r3, 401d18 <main+0x108>
  401ce2:	e01d      	b.n	401d20 <main+0x110>
			if (rand_song == 3) { oled_draw(underworld_string, sizeof(underworld_string)/sizeof(char)); play(underworld_mario_song); }
  401ce4:	2117      	movs	r1, #23
  401ce6:	f50d 5096 	add.w	r0, sp, #4800	; 0x12c0
  401cea:	4b28      	ldr	r3, [pc, #160]	; (401d8c <main+0x17c>)
  401cec:	4798      	blx	r3
  401cee:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
  401cf2:	4651      	mov	r1, sl
  401cf4:	4668      	mov	r0, sp
  401cf6:	4b26      	ldr	r3, [pc, #152]	; (401d90 <main+0x180>)
  401cf8:	4798      	blx	r3
  401cfa:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
  401cfe:	f8df b09c 	ldr.w	fp, [pc, #156]	; 401d9c <main+0x18c>
  401d02:	47d8      	blx	fp
		if (but_next_flag) {
  401d04:	7833      	ldrb	r3, [r6, #0]
  401d06:	bb3b      	cbnz	r3, 401d58 <main+0x148>
		if (but_prev_flag) {
  401d08:	782b      	ldrb	r3, [r5, #0]
  401d0a:	b973      	cbnz	r3, 401d2a <main+0x11a>
  401d0c:	e011      	b.n	401d32 <main+0x122>
		if (but_next_flag) {
  401d0e:	7832      	ldrb	r2, [r6, #0]
  401d10:	b132      	cbz	r2, 401d20 <main+0x110>
			if (rand_song == 3) rand_song = 0;
  401d12:	2c03      	cmp	r4, #3
  401d14:	bf08      	it	eq
  401d16:	461c      	moveq	r4, r3
			rand_song ++;
  401d18:	3401      	adds	r4, #1
			but_next_flag = 0;
  401d1a:	2300      	movs	r3, #0
  401d1c:	7033      	strb	r3, [r6, #0]
			start_playing = 1;
  401d1e:	2301      	movs	r3, #1
		if (but_prev_flag) {
  401d20:	782a      	ldrb	r2, [r5, #0]
  401d22:	b132      	cbz	r2, 401d32 <main+0x122>
			if (rand_song == 1) rand_song = 4;
  401d24:	2c01      	cmp	r4, #1
  401d26:	bf08      	it	eq
  401d28:	2404      	moveq	r4, #4
			rand_song --;
  401d2a:	3c01      	subs	r4, #1
			but_prev_flag = 0;
  401d2c:	2300      	movs	r3, #0
  401d2e:	702b      	strb	r3, [r5, #0]
			start_playing = 1;
  401d30:	2301      	movs	r3, #1
		}

		if (but_play_flag) {
  401d32:	4a0e      	ldr	r2, [pc, #56]	; (401d6c <main+0x15c>)
  401d34:	7812      	ldrb	r2, [r2, #0]
  401d36:	b11a      	cbz	r2, 401d40 <main+0x130>
			start_playing = 1;
			but_play_flag = 0;
  401d38:	2200      	movs	r2, #0
  401d3a:	4b0c      	ldr	r3, [pc, #48]	; (401d6c <main+0x15c>)
  401d3c:	701a      	strb	r2, [r3, #0]
			start_playing = 1;
  401d3e:	2301      	movs	r3, #1
		if (start_playing) {
  401d40:	2b00      	cmp	r3, #0
  401d42:	d0e4      	beq.n	401d0e <main+0xfe>
			if (rand_song == 1) { oled_draw(mario_string, sizeof(mario_string)/sizeof(char)); play(mario_main_song); }
  401d44:	2c01      	cmp	r4, #1
  401d46:	d0a4      	beq.n	401c92 <main+0x82>
			if (rand_song == 2) { oled_draw(pirates_string, sizeof(pirates_string)/sizeof(char)); play(pirates_of_the_caribean_song); }
  401d48:	2c02      	cmp	r4, #2
  401d4a:	d0b7      	beq.n	401cbc <main+0xac>
			if (rand_song == 3) { oled_draw(underworld_string, sizeof(underworld_string)/sizeof(char)); play(underworld_mario_song); }
  401d4c:	2c03      	cmp	r4, #3
  401d4e:	d0c9      	beq.n	401ce4 <main+0xd4>
		if (but_next_flag) {
  401d50:	7833      	ldrb	r3, [r6, #0]
  401d52:	2b00      	cmp	r3, #0
  401d54:	d1e0      	bne.n	401d18 <main+0x108>
  401d56:	e7e3      	b.n	401d20 <main+0x110>
			if (rand_song == 3) rand_song = 0;
  401d58:	2400      	movs	r4, #0
  401d5a:	e7dd      	b.n	401d18 <main+0x108>
  401d5c:	00401539 	.word	0x00401539
  401d60:	00401681 	.word	0x00401681
  401d64:	204049f0 	.word	0x204049f0
  401d68:	20401170 	.word	0x20401170
  401d6c:	20403718 	.word	0x20403718
  401d70:	00403724 	.word	0x00403724
  401d74:	00403738 	.word	0x00403738
  401d78:	00403754 	.word	0x00403754
  401d7c:	2040000c 	.word	0x2040000c
  401d80:	00403718 	.word	0x00403718
  401d84:	004008c5 	.word	0x004008c5
  401d88:	20401178 	.word	0x20401178
  401d8c:	00401869 	.word	0x00401869
  401d90:	00402a7d 	.word	0x00402a7d
  401d94:	20403720 	.word	0x20403720
  401d98:	20402448 	.word	0x20402448
  401d9c:	00401ad9 	.word	0x00401ad9

00401da0 <__aeabi_drsub>:
  401da0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401da4:	e002      	b.n	401dac <__adddf3>
  401da6:	bf00      	nop

00401da8 <__aeabi_dsub>:
  401da8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401dac <__adddf3>:
  401dac:	b530      	push	{r4, r5, lr}
  401dae:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401db2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401db6:	ea94 0f05 	teq	r4, r5
  401dba:	bf08      	it	eq
  401dbc:	ea90 0f02 	teqeq	r0, r2
  401dc0:	bf1f      	itttt	ne
  401dc2:	ea54 0c00 	orrsne.w	ip, r4, r0
  401dc6:	ea55 0c02 	orrsne.w	ip, r5, r2
  401dca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401dce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401dd2:	f000 80e2 	beq.w	401f9a <__adddf3+0x1ee>
  401dd6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401dda:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401dde:	bfb8      	it	lt
  401de0:	426d      	neglt	r5, r5
  401de2:	dd0c      	ble.n	401dfe <__adddf3+0x52>
  401de4:	442c      	add	r4, r5
  401de6:	ea80 0202 	eor.w	r2, r0, r2
  401dea:	ea81 0303 	eor.w	r3, r1, r3
  401dee:	ea82 0000 	eor.w	r0, r2, r0
  401df2:	ea83 0101 	eor.w	r1, r3, r1
  401df6:	ea80 0202 	eor.w	r2, r0, r2
  401dfa:	ea81 0303 	eor.w	r3, r1, r3
  401dfe:	2d36      	cmp	r5, #54	; 0x36
  401e00:	bf88      	it	hi
  401e02:	bd30      	pophi	{r4, r5, pc}
  401e04:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401e08:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401e0c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401e10:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401e14:	d002      	beq.n	401e1c <__adddf3+0x70>
  401e16:	4240      	negs	r0, r0
  401e18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401e1c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401e20:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401e24:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401e28:	d002      	beq.n	401e30 <__adddf3+0x84>
  401e2a:	4252      	negs	r2, r2
  401e2c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401e30:	ea94 0f05 	teq	r4, r5
  401e34:	f000 80a7 	beq.w	401f86 <__adddf3+0x1da>
  401e38:	f1a4 0401 	sub.w	r4, r4, #1
  401e3c:	f1d5 0e20 	rsbs	lr, r5, #32
  401e40:	db0d      	blt.n	401e5e <__adddf3+0xb2>
  401e42:	fa02 fc0e 	lsl.w	ip, r2, lr
  401e46:	fa22 f205 	lsr.w	r2, r2, r5
  401e4a:	1880      	adds	r0, r0, r2
  401e4c:	f141 0100 	adc.w	r1, r1, #0
  401e50:	fa03 f20e 	lsl.w	r2, r3, lr
  401e54:	1880      	adds	r0, r0, r2
  401e56:	fa43 f305 	asr.w	r3, r3, r5
  401e5a:	4159      	adcs	r1, r3
  401e5c:	e00e      	b.n	401e7c <__adddf3+0xd0>
  401e5e:	f1a5 0520 	sub.w	r5, r5, #32
  401e62:	f10e 0e20 	add.w	lr, lr, #32
  401e66:	2a01      	cmp	r2, #1
  401e68:	fa03 fc0e 	lsl.w	ip, r3, lr
  401e6c:	bf28      	it	cs
  401e6e:	f04c 0c02 	orrcs.w	ip, ip, #2
  401e72:	fa43 f305 	asr.w	r3, r3, r5
  401e76:	18c0      	adds	r0, r0, r3
  401e78:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401e7c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401e80:	d507      	bpl.n	401e92 <__adddf3+0xe6>
  401e82:	f04f 0e00 	mov.w	lr, #0
  401e86:	f1dc 0c00 	rsbs	ip, ip, #0
  401e8a:	eb7e 0000 	sbcs.w	r0, lr, r0
  401e8e:	eb6e 0101 	sbc.w	r1, lr, r1
  401e92:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401e96:	d31b      	bcc.n	401ed0 <__adddf3+0x124>
  401e98:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401e9c:	d30c      	bcc.n	401eb8 <__adddf3+0x10c>
  401e9e:	0849      	lsrs	r1, r1, #1
  401ea0:	ea5f 0030 	movs.w	r0, r0, rrx
  401ea4:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401ea8:	f104 0401 	add.w	r4, r4, #1
  401eac:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401eb0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401eb4:	f080 809a 	bcs.w	401fec <__adddf3+0x240>
  401eb8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401ebc:	bf08      	it	eq
  401ebe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401ec2:	f150 0000 	adcs.w	r0, r0, #0
  401ec6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401eca:	ea41 0105 	orr.w	r1, r1, r5
  401ece:	bd30      	pop	{r4, r5, pc}
  401ed0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401ed4:	4140      	adcs	r0, r0
  401ed6:	eb41 0101 	adc.w	r1, r1, r1
  401eda:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401ede:	f1a4 0401 	sub.w	r4, r4, #1
  401ee2:	d1e9      	bne.n	401eb8 <__adddf3+0x10c>
  401ee4:	f091 0f00 	teq	r1, #0
  401ee8:	bf04      	itt	eq
  401eea:	4601      	moveq	r1, r0
  401eec:	2000      	moveq	r0, #0
  401eee:	fab1 f381 	clz	r3, r1
  401ef2:	bf08      	it	eq
  401ef4:	3320      	addeq	r3, #32
  401ef6:	f1a3 030b 	sub.w	r3, r3, #11
  401efa:	f1b3 0220 	subs.w	r2, r3, #32
  401efe:	da0c      	bge.n	401f1a <__adddf3+0x16e>
  401f00:	320c      	adds	r2, #12
  401f02:	dd08      	ble.n	401f16 <__adddf3+0x16a>
  401f04:	f102 0c14 	add.w	ip, r2, #20
  401f08:	f1c2 020c 	rsb	r2, r2, #12
  401f0c:	fa01 f00c 	lsl.w	r0, r1, ip
  401f10:	fa21 f102 	lsr.w	r1, r1, r2
  401f14:	e00c      	b.n	401f30 <__adddf3+0x184>
  401f16:	f102 0214 	add.w	r2, r2, #20
  401f1a:	bfd8      	it	le
  401f1c:	f1c2 0c20 	rsble	ip, r2, #32
  401f20:	fa01 f102 	lsl.w	r1, r1, r2
  401f24:	fa20 fc0c 	lsr.w	ip, r0, ip
  401f28:	bfdc      	itt	le
  401f2a:	ea41 010c 	orrle.w	r1, r1, ip
  401f2e:	4090      	lslle	r0, r2
  401f30:	1ae4      	subs	r4, r4, r3
  401f32:	bfa2      	ittt	ge
  401f34:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401f38:	4329      	orrge	r1, r5
  401f3a:	bd30      	popge	{r4, r5, pc}
  401f3c:	ea6f 0404 	mvn.w	r4, r4
  401f40:	3c1f      	subs	r4, #31
  401f42:	da1c      	bge.n	401f7e <__adddf3+0x1d2>
  401f44:	340c      	adds	r4, #12
  401f46:	dc0e      	bgt.n	401f66 <__adddf3+0x1ba>
  401f48:	f104 0414 	add.w	r4, r4, #20
  401f4c:	f1c4 0220 	rsb	r2, r4, #32
  401f50:	fa20 f004 	lsr.w	r0, r0, r4
  401f54:	fa01 f302 	lsl.w	r3, r1, r2
  401f58:	ea40 0003 	orr.w	r0, r0, r3
  401f5c:	fa21 f304 	lsr.w	r3, r1, r4
  401f60:	ea45 0103 	orr.w	r1, r5, r3
  401f64:	bd30      	pop	{r4, r5, pc}
  401f66:	f1c4 040c 	rsb	r4, r4, #12
  401f6a:	f1c4 0220 	rsb	r2, r4, #32
  401f6e:	fa20 f002 	lsr.w	r0, r0, r2
  401f72:	fa01 f304 	lsl.w	r3, r1, r4
  401f76:	ea40 0003 	orr.w	r0, r0, r3
  401f7a:	4629      	mov	r1, r5
  401f7c:	bd30      	pop	{r4, r5, pc}
  401f7e:	fa21 f004 	lsr.w	r0, r1, r4
  401f82:	4629      	mov	r1, r5
  401f84:	bd30      	pop	{r4, r5, pc}
  401f86:	f094 0f00 	teq	r4, #0
  401f8a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401f8e:	bf06      	itte	eq
  401f90:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401f94:	3401      	addeq	r4, #1
  401f96:	3d01      	subne	r5, #1
  401f98:	e74e      	b.n	401e38 <__adddf3+0x8c>
  401f9a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401f9e:	bf18      	it	ne
  401fa0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401fa4:	d029      	beq.n	401ffa <__adddf3+0x24e>
  401fa6:	ea94 0f05 	teq	r4, r5
  401faa:	bf08      	it	eq
  401fac:	ea90 0f02 	teqeq	r0, r2
  401fb0:	d005      	beq.n	401fbe <__adddf3+0x212>
  401fb2:	ea54 0c00 	orrs.w	ip, r4, r0
  401fb6:	bf04      	itt	eq
  401fb8:	4619      	moveq	r1, r3
  401fba:	4610      	moveq	r0, r2
  401fbc:	bd30      	pop	{r4, r5, pc}
  401fbe:	ea91 0f03 	teq	r1, r3
  401fc2:	bf1e      	ittt	ne
  401fc4:	2100      	movne	r1, #0
  401fc6:	2000      	movne	r0, #0
  401fc8:	bd30      	popne	{r4, r5, pc}
  401fca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  401fce:	d105      	bne.n	401fdc <__adddf3+0x230>
  401fd0:	0040      	lsls	r0, r0, #1
  401fd2:	4149      	adcs	r1, r1
  401fd4:	bf28      	it	cs
  401fd6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  401fda:	bd30      	pop	{r4, r5, pc}
  401fdc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401fe0:	bf3c      	itt	cc
  401fe2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  401fe6:	bd30      	popcc	{r4, r5, pc}
  401fe8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401fec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401ff0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401ff4:	f04f 0000 	mov.w	r0, #0
  401ff8:	bd30      	pop	{r4, r5, pc}
  401ffa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401ffe:	bf1a      	itte	ne
  402000:	4619      	movne	r1, r3
  402002:	4610      	movne	r0, r2
  402004:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402008:	bf1c      	itt	ne
  40200a:	460b      	movne	r3, r1
  40200c:	4602      	movne	r2, r0
  40200e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402012:	bf06      	itte	eq
  402014:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402018:	ea91 0f03 	teqeq	r1, r3
  40201c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402020:	bd30      	pop	{r4, r5, pc}
  402022:	bf00      	nop

00402024 <__aeabi_ui2d>:
  402024:	f090 0f00 	teq	r0, #0
  402028:	bf04      	itt	eq
  40202a:	2100      	moveq	r1, #0
  40202c:	4770      	bxeq	lr
  40202e:	b530      	push	{r4, r5, lr}
  402030:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402034:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402038:	f04f 0500 	mov.w	r5, #0
  40203c:	f04f 0100 	mov.w	r1, #0
  402040:	e750      	b.n	401ee4 <__adddf3+0x138>
  402042:	bf00      	nop

00402044 <__aeabi_i2d>:
  402044:	f090 0f00 	teq	r0, #0
  402048:	bf04      	itt	eq
  40204a:	2100      	moveq	r1, #0
  40204c:	4770      	bxeq	lr
  40204e:	b530      	push	{r4, r5, lr}
  402050:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402054:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402058:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40205c:	bf48      	it	mi
  40205e:	4240      	negmi	r0, r0
  402060:	f04f 0100 	mov.w	r1, #0
  402064:	e73e      	b.n	401ee4 <__adddf3+0x138>
  402066:	bf00      	nop

00402068 <__aeabi_f2d>:
  402068:	0042      	lsls	r2, r0, #1
  40206a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40206e:	ea4f 0131 	mov.w	r1, r1, rrx
  402072:	ea4f 7002 	mov.w	r0, r2, lsl #28
  402076:	bf1f      	itttt	ne
  402078:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40207c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402080:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402084:	4770      	bxne	lr
  402086:	f092 0f00 	teq	r2, #0
  40208a:	bf14      	ite	ne
  40208c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402090:	4770      	bxeq	lr
  402092:	b530      	push	{r4, r5, lr}
  402094:	f44f 7460 	mov.w	r4, #896	; 0x380
  402098:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40209c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4020a0:	e720      	b.n	401ee4 <__adddf3+0x138>
  4020a2:	bf00      	nop

004020a4 <__aeabi_ul2d>:
  4020a4:	ea50 0201 	orrs.w	r2, r0, r1
  4020a8:	bf08      	it	eq
  4020aa:	4770      	bxeq	lr
  4020ac:	b530      	push	{r4, r5, lr}
  4020ae:	f04f 0500 	mov.w	r5, #0
  4020b2:	e00a      	b.n	4020ca <__aeabi_l2d+0x16>

004020b4 <__aeabi_l2d>:
  4020b4:	ea50 0201 	orrs.w	r2, r0, r1
  4020b8:	bf08      	it	eq
  4020ba:	4770      	bxeq	lr
  4020bc:	b530      	push	{r4, r5, lr}
  4020be:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4020c2:	d502      	bpl.n	4020ca <__aeabi_l2d+0x16>
  4020c4:	4240      	negs	r0, r0
  4020c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4020ca:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4020ce:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4020d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4020d6:	f43f aedc 	beq.w	401e92 <__adddf3+0xe6>
  4020da:	f04f 0203 	mov.w	r2, #3
  4020de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4020e2:	bf18      	it	ne
  4020e4:	3203      	addne	r2, #3
  4020e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4020ea:	bf18      	it	ne
  4020ec:	3203      	addne	r2, #3
  4020ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4020f2:	f1c2 0320 	rsb	r3, r2, #32
  4020f6:	fa00 fc03 	lsl.w	ip, r0, r3
  4020fa:	fa20 f002 	lsr.w	r0, r0, r2
  4020fe:	fa01 fe03 	lsl.w	lr, r1, r3
  402102:	ea40 000e 	orr.w	r0, r0, lr
  402106:	fa21 f102 	lsr.w	r1, r1, r2
  40210a:	4414      	add	r4, r2
  40210c:	e6c1      	b.n	401e92 <__adddf3+0xe6>
  40210e:	bf00      	nop

00402110 <__aeabi_dmul>:
  402110:	b570      	push	{r4, r5, r6, lr}
  402112:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402116:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40211a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40211e:	bf1d      	ittte	ne
  402120:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402124:	ea94 0f0c 	teqne	r4, ip
  402128:	ea95 0f0c 	teqne	r5, ip
  40212c:	f000 f8de 	bleq	4022ec <__aeabi_dmul+0x1dc>
  402130:	442c      	add	r4, r5
  402132:	ea81 0603 	eor.w	r6, r1, r3
  402136:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40213a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40213e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  402142:	bf18      	it	ne
  402144:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402148:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40214c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402150:	d038      	beq.n	4021c4 <__aeabi_dmul+0xb4>
  402152:	fba0 ce02 	umull	ip, lr, r0, r2
  402156:	f04f 0500 	mov.w	r5, #0
  40215a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40215e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  402162:	fbe0 e503 	umlal	lr, r5, r0, r3
  402166:	f04f 0600 	mov.w	r6, #0
  40216a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40216e:	f09c 0f00 	teq	ip, #0
  402172:	bf18      	it	ne
  402174:	f04e 0e01 	orrne.w	lr, lr, #1
  402178:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40217c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402180:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402184:	d204      	bcs.n	402190 <__aeabi_dmul+0x80>
  402186:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40218a:	416d      	adcs	r5, r5
  40218c:	eb46 0606 	adc.w	r6, r6, r6
  402190:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402194:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402198:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40219c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4021a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4021a4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4021a8:	bf88      	it	hi
  4021aa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4021ae:	d81e      	bhi.n	4021ee <__aeabi_dmul+0xde>
  4021b0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4021b4:	bf08      	it	eq
  4021b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4021ba:	f150 0000 	adcs.w	r0, r0, #0
  4021be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4021c2:	bd70      	pop	{r4, r5, r6, pc}
  4021c4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4021c8:	ea46 0101 	orr.w	r1, r6, r1
  4021cc:	ea40 0002 	orr.w	r0, r0, r2
  4021d0:	ea81 0103 	eor.w	r1, r1, r3
  4021d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4021d8:	bfc2      	ittt	gt
  4021da:	ebd4 050c 	rsbsgt	r5, r4, ip
  4021de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4021e2:	bd70      	popgt	{r4, r5, r6, pc}
  4021e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4021e8:	f04f 0e00 	mov.w	lr, #0
  4021ec:	3c01      	subs	r4, #1
  4021ee:	f300 80ab 	bgt.w	402348 <__aeabi_dmul+0x238>
  4021f2:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4021f6:	bfde      	ittt	le
  4021f8:	2000      	movle	r0, #0
  4021fa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4021fe:	bd70      	pople	{r4, r5, r6, pc}
  402200:	f1c4 0400 	rsb	r4, r4, #0
  402204:	3c20      	subs	r4, #32
  402206:	da35      	bge.n	402274 <__aeabi_dmul+0x164>
  402208:	340c      	adds	r4, #12
  40220a:	dc1b      	bgt.n	402244 <__aeabi_dmul+0x134>
  40220c:	f104 0414 	add.w	r4, r4, #20
  402210:	f1c4 0520 	rsb	r5, r4, #32
  402214:	fa00 f305 	lsl.w	r3, r0, r5
  402218:	fa20 f004 	lsr.w	r0, r0, r4
  40221c:	fa01 f205 	lsl.w	r2, r1, r5
  402220:	ea40 0002 	orr.w	r0, r0, r2
  402224:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402228:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40222c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402230:	fa21 f604 	lsr.w	r6, r1, r4
  402234:	eb42 0106 	adc.w	r1, r2, r6
  402238:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40223c:	bf08      	it	eq
  40223e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402242:	bd70      	pop	{r4, r5, r6, pc}
  402244:	f1c4 040c 	rsb	r4, r4, #12
  402248:	f1c4 0520 	rsb	r5, r4, #32
  40224c:	fa00 f304 	lsl.w	r3, r0, r4
  402250:	fa20 f005 	lsr.w	r0, r0, r5
  402254:	fa01 f204 	lsl.w	r2, r1, r4
  402258:	ea40 0002 	orr.w	r0, r0, r2
  40225c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402260:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402264:	f141 0100 	adc.w	r1, r1, #0
  402268:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40226c:	bf08      	it	eq
  40226e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402272:	bd70      	pop	{r4, r5, r6, pc}
  402274:	f1c4 0520 	rsb	r5, r4, #32
  402278:	fa00 f205 	lsl.w	r2, r0, r5
  40227c:	ea4e 0e02 	orr.w	lr, lr, r2
  402280:	fa20 f304 	lsr.w	r3, r0, r4
  402284:	fa01 f205 	lsl.w	r2, r1, r5
  402288:	ea43 0302 	orr.w	r3, r3, r2
  40228c:	fa21 f004 	lsr.w	r0, r1, r4
  402290:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402294:	fa21 f204 	lsr.w	r2, r1, r4
  402298:	ea20 0002 	bic.w	r0, r0, r2
  40229c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4022a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4022a4:	bf08      	it	eq
  4022a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4022aa:	bd70      	pop	{r4, r5, r6, pc}
  4022ac:	f094 0f00 	teq	r4, #0
  4022b0:	d10f      	bne.n	4022d2 <__aeabi_dmul+0x1c2>
  4022b2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4022b6:	0040      	lsls	r0, r0, #1
  4022b8:	eb41 0101 	adc.w	r1, r1, r1
  4022bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4022c0:	bf08      	it	eq
  4022c2:	3c01      	subeq	r4, #1
  4022c4:	d0f7      	beq.n	4022b6 <__aeabi_dmul+0x1a6>
  4022c6:	ea41 0106 	orr.w	r1, r1, r6
  4022ca:	f095 0f00 	teq	r5, #0
  4022ce:	bf18      	it	ne
  4022d0:	4770      	bxne	lr
  4022d2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4022d6:	0052      	lsls	r2, r2, #1
  4022d8:	eb43 0303 	adc.w	r3, r3, r3
  4022dc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4022e0:	bf08      	it	eq
  4022e2:	3d01      	subeq	r5, #1
  4022e4:	d0f7      	beq.n	4022d6 <__aeabi_dmul+0x1c6>
  4022e6:	ea43 0306 	orr.w	r3, r3, r6
  4022ea:	4770      	bx	lr
  4022ec:	ea94 0f0c 	teq	r4, ip
  4022f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4022f4:	bf18      	it	ne
  4022f6:	ea95 0f0c 	teqne	r5, ip
  4022fa:	d00c      	beq.n	402316 <__aeabi_dmul+0x206>
  4022fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402300:	bf18      	it	ne
  402302:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402306:	d1d1      	bne.n	4022ac <__aeabi_dmul+0x19c>
  402308:	ea81 0103 	eor.w	r1, r1, r3
  40230c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402310:	f04f 0000 	mov.w	r0, #0
  402314:	bd70      	pop	{r4, r5, r6, pc}
  402316:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40231a:	bf06      	itte	eq
  40231c:	4610      	moveq	r0, r2
  40231e:	4619      	moveq	r1, r3
  402320:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402324:	d019      	beq.n	40235a <__aeabi_dmul+0x24a>
  402326:	ea94 0f0c 	teq	r4, ip
  40232a:	d102      	bne.n	402332 <__aeabi_dmul+0x222>
  40232c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402330:	d113      	bne.n	40235a <__aeabi_dmul+0x24a>
  402332:	ea95 0f0c 	teq	r5, ip
  402336:	d105      	bne.n	402344 <__aeabi_dmul+0x234>
  402338:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40233c:	bf1c      	itt	ne
  40233e:	4610      	movne	r0, r2
  402340:	4619      	movne	r1, r3
  402342:	d10a      	bne.n	40235a <__aeabi_dmul+0x24a>
  402344:	ea81 0103 	eor.w	r1, r1, r3
  402348:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40234c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402350:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402354:	f04f 0000 	mov.w	r0, #0
  402358:	bd70      	pop	{r4, r5, r6, pc}
  40235a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40235e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402362:	bd70      	pop	{r4, r5, r6, pc}

00402364 <__aeabi_ddiv>:
  402364:	b570      	push	{r4, r5, r6, lr}
  402366:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40236a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40236e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402372:	bf1d      	ittte	ne
  402374:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402378:	ea94 0f0c 	teqne	r4, ip
  40237c:	ea95 0f0c 	teqne	r5, ip
  402380:	f000 f8a7 	bleq	4024d2 <__aeabi_ddiv+0x16e>
  402384:	eba4 0405 	sub.w	r4, r4, r5
  402388:	ea81 0e03 	eor.w	lr, r1, r3
  40238c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402390:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402394:	f000 8088 	beq.w	4024a8 <__aeabi_ddiv+0x144>
  402398:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40239c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4023a0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4023a4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4023a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4023ac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4023b0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4023b4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4023b8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4023bc:	429d      	cmp	r5, r3
  4023be:	bf08      	it	eq
  4023c0:	4296      	cmpeq	r6, r2
  4023c2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4023c6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4023ca:	d202      	bcs.n	4023d2 <__aeabi_ddiv+0x6e>
  4023cc:	085b      	lsrs	r3, r3, #1
  4023ce:	ea4f 0232 	mov.w	r2, r2, rrx
  4023d2:	1ab6      	subs	r6, r6, r2
  4023d4:	eb65 0503 	sbc.w	r5, r5, r3
  4023d8:	085b      	lsrs	r3, r3, #1
  4023da:	ea4f 0232 	mov.w	r2, r2, rrx
  4023de:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4023e2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4023e6:	ebb6 0e02 	subs.w	lr, r6, r2
  4023ea:	eb75 0e03 	sbcs.w	lr, r5, r3
  4023ee:	bf22      	ittt	cs
  4023f0:	1ab6      	subcs	r6, r6, r2
  4023f2:	4675      	movcs	r5, lr
  4023f4:	ea40 000c 	orrcs.w	r0, r0, ip
  4023f8:	085b      	lsrs	r3, r3, #1
  4023fa:	ea4f 0232 	mov.w	r2, r2, rrx
  4023fe:	ebb6 0e02 	subs.w	lr, r6, r2
  402402:	eb75 0e03 	sbcs.w	lr, r5, r3
  402406:	bf22      	ittt	cs
  402408:	1ab6      	subcs	r6, r6, r2
  40240a:	4675      	movcs	r5, lr
  40240c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402410:	085b      	lsrs	r3, r3, #1
  402412:	ea4f 0232 	mov.w	r2, r2, rrx
  402416:	ebb6 0e02 	subs.w	lr, r6, r2
  40241a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40241e:	bf22      	ittt	cs
  402420:	1ab6      	subcs	r6, r6, r2
  402422:	4675      	movcs	r5, lr
  402424:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402428:	085b      	lsrs	r3, r3, #1
  40242a:	ea4f 0232 	mov.w	r2, r2, rrx
  40242e:	ebb6 0e02 	subs.w	lr, r6, r2
  402432:	eb75 0e03 	sbcs.w	lr, r5, r3
  402436:	bf22      	ittt	cs
  402438:	1ab6      	subcs	r6, r6, r2
  40243a:	4675      	movcs	r5, lr
  40243c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402440:	ea55 0e06 	orrs.w	lr, r5, r6
  402444:	d018      	beq.n	402478 <__aeabi_ddiv+0x114>
  402446:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40244a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40244e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402452:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  402456:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40245a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40245e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402462:	d1c0      	bne.n	4023e6 <__aeabi_ddiv+0x82>
  402464:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402468:	d10b      	bne.n	402482 <__aeabi_ddiv+0x11e>
  40246a:	ea41 0100 	orr.w	r1, r1, r0
  40246e:	f04f 0000 	mov.w	r0, #0
  402472:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  402476:	e7b6      	b.n	4023e6 <__aeabi_ddiv+0x82>
  402478:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40247c:	bf04      	itt	eq
  40247e:	4301      	orreq	r1, r0
  402480:	2000      	moveq	r0, #0
  402482:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402486:	bf88      	it	hi
  402488:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40248c:	f63f aeaf 	bhi.w	4021ee <__aeabi_dmul+0xde>
  402490:	ebb5 0c03 	subs.w	ip, r5, r3
  402494:	bf04      	itt	eq
  402496:	ebb6 0c02 	subseq.w	ip, r6, r2
  40249a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40249e:	f150 0000 	adcs.w	r0, r0, #0
  4024a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4024a6:	bd70      	pop	{r4, r5, r6, pc}
  4024a8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4024ac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4024b0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4024b4:	bfc2      	ittt	gt
  4024b6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4024ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4024be:	bd70      	popgt	{r4, r5, r6, pc}
  4024c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4024c4:	f04f 0e00 	mov.w	lr, #0
  4024c8:	3c01      	subs	r4, #1
  4024ca:	e690      	b.n	4021ee <__aeabi_dmul+0xde>
  4024cc:	ea45 0e06 	orr.w	lr, r5, r6
  4024d0:	e68d      	b.n	4021ee <__aeabi_dmul+0xde>
  4024d2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4024d6:	ea94 0f0c 	teq	r4, ip
  4024da:	bf08      	it	eq
  4024dc:	ea95 0f0c 	teqeq	r5, ip
  4024e0:	f43f af3b 	beq.w	40235a <__aeabi_dmul+0x24a>
  4024e4:	ea94 0f0c 	teq	r4, ip
  4024e8:	d10a      	bne.n	402500 <__aeabi_ddiv+0x19c>
  4024ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4024ee:	f47f af34 	bne.w	40235a <__aeabi_dmul+0x24a>
  4024f2:	ea95 0f0c 	teq	r5, ip
  4024f6:	f47f af25 	bne.w	402344 <__aeabi_dmul+0x234>
  4024fa:	4610      	mov	r0, r2
  4024fc:	4619      	mov	r1, r3
  4024fe:	e72c      	b.n	40235a <__aeabi_dmul+0x24a>
  402500:	ea95 0f0c 	teq	r5, ip
  402504:	d106      	bne.n	402514 <__aeabi_ddiv+0x1b0>
  402506:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40250a:	f43f aefd 	beq.w	402308 <__aeabi_dmul+0x1f8>
  40250e:	4610      	mov	r0, r2
  402510:	4619      	mov	r1, r3
  402512:	e722      	b.n	40235a <__aeabi_dmul+0x24a>
  402514:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402518:	bf18      	it	ne
  40251a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40251e:	f47f aec5 	bne.w	4022ac <__aeabi_dmul+0x19c>
  402522:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  402526:	f47f af0d 	bne.w	402344 <__aeabi_dmul+0x234>
  40252a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40252e:	f47f aeeb 	bne.w	402308 <__aeabi_dmul+0x1f8>
  402532:	e712      	b.n	40235a <__aeabi_dmul+0x24a>

00402534 <__gedf2>:
  402534:	f04f 3cff 	mov.w	ip, #4294967295
  402538:	e006      	b.n	402548 <__cmpdf2+0x4>
  40253a:	bf00      	nop

0040253c <__ledf2>:
  40253c:	f04f 0c01 	mov.w	ip, #1
  402540:	e002      	b.n	402548 <__cmpdf2+0x4>
  402542:	bf00      	nop

00402544 <__cmpdf2>:
  402544:	f04f 0c01 	mov.w	ip, #1
  402548:	f84d cd04 	str.w	ip, [sp, #-4]!
  40254c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402550:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402554:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402558:	bf18      	it	ne
  40255a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40255e:	d01b      	beq.n	402598 <__cmpdf2+0x54>
  402560:	b001      	add	sp, #4
  402562:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  402566:	bf0c      	ite	eq
  402568:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40256c:	ea91 0f03 	teqne	r1, r3
  402570:	bf02      	ittt	eq
  402572:	ea90 0f02 	teqeq	r0, r2
  402576:	2000      	moveq	r0, #0
  402578:	4770      	bxeq	lr
  40257a:	f110 0f00 	cmn.w	r0, #0
  40257e:	ea91 0f03 	teq	r1, r3
  402582:	bf58      	it	pl
  402584:	4299      	cmppl	r1, r3
  402586:	bf08      	it	eq
  402588:	4290      	cmpeq	r0, r2
  40258a:	bf2c      	ite	cs
  40258c:	17d8      	asrcs	r0, r3, #31
  40258e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  402592:	f040 0001 	orr.w	r0, r0, #1
  402596:	4770      	bx	lr
  402598:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40259c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4025a0:	d102      	bne.n	4025a8 <__cmpdf2+0x64>
  4025a2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4025a6:	d107      	bne.n	4025b8 <__cmpdf2+0x74>
  4025a8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4025ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4025b0:	d1d6      	bne.n	402560 <__cmpdf2+0x1c>
  4025b2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4025b6:	d0d3      	beq.n	402560 <__cmpdf2+0x1c>
  4025b8:	f85d 0b04 	ldr.w	r0, [sp], #4
  4025bc:	4770      	bx	lr
  4025be:	bf00      	nop

004025c0 <__aeabi_cdrcmple>:
  4025c0:	4684      	mov	ip, r0
  4025c2:	4610      	mov	r0, r2
  4025c4:	4662      	mov	r2, ip
  4025c6:	468c      	mov	ip, r1
  4025c8:	4619      	mov	r1, r3
  4025ca:	4663      	mov	r3, ip
  4025cc:	e000      	b.n	4025d0 <__aeabi_cdcmpeq>
  4025ce:	bf00      	nop

004025d0 <__aeabi_cdcmpeq>:
  4025d0:	b501      	push	{r0, lr}
  4025d2:	f7ff ffb7 	bl	402544 <__cmpdf2>
  4025d6:	2800      	cmp	r0, #0
  4025d8:	bf48      	it	mi
  4025da:	f110 0f00 	cmnmi.w	r0, #0
  4025de:	bd01      	pop	{r0, pc}

004025e0 <__aeabi_dcmpeq>:
  4025e0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4025e4:	f7ff fff4 	bl	4025d0 <__aeabi_cdcmpeq>
  4025e8:	bf0c      	ite	eq
  4025ea:	2001      	moveq	r0, #1
  4025ec:	2000      	movne	r0, #0
  4025ee:	f85d fb08 	ldr.w	pc, [sp], #8
  4025f2:	bf00      	nop

004025f4 <__aeabi_dcmplt>:
  4025f4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4025f8:	f7ff ffea 	bl	4025d0 <__aeabi_cdcmpeq>
  4025fc:	bf34      	ite	cc
  4025fe:	2001      	movcc	r0, #1
  402600:	2000      	movcs	r0, #0
  402602:	f85d fb08 	ldr.w	pc, [sp], #8
  402606:	bf00      	nop

00402608 <__aeabi_dcmple>:
  402608:	f84d ed08 	str.w	lr, [sp, #-8]!
  40260c:	f7ff ffe0 	bl	4025d0 <__aeabi_cdcmpeq>
  402610:	bf94      	ite	ls
  402612:	2001      	movls	r0, #1
  402614:	2000      	movhi	r0, #0
  402616:	f85d fb08 	ldr.w	pc, [sp], #8
  40261a:	bf00      	nop

0040261c <__aeabi_dcmpge>:
  40261c:	f84d ed08 	str.w	lr, [sp, #-8]!
  402620:	f7ff ffce 	bl	4025c0 <__aeabi_cdrcmple>
  402624:	bf94      	ite	ls
  402626:	2001      	movls	r0, #1
  402628:	2000      	movhi	r0, #0
  40262a:	f85d fb08 	ldr.w	pc, [sp], #8
  40262e:	bf00      	nop

00402630 <__aeabi_dcmpgt>:
  402630:	f84d ed08 	str.w	lr, [sp, #-8]!
  402634:	f7ff ffc4 	bl	4025c0 <__aeabi_cdrcmple>
  402638:	bf34      	ite	cc
  40263a:	2001      	movcc	r0, #1
  40263c:	2000      	movcs	r0, #0
  40263e:	f85d fb08 	ldr.w	pc, [sp], #8
  402642:	bf00      	nop

00402644 <__aeabi_d2iz>:
  402644:	ea4f 0241 	mov.w	r2, r1, lsl #1
  402648:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40264c:	d215      	bcs.n	40267a <__aeabi_d2iz+0x36>
  40264e:	d511      	bpl.n	402674 <__aeabi_d2iz+0x30>
  402650:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  402654:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  402658:	d912      	bls.n	402680 <__aeabi_d2iz+0x3c>
  40265a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40265e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  402662:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  402666:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40266a:	fa23 f002 	lsr.w	r0, r3, r2
  40266e:	bf18      	it	ne
  402670:	4240      	negne	r0, r0
  402672:	4770      	bx	lr
  402674:	f04f 0000 	mov.w	r0, #0
  402678:	4770      	bx	lr
  40267a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40267e:	d105      	bne.n	40268c <__aeabi_d2iz+0x48>
  402680:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  402684:	bf08      	it	eq
  402686:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40268a:	4770      	bx	lr
  40268c:	f04f 0000 	mov.w	r0, #0
  402690:	4770      	bx	lr
  402692:	bf00      	nop

00402694 <__aeabi_uldivmod>:
  402694:	b953      	cbnz	r3, 4026ac <__aeabi_uldivmod+0x18>
  402696:	b94a      	cbnz	r2, 4026ac <__aeabi_uldivmod+0x18>
  402698:	2900      	cmp	r1, #0
  40269a:	bf08      	it	eq
  40269c:	2800      	cmpeq	r0, #0
  40269e:	bf1c      	itt	ne
  4026a0:	f04f 31ff 	movne.w	r1, #4294967295
  4026a4:	f04f 30ff 	movne.w	r0, #4294967295
  4026a8:	f000 b99e 	b.w	4029e8 <__aeabi_idiv0>
  4026ac:	f1ad 0c08 	sub.w	ip, sp, #8
  4026b0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4026b4:	f000 f82a 	bl	40270c <__udivmoddi4>
  4026b8:	f8dd e004 	ldr.w	lr, [sp, #4]
  4026bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4026c0:	b004      	add	sp, #16
  4026c2:	4770      	bx	lr

004026c4 <__aeabi_d2ulz>:
  4026c4:	b5d0      	push	{r4, r6, r7, lr}
  4026c6:	2200      	movs	r2, #0
  4026c8:	4b0e      	ldr	r3, [pc, #56]	; (402704 <__aeabi_d2ulz+0x40>)
  4026ca:	4606      	mov	r6, r0
  4026cc:	460f      	mov	r7, r1
  4026ce:	f7ff fd1f 	bl	402110 <__aeabi_dmul>
  4026d2:	f000 f98b 	bl	4029ec <__aeabi_d2uiz>
  4026d6:	4604      	mov	r4, r0
  4026d8:	f7ff fca4 	bl	402024 <__aeabi_ui2d>
  4026dc:	2200      	movs	r2, #0
  4026de:	4b0a      	ldr	r3, [pc, #40]	; (402708 <__aeabi_d2ulz+0x44>)
  4026e0:	f7ff fd16 	bl	402110 <__aeabi_dmul>
  4026e4:	4602      	mov	r2, r0
  4026e6:	460b      	mov	r3, r1
  4026e8:	4630      	mov	r0, r6
  4026ea:	4639      	mov	r1, r7
  4026ec:	f7ff fb5c 	bl	401da8 <__aeabi_dsub>
  4026f0:	f000 f97c 	bl	4029ec <__aeabi_d2uiz>
  4026f4:	4623      	mov	r3, r4
  4026f6:	2200      	movs	r2, #0
  4026f8:	ea42 0200 	orr.w	r2, r2, r0
  4026fc:	4610      	mov	r0, r2
  4026fe:	4619      	mov	r1, r3
  402700:	bdd0      	pop	{r4, r6, r7, pc}
  402702:	bf00      	nop
  402704:	3df00000 	.word	0x3df00000
  402708:	41f00000 	.word	0x41f00000

0040270c <__udivmoddi4>:
  40270c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402710:	468c      	mov	ip, r1
  402712:	460d      	mov	r5, r1
  402714:	4604      	mov	r4, r0
  402716:	9e08      	ldr	r6, [sp, #32]
  402718:	2b00      	cmp	r3, #0
  40271a:	d151      	bne.n	4027c0 <__udivmoddi4+0xb4>
  40271c:	428a      	cmp	r2, r1
  40271e:	4617      	mov	r7, r2
  402720:	d96d      	bls.n	4027fe <__udivmoddi4+0xf2>
  402722:	fab2 fe82 	clz	lr, r2
  402726:	f1be 0f00 	cmp.w	lr, #0
  40272a:	d00b      	beq.n	402744 <__udivmoddi4+0x38>
  40272c:	f1ce 0c20 	rsb	ip, lr, #32
  402730:	fa01 f50e 	lsl.w	r5, r1, lr
  402734:	fa20 fc0c 	lsr.w	ip, r0, ip
  402738:	fa02 f70e 	lsl.w	r7, r2, lr
  40273c:	ea4c 0c05 	orr.w	ip, ip, r5
  402740:	fa00 f40e 	lsl.w	r4, r0, lr
  402744:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  402748:	0c25      	lsrs	r5, r4, #16
  40274a:	fbbc f8fa 	udiv	r8, ip, sl
  40274e:	fa1f f987 	uxth.w	r9, r7
  402752:	fb0a cc18 	mls	ip, sl, r8, ip
  402756:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40275a:	fb08 f309 	mul.w	r3, r8, r9
  40275e:	42ab      	cmp	r3, r5
  402760:	d90a      	bls.n	402778 <__udivmoddi4+0x6c>
  402762:	19ed      	adds	r5, r5, r7
  402764:	f108 32ff 	add.w	r2, r8, #4294967295
  402768:	f080 8123 	bcs.w	4029b2 <__udivmoddi4+0x2a6>
  40276c:	42ab      	cmp	r3, r5
  40276e:	f240 8120 	bls.w	4029b2 <__udivmoddi4+0x2a6>
  402772:	f1a8 0802 	sub.w	r8, r8, #2
  402776:	443d      	add	r5, r7
  402778:	1aed      	subs	r5, r5, r3
  40277a:	b2a4      	uxth	r4, r4
  40277c:	fbb5 f0fa 	udiv	r0, r5, sl
  402780:	fb0a 5510 	mls	r5, sl, r0, r5
  402784:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  402788:	fb00 f909 	mul.w	r9, r0, r9
  40278c:	45a1      	cmp	r9, r4
  40278e:	d909      	bls.n	4027a4 <__udivmoddi4+0x98>
  402790:	19e4      	adds	r4, r4, r7
  402792:	f100 33ff 	add.w	r3, r0, #4294967295
  402796:	f080 810a 	bcs.w	4029ae <__udivmoddi4+0x2a2>
  40279a:	45a1      	cmp	r9, r4
  40279c:	f240 8107 	bls.w	4029ae <__udivmoddi4+0x2a2>
  4027a0:	3802      	subs	r0, #2
  4027a2:	443c      	add	r4, r7
  4027a4:	eba4 0409 	sub.w	r4, r4, r9
  4027a8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4027ac:	2100      	movs	r1, #0
  4027ae:	2e00      	cmp	r6, #0
  4027b0:	d061      	beq.n	402876 <__udivmoddi4+0x16a>
  4027b2:	fa24 f40e 	lsr.w	r4, r4, lr
  4027b6:	2300      	movs	r3, #0
  4027b8:	6034      	str	r4, [r6, #0]
  4027ba:	6073      	str	r3, [r6, #4]
  4027bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4027c0:	428b      	cmp	r3, r1
  4027c2:	d907      	bls.n	4027d4 <__udivmoddi4+0xc8>
  4027c4:	2e00      	cmp	r6, #0
  4027c6:	d054      	beq.n	402872 <__udivmoddi4+0x166>
  4027c8:	2100      	movs	r1, #0
  4027ca:	e886 0021 	stmia.w	r6, {r0, r5}
  4027ce:	4608      	mov	r0, r1
  4027d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4027d4:	fab3 f183 	clz	r1, r3
  4027d8:	2900      	cmp	r1, #0
  4027da:	f040 808e 	bne.w	4028fa <__udivmoddi4+0x1ee>
  4027de:	42ab      	cmp	r3, r5
  4027e0:	d302      	bcc.n	4027e8 <__udivmoddi4+0xdc>
  4027e2:	4282      	cmp	r2, r0
  4027e4:	f200 80fa 	bhi.w	4029dc <__udivmoddi4+0x2d0>
  4027e8:	1a84      	subs	r4, r0, r2
  4027ea:	eb65 0503 	sbc.w	r5, r5, r3
  4027ee:	2001      	movs	r0, #1
  4027f0:	46ac      	mov	ip, r5
  4027f2:	2e00      	cmp	r6, #0
  4027f4:	d03f      	beq.n	402876 <__udivmoddi4+0x16a>
  4027f6:	e886 1010 	stmia.w	r6, {r4, ip}
  4027fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4027fe:	b912      	cbnz	r2, 402806 <__udivmoddi4+0xfa>
  402800:	2701      	movs	r7, #1
  402802:	fbb7 f7f2 	udiv	r7, r7, r2
  402806:	fab7 fe87 	clz	lr, r7
  40280a:	f1be 0f00 	cmp.w	lr, #0
  40280e:	d134      	bne.n	40287a <__udivmoddi4+0x16e>
  402810:	1beb      	subs	r3, r5, r7
  402812:	0c3a      	lsrs	r2, r7, #16
  402814:	fa1f fc87 	uxth.w	ip, r7
  402818:	2101      	movs	r1, #1
  40281a:	fbb3 f8f2 	udiv	r8, r3, r2
  40281e:	0c25      	lsrs	r5, r4, #16
  402820:	fb02 3318 	mls	r3, r2, r8, r3
  402824:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402828:	fb0c f308 	mul.w	r3, ip, r8
  40282c:	42ab      	cmp	r3, r5
  40282e:	d907      	bls.n	402840 <__udivmoddi4+0x134>
  402830:	19ed      	adds	r5, r5, r7
  402832:	f108 30ff 	add.w	r0, r8, #4294967295
  402836:	d202      	bcs.n	40283e <__udivmoddi4+0x132>
  402838:	42ab      	cmp	r3, r5
  40283a:	f200 80d1 	bhi.w	4029e0 <__udivmoddi4+0x2d4>
  40283e:	4680      	mov	r8, r0
  402840:	1aed      	subs	r5, r5, r3
  402842:	b2a3      	uxth	r3, r4
  402844:	fbb5 f0f2 	udiv	r0, r5, r2
  402848:	fb02 5510 	mls	r5, r2, r0, r5
  40284c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  402850:	fb0c fc00 	mul.w	ip, ip, r0
  402854:	45a4      	cmp	ip, r4
  402856:	d907      	bls.n	402868 <__udivmoddi4+0x15c>
  402858:	19e4      	adds	r4, r4, r7
  40285a:	f100 33ff 	add.w	r3, r0, #4294967295
  40285e:	d202      	bcs.n	402866 <__udivmoddi4+0x15a>
  402860:	45a4      	cmp	ip, r4
  402862:	f200 80b8 	bhi.w	4029d6 <__udivmoddi4+0x2ca>
  402866:	4618      	mov	r0, r3
  402868:	eba4 040c 	sub.w	r4, r4, ip
  40286c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402870:	e79d      	b.n	4027ae <__udivmoddi4+0xa2>
  402872:	4631      	mov	r1, r6
  402874:	4630      	mov	r0, r6
  402876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40287a:	f1ce 0420 	rsb	r4, lr, #32
  40287e:	fa05 f30e 	lsl.w	r3, r5, lr
  402882:	fa07 f70e 	lsl.w	r7, r7, lr
  402886:	fa20 f804 	lsr.w	r8, r0, r4
  40288a:	0c3a      	lsrs	r2, r7, #16
  40288c:	fa25 f404 	lsr.w	r4, r5, r4
  402890:	ea48 0803 	orr.w	r8, r8, r3
  402894:	fbb4 f1f2 	udiv	r1, r4, r2
  402898:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40289c:	fb02 4411 	mls	r4, r2, r1, r4
  4028a0:	fa1f fc87 	uxth.w	ip, r7
  4028a4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4028a8:	fb01 f30c 	mul.w	r3, r1, ip
  4028ac:	42ab      	cmp	r3, r5
  4028ae:	fa00 f40e 	lsl.w	r4, r0, lr
  4028b2:	d909      	bls.n	4028c8 <__udivmoddi4+0x1bc>
  4028b4:	19ed      	adds	r5, r5, r7
  4028b6:	f101 30ff 	add.w	r0, r1, #4294967295
  4028ba:	f080 808a 	bcs.w	4029d2 <__udivmoddi4+0x2c6>
  4028be:	42ab      	cmp	r3, r5
  4028c0:	f240 8087 	bls.w	4029d2 <__udivmoddi4+0x2c6>
  4028c4:	3902      	subs	r1, #2
  4028c6:	443d      	add	r5, r7
  4028c8:	1aeb      	subs	r3, r5, r3
  4028ca:	fa1f f588 	uxth.w	r5, r8
  4028ce:	fbb3 f0f2 	udiv	r0, r3, r2
  4028d2:	fb02 3310 	mls	r3, r2, r0, r3
  4028d6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4028da:	fb00 f30c 	mul.w	r3, r0, ip
  4028de:	42ab      	cmp	r3, r5
  4028e0:	d907      	bls.n	4028f2 <__udivmoddi4+0x1e6>
  4028e2:	19ed      	adds	r5, r5, r7
  4028e4:	f100 38ff 	add.w	r8, r0, #4294967295
  4028e8:	d26f      	bcs.n	4029ca <__udivmoddi4+0x2be>
  4028ea:	42ab      	cmp	r3, r5
  4028ec:	d96d      	bls.n	4029ca <__udivmoddi4+0x2be>
  4028ee:	3802      	subs	r0, #2
  4028f0:	443d      	add	r5, r7
  4028f2:	1aeb      	subs	r3, r5, r3
  4028f4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4028f8:	e78f      	b.n	40281a <__udivmoddi4+0x10e>
  4028fa:	f1c1 0720 	rsb	r7, r1, #32
  4028fe:	fa22 f807 	lsr.w	r8, r2, r7
  402902:	408b      	lsls	r3, r1
  402904:	fa05 f401 	lsl.w	r4, r5, r1
  402908:	ea48 0303 	orr.w	r3, r8, r3
  40290c:	fa20 fe07 	lsr.w	lr, r0, r7
  402910:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402914:	40fd      	lsrs	r5, r7
  402916:	ea4e 0e04 	orr.w	lr, lr, r4
  40291a:	fbb5 f9fc 	udiv	r9, r5, ip
  40291e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  402922:	fb0c 5519 	mls	r5, ip, r9, r5
  402926:	fa1f f883 	uxth.w	r8, r3
  40292a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40292e:	fb09 f408 	mul.w	r4, r9, r8
  402932:	42ac      	cmp	r4, r5
  402934:	fa02 f201 	lsl.w	r2, r2, r1
  402938:	fa00 fa01 	lsl.w	sl, r0, r1
  40293c:	d908      	bls.n	402950 <__udivmoddi4+0x244>
  40293e:	18ed      	adds	r5, r5, r3
  402940:	f109 30ff 	add.w	r0, r9, #4294967295
  402944:	d243      	bcs.n	4029ce <__udivmoddi4+0x2c2>
  402946:	42ac      	cmp	r4, r5
  402948:	d941      	bls.n	4029ce <__udivmoddi4+0x2c2>
  40294a:	f1a9 0902 	sub.w	r9, r9, #2
  40294e:	441d      	add	r5, r3
  402950:	1b2d      	subs	r5, r5, r4
  402952:	fa1f fe8e 	uxth.w	lr, lr
  402956:	fbb5 f0fc 	udiv	r0, r5, ip
  40295a:	fb0c 5510 	mls	r5, ip, r0, r5
  40295e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  402962:	fb00 f808 	mul.w	r8, r0, r8
  402966:	45a0      	cmp	r8, r4
  402968:	d907      	bls.n	40297a <__udivmoddi4+0x26e>
  40296a:	18e4      	adds	r4, r4, r3
  40296c:	f100 35ff 	add.w	r5, r0, #4294967295
  402970:	d229      	bcs.n	4029c6 <__udivmoddi4+0x2ba>
  402972:	45a0      	cmp	r8, r4
  402974:	d927      	bls.n	4029c6 <__udivmoddi4+0x2ba>
  402976:	3802      	subs	r0, #2
  402978:	441c      	add	r4, r3
  40297a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40297e:	eba4 0408 	sub.w	r4, r4, r8
  402982:	fba0 8902 	umull	r8, r9, r0, r2
  402986:	454c      	cmp	r4, r9
  402988:	46c6      	mov	lr, r8
  40298a:	464d      	mov	r5, r9
  40298c:	d315      	bcc.n	4029ba <__udivmoddi4+0x2ae>
  40298e:	d012      	beq.n	4029b6 <__udivmoddi4+0x2aa>
  402990:	b156      	cbz	r6, 4029a8 <__udivmoddi4+0x29c>
  402992:	ebba 030e 	subs.w	r3, sl, lr
  402996:	eb64 0405 	sbc.w	r4, r4, r5
  40299a:	fa04 f707 	lsl.w	r7, r4, r7
  40299e:	40cb      	lsrs	r3, r1
  4029a0:	431f      	orrs	r7, r3
  4029a2:	40cc      	lsrs	r4, r1
  4029a4:	6037      	str	r7, [r6, #0]
  4029a6:	6074      	str	r4, [r6, #4]
  4029a8:	2100      	movs	r1, #0
  4029aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4029ae:	4618      	mov	r0, r3
  4029b0:	e6f8      	b.n	4027a4 <__udivmoddi4+0x98>
  4029b2:	4690      	mov	r8, r2
  4029b4:	e6e0      	b.n	402778 <__udivmoddi4+0x6c>
  4029b6:	45c2      	cmp	sl, r8
  4029b8:	d2ea      	bcs.n	402990 <__udivmoddi4+0x284>
  4029ba:	ebb8 0e02 	subs.w	lr, r8, r2
  4029be:	eb69 0503 	sbc.w	r5, r9, r3
  4029c2:	3801      	subs	r0, #1
  4029c4:	e7e4      	b.n	402990 <__udivmoddi4+0x284>
  4029c6:	4628      	mov	r0, r5
  4029c8:	e7d7      	b.n	40297a <__udivmoddi4+0x26e>
  4029ca:	4640      	mov	r0, r8
  4029cc:	e791      	b.n	4028f2 <__udivmoddi4+0x1e6>
  4029ce:	4681      	mov	r9, r0
  4029d0:	e7be      	b.n	402950 <__udivmoddi4+0x244>
  4029d2:	4601      	mov	r1, r0
  4029d4:	e778      	b.n	4028c8 <__udivmoddi4+0x1bc>
  4029d6:	3802      	subs	r0, #2
  4029d8:	443c      	add	r4, r7
  4029da:	e745      	b.n	402868 <__udivmoddi4+0x15c>
  4029dc:	4608      	mov	r0, r1
  4029de:	e708      	b.n	4027f2 <__udivmoddi4+0xe6>
  4029e0:	f1a8 0802 	sub.w	r8, r8, #2
  4029e4:	443d      	add	r5, r7
  4029e6:	e72b      	b.n	402840 <__udivmoddi4+0x134>

004029e8 <__aeabi_idiv0>:
  4029e8:	4770      	bx	lr
  4029ea:	bf00      	nop

004029ec <__aeabi_d2uiz>:
  4029ec:	004a      	lsls	r2, r1, #1
  4029ee:	d211      	bcs.n	402a14 <__aeabi_d2uiz+0x28>
  4029f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4029f4:	d211      	bcs.n	402a1a <__aeabi_d2uiz+0x2e>
  4029f6:	d50d      	bpl.n	402a14 <__aeabi_d2uiz+0x28>
  4029f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4029fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  402a00:	d40e      	bmi.n	402a20 <__aeabi_d2uiz+0x34>
  402a02:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402a06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  402a0a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  402a0e:	fa23 f002 	lsr.w	r0, r3, r2
  402a12:	4770      	bx	lr
  402a14:	f04f 0000 	mov.w	r0, #0
  402a18:	4770      	bx	lr
  402a1a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  402a1e:	d102      	bne.n	402a26 <__aeabi_d2uiz+0x3a>
  402a20:	f04f 30ff 	mov.w	r0, #4294967295
  402a24:	4770      	bx	lr
  402a26:	f04f 0000 	mov.w	r0, #0
  402a2a:	4770      	bx	lr

00402a2c <__libc_init_array>:
  402a2c:	b570      	push	{r4, r5, r6, lr}
  402a2e:	4e0f      	ldr	r6, [pc, #60]	; (402a6c <__libc_init_array+0x40>)
  402a30:	4d0f      	ldr	r5, [pc, #60]	; (402a70 <__libc_init_array+0x44>)
  402a32:	1b76      	subs	r6, r6, r5
  402a34:	10b6      	asrs	r6, r6, #2
  402a36:	bf18      	it	ne
  402a38:	2400      	movne	r4, #0
  402a3a:	d005      	beq.n	402a48 <__libc_init_array+0x1c>
  402a3c:	3401      	adds	r4, #1
  402a3e:	f855 3b04 	ldr.w	r3, [r5], #4
  402a42:	4798      	blx	r3
  402a44:	42a6      	cmp	r6, r4
  402a46:	d1f9      	bne.n	402a3c <__libc_init_array+0x10>
  402a48:	4e0a      	ldr	r6, [pc, #40]	; (402a74 <__libc_init_array+0x48>)
  402a4a:	4d0b      	ldr	r5, [pc, #44]	; (402a78 <__libc_init_array+0x4c>)
  402a4c:	1b76      	subs	r6, r6, r5
  402a4e:	f000 fe9b 	bl	403788 <_init>
  402a52:	10b6      	asrs	r6, r6, #2
  402a54:	bf18      	it	ne
  402a56:	2400      	movne	r4, #0
  402a58:	d006      	beq.n	402a68 <__libc_init_array+0x3c>
  402a5a:	3401      	adds	r4, #1
  402a5c:	f855 3b04 	ldr.w	r3, [r5], #4
  402a60:	4798      	blx	r3
  402a62:	42a6      	cmp	r6, r4
  402a64:	d1f9      	bne.n	402a5a <__libc_init_array+0x2e>
  402a66:	bd70      	pop	{r4, r5, r6, pc}
  402a68:	bd70      	pop	{r4, r5, r6, pc}
  402a6a:	bf00      	nop
  402a6c:	00403794 	.word	0x00403794
  402a70:	00403794 	.word	0x00403794
  402a74:	0040379c 	.word	0x0040379c
  402a78:	00403794 	.word	0x00403794

00402a7c <memcpy>:
  402a7c:	4684      	mov	ip, r0
  402a7e:	ea41 0300 	orr.w	r3, r1, r0
  402a82:	f013 0303 	ands.w	r3, r3, #3
  402a86:	d16d      	bne.n	402b64 <memcpy+0xe8>
  402a88:	3a40      	subs	r2, #64	; 0x40
  402a8a:	d341      	bcc.n	402b10 <memcpy+0x94>
  402a8c:	f851 3b04 	ldr.w	r3, [r1], #4
  402a90:	f840 3b04 	str.w	r3, [r0], #4
  402a94:	f851 3b04 	ldr.w	r3, [r1], #4
  402a98:	f840 3b04 	str.w	r3, [r0], #4
  402a9c:	f851 3b04 	ldr.w	r3, [r1], #4
  402aa0:	f840 3b04 	str.w	r3, [r0], #4
  402aa4:	f851 3b04 	ldr.w	r3, [r1], #4
  402aa8:	f840 3b04 	str.w	r3, [r0], #4
  402aac:	f851 3b04 	ldr.w	r3, [r1], #4
  402ab0:	f840 3b04 	str.w	r3, [r0], #4
  402ab4:	f851 3b04 	ldr.w	r3, [r1], #4
  402ab8:	f840 3b04 	str.w	r3, [r0], #4
  402abc:	f851 3b04 	ldr.w	r3, [r1], #4
  402ac0:	f840 3b04 	str.w	r3, [r0], #4
  402ac4:	f851 3b04 	ldr.w	r3, [r1], #4
  402ac8:	f840 3b04 	str.w	r3, [r0], #4
  402acc:	f851 3b04 	ldr.w	r3, [r1], #4
  402ad0:	f840 3b04 	str.w	r3, [r0], #4
  402ad4:	f851 3b04 	ldr.w	r3, [r1], #4
  402ad8:	f840 3b04 	str.w	r3, [r0], #4
  402adc:	f851 3b04 	ldr.w	r3, [r1], #4
  402ae0:	f840 3b04 	str.w	r3, [r0], #4
  402ae4:	f851 3b04 	ldr.w	r3, [r1], #4
  402ae8:	f840 3b04 	str.w	r3, [r0], #4
  402aec:	f851 3b04 	ldr.w	r3, [r1], #4
  402af0:	f840 3b04 	str.w	r3, [r0], #4
  402af4:	f851 3b04 	ldr.w	r3, [r1], #4
  402af8:	f840 3b04 	str.w	r3, [r0], #4
  402afc:	f851 3b04 	ldr.w	r3, [r1], #4
  402b00:	f840 3b04 	str.w	r3, [r0], #4
  402b04:	f851 3b04 	ldr.w	r3, [r1], #4
  402b08:	f840 3b04 	str.w	r3, [r0], #4
  402b0c:	3a40      	subs	r2, #64	; 0x40
  402b0e:	d2bd      	bcs.n	402a8c <memcpy+0x10>
  402b10:	3230      	adds	r2, #48	; 0x30
  402b12:	d311      	bcc.n	402b38 <memcpy+0xbc>
  402b14:	f851 3b04 	ldr.w	r3, [r1], #4
  402b18:	f840 3b04 	str.w	r3, [r0], #4
  402b1c:	f851 3b04 	ldr.w	r3, [r1], #4
  402b20:	f840 3b04 	str.w	r3, [r0], #4
  402b24:	f851 3b04 	ldr.w	r3, [r1], #4
  402b28:	f840 3b04 	str.w	r3, [r0], #4
  402b2c:	f851 3b04 	ldr.w	r3, [r1], #4
  402b30:	f840 3b04 	str.w	r3, [r0], #4
  402b34:	3a10      	subs	r2, #16
  402b36:	d2ed      	bcs.n	402b14 <memcpy+0x98>
  402b38:	320c      	adds	r2, #12
  402b3a:	d305      	bcc.n	402b48 <memcpy+0xcc>
  402b3c:	f851 3b04 	ldr.w	r3, [r1], #4
  402b40:	f840 3b04 	str.w	r3, [r0], #4
  402b44:	3a04      	subs	r2, #4
  402b46:	d2f9      	bcs.n	402b3c <memcpy+0xc0>
  402b48:	3204      	adds	r2, #4
  402b4a:	d008      	beq.n	402b5e <memcpy+0xe2>
  402b4c:	07d2      	lsls	r2, r2, #31
  402b4e:	bf1c      	itt	ne
  402b50:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402b54:	f800 3b01 	strbne.w	r3, [r0], #1
  402b58:	d301      	bcc.n	402b5e <memcpy+0xe2>
  402b5a:	880b      	ldrh	r3, [r1, #0]
  402b5c:	8003      	strh	r3, [r0, #0]
  402b5e:	4660      	mov	r0, ip
  402b60:	4770      	bx	lr
  402b62:	bf00      	nop
  402b64:	2a08      	cmp	r2, #8
  402b66:	d313      	bcc.n	402b90 <memcpy+0x114>
  402b68:	078b      	lsls	r3, r1, #30
  402b6a:	d08d      	beq.n	402a88 <memcpy+0xc>
  402b6c:	f010 0303 	ands.w	r3, r0, #3
  402b70:	d08a      	beq.n	402a88 <memcpy+0xc>
  402b72:	f1c3 0304 	rsb	r3, r3, #4
  402b76:	1ad2      	subs	r2, r2, r3
  402b78:	07db      	lsls	r3, r3, #31
  402b7a:	bf1c      	itt	ne
  402b7c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402b80:	f800 3b01 	strbne.w	r3, [r0], #1
  402b84:	d380      	bcc.n	402a88 <memcpy+0xc>
  402b86:	f831 3b02 	ldrh.w	r3, [r1], #2
  402b8a:	f820 3b02 	strh.w	r3, [r0], #2
  402b8e:	e77b      	b.n	402a88 <memcpy+0xc>
  402b90:	3a04      	subs	r2, #4
  402b92:	d3d9      	bcc.n	402b48 <memcpy+0xcc>
  402b94:	3a01      	subs	r2, #1
  402b96:	f811 3b01 	ldrb.w	r3, [r1], #1
  402b9a:	f800 3b01 	strb.w	r3, [r0], #1
  402b9e:	d2f9      	bcs.n	402b94 <memcpy+0x118>
  402ba0:	780b      	ldrb	r3, [r1, #0]
  402ba2:	7003      	strb	r3, [r0, #0]
  402ba4:	784b      	ldrb	r3, [r1, #1]
  402ba6:	7043      	strb	r3, [r0, #1]
  402ba8:	788b      	ldrb	r3, [r1, #2]
  402baa:	7083      	strb	r3, [r0, #2]
  402bac:	4660      	mov	r0, ip
  402bae:	4770      	bx	lr

00402bb0 <register_fini>:
  402bb0:	4b02      	ldr	r3, [pc, #8]	; (402bbc <register_fini+0xc>)
  402bb2:	b113      	cbz	r3, 402bba <register_fini+0xa>
  402bb4:	4802      	ldr	r0, [pc, #8]	; (402bc0 <register_fini+0x10>)
  402bb6:	f000 b805 	b.w	402bc4 <atexit>
  402bba:	4770      	bx	lr
  402bbc:	00000000 	.word	0x00000000
  402bc0:	00402bd1 	.word	0x00402bd1

00402bc4 <atexit>:
  402bc4:	2300      	movs	r3, #0
  402bc6:	4601      	mov	r1, r0
  402bc8:	461a      	mov	r2, r3
  402bca:	4618      	mov	r0, r3
  402bcc:	f000 b81e 	b.w	402c0c <__register_exitproc>

00402bd0 <__libc_fini_array>:
  402bd0:	b538      	push	{r3, r4, r5, lr}
  402bd2:	4c0a      	ldr	r4, [pc, #40]	; (402bfc <__libc_fini_array+0x2c>)
  402bd4:	4d0a      	ldr	r5, [pc, #40]	; (402c00 <__libc_fini_array+0x30>)
  402bd6:	1b64      	subs	r4, r4, r5
  402bd8:	10a4      	asrs	r4, r4, #2
  402bda:	d00a      	beq.n	402bf2 <__libc_fini_array+0x22>
  402bdc:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402be0:	3b01      	subs	r3, #1
  402be2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402be6:	3c01      	subs	r4, #1
  402be8:	f855 3904 	ldr.w	r3, [r5], #-4
  402bec:	4798      	blx	r3
  402bee:	2c00      	cmp	r4, #0
  402bf0:	d1f9      	bne.n	402be6 <__libc_fini_array+0x16>
  402bf2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402bf6:	f000 bdd1 	b.w	40379c <_fini>
  402bfa:	bf00      	nop
  402bfc:	004037ac 	.word	0x004037ac
  402c00:	004037a8 	.word	0x004037a8

00402c04 <__retarget_lock_acquire_recursive>:
  402c04:	4770      	bx	lr
  402c06:	bf00      	nop

00402c08 <__retarget_lock_release_recursive>:
  402c08:	4770      	bx	lr
  402c0a:	bf00      	nop

00402c0c <__register_exitproc>:
  402c0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402c10:	4d2c      	ldr	r5, [pc, #176]	; (402cc4 <__register_exitproc+0xb8>)
  402c12:	4606      	mov	r6, r0
  402c14:	6828      	ldr	r0, [r5, #0]
  402c16:	4698      	mov	r8, r3
  402c18:	460f      	mov	r7, r1
  402c1a:	4691      	mov	r9, r2
  402c1c:	f7ff fff2 	bl	402c04 <__retarget_lock_acquire_recursive>
  402c20:	4b29      	ldr	r3, [pc, #164]	; (402cc8 <__register_exitproc+0xbc>)
  402c22:	681c      	ldr	r4, [r3, #0]
  402c24:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  402c28:	2b00      	cmp	r3, #0
  402c2a:	d03e      	beq.n	402caa <__register_exitproc+0x9e>
  402c2c:	685a      	ldr	r2, [r3, #4]
  402c2e:	2a1f      	cmp	r2, #31
  402c30:	dc1c      	bgt.n	402c6c <__register_exitproc+0x60>
  402c32:	f102 0e01 	add.w	lr, r2, #1
  402c36:	b176      	cbz	r6, 402c56 <__register_exitproc+0x4a>
  402c38:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  402c3c:	2401      	movs	r4, #1
  402c3e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  402c42:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  402c46:	4094      	lsls	r4, r2
  402c48:	4320      	orrs	r0, r4
  402c4a:	2e02      	cmp	r6, #2
  402c4c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  402c50:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  402c54:	d023      	beq.n	402c9e <__register_exitproc+0x92>
  402c56:	3202      	adds	r2, #2
  402c58:	f8c3 e004 	str.w	lr, [r3, #4]
  402c5c:	6828      	ldr	r0, [r5, #0]
  402c5e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  402c62:	f7ff ffd1 	bl	402c08 <__retarget_lock_release_recursive>
  402c66:	2000      	movs	r0, #0
  402c68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402c6c:	4b17      	ldr	r3, [pc, #92]	; (402ccc <__register_exitproc+0xc0>)
  402c6e:	b30b      	cbz	r3, 402cb4 <__register_exitproc+0xa8>
  402c70:	f44f 70c8 	mov.w	r0, #400	; 0x190
  402c74:	f3af 8000 	nop.w
  402c78:	4603      	mov	r3, r0
  402c7a:	b1d8      	cbz	r0, 402cb4 <__register_exitproc+0xa8>
  402c7c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  402c80:	6002      	str	r2, [r0, #0]
  402c82:	2100      	movs	r1, #0
  402c84:	6041      	str	r1, [r0, #4]
  402c86:	460a      	mov	r2, r1
  402c88:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  402c8c:	f04f 0e01 	mov.w	lr, #1
  402c90:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  402c94:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  402c98:	2e00      	cmp	r6, #0
  402c9a:	d0dc      	beq.n	402c56 <__register_exitproc+0x4a>
  402c9c:	e7cc      	b.n	402c38 <__register_exitproc+0x2c>
  402c9e:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  402ca2:	430c      	orrs	r4, r1
  402ca4:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  402ca8:	e7d5      	b.n	402c56 <__register_exitproc+0x4a>
  402caa:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  402cae:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  402cb2:	e7bb      	b.n	402c2c <__register_exitproc+0x20>
  402cb4:	6828      	ldr	r0, [r5, #0]
  402cb6:	f7ff ffa7 	bl	402c08 <__retarget_lock_release_recursive>
  402cba:	f04f 30ff 	mov.w	r0, #4294967295
  402cbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402cc2:	bf00      	nop
  402cc4:	20400ed0 	.word	0x20400ed0
  402cc8:	00403784 	.word	0x00403784
  402ccc:	00000000 	.word	0x00000000

00402cd0 <sysfont_glyphs>:
	...
  402cf0:	00300030 00300030 00300030 00300000     0.0.0.0.0.0...0.
  402d00:	00000030 00000000 00000000 006c006c     0...........l.l.
  402d10:	006c006c 00000000 00000000 00000000     l.l.............
	...
  402d28:	00280000 007c0028 00280028 0028007c     ..(.(.|.(.(.|.(.
  402d38:	00000028 00000000 00000000 003c0010     (.............<.
  402d48:	00200040 00080010 00780004 00000010     @. .......x.....
	...
  402d60:	007c0000 00a800a4 00280050 00940054     ..|.....P.(.T...
  402d70:	00000088 00000000 00000000 00900060     ............`...
  402d80:	00900090 00940060 00880088 00000070     ....`.......p...
	...
  402d98:	00100010 00000010 00000000 00000000     ................
	...
  402db4:	00100008 00200020 00200020 00200020     .... . . . . . .
  402dc4:	00080010 00000000 00000000 00100020     ............ ...
  402dd4:	00080008 00080008 00080008 00200010     .............. .
  402de4:	00000000 00280000 007c0010 00280010     ......(...|...(.
	...
  402e0c:	00100010 00fe0010 00100010 00000010     ................
	...
  402e34:	00300010 00000020 00000000 00000000     ..0. ...........
  402e44:	00000000 007c0000 00000000 00000000     ......|.........
	...
  402e68:	00300000 00000030 00000000 00000000     ..0.0...........
  402e78:	00080000 00100008 00200010 00400020     .......... . .@.
  402e88:	00000040 00000000 00000000 00780000     @.............x.
  402e98:	008c0084 00a40094 008400c4 00000078     ............x...
	...
  402eb0:	00100000 00500030 00100010 00100010     ....0.P.........
  402ec0:	0000007c 00000000 00000000 00700000     |.............p.
  402ed0:	00080088 00200010 00800040 000000f8     ...... .@.......
	...
  402ee8:	00700000 00080088 00080030 00880008     ..p.....0.......
  402ef8:	00000070 00000000 00000000 00080000     p...............
  402f08:	00280018 00880048 000800fc 00000008     ..(.H...........
	...
  402f20:	00780000 00800080 000800f0 00080008     ..x.............
  402f30:	000000f0 00000000 00000000 00300000     ..............0.
  402f40:	00800040 008800f0 00880088 00000070     @...........p...
	...
  402f58:	00f80000 00100008 00200010 00400020     .......... . .@.
  402f68:	00000040 00000000 00000000 00700000     @.............p.
  402f78:	00880088 00880070 00880088 00000070     ....p.......p...
	...
  402f90:	00700000 00880088 00780088 00100008     ..p.......x.....
  402fa0:	00000060 00000000 00000000 00000000     `...............
  402fb0:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
  402fcc:	00300000 00000030 00300000 00600030     ..0.0.....0.0.`.
  402fdc:	00000040 00000000 00000000 00100008     @...............
  402fec:	00400020 00100020 00000008 00000000      .@. ...........
	...
  403008:	0000007c 0000007c 00000000 00000000     |...|...........
	...
  403020:	00200040 00080010 00200010 00000040     @. ....... .@...
	...
  403038:	00300000 00080048 00200010 00000000     ..0.H..... .....
  403048:	00000020 00000000 00000000 00000000      ...............
  403058:	0042003c 00aa009a 00be00aa 00780080     <.B...........x.
	...
  403070:	00100000 00280028 007c0044 00440044     ....(.(.D.|.D.D.
  403080:	00000044 00000000 00000000 00f80000     D...............
  403090:	00840084 008400f8 00840084 000000f8     ................
	...
  4030a8:	003c0000 00800040 00800080 00400080     ..<.@.........@.
  4030b8:	0000003c 00000000 00000000 00f00000     <...............
  4030c8:	00840088 00840084 00880084 000000f0     ................
	...
  4030e0:	00f80000 00800080 008000f0 00800080     ................
  4030f0:	000000f8 00000000 00000000 00f80000     ................
  403100:	00800080 008000f8 00800080 00000080     ................
	...
  403118:	003c0000 00800040 009c0080 00440084     ..<.@.........D.
  403128:	00000038 00000000 00000000 00880000     8...............
  403138:	00880088 008800f8 00880088 00000088     ................
	...
  403150:	00f80000 00200020 00200020 00200020     .... . . . . . .
  403160:	000000f8 00000000 00000000 00f80000     ................
  403170:	00080008 00080008 00080008 000000f0     ................
	...
  403188:	00840000 00900088 00d000a0 00840088     ................
  403198:	00000084 00000000 00000000 00800000     ................
  4031a8:	00800080 00800080 00800080 000000fc     ................
	...
  4031c0:	00840000 00cc00cc 00b400b4 00840084     ................
  4031d0:	00000084 00000000 00000000 00840000     ................
  4031e0:	00c400c4 00a400a4 00940094 0000008c     ................
	...
  4031f8:	00780000 00840084 00840084 00840084     ..x.............
  403208:	00000078 00000000 00000000 00f80000     x...............
  403218:	00840084 00f80084 00800080 00000080     ................
	...
  403230:	00780000 00840084 00840084 00840084     ..x.............
  403240:	00200078 00000018 00000000 00f80000     x. .............
  403250:	00840084 00f80084 00840088 00000084     ................
	...
  403268:	007c0000 00800080 00180060 00040004     ..|.....`.......
  403278:	000000f8 00000000 00000000 00f80000     ................
  403288:	00200020 00200020 00200020 00000020      . . . . . . ...
	...
  4032a0:	00840000 00840084 00840084 00840084     ................
  4032b0:	00000078 00000000 00000000 00840000     x...............
  4032c0:	00840084 00480048 00300048 00000030     ....H.H.H.0.0...
	...
  4032d8:	00880000 00a800a8 00a800a8 005000a8     ..............P.
  4032e8:	00000050 00000000 00000000 00880000     P...............
  4032f8:	00500088 00200020 00880050 00000088     ..P. . .P.......
	...
  403310:	00880000 00880088 00500050 00200020     ........P.P. . .
  403320:	00000020 00000000 00000000 00fc0000      ...............
  403330:	00080004 00200010 00800040 000000fc     ...... .@.......
	...
  403348:	00400070 00400040 00400040 00400040     p.@.@.@.@.@.@.@.
  403358:	00400040 00000070 00000000 00400040     @.@.p.......@.@.
  403368:	00200020 00100020 00100010 00080008      . . ...........
	...
  403380:	00080038 00080008 00080008 00080008     8...............
  403390:	00080008 00000038 00000000 00280010     ....8.........(.
  4033a0:	00000044 00000000 00000000 00000000     D...............
	...
  4033c8:	00000038 00000000 00000000 00200000     8............. .
  4033d8:	00000010 00000000 00000000 00000000     ................
	...
  4033f4:	00700000 00080008 00880078 0000007c     ..p.....x...|...
	...
  40340c:	00800080 00f80080 00840084 00840084     ................
  40341c:	000000f8 00000000 00000000 00000000     ................
  40342c:	00780000 00800080 00800080 00000078     ..x.........x...
	...
  403444:	00040004 007c0004 00840084 008c0084     ......|.........
  403454:	00000074 00000000 00000000 00000000     t...............
  403464:	00780000 00fc0084 00800080 0000007c     ..x.........|...
	...
  40347c:	0020001c 00fc0020 00200020 00200020     .. . ... . . . .
  40348c:	000000fc 00000000 00000000 00000000     ................
  40349c:	007c0000 00840084 00840084 0004007c     ..|.........|...
  4034ac:	00000078 00000000 00800080 00b80080     x...............
  4034bc:	008400c4 00840084 00000084 00000000     ................
  4034cc:	00000000 00100000 00700000 00100010     ..........p.....
  4034dc:	00100010 0000007c 00000000 00000000     ....|...........
  4034ec:	00080000 00780000 00080008 00080008     ......x.........
  4034fc:	00080008 00700008 00000000 00800080     ......p.........
  40350c:	00880080 00a00090 008800d0 00000088     ................
	...
  403524:	002000e0 00200020 00200020 00200020     .. . . . . . . .
  403534:	000000f8 00000000 00000000 00000000     ................
  403544:	00a40000 00a400fc 00a400a4 000000a4     ................
	...
  403560:	00b80000 008400c4 00840084 00000084     ................
	...
  40357c:	00780000 00840084 00840084 00000078     ..x.........x...
	...
  403598:	00b80000 008400c4 00840084 008000f8     ................
  4035a8:	00000080 00000000 00000000 007c0000     ..............|.
  4035b8:	00840084 00840084 0004007c 00000004     ........|.......
	...
  4035d0:	00d80000 00400060 00400040 000000f0     ....`.@.@.@.....
	...
  4035ec:	00780000 00400080 00080030 000000f0     ..x...@.0.......
	...
  403608:	00fc0020 00200020 00200020 0000001c      ... . . . .....
	...
  403624:	00880000 00880088 00880088 0000007c     ............|...
	...
  403640:	00840000 00840084 00480048 00000030     ........H.H.0...
	...
  40365c:	00880000 00a800a8 00a800a8 00000050     ............P...
	...
  403678:	00880000 00200050 00500020 00000088     ....P. . .P.....
	...
  403694:	00840000 00480084 00300048 00200010     ......H.H.0... .
  4036a4:	00000040 00000000 00000000 00f80000     @...............
  4036b4:	00100008 00400020 000000f8 00000000     .... .@.........
  4036c4:	00000000 00200010 00100020 00200020     ...... . ... . .
  4036d4:	00200010 00100020 00000000 00000000     .. . ...........
  4036e4:	00100010 00100010 00000000 00100010     ................
  4036f4:	00100010 00000000 00000000 00100020     ............ ...
  403704:	00200010 00100010 00100020 00200010     .. ..... ..... .
  403714:	00000000 43494c43 5542204b 00322054     ....CLICK BUT 2.
  403724:	6972614d 614d206f 54206e69 656d6568     Mario Main Theme
  403734:	00000000 61726950 20736574 7420666f     ....Pirates of t
  403744:	43206568 62697261 6e616562 00000000     he Caribbean....
  403754:	65646e55 726f7772 4d20646c 6f697261     Underworld Mario
  403764:	65685420 0000656d 6f727245 00000072      Theme..Error...
  403774:	59414c50 00000020 53554150 00000045     PLAY ...PAUSE...

00403784 <_global_impure_ptr>:
  403784:	20400aa8                                ..@ 

00403788 <_init>:
  403788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40378a:	bf00      	nop
  40378c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40378e:	bc08      	pop	{r3}
  403790:	469e      	mov	lr, r3
  403792:	4770      	bx	lr

00403794 <__init_array_start>:
  403794:	00402bb1 	.word	0x00402bb1

00403798 <__frame_dummy_init_array_entry>:
  403798:	00400165                                e.@.

0040379c <_fini>:
  40379c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40379e:	bf00      	nop
  4037a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4037a2:	bc08      	pop	{r3}
  4037a4:	469e      	mov	lr, r3
  4037a6:	4770      	bx	lr

004037a8 <__fini_array_start>:
  4037a8:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 2cd0 0040 0e0a 7d20               .....,@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <mario_main>:
20400020:	0a4d 0000 0a4d 0000 0000 0000 0a4d 0000     M...M.......M...
20400030:	0000 0000 082d 0000 0a4d 0000 0000 0000     ....-...M.......
20400040:	0c40 0000 0000 0000 0000 0000 0000 0000     @...............
20400050:	0620 0000 0000 0000 0000 0000 0000 0000      ...............
20400060:	082d 0000 0000 0000 0000 0000 0620 0000     -........... ...
	...
20400078:	0527 0000 0000 0000 0000 0000 06e0 0000     '...............
20400088:	0000 0000 07b8 0000 0000 0000 0749 0000     ............I...
20400098:	06e0 0000 0000 0000 0620 0000 0a4d 0000     ........ ...M...
204000a8:	0c40 0000 0dc0 0000 0000 0000 0aea 0000     @...............
204000b8:	0c40 0000 0000 0000 0a4d 0000 0000 0000     @.......M.......
204000c8:	082d 0000 092d 0000 07b8 0000 0000 0000     -...-...........
204000d8:	0000 0000 082d 0000 0000 0000 0000 0000     ....-...........
204000e8:	0620 0000 0000 0000 0000 0000 0527 0000      ...........'...
	...
20400100:	06e0 0000 0000 0000 07b8 0000 0000 0000     ................
20400110:	0749 0000 06e0 0000 0000 0000 0620 0000     I........... ...
20400120:	0a4d 0000 0c40 0000 0dc0 0000 0000 0000     M...@...........
20400130:	0aea 0000 0c40 0000 0000 0000 0a4d 0000     ....@.......M...
20400140:	0000 0000 082d 0000 092d 0000 07b8 0000     ....-...-.......
	...

20400158 <mario_main_tempo>:
20400158:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400168:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400178:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400188:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400198:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204001a8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204001b8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204001c8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204001d8:	0009 0000 0009 0000 0009 0000 000c 0000     ................
204001e8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
204001f8:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400208:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400218:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400228:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400238:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400248:	000c 0000 000c 0000 000c 0000 0009 0000     ................
20400258:	0009 0000 0009 0000 000c 0000 000c 0000     ................
20400268:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400278:	000c 0000 000c 0000 000c 0000 000c 0000     ................
20400288:	000c 0000 000c 0000                         ........

20400290 <pirates_of_the_caribean>:
20400290:	014a 0000 0188 0000 01b8 0000 01b8 0000     J...............
204002a0:	0000 0000 01b8 0000 01ee 0000 020b 0000     ................
204002b0:	020b 0000 0000 0000 020b 0000 024b 0000     ............K...
204002c0:	01ee 0000 01ee 0000 0000 0000 01b8 0000     ................
204002d0:	0188 0000 01b8 0000 0000 0000 014a 0000     ............J...
204002e0:	0188 0000 01b8 0000 01b8 0000 0000 0000     ................
204002f0:	01b8 0000 01ee 0000 020b 0000 020b 0000     ................
20400300:	0000 0000 020b 0000 024b 0000 01ee 0000     ........K.......
20400310:	01ee 0000 0000 0000 01b8 0000 0188 0000     ................
20400320:	01b8 0000 0000 0000 014a 0000 0188 0000     ........J.......
20400330:	01b8 0000 01b8 0000 0000 0000 01b8 0000     ................
20400340:	020b 0000 024b 0000 024b 0000 0000 0000     ....K...K.......
20400350:	024b 0000 0293 0000 02ba 0000 02ba 0000     K...............
20400360:	0000 0000 0293 0000 024b 0000 0293 0000     ........K.......
20400370:	01b8 0000 0000 0000 01b8 0000 01ee 0000     ................
20400380:	020b 0000 020b 0000 0000 0000 024b 0000     ............K...
20400390:	0293 0000 01b8 0000 0000 0000 01b8 0000     ................
204003a0:	020b 0000 01ee 0000 01ee 0000 0000 0000     ................
204003b0:	020b 0000 01b8 0000 01ee 0000 0000 0000     ................
204003c0:	01b8 0000 01b8 0000 01b8 0000 01ee 0000     ................
204003d0:	020b 0000 020b 0000 0000 0000 020b 0000     ................
204003e0:	024b 0000 01ee 0000 01ee 0000 0000 0000     K...............
204003f0:	01b8 0000 0188 0000 01b8 0000 0000 0000     ................
20400400:	014a 0000 0188 0000 01b8 0000 01b8 0000     J...............
20400410:	0000 0000 01b8 0000 01ee 0000 020b 0000     ................
20400420:	020b 0000 0000 0000 020b 0000 024b 0000     ............K...
20400430:	01ee 0000 01ee 0000 0000 0000 01b8 0000     ................
20400440:	0188 0000 01b8 0000 0000 0000 014a 0000     ............J...
20400450:	0188 0000 01b8 0000 01b8 0000 0000 0000     ................
20400460:	01b8 0000 020b 0000 024b 0000 024b 0000     ........K...K...
20400470:	0000 0000 024b 0000 0293 0000 02ba 0000     ....K...........
20400480:	02ba 0000 0000 0000 0293 0000 024b 0000     ............K...
20400490:	0293 0000 01b8 0000 0000 0000 01b8 0000     ................
204004a0:	01ee 0000 020b 0000 020b 0000 0000 0000     ................
204004b0:	024b 0000 0293 0000 01b8 0000 0000 0000     K...............
204004c0:	01b8 0000 020b 0000 01ee 0000 01ee 0000     ................
204004d0:	0000 0000 020b 0000 01b8 0000 01ee 0000     ................
204004e0:	0000 0000 0293 0000 0000 0000 0000 0000     ................
204004f0:	02ba 0000 0000 0000 0000 0000 0293 0000     ................
20400500:	0293 0000 0000 0000 0310 0000 0000 0000     ................
20400510:	0293 0000 024b 0000 0000 0000 0000 0000     ....K...........
20400520:	024b 0000 0000 0000 0000 0000 020b 0000     K...............
	...
20400538:	01ee 0000 020b 0000 0000 0000 01ee 0000     ................
20400548:	0000 0000 01b8 0000 0293 0000 0000 0000     ................
20400558:	0000 0000 02ba 0000 0000 0000 0000 0000     ................
20400568:	0293 0000 0293 0000 0000 0000 0310 0000     ................
20400578:	0000 0000 0293 0000 024b 0000 0000 0000     ........K.......
20400588:	0000 0000 024b 0000 0000 0000 0000 0000     ....K...........
20400598:	020b 0000 0000 0000 0000 0000 01ee 0000     ................
204005a8:	020b 0000 0000 0000 01ee 0000 0000 0000     ................
204005b8:	01b8 0000                                   ....

204005bc <pirates_of_the_caribean_tempo>:
204005bc:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
204005cc:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
204005dc:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204005ec:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
204005fc:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
2040060c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040061c:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
2040062c:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
2040063c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
2040064c:	0177 0000 007d 0000 007d 0000 007d 0000     w...}...}...}...
2040065c:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
2040066c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040067c:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
2040068c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
2040069c:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
204006ac:	00fa 0000 007d 0000 007d 0000 00fa 0000     ....}...}.......
204006bc:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
204006cc:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
204006dc:	007d 0000 007d 0000 0177 0000 0177 0000     }...}...w...w...
204006ec:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
204006fc:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
2040070c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040071c:	007d 0000 007d 0000 0177 0000 007d 0000     }...}...w...}...
2040072c:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
2040073c:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
2040074c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
2040075c:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
2040076c:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
2040077c:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
2040078c:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
2040079c:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
204007ac:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204007bc:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
204007cc:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
204007dc:	00fa 0000 007d 0000 00fa 0000 007d 0000     ....}.......}...
204007ec:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
204007fc:	007d 0000 007d 0000 007d 0000 0177 0000     }...}...}...w...
2040080c:	0177 0000 00fa 0000 007d 0000 0177 0000     w.......}...w...
2040081c:	00fa 0000 007d 0000 0177 0000 007d 0000     ....}...w...}...
2040082c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
2040083c:	007d 0000 007d 0000 007d 0000 0177 0000     }...}...}...w...
2040084c:	00fa 0000 007d 0000 0177 0000 00fa 0000     ....}...w.......
2040085c:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
2040086c:	007d 0000 007d 0000 007d 0000 01f4 0000     }...}...}.......
2040087c:	00fa 0000 007d 0000 0177 0000 00fa 0000     ....}...w.......
2040088c:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
2040089c:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204008ac:	007d 0000 007d 0000 0177 0000 00fa 0000     }...}...w.......
204008bc:	007d 0000 0177 0000 00fa 0000 007d 0000     }...w.......}...
204008cc:	0177 0000 007d 0000 007d 0000 007d 0000     w...}...}...}...
204008dc:	007d 0000 007d 0000 01f4 0000               }...}.......

204008e8 <underworld_mario>:
204008e8:	0106 0000 020b 0000 00dc 0000 01b8 0000     ................
204008f8:	00e9 0000 01d2 0000 0000 0000 0000 0000     ................
20400908:	0106 0000 020b 0000 00dc 0000 01b8 0000     ................
20400918:	00e9 0000 01d2 0000 0000 0000 0000 0000     ................
20400928:	00af 0000 015d 0000 0093 0000 0126 0000     ....].......&...
20400938:	009c 0000 0137 0000 0000 0000 0000 0000     ....7...........
20400948:	00af 0000 015d 0000 0093 0000 0126 0000     ....].......&...
20400958:	009c 0000 0137 0000 0000 0000 0000 0000     ....7...........
20400968:	0137 0000 0115 0000 0126 0000 0115 0000     7.......&.......
20400978:	0137 0000 0137 0000 00d0 0000 00c4 0000     7...7...........
20400988:	0115 0000 0106 0000 0172 0000 015d 0000     ........r...]...
20400998:	00a5 0000 01d2 0000 01b8 0000 019f 0000     ................
204009a8:	0137 0000 00f7 0000 00e9 0000 00dc 0000     7...............
204009b8:	00d0 0000 0000 0000 0000 0000 0000 0000     ................

204009c8 <underworld_mario_tempo>:
204009c8:	0053 0000 0053 0000 0053 0000 0053 0000     S...S...S...S...
204009d8:	0053 0000 0053 0000 00a6 0000 014d 0000     S...S.......M...
204009e8:	0053 0000 0053 0000 0053 0000 0053 0000     S...S...S...S...
204009f8:	0053 0000 0053 0000 00a6 0000 014d 0000     S...S.......M...
20400a08:	0053 0000 0053 0000 0053 0000 0053 0000     S...S...S...S...
20400a18:	0053 0000 0053 0000 00a6 0000 014d 0000     S...S.......M...
20400a28:	0053 0000 0053 0000 0053 0000 0053 0000     S...S...S...S...
20400a38:	0053 0000 0053 0000 00a6 0000 00a6 0000     S...S...........
20400a48:	0037 0000 0037 0000 0037 0000 00a6 0000     7...7...7.......
20400a58:	00a6 0000 00a6 0000 00a6 0000 00a6 0000     ................
20400a68:	00a6 0000 0037 0000 0037 0000 0037 0000     ....7...7...7...
20400a78:	0037 0000 0037 0000 0037 0000 0064 0000     7...7...7...d...
20400a88:	0064 0000 0064 0000 0064 0000 0064 0000     d...d...d...d...
20400a98:	0064 0000 014d 0000 014d 0000 014d 0000     d...M...M...M...

20400aa8 <impure_data>:
20400aa8:	0000 0000 0d94 2040 0dfc 2040 0e64 2040     ......@ ..@ d.@ 
	...
20400b50:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400b60:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400ed0 <__atexit_recursive_mutex>:
20400ed0:	49f4 2040                                   .I@ 
