<stg><name>fproduct.2</name>


<trans_list>

<trans id="443" from="1" to="2">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="2" to="3">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="3" to="4">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="4" to="5">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="5" to="6">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="6" to="7">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="7" to="8">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="8" to="9">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="9" to="10">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="10" to="11">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="11" to="12">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="12" to="13">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="13" to="14">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="14" to="15">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="15" to="16">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="16" to="17">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="17" to="18">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="18" to="19">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="19" to="20">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="20" to="21">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="21" to="22">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="22" to="23">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="23" to="24">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="24" to="25">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="25" to="26">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="26" to="27">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="27" to="28">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="28" to="29">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="29" to="30">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="30" to="31">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="31" to="32">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="32" to="33">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="33" to="34">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="34" to="35">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="35" to="36">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="36" to="37">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="37" to="38">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="38" to="39">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="39" to="40">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="40" to="41">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="41" to="42">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="42" to="43">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="43" to="44">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="44" to="45">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="45" to="46">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="46" to="47">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="47" to="48">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="48" to="49">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="49" to="50">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="50" to="51">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="51" to="52">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="52" to="53">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="53" to="54">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="54" to="55">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="55" to="56">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="56" to="57">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="57" to="58">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="58" to="59">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="59" to="60">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="60" to="61">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="61" to="62">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="62" to="63">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="63" to="64">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="64" to="65">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="65" to="66">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="66" to="67">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="67" to="68">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="68" to="69">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="69" to="70">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="70" to="71">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="71" to="72">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="72" to="73">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="73" to="74">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="74" to="75">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="75" to="76">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="76" to="77">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="77" to="78">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="78" to="79">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="79" to="80">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="80" to="81">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="81" to="82">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="82" to="83">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="83" to="84">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="84" to="85">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="85" to="86">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="86" to="87">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="87" to="88">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="88" to="89">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="89" to="90">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="90" to="91">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="91" to="92">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="92" to="93">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="93" to="94">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="94" to="95">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="95" to="96">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="96" to="97">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="97" to="98">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="98" to="99">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="99" to="100">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="100" to="101">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %in_addr = getelementptr [10 x i64]* %in_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %in2_addr = getelementptr [10 x i64]* %in2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="in2_addr"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="4">
<![CDATA[
:5  %in2_load = load i64* %in2_addr, align 8

]]></Node>
<StgValue><ssdm name="in2_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="4">
<![CDATA[
:8  %in_load = load i64* %in_addr, align 8

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_addr = getelementptr [19 x i64]* %output_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="4">
<![CDATA[
:5  %in2_load = load i64* %in2_addr, align 8

]]></Node>
<StgValue><ssdm name="in2_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:6  %tmp = trunc i64 %in2_load to i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
:7  %tmp_s = sext i32 %tmp to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="4">
<![CDATA[
:8  %in_load = load i64* %in_addr, align 8

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:9  %tmp_528 = trunc i64 %in_load to i32

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_384 = sext i32 %tmp_528 to i64

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_385 = mul nsw i64 %tmp_s, %tmp_384

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:12  store i64 %tmp_385, i64* %output_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %in_addr_38 = getelementptr [10 x i64]* %in_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in_addr_38"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
:14  %in_load_31 = load i64* %in_addr_38, align 8

]]></Node>
<StgValue><ssdm name="in_load_31"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %in2_addr_10 = getelementptr [10 x i64]* %in2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="in2_addr_10"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
:19  %in2_load_2 = load i64* %in2_addr_10, align 8

]]></Node>
<StgValue><ssdm name="in2_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="119" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
:14  %in_load_31 = load i64* %in_addr_38, align 8

]]></Node>
<StgValue><ssdm name="in_load_31"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:15  %tmp_531 = trunc i64 %in_load_31 to i32

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
:16  %tmp_389 = sext i32 %tmp_531 to i64

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_390 = mul nsw i64 %tmp_s, %tmp_389

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
:19  %in2_load_2 = load i64* %in2_addr_10, align 8

]]></Node>
<StgValue><ssdm name="in2_load_2"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:20  %tmp_544 = trunc i64 %in2_load_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
:21  %tmp_392 = sext i32 %tmp_544 to i64

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_395 = mul nsw i64 %tmp_392, %tmp_384

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %tmp_396 = add nsw i64 %tmp_390, %tmp_395

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %output_addr_94 = getelementptr [19 x i64]* %output_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_addr_94"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:25  store i64 %tmp_396, i64* %output_addr_94, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="63" op_0_bw="32">
<![CDATA[
:26  %tmp_353 = sext i32 %tmp_544 to i63

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="63" op_0_bw="32">
<![CDATA[
:27  %tmp_354 = sext i32 %tmp_531 to i63

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:28  %tmp_468 = mul i63 %tmp_353, %tmp_354

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %in_addr_39 = getelementptr [10 x i64]* %in_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="in_addr_39"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="4">
<![CDATA[
:31  %in_load_32 = load i64* %in_addr_39, align 8

]]></Node>
<StgValue><ssdm name="in_load_32"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="135" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="4">
<![CDATA[
:31  %in_load_32 = load i64* %in_addr_39, align 8

]]></Node>
<StgValue><ssdm name="in_load_32"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:32  %tmp_547 = trunc i64 %in_load_32 to i32

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
:33  %tmp_406 = sext i32 %tmp_547 to i64

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_407 = mul nsw i64 %tmp_s, %tmp_406

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %in2_addr_11 = getelementptr [10 x i64]* %in2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="in2_addr_11"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="4">
<![CDATA[
:36  %in2_load_5 = load i64* %in2_addr_11, align 8

]]></Node>
<StgValue><ssdm name="in2_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:29  %tmp_402 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_468, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="4">
<![CDATA[
:36  %in2_load_5 = load i64* %in2_addr_11, align 8

]]></Node>
<StgValue><ssdm name="in2_load_5"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
:37  %tmp_559 = trunc i64 %in2_load_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
:38  %tmp_409 = sext i32 %tmp_559 to i64

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39  %tmp_412 = mul nsw i64 %tmp_409, %tmp_384

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %tmp1 = add i64 %tmp_412, %tmp_402

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="147" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %tmp_414 = add i64 %tmp_407, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %output_addr_95 = getelementptr [19 x i64]* %output_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="output_addr_95"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:43  store i64 %tmp_414, i64* %output_addr_95, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %tmp_419 = mul nsw i64 %tmp_392, %tmp_406

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="151" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45  %tmp_424 = mul nsw i64 %tmp_409, %tmp_389

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %in_addr_40 = getelementptr [10 x i64]* %in_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in_addr_40"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="4">
<![CDATA[
:47  %in_load_33 = load i64* %in_addr_40, align 8

]]></Node>
<StgValue><ssdm name="in_load_33"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:56  %tmp2 = add i64 %tmp_419, %tmp_424

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="155" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="4">
<![CDATA[
:47  %in_load_33 = load i64* %in_addr_40, align 8

]]></Node>
<StgValue><ssdm name="in_load_33"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
:48  %tmp_562 = trunc i64 %in_load_33 to i32

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
:49  %tmp_428 = sext i32 %tmp_562 to i64

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:50  %tmp_429 = mul nsw i64 %tmp_s, %tmp_428

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %in2_addr_12 = getelementptr [10 x i64]* %in2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="in2_addr_12"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="4">
<![CDATA[
:52  %in2_load_9 = load i64* %in2_addr_12, align 8

]]></Node>
<StgValue><ssdm name="in2_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="161" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="4">
<![CDATA[
:52  %in2_load_9 = load i64* %in2_addr_12, align 8

]]></Node>
<StgValue><ssdm name="in2_load_9"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
:53  %tmp_608 = trunc i64 %in2_load_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_608"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
:54  %tmp_431 = sext i32 %tmp_608 to i64

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:55  %tmp_434 = mul nsw i64 %tmp_431, %tmp_384

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:57  %tmp3 = add i64 %tmp_434, %tmp_429

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="166" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:58  %tmp_437 = add i64 %tmp2, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %output_addr_96 = getelementptr [19 x i64]* %output_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="output_addr_96"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:60  store i64 %tmp_437, i64* %output_addr_96, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:61  %tmp_442 = mul nsw i64 %tmp_409, %tmp_406

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="170" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:62  %tmp_447 = mul nsw i64 %tmp_392, %tmp_428

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="171" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:63  %tmp_452 = mul nsw i64 %tmp_431, %tmp_389

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:64  %tmp_453 = add nsw i64 %tmp_447, %tmp_452

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %in_addr_41 = getelementptr [10 x i64]* %in_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="in_addr_41"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="4">
<![CDATA[
:67  %in_load_34 = load i64* %in_addr_41, align 8

]]></Node>
<StgValue><ssdm name="in_load_34"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="175" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:65  %tmp_621 = shl i64 %tmp_453, 1

]]></Node>
<StgValue><ssdm name="tmp_621"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="4">
<![CDATA[
:67  %in_load_34 = load i64* %in_addr_41, align 8

]]></Node>
<StgValue><ssdm name="in_load_34"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
:68  %tmp_628 = trunc i64 %in_load_34 to i32

]]></Node>
<StgValue><ssdm name="tmp_628"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="32">
<![CDATA[
:69  %tmp_458 = sext i32 %tmp_628 to i64

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:70  %tmp_459 = mul nsw i64 %tmp_s, %tmp_458

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %in2_addr_13 = getelementptr [10 x i64]* %in2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="in2_addr_13"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="4">
<![CDATA[
:72  %in2_load_10 = load i64* %in2_addr_13, align 8

]]></Node>
<StgValue><ssdm name="in2_load_10"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:76  %tmp4 = add i64 %tmp_442, %tmp_621

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="183" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="4">
<![CDATA[
:72  %in2_load_10 = load i64* %in2_addr_13, align 8

]]></Node>
<StgValue><ssdm name="in2_load_10"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
:73  %tmp_629 = trunc i64 %in2_load_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_629"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="32">
<![CDATA[
:74  %tmp_461 = sext i32 %tmp_629 to i64

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:75  %tmp_464 = mul nsw i64 %tmp_461, %tmp_384

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:77  %tmp5 = add i64 %tmp_464, %tmp_459

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="188" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:78  %tmp_467 = add i64 %tmp4, %tmp5

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %output_addr_97 = getelementptr [19 x i64]* %output_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="output_addr_97"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:80  store i64 %tmp_467, i64* %output_addr_97, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:81  %tmp_469 = mul nsw i64 %tmp_409, %tmp_428

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="192" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:82  %tmp_470 = mul nsw i64 %tmp_431, %tmp_406

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="193" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:83  %tmp_471 = mul nsw i64 %tmp_392, %tmp_458

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:95  %tmp7 = add i64 %tmp_471, %tmp_469

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="195" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:84  %tmp_472 = mul nsw i64 %tmp_461, %tmp_389

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %in_addr_42 = getelementptr [10 x i64]* %in_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="in_addr_42"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="4">
<![CDATA[
:86  %in_load_35 = load i64* %in_addr_42, align 8

]]></Node>
<StgValue><ssdm name="in_load_35"/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:96  %tmp6 = add i64 %tmp_470, %tmp7

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="199" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="4">
<![CDATA[
:86  %in_load_35 = load i64* %in_addr_42, align 8

]]></Node>
<StgValue><ssdm name="in_load_35"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="64">
<![CDATA[
:87  %tmp_630 = trunc i64 %in_load_35 to i32

]]></Node>
<StgValue><ssdm name="tmp_630"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="32">
<![CDATA[
:88  %tmp_473 = sext i32 %tmp_630 to i64

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:89  %tmp_474 = mul nsw i64 %tmp_s, %tmp_473

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %in2_addr_14 = getelementptr [10 x i64]* %in2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="in2_addr_14"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="4">
<![CDATA[
:91  %in2_load_11 = load i64* %in2_addr_14, align 8

]]></Node>
<StgValue><ssdm name="in2_load_11"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="205" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="4">
<![CDATA[
:91  %in2_load_11 = load i64* %in2_addr_14, align 8

]]></Node>
<StgValue><ssdm name="in2_load_11"/></StgValue>
</operation>

<operation id="206" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="64">
<![CDATA[
:92  %tmp_631 = trunc i64 %in2_load_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_631"/></StgValue>
</operation>

<operation id="207" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="32">
<![CDATA[
:93  %tmp_475 = sext i32 %tmp_631 to i64

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="208" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:94  %tmp_476 = mul nsw i64 %tmp_475, %tmp_384

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="209" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:97  %tmp9 = add i64 %tmp_476, %tmp_474

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="210" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:98  %tmp8 = add i64 %tmp_472, %tmp9

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="211" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:102  %tmp_478 = mul nsw i64 %tmp_431, %tmp_428

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="212" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:99  %tmp_477 = add i64 %tmp6, %tmp8

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="213" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %output_addr_98 = getelementptr [19 x i64]* %output_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="output_addr_98"/></StgValue>
</operation>

<operation id="214" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:101  store i64 %tmp_477, i64* %output_addr_98, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:103  %tmp_479 = mul nsw i64 %tmp_392, %tmp_473

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="216" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:104  %tmp_480 = mul nsw i64 %tmp_475, %tmp_389

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="217" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:105  %tmp10 = add i64 %tmp_480, %tmp_478

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="218" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:106  %tmp_481 = add i64 %tmp_479, %tmp10

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="219" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:108  %tmp_482 = mul nsw i64 %tmp_409, %tmp_458

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="220" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:107  %tmp_632 = shl i64 %tmp_481, 1

]]></Node>
<StgValue><ssdm name="tmp_632"/></StgValue>
</operation>

<operation id="221" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:109  %tmp_483 = mul nsw i64 %tmp_461, %tmp_406

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="222" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %in_addr_43 = getelementptr [10 x i64]* %in_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="in_addr_43"/></StgValue>
</operation>

<operation id="223" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="4">
<![CDATA[
:111  %in_load_36 = load i64* %in_addr_43, align 8

]]></Node>
<StgValue><ssdm name="in_load_36"/></StgValue>
</operation>

<operation id="224" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:120  %tmp11 = add i64 %tmp_632, %tmp_482

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="225" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="4">
<![CDATA[
:111  %in_load_36 = load i64* %in_addr_43, align 8

]]></Node>
<StgValue><ssdm name="in_load_36"/></StgValue>
</operation>

<operation id="226" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="64">
<![CDATA[
:112  %tmp_633 = trunc i64 %in_load_36 to i32

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>

<operation id="227" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="32">
<![CDATA[
:113  %tmp_484 = sext i32 %tmp_633 to i64

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="228" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:114  %tmp_485 = mul nsw i64 %tmp_s, %tmp_484

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="229" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %in2_addr_15 = getelementptr [10 x i64]* %in2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="in2_addr_15"/></StgValue>
</operation>

<operation id="230" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="4">
<![CDATA[
:116  %in2_load_12 = load i64* %in2_addr_15, align 8

]]></Node>
<StgValue><ssdm name="in2_load_12"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="231" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="4">
<![CDATA[
:116  %in2_load_12 = load i64* %in2_addr_15, align 8

]]></Node>
<StgValue><ssdm name="in2_load_12"/></StgValue>
</operation>

<operation id="232" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="64">
<![CDATA[
:117  %tmp_634 = trunc i64 %in2_load_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_634"/></StgValue>
</operation>

<operation id="233" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="32">
<![CDATA[
:118  %tmp_486 = sext i32 %tmp_634 to i64

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="234" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:119  %tmp_487 = mul nsw i64 %tmp_486, %tmp_384

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="235" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:121  %tmp13 = add i64 %tmp_487, %tmp_485

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="236" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:122  %tmp12 = add i64 %tmp_483, %tmp13

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="237" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:126  %tmp_489 = mul nsw i64 %tmp_431, %tmp_458

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="238" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:123  %tmp_488 = add i64 %tmp11, %tmp12

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="239" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %output_addr_99 = getelementptr [19 x i64]* %output_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="output_addr_99"/></StgValue>
</operation>

<operation id="240" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:125  store i64 %tmp_488, i64* %output_addr_99, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:127  %tmp_490 = mul nsw i64 %tmp_461, %tmp_428

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="242" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:128  %tmp_491 = mul nsw i64 %tmp_409, %tmp_473

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="243" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:142  %tmp15 = add i64 %tmp_489, %tmp_490

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="244" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:129  %tmp_492 = mul nsw i64 %tmp_475, %tmp_406

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="245" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:143  %tmp16 = add i64 %tmp_492, %tmp_491

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="246" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:130  %tmp_493 = mul nsw i64 %tmp_392, %tmp_484

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="247" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:144  %tmp14 = add i64 %tmp15, %tmp16

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="248" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:131  %tmp_494 = mul nsw i64 %tmp_486, %tmp_389

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="249" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %in_addr_44 = getelementptr [10 x i64]* %in_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="in_addr_44"/></StgValue>
</operation>

<operation id="250" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="4">
<![CDATA[
:133  %in_load_37 = load i64* %in_addr_44, align 8

]]></Node>
<StgValue><ssdm name="in_load_37"/></StgValue>
</operation>

<operation id="251" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:145  %tmp18 = add i64 %tmp_494, %tmp_493

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="252" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="4">
<![CDATA[
:133  %in_load_37 = load i64* %in_addr_44, align 8

]]></Node>
<StgValue><ssdm name="in_load_37"/></StgValue>
</operation>

<operation id="253" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="64">
<![CDATA[
:134  %tmp_635 = trunc i64 %in_load_37 to i32

]]></Node>
<StgValue><ssdm name="tmp_635"/></StgValue>
</operation>

<operation id="254" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
:135  %tmp_495 = sext i32 %tmp_635 to i64

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="255" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:136  %tmp_496 = mul nsw i64 %tmp_s, %tmp_495

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="256" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %in2_addr_16 = getelementptr [10 x i64]* %in2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="in2_addr_16"/></StgValue>
</operation>

<operation id="257" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="4">
<![CDATA[
:138  %in2_load_13 = load i64* %in2_addr_16, align 8

]]></Node>
<StgValue><ssdm name="in2_load_13"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="258" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="4">
<![CDATA[
:138  %in2_load_13 = load i64* %in2_addr_16, align 8

]]></Node>
<StgValue><ssdm name="in2_load_13"/></StgValue>
</operation>

<operation id="259" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="64">
<![CDATA[
:139  %tmp_636 = trunc i64 %in2_load_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_636"/></StgValue>
</operation>

<operation id="260" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="32">
<![CDATA[
:140  %tmp_497 = sext i32 %tmp_636 to i64

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="261" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:141  %tmp_498 = mul nsw i64 %tmp_497, %tmp_384

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="262" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:146  %tmp19 = add i64 %tmp_498, %tmp_496

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="263" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:147  %tmp17 = add i64 %tmp18, %tmp19

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="264" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:151  %tmp_500 = mul nsw i64 %tmp_461, %tmp_458

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="265" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:148  %tmp_499 = add i64 %tmp14, %tmp17

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="266" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149  %output_addr_100 = getelementptr [19 x i64]* %output_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="output_addr_100"/></StgValue>
</operation>

<operation id="267" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:150  store i64 %tmp_499, i64* %output_addr_100, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:152  %tmp_501 = mul nsw i64 %tmp_431, %tmp_473

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="269" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:153  %tmp_502 = mul nsw i64 %tmp_475, %tmp_428

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="270" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:156  %tmp20 = add i64 %tmp_501, %tmp_502

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="271" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="63" op_0_bw="64">
<![CDATA[
:159  %tmp_638 = trunc i64 %tmp20 to i63

]]></Node>
<StgValue><ssdm name="tmp_638"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="272" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:154  %tmp_503 = mul nsw i64 %tmp_392, %tmp_495

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="273" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:155  %tmp_504 = mul nsw i64 %tmp_497, %tmp_389

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="274" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:157  %tmp21 = add i64 %tmp_504, %tmp_503

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="275" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="63" op_0_bw="64">
<![CDATA[
:158  %tmp_637 = trunc i64 %tmp21 to i63

]]></Node>
<StgValue><ssdm name="tmp_637"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="276" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:160  %tmp_505 = add i63 %tmp_637, %tmp_638

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="277" st_id="43" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:162  %tmp_507 = mul nsw i64 %tmp_409, %tmp_484

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="278" st_id="44" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:163  %tmp_508 = mul nsw i64 %tmp_486, %tmp_406

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="279" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %in_addr_45 = getelementptr [10 x i64]* %in_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="in_addr_45"/></StgValue>
</operation>

<operation id="280" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="4">
<![CDATA[
:165  %in_load_38 = load i64* %in_addr_45, align 8

]]></Node>
<StgValue><ssdm name="in_load_38"/></StgValue>
</operation>

<operation id="281" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:174  %tmp23 = add i64 %tmp_507, %tmp_500

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="282" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:161  %tmp_506 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_505, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="283" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="4">
<![CDATA[
:165  %in_load_38 = load i64* %in_addr_45, align 8

]]></Node>
<StgValue><ssdm name="in_load_38"/></StgValue>
</operation>

<operation id="284" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="64">
<![CDATA[
:166  %tmp_639 = trunc i64 %in_load_38 to i32

]]></Node>
<StgValue><ssdm name="tmp_639"/></StgValue>
</operation>

<operation id="285" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="32">
<![CDATA[
:167  %tmp_509 = sext i32 %tmp_639 to i64

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="286" st_id="45" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:168  %tmp_510 = mul nsw i64 %tmp_s, %tmp_509

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="287" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %in2_addr_17 = getelementptr [10 x i64]* %in2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="in2_addr_17"/></StgValue>
</operation>

<operation id="288" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="4">
<![CDATA[
:170  %in2_load_14 = load i64* %in2_addr_17, align 8

]]></Node>
<StgValue><ssdm name="in2_load_14"/></StgValue>
</operation>

<operation id="289" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:175  %tmp22 = add i64 %tmp_506, %tmp23

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="290" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="4">
<![CDATA[
:170  %in2_load_14 = load i64* %in2_addr_17, align 8

]]></Node>
<StgValue><ssdm name="in2_load_14"/></StgValue>
</operation>

<operation id="291" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="64">
<![CDATA[
:171  %tmp_640 = trunc i64 %in2_load_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_640"/></StgValue>
</operation>

<operation id="292" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="32">
<![CDATA[
:172  %tmp_511 = sext i32 %tmp_640 to i64

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="293" st_id="46" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:173  %tmp_512 = mul nsw i64 %tmp_511, %tmp_384

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="294" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:176  %tmp25 = add i64 %tmp_512, %tmp_510

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="295" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:177  %tmp24 = add i64 %tmp_508, %tmp25

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="296" st_id="47" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:181  %tmp_514 = mul nsw i64 %tmp_461, %tmp_473

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="297" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:178  %tmp_513 = add i64 %tmp22, %tmp24

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="298" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179  %output_addr_101 = getelementptr [19 x i64]* %output_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="output_addr_101"/></StgValue>
</operation>

<operation id="299" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:180  store i64 %tmp_513, i64* %output_addr_101, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="48" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:182  %tmp_515 = mul nsw i64 %tmp_475, %tmp_458

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="301" st_id="49" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:183  %tmp_516 = mul nsw i64 %tmp_431, %tmp_484

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="302" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:199  %tmp27 = add i64 %tmp_514, %tmp_515

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="303" st_id="50" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:184  %tmp_517 = mul nsw i64 %tmp_486, %tmp_428

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="304" st_id="51" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:185  %tmp_518 = mul nsw i64 %tmp_409, %tmp_495

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="305" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:200  %tmp29 = add i64 %tmp_518, %tmp_517

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="306" st_id="52" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:186  %tmp_519 = mul nsw i64 %tmp_497, %tmp_406

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="307" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:201  %tmp28 = add i64 %tmp_516, %tmp29

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="308" st_id="53" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:187  %tmp_520 = mul nsw i64 %tmp_392, %tmp_509

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="309" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:202  %tmp26 = add i64 %tmp27, %tmp28

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="310" st_id="54" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:188  %tmp_521 = mul nsw i64 %tmp_511, %tmp_389

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="311" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189  %in_addr_46 = getelementptr [10 x i64]* %in_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="in_addr_46"/></StgValue>
</operation>

<operation id="312" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="4">
<![CDATA[
:190  %in_load_39 = load i64* %in_addr_46, align 8

]]></Node>
<StgValue><ssdm name="in_load_39"/></StgValue>
</operation>

<operation id="313" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:203  %tmp31 = add i64 %tmp_520, %tmp_519

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="314" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="4">
<![CDATA[
:190  %in_load_39 = load i64* %in_addr_46, align 8

]]></Node>
<StgValue><ssdm name="in_load_39"/></StgValue>
</operation>

<operation id="315" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="64">
<![CDATA[
:191  %tmp_641 = trunc i64 %in_load_39 to i32

]]></Node>
<StgValue><ssdm name="tmp_641"/></StgValue>
</operation>

<operation id="316" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="32">
<![CDATA[
:192  %tmp_522 = sext i32 %tmp_641 to i64

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="317" st_id="55" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:193  %tmp_523 = mul nsw i64 %tmp_s, %tmp_522

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="318" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194  %in2_addr_18 = getelementptr [10 x i64]* %in2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="in2_addr_18"/></StgValue>
</operation>

<operation id="319" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="4">
<![CDATA[
:195  %in2_load_15 = load i64* %in2_addr_18, align 8

]]></Node>
<StgValue><ssdm name="in2_load_15"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="320" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="4">
<![CDATA[
:195  %in2_load_15 = load i64* %in2_addr_18, align 8

]]></Node>
<StgValue><ssdm name="in2_load_15"/></StgValue>
</operation>

<operation id="321" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="64">
<![CDATA[
:196  %tmp_642 = trunc i64 %in2_load_15 to i32

]]></Node>
<StgValue><ssdm name="tmp_642"/></StgValue>
</operation>

<operation id="322" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="32">
<![CDATA[
:197  %tmp_524 = sext i32 %tmp_642 to i64

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="323" st_id="56" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:198  %tmp_525 = mul nsw i64 %tmp_524, %tmp_384

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="324" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:204  %tmp33 = add i64 %tmp_525, %tmp_523

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="325" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:205  %tmp32 = add i64 %tmp_521, %tmp33

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="326" st_id="57" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:210  %tmp_527 = mul nsw i64 %tmp_475, %tmp_473

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="327" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:206  %tmp30 = add i64 %tmp31, %tmp32

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="328" st_id="58" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:211  %tmp_529 = mul nsw i64 %tmp_431, %tmp_495

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="329" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:207  %tmp_526 = add i64 %tmp26, %tmp30

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="330" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:208  %output_addr_102 = getelementptr [19 x i64]* %output_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="output_addr_102"/></StgValue>
</operation>

<operation id="331" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:209  store i64 %tmp_526, i64* %output_addr_102, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="59" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:212  %tmp_530 = mul nsw i64 %tmp_497, %tmp_428

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="333" st_id="60" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:213  %tmp_532 = mul nsw i64 %tmp_392, %tmp_522

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="334" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:215  %tmp34 = add i64 %tmp_527, %tmp_529

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="335" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="63" op_0_bw="64">
<![CDATA[
:219  %tmp_644 = trunc i64 %tmp34 to i63

]]></Node>
<StgValue><ssdm name="tmp_644"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="336" st_id="61" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:214  %tmp_533 = mul nsw i64 %tmp_524, %tmp_389

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="337" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:216  %tmp36 = add i64 %tmp_533, %tmp_532

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="338" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:217  %tmp35 = add i64 %tmp_530, %tmp36

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="339" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="63" op_0_bw="64">
<![CDATA[
:218  %tmp_643 = trunc i64 %tmp35 to i63

]]></Node>
<StgValue><ssdm name="tmp_643"/></StgValue>
</operation>

<operation id="340" st_id="62" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:222  %tmp_536 = mul nsw i64 %tmp_461, %tmp_484

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="341" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:220  %tmp_534 = add i63 %tmp_643, %tmp_644

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="342" st_id="63" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:223  %tmp_537 = mul nsw i64 %tmp_486, %tmp_458

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="343" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:221  %tmp_535 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_534, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="344" st_id="64" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:224  %tmp_538 = mul nsw i64 %tmp_409, %tmp_509

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="345" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:226  %tmp37 = add i64 %tmp_535, %tmp_536

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="346" st_id="65" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:225  %tmp_539 = mul nsw i64 %tmp_511, %tmp_406

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="347" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:227  %tmp39 = add i64 %tmp_539, %tmp_538

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="348" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:228  %tmp38 = add i64 %tmp_537, %tmp39

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="349" st_id="66" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:232  %tmp_541 = mul nsw i64 %tmp_475, %tmp_484

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="350" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:229  %tmp_540 = add i64 %tmp37, %tmp38

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="351" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:230  %output_addr_103 = getelementptr [19 x i64]* %output_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="output_addr_103"/></StgValue>
</operation>

<operation id="352" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:231  store i64 %tmp_540, i64* %output_addr_103, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="67" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:233  %tmp_542 = mul nsw i64 %tmp_486, %tmp_473

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="354" st_id="68" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:234  %tmp_543 = mul nsw i64 %tmp_461, %tmp_495

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="355" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:240  %tmp41 = add i64 %tmp_541, %tmp_542

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="356" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:235  %tmp_545 = mul nsw i64 %tmp_497, %tmp_458

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="357" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:241  %tmp42 = add i64 %tmp_545, %tmp_543

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="358" st_id="70" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:236  %tmp_546 = mul nsw i64 %tmp_431, %tmp_509

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="359" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:242  %tmp40 = add i64 %tmp41, %tmp42

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="360" st_id="71" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:237  %tmp_548 = mul nsw i64 %tmp_511, %tmp_428

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="361" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:243  %tmp44 = add i64 %tmp_548, %tmp_546

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="362" st_id="72" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:238  %tmp_549 = mul nsw i64 %tmp_409, %tmp_522

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="363" st_id="73" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:239  %tmp_550 = mul nsw i64 %tmp_524, %tmp_406

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="364" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:244  %tmp45 = add i64 %tmp_550, %tmp_549

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="365" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:245  %tmp43 = add i64 %tmp44, %tmp45

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="366" st_id="74" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:249  %tmp_552 = mul nsw i64 %tmp_486, %tmp_484

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="367" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:246  %tmp_551 = add i64 %tmp40, %tmp43

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="368" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:247  %output_addr_104 = getelementptr [19 x i64]* %output_r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="output_addr_104"/></StgValue>
</operation>

<operation id="369" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:248  store i64 %tmp_551, i64* %output_addr_104, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="75" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:250  %tmp_553 = mul nsw i64 %tmp_475, %tmp_495

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="371" st_id="76" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:251  %tmp_554 = mul nsw i64 %tmp_497, %tmp_473

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="372" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:254  %tmp46 = add i64 %tmp_553, %tmp_554

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="373" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="63" op_0_bw="64">
<![CDATA[
:257  %tmp_646 = trunc i64 %tmp46 to i63

]]></Node>
<StgValue><ssdm name="tmp_646"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="374" st_id="77" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:252  %tmp_555 = mul nsw i64 %tmp_431, %tmp_522

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="375" st_id="78" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:253  %tmp_556 = mul nsw i64 %tmp_524, %tmp_428

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="376" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:255  %tmp47 = add i64 %tmp_556, %tmp_555

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="377" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="63" op_0_bw="64">
<![CDATA[
:256  %tmp_645 = trunc i64 %tmp47 to i63

]]></Node>
<StgValue><ssdm name="tmp_645"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="378" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:258  %tmp_557 = add i63 %tmp_645, %tmp_646

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="379" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:260  %tmp_560 = mul nsw i64 %tmp_461, %tmp_509

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="380" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:259  %tmp_558 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_557, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="381" st_id="80" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:261  %tmp_561 = mul nsw i64 %tmp_511, %tmp_458

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="382" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:262  %tmp48 = add i64 %tmp_552, %tmp_558

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="383" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:263  %tmp49 = add i64 %tmp_561, %tmp_560

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="384" st_id="81" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:267  %tmp_564 = mul nsw i64 %tmp_486, %tmp_495

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="385" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:264  %tmp_563 = add i64 %tmp48, %tmp49

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="386" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:265  %output_addr_105 = getelementptr [19 x i64]* %output_r, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="output_addr_105"/></StgValue>
</operation>

<operation id="387" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:266  store i64 %tmp_563, i64* %output_addr_105, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="82" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:268  %tmp_565 = mul nsw i64 %tmp_497, %tmp_484

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="389" st_id="83" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:269  %tmp_566 = mul nsw i64 %tmp_475, %tmp_509

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="390" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:273  %tmp51 = add i64 %tmp_566, %tmp_564

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="391" st_id="84" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:270  %tmp_567 = mul nsw i64 %tmp_511, %tmp_473

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="392" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:274  %tmp50 = add i64 %tmp_565, %tmp51

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="393" st_id="85" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:271  %tmp_568 = mul nsw i64 %tmp_461, %tmp_522

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="394" st_id="86" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:272  %tmp_569 = mul nsw i64 %tmp_524, %tmp_458

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="395" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:275  %tmp53 = add i64 %tmp_569, %tmp_568

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="396" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:276  %tmp52 = add i64 %tmp_567, %tmp53

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="397" st_id="87" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:280  %tmp_571 = mul nsw i64 %tmp_497, %tmp_495

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="398" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:277  %tmp_570 = add i64 %tmp50, %tmp52

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="399" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:278  %output_addr_106 = getelementptr [19 x i64]* %output_r, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="output_addr_106"/></StgValue>
</operation>

<operation id="400" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:279  store i64 %tmp_570, i64* %output_addr_106, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="88" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:281  %tmp_572 = mul nsw i64 %tmp_475, %tmp_522

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="402" st_id="89" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:282  %tmp_573 = mul nsw i64 %tmp_524, %tmp_473

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="403" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:283  %tmp54 = add i64 %tmp_573, %tmp_571

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="404" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:284  %tmp_574 = add i64 %tmp_572, %tmp54

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="405" st_id="90" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:286  %tmp_575 = mul nsw i64 %tmp_486, %tmp_509

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="406" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:285  %tmp_647 = shl i64 %tmp_574, 1

]]></Node>
<StgValue><ssdm name="tmp_647"/></StgValue>
</operation>

<operation id="407" st_id="91" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:287  %tmp_576 = mul nsw i64 %tmp_511, %tmp_484

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="408" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:288  %tmp55 = add i64 %tmp_576, %tmp_647

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="409" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:289  %tmp_577 = add i64 %tmp_575, %tmp55

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="410" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:290  %output_addr_107 = getelementptr [19 x i64]* %output_r, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="output_addr_107"/></StgValue>
</operation>

<operation id="411" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:291  store i64 %tmp_577, i64* %output_addr_107, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="92" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:292  %tmp_578 = mul nsw i64 %tmp_497, %tmp_509

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="413" st_id="93" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:293  %tmp_579 = mul nsw i64 %tmp_511, %tmp_495

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="414" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:296  %tmp56 = add i64 %tmp_578, %tmp_579

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="415" st_id="94" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:294  %tmp_580 = mul nsw i64 %tmp_486, %tmp_522

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="416" st_id="95" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:295  %tmp_581 = mul nsw i64 %tmp_524, %tmp_484

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="417" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:297  %tmp57 = add i64 %tmp_581, %tmp_580

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="418" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:298  %tmp_582 = add i64 %tmp56, %tmp57

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="419" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:299  %output_addr_108 = getelementptr [19 x i64]* %output_r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="output_addr_108"/></StgValue>
</operation>

<operation id="420" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:300  store i64 %tmp_582, i64* %output_addr_108, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="96" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:301  %tmp_583 = mul nsw i64 %tmp_511, %tmp_509

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="422" st_id="97" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:302  %tmp_584 = mul nsw i64 %tmp_497, %tmp_522

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="423" st_id="98" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:303  %tmp_585 = mul nsw i64 %tmp_524, %tmp_495

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="424" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:304  %tmp_586 = add nsw i64 %tmp_584, %tmp_585

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="425" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:305  %tmp_648 = shl i64 %tmp_586, 1

]]></Node>
<StgValue><ssdm name="tmp_648"/></StgValue>
</operation>

<operation id="426" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:306  %tmp_587 = add nsw i64 %tmp_583, %tmp_648

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="427" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:307  %output_addr_109 = getelementptr [19 x i64]* %output_r, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="output_addr_109"/></StgValue>
</operation>

<operation id="428" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:308  store i64 %tmp_587, i64* %output_addr_109, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="99" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:309  %tmp_588 = mul nsw i64 %tmp_511, %tmp_522

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="430" st_id="100" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:310  %tmp_589 = mul nsw i64 %tmp_524, %tmp_509

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="431" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:311  %tmp_590 = add nsw i64 %tmp_588, %tmp_589

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="432" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:312  %output_addr_110 = getelementptr [19 x i64]* %output_r, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="output_addr_110"/></StgValue>
</operation>

<operation id="433" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:313  store i64 %tmp_590, i64* %output_addr_110, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="434" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="63" op_0_bw="32">
<![CDATA[
:314  %tmp_355 = sext i32 %tmp_642 to i63

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="437" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="63" op_0_bw="32">
<![CDATA[
:315  %tmp_356 = sext i32 %tmp_641 to i63

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="438" st_id="101" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:316  %tmp_591 = mul i63 %tmp_355, %tmp_356

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="439" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:317  %tmp_592 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_591, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="440" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:318  %output_addr_111 = getelementptr [19 x i64]* %output_r, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="output_addr_111"/></StgValue>
</operation>

<operation id="441" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:319  store i64 %tmp_592, i64* %output_addr_111, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0">
<![CDATA[
:320  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
