ARM GAS  /tmp/ccVBP8Dg.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB220:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccVBP8Dg.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 71 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 71 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 71 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
ARM GAS  /tmp/ccVBP8Dg.s 			page 3


  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 71 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 71 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 72 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 72 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 72 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 72 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 72 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 79 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE220:
  84              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_ADC_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_ADC_MspInit:
  92              	.LVL0:
  93              	.LFB221:
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/ccVBP8Dg.s 			page 4


  82:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  83:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  85:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32f4xx_hal_msp.c **** */
  87:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  88:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 88 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 32
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 88 1 is_stmt 0 view .LVU15
  99 0000 70B5     		push	{r4, r5, r6, lr}
 100              	.LCFI2:
 101              		.cfi_def_cfa_offset 16
 102              		.cfi_offset 4, -16
 103              		.cfi_offset 5, -12
 104              		.cfi_offset 6, -8
 105              		.cfi_offset 14, -4
 106 0002 88B0     		sub	sp, sp, #32
 107              	.LCFI3:
 108              		.cfi_def_cfa_offset 48
  89:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 109              		.loc 1 89 3 is_stmt 1 view .LVU16
 110              		.loc 1 89 20 is_stmt 0 view .LVU17
 111 0004 0023     		movs	r3, #0
 112 0006 0393     		str	r3, [sp, #12]
 113 0008 0493     		str	r3, [sp, #16]
 114 000a 0593     		str	r3, [sp, #20]
 115 000c 0693     		str	r3, [sp, #24]
 116 000e 0793     		str	r3, [sp, #28]
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 117              		.loc 1 90 3 is_stmt 1 view .LVU18
 118              		.loc 1 90 10 is_stmt 0 view .LVU19
 119 0010 0268     		ldr	r2, [r0]
 120              		.loc 1 90 5 view .LVU20
 121 0012 03F18043 		add	r3, r3, #1073741824
 122 0016 03F59033 		add	r3, r3, #73728
 123 001a 9A42     		cmp	r2, r3
 124 001c 01D0     		beq	.L9
 125              	.LVL1:
 126              	.L5:
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 101:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> ADC1_IN7
 102:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 103:Core/Src/stm32f4xx_hal_msp.c ****     PB1     ------> ADC1_IN9
 104:Core/Src/stm32f4xx_hal_msp.c ****     */
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = PHASE_A_Pin;
ARM GAS  /tmp/ccVBP8Dg.s 			page 5


 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(PHASE_A_GPIO_Port, &GPIO_InitStruct);
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = PHASE_B_Pin|PHASE_C_Pin;
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 113:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA Init */
 116:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 Init */
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Instance = DMA2_Stream0;
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 127:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 128:Core/Src/stm32f4xx_hal_msp.c ****     {
 129:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 130:Core/Src/stm32f4xx_hal_msp.c ****     }
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 132:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 interrupt Init */
 135:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 136:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 137:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 140:Core/Src/stm32f4xx_hal_msp.c ****   }
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c **** }
 127              		.loc 1 142 1 view .LVU21
 128 001e 08B0     		add	sp, sp, #32
 129              	.LCFI4:
 130              		.cfi_remember_state
 131              		.cfi_def_cfa_offset 16
 132              		@ sp needed
 133 0020 70BD     		pop	{r4, r5, r6, pc}
 134              	.LVL2:
 135              	.L9:
 136              	.LCFI5:
 137              		.cfi_restore_state
 138              		.loc 1 142 1 view .LVU22
 139 0022 0446     		mov	r4, r0
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 140              		.loc 1 96 5 is_stmt 1 view .LVU23
 141              	.LBB4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 142              		.loc 1 96 5 view .LVU24
 143 0024 0025     		movs	r5, #0
 144 0026 0095     		str	r5, [sp]
ARM GAS  /tmp/ccVBP8Dg.s 			page 6


  96:Core/Src/stm32f4xx_hal_msp.c **** 
 145              		.loc 1 96 5 view .LVU25
 146 0028 03F58C33 		add	r3, r3, #71680
 147 002c 5A6C     		ldr	r2, [r3, #68]
 148 002e 42F48072 		orr	r2, r2, #256
 149 0032 5A64     		str	r2, [r3, #68]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 150              		.loc 1 96 5 view .LVU26
 151 0034 5A6C     		ldr	r2, [r3, #68]
 152 0036 02F48072 		and	r2, r2, #256
 153 003a 0092     		str	r2, [sp]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 154              		.loc 1 96 5 view .LVU27
 155 003c 009A     		ldr	r2, [sp]
 156              	.LBE4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 157              		.loc 1 96 5 view .LVU28
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 158              		.loc 1 98 5 view .LVU29
 159              	.LBB5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 160              		.loc 1 98 5 view .LVU30
 161 003e 0195     		str	r5, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 162              		.loc 1 98 5 view .LVU31
 163 0040 1A6B     		ldr	r2, [r3, #48]
 164 0042 42F00102 		orr	r2, r2, #1
 165 0046 1A63     		str	r2, [r3, #48]
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 166              		.loc 1 98 5 view .LVU32
 167 0048 1A6B     		ldr	r2, [r3, #48]
 168 004a 02F00102 		and	r2, r2, #1
 169 004e 0192     		str	r2, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 170              		.loc 1 98 5 view .LVU33
 171 0050 019A     		ldr	r2, [sp, #4]
 172              	.LBE5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 173              		.loc 1 98 5 view .LVU34
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 174              		.loc 1 99 5 view .LVU35
 175              	.LBB6:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 176              		.loc 1 99 5 view .LVU36
 177 0052 0295     		str	r5, [sp, #8]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 178              		.loc 1 99 5 view .LVU37
 179 0054 1A6B     		ldr	r2, [r3, #48]
 180 0056 42F00202 		orr	r2, r2, #2
 181 005a 1A63     		str	r2, [r3, #48]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 182              		.loc 1 99 5 view .LVU38
 183 005c 1B6B     		ldr	r3, [r3, #48]
 184 005e 03F00203 		and	r3, r3, #2
 185 0062 0293     		str	r3, [sp, #8]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 186              		.loc 1 99 5 view .LVU39
ARM GAS  /tmp/ccVBP8Dg.s 			page 7


 187 0064 029B     		ldr	r3, [sp, #8]
 188              	.LBE6:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 189              		.loc 1 99 5 view .LVU40
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 190              		.loc 1 105 5 view .LVU41
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 191              		.loc 1 105 25 is_stmt 0 view .LVU42
 192 0066 8023     		movs	r3, #128
 193 0068 0393     		str	r3, [sp, #12]
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 194              		.loc 1 106 5 is_stmt 1 view .LVU43
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 195              		.loc 1 106 26 is_stmt 0 view .LVU44
 196 006a 0326     		movs	r6, #3
 197 006c 0496     		str	r6, [sp, #16]
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(PHASE_A_GPIO_Port, &GPIO_InitStruct);
 198              		.loc 1 107 5 is_stmt 1 view .LVU45
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 199              		.loc 1 108 5 view .LVU46
 200 006e 03A9     		add	r1, sp, #12
 201 0070 1748     		ldr	r0, .L11
 202              	.LVL3:
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 203              		.loc 1 108 5 is_stmt 0 view .LVU47
 204 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 205              	.LVL4:
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 206              		.loc 1 110 5 is_stmt 1 view .LVU48
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 207              		.loc 1 110 25 is_stmt 0 view .LVU49
 208 0076 0396     		str	r6, [sp, #12]
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 209              		.loc 1 111 5 is_stmt 1 view .LVU50
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 210              		.loc 1 111 26 is_stmt 0 view .LVU51
 211 0078 0496     		str	r6, [sp, #16]
 112:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 212              		.loc 1 112 5 is_stmt 1 view .LVU52
 112:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 213              		.loc 1 112 26 is_stmt 0 view .LVU53
 214 007a 0595     		str	r5, [sp, #20]
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 215              		.loc 1 113 5 is_stmt 1 view .LVU54
 216 007c 03A9     		add	r1, sp, #12
 217 007e 1548     		ldr	r0, .L11+4
 218 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 219              	.LVL5:
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 220              		.loc 1 117 5 view .LVU55
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 221              		.loc 1 117 24 is_stmt 0 view .LVU56
 222 0084 1448     		ldr	r0, .L11+8
 223 0086 154B     		ldr	r3, .L11+12
 224 0088 0360     		str	r3, [r0]
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 225              		.loc 1 118 5 is_stmt 1 view .LVU57
ARM GAS  /tmp/ccVBP8Dg.s 			page 8


 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 226              		.loc 1 118 28 is_stmt 0 view .LVU58
 227 008a 4560     		str	r5, [r0, #4]
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 228              		.loc 1 119 5 is_stmt 1 view .LVU59
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 229              		.loc 1 119 30 is_stmt 0 view .LVU60
 230 008c 8560     		str	r5, [r0, #8]
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 231              		.loc 1 120 5 is_stmt 1 view .LVU61
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 232              		.loc 1 120 30 is_stmt 0 view .LVU62
 233 008e C560     		str	r5, [r0, #12]
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 234              		.loc 1 121 5 is_stmt 1 view .LVU63
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 235              		.loc 1 121 27 is_stmt 0 view .LVU64
 236 0090 4FF48063 		mov	r3, #1024
 237 0094 0361     		str	r3, [r0, #16]
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 238              		.loc 1 122 5 is_stmt 1 view .LVU65
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 239              		.loc 1 122 40 is_stmt 0 view .LVU66
 240 0096 4FF40063 		mov	r3, #2048
 241 009a 4361     		str	r3, [r0, #20]
 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 242              		.loc 1 123 5 is_stmt 1 view .LVU67
 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 243              		.loc 1 123 37 is_stmt 0 view .LVU68
 244 009c 4FF40053 		mov	r3, #8192
 245 00a0 8361     		str	r3, [r0, #24]
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 246              		.loc 1 124 5 is_stmt 1 view .LVU69
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 247              		.loc 1 124 25 is_stmt 0 view .LVU70
 248 00a2 4FF48073 		mov	r3, #256
 249 00a6 C361     		str	r3, [r0, #28]
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 250              		.loc 1 125 5 is_stmt 1 view .LVU71
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 251              		.loc 1 125 29 is_stmt 0 view .LVU72
 252 00a8 0562     		str	r5, [r0, #32]
 126:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 253              		.loc 1 126 5 is_stmt 1 view .LVU73
 126:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 254              		.loc 1 126 29 is_stmt 0 view .LVU74
 255 00aa 4562     		str	r5, [r0, #36]
 127:Core/Src/stm32f4xx_hal_msp.c ****     {
 256              		.loc 1 127 5 is_stmt 1 view .LVU75
 127:Core/Src/stm32f4xx_hal_msp.c ****     {
 257              		.loc 1 127 9 is_stmt 0 view .LVU76
 258 00ac FFF7FEFF 		bl	HAL_DMA_Init
 259              	.LVL6:
 127:Core/Src/stm32f4xx_hal_msp.c ****     {
 260              		.loc 1 127 8 view .LVU77
 261 00b0 58B9     		cbnz	r0, .L10
 262              	.L7:
ARM GAS  /tmp/ccVBP8Dg.s 			page 9


 132:Core/Src/stm32f4xx_hal_msp.c **** 
 263              		.loc 1 132 5 is_stmt 1 view .LVU78
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 264              		.loc 1 132 5 view .LVU79
 265 00b2 094B     		ldr	r3, .L11+8
 266 00b4 A363     		str	r3, [r4, #56]
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 267              		.loc 1 132 5 view .LVU80
 268 00b6 9C63     		str	r4, [r3, #56]
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 269              		.loc 1 132 5 view .LVU81
 135:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 270              		.loc 1 135 5 view .LVU82
 271 00b8 0022     		movs	r2, #0
 272 00ba 1146     		mov	r1, r2
 273 00bc 1220     		movs	r0, #18
 274 00be FFF7FEFF 		bl	HAL_NVIC_SetPriority
 275              	.LVL7:
 136:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 276              		.loc 1 136 5 view .LVU83
 277 00c2 1220     		movs	r0, #18
 278 00c4 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 279              	.LVL8:
 280              		.loc 1 142 1 is_stmt 0 view .LVU84
 281 00c8 A9E7     		b	.L5
 282              	.L10:
 129:Core/Src/stm32f4xx_hal_msp.c ****     }
 283              		.loc 1 129 7 is_stmt 1 view .LVU85
 284 00ca FFF7FEFF 		bl	Error_Handler
 285              	.LVL9:
 286 00ce F0E7     		b	.L7
 287              	.L12:
 288              		.align	2
 289              	.L11:
 290 00d0 00000240 		.word	1073872896
 291 00d4 00040240 		.word	1073873920
 292 00d8 00000000 		.word	hdma_adc1
 293 00dc 10640240 		.word	1073898512
 294              		.cfi_endproc
 295              	.LFE221:
 297              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 298              		.align	1
 299              		.global	HAL_ADC_MspDeInit
 300              		.syntax unified
 301              		.thumb
 302              		.thumb_func
 304              	HAL_ADC_MspDeInit:
 305              	.LVL10:
 306              	.LFB222:
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 144:Core/Src/stm32f4xx_hal_msp.c **** /**
 145:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 146:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 147:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 148:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 149:Core/Src/stm32f4xx_hal_msp.c **** */
 150:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
ARM GAS  /tmp/ccVBP8Dg.s 			page 10


 151:Core/Src/stm32f4xx_hal_msp.c **** {
 307              		.loc 1 151 1 view -0
 308              		.cfi_startproc
 309              		@ args = 0, pretend = 0, frame = 0
 310              		@ frame_needed = 0, uses_anonymous_args = 0
 152:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 311              		.loc 1 152 3 view .LVU87
 312              		.loc 1 152 10 is_stmt 0 view .LVU88
 313 0000 0268     		ldr	r2, [r0]
 314              		.loc 1 152 5 view .LVU89
 315 0002 0D4B     		ldr	r3, .L20
 316 0004 9A42     		cmp	r2, r3
 317 0006 00D0     		beq	.L19
 318 0008 7047     		bx	lr
 319              	.L19:
 151:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 320              		.loc 1 151 1 view .LVU90
 321 000a 10B5     		push	{r4, lr}
 322              	.LCFI6:
 323              		.cfi_def_cfa_offset 8
 324              		.cfi_offset 4, -8
 325              		.cfi_offset 14, -4
 326 000c 0446     		mov	r4, r0
 153:Core/Src/stm32f4xx_hal_msp.c ****   {
 154:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 157:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 158:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 327              		.loc 1 158 5 is_stmt 1 view .LVU91
 328 000e 0B4A     		ldr	r2, .L20+4
 329 0010 536C     		ldr	r3, [r2, #68]
 330 0012 23F48073 		bic	r3, r3, #256
 331 0016 5364     		str	r3, [r2, #68]
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> ADC1_IN7
 162:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 163:Core/Src/stm32f4xx_hal_msp.c ****     PB1     ------> ADC1_IN9
 164:Core/Src/stm32f4xx_hal_msp.c ****     */
 165:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(PHASE_A_GPIO_Port, PHASE_A_Pin);
 332              		.loc 1 165 5 view .LVU92
 333 0018 8021     		movs	r1, #128
 334 001a 0948     		ldr	r0, .L20+8
 335              	.LVL11:
 336              		.loc 1 165 5 is_stmt 0 view .LVU93
 337 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 338              	.LVL12:
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 167:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, PHASE_B_Pin|PHASE_C_Pin);
 339              		.loc 1 167 5 is_stmt 1 view .LVU94
 340 0020 0321     		movs	r1, #3
 341 0022 0848     		ldr	r0, .L20+12
 342 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 343              	.LVL13:
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 169:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
ARM GAS  /tmp/ccVBP8Dg.s 			page 11


 170:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 344              		.loc 1 170 5 view .LVU95
 345 0028 A06B     		ldr	r0, [r4, #56]
 346 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 347              	.LVL14:
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 173:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC_IRQn);
 348              		.loc 1 173 5 view .LVU96
 349 002e 1220     		movs	r0, #18
 350 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 351              	.LVL15:
 174:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 176:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 177:Core/Src/stm32f4xx_hal_msp.c ****   }
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 179:Core/Src/stm32f4xx_hal_msp.c **** }
 352              		.loc 1 179 1 is_stmt 0 view .LVU97
 353 0034 10BD     		pop	{r4, pc}
 354              	.LVL16:
 355              	.L21:
 356              		.loc 1 179 1 view .LVU98
 357 0036 00BF     		.align	2
 358              	.L20:
 359 0038 00200140 		.word	1073815552
 360 003c 00380240 		.word	1073887232
 361 0040 00000240 		.word	1073872896
 362 0044 00040240 		.word	1073873920
 363              		.cfi_endproc
 364              	.LFE222:
 366              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 367              		.align	1
 368              		.global	HAL_TIM_Base_MspInit
 369              		.syntax unified
 370              		.thumb
 371              		.thumb_func
 373              	HAL_TIM_Base_MspInit:
 374              	.LVL17:
 375              	.LFB223:
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c **** /**
 182:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 183:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 184:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 185:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 186:Core/Src/stm32f4xx_hal_msp.c **** */
 187:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 188:Core/Src/stm32f4xx_hal_msp.c **** {
 376              		.loc 1 188 1 is_stmt 1 view -0
 377              		.cfi_startproc
 378              		@ args = 0, pretend = 0, frame = 8
 379              		@ frame_needed = 0, uses_anonymous_args = 0
 189:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 380              		.loc 1 189 3 view .LVU100
 381              		.loc 1 189 15 is_stmt 0 view .LVU101
 382 0000 0368     		ldr	r3, [r0]
ARM GAS  /tmp/ccVBP8Dg.s 			page 12


 383              		.loc 1 189 5 view .LVU102
 384 0002 B3F1804F 		cmp	r3, #1073741824
 385 0006 00D0     		beq	.L28
 386 0008 7047     		bx	lr
 387              	.L28:
 188:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 388              		.loc 1 188 1 view .LVU103
 389 000a 00B5     		push	{lr}
 390              	.LCFI7:
 391              		.cfi_def_cfa_offset 4
 392              		.cfi_offset 14, -4
 393 000c 83B0     		sub	sp, sp, #12
 394              	.LCFI8:
 395              		.cfi_def_cfa_offset 16
 190:Core/Src/stm32f4xx_hal_msp.c ****   {
 191:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 194:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 195:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 396              		.loc 1 195 5 is_stmt 1 view .LVU104
 397              	.LBB7:
 398              		.loc 1 195 5 view .LVU105
 399 000e 0021     		movs	r1, #0
 400 0010 0191     		str	r1, [sp, #4]
 401              		.loc 1 195 5 view .LVU106
 402 0012 03F50E33 		add	r3, r3, #145408
 403 0016 1A6C     		ldr	r2, [r3, #64]
 404 0018 42F00102 		orr	r2, r2, #1
 405 001c 1A64     		str	r2, [r3, #64]
 406              		.loc 1 195 5 view .LVU107
 407 001e 1B6C     		ldr	r3, [r3, #64]
 408 0020 03F00103 		and	r3, r3, #1
 409 0024 0193     		str	r3, [sp, #4]
 410              		.loc 1 195 5 view .LVU108
 411 0026 019B     		ldr	r3, [sp, #4]
 412              	.LBE7:
 413              		.loc 1 195 5 view .LVU109
 196:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 197:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 414              		.loc 1 197 5 view .LVU110
 415 0028 0A46     		mov	r2, r1
 416 002a 1C20     		movs	r0, #28
 417              	.LVL18:
 418              		.loc 1 197 5 is_stmt 0 view .LVU111
 419 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 420              	.LVL19:
 198:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 421              		.loc 1 198 5 is_stmt 1 view .LVU112
 422 0030 1C20     		movs	r0, #28
 423 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 424              	.LVL20:
 199:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 201:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 202:Core/Src/stm32f4xx_hal_msp.c ****   }
 203:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccVBP8Dg.s 			page 13


 204:Core/Src/stm32f4xx_hal_msp.c **** }
 425              		.loc 1 204 1 is_stmt 0 view .LVU113
 426 0036 03B0     		add	sp, sp, #12
 427              	.LCFI9:
 428              		.cfi_def_cfa_offset 4
 429              		@ sp needed
 430 0038 5DF804FB 		ldr	pc, [sp], #4
 431              		.cfi_endproc
 432              	.LFE223:
 434              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 435              		.align	1
 436              		.global	HAL_TIM_Base_MspDeInit
 437              		.syntax unified
 438              		.thumb
 439              		.thumb_func
 441              	HAL_TIM_Base_MspDeInit:
 442              	.LVL21:
 443              	.LFB224:
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c **** /**
 207:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 208:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 209:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 210:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 211:Core/Src/stm32f4xx_hal_msp.c **** */
 212:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 213:Core/Src/stm32f4xx_hal_msp.c **** {
 444              		.loc 1 213 1 is_stmt 1 view -0
 445              		.cfi_startproc
 446              		@ args = 0, pretend = 0, frame = 0
 447              		@ frame_needed = 0, uses_anonymous_args = 0
 448              		.loc 1 213 1 is_stmt 0 view .LVU115
 449 0000 08B5     		push	{r3, lr}
 450              	.LCFI10:
 451              		.cfi_def_cfa_offset 8
 452              		.cfi_offset 3, -8
 453              		.cfi_offset 14, -4
 214:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 454              		.loc 1 214 3 is_stmt 1 view .LVU116
 455              		.loc 1 214 15 is_stmt 0 view .LVU117
 456 0002 0368     		ldr	r3, [r0]
 457              		.loc 1 214 5 view .LVU118
 458 0004 B3F1804F 		cmp	r3, #1073741824
 459 0008 00D0     		beq	.L32
 460              	.LVL22:
 461              	.L29:
 215:Core/Src/stm32f4xx_hal_msp.c ****   {
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 218:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 219:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 220:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 222:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 223:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 224:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 225:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccVBP8Dg.s 			page 14


 226:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 227:Core/Src/stm32f4xx_hal_msp.c ****   }
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 229:Core/Src/stm32f4xx_hal_msp.c **** }
 462              		.loc 1 229 1 view .LVU119
 463 000a 08BD     		pop	{r3, pc}
 464              	.LVL23:
 465              	.L32:
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 466              		.loc 1 220 5 is_stmt 1 view .LVU120
 467 000c 044A     		ldr	r2, .L33
 468 000e 136C     		ldr	r3, [r2, #64]
 469 0010 23F00103 		bic	r3, r3, #1
 470 0014 1364     		str	r3, [r2, #64]
 223:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 471              		.loc 1 223 5 view .LVU121
 472 0016 1C20     		movs	r0, #28
 473              	.LVL24:
 223:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 474              		.loc 1 223 5 is_stmt 0 view .LVU122
 475 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 476              	.LVL25:
 477              		.loc 1 229 1 view .LVU123
 478 001c F5E7     		b	.L29
 479              	.L34:
 480 001e 00BF     		.align	2
 481              	.L33:
 482 0020 00380240 		.word	1073887232
 483              		.cfi_endproc
 484              	.LFE224:
 486              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 487              		.align	1
 488              		.global	HAL_UART_MspInit
 489              		.syntax unified
 490              		.thumb
 491              		.thumb_func
 493              	HAL_UART_MspInit:
 494              	.LVL26:
 495              	.LFB225:
 230:Core/Src/stm32f4xx_hal_msp.c **** 
 231:Core/Src/stm32f4xx_hal_msp.c **** /**
 232:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 233:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 234:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 235:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 236:Core/Src/stm32f4xx_hal_msp.c **** */
 237:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 238:Core/Src/stm32f4xx_hal_msp.c **** {
 496              		.loc 1 238 1 is_stmt 1 view -0
 497              		.cfi_startproc
 498              		@ args = 0, pretend = 0, frame = 32
 499              		@ frame_needed = 0, uses_anonymous_args = 0
 500              		.loc 1 238 1 is_stmt 0 view .LVU125
 501 0000 00B5     		push	{lr}
 502              	.LCFI11:
 503              		.cfi_def_cfa_offset 4
 504              		.cfi_offset 14, -4
ARM GAS  /tmp/ccVBP8Dg.s 			page 15


 505 0002 89B0     		sub	sp, sp, #36
 506              	.LCFI12:
 507              		.cfi_def_cfa_offset 40
 239:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 508              		.loc 1 239 3 is_stmt 1 view .LVU126
 509              		.loc 1 239 20 is_stmt 0 view .LVU127
 510 0004 0023     		movs	r3, #0
 511 0006 0393     		str	r3, [sp, #12]
 512 0008 0493     		str	r3, [sp, #16]
 513 000a 0593     		str	r3, [sp, #20]
 514 000c 0693     		str	r3, [sp, #24]
 515 000e 0793     		str	r3, [sp, #28]
 240:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 516              		.loc 1 240 3 is_stmt 1 view .LVU128
 517              		.loc 1 240 11 is_stmt 0 view .LVU129
 518 0010 0268     		ldr	r2, [r0]
 519              		.loc 1 240 5 view .LVU130
 520 0012 03F18043 		add	r3, r3, #1073741824
 521 0016 03F58833 		add	r3, r3, #69632
 522 001a 9A42     		cmp	r2, r3
 523 001c 02D0     		beq	.L38
 524              	.LVL27:
 525              	.L35:
 241:Core/Src/stm32f4xx_hal_msp.c ****   {
 242:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 243:Core/Src/stm32f4xx_hal_msp.c **** 
 244:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 245:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 246:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 248:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 249:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 250:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 251:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 252:Core/Src/stm32f4xx_hal_msp.c ****     */
 253:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 255:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 256:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 257:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 258:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 259:Core/Src/stm32f4xx_hal_msp.c **** 
 260:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 261:Core/Src/stm32f4xx_hal_msp.c **** 
 262:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 263:Core/Src/stm32f4xx_hal_msp.c ****   }
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 265:Core/Src/stm32f4xx_hal_msp.c **** }
 526              		.loc 1 265 1 view .LVU131
 527 001e 09B0     		add	sp, sp, #36
 528              	.LCFI13:
 529              		.cfi_remember_state
 530              		.cfi_def_cfa_offset 4
 531              		@ sp needed
 532 0020 5DF804FB 		ldr	pc, [sp], #4
 533              	.LVL28:
 534              	.L38:
ARM GAS  /tmp/ccVBP8Dg.s 			page 16


 535              	.LCFI14:
 536              		.cfi_restore_state
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 537              		.loc 1 246 5 is_stmt 1 view .LVU132
 538              	.LBB8:
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 539              		.loc 1 246 5 view .LVU133
 540 0024 0021     		movs	r1, #0
 541 0026 0191     		str	r1, [sp, #4]
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 542              		.loc 1 246 5 view .LVU134
 543 0028 03F59433 		add	r3, r3, #75776
 544 002c 5A6C     		ldr	r2, [r3, #68]
 545 002e 42F01002 		orr	r2, r2, #16
 546 0032 5A64     		str	r2, [r3, #68]
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 547              		.loc 1 246 5 view .LVU135
 548 0034 5A6C     		ldr	r2, [r3, #68]
 549 0036 02F01002 		and	r2, r2, #16
 550 003a 0192     		str	r2, [sp, #4]
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 551              		.loc 1 246 5 view .LVU136
 552 003c 019A     		ldr	r2, [sp, #4]
 553              	.LBE8:
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 554              		.loc 1 246 5 view .LVU137
 248:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 555              		.loc 1 248 5 view .LVU138
 556              	.LBB9:
 248:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 557              		.loc 1 248 5 view .LVU139
 558 003e 0291     		str	r1, [sp, #8]
 248:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 559              		.loc 1 248 5 view .LVU140
 560 0040 1A6B     		ldr	r2, [r3, #48]
 561 0042 42F00102 		orr	r2, r2, #1
 562 0046 1A63     		str	r2, [r3, #48]
 248:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 563              		.loc 1 248 5 view .LVU141
 564 0048 1B6B     		ldr	r3, [r3, #48]
 565 004a 03F00103 		and	r3, r3, #1
 566 004e 0293     		str	r3, [sp, #8]
 248:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 567              		.loc 1 248 5 view .LVU142
 568 0050 029B     		ldr	r3, [sp, #8]
 569              	.LBE9:
 248:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 570              		.loc 1 248 5 view .LVU143
 253:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 571              		.loc 1 253 5 view .LVU144
 253:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 572              		.loc 1 253 25 is_stmt 0 view .LVU145
 573 0052 4FF4C063 		mov	r3, #1536
 574 0056 0393     		str	r3, [sp, #12]
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 575              		.loc 1 254 5 is_stmt 1 view .LVU146
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccVBP8Dg.s 			page 17


 576              		.loc 1 254 26 is_stmt 0 view .LVU147
 577 0058 0223     		movs	r3, #2
 578 005a 0493     		str	r3, [sp, #16]
 255:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 579              		.loc 1 255 5 is_stmt 1 view .LVU148
 256:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 580              		.loc 1 256 5 view .LVU149
 256:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 581              		.loc 1 256 27 is_stmt 0 view .LVU150
 582 005c 0323     		movs	r3, #3
 583 005e 0693     		str	r3, [sp, #24]
 257:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 584              		.loc 1 257 5 is_stmt 1 view .LVU151
 257:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 585              		.loc 1 257 31 is_stmt 0 view .LVU152
 586 0060 0723     		movs	r3, #7
 587 0062 0793     		str	r3, [sp, #28]
 258:Core/Src/stm32f4xx_hal_msp.c **** 
 588              		.loc 1 258 5 is_stmt 1 view .LVU153
 589 0064 03A9     		add	r1, sp, #12
 590 0066 0248     		ldr	r0, .L39
 591              	.LVL29:
 258:Core/Src/stm32f4xx_hal_msp.c **** 
 592              		.loc 1 258 5 is_stmt 0 view .LVU154
 593 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 594              	.LVL30:
 595              		.loc 1 265 1 view .LVU155
 596 006c D7E7     		b	.L35
 597              	.L40:
 598 006e 00BF     		.align	2
 599              	.L39:
 600 0070 00000240 		.word	1073872896
 601              		.cfi_endproc
 602              	.LFE225:
 604              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 605              		.align	1
 606              		.global	HAL_UART_MspDeInit
 607              		.syntax unified
 608              		.thumb
 609              		.thumb_func
 611              	HAL_UART_MspDeInit:
 612              	.LVL31:
 613              	.LFB226:
 266:Core/Src/stm32f4xx_hal_msp.c **** 
 267:Core/Src/stm32f4xx_hal_msp.c **** /**
 268:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 269:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 270:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 271:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 272:Core/Src/stm32f4xx_hal_msp.c **** */
 273:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 274:Core/Src/stm32f4xx_hal_msp.c **** {
 614              		.loc 1 274 1 is_stmt 1 view -0
 615              		.cfi_startproc
 616              		@ args = 0, pretend = 0, frame = 0
 617              		@ frame_needed = 0, uses_anonymous_args = 0
 618              		.loc 1 274 1 is_stmt 0 view .LVU157
ARM GAS  /tmp/ccVBP8Dg.s 			page 18


 619 0000 08B5     		push	{r3, lr}
 620              	.LCFI15:
 621              		.cfi_def_cfa_offset 8
 622              		.cfi_offset 3, -8
 623              		.cfi_offset 14, -4
 275:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 624              		.loc 1 275 3 is_stmt 1 view .LVU158
 625              		.loc 1 275 11 is_stmt 0 view .LVU159
 626 0002 0268     		ldr	r2, [r0]
 627              		.loc 1 275 5 view .LVU160
 628 0004 074B     		ldr	r3, .L45
 629 0006 9A42     		cmp	r2, r3
 630 0008 00D0     		beq	.L44
 631              	.LVL32:
 632              	.L41:
 276:Core/Src/stm32f4xx_hal_msp.c ****   {
 277:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 278:Core/Src/stm32f4xx_hal_msp.c **** 
 279:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 280:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 281:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 282:Core/Src/stm32f4xx_hal_msp.c **** 
 283:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 284:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 285:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 286:Core/Src/stm32f4xx_hal_msp.c ****     */
 287:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 288:Core/Src/stm32f4xx_hal_msp.c **** 
 289:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 290:Core/Src/stm32f4xx_hal_msp.c **** 
 291:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 292:Core/Src/stm32f4xx_hal_msp.c ****   }
 293:Core/Src/stm32f4xx_hal_msp.c **** 
 294:Core/Src/stm32f4xx_hal_msp.c **** }
 633              		.loc 1 294 1 view .LVU161
 634 000a 08BD     		pop	{r3, pc}
 635              	.LVL33:
 636              	.L44:
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 637              		.loc 1 281 5 is_stmt 1 view .LVU162
 638 000c 064A     		ldr	r2, .L45+4
 639 000e 536C     		ldr	r3, [r2, #68]
 640 0010 23F01003 		bic	r3, r3, #16
 641 0014 5364     		str	r3, [r2, #68]
 287:Core/Src/stm32f4xx_hal_msp.c **** 
 642              		.loc 1 287 5 view .LVU163
 643 0016 4FF4C061 		mov	r1, #1536
 644 001a 0448     		ldr	r0, .L45+8
 645              	.LVL34:
 287:Core/Src/stm32f4xx_hal_msp.c **** 
 646              		.loc 1 287 5 is_stmt 0 view .LVU164
 647 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 648              	.LVL35:
 649              		.loc 1 294 1 view .LVU165
 650 0020 F3E7     		b	.L41
 651              	.L46:
 652 0022 00BF     		.align	2
ARM GAS  /tmp/ccVBP8Dg.s 			page 19


 653              	.L45:
 654 0024 00100140 		.word	1073811456
 655 0028 00380240 		.word	1073887232
 656 002c 00000240 		.word	1073872896
 657              		.cfi_endproc
 658              	.LFE226:
 660              		.text
 661              	.Letext0:
 662              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 663              		.file 3 "/nix/store/i3m8xrhhnb7l83cpwdd9rlkcglpnxkw8-gcc-arm-embedded-12.3.rel1/arm-none-eabi/incl
 664              		.file 4 "/nix/store/i3m8xrhhnb7l83cpwdd9rlkcglpnxkw8-gcc-arm-embedded-12.3.rel1/arm-none-eabi/incl
 665              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 666              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 667              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 668              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 669              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 670              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 671              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 672              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 673              		.file 13 "Core/Inc/main.h"
ARM GAS  /tmp/ccVBP8Dg.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
     /tmp/ccVBP8Dg.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/ccVBP8Dg.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccVBP8Dg.s:80     .text.HAL_MspInit:00000034 $d
     /tmp/ccVBP8Dg.s:85     .text.HAL_ADC_MspInit:00000000 $t
     /tmp/ccVBP8Dg.s:91     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
     /tmp/ccVBP8Dg.s:290    .text.HAL_ADC_MspInit:000000d0 $d
     /tmp/ccVBP8Dg.s:298    .text.HAL_ADC_MspDeInit:00000000 $t
     /tmp/ccVBP8Dg.s:304    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
     /tmp/ccVBP8Dg.s:359    .text.HAL_ADC_MspDeInit:00000038 $d
     /tmp/ccVBP8Dg.s:367    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/ccVBP8Dg.s:373    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/ccVBP8Dg.s:435    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/ccVBP8Dg.s:441    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/ccVBP8Dg.s:482    .text.HAL_TIM_Base_MspDeInit:00000020 $d
     /tmp/ccVBP8Dg.s:487    .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccVBP8Dg.s:493    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccVBP8Dg.s:600    .text.HAL_UART_MspInit:00000070 $d
     /tmp/ccVBP8Dg.s:605    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccVBP8Dg.s:611    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccVBP8Dg.s:654    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
