

================================================================
== Vitis HLS Report for 'Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4'
================================================================
* Date:           Wed May 25 23:55:44 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  2.915 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  1.020 us|  1.020 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_3_VITIS_LOOP_40_4  |       32|       32|         3|          2|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     142|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     160|    -|
|Register         |        -|     -|     157|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     157|     302|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln39_1_fu_160_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln39_fu_172_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln40_fu_232_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln46_fu_216_p2       |         +|   0|  0|  12|           4|           4|
    |icmp_ln39_fu_154_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln40_fu_178_p2      |      icmp|   0|  0|   9|           3|           4|
    |or_ln39_fu_313_p2        |        or|   0|  0|   3|           3|           1|
    |or_ln47_fu_288_p2        |        or|   0|  0|   3|           3|           1|
    |select_ln39_1_fu_192_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln39_fu_184_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln47_fu_277_p2       |       xor|   0|  0|  65|          64|          65|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 142|          96|          90|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |H_rvd_address0                          |  14|          3|    6|         18|
    |H_rvd_address1                          |  14|          3|    6|         18|
    |H_rvd_d0                                |  14|          3|   64|        192|
    |H_rvd_d1                                |  14|          3|   64|        192|
    |ap_NS_fsm                               |  14|          3|    1|          3|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten11_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load                 |   9|          2|    3|          6|
    |i_fu_60                                 |   9|          2|    3|          6|
    |indvar_flatten11_fu_64                  |   9|          2|    5|         10|
    |j_fu_56                                 |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 160|         35|  167|        475|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |Hi_load_reg_407              |  64|   0|   64|          0|
    |Hr_load_reg_402              |  64|   0|   64|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_60                      |   3|   0|    3|          0|
    |icmp_ln39_reg_366            |   1|   0|    1|          0|
    |indvar_flatten11_fu_64       |   5|   0|    5|          0|
    |j_fu_56                      |   3|   0|    3|          0|
    |or_ln47_reg_412              |   2|   0|    3|          1|
    |select_ln39_1_reg_375        |   3|   0|    3|          0|
    |select_ln39_reg_370          |   3|   0|    3|          0|
    |trunc_ln46_1_reg_396         |   2|   0|    2|          0|
    |trunc_ln46_reg_380           |   2|   0|    2|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 157|   0|  158|          1|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+----------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4|  return value|
|Hr_address0     |  out|    4|   ap_memory|                                                 Hr|         array|
|Hr_ce0          |  out|    1|   ap_memory|                                                 Hr|         array|
|Hr_q0           |   in|   64|   ap_memory|                                                 Hr|         array|
|Hi_address0     |  out|    4|   ap_memory|                                                 Hi|         array|
|Hi_ce0          |  out|    1|   ap_memory|                                                 Hi|         array|
|Hi_q0           |   in|   64|   ap_memory|                                                 Hi|         array|
|H_rvd_address0  |  out|    6|   ap_memory|                                              H_rvd|         array|
|H_rvd_ce0       |  out|    1|   ap_memory|                                              H_rvd|         array|
|H_rvd_we0       |  out|    1|   ap_memory|                                              H_rvd|         array|
|H_rvd_d0        |  out|   64|   ap_memory|                                              H_rvd|         array|
|H_rvd_address1  |  out|    6|   ap_memory|                                              H_rvd|         array|
|H_rvd_ce1       |  out|    1|   ap_memory|                                              H_rvd|         array|
|H_rvd_we1       |  out|    1|   ap_memory|                                              H_rvd|         array|
|H_rvd_d1        |  out|   64|   ap_memory|                                              H_rvd|         array|
+----------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten11 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten11"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten11_load = load i5 %indvar_flatten11" [src/Rayleigh.cpp:39]   --->   Operation 13 'load' 'indvar_flatten11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.75ns)   --->   "%icmp_ln39 = icmp_eq  i5 %indvar_flatten11_load, i5 16" [src/Rayleigh.cpp:39]   --->   Operation 15 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln39_1 = add i5 %indvar_flatten11_load, i5 1" [src/Rayleigh.cpp:39]   --->   Operation 16 'add' 'add_ln39_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.preheader, void %codeRepl.preheader.exitStub" [src/Rayleigh.cpp:39]   --->   Operation 17 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [src/Rayleigh.cpp:40]   --->   Operation 18 'load' 'j_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [src/Rayleigh.cpp:39]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.67ns)   --->   "%add_ln39 = add i3 %i_load, i3 1" [src/Rayleigh.cpp:39]   --->   Operation 20 'add' 'add_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.58ns)   --->   "%icmp_ln40 = icmp_eq  i3 %j_load, i3 4" [src/Rayleigh.cpp:40]   --->   Operation 21 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.20ns)   --->   "%select_ln39 = select i1 %icmp_ln40, i3 0, i3 %j_load" [src/Rayleigh.cpp:39]   --->   Operation 22 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.20ns)   --->   "%select_ln39_1 = select i1 %icmp_ln40, i3 %add_ln39, i3 %i_load" [src/Rayleigh.cpp:39]   --->   Operation 23 'select' 'select_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i3 %select_ln39_1" [src/Rayleigh.cpp:46]   --->   Operation 24 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_45_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln46, i2 0" [src/Rayleigh.cpp:39]   --->   Operation 25 'bitconcatenate' 'tmp_45_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i3 %select_ln39" [src/Rayleigh.cpp:46]   --->   Operation 26 'zext' 'zext_ln46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%add_ln46 = add i4 %tmp_45_cast, i4 %zext_ln46" [src/Rayleigh.cpp:46]   --->   Operation 27 'add' 'add_ln46' <Predicate = (!icmp_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i4 %add_ln46" [src/Rayleigh.cpp:46]   --->   Operation 28 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Hr_addr = getelementptr i64 %Hr, i64 0, i64 %zext_ln46_2" [src/Rayleigh.cpp:46]   --->   Operation 29 'getelementptr' 'Hr_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%Hi_addr = getelementptr i64 %Hi, i64 0, i64 %zext_ln46_2" [src/Rayleigh.cpp:47]   --->   Operation 30 'getelementptr' 'Hi_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%Hr_load = load i4 %Hr_addr" [src/Rayleigh.cpp:46]   --->   Operation 31 'load' 'Hr_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i3 %select_ln39" [src/Rayleigh.cpp:46]   --->   Operation 32 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%Hi_load = load i4 %Hi_addr" [src/Rayleigh.cpp:47]   --->   Operation 33 'load' 'Hi_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (0.67ns)   --->   "%add_ln40 = add i3 %select_ln39, i3 1" [src/Rayleigh.cpp:40]   --->   Operation 34 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln39 = store i5 %add_ln39_1, i5 %indvar_flatten11" [src/Rayleigh.cpp:39]   --->   Operation 35 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln39 = store i3 %select_ln39_1, i3 %i" [src/Rayleigh.cpp:39]   --->   Operation 36 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln40 = store i3 %add_ln40, i3 %j" [src/Rayleigh.cpp:40]   --->   Operation 37 'store' 'store_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.85>
ST_2 : Operation 38 [1/2] (1.23ns)   --->   "%Hr_load = load i4 %Hr_addr" [src/Rayleigh.cpp:46]   --->   Operation 38 'load' 'Hr_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln46 = shl i3 %select_ln39, i3 1" [src/Rayleigh.cpp:46]   --->   Operation 39 'shl' 'shl_ln46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i2.i1, i2 %trunc_ln46, i1 0, i2 %trunc_ln46_1, i1 0" [src/Rayleigh.cpp:46]   --->   Operation 40 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i6 %tmp_s" [src/Rayleigh.cpp:46]   --->   Operation 41 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%H_rvd_addr = getelementptr i64 %H_rvd, i64 0, i64 %zext_ln46_1" [src/Rayleigh.cpp:46]   --->   Operation 42 'getelementptr' 'H_rvd_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.23ns)   --->   "%store_ln46 = store i64 %Hr_load, i6 %H_rvd_addr" [src/Rayleigh.cpp:46]   --->   Operation 43 'store' 'store_ln46' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%Hi_load = load i4 %Hi_addr" [src/Rayleigh.cpp:47]   --->   Operation 44 'load' 'Hi_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i64 %Hi_load" [src/Rayleigh.cpp:47]   --->   Operation 45 'bitcast' 'bitcast_ln47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.37ns)   --->   "%xor_ln47 = xor i64 %bitcast_ln47, i64 9223372036854775808" [src/Rayleigh.cpp:47]   --->   Operation 46 'xor' 'xor_ln47' <Predicate = (!icmp_ln39)> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln47_1 = bitcast i64 %xor_ln47" [src/Rayleigh.cpp:47]   --->   Operation 47 'bitcast' 'bitcast_ln47_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln47 = or i3 %shl_ln46, i3 1" [src/Rayleigh.cpp:47]   --->   Operation 48 'or' 'or_ln47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i3, i2 %trunc_ln46, i1 0, i3 %or_ln47" [src/Rayleigh.cpp:47]   --->   Operation 49 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i6 %tmp_11" [src/Rayleigh.cpp:47]   --->   Operation 50 'zext' 'zext_ln47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%H_rvd_addr_9 = getelementptr i64 %H_rvd, i64 0, i64 %zext_ln47" [src/Rayleigh.cpp:47]   --->   Operation 51 'getelementptr' 'H_rvd_addr_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln47 = store i64 %bitcast_ln47_1, i6 %H_rvd_addr_9" [src/Rayleigh.cpp:47]   --->   Operation 52 'store' 'store_ln47' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_39_3_VITIS_LOOP_40_4_str"   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln39 = shl i3 %select_ln39_1, i3 1" [src/Rayleigh.cpp:39]   --->   Operation 55 'shl' 'shl_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln39 = or i3 %shl_ln39, i3 1" [src/Rayleigh.cpp:39]   --->   Operation 56 'or' 'or_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/Rayleigh.cpp:23]   --->   Operation 58 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i2.i1, i3 %or_ln39, i2 %trunc_ln46_1, i1 0" [src/Rayleigh.cpp:48]   --->   Operation 59 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i6 %tmp_10" [src/Rayleigh.cpp:48]   --->   Operation 60 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%H_rvd_addr_8 = getelementptr i64 %H_rvd, i64 0, i64 %zext_ln48" [src/Rayleigh.cpp:48]   --->   Operation 61 'getelementptr' 'H_rvd_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %or_ln39, i3 %or_ln47" [src/Rayleigh.cpp:49]   --->   Operation 62 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i6 %tmp_12" [src/Rayleigh.cpp:49]   --->   Operation 63 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%H_rvd_addr_10 = getelementptr i64 %H_rvd, i64 0, i64 %zext_ln49" [src/Rayleigh.cpp:49]   --->   Operation 64 'getelementptr' 'H_rvd_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.23ns)   --->   "%store_ln48 = store i64 %Hi_load, i6 %H_rvd_addr_8" [src/Rayleigh.cpp:48]   --->   Operation 65 'store' 'store_ln48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln49 = store i64 %Hr_load, i6 %H_rvd_addr_10" [src/Rayleigh.cpp:49]   --->   Operation 66 'store' 'store_ln49' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 67 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Hr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Hi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ H_rvd]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0100]
i                     (alloca           ) [ 0100]
indvar_flatten11      (alloca           ) [ 0100]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten11_load (load             ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
icmp_ln39             (icmp             ) [ 0110]
add_ln39_1            (add              ) [ 0000]
br_ln39               (br               ) [ 0000]
j_load                (load             ) [ 0000]
i_load                (load             ) [ 0000]
add_ln39              (add              ) [ 0000]
icmp_ln40             (icmp             ) [ 0000]
select_ln39           (select           ) [ 0010]
select_ln39_1         (select           ) [ 0111]
trunc_ln46            (trunc            ) [ 0010]
tmp_45_cast           (bitconcatenate   ) [ 0000]
zext_ln46             (zext             ) [ 0000]
add_ln46              (add              ) [ 0000]
zext_ln46_2           (zext             ) [ 0000]
Hr_addr               (getelementptr    ) [ 0010]
Hi_addr               (getelementptr    ) [ 0010]
trunc_ln46_1          (trunc            ) [ 0111]
add_ln40              (add              ) [ 0000]
store_ln39            (store            ) [ 0000]
store_ln39            (store            ) [ 0000]
store_ln40            (store            ) [ 0000]
Hr_load               (load             ) [ 0101]
shl_ln46              (shl              ) [ 0000]
tmp_s                 (bitconcatenate   ) [ 0000]
zext_ln46_1           (zext             ) [ 0000]
H_rvd_addr            (getelementptr    ) [ 0000]
store_ln46            (store            ) [ 0000]
Hi_load               (load             ) [ 0101]
bitcast_ln47          (bitcast          ) [ 0000]
xor_ln47              (xor              ) [ 0000]
bitcast_ln47_1        (bitcast          ) [ 0000]
or_ln47               (or               ) [ 0101]
tmp_11                (bitconcatenate   ) [ 0000]
zext_ln47             (zext             ) [ 0000]
H_rvd_addr_9          (getelementptr    ) [ 0000]
store_ln47            (store            ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
empty                 (speclooptripcount) [ 0000]
shl_ln39              (shl              ) [ 0000]
or_ln39               (or               ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
specloopname_ln23     (specloopname     ) [ 0000]
tmp_10                (bitconcatenate   ) [ 0000]
zext_ln48             (zext             ) [ 0000]
H_rvd_addr_8          (getelementptr    ) [ 0000]
tmp_12                (bitconcatenate   ) [ 0000]
zext_ln49             (zext             ) [ 0000]
H_rvd_addr_10         (getelementptr    ) [ 0000]
store_ln48            (store            ) [ 0000]
store_ln49            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Hr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Hr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Hi">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Hi"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="H_rvd">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_rvd"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i1.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_39_3_VITIS_LOOP_40_4_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="j_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten11_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten11/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="Hr_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Hr_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="Hi_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="64" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="4" slack="0"/>
<pin id="79" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Hi_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Hr_load/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Hi_load/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="H_rvd_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="6" slack="0"/>
<pin id="98" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="6" slack="0"/>
<pin id="103" dir="0" index="1" bw="64" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="106" dir="0" index="4" bw="6" slack="0"/>
<pin id="107" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="109" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 store_ln47/2 store_ln48/3 store_ln49/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="H_rvd_addr_9_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="6" slack="0"/>
<pin id="116" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr_9/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="H_rvd_addr_8_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr_8/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="H_rvd_addr_10_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="6" slack="0"/>
<pin id="131" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_rvd_addr_10/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="5" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="3" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvar_flatten11_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="0"/>
<pin id="153" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten11_load/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln39_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln39_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="j_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="i_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln39_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln40_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="3" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln39_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="3" slack="0"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="select_ln39_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="0"/>
<pin id="195" dir="0" index="2" bw="3" slack="0"/>
<pin id="196" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln46_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_45_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="2" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln46_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln46_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="3" slack="0"/>
<pin id="219" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln46_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln46_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln40_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln39_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="0" index="1" bw="5" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln39_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="0" index="1" bw="3" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln40_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="3" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="shl_ln46_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="1"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln46/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_s_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="2" slack="1"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="0" index="3" bw="2" slack="1"/>
<pin id="263" dir="0" index="4" bw="1" slack="0"/>
<pin id="264" dir="1" index="5" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln46_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="bitcast_ln47_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="xor_ln47_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="bitcast_ln47_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_1/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="or_ln47_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="0"/>
<pin id="290" dir="0" index="1" bw="3" slack="0"/>
<pin id="291" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_11_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="0" index="1" bw="2" slack="1"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="0" index="3" bw="3" slack="0"/>
<pin id="299" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln47_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="shl_ln39_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="2"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln39/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="or_ln39_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="0" index="1" bw="3" slack="0"/>
<pin id="316" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_10_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="0" index="1" bw="3" slack="0"/>
<pin id="322" dir="0" index="2" bw="2" slack="2"/>
<pin id="323" dir="0" index="3" bw="1" slack="0"/>
<pin id="324" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln48_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_12_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="0" index="2" bw="3" slack="1"/>
<pin id="337" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln49_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/3 "/>
</bind>
</comp>

<comp id="345" class="1005" name="j_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="352" class="1005" name="i_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="359" class="1005" name="indvar_flatten11_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="0"/>
<pin id="361" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten11 "/>
</bind>
</comp>

<comp id="366" class="1005" name="icmp_ln39_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="370" class="1005" name="select_ln39_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="1"/>
<pin id="372" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39 "/>
</bind>
</comp>

<comp id="375" class="1005" name="select_ln39_1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="2"/>
<pin id="377" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="select_ln39_1 "/>
</bind>
</comp>

<comp id="380" class="1005" name="trunc_ln46_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="1"/>
<pin id="382" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

<comp id="386" class="1005" name="Hr_addr_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="1"/>
<pin id="388" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Hr_addr "/>
</bind>
</comp>

<comp id="391" class="1005" name="Hi_addr_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="1"/>
<pin id="393" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Hi_addr "/>
</bind>
</comp>

<comp id="396" class="1005" name="trunc_ln46_1_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="1"/>
<pin id="398" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46_1 "/>
</bind>
</comp>

<comp id="402" class="1005" name="Hr_load_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="1"/>
<pin id="404" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Hr_load "/>
</bind>
</comp>

<comp id="407" class="1005" name="Hi_load_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="1"/>
<pin id="409" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Hi_load "/>
</bind>
</comp>

<comp id="412" class="1005" name="or_ln47_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="3" slack="1"/>
<pin id="414" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="or_ln47 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="68" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="75" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="110"><net_src comp="82" pin="3"/><net_sink comp="101" pin=4"/></net>

<net id="111"><net_src comp="94" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="120" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="135"><net_src comp="127" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="151" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="166" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="166" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="178" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="172" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="169" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="184" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="204" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="212" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="231"><net_src comp="184" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="184" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="160" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="192" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="232" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="24" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="271"><net_src comp="258" pin="5"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="276"><net_src comp="88" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="292"><net_src comp="253" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="40" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="36" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="302"><net_src comp="288" pin="2"/><net_sink comp="294" pin=3"/></net>

<net id="306"><net_src comp="294" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="312"><net_src comp="24" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="308" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="24" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="52" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="313" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="36" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="331"><net_src comp="319" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="338"><net_src comp="54" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="313" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="333" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="348"><net_src comp="56" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="355"><net_src comp="60" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="362"><net_src comp="64" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="369"><net_src comp="154" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="184" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="378"><net_src comp="192" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="383"><net_src comp="200" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="389"><net_src comp="68" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="394"><net_src comp="75" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="399"><net_src comp="228" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="258" pin=3"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="405"><net_src comp="82" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="410"><net_src comp="88" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="101" pin=4"/></net>

<net id="415"><net_src comp="288" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="333" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: H_rvd | {2 3 }
 - Input state : 
	Port: Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4 : Hr | {1 2 }
	Port: Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4 : Hi | {1 2 }
	Port: Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4 : H_rvd | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten11_load : 1
		icmp_ln39 : 2
		add_ln39_1 : 2
		br_ln39 : 3
		j_load : 1
		i_load : 1
		add_ln39 : 2
		icmp_ln40 : 2
		select_ln39 : 3
		select_ln39_1 : 3
		trunc_ln46 : 4
		tmp_45_cast : 5
		zext_ln46 : 4
		add_ln46 : 6
		zext_ln46_2 : 7
		Hr_addr : 8
		Hi_addr : 8
		Hr_load : 9
		trunc_ln46_1 : 4
		Hi_load : 9
		add_ln40 : 4
		store_ln39 : 3
		store_ln39 : 4
		store_ln40 : 5
	State 2
		zext_ln46_1 : 1
		H_rvd_addr : 2
		store_ln46 : 3
		bitcast_ln47 : 1
		xor_ln47 : 2
		bitcast_ln47_1 : 2
		zext_ln47 : 1
		H_rvd_addr_9 : 2
		store_ln47 : 3
	State 3
		zext_ln48 : 1
		H_rvd_addr_8 : 2
		zext_ln49 : 1
		H_rvd_addr_10 : 2
		store_ln48 : 3
		store_ln49 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    xor   |    xor_ln47_fu_277   |    0    |    64   |
|----------|----------------------|---------|---------|
|          |   add_ln39_1_fu_160  |    0    |    12   |
|    add   |    add_ln39_fu_172   |    0    |    10   |
|          |    add_ln46_fu_216   |    0    |    12   |
|          |    add_ln40_fu_232   |    0    |    10   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln39_fu_154   |    0    |    9    |
|          |   icmp_ln40_fu_178   |    0    |    8    |
|----------|----------------------|---------|---------|
|  select  |  select_ln39_fu_184  |    0    |    3    |
|          | select_ln39_1_fu_192 |    0    |    3    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln46_fu_200  |    0    |    0    |
|          |  trunc_ln46_1_fu_228 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  tmp_45_cast_fu_204  |    0    |    0    |
|          |     tmp_s_fu_258     |    0    |    0    |
|bitconcatenate|     tmp_11_fu_294    |    0    |    0    |
|          |     tmp_10_fu_319    |    0    |    0    |
|          |     tmp_12_fu_333    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln46_fu_212   |    0    |    0    |
|          |  zext_ln46_2_fu_222  |    0    |    0    |
|   zext   |  zext_ln46_1_fu_268  |    0    |    0    |
|          |   zext_ln47_fu_303   |    0    |    0    |
|          |   zext_ln48_fu_328   |    0    |    0    |
|          |   zext_ln49_fu_340   |    0    |    0    |
|----------|----------------------|---------|---------|
|    shl   |    shl_ln46_fu_253   |    0    |    0    |
|          |    shl_ln39_fu_308   |    0    |    0    |
|----------|----------------------|---------|---------|
|    or    |    or_ln47_fu_288    |    0    |    0    |
|          |    or_ln39_fu_313    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   131   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     Hi_addr_reg_391    |    4   |
|     Hi_load_reg_407    |   64   |
|     Hr_addr_reg_386    |    4   |
|     Hr_load_reg_402    |   64   |
|        i_reg_352       |    3   |
|    icmp_ln39_reg_366   |    1   |
|indvar_flatten11_reg_359|    5   |
|        j_reg_345       |    3   |
|     or_ln47_reg_412    |    3   |
|  select_ln39_1_reg_375 |    3   |
|   select_ln39_reg_370  |    3   |
|  trunc_ln46_1_reg_396  |    2   |
|   trunc_ln46_reg_380   |    2   |
+------------------------+--------+
|          Total         |   161  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_82 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_88 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_101 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_101 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_101 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_101 |  p4  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   168  ||  2.562  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   131  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   54   |
|  Register |    -   |   161  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   161  |   185  |
+-----------+--------+--------+--------+
