{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584186965487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584186965490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 14 08:56:05 2020 " "Processing started: Sat Mar 14 08:56:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584186965490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584186965490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HELLO_FPGA2 -c HELLO_FPGA2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HELLO_FPGA2 -c HELLO_FPGA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584186965490 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1584186966085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorias/memoryROM.v 1 1 " "Found 1 design units, including 1 entities, in source file memorias/memoryROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryROM " "Found entity 1: memoryROM" {  } { { "memorias/memoryROM.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/memorias/memoryROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584186966215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584186966215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorias/memoryRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file memorias/memoryRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryRAM " "Found entity 1: memoryRAM" {  } { { "memorias/memoryRAM.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/memorias/memoryRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584186966217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584186966217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "placement.v 1 1 " "Found 1 design units, including 1 entities, in source file placement.v" { { "Info" "ISGN_ENTITY_NAME" "1 placement " "Found entity 1: placement" {  } { { "placement.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/placement.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584186966219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584186966219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 mDecoder " "Found entity 1: mDecoder" {  } { { "Decoder.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584186966220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584186966220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledr HELLO_FPGA2.v(224) " "Verilog HDL Declaration information at HELLO_FPGA2.v(224): object \"LEDR\" differs only in case from object \"ledr\" in the same scope" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 224 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584186966222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledg HELLO_FPGA2.v(223) " "Verilog HDL Declaration information at HELLO_FPGA2.v(223): object \"LEDG\" differs only in case from object \"ledg\" in the same scope" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 223 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1584186966222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HELLO_FPGA2.v 1 1 " "Found 1 design units, including 1 entities, in source file HELLO_FPGA2.v" { { "Info" "ISGN_ENTITY_NAME" "1 HELLO_FPGA2 " "Found entity 1: HELLO_FPGA2" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1584186966222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584186966222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HELLO_FPGA2 " "Elaborating entity \"HELLO_FPGA2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1584186966376 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ledg HELLO_FPGA2.v(412) " "Verilog HDL warning at HELLO_FPGA2.v(412): object ledg used but never assigned" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 412 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW HELLO_FPGA2.v(451) " "Verilog HDL Always Construct warning at HELLO_FPGA2.v(451): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 451 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW HELLO_FPGA2.v(454) " "Verilog HDL Always Construct warning at HELLO_FPGA2.v(454): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 454 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "evalResult HELLO_FPGA2.v(455) " "Verilog HDL Always Construct warning at HELLO_FPGA2.v(455): variable \"evalResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 455 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "evalResult HELLO_FPGA2.v(456) " "Verilog HDL Always Construct warning at HELLO_FPGA2.v(456): variable \"evalResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 456 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "evalResult HELLO_FPGA2.v(457) " "Verilog HDL Always Construct warning at HELLO_FPGA2.v(457): variable \"evalResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 457 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "evalResult HELLO_FPGA2.v(458) " "Verilog HDL Always Construct warning at HELLO_FPGA2.v(458): variable \"evalResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 458 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "evalResult HELLO_FPGA2.v(459) " "Verilog HDL Always Construct warning at HELLO_FPGA2.v(459): variable \"evalResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 459 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "evalResult HELLO_FPGA2.v(460) " "Verilog HDL Always Construct warning at HELLO_FPGA2.v(460): variable \"evalResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 460 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "evalResult HELLO_FPGA2.v(461) " "Verilog HDL Always Construct warning at HELLO_FPGA2.v(461): variable \"evalResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 461 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "evalResult HELLO_FPGA2.v(462) " "Verilog HDL Always Construct warning at HELLO_FPGA2.v(462): variable \"evalResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 462 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ledg 0 HELLO_FPGA2.v(412) " "Net \"ledg\" at HELLO_FPGA2.v(412) has no driver or initial value, using a default initial value '0'" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 412 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..0\] HELLO_FPGA2.v(223) " "Output port \"LEDG\[7..0\]\" at HELLO_FPGA2.v(223) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..9\] HELLO_FPGA2.v(224) " "Output port \"LEDR\[17..9\]\" at HELLO_FPGA2.v(224) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 224 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B HELLO_FPGA2.v(272) " "Output port \"VGA_B\" at HELLO_FPGA2.v(272) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G HELLO_FPGA2.v(275) " "Output port \"VGA_G\" at HELLO_FPGA2.v(275) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R HELLO_FPGA2.v(277) " "Output port \"VGA_R\" at HELLO_FPGA2.v(277) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA HELLO_FPGA2.v(311) " "Output port \"ENET0_TX_DATA\" at HELLO_FPGA2.v(311) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 311 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA HELLO_FPGA2.v(330) " "Output port \"ENET1_TX_DATA\" at HELLO_FPGA2.v(330) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 330 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR HELLO_FPGA2.v(342) " "Output port \"OTG_ADDR\" at HELLO_FPGA2.v(342) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 342 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK_N HELLO_FPGA2.v(344) " "Output port \"OTG_DACK_N\" at HELLO_FPGA2.v(344) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 344 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR HELLO_FPGA2.v(358) " "Output port \"DRAM_ADDR\" at HELLO_FPGA2.v(358) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA HELLO_FPGA2.v(359) " "Output port \"DRAM_BA\" at HELLO_FPGA2.v(359) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM HELLO_FPGA2.v(365) " "Output port \"DRAM_DQM\" at HELLO_FPGA2.v(365) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 365 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR HELLO_FPGA2.v(370) " "Output port \"SRAM_ADDR\" at HELLO_FPGA2.v(370) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 370 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966382 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR HELLO_FPGA2.v(379) " "Output port \"FL_ADDR\" at HELLO_FPGA2.v(379) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 379 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT HELLO_FPGA2.v(220) " "Output port \"SMA_CLKOUT\" at HELLO_FPGA2.v(220) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON HELLO_FPGA2.v(246) " "Output port \"LCD_BLON\" at HELLO_FPGA2.v(246) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN HELLO_FPGA2.v(248) " "Output port \"LCD_EN\" at HELLO_FPGA2.v(248) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON HELLO_FPGA2.v(249) " "Output port \"LCD_ON\" at HELLO_FPGA2.v(249) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS HELLO_FPGA2.v(250) " "Output port \"LCD_RS\" at HELLO_FPGA2.v(250) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW HELLO_FPGA2.v(251) " "Output port \"LCD_RW\" at HELLO_FPGA2.v(251) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS HELLO_FPGA2.v(254) " "Output port \"UART_CTS\" at HELLO_FPGA2.v(254) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 254 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD HELLO_FPGA2.v(257) " "Output port \"UART_TXD\" at HELLO_FPGA2.v(257) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 257 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK HELLO_FPGA2.v(266) " "Output port \"SD_CLK\" at HELLO_FPGA2.v(266) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N HELLO_FPGA2.v(273) " "Output port \"VGA_BLANK_N\" at HELLO_FPGA2.v(273) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK HELLO_FPGA2.v(274) " "Output port \"VGA_CLK\" at HELLO_FPGA2.v(274) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS HELLO_FPGA2.v(276) " "Output port \"VGA_HS\" at HELLO_FPGA2.v(276) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N HELLO_FPGA2.v(278) " "Output port \"VGA_SYNC_N\" at HELLO_FPGA2.v(278) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS HELLO_FPGA2.v(279) " "Output port \"VGA_VS\" at HELLO_FPGA2.v(279) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 279 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT HELLO_FPGA2.v(285) " "Output port \"AUD_DACDAT\" at HELLO_FPGA2.v(285) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK HELLO_FPGA2.v(287) " "Output port \"AUD_XCK\" at HELLO_FPGA2.v(287) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK HELLO_FPGA2.v(290) " "Output port \"EEP_I2C_SCLK\" at HELLO_FPGA2.v(290) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 290 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK HELLO_FPGA2.v(294) " "Output port \"I2C_SCLK\" at HELLO_FPGA2.v(294) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK HELLO_FPGA2.v(298) " "Output port \"ENET0_GTX_CLK\" at HELLO_FPGA2.v(298) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 298 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC HELLO_FPGA2.v(301) " "Output port \"ENET0_MDC\" at HELLO_FPGA2.v(301) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 301 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N HELLO_FPGA2.v(303) " "Output port \"ENET0_RST_N\" at HELLO_FPGA2.v(303) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 303 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN HELLO_FPGA2.v(312) " "Output port \"ENET0_TX_EN\" at HELLO_FPGA2.v(312) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 312 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER HELLO_FPGA2.v(313) " "Output port \"ENET0_TX_ER\" at HELLO_FPGA2.v(313) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 313 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK HELLO_FPGA2.v(317) " "Output port \"ENET1_GTX_CLK\" at HELLO_FPGA2.v(317) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 317 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC HELLO_FPGA2.v(320) " "Output port \"ENET1_MDC\" at HELLO_FPGA2.v(320) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N HELLO_FPGA2.v(322) " "Output port \"ENET1_RST_N\" at HELLO_FPGA2.v(322) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN HELLO_FPGA2.v(331) " "Output port \"ENET1_TX_EN\" at HELLO_FPGA2.v(331) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 331 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER HELLO_FPGA2.v(332) " "Output port \"ENET1_TX_ER\" at HELLO_FPGA2.v(332) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 332 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N HELLO_FPGA2.v(338) " "Output port \"TD_RESET_N\" at HELLO_FPGA2.v(338) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 338 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N HELLO_FPGA2.v(343) " "Output port \"OTG_CS_N\" at HELLO_FPGA2.v(343) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 343 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N HELLO_FPGA2.v(350) " "Output port \"OTG_RD_N\" at HELLO_FPGA2.v(350) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 350 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N HELLO_FPGA2.v(351) " "Output port \"OTG_RST_N\" at HELLO_FPGA2.v(351) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 351 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WE_N HELLO_FPGA2.v(352) " "Output port \"OTG_WE_N\" at HELLO_FPGA2.v(352) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 352 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N HELLO_FPGA2.v(360) " "Output port \"DRAM_CAS_N\" at HELLO_FPGA2.v(360) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 360 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE HELLO_FPGA2.v(361) " "Output port \"DRAM_CKE\" at HELLO_FPGA2.v(361) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 361 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK HELLO_FPGA2.v(362) " "Output port \"DRAM_CLK\" at HELLO_FPGA2.v(362) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 362 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N HELLO_FPGA2.v(363) " "Output port \"DRAM_CS_N\" at HELLO_FPGA2.v(363) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 363 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N HELLO_FPGA2.v(366) " "Output port \"DRAM_RAS_N\" at HELLO_FPGA2.v(366) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 366 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966383 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N HELLO_FPGA2.v(367) " "Output port \"DRAM_WE_N\" at HELLO_FPGA2.v(367) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 367 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N HELLO_FPGA2.v(371) " "Output port \"SRAM_CE_N\" at HELLO_FPGA2.v(371) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 371 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N HELLO_FPGA2.v(373) " "Output port \"SRAM_LB_N\" at HELLO_FPGA2.v(373) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 373 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N HELLO_FPGA2.v(374) " "Output port \"SRAM_OE_N\" at HELLO_FPGA2.v(374) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 374 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N HELLO_FPGA2.v(375) " "Output port \"SRAM_UB_N\" at HELLO_FPGA2.v(375) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 375 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N HELLO_FPGA2.v(376) " "Output port \"SRAM_WE_N\" at HELLO_FPGA2.v(376) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 376 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N HELLO_FPGA2.v(380) " "Output port \"FL_CE_N\" at HELLO_FPGA2.v(380) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 380 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N HELLO_FPGA2.v(382) " "Output port \"FL_OE_N\" at HELLO_FPGA2.v(382) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 382 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N HELLO_FPGA2.v(383) " "Output port \"FL_RST_N\" at HELLO_FPGA2.v(383) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 383 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N HELLO_FPGA2.v(385) " "Output port \"FL_WE_N\" at HELLO_FPGA2.v(385) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 385 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N HELLO_FPGA2.v(386) " "Output port \"FL_WP_N\" at HELLO_FPGA2.v(386) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 386 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hsmcCLKOUT_N1 HELLO_FPGA2.v(397) " "Output port \"hsmcCLKOUT_N1\" at HELLO_FPGA2.v(397) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 397 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hsmcCLKOUT_N2 HELLO_FPGA2.v(398) " "Output port \"hsmcCLKOUT_N2\" at HELLO_FPGA2.v(398) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 398 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hsmcCLKOUT_P1 HELLO_FPGA2.v(399) " "Output port \"hsmcCLKOUT_P1\" at HELLO_FPGA2.v(399) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 399 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hsmcCLKOUT_P2 HELLO_FPGA2.v(400) " "Output port \"hsmcCLKOUT_P2\" at HELLO_FPGA2.v(400) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 400 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hsmcCLKOUT0 HELLO_FPGA2.v(401) " "Output port \"hsmcCLKOUT0\" at HELLO_FPGA2.v(401) has no driver" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 401 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[0\]\[0\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[0\]\[0\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[0\]\[1\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[0\]\[1\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[0\]\[2\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[0\]\[2\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[0\]\[3\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[0\]\[3\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[1\]\[0\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[1\]\[0\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[1\]\[1\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[1\]\[1\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[1\]\[2\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[1\]\[2\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[1\]\[3\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[1\]\[3\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[2\]\[0\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[2\]\[0\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[2\]\[1\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[2\]\[1\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[2\]\[2\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[2\]\[2\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[2\]\[3\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[2\]\[3\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[3\]\[0\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[3\]\[0\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[3\]\[1\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[3\]\[1\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[3\]\[2\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[3\]\[2\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[3\]\[3\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[3\]\[3\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[4\]\[0\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[4\]\[0\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966384 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[4\]\[1\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[4\]\[1\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966385 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[4\]\[2\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[4\]\[2\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966385 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[4\]\[3\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[4\]\[3\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966385 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[5\]\[0\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[5\]\[0\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966385 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[5\]\[1\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[5\]\[1\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966385 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[5\]\[2\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[5\]\[2\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966385 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[5\]\[3\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[5\]\[3\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966385 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[6\]\[0\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[6\]\[0\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966385 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[6\]\[1\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[6\]\[1\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966385 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[6\]\[2\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[6\]\[2\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966385 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[6\]\[3\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[6\]\[3\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966385 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[7\]\[0\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[7\]\[0\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966385 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[7\]\[1\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[7\]\[1\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966385 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[7\]\[2\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[7\]\[2\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966385 "|HELLO_FPGA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays_in\[7\]\[3\] HELLO_FPGA2.v(448) " "Inferred latch for \"displays_in\[7\]\[3\]\" at HELLO_FPGA2.v(448)" {  } { { "HELLO_FPGA2.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 448 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1584186966385 "|HELLO_FPGA2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mDecoder mDecoder:display0 " "Elaborating entity \"mDecoder\" for hierarchy \"mDecoder:display0\"" {  } { { "HELLO_FPGA2.v" "display0" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584186966389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "placement placement:p1 " "Elaborating entity \"placement\" for hierarchy \"placement:p1\"" {  } { { "HELLO_FPGA2.v" "p1" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584186966396 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pos_b_Y placement.v(28) " "Verilog HDL or VHDL warning at placement.v(28): object \"pos_b_Y\" assigned a value but never read" {  } { { "placement.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/placement.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1584186966401 "|HELLO_FPGA2|placement:p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryROM placement:p1\|memoryROM:ea " "Elaborating entity \"memoryROM\" for hierarchy \"placement:p1\|memoryROM:ea\"" {  } { { "placement.v" "ea" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/placement.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584186966841 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "15 0 63 memoryROM.v(18) " "Verilog HDL warning at memoryROM.v(18): number of words (15) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "memorias/memoryROM.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/memorias/memoryROM.v" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1584186966845 "|HELLO_FPGA2|placement:p1|memoryROM:ea"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memROM.data_a 0 memoryROM.v(10) " "Net \"memROM.data_a\" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "memorias/memoryROM.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/memorias/memoryROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1584186966848 "|HELLO_FPGA2|placement:p1|memoryROM:ea"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memROM.waddr_a 0 memoryROM.v(10) " "Net \"memROM.waddr_a\" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "memorias/memoryROM.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/memorias/memoryROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1584186966848 "|HELLO_FPGA2|placement:p1|memoryROM:ea"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memROM.we_a 0 memoryROM.v(10) " "Net \"memROM.we_a\" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "memorias/memoryROM.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/memorias/memoryROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1584186966848 "|HELLO_FPGA2|placement:p1|memoryROM:ea"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryROM placement:p1\|memoryROM:eb " "Elaborating entity \"memoryROM\" for hierarchy \"placement:p1\|memoryROM:eb\"" {  } { { "placement.v" "eb" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/placement.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584186966856 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "15 0 63 memoryROM.v(18) " "Verilog HDL warning at memoryROM.v(18): number of words (15) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "memorias/memoryROM.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/memorias/memoryROM.v" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1584186966860 "|HELLO_FPGA2|placement:p1|memoryROM:eb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memROM.data_a 0 memoryROM.v(10) " "Net \"memROM.data_a\" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "memorias/memoryROM.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/memorias/memoryROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1584186966862 "|HELLO_FPGA2|placement:p1|memoryROM:eb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memROM.waddr_a 0 memoryROM.v(10) " "Net \"memROM.waddr_a\" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "memorias/memoryROM.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/memorias/memoryROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1584186966862 "|HELLO_FPGA2|placement:p1|memoryROM:eb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memROM.we_a 0 memoryROM.v(10) " "Net \"memROM.we_a\" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "memorias/memoryROM.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/memorias/memoryROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1584186966862 "|HELLO_FPGA2|placement:p1|memoryROM:eb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryROM placement:p1\|memoryROM:offset_x " "Elaborating entity \"memoryROM\" for hierarchy \"placement:p1\|memoryROM:offset_x\"" {  } { { "placement.v" "offset_x" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/placement.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584186966868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetXData.txt(4) " "Verilog HDL assignment warning at offsetXData.txt(4): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetXData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetXData.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966872 "|HELLO_FPGA2|placement:p1|memoryROM:offset_x"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetXData.txt(5) " "Verilog HDL assignment warning at offsetXData.txt(5): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetXData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetXData.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966872 "|HELLO_FPGA2|placement:p1|memoryROM:offset_x"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetXData.txt(8) " "Verilog HDL assignment warning at offsetXData.txt(8): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetXData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetXData.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966872 "|HELLO_FPGA2|placement:p1|memoryROM:offset_x"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetXData.txt(12) " "Verilog HDL assignment warning at offsetXData.txt(12): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetXData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetXData.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966873 "|HELLO_FPGA2|placement:p1|memoryROM:offset_x"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetXData.txt(13) " "Verilog HDL assignment warning at offsetXData.txt(13): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetXData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetXData.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966873 "|HELLO_FPGA2|placement:p1|memoryROM:offset_x"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetXData.txt(16) " "Verilog HDL assignment warning at offsetXData.txt(16): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetXData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetXData.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966873 "|HELLO_FPGA2|placement:p1|memoryROM:offset_x"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetXData.txt(17) " "Verilog HDL assignment warning at offsetXData.txt(17): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetXData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetXData.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966873 "|HELLO_FPGA2|placement:p1|memoryROM:offset_x"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetXData.txt(20) " "Verilog HDL assignment warning at offsetXData.txt(20): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetXData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetXData.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966873 "|HELLO_FPGA2|placement:p1|memoryROM:offset_x"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetXData.txt(24) " "Verilog HDL assignment warning at offsetXData.txt(24): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetXData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetXData.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966873 "|HELLO_FPGA2|placement:p1|memoryROM:offset_x"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetXData.txt(27) " "Verilog HDL assignment warning at offsetXData.txt(27): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetXData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetXData.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966873 "|HELLO_FPGA2|placement:p1|memoryROM:offset_x"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetXData.txt(28) " "Verilog HDL assignment warning at offsetXData.txt(28): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetXData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetXData.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966873 "|HELLO_FPGA2|placement:p1|memoryROM:offset_x"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memROM.data_a 0 memoryROM.v(10) " "Net \"memROM.data_a\" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "memorias/memoryROM.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/memorias/memoryROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1584186966874 "|HELLO_FPGA2|placement:p1|memoryROM:offset_x"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memROM.waddr_a 0 memoryROM.v(10) " "Net \"memROM.waddr_a\" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "memorias/memoryROM.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/memorias/memoryROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1584186966874 "|HELLO_FPGA2|placement:p1|memoryROM:offset_x"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memROM.we_a 0 memoryROM.v(10) " "Net \"memROM.we_a\" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "memorias/memoryROM.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/memorias/memoryROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1584186966875 "|HELLO_FPGA2|placement:p1|memoryROM:offset_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryROM placement:p1\|memoryROM:offset_y " "Elaborating entity \"memoryROM\" for hierarchy \"placement:p1\|memoryROM:offset_y\"" {  } { { "placement.v" "offset_y" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/placement.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584186966881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetYData.txt(3) " "Verilog HDL assignment warning at offsetYData.txt(3): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetYData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetYData.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966884 "|HELLO_FPGA2|placement:p1|memoryROM:offset_y"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetYData.txt(7) " "Verilog HDL assignment warning at offsetYData.txt(7): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetYData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetYData.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966885 "|HELLO_FPGA2|placement:p1|memoryROM:offset_y"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetYData.txt(8) " "Verilog HDL assignment warning at offsetYData.txt(8): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetYData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetYData.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966885 "|HELLO_FPGA2|placement:p1|memoryROM:offset_y"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetYData.txt(11) " "Verilog HDL assignment warning at offsetYData.txt(11): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetYData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetYData.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966885 "|HELLO_FPGA2|placement:p1|memoryROM:offset_y"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetYData.txt(15) " "Verilog HDL assignment warning at offsetYData.txt(15): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetYData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetYData.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966885 "|HELLO_FPGA2|placement:p1|memoryROM:offset_y"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetYData.txt(16) " "Verilog HDL assignment warning at offsetYData.txt(16): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetYData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetYData.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966885 "|HELLO_FPGA2|placement:p1|memoryROM:offset_y"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetYData.txt(19) " "Verilog HDL assignment warning at offsetYData.txt(19): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetYData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetYData.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966885 "|HELLO_FPGA2|placement:p1|memoryROM:offset_y"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetYData.txt(20) " "Verilog HDL assignment warning at offsetYData.txt(20): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetYData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetYData.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966885 "|HELLO_FPGA2|placement:p1|memoryROM:offset_y"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetYData.txt(23) " "Verilog HDL assignment warning at offsetYData.txt(23): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetYData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetYData.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966885 "|HELLO_FPGA2|placement:p1|memoryROM:offset_y"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetYData.txt(26) " "Verilog HDL assignment warning at offsetYData.txt(26): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetYData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetYData.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966885 "|HELLO_FPGA2|placement:p1|memoryROM:offset_y"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 offsetYData.txt(27) " "Verilog HDL assignment warning at offsetYData.txt(27): truncated value with size 128 to match size of target (32)" {  } { { "dados/offset_original/offsetYData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/offset_original/offsetYData.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966885 "|HELLO_FPGA2|placement:p1|memoryROM:offset_y"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memROM.data_a 0 memoryROM.v(10) " "Net \"memROM.data_a\" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "memorias/memoryROM.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/memorias/memoryROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1584186966886 "|HELLO_FPGA2|placement:p1|memoryROM:offset_y"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memROM.waddr_a 0 memoryROM.v(10) " "Net \"memROM.waddr_a\" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "memorias/memoryROM.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/memorias/memoryROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1584186966887 "|HELLO_FPGA2|placement:p1|memoryROM:offset_y"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memROM.we_a 0 memoryROM.v(10) " "Net \"memROM.we_a\" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "memorias/memoryROM.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/memorias/memoryROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1584186966887 "|HELLO_FPGA2|placement:p1|memoryROM:offset_y"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryRAM placement:p1\|memoryRAM:pos_X " "Elaborating entity \"memoryRAM\" for hierarchy \"placement:p1\|memoryRAM:pos_X\"" {  } { { "placement.v" "pos_X" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/placement.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584186966892 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 0 63 memoryRAM.v(29) " "Verilog HDL warning at memoryRAM.v(29): number of words (16) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "memorias/memoryRAM.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/memorias/memoryRAM.v" 29 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1584186966896 "|HELLO_FPGA2|placement:p1|memoryRAM:pos_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 posData.txt(1) " "Verilog HDL assignment warning at posData.txt(1): truncated value with size 128 to match size of target (32)" {  } { { "dados/benchmarks/mac/posData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/benchmarks/mac/posData.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966896 "|HELLO_FPGA2|placement:p1|memoryRAM:pos_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 posData.txt(2) " "Verilog HDL assignment warning at posData.txt(2): truncated value with size 128 to match size of target (32)" {  } { { "dados/benchmarks/mac/posData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/benchmarks/mac/posData.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966896 "|HELLO_FPGA2|placement:p1|memoryRAM:pos_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 posData.txt(3) " "Verilog HDL assignment warning at posData.txt(3): truncated value with size 128 to match size of target (32)" {  } { { "dados/benchmarks/mac/posData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/benchmarks/mac/posData.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966896 "|HELLO_FPGA2|placement:p1|memoryRAM:pos_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 posData.txt(4) " "Verilog HDL assignment warning at posData.txt(4): truncated value with size 128 to match size of target (32)" {  } { { "dados/benchmarks/mac/posData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/benchmarks/mac/posData.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966896 "|HELLO_FPGA2|placement:p1|memoryRAM:pos_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 posData.txt(5) " "Verilog HDL assignment warning at posData.txt(5): truncated value with size 128 to match size of target (32)" {  } { { "dados/benchmarks/mac/posData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/benchmarks/mac/posData.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966896 "|HELLO_FPGA2|placement:p1|memoryRAM:pos_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 posData.txt(6) " "Verilog HDL assignment warning at posData.txt(6): truncated value with size 128 to match size of target (32)" {  } { { "dados/benchmarks/mac/posData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/benchmarks/mac/posData.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966896 "|HELLO_FPGA2|placement:p1|memoryRAM:pos_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 posData.txt(7) " "Verilog HDL assignment warning at posData.txt(7): truncated value with size 128 to match size of target (32)" {  } { { "dados/benchmarks/mac/posData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/benchmarks/mac/posData.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966896 "|HELLO_FPGA2|placement:p1|memoryRAM:pos_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 posData.txt(8) " "Verilog HDL assignment warning at posData.txt(8): truncated value with size 128 to match size of target (32)" {  } { { "dados/benchmarks/mac/posData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/benchmarks/mac/posData.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966897 "|HELLO_FPGA2|placement:p1|memoryRAM:pos_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 posData.txt(9) " "Verilog HDL assignment warning at posData.txt(9): truncated value with size 128 to match size of target (32)" {  } { { "dados/benchmarks/mac/posData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/benchmarks/mac/posData.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966897 "|HELLO_FPGA2|placement:p1|memoryRAM:pos_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 posData.txt(10) " "Verilog HDL assignment warning at posData.txt(10): truncated value with size 128 to match size of target (32)" {  } { { "dados/benchmarks/mac/posData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/benchmarks/mac/posData.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966897 "|HELLO_FPGA2|placement:p1|memoryRAM:pos_X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 posData.txt(11) " "Verilog HDL assignment warning at posData.txt(11): truncated value with size 128 to match size of target (32)" {  } { { "dados/benchmarks/mac/posData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/benchmarks/mac/posData.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966897 "|HELLO_FPGA2|placement:p1|memoryRAM:pos_X"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryRAM placement:p1\|memoryRAM:grid " "Elaborating entity \"memoryRAM\" for hierarchy \"placement:p1\|memoryRAM:grid\"" {  } { { "placement.v" "grid" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/placement.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1584186966906 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "64 0 255 memoryRAM.v(29) " "Verilog HDL warning at memoryRAM.v(29): number of words (64) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "memorias/memoryRAM.v" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/memorias/memoryRAM.v" 29 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1584186966912 "|HELLO_FPGA2|placement:p1|memoryRAM:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 gridData.txt(1) " "Verilog HDL assignment warning at gridData.txt(1): truncated value with size 128 to match size of target (32)" {  } { { "dados/gridData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/gridData.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966912 "|HELLO_FPGA2|placement:p1|memoryRAM:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 gridData.txt(2) " "Verilog HDL assignment warning at gridData.txt(2): truncated value with size 128 to match size of target (32)" {  } { { "dados/gridData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/gridData.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966912 "|HELLO_FPGA2|placement:p1|memoryRAM:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 gridData.txt(3) " "Verilog HDL assignment warning at gridData.txt(3): truncated value with size 128 to match size of target (32)" {  } { { "dados/gridData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/gridData.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966912 "|HELLO_FPGA2|placement:p1|memoryRAM:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 gridData.txt(4) " "Verilog HDL assignment warning at gridData.txt(4): truncated value with size 128 to match size of target (32)" {  } { { "dados/gridData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/gridData.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966912 "|HELLO_FPGA2|placement:p1|memoryRAM:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 gridData.txt(5) " "Verilog HDL assignment warning at gridData.txt(5): truncated value with size 128 to match size of target (32)" {  } { { "dados/gridData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/gridData.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966912 "|HELLO_FPGA2|placement:p1|memoryRAM:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 gridData.txt(6) " "Verilog HDL assignment warning at gridData.txt(6): truncated value with size 128 to match size of target (32)" {  } { { "dados/gridData.txt" "" { Text "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/dados/gridData.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1584186966912 "|HELLO_FPGA2|placement:p1|memoryRAM:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 gridData.txt(7) " "Verilog HDL assignment warning at gridData.txt(7): truncated value with size 128 to match size of target (32)" {  } { { "dados/gridData.txt" "" { Text "/home/dalila/CDC/LE