-
        +instr = xxxxxxxxxxxxxxxx
        +op = xxx
        +controls = xxxxxxxxx
        +funct = xxxx
        +aluop = xx
        +alucontrol = xxxx
        +alu result = xxxxxxxxxxxxxxxx
        +HiLo = 00000000000000000000000000000000
        +$v0 = 0000000000000000
        +$v1 = 0000000000000000
        +$a0 = 0000000000000000
        +$a1 = 0000000000000000
        +regfile -- ra1 = xxx
        +regfile -- ra2 = xxx
        +regfile -- we3 = x
        +regfile -- wa3 = xxx
        +regfile -- wd3 = xxxxxxxxxxxxxxxx
        +regfile -- rd1 = xxxxxxxxxxxxxxxx
        +regfile -- rd2 = xxxxxxxxxxxxxxxx
        +RAM[ x] =  x
writedata       dataadr memwrite
t=                   0  xxxxxxxxxxxxxxxx        xxxxxxxxxxxxxxxx        x
t=                 500  0000000000000000        0000000000000000        0
+
        +instr = 0110010010001100
        +op = 011
        +controls = 001001000
        +funct = 1100
        +aluop = 00
        +alucontrol = 0011
        +alu result = 0000000000000000
        +HiLo = 00000000000000000000000000000000
        +a = 0000000000000000
        +b = 0000000000000000
        +$v0 = 0000000000000000
        +$v1 = 0000000000000000
        +$a0 = 0000000000000000
        +$a1 = 0000000000000000
        +regfile -- ra1 = 001
        +regfile -- ra2 = 001
        +regfile -- we3 = 1
        +regfile -- wa3 = 001
        +regfile -- wd3 = 0000000000000000
        +regfile -- rd1 = 0000000000000000
        +regfile -- rd2 = 0000000000000000
        +RAM[ 0] =  x
writedata       dataadr memwrite
-
        +instr = 0110100100000100
        +op = 011
        +controls = 001001000
        +funct = 0100
        +aluop = 00
        +alucontrol = 0011
        +alu result = 0000000000000000
        +HiLo = 00000000000000000000000000000000
        +$v0 = 0000000000000000
        +$v1 = 0000000000000000
        +$a0 = 0000000000000000
        +$a1 = 0000000000000000
        +regfile -- ra1 = 010
        +regfile -- ra2 = 010
        +regfile -- we3 = 1
        +regfile -- wa3 = 010
        +regfile -- wd3 = 0000000000000000
        +regfile -- rd1 = 0000000000000000
        +regfile -- rd2 = 0000000000000000
        +RAM[ 0] =  x
writedata       dataadr memwrite
+
        +instr = 0110100100000100
        +op = 011
        +controls = 001001000
        +funct = 0100
        +aluop = 00
        +alucontrol = 0011
        +alu result = 0000000000000000
        +HiLo = 00000000000000000000000000000000
        +a = 0000000000000000
        +b = 0000000000000000
        +$v0 = 0000000000000000
        +$v1 = 0000000000000000
        +$a0 = 0000000000000000
        +$a1 = 0000000000000000
        +regfile -- ra1 = 010
        +regfile -- ra2 = 010
        +regfile -- we3 = 1
        +regfile -- wa3 = 010
        +regfile -- wd3 = 0000000000000000
        +regfile -- rd1 = 0000000000000000
        +regfile -- rd2 = 0000000000000000
        +RAM[ 0] =  x
writedata       dataadr memwrite
t=                1650  0000000000000000        0000000000000001        0
-
        +instr = 0000010110100001
        +op = 000
        +controls = 000011010
        +funct = 0001
        +aluop = 10
        +alucontrol = 0100
        +alu result = 0000000000000001
        +HiLo = 00000000000000000000000000000000
        +$v0 = 0000000000000000
        +$v1 = 0000000000000000
        +$a0 = 0000000000000000
        +$a1 = 0000000000000000
        +regfile -- ra1 = 001
        +regfile -- ra2 = 011
        +regfile -- we3 = 1
        +regfile -- wa3 = 010
        +regfile -- wd3 = 0000000000000001
        +regfile -- rd1 = 0000000000000000
        +regfile -- rd2 = 0000000000000000
        +RAM[ 1] =  x
writedata       dataadr memwrite
+
        +instr = 0000010110100001
        +op = 000
        +controls = 000011010
        +funct = 0001
        +aluop = 10
        +alucontrol = 0100
        +alu result = 0000000000000001
        +HiLo = 00000000000000000000000000000000
        +a = 0000000000000000
        +b = 0000000000000000
        +$v0 = 0000000000000000
        +$v1 = 0000000000000000
        +$a0 = 0000000000000000
        +$a1 = 0000000000000000
        +regfile -- ra1 = 001
        +regfile -- ra2 = 011
        +regfile -- we3 = 1
        +regfile -- wa3 = 010
        +regfile -- wd3 = 0000000000000001
        +regfile -- rd1 = 0000000000000000
        +regfile -- rd2 = 0000000000000000
        +RAM[ 1] =  x
writedata       dataadr memwrite
t=                1750  0000000000000000        0000000000000000        1
-
        +instr = 0100110110000000
        +op = 010
        +controls = 011000000
        +funct = 0000
        +aluop = 00
        +alucontrol = 0011
        +alu result = 0000000000000000
        +HiLo = 00000000000000000000000000000000
        +$v0 = 0000000000000001
        +$v1 = 0000000000000000
        +$a0 = 0000000000000000
        +$a1 = 0000000000000000
        +regfile -- ra1 = 011
        +regfile -- ra2 = 011
        +regfile -- we3 = 0
        +regfile -- wa3 = 011
        +regfile -- wd3 = 0000000000000000
        +regfile -- rd1 = 0000000000000000
        +regfile -- rd2 = 0000000000000000
        +RAM[ 0] =  x
writedata       dataadr memwrite
+
        +instr = 0100110110000000
        +op = 010
        +controls = 011000000
        +funct = 0000
        +aluop = 00
        +alucontrol = 0011
        +alu result = 0000000000000000
        +HiLo = 00000000000000000000000000000000
        +a = 0000000000000000
        +b = 0000000000000000
        +$v0 = 0000000000000001
        +$v1 = 0000000000000000
        +$a0 = 0000000000000000
        +$a1 = 0000000000000000
        +regfile -- ra1 = 011
        +regfile -- ra2 = 011
        +regfile -- we3 = 0
        +regfile -- wa3 = 011
        +regfile -- wd3 = 0000000000000000
        +regfile -- rd1 = 0000000000000000
        +regfile -- rd2 = 0000000000000000
        +RAM[ 0] =  x
writedata       dataadr memwrite
t=                1850  0000000000000000        0000000000000000        0
-
        +instr = 0110010010001100
        +op = 011
        +controls = 001001000
        +funct = 1100
        +aluop = 00
        +alucontrol = 0011
        +alu result = 0000000000000000
        +HiLo = 00000000000000000000000000000000
        +$v0 = 0000000000000001
        +$v1 = 0000000000000000
        +$a0 = 0000000000000000
        +$a1 = 0000000000000000
        +regfile -- ra1 = 001
        +regfile -- ra2 = 001
        +regfile -- we3 = 1
        +regfile -- wa3 = 001
        +regfile -- wd3 = 0000000000000000
        +regfile -- rd1 = 0000000000000000
        +regfile -- rd2 = 0000000000000000
        +RAM[ 0] =  0
writedata       dataadr memwrite
+
        +instr = 0110010010001100
        +op = 011
        +controls = 001001000
        +funct = 1100
        +aluop = 00
        +alucontrol = 0011
        +alu result = 0000000000000000
        +HiLo = 00000000000000000000000000000000
        +a = 0000000000000000
        +b = 0000000000000000
        +$v0 = 0000000000000001
        +$v1 = 0000000000000000
        +$a0 = 0000000000000000
        +$a1 = 0000000000000000
        +regfile -- ra1 = 001
        +regfile -- ra2 = 001
        +regfile -- we3 = 1
        +regfile -- wa3 = 001
        +regfile -- wd3 = 0000000000000000
        +regfile -- rd1 = 0000000000000000
        +regfile -- rd2 = 0000000000000000
        +RAM[ 0] =  0
writedata       dataadr memwrite
t=                1950  0000000000000001        0000000000000010        0
-
        +instr = 0110100100000100
        +op = 011
        +controls = 001001000
        +funct = 0100
        +aluop = 00
        +alucontrol = 0011
        +alu result = 0000000000000010
        +HiLo = 00000000000000000000000000000000
        +$v0 = 0000000000000001
        +$v1 = 0000000000000000
        +$a0 = 0000000000000000
        +$a1 = 0000000000000000
        +regfile -- ra1 = 010
        +regfile -- ra2 = 010
        +regfile -- we3 = 1
        +regfile -- wa3 = 010
        +regfile -- wd3 = 0000000000000010
        +regfile -- rd1 = 0000000000000001
        +regfile -- rd2 = 0000000000000001
        +RAM[ 2] =  0
writedata       dataadr memwrite
+
        +instr = 0110100100000100
        +op = 011
        +controls = 001001000
        +funct = 0100
        +aluop = 00
        +alucontrol = 0011
        +alu result = 0000000000000010
        +HiLo = 00000000000000000000000000000000
        +a = 0000000000000001
        +b = 0000000000000001
        +$v0 = 0000000000000001
        +$v1 = 0000000000000000
        +$a0 = 0000000000000000
        +$a1 = 0000000000000000
        +regfile -- ra1 = 010
        +regfile -- ra2 = 010
        +regfile -- we3 = 1
        +regfile -- wa3 = 010
        +regfile -- wd3 = 0000000000000010
        +regfile -- rd1 = 0000000000000001
        +regfile -- rd2 = 0000000000000001
        +RAM[ 2] =  0
writedata       dataadr memwrite
t=                2050  0000000000000000        0000000000000001        0
-
        +instr = 0000010110100001
        +op = 000
        +controls = 000011010
        +funct = 0001
        +aluop = 10
        +alucontrol = 0100
        +alu result = 0000000000000001
        +HiLo = 00000000000000000000000000000000
        +$v0 = 0000000000000010
        +$v1 = 0000000000000000
        +$a0 = 0000000000000000
        +$a1 = 0000000000000000
        +regfile -- ra1 = 001
        +regfile -- ra2 = 011
        +regfile -- we3 = 1
        +regfile -- wa3 = 010
        +regfile -- wd3 = 0000000000000001
        +regfile -- rd1 = 0000000000000000
        +regfile -- rd2 = 0000000000000000
        +RAM[ 1] =  0
writedata       dataadr memwrite
+
        +instr = 0000010110100001
        +op = 000
        +controls = 000011010
        +funct = 0001
        +aluop = 10
        +alucontrol = 0100
        +alu result = 0000000000000001
        +HiLo = 00000000000000000000000000000000
        +a = 0000000000000000
        +b = 0000000000000000
        +$v0 = 0000000000000010
        +$v1 = 0000000000000000
        +$a0 = 0000000000000000
        +$a1 = 0000000000000000
        +regfile -- ra1 = 001
        +regfile -- ra2 = 011
        +regfile -- we3 = 1
        +regfile -- wa3 = 010
        +regfile -- wd3 = 0000000000000001
        +regfile -- rd1 = 0000000000000000
        +regfile -- rd2 = 0000000000000000
        +RAM[ 1] =  0
writedata       dataadr memwrite
t=                2150  0000000000000000        0000000000000000        1
-
        +instr = 0100110110000000
        +op = 010
        +controls = 011000000
        +funct = 0000
        +aluop = 00
        +alucontrol = 0011
        +alu result = 0000000000000000
        +HiLo = 00000000000000000000000000000000
        +$v0 = 0000000000000001
        +$v1 = 0000000000000000
        +$a0 = 0000000000000000
        +$a1 = 0000000000000000
        +regfile -- ra1 = 011
        +regfile -- ra2 = 011
        +regfile -- we3 = 0
        +regfile -- wa3 = 011
        +regfile -- wd3 = 0000000000000000
        +regfile -- rd1 = 0000000000000000
        +regfile -- rd2 = 0000000000000000
        +RAM[ 0] =  0
writedata       dataadr memwrite
+
        +instr = 0100110110000000
        +op = 010
        +controls = 011000000
        +funct = 0000
        +aluop = 00
        +alucontrol = 0011
        +alu result = 0000000000000000
        +HiLo = 00000000000000000000000000000000
        +a = 0000000000000000
        +b = 0000000000000000
        +$v0 = 0000000000000001
        +$v1 = 0000000000000000
        +$a0 = 0000000000000000
        +$a1 = 0000000000000000
        +regfile -- ra1 = 011
        +regfile -- ra2 = 011
        +regfile -- we3 = 0
        +regfile -- wa3 = 011
        +regfile -- wd3 = 0000000000000000
        +regfile -- rd1 = 0000000000000000
        +regfile -- rd2 = 0000000000000000
        +RAM[ 0] =  0
writedata       dataadr memwrite
t=                2250  0000000000000000        0000000000000000        0
-
        +instr = 0110010010001100
        +op = 011
        +controls = 001001000
        +funct = 1100
        +aluop = 00
        +alucontrol = 0011
        +alu result = 0000000000000000
        +HiLo = 00000000000000000000000000000000
        +$v0 = 0000000000000001
        +$v1 = 0000000000000000
        +$a0 = 0000000000000000
        +$a1 = 0000000000000000
        +regfile -- ra1 = 001
        +regfile -- ra2 = 001
        +regfile -- we3 = 1
        +regfile -- wa3 = 001
        +regfile -- wd3 = 0000000000000000
        +regfile -- rd1 = 0000000000000000
        +regfile -- rd2 = 0000000000000000
        +RAM[ 0] =  0
writedata       dataadr memwrite
+
        +instr = 0110010010001100
        +op = 011
        +controls = 001001000
        +funct = 1100
        +aluop = 00
        +alucontrol = 0011
        +alu result = 0000000000000000
        +HiLo = 00000000000000000000000000000000
        +a = 0000000000000000
        +b = 0000000000000000
        +$v0 = 0000000000000001
        +$v1 = 0000000000000000
        +$a0 = 0000000000000000
        +$a1 = 0000000000000000
        +regfile -- ra1 = 001
        +regfile -- ra2 = 001
        +regfile -- we3 = 1
        +regfile -- wa3 = 001
        +regfile -- wd3 = 0000000000000000
        +regfile -- rd1 = 0000000000000000
        +regfile -- rd2 = 0000000000000000
        +RAM[ 0] =  0
writedata       dataadr memwrite
t=                2350  0000000000000001        0000000000000010        0
-
        +instr = 0110100100000100
        +op = 011
        +controls = 001001000
        +funct = 0100
        +aluop = 00
        +alucontrol = 0011
        +alu result = 0000000000000010
        +HiLo = 00000000000000000000000000000000
        +$v0 = 0000000000000001
        +$v1 = 0000000000000000
        +$a0 = 0000000000000000
        +$a1 = 0000000000000000
        +regfile -- ra1 = 010
        +regfile -- ra2 = 010
        +regfile -- we3 = 1
        +regfile -- wa3 = 010
        +regfile -- wd3 = 0000000000000010
        +regfile -- rd1 = 0000000000000001
        +regfile -- rd2 = 0000000000000001
        +RAM[ 2] =  0
writedata       dataadr memwrite
+
        +instr = 0110100100000100
        +op = 011
        +controls = 001001000
        +funct = 0100
        +aluop = 00
        +alucontrol = 0011
        +alu result = 0000000000000010
        +HiLo = 00000000000000000000000000000000
        +a = 0000000000000001
        +b = 0000000000000001
        +$v0 = 0000000000000001
        +$v1 = 0000000000000000
        +$a0 = 0000000000000000
        +$a1 = 0000000000000000
        +regfile -- ra1 = 010
        +regfile -- ra2 = 010
        +regfile -- we3 = 1
        +regfile -- wa3 = 010
        +regfile -- wd3 = 0000000000000010
        +regfile -- rd1 = 0000000000000001
        +regfile -- rd2 = 0000000000000001
        +RAM[ 2] =  0
writedata       dataadr memwrite
t=                2450  0000000000000000        0000000000000001        0