
ubuntu-preinstalled/systemd-path:     file format elf32-littlearm


Disassembly of section .init:

00000a84 <.init>:
 a84:	push	{r3, lr}
 a88:	bl	1068 <log_oom_internal@plt+0x498>
 a8c:	pop	{r3, pc}

Disassembly of section .plt:

00000a90 <version@plt-0x14>:
 a90:	push	{lr}		; (str lr, [sp, #-4]!)
 a94:	ldr	lr, [pc, #4]	; aa0 <version@plt-0x4>
 a98:	add	lr, pc, lr
 a9c:	ldr	pc, [lr, #8]!
 aa0:			; <UNDEFINED> instruction: 0x000114b0

00000aa4 <version@plt>:
 aa4:	add	ip, pc, #0, 12
 aa8:	add	ip, ip, #69632	; 0x11000
 aac:	ldr	pc, [ip, #1200]!	; 0x4b0

00000ab0 <free@plt>:
 ab0:	add	ip, pc, #0, 12
 ab4:	add	ip, ip, #69632	; 0x11000
 ab8:	ldr	pc, [ip, #1192]!	; 0x4a8

00000abc <log_open@plt>:
 abc:	add	ip, pc, #0, 12
 ac0:	add	ip, ip, #69632	; 0x11000
 ac4:	ldr	pc, [ip, #1184]!	; 0x4a0

00000ac8 <log_show_color@plt>:
 ac8:	add	ip, pc, #0, 12
 acc:	add	ip, ip, #69632	; 0x11000
 ad0:	ldr	pc, [ip, #1176]!	; 0x498

00000ad4 <sd_path_home@plt>:
 ad4:	add	ip, pc, #0, 12
 ad8:	add	ip, ip, #69632	; 0x11000
 adc:	ldr	pc, [ip, #1168]!	; 0x490

00000ae0 <log_assert_failed_unreachable_realm@plt>:
 ae0:	add	ip, pc, #0, 12
 ae4:	add	ip, ip, #69632	; 0x11000
 ae8:	ldr	pc, [ip, #1160]!	; 0x488

00000aec <ask_password_agent_close@plt>:
 aec:	add	ip, pc, #0, 12
 af0:	add	ip, ip, #69632	; 0x11000
 af4:	ldr	pc, [ip, #1152]!	; 0x480

00000af8 <polkit_agent_close@plt>:
 af8:	add	ip, pc, #0, 12
 afc:	add	ip, ip, #69632	; 0x11000
 b00:	ldr	pc, [ip, #1144]!	; 0x478

00000b04 <mac_selinux_finish@plt>:
 b04:	add	ip, pc, #0, 12
 b08:	add	ip, ip, #69632	; 0x11000
 b0c:	ldr	pc, [ip, #1136]!	; 0x470

00000b10 <sd_notifyf@plt>:
 b10:	add	ip, pc, #0, 12
 b14:	add	ip, ip, #69632	; 0x11000
 b18:	ldr	pc, [ip, #1128]!	; 0x468

00000b1c <puts@plt>:
 b1c:	add	ip, pc, #0, 12
 b20:	add	ip, ip, #69632	; 0x11000
 b24:	ldr	pc, [ip, #1120]!	; 0x460

00000b28 <log_get_max_level_realm@plt>:
 b28:	add	ip, pc, #0, 12
 b2c:	add	ip, ip, #69632	; 0x11000
 b30:	ldr	pc, [ip, #1112]!	; 0x458

00000b34 <abort@plt>:
 b34:	add	ip, pc, #0, 12
 b38:	add	ip, ip, #69632	; 0x11000
 b3c:	ldr	pc, [ip, #1104]!	; 0x450

00000b40 <__stack_chk_fail@plt>:
 b40:	add	ip, pc, #0, 12
 b44:	add	ip, ip, #69632	; 0x11000
 b48:	ldr	pc, [ip, #1096]!	; 0x448

00000b4c <terminal_urlify_man@plt>:
 b4c:	add	ip, pc, #0, 12
 b50:	add	ip, ip, #69632	; 0x11000
 b54:	ldr	pc, [ip, #1088]!	; 0x440

00000b58 <getopt_long@plt>:
 b58:	add	ip, pc, #0, 12
 b5c:	add	ip, ip, #69632	; 0x11000
 b60:	ldr	pc, [ip, #1080]!	; 0x438

00000b64 <pager_close@plt>:
 b64:	add	ip, pc, #0, 12
 b68:	add	ip, ip, #69632	; 0x11000
 b6c:	ldr	pc, [ip, #1072]!	; 0x430

00000b70 <strcmp@plt>:
 b70:	add	ip, pc, #0, 12
 b74:	add	ip, ip, #69632	; 0x11000
 b78:	ldr	pc, [ip, #1064]!	; 0x428

00000b7c <log_parse_environment_realm@plt>:
 b7c:	add	ip, pc, #0, 12
 b80:	add	ip, ip, #69632	; 0x11000
 b84:	ldr	pc, [ip, #1056]!	; 0x420

00000b88 <log_assert_failed_realm@plt>:
 b88:	add	ip, pc, #0, 12
 b8c:	add	ip, ip, #69632	; 0x11000
 b90:	ldr	pc, [ip, #1048]!	; 0x418

00000b94 <log_internal_realm@plt>:
 b94:	add	ip, pc, #0, 12
 b98:	add	ip, ip, #69632	; 0x11000
 b9c:	ldr	pc, [ip, #1040]!	; 0x410

00000ba0 <__libc_start_main@plt>:
 ba0:	add	ip, pc, #0, 12
 ba4:	add	ip, ip, #69632	; 0x11000
 ba8:	ldr	pc, [ip, #1032]!	; 0x408

00000bac <__gmon_start__@plt>:
 bac:	add	ip, pc, #0, 12
 bb0:	add	ip, ip, #69632	; 0x11000
 bb4:	ldr	pc, [ip, #1024]!	; 0x400

00000bb8 <__cxa_finalize@plt>:
 bb8:	add	ip, pc, #0, 12
 bbc:	add	ip, ip, #69632	; 0x11000
 bc0:	ldr	pc, [ip, #1016]!	; 0x3f8

00000bc4 <__printf_chk@plt>:
 bc4:	add	ip, pc, #0, 12
 bc8:	add	ip, ip, #69632	; 0x11000
 bcc:	ldr	pc, [ip, #1008]!	; 0x3f0

00000bd0 <log_oom_internal@plt>:
 bd0:	add	ip, pc, #0, 12
 bd4:	add	ip, ip, #69632	; 0x11000
 bd8:	ldr	pc, [ip, #1000]!	; 0x3e8

Disassembly of section .text:

00000bdc <.text>:
     bdc:	svcmi	0x00f0e92d
     be0:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
     be4:	andcs	r8, r1, r2, lsl #22
     be8:	strmi	r4, [r8], r0, ror #21
     bec:	ldrbtmi	r4, [sl], #-3040	; 0xfffff420
     bf0:	addlt	r4, fp, r0, ror #25
     bf4:	strls	r4, [r6], #-1148	; 0xfffffb84
     bf8:	bmi	ff7d6f4c <log_oom_internal@plt+0xff7d637c>
     bfc:	movwls	r6, #38939	; 0x981b
     c00:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     c04:	stmiapl	r2!, {r0, r2, r3, r4, r6, r7, r8, r9, fp, lr}
     c08:	stmiapl	r3!, {r0, r2, r4, sp, lr}^
     c0c:			; <UNDEFINED> instruction: 0xf7ff6019
     c10:	andcs	lr, r0, ip, asr pc
     c14:	svc	0x00b2f7ff
     c18:	svc	0x0050f7ff
     c1c:	vqdmull.s<illegal width 8>	q9, d0, d0
     c20:			; <UNDEFINED> instruction: 0xf1b8817a
     c24:			; <UNDEFINED> instruction: 0xf0000f00
     c28:			; <UNDEFINED> instruction: 0xf8df8182
     c2c:	mrcmi	3, 6, sl, cr5, cr4, {2}
     c30:	cmpls	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
     c34:	ldrbtmi	r4, [lr], #-1274	; 0xfffffb06
     c38:			; <UNDEFINED> instruction: 0x270044f9
     c3c:			; <UNDEFINED> instruction: 0x46324653
     c40:	strtmi	r4, [r8], -r1, asr #12
     c44:			; <UNDEFINED> instruction: 0xf7ff9700
     c48:	cdpne	15, 0, cr14, cr4, cr8, {4}
     c4c:	cmnhi	lr, r0, asr #5	; <UNPREDICTABLE>
     c50:	svcvc	0x0080f5b4
     c54:	mrrcle	0, 5, sp, r0, cr13
     c58:	teqle	r2, pc, lsr ip
     c5c:	ldreq	pc, [r5, -pc, rrx]
     c60:	rsbsmi	r4, sl, #3309568	; 0x328000
     c64:	ldrbtmi	r2, [r9], #-0
     c68:	svc	0x0052f7ff
     c6c:	svc	0x003ef7ff
     c70:	svc	0x0042f7ff
     c74:	svc	0x0076f7ff
     c78:	svc	0x0044f7ff
     c7c:	bls	193b94 <log_oom_internal@plt+0x192fc4>
     c80:	ldrdlt	r5, [ip, #-132]!	; 0xffffff7c
     c84:	strcc	r4, [r3], #-3011	; 0xfffff43d
     c88:			; <UNDEFINED> instruction: 0xf0249a06
     c8c:	ldmpl	r5, {r0, r1, sl}^
     c90:	andle	r4, r5, #172, 4	; 0xc000000a
     c94:	movweq	lr, #2516	; 0x9d4
     c98:	ldrmi	r3, [r8, r8, lsl #8]
     c9c:	mvnsle	r4, #172, 4	; 0xc000000a
     ca0:	svceq	0x00f84abd
     ca4:	ldrbtmi	r4, [sl], #-2994	; 0xfffff44e
     ca8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     cac:	subsmi	r9, sl, r9, lsl #22
     cb0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     cb4:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
     cb8:	ldc	0, cr11, [sp], #44	; 0x2c
     cbc:	pop	{r1, r8, r9, fp, pc}
     cc0:	stclcs	15, cr8, [r8], #-960	; 0xfffffc40
     cc4:	cmphi	r4, r0, asr #32	; <UNPREDICTABLE>
     cc8:	bge	2133a0 <log_oom_internal@plt+0x2127d0>
     ccc:	ldrbtmi	r4, [r9], #-2228	; 0xfffff74c
     cd0:	ldrbtmi	r9, [r8], #-1800	; 0xfffff8f8
     cd4:	svc	0x003af7ff
     cd8:	vmlal.s8	q9, d0, d0
     cdc:	stcls	0, cr8, [r6], {174}	; 0xae
     ce0:	bmi	fec08cec <log_oom_internal@plt+0xfec0811c>
     ce4:	blls	2133ac <log_oom_internal@plt+0x2127dc>
     ce8:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
     cec:			; <UNDEFINED> instruction: 0xf7ff6812
     cf0:	stmdals	r8, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
     cf4:	mrc	7, 6, APSR_nzcv, cr12, cr15, {7}
     cf8:	vaba.s8	d30, d16, d24
     cfc:	addmi	r1, r4, #1
     d00:	msrhi	CPSR_sx, r0, asr #32
     d04:	bls	193bb0 <log_oom_internal@plt+0x192fe0>
     d08:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
     d0c:	andcc	pc, r0, r9, asr #17
     d10:			; <UNDEFINED> instruction: 0xf7ffe793
     d14:	strmi	lr, [r7], -r8, asr #29
     d18:	ldclle	15, cr2, [sl, #-0]
     d1c:	bls	193bb4 <log_oom_internal@plt+0x192fe4>
     d20:	ldmdavs	lr, {r0, r1, r4, r6, r7, fp, ip, lr}
     d24:	vqsub.u8	d20, d16, d21
     d28:	bmi	fe8a0f8c <log_oom_internal@plt+0xfe8a03bc>
     d2c:	streq	lr, [r6], r8, lsl #22
     d30:	bl	213bbc <log_oom_internal@plt+0x212fec>
     d34:	ldrbtmi	r0, [sl], #-2181	; 0xfffff77b
     d38:	andcc	r4, r3, #160, 18	; 0x280000
     d3c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
     d40:	mcr	3, 0, r3, cr8, cr4, {0}
     d44:	bmi	fe78b58c <log_oom_internal@plt+0xfe78a9bc>
     d48:	ldrbtmi	r9, [sl], #-260	; 0xfffffefc
     d4c:			; <UNDEFINED> instruction: 0xf8cd9307
     d50:			; <UNDEFINED> instruction: 0x46928014
     d54:			; <UNDEFINED> instruction: 0xf04f9b04
     d58:			; <UNDEFINED> instruction: 0xf8560800
     d5c:			; <UNDEFINED> instruction: 0xf04f5b04
     d60:			; <UNDEFINED> instruction: 0xf1030900
     d64:	ldrbmi	r0, [r0], -r4, asr #22
     d68:			; <UNDEFINED> instruction: 0xf118e00b
     d6c:			; <UNDEFINED> instruction: 0xf1490801
     d70:			; <UNDEFINED> instruction: 0xf1b90900
     d74:	svclt	0x00080f00
     d78:	svceq	0x0028f1b8
     d7c:			; <UNDEFINED> instruction: 0xf85bd02d
     d80:	strtmi	r0, [r9], -r4, lsl #22
     d84:	mrc	7, 7, APSR_nzcv, cr4, cr15, {7}
     d88:	mvnle	r2, r0, lsl #16
     d8c:	eorsgt	pc, r4, #14614528	; 0xdf0000
     d90:	blge	2125a8 <log_oom_internal@plt+0x2119d8>
     d94:	ldrbtmi	r4, [ip], #1600	; 0x640
     d98:	strls	r4, [r8], #-1609	; 0xfffff9b7
     d9c:	ldrdcs	pc, [r0], -ip
     da0:	mrc	7, 4, APSR_nzcv, cr8, cr15, {7}
     da4:	bleq	3d46c <log_oom_internal@plt+0x3c89c>
     da8:	strtmi	sp, [r0], -lr, lsr #20
     dac:	mrc	7, 5, APSR_nzcv, cr12, cr15, {7}
     db0:	svclt	0x00de2802
     db4:	streq	pc, [r0], #-459	; 0xfffffe35
     db8:	rsbmi	fp, r4, #228, 4	; 0x4000000e
     dbc:	stmdals	r8, {r0, r1, r3, r5, sl, fp, ip, lr, pc}
     dc0:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
     dc4:			; <UNDEFINED> instruction: 0x0724ea37
     dc8:	strtmi	fp, [r7], -r8, lsr #30
     dcc:	adcsmi	r9, r3, #5120	; 0x1400
     dd0:	svccs	0x0000d1c0
     dd4:	svcge	0x004af6bf
     dd8:	andcs	lr, r0, r2, asr #14
     ddc:	mcr	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     de0:	vsub.i8	d18, d0, d2
     de4:	blls	1e10ac <log_oom_internal@plt+0x1e04dc>
     de8:	bmi	1dc936c <log_oom_internal@plt+0x1dc879c>
     dec:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
     df0:	strls	r2, [r2, #-3]
     df4:	movwls	r4, #1146	; 0x47a
     df8:	cmncs	r7, #268435456	; 0x10000000
     dfc:	bcs	43c664 <log_oom_internal@plt+0x43ba94>
     e00:	mcr	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     e04:	ldrb	r4, [sp, r4, lsl #12]
     e08:			; <UNDEFINED> instruction: 0xf7ff9808
     e0c:	stmdals	r8, {r3, r7, r9, sl, fp, sp, lr, pc}
     e10:	mcr	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     e14:	bmi	1b7ad84 <log_oom_internal@plt+0x1b7a1b4>
     e18:	stclmi	0, cr2, [sp], #-12
     e1c:	ldrbtmi	r4, [sl], #-1625	; 0xfffff9a7
     e20:	bmi	1b2562c <log_oom_internal@plt+0x1b24a5c>
     e24:	ldrcc	r4, [r4], #-1148	; 0xfffffb84
     e28:	ldrbtmi	r2, [sl], #-864	; 0xfffffca0
     e2c:	strmi	r9, [r2], #-1024	; 0xfffffc00
     e30:			; <UNDEFINED> instruction: 0xf7ff9502
     e34:			; <UNDEFINED> instruction: 0x4604eeb0
     e38:	blmi	19fad44 <log_oom_internal@plt+0x19fa174>
     e3c:	stmdbmi	r7!, {r3, r4, r5, r9, sl, lr}^
     e40:	ldrbtmi	r2, [fp], #-625	; 0xfffffd8f
     e44:	movwcc	r4, #50297	; 0xc479
     e48:			; <UNDEFINED> instruction: 0xf7ff3103
     e4c:	strmi	lr, [r7], -r2, asr #29
     e50:			; <UNDEFINED> instruction: 0xf7ff9808
     e54:	ldrb	lr, [pc, -lr, lsr #28]
     e58:	strcs	r4, [r0, -r1, ror #22]
     e5c:			; <UNDEFINED> instruction: 0xf10d4a61
     e60:	ldrbtmi	r0, [fp], #-2592	; 0xfffff5e0
     e64:	ldrdls	pc, [r0, pc]
     e68:	ldrdlt	pc, [r0, pc]
     e6c:	ldrbtmi	r3, [sl], #-771	; 0xfffffcfd
     e70:	subcc	r4, r0, #-117440512	; 0xf9000000
     e74:	mcr	4, 0, r4, cr8, cr11, {7}
     e78:	strcs	r3, [r0], #-2576	; 0xfffff5f0
     e7c:	ldrtmi	r2, [r8], r0, lsl #10
     e80:	ands	r9, r1, r4, lsl #4
     e84:	adceq	r9, r2, r4, lsl #28
     e88:	ldrbmi	r9, [r9], -r8, lsl #22
     e8c:	ldmpl	r2!, {r0, sp}
     e90:	mrc	7, 4, APSR_nzcv, cr8, cr15, {7}
     e94:			; <UNDEFINED> instruction: 0xf7ff9808
     e98:	strcc	lr, [r1], #-3596	; 0xfffff1f4
     e9c:	streq	pc, [r0, #-325]	; 0xfffffebb
     ea0:	svclt	0x00082d00
     ea4:	andsle	r2, sp, r8, lsr #24
     ea8:			; <UNDEFINED> instruction: 0xf8d94653
     eac:	strtmi	r2, [r0], -r0
     eb0:	strcs	r4, [r0, -r9, lsr #12]
     eb4:			; <UNDEFINED> instruction: 0xf7ff9708
     eb8:	stcne	14, cr14, [r3, #56]	; 0x38
     ebc:	andsle	r4, r3, r6, lsl #12
     ec0:	ble	ff7d19a8 <log_oom_internal@plt+0xff7d0dd8>
     ec4:			; <UNDEFINED> instruction: 0xf7ff4638
     ec8:	stmdacs	r2, {r4, r5, r9, sl, fp, sp, lr, pc}
     ecc:	stmdals	r8, {r1, r2, r3, sl, fp, ip, lr, pc}
     ed0:			; <UNDEFINED> instruction: 0xf7ff46b0
     ed4:	strcc	lr, [r1], #-3566	; 0xfffff212
     ed8:	streq	pc, [r0, #-325]	; 0xfffffebb
     edc:	svclt	0x00082d00
     ee0:	mvnle	r2, r8, lsr #24
     ee4:	ldrb	r4, [r4, -r7, asr #12]!
     ee8:	ldrb	r4, [r0, r6, asr #12]!
     eec:	strbmi	r4, [r1], -r0, asr #30
     ef0:	movtcs	r4, #47168	; 0xb840
     ef4:	bmi	10120f8 <log_oom_internal@plt+0x1011528>
     ef8:	streq	lr, [r4, r7, lsl #22]
     efc:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
     f00:	ldcvs	0, cr3, [pc], #-128	; e88 <log_oom_internal@plt+0x2b8>
     f04:	andls	r9, r0, r1, lsl #4
     f08:	cdp	0, 1, cr2, cr8, cr3, {0}
     f0c:	smladls	r2, r0, sl, r2
     f10:	mcr	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     f14:	bmi	e7ae88 <log_oom_internal@plt+0xe7a2b8>
     f18:	ldcmi	3, cr2, [r9], #-576	; 0xfffffdc0
     f1c:	ldmdbmi	r9!, {sp}
     f20:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
     f24:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
     f28:			; <UNDEFINED> instruction: 0xf7ff9400
     f2c:	bmi	dbc7ec <log_oom_internal@plt+0xdbbc1c>
     f30:	ldcmi	6, cr4, [r6], #-256	; 0xffffff00
     f34:	ldmdbmi	r6!, {r0, r4, r7, r8, r9, sp}
     f38:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
     f3c:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
     f40:			; <UNDEFINED> instruction: 0xf7ff9400
     f44:			; <UNDEFINED> instruction: 0xf06fee22
     f48:			; <UNDEFINED> instruction: 0xe73f075e
     f4c:	strbt	r2, [r5], r1, lsl #14
     f50:			; <UNDEFINED> instruction: 0x23a54a30
     f54:	andcs	r4, r0, r0, lsr ip
     f58:	ldrbtmi	r4, [sl], #-2352	; 0xfffff6d0
     f5c:	andcc	r4, r3, #124, 8	; 0x7c000000
     f60:	strls	r4, [r0], #-1145	; 0xfffffb87
     f64:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
     f68:	stcl	7, cr15, [sl, #1020]!	; 0x3fc
     f6c:	andeq	r1, r1, lr, asr r3
     f70:	andeq	r0, r0, r4, ror r0
     f74:	andeq	r1, r1, r8, asr r3
     f78:	andeq	r0, r0, r8, lsl #1
     f7c:	andeq	r0, r0, ip, ror r0
     f80:	andeq	r1, r1, r8, lsr #2
     f84:	andeq	r0, r0, sl, lsr r8
     f88:	andeq	r1, r1, ip, asr #7
     f8c:	andeq	r0, r0, sl, ror r6
     f90:	andeq	r0, r0, ip, lsl #1
     f94:	muleq	r0, r0, r0
     f98:	andeq	r1, r1, r6, lsr #5
     f9c:	ldrdeq	r0, [r0], -lr
     fa0:	ldrdeq	r0, [r0], -lr
     fa4:	andeq	r0, r0, r0, lsr #1
     fa8:	ldrdeq	r0, [r0], -r6
     fac:	andeq	r0, r0, r4, lsl #1
     fb0:	andeq	r0, r0, r8, ror r0
     fb4:	andeq	r0, r0, lr, asr #8
     fb8:	andeq	r0, r0, ip, lsr #17
     fbc:	andeq	r1, r1, lr, lsl r0
     fc0:	andeq	r0, r0, lr, lsr #8
     fc4:	andeq	r1, r1, lr, ror #4
     fc8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     fcc:	andeq	r0, r0, lr, lsl #9
     fd0:	andeq	r0, r0, r4, asr #15
     fd4:	andeq	r0, r0, sl, asr r3
     fd8:	andeq	r0, r0, r6, lsr #15
     fdc:	andeq	r0, r0, r0, asr #6
     fe0:	andeq	r0, r0, r2, lsr #6
     fe4:	andeq	r0, r1, lr, ror #29
     fe8:	muleq	r1, r4, r1
     fec:	andeq	r0, r0, r4, ror #8
     ff0:	andeq	r0, r1, r8, ror #28
     ff4:	andeq	r0, r0, ip, ror #13
     ff8:	andeq	r0, r0, lr, lsr #7
     ffc:	andeq	r0, r0, r4, ror #4
    1000:	andeq	r0, r0, r6, asr #13
    1004:	andeq	r0, r0, r2, ror r2
    1008:	andeq	r0, r0, ip, asr #4
    100c:	andeq	r0, r0, lr, lsr #13
    1010:	andeq	r0, r0, r6, ror #4
    1014:	andeq	r0, r0, sl, lsr #4
    1018:	andeq	r0, r0, ip, lsl #13
    101c:	andeq	r0, r0, r8, lsr r3
    1020:	bleq	3d164 <log_oom_internal@plt+0x3c594>
    1024:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1028:	strbtmi	fp, [sl], -r2, lsl #24
    102c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1030:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1034:	ldrmi	sl, [sl], #776	; 0x308
    1038:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    103c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1040:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1044:			; <UNDEFINED> instruction: 0xf85a4b06
    1048:	stmdami	r6, {r0, r1, ip, sp}
    104c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1050:	stc	7, cr15, [r6, #1020]!	; 0x3fc
    1054:	stcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1058:	strdeq	r0, [r1], -r8
    105c:	muleq	r0, ip, r0
    1060:	muleq	r0, r4, r0
    1064:	andeq	r0, r0, r0, lsl #1
    1068:	ldr	r3, [pc, #20]	; 1084 <log_oom_internal@plt+0x4b4>
    106c:	ldr	r2, [pc, #20]	; 1088 <log_oom_internal@plt+0x4b8>
    1070:	add	r3, pc, r3
    1074:	ldr	r2, [r3, r2]
    1078:	cmp	r2, #0
    107c:	bxeq	lr
    1080:	b	bac <__gmon_start__@plt>
    1084:	ldrdeq	r0, [r1], -r8
    1088:	andeq	r0, r0, r4, lsr #1
    108c:	blmi	1d30ac <log_oom_internal@plt+0x1d24dc>
    1090:	bmi	1d2278 <log_oom_internal@plt+0x1d16a8>
    1094:	addmi	r4, r3, #2063597568	; 0x7b000000
    1098:	andle	r4, r3, sl, ror r4
    109c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    10a0:	ldrmi	fp, [r8, -r3, lsl #2]
    10a4:	svclt	0x00004770
    10a8:	andeq	r0, r1, r0, ror pc
    10ac:	andeq	r0, r1, ip, ror #30
    10b0:			; <UNDEFINED> instruction: 0x00010eb4
    10b4:	muleq	r0, r8, r0
    10b8:	stmdbmi	r9, {r3, fp, lr}
    10bc:	bmi	2522a4 <log_oom_internal@plt+0x2516d4>
    10c0:	bne	2522ac <log_oom_internal@plt+0x2516dc>
    10c4:	svceq	0x00cb447a
    10c8:			; <UNDEFINED> instruction: 0x01a1eb03
    10cc:	andle	r1, r3, r9, asr #32
    10d0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    10d4:	ldrmi	fp, [r8, -r3, lsl #2]
    10d8:	svclt	0x00004770
    10dc:	andeq	r0, r1, r4, asr #30
    10e0:	andeq	r0, r1, r0, asr #30
    10e4:	andeq	r0, r1, r8, lsl #29
    10e8:	andeq	r0, r0, r8, lsr #1
    10ec:	blmi	2ae514 <log_oom_internal@plt+0x2ad944>
    10f0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    10f4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    10f8:	blmi	26f6ac <log_oom_internal@plt+0x26eadc>
    10fc:	ldrdlt	r5, [r3, -r3]!
    1100:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1104:			; <UNDEFINED> instruction: 0xf7ff6818
    1108:			; <UNDEFINED> instruction: 0xf7ffed58
    110c:	blmi	1c1010 <log_oom_internal@plt+0x1c0440>
    1110:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1114:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1118:	andeq	r0, r1, lr, lsl #30
    111c:	andeq	r0, r1, r8, asr lr
    1120:	andeq	r0, r0, ip, lsr #1
    1124:	strdeq	r0, [r1], -sl
    1128:	andeq	r0, r1, lr, ror #29
    112c:	svclt	0x0000e7c4
    1130:	mvnsmi	lr, #737280	; 0xb4000
    1134:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1138:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    113c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1140:	stc	7, cr15, [r0], #1020	; 0x3fc
    1144:	blne	1d92340 <log_oom_internal@plt+0x1d91770>
    1148:	strhle	r1, [sl], -r6
    114c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1150:	svccc	0x0004f855
    1154:	strbmi	r3, [sl], -r1, lsl #8
    1158:	ldrtmi	r4, [r8], -r1, asr #12
    115c:	adcmi	r4, r6, #152, 14	; 0x2600000
    1160:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1164:	svclt	0x000083f8
    1168:	andeq	r0, r1, sl, lsl ip
    116c:	andeq	r0, r1, r0, lsl ip
    1170:	svclt	0x00004770

Disassembly of section .fini:

00001174 <.fini>:
    1174:	push	{r3, lr}
    1178:	pop	{r3, pc}
