	component Nios2 is
		port (
			clk_clk        : in  std_logic                    := 'X'; -- clk
			pio_led_export : out std_logic_vector(9 downto 0);        -- export
			reset_reset_n  : in  std_logic                    := 'X'  -- reset_n
		);
	end component Nios2;

