\doxysection{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\textbf{ \+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def} \\*DMA handle Structure definition }{\pageref{struct_____d_m_a___handle_type_def}}{}
\item\contentsline{section}{\textbf{ \+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def} \\*SPI handle Structure definition }{\pageref{struct_____s_p_i___handle_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Analog\+WDGConf\+Type\+Def} \\*ADC Configuration multi-\/mode structure definition ~\newline
 }{\pageref{struct_a_d_c___analog_w_d_g_conf_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Channel\+Conf\+Type\+Def} \\*Structure definition of ADC channel for regular group ~\newline
 }{\pageref{struct_a_d_c___channel_conf_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def} }{\pageref{struct_a_d_c___common___type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Handle\+Type\+Def} \\*ADC handle Structure definition }{\pageref{struct_a_d_c___handle_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Init\+Type\+Def} \\*Structure definition of ADC and regular group initialization }{\pageref{struct_a_d_c___init_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Injection\+Conf\+Type\+Def} \\*ADC Configuration injected Channel structure definition }{\pageref{struct_a_d_c___injection_conf_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Multi\+Mode\+Type\+Def} \\*ADC Configuration multi-\/mode structure definition ~\newline
 }{\pageref{struct_a_d_c___multi_mode_type_def}}{}
\item\contentsline{section}{\textbf{ ADC\+\_\+\+Type\+Def} \\*Analog to Digital Converter ~\newline
 }{\pageref{struct_a_d_c___type_def}}{}
\item\contentsline{section}{\textbf{ APSR\+\_\+\+Type} \\*Union type to access the Application Program Status Register (APSR) }{\pageref{union_a_p_s_r___type}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__q15}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__q31}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+q7} \\*Instance structure for the Q15 bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__q7}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+biquad\+\_\+cas\+\_\+df1\+\_\+32x64\+\_\+ins\+\_\+q31} \\*Instance structure for the high precision Q31 Biquad cascade filter }{\pageref{structarm__biquad__cas__df1__32x64__ins__q31}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+biquad\+\_\+cascade\+\_\+df2\+T\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point transposed direct form II Biquad cascade filter }{\pageref{structarm__biquad__cascade__df2_t__instance__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+biquad\+\_\+cascade\+\_\+df2\+T\+\_\+instance\+\_\+f64} \\*Instance structure for the floating-\/point transposed direct form II Biquad cascade filter }{\pageref{structarm__biquad__cascade__df2_t__instance__f64}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+biquad\+\_\+cascade\+\_\+stereo\+\_\+df2\+T\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point transposed direct form II Biquad cascade filter }{\pageref{structarm__biquad__cascade__stereo__df2_t__instance__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+biquad\+\_\+casd\+\_\+df1\+\_\+inst\+\_\+f32} \\*Instance structure for the floating-\/point Biquad cascade filter }{\pageref{structarm__biquad__casd__df1__inst__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+biquad\+\_\+casd\+\_\+df1\+\_\+inst\+\_\+q15} \\*Instance structure for the Q15 Biquad cascade filter }{\pageref{structarm__biquad__casd__df1__inst__q15}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+biquad\+\_\+casd\+\_\+df1\+\_\+inst\+\_\+q31} \\*Instance structure for the Q31 Biquad cascade filter }{\pageref{structarm__biquad__casd__df1__inst__q31}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+cfft\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point CFFT/\+CIFFT function }{\pageref{structarm__cfft__instance__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+cfft\+\_\+instance\+\_\+q15} \\*Instance structure for the fixed-\/point CFFT/\+CIFFT function }{\pageref{structarm__cfft__instance__q15}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+cfft\+\_\+instance\+\_\+q31} \\*Instance structure for the fixed-\/point CFFT/\+CIFFT function }{\pageref{structarm__cfft__instance__q31}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+cfft\+\_\+radix2\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point CFFT/\+CIFFT function }{\pageref{structarm__cfft__radix2__instance__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+cfft\+\_\+radix2\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 CFFT/\+CIFFT function }{\pageref{structarm__cfft__radix2__instance__q15}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+cfft\+\_\+radix2\+\_\+instance\+\_\+q31} \\*Instance structure for the Radix-\/2 Q31 CFFT/\+CIFFT function }{\pageref{structarm__cfft__radix2__instance__q31}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+cfft\+\_\+radix4\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point CFFT/\+CIFFT function }{\pageref{structarm__cfft__radix4__instance__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+cfft\+\_\+radix4\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 CFFT/\+CIFFT function }{\pageref{structarm__cfft__radix4__instance__q15}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+cfft\+\_\+radix4\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 CFFT/\+CIFFT function }{\pageref{structarm__cfft__radix4__instance__q31}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+dct4\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point DCT4/\+IDCT4 function }{\pageref{structarm__dct4__instance__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+dct4\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 DCT4/\+IDCT4 function }{\pageref{structarm__dct4__instance__q15}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+dct4\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 DCT4/\+IDCT4 function }{\pageref{structarm__dct4__instance__q31}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+fir\+\_\+decimate\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point FIR decimator }{\pageref{structarm__fir__decimate__instance__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+fir\+\_\+decimate\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 FIR decimator }{\pageref{structarm__fir__decimate__instance__q15}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+fir\+\_\+decimate\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 FIR decimator }{\pageref{structarm__fir__decimate__instance__q31}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+fir\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point FIR filter }{\pageref{structarm__fir__instance__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+fir\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 FIR filter }{\pageref{structarm__fir__instance__q15}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+fir\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 FIR filter }{\pageref{structarm__fir__instance__q31}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+fir\+\_\+instance\+\_\+q7} \\*Instance structure for the Q7 FIR filter }{\pageref{structarm__fir__instance__q7}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+fir\+\_\+interpolate\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point FIR interpolator }{\pageref{structarm__fir__interpolate__instance__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+fir\+\_\+interpolate\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 FIR interpolator }{\pageref{structarm__fir__interpolate__instance__q15}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+fir\+\_\+interpolate\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 FIR interpolator }{\pageref{structarm__fir__interpolate__instance__q31}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+fir\+\_\+lattice\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point FIR lattice filter }{\pageref{structarm__fir__lattice__instance__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+fir\+\_\+lattice\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 FIR lattice filter }{\pageref{structarm__fir__lattice__instance__q15}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+fir\+\_\+lattice\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 FIR lattice filter }{\pageref{structarm__fir__lattice__instance__q31}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point sparse FIR filter }{\pageref{structarm__fir__sparse__instance__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 sparse FIR filter }{\pageref{structarm__fir__sparse__instance__q15}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 sparse FIR filter }{\pageref{structarm__fir__sparse__instance__q31}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+q7} \\*Instance structure for the Q7 sparse FIR filter }{\pageref{structarm__fir__sparse__instance__q7}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+iir\+\_\+lattice\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point IIR lattice filter }{\pageref{structarm__iir__lattice__instance__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+iir\+\_\+lattice\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 IIR lattice filter }{\pageref{structarm__iir__lattice__instance__q15}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+iir\+\_\+lattice\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 IIR lattice filter }{\pageref{structarm__iir__lattice__instance__q31}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+linear\+\_\+interp\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point Linear Interpolate function }{\pageref{structarm__linear__interp__instance__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+lms\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point LMS filter }{\pageref{structarm__lms__instance__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+lms\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 LMS filter }{\pageref{structarm__lms__instance__q15}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+lms\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 LMS filter }{\pageref{structarm__lms__instance__q31}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+lms\+\_\+norm\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point normalized LMS filter }{\pageref{structarm__lms__norm__instance__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+lms\+\_\+norm\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 normalized LMS filter }{\pageref{structarm__lms__norm__instance__q15}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+lms\+\_\+norm\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 normalized LMS filter }{\pageref{structarm__lms__norm__instance__q31}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+matrix\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point matrix structure }{\pageref{structarm__matrix__instance__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+matrix\+\_\+instance\+\_\+f64} \\*Instance structure for the floating-\/point matrix structure }{\pageref{structarm__matrix__instance__f64}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+matrix\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 matrix structure }{\pageref{structarm__matrix__instance__q15}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+matrix\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 matrix structure }{\pageref{structarm__matrix__instance__q31}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+pid\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point PID Control }{\pageref{structarm__pid__instance__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+pid\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 PID Control }{\pageref{structarm__pid__instance__q15}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+pid\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 PID Control }{\pageref{structarm__pid__instance__q31}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+rfft\+\_\+fast\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point RFFT/\+RIFFT function }{\pageref{structarm__rfft__fast__instance__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+rfft\+\_\+instance\+\_\+f32} \\*Instance structure for the floating-\/point RFFT/\+RIFFT function }{\pageref{structarm__rfft__instance__f32}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+rfft\+\_\+instance\+\_\+q15} \\*Instance structure for the Q15 RFFT/\+RIFFT function }{\pageref{structarm__rfft__instance__q15}}{}
\item\contentsline{section}{\textbf{ arm\+\_\+rfft\+\_\+instance\+\_\+q31} \\*Instance structure for the Q31 RFFT/\+RIFFT function }{\pageref{structarm__rfft__instance__q31}}{}
\item\contentsline{section}{\textbf{ CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def} \\*Controller Area Network FIFOMail\+Box }{\pageref{struct_c_a_n___f_i_f_o_mail_box___type_def}}{}
\item\contentsline{section}{\textbf{ CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def} \\*Controller Area Network Filter\+Register }{\pageref{struct_c_a_n___filter_register___type_def}}{}
\item\contentsline{section}{\textbf{ CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def} \\*Controller Area Network Tx\+Mail\+Box }{\pageref{struct_c_a_n___tx_mail_box___type_def}}{}
\item\contentsline{section}{\textbf{ CAN\+\_\+\+Type\+Def} \\*Controller Area Network }{\pageref{struct_c_a_n___type_def}}{}
\item\contentsline{section}{\textbf{ CONTROL\+\_\+\+Type} \\*Union type to access the Control Registers (CONTROL) }{\pageref{union_c_o_n_t_r_o_l___type}}{}
\item\contentsline{section}{\textbf{ Core\+Debug\+\_\+\+Type} \\*Structure type to access the Core Debug Register (Core\+Debug) }{\pageref{struct_core_debug___type}}{}
\item\contentsline{section}{\textbf{ CRC\+\_\+\+Handle\+Type\+Def} }{\pageref{struct_c_r_c___handle_type_def}}{}
\item\contentsline{section}{\textbf{ CRC\+\_\+\+Type\+Def} \\*CRC calculation unit }{\pageref{struct_c_r_c___type_def}}{}
\item\contentsline{section}{\textbf{ DAC\+\_\+\+Type\+Def} \\*Digital to Analog Converter }{\pageref{struct_d_a_c___type_def}}{}
\item\contentsline{section}{\textbf{ DBGMCU\+\_\+\+Type\+Def} \\*Debug MCU }{\pageref{struct_d_b_g_m_c_u___type_def}}{}
\item\contentsline{section}{\textbf{ DCMI\+\_\+\+Type\+Def} \\*DCMI }{\pageref{struct_d_c_m_i___type_def}}{}
\item\contentsline{section}{\textbf{ DMA\+\_\+\+Init\+Type\+Def} \\*DMA Configuration Structure definition }{\pageref{struct_d_m_a___init_type_def}}{}
\item\contentsline{section}{\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} \\*DMA Controller }{\pageref{struct_d_m_a___stream___type_def}}{}
\item\contentsline{section}{\textbf{ DMA\+\_\+\+Type\+Def} }{\pageref{struct_d_m_a___type_def}}{}
\item\contentsline{section}{\textbf{ DWT\+\_\+\+Type} \\*Structure type to access the Data Watchpoint and Trace Register (DWT) }{\pageref{struct_d_w_t___type}}{}
\item\contentsline{section}{\textbf{ ETH\+\_\+\+Type\+Def} \\*Ethernet MAC }{\pageref{struct_e_t_h___type_def}}{}
\item\contentsline{section}{\textbf{ Exception\+Stack\+Frame} }{\pageref{struct_exception_stack_frame}}{}
\item\contentsline{section}{\textbf{ EXTI\+\_\+\+Type\+Def} \\*External Interrupt/\+Event Controller }{\pageref{struct_e_x_t_i___type_def}}{}
\item\contentsline{section}{\textbf{ FLASH\+\_\+\+Erase\+Init\+Type\+Def} \\*FLASH Erase structure definition }{\pageref{struct_f_l_a_s_h___erase_init_type_def}}{}
\item\contentsline{section}{\textbf{ FLASH\+\_\+\+OBProgram\+Init\+Type\+Def} \\*FLASH Option Bytes Program structure definition }{\pageref{struct_f_l_a_s_h___o_b_program_init_type_def}}{}
\item\contentsline{section}{\textbf{ FLASH\+\_\+\+Process\+Type\+Def} \\*FLASH handle Structure definition ~\newline
 }{\pageref{struct_f_l_a_s_h___process_type_def}}{}
\item\contentsline{section}{\textbf{ FLASH\+\_\+\+Type\+Def} \\*FLASH Registers }{\pageref{struct_f_l_a_s_h___type_def}}{}
\item\contentsline{section}{\textbf{ FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def} \\*Flexible Static Memory Controller }{\pageref{struct_f_s_m_c___bank1___type_def}}{}
\item\contentsline{section}{\textbf{ FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def} \\*Flexible Static Memory Controller Bank1E }{\pageref{struct_f_s_m_c___bank1_e___type_def}}{}
\item\contentsline{section}{\textbf{ FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def} \\*Flexible Static Memory Controller Bank2 }{\pageref{struct_f_s_m_c___bank2__3___type_def}}{}
\item\contentsline{section}{\textbf{ FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def} \\*Flexible Static Memory Controller Bank4 }{\pageref{struct_f_s_m_c___bank4___type_def}}{}
\item\contentsline{section}{\textbf{ GPIO\+\_\+\+Init\+Type\+Def} \\*GPIO Init structure definition ~\newline
 }{\pageref{struct_g_p_i_o___init_type_def}}{}
\item\contentsline{section}{\textbf{ GPIO\+\_\+\+Type\+Def} \\*General Purpose I/O }{\pageref{struct_g_p_i_o___type_def}}{}
\item\contentsline{section}{\textbf{ I2\+C\+\_\+\+Handle\+Type\+Def} \\*I2C handle Structure definition }{\pageref{struct_i2_c___handle_type_def}}{}
\item\contentsline{section}{\textbf{ I2\+C\+\_\+\+Init\+Type\+Def} \\*I2C Configuration Structure definition }{\pageref{struct_i2_c___init_type_def}}{}
\item\contentsline{section}{\textbf{ I2\+C\+\_\+\+Type\+Def} \\*Inter-\/integrated Circuit Interface }{\pageref{struct_i2_c___type_def}}{}
\item\contentsline{section}{\textbf{ I2\+S\+\_\+\+Handle\+Type\+Def} \\*I2S handle Structure definition ~\newline
 }{\pageref{struct_i2_s___handle_type_def}}{}
\item\contentsline{section}{\textbf{ I2\+S\+\_\+\+Init\+Type\+Def} \\*I2S Init structure definition ~\newline
 }{\pageref{struct_i2_s___init_type_def}}{}
\item\contentsline{section}{\textbf{ IPSR\+\_\+\+Type} \\*Union type to access the Interrupt Program Status Register (IPSR) }{\pageref{union_i_p_s_r___type}}{}
\item\contentsline{section}{\textbf{ IRDA\+\_\+\+Handle\+Type\+Def} \\*IRDA handle Structure definition ~\newline
 }{\pageref{struct_i_r_d_a___handle_type_def}}{}
\item\contentsline{section}{\textbf{ IRDA\+\_\+\+Init\+Type\+Def} \\*IRDA Init Structure definition ~\newline
 }{\pageref{struct_i_r_d_a___init_type_def}}{}
\item\contentsline{section}{\textbf{ ITM\+\_\+\+Type} \\*Structure type to access the Instrumentation Trace Macrocell Register (ITM) }{\pageref{struct_i_t_m___type}}{}
\item\contentsline{section}{\textbf{ IWDG\+\_\+\+Handle\+Type\+Def} \\*IWDG Handle Structure definition }{\pageref{struct_i_w_d_g___handle_type_def}}{}
\item\contentsline{section}{\textbf{ IWDG\+\_\+\+Init\+Type\+Def} \\*IWDG Init structure definition }{\pageref{struct_i_w_d_g___init_type_def}}{}
\item\contentsline{section}{\textbf{ IWDG\+\_\+\+Type\+Def} \\*Independent WATCHDOG }{\pageref{struct_i_w_d_g___type_def}}{}
\item\contentsline{section}{\textbf{ NVIC\+\_\+t} }{\pageref{struct_n_v_i_c__t}}{}
\item\contentsline{section}{\textbf{ NVIC\+\_\+\+Type} \\*Structure type to access the Nested Vectored Interrupt Controller (NVIC) }{\pageref{struct_n_v_i_c___type}}{}
\item\contentsline{section}{\textbf{ PWR\+\_\+\+PVDType\+Def} \\*PWR PVD configuration structure definition }{\pageref{struct_p_w_r___p_v_d_type_def}}{}
\item\contentsline{section}{\textbf{ PWR\+\_\+\+Type\+Def} \\*Power Control }{\pageref{struct_p_w_r___type_def}}{}
\item\contentsline{section}{\textbf{ RCC\+\_\+\+Clk\+Init\+Type\+Def} \\*RCC System, AHB and APB busses clock configuration structure definition ~\newline
 }{\pageref{struct_r_c_c___clk_init_type_def}}{}
\item\contentsline{section}{\textbf{ RCC\+\_\+\+Osc\+Init\+Type\+Def} \\*RCC Internal/\+External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition ~\newline
 }{\pageref{struct_r_c_c___osc_init_type_def}}{}
\item\contentsline{section}{\textbf{ RCC\+\_\+\+PLLInit\+Type\+Def} \\*RCC PLL configuration structure definition }{\pageref{struct_r_c_c___p_l_l_init_type_def}}{}
\item\contentsline{section}{\textbf{ RCC\+\_\+\+Type\+Def} \\*Reset and Clock Control }{\pageref{struct_r_c_c___type_def}}{}
\item\contentsline{section}{\textbf{ RNG\+\_\+\+Type\+Def} \\*RNG }{\pageref{struct_r_n_g___type_def}}{}
\item\contentsline{section}{\textbf{ RTC\+\_\+\+Alarm\+Type\+Def} \\*RTC Alarm structure definition ~\newline
 }{\pageref{struct_r_t_c___alarm_type_def}}{}
\item\contentsline{section}{\textbf{ RTC\+\_\+\+Date\+Type\+Def} \\*RTC Date structure definition ~\newline
 }{\pageref{struct_r_t_c___date_type_def}}{}
\item\contentsline{section}{\textbf{ RTC\+\_\+\+Handle\+Type\+Def} \\*RTC Handle Structure definition ~\newline
 }{\pageref{struct_r_t_c___handle_type_def}}{}
\item\contentsline{section}{\textbf{ RTC\+\_\+\+Init\+Type\+Def} \\*RTC Configuration Structure definition ~\newline
 }{\pageref{struct_r_t_c___init_type_def}}{}
\item\contentsline{section}{\textbf{ RTC\+\_\+\+Tamper\+Type\+Def} \\*RTC Tamper structure definition ~\newline
 }{\pageref{struct_r_t_c___tamper_type_def}}{}
\item\contentsline{section}{\textbf{ RTC\+\_\+\+Time\+Type\+Def} \\*RTC Time structure definition ~\newline
 }{\pageref{struct_r_t_c___time_type_def}}{}
\item\contentsline{section}{\textbf{ RTC\+\_\+\+Type\+Def} \\*Real-\/\+Time Clock }{\pageref{struct_r_t_c___type_def}}{}
\item\contentsline{section}{\textbf{ SCB\+\_\+\+Type} \\*Structure type to access the System Control Block (SCB) }{\pageref{struct_s_c_b___type}}{}
\item\contentsline{section}{\textbf{ SCn\+SCB\+\_\+\+Type} \\*Structure type to access the System Control and ID Register not in the SCB }{\pageref{struct_s_cn_s_c_b___type}}{}
\item\contentsline{section}{\textbf{ SDIO\+\_\+\+Type\+Def} \\*SD host Interface }{\pageref{struct_s_d_i_o___type_def}}{}
\item\contentsline{section}{\textbf{ SMARTCARD\+\_\+\+Handle\+Type\+Def} \\*SMARTCARD handle Structure definition }{\pageref{struct_s_m_a_r_t_c_a_r_d___handle_type_def}}{}
\item\contentsline{section}{\textbf{ SMARTCARD\+\_\+\+Init\+Type\+Def} \\*SMARTCARD Init Structure definition }{\pageref{struct_s_m_a_r_t_c_a_r_d___init_type_def}}{}
\item\contentsline{section}{\textbf{ SPI\+\_\+\+Init\+Type\+Def} \\*SPI Configuration Structure definition }{\pageref{struct_s_p_i___init_type_def}}{}
\item\contentsline{section}{\textbf{ SPI\+\_\+\+Type\+Def} \\*Serial Peripheral Interface }{\pageref{struct_s_p_i___type_def}}{}
\item\contentsline{section}{\textbf{ SYSCFG\+\_\+\+Type\+Def} \\*System configuration controller }{\pageref{struct_s_y_s_c_f_g___type_def}}{}
\item\contentsline{section}{\textbf{ Sys\+Tick\+\_\+\+Type} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{struct_sys_tick___type}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def} \\*TIM Time base Configuration Structure definition ~\newline
 }{\pageref{struct_t_i_m___base___init_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def} \\*TIM Break and Dead time configuration Structure definition ~\newline
 }{\pageref{struct_t_i_m___break_dead_time_config_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def} \\*Clear Input Configuration Handle Structure definition ~\newline
 }{\pageref{struct_t_i_m___clear_input_config_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Clock\+Config\+Type\+Def} \\*Clock Configuration Handle Structure definition ~\newline
 }{\pageref{struct_t_i_m___clock_config_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def} \\*TIM Encoder Configuration Structure definition ~\newline
 }{\pageref{struct_t_i_m___encoder___init_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def} \\*TIM Hall sensor Configuration Structure definition ~\newline
 }{\pageref{struct_t_i_m___hall_sensor___init_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Handle\+Type\+Def} \\*TIM Time Base Handle Structure definition ~\newline
 }{\pageref{struct_t_i_m___handle_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def} \\*TIM Input Capture Configuration Structure definition ~\newline
 }{\pageref{struct_t_i_m___i_c___init_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Master\+Config\+Type\+Def} \\*TIM Master configuration Structure definition ~\newline
 }{\pageref{struct_t_i_m___master_config_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def} \\*TIM Output Compare Configuration Structure definition ~\newline
 }{\pageref{struct_t_i_m___o_c___init_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def} \\*TIM One Pulse Mode Configuration Structure definition ~\newline
 }{\pageref{struct_t_i_m___one_pulse___init_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Slave\+Config\+Type\+Def} \\*TIM Slave configuration Structure definition ~\newline
 }{\pageref{struct_t_i_m___slave_config_type_def}}{}
\item\contentsline{section}{\textbf{ TIM\+\_\+\+Type\+Def} \\*TIM }{\pageref{struct_t_i_m___type_def}}{}
\item\contentsline{section}{\textbf{ TPI\+\_\+\+Type} \\*Structure type to access the Trace Port Interface Register (TPI) }{\pageref{struct_t_p_i___type}}{}
\item\contentsline{section}{\textbf{ UART\+\_\+\+Handle\+Type\+Def} \\*UART handle Structure definition ~\newline
 }{\pageref{struct_u_a_r_t___handle_type_def}}{}
\item\contentsline{section}{\textbf{ UART\+\_\+\+Init\+Type\+Def} \\*UART Init Structure definition ~\newline
 }{\pageref{struct_u_a_r_t___init_type_def}}{}
\item\contentsline{section}{\textbf{ USART\+\_\+\+Handle\+Type\+Def} \\*USART handle Structure definition ~\newline
 }{\pageref{struct_u_s_a_r_t___handle_type_def}}{}
\item\contentsline{section}{\textbf{ USART\+\_\+\+Init\+Type\+Def} \\*USART Init Structure definition ~\newline
 }{\pageref{struct_u_s_a_r_t___init_type_def}}{}
\item\contentsline{section}{\textbf{ USART\+\_\+\+Type\+Def} \\*Universal Synchronous Asynchronous Receiver Transmitter }{\pageref{struct_u_s_a_r_t___type_def}}{}
\item\contentsline{section}{\textbf{ USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def} \\*\+\_\+\+\_\+device\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___device_type_def}}{}
\item\contentsline{section}{\textbf{ USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def} \\*\+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+Core\+\_\+register }{\pageref{struct_u_s_b___o_t_g___global_type_def}}{}
\item\contentsline{section}{\textbf{ USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def} \\*\+\_\+\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___host_channel_type_def}}{}
\item\contentsline{section}{\textbf{ USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def} \\*\+\_\+\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures }{\pageref{struct_u_s_b___o_t_g___host_type_def}}{}
\item\contentsline{section}{\textbf{ USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def} \\*\+\_\+\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register }{\pageref{struct_u_s_b___o_t_g___i_n_endpoint_type_def}}{}
\item\contentsline{section}{\textbf{ USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def} \\*\+\_\+\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}}{}
\item\contentsline{section}{\textbf{ WWDG\+\_\+\+Handle\+Type\+Def} \\*WWDG handle Structure definition }{\pageref{struct_w_w_d_g___handle_type_def}}{}
\item\contentsline{section}{\textbf{ WWDG\+\_\+\+Init\+Type\+Def} \\*WWDG Init structure definition }{\pageref{struct_w_w_d_g___init_type_def}}{}
\item\contentsline{section}{\textbf{ WWDG\+\_\+\+Type\+Def} \\*Window WATCHDOG }{\pageref{struct_w_w_d_g___type_def}}{}
\item\contentsline{section}{\textbf{ x\+PSR\+\_\+\+Type} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+PSR) }{\pageref{unionx_p_s_r___type}}{}
\end{DoxyCompactList}
