#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9bed00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x98c320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x993a90 .functor NOT 1, L_0x9eb000, C4<0>, C4<0>, C4<0>;
L_0x9eade0 .functor XOR 2, L_0x9eac80, L_0x9ead40, C4<00>, C4<00>;
L_0x9eaef0 .functor XOR 2, L_0x9eade0, L_0x9eae50, C4<00>, C4<00>;
v0x9e7400_0 .net *"_ivl_10", 1 0, L_0x9eae50;  1 drivers
v0x9e7500_0 .net *"_ivl_12", 1 0, L_0x9eaef0;  1 drivers
v0x9e75e0_0 .net *"_ivl_2", 1 0, L_0x9eabc0;  1 drivers
v0x9e76a0_0 .net *"_ivl_4", 1 0, L_0x9eac80;  1 drivers
v0x9e7780_0 .net *"_ivl_6", 1 0, L_0x9ead40;  1 drivers
v0x9e78b0_0 .net *"_ivl_8", 1 0, L_0x9eade0;  1 drivers
v0x9e7990_0 .net "a", 0 0, v0x9e50a0_0;  1 drivers
v0x9e7a30_0 .net "b", 0 0, v0x9e5140_0;  1 drivers
v0x9e7ad0_0 .net "c", 0 0, v0x9e51e0_0;  1 drivers
v0x9e7b70_0 .var "clk", 0 0;
v0x9e7c10_0 .net "d", 0 0, v0x9e5320_0;  1 drivers
v0x9e7cb0_0 .net "out_pos_dut", 0 0, L_0x9eaa30;  1 drivers
v0x9e7d50_0 .net "out_pos_ref", 0 0, L_0x9e9390;  1 drivers
v0x9e7df0_0 .net "out_sop_dut", 0 0, L_0x9e9c00;  1 drivers
v0x9e7e90_0 .net "out_sop_ref", 0 0, L_0x9c0210;  1 drivers
v0x9e7f30_0 .var/2u "stats1", 223 0;
v0x9e7fd0_0 .var/2u "strobe", 0 0;
v0x9e8180_0 .net "tb_match", 0 0, L_0x9eb000;  1 drivers
v0x9e8250_0 .net "tb_mismatch", 0 0, L_0x993a90;  1 drivers
v0x9e82f0_0 .net "wavedrom_enable", 0 0, v0x9e55f0_0;  1 drivers
v0x9e83c0_0 .net "wavedrom_title", 511 0, v0x9e5690_0;  1 drivers
L_0x9eabc0 .concat [ 1 1 0 0], L_0x9e9390, L_0x9c0210;
L_0x9eac80 .concat [ 1 1 0 0], L_0x9e9390, L_0x9c0210;
L_0x9ead40 .concat [ 1 1 0 0], L_0x9eaa30, L_0x9e9c00;
L_0x9eae50 .concat [ 1 1 0 0], L_0x9e9390, L_0x9c0210;
L_0x9eb000 .cmp/eeq 2, L_0x9eabc0, L_0x9eaef0;
S_0x9907c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x98c320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x993e70 .functor AND 1, v0x9e51e0_0, v0x9e5320_0, C4<1>, C4<1>;
L_0x994250 .functor NOT 1, v0x9e50a0_0, C4<0>, C4<0>, C4<0>;
L_0x994630 .functor NOT 1, v0x9e5140_0, C4<0>, C4<0>, C4<0>;
L_0x9948b0 .functor AND 1, L_0x994250, L_0x994630, C4<1>, C4<1>;
L_0x9abc80 .functor AND 1, L_0x9948b0, v0x9e51e0_0, C4<1>, C4<1>;
L_0x9c0210 .functor OR 1, L_0x993e70, L_0x9abc80, C4<0>, C4<0>;
L_0x9e8810 .functor NOT 1, v0x9e5140_0, C4<0>, C4<0>, C4<0>;
L_0x9e8880 .functor OR 1, L_0x9e8810, v0x9e5320_0, C4<0>, C4<0>;
L_0x9e8990 .functor AND 1, v0x9e51e0_0, L_0x9e8880, C4<1>, C4<1>;
L_0x9e8a50 .functor NOT 1, v0x9e50a0_0, C4<0>, C4<0>, C4<0>;
L_0x9e8b20 .functor OR 1, L_0x9e8a50, v0x9e5140_0, C4<0>, C4<0>;
L_0x9e8b90 .functor AND 1, L_0x9e8990, L_0x9e8b20, C4<1>, C4<1>;
L_0x9e8d10 .functor NOT 1, v0x9e5140_0, C4<0>, C4<0>, C4<0>;
L_0x9e8d80 .functor OR 1, L_0x9e8d10, v0x9e5320_0, C4<0>, C4<0>;
L_0x9e8ca0 .functor AND 1, v0x9e51e0_0, L_0x9e8d80, C4<1>, C4<1>;
L_0x9e8f10 .functor NOT 1, v0x9e50a0_0, C4<0>, C4<0>, C4<0>;
L_0x9e9010 .functor OR 1, L_0x9e8f10, v0x9e5320_0, C4<0>, C4<0>;
L_0x9e90d0 .functor AND 1, L_0x9e8ca0, L_0x9e9010, C4<1>, C4<1>;
L_0x9e9280 .functor XNOR 1, L_0x9e8b90, L_0x9e90d0, C4<0>, C4<0>;
v0x9933c0_0 .net *"_ivl_0", 0 0, L_0x993e70;  1 drivers
v0x9937c0_0 .net *"_ivl_12", 0 0, L_0x9e8810;  1 drivers
v0x993ba0_0 .net *"_ivl_14", 0 0, L_0x9e8880;  1 drivers
v0x993f80_0 .net *"_ivl_16", 0 0, L_0x9e8990;  1 drivers
v0x994360_0 .net *"_ivl_18", 0 0, L_0x9e8a50;  1 drivers
v0x994740_0 .net *"_ivl_2", 0 0, L_0x994250;  1 drivers
v0x9949c0_0 .net *"_ivl_20", 0 0, L_0x9e8b20;  1 drivers
v0x9e3610_0 .net *"_ivl_24", 0 0, L_0x9e8d10;  1 drivers
v0x9e36f0_0 .net *"_ivl_26", 0 0, L_0x9e8d80;  1 drivers
v0x9e37d0_0 .net *"_ivl_28", 0 0, L_0x9e8ca0;  1 drivers
v0x9e38b0_0 .net *"_ivl_30", 0 0, L_0x9e8f10;  1 drivers
v0x9e3990_0 .net *"_ivl_32", 0 0, L_0x9e9010;  1 drivers
v0x9e3a70_0 .net *"_ivl_36", 0 0, L_0x9e9280;  1 drivers
L_0x7fe443e8a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x9e3b30_0 .net *"_ivl_38", 0 0, L_0x7fe443e8a018;  1 drivers
v0x9e3c10_0 .net *"_ivl_4", 0 0, L_0x994630;  1 drivers
v0x9e3cf0_0 .net *"_ivl_6", 0 0, L_0x9948b0;  1 drivers
v0x9e3dd0_0 .net *"_ivl_8", 0 0, L_0x9abc80;  1 drivers
v0x9e3eb0_0 .net "a", 0 0, v0x9e50a0_0;  alias, 1 drivers
v0x9e3f70_0 .net "b", 0 0, v0x9e5140_0;  alias, 1 drivers
v0x9e4030_0 .net "c", 0 0, v0x9e51e0_0;  alias, 1 drivers
v0x9e40f0_0 .net "d", 0 0, v0x9e5320_0;  alias, 1 drivers
v0x9e41b0_0 .net "out_pos", 0 0, L_0x9e9390;  alias, 1 drivers
v0x9e4270_0 .net "out_sop", 0 0, L_0x9c0210;  alias, 1 drivers
v0x9e4330_0 .net "pos0", 0 0, L_0x9e8b90;  1 drivers
v0x9e43f0_0 .net "pos1", 0 0, L_0x9e90d0;  1 drivers
L_0x9e9390 .functor MUXZ 1, L_0x7fe443e8a018, L_0x9e8b90, L_0x9e9280, C4<>;
S_0x9e4570 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x98c320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x9e50a0_0 .var "a", 0 0;
v0x9e5140_0 .var "b", 0 0;
v0x9e51e0_0 .var "c", 0 0;
v0x9e5280_0 .net "clk", 0 0, v0x9e7b70_0;  1 drivers
v0x9e5320_0 .var "d", 0 0;
v0x9e5410_0 .var/2u "fail", 0 0;
v0x9e54b0_0 .var/2u "fail1", 0 0;
v0x9e5550_0 .net "tb_match", 0 0, L_0x9eb000;  alias, 1 drivers
v0x9e55f0_0 .var "wavedrom_enable", 0 0;
v0x9e5690_0 .var "wavedrom_title", 511 0;
E_0x99f540/0 .event negedge, v0x9e5280_0;
E_0x99f540/1 .event posedge, v0x9e5280_0;
E_0x99f540 .event/or E_0x99f540/0, E_0x99f540/1;
S_0x9e48a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x9e4570;
 .timescale -12 -12;
v0x9e4ae0_0 .var/2s "i", 31 0;
E_0x99f3e0 .event posedge, v0x9e5280_0;
S_0x9e4be0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x9e4570;
 .timescale -12 -12;
v0x9e4de0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x9e4ec0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x9e4570;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x9e5870 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x98c320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x9e9540 .functor AND 1, v0x9e51e0_0, v0x9e5320_0, C4<1>, C4<1>;
L_0x9e97f0 .functor NOT 1, v0x9e50a0_0, C4<0>, C4<0>, C4<0>;
L_0x9e9880 .functor NOT 1, v0x9e5140_0, C4<0>, C4<0>, C4<0>;
L_0x9e9a00 .functor AND 1, L_0x9e97f0, L_0x9e9880, C4<1>, C4<1>;
L_0x9e9b40 .functor AND 1, L_0x9e9a00, v0x9e51e0_0, C4<1>, C4<1>;
L_0x9e9c00 .functor OR 1, L_0x9e9540, L_0x9e9b40, C4<0>, C4<0>;
L_0x9e9da0 .functor NOT 1, v0x9e5140_0, C4<0>, C4<0>, C4<0>;
L_0x9e9e10 .functor OR 1, L_0x9e9da0, v0x9e5320_0, C4<0>, C4<0>;
L_0x9e9f20 .functor AND 1, v0x9e51e0_0, L_0x9e9e10, C4<1>, C4<1>;
L_0x9e9fe0 .functor NOT 1, v0x9e50a0_0, C4<0>, C4<0>, C4<0>;
L_0x9ea1c0 .functor OR 1, L_0x9e9fe0, v0x9e5140_0, C4<0>, C4<0>;
L_0x9ea230 .functor AND 1, L_0x9e9f20, L_0x9ea1c0, C4<1>, C4<1>;
L_0x9ea3b0 .functor NOT 1, v0x9e5140_0, C4<0>, C4<0>, C4<0>;
L_0x9ea420 .functor OR 1, L_0x9ea3b0, v0x9e5320_0, C4<0>, C4<0>;
L_0x9ea340 .functor AND 1, v0x9e51e0_0, L_0x9ea420, C4<1>, C4<1>;
L_0x9ea5b0 .functor NOT 1, v0x9e50a0_0, C4<0>, C4<0>, C4<0>;
L_0x9ea6b0 .functor OR 1, L_0x9ea5b0, v0x9e5320_0, C4<0>, C4<0>;
L_0x9ea770 .functor AND 1, L_0x9ea340, L_0x9ea6b0, C4<1>, C4<1>;
L_0x9ea920 .functor XNOR 1, L_0x9ea230, L_0x9ea770, C4<0>, C4<0>;
v0x9e5a30_0 .net *"_ivl_12", 0 0, L_0x9e9da0;  1 drivers
v0x9e5b10_0 .net *"_ivl_14", 0 0, L_0x9e9e10;  1 drivers
v0x9e5bf0_0 .net *"_ivl_16", 0 0, L_0x9e9f20;  1 drivers
v0x9e5ce0_0 .net *"_ivl_18", 0 0, L_0x9e9fe0;  1 drivers
v0x9e5dc0_0 .net *"_ivl_2", 0 0, L_0x9e97f0;  1 drivers
v0x9e5ef0_0 .net *"_ivl_20", 0 0, L_0x9ea1c0;  1 drivers
v0x9e5fd0_0 .net *"_ivl_24", 0 0, L_0x9ea3b0;  1 drivers
v0x9e60b0_0 .net *"_ivl_26", 0 0, L_0x9ea420;  1 drivers
v0x9e6190_0 .net *"_ivl_28", 0 0, L_0x9ea340;  1 drivers
v0x9e6300_0 .net *"_ivl_30", 0 0, L_0x9ea5b0;  1 drivers
v0x9e63e0_0 .net *"_ivl_32", 0 0, L_0x9ea6b0;  1 drivers
v0x9e64c0_0 .net *"_ivl_36", 0 0, L_0x9ea920;  1 drivers
L_0x7fe443e8a060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x9e6580_0 .net *"_ivl_38", 0 0, L_0x7fe443e8a060;  1 drivers
v0x9e6660_0 .net *"_ivl_4", 0 0, L_0x9e9880;  1 drivers
v0x9e6740_0 .net *"_ivl_6", 0 0, L_0x9e9a00;  1 drivers
v0x9e6820_0 .net "a", 0 0, v0x9e50a0_0;  alias, 1 drivers
v0x9e68c0_0 .net "and_cd", 0 0, L_0x9e9540;  1 drivers
v0x9e6a90_0 .net "and_nand_n_b_c", 0 0, L_0x9e9b40;  1 drivers
v0x9e6b50_0 .net "b", 0 0, v0x9e5140_0;  alias, 1 drivers
v0x9e6c40_0 .net "c", 0 0, v0x9e51e0_0;  alias, 1 drivers
v0x9e6d30_0 .net "d", 0 0, v0x9e5320_0;  alias, 1 drivers
v0x9e6e20_0 .net "out_pos", 0 0, L_0x9eaa30;  alias, 1 drivers
v0x9e6ee0_0 .net "out_sop", 0 0, L_0x9e9c00;  alias, 1 drivers
v0x9e6fa0_0 .net "pos0", 0 0, L_0x9ea230;  1 drivers
v0x9e7060_0 .net "pos1", 0 0, L_0x9ea770;  1 drivers
L_0x9eaa30 .functor MUXZ 1, L_0x7fe443e8a060, L_0x9ea230, L_0x9ea920, C4<>;
S_0x9e71e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x98c320;
 .timescale -12 -12;
E_0x9889f0 .event anyedge, v0x9e7fd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x9e7fd0_0;
    %nor/r;
    %assign/vec4 v0x9e7fd0_0, 0;
    %wait E_0x9889f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x9e4570;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9e5410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9e54b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x9e4570;
T_4 ;
    %wait E_0x99f540;
    %load/vec4 v0x9e5550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9e5410_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x9e4570;
T_5 ;
    %wait E_0x99f3e0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9e5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e5140_0, 0;
    %assign/vec4 v0x9e50a0_0, 0;
    %wait E_0x99f3e0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9e5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e5140_0, 0;
    %assign/vec4 v0x9e50a0_0, 0;
    %wait E_0x99f3e0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9e5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e5140_0, 0;
    %assign/vec4 v0x9e50a0_0, 0;
    %wait E_0x99f3e0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9e5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e5140_0, 0;
    %assign/vec4 v0x9e50a0_0, 0;
    %wait E_0x99f3e0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9e5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e5140_0, 0;
    %assign/vec4 v0x9e50a0_0, 0;
    %wait E_0x99f3e0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9e5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e5140_0, 0;
    %assign/vec4 v0x9e50a0_0, 0;
    %wait E_0x99f3e0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9e5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e5140_0, 0;
    %assign/vec4 v0x9e50a0_0, 0;
    %wait E_0x99f3e0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9e5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e5140_0, 0;
    %assign/vec4 v0x9e50a0_0, 0;
    %wait E_0x99f3e0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9e5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e5140_0, 0;
    %assign/vec4 v0x9e50a0_0, 0;
    %wait E_0x99f3e0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9e5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e5140_0, 0;
    %assign/vec4 v0x9e50a0_0, 0;
    %wait E_0x99f3e0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9e5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e5140_0, 0;
    %assign/vec4 v0x9e50a0_0, 0;
    %wait E_0x99f3e0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9e5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e5140_0, 0;
    %assign/vec4 v0x9e50a0_0, 0;
    %wait E_0x99f3e0;
    %load/vec4 v0x9e5410_0;
    %store/vec4 v0x9e54b0_0, 0, 1;
    %fork t_1, S_0x9e48a0;
    %jmp t_0;
    .scope S_0x9e48a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9e4ae0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x9e4ae0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x99f3e0;
    %load/vec4 v0x9e4ae0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x9e5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e5140_0, 0;
    %assign/vec4 v0x9e50a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9e4ae0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x9e4ae0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x9e4570;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x99f540;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x9e5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9e5140_0, 0;
    %assign/vec4 v0x9e50a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x9e5410_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x9e54b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x98c320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9e7b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9e7fd0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x98c320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x9e7b70_0;
    %inv;
    %store/vec4 v0x9e7b70_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x98c320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x9e5280_0, v0x9e8250_0, v0x9e7990_0, v0x9e7a30_0, v0x9e7ad0_0, v0x9e7c10_0, v0x9e7e90_0, v0x9e7df0_0, v0x9e7d50_0, v0x9e7cb0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x98c320;
T_9 ;
    %load/vec4 v0x9e7f30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x9e7f30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9e7f30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x9e7f30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x9e7f30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x9e7f30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x9e7f30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x9e7f30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x9e7f30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x9e7f30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x98c320;
T_10 ;
    %wait E_0x99f540;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9e7f30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9e7f30_0, 4, 32;
    %load/vec4 v0x9e8180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x9e7f30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9e7f30_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9e7f30_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9e7f30_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x9e7e90_0;
    %load/vec4 v0x9e7e90_0;
    %load/vec4 v0x9e7df0_0;
    %xor;
    %load/vec4 v0x9e7e90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x9e7f30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9e7f30_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x9e7f30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9e7f30_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x9e7d50_0;
    %load/vec4 v0x9e7d50_0;
    %load/vec4 v0x9e7cb0_0;
    %xor;
    %load/vec4 v0x9e7d50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x9e7f30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9e7f30_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x9e7f30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9e7f30_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/machine/ece241_2013_q2/iter0/response23/top_module.sv";
