// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_HH_
#define _dense_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_fadd_32ns_3dEe.h"
#include "dense_fmul_32ns_3eOg.h"
#include "dense_fdiv_32ns_3fYi.h"
#include "dense_fexp_32ns_3g8j.h"
#include "dense_dense_out_wbkb.h"
#include "dense_dense_out_bcud.h"
#include "dense_dense_array.h"

namespace ap_rtl {

struct dense : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > fully_connected_address0;
    sc_out< sc_logic > fully_connected_ce0;
    sc_in< sc_lv<32> > fully_connected_q0;
    sc_out< sc_lv<5> > fully_connected_address1;
    sc_out< sc_logic > fully_connected_ce1;
    sc_in< sc_lv<32> > fully_connected_q1;
    sc_out< sc_lv<4> > prediction_address0;
    sc_out< sc_logic > prediction_ce0;
    sc_out< sc_logic > prediction_we0;
    sc_out< sc_lv<32> > prediction_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    dense(sc_module_name name);
    SC_HAS_PROCESS(dense);

    ~dense();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dense_dense_out_wbkb* dense_out_weights_U;
    dense_dense_out_bcud* dense_out_bias_U;
    dense_dense_array* dense_array_U;
    dense_fadd_32ns_3dEe<1,4,32,32,32>* dense_fadd_32ns_3dEe_U1;
    dense_fmul_32ns_3eOg<1,2,32,32,32>* dense_fmul_32ns_3eOg_U2;
    dense_fdiv_32ns_3fYi<1,8,32,32,32>* dense_fdiv_32ns_3fYi_U3;
    dense_fexp_32ns_3g8j<1,5,32,32,32>* dense_fexp_32ns_3g8j_U4;
    sc_signal< sc_lv<34> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > dense_out_weights_address0;
    sc_signal< sc_logic > dense_out_weights_ce0;
    sc_signal< sc_lv<32> > dense_out_weights_q0;
    sc_signal< sc_lv<4> > dense_out_bias_address0;
    sc_signal< sc_logic > dense_out_bias_ce0;
    sc_signal< sc_lv<32> > dense_out_bias_q0;
    sc_signal< sc_lv<5> > f_0_0_reg_245;
    sc_signal< sc_lv<32> > w_sum_0_0_reg_257;
    sc_signal< sc_lv<32> > sum_0_reg_269;
    sc_signal< sc_lv<4> > i_0_reg_281;
    sc_signal< sc_lv<4> > j_0_reg_292;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state24_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln21_reg_708;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state25_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state7_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state8_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<32> > reg_333;
    sc_signal< sc_lv<32> > reg_338;
    sc_signal< sc_lv<32> > grp_fu_311_p2;
    sc_signal< sc_lv<32> > reg_344;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state9_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<32> > grp_fu_303_p2;
    sc_signal< sc_lv<32> > reg_349;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_state13_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_state17_pp0_stage14_iter0;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage18;
    sc_signal< bool > ap_block_state21_pp0_stage18_iter0;
    sc_signal< bool > ap_block_pp0_stage18_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_state32_pp1_stage1_iter0;
    sc_signal< bool > ap_block_state36_pp1_stage1_iter1;
    sc_signal< bool > ap_block_state40_pp1_stage1_iter2;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln31_reg_835;
    sc_signal< sc_lv<1> > icmp_ln31_reg_835_pp1_iter2_reg;
    sc_signal< sc_lv<32> > dense_array_q0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< bool > ap_block_state42_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state43_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state44_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state45_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state46_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state47_pp2_stage0_iter5;
    sc_signal< bool > ap_block_state48_pp2_stage0_iter6;
    sc_signal< bool > ap_block_state49_pp2_stage0_iter7;
    sc_signal< bool > ap_block_state50_pp2_stage0_iter8;
    sc_signal< bool > ap_block_state51_pp2_stage0_iter9;
    sc_signal< bool > ap_block_state52_pp2_stage0_iter10;
    sc_signal< bool > ap_block_state53_pp2_stage0_iter11;
    sc_signal< bool > ap_block_state54_pp2_stage0_iter12;
    sc_signal< bool > ap_block_state55_pp2_stage0_iter13;
    sc_signal< bool > ap_block_state56_pp2_stage0_iter14;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<1> > icmp_ln37_reg_849;
    sc_signal< sc_lv<32> > grp_fu_322_p2;
    sc_signal< sc_lv<32> > reg_360;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<1> > icmp_ln31_reg_835_pp1_iter1_reg;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< sc_lv<1> > icmp_ln37_reg_849_pp2_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln16_fu_366_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > d_fu_372_p2;
    sc_signal< sc_lv<4> > d_reg_684;
    sc_signal< sc_lv<64> > zext_ln23_fu_378_p1;
    sc_signal< sc_lv<64> > zext_ln23_reg_689;
    sc_signal< sc_lv<10> > zext_ln21_fu_382_p1;
    sc_signal< sc_lv<10> > zext_ln21_reg_695;
    sc_signal< sc_lv<9> > zext_ln21_1_fu_386_p1;
    sc_signal< sc_lv<9> > zext_ln21_1_reg_701;
    sc_signal< sc_lv<1> > icmp_ln21_fu_390_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln21_reg_708_pp0_iter1_reg;
    sc_signal< sc_lv<5> > add_ln21_fu_441_p2;
    sc_signal< sc_lv<5> > add_ln21_reg_722;
    sc_signal< sc_lv<6> > f_0_0_cast1_fu_452_p1;
    sc_signal< sc_lv<6> > f_0_0_cast1_reg_733;
    sc_signal< sc_lv<9> > add_ln23_5_fu_535_p2;
    sc_signal< sc_lv<9> > add_ln23_5_reg_743;
    sc_signal< sc_lv<6> > add_ln21_2_fu_540_p2;
    sc_signal< sc_lv<6> > add_ln21_2_reg_753;
    sc_signal< sc_lv<32> > fully_connected_load_3_reg_769;
    sc_signal< sc_lv<6> > add_ln21_3_fu_555_p2;
    sc_signal< sc_lv<6> > add_ln21_3_reg_774;
    sc_signal< sc_lv<32> > tmp_3_1_reg_785;
    sc_signal< sc_lv<10> > add_ln23_9_fu_631_p2;
    sc_signal< sc_lv<10> > add_ln23_9_reg_795;
    sc_signal< sc_lv<32> > tmp_3_2_reg_800;
    sc_signal< sc_lv<32> > tmp_3_3_reg_810;
    sc_signal< sc_lv<5> > add_ln21_4_fu_640_p2;
    sc_signal< sc_lv<5> > add_ln21_4_reg_815;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage19;
    sc_signal< bool > ap_block_state22_pp0_stage19_iter0;
    sc_signal< bool > ap_block_pp0_stage19_11001;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<1> > icmp_ln31_fu_646_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state35_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state39_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<4> > i_fu_652_p2;
    sc_signal< sc_lv<4> > i_reg_839;
    sc_signal< sc_lv<1> > icmp_ln37_fu_663_p2;
    sc_signal< sc_lv<1> > icmp_ln37_reg_849_pp2_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_849_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_849_pp2_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_849_pp2_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_849_pp2_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_849_pp2_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_849_pp2_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_849_pp2_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_849_pp2_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_849_pp2_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_849_pp2_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_849_pp2_iter13_reg;
    sc_signal< sc_lv<4> > j_fu_669_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<64> > zext_ln39_fu_675_p1;
    sc_signal< sc_lv<64> > zext_ln39_reg_858;
    sc_signal< sc_lv<64> > zext_ln39_reg_858_pp2_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_858_pp2_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_858_pp2_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_858_pp2_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_858_pp2_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_858_pp2_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_858_pp2_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_858_pp2_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_858_pp2_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_858_pp2_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_858_pp2_iter11_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_858_pp2_iter12_reg;
    sc_signal< sc_lv<64> > zext_ln39_reg_858_pp2_iter13_reg;
    sc_signal< sc_lv<32> > grp_fu_317_p2;
    sc_signal< sc_lv<32> > tmp_6_reg_868;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage19_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state31;
    sc_signal< bool > ap_block_state34_pp1_stage3_iter0;
    sc_signal< bool > ap_block_state38_pp1_stage3_iter1;
    sc_signal< bool > ap_block_pp1_stage3_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage3;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state42;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter14;
    sc_signal< sc_lv<4> > dense_array_address0;
    sc_signal< sc_logic > dense_array_ce0;
    sc_signal< sc_logic > dense_array_we0;
    sc_signal< sc_lv<4> > d_0_reg_234;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<5> > ap_phi_mux_f_0_0_phi_fu_249_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_w_sum_0_0_phi_fu_261_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_i_0_phi_fu_285_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > zext_ln23_8_fu_436_p1;
    sc_signal< sc_lv<64> > zext_ln23_1_fu_396_p1;
    sc_signal< sc_lv<64> > zext_ln23_2_fu_447_p1;
    sc_signal< sc_lv<64> > zext_ln23_11_fu_489_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln23_3_fu_500_p1;
    sc_signal< sc_lv<64> > zext_ln23_4_fu_546_p1;
    sc_signal< sc_lv<64> > zext_ln23_14_fu_551_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln23_5_fu_560_p1;
    sc_signal< sc_lv<64> > zext_ln23_17_fu_598_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln23_20_fu_636_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln33_fu_658_p1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<32> > grp_fu_303_p0;
    sc_signal< sc_lv<32> > grp_fu_303_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< bool > ap_block_pp0_stage19;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage2;
    sc_signal< bool > ap_block_pp1_stage2;
    sc_signal< sc_lv<32> > grp_fu_311_p1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<8> > tmp_8_fu_401_p3;
    sc_signal< sc_lv<6> > tmp_9_fu_413_p3;
    sc_signal< sc_lv<9> > zext_ln23_7_fu_421_p1;
    sc_signal< sc_lv<9> > zext_ln23_6_fu_409_p1;
    sc_signal< sc_lv<9> > add_ln23_fu_425_p2;
    sc_signal< sc_lv<9> > add_ln23_1_fu_431_p2;
    sc_signal< sc_lv<8> > tmp_10_fu_456_p3;
    sc_signal< sc_lv<6> > tmp_11_fu_467_p3;
    sc_signal< sc_lv<9> > zext_ln23_10_fu_474_p1;
    sc_signal< sc_lv<9> > zext_ln23_9_fu_463_p1;
    sc_signal< sc_lv<9> > add_ln23_2_fu_478_p2;
    sc_signal< sc_lv<9> > add_ln23_3_fu_484_p2;
    sc_signal< sc_lv<5> > add_ln21_1_fu_494_p2;
    sc_signal< sc_lv<8> > tmp_12_fu_505_p3;
    sc_signal< sc_lv<6> > tmp_13_fu_517_p3;
    sc_signal< sc_lv<9> > zext_ln23_13_fu_525_p1;
    sc_signal< sc_lv<9> > zext_ln23_12_fu_513_p1;
    sc_signal< sc_lv<9> > add_ln23_4_fu_529_p2;
    sc_signal< sc_lv<9> > tmp_14_fu_565_p3;
    sc_signal< sc_lv<7> > tmp_15_fu_576_p3;
    sc_signal< sc_lv<10> > zext_ln23_16_fu_583_p1;
    sc_signal< sc_lv<10> > zext_ln23_15_fu_572_p1;
    sc_signal< sc_lv<10> > add_ln23_6_fu_587_p2;
    sc_signal< sc_lv<10> > add_ln23_7_fu_593_p2;
    sc_signal< sc_lv<9> > tmp_16_fu_603_p3;
    sc_signal< sc_lv<7> > tmp_17_fu_614_p3;
    sc_signal< sc_lv<10> > zext_ln23_19_fu_621_p1;
    sc_signal< sc_lv<10> > zext_ln23_18_fu_610_p1;
    sc_signal< sc_lv<10> > add_ln23_8_fu_625_p2;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< sc_lv<34> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_state10_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< bool > ap_block_state11_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< bool > ap_block_state12_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_state14_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< bool > ap_block_state15_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< bool > ap_block_state16_pp0_stage13_iter0;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< bool > ap_block_state18_pp0_stage15_iter0;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< bool > ap_block_pp0_stage15_11001;
    sc_signal< bool > ap_block_state19_pp0_stage16_iter0;
    sc_signal< bool > ap_block_pp0_stage16_subdone;
    sc_signal< bool > ap_block_pp0_stage16_11001;
    sc_signal< bool > ap_block_state20_pp0_stage17_iter0;
    sc_signal< bool > ap_block_pp0_stage17_subdone;
    sc_signal< bool > ap_block_pp0_stage17_11001;
    sc_signal< bool > ap_block_pp0_stage18_subdone;
    sc_signal< bool > ap_block_state33_pp1_stage2_iter0;
    sc_signal< bool > ap_block_state37_pp1_stage2_iter1;
    sc_signal< bool > ap_block_pp1_stage2_subdone;
    sc_signal< bool > ap_block_pp1_stage2_11001;
    sc_signal< bool > ap_block_pp1_stage3_11001;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<34> ap_ST_fsm_state1;
    static const sc_lv<34> ap_ST_fsm_state2;
    static const sc_lv<34> ap_ST_fsm_pp0_stage0;
    static const sc_lv<34> ap_ST_fsm_pp0_stage1;
    static const sc_lv<34> ap_ST_fsm_pp0_stage2;
    static const sc_lv<34> ap_ST_fsm_pp0_stage3;
    static const sc_lv<34> ap_ST_fsm_pp0_stage4;
    static const sc_lv<34> ap_ST_fsm_pp0_stage5;
    static const sc_lv<34> ap_ST_fsm_pp0_stage6;
    static const sc_lv<34> ap_ST_fsm_pp0_stage7;
    static const sc_lv<34> ap_ST_fsm_pp0_stage8;
    static const sc_lv<34> ap_ST_fsm_pp0_stage9;
    static const sc_lv<34> ap_ST_fsm_pp0_stage10;
    static const sc_lv<34> ap_ST_fsm_pp0_stage11;
    static const sc_lv<34> ap_ST_fsm_pp0_stage12;
    static const sc_lv<34> ap_ST_fsm_pp0_stage13;
    static const sc_lv<34> ap_ST_fsm_pp0_stage14;
    static const sc_lv<34> ap_ST_fsm_pp0_stage15;
    static const sc_lv<34> ap_ST_fsm_pp0_stage16;
    static const sc_lv<34> ap_ST_fsm_pp0_stage17;
    static const sc_lv<34> ap_ST_fsm_pp0_stage18;
    static const sc_lv<34> ap_ST_fsm_pp0_stage19;
    static const sc_lv<34> ap_ST_fsm_state26;
    static const sc_lv<34> ap_ST_fsm_state27;
    static const sc_lv<34> ap_ST_fsm_state28;
    static const sc_lv<34> ap_ST_fsm_state29;
    static const sc_lv<34> ap_ST_fsm_state30;
    static const sc_lv<34> ap_ST_fsm_pp1_stage0;
    static const sc_lv<34> ap_ST_fsm_pp1_stage1;
    static const sc_lv<34> ap_ST_fsm_pp1_stage2;
    static const sc_lv<34> ap_ST_fsm_pp1_stage3;
    static const sc_lv<34> ap_ST_fsm_state41;
    static const sc_lv<34> ap_ST_fsm_pp2_stage0;
    static const sc_lv<34> ap_ST_fsm_state57;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<32> ap_const_lv32_21;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln21_1_fu_494_p2();
    void thread_add_ln21_2_fu_540_p2();
    void thread_add_ln21_3_fu_555_p2();
    void thread_add_ln21_4_fu_640_p2();
    void thread_add_ln21_fu_441_p2();
    void thread_add_ln23_1_fu_431_p2();
    void thread_add_ln23_2_fu_478_p2();
    void thread_add_ln23_3_fu_484_p2();
    void thread_add_ln23_4_fu_529_p2();
    void thread_add_ln23_5_fu_535_p2();
    void thread_add_ln23_6_fu_587_p2();
    void thread_add_ln23_7_fu_593_p2();
    void thread_add_ln23_8_fu_625_p2();
    void thread_add_ln23_9_fu_631_p2();
    void thread_add_ln23_fu_425_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage18();
    void thread_ap_CS_fsm_pp0_stage19();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp1_stage2();
    void thread_ap_CS_fsm_pp1_stage3();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state57();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_11001();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage16_11001();
    void thread_ap_block_pp0_stage16_subdone();
    void thread_ap_block_pp0_stage17_11001();
    void thread_ap_block_pp0_stage17_subdone();
    void thread_ap_block_pp0_stage18_11001();
    void thread_ap_block_pp0_stage18_subdone();
    void thread_ap_block_pp0_stage19();
    void thread_ap_block_pp0_stage19_11001();
    void thread_ap_block_pp0_stage19_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_pp1_stage2();
    void thread_ap_block_pp1_stage2_11001();
    void thread_ap_block_pp1_stage2_subdone();
    void thread_ap_block_pp1_stage3_11001();
    void thread_ap_block_pp1_stage3_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state10_pp0_stage7_iter0();
    void thread_ap_block_state11_pp0_stage8_iter0();
    void thread_ap_block_state12_pp0_stage9_iter0();
    void thread_ap_block_state13_pp0_stage10_iter0();
    void thread_ap_block_state14_pp0_stage11_iter0();
    void thread_ap_block_state15_pp0_stage12_iter0();
    void thread_ap_block_state16_pp0_stage13_iter0();
    void thread_ap_block_state17_pp0_stage14_iter0();
    void thread_ap_block_state18_pp0_stage15_iter0();
    void thread_ap_block_state19_pp0_stage16_iter0();
    void thread_ap_block_state20_pp0_stage17_iter0();
    void thread_ap_block_state21_pp0_stage18_iter0();
    void thread_ap_block_state22_pp0_stage19_iter0();
    void thread_ap_block_state23_pp0_stage0_iter1();
    void thread_ap_block_state24_pp0_stage1_iter1();
    void thread_ap_block_state25_pp0_stage2_iter1();
    void thread_ap_block_state31_pp1_stage0_iter0();
    void thread_ap_block_state32_pp1_stage1_iter0();
    void thread_ap_block_state33_pp1_stage2_iter0();
    void thread_ap_block_state34_pp1_stage3_iter0();
    void thread_ap_block_state35_pp1_stage0_iter1();
    void thread_ap_block_state36_pp1_stage1_iter1();
    void thread_ap_block_state37_pp1_stage2_iter1();
    void thread_ap_block_state38_pp1_stage3_iter1();
    void thread_ap_block_state39_pp1_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state40_pp1_stage1_iter2();
    void thread_ap_block_state42_pp2_stage0_iter0();
    void thread_ap_block_state43_pp2_stage0_iter1();
    void thread_ap_block_state44_pp2_stage0_iter2();
    void thread_ap_block_state45_pp2_stage0_iter3();
    void thread_ap_block_state46_pp2_stage0_iter4();
    void thread_ap_block_state47_pp2_stage0_iter5();
    void thread_ap_block_state48_pp2_stage0_iter6();
    void thread_ap_block_state49_pp2_stage0_iter7();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state50_pp2_stage0_iter8();
    void thread_ap_block_state51_pp2_stage0_iter9();
    void thread_ap_block_state52_pp2_stage0_iter10();
    void thread_ap_block_state53_pp2_stage0_iter11();
    void thread_ap_block_state54_pp2_stage0_iter12();
    void thread_ap_block_state55_pp2_stage0_iter13();
    void thread_ap_block_state56_pp2_stage0_iter14();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state6_pp0_stage3_iter0();
    void thread_ap_block_state7_pp0_stage4_iter0();
    void thread_ap_block_state8_pp0_stage5_iter0();
    void thread_ap_block_state9_pp0_stage6_iter0();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_condition_pp1_exit_iter0_state31();
    void thread_ap_condition_pp2_exit_iter0_state42();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_f_0_0_phi_fu_249_p4();
    void thread_ap_phi_mux_i_0_phi_fu_285_p4();
    void thread_ap_phi_mux_w_sum_0_0_phi_fu_261_p4();
    void thread_ap_ready();
    void thread_d_fu_372_p2();
    void thread_dense_array_address0();
    void thread_dense_array_ce0();
    void thread_dense_array_we0();
    void thread_dense_out_bias_address0();
    void thread_dense_out_bias_ce0();
    void thread_dense_out_weights_address0();
    void thread_dense_out_weights_ce0();
    void thread_f_0_0_cast1_fu_452_p1();
    void thread_fully_connected_address0();
    void thread_fully_connected_address1();
    void thread_fully_connected_ce0();
    void thread_fully_connected_ce1();
    void thread_grp_fu_303_p0();
    void thread_grp_fu_303_p1();
    void thread_grp_fu_311_p1();
    void thread_i_fu_652_p2();
    void thread_icmp_ln16_fu_366_p2();
    void thread_icmp_ln21_fu_390_p2();
    void thread_icmp_ln31_fu_646_p2();
    void thread_icmp_ln37_fu_663_p2();
    void thread_j_fu_669_p2();
    void thread_prediction_address0();
    void thread_prediction_ce0();
    void thread_prediction_d0();
    void thread_prediction_we0();
    void thread_tmp_10_fu_456_p3();
    void thread_tmp_11_fu_467_p3();
    void thread_tmp_12_fu_505_p3();
    void thread_tmp_13_fu_517_p3();
    void thread_tmp_14_fu_565_p3();
    void thread_tmp_15_fu_576_p3();
    void thread_tmp_16_fu_603_p3();
    void thread_tmp_17_fu_614_p3();
    void thread_tmp_8_fu_401_p3();
    void thread_tmp_9_fu_413_p3();
    void thread_zext_ln21_1_fu_386_p1();
    void thread_zext_ln21_fu_382_p1();
    void thread_zext_ln23_10_fu_474_p1();
    void thread_zext_ln23_11_fu_489_p1();
    void thread_zext_ln23_12_fu_513_p1();
    void thread_zext_ln23_13_fu_525_p1();
    void thread_zext_ln23_14_fu_551_p1();
    void thread_zext_ln23_15_fu_572_p1();
    void thread_zext_ln23_16_fu_583_p1();
    void thread_zext_ln23_17_fu_598_p1();
    void thread_zext_ln23_18_fu_610_p1();
    void thread_zext_ln23_19_fu_621_p1();
    void thread_zext_ln23_1_fu_396_p1();
    void thread_zext_ln23_20_fu_636_p1();
    void thread_zext_ln23_2_fu_447_p1();
    void thread_zext_ln23_3_fu_500_p1();
    void thread_zext_ln23_4_fu_546_p1();
    void thread_zext_ln23_5_fu_560_p1();
    void thread_zext_ln23_6_fu_409_p1();
    void thread_zext_ln23_7_fu_421_p1();
    void thread_zext_ln23_8_fu_436_p1();
    void thread_zext_ln23_9_fu_463_p1();
    void thread_zext_ln23_fu_378_p1();
    void thread_zext_ln33_fu_658_p1();
    void thread_zext_ln39_fu_675_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
