

================================================================
== Vivado HLS Report for 'iiccommmod'
================================================================
* Date:           Thu Aug 16 11:28:38 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        iiccommmod
* Solution:       iiccommmod
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------------+------------+------------+------------+---------+
    |         Latency         |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+---------+
    |  1000000059|  1000000059|  1000000059|  1000000059|   none  |
    +------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_readData_fu_256  |readData  |   20|   20|   20|   20|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |          |        Latency        | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name|    min    |    max    |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |- Loop 1  |  500000000|  500000000|         1|          -|          -|  500000000|    no    |
        |- Loop 2  |  500000000|  500000000|         1|          -|          -|  500000000|    no    |
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / (tmp)
	30  / (!tmp)
31 --> 
	32  / true
32 --> 
	33  / (tmp_5)
	32  / (!tmp_5)
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 

* FSM state operations: 

 <State 1> : 3.50ns
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dummy = alloca i8, align 1"
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%dummy_2 = alloca i8, align 1"
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%iic_addr = getelementptr i32* %iic, i64 268436552"
ST_1 : Operation 44 [7/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccommmod.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 2> : 3.50ns
ST_2 : Operation 45 [6/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccommmod.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 3.50ns
ST_3 : Operation 46 [5/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccommmod.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 47 [4/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccommmod.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 48 [3/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccommmod.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 49 [2/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccommmod.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 50 [1/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccommmod.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%iic_addr_1 = getelementptr i32* %iic, i64 268436552"
ST_8 : Operation 52 [1/1] (3.50ns)   --->   "%iic_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic_addr_1)" [iiccommmod.cpp:71]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%iic_addr_2 = getelementptr i32* %iic, i64 268436552"
ST_8 : Operation 54 [1/1] (3.50ns)   --->   "%iic_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccommmod.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 3.50ns
ST_9 : Operation 55 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %empty_pirq_outValue, i32 %iic_addr_1_read)" [iiccommmod.cpp:72]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%iic_addr_3 = getelementptr i32* %iic, i64 268436552"
ST_9 : Operation 57 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %iic_addr_3, i32 15, i4 -1)" [iiccommmod.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 58 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %full_pirq_outValue, i32 15)" [iiccommmod.cpp:77]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%iic_addr_5 = getelementptr i32* %iic, i64 268436544"
ST_9 : Operation 60 [1/1] (3.50ns)   --->   "%iic_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccommmod.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 61 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %ctrl_reg_outValue, i32 1)" [iiccommmod.cpp:85]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

 <State 10> : 3.50ns
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%iic_addr_4 = getelementptr i32* %iic, i64 268436552"
ST_10 : Operation 63 [5/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_4)" [iiccommmod.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%iic_addr_6 = getelementptr i32* %iic, i64 268436544"
ST_10 : Operation 65 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %iic_addr_6, i32 1, i4 -1)" [iiccommmod.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 3.50ns
ST_11 : Operation 66 [4/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_4)" [iiccommmod.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%iic_addr_7 = getelementptr i32* %iic, i64 268436544"
ST_11 : Operation 68 [5/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_7)" [iiccommmod.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 3.50ns
ST_12 : Operation 69 [3/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_4)" [iiccommmod.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 70 [4/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_7)" [iiccommmod.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 3.50ns
ST_13 : Operation 71 [2/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_4)" [iiccommmod.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 72 [3/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_7)" [iiccommmod.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 14> : 3.50ns
ST_14 : Operation 73 [1/5] (3.50ns)   --->   "%iic_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_4)" [iiccommmod.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 74 [2/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_7)" [iiccommmod.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 3.50ns
ST_15 : Operation 75 [1/5] (3.50ns)   --->   "%iic_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_7)" [iiccommmod.cpp:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 3.50ns
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%iic_addr_8 = getelementptr i32* %iic, i64 268436545"
ST_16 : Operation 77 [7/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccommmod.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 3.50ns
ST_17 : Operation 78 [6/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccommmod.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 3.50ns
ST_18 : Operation 79 [5/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccommmod.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 3.50ns
ST_19 : Operation 80 [4/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccommmod.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 3.50ns
ST_20 : Operation 81 [3/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccommmod.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 3.50ns
ST_21 : Operation 82 [2/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccommmod.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 22> : 3.50ns
ST_22 : Operation 83 [1/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccommmod.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 23> : 3.50ns
ST_23 : Operation 84 [1/1] (0.00ns)   --->   "%iic_addr_9 = getelementptr i32* %iic, i64 268436545"
ST_23 : Operation 85 [1/1] (3.50ns)   --->   "%iic_addr_9_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic_addr_9)" [iiccommmod.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 86 [1/1] (0.00ns)   --->   "%iic_addr_10 = getelementptr i32* %iic, i64 268436546"
ST_23 : Operation 87 [1/1] (3.50ns)   --->   "%iic_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_addr_10, i32 1)" [iiccommmod.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 3.50ns
ST_24 : Operation 88 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %stat_reg_outValue1, i32 %iic_addr_9_read)" [iiccommmod.cpp:89]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_24 : Operation 89 [1/1] (0.00ns)   --->   "%iic_addr_11 = getelementptr i32* %iic, i64 268436546"
ST_24 : Operation 90 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %iic_addr_11, i32 36, i4 -1)" [iiccommmod.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 3.50ns
ST_25 : Operation 91 [1/1] (0.00ns)   --->   "%iic_addr_12 = getelementptr i32* %iic, i64 268436546"
ST_25 : Operation 92 [5/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_12)" [iiccommmod.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 26> : 3.50ns
ST_26 : Operation 93 [4/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_12)" [iiccommmod.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 3.50ns
ST_27 : Operation 94 [3/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_12)" [iiccommmod.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 3.50ns
ST_28 : Operation 95 [2/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_12)" [iiccommmod.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 29> : 3.50ns
ST_29 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iic), !map !41"
ST_29 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue1) nounwind, !map !47"
ST_29 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %empty_pirq_outValue) nounwind, !map !51"
ST_29 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %full_pirq_outValue) nounwind, !map !55"
ST_29 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue2) nounwind, !map !59"
ST_29 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue3) nounwind, !map !63"
ST_29 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue4) nounwind, !map !67"
ST_29 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tx_fifo_outValue) nounwind, !map !71"
ST_29 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %rx_fifo_outValue) nounwind, !map !75"
ST_29 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %ctrl_reg_outValue) nounwind, !map !79"
ST_29 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @iiccommmod_str) nounwind"
ST_29 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccommmod.cpp:55]
ST_29 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %iic, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_29 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue1, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccommmod.cpp:59]
ST_29 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccommmod.cpp:60]
ST_29 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue3, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccommmod.cpp:61]
ST_29 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue4, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccommmod.cpp:62]
ST_29 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_pirq_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccommmod.cpp:63]
ST_29 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %full_pirq_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccommmod.cpp:64]
ST_29 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rx_fifo_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccommmod.cpp:65]
ST_29 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tx_fifo_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccommmod.cpp:66]
ST_29 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ctrl_reg_outValue, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccommmod.cpp:67]
ST_29 : Operation 118 [1/5] (3.50ns)   --->   "%iic_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_addr_12)" [iiccommmod.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 119 [1/1] (0.00ns)   --->   "%rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([45 x i8]* @delay_until_ms_MD_10) nounwind"
ST_29 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [./iiccommmod.hpp:61->iiccommmod.cpp:112]
ST_29 : Operation 121 [1/1] (1.76ns)   --->   "br label %1" [./iiccommmod.hpp:65->iiccommmod.cpp:112]

 <State 30> : 2.46ns
ST_30 : Operation 122 [1/1] (0.00ns)   --->   "%p_014_0_i4 = phi i29 [ 0, %0 ], [ %ctr_V, %2 ]"
ST_30 : Operation 123 [1/1] (2.46ns)   --->   "%tmp = icmp eq i29 %p_014_0_i4, -36870912" [./iiccommmod.hpp:65->iiccommmod.cpp:112]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 124 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 500000000, i64 500000000, i64 500000000) nounwind"
ST_30 : Operation 125 [1/1] (2.46ns)   --->   "%ctr_V = add i29 %p_014_0_i4, 1" [./iiccommmod.hpp:65->iiccommmod.cpp:112]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %tmp, label %"delay_until_ms<10000ull, 50000000ull>.exit5", label %2" [./iiccommmod.hpp:65->iiccommmod.cpp:112]
ST_30 : Operation 127 [1/1] (0.00ns)   --->   "%dummy_1 = load volatile i8* %dummy, align 1" [./iiccommmod.hpp:66->iiccommmod.cpp:112]
ST_30 : Operation 128 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_1, i8* %dummy, align 1" [./iiccommmod.hpp:66->iiccommmod.cpp:112]
ST_30 : Operation 129 [1/1] (0.00ns)   --->   "br label %1" [./iiccommmod.hpp:65->iiccommmod.cpp:112]
ST_30 : Operation 130 [1/1] (0.00ns)   --->   "%rend2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([45 x i8]* @delay_until_ms_MD_10, i32 %rbegin1) nounwind"
ST_30 : Operation 131 [2/2] (0.00ns)   --->   "call fastcc void @readData(i32* %iic)" [iiccommmod.cpp:114]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 31> : 1.77ns
ST_31 : Operation 132 [1/2] (0.00ns)   --->   "call fastcc void @readData(i32* %iic)" [iiccommmod.cpp:114]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 133 [1/1] (0.00ns)   --->   "%rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([45 x i8]* @delay_until_ms_MD_10) nounwind"
ST_31 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [./iiccommmod.hpp:61->iiccommmod.cpp:116]
ST_31 : Operation 135 [1/1] (1.76ns)   --->   "br label %3" [./iiccommmod.hpp:65->iiccommmod.cpp:116]

 <State 32> : 3.50ns
ST_32 : Operation 136 [1/1] (0.00ns)   --->   "%p_014_0_i = phi i29 [ 0, %"delay_until_ms<10000ull, 50000000ull>.exit5" ], [ %ctr_V_1, %4 ]"
ST_32 : Operation 137 [1/1] (2.46ns)   --->   "%tmp_5 = icmp eq i29 %p_014_0_i, -36870912" [./iiccommmod.hpp:65->iiccommmod.cpp:116]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 138 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 500000000, i64 500000000, i64 500000000) nounwind"
ST_32 : Operation 139 [1/1] (2.46ns)   --->   "%ctr_V_1 = add i29 %p_014_0_i, 1" [./iiccommmod.hpp:65->iiccommmod.cpp:116]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %"delay_until_ms<10000ull, 50000000ull>.exit", label %4" [./iiccommmod.hpp:65->iiccommmod.cpp:116]
ST_32 : Operation 141 [1/1] (0.00ns)   --->   "%dummy_3 = load volatile i8* %dummy_2, align 1" [./iiccommmod.hpp:66->iiccommmod.cpp:116]
ST_32 : Operation 142 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_3, i8* %dummy_2, align 1" [./iiccommmod.hpp:66->iiccommmod.cpp:116]
ST_32 : Operation 143 [1/1] (0.00ns)   --->   "br label %3" [./iiccommmod.hpp:65->iiccommmod.cpp:116]
ST_32 : Operation 144 [1/1] (0.00ns)   --->   "%rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([45 x i8]* @delay_until_ms_MD_10, i32 %rbegin) nounwind"
ST_32 : Operation 145 [1/1] (0.00ns)   --->   "%iic_addr_13 = getelementptr i32* %iic, i64 268436547"
ST_32 : Operation 146 [7/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_13, i32 1)" [iiccommmod.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 33> : 3.50ns
ST_33 : Operation 147 [6/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_13, i32 1)" [iiccommmod.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 34> : 3.50ns
ST_34 : Operation 148 [5/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_13, i32 1)" [iiccommmod.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 35> : 3.50ns
ST_35 : Operation 149 [4/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_13, i32 1)" [iiccommmod.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 36> : 3.50ns
ST_36 : Operation 150 [3/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_13, i32 1)" [iiccommmod.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 37> : 3.50ns
ST_37 : Operation 151 [2/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_13, i32 1)" [iiccommmod.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 38> : 3.50ns
ST_38 : Operation 152 [1/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_13, i32 1)" [iiccommmod.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 39> : 3.50ns
ST_39 : Operation 153 [1/1] (0.00ns)   --->   "%iic_addr_14 = getelementptr i32* %iic, i64 268436547"
ST_39 : Operation 154 [1/1] (3.50ns)   --->   "%iic_addr_14_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic_addr_14)" [iiccommmod.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 40> : 1.00ns
ST_40 : Operation 155 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %rx_fifo_outValue, i32 %iic_addr_14_read)" [iiccommmod.cpp:119]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_40 : Operation 156 [1/1] (0.00ns)   --->   "ret void" [iiccommmod.cpp:121]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ iic]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ stat_reg_outValue1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ empty_pirq_outValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ full_pirq_outValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ stat_reg_outValue2]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stat_reg_outValue3]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stat_reg_outValue4]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_fifo_outValue]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rx_fifo_outValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ctrl_reg_outValue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dummy            (alloca           ) [ 00111111111111111111111111111110000000000]
dummy_2          (alloca           ) [ 00111111111111111111111111111111100000000]
iic_addr         (getelementptr    ) [ 00111111000000000000000000000000000000000]
iic_load_req     (readreq          ) [ 00000000000000000000000000000000000000000]
iic_addr_1       (getelementptr    ) [ 00000000000000000000000000000000000000000]
iic_addr_1_read  (read             ) [ 00000000010000000000000000000000000000000]
iic_addr_2       (getelementptr    ) [ 00000000000000000000000000000000000000000]
iic_addr_req     (writereq         ) [ 00000000000000000000000000000000000000000]
StgValue_55      (write            ) [ 00000000000000000000000000000000000000000]
iic_addr_3       (getelementptr    ) [ 00000000000000000000000000000000000000000]
StgValue_57      (write            ) [ 00000000000000000000000000000000000000000]
StgValue_58      (write            ) [ 00000000000000000000000000000000000000000]
iic_addr_5       (getelementptr    ) [ 00000000000000000000000000000000000000000]
iic_addr_1_req   (writereq         ) [ 00000000000000000000000000000000000000000]
StgValue_61      (write            ) [ 00000000000000000000000000000000000000000]
iic_addr_4       (getelementptr    ) [ 00000000000111100000000000000000000000000]
iic_addr_6       (getelementptr    ) [ 00000000000000000000000000000000000000000]
StgValue_65      (write            ) [ 00000000000000000000000000000000000000000]
iic_addr_7       (getelementptr    ) [ 00000000000011110000000000000000000000000]
iic_addr_resp    (writeresp        ) [ 00000000000000000000000000000000000000000]
iic_addr_1_resp  (writeresp        ) [ 00000000000000000000000000000000000000000]
iic_addr_8       (getelementptr    ) [ 00000000000000000111111000000000000000000]
iic_load_1_req   (readreq          ) [ 00000000000000000000000000000000000000000]
iic_addr_9       (getelementptr    ) [ 00000000000000000000000000000000000000000]
iic_addr_9_read  (read             ) [ 00000000000000000000000010000000000000000]
iic_addr_10      (getelementptr    ) [ 00000000000000000000000000000000000000000]
iic_addr_3_req   (writereq         ) [ 00000000000000000000000000000000000000000]
StgValue_88      (write            ) [ 00000000000000000000000000000000000000000]
iic_addr_11      (getelementptr    ) [ 00000000000000000000000000000000000000000]
StgValue_90      (write            ) [ 00000000000000000000000000000000000000000]
iic_addr_12      (getelementptr    ) [ 00000000000000000000000000111100000000000]
StgValue_96      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
StgValue_97      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
StgValue_98      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
StgValue_99      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
StgValue_100     (specbitsmap      ) [ 00000000000000000000000000000000000000000]
StgValue_101     (specbitsmap      ) [ 00000000000000000000000000000000000000000]
StgValue_102     (specbitsmap      ) [ 00000000000000000000000000000000000000000]
StgValue_103     (specbitsmap      ) [ 00000000000000000000000000000000000000000]
StgValue_104     (specbitsmap      ) [ 00000000000000000000000000000000000000000]
StgValue_105     (specbitsmap      ) [ 00000000000000000000000000000000000000000]
StgValue_106     (spectopmodule    ) [ 00000000000000000000000000000000000000000]
StgValue_107     (specinterface    ) [ 00000000000000000000000000000000000000000]
StgValue_108     (specinterface    ) [ 00000000000000000000000000000000000000000]
StgValue_109     (specinterface    ) [ 00000000000000000000000000000000000000000]
StgValue_110     (specinterface    ) [ 00000000000000000000000000000000000000000]
StgValue_111     (specinterface    ) [ 00000000000000000000000000000000000000000]
StgValue_112     (specinterface    ) [ 00000000000000000000000000000000000000000]
StgValue_113     (specinterface    ) [ 00000000000000000000000000000000000000000]
StgValue_114     (specinterface    ) [ 00000000000000000000000000000000000000000]
StgValue_115     (specinterface    ) [ 00000000000000000000000000000000000000000]
StgValue_116     (specinterface    ) [ 00000000000000000000000000000000000000000]
StgValue_117     (specinterface    ) [ 00000000000000000000000000000000000000000]
iic_addr_3_resp  (writeresp        ) [ 00000000000000000000000000000000000000000]
rbegin1          (specregionbegin  ) [ 00000000000000000000000000000010000000000]
StgValue_120     (specprotocol     ) [ 00000000000000000000000000000000000000000]
StgValue_121     (br               ) [ 00000000000000000000000000000110000000000]
p_014_0_i4       (phi              ) [ 00000000000000000000000000000010000000000]
tmp              (icmp             ) [ 00000000000000000000000000000010000000000]
empty            (speclooptripcount) [ 00000000000000000000000000000000000000000]
ctr_V            (add              ) [ 00000000000000000000000000000110000000000]
StgValue_126     (br               ) [ 00000000000000000000000000000000000000000]
dummy_1          (load             ) [ 00000000000000000000000000000000000000000]
StgValue_128     (store            ) [ 00000000000000000000000000000000000000000]
StgValue_129     (br               ) [ 00000000000000000000000000000110000000000]
rend2            (specregionend    ) [ 00000000000000000000000000000000000000000]
StgValue_132     (call             ) [ 00000000000000000000000000000000000000000]
rbegin           (specregionbegin  ) [ 00000000000000000000000000000000100000000]
StgValue_134     (specprotocol     ) [ 00000000000000000000000000000000000000000]
StgValue_135     (br               ) [ 00000000000000000000000000000001100000000]
p_014_0_i        (phi              ) [ 00000000000000000000000000000000100000000]
tmp_5            (icmp             ) [ 00000000000000000000000000000000100000000]
empty_2          (speclooptripcount) [ 00000000000000000000000000000000000000000]
ctr_V_1          (add              ) [ 00000000000000000000000000000001100000000]
StgValue_140     (br               ) [ 00000000000000000000000000000000000000000]
dummy_3          (load             ) [ 00000000000000000000000000000000000000000]
StgValue_142     (store            ) [ 00000000000000000000000000000000000000000]
StgValue_143     (br               ) [ 00000000000000000000000000000001100000000]
rend             (specregionend    ) [ 00000000000000000000000000000000000000000]
iic_addr_13      (getelementptr    ) [ 00000000000000000000000000000000011111100]
iic_load_2_req   (readreq          ) [ 00000000000000000000000000000000000000000]
iic_addr_14      (getelementptr    ) [ 00000000000000000000000000000000000000000]
iic_addr_14_read (read             ) [ 00000000000000000000000000000000000000001]
StgValue_155     (write            ) [ 00000000000000000000000000000000000000000]
StgValue_156     (ret              ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="iic">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iic"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stat_reg_outValue1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty_pirq_outValue">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_pirq_outValue"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="full_pirq_outValue">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_pirq_outValue"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stat_reg_outValue2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stat_reg_outValue3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stat_reg_outValue4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tx_fifo_outValue">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_fifo_outValue"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rx_fifo_outValue">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_fifo_outValue"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ctrl_reg_outValue">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl_reg_outValue"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="iiccommmod_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_until_ms_MD_10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readData"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="dummy_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="29"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dummy/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="dummy_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="31"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dummy_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_readreq_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_req/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="iic_addr_1_read_read_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_1_read/8 "/>
</bind>
</comp>

<comp id="110" class="1004" name="iic_addr_req_writereq_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_req/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="StgValue_55_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="32" slack="1"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_55/9 "/>
</bind>
</comp>

<comp id="124" class="1004" name="StgValue_57_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="0" index="3" bw="1" slack="0"/>
<pin id="129" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_57/9 "/>
</bind>
</comp>

<comp id="133" class="1004" name="StgValue_58_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_58/9 "/>
</bind>
</comp>

<comp id="141" class="1004" name="iic_addr_1_req_writereq_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_1_req/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="StgValue_61_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_61/9 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_writeresp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_resp/10 "/>
</bind>
</comp>

<comp id="161" class="1004" name="StgValue_65_write_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="0" index="3" bw="1" slack="0"/>
<pin id="166" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_65/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_writeresp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_1_resp/11 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_readreq_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_1_req/16 "/>
</bind>
</comp>

<comp id="182" class="1004" name="iic_addr_9_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_9_read/23 "/>
</bind>
</comp>

<comp id="187" class="1004" name="iic_addr_3_req_writereq_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="iic_addr_3_req/23 "/>
</bind>
</comp>

<comp id="194" class="1004" name="StgValue_88_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="1"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_88/24 "/>
</bind>
</comp>

<comp id="201" class="1004" name="StgValue_90_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="7" slack="0"/>
<pin id="205" dir="0" index="3" bw="1" slack="0"/>
<pin id="206" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_90/24 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_writeresp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="iic_addr_3_resp/25 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_readreq_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_2_req/32 "/>
</bind>
</comp>

<comp id="222" class="1004" name="iic_addr_14_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_14_read/39 "/>
</bind>
</comp>

<comp id="227" class="1004" name="StgValue_155_write_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="32" slack="1"/>
<pin id="231" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_155/40 "/>
</bind>
</comp>

<comp id="234" class="1005" name="p_014_0_i4_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="29" slack="1"/>
<pin id="236" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="p_014_0_i4 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_014_0_i4_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="29" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_014_0_i4/30 "/>
</bind>
</comp>

<comp id="245" class="1005" name="p_014_0_i_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="29" slack="1"/>
<pin id="247" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="p_014_0_i (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_014_0_i_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="29" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_014_0_i/32 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_readData_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_131/30 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="30" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr/1 iic_addr_1/8 iic_addr_3/9 iic_addr_4/10 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="30" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_5/9 iic_addr_6/10 iic_addr_7/11 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="30" slack="0"/>
<pin id="284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_8/16 iic_addr_9/23 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="30" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_10/23 iic_addr_11/24 iic_addr_12/25 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="30" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_13/32 iic_addr_14/39 "/>
</bind>
</comp>

<comp id="306" class="1005" name="reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr iic_addr_4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="iic_addr_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="30" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_2/8 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="29" slack="0"/>
<pin id="321" dir="0" index="1" bw="27" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/30 "/>
</bind>
</comp>

<comp id="325" class="1004" name="ctr_V_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="29" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ctr_V/30 "/>
</bind>
</comp>

<comp id="331" class="1004" name="dummy_1_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="29"/>
<pin id="333" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dummy_1/30 "/>
</bind>
</comp>

<comp id="334" class="1004" name="StgValue_128_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="29"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/30 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_5_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="29" slack="0"/>
<pin id="341" dir="0" index="1" bw="27" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/32 "/>
</bind>
</comp>

<comp id="345" class="1004" name="ctr_V_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="29" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ctr_V_1/32 "/>
</bind>
</comp>

<comp id="351" class="1004" name="dummy_3_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="31"/>
<pin id="353" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dummy_3/32 "/>
</bind>
</comp>

<comp id="354" class="1004" name="StgValue_142_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="31"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_142/32 "/>
</bind>
</comp>

<comp id="359" class="1005" name="dummy_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="29"/>
<pin id="361" dir="1" index="1" bw="8" slack="29"/>
</pin_list>
<bind>
<opset="dummy "/>
</bind>
</comp>

<comp id="365" class="1005" name="dummy_2_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="31"/>
<pin id="367" dir="1" index="1" bw="8" slack="31"/>
</pin_list>
<bind>
<opset="dummy_2 "/>
</bind>
</comp>

<comp id="371" class="1005" name="iic_addr_1_read_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_1_read "/>
</bind>
</comp>

<comp id="376" class="1005" name="iic_addr_7_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_7 "/>
</bind>
</comp>

<comp id="381" class="1005" name="iic_addr_8_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_8 "/>
</bind>
</comp>

<comp id="386" class="1005" name="iic_addr_9_read_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_9_read "/>
</bind>
</comp>

<comp id="391" class="1005" name="iic_addr_12_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_12 "/>
</bind>
</comp>

<comp id="399" class="1005" name="ctr_V_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="29" slack="0"/>
<pin id="401" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="ctr_V "/>
</bind>
</comp>

<comp id="407" class="1005" name="ctr_V_1_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="29" slack="0"/>
<pin id="409" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="ctr_V_1 "/>
</bind>
</comp>

<comp id="412" class="1005" name="iic_addr_13_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_13 "/>
</bind>
</comp>

<comp id="417" class="1005" name="iic_addr_14_read_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_14_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="2" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="209"><net_src comp="38" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="26" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="74" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="74" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="86" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="0" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="22" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="262" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="269"><net_src comp="262" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="270"><net_src comp="262" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="271"><net_src comp="262" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="276"><net_src comp="0" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="278"><net_src comp="272" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="279"><net_src comp="272" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="280"><net_src comp="272" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="285"><net_src comp="0" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="281" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="288"><net_src comp="281" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="293"><net_src comp="0" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="295"><net_src comp="289" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="296"><net_src comp="289" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="297"><net_src comp="289" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="302"><net_src comp="0" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="88" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="304"><net_src comp="298" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="305"><net_src comp="298" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="309"><net_src comp="262" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="316"><net_src comp="0" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="22" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="312" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="323"><net_src comp="238" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="76" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="238" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="82" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="338"><net_src comp="331" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="249" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="76" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="249" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="82" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="358"><net_src comp="351" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="90" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="368"><net_src comp="94" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="374"><net_src comp="105" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="379"><net_src comp="272" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="384"><net_src comp="281" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="389"><net_src comp="182" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="394"><net_src comp="289" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="402"><net_src comp="325" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="410"><net_src comp="345" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="415"><net_src comp="298" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="420"><net_src comp="222" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="227" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: iic | {8 9 10 11 12 13 14 15 23 24 25 26 27 28 29 30 31 }
	Port: stat_reg_outValue1 | {24 }
	Port: empty_pirq_outValue | {9 }
	Port: full_pirq_outValue | {9 }
	Port: rx_fifo_outValue | {40 }
	Port: ctrl_reg_outValue | {9 }
 - Input state : 
	Port: iiccommmod : iic | {1 2 3 4 5 6 7 8 16 17 18 19 20 21 22 23 30 31 32 33 34 35 36 37 38 39 }
  - Chain level:
	State 1
		iic_load_req : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		iic_addr_1_read : 1
		iic_addr_req : 1
	State 9
		StgValue_57 : 1
		iic_addr_1_req : 1
	State 10
		iic_addr_resp : 1
		StgValue_65 : 1
	State 11
		iic_addr_1_resp : 1
	State 12
	State 13
	State 14
	State 15
	State 16
		iic_load_1_req : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		iic_addr_9_read : 1
		iic_addr_3_req : 1
	State 24
		StgValue_90 : 1
	State 25
		iic_addr_3_resp : 1
	State 26
	State 27
	State 28
	State 29
	State 30
		tmp : 1
		ctr_V : 1
		StgValue_126 : 2
		StgValue_128 : 1
	State 31
	State 32
		tmp_5 : 1
		ctr_V_1 : 1
		StgValue_140 : 2
		StgValue_142 : 1
		iic_load_2_req : 1
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		iic_addr_14_read : 1
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   |       grp_readData_fu_256      |    4    | 3.58375 |   343   |    28   |
|----------|--------------------------------|---------|---------|---------|---------|
|    add   |          ctr_V_fu_325          |    0    |    0    |    0    |    36   |
|          |         ctr_V_1_fu_345         |    0    |    0    |    0    |    36   |
|----------|--------------------------------|---------|---------|---------|---------|
|   icmp   |           tmp_fu_319           |    0    |    0    |    0    |    18   |
|          |          tmp_5_fu_339          |    0    |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        grp_readreq_fu_98       |    0    |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_175       |    0    |    0    |    0    |    0    |
|          |       grp_readreq_fu_215       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |   iic_addr_1_read_read_fu_105  |    0    |    0    |    0    |    0    |
|   read   |   iic_addr_9_read_read_fu_182  |    0    |    0    |    0    |    0    |
|          |  iic_addr_14_read_read_fu_222  |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |  iic_addr_req_writereq_fu_110  |    0    |    0    |    0    |    0    |
| writereq | iic_addr_1_req_writereq_fu_141 |    0    |    0    |    0    |    0    |
|          | iic_addr_3_req_writereq_fu_187 |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |    StgValue_55_write_fu_117    |    0    |    0    |    0    |    0    |
|          |    StgValue_57_write_fu_124    |    0    |    0    |    0    |    0    |
|          |    StgValue_58_write_fu_133    |    0    |    0    |    0    |    0    |
|   write  |    StgValue_61_write_fu_148    |    0    |    0    |    0    |    0    |
|          |    StgValue_65_write_fu_161    |    0    |    0    |    0    |    0    |
|          |    StgValue_88_write_fu_194    |    0    |    0    |    0    |    0    |
|          |    StgValue_90_write_fu_201    |    0    |    0    |    0    |    0    |
|          |    StgValue_155_write_fu_227   |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |      grp_writeresp_fu_156      |    0    |    0    |    0    |    0    |
| writeresp|      grp_writeresp_fu_170      |    0    |    0    |    0    |    0    |
|          |      grp_writeresp_fu_210      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    4    | 3.58375 |   343   |   136   |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     ctr_V_1_reg_407    |   29   |
|      ctr_V_reg_399     |   29   |
|     dummy_2_reg_365    |    8   |
|      dummy_reg_359     |    8   |
|   iic_addr_12_reg_391  |   32   |
|   iic_addr_13_reg_412  |   32   |
|iic_addr_14_read_reg_417|   32   |
| iic_addr_1_read_reg_371|   32   |
|   iic_addr_7_reg_376   |   32   |
|   iic_addr_8_reg_381   |   32   |
| iic_addr_9_read_reg_386|   32   |
|   p_014_0_i4_reg_234   |   29   |
|    p_014_0_i_reg_245   |   29   |
|         reg_306        |   32   |
+------------------------+--------+
|          Total         |   388  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_readreq_fu_98  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_156 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_170 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_175  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_210 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_215  |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   384  ||  10.614 ||    54   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    3   |   343  |   136  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   388  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   14   |   731  |   190  |
+-----------+--------+--------+--------+--------+
