{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417770953217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417770953259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 05 01:15:52 2014 " "Processing started: Fri Dec 05 01:15:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417770953259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417770953259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vgacam -c vgacam " "Command: quartus_sta vgacam -c vgacam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417770953264 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1417770953373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1417770954047 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1417770954157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1417770954157 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgacam.sdc " "Synopsys Design Constraints File file not found: 'vgacam.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1417770955319 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1417770955323 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 25.000 -waveform \{0.000 12.500\} -name clk clk " "create_clock -period 25.000 -waveform \{0.000 12.500\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1417770955328 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 17 -duty_cycle 50.00 -name \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 17 -duty_cycle 50.00 -name \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1417770955328 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1417770955328 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1417770955328 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name final_project_fpga:final_project_fpga\|dataclk final_project_fpga:final_project_fpga\|dataclk " "create_clock -period 1.000 -name final_project_fpga:final_project_fpga\|dataclk final_project_fpga:final_project_fpga\|dataclk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1417770955333 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name final_project_fpga:final_project_fpga\|xclk final_project_fpga:final_project_fpga\|xclk " "create_clock -period 1.000 -name final_project_fpga:final_project_fpga\|xclk final_project_fpga:final_project_fpga\|xclk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1417770955333 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1417770955333 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1417770955467 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1417770955472 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1417770955494 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1417770955768 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1417770955871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.428 " "Worst-case setup slack is -4.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770955937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770955937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.428      -317.505 final_project_fpga:final_project_fpga\|xclk  " "   -4.428      -317.505 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770955937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.514       -26.208 final_project_fpga:final_project_fpga\|dataclk  " "   -1.514       -26.208 final_project_fpga:final_project_fpga\|dataclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770955937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.024         0.000 clk  " "   24.024         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770955937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.470         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   28.470         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770955937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417770955937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770956034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770956034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 final_project_fpga:final_project_fpga\|dataclk  " "    0.454         0.000 final_project_fpga:final_project_fpga\|dataclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770956034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464         0.000 final_project_fpga:final_project_fpga\|xclk  " "    0.464         0.000 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770956034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465         0.000 clk  " "    0.465         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770956034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.502         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770956034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417770956034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417770956095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417770956185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770956239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770956239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -309.941 final_project_fpga:final_project_fpga\|xclk  " "   -3.201      -309.941 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770956239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -32.714 final_project_fpga:final_project_fpga\|dataclk  " "   -1.487       -32.714 final_project_fpga:final_project_fpga\|dataclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770956239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.290         0.000 clk  " "   12.290         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770956239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.574         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.574         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770956239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417770956239 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1417770957306 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1417770957333 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1417770958284 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1417770958633 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1417770958725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.107 " "Worst-case setup slack is -4.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770958818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770958818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.107      -291.949 final_project_fpga:final_project_fpga\|xclk  " "   -4.107      -291.949 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770958818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.263       -22.666 final_project_fpga:final_project_fpga\|dataclk  " "   -1.263       -22.666 final_project_fpga:final_project_fpga\|dataclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770958818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.114         0.000 clk  " "   24.114         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770958818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.101         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   29.101         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770958818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417770958818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770958883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770958883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 final_project_fpga:final_project_fpga\|dataclk  " "    0.403         0.000 final_project_fpga:final_project_fpga\|dataclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770958883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416         0.000 final_project_fpga:final_project_fpga\|xclk  " "    0.416         0.000 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770958883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417         0.000 clk  " "    0.417         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770958883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.471         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770958883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417770958883 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417770958942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417770959001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770959106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770959106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -309.941 final_project_fpga:final_project_fpga\|xclk  " "   -3.201      -309.941 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770959106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -32.714 final_project_fpga:final_project_fpga\|dataclk  " "   -1.487       -32.714 final_project_fpga:final_project_fpga\|dataclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770959106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.299         0.000 clk  " "   12.299         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770959106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.571         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.571         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770959106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417770959106 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1417770960359 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1417770961073 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1417770961079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.358 " "Worst-case setup slack is -1.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770961140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770961140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.358       -86.192 final_project_fpga:final_project_fpga\|xclk  " "   -1.358       -86.192 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770961140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091        -0.346 final_project_fpga:final_project_fpga\|dataclk  " "   -0.091        -0.346 final_project_fpga:final_project_fpga\|dataclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770961140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.581         0.000 clk  " "   24.581         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770961140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.427         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   34.427         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770961140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417770961140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770961204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770961204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 final_project_fpga:final_project_fpga\|dataclk  " "    0.187         0.000 final_project_fpga:final_project_fpga\|dataclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770961204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193         0.000 final_project_fpga:final_project_fpga\|xclk  " "    0.193         0.000 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770961204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 clk  " "    0.194         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770961204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.194         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770961204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417770961204 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417770961301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417770961399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770961509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770961509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -107.000 final_project_fpga:final_project_fpga\|xclk  " "   -1.000      -107.000 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770961509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -22.000 final_project_fpga:final_project_fpga\|dataclk  " "   -1.000       -22.000 final_project_fpga:final_project_fpga\|dataclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770961509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.938         0.000 clk  " "   11.938         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770961509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.588         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.588         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417770961509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417770961509 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1417770963583 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1417770963585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417770964475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 05 01:16:04 2014 " "Processing ended: Fri Dec 05 01:16:04 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417770964475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417770964475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417770964475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417770964475 ""}
