// Seed: 1211730625
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_6
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  assign id_3 = 1;
  wire id_9;
  wire id_10;
  assign id_2 = id_8;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output tri1  id_0,
    input  wire  id_1,
    input  wor   id_2,
    output uwire id_3,
    input  tri0  id_4,
    input  wor   id_5,
    input  tri1  id_6,
    input  wand  id_7,
    input  wand  id_8,
    output wor   id_9,
    output tri0  id_10
);
  wire  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ;
  module_0(
      id_21, id_21, id_19, id_16, id_23, id_19, id_20
  );
endmodule
