dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "\SPI_Slave:BSPIS:dpcounter_one\" macrocell 1 2 0 1
set_location "\UART_Slave:BUART:counter_load_not\" macrocell 0 3 0 2
set_location "\SPI_Slave:BSPIS:byte_complete\" macrocell 0 1 1 2
set_location "\SPI_Slave:BSPIS:RxStsReg\" statusicell 0 3 4 
set_location "\UART_Slave:BUART:rx_status_3\" macrocell 1 0 0 2
set_location "\SPI_Slave:BSPIS:mosi_buf_overrun\" macrocell 1 2 0 0
set_location "\UART_Slave:BUART:tx_state_2\" macrocell 0 1 0 1
set_location "\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\" datapathcell 0 3 2 
set_location "\UART_Slave:BUART:tx_status_2\" macrocell 0 2 0 3
set_location "\UART_Slave:BUART:rx_last\" macrocell 0 0 0 3
set_location "\UART_Slave:BUART:rx_postpoll\" macrocell 1 1 1 1
set_location "\UART_Slave:BUART:sRX:RxBitCounter\" count7cell 1 0 7 
set_location "\UART_Slave:BUART:rx_load_fifo\" macrocell 1 0 1 2
set_location "\SPI_Slave:BSPIS:rx_buf_overrun\" macrocell 0 3 0 3
set_location "\UART_Slave:BUART:rx_state_0\" macrocell 1 0 0 0
set_location "\UART_Slave:BUART:rx_status_5\" macrocell 0 2 0 2
set_location "\UART_Slave:BUART:sTX:TxSts\" statusicell 0 2 4 
set_location "\SPI_Slave:BSPIS:dpcounter_one_reg\" macrocell 0 1 1 1
set_location "\SPI_Slave:BSPIS:inv_ss\" macrocell 1 2 0 3
set_location "\SPI_Slave:BSPIS:mosi_to_dp\" macrocell 1 1 1 0
set_location "Net_22" macrocell 0 3 1 1
set_location "\UART_Slave:BUART:sRX:RxSts\" statusicell 1 2 4 
set_location "\UART_Slave:BUART:rx_state_2\" macrocell 1 0 1 0
set_location "\SPI_Slave:BSPIS:tx_status_0\" macrocell 0 1 1 0
set_location "\UART_Slave:BUART:sTX:TxShifter:u0\" datapathcell 0 0 2 
set_location "\UART_Slave:BUART:pollcount_1\" macrocell 0 0 0 0
set_location "\SPI_Slave:BSPIS:sR8:Dp:u0\" datapathcell 1 2 2 
set_location "\SPI_Slave:BSPIS:BitCounter\" count7cell 1 1 7 
set_location "\UART_Slave:BUART:sRX:RxShifter:u0\" datapathcell 1 1 2 
set_location "Net_20" macrocell 0 2 0 0
set_location "\SPI_Slave:BSPIS:rx_status_4\" macrocell 1 2 1 2
set_location "\UART_Slave:BUART:rx_state_stop1_reg\" macrocell 1 2 1 3
set_location "\SPI_Slave:BSPIS:TxStsReg\" statusicell 0 1 4 
set_location "\UART_Slave:BUART:tx_ctrl_mark_last\" macrocell 1 0 1 3
set_location "\SPI_Slave:BSPIS:mosi_buf_overrun_fin\" macrocell 1 3 0 1
set_location "\UART_Slave:BUART:tx_bitclk\" macrocell 0 3 1 2
set_location "\UART_Slave:BUART:rx_counter_load\" macrocell 1 0 0 1
set_location "\UART_Slave:BUART:txn\" macrocell 1 3 1 0
set_location "\UART_Slave:BUART:tx_status_0\" macrocell 0 3 0 0
set_location "\UART_Slave:BUART:rx_status_4\" macrocell 1 2 1 1
set_location "\UART_Slave:BUART:pollcount_0\" macrocell 0 2 1 0
set_location "\SPI_Slave:BSPIS:tx_load\" macrocell 1 2 0 2
set_location "\UART_Slave:BUART:rx_bitclk_enable\" macrocell 1 1 1 2
set_location "\UART_Slave:BUART:tx_state_1\" macrocell 0 3 0 1
set_location "\SPI_Slave:BSPIS:mosi_tmp\" macrocell 1 1 0 0
set_location "\UART_Slave:BUART:rx_state_3\" macrocell 1 0 1 1
set_location "\UART_Slave:BUART:tx_state_0\" macrocell 0 3 1 0
# Note: port 12 is the logical name for port 7
set_io "Rx_1(0)" iocell 12 6
set_io "SCLK_1(0)" iocell 1 4
set_io "MISO_1(0)" iocell 1 5
set_io "LED(0)" iocell 2 1
set_io "SS_1(0)" iocell 1 7
set_location "\SPI_Slave:BSPIS:sync_2\" synccell 1 3 5 0
set_location "\SPI_Slave:BSPIS:sync_4\" synccell 1 3 5 1
set_location "\SPI_Slave:BSPIS:sync_1\" synccell 1 3 5 2
set_location "ClockBlock" clockblockcell -1 -1 0
# Note: port 12 is the logical name for port 7
set_io "Tx_1(0)" iocell 12 7
set_io "MOSI_1(0)" iocell 1 6
set_location "\SPI_Slave:BSPIS:sync_3\" synccell 1 3 5 3
set_location "\SPI_Slave:RxInternalInterrupt\" interrupt -1 -1 1
set_location "ISR_SPI" interrupt -1 -1 0
