 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : fp_mac
Scenario(s): mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
Version: V-2023.12-SP5-3
Date   : Sun Aug 17 15:48:54 2025
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: mts_fp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_39_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r    i              0.90
  mts_fp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.03      0.13       0.33 f                   0.90
  mts_fp[0] (net)                      5                   0.00       0.33 f                   
  U795/Z (C8T28SOI_LR_NOR3X3_P0)                 0.14      0.10 *     0.42 r                   0.90
  n1102 (net)                          2                   0.00       0.42 r                   
  U867/Z (C8T28SOI_LR_CNNOR2AX9_P16)             0.03      0.07 *     0.49 r                   0.90
  n1109 (net)                          2                   0.00       0.49 r                   
  U877/Z (C8T28SOI_LR_CNNAND2AX9_P16)            0.02      0.08 *     0.57 f                   0.90
  n1176 (net)                          2                   0.00       0.57 f                   
  U878/Z (C8T28SOI_LR_AND2X5_P0)                 0.01      0.04 *     0.61 f                   0.90
  n1110 (net)                          1                   0.00       0.61 f                   
  U879/Z (C8T28SOI_LRS_XNOR2X3_P0)               0.03      0.04 *     0.65 f                   0.90
  n1178 (net)                          2                   0.00       0.65 f                   
  U880/Z (C8T28SOI_LR_AOI22ABX3_P0)              0.04      0.07 *     0.71 f                   0.90
  n1231 (net)                          3                   0.00       0.71 f                   
  U881/Z (C8T28SOI_LR_AOI22X2_P0)                0.07      0.06 *     0.77 r                   0.90
  n1191 (net)                          2                   0.00       0.77 r                   
  U882/Z (C8T28SOI_LR_OAI22CDX2_P0)              0.12      0.06 *     0.83 r                   0.90
  n1540 (net)                          4                   0.00       0.83 r                   
  U883/Z (C8T28SOI_LR_NAND2X4_P0)                0.05      0.04 *     0.87 f                   0.90
  n1214 (net)                          2                   0.00       0.87 f                   
  U1116/Z (C8T28SOI_LR_PAOI2X4_P0)               0.14      0.11 *     0.98 r                   0.90
  n1281 (net)                          3                   0.00       0.98 r                   
  U1117/Z (C8T28SOI_LR_PAOI2X4_P0)               0.07      0.06 *     1.04 f                   0.90
  n1286 (net)                          3                   0.00       1.04 f                   
  U1118/Z (C8T28SOI_LR_CNIVX4_P16)               0.03      0.04 *     1.08 r                   0.90
  n1216 (net)                          1                   0.00       1.08 r                   
  U1119/Z (C8T28SOI_LR_PAOI2X4_P0)               0.04      0.03 *     1.11 f                   0.90
  intadd_1_B_0_ (net)                  1                   0.00       1.11 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.08 *     1.19 f    mo             0.90
  intadd_1_n4 (net)                    1                   0.00       1.19 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.26 f    mo             0.90
  intadd_1_n3 (net)                    1                   0.00       1.26 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.32 f    mo             0.90
  intadd_1_n2 (net)                    1                   0.00       1.32 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.38 f    mo             0.90
  intadd_1_n1 (net)                    1                   0.00       1.38 f                   
  U1007/Z (C8T28SOI_LR_CNBFX4_P16)               0.04      0.07 *     1.44 f                   0.90
  n1289 (net)                          2                   0.00       1.44 f                   
  U1202/CO (C8T28SOI_LR_FA1X4_P0)                0.03      0.08 *     1.52 f                   0.90
  intadd_3_n3 (net)                    1                   0.00       1.52 f                   
  intadd_3_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.59 f    mo             0.90
  intadd_3_n2 (net)                    1                   0.00       1.59 f                   
  intadd_3_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.65 f    mo             0.90
  intadd_3_n1 (net)                    1                   0.00       1.65 f                   
  U1021/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.05 *     1.69 f                   0.90
  n1192 (net)                          1                   0.00       1.69 f                   
  U1022/Z (C8T28SOI_LR_CNIVX4_P16)               0.04      0.03 *     1.72 r                   0.90
  n1204 (net)                          2                   0.00       1.72 r                   
  U1105/Z (C8T28SOI_LR_PAOI2X4_P0)               0.05      0.03 *     1.76 f                   0.90
  intadd_0_B_0_ (net)                  1                   0.00       1.76 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.08 *     1.84 f    mo             0.90
  intadd_0_n23 (net)                   1                   0.00       1.84 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     1.90 f    mo             0.90
  intadd_0_n22 (net)                   1                   0.00       1.90 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     1.97 f    mo             0.90
  intadd_0_n21 (net)                   1                   0.00       1.97 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.04 f    mo             0.90
  intadd_0_n20 (net)                   1                   0.00       2.04 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.10 f    mo             0.90
  intadd_0_n19 (net)                   1                   0.00       2.10 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.17 f    mo             0.90
  intadd_0_n18 (net)                   1                   0.00       2.17 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.24 f    mo             0.90
  intadd_0_n17 (net)                   1                   0.00       2.24 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.30 f    mo             0.90
  intadd_0_n16 (net)                   1                   0.00       2.30 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.37 f    mo             0.90
  intadd_0_n15 (net)                   1                   0.00       2.37 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.43 f    mo             0.90
  intadd_0_n14 (net)                   1                   0.00       2.43 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.50 f    mo             0.90
  intadd_0_n13 (net)                   1                   0.00       2.50 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.56 f    mo             0.90
  intadd_0_n12 (net)                   1                   0.00       2.56 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.63 f    mo             0.90
  intadd_0_n11 (net)                   1                   0.00       2.63 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.70 f    mo             0.90
  intadd_0_n10 (net)                   1                   0.00       2.70 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.77 f    mo             0.90
  intadd_0_n9 (net)                    1                   0.00       2.77 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.83 f    mo             0.90
  intadd_0_n8 (net)                    1                   0.00       2.83 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.90 f    mo             0.90
  intadd_0_n7 (net)                    1                   0.00       2.90 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.97 f    mo             0.90
  intadd_0_n6 (net)                    1                   0.00       2.97 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     3.04 f    mo             0.90
  intadd_0_n5 (net)                    1                   0.00       3.04 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     3.11 f    mo             0.90
  intadd_0_n4 (net)                    1                   0.00       3.11 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     3.17 f    mo             0.90
  intadd_0_n3 (net)                    1                   0.00       3.17 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     3.24 f    mo             0.90
  intadd_0_n2 (net)                    1                   0.00       3.24 f                   
  intadd_0_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     3.30 f    mo             0.90
  intadd_0_n1 (net)                    1                   0.00       3.30 f                   
  U1100/Z (C8T28SOI_LR_CNBFX4_P16)               0.02      0.05 *     3.34 f                   0.90
  n1202 (net)                          1                   0.00       3.34 f                   
  U1103/Z (C8T28SOI_LR_CNXOR2X9_P16)             0.03      0.08 *     3.42 f                   0.90
  n1203 (net)                          1                   0.00       3.42 f                   
  U1104/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.03      0.03 *     3.45 r                   0.90
  n151 (net)                           1                   0.00       3.45 r                   
  acc_reg_39_/D (C8T28SOI_LR_DFPRQX4_P0)         0.03      0.00 *     3.45 r                   0.90
  data arrival time                                                   3.45                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  acc_reg_39_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       9.90 r                   
  library setup time                                      -0.02       9.88                     
  data required time                                                  9.88                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.88                     
  data arrival time                                                  -3.45                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         6.43                     


  Startpoint: mts_fp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_38_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r    i              0.90
  mts_fp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.03      0.13       0.33 f                   0.90
  mts_fp[0] (net)                      5                   0.00       0.33 f                   
  U795/Z (C8T28SOI_LR_NOR3X3_P0)                 0.14      0.10 *     0.42 r                   0.90
  n1102 (net)                          2                   0.00       0.42 r                   
  U867/Z (C8T28SOI_LR_CNNOR2AX9_P16)             0.03      0.07 *     0.49 r                   0.90
  n1109 (net)                          2                   0.00       0.49 r                   
  U877/Z (C8T28SOI_LR_CNNAND2AX9_P16)            0.02      0.08 *     0.57 f                   0.90
  n1176 (net)                          2                   0.00       0.57 f                   
  U878/Z (C8T28SOI_LR_AND2X5_P0)                 0.01      0.04 *     0.61 f                   0.90
  n1110 (net)                          1                   0.00       0.61 f                   
  U879/Z (C8T28SOI_LRS_XNOR2X3_P0)               0.03      0.04 *     0.65 f                   0.90
  n1178 (net)                          2                   0.00       0.65 f                   
  U880/Z (C8T28SOI_LR_AOI22ABX3_P0)              0.04      0.07 *     0.71 f                   0.90
  n1231 (net)                          3                   0.00       0.71 f                   
  U881/Z (C8T28SOI_LR_AOI22X2_P0)                0.07      0.06 *     0.77 r                   0.90
  n1191 (net)                          2                   0.00       0.77 r                   
  U882/Z (C8T28SOI_LR_OAI22CDX2_P0)              0.12      0.06 *     0.83 r                   0.90
  n1540 (net)                          4                   0.00       0.83 r                   
  U883/Z (C8T28SOI_LR_NAND2X4_P0)                0.05      0.04 *     0.87 f                   0.90
  n1214 (net)                          2                   0.00       0.87 f                   
  U1116/Z (C8T28SOI_LR_PAOI2X4_P0)               0.14      0.11 *     0.98 r                   0.90
  n1281 (net)                          3                   0.00       0.98 r                   
  U1117/Z (C8T28SOI_LR_PAOI2X4_P0)               0.07      0.06 *     1.04 f                   0.90
  n1286 (net)                          3                   0.00       1.04 f                   
  U1118/Z (C8T28SOI_LR_CNIVX4_P16)               0.03      0.04 *     1.08 r                   0.90
  n1216 (net)                          1                   0.00       1.08 r                   
  U1119/Z (C8T28SOI_LR_PAOI2X4_P0)               0.04      0.03 *     1.11 f                   0.90
  intadd_1_B_0_ (net)                  1                   0.00       1.11 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.08 *     1.19 f    mo             0.90
  intadd_1_n4 (net)                    1                   0.00       1.19 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.26 f    mo             0.90
  intadd_1_n3 (net)                    1                   0.00       1.26 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.32 f    mo             0.90
  intadd_1_n2 (net)                    1                   0.00       1.32 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.38 f    mo             0.90
  intadd_1_n1 (net)                    1                   0.00       1.38 f                   
  U1007/Z (C8T28SOI_LR_CNBFX4_P16)               0.04      0.07 *     1.44 f                   0.90
  n1289 (net)                          2                   0.00       1.44 f                   
  U1202/CO (C8T28SOI_LR_FA1X4_P0)                0.03      0.08 *     1.52 f                   0.90
  intadd_3_n3 (net)                    1                   0.00       1.52 f                   
  intadd_3_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.59 f    mo             0.90
  intadd_3_n2 (net)                    1                   0.00       1.59 f                   
  intadd_3_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.65 f    mo             0.90
  intadd_3_n1 (net)                    1                   0.00       1.65 f                   
  U1021/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.05 *     1.69 f                   0.90
  n1192 (net)                          1                   0.00       1.69 f                   
  U1022/Z (C8T28SOI_LR_CNIVX4_P16)               0.04      0.03 *     1.72 r                   0.90
  n1204 (net)                          2                   0.00       1.72 r                   
  U1105/Z (C8T28SOI_LR_PAOI2X4_P0)               0.05      0.03 *     1.76 f                   0.90
  intadd_0_B_0_ (net)                  1                   0.00       1.76 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.08 *     1.84 f    mo             0.90
  intadd_0_n23 (net)                   1                   0.00       1.84 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     1.90 f    mo             0.90
  intadd_0_n22 (net)                   1                   0.00       1.90 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     1.97 f    mo             0.90
  intadd_0_n21 (net)                   1                   0.00       1.97 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.04 f    mo             0.90
  intadd_0_n20 (net)                   1                   0.00       2.04 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.10 f    mo             0.90
  intadd_0_n19 (net)                   1                   0.00       2.10 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.17 f    mo             0.90
  intadd_0_n18 (net)                   1                   0.00       2.17 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.24 f    mo             0.90
  intadd_0_n17 (net)                   1                   0.00       2.24 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.30 f    mo             0.90
  intadd_0_n16 (net)                   1                   0.00       2.30 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.37 f    mo             0.90
  intadd_0_n15 (net)                   1                   0.00       2.37 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.43 f    mo             0.90
  intadd_0_n14 (net)                   1                   0.00       2.43 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.50 f    mo             0.90
  intadd_0_n13 (net)                   1                   0.00       2.50 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.56 f    mo             0.90
  intadd_0_n12 (net)                   1                   0.00       2.56 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.63 f    mo             0.90
  intadd_0_n11 (net)                   1                   0.00       2.63 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.70 f    mo             0.90
  intadd_0_n10 (net)                   1                   0.00       2.70 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.77 f    mo             0.90
  intadd_0_n9 (net)                    1                   0.00       2.77 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.83 f    mo             0.90
  intadd_0_n8 (net)                    1                   0.00       2.83 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.90 f    mo             0.90
  intadd_0_n7 (net)                    1                   0.00       2.90 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.97 f    mo             0.90
  intadd_0_n6 (net)                    1                   0.00       2.97 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     3.04 f    mo             0.90
  intadd_0_n5 (net)                    1                   0.00       3.04 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     3.11 f    mo             0.90
  intadd_0_n4 (net)                    1                   0.00       3.11 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     3.17 f    mo             0.90
  intadd_0_n3 (net)                    1                   0.00       3.17 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     3.24 f    mo             0.90
  intadd_0_n2 (net)                    1                   0.00       3.24 f                   
  intadd_0_U2/S0 (C8T28SOI_LR_FA1X4_P0)          0.03      0.09 *     3.33 r    mo             0.90
  intadd_0_SUM_22_ (net)               1                   0.00       3.33 r                   
  U1099/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.04      0.02 *     3.35 f                   0.90
  n150 (net)                           1                   0.00       3.35 f                   
  acc_reg_38_/D (C8T28SOI_LR_DFPRQX4_P0)         0.04      0.00 *     3.35 f                   0.90
  data arrival time                                                   3.35                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  acc_reg_38_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       9.90 r                   
  library setup time                                      -0.03       9.87                     
  data required time                                                  9.87                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.87                     
  data arrival time                                                  -3.35                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         6.53                     


  Startpoint: mts_fp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_37_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r    i              0.90
  mts_fp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.03      0.13       0.33 f                   0.90
  mts_fp[0] (net)                      5                   0.00       0.33 f                   
  U795/Z (C8T28SOI_LR_NOR3X3_P0)                 0.14      0.10 *     0.42 r                   0.90
  n1102 (net)                          2                   0.00       0.42 r                   
  U867/Z (C8T28SOI_LR_CNNOR2AX9_P16)             0.03      0.07 *     0.49 r                   0.90
  n1109 (net)                          2                   0.00       0.49 r                   
  U877/Z (C8T28SOI_LR_CNNAND2AX9_P16)            0.02      0.08 *     0.57 f                   0.90
  n1176 (net)                          2                   0.00       0.57 f                   
  U878/Z (C8T28SOI_LR_AND2X5_P0)                 0.01      0.04 *     0.61 f                   0.90
  n1110 (net)                          1                   0.00       0.61 f                   
  U879/Z (C8T28SOI_LRS_XNOR2X3_P0)               0.03      0.04 *     0.65 f                   0.90
  n1178 (net)                          2                   0.00       0.65 f                   
  U880/Z (C8T28SOI_LR_AOI22ABX3_P0)              0.04      0.07 *     0.71 f                   0.90
  n1231 (net)                          3                   0.00       0.71 f                   
  U881/Z (C8T28SOI_LR_AOI22X2_P0)                0.07      0.06 *     0.77 r                   0.90
  n1191 (net)                          2                   0.00       0.77 r                   
  U882/Z (C8T28SOI_LR_OAI22CDX2_P0)              0.12      0.06 *     0.83 r                   0.90
  n1540 (net)                          4                   0.00       0.83 r                   
  U883/Z (C8T28SOI_LR_NAND2X4_P0)                0.05      0.04 *     0.87 f                   0.90
  n1214 (net)                          2                   0.00       0.87 f                   
  U1116/Z (C8T28SOI_LR_PAOI2X4_P0)               0.14      0.11 *     0.98 r                   0.90
  n1281 (net)                          3                   0.00       0.98 r                   
  U1117/Z (C8T28SOI_LR_PAOI2X4_P0)               0.07      0.06 *     1.04 f                   0.90
  n1286 (net)                          3                   0.00       1.04 f                   
  U1118/Z (C8T28SOI_LR_CNIVX4_P16)               0.03      0.04 *     1.08 r                   0.90
  n1216 (net)                          1                   0.00       1.08 r                   
  U1119/Z (C8T28SOI_LR_PAOI2X4_P0)               0.04      0.03 *     1.11 f                   0.90
  intadd_1_B_0_ (net)                  1                   0.00       1.11 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.08 *     1.19 f    mo             0.90
  intadd_1_n4 (net)                    1                   0.00       1.19 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.26 f    mo             0.90
  intadd_1_n3 (net)                    1                   0.00       1.26 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.32 f    mo             0.90
  intadd_1_n2 (net)                    1                   0.00       1.32 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.38 f    mo             0.90
  intadd_1_n1 (net)                    1                   0.00       1.38 f                   
  U1007/Z (C8T28SOI_LR_CNBFX4_P16)               0.04      0.07 *     1.44 f                   0.90
  n1289 (net)                          2                   0.00       1.44 f                   
  U1202/CO (C8T28SOI_LR_FA1X4_P0)                0.03      0.08 *     1.52 f                   0.90
  intadd_3_n3 (net)                    1                   0.00       1.52 f                   
  intadd_3_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.59 f    mo             0.90
  intadd_3_n2 (net)                    1                   0.00       1.59 f                   
  intadd_3_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.65 f    mo             0.90
  intadd_3_n1 (net)                    1                   0.00       1.65 f                   
  U1021/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.05 *     1.69 f                   0.90
  n1192 (net)                          1                   0.00       1.69 f                   
  U1022/Z (C8T28SOI_LR_CNIVX4_P16)               0.04      0.03 *     1.72 r                   0.90
  n1204 (net)                          2                   0.00       1.72 r                   
  U1105/Z (C8T28SOI_LR_PAOI2X4_P0)               0.05      0.03 *     1.76 f                   0.90
  intadd_0_B_0_ (net)                  1                   0.00       1.76 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.08 *     1.84 f    mo             0.90
  intadd_0_n23 (net)                   1                   0.00       1.84 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     1.90 f    mo             0.90
  intadd_0_n22 (net)                   1                   0.00       1.90 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     1.97 f    mo             0.90
  intadd_0_n21 (net)                   1                   0.00       1.97 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.04 f    mo             0.90
  intadd_0_n20 (net)                   1                   0.00       2.04 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.10 f    mo             0.90
  intadd_0_n19 (net)                   1                   0.00       2.10 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.17 f    mo             0.90
  intadd_0_n18 (net)                   1                   0.00       2.17 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.24 f    mo             0.90
  intadd_0_n17 (net)                   1                   0.00       2.24 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.30 f    mo             0.90
  intadd_0_n16 (net)                   1                   0.00       2.30 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.37 f    mo             0.90
  intadd_0_n15 (net)                   1                   0.00       2.37 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.43 f    mo             0.90
  intadd_0_n14 (net)                   1                   0.00       2.43 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.50 f    mo             0.90
  intadd_0_n13 (net)                   1                   0.00       2.50 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.56 f    mo             0.90
  intadd_0_n12 (net)                   1                   0.00       2.56 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.63 f    mo             0.90
  intadd_0_n11 (net)                   1                   0.00       2.63 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.70 f    mo             0.90
  intadd_0_n10 (net)                   1                   0.00       2.70 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.77 f    mo             0.90
  intadd_0_n9 (net)                    1                   0.00       2.77 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.83 f    mo             0.90
  intadd_0_n8 (net)                    1                   0.00       2.83 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.90 f    mo             0.90
  intadd_0_n7 (net)                    1                   0.00       2.90 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.97 f    mo             0.90
  intadd_0_n6 (net)                    1                   0.00       2.97 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     3.04 f    mo             0.90
  intadd_0_n5 (net)                    1                   0.00       3.04 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     3.11 f    mo             0.90
  intadd_0_n4 (net)                    1                   0.00       3.11 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     3.17 f    mo             0.90
  intadd_0_n3 (net)                    1                   0.00       3.17 f                   
  intadd_0_U3/S0 (C8T28SOI_LR_FA1X4_P0)          0.03      0.09 *     3.27 r    mo             0.90
  intadd_0_SUM_21_ (net)               1                   0.00       3.27 r                   
  U1098/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.04      0.02 *     3.28 f                   0.90
  n149 (net)                           1                   0.00       3.28 f                   
  acc_reg_37_/D (C8T28SOI_LR_DFPRQX4_P0)         0.04      0.00 *     3.28 f                   0.90
  data arrival time                                                   3.28                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  acc_reg_37_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       9.90 r                   
  library setup time                                      -0.02       9.88                     
  data required time                                                  9.88                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.88                     
  data arrival time                                                  -3.28                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         6.59                     


  Startpoint: mts_fp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_36_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r    i              0.90
  mts_fp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.03      0.13       0.33 f                   0.90
  mts_fp[0] (net)                      5                   0.00       0.33 f                   
  U795/Z (C8T28SOI_LR_NOR3X3_P0)                 0.14      0.10 *     0.42 r                   0.90
  n1102 (net)                          2                   0.00       0.42 r                   
  U867/Z (C8T28SOI_LR_CNNOR2AX9_P16)             0.03      0.07 *     0.49 r                   0.90
  n1109 (net)                          2                   0.00       0.49 r                   
  U877/Z (C8T28SOI_LR_CNNAND2AX9_P16)            0.02      0.08 *     0.57 f                   0.90
  n1176 (net)                          2                   0.00       0.57 f                   
  U878/Z (C8T28SOI_LR_AND2X5_P0)                 0.01      0.04 *     0.61 f                   0.90
  n1110 (net)                          1                   0.00       0.61 f                   
  U879/Z (C8T28SOI_LRS_XNOR2X3_P0)               0.03      0.04 *     0.65 f                   0.90
  n1178 (net)                          2                   0.00       0.65 f                   
  U880/Z (C8T28SOI_LR_AOI22ABX3_P0)              0.04      0.07 *     0.71 f                   0.90
  n1231 (net)                          3                   0.00       0.71 f                   
  U881/Z (C8T28SOI_LR_AOI22X2_P0)                0.07      0.06 *     0.77 r                   0.90
  n1191 (net)                          2                   0.00       0.77 r                   
  U882/Z (C8T28SOI_LR_OAI22CDX2_P0)              0.12      0.06 *     0.83 r                   0.90
  n1540 (net)                          4                   0.00       0.83 r                   
  U883/Z (C8T28SOI_LR_NAND2X4_P0)                0.05      0.04 *     0.87 f                   0.90
  n1214 (net)                          2                   0.00       0.87 f                   
  U1116/Z (C8T28SOI_LR_PAOI2X4_P0)               0.14      0.11 *     0.98 r                   0.90
  n1281 (net)                          3                   0.00       0.98 r                   
  U1117/Z (C8T28SOI_LR_PAOI2X4_P0)               0.07      0.06 *     1.04 f                   0.90
  n1286 (net)                          3                   0.00       1.04 f                   
  U1118/Z (C8T28SOI_LR_CNIVX4_P16)               0.03      0.04 *     1.08 r                   0.90
  n1216 (net)                          1                   0.00       1.08 r                   
  U1119/Z (C8T28SOI_LR_PAOI2X4_P0)               0.04      0.03 *     1.11 f                   0.90
  intadd_1_B_0_ (net)                  1                   0.00       1.11 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.08 *     1.19 f    mo             0.90
  intadd_1_n4 (net)                    1                   0.00       1.19 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.26 f    mo             0.90
  intadd_1_n3 (net)                    1                   0.00       1.26 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.32 f    mo             0.90
  intadd_1_n2 (net)                    1                   0.00       1.32 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.38 f    mo             0.90
  intadd_1_n1 (net)                    1                   0.00       1.38 f                   
  U1007/Z (C8T28SOI_LR_CNBFX4_P16)               0.04      0.07 *     1.44 f                   0.90
  n1289 (net)                          2                   0.00       1.44 f                   
  U1202/CO (C8T28SOI_LR_FA1X4_P0)                0.03      0.08 *     1.52 f                   0.90
  intadd_3_n3 (net)                    1                   0.00       1.52 f                   
  intadd_3_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.59 f    mo             0.90
  intadd_3_n2 (net)                    1                   0.00       1.59 f                   
  intadd_3_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.65 f    mo             0.90
  intadd_3_n1 (net)                    1                   0.00       1.65 f                   
  U1021/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.05 *     1.69 f                   0.90
  n1192 (net)                          1                   0.00       1.69 f                   
  U1022/Z (C8T28SOI_LR_CNIVX4_P16)               0.04      0.03 *     1.72 r                   0.90
  n1204 (net)                          2                   0.00       1.72 r                   
  U1105/Z (C8T28SOI_LR_PAOI2X4_P0)               0.05      0.03 *     1.76 f                   0.90
  intadd_0_B_0_ (net)                  1                   0.00       1.76 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.08 *     1.84 f    mo             0.90
  intadd_0_n23 (net)                   1                   0.00       1.84 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     1.90 f    mo             0.90
  intadd_0_n22 (net)                   1                   0.00       1.90 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     1.97 f    mo             0.90
  intadd_0_n21 (net)                   1                   0.00       1.97 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.04 f    mo             0.90
  intadd_0_n20 (net)                   1                   0.00       2.04 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.10 f    mo             0.90
  intadd_0_n19 (net)                   1                   0.00       2.10 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.17 f    mo             0.90
  intadd_0_n18 (net)                   1                   0.00       2.17 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.24 f    mo             0.90
  intadd_0_n17 (net)                   1                   0.00       2.24 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.30 f    mo             0.90
  intadd_0_n16 (net)                   1                   0.00       2.30 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.37 f    mo             0.90
  intadd_0_n15 (net)                   1                   0.00       2.37 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.43 f    mo             0.90
  intadd_0_n14 (net)                   1                   0.00       2.43 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.50 f    mo             0.90
  intadd_0_n13 (net)                   1                   0.00       2.50 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.56 f    mo             0.90
  intadd_0_n12 (net)                   1                   0.00       2.56 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.63 f    mo             0.90
  intadd_0_n11 (net)                   1                   0.00       2.63 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.70 f    mo             0.90
  intadd_0_n10 (net)                   1                   0.00       2.70 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.77 f    mo             0.90
  intadd_0_n9 (net)                    1                   0.00       2.77 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.83 f    mo             0.90
  intadd_0_n8 (net)                    1                   0.00       2.83 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.90 f    mo             0.90
  intadd_0_n7 (net)                    1                   0.00       2.90 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.97 f    mo             0.90
  intadd_0_n6 (net)                    1                   0.00       2.97 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     3.04 f    mo             0.90
  intadd_0_n5 (net)                    1                   0.00       3.04 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     3.11 f    mo             0.90
  intadd_0_n4 (net)                    1                   0.00       3.11 f                   
  intadd_0_U4/S0 (C8T28SOI_LR_FA1X4_P0)          0.03      0.09 *     3.20 r    mo             0.90
  intadd_0_SUM_20_ (net)               1                   0.00       3.20 r                   
  U1097/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.03      0.02 *     3.22 f                   0.90
  n148 (net)                           1                   0.00       3.22 f                   
  acc_reg_36_/D (C8T28SOI_LR_DFPRQX4_P0)         0.03      0.00 *     3.22 f                   0.90
  data arrival time                                                   3.22                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  acc_reg_36_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       9.90 r                   
  library setup time                                      -0.02       9.88                     
  data required time                                                  9.88                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.88                     
  data arrival time                                                  -3.22                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         6.66                     


  Startpoint: mts_fp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_35_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r    i              0.90
  mts_fp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.03      0.13       0.33 f                   0.90
  mts_fp[0] (net)                      5                   0.00       0.33 f                   
  U795/Z (C8T28SOI_LR_NOR3X3_P0)                 0.14      0.10 *     0.42 r                   0.90
  n1102 (net)                          2                   0.00       0.42 r                   
  U867/Z (C8T28SOI_LR_CNNOR2AX9_P16)             0.03      0.07 *     0.49 r                   0.90
  n1109 (net)                          2                   0.00       0.49 r                   
  U877/Z (C8T28SOI_LR_CNNAND2AX9_P16)            0.02      0.08 *     0.57 f                   0.90
  n1176 (net)                          2                   0.00       0.57 f                   
  U878/Z (C8T28SOI_LR_AND2X5_P0)                 0.01      0.04 *     0.61 f                   0.90
  n1110 (net)                          1                   0.00       0.61 f                   
  U879/Z (C8T28SOI_LRS_XNOR2X3_P0)               0.03      0.04 *     0.65 f                   0.90
  n1178 (net)                          2                   0.00       0.65 f                   
  U880/Z (C8T28SOI_LR_AOI22ABX3_P0)              0.04      0.07 *     0.71 f                   0.90
  n1231 (net)                          3                   0.00       0.71 f                   
  U881/Z (C8T28SOI_LR_AOI22X2_P0)                0.07      0.06 *     0.77 r                   0.90
  n1191 (net)                          2                   0.00       0.77 r                   
  U882/Z (C8T28SOI_LR_OAI22CDX2_P0)              0.12      0.06 *     0.83 r                   0.90
  n1540 (net)                          4                   0.00       0.83 r                   
  U883/Z (C8T28SOI_LR_NAND2X4_P0)                0.05      0.04 *     0.87 f                   0.90
  n1214 (net)                          2                   0.00       0.87 f                   
  U1116/Z (C8T28SOI_LR_PAOI2X4_P0)               0.14      0.11 *     0.98 r                   0.90
  n1281 (net)                          3                   0.00       0.98 r                   
  U1117/Z (C8T28SOI_LR_PAOI2X4_P0)               0.07      0.06 *     1.04 f                   0.90
  n1286 (net)                          3                   0.00       1.04 f                   
  U1118/Z (C8T28SOI_LR_CNIVX4_P16)               0.03      0.04 *     1.08 r                   0.90
  n1216 (net)                          1                   0.00       1.08 r                   
  U1119/Z (C8T28SOI_LR_PAOI2X4_P0)               0.04      0.03 *     1.11 f                   0.90
  intadd_1_B_0_ (net)                  1                   0.00       1.11 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.08 *     1.19 f    mo             0.90
  intadd_1_n4 (net)                    1                   0.00       1.19 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.26 f    mo             0.90
  intadd_1_n3 (net)                    1                   0.00       1.26 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.32 f    mo             0.90
  intadd_1_n2 (net)                    1                   0.00       1.32 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.38 f    mo             0.90
  intadd_1_n1 (net)                    1                   0.00       1.38 f                   
  U1007/Z (C8T28SOI_LR_CNBFX4_P16)               0.04      0.07 *     1.44 f                   0.90
  n1289 (net)                          2                   0.00       1.44 f                   
  U1202/CO (C8T28SOI_LR_FA1X4_P0)                0.03      0.08 *     1.52 f                   0.90
  intadd_3_n3 (net)                    1                   0.00       1.52 f                   
  intadd_3_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.59 f    mo             0.90
  intadd_3_n2 (net)                    1                   0.00       1.59 f                   
  intadd_3_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.65 f    mo             0.90
  intadd_3_n1 (net)                    1                   0.00       1.65 f                   
  U1021/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.05 *     1.69 f                   0.90
  n1192 (net)                          1                   0.00       1.69 f                   
  U1022/Z (C8T28SOI_LR_CNIVX4_P16)               0.04      0.03 *     1.72 r                   0.90
  n1204 (net)                          2                   0.00       1.72 r                   
  U1105/Z (C8T28SOI_LR_PAOI2X4_P0)               0.05      0.03 *     1.76 f                   0.90
  intadd_0_B_0_ (net)                  1                   0.00       1.76 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.08 *     1.84 f    mo             0.90
  intadd_0_n23 (net)                   1                   0.00       1.84 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     1.90 f    mo             0.90
  intadd_0_n22 (net)                   1                   0.00       1.90 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     1.97 f    mo             0.90
  intadd_0_n21 (net)                   1                   0.00       1.97 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.04 f    mo             0.90
  intadd_0_n20 (net)                   1                   0.00       2.04 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.10 f    mo             0.90
  intadd_0_n19 (net)                   1                   0.00       2.10 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.17 f    mo             0.90
  intadd_0_n18 (net)                   1                   0.00       2.17 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.24 f    mo             0.90
  intadd_0_n17 (net)                   1                   0.00       2.24 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.30 f    mo             0.90
  intadd_0_n16 (net)                   1                   0.00       2.30 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.37 f    mo             0.90
  intadd_0_n15 (net)                   1                   0.00       2.37 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.43 f    mo             0.90
  intadd_0_n14 (net)                   1                   0.00       2.43 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.50 f    mo             0.90
  intadd_0_n13 (net)                   1                   0.00       2.50 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.56 f    mo             0.90
  intadd_0_n12 (net)                   1                   0.00       2.56 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.63 f    mo             0.90
  intadd_0_n11 (net)                   1                   0.00       2.63 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.70 f    mo             0.90
  intadd_0_n10 (net)                   1                   0.00       2.70 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.77 f    mo             0.90
  intadd_0_n9 (net)                    1                   0.00       2.77 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.83 f    mo             0.90
  intadd_0_n8 (net)                    1                   0.00       2.83 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.90 f    mo             0.90
  intadd_0_n7 (net)                    1                   0.00       2.90 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.97 f    mo             0.90
  intadd_0_n6 (net)                    1                   0.00       2.97 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     3.04 f    mo             0.90
  intadd_0_n5 (net)                    1                   0.00       3.04 f                   
  intadd_0_U5/S0 (C8T28SOI_LR_FA1X4_P0)          0.03      0.09 *     3.13 r    mo             0.90
  intadd_0_SUM_19_ (net)               1                   0.00       3.13 r                   
  U1096/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.04      0.02 *     3.15 f                   0.90
  n147 (net)                           1                   0.00       3.15 f                   
  acc_reg_35_/D (C8T28SOI_LR_DFPRQX4_P0)         0.04      0.00 *     3.15 f                   0.90
  data arrival time                                                   3.15                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  acc_reg_35_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       9.90 r                   
  library setup time                                      -0.02       9.88                     
  data required time                                                  9.88                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.88                     
  data arrival time                                                  -3.15                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         6.72                     


  Startpoint: mts_fp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_34_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r    i              0.90
  mts_fp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.03      0.13       0.33 f                   0.90
  mts_fp[0] (net)                      5                   0.00       0.33 f                   
  U795/Z (C8T28SOI_LR_NOR3X3_P0)                 0.14      0.10 *     0.42 r                   0.90
  n1102 (net)                          2                   0.00       0.42 r                   
  U867/Z (C8T28SOI_LR_CNNOR2AX9_P16)             0.03      0.07 *     0.49 r                   0.90
  n1109 (net)                          2                   0.00       0.49 r                   
  U877/Z (C8T28SOI_LR_CNNAND2AX9_P16)            0.02      0.08 *     0.57 f                   0.90
  n1176 (net)                          2                   0.00       0.57 f                   
  U878/Z (C8T28SOI_LR_AND2X5_P0)                 0.01      0.04 *     0.61 f                   0.90
  n1110 (net)                          1                   0.00       0.61 f                   
  U879/Z (C8T28SOI_LRS_XNOR2X3_P0)               0.03      0.04 *     0.65 f                   0.90
  n1178 (net)                          2                   0.00       0.65 f                   
  U880/Z (C8T28SOI_LR_AOI22ABX3_P0)              0.04      0.07 *     0.71 f                   0.90
  n1231 (net)                          3                   0.00       0.71 f                   
  U881/Z (C8T28SOI_LR_AOI22X2_P0)                0.07      0.06 *     0.77 r                   0.90
  n1191 (net)                          2                   0.00       0.77 r                   
  U882/Z (C8T28SOI_LR_OAI22CDX2_P0)              0.12      0.06 *     0.83 r                   0.90
  n1540 (net)                          4                   0.00       0.83 r                   
  U883/Z (C8T28SOI_LR_NAND2X4_P0)                0.05      0.04 *     0.87 f                   0.90
  n1214 (net)                          2                   0.00       0.87 f                   
  U1116/Z (C8T28SOI_LR_PAOI2X4_P0)               0.14      0.11 *     0.98 r                   0.90
  n1281 (net)                          3                   0.00       0.98 r                   
  U1117/Z (C8T28SOI_LR_PAOI2X4_P0)               0.07      0.06 *     1.04 f                   0.90
  n1286 (net)                          3                   0.00       1.04 f                   
  U1118/Z (C8T28SOI_LR_CNIVX4_P16)               0.03      0.04 *     1.08 r                   0.90
  n1216 (net)                          1                   0.00       1.08 r                   
  U1119/Z (C8T28SOI_LR_PAOI2X4_P0)               0.04      0.03 *     1.11 f                   0.90
  intadd_1_B_0_ (net)                  1                   0.00       1.11 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.08 *     1.19 f    mo             0.90
  intadd_1_n4 (net)                    1                   0.00       1.19 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.26 f    mo             0.90
  intadd_1_n3 (net)                    1                   0.00       1.26 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.32 f    mo             0.90
  intadd_1_n2 (net)                    1                   0.00       1.32 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.38 f    mo             0.90
  intadd_1_n1 (net)                    1                   0.00       1.38 f                   
  U1007/Z (C8T28SOI_LR_CNBFX4_P16)               0.04      0.07 *     1.44 f                   0.90
  n1289 (net)                          2                   0.00       1.44 f                   
  U1202/CO (C8T28SOI_LR_FA1X4_P0)                0.03      0.08 *     1.52 f                   0.90
  intadd_3_n3 (net)                    1                   0.00       1.52 f                   
  intadd_3_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.59 f    mo             0.90
  intadd_3_n2 (net)                    1                   0.00       1.59 f                   
  intadd_3_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.65 f    mo             0.90
  intadd_3_n1 (net)                    1                   0.00       1.65 f                   
  U1021/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.05 *     1.69 f                   0.90
  n1192 (net)                          1                   0.00       1.69 f                   
  U1022/Z (C8T28SOI_LR_CNIVX4_P16)               0.04      0.03 *     1.72 r                   0.90
  n1204 (net)                          2                   0.00       1.72 r                   
  U1105/Z (C8T28SOI_LR_PAOI2X4_P0)               0.05      0.03 *     1.76 f                   0.90
  intadd_0_B_0_ (net)                  1                   0.00       1.76 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.08 *     1.84 f    mo             0.90
  intadd_0_n23 (net)                   1                   0.00       1.84 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     1.90 f    mo             0.90
  intadd_0_n22 (net)                   1                   0.00       1.90 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     1.97 f    mo             0.90
  intadd_0_n21 (net)                   1                   0.00       1.97 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.04 f    mo             0.90
  intadd_0_n20 (net)                   1                   0.00       2.04 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.10 f    mo             0.90
  intadd_0_n19 (net)                   1                   0.00       2.10 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.17 f    mo             0.90
  intadd_0_n18 (net)                   1                   0.00       2.17 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.24 f    mo             0.90
  intadd_0_n17 (net)                   1                   0.00       2.24 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.30 f    mo             0.90
  intadd_0_n16 (net)                   1                   0.00       2.30 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.37 f    mo             0.90
  intadd_0_n15 (net)                   1                   0.00       2.37 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.43 f    mo             0.90
  intadd_0_n14 (net)                   1                   0.00       2.43 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.50 f    mo             0.90
  intadd_0_n13 (net)                   1                   0.00       2.50 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.56 f    mo             0.90
  intadd_0_n12 (net)                   1                   0.00       2.56 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.63 f    mo             0.90
  intadd_0_n11 (net)                   1                   0.00       2.63 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.70 f    mo             0.90
  intadd_0_n10 (net)                   1                   0.00       2.70 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.77 f    mo             0.90
  intadd_0_n9 (net)                    1                   0.00       2.77 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.83 f    mo             0.90
  intadd_0_n8 (net)                    1                   0.00       2.83 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.90 f    mo             0.90
  intadd_0_n7 (net)                    1                   0.00       2.90 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.97 f    mo             0.90
  intadd_0_n6 (net)                    1                   0.00       2.97 f                   
  intadd_0_U6/S0 (C8T28SOI_LR_FA1X4_P0)          0.03      0.09 *     3.07 r    mo             0.90
  intadd_0_SUM_18_ (net)               1                   0.00       3.07 r                   
  U1095/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.03      0.02 *     3.08 f                   0.90
  n146 (net)                           1                   0.00       3.08 f                   
  acc_reg_34_/D (C8T28SOI_LR_DFPRQX4_P0)         0.03      0.00 *     3.08 f                   0.90
  data arrival time                                                   3.08                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  acc_reg_34_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       9.90 r                   
  library setup time                                      -0.02       9.88                     
  data required time                                                  9.88                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.88                     
  data arrival time                                                  -3.08                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         6.79                     


  Startpoint: mts_fp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_33_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r    i              0.90
  mts_fp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.03      0.13       0.33 f                   0.90
  mts_fp[0] (net)                      5                   0.00       0.33 f                   
  U795/Z (C8T28SOI_LR_NOR3X3_P0)                 0.14      0.10 *     0.42 r                   0.90
  n1102 (net)                          2                   0.00       0.42 r                   
  U867/Z (C8T28SOI_LR_CNNOR2AX9_P16)             0.03      0.07 *     0.49 r                   0.90
  n1109 (net)                          2                   0.00       0.49 r                   
  U877/Z (C8T28SOI_LR_CNNAND2AX9_P16)            0.02      0.08 *     0.57 f                   0.90
  n1176 (net)                          2                   0.00       0.57 f                   
  U878/Z (C8T28SOI_LR_AND2X5_P0)                 0.01      0.04 *     0.61 f                   0.90
  n1110 (net)                          1                   0.00       0.61 f                   
  U879/Z (C8T28SOI_LRS_XNOR2X3_P0)               0.03      0.04 *     0.65 f                   0.90
  n1178 (net)                          2                   0.00       0.65 f                   
  U880/Z (C8T28SOI_LR_AOI22ABX3_P0)              0.04      0.07 *     0.71 f                   0.90
  n1231 (net)                          3                   0.00       0.71 f                   
  U881/Z (C8T28SOI_LR_AOI22X2_P0)                0.07      0.06 *     0.77 r                   0.90
  n1191 (net)                          2                   0.00       0.77 r                   
  U882/Z (C8T28SOI_LR_OAI22CDX2_P0)              0.12      0.06 *     0.83 r                   0.90
  n1540 (net)                          4                   0.00       0.83 r                   
  U883/Z (C8T28SOI_LR_NAND2X4_P0)                0.05      0.04 *     0.87 f                   0.90
  n1214 (net)                          2                   0.00       0.87 f                   
  U1116/Z (C8T28SOI_LR_PAOI2X4_P0)               0.14      0.11 *     0.98 r                   0.90
  n1281 (net)                          3                   0.00       0.98 r                   
  U1117/Z (C8T28SOI_LR_PAOI2X4_P0)               0.07      0.06 *     1.04 f                   0.90
  n1286 (net)                          3                   0.00       1.04 f                   
  U1118/Z (C8T28SOI_LR_CNIVX4_P16)               0.03      0.04 *     1.08 r                   0.90
  n1216 (net)                          1                   0.00       1.08 r                   
  U1119/Z (C8T28SOI_LR_PAOI2X4_P0)               0.04      0.03 *     1.11 f                   0.90
  intadd_1_B_0_ (net)                  1                   0.00       1.11 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.08 *     1.19 f    mo             0.90
  intadd_1_n4 (net)                    1                   0.00       1.19 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.26 f    mo             0.90
  intadd_1_n3 (net)                    1                   0.00       1.26 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.32 f    mo             0.90
  intadd_1_n2 (net)                    1                   0.00       1.32 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.38 f    mo             0.90
  intadd_1_n1 (net)                    1                   0.00       1.38 f                   
  U1007/Z (C8T28SOI_LR_CNBFX4_P16)               0.04      0.07 *     1.44 f                   0.90
  n1289 (net)                          2                   0.00       1.44 f                   
  U1202/CO (C8T28SOI_LR_FA1X4_P0)                0.03      0.08 *     1.52 f                   0.90
  intadd_3_n3 (net)                    1                   0.00       1.52 f                   
  intadd_3_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.59 f    mo             0.90
  intadd_3_n2 (net)                    1                   0.00       1.59 f                   
  intadd_3_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.65 f    mo             0.90
  intadd_3_n1 (net)                    1                   0.00       1.65 f                   
  U1021/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.05 *     1.69 f                   0.90
  n1192 (net)                          1                   0.00       1.69 f                   
  U1022/Z (C8T28SOI_LR_CNIVX4_P16)               0.04      0.03 *     1.72 r                   0.90
  n1204 (net)                          2                   0.00       1.72 r                   
  U1105/Z (C8T28SOI_LR_PAOI2X4_P0)               0.05      0.03 *     1.76 f                   0.90
  intadd_0_B_0_ (net)                  1                   0.00       1.76 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.08 *     1.84 f    mo             0.90
  intadd_0_n23 (net)                   1                   0.00       1.84 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     1.90 f    mo             0.90
  intadd_0_n22 (net)                   1                   0.00       1.90 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     1.97 f    mo             0.90
  intadd_0_n21 (net)                   1                   0.00       1.97 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.04 f    mo             0.90
  intadd_0_n20 (net)                   1                   0.00       2.04 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.10 f    mo             0.90
  intadd_0_n19 (net)                   1                   0.00       2.10 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.17 f    mo             0.90
  intadd_0_n18 (net)                   1                   0.00       2.17 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.24 f    mo             0.90
  intadd_0_n17 (net)                   1                   0.00       2.24 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.30 f    mo             0.90
  intadd_0_n16 (net)                   1                   0.00       2.30 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.37 f    mo             0.90
  intadd_0_n15 (net)                   1                   0.00       2.37 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.43 f    mo             0.90
  intadd_0_n14 (net)                   1                   0.00       2.43 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.50 f    mo             0.90
  intadd_0_n13 (net)                   1                   0.00       2.50 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.56 f    mo             0.90
  intadd_0_n12 (net)                   1                   0.00       2.56 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.63 f    mo             0.90
  intadd_0_n11 (net)                   1                   0.00       2.63 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.70 f    mo             0.90
  intadd_0_n10 (net)                   1                   0.00       2.70 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.77 f    mo             0.90
  intadd_0_n9 (net)                    1                   0.00       2.77 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.83 f    mo             0.90
  intadd_0_n8 (net)                    1                   0.00       2.83 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.90 f    mo             0.90
  intadd_0_n7 (net)                    1                   0.00       2.90 f                   
  intadd_0_U7/S0 (C8T28SOI_LR_FA1X4_P0)          0.03      0.09 *     3.00 r    mo             0.90
  intadd_0_SUM_17_ (net)               1                   0.00       3.00 r                   
  U1094/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.04      0.02 *     3.01 f                   0.90
  n145 (net)                           1                   0.00       3.01 f                   
  acc_reg_33_/D (C8T28SOI_LR_DFPRQX4_P0)         0.04      0.00 *     3.01 f                   0.90
  data arrival time                                                   3.01                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  acc_reg_33_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       9.90 r                   
  library setup time                                      -0.03       9.87                     
  data required time                                                  9.87                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.87                     
  data arrival time                                                  -3.01                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         6.86                     


  Startpoint: mts_fp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_32_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r    i              0.90
  mts_fp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.03      0.13       0.33 f                   0.90
  mts_fp[0] (net)                      5                   0.00       0.33 f                   
  U795/Z (C8T28SOI_LR_NOR3X3_P0)                 0.14      0.10 *     0.42 r                   0.90
  n1102 (net)                          2                   0.00       0.42 r                   
  U867/Z (C8T28SOI_LR_CNNOR2AX9_P16)             0.03      0.07 *     0.49 r                   0.90
  n1109 (net)                          2                   0.00       0.49 r                   
  U877/Z (C8T28SOI_LR_CNNAND2AX9_P16)            0.02      0.08 *     0.57 f                   0.90
  n1176 (net)                          2                   0.00       0.57 f                   
  U878/Z (C8T28SOI_LR_AND2X5_P0)                 0.01      0.04 *     0.61 f                   0.90
  n1110 (net)                          1                   0.00       0.61 f                   
  U879/Z (C8T28SOI_LRS_XNOR2X3_P0)               0.03      0.04 *     0.65 f                   0.90
  n1178 (net)                          2                   0.00       0.65 f                   
  U880/Z (C8T28SOI_LR_AOI22ABX3_P0)              0.04      0.07 *     0.71 f                   0.90
  n1231 (net)                          3                   0.00       0.71 f                   
  U881/Z (C8T28SOI_LR_AOI22X2_P0)                0.07      0.06 *     0.77 r                   0.90
  n1191 (net)                          2                   0.00       0.77 r                   
  U882/Z (C8T28SOI_LR_OAI22CDX2_P0)              0.12      0.06 *     0.83 r                   0.90
  n1540 (net)                          4                   0.00       0.83 r                   
  U883/Z (C8T28SOI_LR_NAND2X4_P0)                0.05      0.04 *     0.87 f                   0.90
  n1214 (net)                          2                   0.00       0.87 f                   
  U1116/Z (C8T28SOI_LR_PAOI2X4_P0)               0.14      0.11 *     0.98 r                   0.90
  n1281 (net)                          3                   0.00       0.98 r                   
  U1117/Z (C8T28SOI_LR_PAOI2X4_P0)               0.07      0.06 *     1.04 f                   0.90
  n1286 (net)                          3                   0.00       1.04 f                   
  U1118/Z (C8T28SOI_LR_CNIVX4_P16)               0.03      0.04 *     1.08 r                   0.90
  n1216 (net)                          1                   0.00       1.08 r                   
  U1119/Z (C8T28SOI_LR_PAOI2X4_P0)               0.04      0.03 *     1.11 f                   0.90
  intadd_1_B_0_ (net)                  1                   0.00       1.11 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.08 *     1.19 f    mo             0.90
  intadd_1_n4 (net)                    1                   0.00       1.19 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.26 f    mo             0.90
  intadd_1_n3 (net)                    1                   0.00       1.26 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.32 f    mo             0.90
  intadd_1_n2 (net)                    1                   0.00       1.32 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.38 f    mo             0.90
  intadd_1_n1 (net)                    1                   0.00       1.38 f                   
  U1007/Z (C8T28SOI_LR_CNBFX4_P16)               0.04      0.07 *     1.44 f                   0.90
  n1289 (net)                          2                   0.00       1.44 f                   
  U1202/CO (C8T28SOI_LR_FA1X4_P0)                0.03      0.08 *     1.52 f                   0.90
  intadd_3_n3 (net)                    1                   0.00       1.52 f                   
  intadd_3_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.59 f    mo             0.90
  intadd_3_n2 (net)                    1                   0.00       1.59 f                   
  intadd_3_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.65 f    mo             0.90
  intadd_3_n1 (net)                    1                   0.00       1.65 f                   
  U1021/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.05 *     1.69 f                   0.90
  n1192 (net)                          1                   0.00       1.69 f                   
  U1022/Z (C8T28SOI_LR_CNIVX4_P16)               0.04      0.03 *     1.72 r                   0.90
  n1204 (net)                          2                   0.00       1.72 r                   
  U1105/Z (C8T28SOI_LR_PAOI2X4_P0)               0.05      0.03 *     1.76 f                   0.90
  intadd_0_B_0_ (net)                  1                   0.00       1.76 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.08 *     1.84 f    mo             0.90
  intadd_0_n23 (net)                   1                   0.00       1.84 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     1.90 f    mo             0.90
  intadd_0_n22 (net)                   1                   0.00       1.90 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     1.97 f    mo             0.90
  intadd_0_n21 (net)                   1                   0.00       1.97 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.04 f    mo             0.90
  intadd_0_n20 (net)                   1                   0.00       2.04 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.10 f    mo             0.90
  intadd_0_n19 (net)                   1                   0.00       2.10 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.17 f    mo             0.90
  intadd_0_n18 (net)                   1                   0.00       2.17 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.24 f    mo             0.90
  intadd_0_n17 (net)                   1                   0.00       2.24 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.30 f    mo             0.90
  intadd_0_n16 (net)                   1                   0.00       2.30 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.37 f    mo             0.90
  intadd_0_n15 (net)                   1                   0.00       2.37 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.43 f    mo             0.90
  intadd_0_n14 (net)                   1                   0.00       2.43 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.50 f    mo             0.90
  intadd_0_n13 (net)                   1                   0.00       2.50 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.56 f    mo             0.90
  intadd_0_n12 (net)                   1                   0.00       2.56 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.63 f    mo             0.90
  intadd_0_n11 (net)                   1                   0.00       2.63 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.70 f    mo             0.90
  intadd_0_n10 (net)                   1                   0.00       2.70 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.77 f    mo             0.90
  intadd_0_n9 (net)                    1                   0.00       2.77 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     2.83 f    mo             0.90
  intadd_0_n8 (net)                    1                   0.00       2.83 f                   
  intadd_0_U8/S0 (C8T28SOI_LR_FA1X4_P0)          0.03      0.09 *     2.93 r    mo             0.90
  intadd_0_SUM_16_ (net)               1                   0.00       2.93 r                   
  U1093/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.04      0.02 *     2.94 f                   0.90
  n144 (net)                           1                   0.00       2.94 f                   
  acc_reg_32_/D (C8T28SOI_LR_DFPRQX4_P0)         0.04      0.00 *     2.94 f                   0.90
  data arrival time                                                   2.94                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  acc_reg_32_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       9.90 r                   
  library setup time                                      -0.03       9.87                     
  data required time                                                  9.87                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.87                     
  data arrival time                                                  -2.94                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         6.93                     


  Startpoint: mts_fp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_31_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r    i              0.90
  mts_fp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.03      0.13       0.33 f                   0.90
  mts_fp[0] (net)                      5                   0.00       0.33 f                   
  U795/Z (C8T28SOI_LR_NOR3X3_P0)                 0.14      0.10 *     0.42 r                   0.90
  n1102 (net)                          2                   0.00       0.42 r                   
  U867/Z (C8T28SOI_LR_CNNOR2AX9_P16)             0.03      0.07 *     0.49 r                   0.90
  n1109 (net)                          2                   0.00       0.49 r                   
  U877/Z (C8T28SOI_LR_CNNAND2AX9_P16)            0.02      0.08 *     0.57 f                   0.90
  n1176 (net)                          2                   0.00       0.57 f                   
  U878/Z (C8T28SOI_LR_AND2X5_P0)                 0.01      0.04 *     0.61 f                   0.90
  n1110 (net)                          1                   0.00       0.61 f                   
  U879/Z (C8T28SOI_LRS_XNOR2X3_P0)               0.03      0.04 *     0.65 f                   0.90
  n1178 (net)                          2                   0.00       0.65 f                   
  U880/Z (C8T28SOI_LR_AOI22ABX3_P0)              0.04      0.07 *     0.71 f                   0.90
  n1231 (net)                          3                   0.00       0.71 f                   
  U881/Z (C8T28SOI_LR_AOI22X2_P0)                0.07      0.06 *     0.77 r                   0.90
  n1191 (net)                          2                   0.00       0.77 r                   
  U882/Z (C8T28SOI_LR_OAI22CDX2_P0)              0.12      0.06 *     0.83 r                   0.90
  n1540 (net)                          4                   0.00       0.83 r                   
  U883/Z (C8T28SOI_LR_NAND2X4_P0)                0.05      0.04 *     0.87 f                   0.90
  n1214 (net)                          2                   0.00       0.87 f                   
  U1116/Z (C8T28SOI_LR_PAOI2X4_P0)               0.14      0.11 *     0.98 r                   0.90
  n1281 (net)                          3                   0.00       0.98 r                   
  U1117/Z (C8T28SOI_LR_PAOI2X4_P0)               0.07      0.06 *     1.04 f                   0.90
  n1286 (net)                          3                   0.00       1.04 f                   
  U1118/Z (C8T28SOI_LR_CNIVX4_P16)               0.03      0.04 *     1.08 r                   0.90
  n1216 (net)                          1                   0.00       1.08 r                   
  U1119/Z (C8T28SOI_LR_PAOI2X4_P0)               0.04      0.03 *     1.11 f                   0.90
  intadd_1_B_0_ (net)                  1                   0.00       1.11 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.08 *     1.19 f    mo             0.90
  intadd_1_n4 (net)                    1                   0.00       1.19 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.26 f    mo             0.90
  intadd_1_n3 (net)                    1                   0.00       1.26 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.32 f    mo             0.90
  intadd_1_n2 (net)                    1                   0.00       1.32 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.38 f    mo             0.90
  intadd_1_n1 (net)                    1                   0.00       1.38 f                   
  U1007/Z (C8T28SOI_LR_CNBFX4_P16)               0.04      0.07 *     1.44 f                   0.90
  n1289 (net)                          2                   0.00       1.44 f                   
  U1202/CO (C8T28SOI_LR_FA1X4_P0)                0.03      0.08 *     1.52 f                   0.90
  intadd_3_n3 (net)                    1                   0.00       1.52 f                   
  intadd_3_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.59 f    mo             0.90
  intadd_3_n2 (net)                    1                   0.00       1.59 f                   
  intadd_3_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.65 f    mo             0.90
  intadd_3_n1 (net)                    1                   0.00       1.65 f                   
  U1021/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.05 *     1.69 f                   0.90
  n1192 (net)                          1                   0.00       1.69 f                   
  U1022/Z (C8T28SOI_LR_CNIVX4_P16)               0.04      0.03 *     1.72 r                   0.90
  n1204 (net)                          2                   0.00       1.72 r                   
  U1105/Z (C8T28SOI_LR_PAOI2X4_P0)               0.05      0.03 *     1.76 f                   0.90
  intadd_0_B_0_ (net)                  1                   0.00       1.76 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.08 *     1.84 f    mo             0.90
  intadd_0_n23 (net)                   1                   0.00       1.84 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     1.90 f    mo             0.90
  intadd_0_n22 (net)                   1                   0.00       1.90 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     1.97 f    mo             0.90
  intadd_0_n21 (net)                   1                   0.00       1.97 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.04 f    mo             0.90
  intadd_0_n20 (net)                   1                   0.00       2.04 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.10 f    mo             0.90
  intadd_0_n19 (net)                   1                   0.00       2.10 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.17 f    mo             0.90
  intadd_0_n18 (net)                   1                   0.00       2.17 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.24 f    mo             0.90
  intadd_0_n17 (net)                   1                   0.00       2.24 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.30 f    mo             0.90
  intadd_0_n16 (net)                   1                   0.00       2.30 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.37 f    mo             0.90
  intadd_0_n15 (net)                   1                   0.00       2.37 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.43 f    mo             0.90
  intadd_0_n14 (net)                   1                   0.00       2.43 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.50 f    mo             0.90
  intadd_0_n13 (net)                   1                   0.00       2.50 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.56 f    mo             0.90
  intadd_0_n12 (net)                   1                   0.00       2.56 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.63 f    mo             0.90
  intadd_0_n11 (net)                   1                   0.00       2.63 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.70 f    mo             0.90
  intadd_0_n10 (net)                   1                   0.00       2.70 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.77 f    mo             0.90
  intadd_0_n9 (net)                    1                   0.00       2.77 f                   
  intadd_0_U9/S0 (C8T28SOI_LR_FA1X4_P0)          0.03      0.10 *     2.86 r    mo             0.90
  intadd_0_SUM_15_ (net)               1                   0.00       2.86 r                   
  U1092/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.04      0.02 *     2.88 f                   0.90
  n143 (net)                           1                   0.00       2.88 f                   
  acc_reg_31_/D (C8T28SOI_LR_DFPRQX4_P0)         0.04      0.00 *     2.88 f                   0.90
  data arrival time                                                   2.88                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  acc_reg_31_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       9.90 r                   
  library setup time                                      -0.03       9.87                     
  data required time                                                  9.87                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.87                     
  data arrival time                                                  -2.88                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         6.99                     


  Startpoint: mts_fp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_30_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r    i              0.90
  mts_fp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.03      0.13       0.33 f                   0.90
  mts_fp[0] (net)                      5                   0.00       0.33 f                   
  U795/Z (C8T28SOI_LR_NOR3X3_P0)                 0.14      0.10 *     0.42 r                   0.90
  n1102 (net)                          2                   0.00       0.42 r                   
  U867/Z (C8T28SOI_LR_CNNOR2AX9_P16)             0.03      0.07 *     0.49 r                   0.90
  n1109 (net)                          2                   0.00       0.49 r                   
  U877/Z (C8T28SOI_LR_CNNAND2AX9_P16)            0.02      0.08 *     0.57 f                   0.90
  n1176 (net)                          2                   0.00       0.57 f                   
  U878/Z (C8T28SOI_LR_AND2X5_P0)                 0.01      0.04 *     0.61 f                   0.90
  n1110 (net)                          1                   0.00       0.61 f                   
  U879/Z (C8T28SOI_LRS_XNOR2X3_P0)               0.03      0.04 *     0.65 f                   0.90
  n1178 (net)                          2                   0.00       0.65 f                   
  U880/Z (C8T28SOI_LR_AOI22ABX3_P0)              0.04      0.07 *     0.71 f                   0.90
  n1231 (net)                          3                   0.00       0.71 f                   
  U881/Z (C8T28SOI_LR_AOI22X2_P0)                0.07      0.06 *     0.77 r                   0.90
  n1191 (net)                          2                   0.00       0.77 r                   
  U882/Z (C8T28SOI_LR_OAI22CDX2_P0)              0.12      0.06 *     0.83 r                   0.90
  n1540 (net)                          4                   0.00       0.83 r                   
  U883/Z (C8T28SOI_LR_NAND2X4_P0)                0.05      0.04 *     0.87 f                   0.90
  n1214 (net)                          2                   0.00       0.87 f                   
  U1116/Z (C8T28SOI_LR_PAOI2X4_P0)               0.14      0.11 *     0.98 r                   0.90
  n1281 (net)                          3                   0.00       0.98 r                   
  U1117/Z (C8T28SOI_LR_PAOI2X4_P0)               0.07      0.06 *     1.04 f                   0.90
  n1286 (net)                          3                   0.00       1.04 f                   
  U1118/Z (C8T28SOI_LR_CNIVX4_P16)               0.03      0.04 *     1.08 r                   0.90
  n1216 (net)                          1                   0.00       1.08 r                   
  U1119/Z (C8T28SOI_LR_PAOI2X4_P0)               0.04      0.03 *     1.11 f                   0.90
  intadd_1_B_0_ (net)                  1                   0.00       1.11 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.08 *     1.19 f    mo             0.90
  intadd_1_n4 (net)                    1                   0.00       1.19 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.26 f    mo             0.90
  intadd_1_n3 (net)                    1                   0.00       1.26 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.32 f    mo             0.90
  intadd_1_n2 (net)                    1                   0.00       1.32 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.38 f    mo             0.90
  intadd_1_n1 (net)                    1                   0.00       1.38 f                   
  U1007/Z (C8T28SOI_LR_CNBFX4_P16)               0.04      0.07 *     1.44 f                   0.90
  n1289 (net)                          2                   0.00       1.44 f                   
  U1202/CO (C8T28SOI_LR_FA1X4_P0)                0.03      0.08 *     1.52 f                   0.90
  intadd_3_n3 (net)                    1                   0.00       1.52 f                   
  intadd_3_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.03      0.07 *     1.59 f    mo             0.90
  intadd_3_n2 (net)                    1                   0.00       1.59 f                   
  intadd_3_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.65 f    mo             0.90
  intadd_3_n1 (net)                    1                   0.00       1.65 f                   
  U1021/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.05 *     1.69 f                   0.90
  n1192 (net)                          1                   0.00       1.69 f                   
  U1022/Z (C8T28SOI_LR_CNIVX4_P16)               0.04      0.03 *     1.72 r                   0.90
  n1204 (net)                          2                   0.00       1.72 r                   
  U1105/Z (C8T28SOI_LR_PAOI2X4_P0)               0.05      0.03 *     1.76 f                   0.90
  intadd_0_B_0_ (net)                  1                   0.00       1.76 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.08 *     1.84 f    mo             0.90
  intadd_0_n23 (net)                   1                   0.00       1.84 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     1.90 f    mo             0.90
  intadd_0_n22 (net)                   1                   0.00       1.90 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     1.97 f    mo             0.90
  intadd_0_n21 (net)                   1                   0.00       1.97 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.04 f    mo             0.90
  intadd_0_n20 (net)                   1                   0.00       2.04 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.10 f    mo             0.90
  intadd_0_n19 (net)                   1                   0.00       2.10 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.17 f    mo             0.90
  intadd_0_n18 (net)                   1                   0.00       2.17 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.24 f    mo             0.90
  intadd_0_n17 (net)                   1                   0.00       2.24 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.30 f    mo             0.90
  intadd_0_n16 (net)                   1                   0.00       2.30 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.37 f    mo             0.90
  intadd_0_n15 (net)                   1                   0.00       2.37 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.43 f    mo             0.90
  intadd_0_n14 (net)                   1                   0.00       2.43 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.50 f    mo             0.90
  intadd_0_n13 (net)                   1                   0.00       2.50 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.56 f    mo             0.90
  intadd_0_n12 (net)                   1                   0.00       2.56 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.63 f    mo             0.90
  intadd_0_n11 (net)                   1                   0.00       2.63 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)         0.03      0.07 *     2.70 f    mo             0.90
  intadd_0_n10 (net)                   1                   0.00       2.70 f                   
  intadd_0_U10/S0 (C8T28SOI_LR_FA1X4_P0)         0.04      0.10 *     2.80 r    mo             0.90
  intadd_0_SUM_14_ (net)               1                   0.00       2.80 r                   
  U1091/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.04      0.02 *     2.82 f                   0.90
  n142 (net)                           1                   0.00       2.82 f                   
  acc_reg_30_/D (C8T28SOI_LR_DFPRQX4_P0)         0.04      0.00 *     2.82 f                   0.90
  data arrival time                                                   2.82                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  acc_reg_30_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       9.90 r                   
  library setup time                                      -0.03       9.87                     
  data required time                                                  9.87                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.87                     
  data arrival time                                                  -2.82                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         7.06                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_7_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00                     
  clock network delay (ideal)                                  0.20       0.20                     
  input external delay                                         0.05       0.25 r                   
  rstn (in)                                          0.01      0.01       0.26 r                   
  rstn (net)                               8                   0.00       0.26 r                   
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                   0.11      0.09 *     0.35 r                   0.90
  n1575 (net)                             30                   0.00       0.35 r                   
  acc_mag_zc_reg_7_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.11      0.00 *     0.35 r                   0.90
  data arrival time                                                       0.35                     

  clock CLK (rise edge)                                       10.00      10.00                     
  clock network delay (ideal)                                  0.00      10.00                     
  clock uncertainty                                           -0.10       9.90                     
  acc_mag_zc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                       -0.01       9.89                     
  data required time                                                      9.89                     
  --------------------------------------------------------------------------------------------------------------
  data required time                                                      9.89                     
  data arrival time                                                      -0.35                     
  --------------------------------------------------------------------------------------------------------------
  slack (MET)                                                             9.54                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_8_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00                     
  clock network delay (ideal)                                  0.20       0.20                     
  input external delay                                         0.05       0.25 r                   
  rstn (in)                                          0.01      0.01       0.26 r                   
  rstn (net)                               8                   0.00       0.26 r                   
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                   0.11      0.09 *     0.35 r                   0.90
  n1575 (net)                             30                   0.00       0.35 r                   
  acc_mag_zc_reg_8_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.11      0.00 *     0.35 r                   0.90
  data arrival time                                                       0.35                     

  clock CLK (rise edge)                                       10.00      10.00                     
  clock network delay (ideal)                                  0.00      10.00                     
  clock uncertainty                                           -0.10       9.90                     
  acc_mag_zc_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                       -0.01       9.89                     
  data required time                                                      9.89                     
  --------------------------------------------------------------------------------------------------------------
  data required time                                                      9.89                     
  data arrival time                                                      -0.35                     
  --------------------------------------------------------------------------------------------------------------
  slack (MET)                                                             9.54                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_7_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                               Fanout     Trans      Incr       Path      Attributes     Voltage
  -----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00                     
  clock network delay (ideal)                               0.20       0.20                     
  input external delay                                      0.05       0.25 r                   
  rstn (in)                                       0.01      0.01       0.26 r                   
  rstn (net)                            8                   0.00       0.26 r                   
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                0.11      0.09 *     0.35 r                   0.90
  n1575 (net)                          30                   0.00       0.35 r                   
  acc_mag_reg_7_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.11      0.00 *     0.35 r                   0.90
  data arrival time                                                    0.35                     

  clock CLK (rise edge)                                    10.00      10.00                     
  clock network delay (ideal)                               0.00      10.00                     
  clock uncertainty                                        -0.10       9.90                     
  acc_mag_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                    -0.01       9.89                     
  data required time                                                   9.89                     
  -----------------------------------------------------------------------------------------------------------
  data required time                                                   9.89                     
  data arrival time                                                   -0.35                     
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                          9.54                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_4_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00                     
  clock network delay (ideal)                                  0.20       0.20                     
  input external delay                                         0.05       0.25 r                   
  rstn (in)                                          0.01      0.01       0.26 r                   
  rstn (net)                               8                   0.00       0.26 r                   
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                   0.11      0.09 *     0.35 r                   0.90
  n1575 (net)                             30                   0.00       0.35 r                   
  acc_mag_zc_reg_4_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.11      0.00 *     0.35 r                   0.90
  data arrival time                                                       0.35                     

  clock CLK (rise edge)                                       10.00      10.00                     
  clock network delay (ideal)                                  0.00      10.00                     
  clock uncertainty                                           -0.10       9.90                     
  acc_mag_zc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                       -0.01       9.89                     
  data required time                                                      9.89                     
  --------------------------------------------------------------------------------------------------------------
  data required time                                                      9.89                     
  data arrival time                                                      -0.35                     
  --------------------------------------------------------------------------------------------------------------
  slack (MET)                                                             9.54                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_8_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                               Fanout     Trans      Incr       Path      Attributes     Voltage
  -----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00                     
  clock network delay (ideal)                               0.20       0.20                     
  input external delay                                      0.05       0.25 r                   
  rstn (in)                                       0.01      0.01       0.26 r                   
  rstn (net)                            8                   0.00       0.26 r                   
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                0.11      0.09 *     0.35 r                   0.90
  n1575 (net)                          30                   0.00       0.35 r                   
  acc_mag_reg_8_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.11      0.00 *     0.35 r                   0.90
  data arrival time                                                    0.35                     

  clock CLK (rise edge)                                    10.00      10.00                     
  clock network delay (ideal)                               0.00      10.00                     
  clock uncertainty                                        -0.10       9.90                     
  acc_mag_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                    -0.01       9.89                     
  data required time                                                   9.89                     
  -----------------------------------------------------------------------------------------------------------
  data required time                                                   9.89                     
  data arrival time                                                   -0.35                     
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                          9.54                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_3_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00                     
  clock network delay (ideal)                                  0.20       0.20                     
  input external delay                                         0.05       0.25 r                   
  rstn (in)                                          0.01      0.01       0.26 r                   
  rstn (net)                               8                   0.00       0.26 r                   
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                   0.11      0.09 *     0.35 r                   0.90
  n1575 (net)                             30                   0.00       0.35 r                   
  acc_mag_zc_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.11      0.00 *     0.35 r                   0.90
  data arrival time                                                       0.35                     

  clock CLK (rise edge)                                       10.00      10.00                     
  clock network delay (ideal)                                  0.00      10.00                     
  clock uncertainty                                           -0.10       9.90                     
  acc_mag_zc_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                       -0.01       9.89                     
  data required time                                                      9.89                     
  --------------------------------------------------------------------------------------------------------------
  data required time                                                      9.89                     
  data arrival time                                                      -0.35                     
  --------------------------------------------------------------------------------------------------------------
  slack (MET)                                                             9.54                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_15_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                Fanout     Trans      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                      0.00       0.00                     
  clock network delay (ideal)                                0.20       0.20                     
  input external delay                                       0.05       0.25 r                   
  rstn (in)                                        0.01      0.01       0.26 r                   
  rstn (net)                             8                   0.00       0.26 r                   
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                 0.11      0.09 *     0.35 r                   0.90
  n1575 (net)                           30                   0.00       0.35 r                   
  acc_mag_reg_15_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.11      0.00 *     0.35 r                   0.90
  data arrival time                                                     0.35                     

  clock CLK (rise edge)                                     10.00      10.00                     
  clock network delay (ideal)                                0.00      10.00                     
  clock uncertainty                                         -0.10       9.90                     
  acc_mag_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                     -0.01       9.89                     
  data required time                                                    9.89                     
  ------------------------------------------------------------------------------------------------------------
  data required time                                                    9.89                     
  data arrival time                                                    -0.35                     
  ------------------------------------------------------------------------------------------------------------
  slack (MET)                                                           9.54                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_6_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00                     
  clock network delay (ideal)                                  0.20       0.20                     
  input external delay                                         0.05       0.25 r                   
  rstn (in)                                          0.01      0.01       0.26 r                   
  rstn (net)                               8                   0.00       0.26 r                   
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                   0.11      0.09 *     0.35 r                   0.90
  n1575 (net)                             30                   0.00       0.35 r                   
  acc_mag_zc_reg_6_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.11      0.00 *     0.35 r                   0.90
  data arrival time                                                       0.35                     

  clock CLK (rise edge)                                       10.00      10.00                     
  clock network delay (ideal)                                  0.00      10.00                     
  clock uncertainty                                           -0.10       9.90                     
  acc_mag_zc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                       -0.01       9.89                     
  data required time                                                      9.89                     
  --------------------------------------------------------------------------------------------------------------
  data required time                                                      9.89                     
  data arrival time                                                      -0.35                     
  --------------------------------------------------------------------------------------------------------------
  slack (MET)                                                             9.54                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_11_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                   Fanout     Trans      Incr       Path      Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00                     
  clock network delay (ideal)                                   0.20       0.20                     
  input external delay                                          0.05       0.25 r                   
  rstn (in)                                           0.01      0.01       0.26 r                   
  rstn (net)                                8                   0.00       0.26 r                   
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                    0.11      0.09 *     0.35 r                   0.90
  n1575 (net)                              30                   0.00       0.35 r                   
  acc_mag_zc_reg_11_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.11      0.00 *     0.35 r                   0.90
  data arrival time                                                        0.35                     

  clock CLK (rise edge)                                        10.00      10.00                     
  clock network delay (ideal)                                   0.00      10.00                     
  clock uncertainty                                            -0.10       9.90                     
  acc_mag_zc_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                        -0.01       9.89                     
  data required time                                                       9.89                     
  ---------------------------------------------------------------------------------------------------------------
  data required time                                                       9.89                     
  data arrival time                                                       -0.35                     
  ---------------------------------------------------------------------------------------------------------------
  slack (MET)                                                              9.54                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_6_ (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  input external delay                                  0.05       0.25 r                   
  rstn (in)                                   0.01      0.01       0.26 r                   
  rstn (net)                        8                   0.00       0.26 r                   
  U614/Z (C8T28SOI_LR_CNBFX28_P16)            0.11      0.09 *     0.35 r                   0.90
  n1575 (net)                      30                   0.00       0.35 r                   
  acc_reg_6_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.11      0.00 *     0.35 r                   0.90
  data arrival time                                                0.35                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                -0.01       9.89                     
  data required time                                               9.89                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.89                     
  data arrival time                                               -0.35                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      9.54                     


  Startpoint: acc_rc_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[2] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_rc_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.05      0.13       0.33 r                   0.90
  acc_o[2] (net)                       1                   0.00       0.33 r                   
  acc_o[2] (out)                                 0.05      0.00 *     0.33 r                   
  data arrival time                                                   0.33                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.33                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.52                     


  Startpoint: acc_rc_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[7] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_rc_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc_o[7] (net)                       1                   0.00       0.32 f                   
  acc_o[7] (out)                                 0.02      0.00 *     0.32 f                   
  data arrival time                                                   0.32                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.32                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.53                     


  Startpoint: acc_rc_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[5] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_rc_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc_o[5] (net)                       1                   0.00       0.32 f                   
  acc_o[5] (out)                                 0.02      0.00 *     0.32 f                   
  data arrival time                                                   0.32                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.32                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.53                     


  Startpoint: vld_o_tmp_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_o (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  vld_o_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  vld_o_tmp_reg/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  vld_o (net)                          1                   0.00       0.32 f                   
  vld_o (out)                                    0.02      0.00 *     0.32 f                   
  data arrival time                                                   0.32                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.32                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.53                     


  Startpoint: acc_rc_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[6] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_rc_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc_o[6] (net)                       1                   0.00       0.32 f                   
  acc_o[6] (out)                                 0.02      0.00 *     0.32 f                   
  data arrival time                                                   0.32                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.32                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.53                     


  Startpoint: acc_rc_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[0] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_rc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc_o[0] (net)                       1                   0.00       0.32 f                   
  acc_o[0] (out)                                 0.02      0.00 *     0.32 f                   
  data arrival time                                                   0.32                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.32                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.53                     


  Startpoint: acc_rc_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[3] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_rc_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc_o[3] (net)                       1                   0.00       0.32 f                   
  acc_o[3] (out)                                 0.02      0.00 *     0.32 f                   
  data arrival time                                                   0.32                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.32                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.53                     


  Startpoint: acc_rc_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[4] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_rc_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc_o[4] (net)                       1                   0.00       0.32 f                   
  acc_o[4] (out)                                 0.02      0.00 *     0.32 f                   
  data arrival time                                                   0.32                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.32                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.53                     


  Startpoint: acc_rc_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[1] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_rc_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc_o[1] (net)                       1                   0.00       0.32 f                   
  acc_o[1] (out)                                 0.02      0.00 *     0.32 f                   
  data arrival time                                                   0.32                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.32                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.53                     


  Startpoint: mts_fp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_39_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r    i              1.10
  mts_fp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.08       0.28 f                   1.10
  mts_fp[0] (net)                      5                   0.00       0.28 f                   
  U795/Z (C8T28SOI_LR_NOR3X3_P0)                 0.08      0.06 *     0.33 r                   1.10
  n1102 (net)                          2                   0.00       0.33 r                   
  U867/Z (C8T28SOI_LR_CNNOR2AX9_P16)             0.02      0.04 *     0.37 r                   1.10
  n1109 (net)                          2                   0.00       0.37 r                   
  U877/Z (C8T28SOI_LR_CNNAND2AX9_P16)            0.01      0.04 *     0.42 f                   1.10
  n1176 (net)                          2                   0.00       0.42 f                   
  U878/Z (C8T28SOI_LR_AND2X5_P0)                 0.01      0.02 *     0.44 f                   1.10
  n1110 (net)                          1                   0.00       0.44 f                   
  U879/Z (C8T28SOI_LRS_XNOR2X3_P0)               0.02      0.02 *     0.46 f                   1.10
  n1178 (net)                          2                   0.00       0.46 f                   
  U880/Z (C8T28SOI_LR_AOI22ABX3_P0)              0.02      0.04 *     0.50 f                   1.10
  n1231 (net)                          3                   0.00       0.50 f                   
  U881/Z (C8T28SOI_LR_AOI22X2_P0)                0.04      0.04 *     0.54 r                   1.10
  n1191 (net)                          2                   0.00       0.54 r                   
  U882/Z (C8T28SOI_LR_OAI22CDX2_P0)              0.07      0.04 *     0.57 r                   1.10
  n1540 (net)                          4                   0.00       0.57 r                   
  U883/Z (C8T28SOI_LR_NAND2X4_P0)                0.03      0.02 *     0.60 f                   1.10
  n1214 (net)                          2                   0.00       0.60 f                   
  U1116/Z (C8T28SOI_LR_PAOI2X4_P0)               0.08      0.06 *     0.66 r                   1.10
  n1281 (net)                          3                   0.00       0.66 r                   
  U1117/Z (C8T28SOI_LR_PAOI2X4_P0)               0.04      0.03 *     0.69 f                   1.10
  n1286 (net)                          3                   0.00       0.69 f                   
  U1118/Z (C8T28SOI_LR_CNIVX4_P16)               0.02      0.02 *     0.72 r                   1.10
  n1216 (net)                          1                   0.00       0.72 r                   
  U1119/Z (C8T28SOI_LR_PAOI2X4_P0)               0.02      0.02 *     0.74 f                   1.10
  intadd_1_B_0_ (net)                  1                   0.00       0.74 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.05 *     0.78 f    mo             1.10
  intadd_1_n4 (net)                    1                   0.00       0.78 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     0.82 f    mo             1.10
  intadd_1_n3 (net)                    1                   0.00       0.82 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     0.86 f    mo             1.10
  intadd_1_n2 (net)                    1                   0.00       0.86 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     0.89 f    mo             1.10
  intadd_1_n1 (net)                    1                   0.00       0.89 f                   
  U1007/Z (C8T28SOI_LR_CNBFX4_P16)               0.02      0.04 *     0.93 f                   1.10
  n1289 (net)                          2                   0.00       0.93 f                   
  U1202/CO (C8T28SOI_LR_FA1X4_P0)                0.02      0.05 *     0.98 f                   1.10
  intadd_3_n3 (net)                    1                   0.00       0.98 f                   
  intadd_3_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.02 f    mo             1.10
  intadd_3_n2 (net)                    1                   0.00       1.02 f                   
  intadd_3_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     1.05 f    mo             1.10
  intadd_3_n1 (net)                    1                   0.00       1.05 f                   
  U1021/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.03 *     1.08 f                   1.10
  n1192 (net)                          1                   0.00       1.08 f                   
  U1022/Z (C8T28SOI_LR_CNIVX4_P16)               0.02      0.02 *     1.09 r                   1.10
  n1204 (net)                          2                   0.00       1.09 r                   
  U1105/Z (C8T28SOI_LR_PAOI2X4_P0)               0.03      0.02 *     1.11 f                   1.10
  intadd_0_B_0_ (net)                  1                   0.00       1.11 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.05 *     1.16 f    mo             1.10
  intadd_0_n23 (net)                   1                   0.00       1.16 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.20 f    mo             1.10
  intadd_0_n22 (net)                   1                   0.00       1.20 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.24 f    mo             1.10
  intadd_0_n21 (net)                   1                   0.00       1.24 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.28 f    mo             1.10
  intadd_0_n20 (net)                   1                   0.00       1.28 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.32 f    mo             1.10
  intadd_0_n19 (net)                   1                   0.00       1.32 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.36 f    mo             1.10
  intadd_0_n18 (net)                   1                   0.00       1.36 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.39 f    mo             1.10
  intadd_0_n17 (net)                   1                   0.00       1.39 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.43 f    mo             1.10
  intadd_0_n16 (net)                   1                   0.00       1.43 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.47 f    mo             1.10
  intadd_0_n15 (net)                   1                   0.00       1.47 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.51 f    mo             1.10
  intadd_0_n14 (net)                   1                   0.00       1.51 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.55 f    mo             1.10
  intadd_0_n13 (net)                   1                   0.00       1.55 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.59 f    mo             1.10
  intadd_0_n12 (net)                   1                   0.00       1.59 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.63 f    mo             1.10
  intadd_0_n11 (net)                   1                   0.00       1.63 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.67 f    mo             1.10
  intadd_0_n10 (net)                   1                   0.00       1.67 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.71 f    mo             1.10
  intadd_0_n9 (net)                    1                   0.00       1.71 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.75 f    mo             1.10
  intadd_0_n8 (net)                    1                   0.00       1.75 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.79 f    mo             1.10
  intadd_0_n7 (net)                    1                   0.00       1.79 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.83 f    mo             1.10
  intadd_0_n6 (net)                    1                   0.00       1.83 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.87 f    mo             1.10
  intadd_0_n5 (net)                    1                   0.00       1.87 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.90 f    mo             1.10
  intadd_0_n4 (net)                    1                   0.00       1.90 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.94 f    mo             1.10
  intadd_0_n3 (net)                    1                   0.00       1.94 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.98 f    mo             1.10
  intadd_0_n2 (net)                    1                   0.00       1.98 f                   
  intadd_0_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     2.02 f    mo             1.10
  intadd_0_n1 (net)                    1                   0.00       2.02 f                   
  U1100/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.03 *     2.04 f                   1.10
  n1202 (net)                          1                   0.00       2.04 f                   
  U1103/Z (C8T28SOI_LR_CNXOR2X9_P16)             0.01      0.05 *     2.09 f                   1.10
  n1203 (net)                          1                   0.00       2.09 f                   
  U1104/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.01      0.01 *     2.10 r                   1.10
  n151 (net)                           1                   0.00       2.10 r                   
  acc_reg_39_/D (C8T28SOI_LR_DFPRQX4_P0)         0.01      0.00 *     2.10 r                   1.10
  data arrival time                                                   2.10                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  acc_reg_39_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       9.90 r                   
  library setup time                                      -0.01       9.89                     
  data required time                                                  9.89                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.89                     
  data arrival time                                                  -2.10                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         7.78                     


  Startpoint: mts_fp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_38_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r    i              1.10
  mts_fp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.08       0.28 f                   1.10
  mts_fp[0] (net)                      5                   0.00       0.28 f                   
  U795/Z (C8T28SOI_LR_NOR3X3_P0)                 0.08      0.06 *     0.33 r                   1.10
  n1102 (net)                          2                   0.00       0.33 r                   
  U867/Z (C8T28SOI_LR_CNNOR2AX9_P16)             0.02      0.04 *     0.37 r                   1.10
  n1109 (net)                          2                   0.00       0.37 r                   
  U877/Z (C8T28SOI_LR_CNNAND2AX9_P16)            0.01      0.04 *     0.42 f                   1.10
  n1176 (net)                          2                   0.00       0.42 f                   
  U878/Z (C8T28SOI_LR_AND2X5_P0)                 0.01      0.02 *     0.44 f                   1.10
  n1110 (net)                          1                   0.00       0.44 f                   
  U879/Z (C8T28SOI_LRS_XNOR2X3_P0)               0.02      0.02 *     0.46 f                   1.10
  n1178 (net)                          2                   0.00       0.46 f                   
  U880/Z (C8T28SOI_LR_AOI22ABX3_P0)              0.02      0.04 *     0.50 f                   1.10
  n1231 (net)                          3                   0.00       0.50 f                   
  U881/Z (C8T28SOI_LR_AOI22X2_P0)                0.04      0.04 *     0.54 r                   1.10
  n1191 (net)                          2                   0.00       0.54 r                   
  U882/Z (C8T28SOI_LR_OAI22CDX2_P0)              0.07      0.04 *     0.57 r                   1.10
  n1540 (net)                          4                   0.00       0.57 r                   
  U883/Z (C8T28SOI_LR_NAND2X4_P0)                0.03      0.02 *     0.60 f                   1.10
  n1214 (net)                          2                   0.00       0.60 f                   
  U1116/Z (C8T28SOI_LR_PAOI2X4_P0)               0.08      0.06 *     0.66 r                   1.10
  n1281 (net)                          3                   0.00       0.66 r                   
  U1117/Z (C8T28SOI_LR_PAOI2X4_P0)               0.04      0.03 *     0.69 f                   1.10
  n1286 (net)                          3                   0.00       0.69 f                   
  U1118/Z (C8T28SOI_LR_CNIVX4_P16)               0.02      0.02 *     0.72 r                   1.10
  n1216 (net)                          1                   0.00       0.72 r                   
  U1119/Z (C8T28SOI_LR_PAOI2X4_P0)               0.02      0.02 *     0.74 f                   1.10
  intadd_1_B_0_ (net)                  1                   0.00       0.74 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.05 *     0.78 f    mo             1.10
  intadd_1_n4 (net)                    1                   0.00       0.78 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     0.82 f    mo             1.10
  intadd_1_n3 (net)                    1                   0.00       0.82 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     0.86 f    mo             1.10
  intadd_1_n2 (net)                    1                   0.00       0.86 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     0.89 f    mo             1.10
  intadd_1_n1 (net)                    1                   0.00       0.89 f                   
  U1007/Z (C8T28SOI_LR_CNBFX4_P16)               0.02      0.04 *     0.93 f                   1.10
  n1289 (net)                          2                   0.00       0.93 f                   
  U1202/CO (C8T28SOI_LR_FA1X4_P0)                0.02      0.05 *     0.98 f                   1.10
  intadd_3_n3 (net)                    1                   0.00       0.98 f                   
  intadd_3_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.02 f    mo             1.10
  intadd_3_n2 (net)                    1                   0.00       1.02 f                   
  intadd_3_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     1.05 f    mo             1.10
  intadd_3_n1 (net)                    1                   0.00       1.05 f                   
  U1021/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.03 *     1.08 f                   1.10
  n1192 (net)                          1                   0.00       1.08 f                   
  U1022/Z (C8T28SOI_LR_CNIVX4_P16)               0.02      0.02 *     1.09 r                   1.10
  n1204 (net)                          2                   0.00       1.09 r                   
  U1105/Z (C8T28SOI_LR_PAOI2X4_P0)               0.03      0.02 *     1.11 f                   1.10
  intadd_0_B_0_ (net)                  1                   0.00       1.11 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.05 *     1.16 f    mo             1.10
  intadd_0_n23 (net)                   1                   0.00       1.16 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.20 f    mo             1.10
  intadd_0_n22 (net)                   1                   0.00       1.20 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.24 f    mo             1.10
  intadd_0_n21 (net)                   1                   0.00       1.24 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.28 f    mo             1.10
  intadd_0_n20 (net)                   1                   0.00       1.28 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.32 f    mo             1.10
  intadd_0_n19 (net)                   1                   0.00       1.32 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.36 f    mo             1.10
  intadd_0_n18 (net)                   1                   0.00       1.36 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.39 f    mo             1.10
  intadd_0_n17 (net)                   1                   0.00       1.39 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.43 f    mo             1.10
  intadd_0_n16 (net)                   1                   0.00       1.43 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.47 f    mo             1.10
  intadd_0_n15 (net)                   1                   0.00       1.47 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.51 f    mo             1.10
  intadd_0_n14 (net)                   1                   0.00       1.51 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.55 f    mo             1.10
  intadd_0_n13 (net)                   1                   0.00       1.55 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.59 f    mo             1.10
  intadd_0_n12 (net)                   1                   0.00       1.59 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.63 f    mo             1.10
  intadd_0_n11 (net)                   1                   0.00       1.63 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.67 f    mo             1.10
  intadd_0_n10 (net)                   1                   0.00       1.67 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.71 f    mo             1.10
  intadd_0_n9 (net)                    1                   0.00       1.71 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.75 f    mo             1.10
  intadd_0_n8 (net)                    1                   0.00       1.75 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.79 f    mo             1.10
  intadd_0_n7 (net)                    1                   0.00       1.79 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.83 f    mo             1.10
  intadd_0_n6 (net)                    1                   0.00       1.83 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.87 f    mo             1.10
  intadd_0_n5 (net)                    1                   0.00       1.87 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.90 f    mo             1.10
  intadd_0_n4 (net)                    1                   0.00       1.90 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.94 f    mo             1.10
  intadd_0_n3 (net)                    1                   0.00       1.94 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.98 f    mo             1.10
  intadd_0_n2 (net)                    1                   0.00       1.98 f                   
  intadd_0_U2/S0 (C8T28SOI_LR_FA1X4_P0)          0.02      0.05 *     2.04 r    mo             1.10
  intadd_0_SUM_22_ (net)               1                   0.00       2.04 r                   
  U1099/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.02      0.01 *     2.05 f                   1.10
  n150 (net)                           1                   0.00       2.05 f                   
  acc_reg_38_/D (C8T28SOI_LR_DFPRQX4_P0)         0.02      0.00 *     2.05 f                   1.10
  data arrival time                                                   2.05                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  acc_reg_38_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       9.90 r                   
  library setup time                                      -0.01       9.89                     
  data required time                                                  9.89                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.89                     
  data arrival time                                                  -2.05                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         7.84                     


  Startpoint: mts_fp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_37_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r    i              1.10
  mts_fp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.08       0.28 f                   1.10
  mts_fp[0] (net)                      5                   0.00       0.28 f                   
  U795/Z (C8T28SOI_LR_NOR3X3_P0)                 0.08      0.06 *     0.33 r                   1.10
  n1102 (net)                          2                   0.00       0.33 r                   
  U867/Z (C8T28SOI_LR_CNNOR2AX9_P16)             0.02      0.04 *     0.37 r                   1.10
  n1109 (net)                          2                   0.00       0.37 r                   
  U877/Z (C8T28SOI_LR_CNNAND2AX9_P16)            0.01      0.04 *     0.42 f                   1.10
  n1176 (net)                          2                   0.00       0.42 f                   
  U878/Z (C8T28SOI_LR_AND2X5_P0)                 0.01      0.02 *     0.44 f                   1.10
  n1110 (net)                          1                   0.00       0.44 f                   
  U879/Z (C8T28SOI_LRS_XNOR2X3_P0)               0.02      0.02 *     0.46 f                   1.10
  n1178 (net)                          2                   0.00       0.46 f                   
  U880/Z (C8T28SOI_LR_AOI22ABX3_P0)              0.02      0.04 *     0.50 f                   1.10
  n1231 (net)                          3                   0.00       0.50 f                   
  U881/Z (C8T28SOI_LR_AOI22X2_P0)                0.04      0.04 *     0.54 r                   1.10
  n1191 (net)                          2                   0.00       0.54 r                   
  U882/Z (C8T28SOI_LR_OAI22CDX2_P0)              0.07      0.04 *     0.57 r                   1.10
  n1540 (net)                          4                   0.00       0.57 r                   
  U883/Z (C8T28SOI_LR_NAND2X4_P0)                0.03      0.02 *     0.60 f                   1.10
  n1214 (net)                          2                   0.00       0.60 f                   
  U1116/Z (C8T28SOI_LR_PAOI2X4_P0)               0.08      0.06 *     0.66 r                   1.10
  n1281 (net)                          3                   0.00       0.66 r                   
  U1117/Z (C8T28SOI_LR_PAOI2X4_P0)               0.04      0.03 *     0.69 f                   1.10
  n1286 (net)                          3                   0.00       0.69 f                   
  U1118/Z (C8T28SOI_LR_CNIVX4_P16)               0.02      0.02 *     0.72 r                   1.10
  n1216 (net)                          1                   0.00       0.72 r                   
  U1119/Z (C8T28SOI_LR_PAOI2X4_P0)               0.02      0.02 *     0.74 f                   1.10
  intadd_1_B_0_ (net)                  1                   0.00       0.74 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.05 *     0.78 f    mo             1.10
  intadd_1_n4 (net)                    1                   0.00       0.78 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     0.82 f    mo             1.10
  intadd_1_n3 (net)                    1                   0.00       0.82 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     0.86 f    mo             1.10
  intadd_1_n2 (net)                    1                   0.00       0.86 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     0.89 f    mo             1.10
  intadd_1_n1 (net)                    1                   0.00       0.89 f                   
  U1007/Z (C8T28SOI_LR_CNBFX4_P16)               0.02      0.04 *     0.93 f                   1.10
  n1289 (net)                          2                   0.00       0.93 f                   
  U1202/CO (C8T28SOI_LR_FA1X4_P0)                0.02      0.05 *     0.98 f                   1.10
  intadd_3_n3 (net)                    1                   0.00       0.98 f                   
  intadd_3_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.02 f    mo             1.10
  intadd_3_n2 (net)                    1                   0.00       1.02 f                   
  intadd_3_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     1.05 f    mo             1.10
  intadd_3_n1 (net)                    1                   0.00       1.05 f                   
  U1021/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.03 *     1.08 f                   1.10
  n1192 (net)                          1                   0.00       1.08 f                   
  U1022/Z (C8T28SOI_LR_CNIVX4_P16)               0.02      0.02 *     1.09 r                   1.10
  n1204 (net)                          2                   0.00       1.09 r                   
  U1105/Z (C8T28SOI_LR_PAOI2X4_P0)               0.03      0.02 *     1.11 f                   1.10
  intadd_0_B_0_ (net)                  1                   0.00       1.11 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.05 *     1.16 f    mo             1.10
  intadd_0_n23 (net)                   1                   0.00       1.16 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.20 f    mo             1.10
  intadd_0_n22 (net)                   1                   0.00       1.20 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.24 f    mo             1.10
  intadd_0_n21 (net)                   1                   0.00       1.24 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.28 f    mo             1.10
  intadd_0_n20 (net)                   1                   0.00       1.28 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.32 f    mo             1.10
  intadd_0_n19 (net)                   1                   0.00       1.32 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.36 f    mo             1.10
  intadd_0_n18 (net)                   1                   0.00       1.36 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.39 f    mo             1.10
  intadd_0_n17 (net)                   1                   0.00       1.39 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.43 f    mo             1.10
  intadd_0_n16 (net)                   1                   0.00       1.43 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.47 f    mo             1.10
  intadd_0_n15 (net)                   1                   0.00       1.47 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.51 f    mo             1.10
  intadd_0_n14 (net)                   1                   0.00       1.51 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.55 f    mo             1.10
  intadd_0_n13 (net)                   1                   0.00       1.55 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.59 f    mo             1.10
  intadd_0_n12 (net)                   1                   0.00       1.59 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.63 f    mo             1.10
  intadd_0_n11 (net)                   1                   0.00       1.63 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.67 f    mo             1.10
  intadd_0_n10 (net)                   1                   0.00       1.67 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.71 f    mo             1.10
  intadd_0_n9 (net)                    1                   0.00       1.71 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.75 f    mo             1.10
  intadd_0_n8 (net)                    1                   0.00       1.75 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.79 f    mo             1.10
  intadd_0_n7 (net)                    1                   0.00       1.79 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.83 f    mo             1.10
  intadd_0_n6 (net)                    1                   0.00       1.83 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.87 f    mo             1.10
  intadd_0_n5 (net)                    1                   0.00       1.87 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.90 f    mo             1.10
  intadd_0_n4 (net)                    1                   0.00       1.90 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.94 f    mo             1.10
  intadd_0_n3 (net)                    1                   0.00       1.94 f                   
  intadd_0_U3/S0 (C8T28SOI_LR_FA1X4_P0)          0.02      0.05 *     2.00 r    mo             1.10
  intadd_0_SUM_21_ (net)               1                   0.00       2.00 r                   
  U1098/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.02      0.01 *     2.01 f                   1.10
  n149 (net)                           1                   0.00       2.01 f                   
  acc_reg_37_/D (C8T28SOI_LR_DFPRQX4_P0)         0.02      0.00 *     2.01 f                   1.10
  data arrival time                                                   2.01                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  acc_reg_37_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       9.90 r                   
  library setup time                                      -0.01       9.89                     
  data required time                                                  9.89                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.89                     
  data arrival time                                                  -2.01                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         7.88                     


  Startpoint: mts_fp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_36_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r    i              1.10
  mts_fp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.08       0.28 f                   1.10
  mts_fp[0] (net)                      5                   0.00       0.28 f                   
  U795/Z (C8T28SOI_LR_NOR3X3_P0)                 0.08      0.06 *     0.33 r                   1.10
  n1102 (net)                          2                   0.00       0.33 r                   
  U867/Z (C8T28SOI_LR_CNNOR2AX9_P16)             0.02      0.04 *     0.37 r                   1.10
  n1109 (net)                          2                   0.00       0.37 r                   
  U877/Z (C8T28SOI_LR_CNNAND2AX9_P16)            0.01      0.04 *     0.42 f                   1.10
  n1176 (net)                          2                   0.00       0.42 f                   
  U878/Z (C8T28SOI_LR_AND2X5_P0)                 0.01      0.02 *     0.44 f                   1.10
  n1110 (net)                          1                   0.00       0.44 f                   
  U879/Z (C8T28SOI_LRS_XNOR2X3_P0)               0.02      0.02 *     0.46 f                   1.10
  n1178 (net)                          2                   0.00       0.46 f                   
  U880/Z (C8T28SOI_LR_AOI22ABX3_P0)              0.02      0.04 *     0.50 f                   1.10
  n1231 (net)                          3                   0.00       0.50 f                   
  U881/Z (C8T28SOI_LR_AOI22X2_P0)                0.04      0.04 *     0.54 r                   1.10
  n1191 (net)                          2                   0.00       0.54 r                   
  U882/Z (C8T28SOI_LR_OAI22CDX2_P0)              0.07      0.04 *     0.57 r                   1.10
  n1540 (net)                          4                   0.00       0.57 r                   
  U883/Z (C8T28SOI_LR_NAND2X4_P0)                0.03      0.02 *     0.60 f                   1.10
  n1214 (net)                          2                   0.00       0.60 f                   
  U1116/Z (C8T28SOI_LR_PAOI2X4_P0)               0.08      0.06 *     0.66 r                   1.10
  n1281 (net)                          3                   0.00       0.66 r                   
  U1117/Z (C8T28SOI_LR_PAOI2X4_P0)               0.04      0.03 *     0.69 f                   1.10
  n1286 (net)                          3                   0.00       0.69 f                   
  U1118/Z (C8T28SOI_LR_CNIVX4_P16)               0.02      0.02 *     0.72 r                   1.10
  n1216 (net)                          1                   0.00       0.72 r                   
  U1119/Z (C8T28SOI_LR_PAOI2X4_P0)               0.02      0.02 *     0.74 f                   1.10
  intadd_1_B_0_ (net)                  1                   0.00       0.74 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.05 *     0.78 f    mo             1.10
  intadd_1_n4 (net)                    1                   0.00       0.78 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     0.82 f    mo             1.10
  intadd_1_n3 (net)                    1                   0.00       0.82 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     0.86 f    mo             1.10
  intadd_1_n2 (net)                    1                   0.00       0.86 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     0.89 f    mo             1.10
  intadd_1_n1 (net)                    1                   0.00       0.89 f                   
  U1007/Z (C8T28SOI_LR_CNBFX4_P16)               0.02      0.04 *     0.93 f                   1.10
  n1289 (net)                          2                   0.00       0.93 f                   
  U1202/CO (C8T28SOI_LR_FA1X4_P0)                0.02      0.05 *     0.98 f                   1.10
  intadd_3_n3 (net)                    1                   0.00       0.98 f                   
  intadd_3_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.02 f    mo             1.10
  intadd_3_n2 (net)                    1                   0.00       1.02 f                   
  intadd_3_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     1.05 f    mo             1.10
  intadd_3_n1 (net)                    1                   0.00       1.05 f                   
  U1021/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.03 *     1.08 f                   1.10
  n1192 (net)                          1                   0.00       1.08 f                   
  U1022/Z (C8T28SOI_LR_CNIVX4_P16)               0.02      0.02 *     1.09 r                   1.10
  n1204 (net)                          2                   0.00       1.09 r                   
  U1105/Z (C8T28SOI_LR_PAOI2X4_P0)               0.03      0.02 *     1.11 f                   1.10
  intadd_0_B_0_ (net)                  1                   0.00       1.11 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.05 *     1.16 f    mo             1.10
  intadd_0_n23 (net)                   1                   0.00       1.16 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.20 f    mo             1.10
  intadd_0_n22 (net)                   1                   0.00       1.20 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.24 f    mo             1.10
  intadd_0_n21 (net)                   1                   0.00       1.24 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.28 f    mo             1.10
  intadd_0_n20 (net)                   1                   0.00       1.28 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.32 f    mo             1.10
  intadd_0_n19 (net)                   1                   0.00       1.32 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.36 f    mo             1.10
  intadd_0_n18 (net)                   1                   0.00       1.36 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.39 f    mo             1.10
  intadd_0_n17 (net)                   1                   0.00       1.39 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.43 f    mo             1.10
  intadd_0_n16 (net)                   1                   0.00       1.43 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.47 f    mo             1.10
  intadd_0_n15 (net)                   1                   0.00       1.47 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.51 f    mo             1.10
  intadd_0_n14 (net)                   1                   0.00       1.51 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.55 f    mo             1.10
  intadd_0_n13 (net)                   1                   0.00       1.55 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.59 f    mo             1.10
  intadd_0_n12 (net)                   1                   0.00       1.59 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.63 f    mo             1.10
  intadd_0_n11 (net)                   1                   0.00       1.63 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.67 f    mo             1.10
  intadd_0_n10 (net)                   1                   0.00       1.67 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.71 f    mo             1.10
  intadd_0_n9 (net)                    1                   0.00       1.71 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.75 f    mo             1.10
  intadd_0_n8 (net)                    1                   0.00       1.75 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.79 f    mo             1.10
  intadd_0_n7 (net)                    1                   0.00       1.79 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.83 f    mo             1.10
  intadd_0_n6 (net)                    1                   0.00       1.83 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.87 f    mo             1.10
  intadd_0_n5 (net)                    1                   0.00       1.87 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.90 f    mo             1.10
  intadd_0_n4 (net)                    1                   0.00       1.90 f                   
  intadd_0_U4/S0 (C8T28SOI_LR_FA1X4_P0)          0.02      0.05 *     1.96 r    mo             1.10
  intadd_0_SUM_20_ (net)               1                   0.00       1.96 r                   
  U1097/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.02      0.01 *     1.97 f                   1.10
  n148 (net)                           1                   0.00       1.97 f                   
  acc_reg_36_/D (C8T28SOI_LR_DFPRQX4_P0)         0.02      0.00 *     1.97 f                   1.10
  data arrival time                                                   1.97                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  acc_reg_36_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       9.90 r                   
  library setup time                                      -0.01       9.89                     
  data required time                                                  9.89                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.89                     
  data arrival time                                                  -1.97                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         7.92                     


  Startpoint: mts_fp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_35_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r    i              1.10
  mts_fp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.08       0.28 f                   1.10
  mts_fp[0] (net)                      5                   0.00       0.28 f                   
  U795/Z (C8T28SOI_LR_NOR3X3_P0)                 0.08      0.06 *     0.33 r                   1.10
  n1102 (net)                          2                   0.00       0.33 r                   
  U867/Z (C8T28SOI_LR_CNNOR2AX9_P16)             0.02      0.04 *     0.37 r                   1.10
  n1109 (net)                          2                   0.00       0.37 r                   
  U877/Z (C8T28SOI_LR_CNNAND2AX9_P16)            0.01      0.04 *     0.42 f                   1.10
  n1176 (net)                          2                   0.00       0.42 f                   
  U878/Z (C8T28SOI_LR_AND2X5_P0)                 0.01      0.02 *     0.44 f                   1.10
  n1110 (net)                          1                   0.00       0.44 f                   
  U879/Z (C8T28SOI_LRS_XNOR2X3_P0)               0.02      0.02 *     0.46 f                   1.10
  n1178 (net)                          2                   0.00       0.46 f                   
  U880/Z (C8T28SOI_LR_AOI22ABX3_P0)              0.02      0.04 *     0.50 f                   1.10
  n1231 (net)                          3                   0.00       0.50 f                   
  U881/Z (C8T28SOI_LR_AOI22X2_P0)                0.04      0.04 *     0.54 r                   1.10
  n1191 (net)                          2                   0.00       0.54 r                   
  U882/Z (C8T28SOI_LR_OAI22CDX2_P0)              0.07      0.04 *     0.57 r                   1.10
  n1540 (net)                          4                   0.00       0.57 r                   
  U883/Z (C8T28SOI_LR_NAND2X4_P0)                0.03      0.02 *     0.60 f                   1.10
  n1214 (net)                          2                   0.00       0.60 f                   
  U1116/Z (C8T28SOI_LR_PAOI2X4_P0)               0.08      0.06 *     0.66 r                   1.10
  n1281 (net)                          3                   0.00       0.66 r                   
  U1117/Z (C8T28SOI_LR_PAOI2X4_P0)               0.04      0.03 *     0.69 f                   1.10
  n1286 (net)                          3                   0.00       0.69 f                   
  U1118/Z (C8T28SOI_LR_CNIVX4_P16)               0.02      0.02 *     0.72 r                   1.10
  n1216 (net)                          1                   0.00       0.72 r                   
  U1119/Z (C8T28SOI_LR_PAOI2X4_P0)               0.02      0.02 *     0.74 f                   1.10
  intadd_1_B_0_ (net)                  1                   0.00       0.74 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.05 *     0.78 f    mo             1.10
  intadd_1_n4 (net)                    1                   0.00       0.78 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     0.82 f    mo             1.10
  intadd_1_n3 (net)                    1                   0.00       0.82 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     0.86 f    mo             1.10
  intadd_1_n2 (net)                    1                   0.00       0.86 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     0.89 f    mo             1.10
  intadd_1_n1 (net)                    1                   0.00       0.89 f                   
  U1007/Z (C8T28SOI_LR_CNBFX4_P16)               0.02      0.04 *     0.93 f                   1.10
  n1289 (net)                          2                   0.00       0.93 f                   
  U1202/CO (C8T28SOI_LR_FA1X4_P0)                0.02      0.05 *     0.98 f                   1.10
  intadd_3_n3 (net)                    1                   0.00       0.98 f                   
  intadd_3_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.02 f    mo             1.10
  intadd_3_n2 (net)                    1                   0.00       1.02 f                   
  intadd_3_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     1.05 f    mo             1.10
  intadd_3_n1 (net)                    1                   0.00       1.05 f                   
  U1021/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.03 *     1.08 f                   1.10
  n1192 (net)                          1                   0.00       1.08 f                   
  U1022/Z (C8T28SOI_LR_CNIVX4_P16)               0.02      0.02 *     1.09 r                   1.10
  n1204 (net)                          2                   0.00       1.09 r                   
  U1105/Z (C8T28SOI_LR_PAOI2X4_P0)               0.03      0.02 *     1.11 f                   1.10
  intadd_0_B_0_ (net)                  1                   0.00       1.11 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.05 *     1.16 f    mo             1.10
  intadd_0_n23 (net)                   1                   0.00       1.16 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.20 f    mo             1.10
  intadd_0_n22 (net)                   1                   0.00       1.20 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.24 f    mo             1.10
  intadd_0_n21 (net)                   1                   0.00       1.24 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.28 f    mo             1.10
  intadd_0_n20 (net)                   1                   0.00       1.28 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.32 f    mo             1.10
  intadd_0_n19 (net)                   1                   0.00       1.32 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.36 f    mo             1.10
  intadd_0_n18 (net)                   1                   0.00       1.36 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.39 f    mo             1.10
  intadd_0_n17 (net)                   1                   0.00       1.39 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.43 f    mo             1.10
  intadd_0_n16 (net)                   1                   0.00       1.43 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.47 f    mo             1.10
  intadd_0_n15 (net)                   1                   0.00       1.47 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.51 f    mo             1.10
  intadd_0_n14 (net)                   1                   0.00       1.51 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.55 f    mo             1.10
  intadd_0_n13 (net)                   1                   0.00       1.55 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.59 f    mo             1.10
  intadd_0_n12 (net)                   1                   0.00       1.59 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.63 f    mo             1.10
  intadd_0_n11 (net)                   1                   0.00       1.63 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.67 f    mo             1.10
  intadd_0_n10 (net)                   1                   0.00       1.67 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.71 f    mo             1.10
  intadd_0_n9 (net)                    1                   0.00       1.71 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.75 f    mo             1.10
  intadd_0_n8 (net)                    1                   0.00       1.75 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.79 f    mo             1.10
  intadd_0_n7 (net)                    1                   0.00       1.79 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.83 f    mo             1.10
  intadd_0_n6 (net)                    1                   0.00       1.83 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.87 f    mo             1.10
  intadd_0_n5 (net)                    1                   0.00       1.87 f                   
  intadd_0_U5/S0 (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.92 r    mo             1.10
  intadd_0_SUM_19_ (net)               1                   0.00       1.92 r                   
  U1096/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.02      0.01 *     1.93 f                   1.10
  n147 (net)                           1                   0.00       1.93 f                   
  acc_reg_35_/D (C8T28SOI_LR_DFPRQX4_P0)         0.02      0.00 *     1.93 f                   1.10
  data arrival time                                                   1.93                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  acc_reg_35_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       9.90 r                   
  library setup time                                      -0.01       9.89                     
  data required time                                                  9.89                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.89                     
  data arrival time                                                  -1.93                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         7.96                     


  Startpoint: mts_fp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_34_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r    i              1.10
  mts_fp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.08       0.28 f                   1.10
  mts_fp[0] (net)                      5                   0.00       0.28 f                   
  U795/Z (C8T28SOI_LR_NOR3X3_P0)                 0.08      0.06 *     0.33 r                   1.10
  n1102 (net)                          2                   0.00       0.33 r                   
  U867/Z (C8T28SOI_LR_CNNOR2AX9_P16)             0.02      0.04 *     0.37 r                   1.10
  n1109 (net)                          2                   0.00       0.37 r                   
  U877/Z (C8T28SOI_LR_CNNAND2AX9_P16)            0.01      0.04 *     0.42 f                   1.10
  n1176 (net)                          2                   0.00       0.42 f                   
  U878/Z (C8T28SOI_LR_AND2X5_P0)                 0.01      0.02 *     0.44 f                   1.10
  n1110 (net)                          1                   0.00       0.44 f                   
  U879/Z (C8T28SOI_LRS_XNOR2X3_P0)               0.02      0.02 *     0.46 f                   1.10
  n1178 (net)                          2                   0.00       0.46 f                   
  U880/Z (C8T28SOI_LR_AOI22ABX3_P0)              0.02      0.04 *     0.50 f                   1.10
  n1231 (net)                          3                   0.00       0.50 f                   
  U881/Z (C8T28SOI_LR_AOI22X2_P0)                0.04      0.04 *     0.54 r                   1.10
  n1191 (net)                          2                   0.00       0.54 r                   
  U882/Z (C8T28SOI_LR_OAI22CDX2_P0)              0.07      0.04 *     0.57 r                   1.10
  n1540 (net)                          4                   0.00       0.57 r                   
  U883/Z (C8T28SOI_LR_NAND2X4_P0)                0.03      0.02 *     0.60 f                   1.10
  n1214 (net)                          2                   0.00       0.60 f                   
  U1116/Z (C8T28SOI_LR_PAOI2X4_P0)               0.08      0.06 *     0.66 r                   1.10
  n1281 (net)                          3                   0.00       0.66 r                   
  U1117/Z (C8T28SOI_LR_PAOI2X4_P0)               0.04      0.03 *     0.69 f                   1.10
  n1286 (net)                          3                   0.00       0.69 f                   
  U1118/Z (C8T28SOI_LR_CNIVX4_P16)               0.02      0.02 *     0.72 r                   1.10
  n1216 (net)                          1                   0.00       0.72 r                   
  U1119/Z (C8T28SOI_LR_PAOI2X4_P0)               0.02      0.02 *     0.74 f                   1.10
  intadd_1_B_0_ (net)                  1                   0.00       0.74 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.05 *     0.78 f    mo             1.10
  intadd_1_n4 (net)                    1                   0.00       0.78 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     0.82 f    mo             1.10
  intadd_1_n3 (net)                    1                   0.00       0.82 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     0.86 f    mo             1.10
  intadd_1_n2 (net)                    1                   0.00       0.86 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     0.89 f    mo             1.10
  intadd_1_n1 (net)                    1                   0.00       0.89 f                   
  U1007/Z (C8T28SOI_LR_CNBFX4_P16)               0.02      0.04 *     0.93 f                   1.10
  n1289 (net)                          2                   0.00       0.93 f                   
  U1202/CO (C8T28SOI_LR_FA1X4_P0)                0.02      0.05 *     0.98 f                   1.10
  intadd_3_n3 (net)                    1                   0.00       0.98 f                   
  intadd_3_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.02 f    mo             1.10
  intadd_3_n2 (net)                    1                   0.00       1.02 f                   
  intadd_3_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     1.05 f    mo             1.10
  intadd_3_n1 (net)                    1                   0.00       1.05 f                   
  U1021/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.03 *     1.08 f                   1.10
  n1192 (net)                          1                   0.00       1.08 f                   
  U1022/Z (C8T28SOI_LR_CNIVX4_P16)               0.02      0.02 *     1.09 r                   1.10
  n1204 (net)                          2                   0.00       1.09 r                   
  U1105/Z (C8T28SOI_LR_PAOI2X4_P0)               0.03      0.02 *     1.11 f                   1.10
  intadd_0_B_0_ (net)                  1                   0.00       1.11 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.05 *     1.16 f    mo             1.10
  intadd_0_n23 (net)                   1                   0.00       1.16 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.20 f    mo             1.10
  intadd_0_n22 (net)                   1                   0.00       1.20 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.24 f    mo             1.10
  intadd_0_n21 (net)                   1                   0.00       1.24 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.28 f    mo             1.10
  intadd_0_n20 (net)                   1                   0.00       1.28 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.32 f    mo             1.10
  intadd_0_n19 (net)                   1                   0.00       1.32 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.36 f    mo             1.10
  intadd_0_n18 (net)                   1                   0.00       1.36 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.39 f    mo             1.10
  intadd_0_n17 (net)                   1                   0.00       1.39 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.43 f    mo             1.10
  intadd_0_n16 (net)                   1                   0.00       1.43 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.47 f    mo             1.10
  intadd_0_n15 (net)                   1                   0.00       1.47 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.51 f    mo             1.10
  intadd_0_n14 (net)                   1                   0.00       1.51 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.55 f    mo             1.10
  intadd_0_n13 (net)                   1                   0.00       1.55 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.59 f    mo             1.10
  intadd_0_n12 (net)                   1                   0.00       1.59 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.63 f    mo             1.10
  intadd_0_n11 (net)                   1                   0.00       1.63 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.67 f    mo             1.10
  intadd_0_n10 (net)                   1                   0.00       1.67 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.71 f    mo             1.10
  intadd_0_n9 (net)                    1                   0.00       1.71 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.75 f    mo             1.10
  intadd_0_n8 (net)                    1                   0.00       1.75 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.79 f    mo             1.10
  intadd_0_n7 (net)                    1                   0.00       1.79 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.83 f    mo             1.10
  intadd_0_n6 (net)                    1                   0.00       1.83 f                   
  intadd_0_U6/S0 (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.88 r    mo             1.10
  intadd_0_SUM_18_ (net)               1                   0.00       1.88 r                   
  U1095/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.02      0.01 *     1.89 f                   1.10
  n146 (net)                           1                   0.00       1.89 f                   
  acc_reg_34_/D (C8T28SOI_LR_DFPRQX4_P0)         0.02      0.00 *     1.89 f                   1.10
  data arrival time                                                   1.89                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  acc_reg_34_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       9.90 r                   
  library setup time                                      -0.01       9.89                     
  data required time                                                  9.89                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.89                     
  data arrival time                                                  -1.89                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         8.00                     


  Startpoint: mts_fp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_33_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r    i              1.10
  mts_fp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.08       0.28 f                   1.10
  mts_fp[0] (net)                      5                   0.00       0.28 f                   
  U795/Z (C8T28SOI_LR_NOR3X3_P0)                 0.08      0.06 *     0.33 r                   1.10
  n1102 (net)                          2                   0.00       0.33 r                   
  U867/Z (C8T28SOI_LR_CNNOR2AX9_P16)             0.02      0.04 *     0.37 r                   1.10
  n1109 (net)                          2                   0.00       0.37 r                   
  U877/Z (C8T28SOI_LR_CNNAND2AX9_P16)            0.01      0.04 *     0.42 f                   1.10
  n1176 (net)                          2                   0.00       0.42 f                   
  U878/Z (C8T28SOI_LR_AND2X5_P0)                 0.01      0.02 *     0.44 f                   1.10
  n1110 (net)                          1                   0.00       0.44 f                   
  U879/Z (C8T28SOI_LRS_XNOR2X3_P0)               0.02      0.02 *     0.46 f                   1.10
  n1178 (net)                          2                   0.00       0.46 f                   
  U880/Z (C8T28SOI_LR_AOI22ABX3_P0)              0.02      0.04 *     0.50 f                   1.10
  n1231 (net)                          3                   0.00       0.50 f                   
  U881/Z (C8T28SOI_LR_AOI22X2_P0)                0.04      0.04 *     0.54 r                   1.10
  n1191 (net)                          2                   0.00       0.54 r                   
  U882/Z (C8T28SOI_LR_OAI22CDX2_P0)              0.07      0.04 *     0.57 r                   1.10
  n1540 (net)                          4                   0.00       0.57 r                   
  U883/Z (C8T28SOI_LR_NAND2X4_P0)                0.03      0.02 *     0.60 f                   1.10
  n1214 (net)                          2                   0.00       0.60 f                   
  U1116/Z (C8T28SOI_LR_PAOI2X4_P0)               0.08      0.06 *     0.66 r                   1.10
  n1281 (net)                          3                   0.00       0.66 r                   
  U1117/Z (C8T28SOI_LR_PAOI2X4_P0)               0.04      0.03 *     0.69 f                   1.10
  n1286 (net)                          3                   0.00       0.69 f                   
  U1118/Z (C8T28SOI_LR_CNIVX4_P16)               0.02      0.02 *     0.72 r                   1.10
  n1216 (net)                          1                   0.00       0.72 r                   
  U1119/Z (C8T28SOI_LR_PAOI2X4_P0)               0.02      0.02 *     0.74 f                   1.10
  intadd_1_B_0_ (net)                  1                   0.00       0.74 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.05 *     0.78 f    mo             1.10
  intadd_1_n4 (net)                    1                   0.00       0.78 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     0.82 f    mo             1.10
  intadd_1_n3 (net)                    1                   0.00       0.82 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     0.86 f    mo             1.10
  intadd_1_n2 (net)                    1                   0.00       0.86 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     0.89 f    mo             1.10
  intadd_1_n1 (net)                    1                   0.00       0.89 f                   
  U1007/Z (C8T28SOI_LR_CNBFX4_P16)               0.02      0.04 *     0.93 f                   1.10
  n1289 (net)                          2                   0.00       0.93 f                   
  U1202/CO (C8T28SOI_LR_FA1X4_P0)                0.02      0.05 *     0.98 f                   1.10
  intadd_3_n3 (net)                    1                   0.00       0.98 f                   
  intadd_3_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.02 f    mo             1.10
  intadd_3_n2 (net)                    1                   0.00       1.02 f                   
  intadd_3_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     1.05 f    mo             1.10
  intadd_3_n1 (net)                    1                   0.00       1.05 f                   
  U1021/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.03 *     1.08 f                   1.10
  n1192 (net)                          1                   0.00       1.08 f                   
  U1022/Z (C8T28SOI_LR_CNIVX4_P16)               0.02      0.02 *     1.09 r                   1.10
  n1204 (net)                          2                   0.00       1.09 r                   
  U1105/Z (C8T28SOI_LR_PAOI2X4_P0)               0.03      0.02 *     1.11 f                   1.10
  intadd_0_B_0_ (net)                  1                   0.00       1.11 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.05 *     1.16 f    mo             1.10
  intadd_0_n23 (net)                   1                   0.00       1.16 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.20 f    mo             1.10
  intadd_0_n22 (net)                   1                   0.00       1.20 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.24 f    mo             1.10
  intadd_0_n21 (net)                   1                   0.00       1.24 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.28 f    mo             1.10
  intadd_0_n20 (net)                   1                   0.00       1.28 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.32 f    mo             1.10
  intadd_0_n19 (net)                   1                   0.00       1.32 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.36 f    mo             1.10
  intadd_0_n18 (net)                   1                   0.00       1.36 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.39 f    mo             1.10
  intadd_0_n17 (net)                   1                   0.00       1.39 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.43 f    mo             1.10
  intadd_0_n16 (net)                   1                   0.00       1.43 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.47 f    mo             1.10
  intadd_0_n15 (net)                   1                   0.00       1.47 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.51 f    mo             1.10
  intadd_0_n14 (net)                   1                   0.00       1.51 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.55 f    mo             1.10
  intadd_0_n13 (net)                   1                   0.00       1.55 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.59 f    mo             1.10
  intadd_0_n12 (net)                   1                   0.00       1.59 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.63 f    mo             1.10
  intadd_0_n11 (net)                   1                   0.00       1.63 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.67 f    mo             1.10
  intadd_0_n10 (net)                   1                   0.00       1.67 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.71 f    mo             1.10
  intadd_0_n9 (net)                    1                   0.00       1.71 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.75 f    mo             1.10
  intadd_0_n8 (net)                    1                   0.00       1.75 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.79 f    mo             1.10
  intadd_0_n7 (net)                    1                   0.00       1.79 f                   
  intadd_0_U7/S0 (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.84 r    mo             1.10
  intadd_0_SUM_17_ (net)               1                   0.00       1.84 r                   
  U1094/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.02      0.01 *     1.85 f                   1.10
  n145 (net)                           1                   0.00       1.85 f                   
  acc_reg_33_/D (C8T28SOI_LR_DFPRQX4_P0)         0.02      0.00 *     1.85 f                   1.10
  data arrival time                                                   1.85                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  acc_reg_33_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       9.90 r                   
  library setup time                                      -0.01       9.89                     
  data required time                                                  9.89                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.89                     
  data arrival time                                                  -1.85                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         8.04                     


  Startpoint: mts_fp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_32_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r    i              1.10
  mts_fp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.08       0.28 f                   1.10
  mts_fp[0] (net)                      5                   0.00       0.28 f                   
  U795/Z (C8T28SOI_LR_NOR3X3_P0)                 0.08      0.06 *     0.33 r                   1.10
  n1102 (net)                          2                   0.00       0.33 r                   
  U867/Z (C8T28SOI_LR_CNNOR2AX9_P16)             0.02      0.04 *     0.37 r                   1.10
  n1109 (net)                          2                   0.00       0.37 r                   
  U877/Z (C8T28SOI_LR_CNNAND2AX9_P16)            0.01      0.04 *     0.42 f                   1.10
  n1176 (net)                          2                   0.00       0.42 f                   
  U878/Z (C8T28SOI_LR_AND2X5_P0)                 0.01      0.02 *     0.44 f                   1.10
  n1110 (net)                          1                   0.00       0.44 f                   
  U879/Z (C8T28SOI_LRS_XNOR2X3_P0)               0.02      0.02 *     0.46 f                   1.10
  n1178 (net)                          2                   0.00       0.46 f                   
  U880/Z (C8T28SOI_LR_AOI22ABX3_P0)              0.02      0.04 *     0.50 f                   1.10
  n1231 (net)                          3                   0.00       0.50 f                   
  U881/Z (C8T28SOI_LR_AOI22X2_P0)                0.04      0.04 *     0.54 r                   1.10
  n1191 (net)                          2                   0.00       0.54 r                   
  U882/Z (C8T28SOI_LR_OAI22CDX2_P0)              0.07      0.04 *     0.57 r                   1.10
  n1540 (net)                          4                   0.00       0.57 r                   
  U883/Z (C8T28SOI_LR_NAND2X4_P0)                0.03      0.02 *     0.60 f                   1.10
  n1214 (net)                          2                   0.00       0.60 f                   
  U1116/Z (C8T28SOI_LR_PAOI2X4_P0)               0.08      0.06 *     0.66 r                   1.10
  n1281 (net)                          3                   0.00       0.66 r                   
  U1117/Z (C8T28SOI_LR_PAOI2X4_P0)               0.04      0.03 *     0.69 f                   1.10
  n1286 (net)                          3                   0.00       0.69 f                   
  U1118/Z (C8T28SOI_LR_CNIVX4_P16)               0.02      0.02 *     0.72 r                   1.10
  n1216 (net)                          1                   0.00       0.72 r                   
  U1119/Z (C8T28SOI_LR_PAOI2X4_P0)               0.02      0.02 *     0.74 f                   1.10
  intadd_1_B_0_ (net)                  1                   0.00       0.74 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.05 *     0.78 f    mo             1.10
  intadd_1_n4 (net)                    1                   0.00       0.78 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     0.82 f    mo             1.10
  intadd_1_n3 (net)                    1                   0.00       0.82 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     0.86 f    mo             1.10
  intadd_1_n2 (net)                    1                   0.00       0.86 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     0.89 f    mo             1.10
  intadd_1_n1 (net)                    1                   0.00       0.89 f                   
  U1007/Z (C8T28SOI_LR_CNBFX4_P16)               0.02      0.04 *     0.93 f                   1.10
  n1289 (net)                          2                   0.00       0.93 f                   
  U1202/CO (C8T28SOI_LR_FA1X4_P0)                0.02      0.05 *     0.98 f                   1.10
  intadd_3_n3 (net)                    1                   0.00       0.98 f                   
  intadd_3_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.02 f    mo             1.10
  intadd_3_n2 (net)                    1                   0.00       1.02 f                   
  intadd_3_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     1.05 f    mo             1.10
  intadd_3_n1 (net)                    1                   0.00       1.05 f                   
  U1021/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.03 *     1.08 f                   1.10
  n1192 (net)                          1                   0.00       1.08 f                   
  U1022/Z (C8T28SOI_LR_CNIVX4_P16)               0.02      0.02 *     1.09 r                   1.10
  n1204 (net)                          2                   0.00       1.09 r                   
  U1105/Z (C8T28SOI_LR_PAOI2X4_P0)               0.03      0.02 *     1.11 f                   1.10
  intadd_0_B_0_ (net)                  1                   0.00       1.11 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.05 *     1.16 f    mo             1.10
  intadd_0_n23 (net)                   1                   0.00       1.16 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.20 f    mo             1.10
  intadd_0_n22 (net)                   1                   0.00       1.20 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.24 f    mo             1.10
  intadd_0_n21 (net)                   1                   0.00       1.24 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.28 f    mo             1.10
  intadd_0_n20 (net)                   1                   0.00       1.28 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.32 f    mo             1.10
  intadd_0_n19 (net)                   1                   0.00       1.32 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.36 f    mo             1.10
  intadd_0_n18 (net)                   1                   0.00       1.36 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.39 f    mo             1.10
  intadd_0_n17 (net)                   1                   0.00       1.39 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.43 f    mo             1.10
  intadd_0_n16 (net)                   1                   0.00       1.43 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.47 f    mo             1.10
  intadd_0_n15 (net)                   1                   0.00       1.47 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.51 f    mo             1.10
  intadd_0_n14 (net)                   1                   0.00       1.51 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.55 f    mo             1.10
  intadd_0_n13 (net)                   1                   0.00       1.55 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.59 f    mo             1.10
  intadd_0_n12 (net)                   1                   0.00       1.59 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.63 f    mo             1.10
  intadd_0_n11 (net)                   1                   0.00       1.63 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.67 f    mo             1.10
  intadd_0_n10 (net)                   1                   0.00       1.67 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.71 f    mo             1.10
  intadd_0_n9 (net)                    1                   0.00       1.71 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.75 f    mo             1.10
  intadd_0_n8 (net)                    1                   0.00       1.75 f                   
  intadd_0_U8/S0 (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.80 r    mo             1.10
  intadd_0_SUM_16_ (net)               1                   0.00       1.80 r                   
  U1093/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.02      0.01 *     1.81 f                   1.10
  n144 (net)                           1                   0.00       1.81 f                   
  acc_reg_32_/D (C8T28SOI_LR_DFPRQX4_P0)         0.02      0.00 *     1.81 f                   1.10
  data arrival time                                                   1.81                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  acc_reg_32_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       9.90 r                   
  library setup time                                      -0.01       9.89                     
  data required time                                                  9.89                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.89                     
  data arrival time                                                  -1.81                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         8.08                     


  Startpoint: mts_fp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_31_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r    i              1.10
  mts_fp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.08       0.28 f                   1.10
  mts_fp[0] (net)                      5                   0.00       0.28 f                   
  U795/Z (C8T28SOI_LR_NOR3X3_P0)                 0.08      0.06 *     0.33 r                   1.10
  n1102 (net)                          2                   0.00       0.33 r                   
  U867/Z (C8T28SOI_LR_CNNOR2AX9_P16)             0.02      0.04 *     0.37 r                   1.10
  n1109 (net)                          2                   0.00       0.37 r                   
  U877/Z (C8T28SOI_LR_CNNAND2AX9_P16)            0.01      0.04 *     0.42 f                   1.10
  n1176 (net)                          2                   0.00       0.42 f                   
  U878/Z (C8T28SOI_LR_AND2X5_P0)                 0.01      0.02 *     0.44 f                   1.10
  n1110 (net)                          1                   0.00       0.44 f                   
  U879/Z (C8T28SOI_LRS_XNOR2X3_P0)               0.02      0.02 *     0.46 f                   1.10
  n1178 (net)                          2                   0.00       0.46 f                   
  U880/Z (C8T28SOI_LR_AOI22ABX3_P0)              0.02      0.04 *     0.50 f                   1.10
  n1231 (net)                          3                   0.00       0.50 f                   
  U881/Z (C8T28SOI_LR_AOI22X2_P0)                0.04      0.04 *     0.54 r                   1.10
  n1191 (net)                          2                   0.00       0.54 r                   
  U882/Z (C8T28SOI_LR_OAI22CDX2_P0)              0.07      0.04 *     0.57 r                   1.10
  n1540 (net)                          4                   0.00       0.57 r                   
  U883/Z (C8T28SOI_LR_NAND2X4_P0)                0.03      0.02 *     0.60 f                   1.10
  n1214 (net)                          2                   0.00       0.60 f                   
  U1116/Z (C8T28SOI_LR_PAOI2X4_P0)               0.08      0.06 *     0.66 r                   1.10
  n1281 (net)                          3                   0.00       0.66 r                   
  U1117/Z (C8T28SOI_LR_PAOI2X4_P0)               0.04      0.03 *     0.69 f                   1.10
  n1286 (net)                          3                   0.00       0.69 f                   
  U1118/Z (C8T28SOI_LR_CNIVX4_P16)               0.02      0.02 *     0.72 r                   1.10
  n1216 (net)                          1                   0.00       0.72 r                   
  U1119/Z (C8T28SOI_LR_PAOI2X4_P0)               0.02      0.02 *     0.74 f                   1.10
  intadd_1_B_0_ (net)                  1                   0.00       0.74 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.05 *     0.78 f    mo             1.10
  intadd_1_n4 (net)                    1                   0.00       0.78 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     0.82 f    mo             1.10
  intadd_1_n3 (net)                    1                   0.00       0.82 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     0.86 f    mo             1.10
  intadd_1_n2 (net)                    1                   0.00       0.86 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     0.89 f    mo             1.10
  intadd_1_n1 (net)                    1                   0.00       0.89 f                   
  U1007/Z (C8T28SOI_LR_CNBFX4_P16)               0.02      0.04 *     0.93 f                   1.10
  n1289 (net)                          2                   0.00       0.93 f                   
  U1202/CO (C8T28SOI_LR_FA1X4_P0)                0.02      0.05 *     0.98 f                   1.10
  intadd_3_n3 (net)                    1                   0.00       0.98 f                   
  intadd_3_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.02 f    mo             1.10
  intadd_3_n2 (net)                    1                   0.00       1.02 f                   
  intadd_3_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     1.05 f    mo             1.10
  intadd_3_n1 (net)                    1                   0.00       1.05 f                   
  U1021/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.03 *     1.08 f                   1.10
  n1192 (net)                          1                   0.00       1.08 f                   
  U1022/Z (C8T28SOI_LR_CNIVX4_P16)               0.02      0.02 *     1.09 r                   1.10
  n1204 (net)                          2                   0.00       1.09 r                   
  U1105/Z (C8T28SOI_LR_PAOI2X4_P0)               0.03      0.02 *     1.11 f                   1.10
  intadd_0_B_0_ (net)                  1                   0.00       1.11 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.05 *     1.16 f    mo             1.10
  intadd_0_n23 (net)                   1                   0.00       1.16 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.20 f    mo             1.10
  intadd_0_n22 (net)                   1                   0.00       1.20 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.24 f    mo             1.10
  intadd_0_n21 (net)                   1                   0.00       1.24 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.28 f    mo             1.10
  intadd_0_n20 (net)                   1                   0.00       1.28 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.32 f    mo             1.10
  intadd_0_n19 (net)                   1                   0.00       1.32 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.36 f    mo             1.10
  intadd_0_n18 (net)                   1                   0.00       1.36 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.39 f    mo             1.10
  intadd_0_n17 (net)                   1                   0.00       1.39 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.43 f    mo             1.10
  intadd_0_n16 (net)                   1                   0.00       1.43 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.47 f    mo             1.10
  intadd_0_n15 (net)                   1                   0.00       1.47 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.51 f    mo             1.10
  intadd_0_n14 (net)                   1                   0.00       1.51 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.55 f    mo             1.10
  intadd_0_n13 (net)                   1                   0.00       1.55 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.59 f    mo             1.10
  intadd_0_n12 (net)                   1                   0.00       1.59 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.63 f    mo             1.10
  intadd_0_n11 (net)                   1                   0.00       1.63 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.67 f    mo             1.10
  intadd_0_n10 (net)                   1                   0.00       1.67 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.71 f    mo             1.10
  intadd_0_n9 (net)                    1                   0.00       1.71 f                   
  intadd_0_U9/S0 (C8T28SOI_LR_FA1X4_P0)          0.02      0.06 *     1.76 r    mo             1.10
  intadd_0_SUM_15_ (net)               1                   0.00       1.76 r                   
  U1092/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.02      0.01 *     1.77 f                   1.10
  n143 (net)                           1                   0.00       1.77 f                   
  acc_reg_31_/D (C8T28SOI_LR_DFPRQX4_P0)         0.02      0.00 *     1.77 f                   1.10
  data arrival time                                                   1.77                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  acc_reg_31_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       9.90 r                   
  library setup time                                      -0.01       9.89                     
  data required time                                                  9.89                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.89                     
  data arrival time                                                  -1.77                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         8.12                     


  Startpoint: mts_fp_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_30_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  mts_fp_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r    i              1.10
  mts_fp_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.08       0.28 f                   1.10
  mts_fp[0] (net)                      5                   0.00       0.28 f                   
  U795/Z (C8T28SOI_LR_NOR3X3_P0)                 0.08      0.06 *     0.33 r                   1.10
  n1102 (net)                          2                   0.00       0.33 r                   
  U867/Z (C8T28SOI_LR_CNNOR2AX9_P16)             0.02      0.04 *     0.37 r                   1.10
  n1109 (net)                          2                   0.00       0.37 r                   
  U877/Z (C8T28SOI_LR_CNNAND2AX9_P16)            0.01      0.04 *     0.42 f                   1.10
  n1176 (net)                          2                   0.00       0.42 f                   
  U878/Z (C8T28SOI_LR_AND2X5_P0)                 0.01      0.02 *     0.44 f                   1.10
  n1110 (net)                          1                   0.00       0.44 f                   
  U879/Z (C8T28SOI_LRS_XNOR2X3_P0)               0.02      0.02 *     0.46 f                   1.10
  n1178 (net)                          2                   0.00       0.46 f                   
  U880/Z (C8T28SOI_LR_AOI22ABX3_P0)              0.02      0.04 *     0.50 f                   1.10
  n1231 (net)                          3                   0.00       0.50 f                   
  U881/Z (C8T28SOI_LR_AOI22X2_P0)                0.04      0.04 *     0.54 r                   1.10
  n1191 (net)                          2                   0.00       0.54 r                   
  U882/Z (C8T28SOI_LR_OAI22CDX2_P0)              0.07      0.04 *     0.57 r                   1.10
  n1540 (net)                          4                   0.00       0.57 r                   
  U883/Z (C8T28SOI_LR_NAND2X4_P0)                0.03      0.02 *     0.60 f                   1.10
  n1214 (net)                          2                   0.00       0.60 f                   
  U1116/Z (C8T28SOI_LR_PAOI2X4_P0)               0.08      0.06 *     0.66 r                   1.10
  n1281 (net)                          3                   0.00       0.66 r                   
  U1117/Z (C8T28SOI_LR_PAOI2X4_P0)               0.04      0.03 *     0.69 f                   1.10
  n1286 (net)                          3                   0.00       0.69 f                   
  U1118/Z (C8T28SOI_LR_CNIVX4_P16)               0.02      0.02 *     0.72 r                   1.10
  n1216 (net)                          1                   0.00       0.72 r                   
  U1119/Z (C8T28SOI_LR_PAOI2X4_P0)               0.02      0.02 *     0.74 f                   1.10
  intadd_1_B_0_ (net)                  1                   0.00       0.74 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.05 *     0.78 f    mo             1.10
  intadd_1_n4 (net)                    1                   0.00       0.78 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     0.82 f    mo             1.10
  intadd_1_n3 (net)                    1                   0.00       0.82 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     0.86 f    mo             1.10
  intadd_1_n2 (net)                    1                   0.00       0.86 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     0.89 f    mo             1.10
  intadd_1_n1 (net)                    1                   0.00       0.89 f                   
  U1007/Z (C8T28SOI_LR_CNBFX4_P16)               0.02      0.04 *     0.93 f                   1.10
  n1289 (net)                          2                   0.00       0.93 f                   
  U1202/CO (C8T28SOI_LR_FA1X4_P0)                0.02      0.05 *     0.98 f                   1.10
  intadd_3_n3 (net)                    1                   0.00       0.98 f                   
  intadd_3_U3/CO (C8T28SOI_LR_FA1X4_P0)          0.02      0.04 *     1.02 f    mo             1.10
  intadd_3_n2 (net)                    1                   0.00       1.02 f                   
  intadd_3_U2/CO (C8T28SOI_LR_FA1X4_P0)          0.01      0.03 *     1.05 f    mo             1.10
  intadd_3_n1 (net)                    1                   0.00       1.05 f                   
  U1021/Z (C8T28SOI_LR_CNBFX4_P16)               0.01      0.03 *     1.08 f                   1.10
  n1192 (net)                          1                   0.00       1.08 f                   
  U1022/Z (C8T28SOI_LR_CNIVX4_P16)               0.02      0.02 *     1.09 r                   1.10
  n1204 (net)                          2                   0.00       1.09 r                   
  U1105/Z (C8T28SOI_LR_PAOI2X4_P0)               0.03      0.02 *     1.11 f                   1.10
  intadd_0_B_0_ (net)                  1                   0.00       1.11 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.05 *     1.16 f    mo             1.10
  intadd_0_n23 (net)                   1                   0.00       1.16 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.20 f    mo             1.10
  intadd_0_n22 (net)                   1                   0.00       1.20 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.24 f    mo             1.10
  intadd_0_n21 (net)                   1                   0.00       1.24 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.28 f    mo             1.10
  intadd_0_n20 (net)                   1                   0.00       1.28 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.32 f    mo             1.10
  intadd_0_n19 (net)                   1                   0.00       1.32 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.36 f    mo             1.10
  intadd_0_n18 (net)                   1                   0.00       1.36 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.39 f    mo             1.10
  intadd_0_n17 (net)                   1                   0.00       1.39 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.43 f    mo             1.10
  intadd_0_n16 (net)                   1                   0.00       1.43 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.47 f    mo             1.10
  intadd_0_n15 (net)                   1                   0.00       1.47 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.51 f    mo             1.10
  intadd_0_n14 (net)                   1                   0.00       1.51 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.55 f    mo             1.10
  intadd_0_n13 (net)                   1                   0.00       1.55 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.59 f    mo             1.10
  intadd_0_n12 (net)                   1                   0.00       1.59 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.63 f    mo             1.10
  intadd_0_n11 (net)                   1                   0.00       1.63 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)         0.02      0.04 *     1.67 f    mo             1.10
  intadd_0_n10 (net)                   1                   0.00       1.67 f                   
  intadd_0_U10/S0 (C8T28SOI_LR_FA1X4_P0)         0.02      0.06 *     1.72 r    mo             1.10
  intadd_0_SUM_14_ (net)               1                   0.00       1.72 r                   
  U1091/Z (C8T28SOI_LR_CNNOR2X8_P16)             0.02      0.01 *     1.73 f                   1.10
  n142 (net)                           1                   0.00       1.73 f                   
  acc_reg_30_/D (C8T28SOI_LR_DFPRQX4_P0)         0.02      0.00 *     1.73 f                   1.10
  data arrival time                                                   1.73                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  acc_reg_30_/CP (C8T28SOI_LR_DFPRQX4_P0)                  0.00       9.90 r                   
  library setup time                                      -0.01       9.89                     
  data required time                                                  9.89                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.89                     
  data arrival time                                                  -1.73                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         8.15                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_7_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00                     
  clock network delay (ideal)                                  0.20       0.20                     
  input external delay                                         0.05       0.25 r                   
  rstn (in)                                          0.01      0.01       0.26 r                   
  rstn (net)                               8                   0.00       0.26 r                   
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                   0.06      0.05 *     0.31 r                   1.10
  n1575 (net)                             30                   0.00       0.31 r                   
  acc_mag_zc_reg_7_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.06      0.00 *     0.32 r                   1.10
  data arrival time                                                       0.32                     

  clock CLK (rise edge)                                       10.00      10.00                     
  clock network delay (ideal)                                  0.00      10.00                     
  clock uncertainty                                           -0.10       9.90                     
  acc_mag_zc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                       -0.01       9.89                     
  data required time                                                      9.89                     
  --------------------------------------------------------------------------------------------------------------
  data required time                                                      9.89                     
  data arrival time                                                      -0.32                     
  --------------------------------------------------------------------------------------------------------------
  slack (MET)                                                             9.58                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_8_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00                     
  clock network delay (ideal)                                  0.20       0.20                     
  input external delay                                         0.05       0.25 r                   
  rstn (in)                                          0.01      0.01       0.26 r                   
  rstn (net)                               8                   0.00       0.26 r                   
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                   0.06      0.05 *     0.31 r                   1.10
  n1575 (net)                             30                   0.00       0.31 r                   
  acc_mag_zc_reg_8_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.06      0.00 *     0.32 r                   1.10
  data arrival time                                                       0.32                     

  clock CLK (rise edge)                                       10.00      10.00                     
  clock network delay (ideal)                                  0.00      10.00                     
  clock uncertainty                                           -0.10       9.90                     
  acc_mag_zc_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                       -0.01       9.89                     
  data required time                                                      9.89                     
  --------------------------------------------------------------------------------------------------------------
  data required time                                                      9.89                     
  data arrival time                                                      -0.32                     
  --------------------------------------------------------------------------------------------------------------
  slack (MET)                                                             9.58                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_7_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                               Fanout     Trans      Incr       Path      Attributes     Voltage
  -----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00                     
  clock network delay (ideal)                               0.20       0.20                     
  input external delay                                      0.05       0.25 r                   
  rstn (in)                                       0.01      0.01       0.26 r                   
  rstn (net)                            8                   0.00       0.26 r                   
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                0.06      0.05 *     0.31 r                   1.10
  n1575 (net)                          30                   0.00       0.31 r                   
  acc_mag_reg_7_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.06      0.00 *     0.32 r                   1.10
  data arrival time                                                    0.32                     

  clock CLK (rise edge)                                    10.00      10.00                     
  clock network delay (ideal)                               0.00      10.00                     
  clock uncertainty                                        -0.10       9.90                     
  acc_mag_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                    -0.01       9.89                     
  data required time                                                   9.89                     
  -----------------------------------------------------------------------------------------------------------
  data required time                                                   9.89                     
  data arrival time                                                   -0.32                     
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                          9.58                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_4_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00                     
  clock network delay (ideal)                                  0.20       0.20                     
  input external delay                                         0.05       0.25 r                   
  rstn (in)                                          0.01      0.01       0.26 r                   
  rstn (net)                               8                   0.00       0.26 r                   
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                   0.06      0.05 *     0.31 r                   1.10
  n1575 (net)                             30                   0.00       0.31 r                   
  acc_mag_zc_reg_4_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.06      0.00 *     0.32 r                   1.10
  data arrival time                                                       0.32                     

  clock CLK (rise edge)                                       10.00      10.00                     
  clock network delay (ideal)                                  0.00      10.00                     
  clock uncertainty                                           -0.10       9.90                     
  acc_mag_zc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                       -0.01       9.89                     
  data required time                                                      9.89                     
  --------------------------------------------------------------------------------------------------------------
  data required time                                                      9.89                     
  data arrival time                                                      -0.32                     
  --------------------------------------------------------------------------------------------------------------
  slack (MET)                                                             9.58                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_8_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                               Fanout     Trans      Incr       Path      Attributes     Voltage
  -----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00                     
  clock network delay (ideal)                               0.20       0.20                     
  input external delay                                      0.05       0.25 r                   
  rstn (in)                                       0.01      0.01       0.26 r                   
  rstn (net)                            8                   0.00       0.26 r                   
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                0.06      0.05 *     0.31 r                   1.10
  n1575 (net)                          30                   0.00       0.31 r                   
  acc_mag_reg_8_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.06      0.00 *     0.32 r                   1.10
  data arrival time                                                    0.32                     

  clock CLK (rise edge)                                    10.00      10.00                     
  clock network delay (ideal)                               0.00      10.00                     
  clock uncertainty                                        -0.10       9.90                     
  acc_mag_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                    -0.01       9.89                     
  data required time                                                   9.89                     
  -----------------------------------------------------------------------------------------------------------
  data required time                                                   9.89                     
  data arrival time                                                   -0.32                     
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                          9.58                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_3_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00                     
  clock network delay (ideal)                                  0.20       0.20                     
  input external delay                                         0.05       0.25 r                   
  rstn (in)                                          0.01      0.01       0.26 r                   
  rstn (net)                               8                   0.00       0.26 r                   
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                   0.06      0.05 *     0.31 r                   1.10
  n1575 (net)                             30                   0.00       0.31 r                   
  acc_mag_zc_reg_3_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.06      0.00 *     0.32 r                   1.10
  data arrival time                                                       0.32                     

  clock CLK (rise edge)                                       10.00      10.00                     
  clock network delay (ideal)                                  0.00      10.00                     
  clock uncertainty                                           -0.10       9.90                     
  acc_mag_zc_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                       -0.01       9.89                     
  data required time                                                      9.89                     
  --------------------------------------------------------------------------------------------------------------
  data required time                                                      9.89                     
  data arrival time                                                      -0.32                     
  --------------------------------------------------------------------------------------------------------------
  slack (MET)                                                             9.58                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_reg_15_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                Fanout     Trans      Incr       Path      Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                      0.00       0.00                     
  clock network delay (ideal)                                0.20       0.20                     
  input external delay                                       0.05       0.25 r                   
  rstn (in)                                        0.01      0.01       0.26 r                   
  rstn (net)                             8                   0.00       0.26 r                   
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                 0.06      0.05 *     0.31 r                   1.10
  n1575 (net)                           30                   0.00       0.31 r                   
  acc_mag_reg_15_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.06      0.00 *     0.32 r                   1.10
  data arrival time                                                     0.32                     

  clock CLK (rise edge)                                     10.00      10.00                     
  clock network delay (ideal)                                0.00      10.00                     
  clock uncertainty                                         -0.10       9.90                     
  acc_mag_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                     -0.01       9.89                     
  data required time                                                    9.89                     
  ------------------------------------------------------------------------------------------------------------
  data required time                                                    9.89                     
  data arrival time                                                    -0.32                     
  ------------------------------------------------------------------------------------------------------------
  slack (MET)                                                           9.58                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_6_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                        0.00       0.00                     
  clock network delay (ideal)                                  0.20       0.20                     
  input external delay                                         0.05       0.25 r                   
  rstn (in)                                          0.01      0.01       0.26 r                   
  rstn (net)                               8                   0.00       0.26 r                   
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                   0.06      0.05 *     0.31 r                   1.10
  n1575 (net)                             30                   0.00       0.31 r                   
  acc_mag_zc_reg_6_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.06      0.00 *     0.32 r                   1.10
  data arrival time                                                       0.32                     

  clock CLK (rise edge)                                       10.00      10.00                     
  clock network delay (ideal)                                  0.00      10.00                     
  clock uncertainty                                           -0.10       9.90                     
  acc_mag_zc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                       -0.01       9.89                     
  data required time                                                      9.89                     
  --------------------------------------------------------------------------------------------------------------
  data required time                                                      9.89                     
  data arrival time                                                      -0.32                     
  --------------------------------------------------------------------------------------------------------------
  slack (MET)                                                             9.58                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_mag_zc_reg_11_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                   Fanout     Trans      Incr       Path      Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                         0.00       0.00                     
  clock network delay (ideal)                                   0.20       0.20                     
  input external delay                                          0.05       0.25 r                   
  rstn (in)                                           0.01      0.01       0.26 r                   
  rstn (net)                                8                   0.00       0.26 r                   
  U614/Z (C8T28SOI_LR_CNBFX28_P16)                    0.06      0.05 *     0.31 r                   1.10
  n1575 (net)                              30                   0.00       0.31 r                   
  acc_mag_zc_reg_11_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.06      0.00 *     0.31 r                   1.10
  data arrival time                                                        0.31                     

  clock CLK (rise edge)                                        10.00      10.00                     
  clock network delay (ideal)                                   0.00      10.00                     
  clock uncertainty                                            -0.10       9.90                     
  acc_mag_zc_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                        -0.01       9.89                     
  data required time                                                       9.89                     
  ---------------------------------------------------------------------------------------------------------------
  data required time                                                       9.89                     
  data arrival time                                                       -0.31                     
  ---------------------------------------------------------------------------------------------------------------
  slack (MET)                                                              9.58                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_6_ (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  input external delay                                  0.05       0.25 r                   
  rstn (in)                                   0.01      0.01       0.26 r                   
  rstn (net)                        8                   0.00       0.26 r                   
  U614/Z (C8T28SOI_LR_CNBFX28_P16)            0.06      0.05 *     0.31 r                   1.10
  n1575 (net)                      30                   0.00       0.31 r                   
  acc_reg_6_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.06      0.00 *     0.31 r                   1.10
  data arrival time                                                0.31                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                -0.01       9.89                     
  data required time                                               9.89                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.89                     
  data arrival time                                               -0.31                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      9.58                     


  Startpoint: acc_rc_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[2] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_rc_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.03      0.07       0.27 r                   1.10
  acc_o[2] (net)                       1                   0.00       0.27 r                   
  acc_o[2] (out)                                 0.03      0.00 *     0.27 r                   
  data arrival time                                                   0.27                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.27                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.58                     


  Startpoint: acc_rc_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[7] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_rc_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[7] (net)                       1                   0.00       0.27 f                   
  acc_o[7] (out)                                 0.01      0.00 *     0.27 f                   
  data arrival time                                                   0.27                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.27                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.58                     


  Startpoint: acc_rc_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[5] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_rc_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[5] (net)                       1                   0.00       0.27 f                   
  acc_o[5] (out)                                 0.01      0.00 *     0.27 f                   
  data arrival time                                                   0.27                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.27                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.58                     


  Startpoint: vld_o_tmp_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_o (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  vld_o_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  vld_o_tmp_reg/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  vld_o (net)                          1                   0.00       0.27 f                   
  vld_o (out)                                    0.01      0.00 *     0.27 f                   
  data arrival time                                                   0.27                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.27                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.58                     


  Startpoint: acc_rc_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[6] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_rc_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[6] (net)                       1                   0.00       0.27 f                   
  acc_o[6] (out)                                 0.01      0.00 *     0.27 f                   
  data arrival time                                                   0.27                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.27                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.58                     


  Startpoint: acc_rc_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[0] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_rc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[0] (net)                       1                   0.00       0.27 f                   
  acc_o[0] (out)                                 0.01      0.00 *     0.27 f                   
  data arrival time                                                   0.27                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.27                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.58                     


  Startpoint: acc_rc_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[3] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_rc_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[3] (net)                       1                   0.00       0.27 f                   
  acc_o[3] (out)                                 0.01      0.00 *     0.27 f                   
  data arrival time                                                   0.27                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.27                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.58                     


  Startpoint: acc_rc_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[4] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_rc_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[4] (net)                       1                   0.00       0.27 f                   
  acc_o[4] (out)                                 0.01      0.00 *     0.27 f                   
  data arrival time                                                   0.27                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.27                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.58                     


  Startpoint: acc_rc_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[1] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_rc_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[1] (net)                       1                   0.00       0.27 f                   
  acc_o[1] (out)                                 0.01      0.00 *     0.27 f                   
  data arrival time                                                   0.27                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.27                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.58                     


1
