// Seed: 2541943726
module module_0 (
    input wor id_0,
    input wand id_1,
    input uwire id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    output uwire id_6,
    input supply0 id_7,
    output tri0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    output wand id_11,
    input wire id_12,
    output supply0 id_13,
    output tri1 id_14,
    output uwire id_15
);
  wire id_17, id_18;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input wor id_2,
    input supply0 id_3,
    output supply1 id_4,
    input uwire id_5,
    output supply0 id_6,
    output wand id_7,
    output wor id_8,
    input tri0 id_9,
    input supply0 id_10,
    input wand id_11,
    output supply0 id_12,
    output uwire id_13,
    output tri1 id_14,
    input wire id_15,
    output uwire id_16
);
  assign id_12 = 1 - -1 ? id_10 < -1'b0 : 1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_3,
      id_5,
      id_15,
      id_5,
      id_8,
      id_11,
      id_16,
      id_15,
      id_16,
      id_14,
      id_10,
      id_12,
      id_1,
      id_12
  );
  assign modCall_1.id_11 = 0;
  wire id_18;
endmodule
