=====
SETUP
-5.275
22.574
17.299
u_cam2_ds/g_single.mem_g_single.mem_0_5_s
3.932
5.942
u_cam2_ds/g_single.mem_DOL_15G[0]_s6
8.955
9.213
u_cam2_ds/g_single.mem_DOL_15G[0]_s3
9.213
9.430
add_1447_s1
12.016
14.489
final_rgb565_5_s1
14.970
15.289
final_rgb565_5_s0
15.445
15.737
DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10
19.899
20.407
DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s6
20.582
21.149
DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s11
21.303
21.592
DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s2
21.743
22.062
DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0
22.067
22.574
DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0
22.574
=====
SETUP
-5.215
22.707
17.491
vga_timing_m0/active_y_3_s0
3.925
4.308
u_cam0_ds/rd_y_off_11_s3
4.988
5.555
u_cam0_ds/rd_y_off_11_s1
5.558
6.065
u_cam0_ds/rd_y_off_8_s2
7.150
7.729
u_cam0_ds/rd_y_off_6_s2
8.986
9.534
u_cam1_ds/rd_y_off_5_s1
9.931
10.250
u_cam1_ds/rd_y_off_5_s0
10.255
10.803
u_cam1_ds/g_single.raddr_0_s1
11.486
13.894
u_cam1_ds/g_single.mem_g_single.mem_2_1_s
22.707
=====
SETUP
-5.078
22.502
17.424
vga_timing_m0/active_y_3_s0
3.925
4.308
u_cam0_ds/rd_y_off_11_s3
4.988
5.555
u_cam0_ds/rd_y_off_11_s1
5.558
6.065
u_cam0_ds/rd_y_off_8_s2
7.150
7.729
u_cam0_ds/rd_y_off_6_s2
8.986
9.534
u_cam1_ds/rd_y_off_5_s1
9.931
10.250
u_cam1_ds/rd_y_off_5_s0
10.255
10.803
u_cam1_ds/g_single.raddr_0_s1
11.486
13.894
u_cam1_ds/g_single.mem_g_single.mem_3_10_s
22.502
=====
SETUP
-5.031
22.330
17.299
u_cam2_ds/g_single.mem_g_single.mem_3_12_s
3.816
5.826
u_cam2_ds/g_single.mem_DOL_36G[0]_s7
8.442
9.016
u_cam2_ds/g_single.mem_DOL_36G[0]_s3
9.016
9.166
add_1444_s1
11.990
14.201
final_rgb565_12_s1
14.629
15.136
final_rgb565_12_s0
15.139
15.717
DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9
18.924
19.431
DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6
19.436
19.944
DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10
19.949
20.496
DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3
20.499
20.955
DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1
21.364
21.820
DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0
21.822
22.330
DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0
22.330
=====
SETUP
-5.016
22.498
17.482
vga_timing_m0/active_y_3_s0
3.925
4.308
u_cam0_ds/rd_y_off_11_s3
4.988
5.555
u_cam0_ds/rd_y_off_11_s1
5.558
6.065
u_cam0_ds/rd_y_off_8_s2
7.150
7.729
u_cam0_ds/rd_y_off_6_s2
8.986
9.534
u_cam1_ds/rd_y_off_5_s1
9.931
10.250
u_cam1_ds/rd_y_off_5_s0
10.255
10.803
u_cam1_ds/g_single.raddr_0_s1
11.486
13.894
u_cam1_ds/g_single.mem_g_single.mem_2_3_s
22.498
=====
SETUP
-4.822
22.256
17.433
vga_timing_m0/active_y_3_s0
3.925
4.308
u_cam0_ds/rd_y_off_11_s3
4.988
5.555
u_cam0_ds/rd_y_off_11_s1
5.558
6.065
u_cam0_ds/rd_y_off_8_s2
7.150
7.729
u_cam0_ds/rd_y_off_6_s2
8.986
9.534
u_cam1_ds/rd_y_off_5_s1
9.931
10.250
u_cam1_ds/rd_y_off_5_s0
10.255
10.803
u_cam1_ds/g_single.raddr_0_s1
11.486
13.894
u_cam1_ds/g_single.mem_g_single.mem_3_8_s
22.256
=====
SETUP
-4.766
22.056
17.290
u_cam2_ds/g_single.mem_g_single.mem_0_0_s
3.843
5.853
u_cam2_ds/g_single.mem_DOL_0G[0]_s7
9.935
10.226
u_cam2_ds/g_single.mem_DOL_0G[0]_s3
10.226
10.376
add_1450_s1
12.228
14.836
final_rgb565_2_s1
15.804
16.371
final_rgb565_2_s0
16.374
16.941
DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s6
19.524
20.091
DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s11
20.429
20.996
DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2
20.999
21.546
DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0
21.549
22.056
DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
22.056
=====
SETUP
-4.666
21.955
17.290
u_cam2_ds/g_single.mem_g_single.mem_0_5_s
3.932
5.942
u_cam2_ds/g_single.mem_DOL_15G[0]_s6
8.955
9.213
u_cam2_ds/g_single.mem_DOL_15G[0]_s3
9.213
9.430
add_1447_s1
12.016
14.740
final_rgb565_8_s1
15.370
15.689
final_rgb565_8_s0
15.694
16.242
Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0
21.955
=====
SETUP
-4.610
21.899
17.290
u_cam2_ds/g_single.mem_g_single.mem_0_5_s
3.932
5.942
u_cam2_ds/g_single.mem_DOL_15G[0]_s6
8.955
9.213
u_cam2_ds/g_single.mem_DOL_15G[0]_s3
9.213
9.430
add_1447_s1
12.016
14.796
final_rgb565_9_s1
15.387
15.676
final_rgb565_9_s0
15.678
16.246
Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0
21.899
=====
SETUP
-4.605
22.078
17.473
vga_timing_m0/active_y_3_s0
3.925
4.308
u_cam0_ds/rd_y_off_11_s3
4.988
5.555
u_cam0_ds/rd_y_off_11_s1
5.558
6.065
u_cam0_ds/rd_y_off_8_s2
7.150
7.729
u_cam0_ds/rd_y_off_6_s2
8.986
9.534
u_cam1_ds/rd_y_off_5_s1
9.931
10.250
u_cam1_ds/rd_y_off_5_s0
10.255
10.803
u_cam1_ds/g_single.raddr_0_s1
11.486
13.894
u_cam1_ds/g_single.mem_g_single.mem_2_6_s
22.078
=====
SETUP
-4.454
21.897
17.443
vga_timing_m0/active_y_3_s0
3.925
4.308
u_cam0_ds/rd_y_off_11_s3
4.988
5.555
u_cam0_ds/rd_y_off_11_s1
5.558
6.065
u_cam0_ds/rd_y_off_8_s2
7.150
7.729
u_cam0_ds/rd_y_off_6_s2
8.986
9.534
u_cam1_ds/rd_y_off_5_s1
9.931
10.250
u_cam1_ds/rd_y_off_5_s0
10.255
10.803
u_cam1_ds/g_single.raddr_0_s1
11.486
13.894
u_cam1_ds/g_single.mem_g_single.mem_3_4_s
21.897
=====
SETUP
-4.411
21.912
17.501
vga_timing_m0/active_y_3_s0
3.925
4.308
u_cam0_ds/rd_y_off_11_s3
4.988
5.555
u_cam0_ds/rd_y_off_11_s1
5.558
6.065
u_cam0_ds/rd_y_off_8_s2
7.150
7.729
u_cam0_ds/rd_y_off_6_s2
8.986
9.534
u_cam1_ds/rd_y_off_5_s1
9.931
10.250
u_cam1_ds/rd_y_off_5_s0
10.255
10.803
u_cam1_ds/g_single.raddr_0_s1
11.486
13.894
u_cam1_ds/g_single.mem_g_single.mem_3_3_s
21.912
=====
SETUP
-4.385
21.867
17.482
vga_timing_m0/active_y_3_s0
3.925
4.308
u_cam0_ds/rd_y_off_11_s3
4.988
5.555
u_cam0_ds/rd_y_off_11_s1
5.558
6.065
u_cam0_ds/rd_y_off_8_s2
7.150
7.729
u_cam0_ds/rd_y_off_6_s2
8.986
9.534
u_cam1_ds/rd_y_off_5_s1
9.931
10.250
u_cam1_ds/rd_y_off_5_s0
10.255
10.803
u_cam1_ds/g_single.raddr_0_s1
11.486
13.894
u_cam1_ds/g_single.mem_g_single.mem_2_9_s
21.867
=====
SETUP
-4.372
21.671
17.299
u_cam2_ds/g_single.mem_g_single.mem_0_5_s
3.932
5.942
u_cam2_ds/g_single.mem_DOL_15G[0]_s6
8.955
9.213
u_cam2_ds/g_single.mem_DOL_15G[0]_s3
9.213
9.430
add_1447_s1
12.016
14.569
final_rgb565_6_s1
15.103
15.681
final_rgb565_6_s0
15.684
16.251
Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0
21.671
=====
SETUP
-4.269
21.559
17.290
u_cam2_ds/g_single.mem_g_single.mem_0_5_s
3.932
5.942
u_cam2_ds/g_single.mem_DOL_15G[0]_s6
8.955
9.213
u_cam2_ds/g_single.mem_DOL_15G[0]_s3
9.213
9.430
add_1447_s1
12.016
14.859
final_rgb565_10_s1
15.340
15.919
final_rgb565_10_s0
15.922
16.500
Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0
21.559
=====
SETUP
-4.244
21.687
17.443
vga_timing_m0/active_y_3_s0
3.925
4.308
u_cam0_ds/rd_y_off_11_s3
4.988
5.555
u_cam0_ds/rd_y_off_11_s1
5.558
6.065
u_cam0_ds/rd_y_off_8_s2
7.150
7.729
u_cam0_ds/rd_y_off_6_s2
8.986
9.534
u_cam1_ds/rd_y_off_5_s1
9.931
10.250
u_cam1_ds/rd_y_off_5_s0
10.255
10.803
u_cam1_ds/g_single.raddr_0_s1
11.486
13.894
u_cam1_ds/g_single.mem_g_single.mem_3_6_s
21.687
=====
SETUP
-4.182
21.548
17.366
vga_timing_m0/active_x_4_s0
3.908
4.291
n1791_s5
6.931
7.222
n1789_s5
8.487
9.035
n1788_s3
9.042
9.550
n1875_s3
10.275
10.731
n1873_s4
12.118
12.626
u_cam2_ds/g_single.raddr_0_s1
13.408
14.727
u_cam2_ds/g_single.mem_g_single.mem_3_15_s
21.548
=====
SETUP
-4.153
21.626
17.473
vga_timing_m0/active_y_3_s0
3.925
4.308
u_cam0_ds/rd_y_off_11_s3
4.988
5.555
u_cam0_ds/rd_y_off_11_s1
5.558
6.065
u_cam0_ds/rd_y_off_8_s2
7.150
7.729
u_cam0_ds/rd_y_off_6_s2
8.986
9.534
u_cam1_ds/rd_y_off_5_s1
9.931
10.250
u_cam1_ds/rd_y_off_5_s0
10.255
10.803
u_cam1_ds/g_single.raddr_0_s1
11.486
13.894
u_cam1_ds/g_single.mem_g_single.mem_3_2_s
21.626
=====
SETUP
-4.070
21.369
17.299
u_cam2_ds/g_single.mem_g_single.mem_0_5_s
3.932
5.942
u_cam2_ds/g_single.mem_DOL_15G[0]_s6
8.955
9.213
u_cam2_ds/g_single.mem_DOL_15G[0]_s3
9.213
9.430
add_1447_s1
12.016
14.569
final_rgb565_6_s1
15.103
15.681
final_rgb565_6_s0
15.684
16.251
DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0
21.369
=====
SETUP
-4.058
21.348
17.290
u_cam2_ds/g_single.mem_g_single.mem_0_5_s
3.932
5.942
u_cam2_ds/g_single.mem_DOL_15G[0]_s6
8.955
9.213
u_cam2_ds/g_single.mem_DOL_15G[0]_s3
9.213
9.430
add_1447_s1
12.016
14.859
final_rgb565_10_s1
15.340
15.919
final_rgb565_10_s0
15.922
16.500
DVI_TX_Top_inst0/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0
21.348
=====
SETUP
-4.042
21.476
17.433
vga_timing_m0/active_y_3_s0
3.925
4.308
u_cam0_ds/rd_y_off_11_s3
4.988
5.555
u_cam0_ds/rd_y_off_11_s1
5.558
6.065
u_cam0_ds/rd_y_off_8_s2
7.150
7.729
u_cam0_ds/rd_y_off_6_s2
8.986
9.534
u_cam1_ds/rd_y_off_5_s1
9.931
10.250
u_cam1_ds/rd_y_off_5_s0
10.255
10.803
u_cam1_ds/g_single.raddr_0_s1
11.486
13.894
u_cam1_ds/g_single.mem_g_single.mem_3_5_s
21.476
=====
SETUP
-4.018
21.339
17.321
u_cam2_ds/g_single.mem_g_single.mem_0_0_s
3.843
5.853
u_cam2_ds/g_single.mem_DOL_0G[0]_s7
9.935
10.226
u_cam2_ds/g_single.mem_DOL_0G[0]_s3
10.226
10.376
add_1450_s1
12.228
14.836
final_rgb565_2_s1
15.804
16.371
final_rgb565_2_s0
16.374
16.941
Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0
21.339
=====
SETUP
-3.983
21.283
17.299
u_cam2_ds/g_single.mem_g_single.mem_0_5_s
3.932
5.942
u_cam2_ds/g_single.mem_DOL_15G[0]_s6
8.955
9.213
u_cam2_ds/g_single.mem_DOL_15G[0]_s3
9.213
9.430
add_1447_s1
12.016
14.624
final_rgb565_7_s1
15.105
15.394
final_rgb565_7_s0
15.545
15.834
Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0
21.283
=====
SETUP
-3.939
21.315
17.375
vga_timing_m0/active_x_4_s0
3.908
4.291
n1791_s5
6.931
7.222
n1789_s5
8.487
9.035
n1788_s3
9.042
9.550
n1875_s3
10.275
10.731
n1873_s4
12.118
12.626
u_cam2_ds/g_single.raddr_0_s1
13.408
14.727
u_cam2_ds/g_single.mem_g_single.mem_3_14_s
21.315
=====
SETUP
-3.930
21.422
17.491
vga_timing_m0/active_y_3_s0
3.925
4.308
u_cam0_ds/rd_y_off_11_s3
4.988
5.555
u_cam0_ds/rd_y_off_11_s1
5.558
6.065
u_cam0_ds/rd_y_off_8_s2
7.150
7.729
u_cam0_ds/rd_y_off_6_s2
8.986
9.534
u_cam1_ds/rd_y_off_5_s1
9.931
10.250
u_cam1_ds/rd_y_off_5_s0
10.255
10.803
u_cam1_ds/g_single.raddr_0_s1
11.486
13.894
u_cam1_ds/g_single.mem_g_single.mem_2_11_s
21.422
=====
HOLD
0.153
1.589
1.436
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_51_s0
1.394
1.535
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s
1.589
=====
HOLD
0.153
1.589
1.436
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_18_s0
1.394
1.535
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s
1.589
=====
HOLD
0.193
1.629
1.436
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_53_s0
1.394
1.535
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s
1.629
=====
HOLD
0.193
1.629
1.436
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_49_s0
1.394
1.535
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s
1.629
=====
HOLD
0.193
1.629
1.436
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0
1.394
1.535
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s
1.629
=====
HOLD
0.193
1.629
1.436
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0
1.394
1.535
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s
1.629
=====
HOLD
0.197
1.633
1.436
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_30_s0
1.398
1.539
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s
1.633
=====
HOLD
0.216
1.652
1.436
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_55_s0
1.394
1.535
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s
1.652
=====
HOLD
0.227
2.999
2.771
cmos_pclk_ibuf
0.000
0.675
u_cam0_ds/waddr_11_s1
2.740
2.884
u_cam0_ds/g_single.mem_g_single.mem_2_1_s
2.999
=====
HOLD
0.241
3.013
2.771
cmos_pclk_ibuf
0.000
0.675
cmos_8_16bit_m0/pdata_o_1_s1
2.724
2.868
u_cam0_ds/g_single.mem_g_single.mem_2_1_s
3.013
=====
HOLD
0.245
1.681
1.436
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_56_s0
1.397
1.541
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s
1.681
=====
HOLD
0.248
1.684
1.436
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_12_s0
1.385
1.526
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s
1.684
=====
HOLD
0.248
1.684
1.436
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_10_s0
1.385
1.526
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s
1.684
=====
HOLD
0.252
1.688
1.436
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_8_s0
1.389
1.530
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s
1.688
=====
HOLD
0.252
1.688
1.436
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_1_s0
1.389
1.530
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s
1.688
=====
HOLD
0.253
1.689
1.436
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_17_s0
1.390
1.531
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s
1.689
=====
HOLD
0.253
1.689
1.436
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0
1.390
1.531
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s
1.689
=====
HOLD
0.257
1.693
1.436
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_22_s0
1.394
1.535
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s
1.693
=====
HOLD
0.266
1.706
1.440
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_22_s0
1.399
1.540
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s
1.706
=====
HOLD
0.266
1.706
1.440
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0
1.399
1.540
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s
1.706
=====
HOLD
0.266
1.706
1.440
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_18_s0
1.399
1.540
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s
1.706
=====
HOLD
0.266
1.706
1.440
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0
1.399
1.540
u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s
1.706
=====
HOLD
0.269
1.718
1.449
u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_22_s0
1.431
1.572
u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s
1.718
=====
HOLD
0.269
1.718
1.449
u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_18_s0
1.431
1.572
u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s
1.718
=====
HOLD
0.271
3.038
2.767
cmos_pclk_ibuf
0.000
0.675
u_cam0_ds/waddr_6_s1
2.745
2.889
u_cam0_ds/g_single.mem_g_single.mem_2_6_s
3.038
