
==============================================================================
XRT Build Version: 2.12.0 (HEAD)
       Build Date: 2021-08-24 10:56:06
          Hash ID: f9aa7460a39f904b3f688b330e6bb1cd839f3870
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2021.1) on 2021-06-09-14:19:56
   Version:                2.12.0
   Kernels:                kernel_louvain
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          25d10bbc-a44e-4532-3334-9964d10ba2f3
   UUID (IINTF):           157f3b539b30b8944859f4514c351937
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u55c
   Name:                   gen3x16_xdma_1
   Version:                202110.1
   Generated Version:      Vivado 2021.1 (SW Build: 3236168)
   Created:                Tue Jun  1 11:25:17 2021
   FPGA Device:            xcu55c
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au55c:1.0
   Board Part:             xilinx.com:au55c:part0:1.0
   Platform VBNV:          xilinx_u55c_gen3x16_xdma_1_202110_1
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   Name:      hbm_aclk
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 180 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_HBM
   Base Address: 0x0
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x200000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x220000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x240000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x260000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x280000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x2a0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x2c0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x2e0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x300000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x320000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x340000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x360000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x380000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x3a0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x3c0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x3e0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HOST[0]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No
==============================================================================
Kernel: kernel_louvain

Definition
----------
   Signature: kernel_louvain (void* config0, void* config1, void* offsets, void* indices, void* weights, void* colorAxi, void* colorInx, void* cidPrev, void* cidSizePrev, void* totPrev, void* cidCurr, void* cidSizeCurr, void* totCurr, void* cidSizeUpdate, void* totUpdate, void* cWeight, void* offsetsDup, void* indicesDup, void* flag, void* flagUpdate)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM4
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM5
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM6
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM7
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM8
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM9
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM10
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM11
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM12
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM13
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM14
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM15
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM16
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    8 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM17
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    8 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        kernel_louvain
   Base Address: 0x800000

   Argument:          config0
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          config1
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          offsets
   Register Offset:   0x28
   Port:              M_AXI_GMEM0
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          indices
   Register Offset:   0x34
   Port:              M_AXI_GMEM1
   Memory:            HBM[0] (MEM_HBM)
   Memory:            HBM[1] (MEM_DRAM)

   Argument:          weights
   Register Offset:   0x40
   Port:              M_AXI_GMEM2
   Memory:            HBM[2] (MEM_DRAM)
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          colorAxi
   Register Offset:   0x4C
   Port:              M_AXI_GMEM3
   Memory:            HBM[6] (MEM_DRAM)

   Argument:          colorInx
   Register Offset:   0x58
   Port:              M_AXI_GMEM4
   Memory:            HBM[8] (MEM_DRAM)

   Argument:          cidPrev
   Register Offset:   0x64
   Port:              M_AXI_GMEM5
   Memory:            HBM[10] (MEM_DRAM)

   Argument:          cidSizePrev
   Register Offset:   0x70
   Port:              M_AXI_GMEM6
   Memory:            HBM[12] (MEM_DRAM)

   Argument:          totPrev
   Register Offset:   0x7C
   Port:              M_AXI_GMEM7
   Memory:            HBM[14] (MEM_DRAM)

   Argument:          cidCurr
   Register Offset:   0x88
   Port:              M_AXI_GMEM8
   Memory:            HBM[16] (MEM_DRAM)

   Argument:          cidSizeCurr
   Register Offset:   0x94
   Port:              M_AXI_GMEM9
   Memory:            HBM[18] (MEM_DRAM)

   Argument:          totCurr
   Register Offset:   0xA0
   Port:              M_AXI_GMEM10
   Memory:            HBM[20] (MEM_DRAM)

   Argument:          cidSizeUpdate
   Register Offset:   0xAC
   Port:              M_AXI_GMEM11
   Memory:            HBM[22] (MEM_DRAM)

   Argument:          totUpdate
   Register Offset:   0xB8
   Port:              M_AXI_GMEM12
   Memory:            HBM[24] (MEM_DRAM)

   Argument:          cWeight
   Register Offset:   0xC4
   Port:              M_AXI_GMEM13
   Memory:            HBM[26] (MEM_DRAM)

   Argument:          offsetsDup
   Register Offset:   0xD0
   Port:              M_AXI_GMEM14
   Memory:            HBM[27] (MEM_DRAM)

   Argument:          indicesDup
   Register Offset:   0xDC
   Port:              M_AXI_GMEM15
   Memory:            HBM[28] (MEM_DRAM)
   Memory:            HBM[29] (MEM_DRAM)

   Argument:          flag
   Register Offset:   0xE8
   Port:              M_AXI_GMEM16
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          flagUpdate
   Register Offset:   0xF4
   Port:              M_AXI_GMEM17
   Memory:            HBM[9] (MEM_DRAM)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2021.1 - 2021-06-09-14:19:56 (SW BUILD: 3246112)
   Command Line:  v++ --advanced.param compiler.userPostSysLinkOverlayTcl=/proj/gdba/ywu/ghe/graphanalytics-debug/L2/louvainmod_renum_kernel/postSysLink.tcl --config /proj/gdba/ywu/ghe/graphanalytics-debug/L2/louvainmod_renum_kernel/conn_u50_u55c_u280.ini --connectivity.nk kernel_louvain:1:kernel_louvain --connectivity.sp kernel_louvain.m_axi_gmem0:HBM[4] --connectivity.sp kernel_louvain.m_axi_gmem1:HBM[0:1] --connectivity.sp kernel_louvain.m_axi_gmem2:HBM[2:3] --connectivity.sp kernel_louvain.m_axi_gmem3:HBM[6] --connectivity.sp kernel_louvain.m_axi_gmem4:HBM[8] --connectivity.sp kernel_louvain.m_axi_gmem5:HBM[10] --connectivity.sp kernel_louvain.m_axi_gmem6:HBM[12] --connectivity.sp kernel_louvain.m_axi_gmem7:HBM[14] --connectivity.sp kernel_louvain.m_axi_gmem8:HBM[16] --connectivity.sp kernel_louvain.m_axi_gmem9:HBM[18] --connectivity.sp kernel_louvain.m_axi_gmem10:HBM[20] --connectivity.sp kernel_louvain.m_axi_gmem11:HBM[22] --connectivity.sp kernel_louvain.m_axi_gmem12:HBM[24] --connectivity.sp kernel_louvain.m_axi_gmem13:HBM[26] --connectivity.sp kernel_louvain.m_axi_gmem14:HBM[27] --connectivity.sp kernel_louvain.m_axi_gmem15:HBM[28:29] --connectivity.sp kernel_louvain.m_axi_gmem16:HBM[7] --connectivity.sp kernel_louvain.m_axi_gmem17:HBM[9] --include /proj/gdba/ywu/ghe/graphanalytics-debug/L2/include --include /proj/gdba/ywu/ghe/graphanalytics-debug/../database/L1/include/hw --include /proj/gdba/ywu/ghe/graphanalytics-debug/../quantitative_finance/L1/include --include /proj/gdba/ywu/ghe/graphanalytics-debug/../utils/L1/include --include /proj/gdba/ywu/ghe/graphanalytics-debug/L2/include --include /proj/gdba/ywu/ghe/graphanalytics-debug/L2/include/hw --include /proj/gdba/ywu/ghe/graphanalytics-debug/../utils/L1/include --include /proj/gdba/ywu/ghe/graphanalytics-debug/L2/louvainmod_renum_kernel --input_files _x_temp.hw.xilinx_u55c_gen3x16_xdma_1_202110_1/kernel_louvain.xo --jobs 8 --kernel_frequency 300 --link --optimize 2 --output build_dir.hw.xilinx_u55c_gen3x16_xdma_1_202110_1/kernel_louvain.xclbin --platform /proj/xbuilds/2021.1_released/xbb/dsadev/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_1_202110_1/xilinx_u55c_gen3x16_xdma_1_202110_1.xpfm --report_dir /proj/gdba/ywu/ghe/graphanalytics-debug/L2/louvainmod_renum_kernel/reports/_build.hw.xilinx_u55c_gen3x16_xdma_1_202110_1/kernel_louvain --report_level 0 --save-temps --target hw --temp_dir build_dir.hw.xilinx_u55c_gen3x16_xdma_1_202110_1 
   Options:       --advanced.param compiler.userPostSysLinkOverlayTcl=/proj/gdba/ywu/ghe/graphanalytics-debug/L2/louvainmod_renum_kernel/postSysLink.tcl
                  --config /proj/gdba/ywu/ghe/graphanalytics-debug/L2/louvainmod_renum_kernel/conn_u50_u55c_u280.ini
                  --connectivity.nk kernel_louvain:1:kernel_louvain
                  --connectivity.sp kernel_louvain.m_axi_gmem0:HBM[4]
                  --connectivity.sp kernel_louvain.m_axi_gmem1:HBM[0:1]
                  --connectivity.sp kernel_louvain.m_axi_gmem2:HBM[2:3]
                  --connectivity.sp kernel_louvain.m_axi_gmem3:HBM[6]
                  --connectivity.sp kernel_louvain.m_axi_gmem4:HBM[8]
                  --connectivity.sp kernel_louvain.m_axi_gmem5:HBM[10]
                  --connectivity.sp kernel_louvain.m_axi_gmem6:HBM[12]
                  --connectivity.sp kernel_louvain.m_axi_gmem7:HBM[14]
                  --connectivity.sp kernel_louvain.m_axi_gmem8:HBM[16]
                  --connectivity.sp kernel_louvain.m_axi_gmem9:HBM[18]
                  --connectivity.sp kernel_louvain.m_axi_gmem10:HBM[20]
                  --connectivity.sp kernel_louvain.m_axi_gmem11:HBM[22]
                  --connectivity.sp kernel_louvain.m_axi_gmem12:HBM[24]
                  --connectivity.sp kernel_louvain.m_axi_gmem13:HBM[26]
                  --connectivity.sp kernel_louvain.m_axi_gmem14:HBM[27]
                  --connectivity.sp kernel_louvain.m_axi_gmem15:HBM[28:29]
                  --connectivity.sp kernel_louvain.m_axi_gmem16:HBM[7]
                  --connectivity.sp kernel_louvain.m_axi_gmem17:HBM[9]
                  --include /proj/gdba/ywu/ghe/graphanalytics-debug/L2/include
                  --include /proj/gdba/ywu/ghe/graphanalytics-debug/../database/L1/include/hw
                  --include /proj/gdba/ywu/ghe/graphanalytics-debug/../quantitative_finance/L1/include
                  --include /proj/gdba/ywu/ghe/graphanalytics-debug/../utils/L1/include
                  --include /proj/gdba/ywu/ghe/graphanalytics-debug/L2/include
                  --include /proj/gdba/ywu/ghe/graphanalytics-debug/L2/include/hw
                  --include /proj/gdba/ywu/ghe/graphanalytics-debug/../utils/L1/include
                  --include /proj/gdba/ywu/ghe/graphanalytics-debug/L2/louvainmod_renum_kernel
                  --input_files _x_temp.hw.xilinx_u55c_gen3x16_xdma_1_202110_1/kernel_louvain.xo
                  --jobs 8
                  --kernel_frequency 300
                  --link
                  --optimize 2
                  --output build_dir.hw.xilinx_u55c_gen3x16_xdma_1_202110_1/kernel_louvain.xclbin
                  --platform /proj/xbuilds/2021.1_released/xbb/dsadev/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_1_202110_1/xilinx_u55c_gen3x16_xdma_1_202110_1.xpfm
                  --report_dir /proj/gdba/ywu/ghe/graphanalytics-debug/L2/louvainmod_renum_kernel/reports/_build.hw.xilinx_u55c_gen3x16_xdma_1_202110_1/kernel_louvain
                  --report_level 0
                  --save-temps
                  --target hw
                  --temp_dir build_dir.hw.xilinx_u55c_gen3x16_xdma_1_202110_1 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
