Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Apr 21 08:54:39 2020
| Host         : threadripper00 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.111        0.000                      0                 5734        0.028        0.000                      0                 5611        0.838        0.000                       0                  2416  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0    {0.000 1.818}        3.636           275.000         
  clkfbout_design_1_clk_wiz_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             2.861        0.000                      0                 1671        0.028        0.000                      0                 1671        4.020        0.000                       0                   923  
design_1_i/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0          0.111        0.000                      0                 3816        0.122        0.000                      0                 3816        0.838        0.000                       0                  1489  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0  clk_fpga_0                        28.453        0.000                      0                   72                                                                        
clk_fpga_0                   clk_out1_design_1_clk_wiz_0        8.987        0.000                      0                   51                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_design_1_clk_wiz_0  clk_out1_design_1_clk_wiz_0        0.627        0.000                      0                  124        0.479        0.000                      0                  124  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 2.533ns (37.765%)  route 4.174ns (62.235%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.845     3.139    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.254     4.911    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.150     5.061 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.132     6.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X42Y97         LUT5 (Prop_lut5_I1_O)        0.340     6.533 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=20, routed)          0.986     7.519    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X41Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.847 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.379 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.379    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.713 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.802     9.515    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X40Y93         LUT3 (Prop_lut3_I0_O)        0.331     9.846 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.846    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X40Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.479    12.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X40Y93         FDRE (Setup_fdre_C_D)        0.075    12.708    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 2.515ns (37.550%)  route 4.183ns (62.450%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.845     3.139    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.254     4.911    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.150     5.061 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.132     6.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X42Y97         LUT5 (Prop_lut5_I1_O)        0.340     6.533 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=20, routed)          0.986     7.519    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X41Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.847 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.379 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.379    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.692 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.811     9.503    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X40Y93         LUT3 (Prop_lut3_I0_O)        0.334     9.837 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.837    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X40Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.479    12.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X40Y93         FDRE (Setup_fdre_C_D)        0.075    12.708    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 2.409ns (39.266%)  route 3.726ns (60.734%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.845     3.139    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.254     4.911    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.150     5.061 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.132     6.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X42Y97         LUT5 (Prop_lut5_I1_O)        0.340     6.533 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=20, routed)          0.986     7.519    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X41Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.847 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.379 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.379    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.618 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.354     8.972    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X40Y93         LUT3 (Prop_lut3_I0_O)        0.302     9.274 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.274    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X40Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.479    12.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X40Y93         FDRE (Setup_fdre_C_D)        0.032    12.665    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 2.389ns (39.086%)  route 3.723ns (60.914%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.845     3.139    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.254     4.911    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.150     5.061 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.132     6.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X42Y97         LUT5 (Prop_lut5_I1_O)        0.340     6.533 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=20, routed)          0.986     7.519    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X41Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.847 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.379 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.379    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.601 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.351     8.952    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X40Y93         LUT3 (Prop_lut3_I0_O)        0.299     9.251 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.251    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X40Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.479    12.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X40Y93         FDRE (Setup_fdre_C_D)        0.031    12.664    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  3.412    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 2.248ns (37.196%)  route 3.796ns (62.804%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.845     3.139    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.254     4.911    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.150     5.061 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.132     6.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X42Y97         LUT5 (Prop_lut5_I1_O)        0.340     6.533 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=20, routed)          0.986     7.519    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X41Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.847 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.453 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.423     8.877    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X40Y93         LUT3 (Prop_lut3_I0_O)        0.306     9.183 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.183    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X40Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.479    12.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X40Y93         FDRE (Setup_fdre_C_D)        0.031    12.664    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.364ns (24.297%)  route 4.250ns (75.703%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.845     3.139    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.254     4.911    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.150     5.061 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.132     6.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X42Y97         LUT5 (Prop_lut5_I1_O)        0.340     6.533 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=20, routed)          1.350     7.883    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.356     8.239 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1/O
                         net (fo=8, routed)           0.513     8.753    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0
    SLICE_X38Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.478    12.657    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X38Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X38Y92         FDRE (Setup_fdre_C_CE)      -0.371    12.261    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.261    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.364ns (24.297%)  route 4.250ns (75.703%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.845     3.139    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.254     4.911    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.150     5.061 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.132     6.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X42Y97         LUT5 (Prop_lut5_I1_O)        0.340     6.533 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=20, routed)          1.350     7.883    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.356     8.239 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1/O
                         net (fo=8, routed)           0.513     8.753    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0
    SLICE_X38Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.478    12.657    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X38Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X38Y92         FDRE (Setup_fdre_C_CE)      -0.371    12.261    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.261    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.166ns (20.750%)  route 4.453ns (79.250%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.845     3.139    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.254     4.911    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.150     5.061 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.132     6.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X42Y97         LUT5 (Prop_lut5_I3_O)        0.348     6.541 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.600     7.142    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X43Y95         LUT2 (Prop_lut2_I0_O)        0.150     7.292 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=44, routed)          1.467     8.758    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.522    12.701    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X27Y99         FDRE (Setup_fdre_C_CE)      -0.407    12.269    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.166ns (20.750%)  route 4.453ns (79.250%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.845     3.139    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.254     4.911    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.150     5.061 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.132     6.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X42Y97         LUT5 (Prop_lut5_I3_O)        0.348     6.541 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.600     7.142    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X43Y95         LUT2 (Prop_lut2_I0_O)        0.150     7.292 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=44, routed)          1.467     8.758    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.522    12.701    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X27Y99         FDRE (Setup_fdre_C_CE)      -0.407    12.269    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.166ns (20.750%)  route 4.453ns (79.250%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.845     3.139    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.254     4.911    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.150     5.061 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.132     6.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X42Y97         LUT5 (Prop_lut5_I3_O)        0.348     6.541 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.600     7.142    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X43Y95         LUT2 (Prop_lut2_I0_O)        0.150     7.292 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=44, routed)          1.467     8.758    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.522    12.701    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X27Y99         FDRE (Setup_fdre_C_CE)      -0.407    12.269    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  3.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.918%)  route 0.227ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.227     1.368    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.462%)  route 0.174ns (51.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.174     1.315    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X34Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.274    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.430%)  route 0.199ns (58.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.639     0.975    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.199     1.315    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X38Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.272    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.430%)  route 0.199ns (58.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.639     0.975    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.199     1.315    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X36Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X36Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.272    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.446%)  route 0.175ns (51.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.175     1.316    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X34Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.266    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.112     1.164    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.425%)  route 0.144ns (43.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.144     1.277    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X27Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.322 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.322    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.091     1.266    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.546%)  route 0.176ns (55.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.176     1.309    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[26]
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.070     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.332%)  route 0.217ns (60.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.639     0.975    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.217     1.333    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X38Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.265    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.138%)  route 0.199ns (54.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.199     1.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.271    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y101   design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y101   design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y101   design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y101   design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y105   design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_ready_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y105   design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/src_send_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz/inst/clk_in1
  To Clock:  design_1_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.838ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg18_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_out1_design_1_clk_wiz_0 rise@3.636ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.766ns (24.132%)  route 2.408ns (75.868%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 5.286 - 3.636 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.827     1.830    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y125        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.518     2.348 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=8, routed)           0.881     3.229    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/S_AXI_WREADY
    SLICE_X36Y124        LUT5 (Prop_lut5_I3_O)        0.124     3.353 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=64, routed)          0.903     4.256    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I3_O)        0.124     4.380 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg18[31]_i_1/O
                         net (fo=8, routed)           0.625     5.004    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0
    SLICE_X35Y131        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg18_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.636 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.612     5.249    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.823 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.548    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.639 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.647     5.286    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y131        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg18_reg[24]/C
                         clock pessimism              0.132     5.418    
                         clock uncertainty           -0.098     5.320    
    SLICE_X35Y131        FDRE (Setup_fdre_C_CE)      -0.205     5.115    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg18_reg[24]
  -------------------------------------------------------------------
                         required time                          5.115    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg18_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_out1_design_1_clk_wiz_0 rise@3.636ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.766ns (24.132%)  route 2.408ns (75.868%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 5.286 - 3.636 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.827     1.830    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y125        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.518     2.348 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=8, routed)           0.881     3.229    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/S_AXI_WREADY
    SLICE_X36Y124        LUT5 (Prop_lut5_I3_O)        0.124     3.353 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=64, routed)          0.903     4.256    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I3_O)        0.124     4.380 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg18[31]_i_1/O
                         net (fo=8, routed)           0.625     5.004    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0
    SLICE_X35Y131        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg18_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.636 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.612     5.249    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.823 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.548    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.639 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.647     5.286    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y131        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg18_reg[25]/C
                         clock pessimism              0.132     5.418    
                         clock uncertainty           -0.098     5.320    
    SLICE_X35Y131        FDRE (Setup_fdre_C_CE)      -0.205     5.115    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg18_reg[25]
  -------------------------------------------------------------------
                         required time                          5.115    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg30_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_out1_design_1_clk_wiz_0 rise@3.636ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.766ns (24.368%)  route 2.377ns (75.632%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 5.283 - 3.636 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.827     1.830    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y125        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.518     2.348 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=8, routed)           0.881     3.229    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/S_AXI_WREADY
    SLICE_X36Y124        LUT5 (Prop_lut5_I3_O)        0.124     3.353 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=64, routed)          0.689     4.042    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X36Y127        LUT6 (Prop_lut6_I3_O)        0.124     4.166 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg30[15]_i_1/O
                         net (fo=8, routed)           0.808     4.973    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0
    SLICE_X47Y129        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg30_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.636 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.612     5.249    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.823 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.548    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.639 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.644     5.283    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y129        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg30_reg[14]/C
                         clock pessimism              0.132     5.415    
                         clock uncertainty           -0.098     5.317    
    SLICE_X47Y129        FDRE (Setup_fdre_C_CE)      -0.205     5.112    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg30_reg[14]
  -------------------------------------------------------------------
                         required time                          5.112    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg30_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_out1_design_1_clk_wiz_0 rise@3.636ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.766ns (24.368%)  route 2.377ns (75.632%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 5.283 - 3.636 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.827     1.830    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y125        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.518     2.348 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=8, routed)           0.881     3.229    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/S_AXI_WREADY
    SLICE_X36Y124        LUT5 (Prop_lut5_I3_O)        0.124     3.353 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=64, routed)          0.689     4.042    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X36Y127        LUT6 (Prop_lut6_I3_O)        0.124     4.166 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg30[15]_i_1/O
                         net (fo=8, routed)           0.808     4.973    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0
    SLICE_X47Y129        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg30_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.636 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.612     5.249    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.823 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.548    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.639 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.644     5.283    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y129        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg30_reg[15]/C
                         clock pessimism              0.132     5.415    
                         clock uncertainty           -0.098     5.317    
    SLICE_X47Y129        FDRE (Setup_fdre_C_CE)      -0.205     5.112    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg30_reg[15]
  -------------------------------------------------------------------
                         required time                          5.112    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_out1_design_1_clk_wiz_0 rise@3.636ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.918%)  route 2.437ns (76.082%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 5.324 - 3.636 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.827     1.830    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y125        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.518     2.348 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=8, routed)           0.861     3.209    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/S_AXI_WREADY
    SLICE_X36Y126        LUT5 (Prop_lut5_I3_O)        0.124     3.333 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=64, routed)          1.076     4.410    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I3_O)        0.124     4.534 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.499     5.033    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X30Y124        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.636 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.612     5.249    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.823 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.548    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.639 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.685     5.324    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y124        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                         clock pessimism              0.132     5.456    
                         clock uncertainty           -0.098     5.358    
    SLICE_X30Y124        FDRE (Setup_fdre_C_CE)      -0.169     5.189    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[16]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_out1_design_1_clk_wiz_0 rise@3.636ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.918%)  route 2.437ns (76.082%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 5.324 - 3.636 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.827     1.830    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y125        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.518     2.348 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=8, routed)           0.861     3.209    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/S_AXI_WREADY
    SLICE_X36Y126        LUT5 (Prop_lut5_I3_O)        0.124     3.333 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=64, routed)          1.076     4.410    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I3_O)        0.124     4.534 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.499     5.033    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X30Y124        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.636 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.612     5.249    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.823 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.548    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.639 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.685     5.324    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y124        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
                         clock pessimism              0.132     5.456    
                         clock uncertainty           -0.098     5.358    
    SLICE_X30Y124        FDRE (Setup_fdre_C_CE)      -0.169     5.189    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[17]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_out1_design_1_clk_wiz_0 rise@3.636ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.918%)  route 2.437ns (76.082%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 5.324 - 3.636 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.827     1.830    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y125        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.518     2.348 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=8, routed)           0.861     3.209    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/S_AXI_WREADY
    SLICE_X36Y126        LUT5 (Prop_lut5_I3_O)        0.124     3.333 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=64, routed)          1.076     4.410    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I3_O)        0.124     4.534 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.499     5.033    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X30Y124        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.636 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.612     5.249    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.823 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.548    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.639 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.685     5.324    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y124        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[18]/C
                         clock pessimism              0.132     5.456    
                         clock uncertainty           -0.098     5.358    
    SLICE_X30Y124        FDRE (Setup_fdre_C_CE)      -0.169     5.189    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[18]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_out1_design_1_clk_wiz_0 rise@3.636ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.918%)  route 2.437ns (76.082%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 5.324 - 3.636 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.827     1.830    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y125        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.518     2.348 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=8, routed)           0.861     3.209    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/S_AXI_WREADY
    SLICE_X36Y126        LUT5 (Prop_lut5_I3_O)        0.124     3.333 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=64, routed)          1.076     4.410    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I3_O)        0.124     4.534 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.499     5.033    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X30Y124        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.636 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.612     5.249    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.823 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.548    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.639 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.685     5.324    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y124        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[19]/C
                         clock pessimism              0.132     5.456    
                         clock uncertainty           -0.098     5.358    
    SLICE_X30Y124        FDRE (Setup_fdre_C_CE)      -0.169     5.189    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[19]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_out1_design_1_clk_wiz_0 rise@3.636ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.918%)  route 2.437ns (76.082%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 5.324 - 3.636 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.827     1.830    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y125        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.518     2.348 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=8, routed)           0.861     3.209    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/S_AXI_WREADY
    SLICE_X36Y126        LUT5 (Prop_lut5_I3_O)        0.124     3.333 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=64, routed)          1.076     4.410    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I3_O)        0.124     4.534 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.499     5.033    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X30Y124        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.636 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.612     5.249    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.823 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.548    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.639 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.685     5.324    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y124        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[20]/C
                         clock pessimism              0.132     5.456    
                         clock uncertainty           -0.098     5.358    
    SLICE_X30Y124        FDRE (Setup_fdre_C_CE)      -0.169     5.189    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[20]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_out1_design_1_clk_wiz_0 rise@3.636ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.766ns (23.918%)  route 2.437ns (76.082%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 5.324 - 3.636 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.827     1.830    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y125        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.518     2.348 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=8, routed)           0.861     3.209    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/S_AXI_WREADY
    SLICE_X36Y126        LUT5 (Prop_lut5_I3_O)        0.124     3.333 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1[31]_i_2/O
                         net (fo=64, routed)          1.076     4.410    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I3_O)        0.124     4.534 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.499     5.033    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X30Y124        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.636 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.612     5.249    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.823 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.548    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.639 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.685     5.324    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y124        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[21]/C
                         clock pessimism              0.132     5.456    
                         clock uncertainty           -0.098     5.358    
    SLICE_X30Y124        FDRE (Setup_fdre_C_CE)      -0.169     5.189    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg3_reg[21]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  0.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.656     0.658    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X31Y113        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141     0.799 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.855    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X31Y113        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.927     0.929    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X31Y113        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.271     0.658    
    SLICE_X31Y113        FDRE (Hold_fdre_C_D)         0.075     0.733    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.657     0.659    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X27Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.141     0.800 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.856    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X27Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.931     0.933    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X27Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.274     0.659    
    SLICE_X27Y105        FDRE (Hold_fdre_C_D)         0.075     0.734    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.554     0.556    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y82         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.753    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X33Y82         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.819     0.821    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y82         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.265     0.556    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.075     0.631    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.638     0.640    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X35Y113        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y113        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.837    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X35Y113        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.908     0.910    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X35Y113        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.270     0.640    
    SLICE_X35Y113        FDRE (Hold_fdre_C_D)         0.075     0.715    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.659     0.661    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X31Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.858    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X31Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.931     0.933    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X31Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.272     0.661    
    SLICE_X31Y107        FDRE (Hold_fdre_C_D)         0.075     0.736    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.659     0.661    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X28Y108        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065     0.867    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X28Y108        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.931     0.933    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X28Y108        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.272     0.661    
    SLICE_X28Y108        FDRE (Hold_fdre_C_D)         0.075     0.736    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.659     0.661    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X28Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065     0.867    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X28Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.931     0.933    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X28Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.272     0.661    
    SLICE_X28Y107        FDRE (Hold_fdre_C_D)         0.075     0.736    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.640     0.642    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y110        FDRE                                         r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.116     0.899    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[30]
    SLICE_X33Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.911     0.913    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X33Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/C
                         clock pessimism             -0.238     0.675    
    SLICE_X33Y110        FDRE (Hold_fdre_C_D)         0.076     0.751    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.640     0.642    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y110        FDRE                                         r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y110        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.116     0.899    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[28]
    SLICE_X33Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.911     0.913    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X33Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
                         clock pessimism             -0.238     0.675    
    SLICE_X33Y110        FDRE (Hold_fdre_C_D)         0.075     0.750    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.554     0.556    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y82         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.099     0.796    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_2_in3_in
    SLICE_X34Y82         LUT5 (Prop_lut5_I2_O)        0.045     0.841 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     0.841    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X34Y82         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.819     0.821    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.252     0.569    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.120     0.689    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 1.818 }
Period(ns):         3.636
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.636       1.481      BUFGCTRL_X0Y0    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.636       2.387      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         3.636       2.636      SLICE_X29Y109    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         3.636       2.636      SLICE_X36Y112    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         3.636       2.636      SLICE_X41Y110    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDSE/C              n/a            1.000         3.636       2.636      SLICE_X37Y112    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         3.636       2.636      SLICE_X41Y110    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDSE/C              n/a            1.000         3.636       2.636      SLICE_X37Y112    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         3.636       2.636      SLICE_X35Y111    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         3.636       2.636      SLICE_X36Y112    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.636       209.724    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.818       0.838      SLICE_X34Y81     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.818       0.838      SLICE_X34Y81     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X40Y126    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg11_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X40Y126    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg11_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X32Y131    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg18_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X32Y131    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg18_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X32Y131    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg18_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X32Y131    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg18_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X42Y123    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg18_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X32Y131    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg18_reg[30]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.818       0.838      SLICE_X34Y81     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.818       0.838      SLICE_X34Y81     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         1.818       1.318      SLICE_X29Y109    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/aw_en_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         1.818       1.318      SLICE_X36Y112    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         1.818       1.318      SLICE_X37Y112    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         1.818       1.318      SLICE_X37Y112    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         1.818       1.318      SLICE_X36Y112    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X30Y110    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_arready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X29Y109    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_awready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.818       1.318      SLICE_X29Y109    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_bvalid_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       28.453ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.453ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.442ns  (logic 0.456ns (31.627%)  route 0.986ns (68.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.986     1.442    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[21]
    SLICE_X37Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X37Y110        FDRE (Setup_fdre_C_D)       -0.105    29.895    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                 28.453    

Slack (MET) :             28.491ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.251ns  (logic 0.478ns (38.221%)  route 0.773ns (61.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.773     1.251    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[22]
    SLICE_X35Y112        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X35Y112        FDRE (Setup_fdre_C_D)       -0.258    29.742    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         29.742    
                         arrival time                          -1.251    
  -------------------------------------------------------------------
                         slack                                 28.491    

Slack (MET) :             28.525ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.417ns  (logic 0.518ns (36.545%)  route 0.899ns (63.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.899     1.417    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[5]
    SLICE_X43Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X43Y101        FDRE (Setup_fdre_C_D)       -0.058    29.942    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         29.942    
                         arrival time                          -1.417    
  -------------------------------------------------------------------
                         slack                                 28.525    

Slack (MET) :             28.525ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.394ns  (logic 0.456ns (32.708%)  route 0.938ns (67.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]/C
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.938     1.394    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[33]
    SLICE_X43Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X43Y101        FDRE (Setup_fdre_C_D)       -0.081    29.919    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         29.919    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                 28.525    

Slack (MET) :             28.538ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.434ns  (logic 0.456ns (31.799%)  route 0.978ns (68.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]/C
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.978     1.434    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[32]
    SLICE_X42Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X42Y100        FDRE (Setup_fdre_C_D)       -0.028    29.972    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                         29.972    
                         arrival time                          -1.434    
  -------------------------------------------------------------------
                         slack                                 28.538    

Slack (MET) :             28.566ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.196ns  (logic 0.478ns (39.953%)  route 0.718ns (60.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.718     1.196    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[21]
    SLICE_X35Y112        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X35Y112        FDRE (Setup_fdre_C_D)       -0.238    29.762    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         29.762    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                 28.566    

Slack (MET) :             28.570ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.327ns  (logic 0.456ns (34.366%)  route 0.871ns (65.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.871     1.327    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[17]
    SLICE_X37Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X37Y107        FDRE (Setup_fdre_C_D)       -0.103    29.897    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         29.897    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                 28.570    

Slack (MET) :             28.584ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.228ns  (logic 0.419ns (34.112%)  route 0.809ns (65.888%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.809     1.228    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[29]
    SLICE_X32Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X32Y110        FDRE (Setup_fdre_C_D)       -0.188    29.812    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         29.812    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                 28.584    

Slack (MET) :             28.594ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.150ns  (logic 0.419ns (36.429%)  route 0.731ns (63.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=2, routed)           0.731     1.150    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X29Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X29Y102        FDRE (Setup_fdre_C_D)       -0.256    29.744    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         29.744    
                         arrival time                          -1.150    
  -------------------------------------------------------------------
                         slack                                 28.594    

Slack (MET) :             28.641ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.359%)  route 0.798ns (63.641%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/C
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/Q
                         net (fo=1, routed)           0.798     1.254    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[16]
    SLICE_X37Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X37Y107        FDRE (Setup_fdre_C_D)       -0.105    29.895    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                 28.641    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.987ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.987ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.908ns  (MaxDelay Path 10.908ns)
  Data Path Delay:        1.706ns  (logic 0.419ns (24.562%)  route 1.287ns (75.438%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.908ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           1.287     1.706    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[7]
    SLICE_X35Y114        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.908    10.908    
    SLICE_X35Y114        FDRE (Setup_fdre_C_D)       -0.215    10.693    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         10.693    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                  8.987    

Slack (MET) :             9.023ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.908ns  (MaxDelay Path 10.908ns)
  Data Path Delay:        1.827ns  (logic 0.456ns (24.955%)  route 1.371ns (75.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.908ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]/C
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]/Q
                         net (fo=1, routed)           1.371     1.827    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[35]
    SLICE_X43Y129        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.908    10.908    
    SLICE_X43Y129        FDRE (Setup_fdre_C_D)       -0.058    10.850    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]
  -------------------------------------------------------------------
                         required time                         10.850    
                         arrival time                          -1.827    
  -------------------------------------------------------------------
                         slack                                  9.023    

Slack (MET) :             9.099ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.908ns  (MaxDelay Path 10.908ns)
  Data Path Delay:        1.591ns  (logic 0.478ns (30.052%)  route 1.113ns (69.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.908ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           1.113     1.591    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[2]
    SLICE_X33Y114        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.908    10.908    
    SLICE_X33Y114        FDRE (Setup_fdre_C_D)       -0.218    10.690    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         10.690    
                         arrival time                          -1.591    
  -------------------------------------------------------------------
                         slack                                  9.099    

Slack (MET) :             9.142ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.908ns  (MaxDelay Path 10.908ns)
  Data Path Delay:        1.704ns  (logic 0.456ns (26.762%)  route 1.248ns (73.238%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.908ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           1.248     1.704    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[3]
    SLICE_X33Y114        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.908    10.908    
    SLICE_X33Y114        FDRE (Setup_fdre_C_D)       -0.062    10.846    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         10.846    
                         arrival time                          -1.704    
  -------------------------------------------------------------------
                         slack                                  9.142    

Slack (MET) :             9.153ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.908ns  (MaxDelay Path 10.908ns)
  Data Path Delay:        1.712ns  (logic 0.456ns (26.637%)  route 1.256ns (73.363%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.908ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           1.256     1.712    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[4]
    SLICE_X33Y114        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.908    10.908    
    SLICE_X33Y114        FDRE (Setup_fdre_C_D)       -0.043    10.865    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         10.865    
                         arrival time                          -1.712    
  -------------------------------------------------------------------
                         slack                                  9.153    

Slack (MET) :             9.157ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.908ns  (MaxDelay Path 10.908ns)
  Data Path Delay:        1.656ns  (logic 0.456ns (27.544%)  route 1.200ns (72.456%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.908ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/C
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           1.200     1.656    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[20]
    SLICE_X33Y114        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.908    10.908    
    SLICE_X33Y114        FDRE (Setup_fdre_C_D)       -0.095    10.813    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -1.656    
  -------------------------------------------------------------------
                         slack                                  9.157    

Slack (MET) :             9.162ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.908ns  (MaxDelay Path 10.908ns)
  Data Path Delay:        1.534ns  (logic 0.478ns (31.157%)  route 1.056ns (68.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.908ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           1.056     1.534    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[6]
    SLICE_X33Y114        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.908    10.908    
    SLICE_X33Y114        FDRE (Setup_fdre_C_D)       -0.212    10.696    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         10.696    
                         arrival time                          -1.534    
  -------------------------------------------------------------------
                         slack                                  9.162    

Slack (MET) :             9.169ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.908ns  (MaxDelay Path 10.908ns)
  Data Path Delay:        1.647ns  (logic 0.518ns (31.445%)  route 1.129ns (68.555%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.908ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           1.129     1.647    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[17]
    SLICE_X35Y114        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.908    10.908    
    SLICE_X35Y114        FDRE (Setup_fdre_C_D)       -0.092    10.816    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         10.816    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                  9.169    

Slack (MET) :             9.216ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.908ns  (MaxDelay Path 10.908ns)
  Data Path Delay:        1.502ns  (logic 0.478ns (31.819%)  route 1.024ns (68.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.908ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/C
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           1.024     1.502    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[31]
    SLICE_X34Y113        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.908    10.908    
    SLICE_X34Y113        FDRE (Setup_fdre_C_D)       -0.190    10.718    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         10.718    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  9.216    

Slack (MET) :             9.253ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.908ns  (MaxDelay Path 10.908ns)
  Data Path Delay:        1.625ns  (logic 0.518ns (31.882%)  route 1.107ns (68.118%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.908ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           1.107     1.625    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[30]
    SLICE_X34Y114        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.908    10.908    
    SLICE_X34Y114        FDRE (Setup_fdre_C_D)       -0.030    10.878    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         10.878    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                  9.253    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_out1_design_1_clk_wiz_0 rise@3.636ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.456ns (18.562%)  route 2.001ns (81.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 5.292 - 3.636 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.835     1.838    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.456     2.294 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         2.001     4.295    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X40Y111        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.636 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.612     5.249    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.823 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.548    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.639 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.653     5.292    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X40Y111        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[12]/C
                         clock pessimism              0.132     5.424    
                         clock uncertainty           -0.098     5.326    
    SLICE_X40Y111        FDCE (Recov_fdce_C_CLR)     -0.405     4.921    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[12]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_out1_design_1_clk_wiz_0 rise@3.636ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.456ns (18.562%)  route 2.001ns (81.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 5.292 - 3.636 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.835     1.838    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.456     2.294 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         2.001     4.295    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X40Y111        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.636 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.612     5.249    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.823 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.548    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.639 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.653     5.292    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X40Y111        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[14]/C
                         clock pessimism              0.132     5.424    
                         clock uncertainty           -0.098     5.326    
    SLICE_X40Y111        FDCE (Recov_fdce_C_CLR)     -0.405     4.921    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[14]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_out1_design_1_clk_wiz_0 rise@3.636ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.456ns (18.562%)  route 2.001ns (81.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 5.292 - 3.636 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.835     1.838    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.456     2.294 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         2.001     4.295    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X40Y111        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.636 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.612     5.249    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.823 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.548    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.639 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.653     5.292    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X40Y111        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[15]/C
                         clock pessimism              0.132     5.424    
                         clock uncertainty           -0.098     5.326    
    SLICE_X40Y111        FDCE (Recov_fdce_C_CLR)     -0.405     4.921    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[15]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_out1_design_1_clk_wiz_0 rise@3.636ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.456ns (20.965%)  route 1.719ns (79.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 5.294 - 3.636 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.835     1.838    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.456     2.294 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         1.719     4.013    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X40Y108        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.636 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.612     5.249    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.823 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.548    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.639 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.655     5.294    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X40Y108        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[11]/C
                         clock pessimism              0.132     5.426    
                         clock uncertainty           -0.098     5.328    
    SLICE_X40Y108        FDCE (Recov_fdce_C_CLR)     -0.405     4.923    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[11]
  -------------------------------------------------------------------
                         required time                          4.923    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_out1_design_1_clk_wiz_0 rise@3.636ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.456ns (22.859%)  route 1.539ns (77.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 5.293 - 3.636 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.835     1.838    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.456     2.294 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         1.539     3.833    design_1_i/BohSME_export_0/U0/BohSME/instr1/RST
    SLICE_X39Y110        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.636 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.612     5.249    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.823 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.548    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.639 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.654     5.293    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X39Y110        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[16]/C
                         clock pessimism              0.166     5.459    
                         clock uncertainty           -0.098     5.361    
    SLICE_X39Y110        FDCE (Recov_fdce_C_CLR)     -0.405     4.956    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[16]
  -------------------------------------------------------------------
                         required time                          4.956    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_out1_design_1_clk_wiz_0 rise@3.636ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.456ns (22.859%)  route 1.539ns (77.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 5.293 - 3.636 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.835     1.838    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.456     2.294 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         1.539     3.833    design_1_i/BohSME_export_0/U0/BohSME/instr1/RST
    SLICE_X39Y110        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.636 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.612     5.249    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.823 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.548    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.639 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.654     5.293    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X39Y110        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[17]/C
                         clock pessimism              0.166     5.459    
                         clock uncertainty           -0.098     5.361    
    SLICE_X39Y110        FDCE (Recov_fdce_C_CLR)     -0.405     4.956    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[17]
  -------------------------------------------------------------------
                         required time                          4.956    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_out1_design_1_clk_wiz_0 rise@3.636ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.456ns (22.859%)  route 1.539ns (77.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 5.293 - 3.636 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.835     1.838    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.456     2.294 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         1.539     3.833    design_1_i/BohSME_export_0/U0/BohSME/instr1/RST
    SLICE_X39Y110        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.636 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.612     5.249    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.823 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.548    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.639 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.654     5.293    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X39Y110        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[18]/C
                         clock pessimism              0.166     5.459    
                         clock uncertainty           -0.098     5.361    
    SLICE_X39Y110        FDCE (Recov_fdce_C_CLR)     -0.405     4.956    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[18]
  -------------------------------------------------------------------
                         required time                          4.956    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_out1_design_1_clk_wiz_0 rise@3.636ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.456ns (22.859%)  route 1.539ns (77.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 5.293 - 3.636 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.835     1.838    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.456     2.294 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         1.539     3.833    design_1_i/BohSME_export_0/U0/BohSME/instr1/RST
    SLICE_X39Y110        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.636 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.612     5.249    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.823 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.548    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.639 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.654     5.293    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X39Y110        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[19]/C
                         clock pessimism              0.166     5.459    
                         clock uncertainty           -0.098     5.361    
    SLICE_X39Y110        FDCE (Recov_fdce_C_CLR)     -0.405     4.956    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[19]
  -------------------------------------------------------------------
                         required time                          4.956    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeatera0l2/a0l2_val_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_out1_design_1_clk_wiz_0 rise@3.636ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.456ns (22.859%)  route 1.539ns (77.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 5.293 - 3.636 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.835     1.838    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.456     2.294 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         1.539     3.833    design_1_i/BohSME_export_0/U0/BohSME/repeatera0l2/RST
    SLICE_X38Y110        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/repeatera0l2/a0l2_val_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.636 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.612     5.249    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.823 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.548    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.639 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.654     5.293    design_1_i/BohSME_export_0/U0/BohSME/repeatera0l2/CLK
    SLICE_X38Y110        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeatera0l2/a0l2_val_reg[17]/C
                         clock pessimism              0.166     5.459    
                         clock uncertainty           -0.098     5.361    
    SLICE_X38Y110        FDCE (Recov_fdce_C_CLR)     -0.361     5.000    design_1_i/BohSME_export_0/U0/BohSME/repeatera0l2/a0l2_val_reg[17]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeatera0l2/a0l2_val_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.636ns  (clk_out1_design_1_clk_wiz_0 rise@3.636ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.456ns (22.859%)  route 1.539ns (77.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 5.293 - 3.636 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.835     1.838    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.456     2.294 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         1.539     3.833    design_1_i/BohSME_export_0/U0/BohSME/repeatera0l2/RST
    SLICE_X38Y110        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/repeatera0l2/a0l2_val_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      3.636     3.636 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.636 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         1.612     5.249    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.823 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.548    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.639 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        1.654     5.293    design_1_i/BohSME_export_0/U0/BohSME/repeatera0l2/CLK
    SLICE_X38Y110        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeatera0l2/a0l2_val_reg[18]/C
                         clock pessimism              0.166     5.459    
                         clock uncertainty           -0.098     5.361    
    SLICE_X38Y110        FDCE (Recov_fdce_C_CLR)     -0.361     5.000    design_1_i/BohSME_export_0/U0/BohSME/repeatera0l2/a0l2_val_reg[18]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                  1.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.767%)  route 0.289ns (67.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.632     0.634    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.141     0.775 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         0.289     1.064    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X38Y115        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.906     0.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X38Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[28]/C
                         clock pessimism             -0.256     0.652    
    SLICE_X38Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.585    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.767%)  route 0.289ns (67.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.632     0.634    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.141     0.775 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         0.289     1.064    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X38Y115        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.906     0.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X38Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[29]/C
                         clock pessimism             -0.256     0.652    
    SLICE_X38Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.585    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.767%)  route 0.289ns (67.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.632     0.634    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.141     0.775 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         0.289     1.064    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X38Y115        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.906     0.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X38Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[30]/C
                         clock pessimism             -0.256     0.652    
    SLICE_X38Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.585    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.767%)  route 0.289ns (67.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.632     0.634    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.141     0.775 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         0.289     1.064    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X38Y115        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.906     0.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X38Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[31]/C
                         clock pessimism             -0.256     0.652    
    SLICE_X38Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.585    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.767%)  route 0.289ns (67.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.632     0.634    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.141     0.775 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         0.289     1.064    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X39Y115        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.906     0.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X39Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[19]/C
                         clock pessimism             -0.256     0.652    
    SLICE_X39Y115        FDCE (Remov_fdce_C_CLR)     -0.092     0.560    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.767%)  route 0.289ns (67.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.632     0.634    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.141     0.775 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         0.289     1.064    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X39Y115        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.906     0.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X39Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[21]/C
                         clock pessimism             -0.256     0.652    
    SLICE_X39Y115        FDCE (Remov_fdce_C_CLR)     -0.092     0.560    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.767%)  route 0.289ns (67.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.632     0.634    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.141     0.775 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         0.289     1.064    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X39Y115        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.906     0.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X39Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[25]/C
                         clock pessimism             -0.256     0.652    
    SLICE_X39Y115        FDCE (Remov_fdce_C_CLR)     -0.092     0.560    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.767%)  route 0.289ns (67.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.632     0.634    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.141     0.775 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         0.289     1.064    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X39Y115        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.906     0.908    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X39Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[26]/C
                         clock pessimism             -0.256     0.652    
    SLICE_X39Y115        FDCE (Remov_fdce_C_CLR)     -0.092     0.560    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.979%)  route 0.363ns (72.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.632     0.634    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.141     0.775 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         0.363     1.138    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X38Y114        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.907     0.909    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X38Y114        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[18]/C
                         clock pessimism             -0.256     0.653    
    SLICE_X38Y114        FDCE (Remov_fdce_C_CLR)     -0.067     0.586    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.586    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@1.818ns period=3.636ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.979%)  route 0.363ns (72.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.632     0.634    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.141     0.775 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         0.363     1.138    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X38Y114        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=924, routed)         0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1487, routed)        0.907     0.909    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X38Y114        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20]/C
                         clock pessimism             -0.256     0.653    
    SLICE_X38Y114        FDCE (Remov_fdce_C_CLR)     -0.067     0.586    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.586    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.552    





