timestamp=1696351032845

[~A]
LastVerilogToplevel=testbench_day5
ModifyID=1
Version=74
design.sv_testbench.sv=0*544*1022

[~MFT]
0=5|0work.mgf|1022|0
1=3|1work.mgf|1215|0
3=6|3work.mgf|1122|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c9216329db56cfb4cf61d556c6718e948ac3b

[day5]
A/day5=22|../design.sv|1|1*390
BinL64/day5=3*174
R=../design.sv|1
SLP=3*279
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|f23c43948b7c0a4c8d0a3c557ff85ce90cca361ce215130e199296c898b5757c

[testbench_day5]
A/testbench_day5=22|../testbench.sv|1|1*1215
BinL64/testbench_day5=3*380
R=../testbench.sv|1
SLP=3*1122
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|531db976bd1c37256c42b0035752a35f3212077bb15af31001718ad7ee470edf68a028e08fa1c2b91cadde5b73c332ad

[~U]
$root=12|0*0|
day5=12|0*182|
testbench_day5=12|0*367||0x10
