/*==============================================================================
 Copyright (c) 2018-2019 Qualcomm Technologies, Inc.
 All Rights Reserved.
 Confidential and Proprietary - Qualcomm Technologies, Inc.
==============================================================================*/
#ifndef TITAN480_IPE_H
#define TITAN480_IPE_H

/*----------------------------------------------------------------------
        Offset and Mask
----------------------------------------------------------------------*/

#define IPE_REGS_FIRST 0x0

#define IPE_REGS_LAST 0xa1fc

#define IPE_REGS_COUNT 0x83b

#define regIPE_IPE_0_CDM_HW_VERSION 0x0  /*register offset*/
#define IPE_IPE_0_CDM_HW_VERSION_REVISION_MASK 0xffff
#define IPE_IPE_0_CDM_HW_VERSION_REVISION_SHIFT 0x0
#define IPE_IPE_0_CDM_HW_VERSION_MINOR_VERSION_MASK 0xfff0000
#define IPE_IPE_0_CDM_HW_VERSION_MINOR_VERSION_SHIFT 0x10
#define IPE_IPE_0_CDM_HW_VERSION_MAJOR_VERSION_MASK 0xf0000000
#define IPE_IPE_0_CDM_HW_VERSION_MAJOR_VERSION_SHIFT 0x1c

#define regIPE_IPE_0_CDM_TITAN_VERSION 0x4  /*register offset*/
#define IPE_IPE_0_CDM_TITAN_VERSION_STEP_MASK 0xff
#define IPE_IPE_0_CDM_TITAN_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_CDM_TITAN_VERSION_TIER_MASK 0xff00
#define IPE_IPE_0_CDM_TITAN_VERSION_TIER_SHIFT 0x8
#define IPE_IPE_0_CDM_TITAN_VERSION_GENERATION_MASK 0xff0000
#define IPE_IPE_0_CDM_TITAN_VERSION_GENERATION_SHIFT 0x10
#define IPE_IPE_0_CDM_TITAN_VERSION_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_CDM_TITAN_VERSION_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_CDM_RST_CMD 0x10  /*register offset*/
#define IPE_IPE_0_CDM_RST_CMD_CORE_RST_STB_MASK 0x1
#define IPE_IPE_0_CDM_RST_CMD_CORE_RST_STB_SHIFT 0x0
#define IPE_IPE_0_CDM_RST_CMD_PERF_MON_RST_STB_MASK 0x2
#define IPE_IPE_0_CDM_RST_CMD_PERF_MON_RST_STB_SHIFT 0x1
#define IPE_IPE_0_CDM_RST_CMD_MISR_RST_STB_MASK 0x4
#define IPE_IPE_0_CDM_RST_CMD_MISR_RST_STB_SHIFT 0x2
#define IPE_IPE_0_CDM_RST_CMD_BL_FIFO_RST_STB_MASK 0x8
#define IPE_IPE_0_CDM_RST_CMD_BL_FIFO_RST_STB_SHIFT 0x3
#define IPE_IPE_0_CDM_RST_CMD_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_CDM_RST_CMD_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_CDM_CGC_CFG 0x14  /*register offset*/
#define IPE_IPE_0_CDM_CGC_CFG_CDM_CGC_OVERRIDE_MASK 0x1
#define IPE_IPE_0_CDM_CGC_CFG_CDM_CGC_OVERRIDE_SHIFT 0x0
#define IPE_IPE_0_CDM_CGC_CFG_AHB_CGC_OVERRIDE_MASK 0x2
#define IPE_IPE_0_CDM_CGC_CFG_AHB_CGC_OVERRIDE_SHIFT 0x1
#define IPE_IPE_0_CDM_CGC_CFG_RIF_CGC_OVERRIDE_MASK 0x4
#define IPE_IPE_0_CDM_CGC_CFG_RIF_CGC_OVERRIDE_SHIFT 0x2
#define IPE_IPE_0_CDM_CGC_CFG_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_CDM_CGC_CFG_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_CDM_CORE_CFG 0x18  /*register offset*/
#define IPE_IPE_0_CDM_CORE_CFG_AHB_BURST_LEN_MASK 0xf
#define IPE_IPE_0_CDM_CORE_CFG_AHB_BURST_LEN_SHIFT 0x0
#define IPE_IPE_0_CDM_CORE_CFG_AHB_BURST_EN_MASK 0x10
#define IPE_IPE_0_CDM_CORE_CFG_AHB_BURST_EN_SHIFT 0x4
#define IPE_IPE_0_CDM_CORE_CFG_UNUSED0_MASK 0xe0
#define IPE_IPE_0_CDM_CORE_CFG_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_CDM_CORE_CFG_AHB_STOP_ON_ERROR_MASK 0x100
#define IPE_IPE_0_CDM_CORE_CFG_AHB_STOP_ON_ERROR_SHIFT 0x8
#define IPE_IPE_0_CDM_CORE_CFG_UNUSED1_MASK 0xfffffe00
#define IPE_IPE_0_CDM_CORE_CFG_UNUSED1_SHIFT 0x9

#define regIPE_IPE_0_CDM_CORE_EN 0x1c  /*register offset*/
#define IPE_IPE_0_CDM_CORE_EN_CDM_EN_MASK 0x1
#define IPE_IPE_0_CDM_CORE_EN_CDM_EN_SHIFT 0x0
#define IPE_IPE_0_CDM_CORE_EN_CDM_PAUSE_MASK 0x2
#define IPE_IPE_0_CDM_CORE_EN_CDM_PAUSE_SHIFT 0x1
#define IPE_IPE_0_CDM_CORE_EN_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_CDM_CORE_EN_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_CDM_FE_CFG 0x20  /*register offset*/
#define IPE_IPE_0_CDM_FE_CFG_AXI_BURST_LEN_MASK 0xf
#define IPE_IPE_0_CDM_FE_CFG_AXI_BURST_LEN_SHIFT 0x0
#define IPE_IPE_0_CDM_FE_CFG_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_CDM_FE_CFG_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_CDM_FE_CFG_BUS_RD_CLIENT_REQ_DATA_CNTR_MAX_MASK 0xffff0000
#define IPE_IPE_0_CDM_FE_CFG_BUS_RD_CLIENT_REQ_DATA_CNTR_MAX_SHIFT 0x10

#define regIPE_IPE_0_CDM_IRQ_MASK 0x30  /*register offset*/
#define IPE_IPE_0_CDM_IRQ_MASK_INFO_RST_DONE_MASK 0x1
#define IPE_IPE_0_CDM_IRQ_MASK_INFO_RST_DONE_SHIFT 0x0
#define IPE_IPE_0_CDM_IRQ_MASK_INFO_INLINE_IRQ_MASK 0x2
#define IPE_IPE_0_CDM_IRQ_MASK_INFO_INLINE_IRQ_SHIFT 0x1
#define IPE_IPE_0_CDM_IRQ_MASK_INFO_BL_DONE_MASK 0x4
#define IPE_IPE_0_CDM_IRQ_MASK_INFO_BL_DONE_SHIFT 0x2
#define IPE_IPE_0_CDM_IRQ_MASK_UNUSED0_MASK 0xfff8
#define IPE_IPE_0_CDM_IRQ_MASK_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_CDM_IRQ_MASK_ERROR_INV_CMD_MASK 0x10000
#define IPE_IPE_0_CDM_IRQ_MASK_ERROR_INV_CMD_SHIFT 0x10
#define IPE_IPE_0_CDM_IRQ_MASK_ERROR_OVER_FLOW_MASK 0x20000
#define IPE_IPE_0_CDM_IRQ_MASK_ERROR_OVER_FLOW_SHIFT 0x11
#define IPE_IPE_0_CDM_IRQ_MASK_ERROR_AHB_BUS_MASK 0x40000
#define IPE_IPE_0_CDM_IRQ_MASK_ERROR_AHB_BUS_SHIFT 0x12
#define IPE_IPE_0_CDM_IRQ_MASK_UNUSED1_MASK 0xfff80000
#define IPE_IPE_0_CDM_IRQ_MASK_UNUSED1_SHIFT 0x13

#define regIPE_IPE_0_CDM_IRQ_CLEAR 0x34  /*register offset*/
#define IPE_IPE_0_CDM_IRQ_CLEAR_INFO_RST_DONE_MASK 0x1
#define IPE_IPE_0_CDM_IRQ_CLEAR_INFO_RST_DONE_SHIFT 0x0
#define IPE_IPE_0_CDM_IRQ_CLEAR_INFO_INLINE_IRQ_MASK 0x2
#define IPE_IPE_0_CDM_IRQ_CLEAR_INFO_INLINE_IRQ_SHIFT 0x1
#define IPE_IPE_0_CDM_IRQ_CLEAR_INFO_BL_DONE_MASK 0x4
#define IPE_IPE_0_CDM_IRQ_CLEAR_INFO_BL_DONE_SHIFT 0x2
#define IPE_IPE_0_CDM_IRQ_CLEAR_UNUSED0_MASK 0xfff8
#define IPE_IPE_0_CDM_IRQ_CLEAR_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_CDM_IRQ_CLEAR_ERROR_INV_CMD_MASK 0x10000
#define IPE_IPE_0_CDM_IRQ_CLEAR_ERROR_INV_CMD_SHIFT 0x10
#define IPE_IPE_0_CDM_IRQ_CLEAR_ERROR_OVER_FLOW_MASK 0x20000
#define IPE_IPE_0_CDM_IRQ_CLEAR_ERROR_OVER_FLOW_SHIFT 0x11
#define IPE_IPE_0_CDM_IRQ_CLEAR_ERROR_AHB_BUS_MASK 0x40000
#define IPE_IPE_0_CDM_IRQ_CLEAR_ERROR_AHB_BUS_SHIFT 0x12
#define IPE_IPE_0_CDM_IRQ_CLEAR_UNUSED1_MASK 0xfff80000
#define IPE_IPE_0_CDM_IRQ_CLEAR_UNUSED1_SHIFT 0x13

#define regIPE_IPE_0_CDM_IRQ_CLEAR_CMD 0x38  /*register offset*/
#define IPE_IPE_0_CDM_IRQ_CLEAR_CMD_IRQ_CLEAR_CMD_MASK 0x1
#define IPE_IPE_0_CDM_IRQ_CLEAR_CMD_IRQ_CLEAR_CMD_SHIFT 0x0
#define IPE_IPE_0_CDM_IRQ_CLEAR_CMD_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_CDM_IRQ_CLEAR_CMD_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_CDM_IRQ_SET 0x3c  /*register offset*/
#define IPE_IPE_0_CDM_IRQ_SET_INFO_RST_DONE_MASK 0x1
#define IPE_IPE_0_CDM_IRQ_SET_INFO_RST_DONE_SHIFT 0x0
#define IPE_IPE_0_CDM_IRQ_SET_INFO_INLINE_IRQ_MASK 0x2
#define IPE_IPE_0_CDM_IRQ_SET_INFO_INLINE_IRQ_SHIFT 0x1
#define IPE_IPE_0_CDM_IRQ_SET_INFO_BL_DONE_MASK 0x4
#define IPE_IPE_0_CDM_IRQ_SET_INFO_BL_DONE_SHIFT 0x2
#define IPE_IPE_0_CDM_IRQ_SET_UNUSED0_MASK 0xfff8
#define IPE_IPE_0_CDM_IRQ_SET_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_CDM_IRQ_SET_ERROR_INV_CMD_MASK 0x10000
#define IPE_IPE_0_CDM_IRQ_SET_ERROR_INV_CMD_SHIFT 0x10
#define IPE_IPE_0_CDM_IRQ_SET_ERROR_OVER_FLOW_MASK 0x20000
#define IPE_IPE_0_CDM_IRQ_SET_ERROR_OVER_FLOW_SHIFT 0x11
#define IPE_IPE_0_CDM_IRQ_SET_ERROR_AHB_BUS_MASK 0x40000
#define IPE_IPE_0_CDM_IRQ_SET_ERROR_AHB_BUS_SHIFT 0x12
#define IPE_IPE_0_CDM_IRQ_SET_UNUSED1_MASK 0xfff80000
#define IPE_IPE_0_CDM_IRQ_SET_UNUSED1_SHIFT 0x13

#define regIPE_IPE_0_CDM_IRQ_SET_CMD 0x40  /*register offset*/
#define IPE_IPE_0_CDM_IRQ_SET_CMD_IRQ_SET_CMD_MASK 0x1
#define IPE_IPE_0_CDM_IRQ_SET_CMD_IRQ_SET_CMD_SHIFT 0x0
#define IPE_IPE_0_CDM_IRQ_SET_CMD_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_CDM_IRQ_SET_CMD_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_CDM_IRQ_STATUS 0x44  /*register offset*/
#define IPE_IPE_0_CDM_IRQ_STATUS_INFO_RST_DONE_MASK 0x1
#define IPE_IPE_0_CDM_IRQ_STATUS_INFO_RST_DONE_SHIFT 0x0
#define IPE_IPE_0_CDM_IRQ_STATUS_INFO_INLINE_IRQ_MASK 0x2
#define IPE_IPE_0_CDM_IRQ_STATUS_INFO_INLINE_IRQ_SHIFT 0x1
#define IPE_IPE_0_CDM_IRQ_STATUS_INFO_BL_DONE_MASK 0x4
#define IPE_IPE_0_CDM_IRQ_STATUS_INFO_BL_DONE_SHIFT 0x2
#define IPE_IPE_0_CDM_IRQ_STATUS_UNUSED0_MASK 0xfff8
#define IPE_IPE_0_CDM_IRQ_STATUS_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_CDM_IRQ_STATUS_ERROR_INV_CMD_MASK 0x10000
#define IPE_IPE_0_CDM_IRQ_STATUS_ERROR_INV_CMD_SHIFT 0x10
#define IPE_IPE_0_CDM_IRQ_STATUS_ERROR_OVER_FLOW_MASK 0x20000
#define IPE_IPE_0_CDM_IRQ_STATUS_ERROR_OVER_FLOW_SHIFT 0x11
#define IPE_IPE_0_CDM_IRQ_STATUS_ERROR_AHB_BUS_MASK 0x40000
#define IPE_IPE_0_CDM_IRQ_STATUS_ERROR_AHB_BUS_SHIFT 0x12
#define IPE_IPE_0_CDM_IRQ_STATUS_UNUSED1_MASK 0xfff80000
#define IPE_IPE_0_CDM_IRQ_STATUS_UNUSED1_SHIFT 0x13

#define regIPE_IPE_0_CDM_BL_FIFO_BASE_REG 0x50  /*register offset*/
#define IPE_IPE_0_CDM_BL_FIFO_BASE_REG_BASE_MASK 0xffffffff
#define IPE_IPE_0_CDM_BL_FIFO_BASE_REG_BASE_SHIFT 0x0

#define regIPE_IPE_0_CDM_BL_FIFO_LEN_REG 0x54  /*register offset*/
#define IPE_IPE_0_CDM_BL_FIFO_LEN_REG_LEN_MASK 0xfffff
#define IPE_IPE_0_CDM_BL_FIFO_LEN_REG_LEN_SHIFT 0x0
#define IPE_IPE_0_CDM_BL_FIFO_LEN_REG_UNUSED0_MASK 0xf00000
#define IPE_IPE_0_CDM_BL_FIFO_LEN_REG_UNUSED0_SHIFT 0x14
#define IPE_IPE_0_CDM_BL_FIFO_LEN_REG_TAG_MASK 0xff000000
#define IPE_IPE_0_CDM_BL_FIFO_LEN_REG_TAG_SHIFT 0x18

#define regIPE_IPE_0_CDM_BL_FIFO_STORE_REG 0x58  /*register offset*/
#define IPE_IPE_0_CDM_BL_FIFO_STORE_REG_COMMIT_MASK 0x1
#define IPE_IPE_0_CDM_BL_FIFO_STORE_REG_COMMIT_SHIFT 0x0
#define IPE_IPE_0_CDM_BL_FIFO_STORE_REG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_CDM_BL_FIFO_STORE_REG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_CDM_BL_FIFO_CFG 0x5c  /*register offset*/
#define IPE_IPE_0_CDM_BL_FIFO_CFG_REQ_SIZE_MASK 0x3
#define IPE_IPE_0_CDM_BL_FIFO_CFG_REQ_SIZE_SHIFT 0x0
#define IPE_IPE_0_CDM_BL_FIFO_CFG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_CDM_BL_FIFO_CFG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_CDM_BL_FIFO_RB 0x60  /*register offset*/
#define IPE_IPE_0_CDM_BL_FIFO_RB_FIFO_OFFSET_MASK 0x3f
#define IPE_IPE_0_CDM_BL_FIFO_RB_FIFO_OFFSET_SHIFT 0x0
#define IPE_IPE_0_CDM_BL_FIFO_RB_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_CDM_BL_FIFO_RB_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_CDM_BL_FIFO_BASE_RB 0x64  /*register offset*/
#define IPE_IPE_0_CDM_BL_FIFO_BASE_RB_BASE_MASK 0xffffffff
#define IPE_IPE_0_CDM_BL_FIFO_BASE_RB_BASE_SHIFT 0x0

#define regIPE_IPE_0_CDM_BL_FIFO_LEN_RB 0x68  /*register offset*/
#define IPE_IPE_0_CDM_BL_FIFO_LEN_RB_LEN_MASK 0xfffff
#define IPE_IPE_0_CDM_BL_FIFO_LEN_RB_LEN_SHIFT 0x0
#define IPE_IPE_0_CDM_BL_FIFO_LEN_RB_UNUSED0_MASK 0xf00000
#define IPE_IPE_0_CDM_BL_FIFO_LEN_RB_UNUSED0_SHIFT 0x14
#define IPE_IPE_0_CDM_BL_FIFO_LEN_RB_TAG_MASK 0xff000000
#define IPE_IPE_0_CDM_BL_FIFO_LEN_RB_TAG_SHIFT 0x18

#define regIPE_IPE_0_CDM_BL_FIFO_PENDING_REQ_RB 0x6c  /*register offset*/
#define IPE_IPE_0_CDM_BL_FIFO_PENDING_REQ_RB_PENDING_REQ_MASK 0x7f
#define IPE_IPE_0_CDM_BL_FIFO_PENDING_REQ_RB_PENDING_REQ_SHIFT 0x0
#define IPE_IPE_0_CDM_BL_FIFO_PENDING_REQ_RB_UNUSED0_MASK 0xffffff80
#define IPE_IPE_0_CDM_BL_FIFO_PENDING_REQ_RB_UNUSED0_SHIFT 0x7

#define regIPE_IPE_0_CDM_IRQ_USR_DATA 0x80  /*register offset*/
#define IPE_IPE_0_CDM_IRQ_USR_DATA_VALUE_MASK 0xffffffff
#define IPE_IPE_0_CDM_IRQ_USR_DATA_VALUE_SHIFT 0x0

#define regIPE_IPE_0_CDM_WAIT_STATUS 0x84  /*register offset*/
#define IPE_IPE_0_CDM_WAIT_STATUS_MASK_MASK 0xff
#define IPE_IPE_0_CDM_WAIT_STATUS_MASK_SHIFT 0x0
#define IPE_IPE_0_CDM_WAIT_STATUS_ID_MASK 0xff00
#define IPE_IPE_0_CDM_WAIT_STATUS_ID_SHIFT 0x8
#define IPE_IPE_0_CDM_WAIT_STATUS_WAITING_MASK 0x10000
#define IPE_IPE_0_CDM_WAIT_STATUS_WAITING_SHIFT 0x10
#define IPE_IPE_0_CDM_WAIT_STATUS_UNUSED0_MASK 0xfffe0000
#define IPE_IPE_0_CDM_WAIT_STATUS_UNUSED0_SHIFT 0x11

#define regIPE_IPE_0_CDM_COMP_WAIT_STATUS0 0x88  /*register offset*/
#define IPE_IPE_0_CDM_COMP_WAIT_STATUS0_WAITING_MASK 0xffffffff
#define IPE_IPE_0_CDM_COMP_WAIT_STATUS0_WAITING_SHIFT 0x0

#define regIPE_IPE_0_CDM_COMP_WAIT_STATUS1 0x8c  /*register offset*/
#define IPE_IPE_0_CDM_COMP_WAIT_STATUS1_WAITING_MASK 0xffffffff
#define IPE_IPE_0_CDM_COMP_WAIT_STATUS1_WAITING_SHIFT 0x0

#define regIPE_IPE_0_CDM_SCRATCH_0_REG 0x90  /*register offset*/
#define IPE_IPE_0_CDM_SCRATCH_0_REG_GP_REG_MASK 0xffffffff
#define IPE_IPE_0_CDM_SCRATCH_0_REG_GP_REG_SHIFT 0x0

#define regIPE_IPE_0_CDM_SCRATCH_1_REG 0x94  /*register offset*/
#define IPE_IPE_0_CDM_SCRATCH_1_REG_GP_REG_MASK 0xffffffff
#define IPE_IPE_0_CDM_SCRATCH_1_REG_GP_REG_SHIFT 0x0

#define regIPE_IPE_0_CDM_SCRATCH_2_REG 0x98  /*register offset*/
#define IPE_IPE_0_CDM_SCRATCH_2_REG_GP_REG_MASK 0xffffffff
#define IPE_IPE_0_CDM_SCRATCH_2_REG_GP_REG_SHIFT 0x0

#define regIPE_IPE_0_CDM_SCRATCH_3_REG 0x9c  /*register offset*/
#define IPE_IPE_0_CDM_SCRATCH_3_REG_GP_REG_MASK 0xffffffff
#define IPE_IPE_0_CDM_SCRATCH_3_REG_GP_REG_SHIFT 0x0

#define regIPE_IPE_0_CDM_SCRATCH_4_REG 0xa0  /*register offset*/
#define IPE_IPE_0_CDM_SCRATCH_4_REG_GP_REG_MASK 0xffffffff
#define IPE_IPE_0_CDM_SCRATCH_4_REG_GP_REG_SHIFT 0x0

#define regIPE_IPE_0_CDM_SCRATCH_5_REG 0xa4  /*register offset*/
#define IPE_IPE_0_CDM_SCRATCH_5_REG_GP_REG_MASK 0xffffffff
#define IPE_IPE_0_CDM_SCRATCH_5_REG_GP_REG_SHIFT 0x0

#define regIPE_IPE_0_CDM_SCRATCH_6_REG 0xa8  /*register offset*/
#define IPE_IPE_0_CDM_SCRATCH_6_REG_GP_REG_MASK 0xffffffff
#define IPE_IPE_0_CDM_SCRATCH_6_REG_GP_REG_SHIFT 0x0

#define regIPE_IPE_0_CDM_SCRATCH_7_REG 0xac  /*register offset*/
#define IPE_IPE_0_CDM_SCRATCH_7_REG_GP_REG_MASK 0xffffffff
#define IPE_IPE_0_CDM_SCRATCH_7_REG_GP_REG_SHIFT 0x0

#define regIPE_IPE_0_CDM_LAST_AHB_ADDR 0xd0  /*register offset*/
#define IPE_IPE_0_CDM_LAST_AHB_ADDR_ADDR_MASK 0xffffffff
#define IPE_IPE_0_CDM_LAST_AHB_ADDR_ADDR_SHIFT 0x0

#define regIPE_IPE_0_CDM_LAST_AHB_DATA 0xd4  /*register offset*/
#define IPE_IPE_0_CDM_LAST_AHB_DATA_DATA_MASK 0xffffffff
#define IPE_IPE_0_CDM_LAST_AHB_DATA_DATA_SHIFT 0x0

#define regIPE_IPE_0_CDM_CORE_DBUG 0xd8  /*register offset*/
#define IPE_IPE_0_CDM_CORE_DBUG_TEST_BUS_EN_MASK 0x1
#define IPE_IPE_0_CDM_CORE_DBUG_TEST_BUS_EN_SHIFT 0x0
#define IPE_IPE_0_CDM_CORE_DBUG_UNUSED0_MASK 0xe
#define IPE_IPE_0_CDM_CORE_DBUG_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_CDM_CORE_DBUG_TEST_BUS_SEL_MASK 0xf0
#define IPE_IPE_0_CDM_CORE_DBUG_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_CDM_CORE_DBUG_LOG_AHB_MASK 0x100
#define IPE_IPE_0_CDM_CORE_DBUG_LOG_AHB_SHIFT 0x8
#define IPE_IPE_0_CDM_CORE_DBUG_UNUSED1_MASK 0xfe00
#define IPE_IPE_0_CDM_CORE_DBUG_UNUSED1_SHIFT 0x9
#define IPE_IPE_0_CDM_CORE_DBUG_BL_FIFO_RD_EN_MASK 0x10000
#define IPE_IPE_0_CDM_CORE_DBUG_BL_FIFO_RD_EN_SHIFT 0x10
#define IPE_IPE_0_CDM_CORE_DBUG_UNUSED2_MASK 0xfffe0000
#define IPE_IPE_0_CDM_CORE_DBUG_UNUSED2_SHIFT 0x11

#define regIPE_IPE_0_CDM_LAST_AHB_ERR_ADDR 0xe0  /*register offset*/
#define IPE_IPE_0_CDM_LAST_AHB_ERR_ADDR_ADDR_MASK 0xffffffff
#define IPE_IPE_0_CDM_LAST_AHB_ERR_ADDR_ADDR_SHIFT 0x0

#define regIPE_IPE_0_CDM_LAST_AHB_ERR_DATA 0xe4  /*register offset*/
#define IPE_IPE_0_CDM_LAST_AHB_ERR_DATA_DATA_MASK 0xffffffff
#define IPE_IPE_0_CDM_LAST_AHB_ERR_DATA_DATA_SHIFT 0x0

#define regIPE_IPE_0_CDM_CURRENT_BL_BASE 0xe8  /*register offset*/
#define IPE_IPE_0_CDM_CURRENT_BL_BASE_BASE_MASK 0xffffffff
#define IPE_IPE_0_CDM_CURRENT_BL_BASE_BASE_SHIFT 0x0

#define regIPE_IPE_0_CDM_CURRENT_BL_LEN 0xec  /*register offset*/
#define IPE_IPE_0_CDM_CURRENT_BL_LEN_LEN_MASK 0xfffff
#define IPE_IPE_0_CDM_CURRENT_BL_LEN_LEN_SHIFT 0x0
#define IPE_IPE_0_CDM_CURRENT_BL_LEN_UNUSED0_MASK 0xf00000
#define IPE_IPE_0_CDM_CURRENT_BL_LEN_UNUSED0_SHIFT 0x14
#define IPE_IPE_0_CDM_CURRENT_BL_LEN_TAG_MASK 0xff000000
#define IPE_IPE_0_CDM_CURRENT_BL_LEN_TAG_SHIFT 0x18

#define regIPE_IPE_0_CDM_CURRENT_USED_AHB_BASE 0xf0  /*register offset*/
#define IPE_IPE_0_CDM_CURRENT_USED_AHB_BASE_VALUE_MASK 0xffffff
#define IPE_IPE_0_CDM_CURRENT_USED_AHB_BASE_VALUE_SHIFT 0x0
#define IPE_IPE_0_CDM_CURRENT_USED_AHB_BASE_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_CDM_CURRENT_USED_AHB_BASE_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_CDM_DEBUG_STATUS 0xf4  /*register offset*/
#define IPE_IPE_0_CDM_DEBUG_STATUS_VALUE_MASK 0xffffffff
#define IPE_IPE_0_CDM_DEBUG_STATUS_VALUE_SHIFT 0x0

#define regIPE_IPE_0_CDM_BUS_MISR_CFG_0 0x100  /*register offset*/
#define IPE_IPE_0_CDM_BUS_MISR_CFG_0_FE_SAMP_MODE_MASK 0x3
#define IPE_IPE_0_CDM_BUS_MISR_CFG_0_FE_SAMP_MODE_SHIFT 0x0
#define IPE_IPE_0_CDM_BUS_MISR_CFG_0_FE_ENABLE_MASK 0x4
#define IPE_IPE_0_CDM_BUS_MISR_CFG_0_FE_ENABLE_SHIFT 0x2
#define IPE_IPE_0_CDM_BUS_MISR_CFG_0_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_CDM_BUS_MISR_CFG_0_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_CDM_BUS_MISR_CFG_1 0x104  /*register offset*/
#define IPE_IPE_0_CDM_BUS_MISR_CFG_1_MISR_RD_WORD_SEL_MASK 0x3
#define IPE_IPE_0_CDM_BUS_MISR_CFG_1_MISR_RD_WORD_SEL_SHIFT 0x0
#define IPE_IPE_0_CDM_BUS_MISR_CFG_1_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_CDM_BUS_MISR_CFG_1_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_CDM_BUS_MISR_RD_VAL 0x108  /*register offset*/
#define IPE_IPE_0_CDM_BUS_MISR_RD_VAL_MISR_VAL_MASK 0xffffffff
#define IPE_IPE_0_CDM_BUS_MISR_RD_VAL_MISR_VAL_SHIFT 0x0

#define regIPE_IPE_0_CDM_PERF_MON_CTRL 0x110  /*register offset*/
#define IPE_IPE_0_CDM_PERF_MON_CTRL_PERF_MON_EN_MASK 0x1
#define IPE_IPE_0_CDM_PERF_MON_CTRL_PERF_MON_EN_SHIFT 0x0
#define IPE_IPE_0_CDM_PERF_MON_CTRL_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_CDM_PERF_MON_CTRL_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_CDM_PERF_MON_0 0x114  /*register offset*/
#define IPE_IPE_0_CDM_PERF_MON_0_TOTAL_CYCLES_MASK 0xffffffff
#define IPE_IPE_0_CDM_PERF_MON_0_TOTAL_CYCLES_SHIFT 0x0

#define regIPE_IPE_0_CDM_PERF_MON_1 0x118  /*register offset*/
#define IPE_IPE_0_CDM_PERF_MON_1_TOTAL_CYCLES_MASK 0xffffffff
#define IPE_IPE_0_CDM_PERF_MON_1_TOTAL_CYCLES_SHIFT 0x0

#define regIPE_IPE_0_CDM_PERF_MON_2 0x11c  /*register offset*/
#define IPE_IPE_0_CDM_PERF_MON_2_TOTAL_CYCLES_MASK 0xffffffff
#define IPE_IPE_0_CDM_PERF_MON_2_TOTAL_CYCLES_SHIFT 0x0

#define regIPE_IPE_0_CDM_PERF_COUNT_CFG_0 0x180  /*register offset*/
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_CNTR_START_CMD_MASK 0x1
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_CNTR_START_CMD_SHIFT 0x0
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_CNTR_STOP_CMD_MASK 0x2
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_CNTR_STOP_CMD_SHIFT 0x1
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_CONTINUOUS_MODE_MASK 0x4
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_CONTINUOUS_MODE_SHIFT 0x2
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_UNUSED0_MASK 0x8
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_EVENT_SEL_MASK 0x70
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_EVENT_SEL_SHIFT 0x4
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_UNUSED1_MASK 0x80
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_UNUSED1_SHIFT 0x7
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_CLIENT_SEL_MASK 0x1f00
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_CLIENT_SEL_SHIFT 0x8
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_UNUSED2_MASK 0xe000
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_UNUSED2_SHIFT 0xd
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_WINDOW_START_SEL_MASK 0xf0000
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_WINDOW_START_SEL_SHIFT 0x10
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_WINDOW_END_SEL_MASK 0xf00000
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_WINDOW_END_SEL_SHIFT 0x14
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_NUM_WINDOW_MASK 0xff000000
#define IPE_IPE_0_CDM_PERF_COUNT_CFG_0_NUM_WINDOW_SHIFT 0x18

#define regIPE_IPE_0_CDM_PERF_ALWAYS_COUNT_VAL 0x184  /*register offset*/
#define IPE_IPE_0_CDM_PERF_ALWAYS_COUNT_VAL_VAL_MASK 0xffffffff
#define IPE_IPE_0_CDM_PERF_ALWAYS_COUNT_VAL_VAL_SHIFT 0x0

#define regIPE_IPE_0_CDM_PERF_BUSY_COUNT_VAL 0x188  /*register offset*/
#define IPE_IPE_0_CDM_PERF_BUSY_COUNT_VAL_VAL_MASK 0xffffffff
#define IPE_IPE_0_CDM_PERF_BUSY_COUNT_VAL_VAL_SHIFT 0x0

#define regIPE_IPE_0_CDM_PERF_STALL_AXI_COUNT_VAL 0x18c  /*register offset*/
#define IPE_IPE_0_CDM_PERF_STALL_AXI_COUNT_VAL_VAL_MASK 0xffffffff
#define IPE_IPE_0_CDM_PERF_STALL_AXI_COUNT_VAL_VAL_SHIFT 0x0

#define regIPE_IPE_0_CDM_PERF_COUNT_STATUS 0x190  /*register offset*/
#define IPE_IPE_0_CDM_PERF_COUNT_STATUS_PERF_ALWAYS_COUNT_DONE_MASK 0x1
#define IPE_IPE_0_CDM_PERF_COUNT_STATUS_PERF_ALWAYS_COUNT_DONE_SHIFT 0x0
#define IPE_IPE_0_CDM_PERF_COUNT_STATUS_UNUSED0_MASK 0xe
#define IPE_IPE_0_CDM_PERF_COUNT_STATUS_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_CDM_PERF_COUNT_STATUS_PERF_BUSY_COUNT_DONE_MASK 0x10
#define IPE_IPE_0_CDM_PERF_COUNT_STATUS_PERF_BUSY_COUNT_DONE_SHIFT 0x4
#define IPE_IPE_0_CDM_PERF_COUNT_STATUS_UNUSED1_MASK 0xe0
#define IPE_IPE_0_CDM_PERF_COUNT_STATUS_UNUSED1_SHIFT 0x5
#define IPE_IPE_0_CDM_PERF_COUNT_STATUS_PERF_STALL_AXI_COUNT_DONE_MASK 0x100
#define IPE_IPE_0_CDM_PERF_COUNT_STATUS_PERF_STALL_AXI_COUNT_DONE_SHIFT 0x8
#define IPE_IPE_0_CDM_PERF_COUNT_STATUS_UNUSED2_MASK 0xfffffe00
#define IPE_IPE_0_CDM_PERF_COUNT_STATUS_UNUSED2_SHIFT 0x9

#define regIPE_IPE_0_CDM_ICL_LAST_DATA0 0x1c0  /*register offset*/
#define IPE_IPE_0_CDM_ICL_LAST_DATA0_DATA_MASK 0xffffffff
#define IPE_IPE_0_CDM_ICL_LAST_DATA0_DATA_SHIFT 0x0

#define regIPE_IPE_0_CDM_ICL_LAST_DATA1 0x1c4  /*register offset*/
#define IPE_IPE_0_CDM_ICL_LAST_DATA1_DATA_MASK 0xffffffff
#define IPE_IPE_0_CDM_ICL_LAST_DATA1_DATA_SHIFT 0x0

#define regIPE_IPE_0_CDM_ICL_LAST_DATA2 0x1c8  /*register offset*/
#define IPE_IPE_0_CDM_ICL_LAST_DATA2_DATA_MASK 0xffffffff
#define IPE_IPE_0_CDM_ICL_LAST_DATA2_DATA_SHIFT 0x0

#define regIPE_IPE_0_CDM_ICL_INV_DATA 0x1cc  /*register offset*/
#define IPE_IPE_0_CDM_ICL_INV_DATA_DATA_MASK 0xffffffff
#define IPE_IPE_0_CDM_ICL_INV_DATA_DATA_SHIFT 0x0

#define regIPE_IPE_0_CDM_SPARE 0x1fc  /*register offset*/
#define IPE_IPE_0_CDM_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_CDM_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_CDM_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_CDM_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_TOP_HW_VERSION 0x1000  /*register offset*/
#define IPE_IPE_0_TOP_HW_VERSION_REVISION_MASK 0xffff
#define IPE_IPE_0_TOP_HW_VERSION_REVISION_SHIFT 0x0
#define IPE_IPE_0_TOP_HW_VERSION_MINOR_VERSION_MASK 0xfff0000
#define IPE_IPE_0_TOP_HW_VERSION_MINOR_VERSION_SHIFT 0x10
#define IPE_IPE_0_TOP_HW_VERSION_MAJOR_VERSION_MASK 0xf0000000
#define IPE_IPE_0_TOP_HW_VERSION_MAJOR_VERSION_SHIFT 0x1c

#define regIPE_IPE_0_TOP_TITAN_VERSION 0x1004  /*register offset*/
#define IPE_IPE_0_TOP_TITAN_VERSION_STEP_MASK 0xff
#define IPE_IPE_0_TOP_TITAN_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_TOP_TITAN_VERSION_TIER_MASK 0xff00
#define IPE_IPE_0_TOP_TITAN_VERSION_TIER_SHIFT 0x8
#define IPE_IPE_0_TOP_TITAN_VERSION_GENERATION_MASK 0xff0000
#define IPE_IPE_0_TOP_TITAN_VERSION_GENERATION_SHIFT 0x10
#define IPE_IPE_0_TOP_TITAN_VERSION_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_TOP_TITAN_VERSION_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_TOP_RST_CMD 0x1008  /*register offset*/
#define IPE_IPE_0_TOP_RST_CMD_HW_MOD_RST_MASK 0x1
#define IPE_IPE_0_TOP_RST_CMD_HW_MOD_RST_SHIFT 0x0
#define IPE_IPE_0_TOP_RST_CMD_SW_REG_RST_MASK 0x2
#define IPE_IPE_0_TOP_RST_CMD_SW_REG_RST_SHIFT 0x1
#define IPE_IPE_0_TOP_RST_CMD_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_TOP_RST_CMD_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_TOP_IRQ_STATUS 0x100c  /*register offset*/
#define IPE_IPE_0_TOP_IRQ_STATUS_RST_DONE_IRQ_MASK 0x1
#define IPE_IPE_0_TOP_IRQ_STATUS_RST_DONE_IRQ_SHIFT 0x0
#define IPE_IPE_0_TOP_IRQ_STATUS_WE_IRQ_MASK 0x2
#define IPE_IPE_0_TOP_IRQ_STATUS_WE_IRQ_SHIFT 0x1
#define IPE_IPE_0_TOP_IRQ_STATUS_FE_IRQ_MASK 0x4
#define IPE_IPE_0_TOP_IRQ_STATUS_FE_IRQ_SHIFT 0x2
#define IPE_IPE_0_TOP_IRQ_STATUS_PPS_IRQ_MASK 0x8
#define IPE_IPE_0_TOP_IRQ_STATUS_PPS_IRQ_SHIFT 0x3
#define IPE_IPE_0_TOP_IRQ_STATUS_NPS_IRQ_MASK 0x10
#define IPE_IPE_0_TOP_IRQ_STATUS_NPS_IRQ_SHIFT 0x4
#define IPE_IPE_0_TOP_IRQ_STATUS_IDLE_IRQ_MASK 0x20
#define IPE_IPE_0_TOP_IRQ_STATUS_IDLE_IRQ_SHIFT 0x5
#define IPE_IPE_0_TOP_IRQ_STATUS_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_TOP_IRQ_STATUS_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_TOP_IRQ_MASK 0x1010  /*register offset*/
#define IPE_IPE_0_TOP_IRQ_MASK_RST_DONE_IRQ_MASK_MASK 0x1
#define IPE_IPE_0_TOP_IRQ_MASK_RST_DONE_IRQ_MASK_SHIFT 0x0
#define IPE_IPE_0_TOP_IRQ_MASK_WE_IRQ_MASK_MASK 0x2
#define IPE_IPE_0_TOP_IRQ_MASK_WE_IRQ_MASK_SHIFT 0x1
#define IPE_IPE_0_TOP_IRQ_MASK_FE_IRQ_MASK_MASK 0x4
#define IPE_IPE_0_TOP_IRQ_MASK_FE_IRQ_MASK_SHIFT 0x2
#define IPE_IPE_0_TOP_IRQ_MASK_PPS_IRQ_MASK_MASK 0x8
#define IPE_IPE_0_TOP_IRQ_MASK_PPS_IRQ_MASK_SHIFT 0x3
#define IPE_IPE_0_TOP_IRQ_MASK_NPS_IRQ_MASK_MASK 0x10
#define IPE_IPE_0_TOP_IRQ_MASK_NPS_IRQ_MASK_SHIFT 0x4
#define IPE_IPE_0_TOP_IRQ_MASK_IDLE_IRQ_MASK_MASK 0x20
#define IPE_IPE_0_TOP_IRQ_MASK_IDLE_IRQ_MASK_SHIFT 0x5
#define IPE_IPE_0_TOP_IRQ_MASK_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_TOP_IRQ_MASK_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_TOP_IRQ_CLEAR 0x1014  /*register offset*/
#define IPE_IPE_0_TOP_IRQ_CLEAR_RST_DONE_IRQ_CLEAR_MASK 0x1
#define IPE_IPE_0_TOP_IRQ_CLEAR_RST_DONE_IRQ_CLEAR_SHIFT 0x0
#define IPE_IPE_0_TOP_IRQ_CLEAR_WE_IRQ_CLEAR_MASK 0x2
#define IPE_IPE_0_TOP_IRQ_CLEAR_WE_IRQ_CLEAR_SHIFT 0x1
#define IPE_IPE_0_TOP_IRQ_CLEAR_FE_IRQ_CLEAR_MASK 0x4
#define IPE_IPE_0_TOP_IRQ_CLEAR_FE_IRQ_CLEAR_SHIFT 0x2
#define IPE_IPE_0_TOP_IRQ_CLEAR_PPS_IRQ_CLEAR_MASK 0x8
#define IPE_IPE_0_TOP_IRQ_CLEAR_PPS_IRQ_CLEAR_SHIFT 0x3
#define IPE_IPE_0_TOP_IRQ_CLEAR_NPS_IRQ_CLEAR_MASK 0x10
#define IPE_IPE_0_TOP_IRQ_CLEAR_NPS_IRQ_CLEAR_SHIFT 0x4
#define IPE_IPE_0_TOP_IRQ_CLEAR_IDLE_IRQ_CLEAR_MASK 0x20
#define IPE_IPE_0_TOP_IRQ_CLEAR_IDLE_IRQ_CLEAR_SHIFT 0x5
#define IPE_IPE_0_TOP_IRQ_CLEAR_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_TOP_IRQ_CLEAR_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_TOP_IRQ_SET 0x1018  /*register offset*/
#define IPE_IPE_0_TOP_IRQ_SET_RST_DONE_IRQ_SET_MASK 0x1
#define IPE_IPE_0_TOP_IRQ_SET_RST_DONE_IRQ_SET_SHIFT 0x0
#define IPE_IPE_0_TOP_IRQ_SET_WE_IRQ_SET_MASK 0x2
#define IPE_IPE_0_TOP_IRQ_SET_WE_IRQ_SET_SHIFT 0x1
#define IPE_IPE_0_TOP_IRQ_SET_FE_IRQ_SET_MASK 0x4
#define IPE_IPE_0_TOP_IRQ_SET_FE_IRQ_SET_SHIFT 0x2
#define IPE_IPE_0_TOP_IRQ_SET_PPS_IRQ_SET_MASK 0x8
#define IPE_IPE_0_TOP_IRQ_SET_PPS_IRQ_SET_SHIFT 0x3
#define IPE_IPE_0_TOP_IRQ_SET_NPS_IRQ_SET_MASK 0x10
#define IPE_IPE_0_TOP_IRQ_SET_NPS_IRQ_SET_SHIFT 0x4
#define IPE_IPE_0_TOP_IRQ_SET_IDLE_IRQ_SET_MASK 0x20
#define IPE_IPE_0_TOP_IRQ_SET_IDLE_IRQ_SET_SHIFT 0x5
#define IPE_IPE_0_TOP_IRQ_SET_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_TOP_IRQ_SET_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_TOP_IRQ_CMD 0x101c  /*register offset*/
#define IPE_IPE_0_TOP_IRQ_CMD_CLEAR_MASK 0x1
#define IPE_IPE_0_TOP_IRQ_CMD_CLEAR_SHIFT 0x0
#define IPE_IPE_0_TOP_IRQ_CMD_UNUSED0_MASK 0xe
#define IPE_IPE_0_TOP_IRQ_CMD_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_TOP_IRQ_CMD_SET_MASK 0x10
#define IPE_IPE_0_TOP_IRQ_CMD_SET_SHIFT 0x4
#define IPE_IPE_0_TOP_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define IPE_IPE_0_TOP_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regIPE_IPE_0_TOP_CORE_CLK_CFG_0 0x1020  /*register offset*/
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_IPE_CORE_CLK_CGC_OVERRIDE_MASK 0x1
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_IPE_CORE_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_FE_CORE_CLK_CGC_OVERRIDE_MASK 0x2
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_FE_CORE_CLK_CGC_OVERRIDE_SHIFT 0x1
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_WE_CORE_CLK_CGC_OVERRIDE_MASK 0x4
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_WE_CORE_CLK_CGC_OVERRIDE_SHIFT 0x2
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_ICA_CORE_CLK_CGC_OVERRIDE_MASK 0x8
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_ICA_CORE_CLK_CGC_OVERRIDE_SHIFT 0x3
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_UNUSED_CORE_CLK_CGC_OVERRIDE_MASK 0x10
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_UNUSED_CORE_CLK_CGC_OVERRIDE_SHIFT 0x4
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_ANR_CORE_CLK_CGC_OVERRIDE_MASK 0x20
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_ANR_CORE_CLK_CGC_OVERRIDE_SHIFT 0x5
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_TF_CORE_CLK_CGC_OVERRIDE_MASK 0x40
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_TF_CORE_CLK_CGC_OVERRIDE_SHIFT 0x6
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_HNR_CORE_CLK_CGC_OVERRIDE_MASK 0x80
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_HNR_CORE_CLK_CGC_OVERRIDE_SHIFT 0x7
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_DOWNSCALE_4TO1_Y_CORE_CLK_CGC_OVERRIDE_MASK 0x100
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_DOWNSCALE_4TO1_Y_CORE_CLK_CGC_OVERRIDE_SHIFT 0x8
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_DOWNSCALE_4TO1_C_CORE_CLK_CGC_OVERRIDE_MASK 0x200
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_DOWNSCALE_4TO1_C_CORE_CLK_CGC_OVERRIDE_SHIFT 0x9
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_LENR_CORE_CLK_CGC_OVERRIDE_MASK 0x400
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_LENR_CORE_CLK_CGC_OVERRIDE_SHIFT 0xa
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_CAC_CORE_CLK_CGC_OVERRIDE_MASK 0x800
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_CAC_CORE_CLK_CGC_OVERRIDE_SHIFT 0xb
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_CHROMA_UP_CORE_CLK_CGC_OVERRIDE_MASK 0x1000
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_CHROMA_UP_CORE_CLK_CGC_OVERRIDE_SHIFT 0xc
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_COLOR_XFORM_CORE_CLK_CGC_OVERRIDE_MASK 0x2000
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_COLOR_XFORM_CORE_CLK_CGC_OVERRIDE_SHIFT 0xd
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_LTM_CORE_CLK_CGC_OVERRIDE_MASK 0x4000
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_LTM_CORE_CLK_CGC_OVERRIDE_SHIFT 0xe
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_COLOR_CORRECT_CORE_CLK_CGC_OVERRIDE_MASK 0x8000
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_COLOR_CORRECT_CORE_CLK_CGC_OVERRIDE_SHIFT 0xf
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_GLUT_CORE_CLK_CGC_OVERRIDE_MASK 0x10000
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_GLUT_CORE_CLK_CGC_OVERRIDE_SHIFT 0x10
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_2DLUT_CORE_CLK_CGC_OVERRIDE_MASK 0x20000
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_2DLUT_CORE_CLK_CGC_OVERRIDE_SHIFT 0x11
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_CHROMA_ENHAN_CORE_CLK_CGC_OVERRIDE_MASK 0x40000
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_CHROMA_ENHAN_CORE_CLK_CGC_OVERRIDE_SHIFT 0x12
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_CHROMA_SUP_CORE_CLK_CGC_OVERRIDE_MASK 0x80000
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_CHROMA_SUP_CORE_CLK_CGC_OVERRIDE_SHIFT 0x13
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_SKIN_ENHAN_CORE_CLK_CGC_OVERRIDE_MASK 0x100000
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_SKIN_ENHAN_CORE_CLK_CGC_OVERRIDE_SHIFT 0x14
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_ASF_CORE_CLK_CGC_OVERRIDE_MASK 0x200000
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_ASF_CORE_CLK_CGC_OVERRIDE_SHIFT 0x15
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_UPSCALE_CORE_CLK_CGC_OVERRIDE_MASK 0x400000
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_UPSCALE_CORE_CLK_CGC_OVERRIDE_SHIFT 0x16
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_GRA_CORE_CLK_CGC_OVERRIDE_MASK 0x800000
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_GRA_CORE_CLK_CGC_OVERRIDE_SHIFT 0x17
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_DOWNSCALE_MN_Y_CORE_CLK_CGC_OVERRIDE_MASK 0x1000000
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_DOWNSCALE_MN_Y_CORE_CLK_CGC_OVERRIDE_SHIFT 0x18
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_DOWNSCALE_MN_C_CORE_CLK_CGC_OVERRIDE_MASK 0x2000000
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_DOWNSCALE_MN_C_CORE_CLK_CGC_OVERRIDE_SHIFT 0x19
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_CROP_RND_CLAMP_CORE_CLK_CGC_OVERRIDE_MASK 0x4000000
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_CLC_CROP_RND_CLAMP_CORE_CLK_CGC_OVERRIDE_SHIFT 0x1a
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_UNUSED0_MASK 0xf8000000
#define IPE_IPE_0_TOP_CORE_CLK_CFG_0_UNUSED0_SHIFT 0x1b

#define regIPE_IPE_0_TOP_CORE_CLK_CFG_1 0x1024  /*register offset*/
#define IPE_IPE_0_TOP_CORE_CLK_CFG_1_IPE_AHB_CLK_CGC_OVERRIDE_MASK 0x1
#define IPE_IPE_0_TOP_CORE_CLK_CFG_1_IPE_AHB_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IPE_IPE_0_TOP_CORE_CLK_CFG_1_FE_AHB_CLK_CGC_OVERRIDE_MASK 0x2
#define IPE_IPE_0_TOP_CORE_CLK_CFG_1_FE_AHB_CLK_CGC_OVERRIDE_SHIFT 0x1
#define IPE_IPE_0_TOP_CORE_CLK_CFG_1_WE_AHB_CLK_CGC_OVERRIDE_MASK 0x4
#define IPE_IPE_0_TOP_CORE_CLK_CFG_1_WE_AHB_CLK_CGC_OVERRIDE_SHIFT 0x2
#define IPE_IPE_0_TOP_CORE_CLK_CFG_1_CLC_AHB_CLK_CGC_OVERRIDE_MASK 0x8
#define IPE_IPE_0_TOP_CORE_CLK_CFG_1_CLC_AHB_CLK_CGC_OVERRIDE_SHIFT 0x3
#define IPE_IPE_0_TOP_CORE_CLK_CFG_1_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_TOP_CORE_CLK_CFG_1_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_TOP_CORE_CLK_CFG_2 0x1028  /*register offset*/
#define IPE_IPE_0_TOP_CORE_CLK_CFG_2_NOC_CLK_CGC_OVERRIDE_MASK 0x1
#define IPE_IPE_0_TOP_CORE_CLK_CFG_2_NOC_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IPE_IPE_0_TOP_CORE_CLK_CFG_2_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_TOP_CORE_CLK_CFG_2_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_TOP_CORE_CFG 0x1030  /*register offset*/
#define IPE_IPE_0_TOP_CORE_CFG_OUTPUT_FORMAT_TFR_C_MASK 0x1
#define IPE_IPE_0_TOP_CORE_CFG_OUTPUT_FORMAT_TFR_C_SHIFT 0x0
#define IPE_IPE_0_TOP_CORE_CFG_TFR_C_MUX_MODE_MASK 0x2
#define IPE_IPE_0_TOP_CORE_CFG_TFR_C_MUX_MODE_SHIFT 0x1
#define IPE_IPE_0_TOP_CORE_CFG_UNUSED0_MASK 0xc
#define IPE_IPE_0_TOP_CORE_CFG_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_TOP_CORE_CFG_OUTPUT_FORMAT_TFI_Y_MASK 0x10
#define IPE_IPE_0_TOP_CORE_CFG_OUTPUT_FORMAT_TFI_Y_SHIFT 0x4
#define IPE_IPE_0_TOP_CORE_CFG_TF_FIFO_DISABLE_MASK 0x20
#define IPE_IPE_0_TOP_CORE_CFG_TF_FIFO_DISABLE_SHIFT 0x5
#define IPE_IPE_0_TOP_CORE_CFG_UNUSED1_MASK 0xc0
#define IPE_IPE_0_TOP_CORE_CFG_UNUSED1_SHIFT 0x6
#define IPE_IPE_0_TOP_CORE_CFG_LENR_BLEND_EN_MASK 0x100
#define IPE_IPE_0_TOP_CORE_CFG_LENR_BLEND_EN_SHIFT 0x8
#define IPE_IPE_0_TOP_CORE_CFG_UNUSED2_MASK 0xfe00
#define IPE_IPE_0_TOP_CORE_CFG_UNUSED2_SHIFT 0x9
#define IPE_IPE_0_TOP_CORE_CFG_DISP_SERIALIZER_BYPASS_MASK 0x10000
#define IPE_IPE_0_TOP_CORE_CFG_DISP_SERIALIZER_BYPASS_SHIFT 0x10
#define IPE_IPE_0_TOP_CORE_CFG_VID_SERIALIZER_BYPASS_MASK 0x20000
#define IPE_IPE_0_TOP_CORE_CFG_VID_SERIALIZER_BYPASS_SHIFT 0x11
#define IPE_IPE_0_TOP_CORE_CFG_UNUSED3_MASK 0xfc0000
#define IPE_IPE_0_TOP_CORE_CFG_UNUSED3_SHIFT 0x12
#define IPE_IPE_0_TOP_CORE_CFG_PD10_PACK_BYPASS_MASK 0x1000000
#define IPE_IPE_0_TOP_CORE_CFG_PD10_PACK_BYPASS_SHIFT 0x18
#define IPE_IPE_0_TOP_CORE_CFG_QOS_TAP_POINT_SEL_MASK 0x2000000
#define IPE_IPE_0_TOP_CORE_CFG_QOS_TAP_POINT_SEL_SHIFT 0x19
#define IPE_IPE_0_TOP_CORE_CFG_UNUSED4_MASK 0xfc000000
#define IPE_IPE_0_TOP_CORE_CFG_UNUSED4_SHIFT 0x1a

#define regIPE_IPE_0_TOP_NPS_VIOLATION_STATUS 0x1034  /*register offset*/
#define IPE_IPE_0_TOP_NPS_VIOLATION_STATUS_NPS_VIOLATION_STATUS_MASK 0x1f
#define IPE_IPE_0_TOP_NPS_VIOLATION_STATUS_NPS_VIOLATION_STATUS_SHIFT 0x0
#define IPE_IPE_0_TOP_NPS_VIOLATION_STATUS_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_TOP_NPS_VIOLATION_STATUS_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_TOP_PPS_VIOLATION_STATUS 0x1038  /*register offset*/
#define IPE_IPE_0_TOP_PPS_VIOLATION_STATUS_PPS_VIOLATION_STATUS_MASK 0x1f
#define IPE_IPE_0_TOP_PPS_VIOLATION_STATUS_PPS_VIOLATION_STATUS_SHIFT 0x0
#define IPE_IPE_0_TOP_PPS_VIOLATION_STATUS_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_TOP_PPS_VIOLATION_STATUS_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_TOP_IPE_HW_EFUSE 0x104c  /*register offset*/
#define IPE_IPE_0_TOP_IPE_HW_EFUSE_EFUSE_FORCE_8BPP_IPE_EN_MASK 0x1
#define IPE_IPE_0_TOP_IPE_HW_EFUSE_EFUSE_FORCE_8BPP_IPE_EN_SHIFT 0x0
#define IPE_IPE_0_TOP_IPE_HW_EFUSE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_TOP_IPE_HW_EFUSE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_TOP_PERF_COUNT_CFG_0 0x1120  /*register offset*/
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_CNTR_START_CMD_MASK 0x1
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_CNTR_START_CMD_SHIFT 0x0
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_CNTR_STOP_CMD_MASK 0x2
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_CNTR_STOP_CMD_SHIFT 0x1
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_CONTINUOUS_MODE_MASK 0x4
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_CONTINUOUS_MODE_SHIFT 0x2
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_UNUSED0_MASK 0x8
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_EVENT_SEL_MASK 0x70
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_EVENT_SEL_SHIFT 0x4
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_UNUSED1_MASK 0x80
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_UNUSED1_SHIFT 0x7
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_CLIENT_SEL_MASK 0x1f00
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_CLIENT_SEL_SHIFT 0x8
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_UNUSED2_MASK 0xe000
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_UNUSED2_SHIFT 0xd
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_WINDOW_START_SEL_MASK 0xf0000
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_WINDOW_START_SEL_SHIFT 0x10
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_WINDOW_END_SEL_MASK 0xf00000
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_WINDOW_END_SEL_SHIFT 0x14
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_NUM_WINDOW_MASK 0xff000000
#define IPE_IPE_0_TOP_PERF_COUNT_CFG_0_NUM_WINDOW_SHIFT 0x18

#define regIPE_IPE_0_TOP_PERF_ALWAYS_COUNT_VAL 0x1124  /*register offset*/
#define IPE_IPE_0_TOP_PERF_ALWAYS_COUNT_VAL_VAL_MASK 0xffffffff
#define IPE_IPE_0_TOP_PERF_ALWAYS_COUNT_VAL_VAL_SHIFT 0x0

#define regIPE_IPE_0_TOP_PERF_BUSY_COUNT_VAL 0x1128  /*register offset*/
#define IPE_IPE_0_TOP_PERF_BUSY_COUNT_VAL_VAL_MASK 0xffffffff
#define IPE_IPE_0_TOP_PERF_BUSY_COUNT_VAL_VAL_SHIFT 0x0

#define regIPE_IPE_0_TOP_PERF_STALL_AXI_COUNT_VAL 0x112c  /*register offset*/
#define IPE_IPE_0_TOP_PERF_STALL_AXI_COUNT_VAL_VAL_MASK 0xffffffff
#define IPE_IPE_0_TOP_PERF_STALL_AXI_COUNT_VAL_VAL_SHIFT 0x0

#define regIPE_IPE_0_TOP_PERF_COUNT_STATUS 0x1160  /*register offset*/
#define IPE_IPE_0_TOP_PERF_COUNT_STATUS_PERF_ALWAYS_COUNT_DONE_MASK 0x1
#define IPE_IPE_0_TOP_PERF_COUNT_STATUS_PERF_ALWAYS_COUNT_DONE_SHIFT 0x0
#define IPE_IPE_0_TOP_PERF_COUNT_STATUS_UNUSED0_MASK 0xe
#define IPE_IPE_0_TOP_PERF_COUNT_STATUS_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_TOP_PERF_COUNT_STATUS_PERF_BUSY_COUNT_DONE_MASK 0x10
#define IPE_IPE_0_TOP_PERF_COUNT_STATUS_PERF_BUSY_COUNT_DONE_SHIFT 0x4
#define IPE_IPE_0_TOP_PERF_COUNT_STATUS_UNUSED1_MASK 0xe0
#define IPE_IPE_0_TOP_PERF_COUNT_STATUS_UNUSED1_SHIFT 0x5
#define IPE_IPE_0_TOP_PERF_COUNT_STATUS_PERF_STALL_AXI_COUNT_DONE_MASK 0x100
#define IPE_IPE_0_TOP_PERF_COUNT_STATUS_PERF_STALL_AXI_COUNT_DONE_SHIFT 0x8
#define IPE_IPE_0_TOP_PERF_COUNT_STATUS_UNUSED2_MASK 0xfffffe00
#define IPE_IPE_0_TOP_PERF_COUNT_STATUS_UNUSED2_SHIFT 0x9

#define regIPE_IPE_0_TOP_DBG_TESTBUS 0x1180  /*register offset*/
#define IPE_IPE_0_TOP_DBG_TESTBUS_TESTBUS_MASK 0xffffffff
#define IPE_IPE_0_TOP_DBG_TESTBUS_TESTBUS_SHIFT 0x0

#define regIPE_IPE_0_TOP_DBG_NPS_IDLE 0x1190  /*register offset*/
#define IPE_IPE_0_TOP_DBG_NPS_IDLE_NPS_IDLE_MASK 0xffffffff
#define IPE_IPE_0_TOP_DBG_NPS_IDLE_NPS_IDLE_SHIFT 0x0

#define regIPE_IPE_0_TOP_DBG_PPS_IDLE 0x1194  /*register offset*/
#define IPE_IPE_0_TOP_DBG_PPS_IDLE_PPS_IDLE_MASK 0xffffffff
#define IPE_IPE_0_TOP_DBG_PPS_IDLE_PPS_IDLE_SHIFT 0x0

#define regIPE_IPE_0_TOP_DBG_STATUS_0 0x11a0  /*register offset*/
#define IPE_IPE_0_TOP_DBG_STATUS_0_STATUS_MASK 0xffffffff
#define IPE_IPE_0_TOP_DBG_STATUS_0_STATUS_SHIFT 0x0

#define regIPE_IPE_0_TOP_DBG_STATUS_1 0x11a4  /*register offset*/
#define IPE_IPE_0_TOP_DBG_STATUS_1_STATUS_MASK 0xffffffff
#define IPE_IPE_0_TOP_DBG_STATUS_1_STATUS_SHIFT 0x0

#define regIPE_IPE_0_TOP_DBG_STATUS_2 0x11a8  /*register offset*/
#define IPE_IPE_0_TOP_DBG_STATUS_2_STATUS_MASK 0xffffffff
#define IPE_IPE_0_TOP_DBG_STATUS_2_STATUS_SHIFT 0x0

#define regIPE_IPE_0_TOP_DBG_STATUS_3 0x11ac  /*register offset*/
#define IPE_IPE_0_TOP_DBG_STATUS_3_STATUS_MASK 0xffffffff
#define IPE_IPE_0_TOP_DBG_STATUS_3_STATUS_SHIFT 0x0

#define regIPE_IPE_0_TOP_DBG_STATUS_4 0x11b0  /*register offset*/
#define IPE_IPE_0_TOP_DBG_STATUS_4_STATUS_MASK 0xffffffff
#define IPE_IPE_0_TOP_DBG_STATUS_4_STATUS_SHIFT 0x0

#define regIPE_IPE_0_TOP_DBG_STATUS_5 0x11b4  /*register offset*/
#define IPE_IPE_0_TOP_DBG_STATUS_5_STATUS_MASK 0xffffffff
#define IPE_IPE_0_TOP_DBG_STATUS_5_STATUS_SHIFT 0x0

#define regIPE_IPE_0_TOP_DBG_STATUS_6 0x11b8  /*register offset*/
#define IPE_IPE_0_TOP_DBG_STATUS_6_STATUS_MASK 0xffffffff
#define IPE_IPE_0_TOP_DBG_STATUS_6_STATUS_SHIFT 0x0

#define regIPE_IPE_0_TOP_DBG_STATUS_7 0x11bc  /*register offset*/
#define IPE_IPE_0_TOP_DBG_STATUS_7_STATUS_MASK 0xffffffff
#define IPE_IPE_0_TOP_DBG_STATUS_7_STATUS_SHIFT 0x0

#define regIPE_IPE_0_TOP_DBG_CFG 0x11dc  /*register offset*/
#define IPE_IPE_0_TOP_DBG_CFG_DBG_EN_MASK 0x1
#define IPE_IPE_0_TOP_DBG_CFG_DBG_EN_SHIFT 0x0
#define IPE_IPE_0_TOP_DBG_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_TOP_DBG_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_TOP_SCRATCH_0 0x11f0  /*register offset*/
#define IPE_IPE_0_TOP_SCRATCH_0_SCRATCH_0_MASK 0xffffffff
#define IPE_IPE_0_TOP_SCRATCH_0_SCRATCH_0_SHIFT 0x0

#define regIPE_IPE_0_TOP_SPARE 0x11fc  /*register offset*/
#define IPE_IPE_0_TOP_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_TOP_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_TOP_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_TOP_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_QOS_HW_VERSION 0x1200  /*register offset*/
#define IPE_IPE_0_QOS_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_QOS_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_QOS_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_QOS_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_QOS_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_QOS_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_QOS_HW_STATUS 0x1204  /*register offset*/
#define IPE_IPE_0_QOS_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_QOS_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_QOS_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_QOS_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_QOS_MODULE_CFG 0x1260  /*register offset*/
#define IPE_IPE_0_QOS_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_QOS_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_QOS_MODULE_CFG_UNUSED0_MASK 0xfe
#define IPE_IPE_0_QOS_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_QOS_MODULE_CFG_STATIC_HEALTH_MASK 0xf00
#define IPE_IPE_0_QOS_MODULE_CFG_STATIC_HEALTH_SHIFT 0x8
#define IPE_IPE_0_QOS_MODULE_CFG_UNUSED1_MASK 0xf000
#define IPE_IPE_0_QOS_MODULE_CFG_UNUSED1_SHIFT 0xc
#define IPE_IPE_0_QOS_MODULE_CFG_PROC_INTERVAL_MASK 0x3ff0000
#define IPE_IPE_0_QOS_MODULE_CFG_PROC_INTERVAL_SHIFT 0x10
#define IPE_IPE_0_QOS_MODULE_CFG_UNUSED2_MASK 0xfc000000
#define IPE_IPE_0_QOS_MODULE_CFG_UNUSED2_SHIFT 0x1a

#define regIPE_IPE_0_QOS_CURVE_CFG_0 0x1268  /*register offset*/
#define IPE_IPE_0_QOS_CURVE_CFG_0_YMIN_INC_MASK 0x3ff
#define IPE_IPE_0_QOS_CURVE_CFG_0_YMIN_INC_SHIFT 0x0
#define IPE_IPE_0_QOS_CURVE_CFG_0_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_QOS_CURVE_CFG_0_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_QOS_CURVE_CFG_0_YEXP_YMIN_DEC_MASK 0x3ff0000
#define IPE_IPE_0_QOS_CURVE_CFG_0_YEXP_YMIN_DEC_SHIFT 0x10
#define IPE_IPE_0_QOS_CURVE_CFG_0_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_QOS_CURVE_CFG_0_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_QOS_CURVE_CFG_1 0x126c  /*register offset*/
#define IPE_IPE_0_QOS_CURVE_CFG_1_INITIAL_DELTA_MASK 0x3ffffff
#define IPE_IPE_0_QOS_CURVE_CFG_1_INITIAL_DELTA_SHIFT 0x0
#define IPE_IPE_0_QOS_CURVE_CFG_1_UNUSED0_MASK 0xfc000000
#define IPE_IPE_0_QOS_CURVE_CFG_1_UNUSED0_SHIFT 0x1a

#define regIPE_IPE_0_QOS_WINDOW_CFG 0x1270  /*register offset*/
#define IPE_IPE_0_QOS_WINDOW_CFG_SESSION_CNT_MASK 0x3f
#define IPE_IPE_0_QOS_WINDOW_CFG_SESSION_CNT_SHIFT 0x0
#define IPE_IPE_0_QOS_WINDOW_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_QOS_WINDOW_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_QOS_EOS_STATUS_0 0x1274  /*register offset*/
#define IPE_IPE_0_QOS_EOS_STATUS_0_EOS_ID_MASK 0x1
#define IPE_IPE_0_QOS_EOS_STATUS_0_EOS_ID_SHIFT 0x0
#define IPE_IPE_0_QOS_EOS_STATUS_0_EOS_YEXP_YMIN_MASK 0xffffffe
#define IPE_IPE_0_QOS_EOS_STATUS_0_EOS_YEXP_YMIN_SHIFT 0x1
#define IPE_IPE_0_QOS_EOS_STATUS_0_EOS_HEALTH_MASK 0xf0000000
#define IPE_IPE_0_QOS_EOS_STATUS_0_EOS_HEALTH_SHIFT 0x1c

#define regIPE_IPE_0_QOS_EOS_STATUS_1 0x1278  /*register offset*/
#define IPE_IPE_0_QOS_EOS_STATUS_1_EOS_ID_MASK 0x1
#define IPE_IPE_0_QOS_EOS_STATUS_1_EOS_ID_SHIFT 0x0
#define IPE_IPE_0_QOS_EOS_STATUS_1_UNUSED0_MASK 0xe
#define IPE_IPE_0_QOS_EOS_STATUS_1_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_QOS_EOS_STATUS_1_STRIPE_ACTIVE_CYC_MASK 0xfffffff0
#define IPE_IPE_0_QOS_EOS_STATUS_1_STRIPE_ACTIVE_CYC_SHIFT 0x4

#define regIPE_IPE_0_QOS_EOS_STATUS_2 0x127c  /*register offset*/
#define IPE_IPE_0_QOS_EOS_STATUS_2_EOS_ID_MASK 0x1
#define IPE_IPE_0_QOS_EOS_STATUS_2_EOS_ID_SHIFT 0x0
#define IPE_IPE_0_QOS_EOS_STATUS_2_UNUSED0_MASK 0xe
#define IPE_IPE_0_QOS_EOS_STATUS_2_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_QOS_EOS_STATUS_2_STRIPE_IDLE_CYC_MASK 0xfffffff0
#define IPE_IPE_0_QOS_EOS_STATUS_2_STRIPE_IDLE_CYC_SHIFT 0x4

#define regIPE_IPE_0_QOS_SPARE 0x13fc  /*register offset*/
#define IPE_IPE_0_QOS_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_QOS_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_QOS_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_QOS_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_BUS_RD_HW_VERSION 0x1400  /*register offset*/
#define IPE_IPE_0_BUS_RD_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_BUS_RD_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_BUS_RD_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_BUS_RD_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_BUS_RD_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_BUS_RD_HW_CAPABILITY 0x1404  /*register offset*/
#define IPE_IPE_0_BUS_RD_HW_CAPABILITY_REG_MASK 0xff
#define IPE_IPE_0_BUS_RD_HW_CAPABILITY_REG_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_HW_CAPABILITY_UBWC_MASK 0xff00
#define IPE_IPE_0_BUS_RD_HW_CAPABILITY_UBWC_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_HW_CAPABILITY_LITE_MASK 0xff0000
#define IPE_IPE_0_BUS_RD_HW_CAPABILITY_LITE_SHIFT 0x10
#define IPE_IPE_0_BUS_RD_HW_CAPABILITY_FEATURE_MASK 0xff000000
#define IPE_IPE_0_BUS_RD_HW_CAPABILITY_FEATURE_SHIFT 0x18

#define regIPE_IPE_0_BUS_RD_INPUT_IF_SW_RESET 0x1408  /*register offset*/
#define IPE_IPE_0_BUS_RD_INPUT_IF_SW_RESET_RESET_MASK 0x1ff
#define IPE_IPE_0_BUS_RD_INPUT_IF_SW_RESET_RESET_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_INPUT_IF_SW_RESET_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_BUS_RD_INPUT_IF_SW_RESET_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_BUS_RD_INPUT_IF_CGC_OVERRIDE 0x140c  /*register offset*/
#define IPE_IPE_0_BUS_RD_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIDE_MASK 0x1ff
#define IPE_IPE_0_BUS_RD_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_INPUT_IF_CGC_OVERRIDE_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_BUS_RD_INPUT_IF_CGC_OVERRIDE_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_BUS_RD_INPUT_IF_IRQ_MASK 0x1410  /*register offset*/
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_MASK_INFO_RST_DONE_MASK 0x1
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_MASK_INFO_RST_DONE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_MASK_INFO_REG_UPDATE_DONE_MASK 0x2
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_MASK_INFO_REG_UPDATE_DONE_SHIFT 0x1
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_MASK_INFO_RD_CLIENT_BUF_DONE_MASK 0x7fc
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_MASK_INFO_RD_CLIENT_BUF_DONE_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_MASK_UNUSED0_MASK 0xf800
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_MASK_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_MASK_INFO_CCIF_VIOLATION_MASK 0x1ff0000
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_MASK_INFO_CCIF_VIOLATION_SHIFT 0x10
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_MASK_UNUSED1_MASK 0xfe000000
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_MASK_UNUSED1_SHIFT 0x19

#define regIPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CLEAR 0x1414  /*register offset*/
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_RST_DONE_MASK 0x1
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_RST_DONE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_REG_UPDATE_DONE_MASK 0x2
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_REG_UPDATE_DONE_SHIFT 0x1
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_RD_CLIENT_BUF_DONE_MASK 0x7fc
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_RD_CLIENT_BUF_DONE_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_UNUSED0_MASK 0xf800
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_CCIF_VIOLATION_MASK 0x1ff0000
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_CCIF_VIOLATION_SHIFT 0x10
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_UNUSED1_MASK 0xfe000000
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CLEAR_UNUSED1_SHIFT 0x19

#define regIPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CMD 0x1418  /*register offset*/
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CMD_CLEAR_MASK 0x1
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CMD_CLEAR_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CMD_UNUSED0_MASK 0xe
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CMD_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CMD_SET_MASK 0x10
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CMD_SET_SHIFT 0x4
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regIPE_IPE_0_BUS_RD_INPUT_IF_IRQ_STATUS 0x141c  /*register offset*/
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_RST_DONE_MASK 0x1
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_RST_DONE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_REG_UPDATE_DONE_MASK 0x2
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_REG_UPDATE_DONE_SHIFT 0x1
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_RD_CLIENT_BUF_DONE_MASK 0x7fc
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_RD_CLIENT_BUF_DONE_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_STATUS_UNUSED0_MASK 0xf800
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_STATUS_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_CCIF_VIOLATION_MASK 0x1ff0000
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_CCIF_VIOLATION_SHIFT 0x10
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_STATUS_UNUSED1_MASK 0xfe000000
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_STATUS_UNUSED1_SHIFT 0x19

#define regIPE_IPE_0_BUS_RD_INPUT_IF_CMD 0x1420  /*register offset*/
#define IPE_IPE_0_BUS_RD_INPUT_IF_CMD_GO_CMD_MASK 0x1
#define IPE_IPE_0_BUS_RD_INPUT_IF_CMD_GO_CMD_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_INPUT_IF_CMD_ICA_EN_MASK 0x6
#define IPE_IPE_0_BUS_RD_INPUT_IF_CMD_ICA_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_RD_INPUT_IF_CMD_STATIC_PRG_MASK 0x8
#define IPE_IPE_0_BUS_RD_INPUT_IF_CMD_STATIC_PRG_SHIFT 0x3
#define IPE_IPE_0_BUS_RD_INPUT_IF_CMD_GO_CMD_SEL_MASK 0x10
#define IPE_IPE_0_BUS_RD_INPUT_IF_CMD_GO_CMD_SEL_SHIFT 0x4
#define IPE_IPE_0_BUS_RD_INPUT_IF_CMD_FS_SYNC_EN_MASK 0x20
#define IPE_IPE_0_BUS_RD_INPUT_IF_CMD_FS_SYNC_EN_SHIFT 0x5
#define IPE_IPE_0_BUS_RD_INPUT_IF_CMD_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_BUS_RD_INPUT_IF_CMD_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_BUS_RD_INPUT_IF_IRQ_SET 0x1424  /*register offset*/
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_SET_INFO_RST_DONE_MASK 0x1
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_SET_INFO_RST_DONE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_SET_INFO_REG_UPDATE_DONE_MASK 0x2
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_SET_INFO_REG_UPDATE_DONE_SHIFT 0x1
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_SET_INFO_RD_CLIENT_BUF_DONE_MASK 0x7fc
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_SET_INFO_RD_CLIENT_BUF_DONE_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_SET_UNUSED0_MASK 0xf800
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_SET_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_SET_INFO_CCIF_VIOLATION_MASK 0x1ff0000
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_SET_INFO_CCIF_VIOLATION_SHIFT 0x10
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_SET_UNUSED1_MASK 0xfe000000
#define IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_SET_UNUSED1_SHIFT 0x19

#define regIPE_IPE_0_BUS_RD_INPUT_IF_MISR_RESET 0x142c  /*register offset*/
#define IPE_IPE_0_BUS_RD_INPUT_IF_MISR_RESET_RESET_MASK 0x1
#define IPE_IPE_0_BUS_RD_INPUT_IF_MISR_RESET_RESET_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_INPUT_IF_MISR_RESET_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_BUS_RD_INPUT_IF_MISR_RESET_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_BUS_RD_INPUT_IF_SECURITY_CFG 0x1430  /*register offset*/
#define IPE_IPE_0_BUS_RD_INPUT_IF_SECURITY_CFG_ENABLE_MASK 0x1
#define IPE_IPE_0_BUS_RD_INPUT_IF_SECURITY_CFG_ENABLE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_INPUT_IF_SECURITY_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_BUS_RD_INPUT_IF_SECURITY_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_BUS_RD_PWR_ISO_CFG 0x1434  /*register offset*/
#define IPE_IPE_0_BUS_RD_PWR_ISO_CFG_PWR_ISO_ENABLE_MASK 0x1
#define IPE_IPE_0_BUS_RD_PWR_ISO_CFG_PWR_ISO_ENABLE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_PWR_ISO_CFG_UNUSED0_MASK 0x2
#define IPE_IPE_0_BUS_RD_PWR_ISO_CFG_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_BUS_RD_PWR_ISO_CFG_PWR_ISO_PATGEN_SELECT_MASK 0xc
#define IPE_IPE_0_BUS_RD_PWR_ISO_CFG_PWR_ISO_PATGEN_SELECT_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_PWR_ISO_CFG_UNUSED1_MASK 0x10
#define IPE_IPE_0_BUS_RD_PWR_ISO_CFG_UNUSED1_SHIFT 0x4
#define IPE_IPE_0_BUS_RD_PWR_ISO_CFG_PWR_ISO_BPP_SELECT_MASK 0x60
#define IPE_IPE_0_BUS_RD_PWR_ISO_CFG_PWR_ISO_BPP_SELECT_SHIFT 0x5
#define IPE_IPE_0_BUS_RD_PWR_ISO_CFG_UNUSED2_MASK 0xffffff80
#define IPE_IPE_0_BUS_RD_PWR_ISO_CFG_UNUSED2_SHIFT 0x7

#define regIPE_IPE_0_BUS_RD_PWR_ISO_SEED 0x1438  /*register offset*/
#define IPE_IPE_0_BUS_RD_PWR_ISO_SEED_PWR_ISO_PATGEN_SEED_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_PWR_ISO_SEED_PWR_ISO_PATGEN_SEED_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_TEST_BUS_CTRL 0x1448  /*register offset*/
#define IPE_IPE_0_BUS_RD_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IPE_IPE_0_BUS_RD_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_BUS_RD_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_BUS_RD_TEST_BUS_CTRL_TEST_BUS_CLIENT_SEL_MASK 0x1f0
#define IPE_IPE_0_BUS_RD_TEST_BUS_CTRL_TEST_BUS_CLIENT_SEL_SHIFT 0x4
#define IPE_IPE_0_BUS_RD_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_MASK 0xfe00
#define IPE_IPE_0_BUS_RD_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_SHIFT 0x9
#define IPE_IPE_0_BUS_RD_TEST_BUS_CTRL_UNUSED1_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_TEST_BUS_CTRL_UNUSED1_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_SPARE 0x144c  /*register offset*/
#define IPE_IPE_0_BUS_RD_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_BUS_RD_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_BUS_RD_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_BUS_RD_CLIENT_0_CORE_CFG 0x1450  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_0_CORE_CFG_CLIENT_EN_MASK 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_0_CORE_CFG_CLIENT_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_0_CORE_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_BUS_RD_CLIENT_0_CORE_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_BUS_RD_CLIENT_0_CCIF_META_DATA 0x1454  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_0_CCIF_META_DATA_STRIPE_LOCATION_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_0_CCIF_META_DATA_STRIPE_LOCATION_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_0_CCIF_META_DATA_PIXEL_PATTERN_MASK 0xfc
#define IPE_IPE_0_BUS_RD_CLIENT_0_CCIF_META_DATA_PIXEL_PATTERN_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_0_CCIF_META_DATA_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_BUS_RD_CLIENT_0_CCIF_META_DATA_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_BUS_RD_CLIENT_0_ADDR_IMAGE 0x1458  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_0_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_0_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_0_RD_BUFFER_SIZE 0x145c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_0_RD_BUFFER_SIZE_WIDTH_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_0_RD_BUFFER_SIZE_WIDTH_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_0_RD_BUFFER_SIZE_HEIGHT_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_0_RD_BUFFER_SIZE_HEIGHT_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_0_RD_STRIDE 0x1460  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_0_RD_STRIDE_STRIDE_MASK 0x1fffff
#define IPE_IPE_0_BUS_RD_CLIENT_0_RD_STRIDE_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_0_RD_STRIDE_UNUSED0_MASK 0xffe00000
#define IPE_IPE_0_BUS_RD_CLIENT_0_RD_STRIDE_UNUSED0_SHIFT 0x15

#define regIPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0 0x1464  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_MASK 0x1f
#define IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_ALIGNMENT_MASK 0x20
#define IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_ALIGNMENT_SHIFT 0x5
#define IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_BUS_RD_CLIENT_0_ICA_CFG 0x1468  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_0_ICA_CFG_ENABLE_MASK 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_0_ICA_CFG_ENABLE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_0_ICA_CFG_CMD_FORMAT_MASK 0x1e
#define IPE_IPE_0_BUS_RD_CLIENT_0_ICA_CFG_CMD_FORMAT_SHIFT 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_0_ICA_CFG_CBCR_PLANE_MASK 0x20
#define IPE_IPE_0_BUS_RD_CLIENT_0_ICA_CFG_CBCR_PLANE_SHIFT 0x5
#define IPE_IPE_0_BUS_RD_CLIENT_0_ICA_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_BUS_RD_CLIENT_0_ICA_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_BUS_RD_CLIENT_0_ADDR_UBWC_META 0x146c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_0_ADDR_UBWC_META_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_0_ADDR_UBWC_META_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_0_UBWC_META_STRIDE 0x1470  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_META_STRIDE_STRIDE_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_META_STRIDE_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_META_STRIDE_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_META_STRIDE_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG 0x1474  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG_BANKSPREAD_EN_MASK 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG_BANKSPREAD_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG_HIGHESTBANKBIT_EN_MASK 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG_HIGHESTBANKBIT_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG_HIGHESTBANKBIT_LV1_EN_MASK 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG_HIGHESTBANKBIT_LV1_EN_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG_HIGHESTBANKBIT_VAL_MASK 0xf8
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG_HIGHESTBANKBIT_VAL_SHIFT 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG_UBWC_VER_MASK 0x100
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG_UBWC_VER_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG_UNUSED0_MASK 0xe00
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG_UBWC_8CHANNEL_EN_MASK 0x1000
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG_UBWC_8CHANNEL_EN_SHIFT 0xc
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG_HIGHESTBANKBIT_LV2_EN_MASK 0x2000
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG_HIGHESTBANKBIT_LV2_EN_SHIFT 0xd
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG_HIGHESTBANKBIT_LV3_EN_MASK 0x4000
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG_HIGHESTBANKBIT_LV3_EN_SHIFT 0xe
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG_UNUSED1_MASK 0xffff8000
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG_UNUSED1_SHIFT 0xf

#define regIPE_IPE_0_BUS_RD_CLIENT_0_LATENCY_BUFF_ALLOCATION 0x1478  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_0_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_0_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_0_LATENCY_BUFF_ALLOCATION_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_0_LATENCY_BUFF_ALLOCATION_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_0_UBWC_META_LATENCY_BUFF_ALLOCATION 0x147c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_META_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_META_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_META_LATENCY_BUFF_ALLOCATION_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_META_LATENCY_BUFF_ALLOCATION_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_0_BURST_LIMIT_CFG 0x1480  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_0_BURST_LIMIT_CFG_BURST_LENGTH_MAX_MASK 0xf
#define IPE_IPE_0_BUS_RD_CLIENT_0_BURST_LIMIT_CFG_BURST_LENGTH_MAX_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_BUS_RD_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_BUS_RD_CLIENT_0_MISR_CFG_0 0x1484  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_0_MISR_CFG_0_SAMP_MODE_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_0_MISR_CFG_0_SAMP_MODE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_0_MISR_CFG_0_ENABLE_MASK 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_0_MISR_CFG_0_ENABLE_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_0_MISR_CFG_0_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_BUS_RD_CLIENT_0_MISR_CFG_0_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_BUS_RD_CLIENT_0_MISR_CFG_1 0x1488  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_0_MISR_CFG_1_RD_WORD_SEL_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_0_MISR_CFG_1_RD_WORD_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_0_MISR_CFG_1_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_RD_CLIENT_0_MISR_CFG_1_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_RD_CLIENT_0_MISR_RD_VAL 0x148c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_0_MISR_RD_VAL_MISR_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_0_MISR_RD_VAL_MISR_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG 0x1490  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IPE_IPE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IPE_IPE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_0 0x1494  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_1 0x1498  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG 0x149c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IPE_IPE_0_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IPE_IPE_0_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IPE_IPE_0_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IPE_IPE_0_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IPE_IPE_0_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IPE_IPE_0_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IPE_IPE_0_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IPE_IPE_0_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IPE_IPE_0_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIPE_IPE_0_BUS_RD_CLIENT_1_CORE_CFG 0x14f0  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_1_CORE_CFG_CLIENT_EN_MASK 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_1_CORE_CFG_CLIENT_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_1_CORE_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_BUS_RD_CLIENT_1_CORE_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_BUS_RD_CLIENT_1_CCIF_META_DATA 0x14f4  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_1_CCIF_META_DATA_STRIPE_LOCATION_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_1_CCIF_META_DATA_STRIPE_LOCATION_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_1_CCIF_META_DATA_PIXEL_PATTERN_MASK 0xfc
#define IPE_IPE_0_BUS_RD_CLIENT_1_CCIF_META_DATA_PIXEL_PATTERN_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_1_CCIF_META_DATA_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_BUS_RD_CLIENT_1_CCIF_META_DATA_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_BUS_RD_CLIENT_1_ADDR_IMAGE 0x14f8  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_1_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_1_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_1_RD_BUFFER_SIZE 0x14fc  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_1_RD_BUFFER_SIZE_WIDTH_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_1_RD_BUFFER_SIZE_WIDTH_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_1_RD_BUFFER_SIZE_HEIGHT_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_1_RD_BUFFER_SIZE_HEIGHT_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_1_RD_STRIDE 0x1500  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_1_RD_STRIDE_STRIDE_MASK 0x1fffff
#define IPE_IPE_0_BUS_RD_CLIENT_1_RD_STRIDE_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_1_RD_STRIDE_UNUSED0_MASK 0xffe00000
#define IPE_IPE_0_BUS_RD_CLIENT_1_RD_STRIDE_UNUSED0_SHIFT 0x15

#define regIPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0 0x1504  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_MASK 0x1f
#define IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_ALIGNMENT_MASK 0x20
#define IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_ALIGNMENT_SHIFT 0x5
#define IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_BUS_RD_CLIENT_1_ICA_CFG 0x1508  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_1_ICA_CFG_ENABLE_MASK 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_1_ICA_CFG_ENABLE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_1_ICA_CFG_CMD_FORMAT_MASK 0x1e
#define IPE_IPE_0_BUS_RD_CLIENT_1_ICA_CFG_CMD_FORMAT_SHIFT 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_1_ICA_CFG_CBCR_PLANE_MASK 0x20
#define IPE_IPE_0_BUS_RD_CLIENT_1_ICA_CFG_CBCR_PLANE_SHIFT 0x5
#define IPE_IPE_0_BUS_RD_CLIENT_1_ICA_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_BUS_RD_CLIENT_1_ICA_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_BUS_RD_CLIENT_1_ADDR_UBWC_META 0x150c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_1_ADDR_UBWC_META_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_1_ADDR_UBWC_META_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_1_UBWC_META_STRIDE 0x1510  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_META_STRIDE_STRIDE_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_META_STRIDE_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_META_STRIDE_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_META_STRIDE_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG 0x1514  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG_BANKSPREAD_EN_MASK 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG_BANKSPREAD_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG_HIGHESTBANKBIT_EN_MASK 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG_HIGHESTBANKBIT_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG_HIGHESTBANKBIT_LV1_EN_MASK 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG_HIGHESTBANKBIT_LV1_EN_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG_HIGHESTBANKBIT_VAL_MASK 0xf8
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG_HIGHESTBANKBIT_VAL_SHIFT 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG_UBWC_VER_MASK 0x100
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG_UBWC_VER_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG_UNUSED0_MASK 0xe00
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG_UBWC_8CHANNEL_EN_MASK 0x1000
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG_UBWC_8CHANNEL_EN_SHIFT 0xc
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG_HIGHESTBANKBIT_LV2_EN_MASK 0x2000
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG_HIGHESTBANKBIT_LV2_EN_SHIFT 0xd
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG_HIGHESTBANKBIT_LV3_EN_MASK 0x4000
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG_HIGHESTBANKBIT_LV3_EN_SHIFT 0xe
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG_UNUSED1_MASK 0xffff8000
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG_UNUSED1_SHIFT 0xf

#define regIPE_IPE_0_BUS_RD_CLIENT_1_LATENCY_BUFF_ALLOCATION 0x1518  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_1_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_1_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_1_LATENCY_BUFF_ALLOCATION_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_1_LATENCY_BUFF_ALLOCATION_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_1_UBWC_META_LATENCY_BUFF_ALLOCATION 0x151c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_META_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_META_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_META_LATENCY_BUFF_ALLOCATION_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_META_LATENCY_BUFF_ALLOCATION_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_1_BURST_LIMIT_CFG 0x1520  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_1_BURST_LIMIT_CFG_BURST_LENGTH_MAX_MASK 0xf
#define IPE_IPE_0_BUS_RD_CLIENT_1_BURST_LIMIT_CFG_BURST_LENGTH_MAX_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_1_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_BUS_RD_CLIENT_1_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_BUS_RD_CLIENT_1_MISR_CFG_0 0x1524  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_1_MISR_CFG_0_SAMP_MODE_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_1_MISR_CFG_0_SAMP_MODE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_1_MISR_CFG_0_ENABLE_MASK 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_1_MISR_CFG_0_ENABLE_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_1_MISR_CFG_0_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_BUS_RD_CLIENT_1_MISR_CFG_0_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_BUS_RD_CLIENT_1_MISR_CFG_1 0x1528  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_1_MISR_CFG_1_RD_WORD_SEL_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_1_MISR_CFG_1_RD_WORD_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_1_MISR_CFG_1_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_RD_CLIENT_1_MISR_CFG_1_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_RD_CLIENT_1_MISR_RD_VAL 0x152c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_1_MISR_RD_VAL_MISR_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_1_MISR_RD_VAL_MISR_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_1_DEBUG_STATUS_CFG 0x1530  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_1_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IPE_IPE_0_BUS_RD_CLIENT_1_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_1_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IPE_IPE_0_BUS_RD_CLIENT_1_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_1_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_1_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_1_DEBUG_STATUS_0 0x1534  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_1_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_1_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_1_DEBUG_STATUS_1 0x1538  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_1_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_1_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_1_SYSTEM_CACHE_CFG 0x153c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IPE_IPE_0_BUS_RD_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IPE_IPE_0_BUS_RD_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IPE_IPE_0_BUS_RD_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IPE_IPE_0_BUS_RD_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IPE_IPE_0_BUS_RD_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IPE_IPE_0_BUS_RD_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_BUS_RD_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IPE_IPE_0_BUS_RD_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IPE_IPE_0_BUS_RD_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IPE_IPE_0_BUS_RD_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIPE_IPE_0_BUS_RD_CLIENT_2_CORE_CFG 0x1590  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_2_CORE_CFG_CLIENT_EN_MASK 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_2_CORE_CFG_CLIENT_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_2_CORE_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_BUS_RD_CLIENT_2_CORE_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_BUS_RD_CLIENT_2_CCIF_META_DATA 0x1594  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_2_CCIF_META_DATA_STRIPE_LOCATION_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_2_CCIF_META_DATA_STRIPE_LOCATION_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_2_CCIF_META_DATA_PIXEL_PATTERN_MASK 0xfc
#define IPE_IPE_0_BUS_RD_CLIENT_2_CCIF_META_DATA_PIXEL_PATTERN_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_2_CCIF_META_DATA_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_BUS_RD_CLIENT_2_CCIF_META_DATA_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_BUS_RD_CLIENT_2_ADDR_IMAGE 0x1598  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_2_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_2_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_2_RD_BUFFER_SIZE 0x159c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_2_RD_BUFFER_SIZE_WIDTH_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_2_RD_BUFFER_SIZE_WIDTH_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_2_RD_BUFFER_SIZE_HEIGHT_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_2_RD_BUFFER_SIZE_HEIGHT_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_2_RD_STRIDE 0x15a0  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_2_RD_STRIDE_STRIDE_MASK 0x1fffff
#define IPE_IPE_0_BUS_RD_CLIENT_2_RD_STRIDE_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_2_RD_STRIDE_UNUSED0_MASK 0xffe00000
#define IPE_IPE_0_BUS_RD_CLIENT_2_RD_STRIDE_UNUSED0_SHIFT 0x15

#define regIPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0 0x15a4  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_MASK 0x1f
#define IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_ALIGNMENT_MASK 0x20
#define IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_ALIGNMENT_SHIFT 0x5
#define IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_BUS_RD_CLIENT_2_ICA_CFG 0x15a8  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_2_ICA_CFG_ENABLE_MASK 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_2_ICA_CFG_ENABLE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_2_ICA_CFG_CMD_FORMAT_MASK 0x1e
#define IPE_IPE_0_BUS_RD_CLIENT_2_ICA_CFG_CMD_FORMAT_SHIFT 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_2_ICA_CFG_CBCR_PLANE_MASK 0x20
#define IPE_IPE_0_BUS_RD_CLIENT_2_ICA_CFG_CBCR_PLANE_SHIFT 0x5
#define IPE_IPE_0_BUS_RD_CLIENT_2_ICA_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_BUS_RD_CLIENT_2_ICA_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_BUS_RD_CLIENT_2_ADDR_UBWC_META 0x15ac  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_2_ADDR_UBWC_META_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_2_ADDR_UBWC_META_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_2_UBWC_META_STRIDE 0x15b0  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_META_STRIDE_STRIDE_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_META_STRIDE_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_META_STRIDE_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_META_STRIDE_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG 0x15b4  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG_BANKSPREAD_EN_MASK 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG_BANKSPREAD_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG_HIGHESTBANKBIT_EN_MASK 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG_HIGHESTBANKBIT_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG_HIGHESTBANKBIT_LV1_EN_MASK 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG_HIGHESTBANKBIT_LV1_EN_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG_HIGHESTBANKBIT_VAL_MASK 0xf8
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG_HIGHESTBANKBIT_VAL_SHIFT 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG_UBWC_VER_MASK 0x100
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG_UBWC_VER_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG_UNUSED0_MASK 0xe00
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG_UBWC_8CHANNEL_EN_MASK 0x1000
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG_UBWC_8CHANNEL_EN_SHIFT 0xc
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG_HIGHESTBANKBIT_LV2_EN_MASK 0x2000
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG_HIGHESTBANKBIT_LV2_EN_SHIFT 0xd
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG_HIGHESTBANKBIT_LV3_EN_MASK 0x4000
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG_HIGHESTBANKBIT_LV3_EN_SHIFT 0xe
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG_UNUSED1_MASK 0xffff8000
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG_UNUSED1_SHIFT 0xf

#define regIPE_IPE_0_BUS_RD_CLIENT_2_LATENCY_BUFF_ALLOCATION 0x15b8  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_2_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_2_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_2_LATENCY_BUFF_ALLOCATION_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_2_LATENCY_BUFF_ALLOCATION_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_2_UBWC_META_LATENCY_BUFF_ALLOCATION 0x15bc  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_META_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_META_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_META_LATENCY_BUFF_ALLOCATION_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_META_LATENCY_BUFF_ALLOCATION_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_2_BURST_LIMIT_CFG 0x15c0  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_2_BURST_LIMIT_CFG_BURST_LENGTH_MAX_MASK 0xf
#define IPE_IPE_0_BUS_RD_CLIENT_2_BURST_LIMIT_CFG_BURST_LENGTH_MAX_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_2_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_BUS_RD_CLIENT_2_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_BUS_RD_CLIENT_2_MISR_CFG_0 0x15c4  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_2_MISR_CFG_0_SAMP_MODE_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_2_MISR_CFG_0_SAMP_MODE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_2_MISR_CFG_0_ENABLE_MASK 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_2_MISR_CFG_0_ENABLE_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_2_MISR_CFG_0_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_BUS_RD_CLIENT_2_MISR_CFG_0_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_BUS_RD_CLIENT_2_MISR_CFG_1 0x15c8  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_2_MISR_CFG_1_RD_WORD_SEL_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_2_MISR_CFG_1_RD_WORD_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_2_MISR_CFG_1_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_RD_CLIENT_2_MISR_CFG_1_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_RD_CLIENT_2_MISR_RD_VAL 0x15cc  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_2_MISR_RD_VAL_MISR_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_2_MISR_RD_VAL_MISR_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_2_DEBUG_STATUS_CFG 0x15d0  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_2_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IPE_IPE_0_BUS_RD_CLIENT_2_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_2_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IPE_IPE_0_BUS_RD_CLIENT_2_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_2_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_2_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_2_DEBUG_STATUS_0 0x15d4  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_2_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_2_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_2_DEBUG_STATUS_1 0x15d8  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_2_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_2_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_2_SYSTEM_CACHE_CFG 0x15dc  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IPE_IPE_0_BUS_RD_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IPE_IPE_0_BUS_RD_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IPE_IPE_0_BUS_RD_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IPE_IPE_0_BUS_RD_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IPE_IPE_0_BUS_RD_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IPE_IPE_0_BUS_RD_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_BUS_RD_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IPE_IPE_0_BUS_RD_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IPE_IPE_0_BUS_RD_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IPE_IPE_0_BUS_RD_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIPE_IPE_0_BUS_RD_CLIENT_3_CORE_CFG 0x1630  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_3_CORE_CFG_CLIENT_EN_MASK 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_3_CORE_CFG_CLIENT_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_3_CORE_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_BUS_RD_CLIENT_3_CORE_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_BUS_RD_CLIENT_3_CCIF_META_DATA 0x1634  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_3_CCIF_META_DATA_STRIPE_LOCATION_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_3_CCIF_META_DATA_STRIPE_LOCATION_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_3_CCIF_META_DATA_PIXEL_PATTERN_MASK 0xfc
#define IPE_IPE_0_BUS_RD_CLIENT_3_CCIF_META_DATA_PIXEL_PATTERN_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_3_CCIF_META_DATA_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_BUS_RD_CLIENT_3_CCIF_META_DATA_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_BUS_RD_CLIENT_3_ADDR_IMAGE 0x1638  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_3_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_3_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_3_RD_BUFFER_SIZE 0x163c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_3_RD_BUFFER_SIZE_WIDTH_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_3_RD_BUFFER_SIZE_WIDTH_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_3_RD_BUFFER_SIZE_HEIGHT_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_3_RD_BUFFER_SIZE_HEIGHT_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_3_RD_STRIDE 0x1640  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_3_RD_STRIDE_STRIDE_MASK 0x1fffff
#define IPE_IPE_0_BUS_RD_CLIENT_3_RD_STRIDE_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_3_RD_STRIDE_UNUSED0_MASK 0xffe00000
#define IPE_IPE_0_BUS_RD_CLIENT_3_RD_STRIDE_UNUSED0_SHIFT 0x15

#define regIPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0 0x1644  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_MASK 0x1f
#define IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_ALIGNMENT_MASK 0x20
#define IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_ALIGNMENT_SHIFT 0x5
#define IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_BUS_RD_CLIENT_3_ICA_CFG 0x1648  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_3_ICA_CFG_ENABLE_MASK 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_3_ICA_CFG_ENABLE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_3_ICA_CFG_CMD_FORMAT_MASK 0x1e
#define IPE_IPE_0_BUS_RD_CLIENT_3_ICA_CFG_CMD_FORMAT_SHIFT 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_3_ICA_CFG_CBCR_PLANE_MASK 0x20
#define IPE_IPE_0_BUS_RD_CLIENT_3_ICA_CFG_CBCR_PLANE_SHIFT 0x5
#define IPE_IPE_0_BUS_RD_CLIENT_3_ICA_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_BUS_RD_CLIENT_3_ICA_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_BUS_RD_CLIENT_3_ADDR_UBWC_META 0x164c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_3_ADDR_UBWC_META_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_3_ADDR_UBWC_META_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_3_UBWC_META_STRIDE 0x1650  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_META_STRIDE_STRIDE_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_META_STRIDE_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_META_STRIDE_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_META_STRIDE_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG 0x1654  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG_BANKSPREAD_EN_MASK 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG_BANKSPREAD_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG_HIGHESTBANKBIT_EN_MASK 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG_HIGHESTBANKBIT_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG_HIGHESTBANKBIT_LV1_EN_MASK 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG_HIGHESTBANKBIT_LV1_EN_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG_HIGHESTBANKBIT_VAL_MASK 0xf8
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG_HIGHESTBANKBIT_VAL_SHIFT 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG_UBWC_VER_MASK 0x100
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG_UBWC_VER_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG_UNUSED0_MASK 0xe00
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG_UBWC_8CHANNEL_EN_MASK 0x1000
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG_UBWC_8CHANNEL_EN_SHIFT 0xc
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG_HIGHESTBANKBIT_LV2_EN_MASK 0x2000
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG_HIGHESTBANKBIT_LV2_EN_SHIFT 0xd
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG_HIGHESTBANKBIT_LV3_EN_MASK 0x4000
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG_HIGHESTBANKBIT_LV3_EN_SHIFT 0xe
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG_UNUSED1_MASK 0xffff8000
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG_UNUSED1_SHIFT 0xf

#define regIPE_IPE_0_BUS_RD_CLIENT_3_LATENCY_BUFF_ALLOCATION 0x1658  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_3_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_3_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_3_LATENCY_BUFF_ALLOCATION_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_3_LATENCY_BUFF_ALLOCATION_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_3_UBWC_META_LATENCY_BUFF_ALLOCATION 0x165c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_META_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_META_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_META_LATENCY_BUFF_ALLOCATION_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_META_LATENCY_BUFF_ALLOCATION_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_3_BURST_LIMIT_CFG 0x1660  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_3_BURST_LIMIT_CFG_BURST_LENGTH_MAX_MASK 0xf
#define IPE_IPE_0_BUS_RD_CLIENT_3_BURST_LIMIT_CFG_BURST_LENGTH_MAX_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_3_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_BUS_RD_CLIENT_3_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_BUS_RD_CLIENT_3_MISR_CFG_0 0x1664  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_3_MISR_CFG_0_SAMP_MODE_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_3_MISR_CFG_0_SAMP_MODE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_3_MISR_CFG_0_ENABLE_MASK 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_3_MISR_CFG_0_ENABLE_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_3_MISR_CFG_0_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_BUS_RD_CLIENT_3_MISR_CFG_0_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_BUS_RD_CLIENT_3_MISR_CFG_1 0x1668  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_3_MISR_CFG_1_RD_WORD_SEL_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_3_MISR_CFG_1_RD_WORD_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_3_MISR_CFG_1_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_RD_CLIENT_3_MISR_CFG_1_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_RD_CLIENT_3_MISR_RD_VAL 0x166c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_3_MISR_RD_VAL_MISR_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_3_MISR_RD_VAL_MISR_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_3_DEBUG_STATUS_CFG 0x1670  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_3_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IPE_IPE_0_BUS_RD_CLIENT_3_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_3_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IPE_IPE_0_BUS_RD_CLIENT_3_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_3_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_3_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_3_DEBUG_STATUS_0 0x1674  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_3_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_3_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_3_DEBUG_STATUS_1 0x1678  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_3_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_3_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_3_SYSTEM_CACHE_CFG 0x167c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IPE_IPE_0_BUS_RD_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IPE_IPE_0_BUS_RD_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IPE_IPE_0_BUS_RD_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IPE_IPE_0_BUS_RD_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IPE_IPE_0_BUS_RD_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IPE_IPE_0_BUS_RD_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_BUS_RD_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IPE_IPE_0_BUS_RD_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IPE_IPE_0_BUS_RD_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IPE_IPE_0_BUS_RD_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIPE_IPE_0_BUS_RD_CLIENT_4_CORE_CFG 0x16d0  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_4_CORE_CFG_CLIENT_EN_MASK 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_4_CORE_CFG_CLIENT_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_4_CORE_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_BUS_RD_CLIENT_4_CORE_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_BUS_RD_CLIENT_4_CCIF_META_DATA 0x16d4  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_4_CCIF_META_DATA_STRIPE_LOCATION_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_4_CCIF_META_DATA_STRIPE_LOCATION_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_4_CCIF_META_DATA_PIXEL_PATTERN_MASK 0xfc
#define IPE_IPE_0_BUS_RD_CLIENT_4_CCIF_META_DATA_PIXEL_PATTERN_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_4_CCIF_META_DATA_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_BUS_RD_CLIENT_4_CCIF_META_DATA_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_BUS_RD_CLIENT_4_ADDR_IMAGE 0x16d8  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_4_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_4_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_4_RD_BUFFER_SIZE 0x16dc  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_4_RD_BUFFER_SIZE_WIDTH_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_4_RD_BUFFER_SIZE_WIDTH_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_4_RD_BUFFER_SIZE_HEIGHT_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_4_RD_BUFFER_SIZE_HEIGHT_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_4_RD_STRIDE 0x16e0  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_4_RD_STRIDE_STRIDE_MASK 0x1fffff
#define IPE_IPE_0_BUS_RD_CLIENT_4_RD_STRIDE_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_4_RD_STRIDE_UNUSED0_MASK 0xffe00000
#define IPE_IPE_0_BUS_RD_CLIENT_4_RD_STRIDE_UNUSED0_SHIFT 0x15

#define regIPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0 0x16e4  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_MASK 0x1f
#define IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_ALIGNMENT_MASK 0x20
#define IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_ALIGNMENT_SHIFT 0x5
#define IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_BUS_RD_CLIENT_4_LATENCY_BUFF_ALLOCATION 0x16f8  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_4_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_4_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_4_LATENCY_BUFF_ALLOCATION_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_4_LATENCY_BUFF_ALLOCATION_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_4_BURST_LIMIT_CFG 0x1700  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_4_BURST_LIMIT_CFG_BURST_LENGTH_MAX_MASK 0xf
#define IPE_IPE_0_BUS_RD_CLIENT_4_BURST_LIMIT_CFG_BURST_LENGTH_MAX_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_4_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_BUS_RD_CLIENT_4_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_BUS_RD_CLIENT_4_MISR_CFG_0 0x1704  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_4_MISR_CFG_0_SAMP_MODE_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_4_MISR_CFG_0_SAMP_MODE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_4_MISR_CFG_0_ENABLE_MASK 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_4_MISR_CFG_0_ENABLE_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_4_MISR_CFG_0_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_BUS_RD_CLIENT_4_MISR_CFG_0_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_BUS_RD_CLIENT_4_MISR_CFG_1 0x1708  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_4_MISR_CFG_1_RD_WORD_SEL_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_4_MISR_CFG_1_RD_WORD_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_4_MISR_CFG_1_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_RD_CLIENT_4_MISR_CFG_1_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_RD_CLIENT_4_MISR_RD_VAL 0x170c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_4_MISR_RD_VAL_MISR_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_4_MISR_RD_VAL_MISR_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_4_DEBUG_STATUS_CFG 0x1710  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_4_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IPE_IPE_0_BUS_RD_CLIENT_4_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_4_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IPE_IPE_0_BUS_RD_CLIENT_4_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_4_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_4_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_4_DEBUG_STATUS_0 0x1714  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_4_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_4_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_4_DEBUG_STATUS_1 0x1718  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_4_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_4_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_4_SYSTEM_CACHE_CFG 0x171c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IPE_IPE_0_BUS_RD_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IPE_IPE_0_BUS_RD_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_4_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IPE_IPE_0_BUS_RD_CLIENT_4_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IPE_IPE_0_BUS_RD_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IPE_IPE_0_BUS_RD_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_4_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IPE_IPE_0_BUS_RD_CLIENT_4_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_BUS_RD_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IPE_IPE_0_BUS_RD_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IPE_IPE_0_BUS_RD_CLIENT_4_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IPE_IPE_0_BUS_RD_CLIENT_4_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIPE_IPE_0_BUS_RD_CLIENT_5_CORE_CFG 0x1770  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_5_CORE_CFG_CLIENT_EN_MASK 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_5_CORE_CFG_CLIENT_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_5_CORE_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_BUS_RD_CLIENT_5_CORE_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_BUS_RD_CLIENT_5_CCIF_META_DATA 0x1774  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_5_CCIF_META_DATA_STRIPE_LOCATION_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_5_CCIF_META_DATA_STRIPE_LOCATION_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_5_CCIF_META_DATA_PIXEL_PATTERN_MASK 0xfc
#define IPE_IPE_0_BUS_RD_CLIENT_5_CCIF_META_DATA_PIXEL_PATTERN_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_5_CCIF_META_DATA_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_BUS_RD_CLIENT_5_CCIF_META_DATA_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_BUS_RD_CLIENT_5_ADDR_IMAGE 0x1778  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_5_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_5_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_5_RD_BUFFER_SIZE 0x177c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_5_RD_BUFFER_SIZE_WIDTH_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_5_RD_BUFFER_SIZE_WIDTH_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_5_RD_BUFFER_SIZE_HEIGHT_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_5_RD_BUFFER_SIZE_HEIGHT_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_5_RD_STRIDE 0x1780  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_5_RD_STRIDE_STRIDE_MASK 0x1fffff
#define IPE_IPE_0_BUS_RD_CLIENT_5_RD_STRIDE_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_5_RD_STRIDE_UNUSED0_MASK 0xffe00000
#define IPE_IPE_0_BUS_RD_CLIENT_5_RD_STRIDE_UNUSED0_SHIFT 0x15

#define regIPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0 0x1784  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_MASK 0x1f
#define IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_ALIGNMENT_MASK 0x20
#define IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_ALIGNMENT_SHIFT 0x5
#define IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_BUS_RD_CLIENT_5_LATENCY_BUFF_ALLOCATION 0x1798  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_5_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_5_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_5_LATENCY_BUFF_ALLOCATION_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_5_LATENCY_BUFF_ALLOCATION_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_5_BURST_LIMIT_CFG 0x17a0  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_5_BURST_LIMIT_CFG_BURST_LENGTH_MAX_MASK 0xf
#define IPE_IPE_0_BUS_RD_CLIENT_5_BURST_LIMIT_CFG_BURST_LENGTH_MAX_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_5_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_BUS_RD_CLIENT_5_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_BUS_RD_CLIENT_5_MISR_CFG_0 0x17a4  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_5_MISR_CFG_0_SAMP_MODE_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_5_MISR_CFG_0_SAMP_MODE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_5_MISR_CFG_0_ENABLE_MASK 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_5_MISR_CFG_0_ENABLE_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_5_MISR_CFG_0_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_BUS_RD_CLIENT_5_MISR_CFG_0_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_BUS_RD_CLIENT_5_MISR_CFG_1 0x17a8  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_5_MISR_CFG_1_RD_WORD_SEL_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_5_MISR_CFG_1_RD_WORD_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_5_MISR_CFG_1_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_RD_CLIENT_5_MISR_CFG_1_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_RD_CLIENT_5_MISR_RD_VAL 0x17ac  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_5_MISR_RD_VAL_MISR_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_5_MISR_RD_VAL_MISR_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_5_DEBUG_STATUS_CFG 0x17b0  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_5_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IPE_IPE_0_BUS_RD_CLIENT_5_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_5_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IPE_IPE_0_BUS_RD_CLIENT_5_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_5_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_5_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_5_DEBUG_STATUS_0 0x17b4  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_5_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_5_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_5_DEBUG_STATUS_1 0x17b8  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_5_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_5_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_5_SYSTEM_CACHE_CFG 0x17bc  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IPE_IPE_0_BUS_RD_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IPE_IPE_0_BUS_RD_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_5_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IPE_IPE_0_BUS_RD_CLIENT_5_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IPE_IPE_0_BUS_RD_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IPE_IPE_0_BUS_RD_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_5_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IPE_IPE_0_BUS_RD_CLIENT_5_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_BUS_RD_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IPE_IPE_0_BUS_RD_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IPE_IPE_0_BUS_RD_CLIENT_5_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IPE_IPE_0_BUS_RD_CLIENT_5_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIPE_IPE_0_BUS_RD_CLIENT_6_CORE_CFG 0x1810  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_6_CORE_CFG_CLIENT_EN_MASK 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_6_CORE_CFG_CLIENT_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_6_CORE_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_BUS_RD_CLIENT_6_CORE_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_BUS_RD_CLIENT_6_CCIF_META_DATA 0x1814  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_6_CCIF_META_DATA_STRIPE_LOCATION_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_6_CCIF_META_DATA_STRIPE_LOCATION_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_6_CCIF_META_DATA_PIXEL_PATTERN_MASK 0xfc
#define IPE_IPE_0_BUS_RD_CLIENT_6_CCIF_META_DATA_PIXEL_PATTERN_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_6_CCIF_META_DATA_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_BUS_RD_CLIENT_6_CCIF_META_DATA_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_BUS_RD_CLIENT_6_ADDR_IMAGE 0x1818  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_6_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_6_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_6_RD_BUFFER_SIZE 0x181c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_6_RD_BUFFER_SIZE_WIDTH_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_6_RD_BUFFER_SIZE_WIDTH_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_6_RD_BUFFER_SIZE_HEIGHT_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_6_RD_BUFFER_SIZE_HEIGHT_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_6_RD_STRIDE 0x1820  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_6_RD_STRIDE_STRIDE_MASK 0x1fffff
#define IPE_IPE_0_BUS_RD_CLIENT_6_RD_STRIDE_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_6_RD_STRIDE_UNUSED0_MASK 0xffe00000
#define IPE_IPE_0_BUS_RD_CLIENT_6_RD_STRIDE_UNUSED0_SHIFT 0x15

#define regIPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0 0x1824  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_MASK 0x1f
#define IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_ALIGNMENT_MASK 0x20
#define IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_ALIGNMENT_SHIFT 0x5
#define IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_BUS_RD_CLIENT_6_LATENCY_BUFF_ALLOCATION 0x1838  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_6_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_6_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_6_LATENCY_BUFF_ALLOCATION_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_6_LATENCY_BUFF_ALLOCATION_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_6_BURST_LIMIT_CFG 0x1840  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_6_BURST_LIMIT_CFG_BURST_LENGTH_MAX_MASK 0xf
#define IPE_IPE_0_BUS_RD_CLIENT_6_BURST_LIMIT_CFG_BURST_LENGTH_MAX_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_6_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_BUS_RD_CLIENT_6_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_BUS_RD_CLIENT_6_MISR_CFG_0 0x1844  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_6_MISR_CFG_0_SAMP_MODE_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_6_MISR_CFG_0_SAMP_MODE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_6_MISR_CFG_0_ENABLE_MASK 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_6_MISR_CFG_0_ENABLE_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_6_MISR_CFG_0_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_BUS_RD_CLIENT_6_MISR_CFG_0_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_BUS_RD_CLIENT_6_MISR_CFG_1 0x1848  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_6_MISR_CFG_1_RD_WORD_SEL_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_6_MISR_CFG_1_RD_WORD_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_6_MISR_CFG_1_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_RD_CLIENT_6_MISR_CFG_1_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_RD_CLIENT_6_MISR_RD_VAL 0x184c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_6_MISR_RD_VAL_MISR_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_6_MISR_RD_VAL_MISR_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_6_DEBUG_STATUS_CFG 0x1850  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_6_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IPE_IPE_0_BUS_RD_CLIENT_6_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_6_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IPE_IPE_0_BUS_RD_CLIENT_6_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_6_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_6_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_6_DEBUG_STATUS_0 0x1854  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_6_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_6_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_6_DEBUG_STATUS_1 0x1858  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_6_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_6_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_6_SYSTEM_CACHE_CFG 0x185c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IPE_IPE_0_BUS_RD_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IPE_IPE_0_BUS_RD_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_6_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IPE_IPE_0_BUS_RD_CLIENT_6_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IPE_IPE_0_BUS_RD_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IPE_IPE_0_BUS_RD_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_6_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IPE_IPE_0_BUS_RD_CLIENT_6_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_BUS_RD_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IPE_IPE_0_BUS_RD_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IPE_IPE_0_BUS_RD_CLIENT_6_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IPE_IPE_0_BUS_RD_CLIENT_6_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIPE_IPE_0_BUS_RD_CLIENT_7_CORE_CFG 0x18b0  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_7_CORE_CFG_CLIENT_EN_MASK 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_7_CORE_CFG_CLIENT_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_7_CORE_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_BUS_RD_CLIENT_7_CORE_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_BUS_RD_CLIENT_7_CCIF_META_DATA 0x18b4  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_7_CCIF_META_DATA_STRIPE_LOCATION_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_7_CCIF_META_DATA_STRIPE_LOCATION_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_7_CCIF_META_DATA_PIXEL_PATTERN_MASK 0xfc
#define IPE_IPE_0_BUS_RD_CLIENT_7_CCIF_META_DATA_PIXEL_PATTERN_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_7_CCIF_META_DATA_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_BUS_RD_CLIENT_7_CCIF_META_DATA_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_BUS_RD_CLIENT_7_ADDR_IMAGE 0x18b8  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_7_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_7_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_7_RD_BUFFER_SIZE 0x18bc  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_7_RD_BUFFER_SIZE_WIDTH_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_7_RD_BUFFER_SIZE_WIDTH_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_7_RD_BUFFER_SIZE_HEIGHT_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_7_RD_BUFFER_SIZE_HEIGHT_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_7_RD_STRIDE 0x18c0  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_7_RD_STRIDE_STRIDE_MASK 0x1fffff
#define IPE_IPE_0_BUS_RD_CLIENT_7_RD_STRIDE_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_7_RD_STRIDE_UNUSED0_MASK 0xffe00000
#define IPE_IPE_0_BUS_RD_CLIENT_7_RD_STRIDE_UNUSED0_SHIFT 0x15

#define regIPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0 0x18c4  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_MASK 0x1f
#define IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_ALIGNMENT_MASK 0x20
#define IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_ALIGNMENT_SHIFT 0x5
#define IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_BUS_RD_CLIENT_7_LATENCY_BUFF_ALLOCATION 0x18d8  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_7_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_7_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_7_LATENCY_BUFF_ALLOCATION_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_7_LATENCY_BUFF_ALLOCATION_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_7_BURST_LIMIT_CFG 0x18e0  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_7_BURST_LIMIT_CFG_BURST_LENGTH_MAX_MASK 0xf
#define IPE_IPE_0_BUS_RD_CLIENT_7_BURST_LIMIT_CFG_BURST_LENGTH_MAX_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_7_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_BUS_RD_CLIENT_7_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_BUS_RD_CLIENT_7_MISR_CFG_0 0x18e4  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_7_MISR_CFG_0_SAMP_MODE_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_7_MISR_CFG_0_SAMP_MODE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_7_MISR_CFG_0_ENABLE_MASK 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_7_MISR_CFG_0_ENABLE_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_7_MISR_CFG_0_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_BUS_RD_CLIENT_7_MISR_CFG_0_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_BUS_RD_CLIENT_7_MISR_CFG_1 0x18e8  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_7_MISR_CFG_1_RD_WORD_SEL_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_7_MISR_CFG_1_RD_WORD_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_7_MISR_CFG_1_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_RD_CLIENT_7_MISR_CFG_1_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_RD_CLIENT_7_MISR_RD_VAL 0x18ec  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_7_MISR_RD_VAL_MISR_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_7_MISR_RD_VAL_MISR_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_7_DEBUG_STATUS_CFG 0x18f0  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_7_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IPE_IPE_0_BUS_RD_CLIENT_7_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_7_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IPE_IPE_0_BUS_RD_CLIENT_7_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_7_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_7_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_7_DEBUG_STATUS_0 0x18f4  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_7_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_7_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_7_DEBUG_STATUS_1 0x18f8  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_7_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_7_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_7_SYSTEM_CACHE_CFG 0x18fc  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IPE_IPE_0_BUS_RD_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IPE_IPE_0_BUS_RD_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_7_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IPE_IPE_0_BUS_RD_CLIENT_7_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IPE_IPE_0_BUS_RD_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IPE_IPE_0_BUS_RD_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_7_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IPE_IPE_0_BUS_RD_CLIENT_7_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_BUS_RD_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IPE_IPE_0_BUS_RD_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IPE_IPE_0_BUS_RD_CLIENT_7_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IPE_IPE_0_BUS_RD_CLIENT_7_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIPE_IPE_0_BUS_RD_CLIENT_8_CORE_CFG 0x1950  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_8_CORE_CFG_CLIENT_EN_MASK 0x1
#define IPE_IPE_0_BUS_RD_CLIENT_8_CORE_CFG_CLIENT_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_8_CORE_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_BUS_RD_CLIENT_8_CORE_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_BUS_RD_CLIENT_8_CCIF_META_DATA 0x1954  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_8_CCIF_META_DATA_STRIPE_LOCATION_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_8_CCIF_META_DATA_STRIPE_LOCATION_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_8_CCIF_META_DATA_PIXEL_PATTERN_MASK 0xfc
#define IPE_IPE_0_BUS_RD_CLIENT_8_CCIF_META_DATA_PIXEL_PATTERN_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_8_CCIF_META_DATA_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_BUS_RD_CLIENT_8_CCIF_META_DATA_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_BUS_RD_CLIENT_8_ADDR_IMAGE 0x1958  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_8_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_8_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_8_RD_BUFFER_SIZE 0x195c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_8_RD_BUFFER_SIZE_WIDTH_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_8_RD_BUFFER_SIZE_WIDTH_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_8_RD_BUFFER_SIZE_HEIGHT_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_8_RD_BUFFER_SIZE_HEIGHT_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_8_RD_STRIDE 0x1960  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_8_RD_STRIDE_STRIDE_MASK 0x1fffff
#define IPE_IPE_0_BUS_RD_CLIENT_8_RD_STRIDE_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_8_RD_STRIDE_UNUSED0_MASK 0xffe00000
#define IPE_IPE_0_BUS_RD_CLIENT_8_RD_STRIDE_UNUSED0_SHIFT 0x15

#define regIPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0 0x1964  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_MASK 0x1f
#define IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_ALIGNMENT_MASK 0x20
#define IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_ALIGNMENT_SHIFT 0x5
#define IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_BUS_RD_CLIENT_8_LATENCY_BUFF_ALLOCATION 0x1978  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_8_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_MASK 0xffff
#define IPE_IPE_0_BUS_RD_CLIENT_8_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_8_LATENCY_BUFF_ALLOCATION_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_8_LATENCY_BUFF_ALLOCATION_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_8_BURST_LIMIT_CFG 0x1980  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_8_BURST_LIMIT_CFG_BURST_LENGTH_MAX_MASK 0xf
#define IPE_IPE_0_BUS_RD_CLIENT_8_BURST_LIMIT_CFG_BURST_LENGTH_MAX_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_8_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_BUS_RD_CLIENT_8_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_BUS_RD_CLIENT_8_MISR_CFG_0 0x1984  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_8_MISR_CFG_0_SAMP_MODE_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_8_MISR_CFG_0_SAMP_MODE_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_8_MISR_CFG_0_ENABLE_MASK 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_8_MISR_CFG_0_ENABLE_SHIFT 0x2
#define IPE_IPE_0_BUS_RD_CLIENT_8_MISR_CFG_0_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_BUS_RD_CLIENT_8_MISR_CFG_0_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_BUS_RD_CLIENT_8_MISR_CFG_1 0x1988  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_8_MISR_CFG_1_RD_WORD_SEL_MASK 0x3
#define IPE_IPE_0_BUS_RD_CLIENT_8_MISR_CFG_1_RD_WORD_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_8_MISR_CFG_1_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_RD_CLIENT_8_MISR_CFG_1_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_RD_CLIENT_8_MISR_RD_VAL 0x198c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_8_MISR_RD_VAL_MISR_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_8_MISR_RD_VAL_MISR_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_8_DEBUG_STATUS_CFG 0x1990  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_8_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IPE_IPE_0_BUS_RD_CLIENT_8_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_8_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IPE_IPE_0_BUS_RD_CLIENT_8_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_8_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_RD_CLIENT_8_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_RD_CLIENT_8_DEBUG_STATUS_0 0x1994  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_8_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_8_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_8_DEBUG_STATUS_1 0x1998  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_8_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_RD_CLIENT_8_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_RD_CLIENT_8_SYSTEM_CACHE_CFG 0x199c  /*register offset*/
#define IPE_IPE_0_BUS_RD_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IPE_IPE_0_BUS_RD_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IPE_IPE_0_BUS_RD_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IPE_IPE_0_BUS_RD_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IPE_IPE_0_BUS_RD_CLIENT_8_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IPE_IPE_0_BUS_RD_CLIENT_8_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IPE_IPE_0_BUS_RD_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IPE_IPE_0_BUS_RD_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IPE_IPE_0_BUS_RD_CLIENT_8_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IPE_IPE_0_BUS_RD_CLIENT_8_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_BUS_RD_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IPE_IPE_0_BUS_RD_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IPE_IPE_0_BUS_RD_CLIENT_8_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IPE_IPE_0_BUS_RD_CLIENT_8_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIPE_IPE_0_BUS_WR_HW_VERSION 0x2000  /*register offset*/
#define IPE_IPE_0_BUS_WR_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_BUS_WR_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_BUS_WR_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_BUS_WR_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_BUS_WR_INPUT_IF_CGC_OVERRIDE 0x2008  /*register offset*/
#define IPE_IPE_0_BUS_WR_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIDE_MASK 0x1ff
#define IPE_IPE_0_BUS_WR_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_INPUT_IF_CGC_OVERRIDE_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_BUS_WR_INPUT_IF_CGC_OVERRIDE_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_BUS_WR_INPUT_IF_IRQ_MASK_0 0x2018  /*register offset*/
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE_DONE_MASK 0x1
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_BUF_DONE_MASK 0x2
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_BUF_DONE_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_UNUSED0_MASK 0x3ffffffc
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_VIOLATION_MASK 0x40000000
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_VIOLATION_SHIFT 0x1e
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_MASK_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIPE_IPE_0_BUS_WR_INPUT_IF_IRQ_MASK_1 0x201c  /*register offset*/
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_MASK_1_WR_CLIENT_BUF_DONE_MASK 0x1ff
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_MASK_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_MASK_1_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_MASK_1_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0 0x2020  /*register offset*/
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE_DONE_MASK 0x1
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_BUF_DONE_MASK 0x2
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_BUF_DONE_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_UNUSED0_MASK 0x3ffffffc
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_VIOLATION_MASK 0x40000000
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_VIOLATION_SHIFT 0x1e
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_1 0x2024  /*register offset*/
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_1_WR_CLIENT_BUF_DONE_MASK 0x1ff
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_1_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_1_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0 0x2028  /*register offset*/
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE_DONE_MASK 0x1
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_BUF_DONE_MASK 0x2
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_BUF_DONE_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_UNUSED0_MASK 0x3ffffffc
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_VIOLATION_MASK 0x40000000
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_VIOLATION_SHIFT 0x1e
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIPE_IPE_0_BUS_WR_INPUT_IF_IRQ_STATUS_1 0x202c  /*register offset*/
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_STATUS_1_WR_CLIENT_BUF_DONE_MASK 0x1ff
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_STATUS_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_STATUS_1_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_STATUS_1_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CMD 0x2030  /*register offset*/
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CMD_CLEAR_MASK 0x1
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CMD_CLEAR_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED0_MASK 0xe
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CMD_SET_MASK 0x10
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CMD_SET_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0 0x2034  /*register offset*/
#define IPE_IPE_0_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0_CFG_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0_CFG_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_INPUT_IF_LOCAL_FRAMEHEADER_CFG_0 0x204c  /*register offset*/
#define IPE_IPE_0_BUS_WR_INPUT_IF_LOCAL_FRAMEHEADER_CFG_0_CFG_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_INPUT_IF_LOCAL_FRAMEHEADER_CFG_0_CFG_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_INPUT_IF_IRQ_SET_0 0x2050  /*register offset*/
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE_DONE_MASK 0x1
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_BUF_DONE_MASK 0x2
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_BUF_DONE_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_SET_0_UNUSED0_MASK 0x3ffffffc
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_SET_0_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_SET_0_VIOLATION_MASK 0x40000000
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_SET_0_VIOLATION_SHIFT 0x1e
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_SET_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_SET_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIPE_IPE_0_BUS_WR_INPUT_IF_IRQ_SET_1 0x2054  /*register offset*/
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_SET_1_WR_CLIENT_BUF_DONE_MASK 0x1ff
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_SET_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_SET_1_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_SET_1_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_BUS_WR_UBWC_STATIC_CTRL 0x2058  /*register offset*/
#define IPE_IPE_0_BUS_WR_UBWC_STATIC_CTRL_UBWC_LV1_BNK_SWIZ_EN_MASK 0x1
#define IPE_IPE_0_BUS_WR_UBWC_STATIC_CTRL_UBWC_LV1_BNK_SWIZ_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_UBWC_STATIC_CTRL_UBWC_LV2_BNK_SWIZ_EN_MASK 0x2
#define IPE_IPE_0_BUS_WR_UBWC_STATIC_CTRL_UBWC_LV2_BNK_SWIZ_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_UBWC_STATIC_CTRL_UBWC_LV3_BNK_SWIZ_EN_MASK 0x4
#define IPE_IPE_0_BUS_WR_UBWC_STATIC_CTRL_UBWC_LV3_BNK_SWIZ_EN_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_UBWC_STATIC_CTRL_UNUSED0_MASK 0x8
#define IPE_IPE_0_BUS_WR_UBWC_STATIC_CTRL_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_UBWC_STATIC_CTRL_UBWC_MAX_BANK_BIT_MASK 0x70
#define IPE_IPE_0_BUS_WR_UBWC_STATIC_CTRL_UBWC_MAX_BANK_BIT_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_UBWC_STATIC_CTRL_UNUSED1_MASK 0xf80
#define IPE_IPE_0_BUS_WR_UBWC_STATIC_CTRL_UNUSED1_SHIFT 0x7
#define IPE_IPE_0_BUS_WR_UBWC_STATIC_CTRL_UBWC_MACROTILE_CHANNELS_MASK 0x1000
#define IPE_IPE_0_BUS_WR_UBWC_STATIC_CTRL_UBWC_MACROTILE_CHANNELS_SHIFT 0xc
#define IPE_IPE_0_BUS_WR_UBWC_STATIC_CTRL_UNUSED2_MASK 0xffffe000
#define IPE_IPE_0_BUS_WR_UBWC_STATIC_CTRL_UNUSED2_SHIFT 0xd

#define regIPE_IPE_0_BUS_WR_PWR_ISO_CFG 0x205c  /*register offset*/
#define IPE_IPE_0_BUS_WR_PWR_ISO_CFG_PWR_ISO_ENABLE_MASK 0x1
#define IPE_IPE_0_BUS_WR_PWR_ISO_CFG_PWR_ISO_ENABLE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_PWR_ISO_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_BUS_WR_PWR_ISO_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_BUS_WR_VIOLATION_STATUS 0x2064  /*register offset*/
#define IPE_IPE_0_BUS_WR_VIOLATION_STATUS_ERROR_MASK 0x1ff
#define IPE_IPE_0_BUS_WR_VIOLATION_STATUS_ERROR_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_VIOLATION_STATUS_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_BUS_WR_VIOLATION_STATUS_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS 0x2070  /*register offset*/
#define IPE_IPE_0_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_ERROR_MASK 0x1ff
#define IPE_IPE_0_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_ERROR_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0 0x2074  /*register offset*/
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_CNTR_START_CMD_MASK 0x1
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_CNTR_START_CMD_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_CNTR_STOP_CMD_MASK 0x2
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_CNTR_STOP_CMD_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_CONTINUOUS_MODE_MASK 0x4
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_CONTINUOUS_MODE_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_UNUSED0_MASK 0x8
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_EVENT_SEL_MASK 0x70
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_EVENT_SEL_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_UNUSED1_MASK 0x80
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_UNUSED1_SHIFT 0x7
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_CLIENT_SEL_MASK 0x1f00
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_CLIENT_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_UNUSED2_MASK 0xe000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_UNUSED2_SHIFT 0xd
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_WINDOW_START_SEL_MASK 0xf0000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_WINDOW_START_SEL_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_WINDOW_END_SEL_MASK 0xf00000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_WINDOW_END_SEL_SHIFT 0x14
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_NUM_WINDOW_MASK 0xff000000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0_NUM_WINDOW_SHIFT 0x18

#define regIPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1 0x2078  /*register offset*/
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_CNTR_START_CMD_MASK 0x1
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_CNTR_START_CMD_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_CNTR_STOP_CMD_MASK 0x2
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_CNTR_STOP_CMD_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_CONTINUOUS_MODE_MASK 0x4
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_CONTINUOUS_MODE_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_UNUSED0_MASK 0x8
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_EVENT_SEL_MASK 0x70
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_EVENT_SEL_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_UNUSED1_MASK 0x80
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_UNUSED1_SHIFT 0x7
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_CLIENT_SEL_MASK 0x1f00
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_CLIENT_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_UNUSED2_MASK 0xe000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_UNUSED2_SHIFT 0xd
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_WINDOW_START_SEL_MASK 0xf0000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_WINDOW_START_SEL_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_WINDOW_END_SEL_MASK 0xf00000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_WINDOW_END_SEL_SHIFT 0x14
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_NUM_WINDOW_MASK 0xff000000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1_NUM_WINDOW_SHIFT 0x18

#define regIPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2 0x207c  /*register offset*/
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_CNTR_START_CMD_MASK 0x1
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_CNTR_START_CMD_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_CNTR_STOP_CMD_MASK 0x2
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_CNTR_STOP_CMD_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_CONTINUOUS_MODE_MASK 0x4
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_CONTINUOUS_MODE_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_UNUSED0_MASK 0x8
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_EVENT_SEL_MASK 0x70
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_EVENT_SEL_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_UNUSED1_MASK 0x80
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_UNUSED1_SHIFT 0x7
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_CLIENT_SEL_MASK 0x1f00
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_CLIENT_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_UNUSED2_MASK 0xe000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_UNUSED2_SHIFT 0xd
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_WINDOW_START_SEL_MASK 0xf0000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_WINDOW_START_SEL_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_WINDOW_END_SEL_MASK 0xf00000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_WINDOW_END_SEL_SHIFT 0x14
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_NUM_WINDOW_MASK 0xff000000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2_NUM_WINDOW_SHIFT 0x18

#define regIPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3 0x2080  /*register offset*/
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_CNTR_START_CMD_MASK 0x1
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_CNTR_START_CMD_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_CNTR_STOP_CMD_MASK 0x2
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_CNTR_STOP_CMD_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_CONTINUOUS_MODE_MASK 0x4
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_CONTINUOUS_MODE_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_UNUSED0_MASK 0x8
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_EVENT_SEL_MASK 0x70
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_EVENT_SEL_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_UNUSED1_MASK 0x80
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_UNUSED1_SHIFT 0x7
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_CLIENT_SEL_MASK 0x1f00
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_CLIENT_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_UNUSED2_MASK 0xe000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_UNUSED2_SHIFT 0xd
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_WINDOW_START_SEL_MASK 0xf0000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_WINDOW_START_SEL_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_WINDOW_END_SEL_MASK 0xf00000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_WINDOW_END_SEL_SHIFT 0x14
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_NUM_WINDOW_MASK 0xff000000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3_NUM_WINDOW_SHIFT 0x18

#define regIPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4 0x2084  /*register offset*/
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_CNTR_START_CMD_MASK 0x1
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_CNTR_START_CMD_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_CNTR_STOP_CMD_MASK 0x2
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_CNTR_STOP_CMD_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_CONTINUOUS_MODE_MASK 0x4
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_CONTINUOUS_MODE_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_UNUSED0_MASK 0x8
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_EVENT_SEL_MASK 0x70
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_EVENT_SEL_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_UNUSED1_MASK 0x80
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_UNUSED1_SHIFT 0x7
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_CLIENT_SEL_MASK 0x1f00
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_CLIENT_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_UNUSED2_MASK 0xe000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_UNUSED2_SHIFT 0xd
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_WINDOW_START_SEL_MASK 0xf0000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_WINDOW_START_SEL_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_WINDOW_END_SEL_MASK 0xf00000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_WINDOW_END_SEL_SHIFT 0x14
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_NUM_WINDOW_MASK 0xff000000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4_NUM_WINDOW_SHIFT 0x18

#define regIPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5 0x2088  /*register offset*/
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_CNTR_START_CMD_MASK 0x1
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_CNTR_START_CMD_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_CNTR_STOP_CMD_MASK 0x2
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_CNTR_STOP_CMD_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_CONTINUOUS_MODE_MASK 0x4
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_CONTINUOUS_MODE_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_UNUSED0_MASK 0x8
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_EVENT_SEL_MASK 0x70
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_EVENT_SEL_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_UNUSED1_MASK 0x80
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_UNUSED1_SHIFT 0x7
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_CLIENT_SEL_MASK 0x1f00
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_CLIENT_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_UNUSED2_MASK 0xe000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_UNUSED2_SHIFT 0xd
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_WINDOW_START_SEL_MASK 0xf0000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_WINDOW_START_SEL_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_WINDOW_END_SEL_MASK 0xf00000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_WINDOW_END_SEL_SHIFT 0x14
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_NUM_WINDOW_MASK 0xff000000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5_NUM_WINDOW_SHIFT 0x18

#define regIPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6 0x208c  /*register offset*/
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_CNTR_START_CMD_MASK 0x1
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_CNTR_START_CMD_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_CNTR_STOP_CMD_MASK 0x2
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_CNTR_STOP_CMD_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_CONTINUOUS_MODE_MASK 0x4
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_CONTINUOUS_MODE_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_UNUSED0_MASK 0x8
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_EVENT_SEL_MASK 0x70
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_EVENT_SEL_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_UNUSED1_MASK 0x80
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_UNUSED1_SHIFT 0x7
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_CLIENT_SEL_MASK 0x1f00
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_CLIENT_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_UNUSED2_MASK 0xe000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_UNUSED2_SHIFT 0xd
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_WINDOW_START_SEL_MASK 0xf0000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_WINDOW_START_SEL_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_WINDOW_END_SEL_MASK 0xf00000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_WINDOW_END_SEL_SHIFT 0x14
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_NUM_WINDOW_MASK 0xff000000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6_NUM_WINDOW_SHIFT 0x18

#define regIPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7 0x2090  /*register offset*/
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_CNTR_START_CMD_MASK 0x1
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_CNTR_START_CMD_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_CNTR_STOP_CMD_MASK 0x2
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_CNTR_STOP_CMD_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_CONTINUOUS_MODE_MASK 0x4
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_CONTINUOUS_MODE_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_UNUSED0_MASK 0x8
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_EVENT_SEL_MASK 0x70
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_EVENT_SEL_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_UNUSED1_MASK 0x80
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_UNUSED1_SHIFT 0x7
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_CLIENT_SEL_MASK 0x1f00
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_CLIENT_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_UNUSED2_MASK 0xe000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_UNUSED2_SHIFT 0xd
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_WINDOW_START_SEL_MASK 0xf0000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_WINDOW_START_SEL_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_WINDOW_END_SEL_MASK 0xf00000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_WINDOW_END_SEL_SHIFT 0x14
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_NUM_WINDOW_MASK 0xff000000
#define IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7_NUM_WINDOW_SHIFT 0x18

#define regIPE_IPE_0_BUS_WR_PERF_COUNT_VAL_0 0x2094  /*register offset*/
#define IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_0_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_0_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_PERF_COUNT_VAL_1 0x2098  /*register offset*/
#define IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_1_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_1_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_PERF_COUNT_VAL_2 0x209c  /*register offset*/
#define IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_2_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_2_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_PERF_COUNT_VAL_3 0x20a0  /*register offset*/
#define IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_3_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_3_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_PERF_COUNT_VAL_4 0x20a4  /*register offset*/
#define IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_4_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_4_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_PERF_COUNT_VAL_5 0x20a8  /*register offset*/
#define IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_5_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_5_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_PERF_COUNT_VAL_6 0x20ac  /*register offset*/
#define IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_6_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_6_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_PERF_COUNT_VAL_7 0x20b0  /*register offset*/
#define IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_7_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_7_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_PERF_COUNT_STATUS 0x20b4  /*register offset*/
#define IPE_IPE_0_BUS_WR_PERF_COUNT_STATUS_DONE_MASK 0xff
#define IPE_IPE_0_BUS_WR_PERF_COUNT_STATUS_DONE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_PERF_COUNT_STATUS_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_BUS_WR_PERF_COUNT_STATUS_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_BUS_WR_MISR_CFG_0 0x20b8  /*register offset*/
#define IPE_IPE_0_BUS_WR_MISR_CFG_0_MISR_0_EN_MASK 0x1
#define IPE_IPE_0_BUS_WR_MISR_CFG_0_MISR_0_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_MISR_CFG_0_MISR_1_EN_MASK 0x2
#define IPE_IPE_0_BUS_WR_MISR_CFG_0_MISR_1_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_MISR_CFG_0_MISR_2_EN_MASK 0x4
#define IPE_IPE_0_BUS_WR_MISR_CFG_0_MISR_2_EN_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_MISR_CFG_0_MISR_3_EN_MASK 0x8
#define IPE_IPE_0_BUS_WR_MISR_CFG_0_MISR_3_EN_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_MISR_CFG_0_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_BUS_WR_MISR_CFG_0_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_MISR_CFG_0_MISR_0_SAMPLE_MODE_MASK 0x10000
#define IPE_IPE_0_BUS_WR_MISR_CFG_0_MISR_0_SAMPLE_MODE_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_MISR_CFG_0_MISR_1_SAMPLE_MODE_MASK 0x20000
#define IPE_IPE_0_BUS_WR_MISR_CFG_0_MISR_1_SAMPLE_MODE_SHIFT 0x11
#define IPE_IPE_0_BUS_WR_MISR_CFG_0_MISR_2_SAMPLE_MODE_MASK 0x40000
#define IPE_IPE_0_BUS_WR_MISR_CFG_0_MISR_2_SAMPLE_MODE_SHIFT 0x12
#define IPE_IPE_0_BUS_WR_MISR_CFG_0_MISR_3_SAMPLE_MODE_MASK 0x80000
#define IPE_IPE_0_BUS_WR_MISR_CFG_0_MISR_3_SAMPLE_MODE_SHIFT 0x13
#define IPE_IPE_0_BUS_WR_MISR_CFG_0_UNUSED1_MASK 0xfff00000
#define IPE_IPE_0_BUS_WR_MISR_CFG_0_UNUSED1_SHIFT 0x14

#define regIPE_IPE_0_BUS_WR_MISR_CFG_1 0x20bc  /*register offset*/
#define IPE_IPE_0_BUS_WR_MISR_CFG_1_MISR_0_ID_MASK 0xff
#define IPE_IPE_0_BUS_WR_MISR_CFG_1_MISR_0_ID_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_MISR_CFG_1_MISR_1_ID_MASK 0xff00
#define IPE_IPE_0_BUS_WR_MISR_CFG_1_MISR_1_ID_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_MISR_CFG_1_MISR_2_ID_MASK 0xff0000
#define IPE_IPE_0_BUS_WR_MISR_CFG_1_MISR_2_ID_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_MISR_CFG_1_MISR_3_ID_MASK 0xff000000
#define IPE_IPE_0_BUS_WR_MISR_CFG_1_MISR_3_ID_SHIFT 0x18

#define regIPE_IPE_0_BUS_WR_MISR_RD_SEL 0x20c8  /*register offset*/
#define IPE_IPE_0_BUS_WR_MISR_RD_SEL_MISR_SEL_MASK 0xf
#define IPE_IPE_0_BUS_WR_MISR_RD_SEL_MISR_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_MISR_RD_SEL_WORD_SEL_MASK 0x70
#define IPE_IPE_0_BUS_WR_MISR_RD_SEL_WORD_SEL_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_MISR_RD_SEL_UNUSED0_MASK 0xffffff80
#define IPE_IPE_0_BUS_WR_MISR_RD_SEL_UNUSED0_SHIFT 0x7

#define regIPE_IPE_0_BUS_WR_MISR_RST 0x20cc  /*register offset*/
#define IPE_IPE_0_BUS_WR_MISR_RST_RST_MASK 0xf
#define IPE_IPE_0_BUS_WR_MISR_RST_RST_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_MISR_RST_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_BUS_WR_MISR_RST_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_BUS_WR_MISR_VAL 0x20d0  /*register offset*/
#define IPE_IPE_0_BUS_WR_MISR_VAL_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_MISR_VAL_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_DEBUG_STATUS_TOP_CFG 0x20d4  /*register offset*/
#define IPE_IPE_0_BUS_WR_DEBUG_STATUS_TOP_CFG_STATUS_0_SEL_MASK 0xff
#define IPE_IPE_0_BUS_WR_DEBUG_STATUS_TOP_CFG_STATUS_0_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_DEBUG_STATUS_TOP_CFG_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_BUS_WR_DEBUG_STATUS_TOP_CFG_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_BUS_WR_DEBUG_STATUS_TOP_0 0x20d8  /*register offset*/
#define IPE_IPE_0_BUS_WR_DEBUG_STATUS_TOP_0_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_DEBUG_STATUS_TOP_0_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_TEST_BUS_CTRL 0x20dc  /*register offset*/
#define IPE_IPE_0_BUS_WR_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IPE_IPE_0_BUS_WR_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_BUS_WR_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_TEST_BUS_CTRL_TEST_BUS_SOURCE_SEL_MASK 0xff0
#define IPE_IPE_0_BUS_WR_TEST_BUS_CTRL_TEST_BUS_SOURCE_SEL_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_MASK 0xff000
#define IPE_IPE_0_BUS_WR_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_SHIFT 0xc
#define IPE_IPE_0_BUS_WR_TEST_BUS_CTRL_UNUSED1_MASK 0xfff00000
#define IPE_IPE_0_BUS_WR_TEST_BUS_CTRL_UNUSED1_SHIFT 0x14

#define regIPE_IPE_0_BUS_WR_SPARE 0x20e0  /*register offset*/
#define IPE_IPE_0_BUS_WR_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_BUS_WR_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_BUS_WR_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_BUS_WR_CLIENT_0_CFG 0x2200  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_CFG_EN_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_0_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_0_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_0_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_0_CFG_FRAMEHEADER_EN_MASK 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_0_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_0_CFG_UNUSED0_MASK 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_0_CFG_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_0_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_0_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_0_CFG_UNUSED1_MASK 0xffe0
#define IPE_IPE_0_BUS_WR_CLIENT_0_CFG_UNUSED1_SHIFT 0x5
#define IPE_IPE_0_BUS_WR_CLIENT_0_CFG_MODE_MASK 0x30000
#define IPE_IPE_0_BUS_WR_CLIENT_0_CFG_MODE_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_0_CFG_UNUSED2_MASK 0xfffc0000
#define IPE_IPE_0_BUS_WR_CLIENT_0_CFG_UNUSED2_SHIFT 0x12

#define regIPE_IPE_0_BUS_WR_CLIENT_0_ADDR_IMAGE 0x2204  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_0_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_0_IMAGE_CFG_0 0x220c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_0_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_0_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_0_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_0_IMAGE_CFG_1 0x2210  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_0_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_0_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_0_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_0_IMAGE_CFG_2 0x2214  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_0_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_0_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_0_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_0_PACKER_CFG 0x2218  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_PACKER_CFG_FORMAT_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_0_PACKER_CFG_FORMAT_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_0_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_0_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_0_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_0_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_0_BW_LIMIT 0x221c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_BW_LIMIT_ENABLE_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_0_BW_LIMIT_ENABLE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_0_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IPE_IPE_0_BUS_WR_CLIENT_0_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_0_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_BUS_WR_CLIENT_0_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER 0x2220  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0 0x2230  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IPE_IPE_0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1 0x2234  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_0_ADDR_UBWC_META 0x2240  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_ADDR_UBWC_META_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_0_ADDR_UBWC_META_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_0_UBWC_META_CFG 0x2244  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_META_CFG_STRIDE_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_META_CFG_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_META_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_META_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_0_UBWC_MODE_CFG 0x2248  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_MODE_CFG_UBWC_EN_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_MODE_CFG_UBWC_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_MODE_CFG_COMPRESS_EN_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_MODE_CFG_COMPRESS_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_MODE_CFG_UNUSED0_MASK 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_MODE_CFG_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_MODE_CFG_UBWC_FORMAT_MASK 0x70
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_MODE_CFG_UBWC_FORMAT_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_MODE_CFG_UNUSED1_MASK 0xffffff80
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_MODE_CFG_UNUSED1_SHIFT 0x7

#define regIPE_IPE_0_BUS_WR_CLIENT_0_UBWC_STATS_CTRL 0x224c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_STATS_CTRL_GEN_STATS_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_STATS_CTRL_GEN_STATS_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_STATS_CTRL_STATS_RESET_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_STATS_CTRL_STATS_RESET_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_STATS_CTRL_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_STATS_CTRL_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_WR_CLIENT_0_UBWC_CTRL_2 0x2250  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_CTRL_2_UBWC_VER_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_CTRL_2_UBWC_VER_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_CTRL_2_UNUSED0_MASK 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_CTRL_2_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_CTRL_2_LOSSY_MODE_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_CTRL_2_LOSSY_MODE_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_CTRL_2_UNUSED1_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_CTRL_2_UNUSED1_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0 0x2254  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED0_MASK 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_MASK 0x30
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED1_MASK 0xc0
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED1_SHIFT 0x6
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_MASK 0x300
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED2_MASK 0xfc00
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED2_SHIFT 0xa
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_MASK 0x70000
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED3_MASK 0x80000
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED3_SHIFT 0x13
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_MASK 0x700000
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_SHIFT 0x14
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED4_MASK 0x800000
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED4_SHIFT 0x17
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_MASK 0xf000000
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_SHIFT 0x18
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED5_MASK 0xf0000000
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED5_SHIFT 0x1c

#define regIPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1 0x2258  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_UNUSED0_MASK 0xf0
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_MASK 0xf00
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_UNUSED1_MASK 0xf000
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_UNUSED1_SHIFT 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_MASK 0xf0000
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_UNUSED2_MASK 0xfff00000
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_UNUSED2_SHIFT 0x14

#define regIPE_IPE_0_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY 0x225c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_OPTION_ID_MASK 0x7
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_OPTION_ID_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED0_MASK 0xf8
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_LUMA_MASK 0x3f00
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_LUMA_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED1_MASK 0xc000
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_CHROMA_MASK 0x3f0000
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_CHROMA_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED2_MASK 0xffc00000
#define IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED2_SHIFT 0x16

#define regIPE_IPE_0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG 0x2260  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IPE_IPE_0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IPE_IPE_0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IPE_IPE_0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IPE_IPE_0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IPE_IPE_0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IPE_IPE_0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IPE_IPE_0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIPE_IPE_0_BUS_WR_CLIENT_0_BURST_LIMIT_CFG 0x2264  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG 0x2278  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IPE_IPE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IPE_IPE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_0 0x227c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_1 0x2280  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_1_CFG 0x2300  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_CFG_EN_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_1_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_1_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_1_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_1_CFG_FRAMEHEADER_EN_MASK 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_1_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_1_CFG_UNUSED0_MASK 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_1_CFG_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_1_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_1_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_1_CFG_UNUSED1_MASK 0xffe0
#define IPE_IPE_0_BUS_WR_CLIENT_1_CFG_UNUSED1_SHIFT 0x5
#define IPE_IPE_0_BUS_WR_CLIENT_1_CFG_MODE_MASK 0x30000
#define IPE_IPE_0_BUS_WR_CLIENT_1_CFG_MODE_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_1_CFG_UNUSED2_MASK 0xfffc0000
#define IPE_IPE_0_BUS_WR_CLIENT_1_CFG_UNUSED2_SHIFT 0x12

#define regIPE_IPE_0_BUS_WR_CLIENT_1_ADDR_IMAGE 0x2304  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_1_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_1_IMAGE_CFG_0 0x230c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_1_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_1_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_1_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_1_IMAGE_CFG_1 0x2310  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_1_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_1_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_1_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_1_IMAGE_CFG_2 0x2314  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_1_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_1_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_1_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_1_PACKER_CFG 0x2318  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_PACKER_CFG_FORMAT_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_1_PACKER_CFG_FORMAT_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_1_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_1_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_1_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_1_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_1_BW_LIMIT 0x231c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_BW_LIMIT_ENABLE_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_1_BW_LIMIT_ENABLE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_1_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IPE_IPE_0_BUS_WR_CLIENT_1_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_1_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_BUS_WR_CLIENT_1_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER 0x2320  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0 0x2330  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IPE_IPE_0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1 0x2334  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_1_ADDR_UBWC_META 0x2340  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_ADDR_UBWC_META_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_1_ADDR_UBWC_META_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_1_UBWC_META_CFG 0x2344  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_META_CFG_STRIDE_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_META_CFG_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_META_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_META_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_1_UBWC_MODE_CFG 0x2348  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_MODE_CFG_UBWC_EN_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_MODE_CFG_UBWC_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_MODE_CFG_COMPRESS_EN_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_MODE_CFG_COMPRESS_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_MODE_CFG_UNUSED0_MASK 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_MODE_CFG_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_MODE_CFG_UBWC_FORMAT_MASK 0x70
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_MODE_CFG_UBWC_FORMAT_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_MODE_CFG_UNUSED1_MASK 0xffffff80
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_MODE_CFG_UNUSED1_SHIFT 0x7

#define regIPE_IPE_0_BUS_WR_CLIENT_1_UBWC_STATS_CTRL 0x234c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_STATS_CTRL_GEN_STATS_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_STATS_CTRL_GEN_STATS_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_STATS_CTRL_STATS_RESET_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_STATS_CTRL_STATS_RESET_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_STATS_CTRL_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_STATS_CTRL_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_WR_CLIENT_1_UBWC_CTRL_2 0x2350  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_CTRL_2_UBWC_VER_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_CTRL_2_UBWC_VER_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_CTRL_2_UNUSED0_MASK 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_CTRL_2_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_CTRL_2_LOSSY_MODE_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_CTRL_2_LOSSY_MODE_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_CTRL_2_UNUSED1_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_CTRL_2_UNUSED1_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0 0x2354  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED0_MASK 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_MASK 0x30
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED1_MASK 0xc0
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED1_SHIFT 0x6
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_MASK 0x300
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED2_MASK 0xfc00
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED2_SHIFT 0xa
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_MASK 0x70000
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED3_MASK 0x80000
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED3_SHIFT 0x13
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_MASK 0x700000
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_SHIFT 0x14
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED4_MASK 0x800000
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED4_SHIFT 0x17
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_MASK 0xf000000
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_SHIFT 0x18
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED5_MASK 0xf0000000
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED5_SHIFT 0x1c

#define regIPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1 0x2358  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_UNUSED0_MASK 0xf0
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_MASK 0xf00
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_UNUSED1_MASK 0xf000
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_UNUSED1_SHIFT 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_MASK 0xf0000
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_UNUSED2_MASK 0xfff00000
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_UNUSED2_SHIFT 0x14

#define regIPE_IPE_0_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY 0x235c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_OPTION_ID_MASK 0x7
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_OPTION_ID_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED0_MASK 0xf8
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_LUMA_MASK 0x3f00
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_LUMA_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED1_MASK 0xc000
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_CHROMA_MASK 0x3f0000
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_CHROMA_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED2_MASK 0xffc00000
#define IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED2_SHIFT 0x16

#define regIPE_IPE_0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG 0x2360  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IPE_IPE_0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IPE_IPE_0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IPE_IPE_0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IPE_IPE_0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IPE_IPE_0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IPE_IPE_0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IPE_IPE_0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIPE_IPE_0_BUS_WR_CLIENT_1_BURST_LIMIT_CFG 0x2364  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG 0x2378  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IPE_IPE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IPE_IPE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_0 0x237c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_1 0x2380  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_2_CFG 0x2400  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_2_CFG_EN_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_2_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_2_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_2_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_2_CFG_FRAMEHEADER_EN_MASK 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_2_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_2_CFG_UNUSED0_MASK 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_2_CFG_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_2_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_2_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_2_CFG_UNUSED1_MASK 0xffe0
#define IPE_IPE_0_BUS_WR_CLIENT_2_CFG_UNUSED1_SHIFT 0x5
#define IPE_IPE_0_BUS_WR_CLIENT_2_CFG_MODE_MASK 0x30000
#define IPE_IPE_0_BUS_WR_CLIENT_2_CFG_MODE_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_2_CFG_UNUSED2_MASK 0xfffc0000
#define IPE_IPE_0_BUS_WR_CLIENT_2_CFG_UNUSED2_SHIFT 0x12

#define regIPE_IPE_0_BUS_WR_CLIENT_2_ADDR_IMAGE 0x2404  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_2_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_2_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_2_IMAGE_CFG_0 0x240c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_2_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_2_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_2_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_2_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_2_IMAGE_CFG_1 0x2410  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_2_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_2_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_2_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_2_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_2_IMAGE_CFG_2 0x2414  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_2_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_2_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_2_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_2_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_2_PACKER_CFG 0x2418  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_2_PACKER_CFG_FORMAT_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_2_PACKER_CFG_FORMAT_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_2_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_2_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_2_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_2_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_2_BW_LIMIT 0x241c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_2_BW_LIMIT_ENABLE_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_2_BW_LIMIT_ENABLE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_2_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IPE_IPE_0_BUS_WR_CLIENT_2_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_2_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_BUS_WR_CLIENT_2_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER 0x2420  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0 0x2430  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IPE_IPE_0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1 0x2434  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG 0x2460  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IPE_IPE_0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IPE_IPE_0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IPE_IPE_0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IPE_IPE_0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IPE_IPE_0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IPE_IPE_0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IPE_IPE_0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIPE_IPE_0_BUS_WR_CLIENT_2_BURST_LIMIT_CFG 0x2464  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG 0x2478  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IPE_IPE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IPE_IPE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_0 0x247c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_1 0x2480  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_3_CFG 0x2500  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_3_CFG_EN_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_3_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_3_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_3_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_3_CFG_FRAMEHEADER_EN_MASK 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_3_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_3_CFG_UNUSED0_MASK 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_3_CFG_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_3_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_3_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_3_CFG_UNUSED1_MASK 0xffe0
#define IPE_IPE_0_BUS_WR_CLIENT_3_CFG_UNUSED1_SHIFT 0x5
#define IPE_IPE_0_BUS_WR_CLIENT_3_CFG_MODE_MASK 0x30000
#define IPE_IPE_0_BUS_WR_CLIENT_3_CFG_MODE_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_3_CFG_UNUSED2_MASK 0xfffc0000
#define IPE_IPE_0_BUS_WR_CLIENT_3_CFG_UNUSED2_SHIFT 0x12

#define regIPE_IPE_0_BUS_WR_CLIENT_3_ADDR_IMAGE 0x2504  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_3_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_3_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_3_IMAGE_CFG_0 0x250c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_3_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_3_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_3_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_3_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_3_IMAGE_CFG_1 0x2510  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_3_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_3_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_3_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_3_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_3_IMAGE_CFG_2 0x2514  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_3_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_3_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_3_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_3_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_3_PACKER_CFG 0x2518  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_3_PACKER_CFG_FORMAT_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_3_PACKER_CFG_FORMAT_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_3_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_3_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_3_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_3_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_3_BW_LIMIT 0x251c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_3_BW_LIMIT_ENABLE_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_3_BW_LIMIT_ENABLE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_3_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IPE_IPE_0_BUS_WR_CLIENT_3_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_3_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_BUS_WR_CLIENT_3_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER 0x2520  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0 0x2530  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IPE_IPE_0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1 0x2534  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG 0x2560  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IPE_IPE_0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IPE_IPE_0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IPE_IPE_0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IPE_IPE_0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IPE_IPE_0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IPE_IPE_0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IPE_IPE_0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIPE_IPE_0_BUS_WR_CLIENT_3_BURST_LIMIT_CFG 0x2564  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG 0x2578  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IPE_IPE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IPE_IPE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_0 0x257c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_1 0x2580  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_4_CFG 0x2600  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_4_CFG_EN_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_4_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_4_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_4_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_4_CFG_FRAMEHEADER_EN_MASK 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_4_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_4_CFG_UNUSED0_MASK 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_4_CFG_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_4_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_4_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_4_CFG_UNUSED1_MASK 0xffe0
#define IPE_IPE_0_BUS_WR_CLIENT_4_CFG_UNUSED1_SHIFT 0x5
#define IPE_IPE_0_BUS_WR_CLIENT_4_CFG_MODE_MASK 0x30000
#define IPE_IPE_0_BUS_WR_CLIENT_4_CFG_MODE_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_4_CFG_UNUSED2_MASK 0xfffc0000
#define IPE_IPE_0_BUS_WR_CLIENT_4_CFG_UNUSED2_SHIFT 0x12

#define regIPE_IPE_0_BUS_WR_CLIENT_4_ADDR_IMAGE 0x2604  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_4_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_4_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_4_IMAGE_CFG_0 0x260c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_4_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_4_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_4_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_4_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_4_IMAGE_CFG_1 0x2610  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_4_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_4_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_4_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_4_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_4_IMAGE_CFG_2 0x2614  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_4_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_4_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_4_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_4_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_4_PACKER_CFG 0x2618  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_4_PACKER_CFG_FORMAT_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_4_PACKER_CFG_FORMAT_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_4_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_4_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_4_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_4_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_4_BW_LIMIT 0x261c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_4_BW_LIMIT_ENABLE_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_4_BW_LIMIT_ENABLE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_4_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IPE_IPE_0_BUS_WR_CLIENT_4_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_4_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_BUS_WR_CLIENT_4_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_BUS_WR_CLIENT_4_ADDR_FRAME_HEADER 0x2620  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_4_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_4_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_0 0x2630  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IPE_IPE_0_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_1 0x2634  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG 0x2660  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IPE_IPE_0_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IPE_IPE_0_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IPE_IPE_0_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IPE_IPE_0_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IPE_IPE_0_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IPE_IPE_0_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IPE_IPE_0_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIPE_IPE_0_BUS_WR_CLIENT_4_BURST_LIMIT_CFG 0x2664  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_4_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_4_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_4_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_WR_CLIENT_4_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG 0x2678  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IPE_IPE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IPE_IPE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_0 0x267c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_1 0x2680  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_5_CFG 0x2700  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_CFG_EN_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_5_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_5_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_5_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_5_CFG_FRAMEHEADER_EN_MASK 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_5_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_5_CFG_UNUSED0_MASK 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_5_CFG_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_5_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_5_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_5_CFG_UNUSED1_MASK 0xffe0
#define IPE_IPE_0_BUS_WR_CLIENT_5_CFG_UNUSED1_SHIFT 0x5
#define IPE_IPE_0_BUS_WR_CLIENT_5_CFG_MODE_MASK 0x30000
#define IPE_IPE_0_BUS_WR_CLIENT_5_CFG_MODE_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_5_CFG_UNUSED2_MASK 0xfffc0000
#define IPE_IPE_0_BUS_WR_CLIENT_5_CFG_UNUSED2_SHIFT 0x12

#define regIPE_IPE_0_BUS_WR_CLIENT_5_ADDR_IMAGE 0x2704  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_5_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_5_IMAGE_CFG_0 0x270c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_5_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_5_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_5_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_5_IMAGE_CFG_1 0x2710  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_5_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_5_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_5_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_5_IMAGE_CFG_2 0x2714  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_5_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_5_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_5_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_5_PACKER_CFG 0x2718  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_PACKER_CFG_FORMAT_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_5_PACKER_CFG_FORMAT_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_5_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_5_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_5_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_5_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_5_BW_LIMIT 0x271c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_BW_LIMIT_ENABLE_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_5_BW_LIMIT_ENABLE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_5_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IPE_IPE_0_BUS_WR_CLIENT_5_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_5_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_BUS_WR_CLIENT_5_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_BUS_WR_CLIENT_5_ADDR_FRAME_HEADER 0x2720  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_5_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_0 0x2730  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IPE_IPE_0_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_1 0x2734  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_5_ADDR_UBWC_META 0x2740  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_ADDR_UBWC_META_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_5_ADDR_UBWC_META_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_5_UBWC_META_CFG 0x2744  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_META_CFG_STRIDE_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_META_CFG_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_META_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_META_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_5_UBWC_MODE_CFG 0x2748  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_MODE_CFG_UBWC_EN_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_MODE_CFG_UBWC_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_MODE_CFG_COMPRESS_EN_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_MODE_CFG_COMPRESS_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_MODE_CFG_UNUSED0_MASK 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_MODE_CFG_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_MODE_CFG_UBWC_FORMAT_MASK 0x70
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_MODE_CFG_UBWC_FORMAT_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_MODE_CFG_UNUSED1_MASK 0xffffff80
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_MODE_CFG_UNUSED1_SHIFT 0x7

#define regIPE_IPE_0_BUS_WR_CLIENT_5_UBWC_STATS_CTRL 0x274c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_STATS_CTRL_GEN_STATS_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_STATS_CTRL_GEN_STATS_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_STATS_CTRL_STATS_RESET_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_STATS_CTRL_STATS_RESET_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_STATS_CTRL_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_STATS_CTRL_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_WR_CLIENT_5_UBWC_CTRL_2 0x2750  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_CTRL_2_UBWC_VER_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_CTRL_2_UBWC_VER_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_CTRL_2_UNUSED0_MASK 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_CTRL_2_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_CTRL_2_LOSSY_MODE_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_CTRL_2_LOSSY_MODE_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_CTRL_2_UNUSED1_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_CTRL_2_UNUSED1_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0 0x2754  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED0_MASK 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_MASK 0x30
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED1_MASK 0xc0
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED1_SHIFT 0x6
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_MASK 0x300
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED2_MASK 0xfc00
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED2_SHIFT 0xa
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_MASK 0x70000
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED3_MASK 0x80000
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED3_SHIFT 0x13
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_MASK 0x700000
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_SHIFT 0x14
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED4_MASK 0x800000
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED4_SHIFT 0x17
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_MASK 0xf000000
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_SHIFT 0x18
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED5_MASK 0xf0000000
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED5_SHIFT 0x1c

#define regIPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1 0x2758  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_UNUSED0_MASK 0xf0
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_MASK 0xf00
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_UNUSED1_MASK 0xf000
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_UNUSED1_SHIFT 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_MASK 0xf0000
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_UNUSED2_MASK 0xfff00000
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_UNUSED2_SHIFT 0x14

#define regIPE_IPE_0_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY 0x275c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_OPTION_ID_MASK 0x7
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_OPTION_ID_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED0_MASK 0xf8
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_LUMA_MASK 0x3f00
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_LUMA_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED1_MASK 0xc000
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_CHROMA_MASK 0x3f0000
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_CHROMA_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED2_MASK 0xffc00000
#define IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED2_SHIFT 0x16

#define regIPE_IPE_0_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG 0x2760  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IPE_IPE_0_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IPE_IPE_0_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IPE_IPE_0_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IPE_IPE_0_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IPE_IPE_0_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IPE_IPE_0_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IPE_IPE_0_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIPE_IPE_0_BUS_WR_CLIENT_5_BURST_LIMIT_CFG 0x2764  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_5_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_5_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_WR_CLIENT_5_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG 0x2778  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IPE_IPE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IPE_IPE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_0 0x277c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_1 0x2780  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_6_CFG 0x2800  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_CFG_EN_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_6_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_6_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_6_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_6_CFG_FRAMEHEADER_EN_MASK 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_6_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_6_CFG_UNUSED0_MASK 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_6_CFG_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_6_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_6_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_6_CFG_UNUSED1_MASK 0xffe0
#define IPE_IPE_0_BUS_WR_CLIENT_6_CFG_UNUSED1_SHIFT 0x5
#define IPE_IPE_0_BUS_WR_CLIENT_6_CFG_MODE_MASK 0x30000
#define IPE_IPE_0_BUS_WR_CLIENT_6_CFG_MODE_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_6_CFG_UNUSED2_MASK 0xfffc0000
#define IPE_IPE_0_BUS_WR_CLIENT_6_CFG_UNUSED2_SHIFT 0x12

#define regIPE_IPE_0_BUS_WR_CLIENT_6_ADDR_IMAGE 0x2804  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_6_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_6_IMAGE_CFG_0 0x280c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_6_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_6_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_6_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_6_IMAGE_CFG_1 0x2810  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_6_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_6_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_6_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_6_IMAGE_CFG_2 0x2814  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_6_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_6_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_6_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_6_PACKER_CFG 0x2818  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_PACKER_CFG_FORMAT_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_6_PACKER_CFG_FORMAT_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_6_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_6_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_6_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_6_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_6_BW_LIMIT 0x281c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_BW_LIMIT_ENABLE_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_6_BW_LIMIT_ENABLE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_6_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IPE_IPE_0_BUS_WR_CLIENT_6_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_6_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_BUS_WR_CLIENT_6_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_BUS_WR_CLIENT_6_ADDR_FRAME_HEADER 0x2820  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_6_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_0 0x2830  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IPE_IPE_0_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_1 0x2834  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_6_ADDR_UBWC_META 0x2840  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_ADDR_UBWC_META_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_6_ADDR_UBWC_META_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_6_UBWC_META_CFG 0x2844  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_META_CFG_STRIDE_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_META_CFG_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_META_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_META_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_6_UBWC_MODE_CFG 0x2848  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_MODE_CFG_UBWC_EN_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_MODE_CFG_UBWC_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_MODE_CFG_COMPRESS_EN_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_MODE_CFG_COMPRESS_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_MODE_CFG_UNUSED0_MASK 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_MODE_CFG_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_MODE_CFG_UBWC_FORMAT_MASK 0x70
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_MODE_CFG_UBWC_FORMAT_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_MODE_CFG_UNUSED1_MASK 0xffffff80
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_MODE_CFG_UNUSED1_SHIFT 0x7

#define regIPE_IPE_0_BUS_WR_CLIENT_6_UBWC_STATS_CTRL 0x284c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_STATS_CTRL_GEN_STATS_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_STATS_CTRL_GEN_STATS_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_STATS_CTRL_STATS_RESET_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_STATS_CTRL_STATS_RESET_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_STATS_CTRL_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_STATS_CTRL_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_WR_CLIENT_6_UBWC_CTRL_2 0x2850  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_CTRL_2_UBWC_VER_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_CTRL_2_UBWC_VER_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_CTRL_2_UNUSED0_MASK 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_CTRL_2_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_CTRL_2_LOSSY_MODE_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_CTRL_2_LOSSY_MODE_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_CTRL_2_UNUSED1_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_CTRL_2_UNUSED1_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0 0x2854  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_UNUSED0_MASK 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_MASK 0x30
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_UNUSED1_MASK 0xc0
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_UNUSED1_SHIFT 0x6
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_MASK 0x300
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_UNUSED2_MASK 0xfc00
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_UNUSED2_SHIFT 0xa
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_MASK 0x70000
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_UNUSED3_MASK 0x80000
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_UNUSED3_SHIFT 0x13
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_MASK 0x700000
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_SHIFT 0x14
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_UNUSED4_MASK 0x800000
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_UNUSED4_SHIFT 0x17
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_MASK 0xf000000
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_SHIFT 0x18
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_UNUSED5_MASK 0xf0000000
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0_UNUSED5_SHIFT 0x1c

#define regIPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_1 0x2858  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_1_UNUSED0_MASK 0xf0
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_1_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_MASK 0xf00
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_1_UNUSED1_MASK 0xf000
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_1_UNUSED1_SHIFT 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_MASK 0xf0000
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_1_UNUSED2_MASK 0xfff00000
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_1_UNUSED2_SHIFT 0x14

#define regIPE_IPE_0_BUS_WR_CLIENT_6_UBWC_OFFSETS_VARIANCE_LOSSY 0x285c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_OPTION_ID_MASK 0x7
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_OPTION_ID_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED0_MASK 0xf8
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_LUMA_MASK 0x3f00
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_LUMA_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED1_MASK 0xc000
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_CHROMA_MASK 0x3f0000
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_CHROMA_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED2_MASK 0xffc00000
#define IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED2_SHIFT 0x16

#define regIPE_IPE_0_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG 0x2860  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IPE_IPE_0_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IPE_IPE_0_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IPE_IPE_0_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IPE_IPE_0_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IPE_IPE_0_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IPE_IPE_0_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IPE_IPE_0_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIPE_IPE_0_BUS_WR_CLIENT_6_BURST_LIMIT_CFG 0x2864  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_6_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_6_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_WR_CLIENT_6_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG 0x2878  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IPE_IPE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IPE_IPE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_0 0x287c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_1 0x2880  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_7_CFG 0x2900  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_CFG_EN_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_7_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_7_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_7_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_7_CFG_FRAMEHEADER_EN_MASK 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_7_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_7_CFG_UNUSED0_MASK 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_7_CFG_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_7_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_7_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_7_CFG_UNUSED1_MASK 0xffe0
#define IPE_IPE_0_BUS_WR_CLIENT_7_CFG_UNUSED1_SHIFT 0x5
#define IPE_IPE_0_BUS_WR_CLIENT_7_CFG_MODE_MASK 0x30000
#define IPE_IPE_0_BUS_WR_CLIENT_7_CFG_MODE_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_7_CFG_UNUSED2_MASK 0xfffc0000
#define IPE_IPE_0_BUS_WR_CLIENT_7_CFG_UNUSED2_SHIFT 0x12

#define regIPE_IPE_0_BUS_WR_CLIENT_7_ADDR_IMAGE 0x2904  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_7_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_7_IMAGE_CFG_0 0x290c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_7_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_7_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_7_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_7_IMAGE_CFG_1 0x2910  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_7_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_7_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_7_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_7_IMAGE_CFG_2 0x2914  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_7_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_7_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_7_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_7_PACKER_CFG 0x2918  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_PACKER_CFG_FORMAT_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_7_PACKER_CFG_FORMAT_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_7_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_7_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_7_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_7_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_7_BW_LIMIT 0x291c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_BW_LIMIT_ENABLE_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_7_BW_LIMIT_ENABLE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_7_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IPE_IPE_0_BUS_WR_CLIENT_7_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_7_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_BUS_WR_CLIENT_7_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_BUS_WR_CLIENT_7_ADDR_FRAME_HEADER 0x2920  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_7_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_0 0x2930  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IPE_IPE_0_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_1 0x2934  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_7_ADDR_UBWC_META 0x2940  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_ADDR_UBWC_META_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_7_ADDR_UBWC_META_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_7_UBWC_META_CFG 0x2944  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_META_CFG_STRIDE_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_META_CFG_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_META_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_META_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_7_UBWC_MODE_CFG 0x2948  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_MODE_CFG_UBWC_EN_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_MODE_CFG_UBWC_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_MODE_CFG_COMPRESS_EN_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_MODE_CFG_COMPRESS_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_MODE_CFG_UNUSED0_MASK 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_MODE_CFG_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_MODE_CFG_UBWC_FORMAT_MASK 0x70
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_MODE_CFG_UBWC_FORMAT_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_MODE_CFG_UNUSED1_MASK 0xffffff80
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_MODE_CFG_UNUSED1_SHIFT 0x7

#define regIPE_IPE_0_BUS_WR_CLIENT_7_UBWC_STATS_CTRL 0x294c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_STATS_CTRL_GEN_STATS_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_STATS_CTRL_GEN_STATS_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_STATS_CTRL_STATS_RESET_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_STATS_CTRL_STATS_RESET_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_STATS_CTRL_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_STATS_CTRL_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_WR_CLIENT_7_UBWC_CTRL_2 0x2950  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_CTRL_2_UBWC_VER_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_CTRL_2_UBWC_VER_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_CTRL_2_UNUSED0_MASK 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_CTRL_2_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_CTRL_2_LOSSY_MODE_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_CTRL_2_LOSSY_MODE_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_CTRL_2_UNUSED1_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_CTRL_2_UNUSED1_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0 0x2954  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_UNUSED0_MASK 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_MASK 0x30
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_UNUSED1_MASK 0xc0
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_UNUSED1_SHIFT 0x6
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_MASK 0x300
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_UNUSED2_MASK 0xfc00
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_UNUSED2_SHIFT 0xa
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_MASK 0x70000
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_UNUSED3_MASK 0x80000
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_UNUSED3_SHIFT 0x13
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_MASK 0x700000
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_SHIFT 0x14
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_UNUSED4_MASK 0x800000
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_UNUSED4_SHIFT 0x17
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_MASK 0xf000000
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_SHIFT 0x18
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_UNUSED5_MASK 0xf0000000
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0_UNUSED5_SHIFT 0x1c

#define regIPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_1 0x2958  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_1_UNUSED0_MASK 0xf0
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_1_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_MASK 0xf00
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_1_UNUSED1_MASK 0xf000
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_1_UNUSED1_SHIFT 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_MASK 0xf0000
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_1_UNUSED2_MASK 0xfff00000
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_1_UNUSED2_SHIFT 0x14

#define regIPE_IPE_0_BUS_WR_CLIENT_7_UBWC_OFFSETS_VARIANCE_LOSSY 0x295c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_OPTION_ID_MASK 0x7
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_OPTION_ID_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED0_MASK 0xf8
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_LUMA_MASK 0x3f00
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_LUMA_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED1_MASK 0xc000
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_CHROMA_MASK 0x3f0000
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_CHROMA_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED2_MASK 0xffc00000
#define IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED2_SHIFT 0x16

#define regIPE_IPE_0_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG 0x2960  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IPE_IPE_0_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IPE_IPE_0_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IPE_IPE_0_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IPE_IPE_0_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IPE_IPE_0_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IPE_IPE_0_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IPE_IPE_0_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIPE_IPE_0_BUS_WR_CLIENT_7_BURST_LIMIT_CFG 0x2964  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_7_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_7_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_WR_CLIENT_7_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG 0x2978  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IPE_IPE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IPE_IPE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_0 0x297c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_1 0x2980  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_8_CFG 0x2a00  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_CFG_EN_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_8_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_8_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_8_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_8_CFG_FRAMEHEADER_EN_MASK 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_8_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_8_CFG_UNUSED0_MASK 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_8_CFG_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_8_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_8_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_8_CFG_UNUSED1_MASK 0xffe0
#define IPE_IPE_0_BUS_WR_CLIENT_8_CFG_UNUSED1_SHIFT 0x5
#define IPE_IPE_0_BUS_WR_CLIENT_8_CFG_MODE_MASK 0x30000
#define IPE_IPE_0_BUS_WR_CLIENT_8_CFG_MODE_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_8_CFG_UNUSED2_MASK 0xfffc0000
#define IPE_IPE_0_BUS_WR_CLIENT_8_CFG_UNUSED2_SHIFT 0x12

#define regIPE_IPE_0_BUS_WR_CLIENT_8_ADDR_IMAGE 0x2a04  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_8_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_8_IMAGE_CFG_0 0x2a0c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_8_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_8_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_8_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_8_IMAGE_CFG_1 0x2a10  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_8_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_8_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_8_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_8_IMAGE_CFG_2 0x2a14  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_8_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_8_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_8_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_8_PACKER_CFG 0x2a18  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_PACKER_CFG_FORMAT_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_8_PACKER_CFG_FORMAT_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_8_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_8_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_8_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_8_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_8_BW_LIMIT 0x2a1c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_BW_LIMIT_ENABLE_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_8_BW_LIMIT_ENABLE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_8_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IPE_IPE_0_BUS_WR_CLIENT_8_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_8_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_BUS_WR_CLIENT_8_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_BUS_WR_CLIENT_8_ADDR_FRAME_HEADER 0x2a20  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_8_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_0 0x2a30  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IPE_IPE_0_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_1 0x2a34  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_8_ADDR_UBWC_META 0x2a40  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_ADDR_UBWC_META_ADDR_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_8_ADDR_UBWC_META_ADDR_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_8_UBWC_META_CFG 0x2a44  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_META_CFG_STRIDE_MASK 0xffff
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_META_CFG_STRIDE_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_META_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_META_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_8_UBWC_MODE_CFG 0x2a48  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_MODE_CFG_UBWC_EN_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_MODE_CFG_UBWC_EN_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_MODE_CFG_COMPRESS_EN_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_MODE_CFG_COMPRESS_EN_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_MODE_CFG_UNUSED0_MASK 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_MODE_CFG_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_MODE_CFG_UBWC_FORMAT_MASK 0x70
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_MODE_CFG_UBWC_FORMAT_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_MODE_CFG_UNUSED1_MASK 0xffffff80
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_MODE_CFG_UNUSED1_SHIFT 0x7

#define regIPE_IPE_0_BUS_WR_CLIENT_8_UBWC_STATS_CTRL 0x2a4c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_STATS_CTRL_GEN_STATS_MASK 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_STATS_CTRL_GEN_STATS_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_STATS_CTRL_STATS_RESET_MASK 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_STATS_CTRL_STATS_RESET_SHIFT 0x1
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_STATS_CTRL_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_STATS_CTRL_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_WR_CLIENT_8_UBWC_CTRL_2 0x2a50  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_CTRL_2_UBWC_VER_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_CTRL_2_UBWC_VER_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_CTRL_2_UNUSED0_MASK 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_CTRL_2_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_CTRL_2_LOSSY_MODE_MASK 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_CTRL_2_LOSSY_MODE_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_CTRL_2_UNUSED1_MASK 0xffffffe0
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_CTRL_2_UNUSED1_SHIFT 0x5

#define regIPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0 0x2a54  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_UNUSED0_MASK 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_MASK 0x30
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_UNUSED1_MASK 0xc0
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_UNUSED1_SHIFT 0x6
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_MASK 0x300
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_UNUSED2_MASK 0xfc00
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_UNUSED2_SHIFT 0xa
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_MASK 0x70000
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_UNUSED3_MASK 0x80000
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_UNUSED3_SHIFT 0x13
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_MASK 0x700000
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_SHIFT 0x14
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_UNUSED4_MASK 0x800000
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_UNUSED4_SHIFT 0x17
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_MASK 0xf000000
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_SHIFT 0x18
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_UNUSED5_MASK 0xf0000000
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0_UNUSED5_SHIFT 0x1c

#define regIPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_1 0x2a58  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_1_UNUSED0_MASK 0xf0
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_1_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_MASK 0xf00
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_1_UNUSED1_MASK 0xf000
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_1_UNUSED1_SHIFT 0xc
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_MASK 0xf0000
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_1_UNUSED2_MASK 0xfff00000
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_1_UNUSED2_SHIFT 0x14

#define regIPE_IPE_0_BUS_WR_CLIENT_8_UBWC_OFFSETS_VARIANCE_LOSSY 0x2a5c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_OPTION_ID_MASK 0x7
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_OPTION_ID_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED0_MASK 0xf8
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_LUMA_MASK 0x3f00
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_LUMA_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED1_MASK 0xc000
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_CHROMA_MASK 0x3f0000
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_CHROMA_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED2_MASK 0xffc00000
#define IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED2_SHIFT 0x16

#define regIPE_IPE_0_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG 0x2a60  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IPE_IPE_0_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IPE_IPE_0_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IPE_IPE_0_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IPE_IPE_0_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IPE_IPE_0_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IPE_IPE_0_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IPE_IPE_0_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IPE_IPE_0_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IPE_IPE_0_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IPE_IPE_0_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIPE_IPE_0_BUS_WR_CLIENT_8_BURST_LIMIT_CFG 0x2a64  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IPE_IPE_0_BUS_WR_CLIENT_8_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_8_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_BUS_WR_CLIENT_8_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG 0x2a78  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IPE_IPE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IPE_IPE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IPE_IPE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IPE_IPE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_0 0x2a7c  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIPE_IPE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_1 0x2a80  /*register offset*/
#define IPE_IPE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IPE_IPE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_0_HW_VERSION 0x3000  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_ICA_0_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_NPS_CLC_ICA_0_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ICA_0_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_0_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_0_HW_STATUS 0x3004  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_HW_STATUS_CCIF_DATA_Y_VIOLATION_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_HW_STATUS_CCIF_DATA_Y_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_HW_STATUS_CCIF_DATA_UV_VIOLATION_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ICA_0_HW_STATUS_CCIF_DATA_UV_VIOLATION_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_HW_STATUS_ICA_CORE_VIOLATION_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ICA_0_HW_STATUS_ICA_CORE_VIOLATION_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ICA_0_HW_STATUS_CCIF_DATA_LMC_VIOLATION_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ICA_0_HW_STATUS_CCIF_DATA_LMC_VIOLATION_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ICA_0_HW_STATUS_LMC_DATA_LENGTH_VIOLATION_MASK 0x10
#define IPE_IPE_0_NPS_CLC_ICA_0_HW_STATUS_LMC_DATA_LENGTH_VIOLATION_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ICA_0_HW_STATUS_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_NPS_CLC_ICA_0_HW_STATUS_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_CFG 0x3008  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_CFG_ADDR_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_CFG_ADDR_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_CFG_UNUSED0_MASK 0xff800
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_CFG_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_CFG_UNUSED1_MASK 0xff800000
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_CFG 0x300c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_CFG_LUT_SEL_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_CFG_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_CFG_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA 0x3010  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_1 0x3014  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_1_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_1_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_2 0x3018  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_2_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_2_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_3 0x301c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_3_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_3_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_4 0x3020  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_4_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_4_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_5 0x3024  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_5_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_5_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_6 0x3028  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_6_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_6_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_7 0x302c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_7_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_7_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_8 0x3030  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_8_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_8_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_9 0x3034  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_9_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_9_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_10 0x3038  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_10_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_10_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_11 0x303c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_11_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_11_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_12 0x3040  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_12_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_12_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_13 0x3044  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_13_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_13_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_14 0x3048  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_14_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_14_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_15 0x304c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_15_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_15_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_CMD 0x3050  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_STATUS 0x3054  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_BANK_CFG 0x3058  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_0_MODULE_LUT_BANK_CFG 0x305c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_0_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_0_MODULE_CFG 0x3060  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_MODULE_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_0_MODULE_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_0_STATUS 0x3074  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_IDLE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_IDLE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_INVERSE_TRANSFORM_IDLE_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_INVERSE_TRANSFORM_IDLE_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_PREFETCHING_IDLE_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_PREFETCHING_IDLE_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_PROCESSING_IDLE_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_PROCESSING_IDLE_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_OUT_OF_FRAME_WARNING_MASK 0x10
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_OUT_OF_FRAME_WARNING_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_PERSP_FP_MULT_ERROR_MASK 0x20
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_PERSP_FP_MULT_ERROR_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_PERSP_INTRPL_FP_MULT_ERROR_MASK 0x40
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_PERSP_INTRPL_FP_MULT_ERROR_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_BICUBIC_FP_MULT_ERROR_MASK 0x80
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_BICUBIC_FP_MULT_ERROR_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_PERSP_FP_ADDER_ERROR_MASK 0x100
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_PERSP_FP_ADDER_ERROR_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_PERSP_INTRPL_FP_ADDER_ERROR_MASK 0x200
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_PERSP_INTRPL_FP_ADDER_ERROR_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_BICUBIC_FP_ADDER_ERROR_MASK 0x400
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_BICUBIC_FP_ADDER_ERROR_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_PERSP_FP_DIV_0_ERROR_MASK 0x800
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_PERSP_FP_DIV_0_ERROR_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_PERSP_FP_DIV_1_ERROR_MASK 0x1000
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_PERSP_FP_DIV_1_ERROR_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_PERSP_FP_DIV_2_ERROR_MASK 0x2000
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_PERSP_FP_DIV_2_ERROR_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_PERSP_FP_DIV_3_ERROR_MASK 0x4000
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_PERSP_FP_DIV_3_ERROR_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_UNUSED0_MASK 0xffff8000
#define IPE_IPE_0_NPS_CLC_ICA_0_STATUS_UNUSED0_SHIFT 0xf

#define regIPE_IPE_0_NPS_CLC_ICA_0_MODE 0x307c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_MODE_MODE_MASK 0x3
#define IPE_IPE_0_NPS_CLC_ICA_0_MODE_MODE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_MODE_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_NPS_CLC_ICA_0_MODE_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_NPS_CLC_ICA_0_INPUT_FORMAT 0x3080  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_INPUT_FORMAT_INPUT_FORMAT_MASK 0xf
#define IPE_IPE_0_NPS_CLC_ICA_0_INPUT_FORMAT_INPUT_FORMAT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_INPUT_FORMAT_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_NPS_CLC_ICA_0_INPUT_FORMAT_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_NPS_CLC_ICA_0_OUTPUT_FORMAT 0x3084  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OUTPUT_FORMAT_OUTPUT_FORMAT_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_OUTPUT_FORMAT_OUTPUT_FORMAT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OUTPUT_FORMAT_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_0_OUTPUT_FORMAT_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_0_INPUT_FRAME_WIDTH_MINUS_1 0x3088  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_INPUT_FRAME_WIDTH_MINUS_1_INPUT_FRAME_WIDTH_MINUS_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_INPUT_FRAME_WIDTH_MINUS_1_INPUT_FRAME_WIDTH_MINUS_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_INPUT_FRAME_WIDTH_MINUS_1_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_INPUT_FRAME_WIDTH_MINUS_1_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_INPUT_FRAME_HEIGHT_MINUS_1 0x308c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_INPUT_FRAME_HEIGHT_MINUS_1_INPUT_FRAME_HEIGHT_MINUS_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_INPUT_FRAME_HEIGHT_MINUS_1_INPUT_FRAME_HEIGHT_MINUS_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_INPUT_FRAME_HEIGHT_MINUS_1_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_INPUT_FRAME_HEIGHT_MINUS_1_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_OUTPUT_STRIP_WIDTH_MINUS_1 0x3090  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OUTPUT_STRIP_WIDTH_MINUS_1_OUTPUT_STRIP_WIDTH_MINUS_1_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ICA_0_OUTPUT_STRIP_WIDTH_MINUS_1_OUTPUT_STRIP_WIDTH_MINUS_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OUTPUT_STRIP_WIDTH_MINUS_1_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_NPS_CLC_ICA_0_OUTPUT_STRIP_WIDTH_MINUS_1_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_NPS_CLC_ICA_0_OUTPUT_STRIP_HEIGHT_MINUS_1 0x3094  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OUTPUT_STRIP_HEIGHT_MINUS_1_OUTPUT_STRIP_HEIGHT_MINUS_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OUTPUT_STRIP_HEIGHT_MINUS_1_OUTPUT_STRIP_HEIGHT_MINUS_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OUTPUT_STRIP_HEIGHT_MINUS_1_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OUTPUT_STRIP_HEIGHT_MINUS_1_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_Y_INTERPOLATION_TYPE 0x3098  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_Y_INTERPOLATION_TYPE_Y_INTERPOLATION_TYPE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_Y_INTERPOLATION_TYPE_Y_INTERPOLATION_TYPE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_Y_INTERPOLATION_TYPE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_0_Y_INTERPOLATION_TYPE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_0_EIGHT_BIT_OUTPUT_ALIGNMENT 0x309c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_EIGHT_BIT_OUTPUT_ALIGNMENT_EIGHT_BIT_OUTPUT_ALIGNMENT_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_EIGHT_BIT_OUTPUT_ALIGNMENT_EIGHT_BIT_OUTPUT_ALIGNMENT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_EIGHT_BIT_OUTPUT_ALIGNMENT_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_0_EIGHT_BIT_OUTPUT_ALIGNMENT_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_0_PACKED_FORMAT_PHASE 0x30a0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_PACKED_FORMAT_PHASE_PACKED_FORMAT_PHASE_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ICA_0_PACKED_FORMAT_PHASE_PACKED_FORMAT_PHASE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_PACKED_FORMAT_PHASE_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ICA_0_PACKED_FORMAT_PHASE_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_VALID_WIDTH_MINUS_1 0x30c4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_VALID_WIDTH_MINUS_1_CONTROLLER_VALID_WIDTH_MINUS_1_MASK 0x7ffff
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_VALID_WIDTH_MINUS_1_CONTROLLER_VALID_WIDTH_MINUS_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_VALID_WIDTH_MINUS_1_UNUSED0_MASK 0xfff80000
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_VALID_WIDTH_MINUS_1_UNUSED0_SHIFT 0x13

#define regIPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_VALID_HEIGHT_MINUS_1 0x30c8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_VALID_HEIGHT_MINUS_1_CONTROLLER_VALID_HEIGHT_MINUS_1_MASK 0x7ffff
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_VALID_HEIGHT_MINUS_1_CONTROLLER_VALID_HEIGHT_MINUS_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_VALID_HEIGHT_MINUS_1_UNUSED0_MASK 0xfff80000
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_VALID_HEIGHT_MINUS_1_UNUSED0_SHIFT 0x13

#define regIPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_MRU_ENABLE 0x30cc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_MRU_ENABLE_CONTROLLER_MRU_ENABLE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_MRU_ENABLE_CONTROLLER_MRU_ENABLE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_MRU_ENABLE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_MRU_ENABLE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_ENABLE_UBWC_FULL_STALL 0x30d0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_ENABLE_UBWC_FULL_STALL_CONTROLLER_ENABLE_UBWC_FULL_STALL_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_ENABLE_UBWC_FULL_STALL_CONTROLLER_ENABLE_UBWC_FULL_STALL_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_ENABLE_UBWC_FULL_STALL_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_ENABLE_UBWC_FULL_STALL_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_MIN_PREF_PROC_DISTANCE 0x30d8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_MIN_PREF_PROC_DISTANCE_CONTROLLER_MIN_PREF_PROC_DISTANCE_MASK 0xf
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_MIN_PREF_PROC_DISTANCE_CONTROLLER_MIN_PREF_PROC_DISTANCE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_MIN_PREF_PROC_DISTANCE_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_MIN_PREF_PROC_DISTANCE_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_ENABLE_INVALID_PIXEL_FETCH 0x30dc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_ENABLE_INVALID_PIXEL_FETCH_CONTROLLER_ENABLE_INVALID_PIXEL_FETCH_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_ENABLE_INVALID_PIXEL_FETCH_CONTROLLER_ENABLE_INVALID_PIXEL_FETCH_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_ENABLE_INVALID_PIXEL_FETCH_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_ENABLE_INVALID_PIXEL_FETCH_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_MAX_PREF_PROC_DISTANCE 0x30e4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_MAX_PREF_PROC_DISTANCE_CONTROLLER_MAX_PREF_PROC_DISTANCE_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_MAX_PREF_PROC_DISTANCE_CONTROLLER_MAX_PREF_PROC_DISTANCE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_MAX_PREF_PROC_DISTANCE_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_MAX_PREF_PROC_DISTANCE_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_OUTPUT_STRIP_START_Y 0x30ec  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_OUTPUT_STRIP_START_Y_CTC_OUTPUT_STRIP_START_Y_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_OUTPUT_STRIP_START_Y_CTC_OUTPUT_STRIP_START_Y_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_OUTPUT_STRIP_START_Y_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_OUTPUT_STRIP_START_Y_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_OUTPUT_STRIP_START_X 0x30f0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_OUTPUT_STRIP_START_X_CTC_OUTPUT_STRIP_START_X_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_OUTPUT_STRIP_START_X_CTC_OUTPUT_STRIP_START_X_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_OUTPUT_STRIP_START_X_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_OUTPUT_STRIP_START_X_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_HALF_OUTPUT_FRAME_WIDTH 0x30f4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_HALF_OUTPUT_FRAME_WIDTH_CTC_HALF_OUTPUT_FRAME_WIDTH_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_HALF_OUTPUT_FRAME_WIDTH_CTC_HALF_OUTPUT_FRAME_WIDTH_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_HALF_OUTPUT_FRAME_WIDTH_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_HALF_OUTPUT_FRAME_WIDTH_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_HALF_OUTPUT_FRAME_HEIGHT 0x30f8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_HALF_OUTPUT_FRAME_HEIGHT_CTC_HALF_OUTPUT_FRAME_HEIGHT_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_HALF_OUTPUT_FRAME_HEIGHT_CTC_HALF_OUTPUT_FRAME_HEIGHT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_HALF_OUTPUT_FRAME_HEIGHT_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_HALF_OUTPUT_FRAME_HEIGHT_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_SCALE_FACTOR_X 0x30fc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_SCALE_FACTOR_X_CTC_O2V_SCALE_FACTOR_X_M_MASK 0x3ffff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_SCALE_FACTOR_X_CTC_O2V_SCALE_FACTOR_X_M_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_SCALE_FACTOR_X_CTC_O2V_SCALE_FACTOR_X_E_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_SCALE_FACTOR_X_CTC_O2V_SCALE_FACTOR_X_E_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_SCALE_FACTOR_X_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_SCALE_FACTOR_X_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_SCALE_FACTOR_Y 0x3100  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_SCALE_FACTOR_Y_CTC_O2V_SCALE_FACTOR_Y_M_MASK 0x3ffff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_SCALE_FACTOR_Y_CTC_O2V_SCALE_FACTOR_Y_M_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_SCALE_FACTOR_Y_CTC_O2V_SCALE_FACTOR_Y_E_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_SCALE_FACTOR_Y_CTC_O2V_SCALE_FACTOR_Y_E_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_SCALE_FACTOR_Y_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_SCALE_FACTOR_Y_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_OFFSET_X 0x3104  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_OFFSET_X_CTC_O2V_OFFSET_X_M_MASK 0x3ffff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_OFFSET_X_CTC_O2V_OFFSET_X_M_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_OFFSET_X_CTC_O2V_OFFSET_X_E_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_OFFSET_X_CTC_O2V_OFFSET_X_E_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_OFFSET_X_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_OFFSET_X_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_OFFSET_Y 0x3108  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_OFFSET_Y_CTC_O2V_OFFSET_Y_M_MASK 0x3ffff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_OFFSET_Y_CTC_O2V_OFFSET_Y_M_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_OFFSET_Y_CTC_O2V_OFFSET_Y_E_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_OFFSET_Y_CTC_O2V_OFFSET_Y_E_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_OFFSET_Y_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_OFFSET_Y_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_TRANSFORM 0x310c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_TRANSFORM_CTC_TRANSFORM_PERSPECTIVE_ENABLE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_TRANSFORM_CTC_TRANSFORM_PERSPECTIVE_ENABLE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_TRANSFORM_CTC_TRANSFORM_GRID_ENABLE_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_TRANSFORM_CTC_TRANSFORM_GRID_ENABLE_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_TRANSFORM_CTC_TRANSFORM_REFINEMENT_ENABLE_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_TRANSFORM_CTC_TRANSFORM_REFINEMENT_ENABLE_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_TRANSFORM_CTC_TRANSFORM_TRANSLATION_ONLY_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_TRANSFORM_CTC_TRANSFORM_TRANSLATION_ONLY_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_TRANSFORM_CTC_TRANSFORM_LMC_MODE_MASK 0x30
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_TRANSFORM_CTC_TRANSFORM_LMC_MODE_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_TRANSFORM_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_TRANSFORM_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_PERSP_TRANSFORM_GEOMETRY_M 0x3110  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_PERSP_TRANSFORM_GEOMETRY_M_CTC_PERSP_TRANSFORM_GEOMETRY_M_MASK 0xf
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_PERSP_TRANSFORM_GEOMETRY_M_CTC_PERSP_TRANSFORM_GEOMETRY_M_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_PERSP_TRANSFORM_GEOMETRY_M_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_PERSP_TRANSFORM_GEOMETRY_M_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_PERSP_TRANSFORM_GEOMETRY_N 0x3114  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_PERSP_TRANSFORM_GEOMETRY_N_CTC_PERSP_TRANSFORM_GEOMETRY_N_MASK 0xf
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_PERSP_TRANSFORM_GEOMETRY_N_CTC_PERSP_TRANSFORM_GEOMETRY_N_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_PERSP_TRANSFORM_GEOMETRY_N_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_PERSP_TRANSFORM_GEOMETRY_N_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_X_TRANSLATION 0x3118  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_X_TRANSLATION_CTC_X_TRANSLATION_MASK 0xfffff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_X_TRANSLATION_CTC_X_TRANSLATION_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_X_TRANSLATION_UNUSED0_MASK 0xfff00000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_X_TRANSLATION_UNUSED0_SHIFT 0x14

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_Y_TRANSLATION 0x311c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_Y_TRANSLATION_CTC_Y_TRANSLATION_MASK 0xfffff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_Y_TRANSLATION_CTC_Y_TRANSLATION_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_Y_TRANSLATION_UNUSED0_MASK 0xfff00000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_Y_TRANSLATION_UNUSED0_SHIFT 0x14

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_INV_SCALE_FACTOR_X 0x3120  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_INV_SCALE_FACTOR_X_CTC_V2I_INV_SCALE_FACTOR_X_M_MASK 0x3ffff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_INV_SCALE_FACTOR_X_CTC_V2I_INV_SCALE_FACTOR_X_M_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_INV_SCALE_FACTOR_X_CTC_V2I_INV_SCALE_FACTOR_X_E_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_INV_SCALE_FACTOR_X_CTC_V2I_INV_SCALE_FACTOR_X_E_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_INV_SCALE_FACTOR_X_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_INV_SCALE_FACTOR_X_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_INV_SCALE_FACTOR_Y 0x3124  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_INV_SCALE_FACTOR_Y_CTC_V2I_INV_SCALE_FACTOR_Y_M_MASK 0x3ffff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_INV_SCALE_FACTOR_Y_CTC_V2I_INV_SCALE_FACTOR_Y_M_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_INV_SCALE_FACTOR_Y_CTC_V2I_INV_SCALE_FACTOR_Y_E_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_INV_SCALE_FACTOR_Y_CTC_V2I_INV_SCALE_FACTOR_Y_E_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_INV_SCALE_FACTOR_Y_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_INV_SCALE_FACTOR_Y_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_OFFSET_X 0x3128  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_OFFSET_X_CTC_V2I_OFFSET_X_M_MASK 0x3ffff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_OFFSET_X_CTC_V2I_OFFSET_X_M_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_OFFSET_X_CTC_V2I_OFFSET_X_E_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_OFFSET_X_CTC_V2I_OFFSET_X_E_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_OFFSET_X_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_OFFSET_X_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_OFFSET_Y 0x312c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_OFFSET_Y_CTC_V2I_OFFSET_Y_M_MASK 0x3ffff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_OFFSET_Y_CTC_V2I_OFFSET_Y_M_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_OFFSET_Y_CTC_V2I_OFFSET_Y_E_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_OFFSET_Y_CTC_V2I_OFFSET_Y_E_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_OFFSET_Y_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_OFFSET_Y_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_INPUT_COORD_PRECISION 0x3130  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_INPUT_COORD_PRECISION_CTC_INPUT_COORD_PRECISION_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_INPUT_COORD_PRECISION_CTC_INPUT_COORD_PRECISION_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_INPUT_COORD_PRECISION_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_INPUT_COORD_PRECISION_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_GRID_TRANSFORM_GEOMETRY 0x3134  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_GRID_TRANSFORM_GEOMETRY_CTC_GRID_TRANSFORM_GEOMETRY_MASK 0x3
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_GRID_TRANSFORM_GEOMETRY_CTC_GRID_TRANSFORM_GEOMETRY_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_GRID_TRANSFORM_GEOMETRY_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_GRID_TRANSFORM_GEOMETRY_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_LMC_CONFIG 0x3138  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_LMC_CONFIG_CTC_LMC_MV_DIFF_THR_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_LMC_CONFIG_CTC_LMC_MV_DIFF_THR_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_LMC_CONFIG_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_LMC_CONFIG_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INVALID_OUTPUT_TREATMENT 0x3150  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INVALID_OUTPUT_TREATMENT_OPG_INVALID_OUTPUT_TREATMENT_CALCULATE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INVALID_OUTPUT_TREATMENT_OPG_INVALID_OUTPUT_TREATMENT_CALCULATE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INVALID_OUTPUT_TREATMENT_UNUSED0_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INVALID_OUTPUT_TREATMENT_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INVALID_OUTPUT_TREATMENT_OPG_INVALID_OUTPUT_TREATMENT_Y_MASK 0xffc
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INVALID_OUTPUT_TREATMENT_OPG_INVALID_OUTPUT_TREATMENT_Y_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INVALID_OUTPUT_TREATMENT_OPG_INVALID_OUTPUT_TREATMENT_CB_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INVALID_OUTPUT_TREATMENT_OPG_INVALID_OUTPUT_TREATMENT_CB_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INVALID_OUTPUT_TREATMENT_OPG_INVALID_OUTPUT_TREATMENT_CR_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INVALID_OUTPUT_TREATMENT_OPG_INVALID_OUTPUT_TREATMENT_CR_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_0 0x3160  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_0_OPG_INTERPOLATION_LUT_0_0_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_0_OPG_INTERPOLATION_LUT_0_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_0_OPG_INTERPOLATION_LUT_1_0_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_0_OPG_INTERPOLATION_LUT_1_0_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_0_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_0_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_0 0x3164  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_0_OPG_INTERPOLATION_LUT_2_0_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_0_OPG_INTERPOLATION_LUT_2_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_0_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_0_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_1 0x3168  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_1_OPG_INTERPOLATION_LUT_0_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_1_OPG_INTERPOLATION_LUT_0_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_1_OPG_INTERPOLATION_LUT_1_1_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_1_OPG_INTERPOLATION_LUT_1_1_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_1_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_1_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_1 0x316c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_1_OPG_INTERPOLATION_LUT_2_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_1_OPG_INTERPOLATION_LUT_2_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_1_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_1_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_2 0x3170  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_2_OPG_INTERPOLATION_LUT_0_2_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_2_OPG_INTERPOLATION_LUT_0_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_2_OPG_INTERPOLATION_LUT_1_2_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_2_OPG_INTERPOLATION_LUT_1_2_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_2_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_2_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_2 0x3174  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_2_OPG_INTERPOLATION_LUT_2_2_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_2_OPG_INTERPOLATION_LUT_2_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_2_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_2_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_3 0x3178  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_3_OPG_INTERPOLATION_LUT_0_3_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_3_OPG_INTERPOLATION_LUT_0_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_3_OPG_INTERPOLATION_LUT_1_3_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_3_OPG_INTERPOLATION_LUT_1_3_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_3_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_3_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_3 0x317c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_3_OPG_INTERPOLATION_LUT_2_3_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_3_OPG_INTERPOLATION_LUT_2_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_3_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_3_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_4 0x3180  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_4_OPG_INTERPOLATION_LUT_0_4_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_4_OPG_INTERPOLATION_LUT_0_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_4_OPG_INTERPOLATION_LUT_1_4_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_4_OPG_INTERPOLATION_LUT_1_4_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_4_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_4_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_4 0x3184  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_4_OPG_INTERPOLATION_LUT_2_4_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_4_OPG_INTERPOLATION_LUT_2_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_4_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_4_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_5 0x3188  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_5_OPG_INTERPOLATION_LUT_0_5_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_5_OPG_INTERPOLATION_LUT_0_5_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_5_OPG_INTERPOLATION_LUT_1_5_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_5_OPG_INTERPOLATION_LUT_1_5_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_5_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_5_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_5 0x318c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_5_OPG_INTERPOLATION_LUT_2_5_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_5_OPG_INTERPOLATION_LUT_2_5_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_5_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_5_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_6 0x3190  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_6_OPG_INTERPOLATION_LUT_0_6_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_6_OPG_INTERPOLATION_LUT_0_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_6_OPG_INTERPOLATION_LUT_1_6_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_6_OPG_INTERPOLATION_LUT_1_6_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_6_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_6_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_6 0x3194  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_6_OPG_INTERPOLATION_LUT_2_6_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_6_OPG_INTERPOLATION_LUT_2_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_6_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_6_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_7 0x3198  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_7_OPG_INTERPOLATION_LUT_0_7_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_7_OPG_INTERPOLATION_LUT_0_7_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_7_OPG_INTERPOLATION_LUT_1_7_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_7_OPG_INTERPOLATION_LUT_1_7_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_7_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_7_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_7 0x319c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_7_OPG_INTERPOLATION_LUT_2_7_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_7_OPG_INTERPOLATION_LUT_2_7_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_7_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_7_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_8 0x31a0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_8_OPG_INTERPOLATION_LUT_0_8_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_8_OPG_INTERPOLATION_LUT_0_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_8_OPG_INTERPOLATION_LUT_1_8_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_8_OPG_INTERPOLATION_LUT_1_8_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_8_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_8_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_8 0x31a4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_8_OPG_INTERPOLATION_LUT_2_8_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_8_OPG_INTERPOLATION_LUT_2_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_8_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_8_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_9 0x31a8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_9_OPG_INTERPOLATION_LUT_0_9_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_9_OPG_INTERPOLATION_LUT_0_9_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_9_OPG_INTERPOLATION_LUT_1_9_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_9_OPG_INTERPOLATION_LUT_1_9_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_9_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_9_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_9 0x31ac  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_9_OPG_INTERPOLATION_LUT_2_9_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_9_OPG_INTERPOLATION_LUT_2_9_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_9_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_9_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_10 0x31b0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_10_OPG_INTERPOLATION_LUT_0_10_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_10_OPG_INTERPOLATION_LUT_0_10_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_10_OPG_INTERPOLATION_LUT_1_10_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_10_OPG_INTERPOLATION_LUT_1_10_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_10_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_10_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_10 0x31b4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_10_OPG_INTERPOLATION_LUT_2_10_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_10_OPG_INTERPOLATION_LUT_2_10_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_10_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_10_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_11 0x31b8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_11_OPG_INTERPOLATION_LUT_0_11_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_11_OPG_INTERPOLATION_LUT_0_11_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_11_OPG_INTERPOLATION_LUT_1_11_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_11_OPG_INTERPOLATION_LUT_1_11_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_11_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_11_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_11 0x31bc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_11_OPG_INTERPOLATION_LUT_2_11_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_11_OPG_INTERPOLATION_LUT_2_11_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_11_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_11_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_12 0x31c0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_12_OPG_INTERPOLATION_LUT_0_12_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_12_OPG_INTERPOLATION_LUT_0_12_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_12_OPG_INTERPOLATION_LUT_1_12_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_12_OPG_INTERPOLATION_LUT_1_12_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_12_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_12_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_12 0x31c4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_12_OPG_INTERPOLATION_LUT_2_12_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_12_OPG_INTERPOLATION_LUT_2_12_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_12_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_12_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_13 0x31c8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_13_OPG_INTERPOLATION_LUT_0_13_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_13_OPG_INTERPOLATION_LUT_0_13_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_13_OPG_INTERPOLATION_LUT_1_13_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_13_OPG_INTERPOLATION_LUT_1_13_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_13_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_13_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_13 0x31cc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_13_OPG_INTERPOLATION_LUT_2_13_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_13_OPG_INTERPOLATION_LUT_2_13_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_13_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_13_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_14 0x31d0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_14_OPG_INTERPOLATION_LUT_0_14_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_14_OPG_INTERPOLATION_LUT_0_14_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_14_OPG_INTERPOLATION_LUT_1_14_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_14_OPG_INTERPOLATION_LUT_1_14_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_14_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_14_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_14 0x31d4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_14_OPG_INTERPOLATION_LUT_2_14_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_14_OPG_INTERPOLATION_LUT_2_14_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_14_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_14_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_15 0x31d8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_15_OPG_INTERPOLATION_LUT_0_15_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_15_OPG_INTERPOLATION_LUT_0_15_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_15_OPG_INTERPOLATION_LUT_1_15_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_15_OPG_INTERPOLATION_LUT_1_15_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_15_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_15_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_15 0x31dc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_15_OPG_INTERPOLATION_LUT_2_15_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_15_OPG_INTERPOLATION_LUT_2_15_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_15_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_15_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_GRID_WIDTH 0x3200  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_GRID_WIDTH_CTC_REFINEMENT_DC4_GRID_WIDTH_MASK 0xf
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_GRID_WIDTH_CTC_REFINEMENT_DC4_GRID_WIDTH_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_GRID_WIDTH_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_GRID_WIDTH_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_GRID_HEIGHT 0x3204  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_GRID_HEIGHT_CTC_REFINEMENT_DC4_GRID_HEIGHT_MASK 0xf
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_GRID_HEIGHT_CTC_REFINEMENT_DC4_GRID_HEIGHT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_GRID_HEIGHT_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_GRID_HEIGHT_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_GRID_WIDTH 0x3208  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_GRID_WIDTH_CTC_REFINEMENT_DC16_GRID_WIDTH_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_GRID_WIDTH_CTC_REFINEMENT_DC16_GRID_WIDTH_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_GRID_WIDTH_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_GRID_WIDTH_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_GRID_HEIGHT 0x320c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_GRID_HEIGHT_CTC_REFINEMENT_DC16_GRID_HEIGHT_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_GRID_HEIGHT_CTC_REFINEMENT_DC16_GRID_HEIGHT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_GRID_HEIGHT_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_GRID_HEIGHT_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_GRID_WIDTH 0x3210  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_GRID_WIDTH_CTC_REFINEMENT_DC64_GRID_WIDTH_MASK 0x3
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_GRID_WIDTH_CTC_REFINEMENT_DC64_GRID_WIDTH_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_GRID_WIDTH_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_GRID_WIDTH_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_GRID_HEIGHT 0x3214  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_GRID_HEIGHT_CTC_REFINEMENT_DC64_GRID_HEIGHT_MASK 0x3
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_GRID_HEIGHT_CTC_REFINEMENT_DC64_GRID_HEIGHT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_GRID_HEIGHT_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_GRID_HEIGHT_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_GRID_FRAC_BITS 0x3218  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_GRID_FRAC_BITS_CTC_REFINEMENT_DC4_GRID_FRAC_BITS_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_GRID_FRAC_BITS_CTC_REFINEMENT_DC4_GRID_FRAC_BITS_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_GRID_FRAC_BITS_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_GRID_FRAC_BITS_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_GRID_FRAC_BITS 0x321c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_GRID_FRAC_BITS_CTC_REFINEMENT_DC16_GRID_FRAC_BITS_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_GRID_FRAC_BITS_CTC_REFINEMENT_DC16_GRID_FRAC_BITS_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_GRID_FRAC_BITS_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_GRID_FRAC_BITS_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_GRID_FRAC_BITS 0x3220  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_GRID_FRAC_BITS_CTC_REFINEMENT_DC64_GRID_FRAC_BITS_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_GRID_FRAC_BITS_CTC_REFINEMENT_DC64_GRID_FRAC_BITS_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_GRID_FRAC_BITS_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_GRID_FRAC_BITS_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_0 0x3224  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_0_CTC_REFINEMENT_DC4_LOCATION_X_0_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_0_CTC_REFINEMENT_DC4_LOCATION_X_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_0_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_0_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_1 0x3228  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_1_CTC_REFINEMENT_DC4_LOCATION_X_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_1_CTC_REFINEMENT_DC4_LOCATION_X_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_1_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_1_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_2 0x322c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_2_CTC_REFINEMENT_DC4_LOCATION_X_2_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_2_CTC_REFINEMENT_DC4_LOCATION_X_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_2_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_2_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_3 0x3230  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_3_CTC_REFINEMENT_DC4_LOCATION_X_3_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_3_CTC_REFINEMENT_DC4_LOCATION_X_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_3_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_3_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_4 0x3234  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_4_CTC_REFINEMENT_DC4_LOCATION_X_4_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_4_CTC_REFINEMENT_DC4_LOCATION_X_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_4_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_4_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_5 0x3238  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_5_CTC_REFINEMENT_DC4_LOCATION_X_5_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_5_CTC_REFINEMENT_DC4_LOCATION_X_5_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_5_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_5_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_6 0x323c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_6_CTC_REFINEMENT_DC4_LOCATION_X_6_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_6_CTC_REFINEMENT_DC4_LOCATION_X_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_6_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_6_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_7 0x3240  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_7_CTC_REFINEMENT_DC4_LOCATION_X_7_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_7_CTC_REFINEMENT_DC4_LOCATION_X_7_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_7_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_7_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_8 0x3244  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_8_CTC_REFINEMENT_DC4_LOCATION_X_8_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_8_CTC_REFINEMENT_DC4_LOCATION_X_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_8_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_8_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_9 0x3248  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_9_CTC_REFINEMENT_DC4_LOCATION_X_9_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_9_CTC_REFINEMENT_DC4_LOCATION_X_9_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_9_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_9_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_0 0x324c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_0_CTC_REFINEMENT_DC4_LOCATION_Y_0_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_0_CTC_REFINEMENT_DC4_LOCATION_Y_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_0_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_0_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_1 0x3250  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_1_CTC_REFINEMENT_DC4_LOCATION_Y_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_1_CTC_REFINEMENT_DC4_LOCATION_Y_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_1_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_1_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_2 0x3254  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_2_CTC_REFINEMENT_DC4_LOCATION_Y_2_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_2_CTC_REFINEMENT_DC4_LOCATION_Y_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_2_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_2_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_3 0x3258  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_3_CTC_REFINEMENT_DC4_LOCATION_Y_3_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_3_CTC_REFINEMENT_DC4_LOCATION_Y_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_3_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_3_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_4 0x325c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_4_CTC_REFINEMENT_DC4_LOCATION_Y_4_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_4_CTC_REFINEMENT_DC4_LOCATION_Y_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_4_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_4_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_5 0x3260  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_5_CTC_REFINEMENT_DC4_LOCATION_Y_5_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_5_CTC_REFINEMENT_DC4_LOCATION_Y_5_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_5_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_5_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_6 0x3264  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_6_CTC_REFINEMENT_DC4_LOCATION_Y_6_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_6_CTC_REFINEMENT_DC4_LOCATION_Y_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_6_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_6_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_7 0x3268  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_7_CTC_REFINEMENT_DC4_LOCATION_Y_7_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_7_CTC_REFINEMENT_DC4_LOCATION_Y_7_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_7_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_7_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_0 0x326c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_0_CTC_REFINEMENT_DC16_LOCATION_X_0_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_0_CTC_REFINEMENT_DC16_LOCATION_X_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_0_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_0_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_1 0x3270  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_1_CTC_REFINEMENT_DC16_LOCATION_X_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_1_CTC_REFINEMENT_DC16_LOCATION_X_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_1_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_1_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_2 0x3274  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_2_CTC_REFINEMENT_DC16_LOCATION_X_2_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_2_CTC_REFINEMENT_DC16_LOCATION_X_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_2_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_2_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_3 0x3278  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_3_CTC_REFINEMENT_DC16_LOCATION_X_3_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_3_CTC_REFINEMENT_DC16_LOCATION_X_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_3_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_3_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_0 0x327c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_0_CTC_REFINEMENT_DC16_LOCATION_Y_0_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_0_CTC_REFINEMENT_DC16_LOCATION_Y_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_0_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_0_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_1 0x3280  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_1_CTC_REFINEMENT_DC16_LOCATION_Y_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_1_CTC_REFINEMENT_DC16_LOCATION_Y_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_1_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_1_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_2 0x3284  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_2_CTC_REFINEMENT_DC16_LOCATION_Y_2_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_2_CTC_REFINEMENT_DC16_LOCATION_Y_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_2_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_2_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_3 0x3288  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_3_CTC_REFINEMENT_DC16_LOCATION_Y_3_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_3_CTC_REFINEMENT_DC16_LOCATION_Y_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_3_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_3_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_X_0 0x328c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_X_0_CTC_REFINEMENT_DC64_LOCATION_X_0_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_X_0_CTC_REFINEMENT_DC64_LOCATION_X_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_X_0_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_X_0_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_X_1 0x3290  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_X_1_CTC_REFINEMENT_DC64_LOCATION_X_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_X_1_CTC_REFINEMENT_DC64_LOCATION_X_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_X_1_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_X_1_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_Y_0 0x3294  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_Y_0_CTC_REFINEMENT_DC64_LOCATION_Y_0_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_Y_0_CTC_REFINEMENT_DC64_LOCATION_Y_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_Y_0_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_Y_0_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_Y_1 0x3298  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_Y_1_CTC_REFINEMENT_DC64_LOCATION_Y_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_Y_1_CTC_REFINEMENT_DC64_LOCATION_Y_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_Y_1_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_Y_1_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_PREPROCESSING_MODE 0x329c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_PREPROCESSING_MODE_CTC_REFINEMENT_PREPROCESSING_MODE_MASK 0x3
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_PREPROCESSING_MODE_CTC_REFINEMENT_PREPROCESSING_MODE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_PREPROCESSING_MODE_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_PREPROCESSING_MODE_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0 0x33d0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_CNTR_START_CMD_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_CNTR_START_CMD_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_CNTR_STOP_CMD_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_CNTR_STOP_CMD_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_CONTINUOUS_MODE_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_CONTINUOUS_MODE_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_UNUSED0_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_EVENT_SEL_MASK 0x70
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_EVENT_SEL_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_UNUSED1_MASK 0x80
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_UNUSED1_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_CLIENT_SEL_MASK 0x1f00
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_CLIENT_SEL_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_UNUSED2_MASK 0xe000
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_UNUSED2_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_WINDOW_START_SEL_MASK 0xf0000
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_WINDOW_START_SEL_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_WINDOW_END_SEL_MASK 0xf00000
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_WINDOW_END_SEL_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_NUM_WINDOW_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0_NUM_WINDOW_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ICA_0_PERF_ALWAYS_COUNT_VAL 0x33d4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_ALWAYS_COUNT_VAL_VAL_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_ALWAYS_COUNT_VAL_VAL_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_0_PERF_BUSY_COUNT_VAL 0x33d8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_BUSY_COUNT_VAL_VAL_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_BUSY_COUNT_VAL_VAL_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_0_PERF_STALL_AXI_COUNT_VAL 0x33dc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_STALL_AXI_COUNT_VAL_VAL_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_STALL_AXI_COUNT_VAL_VAL_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_STATUS 0x33e0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_STATUS_PERF_ALWAYS_COUNT_DONE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_STATUS_PERF_ALWAYS_COUNT_DONE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_STATUS_UNUSED0_MASK 0xe
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_STATUS_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_STATUS_PERF_BUSY_COUNT_DONE_MASK 0x10
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_STATUS_PERF_BUSY_COUNT_DONE_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_STATUS_UNUSED1_MASK 0xe0
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_STATUS_UNUSED1_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_STATUS_PERF_STALL_AXI_COUNT_DONE_MASK 0x100
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_STATUS_PERF_STALL_AXI_COUNT_DONE_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_STATUS_UNUSED2_MASK 0xfffffe00
#define IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_STATUS_UNUSED2_SHIFT 0x9

#define regIPE_IPE_0_NPS_CLC_ICA_0_ICA_VENDOR_SPEC 0x33f0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_ICA_VENDOR_SPEC_ICA_4PPC_N_ORDER_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_ICA_VENDOR_SPEC_ICA_4PPC_N_ORDER_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_ICA_VENDOR_SPEC_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_0_ICA_VENDOR_SPEC_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_0_NOP 0x33f4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_NOP_NOP_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ICA_0_NOP_NOP_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_NOP_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_NPS_CLC_ICA_0_NOP_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_NPS_CLC_ICA_0_TEST_BUS_CTRL 0x33f8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_NPS_CLC_ICA_0_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_TEST_BUS_CTRL_TEST_BUS_BUS_SEL_MASK 0x1f0
#define IPE_IPE_0_NPS_CLC_ICA_0_TEST_BUS_CTRL_TEST_BUS_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ICA_0_TEST_BUS_CTRL_TEST_BUS_MODULE_SEL_MASK 0x3e00
#define IPE_IPE_0_NPS_CLC_ICA_0_TEST_BUS_CTRL_TEST_BUS_MODULE_SEL_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ICA_0_TEST_BUS_CTRL_UNUSED1_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_0_TEST_BUS_CTRL_UNUSED1_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_0_SPARE 0x33fc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_0_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_0_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_0_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_0_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_1_HW_VERSION 0x3400  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_ICA_1_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_NPS_CLC_ICA_1_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ICA_1_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_1_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_1_HW_STATUS 0x3404  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_HW_STATUS_CCIF_DATA_Y_VIOLATION_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_HW_STATUS_CCIF_DATA_Y_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_HW_STATUS_CCIF_DATA_UV_VIOLATION_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ICA_1_HW_STATUS_CCIF_DATA_UV_VIOLATION_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_HW_STATUS_ICA_CORE_VIOLATION_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ICA_1_HW_STATUS_ICA_CORE_VIOLATION_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ICA_1_HW_STATUS_CCIF_DATA_LMC_VIOLATION_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ICA_1_HW_STATUS_CCIF_DATA_LMC_VIOLATION_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ICA_1_HW_STATUS_LMC_DATA_LENGTH_VIOLATION_MASK 0x10
#define IPE_IPE_0_NPS_CLC_ICA_1_HW_STATUS_LMC_DATA_LENGTH_VIOLATION_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ICA_1_HW_STATUS_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_NPS_CLC_ICA_1_HW_STATUS_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_CFG 0x3408  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_CFG_ADDR_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_CFG_ADDR_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_CFG_UNUSED0_MASK 0xff800
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_CFG_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_CFG_UNUSED1_MASK 0xff800000
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_CFG 0x340c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_CFG_LUT_SEL_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_CFG_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_CFG_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA 0x3410  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_1 0x3414  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_1_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_1_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_2 0x3418  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_2_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_2_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_3 0x341c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_3_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_3_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_4 0x3420  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_4_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_4_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_5 0x3424  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_5_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_5_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_6 0x3428  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_6_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_6_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_7 0x342c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_7_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_7_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_8 0x3430  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_8_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_8_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_9 0x3434  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_9_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_9_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_10 0x3438  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_10_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_10_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_11 0x343c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_11_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_11_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_12 0x3440  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_12_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_12_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_13 0x3444  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_13_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_13_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_14 0x3448  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_14_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_14_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_15 0x344c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_15_DATA_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_15_DATA_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_CMD 0x3450  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_STATUS 0x3454  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_BANK_CFG 0x3458  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_1_MODULE_LUT_BANK_CFG 0x345c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_1_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_1_MODULE_CFG 0x3460  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_MODULE_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_1_MODULE_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_1_STATUS 0x3474  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_IDLE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_IDLE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_INVERSE_TRANSFORM_IDLE_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_INVERSE_TRANSFORM_IDLE_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_PREFETCHING_IDLE_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_PREFETCHING_IDLE_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_PROCESSING_IDLE_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_PROCESSING_IDLE_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_OUT_OF_FRAME_WARNING_MASK 0x10
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_OUT_OF_FRAME_WARNING_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_PERSP_FP_MULT_ERROR_MASK 0x20
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_PERSP_FP_MULT_ERROR_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_PERSP_INTRPL_FP_MULT_ERROR_MASK 0x40
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_PERSP_INTRPL_FP_MULT_ERROR_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_BICUBIC_FP_MULT_ERROR_MASK 0x80
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_BICUBIC_FP_MULT_ERROR_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_PERSP_FP_ADDER_ERROR_MASK 0x100
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_PERSP_FP_ADDER_ERROR_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_PERSP_INTRPL_FP_ADDER_ERROR_MASK 0x200
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_PERSP_INTRPL_FP_ADDER_ERROR_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_BICUBIC_FP_ADDER_ERROR_MASK 0x400
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_BICUBIC_FP_ADDER_ERROR_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_PERSP_FP_DIV_0_ERROR_MASK 0x800
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_PERSP_FP_DIV_0_ERROR_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_PERSP_FP_DIV_1_ERROR_MASK 0x1000
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_PERSP_FP_DIV_1_ERROR_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_PERSP_FP_DIV_2_ERROR_MASK 0x2000
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_PERSP_FP_DIV_2_ERROR_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_PERSP_FP_DIV_3_ERROR_MASK 0x4000
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_PERSP_FP_DIV_3_ERROR_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_UNUSED0_MASK 0xffff8000
#define IPE_IPE_0_NPS_CLC_ICA_1_STATUS_UNUSED0_SHIFT 0xf

#define regIPE_IPE_0_NPS_CLC_ICA_1_MODE 0x347c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_MODE_MODE_MASK 0x3
#define IPE_IPE_0_NPS_CLC_ICA_1_MODE_MODE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_MODE_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_NPS_CLC_ICA_1_MODE_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_NPS_CLC_ICA_1_INPUT_FORMAT 0x3480  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_INPUT_FORMAT_INPUT_FORMAT_MASK 0xf
#define IPE_IPE_0_NPS_CLC_ICA_1_INPUT_FORMAT_INPUT_FORMAT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_INPUT_FORMAT_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_NPS_CLC_ICA_1_INPUT_FORMAT_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_NPS_CLC_ICA_1_OUTPUT_FORMAT 0x3484  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OUTPUT_FORMAT_OUTPUT_FORMAT_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_OUTPUT_FORMAT_OUTPUT_FORMAT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OUTPUT_FORMAT_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_1_OUTPUT_FORMAT_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_1_INPUT_FRAME_WIDTH_MINUS_1 0x3488  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_INPUT_FRAME_WIDTH_MINUS_1_INPUT_FRAME_WIDTH_MINUS_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_INPUT_FRAME_WIDTH_MINUS_1_INPUT_FRAME_WIDTH_MINUS_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_INPUT_FRAME_WIDTH_MINUS_1_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_INPUT_FRAME_WIDTH_MINUS_1_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_INPUT_FRAME_HEIGHT_MINUS_1 0x348c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_INPUT_FRAME_HEIGHT_MINUS_1_INPUT_FRAME_HEIGHT_MINUS_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_INPUT_FRAME_HEIGHT_MINUS_1_INPUT_FRAME_HEIGHT_MINUS_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_INPUT_FRAME_HEIGHT_MINUS_1_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_INPUT_FRAME_HEIGHT_MINUS_1_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_OUTPUT_STRIP_WIDTH_MINUS_1 0x3490  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OUTPUT_STRIP_WIDTH_MINUS_1_OUTPUT_STRIP_WIDTH_MINUS_1_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ICA_1_OUTPUT_STRIP_WIDTH_MINUS_1_OUTPUT_STRIP_WIDTH_MINUS_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OUTPUT_STRIP_WIDTH_MINUS_1_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_NPS_CLC_ICA_1_OUTPUT_STRIP_WIDTH_MINUS_1_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_NPS_CLC_ICA_1_OUTPUT_STRIP_HEIGHT_MINUS_1 0x3494  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OUTPUT_STRIP_HEIGHT_MINUS_1_OUTPUT_STRIP_HEIGHT_MINUS_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OUTPUT_STRIP_HEIGHT_MINUS_1_OUTPUT_STRIP_HEIGHT_MINUS_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OUTPUT_STRIP_HEIGHT_MINUS_1_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OUTPUT_STRIP_HEIGHT_MINUS_1_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_Y_INTERPOLATION_TYPE 0x3498  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_Y_INTERPOLATION_TYPE_Y_INTERPOLATION_TYPE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_Y_INTERPOLATION_TYPE_Y_INTERPOLATION_TYPE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_Y_INTERPOLATION_TYPE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_1_Y_INTERPOLATION_TYPE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_1_EIGHT_BIT_OUTPUT_ALIGNMENT 0x349c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_EIGHT_BIT_OUTPUT_ALIGNMENT_EIGHT_BIT_OUTPUT_ALIGNMENT_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_EIGHT_BIT_OUTPUT_ALIGNMENT_EIGHT_BIT_OUTPUT_ALIGNMENT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_EIGHT_BIT_OUTPUT_ALIGNMENT_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_1_EIGHT_BIT_OUTPUT_ALIGNMENT_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_1_PACKED_FORMAT_PHASE 0x34a0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_PACKED_FORMAT_PHASE_PACKED_FORMAT_PHASE_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ICA_1_PACKED_FORMAT_PHASE_PACKED_FORMAT_PHASE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_PACKED_FORMAT_PHASE_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ICA_1_PACKED_FORMAT_PHASE_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_VALID_WIDTH_MINUS_1 0x34c4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_VALID_WIDTH_MINUS_1_CONTROLLER_VALID_WIDTH_MINUS_1_MASK 0x7ffff
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_VALID_WIDTH_MINUS_1_CONTROLLER_VALID_WIDTH_MINUS_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_VALID_WIDTH_MINUS_1_UNUSED0_MASK 0xfff80000
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_VALID_WIDTH_MINUS_1_UNUSED0_SHIFT 0x13

#define regIPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_VALID_HEIGHT_MINUS_1 0x34c8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_VALID_HEIGHT_MINUS_1_CONTROLLER_VALID_HEIGHT_MINUS_1_MASK 0x7ffff
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_VALID_HEIGHT_MINUS_1_CONTROLLER_VALID_HEIGHT_MINUS_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_VALID_HEIGHT_MINUS_1_UNUSED0_MASK 0xfff80000
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_VALID_HEIGHT_MINUS_1_UNUSED0_SHIFT 0x13

#define regIPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_MRU_ENABLE 0x34cc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_MRU_ENABLE_CONTROLLER_MRU_ENABLE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_MRU_ENABLE_CONTROLLER_MRU_ENABLE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_MRU_ENABLE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_MRU_ENABLE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_ENABLE_UBWC_FULL_STALL 0x34d0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_ENABLE_UBWC_FULL_STALL_CONTROLLER_ENABLE_UBWC_FULL_STALL_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_ENABLE_UBWC_FULL_STALL_CONTROLLER_ENABLE_UBWC_FULL_STALL_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_ENABLE_UBWC_FULL_STALL_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_ENABLE_UBWC_FULL_STALL_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_MIN_PREF_PROC_DISTANCE 0x34d8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_MIN_PREF_PROC_DISTANCE_CONTROLLER_MIN_PREF_PROC_DISTANCE_MASK 0xf
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_MIN_PREF_PROC_DISTANCE_CONTROLLER_MIN_PREF_PROC_DISTANCE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_MIN_PREF_PROC_DISTANCE_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_MIN_PREF_PROC_DISTANCE_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_ENABLE_INVALID_PIXEL_FETCH 0x34dc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_ENABLE_INVALID_PIXEL_FETCH_CONTROLLER_ENABLE_INVALID_PIXEL_FETCH_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_ENABLE_INVALID_PIXEL_FETCH_CONTROLLER_ENABLE_INVALID_PIXEL_FETCH_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_ENABLE_INVALID_PIXEL_FETCH_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_ENABLE_INVALID_PIXEL_FETCH_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_MAX_PREF_PROC_DISTANCE 0x34e4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_MAX_PREF_PROC_DISTANCE_CONTROLLER_MAX_PREF_PROC_DISTANCE_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_MAX_PREF_PROC_DISTANCE_CONTROLLER_MAX_PREF_PROC_DISTANCE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_MAX_PREF_PROC_DISTANCE_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_MAX_PREF_PROC_DISTANCE_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_OUTPUT_STRIP_START_Y 0x34ec  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_OUTPUT_STRIP_START_Y_CTC_OUTPUT_STRIP_START_Y_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_OUTPUT_STRIP_START_Y_CTC_OUTPUT_STRIP_START_Y_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_OUTPUT_STRIP_START_Y_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_OUTPUT_STRIP_START_Y_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_OUTPUT_STRIP_START_X 0x34f0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_OUTPUT_STRIP_START_X_CTC_OUTPUT_STRIP_START_X_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_OUTPUT_STRIP_START_X_CTC_OUTPUT_STRIP_START_X_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_OUTPUT_STRIP_START_X_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_OUTPUT_STRIP_START_X_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_HALF_OUTPUT_FRAME_WIDTH 0x34f4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_HALF_OUTPUT_FRAME_WIDTH_CTC_HALF_OUTPUT_FRAME_WIDTH_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_HALF_OUTPUT_FRAME_WIDTH_CTC_HALF_OUTPUT_FRAME_WIDTH_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_HALF_OUTPUT_FRAME_WIDTH_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_HALF_OUTPUT_FRAME_WIDTH_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_HALF_OUTPUT_FRAME_HEIGHT 0x34f8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_HALF_OUTPUT_FRAME_HEIGHT_CTC_HALF_OUTPUT_FRAME_HEIGHT_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_HALF_OUTPUT_FRAME_HEIGHT_CTC_HALF_OUTPUT_FRAME_HEIGHT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_HALF_OUTPUT_FRAME_HEIGHT_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_HALF_OUTPUT_FRAME_HEIGHT_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_SCALE_FACTOR_X 0x34fc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_SCALE_FACTOR_X_CTC_O2V_SCALE_FACTOR_X_M_MASK 0x3ffff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_SCALE_FACTOR_X_CTC_O2V_SCALE_FACTOR_X_M_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_SCALE_FACTOR_X_CTC_O2V_SCALE_FACTOR_X_E_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_SCALE_FACTOR_X_CTC_O2V_SCALE_FACTOR_X_E_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_SCALE_FACTOR_X_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_SCALE_FACTOR_X_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_SCALE_FACTOR_Y 0x3500  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_SCALE_FACTOR_Y_CTC_O2V_SCALE_FACTOR_Y_M_MASK 0x3ffff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_SCALE_FACTOR_Y_CTC_O2V_SCALE_FACTOR_Y_M_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_SCALE_FACTOR_Y_CTC_O2V_SCALE_FACTOR_Y_E_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_SCALE_FACTOR_Y_CTC_O2V_SCALE_FACTOR_Y_E_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_SCALE_FACTOR_Y_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_SCALE_FACTOR_Y_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_OFFSET_X 0x3504  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_OFFSET_X_CTC_O2V_OFFSET_X_M_MASK 0x3ffff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_OFFSET_X_CTC_O2V_OFFSET_X_M_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_OFFSET_X_CTC_O2V_OFFSET_X_E_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_OFFSET_X_CTC_O2V_OFFSET_X_E_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_OFFSET_X_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_OFFSET_X_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_OFFSET_Y 0x3508  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_OFFSET_Y_CTC_O2V_OFFSET_Y_M_MASK 0x3ffff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_OFFSET_Y_CTC_O2V_OFFSET_Y_M_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_OFFSET_Y_CTC_O2V_OFFSET_Y_E_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_OFFSET_Y_CTC_O2V_OFFSET_Y_E_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_OFFSET_Y_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_OFFSET_Y_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_TRANSFORM 0x350c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_TRANSFORM_CTC_TRANSFORM_PERSPECTIVE_ENABLE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_TRANSFORM_CTC_TRANSFORM_PERSPECTIVE_ENABLE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_TRANSFORM_CTC_TRANSFORM_GRID_ENABLE_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_TRANSFORM_CTC_TRANSFORM_GRID_ENABLE_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_TRANSFORM_CTC_TRANSFORM_REFINEMENT_ENABLE_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_TRANSFORM_CTC_TRANSFORM_REFINEMENT_ENABLE_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_TRANSFORM_CTC_TRANSFORM_TRANSLATION_ONLY_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_TRANSFORM_CTC_TRANSFORM_TRANSLATION_ONLY_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_TRANSFORM_CTC_TRANSFORM_LMC_MODE_MASK 0x30
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_TRANSFORM_CTC_TRANSFORM_LMC_MODE_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_TRANSFORM_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_TRANSFORM_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_PERSP_TRANSFORM_GEOMETRY_M 0x3510  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_PERSP_TRANSFORM_GEOMETRY_M_CTC_PERSP_TRANSFORM_GEOMETRY_M_MASK 0xf
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_PERSP_TRANSFORM_GEOMETRY_M_CTC_PERSP_TRANSFORM_GEOMETRY_M_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_PERSP_TRANSFORM_GEOMETRY_M_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_PERSP_TRANSFORM_GEOMETRY_M_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_PERSP_TRANSFORM_GEOMETRY_N 0x3514  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_PERSP_TRANSFORM_GEOMETRY_N_CTC_PERSP_TRANSFORM_GEOMETRY_N_MASK 0xf
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_PERSP_TRANSFORM_GEOMETRY_N_CTC_PERSP_TRANSFORM_GEOMETRY_N_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_PERSP_TRANSFORM_GEOMETRY_N_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_PERSP_TRANSFORM_GEOMETRY_N_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_X_TRANSLATION 0x3518  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_X_TRANSLATION_CTC_X_TRANSLATION_MASK 0xfffff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_X_TRANSLATION_CTC_X_TRANSLATION_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_X_TRANSLATION_UNUSED0_MASK 0xfff00000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_X_TRANSLATION_UNUSED0_SHIFT 0x14

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_Y_TRANSLATION 0x351c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_Y_TRANSLATION_CTC_Y_TRANSLATION_MASK 0xfffff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_Y_TRANSLATION_CTC_Y_TRANSLATION_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_Y_TRANSLATION_UNUSED0_MASK 0xfff00000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_Y_TRANSLATION_UNUSED0_SHIFT 0x14

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_INV_SCALE_FACTOR_X 0x3520  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_INV_SCALE_FACTOR_X_CTC_V2I_INV_SCALE_FACTOR_X_M_MASK 0x3ffff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_INV_SCALE_FACTOR_X_CTC_V2I_INV_SCALE_FACTOR_X_M_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_INV_SCALE_FACTOR_X_CTC_V2I_INV_SCALE_FACTOR_X_E_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_INV_SCALE_FACTOR_X_CTC_V2I_INV_SCALE_FACTOR_X_E_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_INV_SCALE_FACTOR_X_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_INV_SCALE_FACTOR_X_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_INV_SCALE_FACTOR_Y 0x3524  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_INV_SCALE_FACTOR_Y_CTC_V2I_INV_SCALE_FACTOR_Y_M_MASK 0x3ffff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_INV_SCALE_FACTOR_Y_CTC_V2I_INV_SCALE_FACTOR_Y_M_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_INV_SCALE_FACTOR_Y_CTC_V2I_INV_SCALE_FACTOR_Y_E_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_INV_SCALE_FACTOR_Y_CTC_V2I_INV_SCALE_FACTOR_Y_E_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_INV_SCALE_FACTOR_Y_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_INV_SCALE_FACTOR_Y_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_OFFSET_X 0x3528  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_OFFSET_X_CTC_V2I_OFFSET_X_M_MASK 0x3ffff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_OFFSET_X_CTC_V2I_OFFSET_X_M_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_OFFSET_X_CTC_V2I_OFFSET_X_E_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_OFFSET_X_CTC_V2I_OFFSET_X_E_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_OFFSET_X_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_OFFSET_X_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_OFFSET_Y 0x352c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_OFFSET_Y_CTC_V2I_OFFSET_Y_M_MASK 0x3ffff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_OFFSET_Y_CTC_V2I_OFFSET_Y_M_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_OFFSET_Y_CTC_V2I_OFFSET_Y_E_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_OFFSET_Y_CTC_V2I_OFFSET_Y_E_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_OFFSET_Y_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_OFFSET_Y_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_INPUT_COORD_PRECISION 0x3530  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_INPUT_COORD_PRECISION_CTC_INPUT_COORD_PRECISION_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_INPUT_COORD_PRECISION_CTC_INPUT_COORD_PRECISION_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_INPUT_COORD_PRECISION_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_INPUT_COORD_PRECISION_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_GRID_TRANSFORM_GEOMETRY 0x3534  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_GRID_TRANSFORM_GEOMETRY_CTC_GRID_TRANSFORM_GEOMETRY_MASK 0x3
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_GRID_TRANSFORM_GEOMETRY_CTC_GRID_TRANSFORM_GEOMETRY_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_GRID_TRANSFORM_GEOMETRY_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_GRID_TRANSFORM_GEOMETRY_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_LMC_CONFIG 0x3538  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_LMC_CONFIG_CTC_LMC_MV_DIFF_THR_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_LMC_CONFIG_CTC_LMC_MV_DIFF_THR_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_LMC_CONFIG_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_LMC_CONFIG_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INVALID_OUTPUT_TREATMENT 0x3550  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INVALID_OUTPUT_TREATMENT_OPG_INVALID_OUTPUT_TREATMENT_CALCULATE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INVALID_OUTPUT_TREATMENT_OPG_INVALID_OUTPUT_TREATMENT_CALCULATE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INVALID_OUTPUT_TREATMENT_UNUSED0_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INVALID_OUTPUT_TREATMENT_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INVALID_OUTPUT_TREATMENT_OPG_INVALID_OUTPUT_TREATMENT_Y_MASK 0xffc
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INVALID_OUTPUT_TREATMENT_OPG_INVALID_OUTPUT_TREATMENT_Y_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INVALID_OUTPUT_TREATMENT_OPG_INVALID_OUTPUT_TREATMENT_CB_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INVALID_OUTPUT_TREATMENT_OPG_INVALID_OUTPUT_TREATMENT_CB_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INVALID_OUTPUT_TREATMENT_OPG_INVALID_OUTPUT_TREATMENT_CR_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INVALID_OUTPUT_TREATMENT_OPG_INVALID_OUTPUT_TREATMENT_CR_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_0 0x3560  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_0_OPG_INTERPOLATION_LUT_0_0_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_0_OPG_INTERPOLATION_LUT_0_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_0_OPG_INTERPOLATION_LUT_1_0_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_0_OPG_INTERPOLATION_LUT_1_0_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_0_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_0_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_0 0x3564  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_0_OPG_INTERPOLATION_LUT_2_0_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_0_OPG_INTERPOLATION_LUT_2_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_0_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_0_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_1 0x3568  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_1_OPG_INTERPOLATION_LUT_0_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_1_OPG_INTERPOLATION_LUT_0_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_1_OPG_INTERPOLATION_LUT_1_1_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_1_OPG_INTERPOLATION_LUT_1_1_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_1_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_1_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_1 0x356c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_1_OPG_INTERPOLATION_LUT_2_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_1_OPG_INTERPOLATION_LUT_2_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_1_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_1_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_2 0x3570  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_2_OPG_INTERPOLATION_LUT_0_2_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_2_OPG_INTERPOLATION_LUT_0_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_2_OPG_INTERPOLATION_LUT_1_2_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_2_OPG_INTERPOLATION_LUT_1_2_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_2_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_2_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_2 0x3574  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_2_OPG_INTERPOLATION_LUT_2_2_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_2_OPG_INTERPOLATION_LUT_2_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_2_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_2_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_3 0x3578  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_3_OPG_INTERPOLATION_LUT_0_3_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_3_OPG_INTERPOLATION_LUT_0_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_3_OPG_INTERPOLATION_LUT_1_3_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_3_OPG_INTERPOLATION_LUT_1_3_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_3_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_3_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_3 0x357c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_3_OPG_INTERPOLATION_LUT_2_3_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_3_OPG_INTERPOLATION_LUT_2_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_3_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_3_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_4 0x3580  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_4_OPG_INTERPOLATION_LUT_0_4_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_4_OPG_INTERPOLATION_LUT_0_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_4_OPG_INTERPOLATION_LUT_1_4_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_4_OPG_INTERPOLATION_LUT_1_4_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_4_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_4_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_4 0x3584  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_4_OPG_INTERPOLATION_LUT_2_4_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_4_OPG_INTERPOLATION_LUT_2_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_4_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_4_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_5 0x3588  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_5_OPG_INTERPOLATION_LUT_0_5_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_5_OPG_INTERPOLATION_LUT_0_5_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_5_OPG_INTERPOLATION_LUT_1_5_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_5_OPG_INTERPOLATION_LUT_1_5_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_5_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_5_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_5 0x358c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_5_OPG_INTERPOLATION_LUT_2_5_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_5_OPG_INTERPOLATION_LUT_2_5_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_5_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_5_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_6 0x3590  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_6_OPG_INTERPOLATION_LUT_0_6_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_6_OPG_INTERPOLATION_LUT_0_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_6_OPG_INTERPOLATION_LUT_1_6_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_6_OPG_INTERPOLATION_LUT_1_6_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_6_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_6_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_6 0x3594  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_6_OPG_INTERPOLATION_LUT_2_6_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_6_OPG_INTERPOLATION_LUT_2_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_6_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_6_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_7 0x3598  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_7_OPG_INTERPOLATION_LUT_0_7_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_7_OPG_INTERPOLATION_LUT_0_7_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_7_OPG_INTERPOLATION_LUT_1_7_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_7_OPG_INTERPOLATION_LUT_1_7_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_7_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_7_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_7 0x359c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_7_OPG_INTERPOLATION_LUT_2_7_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_7_OPG_INTERPOLATION_LUT_2_7_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_7_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_7_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_8 0x35a0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_8_OPG_INTERPOLATION_LUT_0_8_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_8_OPG_INTERPOLATION_LUT_0_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_8_OPG_INTERPOLATION_LUT_1_8_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_8_OPG_INTERPOLATION_LUT_1_8_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_8_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_8_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_8 0x35a4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_8_OPG_INTERPOLATION_LUT_2_8_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_8_OPG_INTERPOLATION_LUT_2_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_8_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_8_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_9 0x35a8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_9_OPG_INTERPOLATION_LUT_0_9_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_9_OPG_INTERPOLATION_LUT_0_9_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_9_OPG_INTERPOLATION_LUT_1_9_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_9_OPG_INTERPOLATION_LUT_1_9_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_9_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_9_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_9 0x35ac  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_9_OPG_INTERPOLATION_LUT_2_9_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_9_OPG_INTERPOLATION_LUT_2_9_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_9_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_9_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_10 0x35b0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_10_OPG_INTERPOLATION_LUT_0_10_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_10_OPG_INTERPOLATION_LUT_0_10_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_10_OPG_INTERPOLATION_LUT_1_10_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_10_OPG_INTERPOLATION_LUT_1_10_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_10_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_10_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_10 0x35b4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_10_OPG_INTERPOLATION_LUT_2_10_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_10_OPG_INTERPOLATION_LUT_2_10_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_10_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_10_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_11 0x35b8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_11_OPG_INTERPOLATION_LUT_0_11_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_11_OPG_INTERPOLATION_LUT_0_11_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_11_OPG_INTERPOLATION_LUT_1_11_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_11_OPG_INTERPOLATION_LUT_1_11_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_11_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_11_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_11 0x35bc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_11_OPG_INTERPOLATION_LUT_2_11_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_11_OPG_INTERPOLATION_LUT_2_11_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_11_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_11_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_12 0x35c0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_12_OPG_INTERPOLATION_LUT_0_12_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_12_OPG_INTERPOLATION_LUT_0_12_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_12_OPG_INTERPOLATION_LUT_1_12_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_12_OPG_INTERPOLATION_LUT_1_12_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_12_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_12_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_12 0x35c4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_12_OPG_INTERPOLATION_LUT_2_12_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_12_OPG_INTERPOLATION_LUT_2_12_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_12_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_12_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_13 0x35c8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_13_OPG_INTERPOLATION_LUT_0_13_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_13_OPG_INTERPOLATION_LUT_0_13_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_13_OPG_INTERPOLATION_LUT_1_13_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_13_OPG_INTERPOLATION_LUT_1_13_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_13_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_13_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_13 0x35cc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_13_OPG_INTERPOLATION_LUT_2_13_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_13_OPG_INTERPOLATION_LUT_2_13_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_13_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_13_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_14 0x35d0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_14_OPG_INTERPOLATION_LUT_0_14_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_14_OPG_INTERPOLATION_LUT_0_14_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_14_OPG_INTERPOLATION_LUT_1_14_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_14_OPG_INTERPOLATION_LUT_1_14_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_14_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_14_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_14 0x35d4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_14_OPG_INTERPOLATION_LUT_2_14_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_14_OPG_INTERPOLATION_LUT_2_14_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_14_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_14_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_15 0x35d8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_15_OPG_INTERPOLATION_LUT_0_15_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_15_OPG_INTERPOLATION_LUT_0_15_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_15_OPG_INTERPOLATION_LUT_1_15_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_15_OPG_INTERPOLATION_LUT_1_15_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_15_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_15_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_15 0x35dc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_15_OPG_INTERPOLATION_LUT_2_15_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_15_OPG_INTERPOLATION_LUT_2_15_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_15_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_15_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_GRID_WIDTH 0x3600  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_GRID_WIDTH_CTC_REFINEMENT_DC4_GRID_WIDTH_MASK 0xf
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_GRID_WIDTH_CTC_REFINEMENT_DC4_GRID_WIDTH_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_GRID_WIDTH_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_GRID_WIDTH_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_GRID_HEIGHT 0x3604  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_GRID_HEIGHT_CTC_REFINEMENT_DC4_GRID_HEIGHT_MASK 0xf
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_GRID_HEIGHT_CTC_REFINEMENT_DC4_GRID_HEIGHT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_GRID_HEIGHT_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_GRID_HEIGHT_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_GRID_WIDTH 0x3608  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_GRID_WIDTH_CTC_REFINEMENT_DC16_GRID_WIDTH_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_GRID_WIDTH_CTC_REFINEMENT_DC16_GRID_WIDTH_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_GRID_WIDTH_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_GRID_WIDTH_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_GRID_HEIGHT 0x360c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_GRID_HEIGHT_CTC_REFINEMENT_DC16_GRID_HEIGHT_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_GRID_HEIGHT_CTC_REFINEMENT_DC16_GRID_HEIGHT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_GRID_HEIGHT_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_GRID_HEIGHT_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_GRID_WIDTH 0x3610  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_GRID_WIDTH_CTC_REFINEMENT_DC64_GRID_WIDTH_MASK 0x3
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_GRID_WIDTH_CTC_REFINEMENT_DC64_GRID_WIDTH_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_GRID_WIDTH_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_GRID_WIDTH_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_GRID_HEIGHT 0x3614  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_GRID_HEIGHT_CTC_REFINEMENT_DC64_GRID_HEIGHT_MASK 0x3
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_GRID_HEIGHT_CTC_REFINEMENT_DC64_GRID_HEIGHT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_GRID_HEIGHT_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_GRID_HEIGHT_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_GRID_FRAC_BITS 0x3618  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_GRID_FRAC_BITS_CTC_REFINEMENT_DC4_GRID_FRAC_BITS_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_GRID_FRAC_BITS_CTC_REFINEMENT_DC4_GRID_FRAC_BITS_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_GRID_FRAC_BITS_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_GRID_FRAC_BITS_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_GRID_FRAC_BITS 0x361c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_GRID_FRAC_BITS_CTC_REFINEMENT_DC16_GRID_FRAC_BITS_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_GRID_FRAC_BITS_CTC_REFINEMENT_DC16_GRID_FRAC_BITS_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_GRID_FRAC_BITS_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_GRID_FRAC_BITS_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_GRID_FRAC_BITS 0x3620  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_GRID_FRAC_BITS_CTC_REFINEMENT_DC64_GRID_FRAC_BITS_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_GRID_FRAC_BITS_CTC_REFINEMENT_DC64_GRID_FRAC_BITS_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_GRID_FRAC_BITS_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_GRID_FRAC_BITS_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_0 0x3624  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_0_CTC_REFINEMENT_DC4_LOCATION_X_0_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_0_CTC_REFINEMENT_DC4_LOCATION_X_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_0_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_0_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_1 0x3628  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_1_CTC_REFINEMENT_DC4_LOCATION_X_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_1_CTC_REFINEMENT_DC4_LOCATION_X_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_1_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_1_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_2 0x362c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_2_CTC_REFINEMENT_DC4_LOCATION_X_2_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_2_CTC_REFINEMENT_DC4_LOCATION_X_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_2_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_2_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_3 0x3630  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_3_CTC_REFINEMENT_DC4_LOCATION_X_3_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_3_CTC_REFINEMENT_DC4_LOCATION_X_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_3_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_3_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_4 0x3634  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_4_CTC_REFINEMENT_DC4_LOCATION_X_4_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_4_CTC_REFINEMENT_DC4_LOCATION_X_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_4_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_4_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_5 0x3638  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_5_CTC_REFINEMENT_DC4_LOCATION_X_5_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_5_CTC_REFINEMENT_DC4_LOCATION_X_5_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_5_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_5_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_6 0x363c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_6_CTC_REFINEMENT_DC4_LOCATION_X_6_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_6_CTC_REFINEMENT_DC4_LOCATION_X_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_6_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_6_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_7 0x3640  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_7_CTC_REFINEMENT_DC4_LOCATION_X_7_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_7_CTC_REFINEMENT_DC4_LOCATION_X_7_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_7_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_7_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_8 0x3644  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_8_CTC_REFINEMENT_DC4_LOCATION_X_8_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_8_CTC_REFINEMENT_DC4_LOCATION_X_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_8_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_8_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_9 0x3648  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_9_CTC_REFINEMENT_DC4_LOCATION_X_9_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_9_CTC_REFINEMENT_DC4_LOCATION_X_9_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_9_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_9_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_0 0x364c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_0_CTC_REFINEMENT_DC4_LOCATION_Y_0_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_0_CTC_REFINEMENT_DC4_LOCATION_Y_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_0_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_0_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_1 0x3650  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_1_CTC_REFINEMENT_DC4_LOCATION_Y_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_1_CTC_REFINEMENT_DC4_LOCATION_Y_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_1_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_1_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_2 0x3654  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_2_CTC_REFINEMENT_DC4_LOCATION_Y_2_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_2_CTC_REFINEMENT_DC4_LOCATION_Y_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_2_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_2_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_3 0x3658  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_3_CTC_REFINEMENT_DC4_LOCATION_Y_3_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_3_CTC_REFINEMENT_DC4_LOCATION_Y_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_3_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_3_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_4 0x365c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_4_CTC_REFINEMENT_DC4_LOCATION_Y_4_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_4_CTC_REFINEMENT_DC4_LOCATION_Y_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_4_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_4_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_5 0x3660  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_5_CTC_REFINEMENT_DC4_LOCATION_Y_5_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_5_CTC_REFINEMENT_DC4_LOCATION_Y_5_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_5_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_5_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_6 0x3664  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_6_CTC_REFINEMENT_DC4_LOCATION_Y_6_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_6_CTC_REFINEMENT_DC4_LOCATION_Y_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_6_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_6_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_7 0x3668  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_7_CTC_REFINEMENT_DC4_LOCATION_Y_7_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_7_CTC_REFINEMENT_DC4_LOCATION_Y_7_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_7_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_7_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_0 0x366c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_0_CTC_REFINEMENT_DC16_LOCATION_X_0_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_0_CTC_REFINEMENT_DC16_LOCATION_X_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_0_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_0_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_1 0x3670  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_1_CTC_REFINEMENT_DC16_LOCATION_X_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_1_CTC_REFINEMENT_DC16_LOCATION_X_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_1_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_1_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_2 0x3674  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_2_CTC_REFINEMENT_DC16_LOCATION_X_2_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_2_CTC_REFINEMENT_DC16_LOCATION_X_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_2_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_2_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_3 0x3678  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_3_CTC_REFINEMENT_DC16_LOCATION_X_3_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_3_CTC_REFINEMENT_DC16_LOCATION_X_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_3_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_3_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_0 0x367c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_0_CTC_REFINEMENT_DC16_LOCATION_Y_0_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_0_CTC_REFINEMENT_DC16_LOCATION_Y_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_0_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_0_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_1 0x3680  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_1_CTC_REFINEMENT_DC16_LOCATION_Y_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_1_CTC_REFINEMENT_DC16_LOCATION_Y_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_1_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_1_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_2 0x3684  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_2_CTC_REFINEMENT_DC16_LOCATION_Y_2_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_2_CTC_REFINEMENT_DC16_LOCATION_Y_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_2_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_2_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_3 0x3688  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_3_CTC_REFINEMENT_DC16_LOCATION_Y_3_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_3_CTC_REFINEMENT_DC16_LOCATION_Y_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_3_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_3_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_X_0 0x368c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_X_0_CTC_REFINEMENT_DC64_LOCATION_X_0_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_X_0_CTC_REFINEMENT_DC64_LOCATION_X_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_X_0_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_X_0_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_X_1 0x3690  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_X_1_CTC_REFINEMENT_DC64_LOCATION_X_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_X_1_CTC_REFINEMENT_DC64_LOCATION_X_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_X_1_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_X_1_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_Y_0 0x3694  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_Y_0_CTC_REFINEMENT_DC64_LOCATION_Y_0_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_Y_0_CTC_REFINEMENT_DC64_LOCATION_Y_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_Y_0_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_Y_0_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_Y_1 0x3698  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_Y_1_CTC_REFINEMENT_DC64_LOCATION_Y_1_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_Y_1_CTC_REFINEMENT_DC64_LOCATION_Y_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_Y_1_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_Y_1_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_PREPROCESSING_MODE 0x369c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_PREPROCESSING_MODE_CTC_REFINEMENT_PREPROCESSING_MODE_MASK 0x3
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_PREPROCESSING_MODE_CTC_REFINEMENT_PREPROCESSING_MODE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_PREPROCESSING_MODE_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_PREPROCESSING_MODE_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0 0x37d0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_CNTR_START_CMD_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_CNTR_START_CMD_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_CNTR_STOP_CMD_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_CNTR_STOP_CMD_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_CONTINUOUS_MODE_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_CONTINUOUS_MODE_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_UNUSED0_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_EVENT_SEL_MASK 0x70
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_EVENT_SEL_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_UNUSED1_MASK 0x80
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_UNUSED1_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_CLIENT_SEL_MASK 0x1f00
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_CLIENT_SEL_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_UNUSED2_MASK 0xe000
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_UNUSED2_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_WINDOW_START_SEL_MASK 0xf0000
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_WINDOW_START_SEL_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_WINDOW_END_SEL_MASK 0xf00000
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_WINDOW_END_SEL_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_NUM_WINDOW_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0_NUM_WINDOW_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ICA_1_PERF_ALWAYS_COUNT_VAL 0x37d4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_ALWAYS_COUNT_VAL_VAL_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_ALWAYS_COUNT_VAL_VAL_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_1_PERF_BUSY_COUNT_VAL 0x37d8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_BUSY_COUNT_VAL_VAL_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_BUSY_COUNT_VAL_VAL_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_1_PERF_STALL_AXI_COUNT_VAL 0x37dc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_STALL_AXI_COUNT_VAL_VAL_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_STALL_AXI_COUNT_VAL_VAL_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_STATUS 0x37e0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_STATUS_PERF_ALWAYS_COUNT_DONE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_STATUS_PERF_ALWAYS_COUNT_DONE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_STATUS_UNUSED0_MASK 0xe
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_STATUS_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_STATUS_PERF_BUSY_COUNT_DONE_MASK 0x10
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_STATUS_PERF_BUSY_COUNT_DONE_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_STATUS_UNUSED1_MASK 0xe0
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_STATUS_UNUSED1_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_STATUS_PERF_STALL_AXI_COUNT_DONE_MASK 0x100
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_STATUS_PERF_STALL_AXI_COUNT_DONE_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_STATUS_UNUSED2_MASK 0xfffffe00
#define IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_STATUS_UNUSED2_SHIFT 0x9

#define regIPE_IPE_0_NPS_CLC_ICA_1_ICA_VENDOR_SPEC 0x37f0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_ICA_VENDOR_SPEC_ICA_4PPC_N_ORDER_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_ICA_VENDOR_SPEC_ICA_4PPC_N_ORDER_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_ICA_VENDOR_SPEC_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_1_ICA_VENDOR_SPEC_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ICA_1_NOP 0x37f4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_NOP_NOP_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ICA_1_NOP_NOP_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_NOP_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_NPS_CLC_ICA_1_NOP_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_NPS_CLC_ICA_1_TEST_BUS_CTRL 0x37f8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_NPS_CLC_ICA_1_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_TEST_BUS_CTRL_TEST_BUS_BUS_SEL_MASK 0x1f0
#define IPE_IPE_0_NPS_CLC_ICA_1_TEST_BUS_CTRL_TEST_BUS_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ICA_1_TEST_BUS_CTRL_TEST_BUS_MODULE_SEL_MASK 0x3e00
#define IPE_IPE_0_NPS_CLC_ICA_1_TEST_BUS_CTRL_TEST_BUS_MODULE_SEL_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ICA_1_TEST_BUS_CTRL_UNUSED1_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ICA_1_TEST_BUS_CTRL_UNUSED1_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ICA_1_SPARE 0x37fc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ICA_1_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ICA_1_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ICA_1_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ICA_1_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ANR_HW_VERSION 0x3800  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_ANR_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_NPS_CLC_ANR_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ANR_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ANR_HW_STATUS 0x3804  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_HW_STATUS_OVERWRITE_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ANR_HW_STATUS_OVERWRITE_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_HW_STATUS_UV_VIOLATION_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ANR_HW_STATUS_UV_VIOLATION_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_HW_STATUS_DC_VIOLATION_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ANR_HW_STATUS_DC_VIOLATION_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_HW_STATUS_UF_Y_VIOLATION_MASK 0x10
#define IPE_IPE_0_NPS_CLC_ANR_HW_STATUS_UF_Y_VIOLATION_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_HW_STATUS_UF_UV_VIOLATION_MASK 0x20
#define IPE_IPE_0_NPS_CLC_ANR_HW_STATUS_UF_UV_VIOLATION_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_HW_STATUS_UPSCL1_VIOLATION_MASK 0x40
#define IPE_IPE_0_NPS_CLC_ANR_HW_STATUS_UPSCL1_VIOLATION_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_HW_STATUS_UPSCL2_VIOLATION_MASK 0x80
#define IPE_IPE_0_NPS_CLC_ANR_HW_STATUS_UPSCL2_VIOLATION_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_ANR_HW_STATUS_STRIPE_VIOLATION_MASK 0x100
#define IPE_IPE_0_NPS_CLC_ANR_HW_STATUS_STRIPE_VIOLATION_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_HW_STATUS_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_NPS_CLC_ANR_HW_STATUS_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_NPS_CLC_ANR_MODULE_CFG 0x3860  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_MODULE_CFG_STRIPE_AUTO_CROP_DIS_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ANR_MODULE_CFG_STRIPE_AUTO_CROP_DIS_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_MODULE_CFG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_NPS_CLC_ANR_MODULE_CFG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND1_BYPASS 0x3870  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND1_BYPASS_DCBLEND1_BYPASS_MASK 0x3
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND1_BYPASS_DCBLEND1_BYPASS_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND1_BYPASS_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND1_BYPASS_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS 0x3880  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_RNF_BYPASS__LUMA_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_RNF_BYPASS__LUMA_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_RNF_BYPASS__CHROMA_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_RNF_BYPASS__CHROMA_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_SUB 0x3884  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_SUB_RNF_BYPASS_SUB__PEAK_LUMA_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_SUB_RNF_BYPASS_SUB__PEAK_LUMA_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_SUB_RNF_BYPASS_SUB__FIR_LUMA_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_SUB_RNF_BYPASS_SUB__FIR_LUMA_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_SUB_RNF_BYPASS_SUB__IND_RANK_LUMA_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_SUB_RNF_BYPASS_SUB__IND_RANK_LUMA_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_SUB_RNF_BYPASS_SUB__PEAK_CHROMA_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_SUB_RNF_BYPASS_SUB__PEAK_CHROMA_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_SUB_RNF_BYPASS_SUB__FIR_CHROMA_MASK 0x10
#define IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_SUB_RNF_BYPASS_SUB__FIR_CHROMA_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_SUB_RNF_BYPASS_SUB__IND_RANK_CHROMA_MASK 0x20
#define IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_SUB_RNF_BYPASS_SUB__IND_RANK_CHROMA_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_SUB_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_SUB_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_DEBUG 0x3888  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_DEBUG_RNF_DEBUG__OUTIND_LUMA_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_RNF_DEBUG_RNF_DEBUG__OUTIND_LUMA_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_DEBUG_RNF_DEBUG__OUTIND_CHROMA_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ANR_RNF_DEBUG_RNF_DEBUG__OUTIND_CHROMA_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_RNF_DEBUG_RNF_DEBUG__ININD_LUMA_MASK 0xc
#define IPE_IPE_0_NPS_CLC_ANR_RNF_DEBUG_RNF_DEBUG__ININD_LUMA_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_RNF_DEBUG_RNF_DEBUG__ININD_CHROMA_MASK 0x30
#define IPE_IPE_0_NPS_CLC_ANR_RNF_DEBUG_RNF_DEBUG__ININD_CHROMA_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_RNF_DEBUG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_DEBUG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_CFG 0x388c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_CFG_RNF_INDRANK_Y_CFG__LENGTH_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_CFG_RNF_INDRANK_Y_CFG__LENGTH_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_CFG_RNF_INDRANK_Y_CFG__WIDTH_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_CFG_RNF_INDRANK_Y_CFG__WIDTH_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_CFG_RNF_INDRANK_Y_CFG__PAR_THR_MASK 0x1c
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_CFG_RNF_INDRANK_Y_CFG__PAR_THR_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_CFG_RNF_INDRANK_Y_CFG__PRP_THR_MASK 0xe0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_CFG_RNF_INDRANK_Y_CFG__PRP_THR_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_CFG_RNF_INDRANK_Y_CFG__DG_PRP_HV_THR_MASK 0x700
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_CFG_RNF_INDRANK_Y_CFG__DG_PRP_HV_THR_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_CFG_RNF_INDRANK_Y_CFG__BYPASS_MASK 0x800
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_CFG_RNF_INDRANK_Y_CFG__BYPASS_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_CFG_RNF_INDRANK_Y_CFG__CENTER_PAR_THR_MASK 0x7000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_CFG_RNF_INDRANK_Y_CFG__CENTER_PAR_THR_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_CFG_UNUSED0_MASK 0xffff8000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_CFG_UNUSED0_SHIFT 0xf

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_HV 0x3890  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_HV_RNF_INDRANK_Y_HV__PAR_CNT0_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_HV_RNF_INDRANK_Y_HV__PAR_CNT0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_HV_RNF_INDRANK_Y_HV__PAR_CNT1_MASK 0x78
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_HV_RNF_INDRANK_Y_HV__PAR_CNT1_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_HV_RNF_INDRANK_Y_HV__PAR_CNT2_MASK 0xf80
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_HV_RNF_INDRANK_Y_HV__PAR_CNT2_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_HV_RNF_INDRANK_Y_HV__PRP_CNT0_MASK 0x1000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_HV_RNF_INDRANK_Y_HV__PRP_CNT0_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_HV_RNF_INDRANK_Y_HV__PRP_CNT1_MASK 0x6000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_HV_RNF_INDRANK_Y_HV__PRP_CNT1_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_HV_RNF_INDRANK_Y_HV__PRP_CNT2_MASK 0x38000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_HV_RNF_INDRANK_Y_HV__PRP_CNT2_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_HV_UNUSED0_MASK 0xfffc0000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_HV_UNUSED0_SHIFT 0x12

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_DG 0x3894  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_DG_RNF_INDRANK_Y_DG__PAR_CNT0_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_DG_RNF_INDRANK_Y_DG__PAR_CNT0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_DG_RNF_INDRANK_Y_DG__PAR_CNT1_MASK 0x78
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_DG_RNF_INDRANK_Y_DG__PAR_CNT1_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_DG_RNF_INDRANK_Y_DG__PAR_CNT2_MASK 0xf80
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_DG_RNF_INDRANK_Y_DG__PAR_CNT2_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_DG_RNF_INDRANK_Y_DG__PRP_CNT0_MASK 0x1000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_DG_RNF_INDRANK_Y_DG__PRP_CNT0_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_DG_RNF_INDRANK_Y_DG__PRP_CNT1_MASK 0x6000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_DG_RNF_INDRANK_Y_DG__PRP_CNT1_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_DG_RNF_INDRANK_Y_DG__PRP_CNT2_MASK 0x38000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_DG_RNF_INDRANK_Y_DG__PRP_CNT2_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_DG_UNUSED0_MASK 0xfffc0000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_DG_UNUSED0_SHIFT 0x12

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_CFG 0x3898  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_CFG_RNF_INDRANK_C_CFG__WIDTH_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_CFG_RNF_INDRANK_C_CFG__WIDTH_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_CFG_RNF_INDRANK_C_CFG__PAR_THR_MASK 0xe
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_CFG_RNF_INDRANK_C_CFG__PAR_THR_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_CFG_RNF_INDRANK_C_CFG__PRP_THR_MASK 0x70
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_CFG_RNF_INDRANK_C_CFG__PRP_THR_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_CFG_RNF_INDRANK_C_CFG__DG_PRP_HV_THR_MASK 0x380
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_CFG_RNF_INDRANK_C_CFG__DG_PRP_HV_THR_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_CFG_RNF_INDRANK_C_CFG__BYPASS_MASK 0x400
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_CFG_RNF_INDRANK_C_CFG__BYPASS_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_CFG_RNF_INDRANK_C_CFG__CENTER_PAR_THR_MASK 0x3800
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_CFG_RNF_INDRANK_C_CFG__CENTER_PAR_THR_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_CFG_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_CFG_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_HV 0x389c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_HV_RNF_INDRANK_C_HV__PAR_CNT0_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_HV_RNF_INDRANK_C_HV__PAR_CNT0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_HV_RNF_INDRANK_C_HV__PAR_CNT1_MASK 0x78
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_HV_RNF_INDRANK_C_HV__PAR_CNT1_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_HV_RNF_INDRANK_C_HV__PRP_CNT0_MASK 0x80
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_HV_RNF_INDRANK_C_HV__PRP_CNT0_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_HV_RNF_INDRANK_C_HV__PRP_CNT1_MASK 0x300
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_HV_RNF_INDRANK_C_HV__PRP_CNT1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_HV_UNUSED0_MASK 0xfffffc00
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_HV_UNUSED0_SHIFT 0xa

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_DG 0x38a0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_DG_RNF_INDRANK_C_DG__PAR_CNT0_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_DG_RNF_INDRANK_C_DG__PAR_CNT0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_DG_RNF_INDRANK_C_DG__PAR_CNT1_MASK 0x78
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_DG_RNF_INDRANK_C_DG__PAR_CNT1_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_DG_RNF_INDRANK_C_DG__PRP_CNT0_MASK 0x80
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_DG_RNF_INDRANK_C_DG__PRP_CNT0_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_DG_RNF_INDRANK_C_DG__PRP_CNT1_MASK 0x300
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_DG_RNF_INDRANK_C_DG__PRP_CNT1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_DG_UNUSED0_MASK 0xfffffc00
#define IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_DG_UNUSED0_SHIFT 0xa

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_Y 0x38a4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_Y_UNUSED0_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_Y_UNUSED0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_Y_RNF_PEAK_CFG_Y__PEAK_CORR_MODE_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_Y_RNF_PEAK_CFG_Y__PEAK_CORR_MODE_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_Y_RNF_PEAK_CFG_Y__PEAK_CORR_RANK_MASK 0x30
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_Y_RNF_PEAK_CFG_Y__PEAK_CORR_RANK_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_Y_RNF_PEAK_CFG_Y__PEAK_CENTER_W_MASK 0xc0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_Y_RNF_PEAK_CFG_Y__PEAK_CENTER_W_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_Y_UNUSED1_MASK 0xffffff00
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_Y_UNUSED1_SHIFT 0x8

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_C 0x38a8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_C_UNUSED0_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_C_UNUSED0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_C_RNF_PEAK_CFG_C__PEAK_CORR_MODE_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_C_RNF_PEAK_CFG_C__PEAK_CORR_MODE_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_C_RNF_PEAK_CFG_C__PEAK_CORR_RANK_MASK 0x30
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_C_RNF_PEAK_CFG_C__PEAK_CORR_RANK_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_C_RNF_PEAK_CFG_C__PEAK_CENTER_W_MASK 0xc0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_C_RNF_PEAK_CFG_C__PEAK_CENTER_W_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_C_UNUSED1_MASK 0xffffff00
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_C_UNUSED1_SHIFT 0x8

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS0_Y 0x38ac  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS0_Y_RNF_PEAK_IMGCONDS0_Y__LEVEL_THR_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS0_Y_RNF_PEAK_IMGCONDS0_Y__LEVEL_THR_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS0_Y_RNF_PEAK_IMGCONDS0_Y__DC_THR_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS0_Y_RNF_PEAK_IMGCONDS0_Y__DC_THR_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS0_Y_RNF_PEAK_IMGCONDS0_Y__DCLEVEL_THR_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS0_Y_RNF_PEAK_IMGCONDS0_Y__DCLEVEL_THR_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS0_Y_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS0_Y_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS1_Y 0x38b0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS1_Y_RNF_PEAK_IMGCONDS1_Y__MINVAL_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS1_Y_RNF_PEAK_IMGCONDS1_Y__MINVAL_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS1_Y_RNF_PEAK_IMGCONDS1_Y__OFFSET_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS1_Y_RNF_PEAK_IMGCONDS1_Y__OFFSET_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS1_Y_RNF_PEAK_IMGCONDS1_Y__SLOPE_MASK 0x3ff0000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS1_Y_RNF_PEAK_IMGCONDS1_Y__SLOPE_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS1_Y_UNUSED0_MASK 0xfc000000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS1_Y_UNUSED0_SHIFT 0x1a

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS0_C 0x38b4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS0_C_RNF_PEAK_IMGCONDS0_C__LEVEL_THR_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS0_C_RNF_PEAK_IMGCONDS0_C__LEVEL_THR_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS0_C_RNF_PEAK_IMGCONDS0_C__DC_THR_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS0_C_RNF_PEAK_IMGCONDS0_C__DC_THR_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS0_C_RNF_PEAK_IMGCONDS0_C__DCLEVEL_THR_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS0_C_RNF_PEAK_IMGCONDS0_C__DCLEVEL_THR_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS0_C_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS0_C_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS1_C 0x38b8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS1_C_RNF_PEAK_IMGCONDS1_C__MINVAL_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS1_C_RNF_PEAK_IMGCONDS1_C__MINVAL_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS1_C_RNF_PEAK_IMGCONDS1_C__OFFSET_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS1_C_RNF_PEAK_IMGCONDS1_C__OFFSET_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS1_C_RNF_PEAK_IMGCONDS1_C__SLOPE_MASK 0x3ff0000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS1_C_RNF_PEAK_IMGCONDS1_C__SLOPE_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS1_C_UNUSED0_MASK 0xfc000000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS1_C_UNUSED0_SHIFT 0x1a

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_Y 0x38bc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_Y_RNF_PEAK_DCCONDS0_Y__C1X1_DCTHR_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_Y_RNF_PEAK_DCCONDS0_Y__C1X1_DCTHR_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_Y_RNF_PEAK_DCCONDS0_Y__C1X1_DCCNT3_MASK 0x78
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_Y_RNF_PEAK_DCCONDS0_Y__C1X1_DCCNT3_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_Y_RNF_PEAK_DCCONDS0_Y__C1X1_DCCNT5_MASK 0xf80
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_Y_RNF_PEAK_DCCONDS0_Y__C1X1_DCCNT5_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_Y_RNF_PEAK_DCCONDS0_Y__C3X3_DCTHR_MASK 0x7000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_Y_RNF_PEAK_DCCONDS0_Y__C3X3_DCTHR_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_Y_RNF_PEAK_DCCONDS0_Y__C3X3_DCCNT3_MASK 0x78000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_Y_RNF_PEAK_DCCONDS0_Y__C3X3_DCCNT3_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_Y_RNF_PEAK_DCCONDS0_Y__C3X3_DCCNT5_MASK 0xf80000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_Y_RNF_PEAK_DCCONDS0_Y__C3X3_DCCNT5_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_Y_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_Y_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_Y 0x38c0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_Y_RNF_PEAK_DCCONDS1_Y__C5X5_DCTHR_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_Y_RNF_PEAK_DCCONDS1_Y__C5X5_DCTHR_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_Y_RNF_PEAK_DCCONDS1_Y__C5X5_DCCNT3_MASK 0x78
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_Y_RNF_PEAK_DCCONDS1_Y__C5X5_DCCNT3_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_Y_RNF_PEAK_DCCONDS1_Y__C5X5_DCCNT5_MASK 0xf80
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_Y_RNF_PEAK_DCCONDS1_Y__C5X5_DCCNT5_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_Y_RNF_PEAK_DCCONDS1_Y__C7X7_DCTHR_MASK 0x7000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_Y_RNF_PEAK_DCCONDS1_Y__C7X7_DCTHR_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_Y_RNF_PEAK_DCCONDS1_Y__C7X7_DCCNT3_MASK 0x78000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_Y_RNF_PEAK_DCCONDS1_Y__C7X7_DCCNT3_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_Y_RNF_PEAK_DCCONDS1_Y__C7X7_DCCNT5_MASK 0xf80000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_Y_RNF_PEAK_DCCONDS1_Y__C7X7_DCCNT5_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_Y_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_Y_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_C 0x38c4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_C_RNF_PEAK_DCCONDS0_C__C1X1_DCTHR_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_C_RNF_PEAK_DCCONDS0_C__C1X1_DCTHR_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_C_RNF_PEAK_DCCONDS0_C__C1X1_DCCNT3_MASK 0x78
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_C_RNF_PEAK_DCCONDS0_C__C1X1_DCCNT3_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_C_RNF_PEAK_DCCONDS0_C__C3X3_DCTHR_MASK 0x380
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_C_RNF_PEAK_DCCONDS0_C__C3X3_DCTHR_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_C_RNF_PEAK_DCCONDS0_C__C3X3_DCCNT3_MASK 0x3c00
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_C_RNF_PEAK_DCCONDS0_C__C3X3_DCCNT3_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_C_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_C_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_C 0x38c8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_C_RNF_PEAK_DCCONDS1_C__C5X5_DCTHR_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_C_RNF_PEAK_DCCONDS1_C__C5X5_DCTHR_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_C_RNF_PEAK_DCCONDS1_C__C5X5_DCCNT3_MASK 0x78
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_C_RNF_PEAK_DCCONDS1_C__C5X5_DCCNT3_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_C_RNF_PEAK_DCCONDS1_C__C7X7_DCTHR_MASK 0x380
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_C_RNF_PEAK_DCCONDS1_C__C7X7_DCTHR_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_C_RNF_PEAK_DCCONDS1_C__C7X7_DCCNT3_MASK 0x3c00
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_C_RNF_PEAK_DCCONDS1_C__C7X7_DCCNT3_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_C_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_C_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_LUMA_ISOTROPIC_THRS 0x38cc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_LUMA_ISOTROPIC_THRS_RNF_PEAK_LUMA_ISOTROPIC_THRS__YTHR_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_LUMA_ISOTROPIC_THRS_RNF_PEAK_LUMA_ISOTROPIC_THRS__YTHR_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_LUMA_ISOTROPIC_THRS_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_LUMA_ISOTROPIC_THRS_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CHROMA_ISOTROPIC_THRS 0x38d0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CHROMA_ISOTROPIC_THRS_RNF_PEAK_CHROMA_ISOTROPIC_THRS__UTHR_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CHROMA_ISOTROPIC_THRS_RNF_PEAK_CHROMA_ISOTROPIC_THRS__UTHR_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CHROMA_ISOTROPIC_THRS_RNF_PEAK_CHROMA_ISOTROPIC_THRS__VTHR_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CHROMA_ISOTROPIC_THRS_RNF_PEAK_CHROMA_ISOTROPIC_THRS__VTHR_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CHROMA_ISOTROPIC_THRS_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CHROMA_ISOTROPIC_THRS_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_Y 0x38d4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_Y_RNF_FIR_CFG_Y__FIR_DIR_ISOTROPIC_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_Y_RNF_FIR_CFG_Y__FIR_DIR_ISOTROPIC_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_Y_RNF_FIR_CFG_Y__FIR_3X3_WEIGHT_MASK 0x6
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_Y_RNF_FIR_CFG_Y__FIR_3X3_WEIGHT_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_Y_RNF_FIR_CFG_Y__FIR_5X5HV_WEIGHT_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_Y_RNF_FIR_CFG_Y__FIR_5X5HV_WEIGHT_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_Y_RNF_FIR_CFG_Y__FIR_TRANS_SIZE_MASK 0x30
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_Y_RNF_FIR_CFG_Y__FIR_TRANS_SIZE_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_Y_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_Y_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_C 0x38d8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_C_RNF_FIR_CFG_C__FIR_DIR_ISOTROPIC_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_C_RNF_FIR_CFG_C__FIR_DIR_ISOTROPIC_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_C_RNF_FIR_CFG_C__FIR_1X1_WEIGHT_MASK 0x6
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_C_RNF_FIR_CFG_C__FIR_1X1_WEIGHT_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_C_RNF_FIR_CFG_C__FIR_3X3_WEIGHT_MASK 0x18
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_C_RNF_FIR_CFG_C__FIR_3X3_WEIGHT_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_C_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_C_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y 0x38dc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y_RNF_FIR_DIRECTIONAL_THR_Y__PAR_CEN_THR_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y_RNF_FIR_DIRECTIONAL_THR_Y__PAR_CEN_THR_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y_RNF_FIR_DIRECTIONAL_THR_Y__PAR_LINE_THR_MASK 0x38
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y_RNF_FIR_DIRECTIONAL_THR_Y__PAR_LINE_THR_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y_RNF_FIR_DIRECTIONAL_THR_Y__PAR3_LINE_CNT_MASK 0xc0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y_RNF_FIR_DIRECTIONAL_THR_Y__PAR3_LINE_CNT_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y_RNF_FIR_DIRECTIONAL_THR_Y__PAR5_LINE_CNT_MASK 0x700
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y_RNF_FIR_DIRECTIONAL_THR_Y__PAR5_LINE_CNT_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y_RNF_FIR_DIRECTIONAL_THR_Y__PRP_CEN_THR_MASK 0x3800
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y_RNF_FIR_DIRECTIONAL_THR_Y__PRP_CEN_THR_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y_RNF_FIR_DIRECTIONAL_THR_Y__PRP_LINE_THR_MASK 0x1c000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y_RNF_FIR_DIRECTIONAL_THR_Y__PRP_LINE_THR_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y_RNF_FIR_DIRECTIONAL_THR_Y__PRP3_LINE_CNT_MASK 0x60000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y_RNF_FIR_DIRECTIONAL_THR_Y__PRP3_LINE_CNT_SHIFT 0x11
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y_RNF_FIR_DIRECTIONAL_THR_Y__PRP5_LINE_CNT_MASK 0x380000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y_RNF_FIR_DIRECTIONAL_THR_Y__PRP5_LINE_CNT_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y_RNF_FIR_DIRECTIONAL_THR_Y__DG_CEN_THR_MASK 0x1c00000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y_RNF_FIR_DIRECTIONAL_THR_Y__DG_CEN_THR_SHIFT 0x16
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y_UNUSED0_MASK 0xfe000000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y_UNUSED0_SHIFT 0x19

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_C 0x38e0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_C_RNF_FIR_DIRECTIONAL_THR_C__PAR_CEN_THR_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_C_RNF_FIR_DIRECTIONAL_THR_C__PAR_CEN_THR_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_C_RNF_FIR_DIRECTIONAL_THR_C__PAR_LINE_THR_MASK 0x38
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_C_RNF_FIR_DIRECTIONAL_THR_C__PAR_LINE_THR_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_C_RNF_FIR_DIRECTIONAL_THR_C__PAR3_LINE_CNT_MASK 0xc0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_C_RNF_FIR_DIRECTIONAL_THR_C__PAR3_LINE_CNT_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_C_RNF_FIR_DIRECTIONAL_THR_C__PRP_CEN_THR_MASK 0x700
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_C_RNF_FIR_DIRECTIONAL_THR_C__PRP_CEN_THR_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_C_RNF_FIR_DIRECTIONAL_THR_C__PRP_LINE_THR_MASK 0x3800
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_C_RNF_FIR_DIRECTIONAL_THR_C__PRP_LINE_THR_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_C_RNF_FIR_DIRECTIONAL_THR_C__PRP3_LINE_CNT_MASK 0xc000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_C_RNF_FIR_DIRECTIONAL_THR_C__PRP3_LINE_CNT_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_C_UNUSED0_MASK 0x10000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_C_UNUSED0_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_C_RNF_FIR_DIRECTIONAL_THR_C__DG_CEN_THR_MASK 0xe0000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_C_RNF_FIR_DIRECTIONAL_THR_C__DG_CEN_THR_SHIFT 0x11
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_C_UNUSED1_MASK 0xfff00000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_C_UNUSED1_SHIFT 0x14

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_0 0x38e4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_0_RNF_FIR_TRANS_Y_CNT_0__C1_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_0_RNF_FIR_TRANS_Y_CNT_0__C1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_0_RNF_FIR_TRANS_Y_CNT_0__P1_THR_MASK 0xe0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_0_RNF_FIR_TRANS_Y_CNT_0__P1_THR_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_0_RNF_FIR_TRANS_Y_CNT_0__P1_CNT_MASK 0x1f00
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_0_RNF_FIR_TRANS_Y_CNT_0__P1_CNT_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_0_RNF_FIR_TRANS_Y_CNT_0__C3_MASK 0x3e000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_0_RNF_FIR_TRANS_Y_CNT_0__C3_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_0_RNF_FIR_TRANS_Y_CNT_0__M3_MASK 0x7c0000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_0_RNF_FIR_TRANS_Y_CNT_0__M3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_0_RNF_FIR_TRANS_Y_CNT_0__P3_THR_MASK 0x3800000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_0_RNF_FIR_TRANS_Y_CNT_0__P3_THR_SHIFT 0x17
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_0_RNF_FIR_TRANS_Y_CNT_0__P3_CNT_MASK 0x7c000000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_0_RNF_FIR_TRANS_Y_CNT_0__P3_CNT_SHIFT 0x1a
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_0_UNUSED0_MASK 0x80000000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_0_UNUSED0_SHIFT 0x1f

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_1 0x38e8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_1_RNF_FIR_TRANS_Y_CNT_1__C5_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_1_RNF_FIR_TRANS_Y_CNT_1__C5_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_1_RNF_FIR_TRANS_Y_CNT_1__M5_MASK 0x3e0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_1_RNF_FIR_TRANS_Y_CNT_1__M5_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_1_RNF_FIR_TRANS_Y_CNT_1__P5_THR_MASK 0x1c00
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_1_RNF_FIR_TRANS_Y_CNT_1__P5_THR_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_1_RNF_FIR_TRANS_Y_CNT_1__P5_CNT_MASK 0x3e000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_1_RNF_FIR_TRANS_Y_CNT_1__P5_CNT_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_1_UNUSED0_MASK 0xfffc0000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_1_UNUSED0_SHIFT 0x12

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_2 0x38ec  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_2_RNF_FIR_TRANS_Y_CNT_2__C7_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_2_RNF_FIR_TRANS_Y_CNT_2__C7_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_2_RNF_FIR_TRANS_Y_CNT_2__M7_MASK 0x3e0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_2_RNF_FIR_TRANS_Y_CNT_2__M7_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_2_RNF_FIR_TRANS_Y_CNT_2__P7_THR_MASK 0x1c00
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_2_RNF_FIR_TRANS_Y_CNT_2__P7_THR_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_2_RNF_FIR_TRANS_Y_CNT_2__P7_CNT_MASK 0x3e000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_2_RNF_FIR_TRANS_Y_CNT_2__P7_CNT_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_2_RNF_FIR_TRANS_Y_CNT_2__P9_CNT_MASK 0x7c0000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_2_RNF_FIR_TRANS_Y_CNT_2__P9_CNT_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_2_RNF_FIR_TRANS_Y_CNT_2__P3X3_THR_MASK 0x3800000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_2_RNF_FIR_TRANS_Y_CNT_2__P3X3_THR_SHIFT 0x17
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_2_RNF_FIR_TRANS_Y_CNT_2__P3X3_CNT_MASK 0x7c000000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_2_RNF_FIR_TRANS_Y_CNT_2__P3X3_CNT_SHIFT 0x1a
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_2_UNUSED0_MASK 0x80000000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_2_UNUSED0_SHIFT 0x1f

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_0 0x38f0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_0_RNF_FIR_TRANS_C_CNT_0__C1_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_0_RNF_FIR_TRANS_C_CNT_0__C1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_0_RNF_FIR_TRANS_C_CNT_0__P1_THR_MASK 0xe0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_0_RNF_FIR_TRANS_C_CNT_0__P1_THR_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_0_RNF_FIR_TRANS_C_CNT_0__P1_CNT_MASK 0x1f00
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_0_RNF_FIR_TRANS_C_CNT_0__P1_CNT_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_0_RNF_FIR_TRANS_C_CNT_0__C3_MASK 0x3e000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_0_RNF_FIR_TRANS_C_CNT_0__C3_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_0_RNF_FIR_TRANS_C_CNT_0__M3_MASK 0x7c0000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_0_RNF_FIR_TRANS_C_CNT_0__M3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_0_RNF_FIR_TRANS_C_CNT_0__P3_THR_MASK 0x3800000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_0_RNF_FIR_TRANS_C_CNT_0__P3_THR_SHIFT 0x17
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_0_RNF_FIR_TRANS_C_CNT_0__P3_CNT_MASK 0x7c000000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_0_RNF_FIR_TRANS_C_CNT_0__P3_CNT_SHIFT 0x1a
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_0_UNUSED0_MASK 0x80000000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_0_UNUSED0_SHIFT 0x1f

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_1 0x38f4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_1_RNF_FIR_TRANS_C_CNT_1__C5_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_1_RNF_FIR_TRANS_C_CNT_1__C5_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_1_RNF_FIR_TRANS_C_CNT_1__M5_MASK 0x3e0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_1_RNF_FIR_TRANS_C_CNT_1__M5_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_1_RNF_FIR_TRANS_C_CNT_1__P5_THR_MASK 0x1c00
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_1_RNF_FIR_TRANS_C_CNT_1__P5_THR_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_1_RNF_FIR_TRANS_C_CNT_1__P5_CNT_MASK 0x3e000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_1_RNF_FIR_TRANS_C_CNT_1__P5_CNT_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_1_UNUSED0_MASK 0xfffc0000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_1_UNUSED0_SHIFT 0x12

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_2 0x38f8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_2_RNF_FIR_TRANS_C_CNT_2__C7_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_2_RNF_FIR_TRANS_C_CNT_2__C7_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_2_RNF_FIR_TRANS_C_CNT_2__M7_MASK 0x3e0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_2_RNF_FIR_TRANS_C_CNT_2__M7_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_2_RNF_FIR_TRANS_C_CNT_2__P7_THR_MASK 0x1c00
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_2_RNF_FIR_TRANS_C_CNT_2__P7_THR_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_2_RNF_FIR_TRANS_C_CNT_2__P7_CNT_MASK 0x3e000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_2_RNF_FIR_TRANS_C_CNT_2__P7_CNT_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_2_RNF_FIR_TRANS_C_CNT_2__P9_CNT_MASK 0x7c0000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_2_RNF_FIR_TRANS_C_CNT_2__P9_CNT_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_2_RNF_FIR_TRANS_C_CNT_2__P3X3_THR_MASK 0x3800000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_2_RNF_FIR_TRANS_C_CNT_2__P3X3_THR_SHIFT 0x17
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_2_RNF_FIR_TRANS_C_CNT_2__P3X3_CNT_MASK 0x7c000000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_2_RNF_FIR_TRANS_C_CNT_2__P3X3_CNT_SHIFT 0x1a
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_2_UNUSED0_MASK 0x80000000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_2_UNUSED0_SHIFT 0x1f

#define regIPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_3 0x38fc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_3_RNF_FIR_TRANS_C_CNT_3__C9_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_3_RNF_FIR_TRANS_C_CNT_3__C9_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_3_RNF_FIR_TRANS_C_CNT_3__M9_MASK 0x3e0
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_3_RNF_FIR_TRANS_C_CNT_3__M9_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_3_RNF_FIR_TRANS_C_CNT_3__P9_THR_MASK 0x1c00
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_3_RNF_FIR_TRANS_C_CNT_3__P9_THR_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_3_RNF_FIR_TRANS_C_CNT_3__P11_CNT_MASK 0x3e000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_3_RNF_FIR_TRANS_C_CNT_3__P11_CNT_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_3_UNUSED0_MASK 0xfffc0000
#define IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_3_UNUSED0_SHIFT 0x12

#define regIPE_IPE_0_NPS_CLC_ANR_DCUS_BYPASS 0x3900  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_BYPASS_DCUS_BYPASS_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_BYPASS_DCUS_BYPASS_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_BYPASS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_BYPASS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ANR_DCUS_IN_CROP 0x3904  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_IN_CROP_DCUS_IN_CROP_X_START_MASK 0xf
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_IN_CROP_DCUS_IN_CROP_X_START_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_IN_CROP_DCUS_IN_CROP_X_END_MASK 0xff0
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_IN_CROP_DCUS_IN_CROP_X_END_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_IN_CROP_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_IN_CROP_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_NPS_CLC_ANR_DCUS_OUT_CROP_X 0x3908  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_OUT_CROP_X_DCUS_OUT_CROP_X_START_MASK 0xf
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_OUT_CROP_X_DCUS_OUT_CROP_X_START_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_OUT_CROP_X_DCUS_OUT_CROP_X_END_MASK 0x3ff0
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_OUT_CROP_X_DCUS_OUT_CROP_X_END_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_OUT_CROP_X_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_OUT_CROP_X_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ANR_DCUS_OUT_CROP_Y 0x390c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_OUT_CROP_Y_DCUS_OUT_CROP_Y_START_MASK 0xf
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_OUT_CROP_Y_DCUS_OUT_CROP_Y_START_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_OUT_CROP_Y_DCUS_OUT_CROP_Y_END_MASK 0x3fff0
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_OUT_CROP_Y_DCUS_OUT_CROP_Y_END_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_OUT_CROP_Y_UNUSED0_MASK 0xfffc0000
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_OUT_CROP_Y_UNUSED0_SHIFT 0x12

#define regIPE_IPE_0_NPS_CLC_ANR_DCUS_DITHERING 0x3910  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_DITHERING_DCUS_DITHERING_Y_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_DITHERING_DCUS_DITHERING_Y_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_DITHERING_DCUS_DITHERING_C_EN_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_DITHERING_DCUS_DITHERING_C_EN_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_DITHERING_DCUS_DITHERING_SEED_MASK 0xfffffffc
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_DITHERING_DCUS_DITHERING_SEED_SHIFT 0x2

#define regIPE_IPE_0_NPS_CLC_ANR_DCUS_IN_CROP_Y 0x3914  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_IN_CROP_Y_SIM_DCUS_IN_CROP_Y_END_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_IN_CROP_Y_SIM_DCUS_IN_CROP_Y_END_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_IN_CROP_Y_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_NPS_CLC_ANR_DCUS_IN_CROP_Y_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_BYPASS 0x3940  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_BYPASS_CYLPF_FILTER2_BYPASS_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_BYPASS_CYLPF_FILTER2_BYPASS_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_BYPASS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_BYPASS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_DEBUG 0x3944  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_DEBUG_CYLPF_FILTER2_DEBUG_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_DEBUG_CYLPF_FILTER2_DEBUG_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_DEBUG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_DEBUG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_BYPASS_SUB 0x3948  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_BYPASS_SUB_CYLPF_FILTER2_BYPASS_SUB__IND_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_BYPASS_SUB_CYLPF_FILTER2_BYPASS_SUB__IND_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_BYPASS_SUB_CYLPF_FILTER2_BYPASS_SUB__CHROMAIND_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_BYPASS_SUB_CYLPF_FILTER2_BYPASS_SUB__CHROMAIND_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_BYPASS_SUB_CYLPF_FILTER2_BYPASS_SUB__GREYIND_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_BYPASS_SUB_CYLPF_FILTER2_BYPASS_SUB__GREYIND_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_BYPASS_SUB_CYLPF_FILTER2_BYPASS_SUB__CHROMABILAT_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_BYPASS_SUB_CYLPF_FILTER2_BYPASS_SUB__CHROMABILAT_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_BYPASS_SUB_CYLPF_FILTER2_BYPASS_SUB__CHROMAMEDIAN_MASK 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_BYPASS_SUB_CYLPF_FILTER2_BYPASS_SUB__CHROMAMEDIAN_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_BYPASS_SUB_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_BYPASS_SUB_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMAFILTERING 0x394c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMAFILTERING_CYLPF_FILTER2_CHROMAFILTERING__MINIMALSIZE_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMAFILTERING_CYLPF_FILTER2_CHROMAFILTERING__MINIMALSIZE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMAFILTERING_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMAFILTERING_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMAIND_THR9 0x3950  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMAIND_THR9_CYLPF_FILTER2_CHROMAIND_THR9_MASK 0xf
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMAIND_THR9_CYLPF_FILTER2_CHROMAIND_THR9_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMAIND_THR9_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMAIND_THR9_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMAIND_THR11 0x3954  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMAIND_THR11_CYLPF_FILTER2_CHROMAIND_THR11_MASK 0xf
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMAIND_THR11_CYLPF_FILTER2_CHROMAIND_THR11_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMAIND_THR11_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMAIND_THR11_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_GREYIND_THR9 0x3958  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_GREYIND_THR9_CYLPF_FILTER2_GREYIND_THR9_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_GREYIND_THR9_CYLPF_FILTER2_GREYIND_THR9_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_GREYIND_THR9_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_GREYIND_THR9_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_GREYIND_THR11 0x395c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_GREYIND_THR11_CYLPF_FILTER2_GREYIND_THR11_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_GREYIND_THR11_CYLPF_FILTER2_GREYIND_THR11_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_GREYIND_THR11_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_GREYIND_THR11_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMA 0x3960  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMA_CYLPF_FILTER2_CHROMA__FILTERSIZE_MASK 0x3
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMA_CYLPF_FILTER2_CHROMA__FILTERSIZE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMA_CYLPF_FILTER2_CHROMA__ASYM_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMA_CYLPF_FILTER2_CHROMA__ASYM_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMA_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMA_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THR 0x3964  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THR_CYLPF_FILTER2_MEDIAN_CNT1THR__T3X3INNER_MASK 0x3
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THR_CYLPF_FILTER2_MEDIAN_CNT1THR__T3X3INNER_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THR_CYLPF_FILTER2_MEDIAN_CNT1THR__T3X3_MASK 0x3c
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THR_CYLPF_FILTER2_MEDIAN_CNT1THR__T3X3_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THR_CYLPF_FILTER2_MEDIAN_CNT1THR__T3X3CORNERS_MASK 0x1c0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THR_CYLPF_FILTER2_MEDIAN_CNT1THR__T3X3CORNERS_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THR_CYLPF_FILTER2_MEDIAN_CNT1THR__T5X5_MASK 0x3e00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THR_CYLPF_FILTER2_MEDIAN_CNT1THR__T5X5_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THR_CYLPF_FILTER2_MEDIAN_CNT1THR__T5X5SIDES_MASK 0x1c000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THR_CYLPF_FILTER2_MEDIAN_CNT1THR__T5X5SIDES_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THR_CYLPF_FILTER2_MEDIAN_CNT1THR__T5X5CORNERS_MASK 0xe0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THR_CYLPF_FILTER2_MEDIAN_CNT1THR__T5X5CORNERS_SHIFT 0x11
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THR_UNUSED0_MASK 0xfff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THR_UNUSED0_SHIFT 0x14

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRHV 0x3968  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRHV_CYLPF_FILTER2_MEDIAN_CNT1THRHV__T1X1_MASK 0x3
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRHV_CYLPF_FILTER2_MEDIAN_CNT1THRHV__T1X1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRHV_CYLPF_FILTER2_MEDIAN_CNT1THRHV__T3X1_MASK 0x1c
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRHV_CYLPF_FILTER2_MEDIAN_CNT1THRHV__T3X1_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRHV_CYLPF_FILTER2_MEDIAN_CNT1THRHV__T5X1_MASK 0xe0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRHV_CYLPF_FILTER2_MEDIAN_CNT1THRHV__T5X1_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRHV_CYLPF_FILTER2_MEDIAN_CNT1THRHV__T3X3_MASK 0xf00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRHV_CYLPF_FILTER2_MEDIAN_CNT1THRHV__T3X3_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRHV_CYLPF_FILTER2_MEDIAN_CNT1THRHV__T5X3_MASK 0x1f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRHV_CYLPF_FILTER2_MEDIAN_CNT1THRHV__T5X3_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRHV_CYLPF_FILTER2_MEDIAN_CNT1THRHV__T5X5_MASK 0x3e0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRHV_CYLPF_FILTER2_MEDIAN_CNT1THRHV__T5X5_SHIFT 0x11
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRHV_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRHV_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRDG12 0x396c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRDG12_CYLPF_FILTER2_MEDIAN_CNT1THRDG12__T1X1_MASK 0x3
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRDG12_CYLPF_FILTER2_MEDIAN_CNT1THRDG12__T1X1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRDG12_CYLPF_FILTER2_MEDIAN_CNT1THRDG12__T3X1_MASK 0x1c
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRDG12_CYLPF_FILTER2_MEDIAN_CNT1THRDG12__T3X1_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRDG12_CYLPF_FILTER2_MEDIAN_CNT1THRDG12__T5X1_MASK 0xe0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRDG12_CYLPF_FILTER2_MEDIAN_CNT1THRDG12__T5X1_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRDG12_CYLPF_FILTER2_MEDIAN_CNT1THRDG12__T3X3_MASK 0xf00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRDG12_CYLPF_FILTER2_MEDIAN_CNT1THRDG12__T3X3_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRDG12_CYLPF_FILTER2_MEDIAN_CNT1THRDG12__T5X3_MASK 0x1f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRDG12_CYLPF_FILTER2_MEDIAN_CNT1THRDG12__T5X3_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRDG12_CYLPF_FILTER2_MEDIAN_CNT1THRDG12__T5X5_MASK 0x3e0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRDG12_CYLPF_FILTER2_MEDIAN_CNT1THRDG12__T5X5_SHIFT 0x11
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRDG12_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRDG12_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_BYPASS_LUMA 0x3970  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_BYPASS_LUMA_DCBLEND2_BYPASS_LUMA_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_BYPASS_LUMA_DCBLEND2_BYPASS_LUMA_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_BYPASS_LUMA_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_BYPASS_LUMA_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_BYPASS_CHROMA 0x3974  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_BYPASS_CHROMA_DCBLEND2_BYPASS_CHROMA_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_BYPASS_CHROMA_DCBLEND2_BYPASS_CHROMA_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_BYPASS_CHROMA_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_BYPASS_CHROMA_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_Y_DEBUG 0x3978  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_Y_DEBUG_DCBLEND2_Y_DEBUG_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_Y_DEBUG_DCBLEND2_Y_DEBUG_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_Y_DEBUG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_Y_DEBUG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_C_DEBUG 0x397c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_C_DEBUG_DCBLEND2_C_DEBUG_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_C_DEBUG_DCBLEND2_C_DEBUG_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_C_DEBUG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_C_DEBUG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_LUMA_CFG 0x3980  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_LUMA_CFG_DCBLEND2_LUMA_CFG__EDGEMAPMODE_MASK 0x3
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_LUMA_CFG_DCBLEND2_LUMA_CFG__EDGEMAPMODE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_LUMA_CFG_DCBLEND2_LUMA_CFG__YDC_HP_MODE_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_LUMA_CFG_DCBLEND2_LUMA_CFG__YDC_HP_MODE_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_LUMA_CFG_DCBLEND2_LUMA_CFG__YIN_HP_MODE_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_LUMA_CFG_DCBLEND2_LUMA_CFG__YIN_HP_MODE_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_LUMA_CFG_DCBLEND2_LUMA_CFG__LUMADCNF_BYPASS_MASK 0x10
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_LUMA_CFG_DCBLEND2_LUMA_CFG__LUMADCNF_BYPASS_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_LUMA_CFG_DCBLEND2_LUMA_CFG__YINBLENDINTER_BYPASS_MASK 0x20
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_LUMA_CFG_DCBLEND2_LUMA_CFG__YINBLENDINTER_BYPASS_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_LUMA_CFG_DCBLEND2_LUMA_CFG__YDCBLENDINTER_BYPASS_MASK 0x40
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_LUMA_CFG_DCBLEND2_LUMA_CFG__YDCBLENDINTER_BYPASS_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_LUMA_CFG_UNUSED0_MASK 0xffffff80
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_LUMA_CFG_UNUSED0_SHIFT 0x7

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CHROMA_CFG 0x3984  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CHROMA_CFG_DCBLEND2_CHROMA_CFG__CBLEND_GREYMODE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CHROMA_CFG_DCBLEND2_CHROMA_CFG__CBLEND_GREYMODE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CHROMA_CFG_DCBLEND2_CHROMA_CFG__CBLEND_SIZECOND_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CHROMA_CFG_DCBLEND2_CHROMA_CFG__CBLEND_SIZECOND_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CHROMA_CFG_DCBLEND2_CHROMA_CFG__CBLEND_CHROMACOND_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CHROMA_CFG_DCBLEND2_CHROMA_CFG__CBLEND_CHROMACOND_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CHROMA_CFG_DCBLEND2_CHROMA_CFG__CDCIND_CFG_MASK 0x18
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CHROMA_CFG_DCBLEND2_CHROMA_CFG__CDCIND_CFG_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CHROMA_CFG_DCBLEND2_CHROMA_CFG__CDCIND_SIZETHR_MASK 0xe0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CHROMA_CFG_DCBLEND2_CHROMA_CFG__CDCIND_SIZETHR_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CHROMA_CFG_DCBLEND2_CHROMA_CFG__EDGEMAPMODE_MASK 0x300
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CHROMA_CFG_DCBLEND2_CHROMA_CFG__EDGEMAPMODE_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CHROMA_CFG_DCBLEND2_CHROMA_CFG__CDC_HP_MODE_MASK 0x400
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CHROMA_CFG_DCBLEND2_CHROMA_CFG__CDC_HP_MODE_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CHROMA_CFG_DCBLEND2_CHROMA_CFG__CDCBLENDINTER_BYPASS_MASK 0x800
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CHROMA_CFG_DCBLEND2_CHROMA_CFG__CDCBLENDINTER_BYPASS_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CHROMA_CFG_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CHROMA_CFG_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_1X1 0x3988  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_1X1_DCBLEND2_YBLEND_1X1__LNR0_CNR0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_1X1_DCBLEND2_YBLEND_1X1__LNR0_CNR0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_1X1_DCBLEND2_YBLEND_1X1__LNR1_CNR0_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_1X1_DCBLEND2_YBLEND_1X1__LNR1_CNR0_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_1X1_DCBLEND2_YBLEND_1X1__LNR0_CNR1_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_1X1_DCBLEND2_YBLEND_1X1__LNR0_CNR1_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_1X1_DCBLEND2_YBLEND_1X1__LNR1_CNR1_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_1X1_DCBLEND2_YBLEND_1X1__LNR1_CNR1_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_3X3 0x398c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_3X3_DCBLEND2_YBLEND_3X3__LNR0_CNR0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_3X3_DCBLEND2_YBLEND_3X3__LNR0_CNR0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_3X3_DCBLEND2_YBLEND_3X3__LNR1_CNR0_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_3X3_DCBLEND2_YBLEND_3X3__LNR1_CNR0_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_3X3_DCBLEND2_YBLEND_3X3__LNR0_CNR1_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_3X3_DCBLEND2_YBLEND_3X3__LNR0_CNR1_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_3X3_DCBLEND2_YBLEND_3X3__LNR1_CNR1_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_3X3_DCBLEND2_YBLEND_3X3__LNR1_CNR1_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_5X5 0x3990  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_5X5_DCBLEND2_YBLEND_5X5__LNR0_CNR0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_5X5_DCBLEND2_YBLEND_5X5__LNR0_CNR0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_5X5_DCBLEND2_YBLEND_5X5__LNR1_CNR0_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_5X5_DCBLEND2_YBLEND_5X5__LNR1_CNR0_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_5X5_DCBLEND2_YBLEND_5X5__LNR0_CNR1_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_5X5_DCBLEND2_YBLEND_5X5__LNR0_CNR1_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_5X5_DCBLEND2_YBLEND_5X5__LNR1_CNR1_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_5X5_DCBLEND2_YBLEND_5X5__LNR1_CNR1_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_7X7 0x3994  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_7X7_DCBLEND2_YBLEND_7X7__LNR0_CNR0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_7X7_DCBLEND2_YBLEND_7X7__LNR0_CNR0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_7X7_DCBLEND2_YBLEND_7X7__LNR1_CNR0_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_7X7_DCBLEND2_YBLEND_7X7__LNR1_CNR0_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_7X7_DCBLEND2_YBLEND_7X7__LNR0_CNR1_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_7X7_DCBLEND2_YBLEND_7X7__LNR0_CNR1_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_7X7_DCBLEND2_YBLEND_7X7__LNR1_CNR1_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_7X7_DCBLEND2_YBLEND_7X7__LNR1_CNR1_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_9X9 0x3998  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_9X9_DCBLEND2_YBLEND_9X9__LNR0_CNR0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_9X9_DCBLEND2_YBLEND_9X9__LNR0_CNR0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_9X9_DCBLEND2_YBLEND_9X9__LNR1_CNR0_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_9X9_DCBLEND2_YBLEND_9X9__LNR1_CNR0_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_9X9_DCBLEND2_YBLEND_9X9__LNR0_CNR1_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_9X9_DCBLEND2_YBLEND_9X9__LNR0_CNR1_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_9X9_DCBLEND2_YBLEND_9X9__LNR1_CNR1_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_9X9_DCBLEND2_YBLEND_9X9__LNR1_CNR1_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_1X1_ALT 0x399c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_1X1_ALT_DCBLEND2_YBLEND_1X1_ALT__LNR0_CNR0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_1X1_ALT_DCBLEND2_YBLEND_1X1_ALT__LNR0_CNR0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_1X1_ALT_DCBLEND2_YBLEND_1X1_ALT__LNR1_CNR0_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_1X1_ALT_DCBLEND2_YBLEND_1X1_ALT__LNR1_CNR0_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_1X1_ALT_DCBLEND2_YBLEND_1X1_ALT__LNR0_CNR1_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_1X1_ALT_DCBLEND2_YBLEND_1X1_ALT__LNR0_CNR1_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_1X1_ALT_DCBLEND2_YBLEND_1X1_ALT__LNR1_CNR1_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_1X1_ALT_DCBLEND2_YBLEND_1X1_ALT__LNR1_CNR1_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_3X3_ALT 0x39a0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_3X3_ALT_DCBLEND2_YBLEND_3X3_ALT__LNR0_CNR0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_3X3_ALT_DCBLEND2_YBLEND_3X3_ALT__LNR0_CNR0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_3X3_ALT_DCBLEND2_YBLEND_3X3_ALT__LNR1_CNR0_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_3X3_ALT_DCBLEND2_YBLEND_3X3_ALT__LNR1_CNR0_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_3X3_ALT_DCBLEND2_YBLEND_3X3_ALT__LNR0_CNR1_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_3X3_ALT_DCBLEND2_YBLEND_3X3_ALT__LNR0_CNR1_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_3X3_ALT_DCBLEND2_YBLEND_3X3_ALT__LNR1_CNR1_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_3X3_ALT_DCBLEND2_YBLEND_3X3_ALT__LNR1_CNR1_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_5X5_ALT 0x39a4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_5X5_ALT_DCBLEND2_YBLEND_5X5_ALT__LNR0_CNR0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_5X5_ALT_DCBLEND2_YBLEND_5X5_ALT__LNR0_CNR0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_5X5_ALT_DCBLEND2_YBLEND_5X5_ALT__LNR1_CNR0_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_5X5_ALT_DCBLEND2_YBLEND_5X5_ALT__LNR1_CNR0_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_5X5_ALT_DCBLEND2_YBLEND_5X5_ALT__LNR0_CNR1_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_5X5_ALT_DCBLEND2_YBLEND_5X5_ALT__LNR0_CNR1_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_5X5_ALT_DCBLEND2_YBLEND_5X5_ALT__LNR1_CNR1_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_5X5_ALT_DCBLEND2_YBLEND_5X5_ALT__LNR1_CNR1_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_7X7_ALT 0x39a8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_7X7_ALT_DCBLEND2_YBLEND_7X7_ALT__LNR0_CNR0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_7X7_ALT_DCBLEND2_YBLEND_7X7_ALT__LNR0_CNR0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_7X7_ALT_DCBLEND2_YBLEND_7X7_ALT__LNR1_CNR0_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_7X7_ALT_DCBLEND2_YBLEND_7X7_ALT__LNR1_CNR0_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_7X7_ALT_DCBLEND2_YBLEND_7X7_ALT__LNR0_CNR1_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_7X7_ALT_DCBLEND2_YBLEND_7X7_ALT__LNR0_CNR1_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_7X7_ALT_DCBLEND2_YBLEND_7X7_ALT__LNR1_CNR1_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_7X7_ALT_DCBLEND2_YBLEND_7X7_ALT__LNR1_CNR1_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_9X9_ALT 0x39ac  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_9X9_ALT_DCBLEND2_YBLEND_9X9_ALT__LNR0_CNR0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_9X9_ALT_DCBLEND2_YBLEND_9X9_ALT__LNR0_CNR0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_9X9_ALT_DCBLEND2_YBLEND_9X9_ALT__LNR1_CNR0_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_9X9_ALT_DCBLEND2_YBLEND_9X9_ALT__LNR1_CNR0_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_9X9_ALT_DCBLEND2_YBLEND_9X9_ALT__LNR0_CNR1_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_9X9_ALT_DCBLEND2_YBLEND_9X9_ALT__LNR0_CNR1_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_9X9_ALT_DCBLEND2_YBLEND_9X9_ALT__LNR1_CNR1_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_9X9_ALT_DCBLEND2_YBLEND_9X9_ALT__LNR1_CNR1_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_1X1 0x39b0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_1X1_DCBLEND2_CBLEND_1X1__LNR_CNR0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_1X1_DCBLEND2_CBLEND_1X1__LNR_CNR0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_1X1_DCBLEND2_CBLEND_1X1__LNR_CNR1_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_1X1_DCBLEND2_CBLEND_1X1__LNR_CNR1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_1X1_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_1X1_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_3X3 0x39b4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_3X3_DCBLEND2_CBLEND_3X3__LNR_CNR0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_3X3_DCBLEND2_CBLEND_3X3__LNR_CNR0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_3X3_DCBLEND2_CBLEND_3X3__LNR_CNR1_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_3X3_DCBLEND2_CBLEND_3X3__LNR_CNR1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_3X3_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_3X3_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_5X5 0x39b8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_5X5_DCBLEND2_CBLEND_5X5__LNR_CNR0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_5X5_DCBLEND2_CBLEND_5X5__LNR_CNR0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_5X5_DCBLEND2_CBLEND_5X5__LNR_CNR1_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_5X5_DCBLEND2_CBLEND_5X5__LNR_CNR1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_5X5_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_5X5_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_7X7 0x39bc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_7X7_DCBLEND2_CBLEND_7X7__LNR_CNR0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_7X7_DCBLEND2_CBLEND_7X7__LNR_CNR0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_7X7_DCBLEND2_CBLEND_7X7__LNR_CNR1_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_7X7_DCBLEND2_CBLEND_7X7__LNR_CNR1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_7X7_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_7X7_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_9X9 0x39c0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_9X9_DCBLEND2_CBLEND_9X9__LNR_CNR0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_9X9_DCBLEND2_CBLEND_9X9__LNR_CNR0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_9X9_DCBLEND2_CBLEND_9X9__LNR_CNR1_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_9X9_DCBLEND2_CBLEND_9X9__LNR_CNR1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_9X9_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_9X9_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_11X11 0x39c4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_11X11_DCBLEND2_CBLEND_11X11__LNR_CNR0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_11X11_DCBLEND2_CBLEND_11X11__LNR_CNR0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_11X11_DCBLEND2_CBLEND_11X11__LNR_CNR1_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_11X11_DCBLEND2_CBLEND_11X11__LNR_CNR1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_11X11_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_11X11_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS 0x39d0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_CYLPF_BYPASS_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_CYLPF_BYPASS_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB 0x39d4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_UNUSED0_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_UNUSED0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__YLPF_FILTERING_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__YLPF_FILTERING_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__CLPF_FILTERING_MASK 0x1c
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__CLPF_FILTERING_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__PRECALCTHRUV_MASK 0x20
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__PRECALCTHRUV_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__PRECALCYDER_MASK 0x40
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__PRECALCYDER_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__PRECALCUVDER_MASK 0x80
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__PRECALCUVDER_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__LENSGAIN_MASK 0x100
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__LENSGAIN_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__PRECALCCHR_MASK 0x200
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__PRECALCCHR_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__YLPF_DECISIONS_MASK 0x400
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__YLPF_DECISIONS_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__CLPF_DECISIONS_MASK 0x800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__CLPF_DECISIONS_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__IND_BUFFER_MASK 0x1000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__IND_BUFFER_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__PRECALCTHRYDEP_MASK 0x2000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__PRECALCTHRYDEP_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__YLPF_UVCOMP_MASK 0x4000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__YLPF_UVCOMP_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__CLPF_UVCOMP_MASK 0x8000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__CLPF_UVCOMP_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__YLPF_DCINDTHRMOD_MASK 0x10000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__YLPF_DCINDTHRMOD_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__CLPF_DCINDTHRMOD_MASK 0x20000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__CLPF_DCINDTHRMOD_SHIFT 0x11
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__YLPF_DER2DCINDTHRMOD_MASK 0x40000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__YLPF_DER2DCINDTHRMOD_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__TCF_TRANSDETECTION_MASK 0x80000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_CYLPF_BYPASS_SUB__TCF_TRANSDETECTION_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_UNUSED1_MASK 0xfff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB_UNUSED1_SHIFT 0x14

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_DEBUG 0x39d8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_DEBUG_CYLPF_DEBUG__OUTPUT_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_DEBUG_CYLPF_DEBUG__OUTPUT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_DEBUG_CYLPF_DEBUG__INPUT_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_DEBUG_CYLPF_DEBUG__INPUT_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_DEBUG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_DEBUG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFG 0x39dc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFG_CYLPF_CFG__CHROMAAVGRADIUS_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFG_CYLPF_CFG__CHROMAAVGRADIUS_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFG_CYLPF_CFG__THRAVGSUPPORT_MASK 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFG_CYLPF_CFG__THRAVGSUPPORT_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFG_UNUSED0_MASK 0x3ff8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFG_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFG_CYLPF_CFG__YMAXDERMODE_MASK 0x4000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFG_CYLPF_CFG__YMAXDERMODE_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFG_CYLPF_CFG__SLIM3X3DERIVATIVES_MASK 0x8000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFG_CYLPF_CFG__SLIM3X3DERIVATIVES_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFG_UNUSED1_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFG_UNUSED1_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_CFG 0x39e0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_CFG_CYLPF_TCF_CFG__SETALLTRANSITIONS_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_CFG_CYLPF_TCF_CFG__SETALLTRANSITIONS_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_CFG_CYLPF_TCF_CFG__THRAVGSUPPORT_MASK 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_CFG_CYLPF_TCF_CFG__THRAVGSUPPORT_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_CFG_CYLPF_TCF_CFG__CHECKSIGNMODE_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_CFG_CYLPF_TCF_CFG__CHECKSIGNMODE_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_CFG_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_CFG_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_RADIUS_THR 0x39e4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_RADIUS_THR_CYLPF_TCF_RADIUS_THR__SUMHORVER_MASK 0xf
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_RADIUS_THR_CYLPF_TCF_RADIUS_THR__SUMHORVER_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_RADIUS_THR_CYLPF_TCF_RADIUS_THR__SUMDG1DG2_MASK 0x70
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_RADIUS_THR_CYLPF_TCF_RADIUS_THR__SUMDG1DG2_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_RADIUS_THR_UNUSED0_MASK 0x80
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_RADIUS_THR_UNUSED0_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_RADIUS_THR_CYLPF_TCF_RADIUS_THR__MINHORVER_MASK 0x700
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_RADIUS_THR_CYLPF_TCF_RADIUS_THR__MINHORVER_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_RADIUS_THR_UNUSED1_MASK 0x800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_RADIUS_THR_UNUSED1_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_RADIUS_THR_CYLPF_TCF_RADIUS_THR__MINDG1DG2_MASK 0x3000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_RADIUS_THR_CYLPF_TCF_RADIUS_THR__MINDG1DG2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_RADIUS_THR_UNUSED2_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_RADIUS_THR_UNUSED2_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_0 0x39e8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_0_CYLPF_TCF_TRANSITION_THR_LOW_LUT_0_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_0_CYLPF_TCF_TRANSITION_THR_LOW_LUT_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_0_CYLPF_TCF_TRANSITION_THR_LOW_LUT_1_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_0_CYLPF_TCF_TRANSITION_THR_LOW_LUT_1_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_0_CYLPF_TCF_TRANSITION_THR_LOW_LUT_2_MASK 0x3ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_0_CYLPF_TCF_TRANSITION_THR_LOW_LUT_2_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_0_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_0_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_1 0x39ec  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_1_CYLPF_TCF_TRANSITION_THR_LOW_LUT_3_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_1_CYLPF_TCF_TRANSITION_THR_LOW_LUT_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_1_CYLPF_TCF_TRANSITION_THR_LOW_LUT_4_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_1_CYLPF_TCF_TRANSITION_THR_LOW_LUT_4_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_1_CYLPF_TCF_TRANSITION_THR_LOW_LUT_5_MASK 0x3ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_1_CYLPF_TCF_TRANSITION_THR_LOW_LUT_5_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_1_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_1_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_2 0x39f0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_2_CYLPF_TCF_TRANSITION_THR_LOW_LUT_6_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_2_CYLPF_TCF_TRANSITION_THR_LOW_LUT_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_2_CYLPF_TCF_TRANSITION_THR_LOW_LUT_7_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_2_CYLPF_TCF_TRANSITION_THR_LOW_LUT_7_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_2_CYLPF_TCF_TRANSITION_THR_LOW_LUT_8_MASK 0x3ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_2_CYLPF_TCF_TRANSITION_THR_LOW_LUT_8_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_2_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_2_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_0 0x39f4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_0_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_0_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_0_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_0_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_1_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_0_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_1_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_0_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_2_MASK 0x3ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_0_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_2_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_0_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_0_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_1 0x39f8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_1_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_3_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_1_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_1_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_4_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_1_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_4_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_1_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_5_MASK 0x3ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_1_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_5_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_1_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_1_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_2 0x39fc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_2_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_6_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_2_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_2_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_7_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_2_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_7_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_2_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_8_MASK 0x3ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_2_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_8_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_2_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_2_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LIMITS 0x3a00  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LIMITS_CYLPF_TCF_TRANSITION_THR_LOW_LIMITS__TOPLIM_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LIMITS_CYLPF_TCF_TRANSITION_THR_LOW_LIMITS__TOPLIM_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LIMITS_UNUSED0_MASK 0xc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LIMITS_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LIMITS_CYLPF_TCF_TRANSITION_THR_LOW_LIMITS__BOTLIM_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LIMITS_CYLPF_TCF_TRANSITION_THR_LOW_LIMITS__BOTLIM_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LIMITS_UNUSED1_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LIMITS_UNUSED1_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LIMITS 0x3a04  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LIMITS_CYLPF_TCF_TRANSITION_THR_HIGH_LIMITS__TOPLIM_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LIMITS_CYLPF_TCF_TRANSITION_THR_HIGH_LIMITS__TOPLIM_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LIMITS_UNUSED0_MASK 0xc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LIMITS_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LIMITS_CYLPF_TCF_TRANSITION_THR_HIGH_LIMITS__BOTLIM_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LIMITS_CYLPF_TCF_TRANSITION_THR_HIGH_LIMITS__BOTLIM_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LIMITS_UNUSED1_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LIMITS_UNUSED1_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YSTART 0x3a08  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YSTART_CYLPF_LG_YSTART_MASK 0xffffff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YSTART_CYLPF_LG_YSTART_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YSTART_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YSTART_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YEXTSTART 0x3a0c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YEXTSTART_CYLPF_LG_YEXTSTART_MASK 0xffffff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YEXTSTART_CYLPF_LG_YEXTSTART_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YEXTSTART_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YEXTSTART_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_XSTART 0x3a10  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_XSTART_CYLPF_LG_XSTART_MASK 0xffffff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_XSTART_CYLPF_LG_XSTART_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_XSTART_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_XSTART_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_XRELINC 0x3a14  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_XRELINC_CYLPF_LG_XRELINC_MASK 0x1ffff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_XRELINC_CYLPF_LG_XRELINC_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_XRELINC_UNUSED0_MASK 0xfffe0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_XRELINC_UNUSED0_SHIFT 0x11

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YRELINC 0x3a18  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YRELINC_CYLPF_LG_YRELINC_MASK 0x1ffff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YRELINC_CYLPF_LG_YRELINC_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YRELINC_UNUSED0_MASK 0xfffe0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YRELINC_UNUSED0_SHIFT 0x11

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YEXTRELINC 0x3a1c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YEXTRELINC_CYLPF_LG_YEXTRELINC_MASK 0x1ffff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YEXTRELINC_CYLPF_LG_YEXTRELINC_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YEXTRELINC_UNUSED0_MASK 0xfffe0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YEXTRELINC_UNUSED0_SHIFT 0x11

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_RADIUS_RNG 0x3a20  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_RADIUS_RNG_CYLPF_LG_RADIUS_RNG_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_RADIUS_RNG_CYLPF_LG_RADIUS_RNG_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_RADIUS_RNG_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_RADIUS_RNG_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_RADIAL_SHAPE 0x3a24  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_RADIAL_SHAPE_CYLPF_LG_RADIAL_SHAPE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_RADIAL_SHAPE_CYLPF_LG_RADIAL_SHAPE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_RADIAL_SHAPE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_RADIAL_SHAPE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_0 0x3a28  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_0_CYLPF_LG_YFILTER_LUT_THR_Y_0_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_0_CYLPF_LG_YFILTER_LUT_THR_Y_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_0_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_0_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_0_CYLPF_LG_YFILTER_LUT_THR_Y_1_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_0_CYLPF_LG_YFILTER_LUT_THR_Y_1_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_0_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_0_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_1 0x3a2c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_1_CYLPF_LG_YFILTER_LUT_THR_Y_2_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_1_CYLPF_LG_YFILTER_LUT_THR_Y_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_1_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_1_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_1_CYLPF_LG_YFILTER_LUT_THR_Y_3_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_1_CYLPF_LG_YFILTER_LUT_THR_Y_3_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_1_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_1_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_2 0x3a30  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_2_CYLPF_LG_YFILTER_LUT_THR_Y_4_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_2_CYLPF_LG_YFILTER_LUT_THR_Y_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_2_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_2_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_2_CYLPF_LG_YFILTER_LUT_THR_Y_5_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_2_CYLPF_LG_YFILTER_LUT_THR_Y_5_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_2_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_2_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_3 0x3a34  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_3_CYLPF_LG_YFILTER_LUT_THR_Y_6_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_3_CYLPF_LG_YFILTER_LUT_THR_Y_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_3_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_3_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_3_CYLPF_LG_YFILTER_LUT_THR_Y_7_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_3_CYLPF_LG_YFILTER_LUT_THR_Y_7_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_3_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_3_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_4 0x3a38  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_4_CYLPF_LG_YFILTER_LUT_THR_Y_8_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_4_CYLPF_LG_YFILTER_LUT_THR_Y_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_4_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_4_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_4_CYLPF_LG_YFILTER_LUT_THR_Y_9_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_4_CYLPF_LG_YFILTER_LUT_THR_Y_9_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_4_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_4_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_5 0x3a3c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_5_CYLPF_LG_YFILTER_LUT_THR_Y_10_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_5_CYLPF_LG_YFILTER_LUT_THR_Y_10_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_5_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_5_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_5_CYLPF_LG_YFILTER_LUT_THR_Y_11_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_5_CYLPF_LG_YFILTER_LUT_THR_Y_11_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_5_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_5_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_6 0x3a40  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_6_CYLPF_LG_YFILTER_LUT_THR_Y_12_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_6_CYLPF_LG_YFILTER_LUT_THR_Y_12_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_6_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_6_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_6_CYLPF_LG_YFILTER_LUT_THR_Y_13_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_6_CYLPF_LG_YFILTER_LUT_THR_Y_13_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_6_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_6_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_7 0x3a44  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_7_CYLPF_LG_YFILTER_LUT_THR_Y_14_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_7_CYLPF_LG_YFILTER_LUT_THR_Y_14_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_7_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_7_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_7_CYLPF_LG_YFILTER_LUT_THR_Y_15_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_7_CYLPF_LG_YFILTER_LUT_THR_Y_15_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_7_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_7_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_8 0x3a48  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_8_CYLPF_LG_YFILTER_LUT_THR_Y_16_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_8_CYLPF_LG_YFILTER_LUT_THR_Y_16_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_8_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_8_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_0 0x3a4c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_0_CYLPF_LG_YFILTER_LUT_THR_C_0_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_0_CYLPF_LG_YFILTER_LUT_THR_C_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_0_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_0_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_0_CYLPF_LG_YFILTER_LUT_THR_C_1_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_0_CYLPF_LG_YFILTER_LUT_THR_C_1_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_0_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_0_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_1 0x3a50  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_1_CYLPF_LG_YFILTER_LUT_THR_C_2_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_1_CYLPF_LG_YFILTER_LUT_THR_C_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_1_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_1_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_1_CYLPF_LG_YFILTER_LUT_THR_C_3_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_1_CYLPF_LG_YFILTER_LUT_THR_C_3_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_1_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_1_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_2 0x3a54  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_2_CYLPF_LG_YFILTER_LUT_THR_C_4_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_2_CYLPF_LG_YFILTER_LUT_THR_C_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_2_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_2_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_2_CYLPF_LG_YFILTER_LUT_THR_C_5_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_2_CYLPF_LG_YFILTER_LUT_THR_C_5_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_2_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_2_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_3 0x3a58  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_3_CYLPF_LG_YFILTER_LUT_THR_C_6_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_3_CYLPF_LG_YFILTER_LUT_THR_C_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_3_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_3_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_3_CYLPF_LG_YFILTER_LUT_THR_C_7_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_3_CYLPF_LG_YFILTER_LUT_THR_C_7_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_3_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_3_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_4 0x3a5c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_4_CYLPF_LG_YFILTER_LUT_THR_C_8_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_4_CYLPF_LG_YFILTER_LUT_THR_C_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_4_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_4_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_4_CYLPF_LG_YFILTER_LUT_THR_C_9_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_4_CYLPF_LG_YFILTER_LUT_THR_C_9_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_4_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_4_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_5 0x3a60  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_5_CYLPF_LG_YFILTER_LUT_THR_C_10_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_5_CYLPF_LG_YFILTER_LUT_THR_C_10_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_5_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_5_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_5_CYLPF_LG_YFILTER_LUT_THR_C_11_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_5_CYLPF_LG_YFILTER_LUT_THR_C_11_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_5_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_5_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_6 0x3a64  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_6_CYLPF_LG_YFILTER_LUT_THR_C_12_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_6_CYLPF_LG_YFILTER_LUT_THR_C_12_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_6_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_6_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_6_CYLPF_LG_YFILTER_LUT_THR_C_13_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_6_CYLPF_LG_YFILTER_LUT_THR_C_13_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_6_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_6_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_7 0x3a68  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_7_CYLPF_LG_YFILTER_LUT_THR_C_14_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_7_CYLPF_LG_YFILTER_LUT_THR_C_14_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_7_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_7_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_7_CYLPF_LG_YFILTER_LUT_THR_C_15_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_7_CYLPF_LG_YFILTER_LUT_THR_C_15_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_7_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_7_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_8 0x3a6c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_8_CYLPF_LG_YFILTER_LUT_THR_C_16_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_8_CYLPF_LG_YFILTER_LUT_THR_C_16_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_8_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_8_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_0 0x3a70  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_0_CYLPF_LG_CFILTER_LUT_THR_Y_0_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_0_CYLPF_LG_CFILTER_LUT_THR_Y_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_0_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_0_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_0_CYLPF_LG_CFILTER_LUT_THR_Y_1_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_0_CYLPF_LG_CFILTER_LUT_THR_Y_1_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_0_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_0_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_1 0x3a74  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_1_CYLPF_LG_CFILTER_LUT_THR_Y_2_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_1_CYLPF_LG_CFILTER_LUT_THR_Y_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_1_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_1_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_1_CYLPF_LG_CFILTER_LUT_THR_Y_3_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_1_CYLPF_LG_CFILTER_LUT_THR_Y_3_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_1_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_1_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_2 0x3a78  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_2_CYLPF_LG_CFILTER_LUT_THR_Y_4_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_2_CYLPF_LG_CFILTER_LUT_THR_Y_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_2_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_2_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_2_CYLPF_LG_CFILTER_LUT_THR_Y_5_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_2_CYLPF_LG_CFILTER_LUT_THR_Y_5_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_2_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_2_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_3 0x3a7c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_3_CYLPF_LG_CFILTER_LUT_THR_Y_6_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_3_CYLPF_LG_CFILTER_LUT_THR_Y_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_3_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_3_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_3_CYLPF_LG_CFILTER_LUT_THR_Y_7_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_3_CYLPF_LG_CFILTER_LUT_THR_Y_7_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_3_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_3_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_4 0x3a80  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_4_CYLPF_LG_CFILTER_LUT_THR_Y_8_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_4_CYLPF_LG_CFILTER_LUT_THR_Y_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_4_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_4_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_4_CYLPF_LG_CFILTER_LUT_THR_Y_9_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_4_CYLPF_LG_CFILTER_LUT_THR_Y_9_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_4_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_4_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_5 0x3a84  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_5_CYLPF_LG_CFILTER_LUT_THR_Y_10_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_5_CYLPF_LG_CFILTER_LUT_THR_Y_10_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_5_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_5_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_5_CYLPF_LG_CFILTER_LUT_THR_Y_11_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_5_CYLPF_LG_CFILTER_LUT_THR_Y_11_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_5_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_5_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_6 0x3a88  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_6_CYLPF_LG_CFILTER_LUT_THR_Y_12_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_6_CYLPF_LG_CFILTER_LUT_THR_Y_12_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_6_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_6_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_6_CYLPF_LG_CFILTER_LUT_THR_Y_13_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_6_CYLPF_LG_CFILTER_LUT_THR_Y_13_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_6_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_6_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_7 0x3a8c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_7_CYLPF_LG_CFILTER_LUT_THR_Y_14_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_7_CYLPF_LG_CFILTER_LUT_THR_Y_14_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_7_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_7_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_7_CYLPF_LG_CFILTER_LUT_THR_Y_15_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_7_CYLPF_LG_CFILTER_LUT_THR_Y_15_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_7_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_7_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_8 0x3a90  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_8_CYLPF_LG_CFILTER_LUT_THR_Y_16_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_8_CYLPF_LG_CFILTER_LUT_THR_Y_16_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_8_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_8_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_0 0x3a94  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_0_CYLPF_LG_CFILTER_LUT_THR_C_0_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_0_CYLPF_LG_CFILTER_LUT_THR_C_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_0_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_0_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_0_CYLPF_LG_CFILTER_LUT_THR_C_1_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_0_CYLPF_LG_CFILTER_LUT_THR_C_1_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_0_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_0_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_1 0x3a98  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_1_CYLPF_LG_CFILTER_LUT_THR_C_2_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_1_CYLPF_LG_CFILTER_LUT_THR_C_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_1_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_1_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_1_CYLPF_LG_CFILTER_LUT_THR_C_3_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_1_CYLPF_LG_CFILTER_LUT_THR_C_3_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_1_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_1_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_2 0x3a9c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_2_CYLPF_LG_CFILTER_LUT_THR_C_4_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_2_CYLPF_LG_CFILTER_LUT_THR_C_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_2_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_2_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_2_CYLPF_LG_CFILTER_LUT_THR_C_5_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_2_CYLPF_LG_CFILTER_LUT_THR_C_5_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_2_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_2_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_3 0x3aa0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_3_CYLPF_LG_CFILTER_LUT_THR_C_6_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_3_CYLPF_LG_CFILTER_LUT_THR_C_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_3_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_3_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_3_CYLPF_LG_CFILTER_LUT_THR_C_7_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_3_CYLPF_LG_CFILTER_LUT_THR_C_7_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_3_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_3_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_4 0x3aa4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_4_CYLPF_LG_CFILTER_LUT_THR_C_8_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_4_CYLPF_LG_CFILTER_LUT_THR_C_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_4_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_4_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_4_CYLPF_LG_CFILTER_LUT_THR_C_9_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_4_CYLPF_LG_CFILTER_LUT_THR_C_9_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_4_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_4_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_5 0x3aa8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_5_CYLPF_LG_CFILTER_LUT_THR_C_10_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_5_CYLPF_LG_CFILTER_LUT_THR_C_10_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_5_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_5_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_5_CYLPF_LG_CFILTER_LUT_THR_C_11_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_5_CYLPF_LG_CFILTER_LUT_THR_C_11_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_5_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_5_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_6 0x3aac  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_6_CYLPF_LG_CFILTER_LUT_THR_C_12_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_6_CYLPF_LG_CFILTER_LUT_THR_C_12_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_6_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_6_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_6_CYLPF_LG_CFILTER_LUT_THR_C_13_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_6_CYLPF_LG_CFILTER_LUT_THR_C_13_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_6_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_6_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_7 0x3ab0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_7_CYLPF_LG_CFILTER_LUT_THR_C_14_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_7_CYLPF_LG_CFILTER_LUT_THR_C_14_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_7_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_7_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_7_CYLPF_LG_CFILTER_LUT_THR_C_15_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_7_CYLPF_LG_CFILTER_LUT_THR_C_15_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_7_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_7_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_8 0x3ab4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_8_CYLPF_LG_CFILTER_LUT_THR_C_16_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_8_CYLPF_LG_CFILTER_LUT_THR_C_16_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_8_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_8_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_0 0x3ab8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_0_CYLPF_LG_LUT_BLEND_0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_0_CYLPF_LG_LUT_BLEND_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_0_CYLPF_LG_LUT_BLEND_1_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_0_CYLPF_LG_LUT_BLEND_1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_0_CYLPF_LG_LUT_BLEND_2_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_0_CYLPF_LG_LUT_BLEND_2_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_0_CYLPF_LG_LUT_BLEND_3_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_0_CYLPF_LG_LUT_BLEND_3_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_1 0x3abc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_1_CYLPF_LG_LUT_BLEND_4_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_1_CYLPF_LG_LUT_BLEND_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_1_CYLPF_LG_LUT_BLEND_5_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_1_CYLPF_LG_LUT_BLEND_5_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_1_CYLPF_LG_LUT_BLEND_6_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_1_CYLPF_LG_LUT_BLEND_6_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_1_CYLPF_LG_LUT_BLEND_7_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_1_CYLPF_LG_LUT_BLEND_7_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_2 0x3ac0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_2_CYLPF_LG_LUT_BLEND_8_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_2_CYLPF_LG_LUT_BLEND_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_2_CYLPF_LG_LUT_BLEND_9_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_2_CYLPF_LG_LUT_BLEND_9_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_2_CYLPF_LG_LUT_BLEND_10_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_2_CYLPF_LG_LUT_BLEND_10_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_2_CYLPF_LG_LUT_BLEND_11_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_2_CYLPF_LG_LUT_BLEND_11_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_3 0x3ac4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_3_CYLPF_LG_LUT_BLEND_12_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_3_CYLPF_LG_LUT_BLEND_12_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_3_CYLPF_LG_LUT_BLEND_13_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_3_CYLPF_LG_LUT_BLEND_13_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_3_CYLPF_LG_LUT_BLEND_14_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_3_CYLPF_LG_LUT_BLEND_14_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_3_CYLPF_LG_LUT_BLEND_15_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_3_CYLPF_LG_LUT_BLEND_15_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_4 0x3ac8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_4_CYLPF_LG_LUT_BLEND_16_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_4_CYLPF_LG_LUT_BLEND_16_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_4_CYLPF_LG_LUT_BLEND_17_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_4_CYLPF_LG_LUT_BLEND_17_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_4_CYLPF_LG_LUT_BLEND_18_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_4_CYLPF_LG_LUT_BLEND_18_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_4_CYLPF_LG_LUT_BLEND_19_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_4_CYLPF_LG_LUT_BLEND_19_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_5 0x3acc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_5_CYLPF_LG_LUT_BLEND_20_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_5_CYLPF_LG_LUT_BLEND_20_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_5_CYLPF_LG_LUT_BLEND_21_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_5_CYLPF_LG_LUT_BLEND_21_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_5_CYLPF_LG_LUT_BLEND_22_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_5_CYLPF_LG_LUT_BLEND_22_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_5_CYLPF_LG_LUT_BLEND_23_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_5_CYLPF_LG_LUT_BLEND_23_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_6 0x3ad0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_6_CYLPF_LG_LUT_BLEND_24_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_6_CYLPF_LG_LUT_BLEND_24_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_6_CYLPF_LG_LUT_BLEND_25_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_6_CYLPF_LG_LUT_BLEND_25_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_6_CYLPF_LG_LUT_BLEND_26_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_6_CYLPF_LG_LUT_BLEND_26_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_6_CYLPF_LG_LUT_BLEND_27_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_6_CYLPF_LG_LUT_BLEND_27_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_7 0x3ad4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_7_CYLPF_LG_LUT_BLEND_28_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_7_CYLPF_LG_LUT_BLEND_28_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_7_CYLPF_LG_LUT_BLEND_29_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_7_CYLPF_LG_LUT_BLEND_29_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_7_CYLPF_LG_LUT_BLEND_30_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_7_CYLPF_LG_LUT_BLEND_30_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_7_CYLPF_LG_LUT_BLEND_31_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_7_CYLPF_LG_LUT_BLEND_31_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_8 0x3ad8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_8_CYLPF_LG_LUT_BLEND_32_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_8_CYLPF_LG_LUT_BLEND_32_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_8_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_8_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UVLIMIT 0x3adc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UVLIMIT_CYLPF_YFILTER_UVLIMIT_MASK 0x7f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UVLIMIT_CYLPF_YFILTER_UVLIMIT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UVLIMIT_UNUSED0_MASK 0xffffff80
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UVLIMIT_UNUSED0_SHIFT 0x7

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CNRBASEBLENDFAR_Y 0x3ae0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CNRBASEBLENDFAR_Y_CYLPF_YFILTER_CNRBASEBLENDFAR_Y_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CNRBASEBLENDFAR_Y_CYLPF_YFILTER_CNRBASEBLENDFAR_Y_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CNRBASEBLENDFAR_Y_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CNRBASEBLENDFAR_Y_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CNRBASEBLENDFAR_C 0x3ae4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CNRBASEBLENDFAR_C_CYLPF_YFILTER_CNRBASEBLENDFAR_C_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CNRBASEBLENDFAR_C_CYLPF_YFILTER_CNRBASEBLENDFAR_C_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CNRBASEBLENDFAR_C_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CNRBASEBLENDFAR_C_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_0 0x3ae8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_0_CYLPF_YFILTER_YYTB_0_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_0_CYLPF_YFILTER_YYTB_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_0_CYLPF_YFILTER_YYTB_1_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_0_CYLPF_YFILTER_YYTB_1_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_0_CYLPF_YFILTER_YYTB_2_MASK 0x3ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_0_CYLPF_YFILTER_YYTB_2_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_0_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_0_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_1 0x3aec  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_1_CYLPF_YFILTER_YYTB_3_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_1_CYLPF_YFILTER_YYTB_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_1_CYLPF_YFILTER_YYTB_4_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_1_CYLPF_YFILTER_YYTB_4_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_1_CYLPF_YFILTER_YYTB_5_MASK 0x3ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_1_CYLPF_YFILTER_YYTB_5_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_1_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_1_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_2 0x3af0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_2_CYLPF_YFILTER_YYTB_6_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_2_CYLPF_YFILTER_YYTB_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_2_CYLPF_YFILTER_YYTB_7_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_2_CYLPF_YFILTER_YYTB_7_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_2_CYLPF_YFILTER_YYTB_8_MASK 0x3ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_2_CYLPF_YFILTER_YYTB_8_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_2_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_2_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_3 0x3af4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_3_CYLPF_YFILTER_YYTB_9_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_3_CYLPF_YFILTER_YYTB_9_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_3_CYLPF_YFILTER_YYTB_10_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_3_CYLPF_YFILTER_YYTB_10_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_3_CYLPF_YFILTER_YYTB_11_MASK 0x3ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_3_CYLPF_YFILTER_YYTB_11_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_3_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_3_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_4 0x3af8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_4_CYLPF_YFILTER_YYTB_12_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_4_CYLPF_YFILTER_YYTB_12_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_4_CYLPF_YFILTER_YYTB_13_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_4_CYLPF_YFILTER_YYTB_13_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_4_CYLPF_YFILTER_YYTB_14_MASK 0x3ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_4_CYLPF_YFILTER_YYTB_14_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_4_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_4_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_5 0x3afc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_5_CYLPF_YFILTER_YYTB_15_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_5_CYLPF_YFILTER_YYTB_15_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_5_CYLPF_YFILTER_YYTB_16_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_5_CYLPF_YFILTER_YYTB_16_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_5_UNUSED0_MASK 0xfff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_5_UNUSED0_SHIFT 0x14

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_0 0x3b00  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_0_CYLPF_YFILTER_YCTB_0_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_0_CYLPF_YFILTER_YCTB_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_0_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_0_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_0_CYLPF_YFILTER_YCTB_1_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_0_CYLPF_YFILTER_YCTB_1_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_0_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_0_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_1 0x3b04  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_1_CYLPF_YFILTER_YCTB_2_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_1_CYLPF_YFILTER_YCTB_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_1_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_1_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_1_CYLPF_YFILTER_YCTB_3_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_1_CYLPF_YFILTER_YCTB_3_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_1_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_1_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_2 0x3b08  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_2_CYLPF_YFILTER_YCTB_4_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_2_CYLPF_YFILTER_YCTB_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_2_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_2_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_2_CYLPF_YFILTER_YCTB_5_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_2_CYLPF_YFILTER_YCTB_5_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_2_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_2_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_3 0x3b0c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_3_CYLPF_YFILTER_YCTB_6_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_3_CYLPF_YFILTER_YCTB_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_3_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_3_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_3_CYLPF_YFILTER_YCTB_7_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_3_CYLPF_YFILTER_YCTB_7_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_3_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_3_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTB_LIMITS 0x3b10  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTB_LIMITS_CYLPF_YFILTER_YTB_LIMITS__TOPLIM_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTB_LIMITS_CYLPF_YFILTER_YTB_LIMITS__TOPLIM_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTB_LIMITS_UNUSED0_MASK 0xc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTB_LIMITS_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTB_LIMITS_CYLPF_YFILTER_YTB_LIMITS__BOTLIM_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTB_LIMITS_CYLPF_YFILTER_YTB_LIMITS__BOTLIM_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTB_LIMITS_UNUSED1_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTB_LIMITS_UNUSED1_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_0 0x3b14  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_0_CYLPF_YFILTER_UYTB_0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_0_CYLPF_YFILTER_UYTB_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_0_CYLPF_YFILTER_UYTB_1_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_0_CYLPF_YFILTER_UYTB_1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_0_CYLPF_YFILTER_UYTB_2_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_0_CYLPF_YFILTER_UYTB_2_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_0_CYLPF_YFILTER_UYTB_3_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_0_CYLPF_YFILTER_UYTB_3_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_1 0x3b18  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_1_CYLPF_YFILTER_UYTB_4_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_1_CYLPF_YFILTER_UYTB_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_1_CYLPF_YFILTER_UYTB_5_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_1_CYLPF_YFILTER_UYTB_5_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_1_CYLPF_YFILTER_UYTB_6_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_1_CYLPF_YFILTER_UYTB_6_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_1_CYLPF_YFILTER_UYTB_7_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_1_CYLPF_YFILTER_UYTB_7_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_2 0x3b1c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_2_CYLPF_YFILTER_UYTB_8_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_2_CYLPF_YFILTER_UYTB_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_2_CYLPF_YFILTER_UYTB_9_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_2_CYLPF_YFILTER_UYTB_9_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_2_CYLPF_YFILTER_UYTB_10_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_2_CYLPF_YFILTER_UYTB_10_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_2_CYLPF_YFILTER_UYTB_11_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_2_CYLPF_YFILTER_UYTB_11_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_3 0x3b20  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_3_CYLPF_YFILTER_UYTB_12_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_3_CYLPF_YFILTER_UYTB_12_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_3_CYLPF_YFILTER_UYTB_13_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_3_CYLPF_YFILTER_UYTB_13_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_3_CYLPF_YFILTER_UYTB_14_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_3_CYLPF_YFILTER_UYTB_14_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_3_CYLPF_YFILTER_UYTB_15_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_3_CYLPF_YFILTER_UYTB_15_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_4 0x3b24  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_4_CYLPF_YFILTER_UYTB_16_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_4_CYLPF_YFILTER_UYTB_16_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_4_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_4_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_0 0x3b28  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_0_CYLPF_YFILTER_UCTB_0_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_0_CYLPF_YFILTER_UCTB_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_0_UNUSED0_MASK 0x200
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_0_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_0_CYLPF_YFILTER_UCTB_1_MASK 0x7fc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_0_CYLPF_YFILTER_UCTB_1_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_0_UNUSED1_MASK 0x80000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_0_UNUSED1_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_0_CYLPF_YFILTER_UCTB_2_MASK 0x1ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_0_CYLPF_YFILTER_UCTB_2_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_0_UNUSED2_MASK 0xe0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_0_UNUSED2_SHIFT 0x1d

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_1 0x3b2c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_1_CYLPF_YFILTER_UCTB_3_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_1_CYLPF_YFILTER_UCTB_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_1_UNUSED0_MASK 0x200
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_1_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_1_CYLPF_YFILTER_UCTB_4_MASK 0x7fc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_1_CYLPF_YFILTER_UCTB_4_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_1_UNUSED1_MASK 0x80000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_1_UNUSED1_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_1_CYLPF_YFILTER_UCTB_5_MASK 0x1ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_1_CYLPF_YFILTER_UCTB_5_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_1_UNUSED2_MASK 0xe0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_1_UNUSED2_SHIFT 0x1d

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_2 0x3b30  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_2_CYLPF_YFILTER_UCTB_6_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_2_CYLPF_YFILTER_UCTB_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_2_UNUSED0_MASK 0x200
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_2_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_2_CYLPF_YFILTER_UCTB_7_MASK 0x7fc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_2_CYLPF_YFILTER_UCTB_7_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_2_UNUSED1_MASK 0xfff80000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_2_UNUSED1_SHIFT 0x13

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTB_LIMITS 0x3b34  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTB_LIMITS_CYLPF_YFILTER_UTB_LIMITS__TOPLIM_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTB_LIMITS_CYLPF_YFILTER_UTB_LIMITS__TOPLIM_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTB_LIMITS_CYLPF_YFILTER_UTB_LIMITS__BOTLIM_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTB_LIMITS_CYLPF_YFILTER_UTB_LIMITS__BOTLIM_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTB_LIMITS_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTB_LIMITS_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_0 0x3b38  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_0_CYLPF_YFILTER_VYTB_0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_0_CYLPF_YFILTER_VYTB_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_0_CYLPF_YFILTER_VYTB_1_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_0_CYLPF_YFILTER_VYTB_1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_0_CYLPF_YFILTER_VYTB_2_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_0_CYLPF_YFILTER_VYTB_2_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_0_CYLPF_YFILTER_VYTB_3_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_0_CYLPF_YFILTER_VYTB_3_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_1 0x3b3c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_1_CYLPF_YFILTER_VYTB_4_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_1_CYLPF_YFILTER_VYTB_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_1_CYLPF_YFILTER_VYTB_5_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_1_CYLPF_YFILTER_VYTB_5_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_1_CYLPF_YFILTER_VYTB_6_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_1_CYLPF_YFILTER_VYTB_6_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_1_CYLPF_YFILTER_VYTB_7_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_1_CYLPF_YFILTER_VYTB_7_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_2 0x3b40  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_2_CYLPF_YFILTER_VYTB_8_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_2_CYLPF_YFILTER_VYTB_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_2_CYLPF_YFILTER_VYTB_9_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_2_CYLPF_YFILTER_VYTB_9_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_2_CYLPF_YFILTER_VYTB_10_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_2_CYLPF_YFILTER_VYTB_10_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_2_CYLPF_YFILTER_VYTB_11_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_2_CYLPF_YFILTER_VYTB_11_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_3 0x3b44  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_3_CYLPF_YFILTER_VYTB_12_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_3_CYLPF_YFILTER_VYTB_12_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_3_CYLPF_YFILTER_VYTB_13_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_3_CYLPF_YFILTER_VYTB_13_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_3_CYLPF_YFILTER_VYTB_14_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_3_CYLPF_YFILTER_VYTB_14_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_3_CYLPF_YFILTER_VYTB_15_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_3_CYLPF_YFILTER_VYTB_15_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_4 0x3b48  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_4_CYLPF_YFILTER_VYTB_16_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_4_CYLPF_YFILTER_VYTB_16_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_4_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_4_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_0 0x3b4c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_0_CYLPF_YFILTER_VCTB_0_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_0_CYLPF_YFILTER_VCTB_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_0_UNUSED0_MASK 0x200
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_0_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_0_CYLPF_YFILTER_VCTB_1_MASK 0x7fc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_0_CYLPF_YFILTER_VCTB_1_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_0_UNUSED1_MASK 0x80000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_0_UNUSED1_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_0_CYLPF_YFILTER_VCTB_2_MASK 0x1ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_0_CYLPF_YFILTER_VCTB_2_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_0_UNUSED2_MASK 0xe0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_0_UNUSED2_SHIFT 0x1d

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_1 0x3b50  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_1_CYLPF_YFILTER_VCTB_3_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_1_CYLPF_YFILTER_VCTB_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_1_UNUSED0_MASK 0x200
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_1_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_1_CYLPF_YFILTER_VCTB_4_MASK 0x7fc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_1_CYLPF_YFILTER_VCTB_4_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_1_UNUSED1_MASK 0x80000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_1_UNUSED1_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_1_CYLPF_YFILTER_VCTB_5_MASK 0x1ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_1_CYLPF_YFILTER_VCTB_5_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_1_UNUSED2_MASK 0xe0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_1_UNUSED2_SHIFT 0x1d

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_2 0x3b54  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_2_CYLPF_YFILTER_VCTB_6_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_2_CYLPF_YFILTER_VCTB_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_2_UNUSED0_MASK 0x200
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_2_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_2_CYLPF_YFILTER_VCTB_7_MASK 0x7fc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_2_CYLPF_YFILTER_VCTB_7_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_2_UNUSED1_MASK 0xfff80000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_2_UNUSED1_SHIFT 0x13

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTB_LIMITS 0x3b58  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTB_LIMITS_CYLPF_YFILTER_VTB_LIMITS__TOPLIM_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTB_LIMITS_CYLPF_YFILTER_VTB_LIMITS__TOPLIM_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTB_LIMITS_CYLPF_YFILTER_VTB_LIMITS__BOTLIM_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTB_LIMITS_CYLPF_YFILTER_VTB_LIMITS__BOTLIM_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTB_LIMITS_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTB_LIMITS_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UVLIMIT 0x3b5c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UVLIMIT_CYLPF_CFILTER_UVLIMIT_MASK 0x7f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UVLIMIT_CYLPF_CFILTER_UVLIMIT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UVLIMIT_UNUSED0_MASK 0xffffff80
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UVLIMIT_UNUSED0_SHIFT 0x7

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CNRBASEBLENDFAR_Y 0x3b60  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CNRBASEBLENDFAR_Y_CYLPF_CFILTER_CNRBASEBLENDFAR_Y_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CNRBASEBLENDFAR_Y_CYLPF_CFILTER_CNRBASEBLENDFAR_Y_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CNRBASEBLENDFAR_Y_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CNRBASEBLENDFAR_Y_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CNRBASEBLENDFAR_C 0x3b64  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CNRBASEBLENDFAR_C_CYLPF_CFILTER_CNRBASEBLENDFAR_C_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CNRBASEBLENDFAR_C_CYLPF_CFILTER_CNRBASEBLENDFAR_C_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CNRBASEBLENDFAR_C_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CNRBASEBLENDFAR_C_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_0 0x3b68  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_0_CYLPF_CFILTER_YYTB_0_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_0_CYLPF_CFILTER_YYTB_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_0_CYLPF_CFILTER_YYTB_1_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_0_CYLPF_CFILTER_YYTB_1_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_0_CYLPF_CFILTER_YYTB_2_MASK 0x3ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_0_CYLPF_CFILTER_YYTB_2_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_0_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_0_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_1 0x3b6c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_1_CYLPF_CFILTER_YYTB_3_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_1_CYLPF_CFILTER_YYTB_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_1_CYLPF_CFILTER_YYTB_4_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_1_CYLPF_CFILTER_YYTB_4_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_1_CYLPF_CFILTER_YYTB_5_MASK 0x3ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_1_CYLPF_CFILTER_YYTB_5_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_1_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_1_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_2 0x3b70  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_2_CYLPF_CFILTER_YYTB_6_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_2_CYLPF_CFILTER_YYTB_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_2_CYLPF_CFILTER_YYTB_7_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_2_CYLPF_CFILTER_YYTB_7_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_2_CYLPF_CFILTER_YYTB_8_MASK 0x3ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_2_CYLPF_CFILTER_YYTB_8_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_2_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_2_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_3 0x3b74  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_3_CYLPF_CFILTER_YYTB_9_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_3_CYLPF_CFILTER_YYTB_9_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_3_CYLPF_CFILTER_YYTB_10_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_3_CYLPF_CFILTER_YYTB_10_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_3_CYLPF_CFILTER_YYTB_11_MASK 0x3ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_3_CYLPF_CFILTER_YYTB_11_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_3_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_3_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_4 0x3b78  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_4_CYLPF_CFILTER_YYTB_12_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_4_CYLPF_CFILTER_YYTB_12_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_4_CYLPF_CFILTER_YYTB_13_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_4_CYLPF_CFILTER_YYTB_13_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_4_CYLPF_CFILTER_YYTB_14_MASK 0x3ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_4_CYLPF_CFILTER_YYTB_14_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_4_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_4_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_5 0x3b7c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_5_CYLPF_CFILTER_YYTB_15_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_5_CYLPF_CFILTER_YYTB_15_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_5_CYLPF_CFILTER_YYTB_16_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_5_CYLPF_CFILTER_YYTB_16_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_5_UNUSED0_MASK 0xfff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_5_UNUSED0_SHIFT 0x14

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_0 0x3b80  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_0_CYLPF_CFILTER_YCTB_0_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_0_CYLPF_CFILTER_YCTB_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_0_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_0_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_0_CYLPF_CFILTER_YCTB_1_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_0_CYLPF_CFILTER_YCTB_1_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_0_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_0_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_1 0x3b84  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_1_CYLPF_CFILTER_YCTB_2_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_1_CYLPF_CFILTER_YCTB_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_1_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_1_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_1_CYLPF_CFILTER_YCTB_3_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_1_CYLPF_CFILTER_YCTB_3_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_1_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_1_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_2 0x3b88  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_2_CYLPF_CFILTER_YCTB_4_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_2_CYLPF_CFILTER_YCTB_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_2_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_2_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_2_CYLPF_CFILTER_YCTB_5_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_2_CYLPF_CFILTER_YCTB_5_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_2_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_2_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_3 0x3b8c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_3_CYLPF_CFILTER_YCTB_6_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_3_CYLPF_CFILTER_YCTB_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_3_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_3_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_3_CYLPF_CFILTER_YCTB_7_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_3_CYLPF_CFILTER_YCTB_7_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_3_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_3_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTB_LIMITS 0x3b90  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTB_LIMITS_CYLPF_CFILTER_YTB_LIMITS__TOPLIM_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTB_LIMITS_CYLPF_CFILTER_YTB_LIMITS__TOPLIM_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTB_LIMITS_UNUSED0_MASK 0xc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTB_LIMITS_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTB_LIMITS_CYLPF_CFILTER_YTB_LIMITS__BOTLIM_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTB_LIMITS_CYLPF_CFILTER_YTB_LIMITS__BOTLIM_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTB_LIMITS_UNUSED1_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTB_LIMITS_UNUSED1_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_0 0x3b94  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_0_CYLPF_CFILTER_UYTB_0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_0_CYLPF_CFILTER_UYTB_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_0_CYLPF_CFILTER_UYTB_1_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_0_CYLPF_CFILTER_UYTB_1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_0_CYLPF_CFILTER_UYTB_2_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_0_CYLPF_CFILTER_UYTB_2_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_0_CYLPF_CFILTER_UYTB_3_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_0_CYLPF_CFILTER_UYTB_3_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_1 0x3b98  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_1_CYLPF_CFILTER_UYTB_4_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_1_CYLPF_CFILTER_UYTB_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_1_CYLPF_CFILTER_UYTB_5_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_1_CYLPF_CFILTER_UYTB_5_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_1_CYLPF_CFILTER_UYTB_6_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_1_CYLPF_CFILTER_UYTB_6_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_1_CYLPF_CFILTER_UYTB_7_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_1_CYLPF_CFILTER_UYTB_7_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_2 0x3b9c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_2_CYLPF_CFILTER_UYTB_8_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_2_CYLPF_CFILTER_UYTB_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_2_CYLPF_CFILTER_UYTB_9_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_2_CYLPF_CFILTER_UYTB_9_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_2_CYLPF_CFILTER_UYTB_10_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_2_CYLPF_CFILTER_UYTB_10_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_2_CYLPF_CFILTER_UYTB_11_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_2_CYLPF_CFILTER_UYTB_11_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_3 0x3ba0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_3_CYLPF_CFILTER_UYTB_12_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_3_CYLPF_CFILTER_UYTB_12_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_3_CYLPF_CFILTER_UYTB_13_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_3_CYLPF_CFILTER_UYTB_13_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_3_CYLPF_CFILTER_UYTB_14_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_3_CYLPF_CFILTER_UYTB_14_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_3_CYLPF_CFILTER_UYTB_15_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_3_CYLPF_CFILTER_UYTB_15_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_4 0x3ba4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_4_CYLPF_CFILTER_UYTB_16_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_4_CYLPF_CFILTER_UYTB_16_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_4_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_4_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_0 0x3ba8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_0_CYLPF_CFILTER_UCTB_0_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_0_CYLPF_CFILTER_UCTB_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_0_UNUSED0_MASK 0x200
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_0_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_0_CYLPF_CFILTER_UCTB_1_MASK 0x7fc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_0_CYLPF_CFILTER_UCTB_1_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_0_UNUSED1_MASK 0x80000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_0_UNUSED1_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_0_CYLPF_CFILTER_UCTB_2_MASK 0x1ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_0_CYLPF_CFILTER_UCTB_2_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_0_UNUSED2_MASK 0xe0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_0_UNUSED2_SHIFT 0x1d

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_1 0x3bac  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_1_CYLPF_CFILTER_UCTB_3_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_1_CYLPF_CFILTER_UCTB_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_1_UNUSED0_MASK 0x200
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_1_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_1_CYLPF_CFILTER_UCTB_4_MASK 0x7fc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_1_CYLPF_CFILTER_UCTB_4_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_1_UNUSED1_MASK 0x80000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_1_UNUSED1_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_1_CYLPF_CFILTER_UCTB_5_MASK 0x1ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_1_CYLPF_CFILTER_UCTB_5_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_1_UNUSED2_MASK 0xe0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_1_UNUSED2_SHIFT 0x1d

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_2 0x3bb0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_2_CYLPF_CFILTER_UCTB_6_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_2_CYLPF_CFILTER_UCTB_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_2_UNUSED0_MASK 0x200
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_2_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_2_CYLPF_CFILTER_UCTB_7_MASK 0x7fc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_2_CYLPF_CFILTER_UCTB_7_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_2_UNUSED1_MASK 0xfff80000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_2_UNUSED1_SHIFT 0x13

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTB_LIMITS 0x3bb4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTB_LIMITS_CYLPF_CFILTER_UTB_LIMITS__TOPLIM_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTB_LIMITS_CYLPF_CFILTER_UTB_LIMITS__TOPLIM_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTB_LIMITS_CYLPF_CFILTER_UTB_LIMITS__BOTLIM_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTB_LIMITS_CYLPF_CFILTER_UTB_LIMITS__BOTLIM_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTB_LIMITS_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTB_LIMITS_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_0 0x3bb8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_0_CYLPF_CFILTER_VYTB_0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_0_CYLPF_CFILTER_VYTB_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_0_CYLPF_CFILTER_VYTB_1_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_0_CYLPF_CFILTER_VYTB_1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_0_CYLPF_CFILTER_VYTB_2_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_0_CYLPF_CFILTER_VYTB_2_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_0_CYLPF_CFILTER_VYTB_3_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_0_CYLPF_CFILTER_VYTB_3_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_1 0x3bbc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_1_CYLPF_CFILTER_VYTB_4_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_1_CYLPF_CFILTER_VYTB_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_1_CYLPF_CFILTER_VYTB_5_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_1_CYLPF_CFILTER_VYTB_5_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_1_CYLPF_CFILTER_VYTB_6_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_1_CYLPF_CFILTER_VYTB_6_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_1_CYLPF_CFILTER_VYTB_7_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_1_CYLPF_CFILTER_VYTB_7_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_2 0x3bc0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_2_CYLPF_CFILTER_VYTB_8_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_2_CYLPF_CFILTER_VYTB_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_2_CYLPF_CFILTER_VYTB_9_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_2_CYLPF_CFILTER_VYTB_9_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_2_CYLPF_CFILTER_VYTB_10_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_2_CYLPF_CFILTER_VYTB_10_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_2_CYLPF_CFILTER_VYTB_11_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_2_CYLPF_CFILTER_VYTB_11_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_3 0x3bc4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_3_CYLPF_CFILTER_VYTB_12_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_3_CYLPF_CFILTER_VYTB_12_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_3_CYLPF_CFILTER_VYTB_13_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_3_CYLPF_CFILTER_VYTB_13_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_3_CYLPF_CFILTER_VYTB_14_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_3_CYLPF_CFILTER_VYTB_14_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_3_CYLPF_CFILTER_VYTB_15_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_3_CYLPF_CFILTER_VYTB_15_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_4 0x3bc8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_4_CYLPF_CFILTER_VYTB_16_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_4_CYLPF_CFILTER_VYTB_16_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_4_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_4_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_0 0x3bcc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_0_CYLPF_CFILTER_VCTB_0_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_0_CYLPF_CFILTER_VCTB_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_0_UNUSED0_MASK 0x200
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_0_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_0_CYLPF_CFILTER_VCTB_1_MASK 0x7fc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_0_CYLPF_CFILTER_VCTB_1_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_0_UNUSED1_MASK 0x80000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_0_UNUSED1_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_0_CYLPF_CFILTER_VCTB_2_MASK 0x1ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_0_CYLPF_CFILTER_VCTB_2_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_0_UNUSED2_MASK 0xe0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_0_UNUSED2_SHIFT 0x1d

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_1 0x3bd0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_1_CYLPF_CFILTER_VCTB_3_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_1_CYLPF_CFILTER_VCTB_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_1_UNUSED0_MASK 0x200
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_1_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_1_CYLPF_CFILTER_VCTB_4_MASK 0x7fc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_1_CYLPF_CFILTER_VCTB_4_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_1_UNUSED1_MASK 0x80000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_1_UNUSED1_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_1_CYLPF_CFILTER_VCTB_5_MASK 0x1ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_1_CYLPF_CFILTER_VCTB_5_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_1_UNUSED2_MASK 0xe0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_1_UNUSED2_SHIFT 0x1d

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_2 0x3bd4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_2_CYLPF_CFILTER_VCTB_6_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_2_CYLPF_CFILTER_VCTB_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_2_UNUSED0_MASK 0x200
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_2_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_2_CYLPF_CFILTER_VCTB_7_MASK 0x7fc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_2_CYLPF_CFILTER_VCTB_7_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_2_UNUSED1_MASK 0xfff80000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_2_UNUSED1_SHIFT 0x13

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTB_LIMITS 0x3bd8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTB_LIMITS_CYLPF_CFILTER_VTB_LIMITS__TOPLIM_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTB_LIMITS_CYLPF_CFILTER_VTB_LIMITS__TOPLIM_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTB_LIMITS_CYLPF_CFILTER_VTB_LIMITS__BOTLIM_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTB_LIMITS_CYLPF_CFILTER_VTB_LIMITS__BOTLIM_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTB_LIMITS_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTB_LIMITS_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CFG 0x3bdc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CFG_CYLPF_YFILTER_CFG__FILTERSIZE_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CFG_CYLPF_YFILTER_CFG__FILTERSIZE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CFG_CYLPF_YFILTER_CFG__ENABLECOMP_MASK 0x18
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CFG_CYLPF_YFILTER_CFG__ENABLECOMP_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CFG_CYLPF_YFILTER_CFG__DCINDTHR_SHIFT_MASK 0x20
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CFG_CYLPF_YFILTER_CFG__DCINDTHR_SHIFT_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CFG_CYLPF_YFILTER_CFG__DCINDTHR_OFFSET_MASK 0xc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CFG_CYLPF_YFILTER_CFG__DCINDTHR_OFFSET_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CFG_UNUSED0_MASK 0xf00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CFG_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CFG_CYLPF_YFILTER_CFG__ALTFILTERSIZE_MASK 0x7000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CFG_CYLPF_YFILTER_CFG__ALTFILTERSIZE_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CFG_CYLPF_YFILTER_CFG__ENABLEALTCOMP_MASK 0x18000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CFG_CYLPF_YFILTER_CFG__ENABLEALTCOMP_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CFG_UNUSED1_MASK 0xfffe0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CFG_UNUSED1_SHIFT 0x11

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL 0x3be0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W1X1_CENTER_MASK 0x3
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W1X1_CENTER_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_UNUSED0_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W3X3_HV_MASK 0x18
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W3X3_HV_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_UNUSED1_MASK 0x20
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_UNUSED1_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W3X3_DG_MASK 0xc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W3X3_DG_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_UNUSED2_MASK 0x100
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_UNUSED2_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W5X5_HV_MASK 0x600
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W5X5_HV_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W5X5_DG_MASK 0x1800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W5X5_DG_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W5X5_COMP_MASK 0x6000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W5X5_COMP_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W7X7_HV_MASK 0x18000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W7X7_HV_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W7X7_DG_MASK 0x60000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W7X7_DG_SHIFT 0x11
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W7X7_COMP_MASK 0x180000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W7X7_COMP_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W9X9_HV_MASK 0x600000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W9X9_HV_SHIFT 0x15
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W9X9_DG_MASK 0x1800000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W9X9_DG_SHIFT 0x17
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W9X9_COMP_MASK 0x6000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W9X9_COMP_SHIFT 0x19
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W1X1ADD_MASK 0x78000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_CYLPF_YFILTER_KERNEL__W1X1ADD_SHIFT 0x1b
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_UNUSED3_MASK 0x80000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL_UNUSED3_SHIFT 0x1f

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL 0x3be4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W1X1_CENTER_MASK 0x3
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W1X1_CENTER_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_UNUSED0_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W3X3_HV_MASK 0x18
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W3X3_HV_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_UNUSED1_MASK 0x20
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_UNUSED1_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W3X3_DG_MASK 0xc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W3X3_DG_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_UNUSED2_MASK 0x100
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_UNUSED2_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W5X5_HV_MASK 0x600
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W5X5_HV_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W5X5_DG_MASK 0x1800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W5X5_DG_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W5X5_COMP_MASK 0x6000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W5X5_COMP_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W7X7_HV_MASK 0x18000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W7X7_HV_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W7X7_DG_MASK 0x60000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W7X7_DG_SHIFT 0x11
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W7X7_COMP_MASK 0x180000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W7X7_COMP_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W9X9_HV_MASK 0x600000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W9X9_HV_SHIFT 0x15
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W9X9_DG_MASK 0x1800000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W9X9_DG_SHIFT 0x17
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W9X9_COMP_MASK 0x6000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W9X9_COMP_SHIFT 0x19
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W1X1ADD_MASK 0x78000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_CYLPF_YFILTER_ALTKERNEL__W1X1ADD_SHIFT 0x1b
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_UNUSED3_MASK 0x80000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL_UNUSED3_SHIFT 0x1f

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DCINDDERFLAGS 0x3be8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DCINDDERFLAGS_CYLPF_YFILTER_DCINDDERFLAGS_MASK 0xffffff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DCINDDERFLAGS_CYLPF_YFILTER_DCINDDERFLAGS_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DCINDDERFLAGS_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DCINDDERFLAGS_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_FILTDERFLAGS 0x3bec  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_FILTDERFLAGS_CYLPF_YFILTER_FILTDERFLAGS_MASK 0xffffff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_FILTDERFLAGS_CYLPF_YFILTER_FILTDERFLAGS_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_FILTDERFLAGS_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_FILTDERFLAGS_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DER2FLAGS 0x3bf0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DER2FLAGS_CYLPF_YFILTER_DER2FLAGS_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DER2FLAGS_CYLPF_YFILTER_DER2FLAGS_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DER2FLAGS_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DER2FLAGS_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DIRECTIONALCFG 0x3bf4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DIRECTIONALCFG_CYLPF_YFILTER_DIRECTIONALCFG_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DIRECTIONALCFG_CYLPF_YFILTER_DIRECTIONALCFG_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DIRECTIONALCFGX 0x3bf8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DIRECTIONALCFGX_CYLPF_YFILTER_DIRECTIONALCFGX_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DIRECTIONALCFGX_CYLPF_YFILTER_DIRECTIONALCFGX_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DIRECTIONALCFGX_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DIRECTIONALCFGX_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRCLOSE3MOD 0x3bfc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRCLOSE3MOD_CYLPF_YFILTER_YTHRCLOSE3MOD__SCALE_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRCLOSE3MOD_CYLPF_YFILTER_YTHRCLOSE3MOD__SCALE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRCLOSE3MOD_CYLPF_YFILTER_YTHRCLOSE3MOD__OFFSET_MASK 0x1ffc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRCLOSE3MOD_CYLPF_YFILTER_YTHRCLOSE3MOD__OFFSET_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRCLOSE3MOD_UNUSED0_MASK 0xfffe0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRCLOSE3MOD_UNUSED0_SHIFT 0x11

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRDER2CLOSE3MOD 0x3c00  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRDER2CLOSE3MOD_CYLPF_YFILTER_YTHRDER2CLOSE3MOD__SCALE_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRDER2CLOSE3MOD_CYLPF_YFILTER_YTHRDER2CLOSE3MOD__SCALE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRDER2CLOSE3MOD_CYLPF_YFILTER_YTHRDER2CLOSE3MOD__OFFSET_MASK 0x1ffc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRDER2CLOSE3MOD_CYLPF_YFILTER_YTHRDER2CLOSE3MOD__OFFSET_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRDER2CLOSE3MOD_UNUSED0_MASK 0xfffe0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRDER2CLOSE3MOD_UNUSED0_SHIFT 0x11

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRFARMOD 0x3c04  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRFARMOD_CYLPF_YFILTER_YTHRFARMOD__SCALE_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRFARMOD_CYLPF_YFILTER_YTHRFARMOD__SCALE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRFARMOD_CYLPF_YFILTER_YTHRFARMOD__OFFSET_MASK 0x1ffc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRFARMOD_CYLPF_YFILTER_YTHRFARMOD__OFFSET_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRFARMOD_UNUSED0_MASK 0xfffe0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRFARMOD_UNUSED0_SHIFT 0x11

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTHRFARMOD 0x3c08  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTHRFARMOD_CYLPF_YFILTER_UTHRFARMOD__SCALE_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTHRFARMOD_CYLPF_YFILTER_UTHRFARMOD__SCALE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTHRFARMOD_CYLPF_YFILTER_UTHRFARMOD__OFFSET_MASK 0x7fc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTHRFARMOD_CYLPF_YFILTER_UTHRFARMOD__OFFSET_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTHRFARMOD_UNUSED0_MASK 0xffff8000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTHRFARMOD_UNUSED0_SHIFT 0xf

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTHRFARMOD 0x3c0c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTHRFARMOD_CYLPF_YFILTER_VTHRFARMOD__SCALE_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTHRFARMOD_CYLPF_YFILTER_VTHRFARMOD__SCALE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTHRFARMOD_CYLPF_YFILTER_VTHRFARMOD__OFFSET_MASK 0x7fc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTHRFARMOD_CYLPF_YFILTER_VTHRFARMOD__OFFSET_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTHRFARMOD_UNUSED0_MASK 0xffff8000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTHRFARMOD_UNUSED0_SHIFT 0xf

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRCLOSEXMOD 0x3c10  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRCLOSEXMOD_CYLPF_YFILTER_YTHRCLOSEXMOD__SCALE_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRCLOSEXMOD_CYLPF_YFILTER_YTHRCLOSEXMOD__SCALE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRCLOSEXMOD_CYLPF_YFILTER_YTHRCLOSEXMOD__OFFSET_MASK 0x1ffc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRCLOSEXMOD_CYLPF_YFILTER_YTHRCLOSEXMOD__OFFSET_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRCLOSEXMOD_UNUSED0_MASK 0xfffe0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRCLOSEXMOD_UNUSED0_SHIFT 0x11

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRFARXMOD 0x3c14  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRFARXMOD_CYLPF_YFILTER_YTHRFARXMOD__SCALE_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRFARXMOD_CYLPF_YFILTER_YTHRFARXMOD__SCALE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRFARXMOD_CYLPF_YFILTER_YTHRFARXMOD__OFFSET_MASK 0x1ffc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRFARXMOD_CYLPF_YFILTER_YTHRFARXMOD__OFFSET_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRFARXMOD_UNUSED0_MASK 0xfffe0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRFARXMOD_UNUSED0_SHIFT 0x11

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTHRFARXMOD 0x3c18  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTHRFARXMOD_CYLPF_YFILTER_UTHRFARXMOD__SCALE_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTHRFARXMOD_CYLPF_YFILTER_UTHRFARXMOD__SCALE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTHRFARXMOD_CYLPF_YFILTER_UTHRFARXMOD__OFFSET_MASK 0x7fc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTHRFARXMOD_CYLPF_YFILTER_UTHRFARXMOD__OFFSET_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTHRFARXMOD_UNUSED0_MASK 0xffff8000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTHRFARXMOD_UNUSED0_SHIFT 0xf

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTHRFARXMOD 0x3c1c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTHRFARXMOD_CYLPF_YFILTER_VTHRFARXMOD__SCALE_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTHRFARXMOD_CYLPF_YFILTER_VTHRFARXMOD__SCALE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTHRFARXMOD_CYLPF_YFILTER_VTHRFARXMOD__OFFSET_MASK 0x7fc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTHRFARXMOD_CYLPF_YFILTER_VTHRFARXMOD__OFFSET_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTHRFARXMOD_UNUSED0_MASK 0xffff8000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTHRFARXMOD_UNUSED0_SHIFT 0xf

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_3_0 0x3c20  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_3_0_CYLPF_YDCINDY_GAIN_DER_3_0_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_3_0_CYLPF_YDCINDY_GAIN_DER_3_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_3_0_CYLPF_YDCINDY_GAIN_DER_3_1_MASK 0xfc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_3_0_CYLPF_YDCINDY_GAIN_DER_3_1_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_3_0_CYLPF_YDCINDY_GAIN_DER_3_2_MASK 0x3f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_3_0_CYLPF_YDCINDY_GAIN_DER_3_2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_3_0_CYLPF_YDCINDY_GAIN_DER_3_3_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_3_0_CYLPF_YDCINDY_GAIN_DER_3_3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_3_0_CYLPF_YDCINDY_GAIN_DER_3_4_MASK 0x3f000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_3_0_CYLPF_YDCINDY_GAIN_DER_3_4_SHIFT 0x18
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_3_0_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_3_0_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5_0 0x3c24  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5_0_CYLPF_YDCINDY_GAIN_DER_5_0_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5_0_CYLPF_YDCINDY_GAIN_DER_5_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5_0_CYLPF_YDCINDY_GAIN_DER_5_1_MASK 0xfc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5_0_CYLPF_YDCINDY_GAIN_DER_5_1_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5_0_CYLPF_YDCINDY_GAIN_DER_5_2_MASK 0x3f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5_0_CYLPF_YDCINDY_GAIN_DER_5_2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5_0_CYLPF_YDCINDY_GAIN_DER_5_3_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5_0_CYLPF_YDCINDY_GAIN_DER_5_3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5_0_CYLPF_YDCINDY_GAIN_DER_5_4_MASK 0x3f000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5_0_CYLPF_YDCINDY_GAIN_DER_5_4_SHIFT 0x18
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5_0_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5_0_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_7_0 0x3c28  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_7_0_CYLPF_YDCINDY_GAIN_DER_7_0_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_7_0_CYLPF_YDCINDY_GAIN_DER_7_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_7_0_CYLPF_YDCINDY_GAIN_DER_7_1_MASK 0xfc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_7_0_CYLPF_YDCINDY_GAIN_DER_7_1_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_7_0_CYLPF_YDCINDY_GAIN_DER_7_2_MASK 0x3f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_7_0_CYLPF_YDCINDY_GAIN_DER_7_2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_7_0_CYLPF_YDCINDY_GAIN_DER_7_3_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_7_0_CYLPF_YDCINDY_GAIN_DER_7_3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_7_0_CYLPF_YDCINDY_GAIN_DER_7_4_MASK 0x3f000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_7_0_CYLPF_YDCINDY_GAIN_DER_7_4_SHIFT 0x18
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_7_0_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_7_0_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9_0 0x3c2c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9_0_CYLPF_YDCINDY_GAIN_DER_9_0_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9_0_CYLPF_YDCINDY_GAIN_DER_9_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9_0_CYLPF_YDCINDY_GAIN_DER_9_1_MASK 0xfc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9_0_CYLPF_YDCINDY_GAIN_DER_9_1_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9_0_CYLPF_YDCINDY_GAIN_DER_9_2_MASK 0x3f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9_0_CYLPF_YDCINDY_GAIN_DER_9_2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9_0_CYLPF_YDCINDY_GAIN_DER_9_3_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9_0_CYLPF_YDCINDY_GAIN_DER_9_3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9_0_CYLPF_YDCINDY_GAIN_DER_9_4_MASK 0x3f000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9_0_CYLPF_YDCINDY_GAIN_DER_9_4_SHIFT 0x18
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9_0_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9_0_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5X_0 0x3c30  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5X_0_CYLPF_YDCINDY_GAIN_DER_5X_0_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5X_0_CYLPF_YDCINDY_GAIN_DER_5X_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5X_0_CYLPF_YDCINDY_GAIN_DER_5X_1_MASK 0xfc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5X_0_CYLPF_YDCINDY_GAIN_DER_5X_1_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5X_0_CYLPF_YDCINDY_GAIN_DER_5X_2_MASK 0x3f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5X_0_CYLPF_YDCINDY_GAIN_DER_5X_2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5X_0_CYLPF_YDCINDY_GAIN_DER_5X_3_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5X_0_CYLPF_YDCINDY_GAIN_DER_5X_3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5X_0_CYLPF_YDCINDY_GAIN_DER_5X_4_MASK 0x3f000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5X_0_CYLPF_YDCINDY_GAIN_DER_5X_4_SHIFT 0x18
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5X_0_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5X_0_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9X_0 0x3c34  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9X_0_CYLPF_YDCINDY_GAIN_DER_9X_0_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9X_0_CYLPF_YDCINDY_GAIN_DER_9X_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9X_0_CYLPF_YDCINDY_GAIN_DER_9X_1_MASK 0xfc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9X_0_CYLPF_YDCINDY_GAIN_DER_9X_1_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9X_0_CYLPF_YDCINDY_GAIN_DER_9X_2_MASK 0x3f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9X_0_CYLPF_YDCINDY_GAIN_DER_9X_2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9X_0_CYLPF_YDCINDY_GAIN_DER_9X_3_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9X_0_CYLPF_YDCINDY_GAIN_DER_9X_3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9X_0_CYLPF_YDCINDY_GAIN_DER_9X_4_MASK 0x3f000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9X_0_CYLPF_YDCINDY_GAIN_DER_9X_4_SHIFT 0x18
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9X_0_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9X_0_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_3_0 0x3c38  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_3_0_CYLPF_YDCINDUV_GAIN_DER_3_0_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_3_0_CYLPF_YDCINDUV_GAIN_DER_3_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_3_0_CYLPF_YDCINDUV_GAIN_DER_3_1_MASK 0xfc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_3_0_CYLPF_YDCINDUV_GAIN_DER_3_1_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_3_0_CYLPF_YDCINDUV_GAIN_DER_3_2_MASK 0x3f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_3_0_CYLPF_YDCINDUV_GAIN_DER_3_2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_3_0_CYLPF_YDCINDUV_GAIN_DER_3_3_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_3_0_CYLPF_YDCINDUV_GAIN_DER_3_3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_3_0_CYLPF_YDCINDUV_GAIN_DER_3_4_MASK 0x3f000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_3_0_CYLPF_YDCINDUV_GAIN_DER_3_4_SHIFT 0x18
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_3_0_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_3_0_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5_0 0x3c3c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5_0_CYLPF_YDCINDUV_GAIN_DER_5_0_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5_0_CYLPF_YDCINDUV_GAIN_DER_5_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5_0_CYLPF_YDCINDUV_GAIN_DER_5_1_MASK 0xfc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5_0_CYLPF_YDCINDUV_GAIN_DER_5_1_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5_0_CYLPF_YDCINDUV_GAIN_DER_5_2_MASK 0x3f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5_0_CYLPF_YDCINDUV_GAIN_DER_5_2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5_0_CYLPF_YDCINDUV_GAIN_DER_5_3_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5_0_CYLPF_YDCINDUV_GAIN_DER_5_3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5_0_CYLPF_YDCINDUV_GAIN_DER_5_4_MASK 0x3f000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5_0_CYLPF_YDCINDUV_GAIN_DER_5_4_SHIFT 0x18
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5_0_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5_0_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5X_0 0x3c40  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5X_0_CYLPF_YDCINDUV_GAIN_DER_5X_0_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5X_0_CYLPF_YDCINDUV_GAIN_DER_5X_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5X_0_CYLPF_YDCINDUV_GAIN_DER_5X_1_MASK 0xfc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5X_0_CYLPF_YDCINDUV_GAIN_DER_5X_1_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5X_0_CYLPF_YDCINDUV_GAIN_DER_5X_2_MASK 0x3f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5X_0_CYLPF_YDCINDUV_GAIN_DER_5X_2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5X_0_CYLPF_YDCINDUV_GAIN_DER_5X_3_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5X_0_CYLPF_YDCINDUV_GAIN_DER_5X_3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5X_0_CYLPF_YDCINDUV_GAIN_DER_5X_4_MASK 0x3f000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5X_0_CYLPF_YDCINDUV_GAIN_DER_5X_4_SHIFT 0x18
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5X_0_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5X_0_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG 0x3c44  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__FILTERSIZE_MASK 0x3
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__FILTERSIZE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_UNUSED0_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__FILTERINGMODE_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__FILTERINGMODE_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_UNUSED1_MASK 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_UNUSED1_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__EXTERNALDERIVGREYMODE_MASK 0x20
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__EXTERNALDERIVGREYMODE_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__GREYBLENDAVGSIZE_MASK 0xc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__GREYBLENDAVGSIZE_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__GREYBLENDCHROMACONDITION_MASK 0x100
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__GREYBLENDCHROMACONDITION_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__GREYBLENDGREYSIZECONDITION_MASK 0x200
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__GREYBLENDGREYSIZECONDITION_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__DCINDTHR_SHIFT_MASK 0x400
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__DCINDTHR_SHIFT_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_UNUSED2_MASK 0x7800
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_UNUSED2_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__GREYFACTORFNCLIMITSMODE_MASK 0x8000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__GREYFACTORFNCLIMITSMODE_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__DETAILSYMMETRYMODE_MASK 0x10000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__DETAILSYMMETRYMODE_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__GREYFACTORTHREN_MASK 0x20000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__GREYFACTORTHREN_SHIFT 0x11
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__GREYFACTORBLENDEN_MASK 0x40000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__GREYFACTORBLENDEN_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__DCINDTHR_OFFSET_MASK 0x180000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_CYLPF_CFILTER_CFG__DCINDTHR_OFFSET_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_UNUSED3_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG_UNUSED3_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DETAIL_COND 0x3c48  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DETAIL_COND_CYLPF_CFILTER_DETAIL_COND__CHROMATICITY_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DETAIL_COND_CYLPF_CFILTER_DETAIL_COND__CHROMATICITY_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DETAIL_COND_CYLPF_CFILTER_DETAIL_COND__YDERMAX_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DETAIL_COND_CYLPF_CFILTER_DETAIL_COND__YDERMAX_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DETAIL_COND_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DETAIL_COND_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CTHRESHOLDS 0x3c4c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CTHRESHOLDS_CYLPF_CTHRESHOLDS__UD_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CTHRESHOLDS_CYLPF_CTHRESHOLDS__UD_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CTHRESHOLDS_CYLPF_CTHRESHOLDS__X_MASK 0xfff000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CTHRESHOLDS_CYLPF_CTHRESHOLDS__X_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CTHRESHOLDS_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CTHRESHOLDS_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_YDERFNC 0x3c50  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_YDERFNC_CYLPF_CFILTER_GREY_YDERFNC__SLOPE_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_YDERFNC_CYLPF_CFILTER_GREY_YDERFNC__SLOPE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_YDERFNC_UNUSED0_MASK 0xf000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_YDERFNC_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_YDERFNC_CYLPF_CFILTER_GREY_YDERFNC__OFFSET_MASK 0xfff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_YDERFNC_CYLPF_CFILTER_GREY_YDERFNC__OFFSET_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_YDERFNC_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_YDERFNC_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_CHFNC 0x3c54  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_CHFNC_CYLPF_CFILTER_GREY_CHFNC__SLOPE_MASK 0x1fff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_CHFNC_CYLPF_CFILTER_GREY_CHFNC__SLOPE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_CHFNC_UNUSED0_MASK 0xe000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_CHFNC_UNUSED0_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_CHFNC_CYLPF_CFILTER_GREY_CHFNC__OFFSET_MASK 0x7ff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_CHFNC_CYLPF_CFILTER_GREY_CHFNC__OFFSET_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_CHFNC_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_CHFNC_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_LIMITS 0x3c58  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_LIMITS_CYLPF_CFILTER_GREY_LIMITS__TOPLIM_MASK 0x7f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_LIMITS_CYLPF_CFILTER_GREY_LIMITS__TOPLIM_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_LIMITS_CYLPF_CFILTER_GREY_LIMITS__BOTLIM_MASK 0x3f80
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_LIMITS_CYLPF_CFILTER_GREY_LIMITS__BOTLIM_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_LIMITS_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_LIMITS_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_BLENDSCALE 0x3c5c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_BLENDSCALE_CYLPF_CFILTER_GREY_BLENDSCALE_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_BLENDSCALE_CYLPF_CFILTER_GREY_BLENDSCALE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_BLENDSCALE_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_BLENDSCALE_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_BLENDOFFSET 0x3c60  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_BLENDOFFSET_CYLPF_CFILTER_GREY_BLENDOFFSET_MASK 0x7f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_BLENDOFFSET_CYLPF_CFILTER_GREY_BLENDOFFSET_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_BLENDOFFSET_UNUSED0_MASK 0xffffff80
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_BLENDOFFSET_UNUSED0_SHIFT 0x7

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREYSIZETHR_3_5 0x3c64  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREYSIZETHR_3_5_CYLPF_CFILTER_GREYSIZETHR_3_5__GREYDC3X3AVGTHR_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREYSIZETHR_3_5_CYLPF_CFILTER_GREYSIZETHR_3_5__GREYDC3X3AVGTHR_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREYSIZETHR_3_5_CYLPF_CFILTER_GREYSIZETHR_3_5__GREYDC3X3RINGTHR_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREYSIZETHR_3_5_CYLPF_CFILTER_GREYSIZETHR_3_5__GREYDC3X3RINGTHR_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREYSIZETHR_3_5_CYLPF_CFILTER_GREYSIZETHR_3_5__GREYDC5X5RINGTHR_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREYSIZETHR_3_5_CYLPF_CFILTER_GREYSIZETHR_3_5__GREYDC5X5RINGTHR_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREYSIZETHR_3_5_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREYSIZETHR_3_5_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREYSIZETHR_7_9 0x3c68  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREYSIZETHR_7_9_CYLPF_CFILTER_GREYSIZETHR_7_9__GREYDC7X7RINGTHR_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREYSIZETHR_7_9_CYLPF_CFILTER_GREYSIZETHR_7_9__GREYDC7X7RINGTHR_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREYSIZETHR_7_9_UNUSED0_MASK 0xfffffc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREYSIZETHR_7_9_UNUSED0_SHIFT 0xa

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_CLOSE 0x3c6c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_CLOSE_CYLPF_CFILTER_GREY_THRMODVAL_CLOSE__YT_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_CLOSE_CYLPF_CFILTER_GREY_THRMODVAL_CLOSE__YT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_CLOSE_UNUSED0_MASK 0xc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_CLOSE_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_CLOSE_CYLPF_CFILTER_GREY_THRMODVAL_CLOSE__UT_MASK 0xff000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_CLOSE_CYLPF_CFILTER_GREY_THRMODVAL_CLOSE__UT_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_CLOSE_CYLPF_CFILTER_GREY_THRMODVAL_CLOSE__VT_MASK 0xff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_CLOSE_CYLPF_CFILTER_GREY_THRMODVAL_CLOSE__VT_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_CLOSE_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_CLOSE_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_FAR 0x3c70  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_FAR_CYLPF_CFILTER_GREY_THRMODVAL_FAR__YT_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_FAR_CYLPF_CFILTER_GREY_THRMODVAL_FAR__YT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_FAR_UNUSED0_MASK 0xc00
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_FAR_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_FAR_CYLPF_CFILTER_GREY_THRMODVAL_FAR__UT_MASK 0xff000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_FAR_CYLPF_CFILTER_GREY_THRMODVAL_FAR__UT_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_FAR_CYLPF_CFILTER_GREY_THRMODVAL_FAR__VT_MASK 0xff00000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_FAR_CYLPF_CFILTER_GREY_THRMODVAL_FAR__VT_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_FAR_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_FAR_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DCINDDERFLAGS 0x3c74  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DCINDDERFLAGS_CYLPF_CFILTER_DCINDDERFLAGS_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DCINDDERFLAGS_CYLPF_CFILTER_DCINDDERFLAGS_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DCINDDERFLAGS_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DCINDDERFLAGS_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_FILTDERFLAGS 0x3c78  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_FILTDERFLAGS_CYLPF_CFILTER_FILTDERFLAGS_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_FILTDERFLAGS_CYLPF_CFILTER_FILTDERFLAGS_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_FILTDERFLAGS_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_FILTDERFLAGS_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DIRECTIONALCFG 0x3c7c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DIRECTIONALCFG_CYLPF_CFILTER_DIRECTIONALCFG_MASK 0xffffffff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DIRECTIONALCFG_CYLPF_CFILTER_DIRECTIONALCFG_SHIFT 0x0

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DIRECTIONALCFGX 0x3c80  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DIRECTIONALCFGX_CYLPF_CFILTER_DIRECTIONALCFGX_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DIRECTIONALCFGX_CYLPF_CFILTER_DIRECTIONALCFGX_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DIRECTIONALCFGX_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DIRECTIONALCFGX_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRFARMOD 0x3c84  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRFARMOD_CYLPF_CFILTER_YTHRFARMOD__SCALE_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRFARMOD_CYLPF_CFILTER_YTHRFARMOD__SCALE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRFARMOD_CYLPF_CFILTER_YTHRFARMOD__OFFSET_MASK 0x1ffc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRFARMOD_CYLPF_CFILTER_YTHRFARMOD__OFFSET_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRFARMOD_UNUSED0_MASK 0xfffe0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRFARMOD_UNUSED0_SHIFT 0x11

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRFARMOD 0x3c88  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRFARMOD_CYLPF_CFILTER_UTHRFARMOD__SCALE_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRFARMOD_CYLPF_CFILTER_UTHRFARMOD__SCALE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRFARMOD_CYLPF_CFILTER_UTHRFARMOD__OFFSET_MASK 0x7fc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRFARMOD_CYLPF_CFILTER_UTHRFARMOD__OFFSET_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRFARMOD_UNUSED0_MASK 0xffff8000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRFARMOD_UNUSED0_SHIFT 0xf

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRFARMOD 0x3c8c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRFARMOD_CYLPF_CFILTER_VTHRFARMOD__SCALE_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRFARMOD_CYLPF_CFILTER_VTHRFARMOD__SCALE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRFARMOD_CYLPF_CFILTER_VTHRFARMOD__OFFSET_MASK 0x7fc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRFARMOD_CYLPF_CFILTER_VTHRFARMOD__OFFSET_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRFARMOD_UNUSED0_MASK 0xffff8000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRFARMOD_UNUSED0_SHIFT 0xf

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRDISTMOD 0x3c90  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRDISTMOD_CYLPF_CFILTER_UTHRDISTMOD__SCALE_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRDISTMOD_CYLPF_CFILTER_UTHRDISTMOD__SCALE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRDISTMOD_CYLPF_CFILTER_UTHRDISTMOD__OFFSET_MASK 0x7fc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRDISTMOD_CYLPF_CFILTER_UTHRDISTMOD__OFFSET_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRDISTMOD_UNUSED0_MASK 0xffff8000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRDISTMOD_UNUSED0_SHIFT 0xf

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRDISTMOD 0x3c94  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRDISTMOD_CYLPF_CFILTER_VTHRDISTMOD__SCALE_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRDISTMOD_CYLPF_CFILTER_VTHRDISTMOD__SCALE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRDISTMOD_CYLPF_CFILTER_VTHRDISTMOD__OFFSET_MASK 0x7fc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRDISTMOD_CYLPF_CFILTER_VTHRDISTMOD__OFFSET_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRDISTMOD_UNUSED0_MASK 0xffff8000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRDISTMOD_UNUSED0_SHIFT 0xf

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRCLOSEXMOD 0x3c98  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRCLOSEXMOD_CYLPF_CFILTER_YTHRCLOSEXMOD__SCALE_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRCLOSEXMOD_CYLPF_CFILTER_YTHRCLOSEXMOD__SCALE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRCLOSEXMOD_CYLPF_CFILTER_YTHRCLOSEXMOD__OFFSET_MASK 0x1ffc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRCLOSEXMOD_CYLPF_CFILTER_YTHRCLOSEXMOD__OFFSET_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRCLOSEXMOD_UNUSED0_MASK 0xfffe0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRCLOSEXMOD_UNUSED0_SHIFT 0x11

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRFARXMOD 0x3c9c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRFARXMOD_CYLPF_CFILTER_YTHRFARXMOD__SCALE_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRFARXMOD_CYLPF_CFILTER_YTHRFARXMOD__SCALE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRFARXMOD_CYLPF_CFILTER_YTHRFARXMOD__OFFSET_MASK 0x1ffc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRFARXMOD_CYLPF_CFILTER_YTHRFARXMOD__OFFSET_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRFARXMOD_UNUSED0_MASK 0xfffe0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRFARXMOD_UNUSED0_SHIFT 0x11

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRFARXMOD 0x3ca0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRFARXMOD_CYLPF_CFILTER_UTHRFARXMOD__SCALE_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRFARXMOD_CYLPF_CFILTER_UTHRFARXMOD__SCALE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRFARXMOD_CYLPF_CFILTER_UTHRFARXMOD__OFFSET_MASK 0x7fc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRFARXMOD_CYLPF_CFILTER_UTHRFARXMOD__OFFSET_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRFARXMOD_UNUSED0_MASK 0xffff8000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRFARXMOD_UNUSED0_SHIFT 0xf

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRFARXMOD 0x3ca4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRFARXMOD_CYLPF_CFILTER_VTHRFARXMOD__SCALE_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRFARXMOD_CYLPF_CFILTER_VTHRFARXMOD__SCALE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRFARXMOD_CYLPF_CFILTER_VTHRFARXMOD__OFFSET_MASK 0x7fc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRFARXMOD_CYLPF_CFILTER_VTHRFARXMOD__OFFSET_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRFARXMOD_UNUSED0_MASK 0xffff8000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRFARXMOD_UNUSED0_SHIFT 0xf

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_3_0 0x3ca8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_3_0_CYLPF_CDCINDY_GAIN_DER_3_0_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_3_0_CYLPF_CDCINDY_GAIN_DER_3_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_3_0_CYLPF_CDCINDY_GAIN_DER_3_1_MASK 0xfc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_3_0_CYLPF_CDCINDY_GAIN_DER_3_1_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_3_0_CYLPF_CDCINDY_GAIN_DER_3_2_MASK 0x3f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_3_0_CYLPF_CDCINDY_GAIN_DER_3_2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_3_0_CYLPF_CDCINDY_GAIN_DER_3_3_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_3_0_CYLPF_CDCINDY_GAIN_DER_3_3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_3_0_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_3_0_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5_0 0x3cac  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5_0_CYLPF_CDCINDY_GAIN_DER_5_0_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5_0_CYLPF_CDCINDY_GAIN_DER_5_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5_0_CYLPF_CDCINDY_GAIN_DER_5_1_MASK 0xfc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5_0_CYLPF_CDCINDY_GAIN_DER_5_1_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5_0_CYLPF_CDCINDY_GAIN_DER_5_2_MASK 0x3f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5_0_CYLPF_CDCINDY_GAIN_DER_5_2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5_0_CYLPF_CDCINDY_GAIN_DER_5_3_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5_0_CYLPF_CDCINDY_GAIN_DER_5_3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5_0_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5_0_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_7_0 0x3cb0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_7_0_CYLPF_CDCINDY_GAIN_DER_7_0_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_7_0_CYLPF_CDCINDY_GAIN_DER_7_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_7_0_CYLPF_CDCINDY_GAIN_DER_7_1_MASK 0xfc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_7_0_CYLPF_CDCINDY_GAIN_DER_7_1_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_7_0_CYLPF_CDCINDY_GAIN_DER_7_2_MASK 0x3f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_7_0_CYLPF_CDCINDY_GAIN_DER_7_2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_7_0_CYLPF_CDCINDY_GAIN_DER_7_3_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_7_0_CYLPF_CDCINDY_GAIN_DER_7_3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_7_0_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_7_0_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9_0 0x3cb4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9_0_CYLPF_CDCINDY_GAIN_DER_9_0_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9_0_CYLPF_CDCINDY_GAIN_DER_9_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9_0_CYLPF_CDCINDY_GAIN_DER_9_1_MASK 0xfc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9_0_CYLPF_CDCINDY_GAIN_DER_9_1_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9_0_CYLPF_CDCINDY_GAIN_DER_9_2_MASK 0x3f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9_0_CYLPF_CDCINDY_GAIN_DER_9_2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9_0_CYLPF_CDCINDY_GAIN_DER_9_3_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9_0_CYLPF_CDCINDY_GAIN_DER_9_3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9_0_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9_0_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5X_0 0x3cb8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5X_0_CYLPF_CDCINDY_GAIN_DER_5X_0_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5X_0_CYLPF_CDCINDY_GAIN_DER_5X_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5X_0_CYLPF_CDCINDY_GAIN_DER_5X_1_MASK 0xfc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5X_0_CYLPF_CDCINDY_GAIN_DER_5X_1_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5X_0_CYLPF_CDCINDY_GAIN_DER_5X_2_MASK 0x3f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5X_0_CYLPF_CDCINDY_GAIN_DER_5X_2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5X_0_CYLPF_CDCINDY_GAIN_DER_5X_3_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5X_0_CYLPF_CDCINDY_GAIN_DER_5X_3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5X_0_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5X_0_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9X_0 0x3cbc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9X_0_CYLPF_CDCINDY_GAIN_DER_9X_0_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9X_0_CYLPF_CDCINDY_GAIN_DER_9X_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9X_0_CYLPF_CDCINDY_GAIN_DER_9X_1_MASK 0xfc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9X_0_CYLPF_CDCINDY_GAIN_DER_9X_1_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9X_0_CYLPF_CDCINDY_GAIN_DER_9X_2_MASK 0x3f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9X_0_CYLPF_CDCINDY_GAIN_DER_9X_2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9X_0_CYLPF_CDCINDY_GAIN_DER_9X_3_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9X_0_CYLPF_CDCINDY_GAIN_DER_9X_3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9X_0_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9X_0_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_3_0 0x3cc0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_3_0_CYLPF_CDCINDUV_GAIN_DER_3_0_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_3_0_CYLPF_CDCINDUV_GAIN_DER_3_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_3_0_CYLPF_CDCINDUV_GAIN_DER_3_1_MASK 0xfc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_3_0_CYLPF_CDCINDUV_GAIN_DER_3_1_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_3_0_CYLPF_CDCINDUV_GAIN_DER_3_2_MASK 0x3f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_3_0_CYLPF_CDCINDUV_GAIN_DER_3_2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_3_0_CYLPF_CDCINDUV_GAIN_DER_3_3_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_3_0_CYLPF_CDCINDUV_GAIN_DER_3_3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_3_0_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_3_0_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5_0 0x3cc4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5_0_CYLPF_CDCINDUV_GAIN_DER_5_0_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5_0_CYLPF_CDCINDUV_GAIN_DER_5_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5_0_CYLPF_CDCINDUV_GAIN_DER_5_1_MASK 0xfc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5_0_CYLPF_CDCINDUV_GAIN_DER_5_1_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5_0_CYLPF_CDCINDUV_GAIN_DER_5_2_MASK 0x3f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5_0_CYLPF_CDCINDUV_GAIN_DER_5_2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5_0_CYLPF_CDCINDUV_GAIN_DER_5_3_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5_0_CYLPF_CDCINDUV_GAIN_DER_5_3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5_0_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5_0_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_7_0 0x3cc8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_7_0_CYLPF_CDCINDUV_GAIN_DER_7_0_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_7_0_CYLPF_CDCINDUV_GAIN_DER_7_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_7_0_CYLPF_CDCINDUV_GAIN_DER_7_1_MASK 0xfc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_7_0_CYLPF_CDCINDUV_GAIN_DER_7_1_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_7_0_CYLPF_CDCINDUV_GAIN_DER_7_2_MASK 0x3f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_7_0_CYLPF_CDCINDUV_GAIN_DER_7_2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_7_0_CYLPF_CDCINDUV_GAIN_DER_7_3_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_7_0_CYLPF_CDCINDUV_GAIN_DER_7_3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_7_0_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_7_0_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5X_0 0x3ccc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5X_0_CYLPF_CDCINDUV_GAIN_DER_5X_0_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5X_0_CYLPF_CDCINDUV_GAIN_DER_5X_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5X_0_CYLPF_CDCINDUV_GAIN_DER_5X_1_MASK 0xfc0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5X_0_CYLPF_CDCINDUV_GAIN_DER_5X_1_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5X_0_CYLPF_CDCINDUV_GAIN_DER_5X_2_MASK 0x3f000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5X_0_CYLPF_CDCINDUV_GAIN_DER_5X_2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5X_0_CYLPF_CDCINDUV_GAIN_DER_5X_3_MASK 0xfc0000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5X_0_CYLPF_CDCINDUV_GAIN_DER_5X_3_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5X_0_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5X_0_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_DITHERING_YFILTEREN 0x3cd0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_DITHERING_YFILTEREN_CYLPF_DITHERING_YFILTEREN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_DITHERING_YFILTEREN_CYLPF_DITHERING_YFILTEREN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_DITHERING_YFILTEREN_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_DITHERING_YFILTEREN_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_DITHERING_CFILTEREN 0x3cd4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_DITHERING_CFILTEREN_CYLPF_DITHERING_CFILTEREN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_DITHERING_CFILTEREN_CYLPF_DITHERING_CFILTEREN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_DITHERING_CFILTEREN_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_DITHERING_CFILTEREN_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ANR_CYLPF_DITHERING_SEED 0x3cd8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_DITHERING_SEED_CYLPF_DITHERING_SEED_MASK 0x3fffffff
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_DITHERING_SEED_CYLPF_DITHERING_SEED_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_DITHERING_SEED_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CYLPF_DITHERING_SEED_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_BYPASS 0x3cf0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BYPASS_CNR_BYPASS_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BYPASS_CNR_BYPASS_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BYPASS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BYPASS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_CFG 0x3cf4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CFG_CNR_INPUT_SELECT_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CFG_CNR_INPUT_SELECT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CFG_CNR_NUM_COLORS_MASK 0xe
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CFG_CNR_NUM_COLORS_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CFG_CNR_EXT_ENABLE_MASK 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CFG_CNR_EXT_ENABLE_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CFG_CNR_EXT_LIMIT_MASK 0x20
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CFG_CNR_EXT_LIMIT_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_DEBUG 0x3cf8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_DEBUG_CNR_DEBUG_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CNR_DEBUG_CNR_DEBUG_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_DEBUG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ANR_CNR_DEBUG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_MODIFIERS_FILTER_MODE 0x3cfc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_MODIFIERS_FILTER_MODE_CNR_GAINOFFSET_FILTER_MODE_Y_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CNR_MODIFIERS_FILTER_MODE_CNR_GAINOFFSET_FILTER_MODE_Y_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_MODIFIERS_FILTER_MODE_CNR_GAINOFFSET_FILTER_MODE_C_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CNR_MODIFIERS_FILTER_MODE_CNR_GAINOFFSET_FILTER_MODE_C_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CNR_MODIFIERS_FILTER_MODE_CNR_BLENDFACTOR_FILTER_MODE_Y_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ANR_CNR_MODIFIERS_FILTER_MODE_CNR_BLENDFACTOR_FILTER_MODE_Y_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CNR_MODIFIERS_FILTER_MODE_CNR_BLENDFACTOR_FILTER_MODE_C_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CNR_MODIFIERS_FILTER_MODE_CNR_BLENDFACTOR_FILTER_MODE_C_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_CNR_MODIFIERS_FILTER_MODE_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_MODIFIERS_FILTER_MODE_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_COLOR0_SPECIAL_PARAMS 0x3d00  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_COLOR0_SPECIAL_PARAMS_CNR_COLOR0_SAT_MODE_MASK 0x3
#define IPE_IPE_0_NPS_CLC_ANR_CNR_COLOR0_SPECIAL_PARAMS_CNR_COLOR0_SAT_MODE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_COLOR0_SPECIAL_PARAMS_CNR_COLOR0_CSMIN_PARA_MASK 0xffc
#define IPE_IPE_0_NPS_CLC_ANR_CNR_COLOR0_SPECIAL_PARAMS_CNR_COLOR0_CSMIN_PARA_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CNR_COLOR0_SPECIAL_PARAMS_CNR_COLOR0_CSMAX_PARA_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_COLOR0_SPECIAL_PARAMS_CNR_COLOR0_CSMAX_PARA_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CNR_COLOR0_SPECIAL_PARAMS_CNR_QEXT_MASK 0x3fc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_COLOR0_SPECIAL_PARAMS_CNR_QEXT_SHIFT 0x16
#define IPE_IPE_0_NPS_CLC_ANR_CNR_COLOR0_SPECIAL_PARAMS_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_COLOR0_SPECIAL_PARAMS_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_C_MODE_0 0x3d04  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_C_MODE_0_CNR_C_MODE_0_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CNR_C_MODE_0_CNR_C_MODE_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_C_MODE_0_CNR_C_MODE_1_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CNR_C_MODE_0_CNR_C_MODE_1_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CNR_C_MODE_0_CNR_C_MODE_2_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ANR_CNR_C_MODE_0_CNR_C_MODE_2_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CNR_C_MODE_0_CNR_C_MODE_3_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CNR_C_MODE_0_CNR_C_MODE_3_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_CNR_C_MODE_0_CNR_C_MODE_4_MASK 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CNR_C_MODE_0_CNR_C_MODE_4_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_CNR_C_MODE_0_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_C_MODE_0_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_0 0x3d08  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_0_CNR_AMIN_0_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_0_CNR_AMIN_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_0_CNR_AMIN_1_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_0_CNR_AMIN_1_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_0_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_0_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_1 0x3d0c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_1_CNR_AMIN_2_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_1_CNR_AMIN_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_1_CNR_AMIN_3_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_1_CNR_AMIN_3_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_1_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_1_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_2 0x3d10  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_2_CNR_AMIN_4_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_2_CNR_AMIN_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_2_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_2_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_0 0x3d14  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_0_CNR_AMAX_0_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_0_CNR_AMAX_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_0_CNR_AMAX_1_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_0_CNR_AMAX_1_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_0_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_0_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_1 0x3d18  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_1_CNR_AMAX_2_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_1_CNR_AMAX_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_1_CNR_AMAX_3_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_1_CNR_AMAX_3_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_1_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_1_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_2 0x3d1c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_2_CNR_AMAX_4_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_2_CNR_AMAX_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_2_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_2_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_AINTERNAL_0 0x3d20  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AINTERNAL_0_CNR_AINTERNAL_0_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AINTERNAL_0_CNR_AINTERNAL_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AINTERNAL_0_CNR_AINTERNAL_1_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AINTERNAL_0_CNR_AINTERNAL_1_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AINTERNAL_0_CNR_AINTERNAL_2_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AINTERNAL_0_CNR_AINTERNAL_2_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AINTERNAL_0_CNR_AINTERNAL_3_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AINTERNAL_0_CNR_AINTERNAL_3_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AINTERNAL_0_CNR_AINTERNAL_4_MASK 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AINTERNAL_0_CNR_AINTERNAL_4_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AINTERNAL_0_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_AINTERNAL_0_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_0 0x3d24  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_0_CNR_CSMIN_0_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_0_CNR_CSMIN_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_0_CNR_CSMIN_1_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_0_CNR_CSMIN_1_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_0_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_0_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_1 0x3d28  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_1_CNR_CSMIN_2_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_1_CNR_CSMIN_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_1_CNR_CSMIN_3_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_1_CNR_CSMIN_3_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_1_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_1_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_2 0x3d2c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_2_CNR_CSMIN_4_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_2_CNR_CSMIN_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_2_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_2_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_0 0x3d30  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_0_CNR_CSMAX_0_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_0_CNR_CSMAX_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_0_CNR_CSMAX_1_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_0_CNR_CSMAX_1_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_0_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_0_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_1 0x3d34  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_1_CNR_CSMAX_2_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_1_CNR_CSMAX_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_1_CNR_CSMAX_3_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_1_CNR_CSMAX_3_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_1_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_1_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_2 0x3d38  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_2_CNR_CSMAX_4_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_2_CNR_CSMAX_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_2_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_2_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_YMIN_0 0x3d3c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMIN_0_CNR_YMIN_0_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMIN_0_CNR_YMIN_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMIN_0_CNR_YMIN_1_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMIN_0_CNR_YMIN_1_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMIN_0_CNR_YMIN_2_MASK 0x3ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMIN_0_CNR_YMIN_2_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMIN_0_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMIN_0_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_YMIN_1 0x3d40  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMIN_1_CNR_YMIN_3_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMIN_1_CNR_YMIN_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMIN_1_CNR_YMIN_4_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMIN_1_CNR_YMIN_4_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMIN_1_UNUSED0_MASK 0xfff00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMIN_1_UNUSED0_SHIFT 0x14

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_YMAX_0 0x3d44  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMAX_0_CNR_YMAX_0_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMAX_0_CNR_YMAX_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMAX_0_CNR_YMAX_1_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMAX_0_CNR_YMAX_1_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMAX_0_CNR_YMAX_2_MASK 0x3ff00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMAX_0_CNR_YMAX_2_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMAX_0_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMAX_0_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_YMAX_1 0x3d48  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMAX_1_CNR_YMAX_3_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMAX_1_CNR_YMAX_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMAX_1_CNR_YMAX_4_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMAX_1_CNR_YMAX_4_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMAX_1_UNUSED0_MASK 0xfff00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_YMAX_1_UNUSED0_SHIFT 0x14

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_BOUNDARY_PROBABILITY_0 0x3d4c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BOUNDARY_PROBABILITY_0_CNR_BOUNDARY_PROBABILITY_0_MASK 0xf
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BOUNDARY_PROBABILITY_0_CNR_BOUNDARY_PROBABILITY_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BOUNDARY_PROBABILITY_0_CNR_BOUNDARY_PROBABILITY_1_MASK 0xf0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BOUNDARY_PROBABILITY_0_CNR_BOUNDARY_PROBABILITY_1_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BOUNDARY_PROBABILITY_0_CNR_BOUNDARY_PROBABILITY_2_MASK 0xf00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BOUNDARY_PROBABILITY_0_CNR_BOUNDARY_PROBABILITY_2_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BOUNDARY_PROBABILITY_0_CNR_BOUNDARY_PROBABILITY_3_MASK 0xf000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BOUNDARY_PROBABILITY_0_CNR_BOUNDARY_PROBABILITY_3_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BOUNDARY_PROBABILITY_0_CNR_BOUNDARY_PROBABILITY_4_MASK 0xf0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BOUNDARY_PROBABILITY_0_CNR_BOUNDARY_PROBABILITY_4_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BOUNDARY_PROBABILITY_0_UNUSED0_MASK 0xfff00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BOUNDARY_PROBABILITY_0_UNUSED0_SHIFT 0x14

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_Q_0 0x3d50  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_Q_0_CNR_Q_0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_Q_0_CNR_Q_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_Q_0_CNR_Q_1_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_Q_0_CNR_Q_1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CNR_Q_0_CNR_Q_2_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_Q_0_CNR_Q_2_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CNR_Q_0_CNR_Q_3_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_Q_0_CNR_Q_3_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_Q_1 0x3d54  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_Q_1_CNR_Q_4_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_Q_1_CNR_Q_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_Q_1_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_Q_1_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_0 0x3d58  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_0_CNR_GAINFACTOR_Y_Y_0_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_0_CNR_GAINFACTOR_Y_Y_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_0_CNR_GAINFACTOR_Y_Y_1_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_0_CNR_GAINFACTOR_Y_Y_1_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_0_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_0_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_1 0x3d5c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_1_CNR_GAINFACTOR_Y_Y_2_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_1_CNR_GAINFACTOR_Y_Y_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_1_CNR_GAINFACTOR_Y_Y_3_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_1_CNR_GAINFACTOR_Y_Y_3_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_1_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_1_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_2 0x3d60  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_2_CNR_GAINFACTOR_Y_Y_4_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_2_CNR_GAINFACTOR_Y_Y_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_2_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_2_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_0 0x3d64  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_0_CNR_GAINFACTOR_UV_Y_0_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_0_CNR_GAINFACTOR_UV_Y_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_0_CNR_GAINFACTOR_UV_Y_1_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_0_CNR_GAINFACTOR_UV_Y_1_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_0_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_0_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_1 0x3d68  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_1_CNR_GAINFACTOR_UV_Y_2_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_1_CNR_GAINFACTOR_UV_Y_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_1_CNR_GAINFACTOR_UV_Y_3_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_1_CNR_GAINFACTOR_UV_Y_3_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_1_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_1_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_2 0x3d6c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_2_CNR_GAINFACTOR_UV_Y_4_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_2_CNR_GAINFACTOR_UV_Y_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_2_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_2_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_0 0x3d70  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_0_CNR_OFFSET_Y_Y_0_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_0_CNR_OFFSET_Y_Y_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_0_CNR_OFFSET_Y_Y_1_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_0_CNR_OFFSET_Y_Y_1_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_0_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_0_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_1 0x3d74  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_1_CNR_OFFSET_Y_Y_2_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_1_CNR_OFFSET_Y_Y_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_1_CNR_OFFSET_Y_Y_3_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_1_CNR_OFFSET_Y_Y_3_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_1_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_1_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_2 0x3d78  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_2_CNR_OFFSET_Y_Y_4_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_2_CNR_OFFSET_Y_Y_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_2_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_2_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_Y_0 0x3d7c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_Y_0_CNR_OFFSET_U_Y_0_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_Y_0_CNR_OFFSET_U_Y_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_Y_0_CNR_OFFSET_U_Y_1_MASK 0x3fe00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_Y_0_CNR_OFFSET_U_Y_1_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_Y_0_CNR_OFFSET_U_Y_2_MASK 0x7fc0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_Y_0_CNR_OFFSET_U_Y_2_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_Y_0_UNUSED0_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_Y_0_UNUSED0_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_Y_1 0x3d80  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_Y_1_CNR_OFFSET_U_Y_3_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_Y_1_CNR_OFFSET_U_Y_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_Y_1_CNR_OFFSET_U_Y_4_MASK 0x3fe00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_Y_1_CNR_OFFSET_U_Y_4_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_Y_1_UNUSED0_MASK 0xfffc0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_Y_1_UNUSED0_SHIFT 0x12

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_Y_0 0x3d84  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_Y_0_CNR_OFFSET_V_Y_0_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_Y_0_CNR_OFFSET_V_Y_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_Y_0_CNR_OFFSET_V_Y_1_MASK 0x3fe00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_Y_0_CNR_OFFSET_V_Y_1_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_Y_0_CNR_OFFSET_V_Y_2_MASK 0x7fc0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_Y_0_CNR_OFFSET_V_Y_2_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_Y_0_UNUSED0_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_Y_0_UNUSED0_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_Y_1 0x3d88  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_Y_1_CNR_OFFSET_V_Y_3_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_Y_1_CNR_OFFSET_V_Y_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_Y_1_CNR_OFFSET_V_Y_4_MASK 0x3fe00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_Y_1_CNR_OFFSET_V_Y_4_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_Y_1_UNUSED0_MASK 0xfffc0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_Y_1_UNUSED0_SHIFT 0x12

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_0 0x3d8c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_0_CNR_GAINFACTOR_Y_C_0_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_0_CNR_GAINFACTOR_Y_C_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_0_CNR_GAINFACTOR_Y_C_1_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_0_CNR_GAINFACTOR_Y_C_1_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_0_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_0_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_1 0x3d90  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_1_CNR_GAINFACTOR_Y_C_2_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_1_CNR_GAINFACTOR_Y_C_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_1_CNR_GAINFACTOR_Y_C_3_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_1_CNR_GAINFACTOR_Y_C_3_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_1_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_1_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_2 0x3d94  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_2_CNR_GAINFACTOR_Y_C_4_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_2_CNR_GAINFACTOR_Y_C_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_2_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_2_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_0 0x3d98  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_0_CNR_GAINFACTOR_UV_C_0_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_0_CNR_GAINFACTOR_UV_C_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_0_CNR_GAINFACTOR_UV_C_1_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_0_CNR_GAINFACTOR_UV_C_1_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_0_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_0_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_1 0x3d9c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_1_CNR_GAINFACTOR_UV_C_2_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_1_CNR_GAINFACTOR_UV_C_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_1_CNR_GAINFACTOR_UV_C_3_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_1_CNR_GAINFACTOR_UV_C_3_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_1_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_1_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_2 0x3da0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_2_CNR_GAINFACTOR_UV_C_4_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_2_CNR_GAINFACTOR_UV_C_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_2_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_2_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_0 0x3da4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_0_CNR_OFFSET_Y_C_0_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_0_CNR_OFFSET_Y_C_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_0_CNR_OFFSET_Y_C_1_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_0_CNR_OFFSET_Y_C_1_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_0_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_0_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_1 0x3da8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_1_CNR_OFFSET_Y_C_2_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_1_CNR_OFFSET_Y_C_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_1_CNR_OFFSET_Y_C_3_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_1_CNR_OFFSET_Y_C_3_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_1_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_1_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_2 0x3dac  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_2_CNR_OFFSET_Y_C_4_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_2_CNR_OFFSET_Y_C_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_2_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_2_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_C_0 0x3db0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_C_0_CNR_OFFSET_U_C_0_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_C_0_CNR_OFFSET_U_C_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_C_0_CNR_OFFSET_U_C_1_MASK 0x3fe00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_C_0_CNR_OFFSET_U_C_1_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_C_0_CNR_OFFSET_U_C_2_MASK 0x7fc0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_C_0_CNR_OFFSET_U_C_2_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_C_0_UNUSED0_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_C_0_UNUSED0_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_C_1 0x3db4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_C_1_CNR_OFFSET_U_C_3_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_C_1_CNR_OFFSET_U_C_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_C_1_CNR_OFFSET_U_C_4_MASK 0x3fe00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_C_1_CNR_OFFSET_U_C_4_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_C_1_UNUSED0_MASK 0xfffc0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_C_1_UNUSED0_SHIFT 0x12

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_C_0 0x3db8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_C_0_CNR_OFFSET_V_C_0_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_C_0_CNR_OFFSET_V_C_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_C_0_CNR_OFFSET_V_C_1_MASK 0x3fe00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_C_0_CNR_OFFSET_V_C_1_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_C_0_CNR_OFFSET_V_C_2_MASK 0x7fc0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_C_0_CNR_OFFSET_V_C_2_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_C_0_UNUSED0_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_C_0_UNUSED0_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_C_1 0x3dbc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_C_1_CNR_OFFSET_V_C_3_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_C_1_CNR_OFFSET_V_C_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_C_1_CNR_OFFSET_V_C_4_MASK 0x3fe00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_C_1_CNR_OFFSET_V_C_4_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_C_1_UNUSED0_MASK 0xfffc0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_C_1_UNUSED0_SHIFT 0x12

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_DC_0 0x3dc0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_DC_0_CNR_BLENDFACTOR_Y_DC_0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_DC_0_CNR_BLENDFACTOR_Y_DC_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_DC_0_CNR_BLENDFACTOR_Y_DC_1_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_DC_0_CNR_BLENDFACTOR_Y_DC_1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_DC_0_CNR_BLENDFACTOR_Y_DC_2_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_DC_0_CNR_BLENDFACTOR_Y_DC_2_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_DC_0_CNR_BLENDFACTOR_Y_DC_3_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_DC_0_CNR_BLENDFACTOR_Y_DC_3_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_DC_1 0x3dc4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_DC_1_CNR_BLENDFACTOR_Y_DC_4_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_DC_1_CNR_BLENDFACTOR_Y_DC_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_DC_1_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_DC_1_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_ALT_0 0x3dc8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_ALT_0_CNR_BLENDFACTOR_Y_ALT_0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_ALT_0_CNR_BLENDFACTOR_Y_ALT_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_ALT_0_CNR_BLENDFACTOR_Y_ALT_1_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_ALT_0_CNR_BLENDFACTOR_Y_ALT_1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_ALT_0_CNR_BLENDFACTOR_Y_ALT_2_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_ALT_0_CNR_BLENDFACTOR_Y_ALT_2_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_ALT_0_CNR_BLENDFACTOR_Y_ALT_3_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_ALT_0_CNR_BLENDFACTOR_Y_ALT_3_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_ALT_1 0x3dcc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_ALT_1_CNR_BLENDFACTOR_Y_ALT_4_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_ALT_1_CNR_BLENDFACTOR_Y_ALT_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_ALT_1_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_ALT_1_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_C_0 0x3dd0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_C_0_CNR_BLENDFACTOR_C_0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_C_0_CNR_BLENDFACTOR_C_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_C_0_CNR_BLENDFACTOR_C_1_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_C_0_CNR_BLENDFACTOR_C_1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_C_0_CNR_BLENDFACTOR_C_2_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_C_0_CNR_BLENDFACTOR_C_2_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_C_0_CNR_BLENDFACTOR_C_3_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_C_0_CNR_BLENDFACTOR_C_3_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_C_1 0x3dd4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_C_1_CNR_BLENDFACTOR_C_4_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_C_1_CNR_BLENDFACTOR_C_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_C_1_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_C_1_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_FD_OFFSET 0x3dd8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_OFFSET_CNR_FD_XOFFSET_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_OFFSET_CNR_FD_XOFFSET_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_OFFSET_CNR_FD_YOFFSET_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_OFFSET_CNR_FD_YOFFSET_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_XCENTER_0 0x3ddc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_XCENTER_0_CNR_FD_REGIONS_XCENTER_0_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_XCENTER_0_CNR_FD_REGIONS_XCENTER_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_XCENTER_0_CNR_FD_REGIONS_XCENTER_1_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_XCENTER_0_CNR_FD_REGIONS_XCENTER_1_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_XCENTER_1 0x3de0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_XCENTER_1_CNR_FD_REGIONS_XCENTER_2_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_XCENTER_1_CNR_FD_REGIONS_XCENTER_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_XCENTER_1_CNR_FD_REGIONS_XCENTER_3_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_XCENTER_1_CNR_FD_REGIONS_XCENTER_3_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_XCENTER_2 0x3de4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_XCENTER_2_CNR_FD_REGIONS_XCENTER_4_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_XCENTER_2_CNR_FD_REGIONS_XCENTER_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_XCENTER_2_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_XCENTER_2_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_YCENTER_0 0x3de8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_YCENTER_0_CNR_FD_REGIONS_YCENTER_0_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_YCENTER_0_CNR_FD_REGIONS_YCENTER_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_YCENTER_0_CNR_FD_REGIONS_YCENTER_1_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_YCENTER_0_CNR_FD_REGIONS_YCENTER_1_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_YCENTER_1 0x3dec  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_YCENTER_1_CNR_FD_REGIONS_YCENTER_2_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_YCENTER_1_CNR_FD_REGIONS_YCENTER_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_YCENTER_1_CNR_FD_REGIONS_YCENTER_3_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_YCENTER_1_CNR_FD_REGIONS_YCENTER_3_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_YCENTER_2 0x3df0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_YCENTER_2_CNR_FD_REGIONS_YCENTER_4_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_YCENTER_2_CNR_FD_REGIONS_YCENTER_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_YCENTER_2_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_YCENTER_2_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_0 0x3df4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_0_CNR_FD_REGIONS_RBOUNDARY_0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_0_CNR_FD_REGIONS_RBOUNDARY_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_0_UNUSED0_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_0_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_0_CNR_FD_REGIONS_RBOUNDARY_1_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_0_CNR_FD_REGIONS_RBOUNDARY_1_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_0_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_0_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_1 0x3df8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_1_CNR_FD_REGIONS_RBOUNDARY_2_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_1_CNR_FD_REGIONS_RBOUNDARY_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_1_UNUSED0_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_1_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_1_CNR_FD_REGIONS_RBOUNDARY_3_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_1_CNR_FD_REGIONS_RBOUNDARY_3_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_1_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_1_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_2 0x3dfc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_2_CNR_FD_REGIONS_RBOUNDARY_4_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_2_CNR_FD_REGIONS_RBOUNDARY_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_2_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_2_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_SHIFT_0 0x3e00  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_SHIFT_0_CNR_FD_REGIONS_RBOUNDARY_SHIFT_0_MASK 0xf
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_SHIFT_0_CNR_FD_REGIONS_RBOUNDARY_SHIFT_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_SHIFT_0_CNR_FD_REGIONS_RBOUNDARY_SHIFT_1_MASK 0xf0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_SHIFT_0_CNR_FD_REGIONS_RBOUNDARY_SHIFT_1_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_SHIFT_0_CNR_FD_REGIONS_RBOUNDARY_SHIFT_2_MASK 0xf00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_SHIFT_0_CNR_FD_REGIONS_RBOUNDARY_SHIFT_2_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_SHIFT_0_CNR_FD_REGIONS_RBOUNDARY_SHIFT_3_MASK 0xf000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_SHIFT_0_CNR_FD_REGIONS_RBOUNDARY_SHIFT_3_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_SHIFT_0_CNR_FD_REGIONS_RBOUNDARY_SHIFT_4_MASK 0xf0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_SHIFT_0_CNR_FD_REGIONS_RBOUNDARY_SHIFT_4_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_SHIFT_0_UNUSED0_MASK 0xfff00000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_SHIFT_0_UNUSED0_SHIFT 0x14

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_0 0x3e04  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_0_CNR_FD_REGIONS_RSLOPE_0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_0_CNR_FD_REGIONS_RSLOPE_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_0_UNUSED0_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_0_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_0_CNR_FD_REGIONS_RSLOPE_1_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_0_CNR_FD_REGIONS_RSLOPE_1_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_0_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_0_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_1 0x3e08  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_1_CNR_FD_REGIONS_RSLOPE_2_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_1_CNR_FD_REGIONS_RSLOPE_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_1_UNUSED0_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_1_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_1_CNR_FD_REGIONS_RSLOPE_3_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_1_CNR_FD_REGIONS_RSLOPE_3_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_1_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_1_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_2 0x3e0c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_2_CNR_FD_REGIONS_RSLOPE_4_MASK 0xff
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_2_CNR_FD_REGIONS_RSLOPE_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_2_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_2_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0 0x3e10  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0_CNR_FD_REGIONS_RSLOPE_SHIFT_0_MASK 0x7
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0_CNR_FD_REGIONS_RSLOPE_SHIFT_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0_UNUSED0_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0_CNR_FD_REGIONS_RSLOPE_SHIFT_1_MASK 0x70
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0_CNR_FD_REGIONS_RSLOPE_SHIFT_1_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0_UNUSED1_MASK 0x80
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0_UNUSED1_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0_CNR_FD_REGIONS_RSLOPE_SHIFT_2_MASK 0x700
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0_CNR_FD_REGIONS_RSLOPE_SHIFT_2_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0_UNUSED2_MASK 0x800
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0_UNUSED2_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0_CNR_FD_REGIONS_RSLOPE_SHIFT_3_MASK 0x7000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0_CNR_FD_REGIONS_RSLOPE_SHIFT_3_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0_UNUSED3_MASK 0x8000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0_UNUSED3_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0_CNR_FD_REGIONS_RSLOPE_SHIFT_4_MASK 0x70000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0_CNR_FD_REGIONS_RSLOPE_SHIFT_4_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0_UNUSED4_MASK 0xfff80000
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0_UNUSED4_SHIFT 0x13

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_FD_COMBINE_0 0x3e14  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_COMBINE_0_CNR_FD_COMBINE_0_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_COMBINE_0_CNR_FD_COMBINE_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_COMBINE_0_CNR_FD_COMBINE_1_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_COMBINE_0_CNR_FD_COMBINE_1_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_COMBINE_0_CNR_FD_COMBINE_2_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_COMBINE_0_CNR_FD_COMBINE_2_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_COMBINE_0_CNR_FD_COMBINE_3_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_COMBINE_0_CNR_FD_COMBINE_3_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_COMBINE_0_CNR_FD_COMBINE_4_MASK 0x10
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_COMBINE_0_CNR_FD_COMBINE_4_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_COMBINE_0_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_COMBINE_0_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_NPS_CLC_ANR_CNR_FD_CFG 0x3e18  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_CFG_CNR_FD_ENABLE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_CFG_CNR_FD_ENABLE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_CFG_CNR_FD_NUM_REGIONS_MASK 0xe
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_CFG_CNR_FD_NUM_REGIONS_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_CFG_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_NPS_CLC_ANR_CNR_FD_CFG_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_NPS_CLC_ANR_PDI_PACK_BYPASS 0x3e30  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_BYPASS_PDI_PACK_BYPASS_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_BYPASS_PDI_PACK_BYPASS_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_BYPASS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_BYPASS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_ANR_PDI_PACK_HORIZ 0x3e34  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_HORIZ_PDI_PACK_CROP_HORIZSTART_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_HORIZ_PDI_PACK_CROP_HORIZSTART_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_HORIZ_PDI_PACK_CROP_HORIZEND_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_HORIZ_PDI_PACK_CROP_HORIZEND_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_HORIZ_PDI_PACK_STARTPHASE_MASK 0x300000
#define IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_HORIZ_PDI_PACK_STARTPHASE_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_HORIZ_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_HORIZ_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_ANR_PDI_PACK_VERT 0x3e38  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_VERT_PDI_PACK_CROP_VERTSTART_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_VERT_PDI_PACK_CROP_VERTSTART_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_VERT_UNUSED0_MASK 0xc000
#define IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_VERT_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_VERT_PDI_PACK_CROP_VERTEND_MASK 0x3fff0000
#define IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_VERT_PDI_PACK_CROP_VERTEND_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_VERT_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_VERT_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS 0x3f00  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_FE_FULL_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_FE_FULL_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DLY_FULL_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DLY_FULL_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_SCL2_FULL_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_SCL2_FULL_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_WAS_IN_EOS_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_WAS_IN_EOS_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL1_DLY_EMPTY_MASK 0x10
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL1_DLY_EMPTY_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL1_ROW_GAP0_MASK 0x20
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL1_ROW_GAP0_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL1_ROW_GAP1_MASK 0x40
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL1_ROW_GAP1_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_WAS_UPSCL1_EOS_MASK 0x80
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_WAS_UPSCL1_EOS_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL1_OUT_RDY_MASK 0x100
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL1_OUT_RDY_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL1_STOP_MASK 0x200
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL1_STOP_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL1_SLEEP_MASK 0x400
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL1_SLEEP_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL2_DLY_EMPTY_MASK 0x800
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL2_DLY_EMPTY_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL2_ROW_GAP0_MASK 0x1000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL2_ROW_GAP0_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL2_ROW_GAP1_MASK 0x2000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL2_ROW_GAP1_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_WAS_UPSCL2_EOS_MASK 0x4000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_WAS_UPSCL2_EOS_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL2_OUT_RDY_MASK 0x8000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL2_OUT_RDY_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL2_STOP_MASK 0x10000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL2_STOP_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL2_SLEEP_MASK 0x20000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_UPSCL2_SLEEP_SHIFT 0x11
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DC_FIRST_STRIP_MASK 0x40000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DC_FIRST_STRIP_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DC_LAST_STRIP_MASK 0x80000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DC_LAST_STRIP_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DC_ONE_STRIP_MASK 0x100000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DC_ONE_STRIP_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_WAS_DC_I_RUP_MASK 0x200000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_WAS_DC_I_RUP_SHIFT 0x15
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_WAS_DC_O_RUP_MASK 0x400000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_WAS_DC_O_RUP_SHIFT 0x16
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DC_DP_RDY_MASK 0x800000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DC_DP_RDY_SHIFT 0x17
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DC_RDY_MASK 0x1000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DC_RDY_SHIFT 0x18
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DC_STOP_DP_MASK 0x2000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DC_STOP_DP_SHIFT 0x19
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_WAS_DC_O_EOS_MASK 0x4000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_WAS_DC_O_EOS_SHIFT 0x1a
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DC_O_FRM_MASK 0x8000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DC_O_FRM_SHIFT 0x1b
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DC_I_IDLE_MASK 0x10000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DC_I_IDLE_SHIFT 0x1c
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DC_O_IDLE_MASK 0x20000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DC_O_IDLE_SHIFT 0x1d
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DC_IN_RDY_MASK 0x40000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_DC_IN_RDY_SHIFT 0x1e
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_EOS2EOS_DC_MASK 0x80000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS_EOS2EOS_DC_SHIFT 0x1f

#define regIPE_IPE_0_NPS_CLC_ANR_ANR_DC_IN_CNT 0x3f04  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_IN_CNT_PIXELS_CNT_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_IN_CNT_PIXELS_CNT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_IN_CNT_UNUSED0_MASK 0xf000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_IN_CNT_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_IN_CNT_LINES_CNT_MASK 0x3fff0000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_IN_CNT_LINES_CNT_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_IN_CNT_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_IN_CNT_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_ANR_DC_OUT_CNT 0x3f08  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_OUT_CNT_PIXELS_CNT_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_OUT_CNT_PIXELS_CNT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_OUT_CNT_UNUSED0_MASK 0xf000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_OUT_CNT_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_OUT_CNT_LINES_CNT_MASK 0x3fff0000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_OUT_CNT_LINES_CNT_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_OUT_CNT_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_OUT_CNT_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_ANR_DC_UPSCL1_CNT 0x3f0c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_UPSCL1_CNT_PIXELS_CNT_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_UPSCL1_CNT_PIXELS_CNT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_UPSCL1_CNT_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_UPSCL1_CNT_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_UPSCL1_CNT_LINES_CNT_MASK 0x3fff0000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_UPSCL1_CNT_LINES_CNT_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_UPSCL1_CNT_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_UPSCL1_CNT_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_ANR_DC_UPSCL2_CNT 0x3f10  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_UPSCL2_CNT_PIXELS_CNT_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_UPSCL2_CNT_PIXELS_CNT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_UPSCL2_CNT_UNUSED0_MASK 0xf800
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_UPSCL2_CNT_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_UPSCL2_CNT_LINES_CNT_MASK 0x3fff0000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_UPSCL2_CNT_LINES_CNT_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_UPSCL2_CNT_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_DC_UPSCL2_CNT_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_ANR_Y_IN_CNT 0x3f14  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_IN_CNT_PIXELS_CNT_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_IN_CNT_PIXELS_CNT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_IN_CNT_UNUSED0_MASK 0xf000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_IN_CNT_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_IN_CNT_LINES_CNT_MASK 0x3fff0000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_IN_CNT_LINES_CNT_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_IN_CNT_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_IN_CNT_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_ANR_Y_OUT_CNT 0x3f18  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_OUT_CNT_PIXELS_CNT_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_OUT_CNT_PIXELS_CNT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_OUT_CNT_UNUSED0_MASK 0xf000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_OUT_CNT_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_OUT_CNT_LINES_CNT_MASK 0x3fff0000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_OUT_CNT_LINES_CNT_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_OUT_CNT_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_OUT_CNT_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_ANR_Y_IN_SIZE 0x3f1c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_IN_SIZE_XSIZE_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_IN_SIZE_XSIZE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_IN_SIZE_UNUSED0_MASK 0xf000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_IN_SIZE_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_IN_SIZE_YSIZE_MASK 0x3fff0000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_IN_SIZE_YSIZE_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_IN_SIZE_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_Y_IN_SIZE_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS 0x3f20  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_WAS_DCBLEND1_EOS_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_WAS_DCBLEND1_EOS_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_WAS_CYLPF_EOS_MASK 0x2
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_WAS_CYLPF_EOS_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_WAS_RNF_Y_EOS_MASK 0x4
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_WAS_RNF_Y_EOS_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_WAS_CFILTER2_EOS_MASK 0x8
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_WAS_CFILTER2_EOS_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_WAS_RNF_UV_EOS_MASK 0x10
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_WAS_RNF_UV_EOS_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_EOS2EOS_Y_MASK 0x20
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_EOS2EOS_Y_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_EOS2EOS_UV_MASK 0x40
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_EOS2EOS_UV_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_FIRST_STRIP_MASK 0x80
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_FIRST_STRIP_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_LAST_STRIP_MASK 0x100
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_LAST_STRIP_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_ONE_STRIP_MASK 0x200
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_ONE_STRIP_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_DP_Y_RDY_MASK 0x400
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_DP_Y_RDY_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_DP_UV_RDY_MASK 0x800
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_DP_UV_RDY_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_Y_RDY_MASK 0x1000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_Y_RDY_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_UV_RDY_MASK 0x2000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_UV_RDY_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_WAS_Y_RUP_MASK 0x4000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_WAS_Y_RUP_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_WAS_UV_RUP_MASK 0x8000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_WAS_UV_RUP_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_WAS_Y_OUT_EOS_MASK 0x10000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_WAS_Y_OUT_EOS_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_WAS_Y_IN_EOS_MASK 0x20000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_WAS_Y_IN_EOS_SHIFT 0x11
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_DP_ACTIVE_Y_MASK 0x40000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_DP_ACTIVE_Y_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_I_RDY_Y_MASK 0x80000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_I_RDY_Y_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_I_RDY_UV_MASK 0x100000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_I_RDY_UV_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_DP_IN_RDY_MASK 0x200000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_DP_IN_RDY_SHIFT 0x15
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_Y_IDLE_MASK 0x400000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_Y_IDLE_SHIFT 0x16
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_UV_IDLE_MASK 0x800000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_UV_IDLE_SHIFT 0x17
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_Y_IN_RDY_MASK 0x1000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_Y_IN_RDY_SHIFT 0x18
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_UV_IN_RDY_MASK 0x2000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_UV_IN_RDY_SHIFT 0x19
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_Y_DLY_OVF_MASK 0x4000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_Y_DLY_OVF_SHIFT 0x1a
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_Y_DLY_UNF_MASK 0x8000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_Y_DLY_UNF_SHIFT 0x1b
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_UV_DLY_OVF_MASK 0x10000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_UV_DLY_OVF_SHIFT 0x1c
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_UV_DLY_UNF_MASK 0x20000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_UV_DLY_UNF_SHIFT 0x1d
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_CYLPF_RDY_MASK 0x40000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_CYLPF_RDY_SHIFT 0x1e
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_UNUSED0_MASK 0x80000000
#define IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS_UNUSED0_SHIFT 0x1f

#define regIPE_IPE_0_NPS_CLC_ANR_TEST_BUS_CTRL 0x47f8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_NPS_CLC_ANR_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_ANR_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0x3f0
#define IPE_IPE_0_NPS_CLC_ANR_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_ANR_TEST_BUS_CTRL_UNUSED1_MASK 0xfffffc00
#define IPE_IPE_0_NPS_CLC_ANR_TEST_BUS_CTRL_UNUSED1_SHIFT 0xa

#define regIPE_IPE_0_NPS_CLC_ANR_SPARE 0x47fc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_ANR_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_ANR_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_ANR_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_ANR_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_TF_HW_VERSION 0x4800  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_TF_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_NPS_CLC_TF_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_TF_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_TF_HW_STATUS 0x4804  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_OVERWRITE_MASK 0x2
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_OVERWRITE_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_TFO_Y_VIOLATION_MASK 0x4
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_TFO_Y_VIOLATION_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_TFO_UV_VIOLATION_MASK 0x8
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_TFO_UV_VIOLATION_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_TFI_VIOLATION_MASK 0x10
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_TFI_VIOLATION_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_TFR_VIOLATION_MASK 0x20
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_TFR_VIOLATION_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_LMC_VIOLATION_MASK 0x40
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_LMC_VIOLATION_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_ANR_MCTFP_SIZE_VIOLATION_MASK 0x80
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_ANR_MCTFP_SIZE_VIOLATION_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_MAIN_IND_SIZE_VIOLATION_MASK 0x100
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_MAIN_IND_SIZE_VIOLATION_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_MAIN_LMC_SIZE_VIOLATION_MASK 0x200
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_MAIN_LMC_SIZE_VIOLATION_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_UNUSED0_MASK 0xfffffc00
#define IPE_IPE_0_NPS_CLC_TF_HW_STATUS_UNUSED0_SHIFT 0xa

#define regIPE_IPE_0_NPS_CLC_TF_MODULE_CFG 0x4860  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_TF_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_MODULE_CFG_STRIPE_AUTO_CROP_DIS_MASK 0x2
#define IPE_IPE_0_NPS_CLC_TF_MODULE_CFG_STRIPE_AUTO_CROP_DIS_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_TF_MODULE_CFG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_NPS_CLC_TF_MODULE_CFG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0 0x4868  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_INVALIDMCTFPIMAGE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_INVALIDMCTFPIMAGE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_DISABLEOUTPUTINDICATIONS_MASK 0x2
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_DISABLEOUTPUTINDICATIONS_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_USEINDICATIONS_MASK 0x4
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_USEINDICATIONS_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_DISABLELUMAGHOSTDETECTION_MASK 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_DISABLELUMAGHOSTDETECTION_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_DISABLECHROMAGHOSTDETECTION_MASK 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_DISABLECHROMAGHOSTDETECTION_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_SMEARINPUTSFORDECISIONS_MASK 0x20
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_SMEARINPUTSFORDECISIONS_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_USEANRFORDECISIONS_Y_MASK 0x40
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_USEANRFORDECISIONS_Y_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_USEANRFORDECISIONS_C_MASK 0x80
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_USEANRFORDECISIONS_C_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_ENABLELNR_MASK 0x100
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_ENABLELNR_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_ENABLENOISEESTBYLUMA_MASK 0x200
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_ENABLENOISEESTBYLUMA_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_ENABLENOISEESTBYCHROMA_MASK 0x400
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_ENABLENOISEESTBYCHROMA_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_PADDINGBYREFLECTION_MASK 0x800
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_PADDINGBYREFLECTION_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_SADYCALCMODE_MASK 0x3000
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_SADYCALCMODE_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_ISSADC5X3_MASK 0x4000
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_ISSADC5X3_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_LNRLUTSHIFTY_MASK 0x8000
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_LNRLUTSHIFTY_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_LNRLUTSHIFTC_MASK 0x10000
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_LNRLUTSHIFTC_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_ISDCI_MASK 0x20000
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_ISDCI_SHIFT 0x11
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_INDICATIONSDOMINATEFSDECISION_MASK 0x40000
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_INDICATIONSDOMINATEFSDECISION_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_APPLYFSRANKFILTER_MASK 0x80000
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_APPLYFSRANKFILTER_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_APPLYFSLPF_MASK 0x100000
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_APPLYFSLPF_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_TAKEOOFINDFROM_MASK 0x200000
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_TAKEOOFINDFROM_SHIFT 0x15
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_ISSAMEBLENDINGFORALLFREQUENCIES_MASK 0x400000
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_ISSAMEBLENDINGFORALLFREQUENCIES_SHIFT 0x16
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_FSDECISIONFREEPARAMSHIFTY_MASK 0x1800000
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_FSDECISIONFREEPARAMSHIFTY_SHIFT 0x17
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_FSDECISIONFREEPARAMSHIFTC_MASK 0x6000000
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_FSDECISIONFREEPARAMSHIFTC_SHIFT 0x19
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_OUTOFFRAMEPIXELSCONFIDENCE_MASK 0x78000000
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_OUTOFFRAMEPIXELSCONFIDENCE_SHIFT 0x1b
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_TRDIRECTION_MASK 0x80000000
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0_TRDIRECTION_SHIFT 0x1f

#define regIPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1 0x486c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_IMG_CROPINENABLE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_IMG_CROPINENABLE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_MCTFP_CROPINENABLE_MASK 0x2
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_MCTFP_CROPINENABLE_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_INDICATIONSDECREASEFACTOR_MASK 0x7c
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_INDICATIONSDECREASEFACTOR_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_INVERTTEMPORALBLENDINGWEIGHTS_MASK 0x80
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_INVERTTEMPORALBLENDINGWEIGHTS_SHIFT 0x7
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_BLENDINGMODE_MASK 0x700
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_BLENDINGMODE_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_DITHERY_MASK 0x800
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_DITHERY_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_DITHERCB_MASK 0x1000
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_DITHERCB_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_DITHERCR_MASK 0x2000
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_DITHERCR_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_TFOUT_CROPOUTHORIZASSUMESIZE_MASK 0xc000
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_TFOUT_CROPOUTHORIZASSUMESIZE_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_USEANROASIMGINPUT_MASK 0x10000
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_USEANROASIMGINPUT_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_USEIMGASMCTFPINPUT_MASK 0x20000
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_USEIMGASMCTFPINPUT_SHIFT 0x11
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_UNUSED0_MASK 0xfffc0000
#define IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1_UNUSED0_SHIFT 0x12

#define regIPE_IPE_0_NPS_CLC_TF_TF_IM_ERODE_CFG 0x4870  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_ERODE_CFG_MORPH_ERODE_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_ERODE_CFG_MORPH_ERODE_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_ERODE_CFG_MORPH_ERODE_SIZE_MASK 0x6
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_ERODE_CFG_MORPH_ERODE_SIZE_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_ERODE_CFG_MORPH_ERODE_CROPOUTVERTENABLE_MASK 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_ERODE_CFG_MORPH_ERODE_CROPOUTVERTENABLE_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_ERODE_CFG_MORPH_ERODE_CROPOUTVERTSTART_MASK 0x30
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_ERODE_CFG_MORPH_ERODE_CROPOUTVERTSTART_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_ERODE_CFG_MORPH_ERODE_CROPOUTVERTEND_MASK 0x3ffc0
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_ERODE_CFG_MORPH_ERODE_CROPOUTVERTEND_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_ERODE_CFG_MORPH_ERODE_CROPINHORIZLEFT_MASK 0x40000
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_ERODE_CFG_MORPH_ERODE_CROPINHORIZLEFT_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_ERODE_CFG_MORPH_ERODE_CROPINHORIZRIGHT_MASK 0x80000
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_ERODE_CFG_MORPH_ERODE_CROPINHORIZRIGHT_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_ERODE_CFG_UNUSED0_MASK 0xfff00000
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_ERODE_CFG_UNUSED0_SHIFT 0x14

#define regIPE_IPE_0_NPS_CLC_TF_TF_IM_DILATE_CFG 0x4874  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_DILATE_CFG_MORPH_DILATE_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_DILATE_CFG_MORPH_DILATE_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_DILATE_CFG_MORPH_DILATE_SIZE_MASK 0x6
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_DILATE_CFG_MORPH_DILATE_SIZE_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_DILATE_CFG_MORPH_DILATE_CROPOUTVERTENABLE_MASK 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_DILATE_CFG_MORPH_DILATE_CROPOUTVERTENABLE_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_DILATE_CFG_MORPH_DILATE_CROPOUTVERTSTART_MASK 0x30
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_DILATE_CFG_MORPH_DILATE_CROPOUTVERTSTART_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_DILATE_CFG_MORPH_DILATE_CROPOUTVERTEND_MASK 0x3ffc0
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_DILATE_CFG_MORPH_DILATE_CROPOUTVERTEND_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_DILATE_CFG_UNUSED0_MASK 0xfffc0000
#define IPE_IPE_0_NPS_CLC_TF_TF_IM_DILATE_CFG_UNUSED0_SHIFT 0x12

#define regIPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINHORIZSTART 0x4878  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINHORIZSTART_IMG_CROPINHORIZSTART_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINHORIZSTART_IMG_CROPINHORIZSTART_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINHORIZSTART_MCTFP_CROPINHORIZSTART_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINHORIZSTART_MCTFP_CROPINHORIZSTART_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINHORIZSTART_UNUSED0_MASK 0xfff00000
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINHORIZSTART_UNUSED0_SHIFT 0x14

#define regIPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINHORIZEND 0x487c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINHORIZEND_IMG_CROPINHORIZEND_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINHORIZEND_IMG_CROPINHORIZEND_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINHORIZEND_MCTFP_CROPINHORIZEND_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINHORIZEND_MCTFP_CROPINHORIZEND_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINHORIZEND_UNUSED0_MASK 0xfff00000
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINHORIZEND_UNUSED0_SHIFT 0x14

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNRSTARTIDXH 0x4880  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNRSTARTIDXH_LNRSTARTIDXH_MASK 0x1fffff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNRSTARTIDXH_LNRSTARTIDXH_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNRSTARTIDXH_UNUSED0_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNRSTARTIDXH_UNUSED0_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_US_CROP 0x4884  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_US_CROP_INDUPSCALE_CROPINHORIZLEFT_MASK 0x1
#define IPE_IPE_0_NPS_CLC_TF_TF_US_CROP_INDUPSCALE_CROPINHORIZLEFT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_US_CROP_INDUPSCALE_CROPINHORIZRIGHT_MASK 0x2
#define IPE_IPE_0_NPS_CLC_TF_TF_US_CROP_INDUPSCALE_CROPINHORIZRIGHT_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_TF_TF_US_CROP_INDUPSCALE_CROPOUTHORIZLEFT_MASK 0x1c
#define IPE_IPE_0_NPS_CLC_TF_TF_US_CROP_INDUPSCALE_CROPOUTHORIZLEFT_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_TF_TF_US_CROP_INDUPSCALE_CROPOUTHORIZRIGHT_MASK 0xe0
#define IPE_IPE_0_NPS_CLC_TF_TF_US_CROP_INDUPSCALE_CROPOUTHORIZRIGHT_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_US_CROP_INDUPSCALE_CROPOUTVERTTOP_MASK 0x700
#define IPE_IPE_0_NPS_CLC_TF_TF_US_CROP_INDUPSCALE_CROPOUTVERTTOP_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_US_CROP_INDUPSCALE_CROPOUTVERTBOTTOM_MASK 0x3800
#define IPE_IPE_0_NPS_CLC_TF_TF_US_CROP_INDUPSCALE_CROPOUTVERTBOTTOM_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_TF_TF_US_CROP_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_NPS_CLC_TF_TF_US_CROP_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_NPS_CLC_TF_TF_IND_CROPOUT_CFG 0x4888  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_IND_CROPOUT_CFG_OUTINDICATIONS_CROPENABLE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_TF_TF_IND_CROPOUT_CFG_OUTINDICATIONS_CROPENABLE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_IND_CROPOUT_CFG_OUTINDICATIONS_CROPOUTHORIZSTART_MASK 0x3fe
#define IPE_IPE_0_NPS_CLC_TF_TF_IND_CROPOUT_CFG_OUTINDICATIONS_CROPOUTHORIZSTART_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_TF_TF_IND_CROPOUT_CFG_OUTINDICATIONS_CROPOUTHORIZEND_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_TF_TF_IND_CROPOUT_CFG_OUTINDICATIONS_CROPOUTHORIZEND_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_TF_TF_IND_CROPOUT_CFG_UNUSED0_MASK 0xfff00000
#define IPE_IPE_0_NPS_CLC_TF_TF_IND_CROPOUT_CFG_UNUSED0_SHIFT 0x14

#define regIPE_IPE_0_NPS_CLC_TF_TF_PRNGSEED 0x488c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_PRNGSEED_PRNGSEED_MASK 0x3fffffff
#define IPE_IPE_0_NPS_CLC_TF_TF_PRNGSEED_PRNGSEED_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_PRNGSEED_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_TF_TF_PRNGSEED_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_0 0x4890  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_0_TRENABLE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_0_TRENABLE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_0_UNUSED0_MASK 0x2
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_0_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_0_TRFSTHRESHOLD_MASK 0xfc
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_0_TRFSTHRESHOLD_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_0_UNUSED1_MASK 0x700
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_0_UNUSED1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_0_TRDEADZONE_MASK 0x1800
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_0_TRDEADZONE_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_0_UNUSED2_MASK 0xffffe000
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_0_UNUSED2_SHIFT 0xd

#define regIPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_1 0x4894  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_1_TRCOUNTTHRESHOLD_MASK 0x3ffff
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_1_TRCOUNTTHRESHOLD_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_1_UNUSED0_MASK 0xfffc0000
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_1_UNUSED0_SHIFT 0x12

#define regIPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_2 0x4898  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_2_TRSTARTX_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_2_TRSTARTX_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_2_TRBLOCKNUMX_MASK 0x1c00
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_2_TRBLOCKNUMX_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_2_TRBLOCKSIZEX_MASK 0x7fe000
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_2_TRBLOCKSIZEX_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_2_UNUSED0_MASK 0xff800000
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_2_UNUSED0_SHIFT 0x17

#define regIPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINVERTSTART 0x489c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINVERTSTART_IMG_CROPINVERTSTART_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINVERTSTART_IMG_CROPINVERTSTART_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINVERTSTART_MCTFP_CROPINVERTSTART_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINVERTSTART_MCTFP_CROPINVERTSTART_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINVERTSTART_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINVERTSTART_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINVERTEND 0x48a0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINVERTEND_IMG_CROPINVERTEND_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINVERTEND_IMG_CROPINVERTEND_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINVERTEND_MCTFP_CROPINVERTEND_MASK 0xfffc000
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINVERTEND_MCTFP_CROPINVERTEND_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINVERTEND_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINVERTEND_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNRSTARTIDXV 0x48a4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNRSTARTIDXV_LNRSTARTIDXV_MASK 0x1fffff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNRSTARTIDXV_LNRSTARTIDXV_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNRSTARTIDXV_UNUSED0_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNRSTARTIDXV_UNUSED0_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNRSCALE 0x48a8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNRSCALE_LNRSCALEH_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNRSCALE_LNRSCALEH_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNRSCALE_LNRSCALEV_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNRSCALE_LNRSCALEV_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_TF_TF_IND_CROPOUTVERT 0x48ac  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_IND_CROPOUTVERT_OUTINDICATIONS_CROPOUTVERTSTART_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_TF_TF_IND_CROPOUTVERT_OUTINDICATIONS_CROPOUTVERTSTART_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_IND_CROPOUTVERT_OUTINDICATIONS_CROPOUTVERTEND_MASK 0x7ffe00
#define IPE_IPE_0_NPS_CLC_TF_TF_IND_CROPOUTVERT_OUTINDICATIONS_CROPOUTVERTEND_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_TF_TF_IND_CROPOUTVERT_UNUSED0_MASK 0xff800000
#define IPE_IPE_0_NPS_CLC_TF_TF_IND_CROPOUTVERT_UNUSED0_SHIFT 0x17

#define regIPE_IPE_0_NPS_CLC_TF_TF_REF_Y_CFG 0x48b0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_Y_CFG_TRSTARTY_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_Y_CFG_TRSTARTY_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_Y_CFG_TRBLOCKNUMY_MASK 0x7c000
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_Y_CFG_TRBLOCKNUMY_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_Y_CFG_TRBLOCKSIZEY_MASK 0xff80000
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_Y_CFG_TRBLOCKSIZEY_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_Y_CFG_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_TF_TF_REF_Y_CFG_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_0 0x48b4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_0_NOISEPARAMSY_YTB_0_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_0_NOISEPARAMSY_YTB_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_0_NOISEPARAMSCB_YTB_0_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_0_NOISEPARAMSCB_YTB_0_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_0_NOISEPARAMSCR_YTB_0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_0_NOISEPARAMSCR_YTB_0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_1 0x48b8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_1_NOISEPARAMSY_YTB_1_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_1_NOISEPARAMSY_YTB_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_1_NOISEPARAMSCB_YTB_1_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_1_NOISEPARAMSCB_YTB_1_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_1_NOISEPARAMSCR_YTB_1_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_1_NOISEPARAMSCR_YTB_1_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_2 0x48bc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_2_NOISEPARAMSY_YTB_2_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_2_NOISEPARAMSY_YTB_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_2_NOISEPARAMSCB_YTB_2_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_2_NOISEPARAMSCB_YTB_2_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_2_NOISEPARAMSCR_YTB_2_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_2_NOISEPARAMSCR_YTB_2_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_3 0x48c0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_3_NOISEPARAMSY_YTB_3_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_3_NOISEPARAMSY_YTB_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_3_NOISEPARAMSCB_YTB_3_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_3_NOISEPARAMSCB_YTB_3_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_3_NOISEPARAMSCR_YTB_3_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_3_NOISEPARAMSCR_YTB_3_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_4 0x48c4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_4_NOISEPARAMSY_YTB_4_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_4_NOISEPARAMSY_YTB_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_4_NOISEPARAMSCB_YTB_4_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_4_NOISEPARAMSCB_YTB_4_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_4_NOISEPARAMSCR_YTB_4_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_4_NOISEPARAMSCR_YTB_4_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_5 0x48c8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_5_NOISEPARAMSY_YTB_5_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_5_NOISEPARAMSY_YTB_5_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_5_NOISEPARAMSCB_YTB_5_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_5_NOISEPARAMSCB_YTB_5_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_5_NOISEPARAMSCR_YTB_5_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_5_NOISEPARAMSCR_YTB_5_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_6 0x48cc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_6_NOISEPARAMSY_YTB_6_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_6_NOISEPARAMSY_YTB_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_6_NOISEPARAMSCB_YTB_6_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_6_NOISEPARAMSCB_YTB_6_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_6_NOISEPARAMSCR_YTB_6_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_6_NOISEPARAMSCR_YTB_6_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_7 0x48d0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_7_NOISEPARAMSY_YTB_7_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_7_NOISEPARAMSY_YTB_7_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_7_NOISEPARAMSCB_YTB_7_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_7_NOISEPARAMSCB_YTB_7_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_7_NOISEPARAMSCR_YTB_7_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_7_NOISEPARAMSCR_YTB_7_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_8 0x48d4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_8_NOISEPARAMSY_YTB_8_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_8_NOISEPARAMSY_YTB_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_8_NOISEPARAMSCB_YTB_8_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_8_NOISEPARAMSCB_YTB_8_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_8_NOISEPARAMSCR_YTB_8_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_8_NOISEPARAMSCR_YTB_8_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_9 0x48d8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_9_NOISEPARAMSY_YTB_9_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_9_NOISEPARAMSY_YTB_9_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_9_NOISEPARAMSCB_YTB_9_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_9_NOISEPARAMSCB_YTB_9_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_9_NOISEPARAMSCR_YTB_9_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_9_NOISEPARAMSCR_YTB_9_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_10 0x48dc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_10_NOISEPARAMSY_YTB_10_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_10_NOISEPARAMSY_YTB_10_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_10_NOISEPARAMSCB_YTB_10_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_10_NOISEPARAMSCB_YTB_10_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_10_NOISEPARAMSCR_YTB_10_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_10_NOISEPARAMSCR_YTB_10_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_11 0x48e0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_11_NOISEPARAMSY_YTB_11_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_11_NOISEPARAMSY_YTB_11_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_11_NOISEPARAMSCB_YTB_11_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_11_NOISEPARAMSCB_YTB_11_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_11_NOISEPARAMSCR_YTB_11_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_11_NOISEPARAMSCR_YTB_11_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_12 0x48e4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_12_NOISEPARAMSY_YTB_12_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_12_NOISEPARAMSY_YTB_12_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_12_NOISEPARAMSCB_YTB_12_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_12_NOISEPARAMSCB_YTB_12_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_12_NOISEPARAMSCR_YTB_12_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_12_NOISEPARAMSCR_YTB_12_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_13 0x48e8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_13_NOISEPARAMSY_YTB_13_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_13_NOISEPARAMSY_YTB_13_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_13_NOISEPARAMSCB_YTB_13_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_13_NOISEPARAMSCB_YTB_13_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_13_NOISEPARAMSCR_YTB_13_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_13_NOISEPARAMSCR_YTB_13_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_14 0x48ec  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_14_NOISEPARAMSY_YTB_14_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_14_NOISEPARAMSY_YTB_14_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_14_NOISEPARAMSCB_YTB_14_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_14_NOISEPARAMSCB_YTB_14_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_14_NOISEPARAMSCR_YTB_14_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_14_NOISEPARAMSCR_YTB_14_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_15 0x48f0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_15_NOISEPARAMSY_YTB_15_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_15_NOISEPARAMSY_YTB_15_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_15_NOISEPARAMSCB_YTB_15_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_15_NOISEPARAMSCB_YTB_15_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_15_NOISEPARAMSCR_YTB_15_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_15_NOISEPARAMSCR_YTB_15_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_16 0x48f4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_16_NOISEPARAMSY_YTB_16_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_16_NOISEPARAMSY_YTB_16_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_16_NOISEPARAMSCB_YTB_16_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_16_NOISEPARAMSCB_YTB_16_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_16_NOISEPARAMSCR_YTB_16_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_16_NOISEPARAMSCR_YTB_16_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_0 0x48f8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_0_NOISEPARAMSY_CTB_0_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_0_NOISEPARAMSY_CTB_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_0_NOISEPARAMSY_CTB_1_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_0_NOISEPARAMSY_CTB_1_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_0_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_0_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_1 0x48fc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_1_NOISEPARAMSY_CTB_2_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_1_NOISEPARAMSY_CTB_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_1_NOISEPARAMSY_CTB_3_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_1_NOISEPARAMSY_CTB_3_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_1_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_1_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_2 0x4900  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_2_NOISEPARAMSY_CTB_4_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_2_NOISEPARAMSY_CTB_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_2_NOISEPARAMSY_CTB_5_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_2_NOISEPARAMSY_CTB_5_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_2_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_2_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_3 0x4904  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_3_NOISEPARAMSY_CTB_6_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_3_NOISEPARAMSY_CTB_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_3_NOISEPARAMSY_CTB_7_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_3_NOISEPARAMSY_CTB_7_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_3_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_3_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_0 0x4908  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_0_NOISEPARAMSCB_CTB_0_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_0_NOISEPARAMSCB_CTB_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_0_NOISEPARAMSCB_CTB_1_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_0_NOISEPARAMSCB_CTB_1_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_0_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_0_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_1 0x490c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_1_NOISEPARAMSCB_CTB_2_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_1_NOISEPARAMSCB_CTB_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_1_NOISEPARAMSCB_CTB_3_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_1_NOISEPARAMSCB_CTB_3_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_1_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_1_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_2 0x4910  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_2_NOISEPARAMSCB_CTB_4_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_2_NOISEPARAMSCB_CTB_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_2_NOISEPARAMSCB_CTB_5_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_2_NOISEPARAMSCB_CTB_5_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_2_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_2_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_3 0x4914  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_3_NOISEPARAMSCB_CTB_6_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_3_NOISEPARAMSCB_CTB_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_3_NOISEPARAMSCB_CTB_7_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_3_NOISEPARAMSCB_CTB_7_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_3_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_3_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_0 0x4918  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_0_NOISEPARAMSCR_CTB_0_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_0_NOISEPARAMSCR_CTB_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_0_NOISEPARAMSCR_CTB_1_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_0_NOISEPARAMSCR_CTB_1_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_0_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_0_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_1 0x491c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_1_NOISEPARAMSCR_CTB_2_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_1_NOISEPARAMSCR_CTB_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_1_NOISEPARAMSCR_CTB_3_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_1_NOISEPARAMSCR_CTB_3_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_1_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_1_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_2 0x4920  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_2_NOISEPARAMSCR_CTB_4_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_2_NOISEPARAMSCR_CTB_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_2_NOISEPARAMSCR_CTB_5_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_2_NOISEPARAMSCR_CTB_5_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_2_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_2_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_3 0x4924  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_3_NOISEPARAMSCR_CTB_6_MASK 0x7ff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_3_NOISEPARAMSCR_CTB_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_3_NOISEPARAMSCR_CTB_7_MASK 0x3ff800
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_3_NOISEPARAMSCR_CTB_7_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_3_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_3_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_UVLIMIT 0x4928  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_UVLIMIT_NOISEPARAMSY_UVLIMIT_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_UVLIMIT_NOISEPARAMSY_UVLIMIT_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_UVLIMIT_NOISEPARAMSCB_UVLIMIT_MASK 0x3fe00
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_UVLIMIT_NOISEPARAMSCB_UVLIMIT_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_UVLIMIT_NOISEPARAMSCR_UVLIMIT_MASK 0x7fc0000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_UVLIMIT_NOISEPARAMSCR_UVLIMIT_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_UVLIMIT_UNUSED0_MASK 0xf8000000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_UVLIMIT_UNUSED0_SHIFT 0x1b

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_TOPLIM 0x492c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_TOPLIM_NOISEPARAMSY_TOPLIM_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_TOPLIM_NOISEPARAMSY_TOPLIM_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_TOPLIM_NOISEPARAMSCB_TOPLIM_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_TOPLIM_NOISEPARAMSCB_TOPLIM_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_TOPLIM_NOISEPARAMSCR_TOPLIM_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_TOPLIM_NOISEPARAMSCR_TOPLIM_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_BOTLIM 0x4930  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_BOTLIM_NOISEPARAMSY_BOTLIM_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_BOTLIM_NOISEPARAMSY_BOTLIM_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_BOTLIM_NOISEPARAMSCB_BOTLIM_MASK 0x3ff000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_BOTLIM_NOISEPARAMSCB_BOTLIM_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_BOTLIM_NOISEPARAMSCR_BOTLIM_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_BOTLIM_NOISEPARAMSCR_BOTLIM_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_0 0x4934  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_0_LNRLUTY_0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_0_LNRLUTY_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_0_LNRLUTY_1_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_0_LNRLUTY_1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_0_LNRLUTY_2_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_0_LNRLUTY_2_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_0_LNRLUTY_3_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_0_LNRLUTY_3_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_1 0x4938  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_1_LNRLUTY_4_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_1_LNRLUTY_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_1_LNRLUTY_5_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_1_LNRLUTY_5_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_1_LNRLUTY_6_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_1_LNRLUTY_6_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_1_LNRLUTY_7_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_1_LNRLUTY_7_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_2 0x493c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_2_LNRLUTY_8_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_2_LNRLUTY_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_2_LNRLUTY_9_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_2_LNRLUTY_9_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_2_LNRLUTY_10_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_2_LNRLUTY_10_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_2_LNRLUTY_11_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_2_LNRLUTY_11_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_3 0x4940  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_3_LNRLUTY_12_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_3_LNRLUTY_12_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_3_LNRLUTY_13_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_3_LNRLUTY_13_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_3_LNRLUTY_14_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_3_LNRLUTY_14_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_3_LNRLUTY_15_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_3_LNRLUTY_15_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_0 0x4944  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_0_LNRLUTC_0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_0_LNRLUTC_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_0_LNRLUTC_1_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_0_LNRLUTC_1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_0_LNRLUTC_2_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_0_LNRLUTC_2_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_0_LNRLUTC_3_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_0_LNRLUTC_3_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_1 0x4948  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_1_LNRLUTC_4_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_1_LNRLUTC_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_1_LNRLUTC_5_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_1_LNRLUTC_5_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_1_LNRLUTC_6_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_1_LNRLUTC_6_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_1_LNRLUTC_7_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_1_LNRLUTC_7_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_2 0x494c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_2_LNRLUTC_8_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_2_LNRLUTC_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_2_LNRLUTC_9_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_2_LNRLUTC_9_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_2_LNRLUTC_10_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_2_LNRLUTC_10_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_2_LNRLUTC_11_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_2_LNRLUTC_11_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_3 0x4950  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_3_LNRLUTC_12_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_3_LNRLUTC_12_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_3_LNRLUTC_13_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_3_LNRLUTC_13_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_3_LNRLUTC_14_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_3_LNRLUTC_14_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_3_LNRLUTC_15_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_3_LNRLUTC_15_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_0 0x4954  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_0_FSDECISIONPARAMSY_C1_0_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_0_FSDECISIONPARAMSY_C1_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_0_FSDECISIONPARAMSY_C2_0_MASK 0x7fe0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_0_FSDECISIONPARAMSY_C2_0_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_0_FSDECISIONPARAMSY_C3_0_MASK 0x1f8000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_0_FSDECISIONPARAMSY_C3_0_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_0_FSDECISIONPARAMSY_C4_0_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_0_FSDECISIONPARAMSY_C4_0_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_1 0x4958  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_1_FSDECISIONPARAMSY_C1_1_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_1_FSDECISIONPARAMSY_C1_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_1_FSDECISIONPARAMSY_C2_1_MASK 0x7fe0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_1_FSDECISIONPARAMSY_C2_1_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_1_FSDECISIONPARAMSY_C3_1_MASK 0x1f8000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_1_FSDECISIONPARAMSY_C3_1_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_1_FSDECISIONPARAMSY_C4_1_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_1_FSDECISIONPARAMSY_C4_1_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_2 0x495c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_2_FSDECISIONPARAMSY_C1_2_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_2_FSDECISIONPARAMSY_C1_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_2_FSDECISIONPARAMSY_C2_2_MASK 0x7fe0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_2_FSDECISIONPARAMSY_C2_2_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_2_FSDECISIONPARAMSY_C3_2_MASK 0x1f8000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_2_FSDECISIONPARAMSY_C3_2_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_2_FSDECISIONPARAMSY_C4_2_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_2_FSDECISIONPARAMSY_C4_2_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_3 0x4960  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_3_FSDECISIONPARAMSY_C1_3_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_3_FSDECISIONPARAMSY_C1_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_3_FSDECISIONPARAMSY_C2_3_MASK 0x7fe0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_3_FSDECISIONPARAMSY_C2_3_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_3_FSDECISIONPARAMSY_C3_3_MASK 0x1f8000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_3_FSDECISIONPARAMSY_C3_3_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_3_FSDECISIONPARAMSY_C4_3_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_3_FSDECISIONPARAMSY_C4_3_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_4 0x4964  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_4_FSDECISIONPARAMSY_C1_4_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_4_FSDECISIONPARAMSY_C1_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_4_FSDECISIONPARAMSY_C2_4_MASK 0x7fe0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_4_FSDECISIONPARAMSY_C2_4_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_4_FSDECISIONPARAMSY_C3_4_MASK 0x1f8000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_4_FSDECISIONPARAMSY_C3_4_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_4_FSDECISIONPARAMSY_C4_4_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_4_FSDECISIONPARAMSY_C4_4_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_5 0x4968  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_5_FSDECISIONPARAMSY_C1_5_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_5_FSDECISIONPARAMSY_C1_5_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_5_FSDECISIONPARAMSY_C2_5_MASK 0x7fe0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_5_FSDECISIONPARAMSY_C2_5_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_5_FSDECISIONPARAMSY_C3_5_MASK 0x1f8000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_5_FSDECISIONPARAMSY_C3_5_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_5_FSDECISIONPARAMSY_C4_5_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_5_FSDECISIONPARAMSY_C4_5_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_6 0x496c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_6_FSDECISIONPARAMSY_C1_6_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_6_FSDECISIONPARAMSY_C1_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_6_FSDECISIONPARAMSY_C2_6_MASK 0x7fe0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_6_FSDECISIONPARAMSY_C2_6_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_6_FSDECISIONPARAMSY_C3_6_MASK 0x1f8000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_6_FSDECISIONPARAMSY_C3_6_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_6_FSDECISIONPARAMSY_C4_6_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_6_FSDECISIONPARAMSY_C4_6_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_7 0x4970  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_7_FSDECISIONPARAMSY_C1_7_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_7_FSDECISIONPARAMSY_C1_7_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_7_FSDECISIONPARAMSY_C2_7_MASK 0x7fe0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_7_FSDECISIONPARAMSY_C2_7_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_7_FSDECISIONPARAMSY_C3_7_MASK 0x1f8000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_7_FSDECISIONPARAMSY_C3_7_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_7_FSDECISIONPARAMSY_C4_7_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_7_FSDECISIONPARAMSY_C4_7_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_8 0x4974  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_8_FSDECISIONPARAMSY_C1_8_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_8_FSDECISIONPARAMSY_C1_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_8_FSDECISIONPARAMSY_C2_8_MASK 0x7fe0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_8_FSDECISIONPARAMSY_C2_8_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_8_FSDECISIONPARAMSY_C3_8_MASK 0x1f8000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_8_FSDECISIONPARAMSY_C3_8_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_8_FSDECISIONPARAMSY_C4_8_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_8_FSDECISIONPARAMSY_C4_8_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSOOFY 0x4978  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSOOFY_FSDECISIONPARAMSOOFY_C1_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSOOFY_FSDECISIONPARAMSOOFY_C1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSOOFY_FSDECISIONPARAMSOOFY_C2_MASK 0x7fe0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSOOFY_FSDECISIONPARAMSOOFY_C2_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSOOFY_FSDECISIONPARAMSOOFY_C3_MASK 0x1f8000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSOOFY_FSDECISIONPARAMSOOFY_C3_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSOOFY_FSDECISIONPARAMSOOFY_C4_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSOOFY_FSDECISIONPARAMSOOFY_C4_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_0 0x497c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_0_FSDECISIONPARAMSC_C1_0_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_0_FSDECISIONPARAMSC_C1_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_0_FSDECISIONPARAMSC_C2_0_MASK 0x7fe0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_0_FSDECISIONPARAMSC_C2_0_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_0_FSDECISIONPARAMSC_C3_0_MASK 0x1f8000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_0_FSDECISIONPARAMSC_C3_0_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_0_FSDECISIONPARAMSC_C4_0_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_0_FSDECISIONPARAMSC_C4_0_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_1 0x4980  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_1_FSDECISIONPARAMSC_C1_1_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_1_FSDECISIONPARAMSC_C1_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_1_FSDECISIONPARAMSC_C2_1_MASK 0x7fe0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_1_FSDECISIONPARAMSC_C2_1_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_1_FSDECISIONPARAMSC_C3_1_MASK 0x1f8000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_1_FSDECISIONPARAMSC_C3_1_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_1_FSDECISIONPARAMSC_C4_1_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_1_FSDECISIONPARAMSC_C4_1_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_2 0x4984  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_2_FSDECISIONPARAMSC_C1_2_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_2_FSDECISIONPARAMSC_C1_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_2_FSDECISIONPARAMSC_C2_2_MASK 0x7fe0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_2_FSDECISIONPARAMSC_C2_2_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_2_FSDECISIONPARAMSC_C3_2_MASK 0x1f8000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_2_FSDECISIONPARAMSC_C3_2_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_2_FSDECISIONPARAMSC_C4_2_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_2_FSDECISIONPARAMSC_C4_2_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_3 0x4988  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_3_FSDECISIONPARAMSC_C1_3_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_3_FSDECISIONPARAMSC_C1_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_3_FSDECISIONPARAMSC_C2_3_MASK 0x7fe0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_3_FSDECISIONPARAMSC_C2_3_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_3_FSDECISIONPARAMSC_C3_3_MASK 0x1f8000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_3_FSDECISIONPARAMSC_C3_3_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_3_FSDECISIONPARAMSC_C4_3_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_3_FSDECISIONPARAMSC_C4_3_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_4 0x498c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_4_FSDECISIONPARAMSC_C1_4_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_4_FSDECISIONPARAMSC_C1_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_4_FSDECISIONPARAMSC_C2_4_MASK 0x7fe0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_4_FSDECISIONPARAMSC_C2_4_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_4_FSDECISIONPARAMSC_C3_4_MASK 0x1f8000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_4_FSDECISIONPARAMSC_C3_4_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_4_FSDECISIONPARAMSC_C4_4_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_4_FSDECISIONPARAMSC_C4_4_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_5 0x4990  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_5_FSDECISIONPARAMSC_C1_5_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_5_FSDECISIONPARAMSC_C1_5_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_5_FSDECISIONPARAMSC_C2_5_MASK 0x7fe0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_5_FSDECISIONPARAMSC_C2_5_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_5_FSDECISIONPARAMSC_C3_5_MASK 0x1f8000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_5_FSDECISIONPARAMSC_C3_5_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_5_FSDECISIONPARAMSC_C4_5_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_5_FSDECISIONPARAMSC_C4_5_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_6 0x4994  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_6_FSDECISIONPARAMSC_C1_6_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_6_FSDECISIONPARAMSC_C1_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_6_FSDECISIONPARAMSC_C2_6_MASK 0x7fe0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_6_FSDECISIONPARAMSC_C2_6_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_6_FSDECISIONPARAMSC_C3_6_MASK 0x1f8000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_6_FSDECISIONPARAMSC_C3_6_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_6_FSDECISIONPARAMSC_C4_6_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_6_FSDECISIONPARAMSC_C4_6_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_7 0x4998  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_7_FSDECISIONPARAMSC_C1_7_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_7_FSDECISIONPARAMSC_C1_7_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_7_FSDECISIONPARAMSC_C2_7_MASK 0x7fe0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_7_FSDECISIONPARAMSC_C2_7_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_7_FSDECISIONPARAMSC_C3_7_MASK 0x1f8000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_7_FSDECISIONPARAMSC_C3_7_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_7_FSDECISIONPARAMSC_C4_7_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_7_FSDECISIONPARAMSC_C4_7_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_8 0x499c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_8_FSDECISIONPARAMSC_C1_8_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_8_FSDECISIONPARAMSC_C1_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_8_FSDECISIONPARAMSC_C2_8_MASK 0x7fe0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_8_FSDECISIONPARAMSC_C2_8_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_8_FSDECISIONPARAMSC_C3_8_MASK 0x1f8000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_8_FSDECISIONPARAMSC_C3_8_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_8_FSDECISIONPARAMSC_C4_8_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_8_FSDECISIONPARAMSC_C4_8_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSOOFC 0x49a0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSOOFC_FSDECISIONPARAMSOOFC_C1_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSOOFC_FSDECISIONPARAMSOOFC_C1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSOOFC_FSDECISIONPARAMSOOFC_C2_MASK 0x7fe0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSOOFC_FSDECISIONPARAMSOOFC_C2_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSOOFC_FSDECISIONPARAMSOOFC_C3_MASK 0x1f8000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSOOFC_FSDECISIONPARAMSOOFC_C3_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSOOFC_FSDECISIONPARAMSOOFC_C4_MASK 0xffe00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSOOFC_FSDECISIONPARAMSOOFC_C4_SHIFT 0x15

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_A3T1T2_SCALE 0x49a4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T1T2_SCALE_A3T1SCALEY_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T1T2_SCALE_A3T1SCALEY_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T1T2_SCALE_A3T1SCALEC_MASK 0x3e0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T1T2_SCALE_A3T1SCALEC_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T1T2_SCALE_A3T2SCALEY_MASK 0xfc00
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T1T2_SCALE_A3T2SCALEY_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T1T2_SCALE_A3T2SCALEC_MASK 0x3f0000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T1T2_SCALE_A3T2SCALEC_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T1T2_SCALE_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T1T2_SCALE_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_A3T1_OFFS 0x49a8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T1_OFFS_A3T1OFFSY_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T1_OFFS_A3T1OFFSY_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T1_OFFS_A3T1OFFSC_MASK 0xffc00
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T1_OFFS_A3T1OFFSC_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T1_OFFS_UNUSED0_MASK 0xfff00000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T1_OFFS_UNUSED0_SHIFT 0x14

#define regIPE_IPE_0_NPS_CLC_TF_TF_SD_A3T2_OFFS 0x49ac  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T2_OFFS_A3T2OFFSY_MASK 0xfff
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T2_OFFS_A3T2OFFSY_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T2_OFFS_A3T2OFFSC_MASK 0xfff000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T2_OFFS_A3T2OFFSC_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T2_OFFS_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T2_OFFS_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_TF_TF_BLEND_A2_MIN_MAX 0x49b0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_A2_MIN_MAX_A2MINY_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_A2_MIN_MAX_A2MINY_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_A2_MIN_MAX_A2MAXY_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_A2_MIN_MAX_A2MAXY_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_A2_MIN_MAX_A2MINC_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_A2_MIN_MAX_A2MINC_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_A2_MIN_MAX_A2MAXC_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_A2_MIN_MAX_A2MAXC_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_TF_TF_BLEND_A2_SLOPE 0x49b4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_A2_SLOPE_A2SLOPEY_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_A2_SLOPE_A2SLOPEY_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_A2_SLOPE_A2SLOPEC_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_A2_SLOPE_A2SLOPEC_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_A2_SLOPE_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_A2_SLOPE_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_0 0x49b8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_0_FSTOA1MAPY_0_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_0_FSTOA1MAPY_0_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_0_FSTOA1MAPC_0_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_0_FSTOA1MAPC_0_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_0_FSTOA4MAPY_0_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_0_FSTOA4MAPY_0_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_0_FSTOA4MAPC_0_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_0_FSTOA4MAPC_0_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_1 0x49bc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_1_FSTOA1MAPY_1_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_1_FSTOA1MAPY_1_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_1_FSTOA1MAPC_1_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_1_FSTOA1MAPC_1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_1_FSTOA4MAPY_1_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_1_FSTOA4MAPY_1_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_1_FSTOA4MAPC_1_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_1_FSTOA4MAPC_1_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_2 0x49c0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_2_FSTOA1MAPY_2_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_2_FSTOA1MAPY_2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_2_FSTOA1MAPC_2_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_2_FSTOA1MAPC_2_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_2_FSTOA4MAPY_2_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_2_FSTOA4MAPY_2_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_2_FSTOA4MAPC_2_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_2_FSTOA4MAPC_2_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_3 0x49c4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_3_FSTOA1MAPY_3_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_3_FSTOA1MAPY_3_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_3_FSTOA1MAPC_3_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_3_FSTOA1MAPC_3_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_3_FSTOA4MAPY_3_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_3_FSTOA4MAPY_3_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_3_FSTOA4MAPC_3_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_3_FSTOA4MAPC_3_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_4 0x49c8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_4_FSTOA1MAPY_4_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_4_FSTOA1MAPY_4_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_4_FSTOA1MAPC_4_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_4_FSTOA1MAPC_4_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_4_FSTOA4MAPY_4_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_4_FSTOA4MAPY_4_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_4_FSTOA4MAPC_4_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_4_FSTOA4MAPC_4_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_5 0x49cc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_5_FSTOA1MAPY_5_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_5_FSTOA1MAPY_5_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_5_FSTOA1MAPC_5_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_5_FSTOA1MAPC_5_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_5_FSTOA4MAPY_5_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_5_FSTOA4MAPY_5_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_5_FSTOA4MAPC_5_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_5_FSTOA4MAPC_5_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_6 0x49d0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_6_FSTOA1MAPY_6_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_6_FSTOA1MAPY_6_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_6_FSTOA1MAPC_6_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_6_FSTOA1MAPC_6_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_6_FSTOA4MAPY_6_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_6_FSTOA4MAPY_6_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_6_FSTOA4MAPC_6_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_6_FSTOA4MAPC_6_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_7 0x49d4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_7_FSTOA1MAPY_7_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_7_FSTOA1MAPY_7_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_7_FSTOA1MAPC_7_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_7_FSTOA1MAPC_7_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_7_FSTOA4MAPY_7_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_7_FSTOA4MAPY_7_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_7_FSTOA4MAPC_7_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_7_FSTOA4MAPC_7_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_8 0x49d8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_8_FSTOA1MAPY_8_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_8_FSTOA1MAPY_8_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_8_FSTOA1MAPC_8_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_8_FSTOA1MAPC_8_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_8_FSTOA4MAPY_8_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_8_FSTOA4MAPY_8_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_8_FSTOA4MAPC_8_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_8_FSTOA4MAPC_8_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_TF_TF_BLEND_CONSTANTBLENDINGFACTOR 0x49dc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_CONSTANTBLENDINGFACTOR_CONSTANTBLENDINGFACTORY_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_CONSTANTBLENDINGFACTOR_CONSTANTBLENDINGFACTORY_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_CONSTANTBLENDINGFACTOR_CONSTANTBLENDINGFACTORC_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_CONSTANTBLENDINGFACTOR_CONSTANTBLENDINGFACTORC_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_CONSTANTBLENDINGFACTOR_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_BLEND_CONSTANTBLENDINGFACTOR_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_TF_TF_B2R_CFG 0x49e0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_B2R_CFG_B2R_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_TF_TF_B2R_CFG_B2R_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_B2R_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_TF_TF_B2R_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_TF_TF_US_OP_MODE 0x49e4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_US_OP_MODE_TF_US_PERF_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_TF_TF_US_OP_MODE_TF_US_PERF_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_US_OP_MODE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_TF_TF_US_OP_MODE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_0 0x49fc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_0_LMIRREGMANTISSA_MASK 0x1f
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_0_LMIRREGMANTISSA_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_0_LMIRREGEXP_MASK 0x3e0
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_0_LMIRREGEXP_SHIFT 0x5
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_0_LMCONFMANTISSA_MASK 0x7c00
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_0_LMCONFMANTISSA_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_0_LMCONFEXP_MASK 0xf8000
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_0_LMCONFEXP_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_0_LMREADDEFAULT_MASK 0x100000
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_0_LMREADDEFAULT_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_0_LMENABLE_MASK 0x200000
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_0_LMENABLE_SHIFT 0x15
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_0_UNUSED0_MASK 0xffc00000
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_0_UNUSED0_SHIFT 0x16

#define regIPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_1 0x4a00  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_1_LMSAD_C2_MASK 0xff
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_1_LMSAD_C2_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_1_LMSAD_C1_MASK 0xff00
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_1_LMSAD_C1_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_1_LMDEFAULTSAD_C2_MASK 0xff0000
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_1_LMDEFAULTSAD_C2_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_1_LMDEFAULTSAD_C1_MASK 0xff000000
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_1_LMDEFAULTSAD_C1_SHIFT 0x18

#define regIPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_2 0x4a04  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_2_LMMAXY_MASK 0x3f
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_2_LMMAXY_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_2_LMMAXX_MASK 0xfc0
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_2_LMMAXX_SHIFT 0x6
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_2_LMSMOOTHNESSA_MASK 0x1f000
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_2_LMSMOOTHNESSA_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_2_LMSMOOTHNESSM_MASK 0x1fe0000
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_2_LMSMOOTHNESSM_SHIFT 0x11
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_2_UNUSED0_MASK 0xfe000000
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_2_UNUSED0_SHIFT 0x19

#define regIPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_VER 0x4a08  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_VER_LMCROPOUT_VERTEND_MASK 0x1fff
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_VER_LMCROPOUT_VERTEND_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_VER_LMCROPOUT_VERTSTART_MASK 0x1fe000
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_VER_LMCROPOUT_VERTSTART_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_VER_LMCROPAFTERUPSCALE_BOTTOM_MASK 0x1e00000
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_VER_LMCROPAFTERUPSCALE_BOTTOM_SHIFT 0x15
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_VER_LMCROPAFTERUPSCALE_TOP_MASK 0x1e000000
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_VER_LMCROPAFTERUPSCALE_TOP_SHIFT 0x19
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_VER_UNUSED0_MASK 0xe0000000
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_VER_UNUSED0_SHIFT 0x1d

#define regIPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_HOR 0x4a0c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_HOR_LMCROPOUT_HORIZEND_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_HOR_LMCROPOUT_HORIZEND_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_HOR_LMCROPOUT_HORIZSTART_MASK 0x1fe00
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_HOR_LMCROPOUT_HORIZSTART_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_HOR_LMCROPOUT_ENABLE_MASK 0x20000
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_HOR_LMCROPOUT_ENABLE_SHIFT 0x11
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_HOR_LMCROPAFTERUPSCALE_RIGHT_MASK 0x3c0000
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_HOR_LMCROPAFTERUPSCALE_RIGHT_SHIFT 0x12
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_HOR_LMCROPAFTERUPSCALE_LEFT_MASK 0x3c00000
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_HOR_LMCROPAFTERUPSCALE_LEFT_SHIFT 0x16
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_HOR_UNUSED0_MASK 0xfc000000
#define IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_HOR_UNUSED0_SHIFT 0x1a

#define regIPE_IPE_0_NPS_CLC_TF_TEST_BUS_CTRL 0x4bf8  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_TF_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_NPS_CLC_TF_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_TF_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0x1f0
#define IPE_IPE_0_NPS_CLC_TF_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_TF_TEST_BUS_CTRL_UNUSED1_MASK 0xfffffe00
#define IPE_IPE_0_NPS_CLC_TF_TEST_BUS_CTRL_UNUSED1_SHIFT 0x9

#define regIPE_IPE_0_NPS_CLC_TF_SPARE 0x4bfc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_TF_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_TF_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_TF_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_TF_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_HW_VERSION 0x4c00  /*register offset*/
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_HW_STATUS 0x4c04  /*register offset*/
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_MODULE_CFG 0x4c08  /*register offset*/
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_MODULE_CFG_CROP_EN_MASK 0x2
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_MODULE_CFG_CROP_EN_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_MODULE_CFG_SCALE_EN_MASK 0x4
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_MODULE_CFG_SCALE_EN_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_MODULE_CFG_UNUSED0_MASK 0xf8
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_MODULE_CFG_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_MODULE_CFG_FLUSH_PACE_CNT_MASK 0x1f00
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_MODULE_CFG_FLUSH_PACE_CNT_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_MODULE_CFG_UNUSED1_MASK 0xffffe000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_MODULE_CFG_UNUSED1_SHIFT 0xd

#define regIPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_DS_COEFF 0x4c0c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_DS_COEFF_COEFF_07_MASK 0x1ff
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_DS_COEFF_COEFF_07_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_DS_COEFF_UNUSED0_MASK 0x200
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_DS_COEFF_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_DS_COEFF_COEFF_16_MASK 0x7fc00
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_DS_COEFF_COEFF_16_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_DS_COEFF_UNUSED1_MASK 0x80000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_DS_COEFF_UNUSED1_SHIFT 0x13
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_DS_COEFF_COEFF_25_MASK 0x1ff00000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_DS_COEFF_COEFF_25_SHIFT 0x14
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_DS_COEFF_UNUSED2_MASK 0xe0000000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_DS_COEFF_UNUSED2_SHIFT 0x1d

#define regIPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_TEST_BUS_CTRL 0x4ce0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_TEST_BUS_CTRL_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_SPARE 0x4ce4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_CROP_LINE_CFG 0x4d04  /*register offset*/
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_CROP_PIXEL_CFG 0x4d08  /*register offset*/
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_HW_VERSION 0x4e00  /*register offset*/
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_HW_STATUS 0x4e04  /*register offset*/
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_MODULE_CFG 0x4e08  /*register offset*/
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_MODULE_CFG_CROP_EN_MASK 0x2
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_MODULE_CFG_CROP_EN_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_MODULE_CFG_SCALE_EN_MASK 0x4
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_MODULE_CFG_SCALE_EN_SHIFT 0x2
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_MODULE_CFG_UNUSED0_MASK 0xf8
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_MODULE_CFG_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_MODULE_CFG_FLUSH_PACE_CNT_MASK 0x1f00
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_MODULE_CFG_FLUSH_PACE_CNT_SHIFT 0x8
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_MODULE_CFG_UNUSED1_MASK 0xffffe000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_MODULE_CFG_UNUSED1_SHIFT 0xd

#define regIPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_TEST_BUS_CTRL 0x4ee0  /*register offset*/
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_TEST_BUS_CTRL_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_SPARE 0x4ee4  /*register offset*/
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_CROP_LINE_CFG 0x4f04  /*register offset*/
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_CROP_PIXEL_CFG 0x4f08  /*register offset*/
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_HW_VERSION 0x5000  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_HW_STATUS 0x5004  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG 0x5060  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG_CROP_EN_MASK 0x200
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CROP_LINE_CFG 0x5068  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CROP_PIXEL_CFG 0x506c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH0_CLAMP_CFG 0x5070  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH0_ROUNDING_CFG 0x5074  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH1_CLAMP_CFG 0x5078  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH1_ROUNDING_CFG 0x507c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH2_CLAMP_CFG 0x5080  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH2_ROUNDING_CFG 0x5084  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_TEST_BUS_CTRL 0x5088  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_SPARE 0x51fc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_HW_VERSION 0x5200  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_HW_STATUS 0x5204  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG 0x5260  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG_CROP_EN_MASK 0x200
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CROP_LINE_CFG 0x5268  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CROP_PIXEL_CFG 0x526c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH0_CLAMP_CFG 0x5270  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH0_ROUNDING_CFG 0x5274  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH1_CLAMP_CFG 0x5278  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH1_ROUNDING_CFG 0x527c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH2_CLAMP_CFG 0x5280  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH2_ROUNDING_CFG 0x5284  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_TEST_BUS_CTRL 0x5288  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_SPARE 0x53fc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_HW_VERSION 0x5400  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_HW_STATUS 0x5404  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG 0x5460  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG_CROP_EN_MASK 0x200
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CROP_LINE_CFG 0x5468  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CROP_PIXEL_CFG 0x546c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH0_CLAMP_CFG 0x5470  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH0_ROUNDING_CFG 0x5474  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH1_CLAMP_CFG 0x5478  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH1_ROUNDING_CFG 0x547c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH2_CLAMP_CFG 0x5480  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH2_ROUNDING_CFG 0x5484  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_TEST_BUS_CTRL 0x5488  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_SPARE 0x55fc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_HW_VERSION 0x5600  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_HW_STATUS 0x5604  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG 0x5660  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG_CROP_EN_MASK 0x200
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CROP_LINE_CFG 0x5668  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CROP_PIXEL_CFG 0x566c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH0_CLAMP_CFG 0x5670  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH0_ROUNDING_CFG 0x5674  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH1_CLAMP_CFG 0x5678  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH1_ROUNDING_CFG 0x567c  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH2_CLAMP_CFG 0x5680  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH2_ROUNDING_CFG 0x5684  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_TEST_BUS_CTRL 0x5688  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_SPARE 0x57fc  /*register offset*/
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_HNR_HW_VERSION 0x7000  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_HNR_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_HNR_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_HNR_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_HNR_HW_STATUS 0x7004  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_HNR_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_HNR_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_CFG 0x7008  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_CFG_ADDR_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_HNR_DMI_CFG_ADDR_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_DMI_CFG_UNUSED0_MASK 0xffe00
#define IPE_IPE_0_PPS_CLC_HNR_DMI_CFG_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_HNR_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IPE_IPE_0_PPS_CLC_HNR_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_HNR_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IPE_IPE_0_PPS_CLC_HNR_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_HNR_DMI_CFG_UNUSED1_MASK 0xff800000
#define IPE_IPE_0_PPS_CLC_HNR_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_LUT_CFG 0x700c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_CFG_LUT_SEL_MASK 0x7
#define IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_CFG_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_CFG_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_DATA 0x7010  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_DATA_1 0x7014  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_1_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_1_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_DATA_2 0x7018  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_2_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_2_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_DATA_3 0x701c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_3_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_3_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_DATA_4 0x7020  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_4_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_4_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_DATA_5 0x7024  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_5_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_5_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_DATA_6 0x7028  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_6_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_6_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_DATA_7 0x702c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_7_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_7_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_DATA_8 0x7030  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_8_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_8_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_DATA_9 0x7034  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_9_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_9_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_DATA_10 0x7038  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_10_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_10_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_DATA_11 0x703c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_11_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_11_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_DATA_12 0x7040  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_12_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_12_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_DATA_13 0x7044  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_13_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_13_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_DATA_14 0x7048  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_14_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_14_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_DATA_15 0x704c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_15_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_15_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_CMD 0x7050  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IPE_IPE_0_PPS_CLC_HNR_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IPE_IPE_0_PPS_CLC_HNR_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_HNR_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_PPS_CLC_HNR_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_STATUS 0x7054  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_HNR_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_HNR_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_HNR_DMI_LUT_BANK_CFG 0x7058  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_HNR_MODULE_LUT_BANK_CFG 0x705c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_HNR_MODULE_CFG 0x7060  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_STRIPE_AUTO_CROP_DIS_MASK 0x2
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_STRIPE_AUTO_CROP_DIS_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_UNUSED0_MASK 0xfc
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_BLEND_SNR_EN_MASK 0x100
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_BLEND_SNR_EN_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_BLEND_CNR_EN_MASK 0x200
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_BLEND_CNR_EN_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_BLEND_ENABLE_MASK 0x400
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_BLEND_ENABLE_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_LPF3_EN_MASK 0x800
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_LPF3_EN_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_FNR_EN_MASK 0x1000
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_FNR_EN_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_FD_SNR_EN_MASK 0x2000
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_FD_SNR_EN_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_SNR_EN_MASK 0x4000
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_SNR_EN_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_CNR_EN_MASK 0x8000
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_CNR_EN_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_RNR_EN_MASK 0x10000
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_RNR_EN_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_LNR_EN_MASK 0x20000
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_LNR_EN_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_UNUSED1_MASK 0xfffc0000
#define IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG_UNUSED1_SHIFT 0x12

#define regIPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_0 0x7068  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_0_FILTERING_NR_GAIN_ARR_0_MASK 0xff
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_0_FILTERING_NR_GAIN_ARR_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_0_FILTERING_NR_GAIN_ARR_1_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_0_FILTERING_NR_GAIN_ARR_1_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_0_FILTERING_NR_GAIN_ARR_2_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_0_FILTERING_NR_GAIN_ARR_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_0_FILTERING_NR_GAIN_ARR_3_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_0_FILTERING_NR_GAIN_ARR_3_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_1 0x706c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_1_FILTERING_NR_GAIN_ARR_4_MASK 0xff
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_1_FILTERING_NR_GAIN_ARR_4_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_1_FILTERING_NR_GAIN_ARR_5_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_1_FILTERING_NR_GAIN_ARR_5_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_1_FILTERING_NR_GAIN_ARR_6_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_1_FILTERING_NR_GAIN_ARR_6_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_1_FILTERING_NR_GAIN_ARR_7_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_1_FILTERING_NR_GAIN_ARR_7_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_2 0x7070  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_2_FILTERING_NR_GAIN_ARR_8_MASK 0xff
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_2_FILTERING_NR_GAIN_ARR_8_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_2_FILTERING_NR_GAIN_ARR_9_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_2_FILTERING_NR_GAIN_ARR_9_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_2_FILTERING_NR_GAIN_ARR_10_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_2_FILTERING_NR_GAIN_ARR_10_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_2_FILTERING_NR_GAIN_ARR_11_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_2_FILTERING_NR_GAIN_ARR_11_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_3 0x7074  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_3_FILTERING_NR_GAIN_ARR_12_MASK 0xff
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_3_FILTERING_NR_GAIN_ARR_12_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_3_FILTERING_NR_GAIN_ARR_13_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_3_FILTERING_NR_GAIN_ARR_13_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_3_FILTERING_NR_GAIN_ARR_14_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_3_FILTERING_NR_GAIN_ARR_14_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_3_FILTERING_NR_GAIN_ARR_15_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_3_FILTERING_NR_GAIN_ARR_15_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_4 0x7078  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_4_FILTERING_NR_GAIN_ARR_16_MASK 0xff
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_4_FILTERING_NR_GAIN_ARR_16_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_4_FILTERING_NR_GAIN_ARR_17_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_4_FILTERING_NR_GAIN_ARR_17_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_4_FILTERING_NR_GAIN_ARR_18_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_4_FILTERING_NR_GAIN_ARR_18_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_4_FILTERING_NR_GAIN_ARR_19_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_4_FILTERING_NR_GAIN_ARR_19_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_5 0x707c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_5_FILTERING_NR_GAIN_ARR_20_MASK 0xff
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_5_FILTERING_NR_GAIN_ARR_20_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_5_FILTERING_NR_GAIN_ARR_21_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_5_FILTERING_NR_GAIN_ARR_21_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_5_FILTERING_NR_GAIN_ARR_22_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_5_FILTERING_NR_GAIN_ARR_22_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_5_FILTERING_NR_GAIN_ARR_23_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_5_FILTERING_NR_GAIN_ARR_23_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_6 0x7080  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_6_FILTERING_NR_GAIN_ARR_24_MASK 0xff
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_6_FILTERING_NR_GAIN_ARR_24_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_6_FILTERING_NR_GAIN_ARR_25_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_6_FILTERING_NR_GAIN_ARR_25_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_6_FILTERING_NR_GAIN_ARR_26_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_6_FILTERING_NR_GAIN_ARR_26_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_6_FILTERING_NR_GAIN_ARR_27_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_6_FILTERING_NR_GAIN_ARR_27_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_7 0x7084  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_7_FILTERING_NR_GAIN_ARR_28_MASK 0xff
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_7_FILTERING_NR_GAIN_ARR_28_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_7_FILTERING_NR_GAIN_ARR_29_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_7_FILTERING_NR_GAIN_ARR_29_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_7_FILTERING_NR_GAIN_ARR_30_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_7_FILTERING_NR_GAIN_ARR_30_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_7_FILTERING_NR_GAIN_ARR_31_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_7_FILTERING_NR_GAIN_ARR_31_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_8 0x7088  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_8_FILTERING_NR_GAIN_ARR_32_MASK 0xff
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_8_FILTERING_NR_GAIN_ARR_32_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_8_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_8_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_PPS_CLC_HNR_CNR_CFG_0 0x708c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_0_CNR_THRD_GAP_V_MASK 0x7
#define IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_0_CNR_THRD_GAP_V_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_0_UNUSED0_MASK 0x8
#define IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_0_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_0_CNR_LOW_THRD_V_MASK 0xff0
#define IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_0_CNR_LOW_THRD_V_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_0_CNR_THRD_GAP_U_MASK 0x7000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_0_CNR_THRD_GAP_U_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_0_UNUSED1_MASK 0x8000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_0_UNUSED1_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_0_CNR_LOW_THRD_U_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_0_CNR_LOW_THRD_U_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_0_UNUSED2_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_0_UNUSED2_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_HNR_CNR_CFG_1 0x7090  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_1_CNR_SCALE_MASK 0xf
#define IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_1_CNR_SCALE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_1_CNR_ADJ_GAIN_MASK 0x3f0
#define IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_1_CNR_ADJ_GAIN_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_1_UNUSED0_MASK 0xfffffc00
#define IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_1_UNUSED0_SHIFT 0xa

#define regIPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_0 0x7094  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_0_CNR_GAIN_ARR_0_MASK 0x3f
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_0_CNR_GAIN_ARR_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_0_CNR_GAIN_ARR_1_MASK 0xfc0
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_0_CNR_GAIN_ARR_1_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_0_CNR_GAIN_ARR_2_MASK 0x3f000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_0_CNR_GAIN_ARR_2_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_0_CNR_GAIN_ARR_3_MASK 0xfc0000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_0_CNR_GAIN_ARR_3_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_0_CNR_GAIN_ARR_4_MASK 0x3f000000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_0_CNR_GAIN_ARR_4_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_0_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_0_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_1 0x7098  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_1_CNR_GAIN_ARR_5_MASK 0x3f
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_1_CNR_GAIN_ARR_5_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_1_CNR_GAIN_ARR_6_MASK 0xfc0
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_1_CNR_GAIN_ARR_6_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_1_CNR_GAIN_ARR_7_MASK 0x3f000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_1_CNR_GAIN_ARR_7_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_1_CNR_GAIN_ARR_8_MASK 0xfc0000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_1_CNR_GAIN_ARR_8_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_1_CNR_GAIN_ARR_9_MASK 0x3f000000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_1_CNR_GAIN_ARR_9_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_1_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_1_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_2 0x709c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_2_CNR_GAIN_ARR_10_MASK 0x3f
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_2_CNR_GAIN_ARR_10_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_2_CNR_GAIN_ARR_11_MASK 0xfc0
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_2_CNR_GAIN_ARR_11_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_2_CNR_GAIN_ARR_12_MASK 0x3f000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_2_CNR_GAIN_ARR_12_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_2_CNR_GAIN_ARR_13_MASK 0xfc0000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_2_CNR_GAIN_ARR_13_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_2_CNR_GAIN_ARR_14_MASK 0x3f000000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_2_CNR_GAIN_ARR_14_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_2_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_2_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_3 0x70a0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_3_CNR_GAIN_ARR_15_MASK 0x3f
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_3_CNR_GAIN_ARR_15_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_3_CNR_GAIN_ARR_16_MASK 0xfc0
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_3_CNR_GAIN_ARR_16_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_3_CNR_GAIN_ARR_17_MASK 0x3f000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_3_CNR_GAIN_ARR_17_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_3_CNR_GAIN_ARR_18_MASK 0xfc0000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_3_CNR_GAIN_ARR_18_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_3_CNR_GAIN_ARR_19_MASK 0x3f000000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_3_CNR_GAIN_ARR_19_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_3_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_3_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_4 0x70a4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_4_CNR_GAIN_ARR_20_MASK 0x3f
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_4_CNR_GAIN_ARR_20_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_4_CNR_GAIN_ARR_21_MASK 0xfc0
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_4_CNR_GAIN_ARR_21_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_4_CNR_GAIN_ARR_22_MASK 0x3f000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_4_CNR_GAIN_ARR_22_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_4_CNR_GAIN_ARR_23_MASK 0xfc0000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_4_CNR_GAIN_ARR_23_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_4_CNR_GAIN_ARR_24_MASK 0x3f000000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_4_CNR_GAIN_ARR_24_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_4_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_4_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_HNR_SNR_CFG_0 0x70a8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_0_SNR_SKIN_HUE_MAX_MASK 0xff
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_0_SNR_SKIN_HUE_MAX_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_0_SNR_SKIN_HUE_MIN_MASK 0x3ff00
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_0_SNR_SKIN_HUE_MIN_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_0_UNUSED0_MASK 0xc0000
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_0_UNUSED0_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_0_SNR_SKIN_Y_MIN_MASK 0xff00000
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_0_SNR_SKIN_Y_MIN_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_0_SNR_SKIN_SMOOTHING_STR_MASK 0x30000000
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_0_SNR_SKIN_SMOOTHING_STR_SHIFT 0x1c
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_0_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_0_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_HNR_SNR_CFG_1 0x70ac  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_1_SNR_SKIN_Y_MAX_MASK 0xff
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_1_SNR_SKIN_Y_MAX_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_1_SNR_QSTEP_SKIN_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_1_SNR_QSTEP_SKIN_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_1_SNR_QSTEP_NONSKIN_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_1_SNR_QSTEP_NONSKIN_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_1_SNR_BOUNDARY_PROBABILITY_MASK 0xf000000
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_1_SNR_BOUNDARY_PROBABILITY_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_1_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_1_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_HNR_SNR_CFG_2 0x70b0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_2_SNR_SAT_MAX_SLOPE_MASK 0xff
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_2_SNR_SAT_MAX_SLOPE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_2_SNR_SAT_MIN_SLOPE_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_2_SNR_SAT_MIN_SLOPE_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_2_SNR_SKIN_YMAX_SAT_MAX_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_2_SNR_SKIN_YMAX_SAT_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_2_SNR_SKIN_YMAX_SAT_MIN_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_2_SNR_SKIN_YMAX_SAT_MIN_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_HNR_FACE_CFG 0x70b4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_FACE_CFG_FACE_NUM_MASK 0x7
#define IPE_IPE_0_PPS_CLC_HNR_FACE_CFG_FACE_NUM_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_FACE_CFG_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_PPS_CLC_HNR_FACE_CFG_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_PPS_CLC_HNR_FACE_OFFSET_CFG 0x70b8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_FACE_OFFSET_CFG_FACE_HORIZONTAL_OFFSET_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_HNR_FACE_OFFSET_CFG_FACE_HORIZONTAL_OFFSET_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_FACE_OFFSET_CFG_FACE_VERTICAL_OFFSET_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_OFFSET_CFG_FACE_VERTICAL_OFFSET_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_HNR_FACE_0_CENTER_CFG 0x70bc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_FACE_0_CENTER_CFG_FACE_CENTER_HORIZONTAL_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_HNR_FACE_0_CENTER_CFG_FACE_CENTER_HORIZONTAL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_FACE_0_CENTER_CFG_FACE_CENTER_VERTICAL_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_0_CENTER_CFG_FACE_CENTER_VERTICAL_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_HNR_FACE_1_CENTER_CFG 0x70c0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_FACE_1_CENTER_CFG_FACE_CENTER_HORIZONTAL_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_HNR_FACE_1_CENTER_CFG_FACE_CENTER_HORIZONTAL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_FACE_1_CENTER_CFG_FACE_CENTER_VERTICAL_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_1_CENTER_CFG_FACE_CENTER_VERTICAL_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_HNR_FACE_2_CENTER_CFG 0x70c4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_FACE_2_CENTER_CFG_FACE_CENTER_HORIZONTAL_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_HNR_FACE_2_CENTER_CFG_FACE_CENTER_HORIZONTAL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_FACE_2_CENTER_CFG_FACE_CENTER_VERTICAL_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_2_CENTER_CFG_FACE_CENTER_VERTICAL_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_HNR_FACE_3_CENTER_CFG 0x70c8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_FACE_3_CENTER_CFG_FACE_CENTER_HORIZONTAL_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_HNR_FACE_3_CENTER_CFG_FACE_CENTER_HORIZONTAL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_FACE_3_CENTER_CFG_FACE_CENTER_VERTICAL_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_3_CENTER_CFG_FACE_CENTER_VERTICAL_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_HNR_FACE_4_CENTER_CFG 0x70cc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_FACE_4_CENTER_CFG_FACE_CENTER_HORIZONTAL_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_HNR_FACE_4_CENTER_CFG_FACE_CENTER_HORIZONTAL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_FACE_4_CENTER_CFG_FACE_CENTER_VERTICAL_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_4_CENTER_CFG_FACE_CENTER_VERTICAL_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_HNR_FACE_0_RADIUS_CFG 0x70d0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_FACE_0_RADIUS_CFG_FACE_RADIUS_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_HNR_FACE_0_RADIUS_CFG_FACE_RADIUS_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_FACE_0_RADIUS_CFG_UNUSED0_MASK 0x30
#define IPE_IPE_0_PPS_CLC_HNR_FACE_0_RADIUS_CFG_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_HNR_FACE_0_RADIUS_CFG_FACE_RADIUS_BOUNDARY_MASK 0x3fc0
#define IPE_IPE_0_PPS_CLC_HNR_FACE_0_RADIUS_CFG_FACE_RADIUS_BOUNDARY_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_HNR_FACE_0_RADIUS_CFG_UNUSED1_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_0_RADIUS_CFG_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_HNR_FACE_0_RADIUS_CFG_FACE_SLOPE_SHIFT_MASK 0x70000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_0_RADIUS_CFG_FACE_SLOPE_SHIFT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_FACE_0_RADIUS_CFG_UNUSED2_MASK 0x80000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_0_RADIUS_CFG_UNUSED2_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_HNR_FACE_0_RADIUS_CFG_FACE_RADIUS_SLOPE_MASK 0xff00000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_0_RADIUS_CFG_FACE_RADIUS_SLOPE_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_HNR_FACE_0_RADIUS_CFG_UNUSED3_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_0_RADIUS_CFG_UNUSED3_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_HNR_FACE_1_RADIUS_CFG 0x70d4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_FACE_1_RADIUS_CFG_FACE_RADIUS_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_HNR_FACE_1_RADIUS_CFG_FACE_RADIUS_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_FACE_1_RADIUS_CFG_UNUSED0_MASK 0x30
#define IPE_IPE_0_PPS_CLC_HNR_FACE_1_RADIUS_CFG_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_HNR_FACE_1_RADIUS_CFG_FACE_RADIUS_BOUNDARY_MASK 0x3fc0
#define IPE_IPE_0_PPS_CLC_HNR_FACE_1_RADIUS_CFG_FACE_RADIUS_BOUNDARY_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_HNR_FACE_1_RADIUS_CFG_UNUSED1_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_1_RADIUS_CFG_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_HNR_FACE_1_RADIUS_CFG_FACE_SLOPE_SHIFT_MASK 0x70000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_1_RADIUS_CFG_FACE_SLOPE_SHIFT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_FACE_1_RADIUS_CFG_UNUSED2_MASK 0x80000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_1_RADIUS_CFG_UNUSED2_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_HNR_FACE_1_RADIUS_CFG_FACE_RADIUS_SLOPE_MASK 0xff00000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_1_RADIUS_CFG_FACE_RADIUS_SLOPE_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_HNR_FACE_1_RADIUS_CFG_UNUSED3_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_1_RADIUS_CFG_UNUSED3_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_HNR_FACE_2_RADIUS_CFG 0x70d8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_FACE_2_RADIUS_CFG_FACE_RADIUS_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_HNR_FACE_2_RADIUS_CFG_FACE_RADIUS_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_FACE_2_RADIUS_CFG_UNUSED0_MASK 0x30
#define IPE_IPE_0_PPS_CLC_HNR_FACE_2_RADIUS_CFG_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_HNR_FACE_2_RADIUS_CFG_FACE_RADIUS_BOUNDARY_MASK 0x3fc0
#define IPE_IPE_0_PPS_CLC_HNR_FACE_2_RADIUS_CFG_FACE_RADIUS_BOUNDARY_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_HNR_FACE_2_RADIUS_CFG_UNUSED1_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_2_RADIUS_CFG_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_HNR_FACE_2_RADIUS_CFG_FACE_SLOPE_SHIFT_MASK 0x70000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_2_RADIUS_CFG_FACE_SLOPE_SHIFT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_FACE_2_RADIUS_CFG_UNUSED2_MASK 0x80000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_2_RADIUS_CFG_UNUSED2_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_HNR_FACE_2_RADIUS_CFG_FACE_RADIUS_SLOPE_MASK 0xff00000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_2_RADIUS_CFG_FACE_RADIUS_SLOPE_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_HNR_FACE_2_RADIUS_CFG_UNUSED3_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_2_RADIUS_CFG_UNUSED3_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_HNR_FACE_3_RADIUS_CFG 0x70dc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_FACE_3_RADIUS_CFG_FACE_RADIUS_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_HNR_FACE_3_RADIUS_CFG_FACE_RADIUS_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_FACE_3_RADIUS_CFG_UNUSED0_MASK 0x30
#define IPE_IPE_0_PPS_CLC_HNR_FACE_3_RADIUS_CFG_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_HNR_FACE_3_RADIUS_CFG_FACE_RADIUS_BOUNDARY_MASK 0x3fc0
#define IPE_IPE_0_PPS_CLC_HNR_FACE_3_RADIUS_CFG_FACE_RADIUS_BOUNDARY_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_HNR_FACE_3_RADIUS_CFG_UNUSED1_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_3_RADIUS_CFG_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_HNR_FACE_3_RADIUS_CFG_FACE_SLOPE_SHIFT_MASK 0x70000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_3_RADIUS_CFG_FACE_SLOPE_SHIFT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_FACE_3_RADIUS_CFG_UNUSED2_MASK 0x80000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_3_RADIUS_CFG_UNUSED2_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_HNR_FACE_3_RADIUS_CFG_FACE_RADIUS_SLOPE_MASK 0xff00000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_3_RADIUS_CFG_FACE_RADIUS_SLOPE_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_HNR_FACE_3_RADIUS_CFG_UNUSED3_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_3_RADIUS_CFG_UNUSED3_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_HNR_FACE_4_RADIUS_CFG 0x70e0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_FACE_4_RADIUS_CFG_FACE_RADIUS_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_HNR_FACE_4_RADIUS_CFG_FACE_RADIUS_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_FACE_4_RADIUS_CFG_UNUSED0_MASK 0x30
#define IPE_IPE_0_PPS_CLC_HNR_FACE_4_RADIUS_CFG_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_HNR_FACE_4_RADIUS_CFG_FACE_RADIUS_BOUNDARY_MASK 0x3fc0
#define IPE_IPE_0_PPS_CLC_HNR_FACE_4_RADIUS_CFG_FACE_RADIUS_BOUNDARY_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_HNR_FACE_4_RADIUS_CFG_UNUSED1_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_4_RADIUS_CFG_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_HNR_FACE_4_RADIUS_CFG_FACE_SLOPE_SHIFT_MASK 0x70000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_4_RADIUS_CFG_FACE_SLOPE_SHIFT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_FACE_4_RADIUS_CFG_UNUSED2_MASK 0x80000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_4_RADIUS_CFG_UNUSED2_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_HNR_FACE_4_RADIUS_CFG_FACE_RADIUS_SLOPE_MASK 0xff00000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_4_RADIUS_CFG_FACE_RADIUS_SLOPE_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_HNR_FACE_4_RADIUS_CFG_UNUSED3_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_HNR_FACE_4_RADIUS_CFG_UNUSED3_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_0 0x70e4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_0_RNR_BASE_0_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_0_RNR_BASE_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_0_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_0_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_0_RNR_ANCHOR_0_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_0_RNR_ANCHOR_0_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_0_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_0_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_1 0x70e8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_1_RNR_BASE_1_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_1_RNR_BASE_1_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_1_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_1_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_1_RNR_ANCHOR_1_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_1_RNR_ANCHOR_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_1_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_1_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_2 0x70ec  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_2_RNR_BASE_2_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_2_RNR_BASE_2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_2_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_2_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_2_RNR_ANCHOR_2_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_2_RNR_ANCHOR_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_2_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_2_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_3 0x70f0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_3_RNR_BASE_3_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_3_RNR_BASE_3_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_3_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_3_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_3_RNR_ANCHOR_3_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_3_RNR_ANCHOR_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_3_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_3_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_4 0x70f4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_4_RNR_BASE_4_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_4_RNR_BASE_4_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_4_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_4_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_4_RNR_ANCHOR_4_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_4_RNR_ANCHOR_4_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_4_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_4_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_5 0x70f8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_5_RNR_BASE_5_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_5_RNR_BASE_5_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_5_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_5_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_5_RNR_ANCHOR_5_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_5_RNR_ANCHOR_5_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_5_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_5_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_0 0x70fc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_0_RNR_SHIFT_0_MASK 0xf
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_0_RNR_SHIFT_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_0_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_0_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_0_RNR_SLOPE_0_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_0_RNR_SLOPE_0_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_0_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_0_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_1 0x7100  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_1_RNR_SHIFT_1_MASK 0xf
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_1_RNR_SHIFT_1_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_1_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_1_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_1_RNR_SLOPE_1_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_1_RNR_SLOPE_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_1_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_1_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_2 0x7104  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_2_RNR_SHIFT_2_MASK 0xf
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_2_RNR_SHIFT_2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_2_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_2_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_2_RNR_SLOPE_2_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_2_RNR_SLOPE_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_2_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_2_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_3 0x7108  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_3_RNR_SHIFT_3_MASK 0xf
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_3_RNR_SHIFT_3_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_3_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_3_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_3_RNR_SLOPE_3_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_3_RNR_SLOPE_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_3_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_3_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_4 0x710c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_4_RNR_SHIFT_4_MASK 0xf
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_4_RNR_SHIFT_4_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_4_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_4_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_4_RNR_SLOPE_4_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_4_RNR_SLOPE_4_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_4_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_4_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_5 0x7110  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_5_RNR_SHIFT_5_MASK 0xf
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_5_RNR_SHIFT_5_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_5_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_5_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_5_RNR_SLOPE_5_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_5_RNR_SLOPE_5_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_5_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_5_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_HNR_RNR_INIT_HV_OFFSET 0x7114  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_RNR_INIT_HV_OFFSET_RNR_BY_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_HNR_RNR_INIT_HV_OFFSET_RNR_BY_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_INIT_HV_OFFSET_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_INIT_HV_OFFSET_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_HNR_RNR_INIT_HV_OFFSET_RNR_BX_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_INIT_HV_OFFSET_RNR_BX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_RNR_INIT_HV_OFFSET_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_INIT_HV_OFFSET_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_HNR_RNR_R_SQUARE_INIT 0x7118  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_RNR_R_SQUARE_INIT_RNR_R_SQUARE_INIT_MASK 0xfffffff
#define IPE_IPE_0_PPS_CLC_HNR_RNR_R_SQUARE_INIT_RNR_R_SQUARE_INIT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_R_SQUARE_INIT_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_R_SQUARE_INIT_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_HNR_RNR_R_SCALE_SHIFT 0x711c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_RNR_R_SCALE_SHIFT_RNR_R_SQUARE_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_HNR_RNR_R_SCALE_SHIFT_RNR_R_SQUARE_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_R_SCALE_SHIFT_UNUSED0_MASK 0xf0
#define IPE_IPE_0_PPS_CLC_HNR_RNR_R_SCALE_SHIFT_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_HNR_RNR_R_SCALE_SHIFT_RNR_R_SQUARE_SCALE_MASK 0x7f00
#define IPE_IPE_0_PPS_CLC_HNR_RNR_R_SCALE_SHIFT_RNR_R_SQUARE_SCALE_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_HNR_RNR_R_SCALE_SHIFT_UNUSED1_MASK 0xffff8000
#define IPE_IPE_0_PPS_CLC_HNR_RNR_R_SCALE_SHIFT_UNUSED1_SHIFT 0xf

#define regIPE_IPE_0_PPS_CLC_HNR_LPF3_CFG 0x7120  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_LPF3_CFG_LPF3_OFFSET_MASK 0xff
#define IPE_IPE_0_PPS_CLC_HNR_LPF3_CFG_LPF3_OFFSET_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_LPF3_CFG_LPF3_PERCENT_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_HNR_LPF3_CFG_LPF3_PERCENT_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_HNR_LPF3_CFG_LPF3_STRENGTH_MASK 0x70000
#define IPE_IPE_0_PPS_CLC_HNR_LPF3_CFG_LPF3_STRENGTH_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_LPF3_CFG_UNUSED0_MASK 0xfff80000
#define IPE_IPE_0_PPS_CLC_HNR_LPF3_CFG_UNUSED0_SHIFT 0x13

#define regIPE_IPE_0_PPS_CLC_HNR_MISC_CFG 0x7124  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_MISC_CFG_BLEND_CNR_ADJ_GAIN_MASK 0x3f
#define IPE_IPE_0_PPS_CLC_HNR_MISC_CFG_BLEND_CNR_ADJ_GAIN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_MISC_CFG_UNUSED0_MASK 0xc0
#define IPE_IPE_0_PPS_CLC_HNR_MISC_CFG_UNUSED0_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_HNR_MISC_CFG_ABS_AMP_SHIFT_MASK 0x300
#define IPE_IPE_0_PPS_CLC_HNR_MISC_CFG_ABS_AMP_SHIFT_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_HNR_MISC_CFG_UNUSED1_MASK 0xc00
#define IPE_IPE_0_PPS_CLC_HNR_MISC_CFG_UNUSED1_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_HNR_MISC_CFG_FNR_AC_SHIFT_MASK 0x3000
#define IPE_IPE_0_PPS_CLC_HNR_MISC_CFG_FNR_AC_SHIFT_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_HNR_MISC_CFG_UNUSED2_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_HNR_MISC_CFG_UNUSED2_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_HNR_MISC_CFG_LNR_SHIFT_MASK 0x30000
#define IPE_IPE_0_PPS_CLC_HNR_MISC_CFG_LNR_SHIFT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_HNR_MISC_CFG_UNUSED3_MASK 0xfffc0000
#define IPE_IPE_0_PPS_CLC_HNR_MISC_CFG_UNUSED3_SHIFT 0x12

#define regIPE_IPE_0_PPS_CLC_HNR_TEST_BUS_CTRL 0x71f8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_HNR_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_PPS_CLC_HNR_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_HNR_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IPE_IPE_0_PPS_CLC_HNR_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_HNR_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IPE_IPE_0_PPS_CLC_HNR_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIPE_IPE_0_PPS_CLC_HNR_SPARE 0x71fc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_HNR_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_HNR_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_HNR_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_HNR_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_LENR_HW_VERSION 0x7200  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_LENR_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_HW_STATUS 0x7204  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_LENR_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_LENR_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_LENR_MODULE_CFG 0x7260  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_STRIPE_AUTO_CROP_DIS_MASK 0x2
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_STRIPE_AUTO_CROP_DIS_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_UNUSED0_MASK 0xfc
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_BLTR_EN_MASK 0x100
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_BLTR_EN_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_LCE_EN_MASK 0x200
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_LCE_EN_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_DN4_BLTR_CLAMP_EN_MASK 0x400
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_DN4_BLTR_CLAMP_EN_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_DN8_BLTR_CLAMP_EN_MASK 0x800
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_DN8_BLTR_CLAMP_EN_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_DN16_BLTR_CLAMP_EN_MASK 0x1000
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_DN16_BLTR_CLAMP_EN_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_FD_SNR_EN_MASK 0x2000
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_FD_SNR_EN_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_SNR_EN_MASK 0x4000
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_SNR_EN_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_RNR_EN_MASK 0x8000
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_RNR_EN_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_FNR_EN_MASK 0x10000
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_FNR_EN_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_LAYER_1_ONLY_MASK 0x20000
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_LAYER_1_ONLY_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_POST_CROP_EN_MASK 0x40000
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_POST_CROP_EN_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_UNUSED1_MASK 0xfff80000
#define IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG_UNUSED1_SHIFT 0x13

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_NZ_CTRL 0x7268  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_NZ_CTRL_CTRL_W_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_NZ_CTRL_CTRL_W_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_NZ_CTRL_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_NZ_CTRL_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_NZ_CTRL_CTRL_TH_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_NZ_CTRL_CTRL_TH_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_NZ_CTRL_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_NZ_CTRL_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_0 0x726c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_0_GAIN_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_0_GAIN_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_0_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_0_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_0_GAIN_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_0_GAIN_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_0_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_0_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_1 0x7270  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_1_GAIN_2_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_1_GAIN_2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_1_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_1_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_1_GAIN_3_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_1_GAIN_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_1_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_1_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_2 0x7274  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_2_GAIN_4_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_2_GAIN_4_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_2_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_2_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_2_GAIN_5_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_2_GAIN_5_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_2_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_2_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_3 0x7278  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_3_GAIN_6_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_3_GAIN_6_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_3_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_3_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_3_GAIN_7_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_3_GAIN_7_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_3_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_3_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_4 0x727c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_4_GAIN_8_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_4_GAIN_8_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_4_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_4_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_4_GAIN_9_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_4_GAIN_9_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_4_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_4_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_5 0x7280  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_5_GAIN_10_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_5_GAIN_10_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_5_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_5_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_5_GAIN_11_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_5_GAIN_11_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_5_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_5_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_6 0x7284  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_6_GAIN_12_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_6_GAIN_12_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_6_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_6_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_6_GAIN_13_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_6_GAIN_13_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_6_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_6_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_7 0x7288  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_7_GAIN_14_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_7_GAIN_14_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_7_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_7_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_7_GAIN_15_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_7_GAIN_15_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_7_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_7_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_8 0x728c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_8_GAIN_16_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_8_GAIN_16_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_8_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_8_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_0 0x7290  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_0_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_0_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_0_UNUSED0_MASK 0xe0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_0_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_0_IDX_1_MASK 0x1f00
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_0_IDX_1_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_0_UNUSED1_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_0_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_0_IDX_2_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_0_IDX_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_0_UNUSED2_MASK 0xe00000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_0_UNUSED2_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_0_IDX_3_MASK 0x1f000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_0_IDX_3_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_0_UNUSED3_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_0_UNUSED3_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_1 0x7294  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_1_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_1_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_1_UNUSED0_MASK 0xe0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_1_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_1_IDX_1_MASK 0x1f00
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_1_IDX_1_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_1_UNUSED1_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_1_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_1_IDX_2_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_1_IDX_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_1_UNUSED2_MASK 0xe00000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_1_UNUSED2_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_1_IDX_3_MASK 0x1f000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_1_IDX_3_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_1_UNUSED3_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_1_UNUSED3_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_2 0x7298  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_2_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_2_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_2_UNUSED0_MASK 0xe0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_2_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_2_IDX_1_MASK 0x1f00
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_2_IDX_1_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_2_UNUSED1_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_2_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_2_IDX_2_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_2_IDX_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_2_UNUSED2_MASK 0xe00000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_2_UNUSED2_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_2_IDX_3_MASK 0x1f000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_2_IDX_3_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_2_UNUSED3_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_2_UNUSED3_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_3 0x729c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_3_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_3_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_3_IDX_1_MASK 0x3e0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_3_IDX_1_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_3_IDX_2_MASK 0x7c00
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_3_IDX_2_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_3_UNUSED0_MASK 0x8000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_3_UNUSED0_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_3_IDX_3_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_3_IDX_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_3_IDX_4_MASK 0x3e00000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_3_IDX_4_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_3_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_3_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_NZ_CTRL 0x72a0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_NZ_CTRL_CTRL_W_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_NZ_CTRL_CTRL_W_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_NZ_CTRL_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_NZ_CTRL_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_NZ_CTRL_CTRL_TH_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_NZ_CTRL_CTRL_TH_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_NZ_CTRL_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_NZ_CTRL_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_0 0x72a4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_0_GAIN_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_0_GAIN_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_0_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_0_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_0_GAIN_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_0_GAIN_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_0_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_0_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_1 0x72a8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_1_GAIN_2_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_1_GAIN_2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_1_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_1_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_1_GAIN_3_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_1_GAIN_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_1_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_1_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_2 0x72ac  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_2_GAIN_4_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_2_GAIN_4_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_2_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_2_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_2_GAIN_5_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_2_GAIN_5_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_2_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_2_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_3 0x72b0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_3_GAIN_6_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_3_GAIN_6_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_3_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_3_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_3_GAIN_7_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_3_GAIN_7_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_3_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_3_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_4 0x72b4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_4_GAIN_8_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_4_GAIN_8_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_4_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_4_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_4_GAIN_9_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_4_GAIN_9_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_4_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_4_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_5 0x72b8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_5_GAIN_10_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_5_GAIN_10_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_5_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_5_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_5_GAIN_11_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_5_GAIN_11_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_5_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_5_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_6 0x72bc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_6_GAIN_12_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_6_GAIN_12_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_6_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_6_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_6_GAIN_13_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_6_GAIN_13_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_6_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_6_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_7 0x72c0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_7_GAIN_14_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_7_GAIN_14_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_7_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_7_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_7_GAIN_15_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_7_GAIN_15_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_7_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_7_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_8 0x72c4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_8_GAIN_16_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_8_GAIN_16_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_8_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_8_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_0 0x72c8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_0_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_0_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_0_UNUSED0_MASK 0xe0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_0_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_0_IDX_1_MASK 0x1f00
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_0_IDX_1_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_0_UNUSED1_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_0_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_0_IDX_2_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_0_IDX_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_0_UNUSED2_MASK 0xe00000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_0_UNUSED2_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_0_IDX_3_MASK 0x1f000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_0_IDX_3_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_0_UNUSED3_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_0_UNUSED3_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_1 0x72cc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_1_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_1_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_1_UNUSED0_MASK 0xe0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_1_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_1_IDX_1_MASK 0x1f00
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_1_IDX_1_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_1_UNUSED1_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_1_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_1_IDX_2_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_1_IDX_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_1_UNUSED2_MASK 0xe00000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_1_UNUSED2_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_1_IDX_3_MASK 0x1f000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_1_IDX_3_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_1_UNUSED3_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_1_UNUSED3_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_2 0x72d0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_2_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_2_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_2_UNUSED0_MASK 0xe0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_2_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_2_IDX_1_MASK 0x1f00
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_2_IDX_1_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_2_UNUSED1_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_2_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_2_IDX_2_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_2_IDX_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_2_UNUSED2_MASK 0xe00000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_2_UNUSED2_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_2_IDX_3_MASK 0x1f000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_2_IDX_3_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_2_UNUSED3_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_2_UNUSED3_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_3 0x72d4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_3_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_3_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_3_IDX_1_MASK 0x3e0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_3_IDX_1_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_3_IDX_2_MASK 0x7c00
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_3_IDX_2_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_3_UNUSED0_MASK 0x8000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_3_UNUSED0_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_3_IDX_3_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_3_IDX_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_3_IDX_4_MASK 0x3e00000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_3_IDX_4_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_3_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_3_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_NZ_CTRL 0x72d8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_NZ_CTRL_CTRL_W_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_NZ_CTRL_CTRL_W_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_NZ_CTRL_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_NZ_CTRL_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_NZ_CTRL_CTRL_TH_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_NZ_CTRL_CTRL_TH_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_NZ_CTRL_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_NZ_CTRL_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_0 0x72dc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_0_GAIN_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_0_GAIN_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_0_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_0_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_0_GAIN_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_0_GAIN_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_0_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_0_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_1 0x72e0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_1_GAIN_2_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_1_GAIN_2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_1_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_1_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_1_GAIN_3_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_1_GAIN_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_1_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_1_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_2 0x72e4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_2_GAIN_4_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_2_GAIN_4_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_2_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_2_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_2_GAIN_5_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_2_GAIN_5_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_2_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_2_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_3 0x72e8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_3_GAIN_6_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_3_GAIN_6_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_3_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_3_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_3_GAIN_7_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_3_GAIN_7_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_3_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_3_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_4 0x72ec  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_4_GAIN_8_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_4_GAIN_8_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_4_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_4_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_4_GAIN_9_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_4_GAIN_9_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_4_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_4_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_5 0x72f0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_5_GAIN_10_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_5_GAIN_10_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_5_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_5_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_5_GAIN_11_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_5_GAIN_11_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_5_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_5_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_6 0x72f4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_6_GAIN_12_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_6_GAIN_12_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_6_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_6_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_6_GAIN_13_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_6_GAIN_13_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_6_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_6_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_7 0x72f8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_7_GAIN_14_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_7_GAIN_14_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_7_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_7_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_7_GAIN_15_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_7_GAIN_15_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_7_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_7_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_8 0x72fc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_8_GAIN_16_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_8_GAIN_16_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_8_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_8_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_0 0x7300  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_0_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_0_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_0_UNUSED0_MASK 0xe0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_0_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_0_IDX_1_MASK 0x1f00
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_0_IDX_1_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_0_UNUSED1_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_0_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_0_IDX_2_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_0_IDX_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_0_UNUSED2_MASK 0xe00000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_0_UNUSED2_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_0_IDX_3_MASK 0x1f000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_0_IDX_3_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_0_UNUSED3_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_0_UNUSED3_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_1 0x7304  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_1_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_1_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_1_UNUSED0_MASK 0xe0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_1_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_1_IDX_1_MASK 0x1f00
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_1_IDX_1_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_1_UNUSED1_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_1_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_1_IDX_2_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_1_IDX_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_1_UNUSED2_MASK 0xe00000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_1_UNUSED2_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_1_IDX_3_MASK 0x1f000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_1_IDX_3_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_1_UNUSED3_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_1_UNUSED3_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_2 0x7308  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_2_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_2_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_2_UNUSED0_MASK 0xe0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_2_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_2_IDX_1_MASK 0x1f00
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_2_IDX_1_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_2_UNUSED1_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_2_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_2_IDX_2_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_2_IDX_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_2_UNUSED2_MASK 0xe00000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_2_UNUSED2_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_2_IDX_3_MASK 0x1f000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_2_IDX_3_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_2_UNUSED3_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_2_UNUSED3_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_3 0x730c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_3_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_3_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_3_IDX_1_MASK 0x3e0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_3_IDX_1_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_3_IDX_2_MASK 0x7c00
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_3_IDX_2_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_3_UNUSED0_MASK 0x8000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_3_UNUSED0_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_3_IDX_3_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_3_IDX_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_3_IDX_4_MASK 0x3e00000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_3_IDX_4_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_3_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_3_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_LCE_HPF_POS 0x7310  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_HPF_POS_SCALE_MASK 0xff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_HPF_POS_SCALE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_HPF_POS_CORE_MASK 0x3ff00
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_HPF_POS_CORE_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_HPF_POS_CLAMP_MASK 0x1ffc0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_HPF_POS_CLAMP_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_HPF_POS_UNUSED0_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_HPF_POS_UNUSED0_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_LCE_HPF_NEG 0x7314  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_HPF_NEG_SCALE_MASK 0xff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_HPF_NEG_SCALE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_HPF_NEG_CORE_MASK 0x3ff00
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_HPF_NEG_CORE_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_HPF_NEG_CLAMP_MASK 0x1ffc0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_HPF_NEG_CLAMP_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_HPF_NEG_UNUSED0_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_HPF_NEG_UNUSED0_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_0 0x7318  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_0_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_0_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_0_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_0_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_0_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_0_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_0_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_0_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_1 0x731c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_1_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_1_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_1_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_1_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_1_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_1_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_1_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_1_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_2 0x7320  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_2_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_2_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_2_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_2_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_2_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_2_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_2_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_2_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_3 0x7324  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_3_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_3_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_3_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_3_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_3_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_3_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_3_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_3_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_4 0x7328  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_4_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_4_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_4_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_4_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_4_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_4_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_4_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_4_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_5 0x732c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_5_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_5_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_5_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_5_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_5_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_5_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_5_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_5_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_6 0x7330  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_6_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_6_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_6_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_6_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_6_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_6_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_6_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_6_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_7 0x7334  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_7_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_7_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_7_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_7_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_7_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_7_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_7_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_7_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_8 0x7338  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_8_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_8_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_8_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_8_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_0 0x733c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_0_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_0_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_0_UNUSED0_MASK 0xe0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_0_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_0_IDX_1_MASK 0x1f00
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_0_IDX_1_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_0_UNUSED1_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_0_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_0_IDX_2_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_0_IDX_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_0_UNUSED2_MASK 0xe00000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_0_UNUSED2_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_0_IDX_3_MASK 0x1f000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_0_IDX_3_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_0_UNUSED3_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_0_UNUSED3_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_1 0x7340  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_1_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_1_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_1_UNUSED0_MASK 0xe0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_1_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_1_IDX_1_MASK 0x1f00
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_1_IDX_1_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_1_UNUSED1_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_1_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_1_IDX_2_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_1_IDX_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_1_UNUSED2_MASK 0xe00000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_1_UNUSED2_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_1_IDX_3_MASK 0x1f000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_1_IDX_3_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_1_UNUSED3_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_1_UNUSED3_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_2 0x7344  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_2_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_2_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_2_UNUSED0_MASK 0xe0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_2_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_2_IDX_1_MASK 0x1f00
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_2_IDX_1_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_2_UNUSED1_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_2_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_2_IDX_2_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_2_IDX_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_2_UNUSED2_MASK 0xe00000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_2_UNUSED2_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_2_IDX_3_MASK 0x1f000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_2_IDX_3_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_2_UNUSED3_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_2_UNUSED3_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_3 0x7348  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_3_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_3_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_3_IDX_1_MASK 0x3e0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_3_IDX_1_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_3_IDX_2_MASK 0x7c00
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_3_IDX_2_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_3_UNUSED0_MASK 0x8000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_3_UNUSED0_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_3_IDX_3_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_3_IDX_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_3_IDX_4_MASK 0x3e00000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_3_IDX_4_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_3_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_3_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_LCE_HPF_POS 0x734c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_HPF_POS_SCALE_MASK 0xff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_HPF_POS_SCALE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_HPF_POS_CORE_MASK 0x3ff00
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_HPF_POS_CORE_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_HPF_POS_CLAMP_MASK 0x1ffc0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_HPF_POS_CLAMP_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_HPF_POS_UNUSED0_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_HPF_POS_UNUSED0_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_LCE_HPF_NEG 0x7350  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_HPF_NEG_SCALE_MASK 0xff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_HPF_NEG_SCALE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_HPF_NEG_CORE_MASK 0x3ff00
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_HPF_NEG_CORE_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_HPF_NEG_CLAMP_MASK 0x1ffc0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_HPF_NEG_CLAMP_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_HPF_NEG_UNUSED0_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_HPF_NEG_UNUSED0_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_0 0x7354  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_0_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_0_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_0_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_0_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_0_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_0_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_0_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_0_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_1 0x7358  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_1_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_1_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_1_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_1_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_1_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_1_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_1_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_1_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_2 0x735c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_2_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_2_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_2_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_2_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_2_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_2_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_2_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_2_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_3 0x7360  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_3_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_3_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_3_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_3_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_3_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_3_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_3_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_3_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_4 0x7364  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_4_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_4_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_4_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_4_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_4_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_4_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_4_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_4_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_5 0x7368  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_5_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_5_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_5_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_5_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_5_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_5_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_5_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_5_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_6 0x736c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_6_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_6_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_6_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_6_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_6_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_6_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_6_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_6_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_7 0x7370  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_7_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_7_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_7_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_7_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_7_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_7_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_7_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_7_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_8 0x7374  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_8_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_8_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_8_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_8_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_0 0x7378  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_0_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_0_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_0_UNUSED0_MASK 0xe0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_0_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_0_IDX_1_MASK 0x1f00
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_0_IDX_1_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_0_UNUSED1_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_0_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_0_IDX_2_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_0_IDX_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_0_UNUSED2_MASK 0xe00000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_0_UNUSED2_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_0_IDX_3_MASK 0x1f000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_0_IDX_3_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_0_UNUSED3_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_0_UNUSED3_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_1 0x737c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_1_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_1_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_1_UNUSED0_MASK 0xe0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_1_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_1_IDX_1_MASK 0x1f00
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_1_IDX_1_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_1_UNUSED1_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_1_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_1_IDX_2_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_1_IDX_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_1_UNUSED2_MASK 0xe00000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_1_UNUSED2_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_1_IDX_3_MASK 0x1f000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_1_IDX_3_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_1_UNUSED3_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_1_UNUSED3_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_2 0x7380  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_2_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_2_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_2_UNUSED0_MASK 0xe0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_2_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_2_IDX_1_MASK 0x1f00
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_2_IDX_1_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_2_UNUSED1_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_2_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_2_IDX_2_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_2_IDX_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_2_UNUSED2_MASK 0xe00000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_2_UNUSED2_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_2_IDX_3_MASK 0x1f000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_2_IDX_3_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_2_UNUSED3_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_2_UNUSED3_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_3 0x7384  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_3_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_3_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_3_IDX_1_MASK 0x3e0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_3_IDX_1_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_3_IDX_2_MASK 0x7c00
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_3_IDX_2_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_3_UNUSED0_MASK 0x8000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_3_UNUSED0_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_3_IDX_3_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_3_IDX_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_3_IDX_4_MASK 0x3e00000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_3_IDX_4_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_3_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_3_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_LCE_HPF_POS 0x7388  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_HPF_POS_SCALE_MASK 0xff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_HPF_POS_SCALE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_HPF_POS_CORE_MASK 0x3ff00
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_HPF_POS_CORE_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_HPF_POS_CLAMP_MASK 0x1ffc0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_HPF_POS_CLAMP_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_HPF_POS_UNUSED0_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_HPF_POS_UNUSED0_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_LCE_HPF_NEG 0x738c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_HPF_NEG_SCALE_MASK 0xff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_HPF_NEG_SCALE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_HPF_NEG_CORE_MASK 0x3ff00
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_HPF_NEG_CORE_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_HPF_NEG_CLAMP_MASK 0x1ffc0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_HPF_NEG_CLAMP_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_HPF_NEG_UNUSED0_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_HPF_NEG_UNUSED0_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_0 0x7390  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_0_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_0_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_0_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_0_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_0_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_0_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_0_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_0_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_1 0x7394  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_1_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_1_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_1_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_1_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_1_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_1_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_1_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_1_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_2 0x7398  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_2_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_2_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_2_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_2_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_2_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_2_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_2_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_2_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_3 0x739c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_3_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_3_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_3_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_3_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_3_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_3_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_3_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_3_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_4 0x73a0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_4_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_4_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_4_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_4_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_4_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_4_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_4_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_4_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_5 0x73a4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_5_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_5_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_5_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_5_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_5_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_5_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_5_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_5_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_6 0x73a8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_6_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_6_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_6_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_6_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_6_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_6_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_6_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_6_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_7 0x73ac  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_7_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_7_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_7_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_7_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_7_LSB_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_7_LSB_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_7_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_7_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_8 0x73b0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_8_LSB_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_8_LSB_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_8_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_8_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_0 0x73b4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_0_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_0_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_0_UNUSED0_MASK 0xe0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_0_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_0_IDX_1_MASK 0x1f00
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_0_IDX_1_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_0_UNUSED1_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_0_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_0_IDX_2_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_0_IDX_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_0_UNUSED2_MASK 0xe00000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_0_UNUSED2_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_0_IDX_3_MASK 0x1f000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_0_IDX_3_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_0_UNUSED3_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_0_UNUSED3_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_1 0x73b8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_1_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_1_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_1_UNUSED0_MASK 0xe0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_1_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_1_IDX_1_MASK 0x1f00
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_1_IDX_1_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_1_UNUSED1_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_1_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_1_IDX_2_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_1_IDX_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_1_UNUSED2_MASK 0xe00000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_1_UNUSED2_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_1_IDX_3_MASK 0x1f000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_1_IDX_3_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_1_UNUSED3_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_1_UNUSED3_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_2 0x73bc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_2_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_2_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_2_UNUSED0_MASK 0xe0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_2_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_2_IDX_1_MASK 0x1f00
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_2_IDX_1_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_2_UNUSED1_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_2_UNUSED1_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_2_IDX_2_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_2_IDX_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_2_UNUSED2_MASK 0xe00000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_2_UNUSED2_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_2_IDX_3_MASK 0x1f000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_2_IDX_3_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_2_UNUSED3_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_2_UNUSED3_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_3 0x73c0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_3_IDX_0_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_3_IDX_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_3_IDX_1_MASK 0x3e0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_3_IDX_1_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_3_IDX_2_MASK 0x7c00
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_3_IDX_2_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_3_UNUSED0_MASK 0x8000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_3_UNUSED0_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_3_IDX_3_MASK 0x1f0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_3_IDX_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_3_IDX_4_MASK 0x3e00000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_3_IDX_4_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_3_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_3_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0 0x73c4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0_COEF_0_F0_MASK 0x3
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0_COEF_0_F0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0_COEF_0_F1_MASK 0x3c
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0_COEF_0_F1_SHIFT 0x2
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0_COEF_0_F2_MASK 0x3c0
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0_COEF_0_F2_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0_COEF_0_F3_MASK 0x3c00
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0_COEF_0_F3_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0_COEF_1_F0_MASK 0x30000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0_COEF_1_F0_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0_COEF_1_F1_MASK 0x3c0000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0_COEF_1_F1_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0_COEF_1_F2_MASK 0x3c00000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0_COEF_1_F2_SHIFT 0x16
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0_COEF_1_F3_MASK 0x3c000000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0_COEF_1_F3_SHIFT 0x1a
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1 0x73c8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1_COEF_2_F0_MASK 0x3
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1_COEF_2_F0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1_COEF_2_F1_MASK 0x3c
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1_COEF_2_F1_SHIFT 0x2
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1_COEF_2_F2_MASK 0x3c0
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1_COEF_2_F2_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1_COEF_2_F3_MASK 0x3c00
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1_COEF_2_F3_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1_COEF_3_F0_MASK 0x30000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1_COEF_3_F0_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1_COEF_3_F1_MASK 0x3c0000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1_COEF_3_F1_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1_COEF_3_F2_MASK 0x3c00000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1_COEF_3_F2_SHIFT 0x16
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1_COEF_3_F3_MASK 0x3c000000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1_COEF_3_F3_SHIFT 0x1a
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2 0x73cc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2_COEF_4_F0_MASK 0x3
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2_COEF_4_F0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2_COEF_4_F1_MASK 0x3c
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2_COEF_4_F1_SHIFT 0x2
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2_COEF_4_F2_MASK 0x3c0
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2_COEF_4_F2_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2_COEF_4_F3_MASK 0x3c00
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2_COEF_4_F3_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2_COEF_5_F0_MASK 0x30000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2_COEF_5_F0_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2_COEF_5_F1_MASK 0x3c0000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2_COEF_5_F1_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2_COEF_5_F2_MASK 0x3c00000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2_COEF_5_F2_SHIFT 0x16
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2_COEF_5_F3_MASK 0x3c000000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2_COEF_5_F3_SHIFT 0x1a
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3 0x73d0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3_COEF_6_F0_MASK 0x3
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3_COEF_6_F0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3_COEF_6_F1_MASK 0x3c
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3_COEF_6_F1_SHIFT 0x2
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3_COEF_6_F2_MASK 0x3c0
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3_COEF_6_F2_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3_COEF_6_F3_MASK 0x3c00
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3_COEF_6_F3_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3_COEF_7_F0_MASK 0x30000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3_COEF_7_F0_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3_COEF_7_F1_MASK 0x3c0000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3_COEF_7_F1_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3_COEF_7_F2_MASK 0x3c00000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3_COEF_7_F2_SHIFT 0x16
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3_COEF_7_F3_MASK 0x3c000000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3_COEF_7_F3_SHIFT 0x1a
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_4 0x73d4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_4_COEF_8_F0_MASK 0x3
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_4_COEF_8_F0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_4_COEF_8_F1_MASK 0x3c
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_4_COEF_8_F1_SHIFT 0x2
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_4_COEF_8_F2_MASK 0x3c0
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_4_COEF_8_F2_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_4_COEF_8_F3_MASK 0x3c00
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_4_COEF_8_F3_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_4_UNUSED0_MASK 0xffffc000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_4_UNUSED0_SHIFT 0xe

#define regIPE_IPE_0_PPS_CLC_LENR_ALL_CMN_SETTING 0x73d8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_ALL_CMN_SETTING_CNR_SCALE_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_ALL_CMN_SETTING_CNR_SCALE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_ALL_CMN_SETTING_UNUSED0_MASK 0xf0
#define IPE_IPE_0_PPS_CLC_LENR_ALL_CMN_SETTING_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_ALL_CMN_SETTING_FNR_SHIFT_MASK 0x300
#define IPE_IPE_0_PPS_CLC_LENR_ALL_CMN_SETTING_FNR_SHIFT_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_ALL_CMN_SETTING_UNUSED1_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_LENR_ALL_CMN_SETTING_UNUSED1_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_ALL_CMN_SETTING_LCE_KERNEL_CENTER_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_CMN_SETTING_LCE_KERNEL_CENTER_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_ALL_CMN_SETTING_UNUSED2_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_ALL_CMN_SETTING_UNUSED2_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_0 0x73dc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_0_BASE_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_0_BASE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_0_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_0_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_0_ANCHOR_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_0_ANCHOR_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_0_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_0_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_0 0x73e0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_0_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_0_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_0_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_0_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_0_SLOPE_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_0_SLOPE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_0_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_0_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_1 0x73e4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_1_BASE_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_1_BASE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_1_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_1_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_1_ANCHOR_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_1_ANCHOR_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_1_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_1_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_1 0x73e8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_1_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_1_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_1_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_1_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_1_SLOPE_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_1_SLOPE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_1_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_1_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_2 0x73ec  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_2_BASE_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_2_BASE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_2_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_2_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_2_ANCHOR_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_2_ANCHOR_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_2_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_2_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_2 0x73f0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_2_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_2_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_2_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_2_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_2_SLOPE_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_2_SLOPE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_2_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_2_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_3 0x73f4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_3_BASE_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_3_BASE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_3_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_3_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_3_ANCHOR_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_3_ANCHOR_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_3_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_3_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_3 0x73f8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_3_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_3_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_3_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_3_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_3_SLOPE_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_3_SLOPE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_3_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_3_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_4 0x73fc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_4_BASE_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_4_BASE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_4_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_4_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_4_ANCHOR_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_4_ANCHOR_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_4_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_4_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_4 0x7400  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_4_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_4_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_4_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_4_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_4_SLOPE_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_4_SLOPE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_4_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_4_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_5 0x7404  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_5_BASE_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_5_BASE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_5_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_5_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_5_ANCHOR_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_5_ANCHOR_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_5_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_5_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_5 0x7408  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_5_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_5_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_5_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_5_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_5_SLOPE_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_5_SLOPE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_5_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_5_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_0 0x740c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_0_BASE_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_0_BASE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_0_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_0_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_0_ANCHOR_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_0_ANCHOR_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_0_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_0_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_0 0x7410  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_0_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_0_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_0_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_0_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_0_SLOPE_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_0_SLOPE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_0_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_0_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_1 0x7414  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_1_BASE_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_1_BASE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_1_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_1_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_1_ANCHOR_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_1_ANCHOR_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_1_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_1_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_1 0x7418  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_1_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_1_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_1_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_1_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_1_SLOPE_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_1_SLOPE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_1_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_1_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_2 0x741c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_2_BASE_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_2_BASE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_2_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_2_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_2_ANCHOR_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_2_ANCHOR_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_2_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_2_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_2 0x7420  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_2_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_2_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_2_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_2_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_2_SLOPE_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_2_SLOPE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_2_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_2_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_3 0x7424  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_3_BASE_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_3_BASE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_3_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_3_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_3_ANCHOR_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_3_ANCHOR_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_3_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_3_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_3 0x7428  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_3_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_3_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_3_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_3_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_3_SLOPE_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_3_SLOPE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_3_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_3_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_4 0x742c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_4_BASE_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_4_BASE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_4_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_4_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_4_ANCHOR_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_4_ANCHOR_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_4_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_4_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_4 0x7430  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_4_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_4_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_4_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_4_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_4_SLOPE_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_4_SLOPE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_4_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_4_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_5 0x7434  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_5_BASE_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_5_BASE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_5_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_5_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_5_ANCHOR_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_5_ANCHOR_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_5_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_5_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_5 0x7438  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_5_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_5_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_5_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_5_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_5_SLOPE_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_5_SLOPE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_5_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_5_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_RNR_INIT_HV_OFFSET 0x743c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_INIT_HV_OFFSET_BY_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_INIT_HV_OFFSET_BY_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_INIT_HV_OFFSET_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_INIT_HV_OFFSET_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_INIT_HV_OFFSET_BX_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_INIT_HV_OFFSET_BX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_INIT_HV_OFFSET_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_INIT_HV_OFFSET_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_RNR_R_SQUARE_INIT 0x7440  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_R_SQUARE_INIT_R_SQUARE_INIT_MASK 0xfffffff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_R_SQUARE_INIT_R_SQUARE_INIT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_R_SQUARE_INIT_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_R_SQUARE_INIT_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_RNR_SQUARE_SCALE_SHIFT 0x7444  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_SQUARE_SCALE_SHIFT_R_SQUARE_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_SQUARE_SCALE_SHIFT_R_SQUARE_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_SQUARE_SCALE_SHIFT_UNUSED0_MASK 0xf0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_SQUARE_SCALE_SHIFT_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_SQUARE_SCALE_SHIFT_R_SQUARE_SCALE_MASK 0x7f00
#define IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_SQUARE_SCALE_SHIFT_R_SQUARE_SCALE_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_SQUARE_SCALE_SHIFT_UNUSED1_MASK 0xffff8000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_SQUARE_SCALE_SHIFT_UNUSED1_SHIFT 0xf

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_RNR_INIT_HV_OFFSET 0x7448  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_INIT_HV_OFFSET_BY_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_INIT_HV_OFFSET_BY_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_INIT_HV_OFFSET_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_INIT_HV_OFFSET_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_INIT_HV_OFFSET_BX_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_INIT_HV_OFFSET_BX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_INIT_HV_OFFSET_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_INIT_HV_OFFSET_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_RNR_R_SQUARE_INIT 0x744c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_R_SQUARE_INIT_R_SQUARE_INIT_MASK 0xfffffff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_R_SQUARE_INIT_R_SQUARE_INIT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_R_SQUARE_INIT_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_R_SQUARE_INIT_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_RNR_SQUARE_SCALE_SHIFT 0x7450  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_SQUARE_SCALE_SHIFT_R_SQUARE_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_SQUARE_SCALE_SHIFT_R_SQUARE_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_SQUARE_SCALE_SHIFT_UNUSED0_MASK 0xf0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_SQUARE_SCALE_SHIFT_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_SQUARE_SCALE_SHIFT_R_SQUARE_SCALE_MASK 0x7f00
#define IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_SQUARE_SCALE_SHIFT_R_SQUARE_SCALE_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_SQUARE_SCALE_SHIFT_UNUSED1_MASK 0xffff8000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_SQUARE_SCALE_SHIFT_UNUSED1_SHIFT 0xf

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_RNR_INIT_HV_OFFSET 0x7454  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_INIT_HV_OFFSET_BY_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_INIT_HV_OFFSET_BY_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_INIT_HV_OFFSET_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_INIT_HV_OFFSET_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_INIT_HV_OFFSET_BX_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_INIT_HV_OFFSET_BX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_INIT_HV_OFFSET_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_INIT_HV_OFFSET_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_RNR_R_SQUARE_INIT 0x7458  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_R_SQUARE_INIT_R_SQUARE_INIT_MASK 0xfffffff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_R_SQUARE_INIT_R_SQUARE_INIT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_R_SQUARE_INIT_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_R_SQUARE_INIT_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_RNR_SQUARE_SCALE_SHIFT 0x745c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_SQUARE_SCALE_SHIFT_R_SQUARE_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_SQUARE_SCALE_SHIFT_R_SQUARE_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_SQUARE_SCALE_SHIFT_UNUSED0_MASK 0xf0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_SQUARE_SCALE_SHIFT_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_SQUARE_SCALE_SHIFT_R_SQUARE_SCALE_MASK 0x7f00
#define IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_SQUARE_SCALE_SHIFT_R_SQUARE_SCALE_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_SQUARE_SCALE_SHIFT_UNUSED1_MASK 0xffff8000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_SQUARE_SCALE_SHIFT_UNUSED1_SHIFT 0xf

#define regIPE_IPE_0_PPS_CLC_LENR_SNR_CFG_0 0x7460  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_0_H_MAX_MASK 0xff
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_0_H_MAX_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_0_UNUSED0_MASK 0x100
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_0_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_0_H_MIN_MASK 0x7fe00
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_0_H_MIN_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_0_UNUSED1_MASK 0x80000
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_0_UNUSED1_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_0_Y_MIN_MASK 0xff00000
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_0_Y_MIN_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_0_UNUSED2_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_0_UNUSED2_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LENR_SNR_CFG_1 0x7464  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_1_Y_MAX_MASK 0xff
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_1_Y_MAX_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_1_UNUSED0_MASK 0x100
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_1_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_1_Q_SNR_MASK 0x1fe00
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_1_Q_SNR_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_1_UNUSED1_MASK 0x20000
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_1_UNUSED1_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_1_Q_NON_SNR_MASK 0x3fc0000
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_1_Q_NON_SNR_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_1_UNUSED2_MASK 0x4000000
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_1_UNUSED2_SHIFT 0x1a
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_1_BDRY_PROB_MASK 0x78000000
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_1_BDRY_PROB_SHIFT 0x1b
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_1_UNUSED3_MASK 0x80000000
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_1_UNUSED3_SHIFT 0x1f

#define regIPE_IPE_0_PPS_CLC_LENR_SNR_CFG_2 0x7468  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_2_MAX_SLOPE_MASK 0xff
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_2_MAX_SLOPE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_2_MIN_SLOPE_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_2_MIN_SLOPE_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_2_SAT_MAX_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_2_SAT_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_2_SAT_MIN_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_2_SAT_MIN_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_LENR_FACE_CFG 0x746c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_FACE_CFG_UNUSED0_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_FACE_CFG_UNUSED0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_FACE_CFG_FACE_NUM_MASK 0x70
#define IPE_IPE_0_PPS_CLC_LENR_FACE_CFG_FACE_NUM_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_FACE_CFG_UNUSED1_MASK 0xffffff80
#define IPE_IPE_0_PPS_CLC_LENR_FACE_CFG_UNUSED1_SHIFT 0x7

#define regIPE_IPE_0_PPS_CLC_LENR_FACE_OFFSET_CFG 0x7470  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_FACE_OFFSET_CFG_FACE_HORIZONTAL_OFFSET_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_LENR_FACE_OFFSET_CFG_FACE_HORIZONTAL_OFFSET_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_FACE_OFFSET_CFG_FACE_VERTICAL_OFFSET_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_OFFSET_CFG_FACE_VERTICAL_OFFSET_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_LENR_FACE_1_CENTER_CFG 0x7474  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_FACE_1_CENTER_CFG_FACE_CENTER_HORIZONTAL_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_LENR_FACE_1_CENTER_CFG_FACE_CENTER_HORIZONTAL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_FACE_1_CENTER_CFG_FACE_CENTER_VERTICAL_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_1_CENTER_CFG_FACE_CENTER_VERTICAL_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_LENR_FACE_1_RADIUS_CFG 0x7478  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_FACE_1_RADIUS_CFG_FACE_RADIUS_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_FACE_1_RADIUS_CFG_FACE_RADIUS_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_FACE_1_RADIUS_CFG_UNUSED0_MASK 0x30
#define IPE_IPE_0_PPS_CLC_LENR_FACE_1_RADIUS_CFG_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_FACE_1_RADIUS_CFG_FACE_RADIUS_BOUNDARY_MASK 0x3fc0
#define IPE_IPE_0_PPS_CLC_LENR_FACE_1_RADIUS_CFG_FACE_RADIUS_BOUNDARY_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_LENR_FACE_1_RADIUS_CFG_UNUSED1_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_1_RADIUS_CFG_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LENR_FACE_1_RADIUS_CFG_FACE_SLOPE_SHIFT_MASK 0x70000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_1_RADIUS_CFG_FACE_SLOPE_SHIFT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_FACE_1_RADIUS_CFG_UNUSED2_MASK 0x380000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_1_RADIUS_CFG_UNUSED2_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_LENR_FACE_1_RADIUS_CFG_FACE_RADIUS_SLOPE_MASK 0x3fc00000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_1_RADIUS_CFG_FACE_RADIUS_SLOPE_SHIFT 0x16
#define IPE_IPE_0_PPS_CLC_LENR_FACE_1_RADIUS_CFG_UNUSED3_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_1_RADIUS_CFG_UNUSED3_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_LENR_FACE_2_CENTER_CFG 0x747c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_FACE_2_CENTER_CFG_FACE_CENTER_HORIZONTAL_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_LENR_FACE_2_CENTER_CFG_FACE_CENTER_HORIZONTAL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_FACE_2_CENTER_CFG_FACE_CENTER_VERTICAL_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_2_CENTER_CFG_FACE_CENTER_VERTICAL_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_LENR_FACE_2_RADIUS_CFG 0x7480  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_FACE_2_RADIUS_CFG_FACE_RADIUS_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_FACE_2_RADIUS_CFG_FACE_RADIUS_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_FACE_2_RADIUS_CFG_UNUSED0_MASK 0x30
#define IPE_IPE_0_PPS_CLC_LENR_FACE_2_RADIUS_CFG_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_FACE_2_RADIUS_CFG_FACE_RADIUS_BOUNDARY_MASK 0x3fc0
#define IPE_IPE_0_PPS_CLC_LENR_FACE_2_RADIUS_CFG_FACE_RADIUS_BOUNDARY_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_LENR_FACE_2_RADIUS_CFG_UNUSED1_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_2_RADIUS_CFG_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LENR_FACE_2_RADIUS_CFG_FACE_SLOPE_SHIFT_MASK 0x70000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_2_RADIUS_CFG_FACE_SLOPE_SHIFT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_FACE_2_RADIUS_CFG_UNUSED2_MASK 0x380000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_2_RADIUS_CFG_UNUSED2_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_LENR_FACE_2_RADIUS_CFG_FACE_RADIUS_SLOPE_MASK 0x3fc00000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_2_RADIUS_CFG_FACE_RADIUS_SLOPE_SHIFT 0x16
#define IPE_IPE_0_PPS_CLC_LENR_FACE_2_RADIUS_CFG_UNUSED3_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_2_RADIUS_CFG_UNUSED3_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_LENR_FACE_3_CENTER_CFG 0x7484  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_FACE_3_CENTER_CFG_FACE_CENTER_HORIZONTAL_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_LENR_FACE_3_CENTER_CFG_FACE_CENTER_HORIZONTAL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_FACE_3_CENTER_CFG_FACE_CENTER_VERTICAL_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_3_CENTER_CFG_FACE_CENTER_VERTICAL_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_LENR_FACE_3_RADIUS_CFG 0x7488  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_FACE_3_RADIUS_CFG_FACE_RADIUS_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_FACE_3_RADIUS_CFG_FACE_RADIUS_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_FACE_3_RADIUS_CFG_UNUSED0_MASK 0x30
#define IPE_IPE_0_PPS_CLC_LENR_FACE_3_RADIUS_CFG_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_FACE_3_RADIUS_CFG_FACE_RADIUS_BOUNDARY_MASK 0x3fc0
#define IPE_IPE_0_PPS_CLC_LENR_FACE_3_RADIUS_CFG_FACE_RADIUS_BOUNDARY_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_LENR_FACE_3_RADIUS_CFG_UNUSED1_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_3_RADIUS_CFG_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LENR_FACE_3_RADIUS_CFG_FACE_SLOPE_SHIFT_MASK 0x70000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_3_RADIUS_CFG_FACE_SLOPE_SHIFT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_FACE_3_RADIUS_CFG_UNUSED2_MASK 0x380000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_3_RADIUS_CFG_UNUSED2_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_LENR_FACE_3_RADIUS_CFG_FACE_RADIUS_SLOPE_MASK 0x3fc00000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_3_RADIUS_CFG_FACE_RADIUS_SLOPE_SHIFT 0x16
#define IPE_IPE_0_PPS_CLC_LENR_FACE_3_RADIUS_CFG_UNUSED3_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_3_RADIUS_CFG_UNUSED3_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_LENR_FACE_4_CENTER_CFG 0x748c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_FACE_4_CENTER_CFG_FACE_CENTER_HORIZONTAL_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_LENR_FACE_4_CENTER_CFG_FACE_CENTER_HORIZONTAL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_FACE_4_CENTER_CFG_FACE_CENTER_VERTICAL_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_4_CENTER_CFG_FACE_CENTER_VERTICAL_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_LENR_FACE_4_RADIUS_CFG 0x7490  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_FACE_4_RADIUS_CFG_FACE_RADIUS_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_FACE_4_RADIUS_CFG_FACE_RADIUS_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_FACE_4_RADIUS_CFG_UNUSED0_MASK 0x30
#define IPE_IPE_0_PPS_CLC_LENR_FACE_4_RADIUS_CFG_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_FACE_4_RADIUS_CFG_FACE_RADIUS_BOUNDARY_MASK 0x3fc0
#define IPE_IPE_0_PPS_CLC_LENR_FACE_4_RADIUS_CFG_FACE_RADIUS_BOUNDARY_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_LENR_FACE_4_RADIUS_CFG_UNUSED1_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_4_RADIUS_CFG_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LENR_FACE_4_RADIUS_CFG_FACE_SLOPE_SHIFT_MASK 0x70000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_4_RADIUS_CFG_FACE_SLOPE_SHIFT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_FACE_4_RADIUS_CFG_UNUSED2_MASK 0x380000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_4_RADIUS_CFG_UNUSED2_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_LENR_FACE_4_RADIUS_CFG_FACE_RADIUS_SLOPE_MASK 0x3fc00000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_4_RADIUS_CFG_FACE_RADIUS_SLOPE_SHIFT 0x16
#define IPE_IPE_0_PPS_CLC_LENR_FACE_4_RADIUS_CFG_UNUSED3_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_4_RADIUS_CFG_UNUSED3_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_LENR_FACE_5_CENTER_CFG 0x7494  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_FACE_5_CENTER_CFG_FACE_CENTER_HORIZONTAL_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_LENR_FACE_5_CENTER_CFG_FACE_CENTER_HORIZONTAL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_FACE_5_CENTER_CFG_FACE_CENTER_VERTICAL_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_5_CENTER_CFG_FACE_CENTER_VERTICAL_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_LENR_FACE_5_RADIUS_CFG 0x7498  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_FACE_5_RADIUS_CFG_FACE_RADIUS_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_FACE_5_RADIUS_CFG_FACE_RADIUS_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_FACE_5_RADIUS_CFG_UNUSED0_MASK 0x30
#define IPE_IPE_0_PPS_CLC_LENR_FACE_5_RADIUS_CFG_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_FACE_5_RADIUS_CFG_FACE_RADIUS_BOUNDARY_MASK 0x3fc0
#define IPE_IPE_0_PPS_CLC_LENR_FACE_5_RADIUS_CFG_FACE_RADIUS_BOUNDARY_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_LENR_FACE_5_RADIUS_CFG_UNUSED1_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_5_RADIUS_CFG_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LENR_FACE_5_RADIUS_CFG_FACE_SLOPE_SHIFT_MASK 0x70000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_5_RADIUS_CFG_FACE_SLOPE_SHIFT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_FACE_5_RADIUS_CFG_UNUSED2_MASK 0x380000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_5_RADIUS_CFG_UNUSED2_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_LENR_FACE_5_RADIUS_CFG_FACE_RADIUS_SLOPE_MASK 0x3fc00000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_5_RADIUS_CFG_FACE_RADIUS_SLOPE_SHIFT 0x16
#define IPE_IPE_0_PPS_CLC_LENR_FACE_5_RADIUS_CFG_UNUSED3_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_LENR_FACE_5_RADIUS_CFG_UNUSED3_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_LENR_US4_INIT_PHASE 0x749c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_US4_INIT_PHASE_PHV_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_US4_INIT_PHASE_PHV_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_US4_INIT_PHASE_PHH_MASK 0xf0
#define IPE_IPE_0_PPS_CLC_LENR_US4_INIT_PHASE_PHH_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_US4_INIT_PHASE_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_PPS_CLC_LENR_US4_INIT_PHASE_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_WEIGHT_CURVE 0x74a0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_WEIGHT_CURVE_GAP_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_DN4_WEIGHT_CURVE_GAP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_WEIGHT_CURVE_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_WEIGHT_CURVE_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_DN4_WEIGHT_CURVE_TH_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_WEIGHT_CURVE_TH_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_WEIGHT_CURVE_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_WEIGHT_CURVE_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_DN4_CLAMP 0x74a4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN4_CLAMP_NEG_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_LENR_DN4_CLAMP_NEG_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN4_CLAMP_UNUSED0_MASK 0xf800
#define IPE_IPE_0_PPS_CLC_LENR_DN4_CLAMP_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_LENR_DN4_CLAMP_POS_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_CLAMP_POS_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN4_CLAMP_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_LENR_DN4_CLAMP_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_WEIGHT_CURVE 0x74a8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_WEIGHT_CURVE_GAP_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_DN8_WEIGHT_CURVE_GAP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_WEIGHT_CURVE_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_WEIGHT_CURVE_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_DN8_WEIGHT_CURVE_TH_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_WEIGHT_CURVE_TH_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_WEIGHT_CURVE_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_WEIGHT_CURVE_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_DN8_CLAMP 0x74ac  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN8_CLAMP_NEG_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_LENR_DN8_CLAMP_NEG_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN8_CLAMP_UNUSED0_MASK 0xf800
#define IPE_IPE_0_PPS_CLC_LENR_DN8_CLAMP_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_LENR_DN8_CLAMP_POS_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_CLAMP_POS_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN8_CLAMP_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_LENR_DN8_CLAMP_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_WEIGHT_CURVE 0x74b0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_WEIGHT_CURVE_GAP_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LENR_DN16_WEIGHT_CURVE_GAP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_WEIGHT_CURVE_UNUSED0_MASK 0xfff0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_WEIGHT_CURVE_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_DN16_WEIGHT_CURVE_TH_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_WEIGHT_CURVE_TH_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_WEIGHT_CURVE_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_WEIGHT_CURVE_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LENR_DN16_CLAMP 0x74b4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_DN16_CLAMP_NEG_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_LENR_DN16_CLAMP_NEG_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_DN16_CLAMP_UNUSED0_MASK 0xf800
#define IPE_IPE_0_PPS_CLC_LENR_DN16_CLAMP_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_LENR_DN16_CLAMP_POS_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_CLAMP_POS_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_DN16_CLAMP_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_LENR_DN16_CLAMP_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_LENR_FE_CROP 0x74b8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_FE_CROP_RIGHT_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_LENR_FE_CROP_RIGHT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_FE_CROP_ALIGN_EN_MASK 0x4000
#define IPE_IPE_0_PPS_CLC_LENR_FE_CROP_ALIGN_EN_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LENR_FE_CROP_UNUSED0_MASK 0x8000
#define IPE_IPE_0_PPS_CLC_LENR_FE_CROP_UNUSED0_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_LENR_FE_CROP_LEFT_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_LENR_FE_CROP_LEFT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_FE_CROP_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_LENR_FE_CROP_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_LENR_BE_CROP_H 0x74bc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_BE_CROP_H_RIGHT_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_LENR_BE_CROP_H_RIGHT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_BE_CROP_H_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_LENR_BE_CROP_H_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LENR_BE_CROP_H_LEFT_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_LENR_BE_CROP_H_LEFT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_BE_CROP_H_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_LENR_BE_CROP_H_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_LENR_BE_CROP_V 0x74c0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_BE_CROP_V_DOWN_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_LENR_BE_CROP_V_DOWN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_BE_CROP_V_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_LENR_BE_CROP_V_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LENR_BE_CROP_V_UP_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_LENR_BE_CROP_V_UP_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LENR_BE_CROP_V_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_LENR_BE_CROP_V_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_LENR_TEST_BUS_CTRL 0x75f8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_LENR_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_PPS_CLC_LENR_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_LENR_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IPE_IPE_0_PPS_CLC_LENR_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LENR_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IPE_IPE_0_PPS_CLC_LENR_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIPE_IPE_0_PPS_CLC_LENR_SPARE 0x75fc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LENR_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_LENR_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LENR_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_LENR_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CAC_HW_VERSION 0x7600  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CAC_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_CAC_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CAC_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CAC_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CAC_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CAC_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CAC_HW_STATUS 0x7604  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CAC_HW_STATUS_VIOLATION_MASK 0xf
#define IPE_IPE_0_PPS_CLC_CAC_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CAC_HW_STATUS_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_PPS_CLC_CAC_HW_STATUS_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_PPS_CLC_CAC_MODULE_CFG 0x7660  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CAC_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CAC_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CAC_MODULE_CFG_STRIPE_AUTO_CROP_DIS_MASK 0x2
#define IPE_IPE_0_PPS_CLC_CAC_MODULE_CFG_STRIPE_AUTO_CROP_DIS_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CAC_MODULE_CFG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_PPS_CLC_CAC_MODULE_CFG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_PPS_CLC_CAC_CFG_0 0x7668  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CAC_CFG_0_Y_SPOT_THR_MASK 0x3f
#define IPE_IPE_0_PPS_CLC_CAC_CFG_0_Y_SPOT_THR_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CAC_CFG_0_UNUSED0_MASK 0xffc0
#define IPE_IPE_0_PPS_CLC_CAC_CFG_0_UNUSED0_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_CAC_CFG_0_Y_SATURATION_THR_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CAC_CFG_0_Y_SATURATION_THR_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CAC_CFG_0_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CAC_CFG_0_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CAC_CFG_1 0x766c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CAC_CFG_1_C_SPOT_THR_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CAC_CFG_1_C_SPOT_THR_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CAC_CFG_1_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CAC_CFG_1_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CAC_CFG_1_C_SATURATION_THR_MASK 0x1ff0000
#define IPE_IPE_0_PPS_CLC_CAC_CFG_1_C_SATURATION_THR_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CAC_CFG_1_UNUSED1_MASK 0xfe000000
#define IPE_IPE_0_PPS_CLC_CAC_CFG_1_UNUSED1_SHIFT 0x19

#define regIPE_IPE_0_PPS_CLC_CAC_TEST_BUS_CTRL 0x77f8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CAC_TEST_BUS_CTRL_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CAC_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CAC_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_PPS_CLC_CAC_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CAC_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IPE_IPE_0_PPS_CLC_CAC_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_CAC_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IPE_IPE_0_PPS_CLC_CAC_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIPE_IPE_0_PPS_CLC_CAC_SPARE 0x77fc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CAC_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CAC_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CAC_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CAC_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CHROMA_UP_HW_VERSION 0x7800  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_UP_HW_STATUS 0x7804  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CHROMA_UP_MODULE_CFG 0x7860  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_MODULE_CFG_STRIPE_AUTO_CROP_DIS_MASK 0x2
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_MODULE_CFG_STRIPE_AUTO_CROP_DIS_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_MODULE_CFG_UNUSED0_MASK 0xfc
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_MODULE_CFG_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_MODULE_CFG_HSCALE_EN_MASK 0x100
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_MODULE_CFG_HSCALE_EN_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_MODULE_CFG_VSCALE_EN_MASK 0x200
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_MODULE_CFG_VSCALE_EN_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_MODULE_CFG_CROP_LUMA_EN_MASK 0x400
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_MODULE_CFG_CROP_LUMA_EN_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_MODULE_CFG_CROP_CHROMA_EN_MASK 0x800
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_MODULE_CFG_CROP_CHROMA_EN_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_MODULE_CFG_UNUSED1_MASK 0xfffff000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_MODULE_CFG_UNUSED1_SHIFT 0xc

#define regIPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_HSCALE_CFG 0x7868  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_HSCALE_CFG_INIT_PHASE_MASK 0x1fffff
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_HSCALE_CFG_INIT_PHASE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_HSCALE_CFG_INDEX_OFFSET_MASK 0x600000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_HSCALE_CFG_INDEX_OFFSET_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_HSCALE_CFG_ROUND_PATT_MASK 0x1800000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_HSCALE_CFG_ROUND_PATT_SHIFT 0x17
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_HSCALE_CFG_UNUSED0_MASK 0xfe000000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_HSCALE_CFG_UNUSED0_SHIFT 0x19

#define regIPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_VSCALE_CFG 0x786c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_VSCALE_CFG_INIT_PHASE_MASK 0x1fffff
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_VSCALE_CFG_INIT_PHASE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_VSCALE_CFG_INDEX_OFFSET_MASK 0x600000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_VSCALE_CFG_INDEX_OFFSET_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_VSCALE_CFG_ROUND_PATT_MASK 0x1800000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_VSCALE_CFG_ROUND_PATT_SHIFT 0x17
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_VSCALE_CFG_UNUSED0_MASK 0xfe000000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_VSCALE_CFG_UNUSED0_SHIFT 0x19

#define regIPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_OUTPUT_CFG 0x7870  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_OUTPUT_CFG_WIDTH_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_OUTPUT_CFG_WIDTH_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_OUTPUT_CFG_UNUSED0_MASK 0xfffffe00
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_OUTPUT_CFG_UNUSED0_SHIFT 0x9

#define regIPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_LUMA_LINE_CFG 0x7874  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_LUMA_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_LUMA_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_LUMA_LINE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_LUMA_LINE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_LUMA_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_LUMA_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_LUMA_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_LUMA_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_LUMA_PIXEL_CFG 0x7878  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_LUMA_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_LUMA_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_LUMA_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_LUMA_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_LUMA_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_LUMA_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_LUMA_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_LUMA_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_CHROMA_LINE_CFG 0x787c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_CHROMA_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_CHROMA_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_CHROMA_LINE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_CHROMA_LINE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_CHROMA_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_CHROMA_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_CHROMA_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_CHROMA_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_CHROMA_PIXEL_CFG 0x7880  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_CHROMA_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_CHROMA_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_CHROMA_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_CHROMA_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_CHROMA_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_CHROMA_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_CHROMA_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_CHROMA_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_CHROMA_UP_TEST_BUS_CTRL 0x79f8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_TEST_BUS_CTRL_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIPE_IPE_0_PPS_CLC_CHROMA_UP_SPARE 0x79fc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CHROMA_UP_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_COLOR_XFORM_HW_VERSION 0x7a00  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_COLOR_XFORM_HW_STATUS 0x7a04  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_COLOR_XFORM_MODULE_CFG 0x7a60  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_MODULE_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_MODULE_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_0 0x7a68  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_0_MATRIX_M00_MASK 0x1fff
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_0_MATRIX_M00_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_0_UNUSED0_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_0_UNUSED0_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_0_MATRIX_M01_MASK 0x1fff0000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_0_MATRIX_M01_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_0_UNUSED1_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_0_UNUSED1_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_1 0x7a6c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_1_MATRIX_M02_MASK 0x1fff
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_1_MATRIX_M02_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_1_UNUSED0_MASK 0xffffe000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_1_UNUSED0_SHIFT 0xd

#define regIPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_OFFSET_CFG 0x7a70  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_OFFSET_CFG_OFFSET_S0_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_OFFSET_CFG_OFFSET_S0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_OFFSET_CFG_UNUSED0_MASK 0xf800
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_OFFSET_CFG_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_OFFSET_CFG_OFFSET_O0_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_OFFSET_CFG_OFFSET_O0_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_OFFSET_CFG_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_OFFSET_CFG_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_CLAMP_CFG 0x7a74  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_CLAMP_CFG_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_CLAMP_CFG_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_CLAMP_CFG_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_CLAMP_CFG_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_0 0x7a78  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_0_MATRIX_M10_MASK 0x1fff
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_0_MATRIX_M10_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_0_UNUSED0_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_0_UNUSED0_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_0_MATRIX_M11_MASK 0x1fff0000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_0_MATRIX_M11_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_0_UNUSED1_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_0_UNUSED1_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_1 0x7a7c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_1_MATRIX_M12_MASK 0x1fff
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_1_MATRIX_M12_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_1_UNUSED0_MASK 0xffffe000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_1_UNUSED0_SHIFT 0xd

#define regIPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_OFFSET_CFG 0x7a80  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_OFFSET_CFG_OFFSET_S1_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_OFFSET_CFG_OFFSET_S1_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_OFFSET_CFG_UNUSED0_MASK 0xf800
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_OFFSET_CFG_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_OFFSET_CFG_OFFSET_O1_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_OFFSET_CFG_OFFSET_O1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_OFFSET_CFG_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_OFFSET_CFG_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_CLAMP_CFG 0x7a84  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_CLAMP_CFG_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_CLAMP_CFG_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_CLAMP_CFG_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_CLAMP_CFG_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_0 0x7a88  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_0_MATRIX_M20_MASK 0x1fff
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_0_MATRIX_M20_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_0_UNUSED0_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_0_UNUSED0_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_0_MATRIX_M21_MASK 0x1fff0000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_0_MATRIX_M21_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_0_UNUSED1_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_0_UNUSED1_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_1 0x7a8c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_1_MATRIX_M22_MASK 0x1fff
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_1_MATRIX_M22_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_1_UNUSED0_MASK 0xffffe000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_1_UNUSED0_SHIFT 0xd

#define regIPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_OFFSET_CFG 0x7a90  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_OFFSET_CFG_OFFSET_S2_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_OFFSET_CFG_OFFSET_S2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_OFFSET_CFG_UNUSED0_MASK 0xf800
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_OFFSET_CFG_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_OFFSET_CFG_OFFSET_O2_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_OFFSET_CFG_OFFSET_O2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_OFFSET_CFG_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_OFFSET_CFG_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_CLAMP_CFG 0x7a94  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_CLAMP_CFG_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_CLAMP_CFG_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_CLAMP_CFG_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_CLAMP_CFG_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_COLOR_XFORM_SPARE 0x7bfc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_COLOR_XFORM_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_LTM_HW_VERSION 0x7c00  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_LTM_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LTM_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LTM_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LTM_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LTM_HW_STATUS 0x7c04  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_LTM_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_LTM_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_CFG 0x7c08  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_CFG_ADDR_MASK 0xff
#define IPE_IPE_0_PPS_CLC_LTM_DMI_CFG_ADDR_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_DMI_CFG_UNUSED0_MASK 0xfff00
#define IPE_IPE_0_PPS_CLC_LTM_DMI_CFG_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LTM_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IPE_IPE_0_PPS_CLC_LTM_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_LTM_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IPE_IPE_0_PPS_CLC_LTM_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LTM_DMI_CFG_UNUSED1_MASK 0xff800000
#define IPE_IPE_0_PPS_CLC_LTM_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_LUT_CFG 0x7c0c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_CFG_LUT_SEL_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_CFG_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_CFG_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_DATA 0x7c10  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_DATA_1 0x7c14  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_1_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_1_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_DATA_2 0x7c18  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_2_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_2_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_DATA_3 0x7c1c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_3_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_3_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_DATA_4 0x7c20  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_4_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_4_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_DATA_5 0x7c24  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_5_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_5_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_DATA_6 0x7c28  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_6_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_6_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_DATA_7 0x7c2c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_7_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_7_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_DATA_8 0x7c30  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_8_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_8_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_DATA_9 0x7c34  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_9_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_9_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_DATA_10 0x7c38  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_10_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_10_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_DATA_11 0x7c3c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_11_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_11_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_DATA_12 0x7c40  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_12_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_12_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_DATA_13 0x7c44  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_13_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_13_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_DATA_14 0x7c48  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_14_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_14_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_DATA_15 0x7c4c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_15_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_15_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_CMD 0x7c50  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IPE_IPE_0_PPS_CLC_LTM_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IPE_IPE_0_PPS_CLC_LTM_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_LTM_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_PPS_CLC_LTM_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_STATUS 0x7c54  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_LTM_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_LTM_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_LTM_DMI_LUT_BANK_CFG 0x7c58  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_LTM_MODULE_LUT_BANK_CFG 0x7c5c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_LTM_MODULE_CFG 0x7c60  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_STRIPE_AUTO_CROP_DIS_MASK 0x2
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_STRIPE_AUTO_CROP_DIS_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_UNUSED0_MASK 0xfc
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_RGAMMA_EN_MASK 0x100
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_RGAMMA_EN_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_DC_EN_MASK 0x200
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_DC_EN_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_IP_EN_MASK 0x400
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_IP_EN_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_LA_EN_MASK 0x800
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_LA_EN_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_MN_Y_EN_MASK 0x1000
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_MN_Y_EN_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_MASK_EN_MASK 0x2000
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_MASK_EN_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_DC_AVG_BANK_SEL_MASK 0x4000
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_DC_AVG_BANK_SEL_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_IP_AVG_BANK_SEL_MASK 0x8000
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_IP_AVG_BANK_SEL_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_IP_DEBUG_SEL_MASK 0x30000
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_IP_DEBUG_SEL_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_UNUSED1_MASK 0xfffc0000
#define IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_UNUSED1_SHIFT 0x12

#define regIPE_IPE_0_PPS_CLC_LTM_DC_CFG_0 0x7c68  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0_SUM_CLEAR_MASK 0x1
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0_SUM_CLEAR_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0_UNUSED0_MASK 0xe
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0_BIN_INIT_CNT_MASK 0xf0
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0_BIN_INIT_CNT_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0_INIT_CELL_X_MASK 0xf00
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0_INIT_CELL_X_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0_INIT_PIXEL_MASK 0x1f000
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0_INIT_PIXEL_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0_UNUSED1_MASK 0xe0000
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0_UNUSED1_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0_SCALE_FACTOR_MASK 0x300000
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0_SCALE_FACTOR_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0_UNUSED2_MASK 0xc00000
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0_UNUSED2_SHIFT 0x16
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0_CONV_START_CELL_X_MASK 0xf000000
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0_CONV_START_CELL_X_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0_CONV_END_CELL_X_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0_CONV_END_CELL_X_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LTM_DC_CFG_1 0x7c6c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_1_DS_FIRST_PIXEL_MASK 0xff
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_1_DS_FIRST_PIXEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_1_UNUSED0_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_1_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_1_DS_FIRST_ROW_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_1_DS_FIRST_ROW_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_1_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_1_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_LTM_DC_CFG_2 0x7c70  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_2_STATS_FIRST_PIXEL_MASK 0xff
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_2_STATS_FIRST_PIXEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_2_UNUSED0_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_2_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_2_STATS_LAST_PIXEL_MASK 0x1ff0000
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_2_STATS_LAST_PIXEL_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_2_UNUSED1_MASK 0xfe000000
#define IPE_IPE_0_PPS_CLC_LTM_DC_CFG_2_UNUSED1_SHIFT 0x19

#define regIPE_IPE_0_PPS_CLC_LTM_RGB2Y_CFG 0x7c74  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_RGB2Y_CFG_C1_MASK 0x3f
#define IPE_IPE_0_PPS_CLC_LTM_RGB2Y_CFG_C1_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_RGB2Y_CFG_UNUSED0_MASK 0xc0
#define IPE_IPE_0_PPS_CLC_LTM_RGB2Y_CFG_UNUSED0_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_LTM_RGB2Y_CFG_C2_MASK 0x3f00
#define IPE_IPE_0_PPS_CLC_LTM_RGB2Y_CFG_C2_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LTM_RGB2Y_CFG_UNUSED1_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_LTM_RGB2Y_CFG_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LTM_RGB2Y_CFG_C3_MASK 0x3f0000
#define IPE_IPE_0_PPS_CLC_LTM_RGB2Y_CFG_C3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LTM_RGB2Y_CFG_UNUSED2_MASK 0xc00000
#define IPE_IPE_0_PPS_CLC_LTM_RGB2Y_CFG_UNUSED2_SHIFT 0x16
#define IPE_IPE_0_PPS_CLC_LTM_RGB2Y_CFG_C4_MASK 0x7f000000
#define IPE_IPE_0_PPS_CLC_LTM_RGB2Y_CFG_C4_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_LTM_RGB2Y_CFG_UNUSED3_MASK 0x80000000
#define IPE_IPE_0_PPS_CLC_LTM_RGB2Y_CFG_UNUSED3_SHIFT 0x1f

#define regIPE_IPE_0_PPS_CLC_LTM_IP_0_CFG 0x7c78  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_IP_0_CFG_INIT_CELL_X_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LTM_IP_0_CFG_INIT_CELL_X_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_IP_0_CFG_INIT_PIXEL_MASK 0x7ff0
#define IPE_IPE_0_PPS_CLC_LTM_IP_0_CFG_INIT_PIXEL_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LTM_IP_0_CFG_UNUSED0_MASK 0xffff8000
#define IPE_IPE_0_PPS_CLC_LTM_IP_0_CFG_UNUSED0_SHIFT 0xf

#define regIPE_IPE_0_PPS_CLC_LTM_IP_1_CFG 0x7c7c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_IP_1_CFG_INIT_PX_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_LTM_IP_1_CFG_INIT_PX_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_IP_1_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_LTM_IP_1_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_LTM_IP_2_CFG 0x7c80  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_IP_2_CFG_INIT_CELL_Y_MASK 0xf
#define IPE_IPE_0_PPS_CLC_LTM_IP_2_CFG_INIT_CELL_Y_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_IP_2_CFG_INIT_ROW_MASK 0x7ff0
#define IPE_IPE_0_PPS_CLC_LTM_IP_2_CFG_INIT_ROW_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LTM_IP_2_CFG_UNUSED0_MASK 0xffff8000
#define IPE_IPE_0_PPS_CLC_LTM_IP_2_CFG_UNUSED0_SHIFT 0xf

#define regIPE_IPE_0_PPS_CLC_LTM_IP_3_CFG 0x7c84  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_IP_3_CFG_INIT_PY_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_LTM_IP_3_CFG_INIT_PY_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_IP_3_CFG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_LTM_IP_3_CFG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_LTM_IP_4_CFG 0x7c88  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_IP_4_CFG_INV_CELLWIDTH_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_LTM_IP_4_CFG_INV_CELLWIDTH_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_IP_4_CFG_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_LTM_IP_4_CFG_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LTM_IP_4_CFG_INV_CELLHEIGHT_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_LTM_IP_4_CFG_INV_CELLHEIGHT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LTM_IP_4_CFG_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_LTM_IP_4_CFG_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_LTM_IP_5_CFG 0x7c8c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_IP_5_CFG_CELLWIDTH_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_LTM_IP_5_CFG_CELLWIDTH_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_IP_5_CFG_UNUSED0_MASK 0xf800
#define IPE_IPE_0_PPS_CLC_LTM_IP_5_CFG_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_LTM_IP_5_CFG_CELLHEIGHT_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_LTM_IP_5_CFG_CELLHEIGHT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LTM_IP_5_CFG_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_LTM_IP_5_CFG_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_LTM_IP_6_CFG 0x7c90  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_IP_6_CFG_LCE_THD_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_LTM_IP_6_CFG_LCE_THD_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_IP_6_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_LTM_IP_6_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LTM_IP_6_CFG_YRATIO_MAX_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_LTM_IP_6_CFG_YRATIO_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LTM_IP_6_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_LTM_IP_6_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG 0x7c94  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_D0_MASK 0x7
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_D0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_UNUSED0_MASK 0x8
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_D1_MASK 0x70
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_D1_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_UNUSED1_MASK 0x80
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_UNUSED1_SHIFT 0x7
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_D2_MASK 0x700
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_D2_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_UNUSED2_MASK 0x800
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_UNUSED2_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_D3_MASK 0x3000
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_D3_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_UNUSED3_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_UNUSED3_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_D4_MASK 0x30000
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_D4_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_UNUSED4_MASK 0xc0000
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_UNUSED4_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_D5_MASK 0x300000
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_D5_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_UNUSED5_MASK 0xffc00000
#define IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG_UNUSED5_SHIFT 0x16

#define regIPE_IPE_0_PPS_CLC_LTM_MASK_1_CFG 0x7c98  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_MASK_1_CFG_SHIFT_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_LTM_MASK_1_CFG_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_MASK_1_CFG_UNUSED0_MASK 0xe0
#define IPE_IPE_0_PPS_CLC_LTM_MASK_1_CFG_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_LTM_MASK_1_CFG_SCALE_MASK 0xfff00
#define IPE_IPE_0_PPS_CLC_LTM_MASK_1_CFG_SCALE_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_LTM_MASK_1_CFG_UNUSED1_MASK 0xfff00000
#define IPE_IPE_0_PPS_CLC_LTM_MASK_1_CFG_UNUSED1_SHIFT 0x14

#define regIPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG 0x7c9c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_UNUSED0_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_UNUSED0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_HORIZONTAL_SCALE_EN_MASK 0x200
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_HORIZONTAL_SCALE_EN_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_VERTICAL_SCALE_EN_MASK 0x400
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_VERTICAL_SCALE_EN_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_UNUSED1_MASK 0x800
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_UNUSED1_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_HORIZONTAL_ROUNDING_MASK 0x3000
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_HORIZONTAL_ROUNDING_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_UNUSED2_MASK 0x4000
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_UNUSED2_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_VERTICAL_ROUNDING_MASK 0x18000
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_VERTICAL_ROUNDING_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_UNUSED3_MASK 0x20000
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_UNUSED3_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_HORIZONTAL_TERMINATION_EN_MASK 0x40000
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_HORIZONTAL_TERMINATION_EN_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_VERTICAL_TERMINATION_EN_MASK 0x80000
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_VERTICAL_TERMINATION_EN_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_UNUSED4_MASK 0x100000
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_UNUSED4_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_PIXEL_MASK 0x200000
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_PIXEL_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_LINE_MASK 0x400000
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_LINE_SHIFT 0x16
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_UNUSED5_MASK 0xff800000
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG_UNUSED5_SHIFT 0x17

#define regIPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG 0x7ca0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_HEIGHT_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_HEIGHT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_WIDTH_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_WIDTH_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_H_CFG 0x7ca4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_H_CFG_PHASE_STEP_H_MASK 0x1fffffff
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_H_CFG_PHASE_STEP_H_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_H_CFG_UNUSED0_MASK 0x20000000
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_H_CFG_UNUSED0_SHIFT 0x1d
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_H_CFG_H_INTERP_RESO_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_H_CFG_H_INTERP_RESO_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_H_PHASE_CFG 0x7ca8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_H_PHASE_CFG_PHASE_INIT_H_MASK 0x1fffffff
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_H_PHASE_CFG_PHASE_INIT_H_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_H_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_H_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_V_CFG 0x7cac  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_V_CFG_PHASE_STEP_V_MASK 0x1fffffff
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_V_CFG_PHASE_STEP_V_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_V_CFG_UNUSED0_MASK 0x20000000
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_V_CFG_UNUSED0_SHIFT 0x1d
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_V_CFG_V_INTERP_RESO_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_V_CFG_V_INTERP_RESO_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_V_PHASE_CFG 0x7cb0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_V_PHASE_CFG_PHASE_INIT_V_MASK 0x1fffffff
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_V_PHASE_CFG_PHASE_INIT_V_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_V_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_V_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_LTM_TEST_BUS_CTRL 0x7df8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_LTM_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_PPS_CLC_LTM_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_LTM_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IPE_IPE_0_PPS_CLC_LTM_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_LTM_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IPE_IPE_0_PPS_CLC_LTM_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIPE_IPE_0_PPS_CLC_LTM_SPARE 0x7dfc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_LTM_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_LTM_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_LTM_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_LTM_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_COLOR_CORRECT_HW_VERSION 0x7e00  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_COLOR_CORRECT_HW_STATUS 0x7e04  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_COLOR_CORRECT_MODULE_CFG 0x7e60  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_MODULE_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_MODULE_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_0 0x7e68  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_0_MATRIX_A0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_0_MATRIX_A0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_0_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_0_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_0_MATRIX_A1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_0_MATRIX_A1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_0_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_0_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_1 0x7e6c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_1_MATRIX_A2_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_1_MATRIX_A2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_1_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_1_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_0 0x7e70  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_0_MATRIX_B0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_0_MATRIX_B0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_0_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_0_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_0_MATRIX_B1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_0_MATRIX_B1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_0_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_0_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_1 0x7e74  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_1_MATRIX_B2_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_1_MATRIX_B2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_1_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_1_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_0 0x7e78  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_0_MATRIX_C0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_0_MATRIX_C0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_0_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_0_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_0_MATRIX_C1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_0_MATRIX_C1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_0_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_0_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_1 0x7e7c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_1_MATRIX_C2_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_1_MATRIX_C2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_1_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_1_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_0 0x7e80  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_0_OFFSET_K0_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_0_OFFSET_K0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_0_UNUSED0_MASK 0xf800
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_0_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_0_OFFSET_K1_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_0_OFFSET_K1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_0_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_0_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_1 0x7e84  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_1_OFFSET_K2_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_1_OFFSET_K2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_1_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_1_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_SHIFT_M_CFG 0x7e88  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_SHIFT_M_CFG_M_PARAM_MASK 0x3
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_SHIFT_M_CFG_M_PARAM_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_SHIFT_M_CFG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_SHIFT_M_CFG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_PPS_CLC_COLOR_CORRECT_TEST_BUS_CTRL 0x7ff8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_TEST_BUS_CTRL_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIPE_IPE_0_PPS_CLC_COLOR_CORRECT_SPARE 0x7ffc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_COLOR_CORRECT_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_GLUT_HW_VERSION 0x8000  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_GLUT_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GLUT_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_GLUT_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_GLUT_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_GLUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_GLUT_HW_STATUS 0x8004  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_GLUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GLUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_GLUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_CFG 0x8008  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_CFG_ADDR_MASK 0xff
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_CFG_ADDR_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_CFG_UNUSED0_MASK 0xfff00
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_CFG_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_CFG_UNUSED1_MASK 0xff800000
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_LUT_CFG 0x800c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_LUT_CFG_LUT_SEL_MASK 0x3
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_LUT_CFG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_LUT_CFG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_DATA 0x8010  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_1 0x8014  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_1_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_1_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_2 0x8018  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_2_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_2_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_3 0x801c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_3_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_3_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_4 0x8020  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_4_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_4_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_5 0x8024  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_5_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_5_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_6 0x8028  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_6_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_6_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_7 0x802c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_7_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_7_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_8 0x8030  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_8_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_8_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_9 0x8034  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_9_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_9_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_10 0x8038  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_10_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_10_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_11 0x803c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_11_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_11_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_12 0x8040  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_12_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_12_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_13 0x8044  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_13_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_13_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_14 0x8048  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_14_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_14_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_15 0x804c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_15_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_15_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_CMD 0x8050  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_STATUS 0x8054  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_GLUT_DMI_LUT_BANK_CFG 0x8058  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_GLUT_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_GLUT_MODULE_LUT_BANK_CFG 0x805c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IPE_IPE_0_PPS_CLC_GLUT_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GLUT_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_GLUT_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_GLUT_MODULE_CFG 0x8060  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_GLUT_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GLUT_MODULE_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_GLUT_MODULE_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_GLUT_TEST_BUS_CTRL 0x81f8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_TEST_BUS_CTRL_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_GLUT_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GLUT_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_PPS_CLC_GLUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_GLUT_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IPE_IPE_0_PPS_CLC_GLUT_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_GLUT_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IPE_IPE_0_PPS_CLC_GLUT_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIPE_IPE_0_PPS_CLC_GLUT_SPARE 0x81fc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GLUT_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_GLUT_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GLUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_GLUT_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_2D_LUT_HW_VERSION 0x8200  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_2D_LUT_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_2D_LUT_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_2D_LUT_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_2D_LUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_2D_LUT_HW_STATUS 0x8204  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_2D_LUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_2D_LUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_CFG 0x8208  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_CFG_ADDR_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_CFG_ADDR_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_CFG_UNUSED0_MASK 0xffe00
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_CFG_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_CFG_UNUSED1_MASK 0xff800000
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_CFG 0x820c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_CFG_LUT_SEL_MASK 0xf
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_CFG_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_CFG_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA 0x8210  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_1 0x8214  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_1_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_1_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_2 0x8218  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_2_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_2_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_3 0x821c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_3_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_3_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_4 0x8220  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_4_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_4_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_5 0x8224  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_5_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_5_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_6 0x8228  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_6_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_6_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_7 0x822c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_7_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_7_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_8 0x8230  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_8_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_8_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_9 0x8234  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_9_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_9_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_10 0x8238  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_10_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_10_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_11 0x823c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_11_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_11_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_12 0x8240  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_12_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_12_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_13 0x8244  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_13_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_13_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_14 0x8248  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_14_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_14_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_15 0x824c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_15_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_15_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_CMD 0x8250  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_STATUS 0x8254  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_BANK_CFG 0x8258  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_2D_LUT_MODULE_LUT_BANK_CFG 0x825c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IPE_IPE_0_PPS_CLC_2D_LUT_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_2D_LUT_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_2D_LUT_MODULE_CFG 0x8260  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_2D_LUT_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_MODULE_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_2D_LUT_MODULE_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_2D_LUT_H_SHIFT_CFG 0x8268  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_H_SHIFT_CFG_H_SHIFT_MASK 0x7
#define IPE_IPE_0_PPS_CLC_2D_LUT_H_SHIFT_CFG_H_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_H_SHIFT_CFG_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_PPS_CLC_2D_LUT_H_SHIFT_CFG_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_PPS_CLC_2D_LUT_S_SHIFT_CFG 0x826c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_S_SHIFT_CFG_S_SHIFT_MASK 0x3
#define IPE_IPE_0_PPS_CLC_2D_LUT_S_SHIFT_CFG_S_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_S_SHIFT_CFG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_PPS_CLC_2D_LUT_S_SHIFT_CFG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_START_A_CFG 0x8270  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_START_A_CFG_L_BOUNDARY_START_A_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_START_A_CFG_L_BOUNDARY_START_A_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_START_A_CFG_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_START_A_CFG_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_START_B_CFG 0x8274  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_START_B_CFG_L_BOUNDARY_START_B_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_START_B_CFG_L_BOUNDARY_START_B_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_START_B_CFG_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_START_B_CFG_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_END_A_CFG 0x8278  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_END_A_CFG_L_BOUNDARY_END_A_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_END_A_CFG_L_BOUNDARY_END_A_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_END_A_CFG_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_END_A_CFG_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_END_B_CFG 0x827c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_END_B_CFG_L_BOUNDARY_END_B_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_END_B_CFG_L_BOUNDARY_END_B_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_END_B_CFG_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_END_B_CFG_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_START_INV_CFG 0x8280  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_START_INV_CFG_L_BOUNDARY_START_INV_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_START_INV_CFG_L_BOUNDARY_START_INV_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_START_INV_CFG_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_START_INV_CFG_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_END_INV_CFG 0x8284  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_END_INV_CFG_L_BOUNDARY_END_INV_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_END_INV_CFG_L_BOUNDARY_END_INV_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_END_INV_CFG_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_END_INV_CFG_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_PPS_CLC_2D_LUT_Y_BLEND_FACTOR_INTEGER_CFG 0x8288  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_Y_BLEND_FACTOR_INTEGER_CFG_Y_BLEND_FACTOR_INTEGER_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_2D_LUT_Y_BLEND_FACTOR_INTEGER_CFG_Y_BLEND_FACTOR_INTEGER_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_Y_BLEND_FACTOR_INTEGER_CFG_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_PPS_CLC_2D_LUT_Y_BLEND_FACTOR_INTEGER_CFG_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_PPS_CLC_2D_LUT_K_B_INTEGER_CFG 0x828c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_K_B_INTEGER_CFG_K_B_INTEGER_MASK 0xff
#define IPE_IPE_0_PPS_CLC_2D_LUT_K_B_INTEGER_CFG_K_B_INTEGER_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_K_B_INTEGER_CFG_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_PPS_CLC_2D_LUT_K_B_INTEGER_CFG_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_PPS_CLC_2D_LUT_K_R_INTEGER_CFG 0x8290  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_K_R_INTEGER_CFG_K_R_INTEGER_MASK 0xff
#define IPE_IPE_0_PPS_CLC_2D_LUT_K_R_INTEGER_CFG_K_R_INTEGER_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_K_R_INTEGER_CFG_UNUSED0_MASK 0xffffff00
#define IPE_IPE_0_PPS_CLC_2D_LUT_K_R_INTEGER_CFG_UNUSED0_SHIFT 0x8

#define regIPE_IPE_0_PPS_CLC_2D_LUT_TEST_BUS_CTRL 0x83f8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_TEST_BUS_CTRL_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_2D_LUT_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_PPS_CLC_2D_LUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_2D_LUT_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0x3f0
#define IPE_IPE_0_PPS_CLC_2D_LUT_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_2D_LUT_TEST_BUS_CTRL_UNUSED1_MASK 0xfffffc00
#define IPE_IPE_0_PPS_CLC_2D_LUT_TEST_BUS_CTRL_UNUSED1_SHIFT 0xa

#define regIPE_IPE_0_PPS_CLC_2D_LUT_SPARE 0x83fc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_2D_LUT_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_2D_LUT_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_2D_LUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_2D_LUT_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CHROMA_ENHAN_HW_VERSION 0x8400  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_ENHAN_HW_STATUS 0x8404  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CHROMA_ENHAN_MODULE_CFG 0x8460  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_MODULE_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_MODULE_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_LUMA_CFG_0 0x8468  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_LUMA_CFG_0_V0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_LUMA_CFG_0_V0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_LUMA_CFG_0_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_LUMA_CFG_0_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_LUMA_CFG_0_V1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_LUMA_CFG_0_V1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_LUMA_CFG_0_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_LUMA_CFG_0_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_LUMA_CFG_1 0x846c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_LUMA_CFG_1_V2_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_LUMA_CFG_1_V2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_LUMA_CFG_1_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_LUMA_CFG_1_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_LUMA_CFG_1_K_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_LUMA_CFG_1_K_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_LUMA_CFG_1_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_LUMA_CFG_1_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_A_CFG 0x8470  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_A_CFG_AP_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_A_CFG_AP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_A_CFG_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_A_CFG_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_A_CFG_AM_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_A_CFG_AM_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_A_CFG_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_A_CFG_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_B_CFG 0x8474  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_B_CFG_BP_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_B_CFG_BP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_B_CFG_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_B_CFG_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_B_CFG_BM_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_B_CFG_BM_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_B_CFG_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_B_CFG_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_C_CFG 0x8478  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_C_CFG_CP_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_C_CFG_CP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_C_CFG_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_C_CFG_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_C_CFG_CM_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_C_CFG_CM_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_C_CFG_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_C_CFG_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_D_CFG 0x847c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_D_CFG_DP_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_D_CFG_DP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_D_CFG_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_D_CFG_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_D_CFG_DM_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_D_CFG_DM_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_D_CFG_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_D_CFG_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_OFFSET_KCB_CFG 0x8480  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_OFFSET_KCB_CFG_KCB_MASK 0x1fff
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_OFFSET_KCB_CFG_KCB_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_OFFSET_KCB_CFG_UNUSED0_MASK 0xffffe000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_OFFSET_KCB_CFG_UNUSED0_SHIFT 0xd

#define regIPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_OFFSET_KCR_CFG 0x8484  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_OFFSET_KCR_CFG_KCR_MASK 0x1fff
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_OFFSET_KCR_CFG_KCR_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_OFFSET_KCR_CFG_UNUSED0_MASK 0xffffe000
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_OFFSET_KCR_CFG_UNUSED0_SHIFT 0xd

#define regIPE_IPE_0_PPS_CLC_CHROMA_ENHAN_TEST_BUS_CTRL 0x85f8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_TEST_BUS_CTRL_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIPE_IPE_0_PPS_CLC_CHROMA_ENHAN_SPARE 0x85fc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_HW_VERSION 0x8600  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_HW_STATUS 0x8604  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_MODULE_CFG 0x8660  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_MODULE_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_MODULE_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_0 0x8668  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_0_Y_KNEE_PT_LUT_0_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_0_Y_KNEE_PT_LUT_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_0_UNUSED0_MASK 0xfffe
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_0_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_0_Y_KNEE_PT_LUT_1_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_0_Y_KNEE_PT_LUT_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_0_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_0_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_1 0x866c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_1_Y_KNEE_PT_LUT_2_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_1_Y_KNEE_PT_LUT_2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_1_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_1_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_1_Y_KNEE_PT_LUT_3_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_1_Y_KNEE_PT_LUT_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_1_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_1_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_2 0x8670  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_2_Y_KNEE_PT_LUT_4_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_2_Y_KNEE_PT_LUT_4_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_2_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_2_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_2_Y_KNEE_PT_LUT_5_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_2_Y_KNEE_PT_LUT_5_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_2_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_2_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_3 0x8674  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_3_Y_KNEE_PT_LUT_6_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_3_Y_KNEE_PT_LUT_6_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_3_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_3_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_3_Y_KNEE_PT_LUT_7_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_3_Y_KNEE_PT_LUT_7_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_3_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_3_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_4 0x8678  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_4_Y_KNEE_PT_LUT_8_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_4_Y_KNEE_PT_LUT_8_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_4_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_4_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_4_Y_KNEE_PT_LUT_9_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_4_Y_KNEE_PT_LUT_9_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_4_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_4_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_5 0x867c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_5_Y_KNEE_PT_LUT_10_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_5_Y_KNEE_PT_LUT_10_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_5_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_5_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_5_Y_KNEE_PT_LUT_11_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_5_Y_KNEE_PT_LUT_11_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_5_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_5_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_6 0x8680  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_6_Y_KNEE_PT_LUT_12_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_6_Y_KNEE_PT_LUT_12_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_6_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_6_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_6_Y_KNEE_PT_LUT_13_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_6_Y_KNEE_PT_LUT_13_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_6_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_6_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_7 0x8684  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_7_Y_KNEE_PT_LUT_14_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_7_Y_KNEE_PT_LUT_14_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_7_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_7_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_7_Y_KNEE_PT_LUT_15_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_7_Y_KNEE_PT_LUT_15_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_7_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_7_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_0 0x8688  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_0_Y_WEIGHT_LUT_0_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_0_Y_WEIGHT_LUT_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_0_UNUSED0_MASK 0xf800
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_0_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_0_Y_WEIGHT_LUT_1_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_0_Y_WEIGHT_LUT_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_0_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_0_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_1 0x868c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_1_Y_WEIGHT_LUT_2_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_1_Y_WEIGHT_LUT_2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_1_UNUSED0_MASK 0xf800
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_1_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_1_Y_WEIGHT_LUT_3_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_1_Y_WEIGHT_LUT_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_1_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_1_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_2 0x8690  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_2_Y_WEIGHT_LUT_4_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_2_Y_WEIGHT_LUT_4_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_2_UNUSED0_MASK 0xf800
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_2_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_2_Y_WEIGHT_LUT_5_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_2_Y_WEIGHT_LUT_5_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_2_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_2_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_3 0x8694  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_3_Y_WEIGHT_LUT_6_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_3_Y_WEIGHT_LUT_6_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_3_UNUSED0_MASK 0xf800
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_3_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_3_Y_WEIGHT_LUT_7_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_3_Y_WEIGHT_LUT_7_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_3_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_3_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_4 0x8698  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_4_Y_WEIGHT_LUT_8_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_4_Y_WEIGHT_LUT_8_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_4_UNUSED0_MASK 0xf800
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_4_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_4_Y_WEIGHT_LUT_9_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_4_Y_WEIGHT_LUT_9_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_4_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_4_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_5 0x869c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_5_Y_WEIGHT_LUT_10_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_5_Y_WEIGHT_LUT_10_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_5_UNUSED0_MASK 0xf800
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_5_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_5_Y_WEIGHT_LUT_11_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_5_Y_WEIGHT_LUT_11_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_5_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_5_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_6 0x86a0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_6_Y_WEIGHT_LUT_12_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_6_Y_WEIGHT_LUT_12_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_6_UNUSED0_MASK 0xf800
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_6_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_6_Y_WEIGHT_LUT_13_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_6_Y_WEIGHT_LUT_13_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_6_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_6_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_7 0x86a4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_7_Y_WEIGHT_LUT_14_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_7_Y_WEIGHT_LUT_14_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_7_UNUSED0_MASK 0xf800
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_7_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_7_Y_WEIGHT_LUT_15_MASK 0x7ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_7_Y_WEIGHT_LUT_15_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_7_UNUSED1_MASK 0xf8000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_7_UNUSED1_SHIFT 0x1b

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_0 0x86a8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_0_CHROMA_TH_LUT_0_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_0_CHROMA_TH_LUT_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_0_UNUSED0_MASK 0xfe00
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_0_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_0_CHROMA_TH_LUT_1_MASK 0x1ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_0_CHROMA_TH_LUT_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_0_UNUSED1_MASK 0xfe000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_0_UNUSED1_SHIFT 0x19

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_1 0x86ac  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_1_CHROMA_TH_LUT_2_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_1_CHROMA_TH_LUT_2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_1_UNUSED0_MASK 0xfe00
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_1_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_1_CHROMA_TH_LUT_3_MASK 0x1ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_1_CHROMA_TH_LUT_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_1_UNUSED1_MASK 0xfe000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_1_UNUSED1_SHIFT 0x19

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_2 0x86b0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_2_CHROMA_TH_LUT_4_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_2_CHROMA_TH_LUT_4_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_2_UNUSED0_MASK 0xfe00
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_2_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_2_CHROMA_TH_LUT_5_MASK 0x1ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_2_CHROMA_TH_LUT_5_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_2_UNUSED1_MASK 0xfe000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_2_UNUSED1_SHIFT 0x19

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_3 0x86b4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_3_CHROMA_TH_LUT_6_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_3_CHROMA_TH_LUT_6_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_3_UNUSED0_MASK 0xfe00
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_3_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_3_CHROMA_TH_LUT_7_MASK 0x1ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_3_CHROMA_TH_LUT_7_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_3_UNUSED1_MASK 0xfe000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_3_UNUSED1_SHIFT 0x19

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_4 0x86b8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_4_CHROMA_TH_LUT_8_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_4_CHROMA_TH_LUT_8_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_4_UNUSED0_MASK 0xfe00
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_4_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_4_CHROMA_TH_LUT_9_MASK 0x1ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_4_CHROMA_TH_LUT_9_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_4_UNUSED1_MASK 0xfe000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_4_UNUSED1_SHIFT 0x19

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_5 0x86bc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_5_CHROMA_TH_LUT_10_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_5_CHROMA_TH_LUT_10_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_5_UNUSED0_MASK 0xfe00
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_5_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_5_CHROMA_TH_LUT_11_MASK 0x1ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_5_CHROMA_TH_LUT_11_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_5_UNUSED1_MASK 0xfe000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_5_UNUSED1_SHIFT 0x19

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_6 0x86c0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_6_CHROMA_TH_LUT_12_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_6_CHROMA_TH_LUT_12_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_6_UNUSED0_MASK 0xfe00
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_6_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_6_CHROMA_TH_LUT_13_MASK 0x1ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_6_CHROMA_TH_LUT_13_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_6_UNUSED1_MASK 0xfe000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_6_UNUSED1_SHIFT 0x19

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_7 0x86c4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_7_CHROMA_TH_LUT_14_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_7_CHROMA_TH_LUT_14_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_7_UNUSED0_MASK 0xfe00
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_7_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_7_CHROMA_TH_LUT_15_MASK 0x1ff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_7_CHROMA_TH_LUT_15_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_7_UNUSED1_MASK 0xfe000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_7_UNUSED1_SHIFT 0x19

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_0 0x86c8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_0_CHROMA_SLP_LUT_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_0_CHROMA_SLP_LUT_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_0_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_0_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_0_CHROMA_SLP_LUT_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_0_CHROMA_SLP_LUT_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_0_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_0_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_1 0x86cc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_1_CHROMA_SLP_LUT_2_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_1_CHROMA_SLP_LUT_2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_1_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_1_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_1_CHROMA_SLP_LUT_3_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_1_CHROMA_SLP_LUT_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_1_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_1_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_2 0x86d0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_2_CHROMA_SLP_LUT_4_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_2_CHROMA_SLP_LUT_4_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_2_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_2_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_2_CHROMA_SLP_LUT_5_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_2_CHROMA_SLP_LUT_5_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_2_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_2_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_3 0x86d4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_3_CHROMA_SLP_LUT_6_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_3_CHROMA_SLP_LUT_6_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_3_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_3_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_3_CHROMA_SLP_LUT_7_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_3_CHROMA_SLP_LUT_7_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_3_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_3_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_4 0x86d8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_4_CHROMA_SLP_LUT_8_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_4_CHROMA_SLP_LUT_8_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_4_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_4_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_4_CHROMA_SLP_LUT_9_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_4_CHROMA_SLP_LUT_9_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_4_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_4_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_5 0x86dc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_5_CHROMA_SLP_LUT_10_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_5_CHROMA_SLP_LUT_10_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_5_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_5_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_5_CHROMA_SLP_LUT_11_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_5_CHROMA_SLP_LUT_11_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_5_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_5_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_6 0x86e0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_6_CHROMA_SLP_LUT_12_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_6_CHROMA_SLP_LUT_12_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_6_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_6_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_6_CHROMA_SLP_LUT_13_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_6_CHROMA_SLP_LUT_13_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_6_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_6_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_7 0x86e4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_7_CHROMA_SLP_LUT_14_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_7_CHROMA_SLP_LUT_14_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_7_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_7_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_7_CHROMA_SLP_LUT_15_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_7_CHROMA_SLP_LUT_15_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_7_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_7_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_0 0x86e8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_0_Y_KNEE_INV_LUT_0_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_0_Y_KNEE_INV_LUT_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_0_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_0_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_0_Y_KNEE_INV_LUT_1_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_0_Y_KNEE_INV_LUT_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_0_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_0_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_1 0x86ec  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_1_Y_KNEE_INV_LUT_2_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_1_Y_KNEE_INV_LUT_2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_1_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_1_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_1_Y_KNEE_INV_LUT_3_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_1_Y_KNEE_INV_LUT_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_1_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_1_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_2 0x86f0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_2_Y_KNEE_INV_LUT_4_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_2_Y_KNEE_INV_LUT_4_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_2_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_2_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_2_Y_KNEE_INV_LUT_5_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_2_Y_KNEE_INV_LUT_5_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_2_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_2_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_3 0x86f4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_3_Y_KNEE_INV_LUT_6_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_3_Y_KNEE_INV_LUT_6_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_3_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_3_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_3_Y_KNEE_INV_LUT_7_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_3_Y_KNEE_INV_LUT_7_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_3_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_3_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_4 0x86f8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_4_Y_KNEE_INV_LUT_8_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_4_Y_KNEE_INV_LUT_8_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_4_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_4_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_4_Y_KNEE_INV_LUT_9_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_4_Y_KNEE_INV_LUT_9_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_4_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_4_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_5 0x86fc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_5_Y_KNEE_INV_LUT_10_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_5_Y_KNEE_INV_LUT_10_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_5_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_5_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_5_Y_KNEE_INV_LUT_11_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_5_Y_KNEE_INV_LUT_11_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_5_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_5_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_6 0x8700  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_6_Y_KNEE_INV_LUT_12_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_6_Y_KNEE_INV_LUT_12_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_6_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_6_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_6_Y_KNEE_INV_LUT_13_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_6_Y_KNEE_INV_LUT_13_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_6_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_6_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_7 0x8704  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_7_Y_KNEE_INV_LUT_14_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_7_Y_KNEE_INV_LUT_14_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_7_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_7_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_7_Y_KNEE_INV_LUT_15_MASK 0x10000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_7_Y_KNEE_INV_LUT_15_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_7_UNUSED1_MASK 0xfffe0000
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_7_UNUSED1_SHIFT 0x11

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Q_RES_LUMA_CFG 0x8708  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Q_RES_LUMA_CFG_Q_RES_LUMA_MASK 0x3
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Q_RES_LUMA_CFG_Q_RES_LUMA_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Q_RES_LUMA_CFG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Q_RES_LUMA_CFG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Q_RES_CHROMA_CFG 0x870c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Q_RES_CHROMA_CFG_Q_RES_CHROMA_MASK 0x3
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Q_RES_CHROMA_CFG_Q_RES_CHROMA_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Q_RES_CHROMA_CFG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Q_RES_CHROMA_CFG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_TEST_BUS_CTRL 0x87f8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_TEST_BUS_CTRL_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0x3f0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_TEST_BUS_CTRL_UNUSED1_MASK 0xfffffc00
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_TEST_BUS_CTRL_UNUSED1_SHIFT 0xa

#define regIPE_IPE_0_PPS_CLC_CHROMA_SUP_SPARE 0x87fc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CHROMA_SUP_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_HW_VERSION 0x8800  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_HW_STATUS 0x8804  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_MODULE_CFG 0x8860  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_MODULE_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_MODULE_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_0 0x8868  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_0_CR_COORD_1_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_0_CR_COORD_1_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_0_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_0_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_0_CB_COORD_1_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_0_CB_COORD_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_0_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_0_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_1 0x886c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_1_CR_COORD_1_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_1_CR_COORD_1_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_1_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_1_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_1_CB_COORD_1_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_1_CB_COORD_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_1_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_1_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_2 0x8870  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_2_CR_COORD_1_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_2_CR_COORD_1_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_2_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_2_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_2_CB_COORD_1_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_2_CB_COORD_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_2_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_2_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_3 0x8874  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_3_CR_COORD_1_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_3_CR_COORD_1_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_3_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_3_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_3_CB_COORD_1_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_3_CB_COORD_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_3_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_3_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_4 0x8878  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_4_CR_COORD_1_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_4_CR_COORD_1_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_4_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_4_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_4_CB_COORD_1_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_4_CB_COORD_1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_4_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_4_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_0 0x887c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_0_CR_COORD_2_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_0_CR_COORD_2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_0_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_0_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_0_CB_COORD_2_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_0_CB_COORD_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_0_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_0_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_1 0x8880  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_1_CR_COORD_2_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_1_CR_COORD_2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_1_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_1_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_1_CB_COORD_2_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_1_CB_COORD_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_1_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_1_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_2 0x8884  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_2_CR_COORD_2_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_2_CR_COORD_2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_2_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_2_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_2_CB_COORD_2_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_2_CB_COORD_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_2_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_2_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_3 0x8888  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_3_CR_COORD_2_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_3_CR_COORD_2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_3_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_3_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_3_CB_COORD_2_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_3_CB_COORD_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_3_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_3_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_4 0x888c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_4_CR_COORD_2_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_4_CR_COORD_2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_4_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_4_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_4_CB_COORD_2_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_4_CB_COORD_2_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_4_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_4_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_0 0x8890  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_0_CR_COORD_3_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_0_CR_COORD_3_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_0_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_0_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_0_CB_COORD_3_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_0_CB_COORD_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_0_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_0_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_1 0x8894  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_1_CR_COORD_3_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_1_CR_COORD_3_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_1_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_1_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_1_CB_COORD_3_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_1_CB_COORD_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_1_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_1_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_2 0x8898  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_2_CR_COORD_3_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_2_CR_COORD_3_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_2_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_2_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_2_CB_COORD_3_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_2_CB_COORD_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_2_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_2_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_3 0x889c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_3_CR_COORD_3_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_3_CR_COORD_3_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_3_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_3_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_3_CB_COORD_3_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_3_CB_COORD_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_3_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_3_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_4 0x88a0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_4_CR_COORD_3_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_4_CR_COORD_3_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_4_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_4_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_4_CB_COORD_3_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_4_CB_COORD_3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_4_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_4_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_0 0x88a4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_0_COEFF_A_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_0_COEFF_A_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_0_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_0_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_0_COEFF_B_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_0_COEFF_B_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_0_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_0_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_1 0x88a8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_1_COEFF_A_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_1_COEFF_A_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_1_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_1_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_1_COEFF_B_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_1_COEFF_B_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_1_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_1_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_2 0x88ac  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_2_COEFF_A_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_2_COEFF_A_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_2_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_2_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_2_COEFF_B_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_2_COEFF_B_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_2_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_2_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_3 0x88b0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_3_COEFF_A_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_3_COEFF_A_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_3_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_3_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_3_COEFF_B_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_3_COEFF_B_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_3_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_3_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_4 0x88b4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_4_COEFF_A_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_4_COEFF_A_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_4_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_4_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_4_COEFF_B_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_4_COEFF_B_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_4_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_4_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_5 0x88b8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_5_COEFF_A_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_5_COEFF_A_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_5_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_5_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_5_COEFF_B_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_5_COEFF_B_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_5_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_5_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_0 0x88bc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_0_COEFF_D_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_0_COEFF_D_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_0_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_0_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_0_COEFF_E_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_0_COEFF_E_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_0_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_0_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_1 0x88c0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_1_COEFF_D_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_1_COEFF_D_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_1_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_1_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_1_COEFF_E_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_1_COEFF_E_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_1_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_1_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_2 0x88c4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_2_COEFF_D_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_2_COEFF_D_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_2_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_2_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_2_COEFF_E_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_2_COEFF_E_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_2_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_2_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_3 0x88c8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_3_COEFF_D_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_3_COEFF_D_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_3_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_3_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_3_COEFF_E_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_3_COEFF_E_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_3_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_3_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_4 0x88cc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_4_COEFF_D_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_4_COEFF_D_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_4_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_4_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_4_COEFF_E_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_4_COEFF_E_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_4_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_4_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_5 0x88d0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_5_COEFF_D_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_5_COEFF_D_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_5_UNUSED0_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_5_UNUSED0_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_5_COEFF_E_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_5_COEFF_E_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_5_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_5_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_0 0x88d4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_0_OFFSET_C_MASK 0x1ffff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_0_OFFSET_C_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_0_UNUSED0_MASK 0xe0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_0_UNUSED0_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_0_MATRIX_SHIFT_MASK 0xf00000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_0_MATRIX_SHIFT_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_0_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_0_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_1 0x88d8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_1_OFFSET_C_MASK 0x1ffff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_1_OFFSET_C_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_1_UNUSED0_MASK 0xe0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_1_UNUSED0_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_1_MATRIX_SHIFT_MASK 0xf00000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_1_MATRIX_SHIFT_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_1_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_1_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_2 0x88dc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_2_OFFSET_C_MASK 0x1ffff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_2_OFFSET_C_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_2_UNUSED0_MASK 0xe0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_2_UNUSED0_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_2_MATRIX_SHIFT_MASK 0xf00000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_2_MATRIX_SHIFT_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_2_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_2_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_3 0x88e0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_3_OFFSET_C_MASK 0x1ffff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_3_OFFSET_C_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_3_UNUSED0_MASK 0xe0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_3_UNUSED0_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_3_MATRIX_SHIFT_MASK 0xf00000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_3_MATRIX_SHIFT_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_3_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_3_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_4 0x88e4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_4_OFFSET_C_MASK 0x1ffff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_4_OFFSET_C_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_4_UNUSED0_MASK 0xe0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_4_UNUSED0_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_4_MATRIX_SHIFT_MASK 0xf00000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_4_MATRIX_SHIFT_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_4_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_4_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_5 0x88e8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_5_OFFSET_C_MASK 0x1ffff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_5_OFFSET_C_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_5_UNUSED0_MASK 0xe0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_5_UNUSED0_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_5_MATRIX_SHIFT_MASK 0xf00000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_5_MATRIX_SHIFT_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_5_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_5_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_0 0x88ec  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_0_OFFSET_F_MASK 0x1ffff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_0_OFFSET_F_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_0_UNUSED0_MASK 0xe0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_0_UNUSED0_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_0_OFFSET_SHIFT_MASK 0xf00000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_0_OFFSET_SHIFT_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_0_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_0_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_1 0x88f0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_1_OFFSET_F_MASK 0x1ffff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_1_OFFSET_F_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_1_UNUSED0_MASK 0xe0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_1_UNUSED0_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_1_OFFSET_SHIFT_MASK 0xf00000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_1_OFFSET_SHIFT_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_1_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_1_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_2 0x88f4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_2_OFFSET_F_MASK 0x1ffff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_2_OFFSET_F_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_2_UNUSED0_MASK 0xe0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_2_UNUSED0_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_2_OFFSET_SHIFT_MASK 0xf00000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_2_OFFSET_SHIFT_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_2_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_2_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_3 0x88f8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_3_OFFSET_F_MASK 0x1ffff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_3_OFFSET_F_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_3_UNUSED0_MASK 0xe0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_3_UNUSED0_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_3_OFFSET_SHIFT_MASK 0xf00000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_3_OFFSET_SHIFT_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_3_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_3_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_4 0x88fc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_4_OFFSET_F_MASK 0x1ffff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_4_OFFSET_F_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_4_UNUSED0_MASK 0xe0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_4_UNUSED0_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_4_OFFSET_SHIFT_MASK 0xf00000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_4_OFFSET_SHIFT_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_4_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_4_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_5 0x8900  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_5_OFFSET_F_MASK 0x1ffff
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_5_OFFSET_F_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_5_UNUSED0_MASK 0xe0000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_5_UNUSED0_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_5_OFFSET_SHIFT_MASK 0xf00000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_5_OFFSET_SHIFT_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_5_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_5_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_TEST_BUS_CTRL 0x89f8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_TEST_BUS_CTRL_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0x2
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_TEST_BUS_CTRL_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_PPS_CLC_SKIN_ENHAN_SPARE 0x89fc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_SKIN_ENHAN_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_ASF_HW_VERSION 0x8a00  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_ASF_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_ASF_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_ASF_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_ASF_HW_STATUS 0x8a04  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_ASF_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_ASF_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_CFG 0x8a08  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_CFG_ADDR_MASK 0xff
#define IPE_IPE_0_PPS_CLC_ASF_DMI_CFG_ADDR_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_DMI_CFG_UNUSED0_MASK 0xfff00
#define IPE_IPE_0_PPS_CLC_ASF_DMI_CFG_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_ASF_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IPE_IPE_0_PPS_CLC_ASF_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_ASF_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IPE_IPE_0_PPS_CLC_ASF_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_ASF_DMI_CFG_UNUSED1_MASK 0xff800000
#define IPE_IPE_0_PPS_CLC_ASF_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_LUT_CFG 0x8a0c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_CFG_LUT_SEL_MASK 0xf
#define IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_CFG_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_CFG_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_DATA 0x8a10  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_DATA_1 0x8a14  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_1_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_1_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_DATA_2 0x8a18  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_2_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_2_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_DATA_3 0x8a1c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_3_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_3_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_DATA_4 0x8a20  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_4_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_4_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_DATA_5 0x8a24  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_5_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_5_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_DATA_6 0x8a28  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_6_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_6_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_DATA_7 0x8a2c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_7_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_7_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_DATA_8 0x8a30  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_8_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_8_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_DATA_9 0x8a34  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_9_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_9_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_DATA_10 0x8a38  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_10_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_10_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_DATA_11 0x8a3c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_11_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_11_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_DATA_12 0x8a40  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_12_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_12_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_DATA_13 0x8a44  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_13_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_13_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_DATA_14 0x8a48  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_14_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_14_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_DATA_15 0x8a4c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_15_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_15_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_CMD 0x8a50  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IPE_IPE_0_PPS_CLC_ASF_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IPE_IPE_0_PPS_CLC_ASF_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_ASF_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_PPS_CLC_ASF_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_STATUS 0x8a54  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_ASF_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_ASF_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_ASF_DMI_LUT_BANK_CFG 0x8a58  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_ASF_MODULE_LUT_BANK_CFG 0x8a5c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_ASF_MODULE_CFG 0x8a60  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_STRIPE_AUTO_CROP_DIS_MASK 0x2
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_STRIPE_AUTO_CROP_DIS_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_UNUSED0_MASK 0xfc
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_UNUSED0_SHIFT 0x2
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_SP_EFF_EN_MASK 0x100
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_SP_EFF_EN_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_SP_EFF_ABS_EN_MASK 0x200
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_SP_EFF_ABS_EN_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_LAYER_1_EN_MASK 0x400
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_LAYER_1_EN_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_LAYER_2_EN_MASK 0x800
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_LAYER_2_EN_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_CONTRAST_EN_MASK 0x1000
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_CONTRAST_EN_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_CHROMA_GRAD_EN_MASK 0x2000
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_CHROMA_GRAD_EN_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_EDGE_ALIGN_EN_MASK 0x4000
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_EDGE_ALIGN_EN_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_SKIN_EN_MASK 0x8000
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_SKIN_EN_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_RNR_ENABLE_MASK 0x10000
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_RNR_ENABLE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_NEG_ABS_Y1_MASK 0x20000
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_NEG_ABS_Y1_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_UNUSED1_MASK 0xfc0000
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_UNUSED1_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_SP_MASK 0x1f000000
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_SP_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_UNUSED2_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG_UNUSED2_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_1_CFG 0x8a68  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_CFG_CLAMP_LL_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_CFG_CLAMP_LL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_CFG_UNUSED0_MASK 0xe00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_CFG_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_CFG_CLAMP_UL_MASK 0x1ff000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_CFG_CLAMP_UL_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_CFG_UNUSED1_MASK 0x600000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_CFG_UNUSED1_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_CFG_ACTIVITY_CLAMP_THRESHOLD_MASK 0x7f800000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_CFG_ACTIVITY_CLAMP_THRESHOLD_SHIFT 0x17
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_CFG_UNUSED2_MASK 0x80000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_CFG_UNUSED2_SHIFT 0x1f

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_2_CFG 0x8a6c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_CFG_CLAMP_LL_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_CFG_CLAMP_LL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_CFG_UNUSED0_MASK 0xe00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_CFG_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_CFG_CLAMP_UL_MASK 0x1ff000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_CFG_CLAMP_UL_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_CFG_UNUSED1_MASK 0x600000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_CFG_UNUSED1_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_CFG_ACTIVITY_CLAMP_THRESHOLD_MASK 0x7f800000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_CFG_ACTIVITY_CLAMP_THRESHOLD_SHIFT 0x17
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_CFG_UNUSED2_MASK 0x80000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_CFG_UNUSED2_SHIFT 0x1f

#define regIPE_IPE_0_PPS_CLC_ASF_NORM_SCALE_CFG 0x8a70  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_NORM_SCALE_CFG_LAYER_1_L2_NORM_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_ASF_NORM_SCALE_CFG_LAYER_1_L2_NORM_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_NORM_SCALE_CFG_UNUSED0_MASK 0x2
#define IPE_IPE_0_PPS_CLC_ASF_NORM_SCALE_CFG_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_ASF_NORM_SCALE_CFG_LAYER_1_NORM_SCALE_MASK 0x3fc
#define IPE_IPE_0_PPS_CLC_ASF_NORM_SCALE_CFG_LAYER_1_NORM_SCALE_SHIFT 0x2
#define IPE_IPE_0_PPS_CLC_ASF_NORM_SCALE_CFG_UNUSED1_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_ASF_NORM_SCALE_CFG_UNUSED1_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_ASF_NORM_SCALE_CFG_LAYER_2_L2_NORM_EN_MASK 0x10000
#define IPE_IPE_0_PPS_CLC_ASF_NORM_SCALE_CFG_LAYER_2_L2_NORM_EN_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_NORM_SCALE_CFG_UNUSED2_MASK 0x20000
#define IPE_IPE_0_PPS_CLC_ASF_NORM_SCALE_CFG_UNUSED2_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_ASF_NORM_SCALE_CFG_LAYER_2_NORM_SCALE_MASK 0x3fc0000
#define IPE_IPE_0_PPS_CLC_ASF_NORM_SCALE_CFG_LAYER_2_NORM_SCALE_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_ASF_NORM_SCALE_CFG_UNUSED3_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_ASF_NORM_SCALE_CFG_UNUSED3_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_ASF_GAIN_CFG 0x8a74  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_GAIN_CFG_GAMMA_CORRECTED_LUMA_TARGET_MASK 0xff
#define IPE_IPE_0_PPS_CLC_ASF_GAIN_CFG_GAMMA_CORRECTED_LUMA_TARGET_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_GAIN_CFG_UNUSED0_MASK 0x300
#define IPE_IPE_0_PPS_CLC_ASF_GAIN_CFG_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_ASF_GAIN_CFG_GAIN_CAP_MASK 0x3fc00
#define IPE_IPE_0_PPS_CLC_ASF_GAIN_CFG_GAIN_CAP_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_ASF_GAIN_CFG_UNUSED1_MASK 0xc0000
#define IPE_IPE_0_PPS_CLC_ASF_GAIN_CFG_UNUSED1_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_ASF_GAIN_CFG_MEDIAN_BLEND_LOWER_OFFSET_MASK 0xf00000
#define IPE_IPE_0_PPS_CLC_ASF_GAIN_CFG_MEDIAN_BLEND_LOWER_OFFSET_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_ASF_GAIN_CFG_UNUSED2_MASK 0x3000000
#define IPE_IPE_0_PPS_CLC_ASF_GAIN_CFG_UNUSED2_SHIFT 0x18
#define IPE_IPE_0_PPS_CLC_ASF_GAIN_CFG_MEDIAN_BLEND_UPPER_OFFSET_MASK 0x3c000000
#define IPE_IPE_0_PPS_CLC_ASF_GAIN_CFG_MEDIAN_BLEND_UPPER_OFFSET_SHIFT 0x1a
#define IPE_IPE_0_PPS_CLC_ASF_GAIN_CFG_UNUSED3_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_ASF_GAIN_CFG_UNUSED3_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_ASF_NZ_FLAG 0x8a78  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_NZ_FLAG_NZ_FLAG_0_MASK 0x3
#define IPE_IPE_0_PPS_CLC_ASF_NZ_FLAG_NZ_FLAG_0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_NZ_FLAG_NZ_FLAG_1_MASK 0xc
#define IPE_IPE_0_PPS_CLC_ASF_NZ_FLAG_NZ_FLAG_1_SHIFT 0x2
#define IPE_IPE_0_PPS_CLC_ASF_NZ_FLAG_NZ_FLAG_2_MASK 0x30
#define IPE_IPE_0_PPS_CLC_ASF_NZ_FLAG_NZ_FLAG_2_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_ASF_NZ_FLAG_NZ_FLAG_3_MASK 0xc0
#define IPE_IPE_0_PPS_CLC_ASF_NZ_FLAG_NZ_FLAG_3_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_ASF_NZ_FLAG_NZ_FLAG_4_MASK 0x300
#define IPE_IPE_0_PPS_CLC_ASF_NZ_FLAG_NZ_FLAG_4_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_ASF_NZ_FLAG_NZ_FLAG_5_MASK 0xc00
#define IPE_IPE_0_PPS_CLC_ASF_NZ_FLAG_NZ_FLAG_5_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_ASF_NZ_FLAG_NZ_FLAG_6_MASK 0x3000
#define IPE_IPE_0_PPS_CLC_ASF_NZ_FLAG_NZ_FLAG_6_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_ASF_NZ_FLAG_NZ_FLAG_7_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_ASF_NZ_FLAG_NZ_FLAG_7_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_ASF_NZ_FLAG_UNUSED0_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_ASF_NZ_FLAG_UNUSED0_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_0 0x8a7c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_0_COEFF0_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_0_COEFF0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_0_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_0_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_0_COEFF1_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_0_COEFF1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_0_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_0_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_1 0x8a80  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_1_COEFF2_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_1_COEFF2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_1_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_1_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_1_COEFF3_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_1_COEFF3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_1_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_1_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_2 0x8a84  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_2_COEFF4_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_2_COEFF4_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_2_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_2_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_2_COEFF5_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_2_COEFF5_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_2_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_2_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_3 0x8a88  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_3_COEFF6_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_3_COEFF6_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_3_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_3_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_3_COEFF7_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_3_COEFF7_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_3_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_3_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_4 0x8a8c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_4_COEFF8_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_4_COEFF8_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_4_UNUSED0_MASK 0xf800
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_4_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_4_COEFF9_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_4_COEFF9_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_4_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_4_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_0 0x8a90  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_0_COEFF0_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_0_COEFF0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_0_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_0_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_0_COEFF1_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_0_COEFF1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_0_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_0_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_1 0x8a94  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_1_COEFF2_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_1_COEFF2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_1_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_1_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_1_COEFF3_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_1_COEFF3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_1_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_1_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_2 0x8a98  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_2_COEFF4_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_2_COEFF4_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_2_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_2_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_2_COEFF5_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_2_COEFF5_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_2_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_2_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_3 0x8a9c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_3_COEFF6_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_3_COEFF6_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_3_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_3_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_3_COEFF7_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_3_COEFF7_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_3_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_3_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_4 0x8aa0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_4_COEFF8_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_4_COEFF8_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_4_UNUSED0_MASK 0xf800
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_4_UNUSED0_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_4_COEFF9_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_4_COEFF9_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_4_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_4_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_0 0x8aa4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_0_COEFF0_MASK 0xff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_0_COEFF0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_0_UNUSED0_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_0_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_0_COEFF1_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_0_COEFF1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_0_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_0_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_1 0x8aa8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_1_COEFF2_MASK 0xff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_1_COEFF2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_1_UNUSED0_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_1_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_1_COEFF3_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_1_COEFF3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_1_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_1_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_2 0x8aac  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_2_COEFF4_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_2_COEFF4_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_2_UNUSED0_MASK 0xfe00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_2_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_2_COEFF5_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_2_COEFF5_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_2_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_2_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_0 0x8ab0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_0_COEFF0_MASK 0xff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_0_COEFF0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_0_UNUSED0_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_0_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_0_COEFF1_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_0_COEFF1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_0_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_0_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_1 0x8ab4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_1_COEFF2_MASK 0xff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_1_COEFF2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_1_UNUSED0_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_1_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_1_COEFF3_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_1_COEFF3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_1_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_1_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_2 0x8ab8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_2_COEFF4_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_2_COEFF4_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_2_UNUSED0_MASK 0xfe00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_2_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_2_COEFF5_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_2_COEFF5_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_2_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_2_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_0 0x8abc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_0_COEFF0_MASK 0xff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_0_COEFF0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_0_UNUSED0_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_0_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_0_COEFF1_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_0_COEFF1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_0_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_0_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_1 0x8ac0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_1_COEFF2_MASK 0xff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_1_COEFF2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_1_UNUSED0_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_1_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_1_COEFF3_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_1_COEFF3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_1_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_1_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_2 0x8ac4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_2_COEFF4_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_2_COEFF4_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_2_UNUSED0_MASK 0xfe00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_2_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_2_COEFF5_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_2_COEFF5_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_2_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_2_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_0 0x8ac8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_0_COEFF0_MASK 0xff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_0_COEFF0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_0_UNUSED0_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_0_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_0_COEFF1_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_0_COEFF1_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_0_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_0_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_1 0x8acc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_1_COEFF2_MASK 0xff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_1_COEFF2_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_1_UNUSED0_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_1_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_1_COEFF3_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_1_COEFF3_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_1_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_1_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_2 0x8ad0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_2_COEFF4_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_2_COEFF4_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_2_UNUSED0_MASK 0xfe00
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_2_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_2_COEFF5_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_2_COEFF5_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_2_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_2_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_START_MINUS_CENTER_OFFSET 0x8ad4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_START_MINUS_CENTER_OFFSET_HORZ_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_ASF_RNR_START_MINUS_CENTER_OFFSET_HORZ_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_START_MINUS_CENTER_OFFSET_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_ASF_RNR_START_MINUS_CENTER_OFFSET_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_ASF_RNR_START_MINUS_CENTER_OFFSET_VERT_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_ASF_RNR_START_MINUS_CENTER_OFFSET_VERT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_RNR_START_MINUS_CENTER_OFFSET_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_ASF_RNR_START_MINUS_CENTER_OFFSET_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_R_SQUARE_LUT_ENTRY_0 0x8ad8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_R_SQUARE_LUT_ENTRY_0_R_SQUARE_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_ASF_RNR_R_SQUARE_LUT_ENTRY_0_R_SQUARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_R_SQUARE_LUT_ENTRY_0_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_PPS_CLC_ASF_RNR_R_SQUARE_LUT_ENTRY_0_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_R_SQUARE_LUT_ENTRY_1 0x8adc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_R_SQUARE_LUT_ENTRY_1_R_SQUARE_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_ASF_RNR_R_SQUARE_LUT_ENTRY_1_R_SQUARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_R_SQUARE_LUT_ENTRY_1_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_PPS_CLC_ASF_RNR_R_SQUARE_LUT_ENTRY_1_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_R_SQUARE_LUT_ENTRY_2 0x8ae0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_R_SQUARE_LUT_ENTRY_2_R_SQUARE_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_ASF_RNR_R_SQUARE_LUT_ENTRY_2_R_SQUARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_R_SQUARE_LUT_ENTRY_2_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_PPS_CLC_ASF_RNR_R_SQUARE_LUT_ENTRY_2_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_SQUARE_CFG_0 0x8ae4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_SQUARE_CFG_0_R_SQUARE_SHIFT_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_ASF_RNR_SQUARE_CFG_0_R_SQUARE_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_SQUARE_CFG_0_UNUSED0_MASK 0xe0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_SQUARE_CFG_0_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_ASF_RNR_SQUARE_CFG_0_R_SQUARE_SCALE_MASK 0x7f00
#define IPE_IPE_0_PPS_CLC_ASF_RNR_SQUARE_CFG_0_R_SQUARE_SCALE_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_ASF_RNR_SQUARE_CFG_0_UNUSED1_MASK 0xffff8000
#define IPE_IPE_0_PPS_CLC_ASF_RNR_SQUARE_CFG_0_UNUSED1_SHIFT 0xf

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_SQUARE_CFG_1 0x8ae8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_SQUARE_CFG_1_INITIAL_R_SQUARE_MASK 0xfffffff
#define IPE_IPE_0_PPS_CLC_ASF_RNR_SQUARE_CFG_1_INITIAL_R_SQUARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_SQUARE_CFG_1_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_ASF_RNR_SQUARE_CFG_1_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_LUT_ENTRY_0 0x8aec  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_LUT_ENTRY_0_ACTIVITY_CF_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_LUT_ENTRY_0_ACTIVITY_CF_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_LUT_ENTRY_0_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_LUT_ENTRY_0_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_LUT_ENTRY_1 0x8af0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_LUT_ENTRY_1_ACTIVITY_CF_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_LUT_ENTRY_1_ACTIVITY_CF_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_LUT_ENTRY_1_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_LUT_ENTRY_1_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_LUT_ENTRY_2 0x8af4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_LUT_ENTRY_2_ACTIVITY_CF_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_LUT_ENTRY_2_ACTIVITY_CF_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_LUT_ENTRY_2_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_LUT_ENTRY_2_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_SLOPE_LUT_ENTRY_0 0x8af8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_SLOPE_LUT_ENTRY_0_ACTIVITY_SLOPE_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_SLOPE_LUT_ENTRY_0_ACTIVITY_SLOPE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_SLOPE_LUT_ENTRY_0_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_SLOPE_LUT_ENTRY_0_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_SLOPE_LUT_ENTRY_1 0x8afc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_SLOPE_LUT_ENTRY_1_ACTIVITY_SLOPE_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_SLOPE_LUT_ENTRY_1_ACTIVITY_SLOPE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_SLOPE_LUT_ENTRY_1_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_SLOPE_LUT_ENTRY_1_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_SLOPE_LUT_ENTRY_2 0x8b00  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_SLOPE_LUT_ENTRY_2_ACTIVITY_SLOPE_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_SLOPE_LUT_ENTRY_2_ACTIVITY_SLOPE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_SLOPE_LUT_ENTRY_2_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_SLOPE_LUT_ENTRY_2_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_SHIFT_LUT_ENTRY_0 0x8b04  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_SHIFT_LUT_ENTRY_0_ACTIVITY_CF_SHIFT_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_SHIFT_LUT_ENTRY_0_ACTIVITY_CF_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_SHIFT_LUT_ENTRY_0_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_SHIFT_LUT_ENTRY_0_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_SHIFT_LUT_ENTRY_1 0x8b08  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_SHIFT_LUT_ENTRY_1_ACTIVITY_CF_SHIFT_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_SHIFT_LUT_ENTRY_1_ACTIVITY_CF_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_SHIFT_LUT_ENTRY_1_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_SHIFT_LUT_ENTRY_1_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_SHIFT_LUT_ENTRY_2 0x8b0c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_SHIFT_LUT_ENTRY_2_ACTIVITY_CF_SHIFT_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_SHIFT_LUT_ENTRY_2_ACTIVITY_CF_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_SHIFT_LUT_ENTRY_2_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_SHIFT_LUT_ENTRY_2_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_LUT_ENTRY_0 0x8b10  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_LUT_ENTRY_0_GAIN_CF_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_LUT_ENTRY_0_GAIN_CF_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_LUT_ENTRY_0_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_LUT_ENTRY_0_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_LUT_ENTRY_1 0x8b14  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_LUT_ENTRY_1_GAIN_CF_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_LUT_ENTRY_1_GAIN_CF_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_LUT_ENTRY_1_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_LUT_ENTRY_1_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_LUT_ENTRY_2 0x8b18  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_LUT_ENTRY_2_GAIN_CF_MASK 0x7ff
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_LUT_ENTRY_2_GAIN_CF_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_LUT_ENTRY_2_UNUSED0_MASK 0xfffff800
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_LUT_ENTRY_2_UNUSED0_SHIFT 0xb

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_SLOPE_LUT_ENTRY_0 0x8b1c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_SLOPE_LUT_ENTRY_0_GAIN_SLOPE_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_SLOPE_LUT_ENTRY_0_GAIN_SLOPE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_SLOPE_LUT_ENTRY_0_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_SLOPE_LUT_ENTRY_0_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_SLOPE_LUT_ENTRY_1 0x8b20  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_SLOPE_LUT_ENTRY_1_GAIN_SLOPE_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_SLOPE_LUT_ENTRY_1_GAIN_SLOPE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_SLOPE_LUT_ENTRY_1_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_SLOPE_LUT_ENTRY_1_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_SLOPE_LUT_ENTRY_2 0x8b24  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_SLOPE_LUT_ENTRY_2_GAIN_SLOPE_MASK 0xfff
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_SLOPE_LUT_ENTRY_2_GAIN_SLOPE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_SLOPE_LUT_ENTRY_2_UNUSED0_MASK 0xfffff000
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_SLOPE_LUT_ENTRY_2_UNUSED0_SHIFT 0xc

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_SHIFT_LUT_ENTRY_0 0x8b28  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_SHIFT_LUT_ENTRY_0_GAIN_CF_SHIFT_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_SHIFT_LUT_ENTRY_0_GAIN_CF_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_SHIFT_LUT_ENTRY_0_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_SHIFT_LUT_ENTRY_0_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_SHIFT_LUT_ENTRY_1 0x8b2c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_SHIFT_LUT_ENTRY_1_GAIN_CF_SHIFT_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_SHIFT_LUT_ENTRY_1_GAIN_CF_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_SHIFT_LUT_ENTRY_1_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_SHIFT_LUT_ENTRY_1_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_SHIFT_LUT_ENTRY_2 0x8b30  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_SHIFT_LUT_ENTRY_2_GAIN_CF_SHIFT_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_SHIFT_LUT_ENTRY_2_GAIN_CF_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_SHIFT_LUT_ENTRY_2_UNUSED0_MASK 0xffffffe0
#define IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_SHIFT_LUT_ENTRY_2_UNUSED0_SHIFT 0x5

#define regIPE_IPE_0_PPS_CLC_ASF_THRESHOLD_CFG_0 0x8b34  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_THRESHOLD_CFG_0_FLAT_TH_MASK 0x1fff
#define IPE_IPE_0_PPS_CLC_ASF_THRESHOLD_CFG_0_FLAT_TH_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_THRESHOLD_CFG_0_UNUSED0_MASK 0xe000
#define IPE_IPE_0_PPS_CLC_ASF_THRESHOLD_CFG_0_UNUSED0_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_ASF_THRESHOLD_CFG_0_TEXTURE_TH_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_ASF_THRESHOLD_CFG_0_TEXTURE_TH_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_THRESHOLD_CFG_0_UNUSED1_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_ASF_THRESHOLD_CFG_0_UNUSED1_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_ASF_THRESHOLD_CFG_1 0x8b38  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_THRESHOLD_CFG_1_SIMILARITY_TH_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_ASF_THRESHOLD_CFG_1_SIMILARITY_TH_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_THRESHOLD_CFG_1_UNUSED0_MASK 0x30000
#define IPE_IPE_0_PPS_CLC_ASF_THRESHOLD_CFG_1_UNUSED0_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_THRESHOLD_CFG_1_SMOOTH_STRENGTH_MASK 0xffc0000
#define IPE_IPE_0_PPS_CLC_ASF_THRESHOLD_CFG_1_SMOOTH_STRENGTH_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_ASF_THRESHOLD_CFG_1_UNUSED1_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_ASF_THRESHOLD_CFG_1_UNUSED1_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_0 0x8b3c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_0_H_MAX_MASK 0xff
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_0_H_MAX_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_0_UNUSED0_MASK 0x100
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_0_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_0_H_MIN_MASK 0x7fe00
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_0_H_MIN_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_0_UNUSED1_MASK 0x80000
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_0_UNUSED1_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_0_Y_MIN_MASK 0xff00000
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_0_Y_MIN_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_0_UNUSED2_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_0_UNUSED2_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_1 0x8b40  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_1_Y_MAX_MASK 0xff
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_1_Y_MAX_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_1_UNUSED0_MASK 0x100
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_1_UNUSED0_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_1_Q_SKIN_MASK 0x1fe00
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_1_Q_SKIN_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_1_UNUSED1_MASK 0x20000
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_1_UNUSED1_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_1_Q_NON_SKIN_MASK 0x3fc0000
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_1_Q_NON_SKIN_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_1_UNUSED2_MASK 0x4000000
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_1_UNUSED2_SHIFT 0x1a
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_1_BOUNDARY_PROB_MASK 0x78000000
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_1_BOUNDARY_PROB_SHIFT 0x1b
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_1_UNUSED3_MASK 0x80000000
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_1_UNUSED3_SHIFT 0x1f

#define regIPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_2 0x8b44  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_2_SMAX_PARA_MASK 0xff
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_2_SMAX_PARA_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_2_SMIN_PARA_MASK 0xff00
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_2_SMIN_PARA_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_2_SHY_MAX_MASK 0xff0000
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_2_SHY_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_2_SHY_MIN_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_2_SHY_MIN_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_ASF_FACE_CFG 0x8b48  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_FACE_CFG_FACE_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_ASF_FACE_CFG_FACE_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_FACE_CFG_UNUSED0_MASK 0xe
#define IPE_IPE_0_PPS_CLC_ASF_FACE_CFG_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_ASF_FACE_CFG_FACE_NUM_MASK 0x70
#define IPE_IPE_0_PPS_CLC_ASF_FACE_CFG_FACE_NUM_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_ASF_FACE_CFG_UNUSED1_MASK 0xffffff80
#define IPE_IPE_0_PPS_CLC_ASF_FACE_CFG_UNUSED1_SHIFT 0x7

#define regIPE_IPE_0_PPS_CLC_ASF_FACE_OFFSET_CFG 0x8b4c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_FACE_OFFSET_CFG_FACE_HORIZONTAL_OFFSET_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_ASF_FACE_OFFSET_CFG_FACE_HORIZONTAL_OFFSET_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_FACE_OFFSET_CFG_FACE_VERTICAL_OFFSET_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_OFFSET_CFG_FACE_VERTICAL_OFFSET_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_ASF_FACE_1_CENTER_CFG 0x8b50  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_FACE_1_CENTER_CFG_FACE_CENTER_HORIZONTAL_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_ASF_FACE_1_CENTER_CFG_FACE_CENTER_HORIZONTAL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_FACE_1_CENTER_CFG_FACE_CENTER_VERTICAL_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_1_CENTER_CFG_FACE_CENTER_VERTICAL_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_ASF_FACE_1_RADIUS_CFG 0x8b54  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_FACE_1_RADIUS_CFG_FACE_RADIUS_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_ASF_FACE_1_RADIUS_CFG_FACE_RADIUS_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_FACE_1_RADIUS_CFG_UNUSED0_MASK 0x30
#define IPE_IPE_0_PPS_CLC_ASF_FACE_1_RADIUS_CFG_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_ASF_FACE_1_RADIUS_CFG_FACE_RADIUS_BOUNDARY_MASK 0x3fc0
#define IPE_IPE_0_PPS_CLC_ASF_FACE_1_RADIUS_CFG_FACE_RADIUS_BOUNDARY_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_ASF_FACE_1_RADIUS_CFG_UNUSED1_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_1_RADIUS_CFG_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_ASF_FACE_1_RADIUS_CFG_FACE_SLOPE_SHIFT_MASK 0x70000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_1_RADIUS_CFG_FACE_SLOPE_SHIFT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_FACE_1_RADIUS_CFG_UNUSED2_MASK 0x380000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_1_RADIUS_CFG_UNUSED2_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_ASF_FACE_1_RADIUS_CFG_FACE_RADIUS_SLOPE_MASK 0x3fc00000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_1_RADIUS_CFG_FACE_RADIUS_SLOPE_SHIFT 0x16
#define IPE_IPE_0_PPS_CLC_ASF_FACE_1_RADIUS_CFG_UNUSED3_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_1_RADIUS_CFG_UNUSED3_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_ASF_FACE_2_CENTER_CFG 0x8b58  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_FACE_2_CENTER_CFG_FACE_CENTER_HORIZONTAL_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_ASF_FACE_2_CENTER_CFG_FACE_CENTER_HORIZONTAL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_FACE_2_CENTER_CFG_FACE_CENTER_VERTICAL_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_2_CENTER_CFG_FACE_CENTER_VERTICAL_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_ASF_FACE_2_RADIUS_CFG 0x8b5c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_FACE_2_RADIUS_CFG_FACE_RADIUS_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_ASF_FACE_2_RADIUS_CFG_FACE_RADIUS_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_FACE_2_RADIUS_CFG_UNUSED0_MASK 0x30
#define IPE_IPE_0_PPS_CLC_ASF_FACE_2_RADIUS_CFG_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_ASF_FACE_2_RADIUS_CFG_FACE_RADIUS_BOUNDARY_MASK 0x3fc0
#define IPE_IPE_0_PPS_CLC_ASF_FACE_2_RADIUS_CFG_FACE_RADIUS_BOUNDARY_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_ASF_FACE_2_RADIUS_CFG_UNUSED1_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_2_RADIUS_CFG_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_ASF_FACE_2_RADIUS_CFG_FACE_SLOPE_SHIFT_MASK 0x70000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_2_RADIUS_CFG_FACE_SLOPE_SHIFT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_FACE_2_RADIUS_CFG_UNUSED2_MASK 0x380000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_2_RADIUS_CFG_UNUSED2_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_ASF_FACE_2_RADIUS_CFG_FACE_RADIUS_SLOPE_MASK 0x3fc00000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_2_RADIUS_CFG_FACE_RADIUS_SLOPE_SHIFT 0x16
#define IPE_IPE_0_PPS_CLC_ASF_FACE_2_RADIUS_CFG_UNUSED3_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_2_RADIUS_CFG_UNUSED3_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_ASF_FACE_3_CENTER_CFG 0x8b60  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_FACE_3_CENTER_CFG_FACE_CENTER_HORIZONTAL_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_ASF_FACE_3_CENTER_CFG_FACE_CENTER_HORIZONTAL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_FACE_3_CENTER_CFG_FACE_CENTER_VERTICAL_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_3_CENTER_CFG_FACE_CENTER_VERTICAL_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_ASF_FACE_3_RADIUS_CFG 0x8b64  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_FACE_3_RADIUS_CFG_FACE_RADIUS_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_ASF_FACE_3_RADIUS_CFG_FACE_RADIUS_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_FACE_3_RADIUS_CFG_UNUSED0_MASK 0x30
#define IPE_IPE_0_PPS_CLC_ASF_FACE_3_RADIUS_CFG_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_ASF_FACE_3_RADIUS_CFG_FACE_RADIUS_BOUNDARY_MASK 0x3fc0
#define IPE_IPE_0_PPS_CLC_ASF_FACE_3_RADIUS_CFG_FACE_RADIUS_BOUNDARY_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_ASF_FACE_3_RADIUS_CFG_UNUSED1_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_3_RADIUS_CFG_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_ASF_FACE_3_RADIUS_CFG_FACE_SLOPE_SHIFT_MASK 0x70000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_3_RADIUS_CFG_FACE_SLOPE_SHIFT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_FACE_3_RADIUS_CFG_UNUSED2_MASK 0x380000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_3_RADIUS_CFG_UNUSED2_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_ASF_FACE_3_RADIUS_CFG_FACE_RADIUS_SLOPE_MASK 0x3fc00000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_3_RADIUS_CFG_FACE_RADIUS_SLOPE_SHIFT 0x16
#define IPE_IPE_0_PPS_CLC_ASF_FACE_3_RADIUS_CFG_UNUSED3_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_3_RADIUS_CFG_UNUSED3_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_ASF_FACE_4_CENTER_CFG 0x8b68  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_FACE_4_CENTER_CFG_FACE_CENTER_HORIZONTAL_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_ASF_FACE_4_CENTER_CFG_FACE_CENTER_HORIZONTAL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_FACE_4_CENTER_CFG_FACE_CENTER_VERTICAL_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_4_CENTER_CFG_FACE_CENTER_VERTICAL_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_ASF_FACE_4_RADIUS_CFG 0x8b6c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_FACE_4_RADIUS_CFG_FACE_RADIUS_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_ASF_FACE_4_RADIUS_CFG_FACE_RADIUS_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_FACE_4_RADIUS_CFG_UNUSED0_MASK 0x30
#define IPE_IPE_0_PPS_CLC_ASF_FACE_4_RADIUS_CFG_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_ASF_FACE_4_RADIUS_CFG_FACE_RADIUS_BOUNDARY_MASK 0x3fc0
#define IPE_IPE_0_PPS_CLC_ASF_FACE_4_RADIUS_CFG_FACE_RADIUS_BOUNDARY_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_ASF_FACE_4_RADIUS_CFG_UNUSED1_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_4_RADIUS_CFG_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_ASF_FACE_4_RADIUS_CFG_FACE_SLOPE_SHIFT_MASK 0x70000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_4_RADIUS_CFG_FACE_SLOPE_SHIFT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_FACE_4_RADIUS_CFG_UNUSED2_MASK 0x380000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_4_RADIUS_CFG_UNUSED2_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_ASF_FACE_4_RADIUS_CFG_FACE_RADIUS_SLOPE_MASK 0x3fc00000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_4_RADIUS_CFG_FACE_RADIUS_SLOPE_SHIFT 0x16
#define IPE_IPE_0_PPS_CLC_ASF_FACE_4_RADIUS_CFG_UNUSED3_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_4_RADIUS_CFG_UNUSED3_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_ASF_FACE_5_CENTER_CFG 0x8b70  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_FACE_5_CENTER_CFG_FACE_CENTER_HORIZONTAL_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_ASF_FACE_5_CENTER_CFG_FACE_CENTER_HORIZONTAL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_FACE_5_CENTER_CFG_FACE_CENTER_VERTICAL_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_5_CENTER_CFG_FACE_CENTER_VERTICAL_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_ASF_FACE_5_RADIUS_CFG 0x8b74  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_FACE_5_RADIUS_CFG_FACE_RADIUS_SHIFT_MASK 0xf
#define IPE_IPE_0_PPS_CLC_ASF_FACE_5_RADIUS_CFG_FACE_RADIUS_SHIFT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_FACE_5_RADIUS_CFG_UNUSED0_MASK 0x30
#define IPE_IPE_0_PPS_CLC_ASF_FACE_5_RADIUS_CFG_UNUSED0_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_ASF_FACE_5_RADIUS_CFG_FACE_RADIUS_BOUNDARY_MASK 0x3fc0
#define IPE_IPE_0_PPS_CLC_ASF_FACE_5_RADIUS_CFG_FACE_RADIUS_BOUNDARY_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_ASF_FACE_5_RADIUS_CFG_UNUSED1_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_5_RADIUS_CFG_UNUSED1_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_ASF_FACE_5_RADIUS_CFG_FACE_SLOPE_SHIFT_MASK 0x70000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_5_RADIUS_CFG_FACE_SLOPE_SHIFT_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_ASF_FACE_5_RADIUS_CFG_UNUSED2_MASK 0x380000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_5_RADIUS_CFG_UNUSED2_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_ASF_FACE_5_RADIUS_CFG_FACE_RADIUS_SLOPE_MASK 0x3fc00000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_5_RADIUS_CFG_FACE_RADIUS_SLOPE_SHIFT 0x16
#define IPE_IPE_0_PPS_CLC_ASF_FACE_5_RADIUS_CFG_UNUSED3_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_ASF_FACE_5_RADIUS_CFG_UNUSED3_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_ASF_TEST_BUS_CTRL 0x8bf8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_ASF_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_PPS_CLC_ASF_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_ASF_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IPE_IPE_0_PPS_CLC_ASF_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_ASF_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IPE_IPE_0_PPS_CLC_ASF_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIPE_IPE_0_PPS_CLC_ASF_SPARE 0x8bfc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_ASF_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_ASF_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_ASF_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_ASF_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_HW_VERSION 0x8c00  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_HW_STATUS 0x8c04  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG 0x8c60  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG_CROP_EN_MASK 0x200
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CROP_LINE_CFG 0x8c68  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CROP_PIXEL_CFG 0x8c6c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH0_CLAMP_CFG 0x8c70  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH0_ROUNDING_CFG 0x8c74  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH1_CLAMP_CFG 0x8c78  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH1_ROUNDING_CFG 0x8c7c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH2_CLAMP_CFG 0x8c80  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH2_ROUNDING_CFG 0x8c84  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_TEST_BUS_CTRL 0x8c88  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_SPARE 0x8dfc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_UPSCALE_HW_VERSION 0x8e00  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_UPSCALE_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_UPSCALE_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_UPSCALE_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_UPSCALE_HW_STATUS 0x8e04  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_UPSCALE_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_UPSCALE_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_CFG 0x8e08  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_CFG_ADDR_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_CFG_ADDR_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_CFG_UNUSED0_MASK 0xffe00
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_CFG_UNUSED0_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_CFG_UNUSED1_MASK 0xff800000
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_CFG 0x8e0c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_CFG_LUT_SEL_MASK 0x7
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_CFG_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_CFG_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA 0x8e10  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_1 0x8e14  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_1_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_1_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_2 0x8e18  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_2_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_2_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_3 0x8e1c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_3_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_3_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_4 0x8e20  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_4_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_4_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_5 0x8e24  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_5_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_5_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_6 0x8e28  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_6_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_6_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_7 0x8e2c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_7_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_7_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_8 0x8e30  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_8_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_8_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_9 0x8e34  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_9_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_9_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_10 0x8e38  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_10_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_10_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_11 0x8e3c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_11_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_11_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_12 0x8e40  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_12_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_12_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_13 0x8e44  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_13_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_13_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_14 0x8e48  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_14_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_14_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_15 0x8e4c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_15_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_15_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_CMD 0x8e50  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_STATUS 0x8e54  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_BANK_CFG 0x8e58  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_UPSCALE_MODULE_LUT_BANK_CFG 0x8e5c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IPE_IPE_0_PPS_CLC_UPSCALE_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_UPSCALE_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_UPSCALE_MODULE_CFG 0x8e60  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_UPSCALE_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_MODULE_CFG_STRIPE_AUTO_CROP_DIS_MASK 0x2
#define IPE_IPE_0_PPS_CLC_UPSCALE_MODULE_CFG_STRIPE_AUTO_CROP_DIS_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_UPSCALE_MODULE_CFG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_PPS_CLC_UPSCALE_MODULE_CFG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE 0x8e68  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_DIR_EN_MASK 0x2
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_DIR_EN_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_DE_EN_MASK 0x4
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_DE_EN_SHIFT 0x2
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_UNUSED0_MASK 0x8
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_Y_CFG_MASK 0x30
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_Y_CFG_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_UV_CFG_MASK 0xc0
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_UV_CFG_SHIFT 0x6
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_UNUSED1_MASK 0x300
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_UNUSED1_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_BIT_WIDTH_MASK 0x400
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_BIT_WIDTH_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_BLEND_CFG_MASK 0x800
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_BLEND_CFG_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_WEIGHT_GAIN_MASK 0xf000
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_WEIGHT_GAIN_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_RGN_SEL_MASK 0x10000
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_RGN_SEL_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_UNUSED2_MASK 0xfffe0000
#define IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE_UNUSED2_SHIFT 0x11

#define regIPE_IPE_0_PPS_CLC_UPSCALE_PRELOAD 0x8e70  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_PRELOAD_Y_PRELOAD_H_MASK 0x7f
#define IPE_IPE_0_PPS_CLC_UPSCALE_PRELOAD_Y_PRELOAD_H_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_PRELOAD_Y_PRELOAD_V_MASK 0x3f80
#define IPE_IPE_0_PPS_CLC_UPSCALE_PRELOAD_Y_PRELOAD_V_SHIFT 0x7
#define IPE_IPE_0_PPS_CLC_UPSCALE_PRELOAD_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_UPSCALE_PRELOAD_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_UPSCALE_PRELOAD_UV_PRELOAD_H_MASK 0x7f0000
#define IPE_IPE_0_PPS_CLC_UPSCALE_PRELOAD_UV_PRELOAD_H_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_UPSCALE_PRELOAD_UV_PRELOAD_V_MASK 0x3f800000
#define IPE_IPE_0_PPS_CLC_UPSCALE_PRELOAD_UV_PRELOAD_V_SHIFT 0x17
#define IPE_IPE_0_PPS_CLC_UPSCALE_PRELOAD_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_UPSCALE_PRELOAD_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_Y_H 0x8e74  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_Y_H_Y_STEP_H_MASK 0xffffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_Y_H_Y_STEP_H_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_Y_H_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_Y_H_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_Y_V 0x8e78  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_Y_V_Y_STEP_V_MASK 0xffffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_Y_V_Y_STEP_V_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_Y_V_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_Y_V_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_UV_H 0x8e7c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_UV_H_UV_STEP_H_MASK 0xffffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_UV_H_UV_STEP_H_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_UV_H_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_UV_H_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_UV_V 0x8e80  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_UV_V_UV_STEP_V_MASK 0xffffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_UV_V_UV_STEP_V_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_UV_V_UNUSED0_MASK 0xff000000
#define IPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_UV_V_UNUSED0_SHIFT 0x18

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DE_SHARPEN 0x8e84  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHARPEN_SHARPEN_LEVEL1_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHARPEN_SHARPEN_LEVEL1_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHARPEN_SHARPEN_LEVEL2_MASK 0x3fe00
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHARPEN_SHARPEN_LEVEL2_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHARPEN_UNUSED0_MASK 0xfffc0000
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHARPEN_UNUSED0_SHIFT 0x12

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DE_SHARPEN_CTL 0x8e88  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHARPEN_CTL_DE_PREC_MASK 0x7
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHARPEN_CTL_DE_PREC_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHARPEN_CTL_UNUSED0_MASK 0x78
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHARPEN_CTL_UNUSED0_SHIFT 0x3
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHARPEN_CTL_DE_CLIP_MASK 0x380
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHARPEN_CTL_DE_CLIP_SHIFT 0x7
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHARPEN_CTL_UNUSED1_MASK 0xfffffc00
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHARPEN_CTL_UNUSED1_SHIFT 0xa

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DE_SHAPE_CTL 0x8e8c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHAPE_CTL_THR_QUIET_MASK 0xff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHAPE_CTL_THR_QUIET_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHAPE_CTL_THR_DIEOUT_MASK 0x3ff00
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHAPE_CTL_THR_DIEOUT_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHAPE_CTL_UNUSED0_MASK 0xfffc0000
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHAPE_CTL_UNUSED0_SHIFT 0x12

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DE_THRESHOLD 0x8e90  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_THRESHOLD_THR_LOW_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_THRESHOLD_THR_LOW_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_THRESHOLD_THR_HIGH_MASK 0xffc00
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_THRESHOLD_THR_HIGH_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_THRESHOLD_UNUSED0_MASK 0xfff00000
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_THRESHOLD_UNUSED0_SHIFT 0x14

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_0 0x8e94  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_0_ADJUST_A0_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_0_ADJUST_A0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_0_ADJUST_A1_MASK 0xffc00
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_0_ADJUST_A1_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_0_ADJUST_A2_MASK 0x3ff00000
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_0_ADJUST_A2_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_0_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_0_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_1 0x8e9c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_1_ADJUST_B0_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_1_ADJUST_B0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_1_ADJUST_B1_MASK 0xffc00
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_1_ADJUST_B1_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_1_ADJUST_B2_MASK 0x3ff00000
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_1_ADJUST_B2_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_1_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_1_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_2 0x8ea0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_2_ADJUST_C0_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_2_ADJUST_C0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_2_ADJUST_C1_MASK 0xffc00
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_2_ADJUST_C1_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_2_ADJUST_C2_MASK 0x3ff00000
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_2_ADJUST_C2_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_2_UNUSED0_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_2_UNUSED0_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_UPSCALE_SRC_SIZE 0x8ea4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_SRC_SIZE_SRC_WIDTH_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_SRC_SIZE_SRC_WIDTH_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_SRC_SIZE_SRC_HEIGHT_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_UPSCALE_SRC_SIZE_SRC_HEIGHT_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_UPSCALE_DST_SIZE 0x8ea8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_DST_SIZE_DST_WIDTH_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_DST_SIZE_DST_WIDTH_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_DST_SIZE_DST_HEIGHT_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_UPSCALE_DST_SIZE_DST_HEIGHT_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_UPSCALE_Y_PHASE_INIT_H 0x8eac  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_Y_PHASE_INIT_H_Y_PHASE_INIT_H_MASK 0x1fffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_Y_PHASE_INIT_H_Y_PHASE_INIT_H_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_Y_PHASE_INIT_H_UNUSED0_MASK 0xffe00000
#define IPE_IPE_0_PPS_CLC_UPSCALE_Y_PHASE_INIT_H_UNUSED0_SHIFT 0x15

#define regIPE_IPE_0_PPS_CLC_UPSCALE_Y_PHASE_INIT_V 0x8eb0  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_Y_PHASE_INIT_V_Y_PHASE_INIT_V_MASK 0x1fffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_Y_PHASE_INIT_V_Y_PHASE_INIT_V_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_Y_PHASE_INIT_V_UNUSED0_MASK 0xffe00000
#define IPE_IPE_0_PPS_CLC_UPSCALE_Y_PHASE_INIT_V_UNUSED0_SHIFT 0x15

#define regIPE_IPE_0_PPS_CLC_UPSCALE_UV_PHASE_INIT_H 0x8eb4  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_UV_PHASE_INIT_H_UV_PHASE_INIT_H_MASK 0x1fffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_UV_PHASE_INIT_H_UV_PHASE_INIT_H_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_UV_PHASE_INIT_H_UNUSED0_MASK 0xffe00000
#define IPE_IPE_0_PPS_CLC_UPSCALE_UV_PHASE_INIT_H_UNUSED0_SHIFT 0x15

#define regIPE_IPE_0_PPS_CLC_UPSCALE_UV_PHASE_INIT_V 0x8eb8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_UV_PHASE_INIT_V_UV_PHASE_INIT_V_MASK 0x1fffff
#define IPE_IPE_0_PPS_CLC_UPSCALE_UV_PHASE_INIT_V_UV_PHASE_INIT_V_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_UV_PHASE_INIT_V_UNUSED0_MASK 0xffe00000
#define IPE_IPE_0_PPS_CLC_UPSCALE_UV_PHASE_INIT_V_UNUSED0_SHIFT 0x15

#define regIPE_IPE_0_PPS_CLC_UPSCALE_TEST_BUS_CTRL 0x8ff8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_UPSCALE_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_PPS_CLC_UPSCALE_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_UPSCALE_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0x1f0
#define IPE_IPE_0_PPS_CLC_UPSCALE_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_UPSCALE_TEST_BUS_CTRL_UNUSED1_MASK 0xfffffe00
#define IPE_IPE_0_PPS_CLC_UPSCALE_TEST_BUS_CTRL_UNUSED1_SHIFT 0x9

#define regIPE_IPE_0_PPS_CLC_UPSCALE_SPARE 0x8ffc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_UPSCALE_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_UPSCALE_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_UPSCALE_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_UPSCALE_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_GRA_HW_VERSION 0x9000  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_GRA_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GRA_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_GRA_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_GRA_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_GRA_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_GRA_HW_STATUS 0x9004  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_GRA_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GRA_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_GRA_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_CFG 0x9008  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_CFG_ADDR_MASK 0x1f
#define IPE_IPE_0_PPS_CLC_GRA_DMI_CFG_ADDR_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GRA_DMI_CFG_UNUSED0_MASK 0xfffe0
#define IPE_IPE_0_PPS_CLC_GRA_DMI_CFG_UNUSED0_SHIFT 0x5
#define IPE_IPE_0_PPS_CLC_GRA_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IPE_IPE_0_PPS_CLC_GRA_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_GRA_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IPE_IPE_0_PPS_CLC_GRA_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_GRA_DMI_CFG_UNUSED1_MASK 0xff800000
#define IPE_IPE_0_PPS_CLC_GRA_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_LUT_CFG 0x900c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_LUT_CFG_LUT_SEL_MASK 0x3
#define IPE_IPE_0_PPS_CLC_GRA_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GRA_DMI_LUT_CFG_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_PPS_CLC_GRA_DMI_LUT_CFG_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_DATA 0x9010  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_DATA_1 0x9014  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_1_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_1_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_DATA_2 0x9018  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_2_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_2_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_DATA_3 0x901c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_3_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_3_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_DATA_4 0x9020  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_4_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_4_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_DATA_5 0x9024  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_5_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_5_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_DATA_6 0x9028  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_6_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_6_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_DATA_7 0x902c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_7_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_7_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_DATA_8 0x9030  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_8_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_8_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_DATA_9 0x9034  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_9_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_9_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_DATA_10 0x9038  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_10_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_10_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_DATA_11 0x903c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_11_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_11_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_DATA_12 0x9040  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_12_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_12_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_DATA_13 0x9044  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_13_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_13_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_DATA_14 0x9048  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_14_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_14_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_DATA_15 0x904c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_15_DATA_MASK 0xffffffff
#define IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_15_DATA_SHIFT 0x0

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_CMD 0x9050  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IPE_IPE_0_PPS_CLC_GRA_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GRA_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IPE_IPE_0_PPS_CLC_GRA_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_GRA_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IPE_IPE_0_PPS_CLC_GRA_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_STATUS 0x9054  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_GRA_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GRA_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_GRA_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_GRA_DMI_LUT_BANK_CFG 0x9058  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IPE_IPE_0_PPS_CLC_GRA_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GRA_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_GRA_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_GRA_MODULE_LUT_BANK_CFG 0x905c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IPE_IPE_0_PPS_CLC_GRA_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GRA_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_GRA_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_GRA_MODULE_CFG 0x9060  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_GRA_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GRA_MODULE_CFG_UNUSED0_MASK 0xfe
#define IPE_IPE_0_PPS_CLC_GRA_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_GRA_MODULE_CFG_EN_DITHER_Y_MASK 0x100
#define IPE_IPE_0_PPS_CLC_GRA_MODULE_CFG_EN_DITHER_Y_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_GRA_MODULE_CFG_EN_DITHER_C_MASK 0x200
#define IPE_IPE_0_PPS_CLC_GRA_MODULE_CFG_EN_DITHER_C_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_GRA_MODULE_CFG_R_DITHER_VALUE_MASK 0x1c00
#define IPE_IPE_0_PPS_CLC_GRA_MODULE_CFG_R_DITHER_VALUE_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_GRA_MODULE_CFG_UNUSED1_MASK 0xffffe000
#define IPE_IPE_0_PPS_CLC_GRA_MODULE_CFG_UNUSED1_SHIFT 0xd

#define regIPE_IPE_0_PPS_CLC_GRA_GRAIN_STRENGTH_CFG 0x9068  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_GRAIN_STRENGTH_CFG_GRAIN_STRENGTH_MASK 0x7
#define IPE_IPE_0_PPS_CLC_GRA_GRAIN_STRENGTH_CFG_GRAIN_STRENGTH_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GRA_GRAIN_STRENGTH_CFG_UNUSED0_MASK 0xfffffff8
#define IPE_IPE_0_PPS_CLC_GRA_GRAIN_STRENGTH_CFG_UNUSED0_SHIFT 0x3

#define regIPE_IPE_0_PPS_CLC_GRA_GRAIN_SEED_CFG 0x906c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_GRAIN_SEED_CFG_GRAIN_SEED_MASK 0xfffffff
#define IPE_IPE_0_PPS_CLC_GRA_GRAIN_SEED_CFG_GRAIN_SEED_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GRA_GRAIN_SEED_CFG_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_GRA_GRAIN_SEED_CFG_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_GRA_MCG_A_CFG 0x9070  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_MCG_A_CFG_MCG_A_MASK 0xfffffff
#define IPE_IPE_0_PPS_CLC_GRA_MCG_A_CFG_MCG_A_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GRA_MCG_A_CFG_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_GRA_MCG_A_CFG_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_GRA_SKIP_AHEAD_A_JUMP_CFG 0x9074  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_SKIP_AHEAD_A_JUMP_CFG_SKIP_AHEAD_A_JUMP_MASK 0xfffffff
#define IPE_IPE_0_PPS_CLC_GRA_SKIP_AHEAD_A_JUMP_CFG_SKIP_AHEAD_A_JUMP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GRA_SKIP_AHEAD_A_JUMP_CFG_UNUSED0_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_GRA_SKIP_AHEAD_A_JUMP_CFG_UNUSED0_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_GRA_TEST_BUS_CTRL 0x91f8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_TEST_BUS_CTRL_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_GRA_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GRA_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xe
#define IPE_IPE_0_PPS_CLC_GRA_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_GRA_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffff0
#define IPE_IPE_0_PPS_CLC_GRA_TEST_BUS_CTRL_UNUSED0_SHIFT 0x4

#define regIPE_IPE_0_PPS_CLC_GRA_SPARE 0x91fc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_GRA_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_GRA_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_GRA_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_GRA_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_HW_VERSION 0x9200  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_HW_STATUS 0x9204  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_MODULE_CFG 0x9260  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_MODULE_CFG_UNUSED0_MASK 0xfe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_MODULE_CFG_CROP_EN_MASK 0x100
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_MODULE_CFG_CROP_EN_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_MODULE_CFG_UNUSED1_MASK 0xfffffe00
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_MODULE_CFG_UNUSED1_SHIFT 0x9

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG 0x9264  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_UNUSED0_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_UNUSED0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_HORIZONTAL_SCALE_EN_MASK 0x200
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_HORIZONTAL_SCALE_EN_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_VERTICAL_SCALE_EN_MASK 0x400
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_VERTICAL_SCALE_EN_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_UNUSED1_MASK 0x800
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_UNUSED1_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_HORIZONTAL_ROUNDING_MASK 0x3000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_HORIZONTAL_ROUNDING_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_UNUSED2_MASK 0x4000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_UNUSED2_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_VERTICAL_ROUNDING_MASK 0x18000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_VERTICAL_ROUNDING_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_UNUSED3_MASK 0x20000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_UNUSED3_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_HORIZONTAL_TERMINATION_EN_MASK 0x40000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_HORIZONTAL_TERMINATION_EN_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_VERTICAL_TERMINATION_EN_MASK 0x80000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_VERTICAL_TERMINATION_EN_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_UNUSED4_MASK 0x100000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_UNUSED4_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_PIXEL_MASK 0x200000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_PIXEL_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_LINE_MASK 0x400000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_LINE_SHIFT 0x16
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_UNUSED5_MASK 0xff800000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG_UNUSED5_SHIFT 0x17

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG 0x9268  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_HEIGHT_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_HEIGHT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_WIDTH_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_WIDTH_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_H_CFG 0x926c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_H_CFG_PHASE_STEP_H_MASK 0x1fffffff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_H_CFG_PHASE_STEP_H_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_H_CFG_UNUSED0_MASK 0x20000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_H_CFG_UNUSED0_SHIFT 0x1d
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_H_CFG_H_INTERP_RESO_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_H_CFG_H_INTERP_RESO_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_H_PHASE_CFG 0x9270  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_H_PHASE_CFG_PHASE_INIT_H_MASK 0x1fffffff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_H_PHASE_CFG_PHASE_INIT_H_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_H_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_H_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_V_CFG 0x9274  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_V_CFG_PHASE_STEP_V_MASK 0x1fffffff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_V_CFG_PHASE_STEP_V_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_V_CFG_UNUSED0_MASK 0x20000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_V_CFG_UNUSED0_SHIFT 0x1d
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_V_CFG_V_INTERP_RESO_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_V_CFG_V_INTERP_RESO_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_V_PHASE_CFG 0x9278  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_V_PHASE_CFG_PHASE_INIT_V_MASK 0x1fffffff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_V_PHASE_CFG_PHASE_INIT_V_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_V_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_V_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CROP_LINE_CFG 0x927c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CROP_PIXEL_CFG 0x9280  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_TEST_BUS_CTRL 0x93f8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0x10
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_TEST_BUS_CTRL_UNUSED1_MASK 0xffffffe0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_TEST_BUS_CTRL_UNUSED1_SHIFT 0x5

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_SPARE 0x93fc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_HW_VERSION 0x9400  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_HW_STATUS 0x9404  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_MODULE_CFG 0x9460  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_MODULE_CFG_UNUSED0_MASK 0xfe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_MODULE_CFG_CROP_EN_MASK 0x100
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_MODULE_CFG_CROP_EN_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_MODULE_CFG_UNUSED1_MASK 0xfffffe00
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_MODULE_CFG_UNUSED1_SHIFT 0x9

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG 0x9464  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_UNUSED0_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_UNUSED0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_HORIZONTAL_SCALE_EN_MASK 0x200
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_HORIZONTAL_SCALE_EN_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_VERTICAL_SCALE_EN_MASK 0x400
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_VERTICAL_SCALE_EN_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_UNUSED1_MASK 0x800
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_UNUSED1_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_HORIZONTAL_ROUNDING_MASK 0x3000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_HORIZONTAL_ROUNDING_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_UNUSED2_MASK 0x4000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_UNUSED2_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_VERTICAL_ROUNDING_MASK 0x18000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_VERTICAL_ROUNDING_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_UNUSED3_MASK 0x20000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_UNUSED3_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_HORIZONTAL_TERMINATION_EN_MASK 0x40000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_HORIZONTAL_TERMINATION_EN_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_VERTICAL_TERMINATION_EN_MASK 0x80000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_VERTICAL_TERMINATION_EN_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_UNUSED4_MASK 0xfff00000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG_UNUSED4_SHIFT 0x14

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_IMAGE_SIZE_CFG 0x9468  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_INPUT_HEIGHT_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_INPUT_HEIGHT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_INPUT_WIDTH_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_INPUT_WIDTH_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_H_CFG 0x946c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_H_CFG_PHASE_STEP_H_MASK 0x1fffffff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_H_CFG_PHASE_STEP_H_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_H_CFG_UNUSED0_MASK 0x20000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_H_CFG_UNUSED0_SHIFT 0x1d
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_H_CFG_H_INTERP_RESO_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_H_CFG_H_INTERP_RESO_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_H_PHASE_CFG 0x9470  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_H_PHASE_CFG_PHASE_INIT_H_MASK 0x1fffffff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_H_PHASE_CFG_PHASE_INIT_H_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_H_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_H_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_V_CFG 0x9474  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_V_CFG_PHASE_STEP_V_MASK 0x1fffffff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_V_CFG_PHASE_STEP_V_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_V_CFG_UNUSED0_MASK 0x20000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_V_CFG_UNUSED0_SHIFT 0x1d
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_V_CFG_V_INTERP_RESO_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_V_CFG_V_INTERP_RESO_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_V_PHASE_CFG 0x9478  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_V_PHASE_CFG_PHASE_INIT_V_MASK 0x1fffffff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_V_PHASE_CFG_PHASE_INIT_V_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_V_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_V_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CROP_LINE_CFG 0x947c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CROP_PIXEL_CFG 0x9480  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_TEST_BUS_CTRL 0x95f8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0x10
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_TEST_BUS_CTRL_UNUSED1_MASK 0xffffffe0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_TEST_BUS_CTRL_UNUSED1_SHIFT 0x5

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_SPARE 0x95fc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_HW_VERSION 0x9600  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_HW_STATUS 0x9604  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG 0x9660  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CROP_EN_MASK 0x200
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CROP_LINE_CFG 0x9668  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CROP_PIXEL_CFG 0x966c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH0_CLAMP_CFG 0x9670  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH0_ROUNDING_CFG 0x9674  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH1_CLAMP_CFG 0x9678  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH1_ROUNDING_CFG 0x967c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH2_CLAMP_CFG 0x9680  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH2_ROUNDING_CFG 0x9684  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_TEST_BUS_CTRL 0x9688  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_SPARE 0x97fc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_HW_VERSION 0x9800  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_HW_STATUS 0x9804  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG 0x9860  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CROP_EN_MASK 0x200
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CROP_LINE_CFG 0x9868  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CROP_PIXEL_CFG 0x986c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH0_CLAMP_CFG 0x9870  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH0_ROUNDING_CFG 0x9874  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH1_CLAMP_CFG 0x9878  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH1_ROUNDING_CFG 0x987c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH2_CLAMP_CFG 0x9880  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH2_ROUNDING_CFG 0x9884  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_TEST_BUS_CTRL 0x9888  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_SPARE 0x99fc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_HW_VERSION 0x9a00  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_HW_STATUS 0x9a04  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_MODULE_CFG 0x9a60  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_MODULE_CFG_UNUSED0_MASK 0xfe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_MODULE_CFG_CROP_EN_MASK 0x100
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_MODULE_CFG_CROP_EN_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_MODULE_CFG_UNUSED1_MASK 0xfffffe00
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_MODULE_CFG_UNUSED1_SHIFT 0x9

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG 0x9a64  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_UNUSED0_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_UNUSED0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_HORIZONTAL_SCALE_EN_MASK 0x200
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_HORIZONTAL_SCALE_EN_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_VERTICAL_SCALE_EN_MASK 0x400
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_VERTICAL_SCALE_EN_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_UNUSED1_MASK 0x800
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_UNUSED1_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_HORIZONTAL_ROUNDING_MASK 0x3000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_HORIZONTAL_ROUNDING_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_UNUSED2_MASK 0x4000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_UNUSED2_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_VERTICAL_ROUNDING_MASK 0x18000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_VERTICAL_ROUNDING_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_UNUSED3_MASK 0x20000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_UNUSED3_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_HORIZONTAL_TERMINATION_EN_MASK 0x40000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_HORIZONTAL_TERMINATION_EN_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_VERTICAL_TERMINATION_EN_MASK 0x80000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_VERTICAL_TERMINATION_EN_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_UNUSED4_MASK 0x100000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_UNUSED4_SHIFT 0x14
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_PIXEL_MASK 0x200000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_PIXEL_SHIFT 0x15
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_LINE_MASK 0x400000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_LINE_SHIFT 0x16
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_UNUSED5_MASK 0xff800000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG_UNUSED5_SHIFT 0x17

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG 0x9a68  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_HEIGHT_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_HEIGHT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_WIDTH_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_WIDTH_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_H_CFG 0x9a6c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_H_CFG_PHASE_STEP_H_MASK 0x1fffffff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_H_CFG_PHASE_STEP_H_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_H_CFG_UNUSED0_MASK 0x20000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_H_CFG_UNUSED0_SHIFT 0x1d
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_H_CFG_H_INTERP_RESO_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_H_CFG_H_INTERP_RESO_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_H_PHASE_CFG 0x9a70  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_H_PHASE_CFG_PHASE_INIT_H_MASK 0x1fffffff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_H_PHASE_CFG_PHASE_INIT_H_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_H_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_H_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_V_CFG 0x9a74  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_V_CFG_PHASE_STEP_V_MASK 0x1fffffff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_V_CFG_PHASE_STEP_V_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_V_CFG_UNUSED0_MASK 0x20000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_V_CFG_UNUSED0_SHIFT 0x1d
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_V_CFG_V_INTERP_RESO_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_V_CFG_V_INTERP_RESO_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_V_PHASE_CFG 0x9a78  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_V_PHASE_CFG_PHASE_INIT_V_MASK 0x1fffffff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_V_PHASE_CFG_PHASE_INIT_V_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_V_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_V_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CROP_LINE_CFG 0x9a7c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CROP_PIXEL_CFG 0x9a80  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_TEST_BUS_CTRL 0x9bf8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0x10
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_TEST_BUS_CTRL_UNUSED1_MASK 0xffffffe0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_TEST_BUS_CTRL_UNUSED1_SHIFT 0x5

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_SPARE 0x9bfc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_HW_VERSION 0x9c00  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_HW_STATUS 0x9c04  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_MODULE_CFG 0x9c60  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_MODULE_CFG_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_MODULE_CFG_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_MODULE_CFG_UNUSED0_MASK 0xfe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_MODULE_CFG_CROP_EN_MASK 0x100
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_MODULE_CFG_CROP_EN_SHIFT 0x8
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_MODULE_CFG_UNUSED1_MASK 0xfffffe00
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_MODULE_CFG_UNUSED1_SHIFT 0x9

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG 0x9c64  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_UNUSED0_MASK 0x1ff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_UNUSED0_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_HORIZONTAL_SCALE_EN_MASK 0x200
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_HORIZONTAL_SCALE_EN_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_VERTICAL_SCALE_EN_MASK 0x400
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_VERTICAL_SCALE_EN_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_UNUSED1_MASK 0x800
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_UNUSED1_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_HORIZONTAL_ROUNDING_MASK 0x3000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_HORIZONTAL_ROUNDING_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_UNUSED2_MASK 0x4000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_UNUSED2_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_VERTICAL_ROUNDING_MASK 0x18000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_VERTICAL_ROUNDING_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_UNUSED3_MASK 0x20000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_UNUSED3_SHIFT 0x11
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_HORIZONTAL_TERMINATION_EN_MASK 0x40000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_HORIZONTAL_TERMINATION_EN_SHIFT 0x12
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_VERTICAL_TERMINATION_EN_MASK 0x80000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_VERTICAL_TERMINATION_EN_SHIFT 0x13
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_UNUSED4_MASK 0xfff00000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG_UNUSED4_SHIFT 0x14

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_IMAGE_SIZE_CFG 0x9c68  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_INPUT_HEIGHT_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_INPUT_HEIGHT_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_INPUT_WIDTH_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_INPUT_WIDTH_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_H_CFG 0x9c6c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_H_CFG_PHASE_STEP_H_MASK 0x1fffffff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_H_CFG_PHASE_STEP_H_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_H_CFG_UNUSED0_MASK 0x20000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_H_CFG_UNUSED0_SHIFT 0x1d
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_H_CFG_H_INTERP_RESO_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_H_CFG_H_INTERP_RESO_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_H_PHASE_CFG 0x9c70  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_H_PHASE_CFG_PHASE_INIT_H_MASK 0x1fffffff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_H_PHASE_CFG_PHASE_INIT_H_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_H_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_H_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_V_CFG 0x9c74  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_V_CFG_PHASE_STEP_V_MASK 0x1fffffff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_V_CFG_PHASE_STEP_V_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_V_CFG_UNUSED0_MASK 0x20000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_V_CFG_UNUSED0_SHIFT 0x1d
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_V_CFG_V_INTERP_RESO_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_V_CFG_V_INTERP_RESO_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_V_PHASE_CFG 0x9c78  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_V_PHASE_CFG_PHASE_INIT_V_MASK 0x1fffffff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_V_PHASE_CFG_PHASE_INIT_V_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_V_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_V_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CROP_LINE_CFG 0x9c7c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CROP_PIXEL_CFG 0x9c80  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_TEST_BUS_CTRL 0x9df8  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0x10
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_TEST_BUS_CTRL_UNUSED1_MASK 0xffffffe0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_TEST_BUS_CTRL_UNUSED1_SHIFT 0x5

#define regIPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_SPARE 0x9dfc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_HW_VERSION 0x9e00  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_HW_STATUS 0x9e04  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG 0x9e60  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CROP_EN_MASK 0x200
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CROP_LINE_CFG 0x9e68  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CROP_PIXEL_CFG 0x9e6c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH0_CLAMP_CFG 0x9e70  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH0_ROUNDING_CFG 0x9e74  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH1_CLAMP_CFG 0x9e78  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH1_ROUNDING_CFG 0x9e7c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH2_CLAMP_CFG 0x9e80  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH2_ROUNDING_CFG 0x9e84  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_TEST_BUS_CTRL 0x9e88  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_SPARE 0x9ffc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_SPARE_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_HW_VERSION 0xa000  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_HW_VERSION_STEP_MASK 0xffff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_HW_VERSION_STEP_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_HW_VERSION_REV_MASK 0xfff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_HW_VERSION_REV_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_HW_VERSION_GEN_MASK 0xf0000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_HW_VERSION_GEN_SHIFT 0x1c

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_HW_STATUS 0xa004  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_HW_STATUS_VIOLATION_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_HW_STATUS_VIOLATION_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG 0xa060  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CROP_EN_MASK 0x200
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CROP_LINE_CFG 0xa068  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CROP_PIXEL_CFG 0xa06c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH0_CLAMP_CFG 0xa070  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH0_ROUNDING_CFG 0xa074  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH1_CLAMP_CFG 0xa078  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH1_ROUNDING_CFG 0xa07c  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH2_CLAMP_CFG 0xa080  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH2_ROUNDING_CFG 0xa084  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_TEST_BUS_CTRL 0xa088  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_SPARE 0xa1fc  /*register offset*/
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_SPARE_SPARE_MASK 0x1
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_SPARE_SPARE_SHIFT 0x0
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_SPARE_UNUSED0_MASK 0xfffffffe
#define IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_SPARE_UNUSED0_SHIFT 0x1

/*----------------------------------------------------------------------
        Register Data Structures
----------------------------------------------------------------------*/

typedef struct{
    unsigned  REVISION : 16; /* 15:0 */
    unsigned  MINOR_VERSION : 12; /* 27:16 */
    unsigned  MAJOR_VERSION : 4; /* 31:28 */
} _ipe_ipe_0_cdm_hw_version;

typedef union{
    _ipe_ipe_0_cdm_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_HW_VERSION;

typedef struct{
    unsigned  STEP : 8; /* 7:0 */
    unsigned  TIER : 8; /* 15:8 */
    unsigned  GENERATION : 8; /* 23:16 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_cdm_titan_version;

typedef union{
    _ipe_ipe_0_cdm_titan_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_TITAN_VERSION;

typedef struct{
    unsigned  CORE_RST_STB : 1; /* 0:0 */
    unsigned  PERF_MON_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  BL_FIFO_RST_STB : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_cdm_rst_cmd;

typedef union{
    _ipe_ipe_0_cdm_rst_cmd bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_RST_CMD;

typedef struct{
    unsigned  CDM_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  AHB_CGC_OVERRIDE : 1; /* 1:1 */
    unsigned  RIF_CGC_OVERRIDE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_cdm_cgc_cfg;

typedef union{
    _ipe_ipe_0_cdm_cgc_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_CGC_CFG;

typedef struct{
    unsigned  AHB_BURST_LEN : 4; /* 3:0 */
    unsigned  AHB_BURST_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  AHB_STOP_ON_ERROR : 1; /* 8:8 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ipe_ipe_0_cdm_core_cfg;

typedef union{
    _ipe_ipe_0_cdm_core_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_CORE_CFG;

typedef struct{
    unsigned  CDM_EN : 1; /* 0:0 */
    unsigned  CDM_PAUSE : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_cdm_core_en;

typedef union{
    _ipe_ipe_0_cdm_core_en bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_CORE_EN;

typedef struct{
    unsigned  AXI_BURST_LEN : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  BUS_RD_CLIENT_REQ_DATA_CNTR_MAX : 16; /* 31:16 */
} _ipe_ipe_0_cdm_fe_cfg;

typedef union{
    _ipe_ipe_0_cdm_fe_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_FE_CFG;

typedef struct{
    unsigned  INFO_RST_DONE : 1; /* 0:0 */
    unsigned  INFO_INLINE_IRQ : 1; /* 1:1 */
    unsigned  INFO_BL_DONE : 1; /* 2:2 */
    unsigned  UNUSED0 : 13; /* 15:3 */
    unsigned  ERROR_INV_CMD : 1; /* 16:16 */
    unsigned  ERROR_OVER_FLOW : 1; /* 17:17 */
    unsigned  ERROR_AHB_BUS : 1; /* 18:18 */
    unsigned  UNUSED1 : 13; /* 31:19 */
} _ipe_ipe_0_cdm_irq_mask;

typedef union{
    _ipe_ipe_0_cdm_irq_mask bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_IRQ_MASK;

typedef struct{
    unsigned  INFO_RST_DONE : 1; /* 0:0 */
    unsigned  INFO_INLINE_IRQ : 1; /* 1:1 */
    unsigned  INFO_BL_DONE : 1; /* 2:2 */
    unsigned  UNUSED0 : 13; /* 15:3 */
    unsigned  ERROR_INV_CMD : 1; /* 16:16 */
    unsigned  ERROR_OVER_FLOW : 1; /* 17:17 */
    unsigned  ERROR_AHB_BUS : 1; /* 18:18 */
    unsigned  UNUSED1 : 13; /* 31:19 */
} _ipe_ipe_0_cdm_irq_clear;

typedef union{
    _ipe_ipe_0_cdm_irq_clear bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_IRQ_CLEAR;

typedef struct{
    unsigned  IRQ_CLEAR_CMD : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_cdm_irq_clear_cmd;

typedef union{
    _ipe_ipe_0_cdm_irq_clear_cmd bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_IRQ_CLEAR_CMD;

typedef struct{
    unsigned  INFO_RST_DONE : 1; /* 0:0 */
    unsigned  INFO_INLINE_IRQ : 1; /* 1:1 */
    unsigned  INFO_BL_DONE : 1; /* 2:2 */
    unsigned  UNUSED0 : 13; /* 15:3 */
    unsigned  ERROR_INV_CMD : 1; /* 16:16 */
    unsigned  ERROR_OVER_FLOW : 1; /* 17:17 */
    unsigned  ERROR_AHB_BUS : 1; /* 18:18 */
    unsigned  UNUSED1 : 13; /* 31:19 */
} _ipe_ipe_0_cdm_irq_set;

typedef union{
    _ipe_ipe_0_cdm_irq_set bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_IRQ_SET;

typedef struct{
    unsigned  IRQ_SET_CMD : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_cdm_irq_set_cmd;

typedef union{
    _ipe_ipe_0_cdm_irq_set_cmd bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_IRQ_SET_CMD;

typedef struct{
    unsigned  INFO_RST_DONE : 1; /* 0:0 */
    unsigned  INFO_INLINE_IRQ : 1; /* 1:1 */
    unsigned  INFO_BL_DONE : 1; /* 2:2 */
    unsigned  UNUSED0 : 13; /* 15:3 */
    unsigned  ERROR_INV_CMD : 1; /* 16:16 */
    unsigned  ERROR_OVER_FLOW : 1; /* 17:17 */
    unsigned  ERROR_AHB_BUS : 1; /* 18:18 */
    unsigned  UNUSED1 : 13; /* 31:19 */
} _ipe_ipe_0_cdm_irq_status;

typedef union{
    _ipe_ipe_0_cdm_irq_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_IRQ_STATUS;

typedef struct{
    unsigned  BASE : 32; /* 31:0 */
} _ipe_ipe_0_cdm_bl_fifo_base_reg;

typedef union{
    _ipe_ipe_0_cdm_bl_fifo_base_reg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_BL_FIFO_BASE_REG;

typedef struct{
    unsigned  LEN : 20; /* 19:0 */
    unsigned  UNUSED0 : 4; /* 23:20 */
    unsigned  TAG : 8; /* 31:24 */
} _ipe_ipe_0_cdm_bl_fifo_len_reg;

typedef union{
    _ipe_ipe_0_cdm_bl_fifo_len_reg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_BL_FIFO_LEN_REG;

typedef struct{
    unsigned  COMMIT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_cdm_bl_fifo_store_reg;

typedef union{
    _ipe_ipe_0_cdm_bl_fifo_store_reg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_BL_FIFO_STORE_REG;

typedef struct{
    unsigned  REQ_SIZE : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_cdm_bl_fifo_cfg;

typedef union{
    _ipe_ipe_0_cdm_bl_fifo_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_BL_FIFO_CFG;

typedef struct{
    unsigned  FIFO_OFFSET : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_cdm_bl_fifo_rb;

typedef union{
    _ipe_ipe_0_cdm_bl_fifo_rb bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_BL_FIFO_RB;

typedef struct{
    unsigned  BASE : 32; /* 31:0 */
} _ipe_ipe_0_cdm_bl_fifo_base_rb;

typedef union{
    _ipe_ipe_0_cdm_bl_fifo_base_rb bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_BL_FIFO_BASE_RB;

typedef struct{
    unsigned  LEN : 20; /* 19:0 */
    unsigned  UNUSED0 : 4; /* 23:20 */
    unsigned  TAG : 8; /* 31:24 */
} _ipe_ipe_0_cdm_bl_fifo_len_rb;

typedef union{
    _ipe_ipe_0_cdm_bl_fifo_len_rb bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_BL_FIFO_LEN_RB;

typedef struct{
    unsigned  PENDING_REQ : 7; /* 6:0 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ipe_ipe_0_cdm_bl_fifo_pending_req_rb;

typedef union{
    _ipe_ipe_0_cdm_bl_fifo_pending_req_rb bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_BL_FIFO_PENDING_REQ_RB;

typedef struct{
    unsigned  VALUE : 32; /* 31:0 */
} _ipe_ipe_0_cdm_irq_usr_data;

typedef union{
    _ipe_ipe_0_cdm_irq_usr_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_IRQ_USR_DATA;

typedef struct{
    unsigned  MASK : 8; /* 7:0 */
    unsigned  ID : 8; /* 15:8 */
    unsigned  WAITING : 1; /* 16:16 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ipe_ipe_0_cdm_wait_status;

typedef union{
    _ipe_ipe_0_cdm_wait_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_WAIT_STATUS;

typedef struct{
    unsigned  WAITING : 32; /* 31:0 */
} _ipe_ipe_0_cdm_comp_wait_status0;

typedef union{
    _ipe_ipe_0_cdm_comp_wait_status0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_COMP_WAIT_STATUS0;

typedef struct{
    unsigned  WAITING : 32; /* 31:0 */
} _ipe_ipe_0_cdm_comp_wait_status1;

typedef union{
    _ipe_ipe_0_cdm_comp_wait_status1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_COMP_WAIT_STATUS1;

typedef struct{
    unsigned  GP_REG : 32; /* 31:0 */
} _ipe_ipe_0_cdm_scratch_0_reg;

typedef union{
    _ipe_ipe_0_cdm_scratch_0_reg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_SCRATCH_0_REG;

typedef struct{
    unsigned  GP_REG : 32; /* 31:0 */
} _ipe_ipe_0_cdm_scratch_1_reg;

typedef union{
    _ipe_ipe_0_cdm_scratch_1_reg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_SCRATCH_1_REG;

typedef struct{
    unsigned  GP_REG : 32; /* 31:0 */
} _ipe_ipe_0_cdm_scratch_2_reg;

typedef union{
    _ipe_ipe_0_cdm_scratch_2_reg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_SCRATCH_2_REG;

typedef struct{
    unsigned  GP_REG : 32; /* 31:0 */
} _ipe_ipe_0_cdm_scratch_3_reg;

typedef union{
    _ipe_ipe_0_cdm_scratch_3_reg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_SCRATCH_3_REG;

typedef struct{
    unsigned  GP_REG : 32; /* 31:0 */
} _ipe_ipe_0_cdm_scratch_4_reg;

typedef union{
    _ipe_ipe_0_cdm_scratch_4_reg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_SCRATCH_4_REG;

typedef struct{
    unsigned  GP_REG : 32; /* 31:0 */
} _ipe_ipe_0_cdm_scratch_5_reg;

typedef union{
    _ipe_ipe_0_cdm_scratch_5_reg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_SCRATCH_5_REG;

typedef struct{
    unsigned  GP_REG : 32; /* 31:0 */
} _ipe_ipe_0_cdm_scratch_6_reg;

typedef union{
    _ipe_ipe_0_cdm_scratch_6_reg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_SCRATCH_6_REG;

typedef struct{
    unsigned  GP_REG : 32; /* 31:0 */
} _ipe_ipe_0_cdm_scratch_7_reg;

typedef union{
    _ipe_ipe_0_cdm_scratch_7_reg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_SCRATCH_7_REG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_cdm_last_ahb_addr;

typedef union{
    _ipe_ipe_0_cdm_last_ahb_addr bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_LAST_AHB_ADDR;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_cdm_last_ahb_data;

typedef union{
    _ipe_ipe_0_cdm_last_ahb_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_LAST_AHB_DATA;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  LOG_AHB : 1; /* 8:8 */
    unsigned  UNUSED1 : 7; /* 15:9 */
    unsigned  BL_FIFO_RD_EN : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ipe_ipe_0_cdm_core_dbug;

typedef union{
    _ipe_ipe_0_cdm_core_dbug bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_CORE_DBUG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_cdm_last_ahb_err_addr;

typedef union{
    _ipe_ipe_0_cdm_last_ahb_err_addr bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_LAST_AHB_ERR_ADDR;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_cdm_last_ahb_err_data;

typedef union{
    _ipe_ipe_0_cdm_last_ahb_err_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_LAST_AHB_ERR_DATA;

typedef struct{
    unsigned  BASE : 32; /* 31:0 */
} _ipe_ipe_0_cdm_current_bl_base;

typedef union{
    _ipe_ipe_0_cdm_current_bl_base bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_CURRENT_BL_BASE;

typedef struct{
    unsigned  LEN : 20; /* 19:0 */
    unsigned  UNUSED0 : 4; /* 23:20 */
    unsigned  TAG : 8; /* 31:24 */
} _ipe_ipe_0_cdm_current_bl_len;

typedef union{
    _ipe_ipe_0_cdm_current_bl_len bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_CURRENT_BL_LEN;

typedef struct{
    unsigned  VALUE : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_cdm_current_used_ahb_base;

typedef union{
    _ipe_ipe_0_cdm_current_used_ahb_base bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_CURRENT_USED_AHB_BASE;

typedef struct{
    unsigned  VALUE : 32; /* 31:0 */
} _ipe_ipe_0_cdm_debug_status;

typedef union{
    _ipe_ipe_0_cdm_debug_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_DEBUG_STATUS;

typedef struct{
    unsigned  FE_SAMP_MODE : 2; /* 1:0 */
    unsigned  FE_ENABLE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_cdm_bus_misr_cfg_0;

typedef union{
    _ipe_ipe_0_cdm_bus_misr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_BUS_MISR_CFG_0;

typedef struct{
    unsigned  MISR_RD_WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_cdm_bus_misr_cfg_1;

typedef union{
    _ipe_ipe_0_cdm_bus_misr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_BUS_MISR_CFG_1;

typedef struct{
    unsigned  MISR_VAL : 32; /* 31:0 */
} _ipe_ipe_0_cdm_bus_misr_rd_val;

typedef union{
    _ipe_ipe_0_cdm_bus_misr_rd_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_BUS_MISR_RD_VAL;

typedef struct{
    unsigned  PERF_MON_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_cdm_perf_mon_ctrl;

typedef union{
    _ipe_ipe_0_cdm_perf_mon_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_PERF_MON_CTRL;

typedef struct{
    unsigned  TOTAL_CYCLES : 32; /* 31:0 */
} _ipe_ipe_0_cdm_perf_mon_0;

typedef union{
    _ipe_ipe_0_cdm_perf_mon_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_PERF_MON_0;

typedef struct{
    unsigned  TOTAL_CYCLES : 32; /* 31:0 */
} _ipe_ipe_0_cdm_perf_mon_1;

typedef union{
    _ipe_ipe_0_cdm_perf_mon_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_PERF_MON_1;

typedef struct{
    unsigned  TOTAL_CYCLES : 32; /* 31:0 */
} _ipe_ipe_0_cdm_perf_mon_2;

typedef union{
    _ipe_ipe_0_cdm_perf_mon_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_PERF_MON_2;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ipe_ipe_0_cdm_perf_count_cfg_0;

typedef union{
    _ipe_ipe_0_cdm_perf_count_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_PERF_COUNT_CFG_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_cdm_perf_always_count_val;

typedef union{
    _ipe_ipe_0_cdm_perf_always_count_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_PERF_ALWAYS_COUNT_VAL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_cdm_perf_busy_count_val;

typedef union{
    _ipe_ipe_0_cdm_perf_busy_count_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_PERF_BUSY_COUNT_VAL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_cdm_perf_stall_axi_count_val;

typedef union{
    _ipe_ipe_0_cdm_perf_stall_axi_count_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_PERF_STALL_AXI_COUNT_VAL;

typedef struct{
    unsigned  PERF_ALWAYS_COUNT_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  PERF_BUSY_COUNT_DONE : 1; /* 4:4 */
    unsigned  UNUSED1 : 3; /* 7:5 */
    unsigned  PERF_STALL_AXI_COUNT_DONE : 1; /* 8:8 */
    unsigned  UNUSED2 : 23; /* 31:9 */
} _ipe_ipe_0_cdm_perf_count_status;

typedef union{
    _ipe_ipe_0_cdm_perf_count_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_PERF_COUNT_STATUS;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_cdm_icl_last_data0;

typedef union{
    _ipe_ipe_0_cdm_icl_last_data0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_ICL_LAST_DATA0;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_cdm_icl_last_data1;

typedef union{
    _ipe_ipe_0_cdm_icl_last_data1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_ICL_LAST_DATA1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_cdm_icl_last_data2;

typedef union{
    _ipe_ipe_0_cdm_icl_last_data2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_ICL_LAST_DATA2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_cdm_icl_inv_data;

typedef union{
    _ipe_ipe_0_cdm_icl_inv_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_ICL_INV_DATA;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_cdm_spare;

typedef union{
    _ipe_ipe_0_cdm_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_CDM_SPARE;

typedef struct{
    unsigned  REVISION : 16; /* 15:0 */
    unsigned  MINOR_VERSION : 12; /* 27:16 */
    unsigned  MAJOR_VERSION : 4; /* 31:28 */
} _ipe_ipe_0_top_hw_version;

typedef union{
    _ipe_ipe_0_top_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_HW_VERSION;

typedef struct{
    unsigned  STEP : 8; /* 7:0 */
    unsigned  TIER : 8; /* 15:8 */
    unsigned  GENERATION : 8; /* 23:16 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_top_titan_version;

typedef union{
    _ipe_ipe_0_top_titan_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_TITAN_VERSION;

typedef struct{
    unsigned  HW_MOD_RST : 1; /* 0:0 */
    unsigned  SW_REG_RST : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_top_rst_cmd;

typedef union{
    _ipe_ipe_0_top_rst_cmd bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_RST_CMD;

typedef struct{
    unsigned  RST_DONE_IRQ : 1; /* 0:0 */
    unsigned  WE_IRQ : 1; /* 1:1 */
    unsigned  FE_IRQ : 1; /* 2:2 */
    unsigned  PPS_IRQ : 1; /* 3:3 */
    unsigned  NPS_IRQ : 1; /* 4:4 */
    unsigned  IDLE_IRQ : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_top_irq_status;

typedef union{
    _ipe_ipe_0_top_irq_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_IRQ_STATUS;

typedef struct{
    unsigned  RST_DONE_IRQ_MASK : 1; /* 0:0 */
    unsigned  WE_IRQ_MASK : 1; /* 1:1 */
    unsigned  FE_IRQ_MASK : 1; /* 2:2 */
    unsigned  PPS_IRQ_MASK : 1; /* 3:3 */
    unsigned  NPS_IRQ_MASK : 1; /* 4:4 */
    unsigned  IDLE_IRQ_MASK : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_top_irq_mask;

typedef union{
    _ipe_ipe_0_top_irq_mask bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_IRQ_MASK;

typedef struct{
    unsigned  RST_DONE_IRQ_CLEAR : 1; /* 0:0 */
    unsigned  WE_IRQ_CLEAR : 1; /* 1:1 */
    unsigned  FE_IRQ_CLEAR : 1; /* 2:2 */
    unsigned  PPS_IRQ_CLEAR : 1; /* 3:3 */
    unsigned  NPS_IRQ_CLEAR : 1; /* 4:4 */
    unsigned  IDLE_IRQ_CLEAR : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_top_irq_clear;

typedef union{
    _ipe_ipe_0_top_irq_clear bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_IRQ_CLEAR;

typedef struct{
    unsigned  RST_DONE_IRQ_SET : 1; /* 0:0 */
    unsigned  WE_IRQ_SET : 1; /* 1:1 */
    unsigned  FE_IRQ_SET : 1; /* 2:2 */
    unsigned  PPS_IRQ_SET : 1; /* 3:3 */
    unsigned  NPS_IRQ_SET : 1; /* 4:4 */
    unsigned  IDLE_IRQ_SET : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_top_irq_set;

typedef union{
    _ipe_ipe_0_top_irq_set bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_IRQ_SET;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ipe_ipe_0_top_irq_cmd;

typedef union{
    _ipe_ipe_0_top_irq_cmd bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_IRQ_CMD;

typedef struct{
    unsigned  IPE_CORE_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  FE_CORE_CLK_CGC_OVERRIDE : 1; /* 1:1 */
    unsigned  WE_CORE_CLK_CGC_OVERRIDE : 1; /* 2:2 */
    unsigned  CLC_ICA_CORE_CLK_CGC_OVERRIDE : 1; /* 3:3 */
    unsigned  UNUSED_CORE_CLK_CGC_OVERRIDE : 1; /* 4:4 */
    unsigned  CLC_ANR_CORE_CLK_CGC_OVERRIDE : 1; /* 5:5 */
    unsigned  CLC_TF_CORE_CLK_CGC_OVERRIDE : 1; /* 6:6 */
    unsigned  CLC_HNR_CORE_CLK_CGC_OVERRIDE : 1; /* 7:7 */
    unsigned  CLC_DOWNSCALE_4TO1_Y_CORE_CLK_CGC_OVERRIDE : 1; /* 8:8 */
    unsigned  CLC_DOWNSCALE_4TO1_C_CORE_CLK_CGC_OVERRIDE : 1; /* 9:9 */
    unsigned  CLC_LENR_CORE_CLK_CGC_OVERRIDE : 1; /* 10:10 */
    unsigned  CLC_CAC_CORE_CLK_CGC_OVERRIDE : 1; /* 11:11 */
    unsigned  CLC_CHROMA_UP_CORE_CLK_CGC_OVERRIDE : 1; /* 12:12 */
    unsigned  CLC_COLOR_XFORM_CORE_CLK_CGC_OVERRIDE : 1; /* 13:13 */
    unsigned  CLC_LTM_CORE_CLK_CGC_OVERRIDE : 1; /* 14:14 */
    unsigned  CLC_COLOR_CORRECT_CORE_CLK_CGC_OVERRIDE : 1; /* 15:15 */
    unsigned  CLC_GLUT_CORE_CLK_CGC_OVERRIDE : 1; /* 16:16 */
    unsigned  CLC_2DLUT_CORE_CLK_CGC_OVERRIDE : 1; /* 17:17 */
    unsigned  CLC_CHROMA_ENHAN_CORE_CLK_CGC_OVERRIDE : 1; /* 18:18 */
    unsigned  CLC_CHROMA_SUP_CORE_CLK_CGC_OVERRIDE : 1; /* 19:19 */
    unsigned  CLC_SKIN_ENHAN_CORE_CLK_CGC_OVERRIDE : 1; /* 20:20 */
    unsigned  CLC_ASF_CORE_CLK_CGC_OVERRIDE : 1; /* 21:21 */
    unsigned  CLC_UPSCALE_CORE_CLK_CGC_OVERRIDE : 1; /* 22:22 */
    unsigned  CLC_GRA_CORE_CLK_CGC_OVERRIDE : 1; /* 23:23 */
    unsigned  CLC_DOWNSCALE_MN_Y_CORE_CLK_CGC_OVERRIDE : 1; /* 24:24 */
    unsigned  CLC_DOWNSCALE_MN_C_CORE_CLK_CGC_OVERRIDE : 1; /* 25:25 */
    unsigned  CLC_CROP_RND_CLAMP_CORE_CLK_CGC_OVERRIDE : 1; /* 26:26 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ipe_ipe_0_top_core_clk_cfg_0;

typedef union{
    _ipe_ipe_0_top_core_clk_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_CORE_CLK_CFG_0;

typedef struct{
    unsigned  IPE_AHB_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  FE_AHB_CLK_CGC_OVERRIDE : 1; /* 1:1 */
    unsigned  WE_AHB_CLK_CGC_OVERRIDE : 1; /* 2:2 */
    unsigned  CLC_AHB_CLK_CGC_OVERRIDE : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_top_core_clk_cfg_1;

typedef union{
    _ipe_ipe_0_top_core_clk_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_CORE_CLK_CFG_1;

typedef struct{
    unsigned  NOC_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_top_core_clk_cfg_2;

typedef union{
    _ipe_ipe_0_top_core_clk_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_CORE_CLK_CFG_2;

typedef struct{
    unsigned  OUTPUT_FORMAT_TFR_C : 1; /* 0:0 */
    unsigned  TFR_C_MUX_MODE : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  OUTPUT_FORMAT_TFI_Y : 1; /* 4:4 */
    unsigned  TF_FIFO_DISABLE : 1; /* 5:5 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  LENR_BLEND_EN : 1; /* 8:8 */
    unsigned  UNUSED2 : 7; /* 15:9 */
    unsigned  DISP_SERIALIZER_BYPASS : 1; /* 16:16 */
    unsigned  VID_SERIALIZER_BYPASS : 1; /* 17:17 */
    unsigned  UNUSED3 : 6; /* 23:18 */
    unsigned  PD10_PACK_BYPASS : 1; /* 24:24 */
    unsigned  QOS_TAP_POINT_SEL : 1; /* 25:25 */
    unsigned  UNUSED4 : 6; /* 31:26 */
} _ipe_ipe_0_top_core_cfg;

typedef union{
    _ipe_ipe_0_top_core_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_CORE_CFG;

typedef struct{
    unsigned  NPS_VIOLATION_STATUS : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_top_nps_violation_status;

typedef union{
    _ipe_ipe_0_top_nps_violation_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_NPS_VIOLATION_STATUS;

typedef struct{
    unsigned  PPS_VIOLATION_STATUS : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_top_pps_violation_status;

typedef union{
    _ipe_ipe_0_top_pps_violation_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_PPS_VIOLATION_STATUS;

typedef struct{
    unsigned  EFUSE_FORCE_8BPP_IPE_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_top_ipe_hw_efuse;

typedef union{
    _ipe_ipe_0_top_ipe_hw_efuse bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_IPE_HW_EFUSE;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ipe_ipe_0_top_perf_count_cfg_0;

typedef union{
    _ipe_ipe_0_top_perf_count_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_PERF_COUNT_CFG_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_top_perf_always_count_val;

typedef union{
    _ipe_ipe_0_top_perf_always_count_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_PERF_ALWAYS_COUNT_VAL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_top_perf_busy_count_val;

typedef union{
    _ipe_ipe_0_top_perf_busy_count_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_PERF_BUSY_COUNT_VAL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_top_perf_stall_axi_count_val;

typedef union{
    _ipe_ipe_0_top_perf_stall_axi_count_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_PERF_STALL_AXI_COUNT_VAL;

typedef struct{
    unsigned  PERF_ALWAYS_COUNT_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  PERF_BUSY_COUNT_DONE : 1; /* 4:4 */
    unsigned  UNUSED1 : 3; /* 7:5 */
    unsigned  PERF_STALL_AXI_COUNT_DONE : 1; /* 8:8 */
    unsigned  UNUSED2 : 23; /* 31:9 */
} _ipe_ipe_0_top_perf_count_status;

typedef union{
    _ipe_ipe_0_top_perf_count_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_PERF_COUNT_STATUS;

typedef struct{
    unsigned  TESTBUS : 32; /* 31:0 */
} _ipe_ipe_0_top_dbg_testbus;

typedef union{
    _ipe_ipe_0_top_dbg_testbus bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_DBG_TESTBUS;

typedef struct{
    unsigned  NPS_IDLE : 32; /* 31:0 */
} _ipe_ipe_0_top_dbg_nps_idle;

typedef union{
    _ipe_ipe_0_top_dbg_nps_idle bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_DBG_NPS_IDLE;

typedef struct{
    unsigned  PPS_IDLE : 32; /* 31:0 */
} _ipe_ipe_0_top_dbg_pps_idle;

typedef union{
    _ipe_ipe_0_top_dbg_pps_idle bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_DBG_PPS_IDLE;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ipe_ipe_0_top_dbg_status_0;

typedef union{
    _ipe_ipe_0_top_dbg_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_DBG_STATUS_0;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ipe_ipe_0_top_dbg_status_1;

typedef union{
    _ipe_ipe_0_top_dbg_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_DBG_STATUS_1;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ipe_ipe_0_top_dbg_status_2;

typedef union{
    _ipe_ipe_0_top_dbg_status_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_DBG_STATUS_2;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ipe_ipe_0_top_dbg_status_3;

typedef union{
    _ipe_ipe_0_top_dbg_status_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_DBG_STATUS_3;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ipe_ipe_0_top_dbg_status_4;

typedef union{
    _ipe_ipe_0_top_dbg_status_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_DBG_STATUS_4;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ipe_ipe_0_top_dbg_status_5;

typedef union{
    _ipe_ipe_0_top_dbg_status_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_DBG_STATUS_5;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ipe_ipe_0_top_dbg_status_6;

typedef union{
    _ipe_ipe_0_top_dbg_status_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_DBG_STATUS_6;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ipe_ipe_0_top_dbg_status_7;

typedef union{
    _ipe_ipe_0_top_dbg_status_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_DBG_STATUS_7;

typedef struct{
    unsigned  DBG_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_top_dbg_cfg;

typedef union{
    _ipe_ipe_0_top_dbg_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_DBG_CFG;

typedef struct{
    unsigned  SCRATCH_0 : 32; /* 31:0 */
} _ipe_ipe_0_top_scratch_0;

typedef union{
    _ipe_ipe_0_top_scratch_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_SCRATCH_0;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_top_spare;

typedef union{
    _ipe_ipe_0_top_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_TOP_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_qos_hw_version;

typedef union{
    _ipe_ipe_0_qos_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_QOS_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_qos_hw_status;

typedef union{
    _ipe_ipe_0_qos_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_QOS_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  STATIC_HEALTH : 4; /* 11:8 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  PROC_INTERVAL : 10; /* 25:16 */
    unsigned  UNUSED2 : 6; /* 31:26 */
} _ipe_ipe_0_qos_module_cfg;

typedef union{
    _ipe_ipe_0_qos_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_QOS_MODULE_CFG;

typedef struct{
    unsigned  YMIN_INC : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  YEXP_YMIN_DEC : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_qos_curve_cfg_0;

typedef union{
    _ipe_ipe_0_qos_curve_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_QOS_CURVE_CFG_0;

typedef struct{
    unsigned  INITIAL_DELTA : 26; /* 25:0 */
    unsigned  UNUSED0 : 6; /* 31:26 */
} _ipe_ipe_0_qos_curve_cfg_1;

typedef union{
    _ipe_ipe_0_qos_curve_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_QOS_CURVE_CFG_1;

typedef struct{
    unsigned  SESSION_CNT : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_qos_window_cfg;

typedef union{
    _ipe_ipe_0_qos_window_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_QOS_WINDOW_CFG;

typedef struct{
    unsigned  EOS_ID : 1; /* 0:0 */
    unsigned  EOS_YEXP_YMIN : 27; /* 27:1 */
    unsigned  EOS_HEALTH : 4; /* 31:28 */
} _ipe_ipe_0_qos_eos_status_0;

typedef union{
    _ipe_ipe_0_qos_eos_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_QOS_EOS_STATUS_0;

typedef struct{
    unsigned  EOS_ID : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  STRIPE_ACTIVE_CYC : 28; /* 31:4 */
} _ipe_ipe_0_qos_eos_status_1;

typedef union{
    _ipe_ipe_0_qos_eos_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_QOS_EOS_STATUS_1;

typedef struct{
    unsigned  EOS_ID : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  STRIPE_IDLE_CYC : 28; /* 31:4 */
} _ipe_ipe_0_qos_eos_status_2;

typedef union{
    _ipe_ipe_0_qos_eos_status_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_QOS_EOS_STATUS_2;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_qos_spare;

typedef union{
    _ipe_ipe_0_qos_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_QOS_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_bus_rd_hw_version;

typedef union{
    _ipe_ipe_0_bus_rd_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_HW_VERSION;

typedef struct{
    unsigned  REG : 8; /* 7:0 */
    unsigned  UBWC : 8; /* 15:8 */
    unsigned  LITE : 8; /* 23:16 */
    unsigned  FEATURE : 8; /* 31:24 */
} _ipe_ipe_0_bus_rd_hw_capability;

typedef union{
    _ipe_ipe_0_bus_rd_hw_capability bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_HW_CAPABILITY;

typedef struct{
    unsigned  RESET : 9; /* 8:0 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_bus_rd_input_if_sw_reset;

typedef union{
    _ipe_ipe_0_bus_rd_input_if_sw_reset bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_INPUT_IF_SW_RESET;

typedef struct{
    unsigned  CGC_OVERRIDE : 9; /* 8:0 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_bus_rd_input_if_cgc_override;

typedef union{
    _ipe_ipe_0_bus_rd_input_if_cgc_override bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_INPUT_IF_CGC_OVERRIDE;

typedef struct{
    unsigned  INFO_RST_DONE : 1; /* 0:0 */
    unsigned  INFO_REG_UPDATE_DONE : 1; /* 1:1 */
    unsigned  INFO_RD_CLIENT_BUF_DONE : 9; /* 10:2 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  INFO_CCIF_VIOLATION : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ipe_ipe_0_bus_rd_input_if_irq_mask;

typedef union{
    _ipe_ipe_0_bus_rd_input_if_irq_mask bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_MASK;

typedef struct{
    unsigned  INFO_RST_DONE : 1; /* 0:0 */
    unsigned  INFO_REG_UPDATE_DONE : 1; /* 1:1 */
    unsigned  INFO_RD_CLIENT_BUF_DONE : 9; /* 10:2 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  INFO_CCIF_VIOLATION : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ipe_ipe_0_bus_rd_input_if_irq_clear;

typedef union{
    _ipe_ipe_0_bus_rd_input_if_irq_clear bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CLEAR;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ipe_ipe_0_bus_rd_input_if_irq_cmd;

typedef union{
    _ipe_ipe_0_bus_rd_input_if_irq_cmd bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_CMD;

typedef struct{
    unsigned  INFO_RST_DONE : 1; /* 0:0 */
    unsigned  INFO_REG_UPDATE_DONE : 1; /* 1:1 */
    unsigned  INFO_RD_CLIENT_BUF_DONE : 9; /* 10:2 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  INFO_CCIF_VIOLATION : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ipe_ipe_0_bus_rd_input_if_irq_status;

typedef union{
    _ipe_ipe_0_bus_rd_input_if_irq_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_STATUS;

typedef struct{
    unsigned  GO_CMD : 1; /* 0:0 */
    unsigned  ICA_EN : 2; /* 2:1 */
    unsigned  STATIC_PRG : 1; /* 3:3 */
    unsigned  GO_CMD_SEL : 1; /* 4:4 */
    unsigned  FS_SYNC_EN : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_bus_rd_input_if_cmd;

typedef union{
    _ipe_ipe_0_bus_rd_input_if_cmd bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_INPUT_IF_CMD;

typedef struct{
    unsigned  INFO_RST_DONE : 1; /* 0:0 */
    unsigned  INFO_REG_UPDATE_DONE : 1; /* 1:1 */
    unsigned  INFO_RD_CLIENT_BUF_DONE : 9; /* 10:2 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  INFO_CCIF_VIOLATION : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ipe_ipe_0_bus_rd_input_if_irq_set;

typedef union{
    _ipe_ipe_0_bus_rd_input_if_irq_set bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_INPUT_IF_IRQ_SET;

typedef struct{
    unsigned  RESET : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_bus_rd_input_if_misr_reset;

typedef union{
    _ipe_ipe_0_bus_rd_input_if_misr_reset bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_INPUT_IF_MISR_RESET;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_bus_rd_input_if_security_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_input_if_security_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_INPUT_IF_SECURITY_CFG;

typedef struct{
    unsigned  PWR_ISO_ENABLE : 1; /* 0:0 */
    unsigned  UNUSED0 : 1; /* 1:1 */
    unsigned  PWR_ISO_PATGEN_SELECT : 2; /* 3:2 */
    unsigned  UNUSED1 : 1; /* 4:4 */
    unsigned  PWR_ISO_BPP_SELECT : 2; /* 6:5 */
    unsigned  UNUSED2 : 25; /* 31:7 */
} _ipe_ipe_0_bus_rd_pwr_iso_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_pwr_iso_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_PWR_ISO_CFG;

typedef struct{
    unsigned  PWR_ISO_PATGEN_SEED : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_pwr_iso_seed;

typedef union{
    _ipe_ipe_0_bus_rd_pwr_iso_seed bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_PWR_ISO_SEED;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_CLIENT_SEL : 5; /* 8:4 */
    unsigned  TEST_BUS_INTERNAL_SEL : 7; /* 15:9 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_bus_rd_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_bus_rd_spare;

typedef union{
    _ipe_ipe_0_bus_rd_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_SPARE;

typedef struct{
    unsigned  CLIENT_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_bus_rd_client_0_core_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_0_core_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_0_CORE_CFG;

typedef struct{
    unsigned  STRIPE_LOCATION : 2; /* 1:0 */
    unsigned  PIXEL_PATTERN : 6; /* 7:2 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_bus_rd_client_0_ccif_meta_data;

typedef union{
    _ipe_ipe_0_bus_rd_client_0_ccif_meta_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_0_CCIF_META_DATA;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_0_addr_image;

typedef union{
    _ipe_ipe_0_bus_rd_client_0_addr_image bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_0_ADDR_IMAGE;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_0_rd_buffer_size;

typedef union{
    _ipe_ipe_0_bus_rd_client_0_rd_buffer_size bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_0_RD_BUFFER_SIZE;

typedef struct{
    unsigned  STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ipe_ipe_0_bus_rd_client_0_rd_stride;

typedef union{
    _ipe_ipe_0_bus_rd_client_0_rd_stride bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_0_RD_STRIDE;

typedef struct{
    unsigned  MODE : 5; /* 4:0 */
    unsigned  ALIGNMENT : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_bus_rd_client_0_unpack_cfg_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_0_unpack_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  CMD_FORMAT : 4; /* 4:1 */
    unsigned  CBCR_PLANE : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_bus_rd_client_0_ica_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_0_ica_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_0_ICA_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_0_addr_ubwc_meta;

typedef union{
    _ipe_ipe_0_bus_rd_client_0_addr_ubwc_meta bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_0_ADDR_UBWC_META;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_0_ubwc_meta_stride;

typedef union{
    _ipe_ipe_0_bus_rd_client_0_ubwc_meta_stride bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_META_STRIDE;

typedef struct{
    unsigned  BANKSPREAD_EN : 1; /* 0:0 */
    unsigned  HIGHESTBANKBIT_EN : 1; /* 1:1 */
    unsigned  HIGHESTBANKBIT_LV1_EN : 1; /* 2:2 */
    unsigned  HIGHESTBANKBIT_VAL : 5; /* 7:3 */
    unsigned  UBWC_VER : 1; /* 8:8 */
    unsigned  UNUSED0 : 3; /* 11:9 */
    unsigned  UBWC_8CHANNEL_EN : 1; /* 12:12 */
    unsigned  HIGHESTBANKBIT_LV2_EN : 1; /* 13:13 */
    unsigned  HIGHESTBANKBIT_LV3_EN : 1; /* 14:14 */
    unsigned  UNUSED1 : 17; /* 31:15 */
} _ipe_ipe_0_bus_rd_client_0_ubwc_mode_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_0_ubwc_mode_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_MODE_CFG;

typedef struct{
    unsigned  BUFF_SIZE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_0_latency_buff_allocation;

typedef union{
    _ipe_ipe_0_bus_rd_client_0_latency_buff_allocation bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_0_LATENCY_BUFF_ALLOCATION;

typedef struct{
    unsigned  BUFF_SIZE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_0_ubwc_meta_latency_buff_allocation;

typedef union{
    _ipe_ipe_0_bus_rd_client_0_ubwc_meta_latency_buff_allocation bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_0_UBWC_META_LATENCY_BUFF_ALLOCATION;

typedef struct{
    unsigned  BURST_LENGTH_MAX : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_bus_rd_client_0_burst_limit_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_0_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_0_BURST_LIMIT_CFG;

typedef struct{
    unsigned  SAMP_MODE : 2; /* 1:0 */
    unsigned  ENABLE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_bus_rd_client_0_misr_cfg_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_0_misr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_0_MISR_CFG_0;

typedef struct{
    unsigned  RD_WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_rd_client_0_misr_cfg_1;

typedef union{
    _ipe_ipe_0_bus_rd_client_0_misr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_0_MISR_CFG_1;

typedef struct{
    unsigned  MISR_VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_0_misr_rd_val;

typedef union{
    _ipe_ipe_0_bus_rd_client_0_misr_rd_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_0_MISR_RD_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_0_debug_status_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_0_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_0_debug_status_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_0_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_0_debug_status_1;

typedef union{
    _ipe_ipe_0_bus_rd_client_0_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_0_DEBUG_STATUS_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ipe_ipe_0_bus_rd_client_0_system_cache_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_0_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  CLIENT_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_bus_rd_client_1_core_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_1_core_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_1_CORE_CFG;

typedef struct{
    unsigned  STRIPE_LOCATION : 2; /* 1:0 */
    unsigned  PIXEL_PATTERN : 6; /* 7:2 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_bus_rd_client_1_ccif_meta_data;

typedef union{
    _ipe_ipe_0_bus_rd_client_1_ccif_meta_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_1_CCIF_META_DATA;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_1_addr_image;

typedef union{
    _ipe_ipe_0_bus_rd_client_1_addr_image bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_1_ADDR_IMAGE;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_1_rd_buffer_size;

typedef union{
    _ipe_ipe_0_bus_rd_client_1_rd_buffer_size bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_1_RD_BUFFER_SIZE;

typedef struct{
    unsigned  STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ipe_ipe_0_bus_rd_client_1_rd_stride;

typedef union{
    _ipe_ipe_0_bus_rd_client_1_rd_stride bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_1_RD_STRIDE;

typedef struct{
    unsigned  MODE : 5; /* 4:0 */
    unsigned  ALIGNMENT : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_bus_rd_client_1_unpack_cfg_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_1_unpack_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  CMD_FORMAT : 4; /* 4:1 */
    unsigned  CBCR_PLANE : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_bus_rd_client_1_ica_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_1_ica_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_1_ICA_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_1_addr_ubwc_meta;

typedef union{
    _ipe_ipe_0_bus_rd_client_1_addr_ubwc_meta bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_1_ADDR_UBWC_META;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_1_ubwc_meta_stride;

typedef union{
    _ipe_ipe_0_bus_rd_client_1_ubwc_meta_stride bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_META_STRIDE;

typedef struct{
    unsigned  BANKSPREAD_EN : 1; /* 0:0 */
    unsigned  HIGHESTBANKBIT_EN : 1; /* 1:1 */
    unsigned  HIGHESTBANKBIT_LV1_EN : 1; /* 2:2 */
    unsigned  HIGHESTBANKBIT_VAL : 5; /* 7:3 */
    unsigned  UBWC_VER : 1; /* 8:8 */
    unsigned  UNUSED0 : 3; /* 11:9 */
    unsigned  UBWC_8CHANNEL_EN : 1; /* 12:12 */
    unsigned  HIGHESTBANKBIT_LV2_EN : 1; /* 13:13 */
    unsigned  HIGHESTBANKBIT_LV3_EN : 1; /* 14:14 */
    unsigned  UNUSED1 : 17; /* 31:15 */
} _ipe_ipe_0_bus_rd_client_1_ubwc_mode_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_1_ubwc_mode_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_MODE_CFG;

typedef struct{
    unsigned  BUFF_SIZE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_1_latency_buff_allocation;

typedef union{
    _ipe_ipe_0_bus_rd_client_1_latency_buff_allocation bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_1_LATENCY_BUFF_ALLOCATION;

typedef struct{
    unsigned  BUFF_SIZE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_1_ubwc_meta_latency_buff_allocation;

typedef union{
    _ipe_ipe_0_bus_rd_client_1_ubwc_meta_latency_buff_allocation bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_1_UBWC_META_LATENCY_BUFF_ALLOCATION;

typedef struct{
    unsigned  BURST_LENGTH_MAX : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_bus_rd_client_1_burst_limit_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_1_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_1_BURST_LIMIT_CFG;

typedef struct{
    unsigned  SAMP_MODE : 2; /* 1:0 */
    unsigned  ENABLE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_bus_rd_client_1_misr_cfg_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_1_misr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_1_MISR_CFG_0;

typedef struct{
    unsigned  RD_WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_rd_client_1_misr_cfg_1;

typedef union{
    _ipe_ipe_0_bus_rd_client_1_misr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_1_MISR_CFG_1;

typedef struct{
    unsigned  MISR_VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_1_misr_rd_val;

typedef union{
    _ipe_ipe_0_bus_rd_client_1_misr_rd_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_1_MISR_RD_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_1_debug_status_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_1_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_1_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_1_debug_status_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_1_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_1_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_1_debug_status_1;

typedef union{
    _ipe_ipe_0_bus_rd_client_1_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_1_DEBUG_STATUS_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ipe_ipe_0_bus_rd_client_1_system_cache_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_1_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_1_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  CLIENT_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_bus_rd_client_2_core_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_2_core_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_2_CORE_CFG;

typedef struct{
    unsigned  STRIPE_LOCATION : 2; /* 1:0 */
    unsigned  PIXEL_PATTERN : 6; /* 7:2 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_bus_rd_client_2_ccif_meta_data;

typedef union{
    _ipe_ipe_0_bus_rd_client_2_ccif_meta_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_2_CCIF_META_DATA;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_2_addr_image;

typedef union{
    _ipe_ipe_0_bus_rd_client_2_addr_image bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_2_ADDR_IMAGE;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_2_rd_buffer_size;

typedef union{
    _ipe_ipe_0_bus_rd_client_2_rd_buffer_size bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_2_RD_BUFFER_SIZE;

typedef struct{
    unsigned  STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ipe_ipe_0_bus_rd_client_2_rd_stride;

typedef union{
    _ipe_ipe_0_bus_rd_client_2_rd_stride bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_2_RD_STRIDE;

typedef struct{
    unsigned  MODE : 5; /* 4:0 */
    unsigned  ALIGNMENT : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_bus_rd_client_2_unpack_cfg_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_2_unpack_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  CMD_FORMAT : 4; /* 4:1 */
    unsigned  CBCR_PLANE : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_bus_rd_client_2_ica_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_2_ica_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_2_ICA_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_2_addr_ubwc_meta;

typedef union{
    _ipe_ipe_0_bus_rd_client_2_addr_ubwc_meta bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_2_ADDR_UBWC_META;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_2_ubwc_meta_stride;

typedef union{
    _ipe_ipe_0_bus_rd_client_2_ubwc_meta_stride bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_META_STRIDE;

typedef struct{
    unsigned  BANKSPREAD_EN : 1; /* 0:0 */
    unsigned  HIGHESTBANKBIT_EN : 1; /* 1:1 */
    unsigned  HIGHESTBANKBIT_LV1_EN : 1; /* 2:2 */
    unsigned  HIGHESTBANKBIT_VAL : 5; /* 7:3 */
    unsigned  UBWC_VER : 1; /* 8:8 */
    unsigned  UNUSED0 : 3; /* 11:9 */
    unsigned  UBWC_8CHANNEL_EN : 1; /* 12:12 */
    unsigned  HIGHESTBANKBIT_LV2_EN : 1; /* 13:13 */
    unsigned  HIGHESTBANKBIT_LV3_EN : 1; /* 14:14 */
    unsigned  UNUSED1 : 17; /* 31:15 */
} _ipe_ipe_0_bus_rd_client_2_ubwc_mode_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_2_ubwc_mode_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_MODE_CFG;

typedef struct{
    unsigned  BUFF_SIZE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_2_latency_buff_allocation;

typedef union{
    _ipe_ipe_0_bus_rd_client_2_latency_buff_allocation bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_2_LATENCY_BUFF_ALLOCATION;

typedef struct{
    unsigned  BUFF_SIZE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_2_ubwc_meta_latency_buff_allocation;

typedef union{
    _ipe_ipe_0_bus_rd_client_2_ubwc_meta_latency_buff_allocation bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_2_UBWC_META_LATENCY_BUFF_ALLOCATION;

typedef struct{
    unsigned  BURST_LENGTH_MAX : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_bus_rd_client_2_burst_limit_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_2_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_2_BURST_LIMIT_CFG;

typedef struct{
    unsigned  SAMP_MODE : 2; /* 1:0 */
    unsigned  ENABLE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_bus_rd_client_2_misr_cfg_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_2_misr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_2_MISR_CFG_0;

typedef struct{
    unsigned  RD_WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_rd_client_2_misr_cfg_1;

typedef union{
    _ipe_ipe_0_bus_rd_client_2_misr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_2_MISR_CFG_1;

typedef struct{
    unsigned  MISR_VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_2_misr_rd_val;

typedef union{
    _ipe_ipe_0_bus_rd_client_2_misr_rd_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_2_MISR_RD_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_2_debug_status_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_2_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_2_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_2_debug_status_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_2_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_2_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_2_debug_status_1;

typedef union{
    _ipe_ipe_0_bus_rd_client_2_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_2_DEBUG_STATUS_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ipe_ipe_0_bus_rd_client_2_system_cache_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_2_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_2_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  CLIENT_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_bus_rd_client_3_core_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_3_core_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_3_CORE_CFG;

typedef struct{
    unsigned  STRIPE_LOCATION : 2; /* 1:0 */
    unsigned  PIXEL_PATTERN : 6; /* 7:2 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_bus_rd_client_3_ccif_meta_data;

typedef union{
    _ipe_ipe_0_bus_rd_client_3_ccif_meta_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_3_CCIF_META_DATA;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_3_addr_image;

typedef union{
    _ipe_ipe_0_bus_rd_client_3_addr_image bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_3_ADDR_IMAGE;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_3_rd_buffer_size;

typedef union{
    _ipe_ipe_0_bus_rd_client_3_rd_buffer_size bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_3_RD_BUFFER_SIZE;

typedef struct{
    unsigned  STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ipe_ipe_0_bus_rd_client_3_rd_stride;

typedef union{
    _ipe_ipe_0_bus_rd_client_3_rd_stride bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_3_RD_STRIDE;

typedef struct{
    unsigned  MODE : 5; /* 4:0 */
    unsigned  ALIGNMENT : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_bus_rd_client_3_unpack_cfg_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_3_unpack_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  CMD_FORMAT : 4; /* 4:1 */
    unsigned  CBCR_PLANE : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_bus_rd_client_3_ica_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_3_ica_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_3_ICA_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_3_addr_ubwc_meta;

typedef union{
    _ipe_ipe_0_bus_rd_client_3_addr_ubwc_meta bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_3_ADDR_UBWC_META;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_3_ubwc_meta_stride;

typedef union{
    _ipe_ipe_0_bus_rd_client_3_ubwc_meta_stride bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_META_STRIDE;

typedef struct{
    unsigned  BANKSPREAD_EN : 1; /* 0:0 */
    unsigned  HIGHESTBANKBIT_EN : 1; /* 1:1 */
    unsigned  HIGHESTBANKBIT_LV1_EN : 1; /* 2:2 */
    unsigned  HIGHESTBANKBIT_VAL : 5; /* 7:3 */
    unsigned  UBWC_VER : 1; /* 8:8 */
    unsigned  UNUSED0 : 3; /* 11:9 */
    unsigned  UBWC_8CHANNEL_EN : 1; /* 12:12 */
    unsigned  HIGHESTBANKBIT_LV2_EN : 1; /* 13:13 */
    unsigned  HIGHESTBANKBIT_LV3_EN : 1; /* 14:14 */
    unsigned  UNUSED1 : 17; /* 31:15 */
} _ipe_ipe_0_bus_rd_client_3_ubwc_mode_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_3_ubwc_mode_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_MODE_CFG;

typedef struct{
    unsigned  BUFF_SIZE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_3_latency_buff_allocation;

typedef union{
    _ipe_ipe_0_bus_rd_client_3_latency_buff_allocation bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_3_LATENCY_BUFF_ALLOCATION;

typedef struct{
    unsigned  BUFF_SIZE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_3_ubwc_meta_latency_buff_allocation;

typedef union{
    _ipe_ipe_0_bus_rd_client_3_ubwc_meta_latency_buff_allocation bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_3_UBWC_META_LATENCY_BUFF_ALLOCATION;

typedef struct{
    unsigned  BURST_LENGTH_MAX : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_bus_rd_client_3_burst_limit_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_3_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_3_BURST_LIMIT_CFG;

typedef struct{
    unsigned  SAMP_MODE : 2; /* 1:0 */
    unsigned  ENABLE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_bus_rd_client_3_misr_cfg_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_3_misr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_3_MISR_CFG_0;

typedef struct{
    unsigned  RD_WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_rd_client_3_misr_cfg_1;

typedef union{
    _ipe_ipe_0_bus_rd_client_3_misr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_3_MISR_CFG_1;

typedef struct{
    unsigned  MISR_VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_3_misr_rd_val;

typedef union{
    _ipe_ipe_0_bus_rd_client_3_misr_rd_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_3_MISR_RD_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_3_debug_status_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_3_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_3_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_3_debug_status_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_3_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_3_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_3_debug_status_1;

typedef union{
    _ipe_ipe_0_bus_rd_client_3_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_3_DEBUG_STATUS_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ipe_ipe_0_bus_rd_client_3_system_cache_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_3_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_3_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  CLIENT_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_bus_rd_client_4_core_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_4_core_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_4_CORE_CFG;

typedef struct{
    unsigned  STRIPE_LOCATION : 2; /* 1:0 */
    unsigned  PIXEL_PATTERN : 6; /* 7:2 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_bus_rd_client_4_ccif_meta_data;

typedef union{
    _ipe_ipe_0_bus_rd_client_4_ccif_meta_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_4_CCIF_META_DATA;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_4_addr_image;

typedef union{
    _ipe_ipe_0_bus_rd_client_4_addr_image bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_4_ADDR_IMAGE;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_4_rd_buffer_size;

typedef union{
    _ipe_ipe_0_bus_rd_client_4_rd_buffer_size bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_4_RD_BUFFER_SIZE;

typedef struct{
    unsigned  STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ipe_ipe_0_bus_rd_client_4_rd_stride;

typedef union{
    _ipe_ipe_0_bus_rd_client_4_rd_stride bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_4_RD_STRIDE;

typedef struct{
    unsigned  MODE : 5; /* 4:0 */
    unsigned  ALIGNMENT : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_bus_rd_client_4_unpack_cfg_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_4_unpack_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0;

typedef struct{
    unsigned  BUFF_SIZE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_4_latency_buff_allocation;

typedef union{
    _ipe_ipe_0_bus_rd_client_4_latency_buff_allocation bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_4_LATENCY_BUFF_ALLOCATION;

typedef struct{
    unsigned  BURST_LENGTH_MAX : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_bus_rd_client_4_burst_limit_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_4_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_4_BURST_LIMIT_CFG;

typedef struct{
    unsigned  SAMP_MODE : 2; /* 1:0 */
    unsigned  ENABLE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_bus_rd_client_4_misr_cfg_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_4_misr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_4_MISR_CFG_0;

typedef struct{
    unsigned  RD_WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_rd_client_4_misr_cfg_1;

typedef union{
    _ipe_ipe_0_bus_rd_client_4_misr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_4_MISR_CFG_1;

typedef struct{
    unsigned  MISR_VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_4_misr_rd_val;

typedef union{
    _ipe_ipe_0_bus_rd_client_4_misr_rd_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_4_MISR_RD_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_4_debug_status_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_4_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_4_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_4_debug_status_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_4_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_4_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_4_debug_status_1;

typedef union{
    _ipe_ipe_0_bus_rd_client_4_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_4_DEBUG_STATUS_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ipe_ipe_0_bus_rd_client_4_system_cache_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_4_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_4_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  CLIENT_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_bus_rd_client_5_core_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_5_core_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_5_CORE_CFG;

typedef struct{
    unsigned  STRIPE_LOCATION : 2; /* 1:0 */
    unsigned  PIXEL_PATTERN : 6; /* 7:2 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_bus_rd_client_5_ccif_meta_data;

typedef union{
    _ipe_ipe_0_bus_rd_client_5_ccif_meta_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_5_CCIF_META_DATA;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_5_addr_image;

typedef union{
    _ipe_ipe_0_bus_rd_client_5_addr_image bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_5_ADDR_IMAGE;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_5_rd_buffer_size;

typedef union{
    _ipe_ipe_0_bus_rd_client_5_rd_buffer_size bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_5_RD_BUFFER_SIZE;

typedef struct{
    unsigned  STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ipe_ipe_0_bus_rd_client_5_rd_stride;

typedef union{
    _ipe_ipe_0_bus_rd_client_5_rd_stride bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_5_RD_STRIDE;

typedef struct{
    unsigned  MODE : 5; /* 4:0 */
    unsigned  ALIGNMENT : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_bus_rd_client_5_unpack_cfg_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_5_unpack_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0;

typedef struct{
    unsigned  BUFF_SIZE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_5_latency_buff_allocation;

typedef union{
    _ipe_ipe_0_bus_rd_client_5_latency_buff_allocation bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_5_LATENCY_BUFF_ALLOCATION;

typedef struct{
    unsigned  BURST_LENGTH_MAX : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_bus_rd_client_5_burst_limit_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_5_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_5_BURST_LIMIT_CFG;

typedef struct{
    unsigned  SAMP_MODE : 2; /* 1:0 */
    unsigned  ENABLE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_bus_rd_client_5_misr_cfg_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_5_misr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_5_MISR_CFG_0;

typedef struct{
    unsigned  RD_WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_rd_client_5_misr_cfg_1;

typedef union{
    _ipe_ipe_0_bus_rd_client_5_misr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_5_MISR_CFG_1;

typedef struct{
    unsigned  MISR_VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_5_misr_rd_val;

typedef union{
    _ipe_ipe_0_bus_rd_client_5_misr_rd_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_5_MISR_RD_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_5_debug_status_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_5_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_5_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_5_debug_status_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_5_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_5_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_5_debug_status_1;

typedef union{
    _ipe_ipe_0_bus_rd_client_5_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_5_DEBUG_STATUS_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ipe_ipe_0_bus_rd_client_5_system_cache_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_5_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_5_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  CLIENT_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_bus_rd_client_6_core_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_6_core_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_6_CORE_CFG;

typedef struct{
    unsigned  STRIPE_LOCATION : 2; /* 1:0 */
    unsigned  PIXEL_PATTERN : 6; /* 7:2 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_bus_rd_client_6_ccif_meta_data;

typedef union{
    _ipe_ipe_0_bus_rd_client_6_ccif_meta_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_6_CCIF_META_DATA;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_6_addr_image;

typedef union{
    _ipe_ipe_0_bus_rd_client_6_addr_image bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_6_ADDR_IMAGE;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_6_rd_buffer_size;

typedef union{
    _ipe_ipe_0_bus_rd_client_6_rd_buffer_size bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_6_RD_BUFFER_SIZE;

typedef struct{
    unsigned  STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ipe_ipe_0_bus_rd_client_6_rd_stride;

typedef union{
    _ipe_ipe_0_bus_rd_client_6_rd_stride bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_6_RD_STRIDE;

typedef struct{
    unsigned  MODE : 5; /* 4:0 */
    unsigned  ALIGNMENT : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_bus_rd_client_6_unpack_cfg_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_6_unpack_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0;

typedef struct{
    unsigned  BUFF_SIZE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_6_latency_buff_allocation;

typedef union{
    _ipe_ipe_0_bus_rd_client_6_latency_buff_allocation bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_6_LATENCY_BUFF_ALLOCATION;

typedef struct{
    unsigned  BURST_LENGTH_MAX : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_bus_rd_client_6_burst_limit_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_6_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_6_BURST_LIMIT_CFG;

typedef struct{
    unsigned  SAMP_MODE : 2; /* 1:0 */
    unsigned  ENABLE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_bus_rd_client_6_misr_cfg_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_6_misr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_6_MISR_CFG_0;

typedef struct{
    unsigned  RD_WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_rd_client_6_misr_cfg_1;

typedef union{
    _ipe_ipe_0_bus_rd_client_6_misr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_6_MISR_CFG_1;

typedef struct{
    unsigned  MISR_VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_6_misr_rd_val;

typedef union{
    _ipe_ipe_0_bus_rd_client_6_misr_rd_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_6_MISR_RD_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_6_debug_status_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_6_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_6_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_6_debug_status_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_6_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_6_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_6_debug_status_1;

typedef union{
    _ipe_ipe_0_bus_rd_client_6_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_6_DEBUG_STATUS_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ipe_ipe_0_bus_rd_client_6_system_cache_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_6_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_6_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  CLIENT_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_bus_rd_client_7_core_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_7_core_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_7_CORE_CFG;

typedef struct{
    unsigned  STRIPE_LOCATION : 2; /* 1:0 */
    unsigned  PIXEL_PATTERN : 6; /* 7:2 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_bus_rd_client_7_ccif_meta_data;

typedef union{
    _ipe_ipe_0_bus_rd_client_7_ccif_meta_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_7_CCIF_META_DATA;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_7_addr_image;

typedef union{
    _ipe_ipe_0_bus_rd_client_7_addr_image bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_7_ADDR_IMAGE;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_7_rd_buffer_size;

typedef union{
    _ipe_ipe_0_bus_rd_client_7_rd_buffer_size bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_7_RD_BUFFER_SIZE;

typedef struct{
    unsigned  STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ipe_ipe_0_bus_rd_client_7_rd_stride;

typedef union{
    _ipe_ipe_0_bus_rd_client_7_rd_stride bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_7_RD_STRIDE;

typedef struct{
    unsigned  MODE : 5; /* 4:0 */
    unsigned  ALIGNMENT : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_bus_rd_client_7_unpack_cfg_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_7_unpack_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0;

typedef struct{
    unsigned  BUFF_SIZE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_7_latency_buff_allocation;

typedef union{
    _ipe_ipe_0_bus_rd_client_7_latency_buff_allocation bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_7_LATENCY_BUFF_ALLOCATION;

typedef struct{
    unsigned  BURST_LENGTH_MAX : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_bus_rd_client_7_burst_limit_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_7_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_7_BURST_LIMIT_CFG;

typedef struct{
    unsigned  SAMP_MODE : 2; /* 1:0 */
    unsigned  ENABLE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_bus_rd_client_7_misr_cfg_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_7_misr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_7_MISR_CFG_0;

typedef struct{
    unsigned  RD_WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_rd_client_7_misr_cfg_1;

typedef union{
    _ipe_ipe_0_bus_rd_client_7_misr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_7_MISR_CFG_1;

typedef struct{
    unsigned  MISR_VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_7_misr_rd_val;

typedef union{
    _ipe_ipe_0_bus_rd_client_7_misr_rd_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_7_MISR_RD_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_7_debug_status_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_7_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_7_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_7_debug_status_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_7_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_7_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_7_debug_status_1;

typedef union{
    _ipe_ipe_0_bus_rd_client_7_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_7_DEBUG_STATUS_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ipe_ipe_0_bus_rd_client_7_system_cache_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_7_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_7_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  CLIENT_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_bus_rd_client_8_core_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_8_core_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_8_CORE_CFG;

typedef struct{
    unsigned  STRIPE_LOCATION : 2; /* 1:0 */
    unsigned  PIXEL_PATTERN : 6; /* 7:2 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_bus_rd_client_8_ccif_meta_data;

typedef union{
    _ipe_ipe_0_bus_rd_client_8_ccif_meta_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_8_CCIF_META_DATA;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_8_addr_image;

typedef union{
    _ipe_ipe_0_bus_rd_client_8_addr_image bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_8_ADDR_IMAGE;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_8_rd_buffer_size;

typedef union{
    _ipe_ipe_0_bus_rd_client_8_rd_buffer_size bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_8_RD_BUFFER_SIZE;

typedef struct{
    unsigned  STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ipe_ipe_0_bus_rd_client_8_rd_stride;

typedef union{
    _ipe_ipe_0_bus_rd_client_8_rd_stride bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_8_RD_STRIDE;

typedef struct{
    unsigned  MODE : 5; /* 4:0 */
    unsigned  ALIGNMENT : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_bus_rd_client_8_unpack_cfg_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_8_unpack_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0;

typedef struct{
    unsigned  BUFF_SIZE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_8_latency_buff_allocation;

typedef union{
    _ipe_ipe_0_bus_rd_client_8_latency_buff_allocation bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_8_LATENCY_BUFF_ALLOCATION;

typedef struct{
    unsigned  BURST_LENGTH_MAX : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_bus_rd_client_8_burst_limit_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_8_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_8_BURST_LIMIT_CFG;

typedef struct{
    unsigned  SAMP_MODE : 2; /* 1:0 */
    unsigned  ENABLE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_bus_rd_client_8_misr_cfg_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_8_misr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_8_MISR_CFG_0;

typedef struct{
    unsigned  RD_WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_rd_client_8_misr_cfg_1;

typedef union{
    _ipe_ipe_0_bus_rd_client_8_misr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_8_MISR_CFG_1;

typedef struct{
    unsigned  MISR_VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_8_misr_rd_val;

typedef union{
    _ipe_ipe_0_bus_rd_client_8_misr_rd_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_8_MISR_RD_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_rd_client_8_debug_status_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_8_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_8_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_8_debug_status_0;

typedef union{
    _ipe_ipe_0_bus_rd_client_8_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_8_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_rd_client_8_debug_status_1;

typedef union{
    _ipe_ipe_0_bus_rd_client_8_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_8_DEBUG_STATUS_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ipe_ipe_0_bus_rd_client_8_system_cache_cfg;

typedef union{
    _ipe_ipe_0_bus_rd_client_8_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_RD_CLIENT_8_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_bus_wr_hw_version;

typedef union{
    _ipe_ipe_0_bus_wr_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_HW_VERSION;

typedef struct{
    unsigned  CGC_OVERRIDE : 9; /* 8:0 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_bus_wr_input_if_cgc_override;

typedef union{
    _ipe_ipe_0_bus_wr_input_if_cgc_override bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_INPUT_IF_CGC_OVERRIDE;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 1; /* 0:0 */
    unsigned  COMP_BUF_DONE : 1; /* 1:1 */
    unsigned  UNUSED0 : 28; /* 29:2 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ipe_ipe_0_bus_wr_input_if_irq_mask_0;

typedef union{
    _ipe_ipe_0_bus_wr_input_if_irq_mask_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_MASK_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 9; /* 8:0 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_bus_wr_input_if_irq_mask_1;

typedef union{
    _ipe_ipe_0_bus_wr_input_if_irq_mask_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_MASK_1;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 1; /* 0:0 */
    unsigned  COMP_BUF_DONE : 1; /* 1:1 */
    unsigned  UNUSED0 : 28; /* 29:2 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ipe_ipe_0_bus_wr_input_if_irq_clear_0;

typedef union{
    _ipe_ipe_0_bus_wr_input_if_irq_clear_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 9; /* 8:0 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_bus_wr_input_if_irq_clear_1;

typedef union{
    _ipe_ipe_0_bus_wr_input_if_irq_clear_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CLEAR_1;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 1; /* 0:0 */
    unsigned  COMP_BUF_DONE : 1; /* 1:1 */
    unsigned  UNUSED0 : 28; /* 29:2 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ipe_ipe_0_bus_wr_input_if_irq_status_0;

typedef union{
    _ipe_ipe_0_bus_wr_input_if_irq_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_STATUS_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 9; /* 8:0 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_bus_wr_input_if_irq_status_1;

typedef union{
    _ipe_ipe_0_bus_wr_input_if_irq_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_STATUS_1;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_input_if_irq_cmd;

typedef union{
    _ipe_ipe_0_bus_wr_input_if_irq_cmd bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_CMD;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_input_if_frameheader_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_input_if_frameheader_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_input_if_local_frameheader_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_input_if_local_frameheader_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_INPUT_IF_LOCAL_FRAMEHEADER_CFG_0;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 1; /* 0:0 */
    unsigned  COMP_BUF_DONE : 1; /* 1:1 */
    unsigned  UNUSED0 : 28; /* 29:2 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ipe_ipe_0_bus_wr_input_if_irq_set_0;

typedef union{
    _ipe_ipe_0_bus_wr_input_if_irq_set_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_SET_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 9; /* 8:0 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_bus_wr_input_if_irq_set_1;

typedef union{
    _ipe_ipe_0_bus_wr_input_if_irq_set_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_INPUT_IF_IRQ_SET_1;

typedef struct{
    unsigned  UBWC_LV1_BNK_SWIZ_EN : 1; /* 0:0 */
    unsigned  UBWC_LV2_BNK_SWIZ_EN : 1; /* 1:1 */
    unsigned  UBWC_LV3_BNK_SWIZ_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  UBWC_MAX_BANK_BIT : 3; /* 6:4 */
    unsigned  UNUSED1 : 5; /* 11:7 */
    unsigned  UBWC_MACROTILE_CHANNELS : 1; /* 12:12 */
    unsigned  UNUSED2 : 19; /* 31:13 */
} _ipe_ipe_0_bus_wr_ubwc_static_ctrl;

typedef union{
    _ipe_ipe_0_bus_wr_ubwc_static_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_UBWC_STATIC_CTRL;

typedef struct{
    unsigned  PWR_ISO_ENABLE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_bus_wr_pwr_iso_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_pwr_iso_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_PWR_ISO_CFG;

typedef struct{
    unsigned  ERR : 9; /* 8:0 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_bus_wr_violation_status;

typedef union{
    _ipe_ipe_0_bus_wr_violation_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_VIOLATION_STATUS;

typedef struct{
    unsigned  ERR : 9; /* 8:0 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_bus_wr_image_size_violation_status;

typedef union{
    _ipe_ipe_0_bus_wr_image_size_violation_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ipe_ipe_0_bus_wr_perf_count_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_perf_count_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_0;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ipe_ipe_0_bus_wr_perf_count_cfg_1;

typedef union{
    _ipe_ipe_0_bus_wr_perf_count_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_1;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ipe_ipe_0_bus_wr_perf_count_cfg_2;

typedef union{
    _ipe_ipe_0_bus_wr_perf_count_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_2;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ipe_ipe_0_bus_wr_perf_count_cfg_3;

typedef union{
    _ipe_ipe_0_bus_wr_perf_count_cfg_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_3;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ipe_ipe_0_bus_wr_perf_count_cfg_4;

typedef union{
    _ipe_ipe_0_bus_wr_perf_count_cfg_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_4;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ipe_ipe_0_bus_wr_perf_count_cfg_5;

typedef union{
    _ipe_ipe_0_bus_wr_perf_count_cfg_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_5;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ipe_ipe_0_bus_wr_perf_count_cfg_6;

typedef union{
    _ipe_ipe_0_bus_wr_perf_count_cfg_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_6;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ipe_ipe_0_bus_wr_perf_count_cfg_7;

typedef union{
    _ipe_ipe_0_bus_wr_perf_count_cfg_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_PERF_COUNT_CFG_7;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_perf_count_val_0;

typedef union{
    _ipe_ipe_0_bus_wr_perf_count_val_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_perf_count_val_1;

typedef union{
    _ipe_ipe_0_bus_wr_perf_count_val_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_1;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_perf_count_val_2;

typedef union{
    _ipe_ipe_0_bus_wr_perf_count_val_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_2;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_perf_count_val_3;

typedef union{
    _ipe_ipe_0_bus_wr_perf_count_val_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_3;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_perf_count_val_4;

typedef union{
    _ipe_ipe_0_bus_wr_perf_count_val_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_4;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_perf_count_val_5;

typedef union{
    _ipe_ipe_0_bus_wr_perf_count_val_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_5;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_perf_count_val_6;

typedef union{
    _ipe_ipe_0_bus_wr_perf_count_val_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_6;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_perf_count_val_7;

typedef union{
    _ipe_ipe_0_bus_wr_perf_count_val_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_PERF_COUNT_VAL_7;

typedef struct{
    unsigned  DONE : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_bus_wr_perf_count_status;

typedef union{
    _ipe_ipe_0_bus_wr_perf_count_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_PERF_COUNT_STATUS;

typedef struct{
    unsigned  MISR_0_EN : 1; /* 0:0 */
    unsigned  MISR_1_EN : 1; /* 1:1 */
    unsigned  MISR_2_EN : 1; /* 2:2 */
    unsigned  MISR_3_EN : 1; /* 3:3 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  MISR_0_SAMPLE_MODE : 1; /* 16:16 */
    unsigned  MISR_1_SAMPLE_MODE : 1; /* 17:17 */
    unsigned  MISR_2_SAMPLE_MODE : 1; /* 18:18 */
    unsigned  MISR_3_SAMPLE_MODE : 1; /* 19:19 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ipe_ipe_0_bus_wr_misr_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_misr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_MISR_CFG_0;

typedef struct{
    unsigned  MISR_0_ID : 8; /* 7:0 */
    unsigned  MISR_1_ID : 8; /* 15:8 */
    unsigned  MISR_2_ID : 8; /* 23:16 */
    unsigned  MISR_3_ID : 8; /* 31:24 */
} _ipe_ipe_0_bus_wr_misr_cfg_1;

typedef union{
    _ipe_ipe_0_bus_wr_misr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_MISR_CFG_1;

typedef struct{
    unsigned  MISR_SEL : 4; /* 3:0 */
    unsigned  WORD_SEL : 3; /* 6:4 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ipe_ipe_0_bus_wr_misr_rd_sel;

typedef union{
    _ipe_ipe_0_bus_wr_misr_rd_sel bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_MISR_RD_SEL;

typedef struct{
    unsigned  RST : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_bus_wr_misr_rst;

typedef union{
    _ipe_ipe_0_bus_wr_misr_rst bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_MISR_RST;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_misr_val;

typedef union{
    _ipe_ipe_0_bus_wr_misr_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_bus_wr_debug_status_top_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_debug_status_top_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_DEBUG_STATUS_TOP_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_debug_status_top_0;

typedef union{
    _ipe_ipe_0_bus_wr_debug_status_top_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_DEBUG_STATUS_TOP_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SOURCE_SEL : 8; /* 11:4 */
    unsigned  TEST_BUS_INTERNAL_SEL : 8; /* 19:12 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ipe_ipe_0_bus_wr_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_bus_wr_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_bus_wr_spare;

typedef union{
    _ipe_ipe_0_bus_wr_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_SPARE;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED1 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED2 : 14; /* 31:18 */
} _ipe_ipe_0_bus_wr_client_0_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_0_addr_image;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_addr_image bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_ADDR_IMAGE;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_0_image_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_0_image_cfg_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_0_image_cfg_2;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_0_packer_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_packer_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_bus_wr_client_0_bw_limit;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_bw_limit bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_0_addr_frame_header;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_0_irq_subsample_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_0_irq_subsample_cfg_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_0_addr_ubwc_meta;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_addr_ubwc_meta bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_ADDR_UBWC_META;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_0_ubwc_meta_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_ubwc_meta_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_META_CFG;

typedef struct{
    unsigned  UBWC_EN : 1; /* 0:0 */
    unsigned  COMPRESS_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  UBWC_FORMAT : 3; /* 6:4 */
    unsigned  UNUSED1 : 25; /* 31:7 */
} _ipe_ipe_0_bus_wr_client_0_ubwc_mode_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_ubwc_mode_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_MODE_CFG;

typedef struct{
    unsigned  GEN_STATS : 1; /* 0:0 */
    unsigned  STATS_RESET : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_wr_client_0_ubwc_stats_ctrl;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_ubwc_stats_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_STATS_CTRL;

typedef struct{
    unsigned  UBWC_VER : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  LOSSY_MODE : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_0_ubwc_ctrl_2;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_ubwc_ctrl_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_CTRL_2;

typedef struct{
    unsigned  MIN_DELTA_DARK_0 : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  MIN_DELTA_DARK_1 : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  MIN_DELTA_DARK_2 : 2; /* 9:8 */
    unsigned  UNUSED2 : 6; /* 15:10 */
    unsigned  COUNT_THRESH_MIN : 3; /* 18:16 */
    unsigned  UNUSED3 : 1; /* 19:19 */
    unsigned  LOSSY_INIT_VAL : 3; /* 22:20 */
    unsigned  UNUSED4 : 1; /* 23:23 */
    unsigned  THRESH_PIX_SUM_DEPTH : 4; /* 27:24 */
    unsigned  UNUSED5 : 4; /* 31:28 */
} _ipe_ipe_0_bus_wr_client_0_ubwc_threshold_lossy_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_ubwc_threshold_lossy_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0;

typedef struct{
    unsigned  MIN_DELTA_BRIGHT_0 : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  MIN_DELTA_BRIGHT_1 : 4; /* 11:8 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  MIN_DELTA_BRIGHT_2 : 4; /* 19:16 */
    unsigned  UNUSED2 : 12; /* 31:20 */
} _ipe_ipe_0_bus_wr_client_0_ubwc_threshold_lossy_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_ubwc_threshold_lossy_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1;

typedef struct{
    unsigned  OFFSET_TABLE_VAR_OPTION_ID : 3; /* 2:0 */
    unsigned  UNUSED0 : 5; /* 7:3 */
    unsigned  OFFSET_TABLE_VAR_TH_LUMA : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  OFFSET_TABLE_VAR_TH_CHROMA : 6; /* 21:16 */
    unsigned  UNUSED2 : 10; /* 31:22 */
} _ipe_ipe_0_bus_wr_client_0_ubwc_offsets_variance_lossy;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_ubwc_offsets_variance_lossy bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ipe_ipe_0_bus_wr_client_0_system_cache_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_wr_client_0_burst_limit_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_BURST_LIMIT_CFG;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_0_debug_status_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_0_debug_status_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_0_debug_status_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_0_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_0_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED1 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED2 : 14; /* 31:18 */
} _ipe_ipe_0_bus_wr_client_1_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_1_addr_image;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_addr_image bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_ADDR_IMAGE;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_1_image_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_1_image_cfg_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_1_image_cfg_2;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_1_packer_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_packer_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_bus_wr_client_1_bw_limit;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_bw_limit bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_1_addr_frame_header;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_1_irq_subsample_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_1_irq_subsample_cfg_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_1_addr_ubwc_meta;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_addr_ubwc_meta bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_ADDR_UBWC_META;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_1_ubwc_meta_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_ubwc_meta_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_META_CFG;

typedef struct{
    unsigned  UBWC_EN : 1; /* 0:0 */
    unsigned  COMPRESS_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  UBWC_FORMAT : 3; /* 6:4 */
    unsigned  UNUSED1 : 25; /* 31:7 */
} _ipe_ipe_0_bus_wr_client_1_ubwc_mode_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_ubwc_mode_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_MODE_CFG;

typedef struct{
    unsigned  GEN_STATS : 1; /* 0:0 */
    unsigned  STATS_RESET : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_wr_client_1_ubwc_stats_ctrl;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_ubwc_stats_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_STATS_CTRL;

typedef struct{
    unsigned  UBWC_VER : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  LOSSY_MODE : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_1_ubwc_ctrl_2;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_ubwc_ctrl_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_CTRL_2;

typedef struct{
    unsigned  MIN_DELTA_DARK_0 : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  MIN_DELTA_DARK_1 : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  MIN_DELTA_DARK_2 : 2; /* 9:8 */
    unsigned  UNUSED2 : 6; /* 15:10 */
    unsigned  COUNT_THRESH_MIN : 3; /* 18:16 */
    unsigned  UNUSED3 : 1; /* 19:19 */
    unsigned  LOSSY_INIT_VAL : 3; /* 22:20 */
    unsigned  UNUSED4 : 1; /* 23:23 */
    unsigned  THRESH_PIX_SUM_DEPTH : 4; /* 27:24 */
    unsigned  UNUSED5 : 4; /* 31:28 */
} _ipe_ipe_0_bus_wr_client_1_ubwc_threshold_lossy_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_ubwc_threshold_lossy_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0;

typedef struct{
    unsigned  MIN_DELTA_BRIGHT_0 : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  MIN_DELTA_BRIGHT_1 : 4; /* 11:8 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  MIN_DELTA_BRIGHT_2 : 4; /* 19:16 */
    unsigned  UNUSED2 : 12; /* 31:20 */
} _ipe_ipe_0_bus_wr_client_1_ubwc_threshold_lossy_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_ubwc_threshold_lossy_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1;

typedef struct{
    unsigned  OFFSET_TABLE_VAR_OPTION_ID : 3; /* 2:0 */
    unsigned  UNUSED0 : 5; /* 7:3 */
    unsigned  OFFSET_TABLE_VAR_TH_LUMA : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  OFFSET_TABLE_VAR_TH_CHROMA : 6; /* 21:16 */
    unsigned  UNUSED2 : 10; /* 31:22 */
} _ipe_ipe_0_bus_wr_client_1_ubwc_offsets_variance_lossy;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_ubwc_offsets_variance_lossy bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ipe_ipe_0_bus_wr_client_1_system_cache_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_wr_client_1_burst_limit_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_BURST_LIMIT_CFG;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_1_debug_status_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_1_debug_status_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_1_debug_status_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_1_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_1_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED1 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED2 : 14; /* 31:18 */
} _ipe_ipe_0_bus_wr_client_2_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_2_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_2_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_2_addr_image;

typedef union{
    _ipe_ipe_0_bus_wr_client_2_addr_image bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_2_ADDR_IMAGE;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_2_image_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_2_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_2_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_2_image_cfg_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_2_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_2_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_2_image_cfg_2;

typedef union{
    _ipe_ipe_0_bus_wr_client_2_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_2_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_2_packer_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_2_packer_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_2_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_bus_wr_client_2_bw_limit;

typedef union{
    _ipe_ipe_0_bus_wr_client_2_bw_limit bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_2_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_2_addr_frame_header;

typedef union{
    _ipe_ipe_0_bus_wr_client_2_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_2_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_2_irq_subsample_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_2_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_2_irq_subsample_cfg_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_2_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ipe_ipe_0_bus_wr_client_2_system_cache_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_2_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_wr_client_2_burst_limit_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_2_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_2_BURST_LIMIT_CFG;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_2_debug_status_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_2_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_2_debug_status_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_2_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_2_debug_status_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_2_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_2_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED1 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED2 : 14; /* 31:18 */
} _ipe_ipe_0_bus_wr_client_3_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_3_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_3_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_3_addr_image;

typedef union{
    _ipe_ipe_0_bus_wr_client_3_addr_image bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_3_ADDR_IMAGE;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_3_image_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_3_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_3_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_3_image_cfg_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_3_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_3_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_3_image_cfg_2;

typedef union{
    _ipe_ipe_0_bus_wr_client_3_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_3_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_3_packer_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_3_packer_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_3_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_bus_wr_client_3_bw_limit;

typedef union{
    _ipe_ipe_0_bus_wr_client_3_bw_limit bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_3_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_3_addr_frame_header;

typedef union{
    _ipe_ipe_0_bus_wr_client_3_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_3_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_3_irq_subsample_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_3_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_3_irq_subsample_cfg_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_3_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ipe_ipe_0_bus_wr_client_3_system_cache_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_3_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_wr_client_3_burst_limit_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_3_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_3_BURST_LIMIT_CFG;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_3_debug_status_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_3_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_3_debug_status_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_3_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_3_debug_status_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_3_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_3_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED1 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED2 : 14; /* 31:18 */
} _ipe_ipe_0_bus_wr_client_4_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_4_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_4_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_4_addr_image;

typedef union{
    _ipe_ipe_0_bus_wr_client_4_addr_image bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_4_ADDR_IMAGE;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_4_image_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_4_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_4_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_4_image_cfg_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_4_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_4_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_4_image_cfg_2;

typedef union{
    _ipe_ipe_0_bus_wr_client_4_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_4_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_4_packer_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_4_packer_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_4_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_bus_wr_client_4_bw_limit;

typedef union{
    _ipe_ipe_0_bus_wr_client_4_bw_limit bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_4_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_4_addr_frame_header;

typedef union{
    _ipe_ipe_0_bus_wr_client_4_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_4_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_4_irq_subsample_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_4_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_4_irq_subsample_cfg_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_4_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ipe_ipe_0_bus_wr_client_4_system_cache_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_4_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_wr_client_4_burst_limit_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_4_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_4_BURST_LIMIT_CFG;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_4_debug_status_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_4_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_4_debug_status_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_4_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_4_debug_status_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_4_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_4_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED1 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED2 : 14; /* 31:18 */
} _ipe_ipe_0_bus_wr_client_5_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_5_addr_image;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_addr_image bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_ADDR_IMAGE;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_5_image_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_5_image_cfg_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_5_image_cfg_2;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_5_packer_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_packer_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_bus_wr_client_5_bw_limit;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_bw_limit bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_5_addr_frame_header;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_5_irq_subsample_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_5_irq_subsample_cfg_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_5_addr_ubwc_meta;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_addr_ubwc_meta bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_ADDR_UBWC_META;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_5_ubwc_meta_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_ubwc_meta_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_META_CFG;

typedef struct{
    unsigned  UBWC_EN : 1; /* 0:0 */
    unsigned  COMPRESS_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  UBWC_FORMAT : 3; /* 6:4 */
    unsigned  UNUSED1 : 25; /* 31:7 */
} _ipe_ipe_0_bus_wr_client_5_ubwc_mode_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_ubwc_mode_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_MODE_CFG;

typedef struct{
    unsigned  GEN_STATS : 1; /* 0:0 */
    unsigned  STATS_RESET : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_wr_client_5_ubwc_stats_ctrl;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_ubwc_stats_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_STATS_CTRL;

typedef struct{
    unsigned  UBWC_VER : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  LOSSY_MODE : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_5_ubwc_ctrl_2;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_ubwc_ctrl_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_CTRL_2;

typedef struct{
    unsigned  MIN_DELTA_DARK_0 : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  MIN_DELTA_DARK_1 : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  MIN_DELTA_DARK_2 : 2; /* 9:8 */
    unsigned  UNUSED2 : 6; /* 15:10 */
    unsigned  COUNT_THRESH_MIN : 3; /* 18:16 */
    unsigned  UNUSED3 : 1; /* 19:19 */
    unsigned  LOSSY_INIT_VAL : 3; /* 22:20 */
    unsigned  UNUSED4 : 1; /* 23:23 */
    unsigned  THRESH_PIX_SUM_DEPTH : 4; /* 27:24 */
    unsigned  UNUSED5 : 4; /* 31:28 */
} _ipe_ipe_0_bus_wr_client_5_ubwc_threshold_lossy_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_ubwc_threshold_lossy_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0;

typedef struct{
    unsigned  MIN_DELTA_BRIGHT_0 : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  MIN_DELTA_BRIGHT_1 : 4; /* 11:8 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  MIN_DELTA_BRIGHT_2 : 4; /* 19:16 */
    unsigned  UNUSED2 : 12; /* 31:20 */
} _ipe_ipe_0_bus_wr_client_5_ubwc_threshold_lossy_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_ubwc_threshold_lossy_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1;

typedef struct{
    unsigned  OFFSET_TABLE_VAR_OPTION_ID : 3; /* 2:0 */
    unsigned  UNUSED0 : 5; /* 7:3 */
    unsigned  OFFSET_TABLE_VAR_TH_LUMA : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  OFFSET_TABLE_VAR_TH_CHROMA : 6; /* 21:16 */
    unsigned  UNUSED2 : 10; /* 31:22 */
} _ipe_ipe_0_bus_wr_client_5_ubwc_offsets_variance_lossy;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_ubwc_offsets_variance_lossy bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ipe_ipe_0_bus_wr_client_5_system_cache_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_wr_client_5_burst_limit_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_BURST_LIMIT_CFG;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_5_debug_status_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_5_debug_status_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_5_debug_status_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_5_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_5_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED1 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED2 : 14; /* 31:18 */
} _ipe_ipe_0_bus_wr_client_6_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_6_addr_image;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_addr_image bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_ADDR_IMAGE;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_6_image_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_6_image_cfg_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_6_image_cfg_2;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_6_packer_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_packer_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_bus_wr_client_6_bw_limit;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_bw_limit bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_6_addr_frame_header;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_6_irq_subsample_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_6_irq_subsample_cfg_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_6_addr_ubwc_meta;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_addr_ubwc_meta bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_ADDR_UBWC_META;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_6_ubwc_meta_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_ubwc_meta_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_META_CFG;

typedef struct{
    unsigned  UBWC_EN : 1; /* 0:0 */
    unsigned  COMPRESS_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  UBWC_FORMAT : 3; /* 6:4 */
    unsigned  UNUSED1 : 25; /* 31:7 */
} _ipe_ipe_0_bus_wr_client_6_ubwc_mode_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_ubwc_mode_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_MODE_CFG;

typedef struct{
    unsigned  GEN_STATS : 1; /* 0:0 */
    unsigned  STATS_RESET : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_wr_client_6_ubwc_stats_ctrl;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_ubwc_stats_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_STATS_CTRL;

typedef struct{
    unsigned  UBWC_VER : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  LOSSY_MODE : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_6_ubwc_ctrl_2;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_ubwc_ctrl_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_CTRL_2;

typedef struct{
    unsigned  MIN_DELTA_DARK_0 : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  MIN_DELTA_DARK_1 : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  MIN_DELTA_DARK_2 : 2; /* 9:8 */
    unsigned  UNUSED2 : 6; /* 15:10 */
    unsigned  COUNT_THRESH_MIN : 3; /* 18:16 */
    unsigned  UNUSED3 : 1; /* 19:19 */
    unsigned  LOSSY_INIT_VAL : 3; /* 22:20 */
    unsigned  UNUSED4 : 1; /* 23:23 */
    unsigned  THRESH_PIX_SUM_DEPTH : 4; /* 27:24 */
    unsigned  UNUSED5 : 4; /* 31:28 */
} _ipe_ipe_0_bus_wr_client_6_ubwc_threshold_lossy_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_ubwc_threshold_lossy_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_0;

typedef struct{
    unsigned  MIN_DELTA_BRIGHT_0 : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  MIN_DELTA_BRIGHT_1 : 4; /* 11:8 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  MIN_DELTA_BRIGHT_2 : 4; /* 19:16 */
    unsigned  UNUSED2 : 12; /* 31:20 */
} _ipe_ipe_0_bus_wr_client_6_ubwc_threshold_lossy_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_ubwc_threshold_lossy_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_THRESHOLD_LOSSY_1;

typedef struct{
    unsigned  OFFSET_TABLE_VAR_OPTION_ID : 3; /* 2:0 */
    unsigned  UNUSED0 : 5; /* 7:3 */
    unsigned  OFFSET_TABLE_VAR_TH_LUMA : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  OFFSET_TABLE_VAR_TH_CHROMA : 6; /* 21:16 */
    unsigned  UNUSED2 : 10; /* 31:22 */
} _ipe_ipe_0_bus_wr_client_6_ubwc_offsets_variance_lossy;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_ubwc_offsets_variance_lossy bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_UBWC_OFFSETS_VARIANCE_LOSSY;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ipe_ipe_0_bus_wr_client_6_system_cache_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_wr_client_6_burst_limit_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_BURST_LIMIT_CFG;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_6_debug_status_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_6_debug_status_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_6_debug_status_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_6_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_6_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED1 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED2 : 14; /* 31:18 */
} _ipe_ipe_0_bus_wr_client_7_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_7_addr_image;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_addr_image bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_ADDR_IMAGE;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_7_image_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_7_image_cfg_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_7_image_cfg_2;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_7_packer_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_packer_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_bus_wr_client_7_bw_limit;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_bw_limit bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_7_addr_frame_header;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_7_irq_subsample_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_7_irq_subsample_cfg_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_7_addr_ubwc_meta;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_addr_ubwc_meta bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_ADDR_UBWC_META;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_7_ubwc_meta_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_ubwc_meta_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_META_CFG;

typedef struct{
    unsigned  UBWC_EN : 1; /* 0:0 */
    unsigned  COMPRESS_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  UBWC_FORMAT : 3; /* 6:4 */
    unsigned  UNUSED1 : 25; /* 31:7 */
} _ipe_ipe_0_bus_wr_client_7_ubwc_mode_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_ubwc_mode_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_MODE_CFG;

typedef struct{
    unsigned  GEN_STATS : 1; /* 0:0 */
    unsigned  STATS_RESET : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_wr_client_7_ubwc_stats_ctrl;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_ubwc_stats_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_STATS_CTRL;

typedef struct{
    unsigned  UBWC_VER : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  LOSSY_MODE : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_7_ubwc_ctrl_2;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_ubwc_ctrl_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_CTRL_2;

typedef struct{
    unsigned  MIN_DELTA_DARK_0 : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  MIN_DELTA_DARK_1 : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  MIN_DELTA_DARK_2 : 2; /* 9:8 */
    unsigned  UNUSED2 : 6; /* 15:10 */
    unsigned  COUNT_THRESH_MIN : 3; /* 18:16 */
    unsigned  UNUSED3 : 1; /* 19:19 */
    unsigned  LOSSY_INIT_VAL : 3; /* 22:20 */
    unsigned  UNUSED4 : 1; /* 23:23 */
    unsigned  THRESH_PIX_SUM_DEPTH : 4; /* 27:24 */
    unsigned  UNUSED5 : 4; /* 31:28 */
} _ipe_ipe_0_bus_wr_client_7_ubwc_threshold_lossy_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_ubwc_threshold_lossy_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_0;

typedef struct{
    unsigned  MIN_DELTA_BRIGHT_0 : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  MIN_DELTA_BRIGHT_1 : 4; /* 11:8 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  MIN_DELTA_BRIGHT_2 : 4; /* 19:16 */
    unsigned  UNUSED2 : 12; /* 31:20 */
} _ipe_ipe_0_bus_wr_client_7_ubwc_threshold_lossy_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_ubwc_threshold_lossy_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_THRESHOLD_LOSSY_1;

typedef struct{
    unsigned  OFFSET_TABLE_VAR_OPTION_ID : 3; /* 2:0 */
    unsigned  UNUSED0 : 5; /* 7:3 */
    unsigned  OFFSET_TABLE_VAR_TH_LUMA : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  OFFSET_TABLE_VAR_TH_CHROMA : 6; /* 21:16 */
    unsigned  UNUSED2 : 10; /* 31:22 */
} _ipe_ipe_0_bus_wr_client_7_ubwc_offsets_variance_lossy;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_ubwc_offsets_variance_lossy bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_UBWC_OFFSETS_VARIANCE_LOSSY;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ipe_ipe_0_bus_wr_client_7_system_cache_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_wr_client_7_burst_limit_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_BURST_LIMIT_CFG;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_7_debug_status_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_7_debug_status_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_7_debug_status_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_7_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_7_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED1 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED2 : 14; /* 31:18 */
} _ipe_ipe_0_bus_wr_client_8_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_8_addr_image;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_addr_image bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_ADDR_IMAGE;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_8_image_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_8_image_cfg_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_8_image_cfg_2;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_8_packer_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_packer_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_bus_wr_client_8_bw_limit;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_bw_limit bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_8_addr_frame_header;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_8_irq_subsample_cfg_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_8_irq_subsample_cfg_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_8_addr_ubwc_meta;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_addr_ubwc_meta bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_ADDR_UBWC_META;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_8_ubwc_meta_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_ubwc_meta_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_META_CFG;

typedef struct{
    unsigned  UBWC_EN : 1; /* 0:0 */
    unsigned  COMPRESS_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  UBWC_FORMAT : 3; /* 6:4 */
    unsigned  UNUSED1 : 25; /* 31:7 */
} _ipe_ipe_0_bus_wr_client_8_ubwc_mode_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_ubwc_mode_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_MODE_CFG;

typedef struct{
    unsigned  GEN_STATS : 1; /* 0:0 */
    unsigned  STATS_RESET : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_wr_client_8_ubwc_stats_ctrl;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_ubwc_stats_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_STATS_CTRL;

typedef struct{
    unsigned  UBWC_VER : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  LOSSY_MODE : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ipe_ipe_0_bus_wr_client_8_ubwc_ctrl_2;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_ubwc_ctrl_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_CTRL_2;

typedef struct{
    unsigned  MIN_DELTA_DARK_0 : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  MIN_DELTA_DARK_1 : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  MIN_DELTA_DARK_2 : 2; /* 9:8 */
    unsigned  UNUSED2 : 6; /* 15:10 */
    unsigned  COUNT_THRESH_MIN : 3; /* 18:16 */
    unsigned  UNUSED3 : 1; /* 19:19 */
    unsigned  LOSSY_INIT_VAL : 3; /* 22:20 */
    unsigned  UNUSED4 : 1; /* 23:23 */
    unsigned  THRESH_PIX_SUM_DEPTH : 4; /* 27:24 */
    unsigned  UNUSED5 : 4; /* 31:28 */
} _ipe_ipe_0_bus_wr_client_8_ubwc_threshold_lossy_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_ubwc_threshold_lossy_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_0;

typedef struct{
    unsigned  MIN_DELTA_BRIGHT_0 : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  MIN_DELTA_BRIGHT_1 : 4; /* 11:8 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  MIN_DELTA_BRIGHT_2 : 4; /* 19:16 */
    unsigned  UNUSED2 : 12; /* 31:20 */
} _ipe_ipe_0_bus_wr_client_8_ubwc_threshold_lossy_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_ubwc_threshold_lossy_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_THRESHOLD_LOSSY_1;

typedef struct{
    unsigned  OFFSET_TABLE_VAR_OPTION_ID : 3; /* 2:0 */
    unsigned  UNUSED0 : 5; /* 7:3 */
    unsigned  OFFSET_TABLE_VAR_TH_LUMA : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  OFFSET_TABLE_VAR_TH_CHROMA : 6; /* 21:16 */
    unsigned  UNUSED2 : 10; /* 31:22 */
} _ipe_ipe_0_bus_wr_client_8_ubwc_offsets_variance_lossy;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_ubwc_offsets_variance_lossy bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_UBWC_OFFSETS_VARIANCE_LOSSY;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ipe_ipe_0_bus_wr_client_8_system_cache_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_bus_wr_client_8_burst_limit_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_BURST_LIMIT_CFG;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_bus_wr_client_8_debug_status_cfg;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_8_debug_status_0;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_bus_wr_client_8_debug_status_1;

typedef union{
    _ipe_ipe_0_bus_wr_client_8_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_BUS_WR_CLIENT_8_DEBUG_STATUS_1;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_0_hw_version;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_HW_VERSION;

typedef struct{
    unsigned  CCIF_DATA_Y_VIOLATION : 1; /* 0:0 */
    unsigned  CCIF_DATA_UV_VIOLATION : 1; /* 1:1 */
    unsigned  ICA_CORE_VIOLATION : 1; /* 2:2 */
    unsigned  CCIF_DATA_LMC_VIOLATION : 1; /* 3:3 */
    unsigned  LMC_DATA_LENGTH_VIOLATION : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_nps_clc_ica_0_hw_status;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_HW_STATUS;

typedef struct{
    unsigned  ADDR : 11; /* 10:0 */
    unsigned  UNUSED0 : 9; /* 19:11 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_lut_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_data;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_data_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_data_2;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_data_3;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_data_4;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_data_5;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_data_6;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_data_7;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_data_8;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_data_9;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_data_10;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_data_11;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_data_12;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_data_13;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_data_14;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_data_15;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_cmd;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_status;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_0_dmi_lut_bank_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_0_module_lut_bank_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_0_module_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_MODULE_CFG;

typedef struct{
    unsigned  IDLE : 1; /* 0:0 */
    unsigned  INVERSE_TRANSFORM_IDLE : 1; /* 1:1 */
    unsigned  PREFETCHING_IDLE : 1; /* 2:2 */
    unsigned  PROCESSING_IDLE : 1; /* 3:3 */
    unsigned  OUT_OF_FRAME_WARNING : 1; /* 4:4 */
    unsigned  PERSP_FP_MULT_ERROR : 1; /* 5:5 */
    unsigned  PERSP_INTRPL_FP_MULT_ERROR : 1; /* 6:6 */
    unsigned  BICUBIC_FP_MULT_ERROR : 1; /* 7:7 */
    unsigned  PERSP_FP_ADDER_ERROR : 1; /* 8:8 */
    unsigned  PERSP_INTRPL_FP_ADDER_ERROR : 1; /* 9:9 */
    unsigned  BICUBIC_FP_ADDER_ERROR : 1; /* 10:10 */
    unsigned  PERSP_FP_DIV_0_ERROR : 1; /* 11:11 */
    unsigned  PERSP_FP_DIV_1_ERROR : 1; /* 12:12 */
    unsigned  PERSP_FP_DIV_2_ERROR : 1; /* 13:13 */
    unsigned  PERSP_FP_DIV_3_ERROR : 1; /* 14:14 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ipe_ipe_0_nps_clc_ica_0_status;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_STATUS;

typedef struct{
    unsigned  MODE : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_nps_clc_ica_0_mode;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_mode bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_MODE;

typedef struct{
    unsigned  INPUT_FORMAT : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_nps_clc_ica_0_input_format;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_input_format bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_INPUT_FORMAT;

typedef struct{
    unsigned  OUTPUT_FORMAT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_0_output_format;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_output_format bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OUTPUT_FORMAT;

typedef struct{
    unsigned  INPUT_FRAME_WIDTH_MINUS_1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_input_frame_width_minus_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_input_frame_width_minus_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_INPUT_FRAME_WIDTH_MINUS_1;

typedef struct{
    unsigned  INPUT_FRAME_HEIGHT_MINUS_1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_input_frame_height_minus_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_input_frame_height_minus_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_INPUT_FRAME_HEIGHT_MINUS_1;

typedef struct{
    unsigned  OUTPUT_STRIP_WIDTH_MINUS_1 : 9; /* 8:0 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_nps_clc_ica_0_output_strip_width_minus_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_output_strip_width_minus_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OUTPUT_STRIP_WIDTH_MINUS_1;

typedef struct{
    unsigned  OUTPUT_STRIP_HEIGHT_MINUS_1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_output_strip_height_minus_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_output_strip_height_minus_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OUTPUT_STRIP_HEIGHT_MINUS_1;

typedef struct{
    unsigned  Y_INTERPOLATION_TYPE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_0_y_interpolation_type;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_y_interpolation_type bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_Y_INTERPOLATION_TYPE;

typedef struct{
    unsigned  EIGHT_BIT_OUTPUT_ALIGNMENT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_0_eight_bit_output_alignment;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_eight_bit_output_alignment bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_EIGHT_BIT_OUTPUT_ALIGNMENT;

typedef struct{
    unsigned  PACKED_FORMAT_PHASE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_ica_0_packed_format_phase;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_packed_format_phase bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_PACKED_FORMAT_PHASE;

typedef struct{
    unsigned  CONTROLLER_VALID_WIDTH_MINUS_1 : 19; /* 18:0 */
    unsigned  UNUSED0 : 13; /* 31:19 */
} _ipe_ipe_0_nps_clc_ica_0_controller_valid_width_minus_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_controller_valid_width_minus_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_VALID_WIDTH_MINUS_1;

typedef struct{
    unsigned  CONTROLLER_VALID_HEIGHT_MINUS_1 : 19; /* 18:0 */
    unsigned  UNUSED0 : 13; /* 31:19 */
} _ipe_ipe_0_nps_clc_ica_0_controller_valid_height_minus_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_controller_valid_height_minus_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_VALID_HEIGHT_MINUS_1;

typedef struct{
    unsigned  CONTROLLER_MRU_ENABLE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_0_controller_mru_enable;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_controller_mru_enable bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_MRU_ENABLE;

typedef struct{
    unsigned  CONTROLLER_ENABLE_UBWC_FULL_STALL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_0_controller_enable_ubwc_full_stall;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_controller_enable_ubwc_full_stall bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_ENABLE_UBWC_FULL_STALL;

typedef struct{
    unsigned  CONTROLLER_MIN_PREF_PROC_DISTANCE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_nps_clc_ica_0_controller_min_pref_proc_distance;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_controller_min_pref_proc_distance bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_MIN_PREF_PROC_DISTANCE;

typedef struct{
    unsigned  CONTROLLER_ENABLE_INVALID_PIXEL_FETCH : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_0_controller_enable_invalid_pixel_fetch;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_controller_enable_invalid_pixel_fetch bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_ENABLE_INVALID_PIXEL_FETCH;

typedef struct{
    unsigned  CONTROLLER_MAX_PREF_PROC_DISTANCE : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_controller_max_pref_proc_distance;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_controller_max_pref_proc_distance bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CONTROLLER_MAX_PREF_PROC_DISTANCE;

typedef struct{
    unsigned  CTC_OUTPUT_STRIP_START_Y : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_output_strip_start_y;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_output_strip_start_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_OUTPUT_STRIP_START_Y;

typedef struct{
    unsigned  CTC_OUTPUT_STRIP_START_X : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_output_strip_start_x;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_output_strip_start_x bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_OUTPUT_STRIP_START_X;

typedef struct{
    unsigned  CTC_HALF_OUTPUT_FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_half_output_frame_width;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_half_output_frame_width bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_HALF_OUTPUT_FRAME_WIDTH;

typedef struct{
    unsigned  CTC_HALF_OUTPUT_FRAME_HEIGHT : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_half_output_frame_height;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_half_output_frame_height bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_HALF_OUTPUT_FRAME_HEIGHT;

typedef struct{
    unsigned  CTC_O2V_SCALE_FACTOR_X_M : 18; /* 17:0 */
    unsigned  CTC_O2V_SCALE_FACTOR_X_E : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_o2v_scale_factor_x;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_o2v_scale_factor_x bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_SCALE_FACTOR_X;

typedef struct{
    unsigned  CTC_O2V_SCALE_FACTOR_Y_M : 18; /* 17:0 */
    unsigned  CTC_O2V_SCALE_FACTOR_Y_E : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_o2v_scale_factor_y;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_o2v_scale_factor_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_SCALE_FACTOR_Y;

typedef struct{
    unsigned  CTC_O2V_OFFSET_X_M : 18; /* 17:0 */
    unsigned  CTC_O2V_OFFSET_X_E : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_o2v_offset_x;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_o2v_offset_x bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_OFFSET_X;

typedef struct{
    unsigned  CTC_O2V_OFFSET_Y_M : 18; /* 17:0 */
    unsigned  CTC_O2V_OFFSET_Y_E : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_o2v_offset_y;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_o2v_offset_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_O2V_OFFSET_Y;

typedef struct{
    unsigned  CTC_TRANSFORM_PERSPECTIVE_ENABLE : 1; /* 0:0 */
    unsigned  CTC_TRANSFORM_GRID_ENABLE : 1; /* 1:1 */
    unsigned  CTC_TRANSFORM_REFINEMENT_ENABLE : 1; /* 2:2 */
    unsigned  CTC_TRANSFORM_TRANSLATION_ONLY : 1; /* 3:3 */
    unsigned  CTC_TRANSFORM_LMC_MODE : 2; /* 5:4 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_transform;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_transform bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_TRANSFORM;

typedef struct{
    unsigned  CTC_PERSP_TRANSFORM_GEOMETRY_M : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_persp_transform_geometry_m;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_persp_transform_geometry_m bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_PERSP_TRANSFORM_GEOMETRY_M;

typedef struct{
    unsigned  CTC_PERSP_TRANSFORM_GEOMETRY_N : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_persp_transform_geometry_n;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_persp_transform_geometry_n bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_PERSP_TRANSFORM_GEOMETRY_N;

typedef struct{
    unsigned  CTC_X_TRANSLATION : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_x_translation;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_x_translation bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_X_TRANSLATION;

typedef struct{
    unsigned  CTC_Y_TRANSLATION : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_y_translation;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_y_translation bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_Y_TRANSLATION;

typedef struct{
    unsigned  CTC_V2I_INV_SCALE_FACTOR_X_M : 18; /* 17:0 */
    unsigned  CTC_V2I_INV_SCALE_FACTOR_X_E : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_v2i_inv_scale_factor_x;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_v2i_inv_scale_factor_x bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_INV_SCALE_FACTOR_X;

typedef struct{
    unsigned  CTC_V2I_INV_SCALE_FACTOR_Y_M : 18; /* 17:0 */
    unsigned  CTC_V2I_INV_SCALE_FACTOR_Y_E : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_v2i_inv_scale_factor_y;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_v2i_inv_scale_factor_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_INV_SCALE_FACTOR_Y;

typedef struct{
    unsigned  CTC_V2I_OFFSET_X_M : 18; /* 17:0 */
    unsigned  CTC_V2I_OFFSET_X_E : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_v2i_offset_x;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_v2i_offset_x bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_OFFSET_X;

typedef struct{
    unsigned  CTC_V2I_OFFSET_Y_M : 18; /* 17:0 */
    unsigned  CTC_V2I_OFFSET_Y_E : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_v2i_offset_y;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_v2i_offset_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_V2I_OFFSET_Y;

typedef struct{
    unsigned  CTC_INPUT_COORD_PRECISION : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_input_coord_precision;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_input_coord_precision bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_INPUT_COORD_PRECISION;

typedef struct{
    unsigned  CTC_GRID_TRANSFORM_GEOMETRY : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_grid_transform_geometry;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_grid_transform_geometry bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_GRID_TRANSFORM_GEOMETRY;

typedef struct{
    unsigned  CTC_LMC_MV_DIFF_THR : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_lmc_config;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_lmc_config bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_LMC_CONFIG;

typedef struct{
    unsigned  OPG_INVALID_OUTPUT_TREATMENT_CALCULATE : 1; /* 0:0 */
    unsigned  UNUSED0 : 1; /* 1:1 */
    unsigned  OPG_INVALID_OUTPUT_TREATMENT_Y : 10; /* 11:2 */
    unsigned  OPG_INVALID_OUTPUT_TREATMENT_CB : 10; /* 21:12 */
    unsigned  OPG_INVALID_OUTPUT_TREATMENT_CR : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_ica_0_opg_invalid_output_treatment;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_invalid_output_treatment bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INVALID_OUTPUT_TREATMENT;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_0 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_0 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_0;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_0;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_0 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_0;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_0;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_1 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_1 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_1;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_1;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_2 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_2 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_2;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_2;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_2 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_2;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_2;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_3 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_3 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_3;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_3;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_3 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_3;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_3;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_4 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_4 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_4;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_4;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_4 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_4;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_4;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_5 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_5 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_5;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_5;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_5 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_5;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_5;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_6 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_6 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_6;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_6;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_6 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_6;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_6;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_7 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_7 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_7;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_7;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_7 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_7;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_7;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_8 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_8 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_8;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_8;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_8 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_8;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_8;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_9 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_9 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_9;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_9;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_9 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_9;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_9;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_10 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_10 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_10;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_10 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_10;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_10 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_10;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_10 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_10;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_11 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_11 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_11;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_11 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_11;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_11 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_11;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_11 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_11;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_12 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_12 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_12;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_12 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_12;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_12 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_12;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_12 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_12;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_13 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_13 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_13;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_13 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_13;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_13 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_13;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_13 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_13;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_14 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_14 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_14;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_14 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_14;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_14 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_14;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_14 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_14;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_15 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_15 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_15;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_01_15 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_01_15;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_15 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_15;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_opg_interpolation_lut_2_15 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_OPG_INTERPOLATION_LUT_2_15;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_GRID_WIDTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_grid_width;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_grid_width bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_GRID_WIDTH;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_GRID_HEIGHT : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_grid_height;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_grid_height bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_GRID_HEIGHT;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_GRID_WIDTH : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_grid_width;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_grid_width bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_GRID_WIDTH;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_GRID_HEIGHT : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_grid_height;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_grid_height bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_GRID_HEIGHT;

typedef struct{
    unsigned  CTC_REFINEMENT_DC64_GRID_WIDTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc64_grid_width;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc64_grid_width bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_GRID_WIDTH;

typedef struct{
    unsigned  CTC_REFINEMENT_DC64_GRID_HEIGHT : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc64_grid_height;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc64_grid_height bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_GRID_HEIGHT;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_GRID_FRAC_BITS : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_grid_frac_bits;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_grid_frac_bits bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_GRID_FRAC_BITS;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_GRID_FRAC_BITS : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_grid_frac_bits;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_grid_frac_bits bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_GRID_FRAC_BITS;

typedef struct{
    unsigned  CTC_REFINEMENT_DC64_GRID_FRAC_BITS : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc64_grid_frac_bits;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc64_grid_frac_bits bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_GRID_FRAC_BITS;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_X_0 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_x_0;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_x_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_0;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_X_1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_x_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_x_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_1;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_X_2 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_x_2;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_x_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_2;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_X_3 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_x_3;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_x_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_3;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_X_4 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_x_4;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_x_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_4;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_X_5 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_x_5;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_x_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_5;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_X_6 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_x_6;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_x_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_6;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_X_7 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_x_7;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_x_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_7;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_X_8 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_x_8;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_x_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_8;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_X_9 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_x_9;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_x_9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_X_9;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_Y_0 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_y_0;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_y_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_0;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_Y_1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_y_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_y_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_1;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_Y_2 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_y_2;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_y_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_2;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_Y_3 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_y_3;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_y_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_3;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_Y_4 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_y_4;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_y_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_4;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_Y_5 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_y_5;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_y_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_5;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_Y_6 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_y_6;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_y_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_6;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_Y_7 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_y_7;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc4_location_y_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC4_LOCATION_Y_7;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_LOCATION_X_0 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_location_x_0;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_location_x_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_0;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_LOCATION_X_1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_location_x_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_location_x_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_1;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_LOCATION_X_2 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_location_x_2;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_location_x_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_2;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_LOCATION_X_3 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_location_x_3;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_location_x_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_X_3;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_LOCATION_Y_0 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_location_y_0;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_location_y_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_0;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_LOCATION_Y_1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_location_y_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_location_y_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_1;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_LOCATION_Y_2 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_location_y_2;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_location_y_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_2;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_LOCATION_Y_3 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_location_y_3;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc16_location_y_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC16_LOCATION_Y_3;

typedef struct{
    unsigned  CTC_REFINEMENT_DC64_LOCATION_X_0 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc64_location_x_0;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc64_location_x_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_X_0;

typedef struct{
    unsigned  CTC_REFINEMENT_DC64_LOCATION_X_1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc64_location_x_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc64_location_x_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_X_1;

typedef struct{
    unsigned  CTC_REFINEMENT_DC64_LOCATION_Y_0 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc64_location_y_0;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc64_location_y_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_Y_0;

typedef struct{
    unsigned  CTC_REFINEMENT_DC64_LOCATION_Y_1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc64_location_y_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_dc64_location_y_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_DC64_LOCATION_Y_1;

typedef struct{
    unsigned  CTC_REFINEMENT_PREPROCESSING_MODE : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_preprocessing_mode;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ctc_refinement_preprocessing_mode bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_CTC_REFINEMENT_PREPROCESSING_MODE;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_ica_0_perf_count_cfg_0;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_perf_count_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_CFG_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_0_perf_always_count_val;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_perf_always_count_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_PERF_ALWAYS_COUNT_VAL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_0_perf_busy_count_val;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_perf_busy_count_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_PERF_BUSY_COUNT_VAL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_0_perf_stall_axi_count_val;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_perf_stall_axi_count_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_PERF_STALL_AXI_COUNT_VAL;

typedef struct{
    unsigned  PERF_ALWAYS_COUNT_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  PERF_BUSY_COUNT_DONE : 1; /* 4:4 */
    unsigned  UNUSED1 : 3; /* 7:5 */
    unsigned  PERF_STALL_AXI_COUNT_DONE : 1; /* 8:8 */
    unsigned  UNUSED2 : 23; /* 31:9 */
} _ipe_ipe_0_nps_clc_ica_0_perf_count_status;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_perf_count_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_PERF_COUNT_STATUS;

typedef struct{
    unsigned  ICA_4PPC_N_ORDER_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_0_ica_vendor_spec;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_ica_vendor_spec bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_ICA_VENDOR_SPEC;

typedef struct{
    unsigned  NOP : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_nps_clc_ica_0_nop;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_nop bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_NOP;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_BUS_SEL : 5; /* 8:4 */
    unsigned  TEST_BUS_MODULE_SEL : 5; /* 13:9 */
    unsigned  UNUSED1 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_0_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_0_spare;

typedef union{
    _ipe_ipe_0_nps_clc_ica_0_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_0_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_1_hw_version;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_HW_VERSION;

typedef struct{
    unsigned  CCIF_DATA_Y_VIOLATION : 1; /* 0:0 */
    unsigned  CCIF_DATA_UV_VIOLATION : 1; /* 1:1 */
    unsigned  ICA_CORE_VIOLATION : 1; /* 2:2 */
    unsigned  CCIF_DATA_LMC_VIOLATION : 1; /* 3:3 */
    unsigned  LMC_DATA_LENGTH_VIOLATION : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_nps_clc_ica_1_hw_status;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_HW_STATUS;

typedef struct{
    unsigned  ADDR : 11; /* 10:0 */
    unsigned  UNUSED0 : 9; /* 19:11 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_lut_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_data;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_data_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_data_2;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_data_3;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_data_4;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_data_5;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_data_6;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_data_7;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_data_8;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_data_9;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_data_10;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_data_11;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_data_12;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_data_13;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_data_14;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_data_15;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_cmd;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_status;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_1_dmi_lut_bank_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_1_module_lut_bank_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_1_module_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_MODULE_CFG;

typedef struct{
    unsigned  IDLE : 1; /* 0:0 */
    unsigned  INVERSE_TRANSFORM_IDLE : 1; /* 1:1 */
    unsigned  PREFETCHING_IDLE : 1; /* 2:2 */
    unsigned  PROCESSING_IDLE : 1; /* 3:3 */
    unsigned  OUT_OF_FRAME_WARNING : 1; /* 4:4 */
    unsigned  PERSP_FP_MULT_ERROR : 1; /* 5:5 */
    unsigned  PERSP_INTRPL_FP_MULT_ERROR : 1; /* 6:6 */
    unsigned  BICUBIC_FP_MULT_ERROR : 1; /* 7:7 */
    unsigned  PERSP_FP_ADDER_ERROR : 1; /* 8:8 */
    unsigned  PERSP_INTRPL_FP_ADDER_ERROR : 1; /* 9:9 */
    unsigned  BICUBIC_FP_ADDER_ERROR : 1; /* 10:10 */
    unsigned  PERSP_FP_DIV_0_ERROR : 1; /* 11:11 */
    unsigned  PERSP_FP_DIV_1_ERROR : 1; /* 12:12 */
    unsigned  PERSP_FP_DIV_2_ERROR : 1; /* 13:13 */
    unsigned  PERSP_FP_DIV_3_ERROR : 1; /* 14:14 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ipe_ipe_0_nps_clc_ica_1_status;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_STATUS;

typedef struct{
    unsigned  MODE : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_nps_clc_ica_1_mode;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_mode bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_MODE;

typedef struct{
    unsigned  INPUT_FORMAT : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_nps_clc_ica_1_input_format;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_input_format bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_INPUT_FORMAT;

typedef struct{
    unsigned  OUTPUT_FORMAT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_1_output_format;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_output_format bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OUTPUT_FORMAT;

typedef struct{
    unsigned  INPUT_FRAME_WIDTH_MINUS_1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_input_frame_width_minus_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_input_frame_width_minus_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_INPUT_FRAME_WIDTH_MINUS_1;

typedef struct{
    unsigned  INPUT_FRAME_HEIGHT_MINUS_1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_input_frame_height_minus_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_input_frame_height_minus_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_INPUT_FRAME_HEIGHT_MINUS_1;

typedef struct{
    unsigned  OUTPUT_STRIP_WIDTH_MINUS_1 : 9; /* 8:0 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_nps_clc_ica_1_output_strip_width_minus_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_output_strip_width_minus_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OUTPUT_STRIP_WIDTH_MINUS_1;

typedef struct{
    unsigned  OUTPUT_STRIP_HEIGHT_MINUS_1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_output_strip_height_minus_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_output_strip_height_minus_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OUTPUT_STRIP_HEIGHT_MINUS_1;

typedef struct{
    unsigned  Y_INTERPOLATION_TYPE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_1_y_interpolation_type;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_y_interpolation_type bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_Y_INTERPOLATION_TYPE;

typedef struct{
    unsigned  EIGHT_BIT_OUTPUT_ALIGNMENT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_1_eight_bit_output_alignment;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_eight_bit_output_alignment bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_EIGHT_BIT_OUTPUT_ALIGNMENT;

typedef struct{
    unsigned  PACKED_FORMAT_PHASE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_ica_1_packed_format_phase;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_packed_format_phase bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_PACKED_FORMAT_PHASE;

typedef struct{
    unsigned  CONTROLLER_VALID_WIDTH_MINUS_1 : 19; /* 18:0 */
    unsigned  UNUSED0 : 13; /* 31:19 */
} _ipe_ipe_0_nps_clc_ica_1_controller_valid_width_minus_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_controller_valid_width_minus_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_VALID_WIDTH_MINUS_1;

typedef struct{
    unsigned  CONTROLLER_VALID_HEIGHT_MINUS_1 : 19; /* 18:0 */
    unsigned  UNUSED0 : 13; /* 31:19 */
} _ipe_ipe_0_nps_clc_ica_1_controller_valid_height_minus_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_controller_valid_height_minus_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_VALID_HEIGHT_MINUS_1;

typedef struct{
    unsigned  CONTROLLER_MRU_ENABLE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_1_controller_mru_enable;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_controller_mru_enable bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_MRU_ENABLE;

typedef struct{
    unsigned  CONTROLLER_ENABLE_UBWC_FULL_STALL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_1_controller_enable_ubwc_full_stall;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_controller_enable_ubwc_full_stall bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_ENABLE_UBWC_FULL_STALL;

typedef struct{
    unsigned  CONTROLLER_MIN_PREF_PROC_DISTANCE : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_nps_clc_ica_1_controller_min_pref_proc_distance;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_controller_min_pref_proc_distance bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_MIN_PREF_PROC_DISTANCE;

typedef struct{
    unsigned  CONTROLLER_ENABLE_INVALID_PIXEL_FETCH : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_1_controller_enable_invalid_pixel_fetch;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_controller_enable_invalid_pixel_fetch bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_ENABLE_INVALID_PIXEL_FETCH;

typedef struct{
    unsigned  CONTROLLER_MAX_PREF_PROC_DISTANCE : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_controller_max_pref_proc_distance;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_controller_max_pref_proc_distance bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CONTROLLER_MAX_PREF_PROC_DISTANCE;

typedef struct{
    unsigned  CTC_OUTPUT_STRIP_START_Y : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_output_strip_start_y;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_output_strip_start_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_OUTPUT_STRIP_START_Y;

typedef struct{
    unsigned  CTC_OUTPUT_STRIP_START_X : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_output_strip_start_x;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_output_strip_start_x bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_OUTPUT_STRIP_START_X;

typedef struct{
    unsigned  CTC_HALF_OUTPUT_FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_half_output_frame_width;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_half_output_frame_width bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_HALF_OUTPUT_FRAME_WIDTH;

typedef struct{
    unsigned  CTC_HALF_OUTPUT_FRAME_HEIGHT : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_half_output_frame_height;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_half_output_frame_height bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_HALF_OUTPUT_FRAME_HEIGHT;

typedef struct{
    unsigned  CTC_O2V_SCALE_FACTOR_X_M : 18; /* 17:0 */
    unsigned  CTC_O2V_SCALE_FACTOR_X_E : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_o2v_scale_factor_x;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_o2v_scale_factor_x bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_SCALE_FACTOR_X;

typedef struct{
    unsigned  CTC_O2V_SCALE_FACTOR_Y_M : 18; /* 17:0 */
    unsigned  CTC_O2V_SCALE_FACTOR_Y_E : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_o2v_scale_factor_y;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_o2v_scale_factor_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_SCALE_FACTOR_Y;

typedef struct{
    unsigned  CTC_O2V_OFFSET_X_M : 18; /* 17:0 */
    unsigned  CTC_O2V_OFFSET_X_E : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_o2v_offset_x;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_o2v_offset_x bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_OFFSET_X;

typedef struct{
    unsigned  CTC_O2V_OFFSET_Y_M : 18; /* 17:0 */
    unsigned  CTC_O2V_OFFSET_Y_E : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_o2v_offset_y;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_o2v_offset_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_O2V_OFFSET_Y;

typedef struct{
    unsigned  CTC_TRANSFORM_PERSPECTIVE_ENABLE : 1; /* 0:0 */
    unsigned  CTC_TRANSFORM_GRID_ENABLE : 1; /* 1:1 */
    unsigned  CTC_TRANSFORM_REFINEMENT_ENABLE : 1; /* 2:2 */
    unsigned  CTC_TRANSFORM_TRANSLATION_ONLY : 1; /* 3:3 */
    unsigned  CTC_TRANSFORM_LMC_MODE : 2; /* 5:4 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_transform;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_transform bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_TRANSFORM;

typedef struct{
    unsigned  CTC_PERSP_TRANSFORM_GEOMETRY_M : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_persp_transform_geometry_m;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_persp_transform_geometry_m bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_PERSP_TRANSFORM_GEOMETRY_M;

typedef struct{
    unsigned  CTC_PERSP_TRANSFORM_GEOMETRY_N : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_persp_transform_geometry_n;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_persp_transform_geometry_n bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_PERSP_TRANSFORM_GEOMETRY_N;

typedef struct{
    unsigned  CTC_X_TRANSLATION : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_x_translation;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_x_translation bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_X_TRANSLATION;

typedef struct{
    unsigned  CTC_Y_TRANSLATION : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_y_translation;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_y_translation bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_Y_TRANSLATION;

typedef struct{
    unsigned  CTC_V2I_INV_SCALE_FACTOR_X_M : 18; /* 17:0 */
    unsigned  CTC_V2I_INV_SCALE_FACTOR_X_E : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_v2i_inv_scale_factor_x;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_v2i_inv_scale_factor_x bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_INV_SCALE_FACTOR_X;

typedef struct{
    unsigned  CTC_V2I_INV_SCALE_FACTOR_Y_M : 18; /* 17:0 */
    unsigned  CTC_V2I_INV_SCALE_FACTOR_Y_E : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_v2i_inv_scale_factor_y;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_v2i_inv_scale_factor_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_INV_SCALE_FACTOR_Y;

typedef struct{
    unsigned  CTC_V2I_OFFSET_X_M : 18; /* 17:0 */
    unsigned  CTC_V2I_OFFSET_X_E : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_v2i_offset_x;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_v2i_offset_x bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_OFFSET_X;

typedef struct{
    unsigned  CTC_V2I_OFFSET_Y_M : 18; /* 17:0 */
    unsigned  CTC_V2I_OFFSET_Y_E : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_v2i_offset_y;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_v2i_offset_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_V2I_OFFSET_Y;

typedef struct{
    unsigned  CTC_INPUT_COORD_PRECISION : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_input_coord_precision;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_input_coord_precision bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_INPUT_COORD_PRECISION;

typedef struct{
    unsigned  CTC_GRID_TRANSFORM_GEOMETRY : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_grid_transform_geometry;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_grid_transform_geometry bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_GRID_TRANSFORM_GEOMETRY;

typedef struct{
    unsigned  CTC_LMC_MV_DIFF_THR : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_lmc_config;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_lmc_config bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_LMC_CONFIG;

typedef struct{
    unsigned  OPG_INVALID_OUTPUT_TREATMENT_CALCULATE : 1; /* 0:0 */
    unsigned  UNUSED0 : 1; /* 1:1 */
    unsigned  OPG_INVALID_OUTPUT_TREATMENT_Y : 10; /* 11:2 */
    unsigned  OPG_INVALID_OUTPUT_TREATMENT_CB : 10; /* 21:12 */
    unsigned  OPG_INVALID_OUTPUT_TREATMENT_CR : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_ica_1_opg_invalid_output_treatment;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_invalid_output_treatment bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INVALID_OUTPUT_TREATMENT;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_0 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_0 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_0;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_0;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_0 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_0;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_0;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_1 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_1 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_1;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_1;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_2 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_2 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_2;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_2;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_2 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_2;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_2;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_3 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_3 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_3;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_3;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_3 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_3;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_3;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_4 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_4 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_4;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_4;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_4 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_4;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_4;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_5 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_5 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_5;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_5;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_5 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_5;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_5;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_6 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_6 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_6;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_6;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_6 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_6;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_6;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_7 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_7 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_7;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_7;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_7 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_7;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_7;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_8 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_8 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_8;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_8;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_8 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_8;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_8;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_9 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_9 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_9;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_9;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_9 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_9;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_9;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_10 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_10 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_10;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_10 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_10;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_10 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_10;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_10 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_10;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_11 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_11 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_11;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_11 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_11;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_11 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_11;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_11 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_11;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_12 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_12 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_12;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_12 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_12;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_12 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_12;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_12 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_12;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_13 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_13 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_13;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_13 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_13;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_13 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_13;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_13 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_13;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_14 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_14 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_14;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_14 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_14;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_14 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_14;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_14 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_14;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_0_15 : 14; /* 13:0 */
    unsigned  OPG_INTERPOLATION_LUT_1_15 : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_15;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_01_15 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_01_15;

typedef struct{
    unsigned  OPG_INTERPOLATION_LUT_2_15 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_15;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_opg_interpolation_lut_2_15 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_OPG_INTERPOLATION_LUT_2_15;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_GRID_WIDTH : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_grid_width;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_grid_width bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_GRID_WIDTH;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_GRID_HEIGHT : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_grid_height;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_grid_height bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_GRID_HEIGHT;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_GRID_WIDTH : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_grid_width;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_grid_width bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_GRID_WIDTH;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_GRID_HEIGHT : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_grid_height;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_grid_height bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_GRID_HEIGHT;

typedef struct{
    unsigned  CTC_REFINEMENT_DC64_GRID_WIDTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc64_grid_width;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc64_grid_width bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_GRID_WIDTH;

typedef struct{
    unsigned  CTC_REFINEMENT_DC64_GRID_HEIGHT : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc64_grid_height;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc64_grid_height bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_GRID_HEIGHT;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_GRID_FRAC_BITS : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_grid_frac_bits;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_grid_frac_bits bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_GRID_FRAC_BITS;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_GRID_FRAC_BITS : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_grid_frac_bits;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_grid_frac_bits bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_GRID_FRAC_BITS;

typedef struct{
    unsigned  CTC_REFINEMENT_DC64_GRID_FRAC_BITS : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc64_grid_frac_bits;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc64_grid_frac_bits bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_GRID_FRAC_BITS;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_X_0 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_x_0;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_x_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_0;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_X_1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_x_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_x_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_1;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_X_2 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_x_2;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_x_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_2;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_X_3 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_x_3;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_x_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_3;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_X_4 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_x_4;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_x_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_4;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_X_5 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_x_5;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_x_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_5;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_X_6 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_x_6;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_x_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_6;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_X_7 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_x_7;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_x_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_7;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_X_8 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_x_8;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_x_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_8;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_X_9 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_x_9;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_x_9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_X_9;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_Y_0 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_y_0;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_y_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_0;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_Y_1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_y_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_y_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_1;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_Y_2 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_y_2;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_y_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_2;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_Y_3 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_y_3;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_y_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_3;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_Y_4 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_y_4;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_y_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_4;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_Y_5 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_y_5;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_y_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_5;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_Y_6 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_y_6;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_y_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_6;

typedef struct{
    unsigned  CTC_REFINEMENT_DC4_LOCATION_Y_7 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_y_7;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc4_location_y_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC4_LOCATION_Y_7;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_LOCATION_X_0 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_location_x_0;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_location_x_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_0;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_LOCATION_X_1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_location_x_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_location_x_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_1;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_LOCATION_X_2 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_location_x_2;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_location_x_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_2;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_LOCATION_X_3 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_location_x_3;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_location_x_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_X_3;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_LOCATION_Y_0 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_location_y_0;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_location_y_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_0;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_LOCATION_Y_1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_location_y_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_location_y_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_1;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_LOCATION_Y_2 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_location_y_2;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_location_y_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_2;

typedef struct{
    unsigned  CTC_REFINEMENT_DC16_LOCATION_Y_3 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_location_y_3;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc16_location_y_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC16_LOCATION_Y_3;

typedef struct{
    unsigned  CTC_REFINEMENT_DC64_LOCATION_X_0 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc64_location_x_0;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc64_location_x_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_X_0;

typedef struct{
    unsigned  CTC_REFINEMENT_DC64_LOCATION_X_1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc64_location_x_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc64_location_x_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_X_1;

typedef struct{
    unsigned  CTC_REFINEMENT_DC64_LOCATION_Y_0 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc64_location_y_0;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc64_location_y_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_Y_0;

typedef struct{
    unsigned  CTC_REFINEMENT_DC64_LOCATION_Y_1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc64_location_y_1;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_dc64_location_y_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_DC64_LOCATION_Y_1;

typedef struct{
    unsigned  CTC_REFINEMENT_PREPROCESSING_MODE : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_preprocessing_mode;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ctc_refinement_preprocessing_mode bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_CTC_REFINEMENT_PREPROCESSING_MODE;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_ica_1_perf_count_cfg_0;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_perf_count_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_CFG_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_1_perf_always_count_val;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_perf_always_count_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_PERF_ALWAYS_COUNT_VAL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_1_perf_busy_count_val;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_perf_busy_count_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_PERF_BUSY_COUNT_VAL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_ica_1_perf_stall_axi_count_val;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_perf_stall_axi_count_val bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_PERF_STALL_AXI_COUNT_VAL;

typedef struct{
    unsigned  PERF_ALWAYS_COUNT_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  PERF_BUSY_COUNT_DONE : 1; /* 4:4 */
    unsigned  UNUSED1 : 3; /* 7:5 */
    unsigned  PERF_STALL_AXI_COUNT_DONE : 1; /* 8:8 */
    unsigned  UNUSED2 : 23; /* 31:9 */
} _ipe_ipe_0_nps_clc_ica_1_perf_count_status;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_perf_count_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_PERF_COUNT_STATUS;

typedef struct{
    unsigned  ICA_4PPC_N_ORDER_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_1_ica_vendor_spec;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_ica_vendor_spec bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_ICA_VENDOR_SPEC;

typedef struct{
    unsigned  NOP : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_nps_clc_ica_1_nop;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_nop bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_NOP;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_BUS_SEL : 5; /* 8:4 */
    unsigned  TEST_BUS_MODULE_SEL : 5; /* 13:9 */
    unsigned  UNUSED1 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_ica_1_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_ica_1_spare;

typedef union{
    _ipe_ipe_0_nps_clc_ica_1_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ICA_1_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_anr_hw_version;

typedef union{
    _ipe_ipe_0_nps_clc_anr_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  OVERWRITE : 1; /* 1:1 */
    unsigned  UV_VIOLATION : 1; /* 2:2 */
    unsigned  DC_VIOLATION : 1; /* 3:3 */
    unsigned  UF_Y_VIOLATION : 1; /* 4:4 */
    unsigned  UF_UV_VIOLATION : 1; /* 5:5 */
    unsigned  UPSCL1_VIOLATION : 1; /* 6:6 */
    unsigned  UPSCL2_VIOLATION : 1; /* 7:7 */
    unsigned  STRIPE_VIOLATION : 1; /* 8:8 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_nps_clc_anr_hw_status;

typedef union{
    _ipe_ipe_0_nps_clc_anr_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  STRIPE_AUTO_CROP_DIS : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_nps_clc_anr_module_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_anr_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_MODULE_CFG;

typedef struct{
    unsigned  DCBLEND1_BYPASS : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_nps_clc_anr_dcblend1_bypass;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend1_bypass bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND1_BYPASS;

typedef struct{
    unsigned  RNF_BYPASS__LUMA : 1; /* 0:0 */
    unsigned  RNF_BYPASS__CHROMA : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_nps_clc_anr_rnf_bypass;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_bypass bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS;

typedef struct{
    unsigned  RNF_BYPASS_SUB__PEAK_LUMA : 1; /* 0:0 */
    unsigned  RNF_BYPASS_SUB__FIR_LUMA : 1; /* 1:1 */
    unsigned  RNF_BYPASS_SUB__IND_RANK_LUMA : 1; /* 2:2 */
    unsigned  RNF_BYPASS_SUB__PEAK_CHROMA : 1; /* 3:3 */
    unsigned  RNF_BYPASS_SUB__FIR_CHROMA : 1; /* 4:4 */
    unsigned  RNF_BYPASS_SUB__IND_RANK_CHROMA : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_nps_clc_anr_rnf_bypass_sub;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_bypass_sub bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_BYPASS_SUB;

typedef struct{
    unsigned  RNF_DEBUG__OUTIND_LUMA : 1; /* 0:0 */
    unsigned  RNF_DEBUG__OUTIND_CHROMA : 1; /* 1:1 */
    unsigned  RNF_DEBUG__ININD_LUMA : 2; /* 3:2 */
    unsigned  RNF_DEBUG__ININD_CHROMA : 2; /* 5:4 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_nps_clc_anr_rnf_debug;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_debug bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_DEBUG;

typedef struct{
    unsigned  RNF_INDRANK_Y_CFG__LENGTH : 1; /* 0:0 */
    unsigned  RNF_INDRANK_Y_CFG__WIDTH : 1; /* 1:1 */
    unsigned  RNF_INDRANK_Y_CFG__PAR_THR : 3; /* 4:2 */
    unsigned  RNF_INDRANK_Y_CFG__PRP_THR : 3; /* 7:5 */
    unsigned  RNF_INDRANK_Y_CFG__DG_PRP_HV_THR : 3; /* 10:8 */
    unsigned  RNF_INDRANK_Y_CFG__BYPASS : 1; /* 11:11 */
    unsigned  RNF_INDRANK_Y_CFG__CENTER_PAR_THR : 3; /* 14:12 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ipe_ipe_0_nps_clc_anr_rnf_indrank_y_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_indrank_y_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_CFG;

typedef struct{
    unsigned  RNF_INDRANK_Y_HV__PAR_CNT0 : 3; /* 2:0 */
    unsigned  RNF_INDRANK_Y_HV__PAR_CNT1 : 4; /* 6:3 */
    unsigned  RNF_INDRANK_Y_HV__PAR_CNT2 : 5; /* 11:7 */
    unsigned  RNF_INDRANK_Y_HV__PRP_CNT0 : 1; /* 12:12 */
    unsigned  RNF_INDRANK_Y_HV__PRP_CNT1 : 2; /* 14:13 */
    unsigned  RNF_INDRANK_Y_HV__PRP_CNT2 : 3; /* 17:15 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ipe_ipe_0_nps_clc_anr_rnf_indrank_y_hv;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_indrank_y_hv bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_HV;

typedef struct{
    unsigned  RNF_INDRANK_Y_DG__PAR_CNT0 : 3; /* 2:0 */
    unsigned  RNF_INDRANK_Y_DG__PAR_CNT1 : 4; /* 6:3 */
    unsigned  RNF_INDRANK_Y_DG__PAR_CNT2 : 5; /* 11:7 */
    unsigned  RNF_INDRANK_Y_DG__PRP_CNT0 : 1; /* 12:12 */
    unsigned  RNF_INDRANK_Y_DG__PRP_CNT1 : 2; /* 14:13 */
    unsigned  RNF_INDRANK_Y_DG__PRP_CNT2 : 3; /* 17:15 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ipe_ipe_0_nps_clc_anr_rnf_indrank_y_dg;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_indrank_y_dg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_Y_DG;

typedef struct{
    unsigned  RNF_INDRANK_C_CFG__WIDTH : 1; /* 0:0 */
    unsigned  RNF_INDRANK_C_CFG__PAR_THR : 3; /* 3:1 */
    unsigned  RNF_INDRANK_C_CFG__PRP_THR : 3; /* 6:4 */
    unsigned  RNF_INDRANK_C_CFG__DG_PRP_HV_THR : 3; /* 9:7 */
    unsigned  RNF_INDRANK_C_CFG__BYPASS : 1; /* 10:10 */
    unsigned  RNF_INDRANK_C_CFG__CENTER_PAR_THR : 3; /* 13:11 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_anr_rnf_indrank_c_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_indrank_c_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_CFG;

typedef struct{
    unsigned  RNF_INDRANK_C_HV__PAR_CNT0 : 3; /* 2:0 */
    unsigned  RNF_INDRANK_C_HV__PAR_CNT1 : 4; /* 6:3 */
    unsigned  RNF_INDRANK_C_HV__PRP_CNT0 : 1; /* 7:7 */
    unsigned  RNF_INDRANK_C_HV__PRP_CNT1 : 2; /* 9:8 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _ipe_ipe_0_nps_clc_anr_rnf_indrank_c_hv;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_indrank_c_hv bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_HV;

typedef struct{
    unsigned  RNF_INDRANK_C_DG__PAR_CNT0 : 3; /* 2:0 */
    unsigned  RNF_INDRANK_C_DG__PAR_CNT1 : 4; /* 6:3 */
    unsigned  RNF_INDRANK_C_DG__PRP_CNT0 : 1; /* 7:7 */
    unsigned  RNF_INDRANK_C_DG__PRP_CNT1 : 2; /* 9:8 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _ipe_ipe_0_nps_clc_anr_rnf_indrank_c_dg;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_indrank_c_dg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_INDRANK_C_DG;

typedef struct{
    unsigned  UNUSED0 : 3; /* 2:0 */
    unsigned  RNF_PEAK_CFG_Y__PEAK_CORR_MODE : 1; /* 3:3 */
    unsigned  RNF_PEAK_CFG_Y__PEAK_CORR_RANK : 2; /* 5:4 */
    unsigned  RNF_PEAK_CFG_Y__PEAK_CENTER_W : 2; /* 7:6 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ipe_ipe_0_nps_clc_anr_rnf_peak_cfg_y;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_peak_cfg_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_Y;

typedef struct{
    unsigned  UNUSED0 : 3; /* 2:0 */
    unsigned  RNF_PEAK_CFG_C__PEAK_CORR_MODE : 1; /* 3:3 */
    unsigned  RNF_PEAK_CFG_C__PEAK_CORR_RANK : 2; /* 5:4 */
    unsigned  RNF_PEAK_CFG_C__PEAK_CENTER_W : 2; /* 7:6 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ipe_ipe_0_nps_clc_anr_rnf_peak_cfg_c;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_peak_cfg_c bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CFG_C;

typedef struct{
    unsigned  RNF_PEAK_IMGCONDS0_Y__LEVEL_THR : 8; /* 7:0 */
    unsigned  RNF_PEAK_IMGCONDS0_Y__DC_THR : 8; /* 15:8 */
    unsigned  RNF_PEAK_IMGCONDS0_Y__DCLEVEL_THR : 8; /* 23:16 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_rnf_peak_imgconds0_y;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_peak_imgconds0_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS0_Y;

typedef struct{
    unsigned  RNF_PEAK_IMGCONDS1_Y__MINVAL : 8; /* 7:0 */
    unsigned  RNF_PEAK_IMGCONDS1_Y__OFFSET : 8; /* 15:8 */
    unsigned  RNF_PEAK_IMGCONDS1_Y__SLOPE : 10; /* 25:16 */
    unsigned  UNUSED0 : 6; /* 31:26 */
} _ipe_ipe_0_nps_clc_anr_rnf_peak_imgconds1_y;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_peak_imgconds1_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS1_Y;

typedef struct{
    unsigned  RNF_PEAK_IMGCONDS0_C__LEVEL_THR : 8; /* 7:0 */
    unsigned  RNF_PEAK_IMGCONDS0_C__DC_THR : 8; /* 15:8 */
    unsigned  RNF_PEAK_IMGCONDS0_C__DCLEVEL_THR : 8; /* 23:16 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_rnf_peak_imgconds0_c;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_peak_imgconds0_c bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS0_C;

typedef struct{
    unsigned  RNF_PEAK_IMGCONDS1_C__MINVAL : 8; /* 7:0 */
    unsigned  RNF_PEAK_IMGCONDS1_C__OFFSET : 8; /* 15:8 */
    unsigned  RNF_PEAK_IMGCONDS1_C__SLOPE : 10; /* 25:16 */
    unsigned  UNUSED0 : 6; /* 31:26 */
} _ipe_ipe_0_nps_clc_anr_rnf_peak_imgconds1_c;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_peak_imgconds1_c bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_IMGCONDS1_C;

typedef struct{
    unsigned  RNF_PEAK_DCCONDS0_Y__C1X1_DCTHR : 3; /* 2:0 */
    unsigned  RNF_PEAK_DCCONDS0_Y__C1X1_DCCNT3 : 4; /* 6:3 */
    unsigned  RNF_PEAK_DCCONDS0_Y__C1X1_DCCNT5 : 5; /* 11:7 */
    unsigned  RNF_PEAK_DCCONDS0_Y__C3X3_DCTHR : 3; /* 14:12 */
    unsigned  RNF_PEAK_DCCONDS0_Y__C3X3_DCCNT3 : 4; /* 18:15 */
    unsigned  RNF_PEAK_DCCONDS0_Y__C3X3_DCCNT5 : 5; /* 23:19 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_rnf_peak_dcconds0_y;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_peak_dcconds0_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_Y;

typedef struct{
    unsigned  RNF_PEAK_DCCONDS1_Y__C5X5_DCTHR : 3; /* 2:0 */
    unsigned  RNF_PEAK_DCCONDS1_Y__C5X5_DCCNT3 : 4; /* 6:3 */
    unsigned  RNF_PEAK_DCCONDS1_Y__C5X5_DCCNT5 : 5; /* 11:7 */
    unsigned  RNF_PEAK_DCCONDS1_Y__C7X7_DCTHR : 3; /* 14:12 */
    unsigned  RNF_PEAK_DCCONDS1_Y__C7X7_DCCNT3 : 4; /* 18:15 */
    unsigned  RNF_PEAK_DCCONDS1_Y__C7X7_DCCNT5 : 5; /* 23:19 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_rnf_peak_dcconds1_y;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_peak_dcconds1_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_Y;

typedef struct{
    unsigned  RNF_PEAK_DCCONDS0_C__C1X1_DCTHR : 3; /* 2:0 */
    unsigned  RNF_PEAK_DCCONDS0_C__C1X1_DCCNT3 : 4; /* 6:3 */
    unsigned  RNF_PEAK_DCCONDS0_C__C3X3_DCTHR : 3; /* 9:7 */
    unsigned  RNF_PEAK_DCCONDS0_C__C3X3_DCCNT3 : 4; /* 13:10 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_anr_rnf_peak_dcconds0_c;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_peak_dcconds0_c bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS0_C;

typedef struct{
    unsigned  RNF_PEAK_DCCONDS1_C__C5X5_DCTHR : 3; /* 2:0 */
    unsigned  RNF_PEAK_DCCONDS1_C__C5X5_DCCNT3 : 4; /* 6:3 */
    unsigned  RNF_PEAK_DCCONDS1_C__C7X7_DCTHR : 3; /* 9:7 */
    unsigned  RNF_PEAK_DCCONDS1_C__C7X7_DCCNT3 : 4; /* 13:10 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_anr_rnf_peak_dcconds1_c;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_peak_dcconds1_c bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_DCCONDS1_C;

typedef struct{
    unsigned  RNF_PEAK_LUMA_ISOTROPIC_THRS__YTHR : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_nps_clc_anr_rnf_peak_luma_isotropic_thrs;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_peak_luma_isotropic_thrs bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_LUMA_ISOTROPIC_THRS;

typedef struct{
    unsigned  RNF_PEAK_CHROMA_ISOTROPIC_THRS__UTHR : 8; /* 7:0 */
    unsigned  RNF_PEAK_CHROMA_ISOTROPIC_THRS__VTHR : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_rnf_peak_chroma_isotropic_thrs;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_peak_chroma_isotropic_thrs bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_PEAK_CHROMA_ISOTROPIC_THRS;

typedef struct{
    unsigned  RNF_FIR_CFG_Y__FIR_DIR_ISOTROPIC : 1; /* 0:0 */
    unsigned  RNF_FIR_CFG_Y__FIR_3X3_WEIGHT : 2; /* 2:1 */
    unsigned  RNF_FIR_CFG_Y__FIR_5X5HV_WEIGHT : 1; /* 3:3 */
    unsigned  RNF_FIR_CFG_Y__FIR_TRANS_SIZE : 2; /* 5:4 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_nps_clc_anr_rnf_fir_cfg_y;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_fir_cfg_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_Y;

typedef struct{
    unsigned  RNF_FIR_CFG_C__FIR_DIR_ISOTROPIC : 1; /* 0:0 */
    unsigned  RNF_FIR_CFG_C__FIR_1X1_WEIGHT : 2; /* 2:1 */
    unsigned  RNF_FIR_CFG_C__FIR_3X3_WEIGHT : 2; /* 4:3 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_nps_clc_anr_rnf_fir_cfg_c;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_fir_cfg_c bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_CFG_C;

typedef struct{
    unsigned  RNF_FIR_DIRECTIONAL_THR_Y__PAR_CEN_THR : 3; /* 2:0 */
    unsigned  RNF_FIR_DIRECTIONAL_THR_Y__PAR_LINE_THR : 3; /* 5:3 */
    unsigned  RNF_FIR_DIRECTIONAL_THR_Y__PAR3_LINE_CNT : 2; /* 7:6 */
    unsigned  RNF_FIR_DIRECTIONAL_THR_Y__PAR5_LINE_CNT : 3; /* 10:8 */
    unsigned  RNF_FIR_DIRECTIONAL_THR_Y__PRP_CEN_THR : 3; /* 13:11 */
    unsigned  RNF_FIR_DIRECTIONAL_THR_Y__PRP_LINE_THR : 3; /* 16:14 */
    unsigned  RNF_FIR_DIRECTIONAL_THR_Y__PRP3_LINE_CNT : 2; /* 18:17 */
    unsigned  RNF_FIR_DIRECTIONAL_THR_Y__PRP5_LINE_CNT : 3; /* 21:19 */
    unsigned  RNF_FIR_DIRECTIONAL_THR_Y__DG_CEN_THR : 3; /* 24:22 */
    unsigned  UNUSED0 : 7; /* 31:25 */
} _ipe_ipe_0_nps_clc_anr_rnf_fir_directional_thr_y;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_fir_directional_thr_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_Y;

typedef struct{
    unsigned  RNF_FIR_DIRECTIONAL_THR_C__PAR_CEN_THR : 3; /* 2:0 */
    unsigned  RNF_FIR_DIRECTIONAL_THR_C__PAR_LINE_THR : 3; /* 5:3 */
    unsigned  RNF_FIR_DIRECTIONAL_THR_C__PAR3_LINE_CNT : 2; /* 7:6 */
    unsigned  RNF_FIR_DIRECTIONAL_THR_C__PRP_CEN_THR : 3; /* 10:8 */
    unsigned  RNF_FIR_DIRECTIONAL_THR_C__PRP_LINE_THR : 3; /* 13:11 */
    unsigned  RNF_FIR_DIRECTIONAL_THR_C__PRP3_LINE_CNT : 2; /* 15:14 */
    unsigned  UNUSED0 : 1; /* 16:16 */
    unsigned  RNF_FIR_DIRECTIONAL_THR_C__DG_CEN_THR : 3; /* 19:17 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ipe_ipe_0_nps_clc_anr_rnf_fir_directional_thr_c;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_fir_directional_thr_c bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_DIRECTIONAL_THR_C;

typedef struct{
    unsigned  RNF_FIR_TRANS_Y_CNT_0__C1 : 5; /* 4:0 */
    unsigned  RNF_FIR_TRANS_Y_CNT_0__P1_THR : 3; /* 7:5 */
    unsigned  RNF_FIR_TRANS_Y_CNT_0__P1_CNT : 5; /* 12:8 */
    unsigned  RNF_FIR_TRANS_Y_CNT_0__C3 : 5; /* 17:13 */
    unsigned  RNF_FIR_TRANS_Y_CNT_0__M3 : 5; /* 22:18 */
    unsigned  RNF_FIR_TRANS_Y_CNT_0__P3_THR : 3; /* 25:23 */
    unsigned  RNF_FIR_TRANS_Y_CNT_0__P3_CNT : 5; /* 30:26 */
    unsigned  UNUSED0 : 1; /* 31:31 */
} _ipe_ipe_0_nps_clc_anr_rnf_fir_trans_y_cnt_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_fir_trans_y_cnt_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_0;

typedef struct{
    unsigned  RNF_FIR_TRANS_Y_CNT_1__C5 : 5; /* 4:0 */
    unsigned  RNF_FIR_TRANS_Y_CNT_1__M5 : 5; /* 9:5 */
    unsigned  RNF_FIR_TRANS_Y_CNT_1__P5_THR : 3; /* 12:10 */
    unsigned  RNF_FIR_TRANS_Y_CNT_1__P5_CNT : 5; /* 17:13 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ipe_ipe_0_nps_clc_anr_rnf_fir_trans_y_cnt_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_fir_trans_y_cnt_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_1;

typedef struct{
    unsigned  RNF_FIR_TRANS_Y_CNT_2__C7 : 5; /* 4:0 */
    unsigned  RNF_FIR_TRANS_Y_CNT_2__M7 : 5; /* 9:5 */
    unsigned  RNF_FIR_TRANS_Y_CNT_2__P7_THR : 3; /* 12:10 */
    unsigned  RNF_FIR_TRANS_Y_CNT_2__P7_CNT : 5; /* 17:13 */
    unsigned  RNF_FIR_TRANS_Y_CNT_2__P9_CNT : 5; /* 22:18 */
    unsigned  RNF_FIR_TRANS_Y_CNT_2__P3X3_THR : 3; /* 25:23 */
    unsigned  RNF_FIR_TRANS_Y_CNT_2__P3X3_CNT : 5; /* 30:26 */
    unsigned  UNUSED0 : 1; /* 31:31 */
} _ipe_ipe_0_nps_clc_anr_rnf_fir_trans_y_cnt_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_fir_trans_y_cnt_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_Y_CNT_2;

typedef struct{
    unsigned  RNF_FIR_TRANS_C_CNT_0__C1 : 5; /* 4:0 */
    unsigned  RNF_FIR_TRANS_C_CNT_0__P1_THR : 3; /* 7:5 */
    unsigned  RNF_FIR_TRANS_C_CNT_0__P1_CNT : 5; /* 12:8 */
    unsigned  RNF_FIR_TRANS_C_CNT_0__C3 : 5; /* 17:13 */
    unsigned  RNF_FIR_TRANS_C_CNT_0__M3 : 5; /* 22:18 */
    unsigned  RNF_FIR_TRANS_C_CNT_0__P3_THR : 3; /* 25:23 */
    unsigned  RNF_FIR_TRANS_C_CNT_0__P3_CNT : 5; /* 30:26 */
    unsigned  UNUSED0 : 1; /* 31:31 */
} _ipe_ipe_0_nps_clc_anr_rnf_fir_trans_c_cnt_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_fir_trans_c_cnt_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_0;

typedef struct{
    unsigned  RNF_FIR_TRANS_C_CNT_1__C5 : 5; /* 4:0 */
    unsigned  RNF_FIR_TRANS_C_CNT_1__M5 : 5; /* 9:5 */
    unsigned  RNF_FIR_TRANS_C_CNT_1__P5_THR : 3; /* 12:10 */
    unsigned  RNF_FIR_TRANS_C_CNT_1__P5_CNT : 5; /* 17:13 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ipe_ipe_0_nps_clc_anr_rnf_fir_trans_c_cnt_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_fir_trans_c_cnt_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_1;

typedef struct{
    unsigned  RNF_FIR_TRANS_C_CNT_2__C7 : 5; /* 4:0 */
    unsigned  RNF_FIR_TRANS_C_CNT_2__M7 : 5; /* 9:5 */
    unsigned  RNF_FIR_TRANS_C_CNT_2__P7_THR : 3; /* 12:10 */
    unsigned  RNF_FIR_TRANS_C_CNT_2__P7_CNT : 5; /* 17:13 */
    unsigned  RNF_FIR_TRANS_C_CNT_2__P9_CNT : 5; /* 22:18 */
    unsigned  RNF_FIR_TRANS_C_CNT_2__P3X3_THR : 3; /* 25:23 */
    unsigned  RNF_FIR_TRANS_C_CNT_2__P3X3_CNT : 5; /* 30:26 */
    unsigned  UNUSED0 : 1; /* 31:31 */
} _ipe_ipe_0_nps_clc_anr_rnf_fir_trans_c_cnt_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_fir_trans_c_cnt_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_2;

typedef struct{
    unsigned  RNF_FIR_TRANS_C_CNT_3__C9 : 5; /* 4:0 */
    unsigned  RNF_FIR_TRANS_C_CNT_3__M9 : 5; /* 9:5 */
    unsigned  RNF_FIR_TRANS_C_CNT_3__P9_THR : 3; /* 12:10 */
    unsigned  RNF_FIR_TRANS_C_CNT_3__P11_CNT : 5; /* 17:13 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ipe_ipe_0_nps_clc_anr_rnf_fir_trans_c_cnt_3;

typedef union{
    _ipe_ipe_0_nps_clc_anr_rnf_fir_trans_c_cnt_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_RNF_FIR_TRANS_C_CNT_3;

typedef struct{
    unsigned  DCUS_BYPASS : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_anr_dcus_bypass;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcus_bypass bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCUS_BYPASS;

typedef struct{
    unsigned  DCUS_IN_CROP_X_START : 4; /* 3:0 */
    unsigned  DCUS_IN_CROP_X_END : 8; /* 11:4 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_nps_clc_anr_dcus_in_crop;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcus_in_crop bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCUS_IN_CROP;

typedef struct{
    unsigned  DCUS_OUT_CROP_X_START : 4; /* 3:0 */
    unsigned  DCUS_OUT_CROP_X_END : 10; /* 13:4 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_anr_dcus_out_crop_x;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcus_out_crop_x bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCUS_OUT_CROP_X;

typedef struct{
    unsigned  DCUS_OUT_CROP_Y_START : 4; /* 3:0 */
    unsigned  DCUS_OUT_CROP_Y_END : 14; /* 17:4 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ipe_ipe_0_nps_clc_anr_dcus_out_crop_y;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcus_out_crop_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCUS_OUT_CROP_Y;

typedef struct{
    unsigned  DCUS_DITHERING_Y_EN : 1; /* 0:0 */
    unsigned  DCUS_DITHERING_C_EN : 1; /* 1:1 */
    unsigned  DCUS_DITHERING_SEED : 30; /* 31:2 */
} _ipe_ipe_0_nps_clc_anr_dcus_dithering;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcus_dithering bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCUS_DITHERING;

typedef struct{
    unsigned  SIM_DCUS_IN_CROP_Y_END : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_nps_clc_anr_dcus_in_crop_y;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcus_in_crop_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCUS_IN_CROP_Y;

typedef struct{
    unsigned  CYLPF_FILTER2_BYPASS : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_anr_cylpf_filter2_bypass;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_filter2_bypass bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_BYPASS;

typedef struct{
    unsigned  CYLPF_FILTER2_DEBUG : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_anr_cylpf_filter2_debug;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_filter2_debug bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_DEBUG;

typedef struct{
    unsigned  CYLPF_FILTER2_BYPASS_SUB__IND : 1; /* 0:0 */
    unsigned  CYLPF_FILTER2_BYPASS_SUB__CHROMAIND : 1; /* 1:1 */
    unsigned  CYLPF_FILTER2_BYPASS_SUB__GREYIND : 1; /* 2:2 */
    unsigned  CYLPF_FILTER2_BYPASS_SUB__CHROMABILAT : 1; /* 3:3 */
    unsigned  CYLPF_FILTER2_BYPASS_SUB__CHROMAMEDIAN : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_nps_clc_anr_cylpf_filter2_bypass_sub;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_filter2_bypass_sub bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_BYPASS_SUB;

typedef struct{
    unsigned  CYLPF_FILTER2_CHROMAFILTERING__MINIMALSIZE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_anr_cylpf_filter2_chromafiltering;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_filter2_chromafiltering bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMAFILTERING;

typedef struct{
    unsigned  CYLPF_FILTER2_CHROMAIND_THR9 : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_nps_clc_anr_cylpf_filter2_chromaind_thr9;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_filter2_chromaind_thr9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMAIND_THR9;

typedef struct{
    unsigned  CYLPF_FILTER2_CHROMAIND_THR11 : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_nps_clc_anr_cylpf_filter2_chromaind_thr11;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_filter2_chromaind_thr11 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMAIND_THR11;

typedef struct{
    unsigned  CYLPF_FILTER2_GREYIND_THR9 : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_nps_clc_anr_cylpf_filter2_greyind_thr9;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_filter2_greyind_thr9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_GREYIND_THR9;

typedef struct{
    unsigned  CYLPF_FILTER2_GREYIND_THR11 : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_nps_clc_anr_cylpf_filter2_greyind_thr11;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_filter2_greyind_thr11 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_GREYIND_THR11;

typedef struct{
    unsigned  CYLPF_FILTER2_CHROMA__FILTERSIZE : 2; /* 1:0 */
    unsigned  CYLPF_FILTER2_CHROMA__ASYM : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_anr_cylpf_filter2_chroma;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_filter2_chroma bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_CHROMA;

typedef struct{
    unsigned  CYLPF_FILTER2_MEDIAN_CNT1THR__T3X3INNER : 2; /* 1:0 */
    unsigned  CYLPF_FILTER2_MEDIAN_CNT1THR__T3X3 : 4; /* 5:2 */
    unsigned  CYLPF_FILTER2_MEDIAN_CNT1THR__T3X3CORNERS : 3; /* 8:6 */
    unsigned  CYLPF_FILTER2_MEDIAN_CNT1THR__T5X5 : 5; /* 13:9 */
    unsigned  CYLPF_FILTER2_MEDIAN_CNT1THR__T5X5SIDES : 3; /* 16:14 */
    unsigned  CYLPF_FILTER2_MEDIAN_CNT1THR__T5X5CORNERS : 3; /* 19:17 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ipe_ipe_0_nps_clc_anr_cylpf_filter2_median_cnt1thr;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_filter2_median_cnt1thr bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THR;

typedef struct{
    unsigned  CYLPF_FILTER2_MEDIAN_CNT1THRHV__T1X1 : 2; /* 1:0 */
    unsigned  CYLPF_FILTER2_MEDIAN_CNT1THRHV__T3X1 : 3; /* 4:2 */
    unsigned  CYLPF_FILTER2_MEDIAN_CNT1THRHV__T5X1 : 3; /* 7:5 */
    unsigned  CYLPF_FILTER2_MEDIAN_CNT1THRHV__T3X3 : 4; /* 11:8 */
    unsigned  CYLPF_FILTER2_MEDIAN_CNT1THRHV__T5X3 : 5; /* 16:12 */
    unsigned  CYLPF_FILTER2_MEDIAN_CNT1THRHV__T5X5 : 5; /* 21:17 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cylpf_filter2_median_cnt1thrhv;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_filter2_median_cnt1thrhv bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRHV;

typedef struct{
    unsigned  CYLPF_FILTER2_MEDIAN_CNT1THRDG12__T1X1 : 2; /* 1:0 */
    unsigned  CYLPF_FILTER2_MEDIAN_CNT1THRDG12__T3X1 : 3; /* 4:2 */
    unsigned  CYLPF_FILTER2_MEDIAN_CNT1THRDG12__T5X1 : 3; /* 7:5 */
    unsigned  CYLPF_FILTER2_MEDIAN_CNT1THRDG12__T3X3 : 4; /* 11:8 */
    unsigned  CYLPF_FILTER2_MEDIAN_CNT1THRDG12__T5X3 : 5; /* 16:12 */
    unsigned  CYLPF_FILTER2_MEDIAN_CNT1THRDG12__T5X5 : 5; /* 21:17 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cylpf_filter2_median_cnt1thrdg12;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_filter2_median_cnt1thrdg12 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_FILTER2_MEDIAN_CNT1THRDG12;

typedef struct{
    unsigned  DCBLEND2_BYPASS_LUMA : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_bypass_luma;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_bypass_luma bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_BYPASS_LUMA;

typedef struct{
    unsigned  DCBLEND2_BYPASS_CHROMA : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_bypass_chroma;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_bypass_chroma bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_BYPASS_CHROMA;

typedef struct{
    unsigned  DCBLEND2_Y_DEBUG : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_y_debug;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_y_debug bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_Y_DEBUG;

typedef struct{
    unsigned  DCBLEND2_C_DEBUG : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_c_debug;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_c_debug bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_C_DEBUG;

typedef struct{
    unsigned  DCBLEND2_LUMA_CFG__EDGEMAPMODE : 2; /* 1:0 */
    unsigned  DCBLEND2_LUMA_CFG__YDC_HP_MODE : 1; /* 2:2 */
    unsigned  DCBLEND2_LUMA_CFG__YIN_HP_MODE : 1; /* 3:3 */
    unsigned  DCBLEND2_LUMA_CFG__LUMADCNF_BYPASS : 1; /* 4:4 */
    unsigned  DCBLEND2_LUMA_CFG__YINBLENDINTER_BYPASS : 1; /* 5:5 */
    unsigned  DCBLEND2_LUMA_CFG__YDCBLENDINTER_BYPASS : 1; /* 6:6 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_luma_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_luma_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_LUMA_CFG;

typedef struct{
    unsigned  DCBLEND2_CHROMA_CFG__CBLEND_GREYMODE : 1; /* 0:0 */
    unsigned  DCBLEND2_CHROMA_CFG__CBLEND_SIZECOND : 1; /* 1:1 */
    unsigned  DCBLEND2_CHROMA_CFG__CBLEND_CHROMACOND : 1; /* 2:2 */
    unsigned  DCBLEND2_CHROMA_CFG__CDCIND_CFG : 2; /* 4:3 */
    unsigned  DCBLEND2_CHROMA_CFG__CDCIND_SIZETHR : 3; /* 7:5 */
    unsigned  DCBLEND2_CHROMA_CFG__EDGEMAPMODE : 2; /* 9:8 */
    unsigned  DCBLEND2_CHROMA_CFG__CDC_HP_MODE : 1; /* 10:10 */
    unsigned  DCBLEND2_CHROMA_CFG__CDCBLENDINTER_BYPASS : 1; /* 11:11 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_chroma_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_chroma_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CHROMA_CFG;

typedef struct{
    unsigned  DCBLEND2_YBLEND_1X1__LNR0_CNR0 : 8; /* 7:0 */
    unsigned  DCBLEND2_YBLEND_1X1__LNR1_CNR0 : 8; /* 15:8 */
    unsigned  DCBLEND2_YBLEND_1X1__LNR0_CNR1 : 8; /* 23:16 */
    unsigned  DCBLEND2_YBLEND_1X1__LNR1_CNR1 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_yblend_1x1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_yblend_1x1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_1X1;

typedef struct{
    unsigned  DCBLEND2_YBLEND_3X3__LNR0_CNR0 : 8; /* 7:0 */
    unsigned  DCBLEND2_YBLEND_3X3__LNR1_CNR0 : 8; /* 15:8 */
    unsigned  DCBLEND2_YBLEND_3X3__LNR0_CNR1 : 8; /* 23:16 */
    unsigned  DCBLEND2_YBLEND_3X3__LNR1_CNR1 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_yblend_3x3;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_yblend_3x3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_3X3;

typedef struct{
    unsigned  DCBLEND2_YBLEND_5X5__LNR0_CNR0 : 8; /* 7:0 */
    unsigned  DCBLEND2_YBLEND_5X5__LNR1_CNR0 : 8; /* 15:8 */
    unsigned  DCBLEND2_YBLEND_5X5__LNR0_CNR1 : 8; /* 23:16 */
    unsigned  DCBLEND2_YBLEND_5X5__LNR1_CNR1 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_yblend_5x5;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_yblend_5x5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_5X5;

typedef struct{
    unsigned  DCBLEND2_YBLEND_7X7__LNR0_CNR0 : 8; /* 7:0 */
    unsigned  DCBLEND2_YBLEND_7X7__LNR1_CNR0 : 8; /* 15:8 */
    unsigned  DCBLEND2_YBLEND_7X7__LNR0_CNR1 : 8; /* 23:16 */
    unsigned  DCBLEND2_YBLEND_7X7__LNR1_CNR1 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_yblend_7x7;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_yblend_7x7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_7X7;

typedef struct{
    unsigned  DCBLEND2_YBLEND_9X9__LNR0_CNR0 : 8; /* 7:0 */
    unsigned  DCBLEND2_YBLEND_9X9__LNR1_CNR0 : 8; /* 15:8 */
    unsigned  DCBLEND2_YBLEND_9X9__LNR0_CNR1 : 8; /* 23:16 */
    unsigned  DCBLEND2_YBLEND_9X9__LNR1_CNR1 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_yblend_9x9;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_yblend_9x9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_9X9;

typedef struct{
    unsigned  DCBLEND2_YBLEND_1X1_ALT__LNR0_CNR0 : 8; /* 7:0 */
    unsigned  DCBLEND2_YBLEND_1X1_ALT__LNR1_CNR0 : 8; /* 15:8 */
    unsigned  DCBLEND2_YBLEND_1X1_ALT__LNR0_CNR1 : 8; /* 23:16 */
    unsigned  DCBLEND2_YBLEND_1X1_ALT__LNR1_CNR1 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_yblend_1x1_alt;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_yblend_1x1_alt bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_1X1_ALT;

typedef struct{
    unsigned  DCBLEND2_YBLEND_3X3_ALT__LNR0_CNR0 : 8; /* 7:0 */
    unsigned  DCBLEND2_YBLEND_3X3_ALT__LNR1_CNR0 : 8; /* 15:8 */
    unsigned  DCBLEND2_YBLEND_3X3_ALT__LNR0_CNR1 : 8; /* 23:16 */
    unsigned  DCBLEND2_YBLEND_3X3_ALT__LNR1_CNR1 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_yblend_3x3_alt;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_yblend_3x3_alt bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_3X3_ALT;

typedef struct{
    unsigned  DCBLEND2_YBLEND_5X5_ALT__LNR0_CNR0 : 8; /* 7:0 */
    unsigned  DCBLEND2_YBLEND_5X5_ALT__LNR1_CNR0 : 8; /* 15:8 */
    unsigned  DCBLEND2_YBLEND_5X5_ALT__LNR0_CNR1 : 8; /* 23:16 */
    unsigned  DCBLEND2_YBLEND_5X5_ALT__LNR1_CNR1 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_yblend_5x5_alt;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_yblend_5x5_alt bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_5X5_ALT;

typedef struct{
    unsigned  DCBLEND2_YBLEND_7X7_ALT__LNR0_CNR0 : 8; /* 7:0 */
    unsigned  DCBLEND2_YBLEND_7X7_ALT__LNR1_CNR0 : 8; /* 15:8 */
    unsigned  DCBLEND2_YBLEND_7X7_ALT__LNR0_CNR1 : 8; /* 23:16 */
    unsigned  DCBLEND2_YBLEND_7X7_ALT__LNR1_CNR1 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_yblend_7x7_alt;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_yblend_7x7_alt bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_7X7_ALT;

typedef struct{
    unsigned  DCBLEND2_YBLEND_9X9_ALT__LNR0_CNR0 : 8; /* 7:0 */
    unsigned  DCBLEND2_YBLEND_9X9_ALT__LNR1_CNR0 : 8; /* 15:8 */
    unsigned  DCBLEND2_YBLEND_9X9_ALT__LNR0_CNR1 : 8; /* 23:16 */
    unsigned  DCBLEND2_YBLEND_9X9_ALT__LNR1_CNR1 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_yblend_9x9_alt;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_yblend_9x9_alt bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_YBLEND_9X9_ALT;

typedef struct{
    unsigned  DCBLEND2_CBLEND_1X1__LNR_CNR0 : 8; /* 7:0 */
    unsigned  DCBLEND2_CBLEND_1X1__LNR_CNR1 : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_cblend_1x1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_cblend_1x1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_1X1;

typedef struct{
    unsigned  DCBLEND2_CBLEND_3X3__LNR_CNR0 : 8; /* 7:0 */
    unsigned  DCBLEND2_CBLEND_3X3__LNR_CNR1 : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_cblend_3x3;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_cblend_3x3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_3X3;

typedef struct{
    unsigned  DCBLEND2_CBLEND_5X5__LNR_CNR0 : 8; /* 7:0 */
    unsigned  DCBLEND2_CBLEND_5X5__LNR_CNR1 : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_cblend_5x5;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_cblend_5x5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_5X5;

typedef struct{
    unsigned  DCBLEND2_CBLEND_7X7__LNR_CNR0 : 8; /* 7:0 */
    unsigned  DCBLEND2_CBLEND_7X7__LNR_CNR1 : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_cblend_7x7;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_cblend_7x7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_7X7;

typedef struct{
    unsigned  DCBLEND2_CBLEND_9X9__LNR_CNR0 : 8; /* 7:0 */
    unsigned  DCBLEND2_CBLEND_9X9__LNR_CNR1 : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_cblend_9x9;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_cblend_9x9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_9X9;

typedef struct{
    unsigned  DCBLEND2_CBLEND_11X11__LNR_CNR0 : 8; /* 7:0 */
    unsigned  DCBLEND2_CBLEND_11X11__LNR_CNR1 : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_dcblend2_cblend_11x11;

typedef union{
    _ipe_ipe_0_nps_clc_anr_dcblend2_cblend_11x11 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_DCBLEND2_CBLEND_11X11;

typedef struct{
    unsigned  CYLPF_BYPASS : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_anr_cylpf_bypass;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_bypass bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS;

typedef struct{
    unsigned  UNUSED0 : 1; /* 0:0 */
    unsigned  CYLPF_BYPASS_SUB__YLPF_FILTERING : 1; /* 1:1 */
    unsigned  CYLPF_BYPASS_SUB__CLPF_FILTERING : 3; /* 4:2 */
    unsigned  CYLPF_BYPASS_SUB__PRECALCTHRUV : 1; /* 5:5 */
    unsigned  CYLPF_BYPASS_SUB__PRECALCYDER : 1; /* 6:6 */
    unsigned  CYLPF_BYPASS_SUB__PRECALCUVDER : 1; /* 7:7 */
    unsigned  CYLPF_BYPASS_SUB__LENSGAIN : 1; /* 8:8 */
    unsigned  CYLPF_BYPASS_SUB__PRECALCCHR : 1; /* 9:9 */
    unsigned  CYLPF_BYPASS_SUB__YLPF_DECISIONS : 1; /* 10:10 */
    unsigned  CYLPF_BYPASS_SUB__CLPF_DECISIONS : 1; /* 11:11 */
    unsigned  CYLPF_BYPASS_SUB__IND_BUFFER : 1; /* 12:12 */
    unsigned  CYLPF_BYPASS_SUB__PRECALCTHRYDEP : 1; /* 13:13 */
    unsigned  CYLPF_BYPASS_SUB__YLPF_UVCOMP : 1; /* 14:14 */
    unsigned  CYLPF_BYPASS_SUB__CLPF_UVCOMP : 1; /* 15:15 */
    unsigned  CYLPF_BYPASS_SUB__YLPF_DCINDTHRMOD : 1; /* 16:16 */
    unsigned  CYLPF_BYPASS_SUB__CLPF_DCINDTHRMOD : 1; /* 17:17 */
    unsigned  CYLPF_BYPASS_SUB__YLPF_DER2DCINDTHRMOD : 1; /* 18:18 */
    unsigned  CYLPF_BYPASS_SUB__TCF_TRANSDETECTION : 1; /* 19:19 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ipe_ipe_0_nps_clc_anr_cylpf_bypass_sub;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_bypass_sub bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_BYPASS_SUB;

typedef struct{
    unsigned  CYLPF_DEBUG__OUTPUT : 1; /* 0:0 */
    unsigned  CYLPF_DEBUG__INPUT : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_nps_clc_anr_cylpf_debug;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_debug bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_DEBUG;

typedef struct{
    unsigned  CYLPF_CFG__CHROMAAVGRADIUS : 1; /* 0:0 */
    unsigned  CYLPF_CFG__THRAVGSUPPORT : 2; /* 2:1 */
    unsigned  UNUSED0 : 11; /* 13:3 */
    unsigned  CYLPF_CFG__YMAXDERMODE : 1; /* 14:14 */
    unsigned  CYLPF_CFG__SLIM3X3DERIVATIVES : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFG;

typedef struct{
    unsigned  CYLPF_TCF_CFG__SETALLTRANSITIONS : 1; /* 0:0 */
    unsigned  CYLPF_TCF_CFG__THRAVGSUPPORT : 2; /* 2:1 */
    unsigned  CYLPF_TCF_CFG__CHECKSIGNMODE : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_nps_clc_anr_cylpf_tcf_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_tcf_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_CFG;

typedef struct{
    unsigned  CYLPF_TCF_RADIUS_THR__SUMHORVER : 4; /* 3:0 */
    unsigned  CYLPF_TCF_RADIUS_THR__SUMDG1DG2 : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CYLPF_TCF_RADIUS_THR__MINHORVER : 3; /* 10:8 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  CYLPF_TCF_RADIUS_THR__MINDG1DG2 : 2; /* 13:12 */
    unsigned  UNUSED2 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_anr_cylpf_tcf_radius_thr;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_tcf_radius_thr bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_RADIUS_THR;

typedef struct{
    unsigned  CYLPF_TCF_TRANSITION_THR_LOW_LUT_0 : 10; /* 9:0 */
    unsigned  CYLPF_TCF_TRANSITION_THR_LOW_LUT_1 : 10; /* 19:10 */
    unsigned  CYLPF_TCF_TRANSITION_THR_LOW_LUT_2 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_tcf_transition_thr_low_lut_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_tcf_transition_thr_low_lut_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_0;

typedef struct{
    unsigned  CYLPF_TCF_TRANSITION_THR_LOW_LUT_3 : 10; /* 9:0 */
    unsigned  CYLPF_TCF_TRANSITION_THR_LOW_LUT_4 : 10; /* 19:10 */
    unsigned  CYLPF_TCF_TRANSITION_THR_LOW_LUT_5 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_tcf_transition_thr_low_lut_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_tcf_transition_thr_low_lut_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_1;

typedef struct{
    unsigned  CYLPF_TCF_TRANSITION_THR_LOW_LUT_6 : 10; /* 9:0 */
    unsigned  CYLPF_TCF_TRANSITION_THR_LOW_LUT_7 : 10; /* 19:10 */
    unsigned  CYLPF_TCF_TRANSITION_THR_LOW_LUT_8 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_tcf_transition_thr_low_lut_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_tcf_transition_thr_low_lut_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LUT_2;

typedef struct{
    unsigned  CYLPF_TCF_TRANSITION_THR_HIGH_LUT_0 : 10; /* 9:0 */
    unsigned  CYLPF_TCF_TRANSITION_THR_HIGH_LUT_1 : 10; /* 19:10 */
    unsigned  CYLPF_TCF_TRANSITION_THR_HIGH_LUT_2 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_tcf_transition_thr_high_lut_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_tcf_transition_thr_high_lut_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_0;

typedef struct{
    unsigned  CYLPF_TCF_TRANSITION_THR_HIGH_LUT_3 : 10; /* 9:0 */
    unsigned  CYLPF_TCF_TRANSITION_THR_HIGH_LUT_4 : 10; /* 19:10 */
    unsigned  CYLPF_TCF_TRANSITION_THR_HIGH_LUT_5 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_tcf_transition_thr_high_lut_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_tcf_transition_thr_high_lut_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_1;

typedef struct{
    unsigned  CYLPF_TCF_TRANSITION_THR_HIGH_LUT_6 : 10; /* 9:0 */
    unsigned  CYLPF_TCF_TRANSITION_THR_HIGH_LUT_7 : 10; /* 19:10 */
    unsigned  CYLPF_TCF_TRANSITION_THR_HIGH_LUT_8 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_tcf_transition_thr_high_lut_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_tcf_transition_thr_high_lut_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LUT_2;

typedef struct{
    unsigned  CYLPF_TCF_TRANSITION_THR_LOW_LIMITS__TOPLIM : 10; /* 9:0 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  CYLPF_TCF_TRANSITION_THR_LOW_LIMITS__BOTLIM : 10; /* 21:12 */
    unsigned  UNUSED1 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cylpf_tcf_transition_thr_low_limits;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_tcf_transition_thr_low_limits bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_LOW_LIMITS;

typedef struct{
    unsigned  CYLPF_TCF_TRANSITION_THR_HIGH_LIMITS__TOPLIM : 10; /* 9:0 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  CYLPF_TCF_TRANSITION_THR_HIGH_LIMITS__BOTLIM : 10; /* 21:12 */
    unsigned  UNUSED1 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cylpf_tcf_transition_thr_high_limits;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_tcf_transition_thr_high_limits bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_TCF_TRANSITION_THR_HIGH_LIMITS;

typedef struct{
    unsigned  CYLPF_LG_YSTART : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_ystart;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_ystart bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YSTART;

typedef struct{
    unsigned  CYLPF_LG_YEXTSTART : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yextstart;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yextstart bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YEXTSTART;

typedef struct{
    unsigned  CYLPF_LG_XSTART : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_xstart;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_xstart bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_XSTART;

typedef struct{
    unsigned  CYLPF_LG_XRELINC : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_xrelinc;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_xrelinc bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_XRELINC;

typedef struct{
    unsigned  CYLPF_LG_YRELINC : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yrelinc;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yrelinc bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YRELINC;

typedef struct{
    unsigned  CYLPF_LG_YEXTRELINC : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yextrelinc;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yextrelinc bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YEXTRELINC;

typedef struct{
    unsigned  CYLPF_LG_RADIUS_RNG : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_radius_rng;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_radius_rng bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_RADIUS_RNG;

typedef struct{
    unsigned  CYLPF_LG_RADIAL_SHAPE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_radial_shape;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_radial_shape bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_RADIAL_SHAPE;

typedef struct{
    unsigned  CYLPF_LG_YFILTER_LUT_THR_Y_0 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_YFILTER_LUT_THR_Y_1 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_y_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_y_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_0;

typedef struct{
    unsigned  CYLPF_LG_YFILTER_LUT_THR_Y_2 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_YFILTER_LUT_THR_Y_3 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_y_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_y_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_1;

typedef struct{
    unsigned  CYLPF_LG_YFILTER_LUT_THR_Y_4 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_YFILTER_LUT_THR_Y_5 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_y_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_y_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_2;

typedef struct{
    unsigned  CYLPF_LG_YFILTER_LUT_THR_Y_6 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_YFILTER_LUT_THR_Y_7 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_y_3;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_y_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_3;

typedef struct{
    unsigned  CYLPF_LG_YFILTER_LUT_THR_Y_8 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_YFILTER_LUT_THR_Y_9 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_y_4;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_y_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_4;

typedef struct{
    unsigned  CYLPF_LG_YFILTER_LUT_THR_Y_10 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_YFILTER_LUT_THR_Y_11 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_y_5;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_y_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_5;

typedef struct{
    unsigned  CYLPF_LG_YFILTER_LUT_THR_Y_12 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_YFILTER_LUT_THR_Y_13 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_y_6;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_y_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_6;

typedef struct{
    unsigned  CYLPF_LG_YFILTER_LUT_THR_Y_14 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_YFILTER_LUT_THR_Y_15 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_y_7;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_y_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_7;

typedef struct{
    unsigned  CYLPF_LG_YFILTER_LUT_THR_Y_16 : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_y_8;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_y_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_Y_8;

typedef struct{
    unsigned  CYLPF_LG_YFILTER_LUT_THR_C_0 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_YFILTER_LUT_THR_C_1 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_c_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_c_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_0;

typedef struct{
    unsigned  CYLPF_LG_YFILTER_LUT_THR_C_2 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_YFILTER_LUT_THR_C_3 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_c_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_c_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_1;

typedef struct{
    unsigned  CYLPF_LG_YFILTER_LUT_THR_C_4 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_YFILTER_LUT_THR_C_5 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_c_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_c_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_2;

typedef struct{
    unsigned  CYLPF_LG_YFILTER_LUT_THR_C_6 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_YFILTER_LUT_THR_C_7 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_c_3;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_c_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_3;

typedef struct{
    unsigned  CYLPF_LG_YFILTER_LUT_THR_C_8 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_YFILTER_LUT_THR_C_9 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_c_4;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_c_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_4;

typedef struct{
    unsigned  CYLPF_LG_YFILTER_LUT_THR_C_10 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_YFILTER_LUT_THR_C_11 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_c_5;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_c_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_5;

typedef struct{
    unsigned  CYLPF_LG_YFILTER_LUT_THR_C_12 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_YFILTER_LUT_THR_C_13 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_c_6;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_c_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_6;

typedef struct{
    unsigned  CYLPF_LG_YFILTER_LUT_THR_C_14 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_YFILTER_LUT_THR_C_15 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_c_7;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_c_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_7;

typedef struct{
    unsigned  CYLPF_LG_YFILTER_LUT_THR_C_16 : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_c_8;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_yfilter_lut_thr_c_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_YFILTER_LUT_THR_C_8;

typedef struct{
    unsigned  CYLPF_LG_CFILTER_LUT_THR_Y_0 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_CFILTER_LUT_THR_Y_1 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_y_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_y_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_0;

typedef struct{
    unsigned  CYLPF_LG_CFILTER_LUT_THR_Y_2 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_CFILTER_LUT_THR_Y_3 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_y_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_y_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_1;

typedef struct{
    unsigned  CYLPF_LG_CFILTER_LUT_THR_Y_4 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_CFILTER_LUT_THR_Y_5 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_y_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_y_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_2;

typedef struct{
    unsigned  CYLPF_LG_CFILTER_LUT_THR_Y_6 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_CFILTER_LUT_THR_Y_7 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_y_3;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_y_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_3;

typedef struct{
    unsigned  CYLPF_LG_CFILTER_LUT_THR_Y_8 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_CFILTER_LUT_THR_Y_9 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_y_4;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_y_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_4;

typedef struct{
    unsigned  CYLPF_LG_CFILTER_LUT_THR_Y_10 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_CFILTER_LUT_THR_Y_11 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_y_5;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_y_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_5;

typedef struct{
    unsigned  CYLPF_LG_CFILTER_LUT_THR_Y_12 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_CFILTER_LUT_THR_Y_13 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_y_6;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_y_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_6;

typedef struct{
    unsigned  CYLPF_LG_CFILTER_LUT_THR_Y_14 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_CFILTER_LUT_THR_Y_15 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_y_7;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_y_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_7;

typedef struct{
    unsigned  CYLPF_LG_CFILTER_LUT_THR_Y_16 : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_y_8;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_y_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_Y_8;

typedef struct{
    unsigned  CYLPF_LG_CFILTER_LUT_THR_C_0 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_CFILTER_LUT_THR_C_1 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_c_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_c_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_0;

typedef struct{
    unsigned  CYLPF_LG_CFILTER_LUT_THR_C_2 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_CFILTER_LUT_THR_C_3 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_c_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_c_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_1;

typedef struct{
    unsigned  CYLPF_LG_CFILTER_LUT_THR_C_4 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_CFILTER_LUT_THR_C_5 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_c_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_c_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_2;

typedef struct{
    unsigned  CYLPF_LG_CFILTER_LUT_THR_C_6 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_CFILTER_LUT_THR_C_7 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_c_3;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_c_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_3;

typedef struct{
    unsigned  CYLPF_LG_CFILTER_LUT_THR_C_8 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_CFILTER_LUT_THR_C_9 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_c_4;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_c_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_4;

typedef struct{
    unsigned  CYLPF_LG_CFILTER_LUT_THR_C_10 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_CFILTER_LUT_THR_C_11 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_c_5;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_c_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_5;

typedef struct{
    unsigned  CYLPF_LG_CFILTER_LUT_THR_C_12 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_CFILTER_LUT_THR_C_13 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_c_6;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_c_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_6;

typedef struct{
    unsigned  CYLPF_LG_CFILTER_LUT_THR_C_14 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_LG_CFILTER_LUT_THR_C_15 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_c_7;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_c_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_7;

typedef struct{
    unsigned  CYLPF_LG_CFILTER_LUT_THR_C_16 : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_c_8;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_cfilter_lut_thr_c_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_CFILTER_LUT_THR_C_8;

typedef struct{
    unsigned  CYLPF_LG_LUT_BLEND_0 : 8; /* 7:0 */
    unsigned  CYLPF_LG_LUT_BLEND_1 : 8; /* 15:8 */
    unsigned  CYLPF_LG_LUT_BLEND_2 : 8; /* 23:16 */
    unsigned  CYLPF_LG_LUT_BLEND_3 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_lut_blend_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_lut_blend_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_0;

typedef struct{
    unsigned  CYLPF_LG_LUT_BLEND_4 : 8; /* 7:0 */
    unsigned  CYLPF_LG_LUT_BLEND_5 : 8; /* 15:8 */
    unsigned  CYLPF_LG_LUT_BLEND_6 : 8; /* 23:16 */
    unsigned  CYLPF_LG_LUT_BLEND_7 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_lut_blend_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_lut_blend_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_1;

typedef struct{
    unsigned  CYLPF_LG_LUT_BLEND_8 : 8; /* 7:0 */
    unsigned  CYLPF_LG_LUT_BLEND_9 : 8; /* 15:8 */
    unsigned  CYLPF_LG_LUT_BLEND_10 : 8; /* 23:16 */
    unsigned  CYLPF_LG_LUT_BLEND_11 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_lut_blend_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_lut_blend_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_2;

typedef struct{
    unsigned  CYLPF_LG_LUT_BLEND_12 : 8; /* 7:0 */
    unsigned  CYLPF_LG_LUT_BLEND_13 : 8; /* 15:8 */
    unsigned  CYLPF_LG_LUT_BLEND_14 : 8; /* 23:16 */
    unsigned  CYLPF_LG_LUT_BLEND_15 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_lut_blend_3;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_lut_blend_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_3;

typedef struct{
    unsigned  CYLPF_LG_LUT_BLEND_16 : 8; /* 7:0 */
    unsigned  CYLPF_LG_LUT_BLEND_17 : 8; /* 15:8 */
    unsigned  CYLPF_LG_LUT_BLEND_18 : 8; /* 23:16 */
    unsigned  CYLPF_LG_LUT_BLEND_19 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_lut_blend_4;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_lut_blend_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_4;

typedef struct{
    unsigned  CYLPF_LG_LUT_BLEND_20 : 8; /* 7:0 */
    unsigned  CYLPF_LG_LUT_BLEND_21 : 8; /* 15:8 */
    unsigned  CYLPF_LG_LUT_BLEND_22 : 8; /* 23:16 */
    unsigned  CYLPF_LG_LUT_BLEND_23 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_lut_blend_5;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_lut_blend_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_5;

typedef struct{
    unsigned  CYLPF_LG_LUT_BLEND_24 : 8; /* 7:0 */
    unsigned  CYLPF_LG_LUT_BLEND_25 : 8; /* 15:8 */
    unsigned  CYLPF_LG_LUT_BLEND_26 : 8; /* 23:16 */
    unsigned  CYLPF_LG_LUT_BLEND_27 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_lut_blend_6;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_lut_blend_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_6;

typedef struct{
    unsigned  CYLPF_LG_LUT_BLEND_28 : 8; /* 7:0 */
    unsigned  CYLPF_LG_LUT_BLEND_29 : 8; /* 15:8 */
    unsigned  CYLPF_LG_LUT_BLEND_30 : 8; /* 23:16 */
    unsigned  CYLPF_LG_LUT_BLEND_31 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_lut_blend_7;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_lut_blend_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_7;

typedef struct{
    unsigned  CYLPF_LG_LUT_BLEND_32 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_nps_clc_anr_cylpf_lg_lut_blend_8;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_lg_lut_blend_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_LG_LUT_BLEND_8;

typedef struct{
    unsigned  CYLPF_YFILTER_UVLIMIT : 7; /* 6:0 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uvlimit;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uvlimit bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UVLIMIT;

typedef struct{
    unsigned  CYLPF_YFILTER_CNRBASEBLENDFAR_Y : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_cnrbaseblendfar_y;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_cnrbaseblendfar_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CNRBASEBLENDFAR_Y;

typedef struct{
    unsigned  CYLPF_YFILTER_CNRBASEBLENDFAR_C : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_cnrbaseblendfar_c;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_cnrbaseblendfar_c bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CNRBASEBLENDFAR_C;

typedef struct{
    unsigned  CYLPF_YFILTER_YYTB_0 : 10; /* 9:0 */
    unsigned  CYLPF_YFILTER_YYTB_1 : 10; /* 19:10 */
    unsigned  CYLPF_YFILTER_YYTB_2 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_yytb_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_yytb_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_0;

typedef struct{
    unsigned  CYLPF_YFILTER_YYTB_3 : 10; /* 9:0 */
    unsigned  CYLPF_YFILTER_YYTB_4 : 10; /* 19:10 */
    unsigned  CYLPF_YFILTER_YYTB_5 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_yytb_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_yytb_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_1;

typedef struct{
    unsigned  CYLPF_YFILTER_YYTB_6 : 10; /* 9:0 */
    unsigned  CYLPF_YFILTER_YYTB_7 : 10; /* 19:10 */
    unsigned  CYLPF_YFILTER_YYTB_8 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_yytb_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_yytb_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_2;

typedef struct{
    unsigned  CYLPF_YFILTER_YYTB_9 : 10; /* 9:0 */
    unsigned  CYLPF_YFILTER_YYTB_10 : 10; /* 19:10 */
    unsigned  CYLPF_YFILTER_YYTB_11 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_yytb_3;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_yytb_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_3;

typedef struct{
    unsigned  CYLPF_YFILTER_YYTB_12 : 10; /* 9:0 */
    unsigned  CYLPF_YFILTER_YYTB_13 : 10; /* 19:10 */
    unsigned  CYLPF_YFILTER_YYTB_14 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_yytb_4;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_yytb_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_4;

typedef struct{
    unsigned  CYLPF_YFILTER_YYTB_15 : 10; /* 9:0 */
    unsigned  CYLPF_YFILTER_YYTB_16 : 10; /* 19:10 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_yytb_5;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_yytb_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YYTB_5;

typedef struct{
    unsigned  CYLPF_YFILTER_YCTB_0 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_YFILTER_YCTB_1 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_yctb_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_yctb_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_0;

typedef struct{
    unsigned  CYLPF_YFILTER_YCTB_2 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_YFILTER_YCTB_3 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_yctb_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_yctb_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_1;

typedef struct{
    unsigned  CYLPF_YFILTER_YCTB_4 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_YFILTER_YCTB_5 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_yctb_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_yctb_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_2;

typedef struct{
    unsigned  CYLPF_YFILTER_YCTB_6 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_YFILTER_YCTB_7 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_yctb_3;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_yctb_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YCTB_3;

typedef struct{
    unsigned  CYLPF_YFILTER_YTB_LIMITS__TOPLIM : 10; /* 9:0 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  CYLPF_YFILTER_YTB_LIMITS__BOTLIM : 10; /* 21:12 */
    unsigned  UNUSED1 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_ytb_limits;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_ytb_limits bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTB_LIMITS;

typedef struct{
    unsigned  CYLPF_YFILTER_UYTB_0 : 8; /* 7:0 */
    unsigned  CYLPF_YFILTER_UYTB_1 : 8; /* 15:8 */
    unsigned  CYLPF_YFILTER_UYTB_2 : 8; /* 23:16 */
    unsigned  CYLPF_YFILTER_UYTB_3 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uytb_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uytb_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_0;

typedef struct{
    unsigned  CYLPF_YFILTER_UYTB_4 : 8; /* 7:0 */
    unsigned  CYLPF_YFILTER_UYTB_5 : 8; /* 15:8 */
    unsigned  CYLPF_YFILTER_UYTB_6 : 8; /* 23:16 */
    unsigned  CYLPF_YFILTER_UYTB_7 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uytb_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uytb_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_1;

typedef struct{
    unsigned  CYLPF_YFILTER_UYTB_8 : 8; /* 7:0 */
    unsigned  CYLPF_YFILTER_UYTB_9 : 8; /* 15:8 */
    unsigned  CYLPF_YFILTER_UYTB_10 : 8; /* 23:16 */
    unsigned  CYLPF_YFILTER_UYTB_11 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uytb_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uytb_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_2;

typedef struct{
    unsigned  CYLPF_YFILTER_UYTB_12 : 8; /* 7:0 */
    unsigned  CYLPF_YFILTER_UYTB_13 : 8; /* 15:8 */
    unsigned  CYLPF_YFILTER_UYTB_14 : 8; /* 23:16 */
    unsigned  CYLPF_YFILTER_UYTB_15 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uytb_3;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uytb_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_3;

typedef struct{
    unsigned  CYLPF_YFILTER_UYTB_16 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uytb_4;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uytb_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UYTB_4;

typedef struct{
    unsigned  CYLPF_YFILTER_UCTB_0 : 9; /* 8:0 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  CYLPF_YFILTER_UCTB_1 : 9; /* 18:10 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  CYLPF_YFILTER_UCTB_2 : 9; /* 28:20 */
    unsigned  UNUSED2 : 3; /* 31:29 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uctb_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uctb_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_0;

typedef struct{
    unsigned  CYLPF_YFILTER_UCTB_3 : 9; /* 8:0 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  CYLPF_YFILTER_UCTB_4 : 9; /* 18:10 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  CYLPF_YFILTER_UCTB_5 : 9; /* 28:20 */
    unsigned  UNUSED2 : 3; /* 31:29 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uctb_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uctb_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_1;

typedef struct{
    unsigned  CYLPF_YFILTER_UCTB_6 : 9; /* 8:0 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  CYLPF_YFILTER_UCTB_7 : 9; /* 18:10 */
    unsigned  UNUSED1 : 13; /* 31:19 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uctb_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uctb_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UCTB_2;

typedef struct{
    unsigned  CYLPF_YFILTER_UTB_LIMITS__TOPLIM : 8; /* 7:0 */
    unsigned  CYLPF_YFILTER_UTB_LIMITS__BOTLIM : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_utb_limits;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_utb_limits bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTB_LIMITS;

typedef struct{
    unsigned  CYLPF_YFILTER_VYTB_0 : 8; /* 7:0 */
    unsigned  CYLPF_YFILTER_VYTB_1 : 8; /* 15:8 */
    unsigned  CYLPF_YFILTER_VYTB_2 : 8; /* 23:16 */
    unsigned  CYLPF_YFILTER_VYTB_3 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vytb_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vytb_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_0;

typedef struct{
    unsigned  CYLPF_YFILTER_VYTB_4 : 8; /* 7:0 */
    unsigned  CYLPF_YFILTER_VYTB_5 : 8; /* 15:8 */
    unsigned  CYLPF_YFILTER_VYTB_6 : 8; /* 23:16 */
    unsigned  CYLPF_YFILTER_VYTB_7 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vytb_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vytb_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_1;

typedef struct{
    unsigned  CYLPF_YFILTER_VYTB_8 : 8; /* 7:0 */
    unsigned  CYLPF_YFILTER_VYTB_9 : 8; /* 15:8 */
    unsigned  CYLPF_YFILTER_VYTB_10 : 8; /* 23:16 */
    unsigned  CYLPF_YFILTER_VYTB_11 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vytb_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vytb_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_2;

typedef struct{
    unsigned  CYLPF_YFILTER_VYTB_12 : 8; /* 7:0 */
    unsigned  CYLPF_YFILTER_VYTB_13 : 8; /* 15:8 */
    unsigned  CYLPF_YFILTER_VYTB_14 : 8; /* 23:16 */
    unsigned  CYLPF_YFILTER_VYTB_15 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vytb_3;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vytb_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_3;

typedef struct{
    unsigned  CYLPF_YFILTER_VYTB_16 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vytb_4;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vytb_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VYTB_4;

typedef struct{
    unsigned  CYLPF_YFILTER_VCTB_0 : 9; /* 8:0 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  CYLPF_YFILTER_VCTB_1 : 9; /* 18:10 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  CYLPF_YFILTER_VCTB_2 : 9; /* 28:20 */
    unsigned  UNUSED2 : 3; /* 31:29 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vctb_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vctb_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_0;

typedef struct{
    unsigned  CYLPF_YFILTER_VCTB_3 : 9; /* 8:0 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  CYLPF_YFILTER_VCTB_4 : 9; /* 18:10 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  CYLPF_YFILTER_VCTB_5 : 9; /* 28:20 */
    unsigned  UNUSED2 : 3; /* 31:29 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vctb_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vctb_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_1;

typedef struct{
    unsigned  CYLPF_YFILTER_VCTB_6 : 9; /* 8:0 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  CYLPF_YFILTER_VCTB_7 : 9; /* 18:10 */
    unsigned  UNUSED1 : 13; /* 31:19 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vctb_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vctb_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VCTB_2;

typedef struct{
    unsigned  CYLPF_YFILTER_VTB_LIMITS__TOPLIM : 8; /* 7:0 */
    unsigned  CYLPF_YFILTER_VTB_LIMITS__BOTLIM : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vtb_limits;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vtb_limits bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTB_LIMITS;

typedef struct{
    unsigned  CYLPF_CFILTER_UVLIMIT : 7; /* 6:0 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uvlimit;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uvlimit bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UVLIMIT;

typedef struct{
    unsigned  CYLPF_CFILTER_CNRBASEBLENDFAR_Y : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_cnrbaseblendfar_y;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_cnrbaseblendfar_y bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CNRBASEBLENDFAR_Y;

typedef struct{
    unsigned  CYLPF_CFILTER_CNRBASEBLENDFAR_C : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_cnrbaseblendfar_c;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_cnrbaseblendfar_c bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CNRBASEBLENDFAR_C;

typedef struct{
    unsigned  CYLPF_CFILTER_YYTB_0 : 10; /* 9:0 */
    unsigned  CYLPF_CFILTER_YYTB_1 : 10; /* 19:10 */
    unsigned  CYLPF_CFILTER_YYTB_2 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_yytb_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_yytb_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_0;

typedef struct{
    unsigned  CYLPF_CFILTER_YYTB_3 : 10; /* 9:0 */
    unsigned  CYLPF_CFILTER_YYTB_4 : 10; /* 19:10 */
    unsigned  CYLPF_CFILTER_YYTB_5 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_yytb_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_yytb_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_1;

typedef struct{
    unsigned  CYLPF_CFILTER_YYTB_6 : 10; /* 9:0 */
    unsigned  CYLPF_CFILTER_YYTB_7 : 10; /* 19:10 */
    unsigned  CYLPF_CFILTER_YYTB_8 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_yytb_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_yytb_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_2;

typedef struct{
    unsigned  CYLPF_CFILTER_YYTB_9 : 10; /* 9:0 */
    unsigned  CYLPF_CFILTER_YYTB_10 : 10; /* 19:10 */
    unsigned  CYLPF_CFILTER_YYTB_11 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_yytb_3;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_yytb_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_3;

typedef struct{
    unsigned  CYLPF_CFILTER_YYTB_12 : 10; /* 9:0 */
    unsigned  CYLPF_CFILTER_YYTB_13 : 10; /* 19:10 */
    unsigned  CYLPF_CFILTER_YYTB_14 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_yytb_4;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_yytb_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_4;

typedef struct{
    unsigned  CYLPF_CFILTER_YYTB_15 : 10; /* 9:0 */
    unsigned  CYLPF_CFILTER_YYTB_16 : 10; /* 19:10 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_yytb_5;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_yytb_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YYTB_5;

typedef struct{
    unsigned  CYLPF_CFILTER_YCTB_0 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_CFILTER_YCTB_1 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_yctb_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_yctb_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_0;

typedef struct{
    unsigned  CYLPF_CFILTER_YCTB_2 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_CFILTER_YCTB_3 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_yctb_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_yctb_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_1;

typedef struct{
    unsigned  CYLPF_CFILTER_YCTB_4 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_CFILTER_YCTB_5 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_yctb_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_yctb_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_2;

typedef struct{
    unsigned  CYLPF_CFILTER_YCTB_6 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CYLPF_CFILTER_YCTB_7 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_yctb_3;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_yctb_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YCTB_3;

typedef struct{
    unsigned  CYLPF_CFILTER_YTB_LIMITS__TOPLIM : 10; /* 9:0 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  CYLPF_CFILTER_YTB_LIMITS__BOTLIM : 10; /* 21:12 */
    unsigned  UNUSED1 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_ytb_limits;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_ytb_limits bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTB_LIMITS;

typedef struct{
    unsigned  CYLPF_CFILTER_UYTB_0 : 8; /* 7:0 */
    unsigned  CYLPF_CFILTER_UYTB_1 : 8; /* 15:8 */
    unsigned  CYLPF_CFILTER_UYTB_2 : 8; /* 23:16 */
    unsigned  CYLPF_CFILTER_UYTB_3 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uytb_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uytb_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_0;

typedef struct{
    unsigned  CYLPF_CFILTER_UYTB_4 : 8; /* 7:0 */
    unsigned  CYLPF_CFILTER_UYTB_5 : 8; /* 15:8 */
    unsigned  CYLPF_CFILTER_UYTB_6 : 8; /* 23:16 */
    unsigned  CYLPF_CFILTER_UYTB_7 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uytb_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uytb_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_1;

typedef struct{
    unsigned  CYLPF_CFILTER_UYTB_8 : 8; /* 7:0 */
    unsigned  CYLPF_CFILTER_UYTB_9 : 8; /* 15:8 */
    unsigned  CYLPF_CFILTER_UYTB_10 : 8; /* 23:16 */
    unsigned  CYLPF_CFILTER_UYTB_11 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uytb_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uytb_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_2;

typedef struct{
    unsigned  CYLPF_CFILTER_UYTB_12 : 8; /* 7:0 */
    unsigned  CYLPF_CFILTER_UYTB_13 : 8; /* 15:8 */
    unsigned  CYLPF_CFILTER_UYTB_14 : 8; /* 23:16 */
    unsigned  CYLPF_CFILTER_UYTB_15 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uytb_3;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uytb_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_3;

typedef struct{
    unsigned  CYLPF_CFILTER_UYTB_16 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uytb_4;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uytb_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UYTB_4;

typedef struct{
    unsigned  CYLPF_CFILTER_UCTB_0 : 9; /* 8:0 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  CYLPF_CFILTER_UCTB_1 : 9; /* 18:10 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  CYLPF_CFILTER_UCTB_2 : 9; /* 28:20 */
    unsigned  UNUSED2 : 3; /* 31:29 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uctb_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uctb_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_0;

typedef struct{
    unsigned  CYLPF_CFILTER_UCTB_3 : 9; /* 8:0 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  CYLPF_CFILTER_UCTB_4 : 9; /* 18:10 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  CYLPF_CFILTER_UCTB_5 : 9; /* 28:20 */
    unsigned  UNUSED2 : 3; /* 31:29 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uctb_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uctb_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_1;

typedef struct{
    unsigned  CYLPF_CFILTER_UCTB_6 : 9; /* 8:0 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  CYLPF_CFILTER_UCTB_7 : 9; /* 18:10 */
    unsigned  UNUSED1 : 13; /* 31:19 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uctb_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uctb_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UCTB_2;

typedef struct{
    unsigned  CYLPF_CFILTER_UTB_LIMITS__TOPLIM : 8; /* 7:0 */
    unsigned  CYLPF_CFILTER_UTB_LIMITS__BOTLIM : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_utb_limits;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_utb_limits bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTB_LIMITS;

typedef struct{
    unsigned  CYLPF_CFILTER_VYTB_0 : 8; /* 7:0 */
    unsigned  CYLPF_CFILTER_VYTB_1 : 8; /* 15:8 */
    unsigned  CYLPF_CFILTER_VYTB_2 : 8; /* 23:16 */
    unsigned  CYLPF_CFILTER_VYTB_3 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vytb_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vytb_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_0;

typedef struct{
    unsigned  CYLPF_CFILTER_VYTB_4 : 8; /* 7:0 */
    unsigned  CYLPF_CFILTER_VYTB_5 : 8; /* 15:8 */
    unsigned  CYLPF_CFILTER_VYTB_6 : 8; /* 23:16 */
    unsigned  CYLPF_CFILTER_VYTB_7 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vytb_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vytb_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_1;

typedef struct{
    unsigned  CYLPF_CFILTER_VYTB_8 : 8; /* 7:0 */
    unsigned  CYLPF_CFILTER_VYTB_9 : 8; /* 15:8 */
    unsigned  CYLPF_CFILTER_VYTB_10 : 8; /* 23:16 */
    unsigned  CYLPF_CFILTER_VYTB_11 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vytb_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vytb_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_2;

typedef struct{
    unsigned  CYLPF_CFILTER_VYTB_12 : 8; /* 7:0 */
    unsigned  CYLPF_CFILTER_VYTB_13 : 8; /* 15:8 */
    unsigned  CYLPF_CFILTER_VYTB_14 : 8; /* 23:16 */
    unsigned  CYLPF_CFILTER_VYTB_15 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vytb_3;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vytb_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_3;

typedef struct{
    unsigned  CYLPF_CFILTER_VYTB_16 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vytb_4;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vytb_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VYTB_4;

typedef struct{
    unsigned  CYLPF_CFILTER_VCTB_0 : 9; /* 8:0 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  CYLPF_CFILTER_VCTB_1 : 9; /* 18:10 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  CYLPF_CFILTER_VCTB_2 : 9; /* 28:20 */
    unsigned  UNUSED2 : 3; /* 31:29 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vctb_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vctb_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_0;

typedef struct{
    unsigned  CYLPF_CFILTER_VCTB_3 : 9; /* 8:0 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  CYLPF_CFILTER_VCTB_4 : 9; /* 18:10 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  CYLPF_CFILTER_VCTB_5 : 9; /* 28:20 */
    unsigned  UNUSED2 : 3; /* 31:29 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vctb_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vctb_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_1;

typedef struct{
    unsigned  CYLPF_CFILTER_VCTB_6 : 9; /* 8:0 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  CYLPF_CFILTER_VCTB_7 : 9; /* 18:10 */
    unsigned  UNUSED1 : 13; /* 31:19 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vctb_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vctb_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VCTB_2;

typedef struct{
    unsigned  CYLPF_CFILTER_VTB_LIMITS__TOPLIM : 8; /* 7:0 */
    unsigned  CYLPF_CFILTER_VTB_LIMITS__BOTLIM : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vtb_limits;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vtb_limits bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTB_LIMITS;

typedef struct{
    unsigned  CYLPF_YFILTER_CFG__FILTERSIZE : 3; /* 2:0 */
    unsigned  CYLPF_YFILTER_CFG__ENABLECOMP : 2; /* 4:3 */
    unsigned  CYLPF_YFILTER_CFG__DCINDTHR_SHIFT : 1; /* 5:5 */
    unsigned  CYLPF_YFILTER_CFG__DCINDTHR_OFFSET : 2; /* 7:6 */
    unsigned  UNUSED0 : 4; /* 11:8 */
    unsigned  CYLPF_YFILTER_CFG__ALTFILTERSIZE : 3; /* 14:12 */
    unsigned  CYLPF_YFILTER_CFG__ENABLEALTCOMP : 2; /* 16:15 */
    unsigned  UNUSED1 : 15; /* 31:17 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_CFG;

typedef struct{
    unsigned  CYLPF_YFILTER_KERNEL__W1X1_CENTER : 2; /* 1:0 */
    unsigned  UNUSED0 : 1; /* 2:2 */
    unsigned  CYLPF_YFILTER_KERNEL__W3X3_HV : 2; /* 4:3 */
    unsigned  UNUSED1 : 1; /* 5:5 */
    unsigned  CYLPF_YFILTER_KERNEL__W3X3_DG : 2; /* 7:6 */
    unsigned  UNUSED2 : 1; /* 8:8 */
    unsigned  CYLPF_YFILTER_KERNEL__W5X5_HV : 2; /* 10:9 */
    unsigned  CYLPF_YFILTER_KERNEL__W5X5_DG : 2; /* 12:11 */
    unsigned  CYLPF_YFILTER_KERNEL__W5X5_COMP : 2; /* 14:13 */
    unsigned  CYLPF_YFILTER_KERNEL__W7X7_HV : 2; /* 16:15 */
    unsigned  CYLPF_YFILTER_KERNEL__W7X7_DG : 2; /* 18:17 */
    unsigned  CYLPF_YFILTER_KERNEL__W7X7_COMP : 2; /* 20:19 */
    unsigned  CYLPF_YFILTER_KERNEL__W9X9_HV : 2; /* 22:21 */
    unsigned  CYLPF_YFILTER_KERNEL__W9X9_DG : 2; /* 24:23 */
    unsigned  CYLPF_YFILTER_KERNEL__W9X9_COMP : 2; /* 26:25 */
    unsigned  CYLPF_YFILTER_KERNEL__W1X1ADD : 4; /* 30:27 */
    unsigned  UNUSED3 : 1; /* 31:31 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_kernel;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_kernel bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_KERNEL;

typedef struct{
    unsigned  CYLPF_YFILTER_ALTKERNEL__W1X1_CENTER : 2; /* 1:0 */
    unsigned  UNUSED0 : 1; /* 2:2 */
    unsigned  CYLPF_YFILTER_ALTKERNEL__W3X3_HV : 2; /* 4:3 */
    unsigned  UNUSED1 : 1; /* 5:5 */
    unsigned  CYLPF_YFILTER_ALTKERNEL__W3X3_DG : 2; /* 7:6 */
    unsigned  UNUSED2 : 1; /* 8:8 */
    unsigned  CYLPF_YFILTER_ALTKERNEL__W5X5_HV : 2; /* 10:9 */
    unsigned  CYLPF_YFILTER_ALTKERNEL__W5X5_DG : 2; /* 12:11 */
    unsigned  CYLPF_YFILTER_ALTKERNEL__W5X5_COMP : 2; /* 14:13 */
    unsigned  CYLPF_YFILTER_ALTKERNEL__W7X7_HV : 2; /* 16:15 */
    unsigned  CYLPF_YFILTER_ALTKERNEL__W7X7_DG : 2; /* 18:17 */
    unsigned  CYLPF_YFILTER_ALTKERNEL__W7X7_COMP : 2; /* 20:19 */
    unsigned  CYLPF_YFILTER_ALTKERNEL__W9X9_HV : 2; /* 22:21 */
    unsigned  CYLPF_YFILTER_ALTKERNEL__W9X9_DG : 2; /* 24:23 */
    unsigned  CYLPF_YFILTER_ALTKERNEL__W9X9_COMP : 2; /* 26:25 */
    unsigned  CYLPF_YFILTER_ALTKERNEL__W1X1ADD : 4; /* 30:27 */
    unsigned  UNUSED3 : 1; /* 31:31 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_altkernel;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_altkernel bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_ALTKERNEL;

typedef struct{
    unsigned  CYLPF_YFILTER_DCINDDERFLAGS : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_dcindderflags;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_dcindderflags bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DCINDDERFLAGS;

typedef struct{
    unsigned  CYLPF_YFILTER_FILTDERFLAGS : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_filtderflags;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_filtderflags bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_FILTDERFLAGS;

typedef struct{
    unsigned  CYLPF_YFILTER_DER2FLAGS : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_der2flags;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_der2flags bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DER2FLAGS;

typedef struct{
    unsigned  CYLPF_YFILTER_DIRECTIONALCFG : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_directionalcfg;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_directionalcfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DIRECTIONALCFG;

typedef struct{
    unsigned  CYLPF_YFILTER_DIRECTIONALCFGX : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_directionalcfgx;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_directionalcfgx bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_DIRECTIONALCFGX;

typedef struct{
    unsigned  CYLPF_YFILTER_YTHRCLOSE3MOD__SCALE : 6; /* 5:0 */
    unsigned  CYLPF_YFILTER_YTHRCLOSE3MOD__OFFSET : 11; /* 16:6 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_ythrclose3mod;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_ythrclose3mod bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRCLOSE3MOD;

typedef struct{
    unsigned  CYLPF_YFILTER_YTHRDER2CLOSE3MOD__SCALE : 6; /* 5:0 */
    unsigned  CYLPF_YFILTER_YTHRDER2CLOSE3MOD__OFFSET : 11; /* 16:6 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_ythrder2close3mod;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_ythrder2close3mod bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRDER2CLOSE3MOD;

typedef struct{
    unsigned  CYLPF_YFILTER_YTHRFARMOD__SCALE : 6; /* 5:0 */
    unsigned  CYLPF_YFILTER_YTHRFARMOD__OFFSET : 11; /* 16:6 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_ythrfarmod;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_ythrfarmod bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRFARMOD;

typedef struct{
    unsigned  CYLPF_YFILTER_UTHRFARMOD__SCALE : 6; /* 5:0 */
    unsigned  CYLPF_YFILTER_UTHRFARMOD__OFFSET : 9; /* 14:6 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uthrfarmod;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uthrfarmod bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTHRFARMOD;

typedef struct{
    unsigned  CYLPF_YFILTER_VTHRFARMOD__SCALE : 6; /* 5:0 */
    unsigned  CYLPF_YFILTER_VTHRFARMOD__OFFSET : 9; /* 14:6 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vthrfarmod;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vthrfarmod bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTHRFARMOD;

typedef struct{
    unsigned  CYLPF_YFILTER_YTHRCLOSEXMOD__SCALE : 6; /* 5:0 */
    unsigned  CYLPF_YFILTER_YTHRCLOSEXMOD__OFFSET : 11; /* 16:6 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_ythrclosexmod;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_ythrclosexmod bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRCLOSEXMOD;

typedef struct{
    unsigned  CYLPF_YFILTER_YTHRFARXMOD__SCALE : 6; /* 5:0 */
    unsigned  CYLPF_YFILTER_YTHRFARXMOD__OFFSET : 11; /* 16:6 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_ythrfarxmod;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_ythrfarxmod bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_YTHRFARXMOD;

typedef struct{
    unsigned  CYLPF_YFILTER_UTHRFARXMOD__SCALE : 6; /* 5:0 */
    unsigned  CYLPF_YFILTER_UTHRFARXMOD__OFFSET : 9; /* 14:6 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uthrfarxmod;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_uthrfarxmod bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_UTHRFARXMOD;

typedef struct{
    unsigned  CYLPF_YFILTER_VTHRFARXMOD__SCALE : 6; /* 5:0 */
    unsigned  CYLPF_YFILTER_VTHRFARXMOD__OFFSET : 9; /* 14:6 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vthrfarxmod;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_yfilter_vthrfarxmod bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YFILTER_VTHRFARXMOD;

typedef struct{
    unsigned  CYLPF_YDCINDY_GAIN_DER_3_0 : 6; /* 5:0 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_3_1 : 6; /* 11:6 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_3_2 : 6; /* 17:12 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_3_3 : 6; /* 23:18 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_3_4 : 6; /* 29:24 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_ydcindy_gain_der_3_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_ydcindy_gain_der_3_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_3_0;

typedef struct{
    unsigned  CYLPF_YDCINDY_GAIN_DER_5_0 : 6; /* 5:0 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_5_1 : 6; /* 11:6 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_5_2 : 6; /* 17:12 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_5_3 : 6; /* 23:18 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_5_4 : 6; /* 29:24 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_ydcindy_gain_der_5_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_ydcindy_gain_der_5_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5_0;

typedef struct{
    unsigned  CYLPF_YDCINDY_GAIN_DER_7_0 : 6; /* 5:0 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_7_1 : 6; /* 11:6 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_7_2 : 6; /* 17:12 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_7_3 : 6; /* 23:18 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_7_4 : 6; /* 29:24 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_ydcindy_gain_der_7_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_ydcindy_gain_der_7_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_7_0;

typedef struct{
    unsigned  CYLPF_YDCINDY_GAIN_DER_9_0 : 6; /* 5:0 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_9_1 : 6; /* 11:6 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_9_2 : 6; /* 17:12 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_9_3 : 6; /* 23:18 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_9_4 : 6; /* 29:24 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_ydcindy_gain_der_9_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_ydcindy_gain_der_9_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9_0;

typedef struct{
    unsigned  CYLPF_YDCINDY_GAIN_DER_5X_0 : 6; /* 5:0 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_5X_1 : 6; /* 11:6 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_5X_2 : 6; /* 17:12 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_5X_3 : 6; /* 23:18 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_5X_4 : 6; /* 29:24 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_ydcindy_gain_der_5x_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_ydcindy_gain_der_5x_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_5X_0;

typedef struct{
    unsigned  CYLPF_YDCINDY_GAIN_DER_9X_0 : 6; /* 5:0 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_9X_1 : 6; /* 11:6 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_9X_2 : 6; /* 17:12 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_9X_3 : 6; /* 23:18 */
    unsigned  CYLPF_YDCINDY_GAIN_DER_9X_4 : 6; /* 29:24 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_ydcindy_gain_der_9x_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_ydcindy_gain_der_9x_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDY_GAIN_DER_9X_0;

typedef struct{
    unsigned  CYLPF_YDCINDUV_GAIN_DER_3_0 : 6; /* 5:0 */
    unsigned  CYLPF_YDCINDUV_GAIN_DER_3_1 : 6; /* 11:6 */
    unsigned  CYLPF_YDCINDUV_GAIN_DER_3_2 : 6; /* 17:12 */
    unsigned  CYLPF_YDCINDUV_GAIN_DER_3_3 : 6; /* 23:18 */
    unsigned  CYLPF_YDCINDUV_GAIN_DER_3_4 : 6; /* 29:24 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_ydcinduv_gain_der_3_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_ydcinduv_gain_der_3_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_3_0;

typedef struct{
    unsigned  CYLPF_YDCINDUV_GAIN_DER_5_0 : 6; /* 5:0 */
    unsigned  CYLPF_YDCINDUV_GAIN_DER_5_1 : 6; /* 11:6 */
    unsigned  CYLPF_YDCINDUV_GAIN_DER_5_2 : 6; /* 17:12 */
    unsigned  CYLPF_YDCINDUV_GAIN_DER_5_3 : 6; /* 23:18 */
    unsigned  CYLPF_YDCINDUV_GAIN_DER_5_4 : 6; /* 29:24 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_ydcinduv_gain_der_5_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_ydcinduv_gain_der_5_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5_0;

typedef struct{
    unsigned  CYLPF_YDCINDUV_GAIN_DER_5X_0 : 6; /* 5:0 */
    unsigned  CYLPF_YDCINDUV_GAIN_DER_5X_1 : 6; /* 11:6 */
    unsigned  CYLPF_YDCINDUV_GAIN_DER_5X_2 : 6; /* 17:12 */
    unsigned  CYLPF_YDCINDUV_GAIN_DER_5X_3 : 6; /* 23:18 */
    unsigned  CYLPF_YDCINDUV_GAIN_DER_5X_4 : 6; /* 29:24 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_ydcinduv_gain_der_5x_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_ydcinduv_gain_der_5x_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_YDCINDUV_GAIN_DER_5X_0;

typedef struct{
    unsigned  CYLPF_CFILTER_CFG__FILTERSIZE : 2; /* 1:0 */
    unsigned  UNUSED0 : 1; /* 2:2 */
    unsigned  CYLPF_CFILTER_CFG__FILTERINGMODE : 1; /* 3:3 */
    unsigned  UNUSED1 : 1; /* 4:4 */
    unsigned  CYLPF_CFILTER_CFG__EXTERNALDERIVGREYMODE : 1; /* 5:5 */
    unsigned  CYLPF_CFILTER_CFG__GREYBLENDAVGSIZE : 2; /* 7:6 */
    unsigned  CYLPF_CFILTER_CFG__GREYBLENDCHROMACONDITION : 1; /* 8:8 */
    unsigned  CYLPF_CFILTER_CFG__GREYBLENDGREYSIZECONDITION : 1; /* 9:9 */
    unsigned  CYLPF_CFILTER_CFG__DCINDTHR_SHIFT : 1; /* 10:10 */
    unsigned  UNUSED2 : 4; /* 14:11 */
    unsigned  CYLPF_CFILTER_CFG__GREYFACTORFNCLIMITSMODE : 1; /* 15:15 */
    unsigned  CYLPF_CFILTER_CFG__DETAILSYMMETRYMODE : 1; /* 16:16 */
    unsigned  CYLPF_CFILTER_CFG__GREYFACTORTHREN : 1; /* 17:17 */
    unsigned  CYLPF_CFILTER_CFG__GREYFACTORBLENDEN : 1; /* 18:18 */
    unsigned  CYLPF_CFILTER_CFG__DCINDTHR_OFFSET : 2; /* 20:19 */
    unsigned  UNUSED3 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_CFG;

typedef struct{
    unsigned  CYLPF_CFILTER_DETAIL_COND__CHROMATICITY : 8; /* 7:0 */
    unsigned  CYLPF_CFILTER_DETAIL_COND__YDERMAX : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_detail_cond;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_detail_cond bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DETAIL_COND;

typedef struct{
    unsigned  CYLPF_CTHRESHOLDS__UD : 12; /* 11:0 */
    unsigned  CYLPF_CTHRESHOLDS__X : 12; /* 23:12 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cthresholds;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cthresholds bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CTHRESHOLDS;

typedef struct{
    unsigned  CYLPF_CFILTER_GREY_YDERFNC__SLOPE : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  CYLPF_CFILTER_GREY_YDERFNC__OFFSET : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_grey_yderfnc;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_grey_yderfnc bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_YDERFNC;

typedef struct{
    unsigned  CYLPF_CFILTER_GREY_CHFNC__SLOPE : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  CYLPF_CFILTER_GREY_CHFNC__OFFSET : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_grey_chfnc;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_grey_chfnc bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_CHFNC;

typedef struct{
    unsigned  CYLPF_CFILTER_GREY_LIMITS__TOPLIM : 7; /* 6:0 */
    unsigned  CYLPF_CFILTER_GREY_LIMITS__BOTLIM : 7; /* 13:7 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_grey_limits;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_grey_limits bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_LIMITS;

typedef struct{
    unsigned  CYLPF_CFILTER_GREY_BLENDSCALE : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_grey_blendscale;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_grey_blendscale bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_BLENDSCALE;

typedef struct{
    unsigned  CYLPF_CFILTER_GREY_BLENDOFFSET : 7; /* 6:0 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_grey_blendoffset;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_grey_blendoffset bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_BLENDOFFSET;

typedef struct{
    unsigned  CYLPF_CFILTER_GREYSIZETHR_3_5__GREYDC3X3AVGTHR : 8; /* 7:0 */
    unsigned  CYLPF_CFILTER_GREYSIZETHR_3_5__GREYDC3X3RINGTHR : 8; /* 15:8 */
    unsigned  CYLPF_CFILTER_GREYSIZETHR_3_5__GREYDC5X5RINGTHR : 8; /* 23:16 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_greysizethr_3_5;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_greysizethr_3_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREYSIZETHR_3_5;

typedef struct{
    unsigned  CYLPF_CFILTER_GREYSIZETHR_7_9__GREYDC7X7RINGTHR : 10; /* 9:0 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_greysizethr_7_9;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_greysizethr_7_9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREYSIZETHR_7_9;

typedef struct{
    unsigned  CYLPF_CFILTER_GREY_THRMODVAL_CLOSE__YT : 10; /* 9:0 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  CYLPF_CFILTER_GREY_THRMODVAL_CLOSE__UT : 8; /* 19:12 */
    unsigned  CYLPF_CFILTER_GREY_THRMODVAL_CLOSE__VT : 8; /* 27:20 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_grey_thrmodval_close;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_grey_thrmodval_close bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_CLOSE;

typedef struct{
    unsigned  CYLPF_CFILTER_GREY_THRMODVAL_FAR__YT : 10; /* 9:0 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  CYLPF_CFILTER_GREY_THRMODVAL_FAR__UT : 8; /* 19:12 */
    unsigned  CYLPF_CFILTER_GREY_THRMODVAL_FAR__VT : 8; /* 27:20 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_grey_thrmodval_far;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_grey_thrmodval_far bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_GREY_THRMODVAL_FAR;

typedef struct{
    unsigned  CYLPF_CFILTER_DCINDDERFLAGS : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_dcindderflags;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_dcindderflags bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DCINDDERFLAGS;

typedef struct{
    unsigned  CYLPF_CFILTER_FILTDERFLAGS : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_filtderflags;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_filtderflags bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_FILTDERFLAGS;

typedef struct{
    unsigned  CYLPF_CFILTER_DIRECTIONALCFG : 32; /* 31:0 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_directionalcfg;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_directionalcfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DIRECTIONALCFG;

typedef struct{
    unsigned  CYLPF_CFILTER_DIRECTIONALCFGX : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_directionalcfgx;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_directionalcfgx bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_DIRECTIONALCFGX;

typedef struct{
    unsigned  CYLPF_CFILTER_YTHRFARMOD__SCALE : 6; /* 5:0 */
    unsigned  CYLPF_CFILTER_YTHRFARMOD__OFFSET : 11; /* 16:6 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_ythrfarmod;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_ythrfarmod bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRFARMOD;

typedef struct{
    unsigned  CYLPF_CFILTER_UTHRFARMOD__SCALE : 6; /* 5:0 */
    unsigned  CYLPF_CFILTER_UTHRFARMOD__OFFSET : 9; /* 14:6 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uthrfarmod;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uthrfarmod bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRFARMOD;

typedef struct{
    unsigned  CYLPF_CFILTER_VTHRFARMOD__SCALE : 6; /* 5:0 */
    unsigned  CYLPF_CFILTER_VTHRFARMOD__OFFSET : 9; /* 14:6 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vthrfarmod;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vthrfarmod bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRFARMOD;

typedef struct{
    unsigned  CYLPF_CFILTER_UTHRDISTMOD__SCALE : 6; /* 5:0 */
    unsigned  CYLPF_CFILTER_UTHRDISTMOD__OFFSET : 9; /* 14:6 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uthrdistmod;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uthrdistmod bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRDISTMOD;

typedef struct{
    unsigned  CYLPF_CFILTER_VTHRDISTMOD__SCALE : 6; /* 5:0 */
    unsigned  CYLPF_CFILTER_VTHRDISTMOD__OFFSET : 9; /* 14:6 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vthrdistmod;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vthrdistmod bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRDISTMOD;

typedef struct{
    unsigned  CYLPF_CFILTER_YTHRCLOSEXMOD__SCALE : 6; /* 5:0 */
    unsigned  CYLPF_CFILTER_YTHRCLOSEXMOD__OFFSET : 11; /* 16:6 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_ythrclosexmod;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_ythrclosexmod bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRCLOSEXMOD;

typedef struct{
    unsigned  CYLPF_CFILTER_YTHRFARXMOD__SCALE : 6; /* 5:0 */
    unsigned  CYLPF_CFILTER_YTHRFARXMOD__OFFSET : 11; /* 16:6 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_ythrfarxmod;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_ythrfarxmod bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_YTHRFARXMOD;

typedef struct{
    unsigned  CYLPF_CFILTER_UTHRFARXMOD__SCALE : 6; /* 5:0 */
    unsigned  CYLPF_CFILTER_UTHRFARXMOD__OFFSET : 9; /* 14:6 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uthrfarxmod;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_uthrfarxmod bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_UTHRFARXMOD;

typedef struct{
    unsigned  CYLPF_CFILTER_VTHRFARXMOD__SCALE : 6; /* 5:0 */
    unsigned  CYLPF_CFILTER_VTHRFARXMOD__OFFSET : 9; /* 14:6 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vthrfarxmod;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cfilter_vthrfarxmod bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CFILTER_VTHRFARXMOD;

typedef struct{
    unsigned  CYLPF_CDCINDY_GAIN_DER_3_0 : 6; /* 5:0 */
    unsigned  CYLPF_CDCINDY_GAIN_DER_3_1 : 6; /* 11:6 */
    unsigned  CYLPF_CDCINDY_GAIN_DER_3_2 : 6; /* 17:12 */
    unsigned  CYLPF_CDCINDY_GAIN_DER_3_3 : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cdcindy_gain_der_3_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cdcindy_gain_der_3_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_3_0;

typedef struct{
    unsigned  CYLPF_CDCINDY_GAIN_DER_5_0 : 6; /* 5:0 */
    unsigned  CYLPF_CDCINDY_GAIN_DER_5_1 : 6; /* 11:6 */
    unsigned  CYLPF_CDCINDY_GAIN_DER_5_2 : 6; /* 17:12 */
    unsigned  CYLPF_CDCINDY_GAIN_DER_5_3 : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cdcindy_gain_der_5_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cdcindy_gain_der_5_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5_0;

typedef struct{
    unsigned  CYLPF_CDCINDY_GAIN_DER_7_0 : 6; /* 5:0 */
    unsigned  CYLPF_CDCINDY_GAIN_DER_7_1 : 6; /* 11:6 */
    unsigned  CYLPF_CDCINDY_GAIN_DER_7_2 : 6; /* 17:12 */
    unsigned  CYLPF_CDCINDY_GAIN_DER_7_3 : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cdcindy_gain_der_7_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cdcindy_gain_der_7_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_7_0;

typedef struct{
    unsigned  CYLPF_CDCINDY_GAIN_DER_9_0 : 6; /* 5:0 */
    unsigned  CYLPF_CDCINDY_GAIN_DER_9_1 : 6; /* 11:6 */
    unsigned  CYLPF_CDCINDY_GAIN_DER_9_2 : 6; /* 17:12 */
    unsigned  CYLPF_CDCINDY_GAIN_DER_9_3 : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cdcindy_gain_der_9_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cdcindy_gain_der_9_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9_0;

typedef struct{
    unsigned  CYLPF_CDCINDY_GAIN_DER_5X_0 : 6; /* 5:0 */
    unsigned  CYLPF_CDCINDY_GAIN_DER_5X_1 : 6; /* 11:6 */
    unsigned  CYLPF_CDCINDY_GAIN_DER_5X_2 : 6; /* 17:12 */
    unsigned  CYLPF_CDCINDY_GAIN_DER_5X_3 : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cdcindy_gain_der_5x_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cdcindy_gain_der_5x_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_5X_0;

typedef struct{
    unsigned  CYLPF_CDCINDY_GAIN_DER_9X_0 : 6; /* 5:0 */
    unsigned  CYLPF_CDCINDY_GAIN_DER_9X_1 : 6; /* 11:6 */
    unsigned  CYLPF_CDCINDY_GAIN_DER_9X_2 : 6; /* 17:12 */
    unsigned  CYLPF_CDCINDY_GAIN_DER_9X_3 : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cdcindy_gain_der_9x_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cdcindy_gain_der_9x_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDY_GAIN_DER_9X_0;

typedef struct{
    unsigned  CYLPF_CDCINDUV_GAIN_DER_3_0 : 6; /* 5:0 */
    unsigned  CYLPF_CDCINDUV_GAIN_DER_3_1 : 6; /* 11:6 */
    unsigned  CYLPF_CDCINDUV_GAIN_DER_3_2 : 6; /* 17:12 */
    unsigned  CYLPF_CDCINDUV_GAIN_DER_3_3 : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cdcinduv_gain_der_3_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cdcinduv_gain_der_3_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_3_0;

typedef struct{
    unsigned  CYLPF_CDCINDUV_GAIN_DER_5_0 : 6; /* 5:0 */
    unsigned  CYLPF_CDCINDUV_GAIN_DER_5_1 : 6; /* 11:6 */
    unsigned  CYLPF_CDCINDUV_GAIN_DER_5_2 : 6; /* 17:12 */
    unsigned  CYLPF_CDCINDUV_GAIN_DER_5_3 : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cdcinduv_gain_der_5_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cdcinduv_gain_der_5_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5_0;

typedef struct{
    unsigned  CYLPF_CDCINDUV_GAIN_DER_7_0 : 6; /* 5:0 */
    unsigned  CYLPF_CDCINDUV_GAIN_DER_7_1 : 6; /* 11:6 */
    unsigned  CYLPF_CDCINDUV_GAIN_DER_7_2 : 6; /* 17:12 */
    unsigned  CYLPF_CDCINDUV_GAIN_DER_7_3 : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cdcinduv_gain_der_7_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cdcinduv_gain_der_7_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_7_0;

typedef struct{
    unsigned  CYLPF_CDCINDUV_GAIN_DER_5X_0 : 6; /* 5:0 */
    unsigned  CYLPF_CDCINDUV_GAIN_DER_5X_1 : 6; /* 11:6 */
    unsigned  CYLPF_CDCINDUV_GAIN_DER_5X_2 : 6; /* 17:12 */
    unsigned  CYLPF_CDCINDUV_GAIN_DER_5X_3 : 6; /* 23:18 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cylpf_cdcinduv_gain_der_5x_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_cdcinduv_gain_der_5x_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_CDCINDUV_GAIN_DER_5X_0;

typedef struct{
    unsigned  CYLPF_DITHERING_YFILTEREN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_anr_cylpf_dithering_yfilteren;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_dithering_yfilteren bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_DITHERING_YFILTEREN;

typedef struct{
    unsigned  CYLPF_DITHERING_CFILTEREN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_anr_cylpf_dithering_cfilteren;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_dithering_cfilteren bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_DITHERING_CFILTEREN;

typedef struct{
    unsigned  CYLPF_DITHERING_SEED : 30; /* 29:0 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cylpf_dithering_seed;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cylpf_dithering_seed bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CYLPF_DITHERING_SEED;

typedef struct{
    unsigned  CNR_BYPASS : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_anr_cnr_bypass;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_bypass bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_BYPASS;

typedef struct{
    unsigned  CNR_INPUT_SELECT : 1; /* 0:0 */
    unsigned  CNR_NUM_COLORS : 3; /* 3:1 */
    unsigned  CNR_EXT_ENABLE : 1; /* 4:4 */
    unsigned  CNR_EXT_LIMIT : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_nps_clc_anr_cnr_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_CFG;

typedef struct{
    unsigned  CNR_DEBUG : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_anr_cnr_debug;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_debug bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_DEBUG;

typedef struct{
    unsigned  CNR_GAINOFFSET_FILTER_MODE_Y : 1; /* 0:0 */
    unsigned  CNR_GAINOFFSET_FILTER_MODE_C : 1; /* 1:1 */
    unsigned  CNR_BLENDFACTOR_FILTER_MODE_Y : 1; /* 2:2 */
    unsigned  CNR_BLENDFACTOR_FILTER_MODE_C : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_nps_clc_anr_cnr_modifiers_filter_mode;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_modifiers_filter_mode bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_MODIFIERS_FILTER_MODE;

typedef struct{
    unsigned  CNR_COLOR0_SAT_MODE : 2; /* 1:0 */
    unsigned  CNR_COLOR0_CSMIN_PARA : 10; /* 11:2 */
    unsigned  CNR_COLOR0_CSMAX_PARA : 10; /* 21:12 */
    unsigned  CNR_QEXT : 8; /* 29:22 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cnr_color0_special_params;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_color0_special_params bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_COLOR0_SPECIAL_PARAMS;

typedef struct{
    unsigned  CNR_C_MODE_0 : 1; /* 0:0 */
    unsigned  CNR_C_MODE_1 : 1; /* 1:1 */
    unsigned  CNR_C_MODE_2 : 1; /* 2:2 */
    unsigned  CNR_C_MODE_3 : 1; /* 3:3 */
    unsigned  CNR_C_MODE_4 : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_nps_clc_anr_cnr_c_mode_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_c_mode_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_C_MODE_0;

typedef struct{
    unsigned  CNR_AMIN_0 : 11; /* 10:0 */
    unsigned  CNR_AMIN_1 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cnr_amin_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_amin_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_0;

typedef struct{
    unsigned  CNR_AMIN_2 : 11; /* 10:0 */
    unsigned  CNR_AMIN_3 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cnr_amin_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_amin_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_1;

typedef struct{
    unsigned  CNR_AMIN_4 : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_nps_clc_anr_cnr_amin_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_amin_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_AMIN_2;

typedef struct{
    unsigned  CNR_AMAX_0 : 11; /* 10:0 */
    unsigned  CNR_AMAX_1 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cnr_amax_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_amax_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_0;

typedef struct{
    unsigned  CNR_AMAX_2 : 11; /* 10:0 */
    unsigned  CNR_AMAX_3 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cnr_amax_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_amax_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_1;

typedef struct{
    unsigned  CNR_AMAX_4 : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_nps_clc_anr_cnr_amax_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_amax_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_AMAX_2;

typedef struct{
    unsigned  CNR_AINTERNAL_0 : 1; /* 0:0 */
    unsigned  CNR_AINTERNAL_1 : 1; /* 1:1 */
    unsigned  CNR_AINTERNAL_2 : 1; /* 2:2 */
    unsigned  CNR_AINTERNAL_3 : 1; /* 3:3 */
    unsigned  CNR_AINTERNAL_4 : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_nps_clc_anr_cnr_ainternal_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_ainternal_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_AINTERNAL_0;

typedef struct{
    unsigned  CNR_CSMIN_0 : 11; /* 10:0 */
    unsigned  CNR_CSMIN_1 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cnr_csmin_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_csmin_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_0;

typedef struct{
    unsigned  CNR_CSMIN_2 : 11; /* 10:0 */
    unsigned  CNR_CSMIN_3 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cnr_csmin_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_csmin_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_1;

typedef struct{
    unsigned  CNR_CSMIN_4 : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_nps_clc_anr_cnr_csmin_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_csmin_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_CSMIN_2;

typedef struct{
    unsigned  CNR_CSMAX_0 : 11; /* 10:0 */
    unsigned  CNR_CSMAX_1 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cnr_csmax_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_csmax_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_0;

typedef struct{
    unsigned  CNR_CSMAX_2 : 11; /* 10:0 */
    unsigned  CNR_CSMAX_3 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cnr_csmax_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_csmax_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_1;

typedef struct{
    unsigned  CNR_CSMAX_4 : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_nps_clc_anr_cnr_csmax_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_csmax_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_CSMAX_2;

typedef struct{
    unsigned  CNR_YMIN_0 : 10; /* 9:0 */
    unsigned  CNR_YMIN_1 : 10; /* 19:10 */
    unsigned  CNR_YMIN_2 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cnr_ymin_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_ymin_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_YMIN_0;

typedef struct{
    unsigned  CNR_YMIN_3 : 10; /* 9:0 */
    unsigned  CNR_YMIN_4 : 10; /* 19:10 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ipe_ipe_0_nps_clc_anr_cnr_ymin_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_ymin_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_YMIN_1;

typedef struct{
    unsigned  CNR_YMAX_0 : 10; /* 9:0 */
    unsigned  CNR_YMAX_1 : 10; /* 19:10 */
    unsigned  CNR_YMAX_2 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_cnr_ymax_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_ymax_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_YMAX_0;

typedef struct{
    unsigned  CNR_YMAX_3 : 10; /* 9:0 */
    unsigned  CNR_YMAX_4 : 10; /* 19:10 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ipe_ipe_0_nps_clc_anr_cnr_ymax_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_ymax_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_YMAX_1;

typedef struct{
    unsigned  CNR_BOUNDARY_PROBABILITY_0 : 4; /* 3:0 */
    unsigned  CNR_BOUNDARY_PROBABILITY_1 : 4; /* 7:4 */
    unsigned  CNR_BOUNDARY_PROBABILITY_2 : 4; /* 11:8 */
    unsigned  CNR_BOUNDARY_PROBABILITY_3 : 4; /* 15:12 */
    unsigned  CNR_BOUNDARY_PROBABILITY_4 : 4; /* 19:16 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ipe_ipe_0_nps_clc_anr_cnr_boundary_probability_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_boundary_probability_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_BOUNDARY_PROBABILITY_0;

typedef struct{
    unsigned  CNR_Q_0 : 8; /* 7:0 */
    unsigned  CNR_Q_1 : 8; /* 15:8 */
    unsigned  CNR_Q_2 : 8; /* 23:16 */
    unsigned  CNR_Q_3 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cnr_q_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_q_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_Q_0;

typedef struct{
    unsigned  CNR_Q_4 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_nps_clc_anr_cnr_q_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_q_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_Q_1;

typedef struct{
    unsigned  CNR_GAINFACTOR_Y_Y_0 : 11; /* 10:0 */
    unsigned  CNR_GAINFACTOR_Y_Y_1 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_y_y_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_y_y_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_0;

typedef struct{
    unsigned  CNR_GAINFACTOR_Y_Y_2 : 11; /* 10:0 */
    unsigned  CNR_GAINFACTOR_Y_Y_3 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_y_y_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_y_y_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_1;

typedef struct{
    unsigned  CNR_GAINFACTOR_Y_Y_4 : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_y_y_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_y_y_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_Y_2;

typedef struct{
    unsigned  CNR_GAINFACTOR_UV_Y_0 : 11; /* 10:0 */
    unsigned  CNR_GAINFACTOR_UV_Y_1 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_uv_y_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_uv_y_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_0;

typedef struct{
    unsigned  CNR_GAINFACTOR_UV_Y_2 : 11; /* 10:0 */
    unsigned  CNR_GAINFACTOR_UV_Y_3 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_uv_y_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_uv_y_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_1;

typedef struct{
    unsigned  CNR_GAINFACTOR_UV_Y_4 : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_uv_y_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_uv_y_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_Y_2;

typedef struct{
    unsigned  CNR_OFFSET_Y_Y_0 : 11; /* 10:0 */
    unsigned  CNR_OFFSET_Y_Y_1 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cnr_offset_y_y_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_offset_y_y_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_0;

typedef struct{
    unsigned  CNR_OFFSET_Y_Y_2 : 11; /* 10:0 */
    unsigned  CNR_OFFSET_Y_Y_3 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cnr_offset_y_y_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_offset_y_y_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_1;

typedef struct{
    unsigned  CNR_OFFSET_Y_Y_4 : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_nps_clc_anr_cnr_offset_y_y_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_offset_y_y_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_Y_2;

typedef struct{
    unsigned  CNR_OFFSET_U_Y_0 : 9; /* 8:0 */
    unsigned  CNR_OFFSET_U_Y_1 : 9; /* 17:9 */
    unsigned  CNR_OFFSET_U_Y_2 : 9; /* 26:18 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cnr_offset_u_y_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_offset_u_y_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_Y_0;

typedef struct{
    unsigned  CNR_OFFSET_U_Y_3 : 9; /* 8:0 */
    unsigned  CNR_OFFSET_U_Y_4 : 9; /* 17:9 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ipe_ipe_0_nps_clc_anr_cnr_offset_u_y_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_offset_u_y_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_Y_1;

typedef struct{
    unsigned  CNR_OFFSET_V_Y_0 : 9; /* 8:0 */
    unsigned  CNR_OFFSET_V_Y_1 : 9; /* 17:9 */
    unsigned  CNR_OFFSET_V_Y_2 : 9; /* 26:18 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cnr_offset_v_y_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_offset_v_y_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_Y_0;

typedef struct{
    unsigned  CNR_OFFSET_V_Y_3 : 9; /* 8:0 */
    unsigned  CNR_OFFSET_V_Y_4 : 9; /* 17:9 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ipe_ipe_0_nps_clc_anr_cnr_offset_v_y_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_offset_v_y_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_Y_1;

typedef struct{
    unsigned  CNR_GAINFACTOR_Y_C_0 : 11; /* 10:0 */
    unsigned  CNR_GAINFACTOR_Y_C_1 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_y_c_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_y_c_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_0;

typedef struct{
    unsigned  CNR_GAINFACTOR_Y_C_2 : 11; /* 10:0 */
    unsigned  CNR_GAINFACTOR_Y_C_3 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_y_c_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_y_c_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_1;

typedef struct{
    unsigned  CNR_GAINFACTOR_Y_C_4 : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_y_c_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_y_c_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_Y_C_2;

typedef struct{
    unsigned  CNR_GAINFACTOR_UV_C_0 : 11; /* 10:0 */
    unsigned  CNR_GAINFACTOR_UV_C_1 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_uv_c_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_uv_c_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_0;

typedef struct{
    unsigned  CNR_GAINFACTOR_UV_C_2 : 11; /* 10:0 */
    unsigned  CNR_GAINFACTOR_UV_C_3 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_uv_c_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_uv_c_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_1;

typedef struct{
    unsigned  CNR_GAINFACTOR_UV_C_4 : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_uv_c_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_gainfactor_uv_c_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_GAINFACTOR_UV_C_2;

typedef struct{
    unsigned  CNR_OFFSET_Y_C_0 : 11; /* 10:0 */
    unsigned  CNR_OFFSET_Y_C_1 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cnr_offset_y_c_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_offset_y_c_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_0;

typedef struct{
    unsigned  CNR_OFFSET_Y_C_2 : 11; /* 10:0 */
    unsigned  CNR_OFFSET_Y_C_3 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_cnr_offset_y_c_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_offset_y_c_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_1;

typedef struct{
    unsigned  CNR_OFFSET_Y_C_4 : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_nps_clc_anr_cnr_offset_y_c_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_offset_y_c_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_Y_C_2;

typedef struct{
    unsigned  CNR_OFFSET_U_C_0 : 9; /* 8:0 */
    unsigned  CNR_OFFSET_U_C_1 : 9; /* 17:9 */
    unsigned  CNR_OFFSET_U_C_2 : 9; /* 26:18 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cnr_offset_u_c_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_offset_u_c_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_C_0;

typedef struct{
    unsigned  CNR_OFFSET_U_C_3 : 9; /* 8:0 */
    unsigned  CNR_OFFSET_U_C_4 : 9; /* 17:9 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ipe_ipe_0_nps_clc_anr_cnr_offset_u_c_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_offset_u_c_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_U_C_1;

typedef struct{
    unsigned  CNR_OFFSET_V_C_0 : 9; /* 8:0 */
    unsigned  CNR_OFFSET_V_C_1 : 9; /* 17:9 */
    unsigned  CNR_OFFSET_V_C_2 : 9; /* 26:18 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_anr_cnr_offset_v_c_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_offset_v_c_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_C_0;

typedef struct{
    unsigned  CNR_OFFSET_V_C_3 : 9; /* 8:0 */
    unsigned  CNR_OFFSET_V_C_4 : 9; /* 17:9 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ipe_ipe_0_nps_clc_anr_cnr_offset_v_c_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_offset_v_c_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_OFFSET_V_C_1;

typedef struct{
    unsigned  CNR_BLENDFACTOR_Y_DC_0 : 8; /* 7:0 */
    unsigned  CNR_BLENDFACTOR_Y_DC_1 : 8; /* 15:8 */
    unsigned  CNR_BLENDFACTOR_Y_DC_2 : 8; /* 23:16 */
    unsigned  CNR_BLENDFACTOR_Y_DC_3 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cnr_blendfactor_y_dc_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_blendfactor_y_dc_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_DC_0;

typedef struct{
    unsigned  CNR_BLENDFACTOR_Y_DC_4 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_nps_clc_anr_cnr_blendfactor_y_dc_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_blendfactor_y_dc_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_DC_1;

typedef struct{
    unsigned  CNR_BLENDFACTOR_Y_ALT_0 : 8; /* 7:0 */
    unsigned  CNR_BLENDFACTOR_Y_ALT_1 : 8; /* 15:8 */
    unsigned  CNR_BLENDFACTOR_Y_ALT_2 : 8; /* 23:16 */
    unsigned  CNR_BLENDFACTOR_Y_ALT_3 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cnr_blendfactor_y_alt_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_blendfactor_y_alt_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_ALT_0;

typedef struct{
    unsigned  CNR_BLENDFACTOR_Y_ALT_4 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_nps_clc_anr_cnr_blendfactor_y_alt_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_blendfactor_y_alt_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_Y_ALT_1;

typedef struct{
    unsigned  CNR_BLENDFACTOR_C_0 : 8; /* 7:0 */
    unsigned  CNR_BLENDFACTOR_C_1 : 8; /* 15:8 */
    unsigned  CNR_BLENDFACTOR_C_2 : 8; /* 23:16 */
    unsigned  CNR_BLENDFACTOR_C_3 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cnr_blendfactor_c_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_blendfactor_c_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_C_0;

typedef struct{
    unsigned  CNR_BLENDFACTOR_C_4 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_nps_clc_anr_cnr_blendfactor_c_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_blendfactor_c_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_BLENDFACTOR_C_1;

typedef struct{
    unsigned  CNR_FD_XOFFSET : 16; /* 15:0 */
    unsigned  CNR_FD_YOFFSET : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_cnr_fd_offset;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_fd_offset bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_FD_OFFSET;

typedef struct{
    unsigned  CNR_FD_REGIONS_XCENTER_0 : 16; /* 15:0 */
    unsigned  CNR_FD_REGIONS_XCENTER_1 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_xcenter_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_xcenter_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_XCENTER_0;

typedef struct{
    unsigned  CNR_FD_REGIONS_XCENTER_2 : 16; /* 15:0 */
    unsigned  CNR_FD_REGIONS_XCENTER_3 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_xcenter_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_xcenter_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_XCENTER_1;

typedef struct{
    unsigned  CNR_FD_REGIONS_XCENTER_4 : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_xcenter_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_xcenter_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_XCENTER_2;

typedef struct{
    unsigned  CNR_FD_REGIONS_YCENTER_0 : 16; /* 15:0 */
    unsigned  CNR_FD_REGIONS_YCENTER_1 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_ycenter_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_ycenter_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_YCENTER_0;

typedef struct{
    unsigned  CNR_FD_REGIONS_YCENTER_2 : 16; /* 15:0 */
    unsigned  CNR_FD_REGIONS_YCENTER_3 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_ycenter_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_ycenter_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_YCENTER_1;

typedef struct{
    unsigned  CNR_FD_REGIONS_YCENTER_4 : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_ycenter_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_ycenter_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_YCENTER_2;

typedef struct{
    unsigned  CNR_FD_REGIONS_RBOUNDARY_0 : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  CNR_FD_REGIONS_RBOUNDARY_1 : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_rboundary_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_rboundary_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_0;

typedef struct{
    unsigned  CNR_FD_REGIONS_RBOUNDARY_2 : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  CNR_FD_REGIONS_RBOUNDARY_3 : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_rboundary_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_rboundary_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_1;

typedef struct{
    unsigned  CNR_FD_REGIONS_RBOUNDARY_4 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_rboundary_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_rboundary_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_2;

typedef struct{
    unsigned  CNR_FD_REGIONS_RBOUNDARY_SHIFT_0 : 4; /* 3:0 */
    unsigned  CNR_FD_REGIONS_RBOUNDARY_SHIFT_1 : 4; /* 7:4 */
    unsigned  CNR_FD_REGIONS_RBOUNDARY_SHIFT_2 : 4; /* 11:8 */
    unsigned  CNR_FD_REGIONS_RBOUNDARY_SHIFT_3 : 4; /* 15:12 */
    unsigned  CNR_FD_REGIONS_RBOUNDARY_SHIFT_4 : 4; /* 19:16 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_rboundary_shift_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_rboundary_shift_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RBOUNDARY_SHIFT_0;

typedef struct{
    unsigned  CNR_FD_REGIONS_RSLOPE_0 : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  CNR_FD_REGIONS_RSLOPE_1 : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_rslope_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_rslope_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_0;

typedef struct{
    unsigned  CNR_FD_REGIONS_RSLOPE_2 : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  CNR_FD_REGIONS_RSLOPE_3 : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_rslope_1;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_rslope_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_1;

typedef struct{
    unsigned  CNR_FD_REGIONS_RSLOPE_4 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_rslope_2;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_rslope_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_2;

typedef struct{
    unsigned  CNR_FD_REGIONS_RSLOPE_SHIFT_0 : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  CNR_FD_REGIONS_RSLOPE_SHIFT_1 : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CNR_FD_REGIONS_RSLOPE_SHIFT_2 : 3; /* 10:8 */
    unsigned  UNUSED2 : 1; /* 11:11 */
    unsigned  CNR_FD_REGIONS_RSLOPE_SHIFT_3 : 3; /* 14:12 */
    unsigned  UNUSED3 : 1; /* 15:15 */
    unsigned  CNR_FD_REGIONS_RSLOPE_SHIFT_4 : 3; /* 18:16 */
    unsigned  UNUSED4 : 13; /* 31:19 */
} _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_rslope_shift_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_fd_regions_rslope_shift_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_FD_REGIONS_RSLOPE_SHIFT_0;

typedef struct{
    unsigned  CNR_FD_COMBINE_0 : 1; /* 0:0 */
    unsigned  CNR_FD_COMBINE_1 : 1; /* 1:1 */
    unsigned  CNR_FD_COMBINE_2 : 1; /* 2:2 */
    unsigned  CNR_FD_COMBINE_3 : 1; /* 3:3 */
    unsigned  CNR_FD_COMBINE_4 : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_nps_clc_anr_cnr_fd_combine_0;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_fd_combine_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_FD_COMBINE_0;

typedef struct{
    unsigned  CNR_FD_ENABLE : 1; /* 0:0 */
    unsigned  CNR_FD_NUM_REGIONS : 3; /* 3:1 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_nps_clc_anr_cnr_fd_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_anr_cnr_fd_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_CNR_FD_CFG;

typedef struct{
    unsigned  PDI_PACK_BYPASS : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_anr_pdi_pack_bypass;

typedef union{
    _ipe_ipe_0_nps_clc_anr_pdi_pack_bypass bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_BYPASS;

typedef struct{
    unsigned  PDI_PACK_CROP_HORIZSTART : 10; /* 9:0 */
    unsigned  PDI_PACK_CROP_HORIZEND : 10; /* 19:10 */
    unsigned  PDI_PACK_STARTPHASE : 2; /* 21:20 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_anr_pdi_pack_horiz;

typedef union{
    _ipe_ipe_0_nps_clc_anr_pdi_pack_horiz bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_HORIZ;

typedef struct{
    unsigned  PDI_PACK_CROP_VERTSTART : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  PDI_PACK_CROP_VERTEND : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_pdi_pack_vert;

typedef union{
    _ipe_ipe_0_nps_clc_anr_pdi_pack_vert bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_PDI_PACK_VERT;

typedef struct{
    unsigned  FE_FULL : 1; /* 0:0 */
    unsigned  DLY_FULL : 1; /* 1:1 */
    unsigned  SCL2_FULL : 1; /* 2:2 */
    unsigned  WAS_IN_EOS : 1; /* 3:3 */
    unsigned  UPSCL1_DLY_EMPTY : 1; /* 4:4 */
    unsigned  UPSCL1_ROW_GAP0 : 1; /* 5:5 */
    unsigned  UPSCL1_ROW_GAP1 : 1; /* 6:6 */
    unsigned  WAS_UPSCL1_EOS : 1; /* 7:7 */
    unsigned  UPSCL1_OUT_RDY : 1; /* 8:8 */
    unsigned  UPSCL1_STOP : 1; /* 9:9 */
    unsigned  UPSCL1_SLEEP : 1; /* 10:10 */
    unsigned  UPSCL2_DLY_EMPTY : 1; /* 11:11 */
    unsigned  UPSCL2_ROW_GAP0 : 1; /* 12:12 */
    unsigned  UPSCL2_ROW_GAP1 : 1; /* 13:13 */
    unsigned  WAS_UPSCL2_EOS : 1; /* 14:14 */
    unsigned  UPSCL2_OUT_RDY : 1; /* 15:15 */
    unsigned  UPSCL2_STOP : 1; /* 16:16 */
    unsigned  UPSCL2_SLEEP : 1; /* 17:17 */
    unsigned  DC_FIRST_STRIP : 1; /* 18:18 */
    unsigned  DC_LAST_STRIP : 1; /* 19:19 */
    unsigned  DC_ONE_STRIP : 1; /* 20:20 */
    unsigned  WAS_DC_I_RUP : 1; /* 21:21 */
    unsigned  WAS_DC_O_RUP : 1; /* 22:22 */
    unsigned  DC_DP_RDY : 1; /* 23:23 */
    unsigned  DC_RDY : 1; /* 24:24 */
    unsigned  DC_STOP_DP : 1; /* 25:25 */
    unsigned  WAS_DC_O_EOS : 1; /* 26:26 */
    unsigned  DC_O_FRM : 1; /* 27:27 */
    unsigned  DC_I_IDLE : 1; /* 28:28 */
    unsigned  DC_O_IDLE : 1; /* 29:29 */
    unsigned  DC_IN_RDY : 1; /* 30:30 */
    unsigned  EOS2EOS_DC : 1; /* 31:31 */
} _ipe_ipe_0_nps_clc_anr_anr_dc_status;

typedef union{
    _ipe_ipe_0_nps_clc_anr_anr_dc_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_ANR_DC_STATUS;

typedef struct{
    unsigned  PIXELS_CNT : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LINES_CNT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_anr_dc_in_cnt;

typedef union{
    _ipe_ipe_0_nps_clc_anr_anr_dc_in_cnt bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_ANR_DC_IN_CNT;

typedef struct{
    unsigned  PIXELS_CNT : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LINES_CNT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_anr_dc_out_cnt;

typedef union{
    _ipe_ipe_0_nps_clc_anr_anr_dc_out_cnt bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_ANR_DC_OUT_CNT;

typedef struct{
    unsigned  PIXELS_CNT : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  LINES_CNT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_anr_dc_upscl1_cnt;

typedef union{
    _ipe_ipe_0_nps_clc_anr_anr_dc_upscl1_cnt bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_ANR_DC_UPSCL1_CNT;

typedef struct{
    unsigned  PIXELS_CNT : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  LINES_CNT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_anr_dc_upscl2_cnt;

typedef union{
    _ipe_ipe_0_nps_clc_anr_anr_dc_upscl2_cnt bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_ANR_DC_UPSCL2_CNT;

typedef struct{
    unsigned  PIXELS_CNT : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LINES_CNT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_anr_y_in_cnt;

typedef union{
    _ipe_ipe_0_nps_clc_anr_anr_y_in_cnt bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_ANR_Y_IN_CNT;

typedef struct{
    unsigned  PIXELS_CNT : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LINES_CNT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_anr_y_out_cnt;

typedef union{
    _ipe_ipe_0_nps_clc_anr_anr_y_out_cnt bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_ANR_Y_OUT_CNT;

typedef struct{
    unsigned  XSIZE : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  YSIZE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_anr_anr_y_in_size;

typedef union{
    _ipe_ipe_0_nps_clc_anr_anr_y_in_size bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_ANR_Y_IN_SIZE;

typedef struct{
    unsigned  WAS_DCBLEND1_EOS : 1; /* 0:0 */
    unsigned  WAS_CYLPF_EOS : 1; /* 1:1 */
    unsigned  WAS_RNF_Y_EOS : 1; /* 2:2 */
    unsigned  WAS_CFILTER2_EOS : 1; /* 3:3 */
    unsigned  WAS_RNF_UV_EOS : 1; /* 4:4 */
    unsigned  EOS2EOS_Y : 1; /* 5:5 */
    unsigned  EOS2EOS_UV : 1; /* 6:6 */
    unsigned  FIRST_STRIP : 1; /* 7:7 */
    unsigned  LAST_STRIP : 1; /* 8:8 */
    unsigned  ONE_STRIP : 1; /* 9:9 */
    unsigned  DP_Y_RDY : 1; /* 10:10 */
    unsigned  DP_UV_RDY : 1; /* 11:11 */
    unsigned  Y_RDY : 1; /* 12:12 */
    unsigned  UV_RDY : 1; /* 13:13 */
    unsigned  WAS_Y_RUP : 1; /* 14:14 */
    unsigned  WAS_UV_RUP : 1; /* 15:15 */
    unsigned  WAS_Y_OUT_EOS : 1; /* 16:16 */
    unsigned  WAS_Y_IN_EOS : 1; /* 17:17 */
    unsigned  DP_ACTIVE_Y : 1; /* 18:18 */
    unsigned  I_RDY_Y : 1; /* 19:19 */
    unsigned  I_RDY_UV : 1; /* 20:20 */
    unsigned  DP_IN_RDY : 1; /* 21:21 */
    unsigned  Y_IDLE : 1; /* 22:22 */
    unsigned  UV_IDLE : 1; /* 23:23 */
    unsigned  Y_IN_RDY : 1; /* 24:24 */
    unsigned  UV_IN_RDY : 1; /* 25:25 */
    unsigned  Y_DLY_OVF : 1; /* 26:26 */
    unsigned  Y_DLY_UNF : 1; /* 27:27 */
    unsigned  UV_DLY_OVF : 1; /* 28:28 */
    unsigned  UV_DLY_UNF : 1; /* 29:29 */
    unsigned  CYLPF_RDY : 1; /* 30:30 */
    unsigned  UNUSED0 : 1; /* 31:31 */
} _ipe_ipe_0_nps_clc_anr_anr_main_status;

typedef union{
    _ipe_ipe_0_nps_clc_anr_anr_main_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_ANR_MAIN_STATUS;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 6; /* 9:4 */
    unsigned  UNUSED1 : 22; /* 31:10 */
} _ipe_ipe_0_nps_clc_anr_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_nps_clc_anr_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_anr_spare;

typedef union{
    _ipe_ipe_0_nps_clc_anr_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_ANR_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_tf_hw_version;

typedef union{
    _ipe_ipe_0_nps_clc_tf_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  OVERWRITE : 1; /* 1:1 */
    unsigned  TFO_Y_VIOLATION : 1; /* 2:2 */
    unsigned  TFO_UV_VIOLATION : 1; /* 3:3 */
    unsigned  TFI_VIOLATION : 1; /* 4:4 */
    unsigned  TFR_VIOLATION : 1; /* 5:5 */
    unsigned  LMC_VIOLATION : 1; /* 6:6 */
    unsigned  ANR_MCTFP_SIZE_VIOLATION : 1; /* 7:7 */
    unsigned  MAIN_IND_SIZE_VIOLATION : 1; /* 8:8 */
    unsigned  MAIN_LMC_SIZE_VIOLATION : 1; /* 9:9 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _ipe_ipe_0_nps_clc_tf_hw_status;

typedef union{
    _ipe_ipe_0_nps_clc_tf_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  STRIPE_AUTO_CROP_DIS : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_nps_clc_tf_module_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_tf_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_MODULE_CFG;

typedef struct{
    unsigned  INVALIDMCTFPIMAGE : 1; /* 0:0 */
    unsigned  DISABLEOUTPUTINDICATIONS : 1; /* 1:1 */
    unsigned  USEINDICATIONS : 1; /* 2:2 */
    unsigned  DISABLELUMAGHOSTDETECTION : 1; /* 3:3 */
    unsigned  DISABLECHROMAGHOSTDETECTION : 1; /* 4:4 */
    unsigned  SMEARINPUTSFORDECISIONS : 1; /* 5:5 */
    unsigned  USEANRFORDECISIONS_Y : 1; /* 6:6 */
    unsigned  USEANRFORDECISIONS_C : 1; /* 7:7 */
    unsigned  ENABLELNR : 1; /* 8:8 */
    unsigned  ENABLENOISEESTBYLUMA : 1; /* 9:9 */
    unsigned  ENABLENOISEESTBYCHROMA : 1; /* 10:10 */
    unsigned  PADDINGBYREFLECTION : 1; /* 11:11 */
    unsigned  SADYCALCMODE : 2; /* 13:12 */
    unsigned  ISSADC5X3 : 1; /* 14:14 */
    unsigned  LNRLUTSHIFTY : 1; /* 15:15 */
    unsigned  LNRLUTSHIFTC : 1; /* 16:16 */
    unsigned  ISDCI : 1; /* 17:17 */
    unsigned  INDICATIONSDOMINATEFSDECISION : 1; /* 18:18 */
    unsigned  APPLYFSRANKFILTER : 1; /* 19:19 */
    unsigned  APPLYFSLPF : 1; /* 20:20 */
    unsigned  TAKEOOFINDFROM : 1; /* 21:21 */
    unsigned  ISSAMEBLENDINGFORALLFREQUENCIES : 1; /* 22:22 */
    unsigned  FSDECISIONFREEPARAMSHIFTY : 2; /* 24:23 */
    unsigned  FSDECISIONFREEPARAMSHIFTC : 2; /* 26:25 */
    unsigned  OUTOFFRAMEPIXELSCONFIDENCE : 4; /* 30:27 */
    unsigned  TRDIRECTION : 1; /* 31:31 */
} _ipe_ipe_0_nps_clc_tf_tf_config_0;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_config_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_0;

typedef struct{
    unsigned  IMG_CROPINENABLE : 1; /* 0:0 */
    unsigned  MCTFP_CROPINENABLE : 1; /* 1:1 */
    unsigned  INDICATIONSDECREASEFACTOR : 5; /* 6:2 */
    unsigned  INVERTTEMPORALBLENDINGWEIGHTS : 1; /* 7:7 */
    unsigned  BLENDINGMODE : 3; /* 10:8 */
    unsigned  DITHERY : 1; /* 11:11 */
    unsigned  DITHERCB : 1; /* 12:12 */
    unsigned  DITHERCR : 1; /* 13:13 */
    unsigned  TFOUT_CROPOUTHORIZASSUMESIZE : 2; /* 15:14 */
    unsigned  USEANROASIMGINPUT : 1; /* 16:16 */
    unsigned  USEIMGASMCTFPINPUT : 1; /* 17:17 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ipe_ipe_0_nps_clc_tf_tf_config_1;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_config_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_CONFIG_1;

typedef struct{
    unsigned  MORPH_ERODE_EN : 1; /* 0:0 */
    unsigned  MORPH_ERODE_SIZE : 2; /* 2:1 */
    unsigned  MORPH_ERODE_CROPOUTVERTENABLE : 1; /* 3:3 */
    unsigned  MORPH_ERODE_CROPOUTVERTSTART : 2; /* 5:4 */
    unsigned  MORPH_ERODE_CROPOUTVERTEND : 12; /* 17:6 */
    unsigned  MORPH_ERODE_CROPINHORIZLEFT : 1; /* 18:18 */
    unsigned  MORPH_ERODE_CROPINHORIZRIGHT : 1; /* 19:19 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ipe_ipe_0_nps_clc_tf_tf_im_erode_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_im_erode_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_IM_ERODE_CFG;

typedef struct{
    unsigned  MORPH_DILATE_EN : 1; /* 0:0 */
    unsigned  MORPH_DILATE_SIZE : 2; /* 2:1 */
    unsigned  MORPH_DILATE_CROPOUTVERTENABLE : 1; /* 3:3 */
    unsigned  MORPH_DILATE_CROPOUTVERTSTART : 2; /* 5:4 */
    unsigned  MORPH_DILATE_CROPOUTVERTEND : 12; /* 17:6 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ipe_ipe_0_nps_clc_tf_tf_im_dilate_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_im_dilate_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_IM_DILATE_CFG;

typedef struct{
    unsigned  IMG_CROPINHORIZSTART : 10; /* 9:0 */
    unsigned  MCTFP_CROPINHORIZSTART : 10; /* 19:10 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ipe_ipe_0_nps_clc_tf_tf_data_cropinhorizstart;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_data_cropinhorizstart bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINHORIZSTART;

typedef struct{
    unsigned  IMG_CROPINHORIZEND : 10; /* 9:0 */
    unsigned  MCTFP_CROPINHORIZEND : 10; /* 19:10 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ipe_ipe_0_nps_clc_tf_tf_data_cropinhorizend;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_data_cropinhorizend bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINHORIZEND;

typedef struct{
    unsigned  LNRSTARTIDXH : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnrstartidxh;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnrstartidxh bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNRSTARTIDXH;

typedef struct{
    unsigned  INDUPSCALE_CROPINHORIZLEFT : 1; /* 0:0 */
    unsigned  INDUPSCALE_CROPINHORIZRIGHT : 1; /* 1:1 */
    unsigned  INDUPSCALE_CROPOUTHORIZLEFT : 3; /* 4:2 */
    unsigned  INDUPSCALE_CROPOUTHORIZRIGHT : 3; /* 7:5 */
    unsigned  INDUPSCALE_CROPOUTVERTTOP : 3; /* 10:8 */
    unsigned  INDUPSCALE_CROPOUTVERTBOTTOM : 3; /* 13:11 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_nps_clc_tf_tf_us_crop;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_us_crop bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_US_CROP;

typedef struct{
    unsigned  OUTINDICATIONS_CROPENABLE : 1; /* 0:0 */
    unsigned  OUTINDICATIONS_CROPOUTHORIZSTART : 9; /* 9:1 */
    unsigned  OUTINDICATIONS_CROPOUTHORIZEND : 10; /* 19:10 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ipe_ipe_0_nps_clc_tf_tf_ind_cropout_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_ind_cropout_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_IND_CROPOUT_CFG;

typedef struct{
    unsigned  PRNGSEED : 30; /* 29:0 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_tf_tf_prngseed;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_prngseed bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_PRNGSEED;

typedef struct{
    unsigned  TRENABLE : 1; /* 0:0 */
    unsigned  UNUSED0 : 1; /* 1:1 */
    unsigned  TRFSTHRESHOLD : 6; /* 7:2 */
    unsigned  UNUSED1 : 3; /* 10:8 */
    unsigned  TRDEADZONE : 2; /* 12:11 */
    unsigned  UNUSED2 : 19; /* 31:13 */
} _ipe_ipe_0_nps_clc_tf_tf_ref_cfg_0;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_ref_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_0;

typedef struct{
    unsigned  TRCOUNTTHRESHOLD : 18; /* 17:0 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ipe_ipe_0_nps_clc_tf_tf_ref_cfg_1;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_ref_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_1;

typedef struct{
    unsigned  TRSTARTX : 10; /* 9:0 */
    unsigned  TRBLOCKNUMX : 3; /* 12:10 */
    unsigned  TRBLOCKSIZEX : 10; /* 22:13 */
    unsigned  UNUSED0 : 9; /* 31:23 */
} _ipe_ipe_0_nps_clc_tf_tf_ref_cfg_2;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_ref_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_REF_CFG_2;

typedef struct{
    unsigned  IMG_CROPINVERTSTART : 14; /* 13:0 */
    unsigned  MCTFP_CROPINVERTSTART : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_tf_tf_data_cropinvertstart;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_data_cropinvertstart bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINVERTSTART;

typedef struct{
    unsigned  IMG_CROPINVERTEND : 14; /* 13:0 */
    unsigned  MCTFP_CROPINVERTEND : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_tf_tf_data_cropinvertend;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_data_cropinvertend bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_DATA_CROPINVERTEND;

typedef struct{
    unsigned  LNRSTARTIDXV : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnrstartidxv;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnrstartidxv bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNRSTARTIDXV;

typedef struct{
    unsigned  LNRSCALEH : 16; /* 15:0 */
    unsigned  LNRSCALEV : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnrscale;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnrscale bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNRSCALE;

typedef struct{
    unsigned  OUTINDICATIONS_CROPOUTVERTSTART : 9; /* 8:0 */
    unsigned  OUTINDICATIONS_CROPOUTVERTEND : 14; /* 22:9 */
    unsigned  UNUSED0 : 9; /* 31:23 */
} _ipe_ipe_0_nps_clc_tf_tf_ind_cropoutvert;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_ind_cropoutvert bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_IND_CROPOUTVERT;

typedef struct{
    unsigned  TRSTARTY : 14; /* 13:0 */
    unsigned  TRBLOCKNUMY : 5; /* 18:14 */
    unsigned  TRBLOCKSIZEY : 9; /* 27:19 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_tf_tf_ref_y_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_ref_y_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_REF_Y_CFG;

typedef struct{
    unsigned  NOISEPARAMSY_YTB_0 : 12; /* 11:0 */
    unsigned  NOISEPARAMSCB_YTB_0 : 10; /* 21:12 */
    unsigned  NOISEPARAMSCR_YTB_0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_0;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_0;

typedef struct{
    unsigned  NOISEPARAMSY_YTB_1 : 12; /* 11:0 */
    unsigned  NOISEPARAMSCB_YTB_1 : 10; /* 21:12 */
    unsigned  NOISEPARAMSCR_YTB_1 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_1;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_1;

typedef struct{
    unsigned  NOISEPARAMSY_YTB_2 : 12; /* 11:0 */
    unsigned  NOISEPARAMSCB_YTB_2 : 10; /* 21:12 */
    unsigned  NOISEPARAMSCR_YTB_2 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_2;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_2;

typedef struct{
    unsigned  NOISEPARAMSY_YTB_3 : 12; /* 11:0 */
    unsigned  NOISEPARAMSCB_YTB_3 : 10; /* 21:12 */
    unsigned  NOISEPARAMSCR_YTB_3 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_3;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_3;

typedef struct{
    unsigned  NOISEPARAMSY_YTB_4 : 12; /* 11:0 */
    unsigned  NOISEPARAMSCB_YTB_4 : 10; /* 21:12 */
    unsigned  NOISEPARAMSCR_YTB_4 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_4;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_4;

typedef struct{
    unsigned  NOISEPARAMSY_YTB_5 : 12; /* 11:0 */
    unsigned  NOISEPARAMSCB_YTB_5 : 10; /* 21:12 */
    unsigned  NOISEPARAMSCR_YTB_5 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_5;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_5;

typedef struct{
    unsigned  NOISEPARAMSY_YTB_6 : 12; /* 11:0 */
    unsigned  NOISEPARAMSCB_YTB_6 : 10; /* 21:12 */
    unsigned  NOISEPARAMSCR_YTB_6 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_6;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_6;

typedef struct{
    unsigned  NOISEPARAMSY_YTB_7 : 12; /* 11:0 */
    unsigned  NOISEPARAMSCB_YTB_7 : 10; /* 21:12 */
    unsigned  NOISEPARAMSCR_YTB_7 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_7;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_7;

typedef struct{
    unsigned  NOISEPARAMSY_YTB_8 : 12; /* 11:0 */
    unsigned  NOISEPARAMSCB_YTB_8 : 10; /* 21:12 */
    unsigned  NOISEPARAMSCR_YTB_8 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_8;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_8;

typedef struct{
    unsigned  NOISEPARAMSY_YTB_9 : 12; /* 11:0 */
    unsigned  NOISEPARAMSCB_YTB_9 : 10; /* 21:12 */
    unsigned  NOISEPARAMSCR_YTB_9 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_9;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_9;

typedef struct{
    unsigned  NOISEPARAMSY_YTB_10 : 12; /* 11:0 */
    unsigned  NOISEPARAMSCB_YTB_10 : 10; /* 21:12 */
    unsigned  NOISEPARAMSCR_YTB_10 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_10;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_10 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_10;

typedef struct{
    unsigned  NOISEPARAMSY_YTB_11 : 12; /* 11:0 */
    unsigned  NOISEPARAMSCB_YTB_11 : 10; /* 21:12 */
    unsigned  NOISEPARAMSCR_YTB_11 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_11;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_11 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_11;

typedef struct{
    unsigned  NOISEPARAMSY_YTB_12 : 12; /* 11:0 */
    unsigned  NOISEPARAMSCB_YTB_12 : 10; /* 21:12 */
    unsigned  NOISEPARAMSCR_YTB_12 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_12;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_12 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_12;

typedef struct{
    unsigned  NOISEPARAMSY_YTB_13 : 12; /* 11:0 */
    unsigned  NOISEPARAMSCB_YTB_13 : 10; /* 21:12 */
    unsigned  NOISEPARAMSCR_YTB_13 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_13;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_13 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_13;

typedef struct{
    unsigned  NOISEPARAMSY_YTB_14 : 12; /* 11:0 */
    unsigned  NOISEPARAMSCB_YTB_14 : 10; /* 21:12 */
    unsigned  NOISEPARAMSCR_YTB_14 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_14;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_14 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_14;

typedef struct{
    unsigned  NOISEPARAMSY_YTB_15 : 12; /* 11:0 */
    unsigned  NOISEPARAMSCB_YTB_15 : 10; /* 21:12 */
    unsigned  NOISEPARAMSCR_YTB_15 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_15;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_15 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_15;

typedef struct{
    unsigned  NOISEPARAMSY_YTB_16 : 12; /* 11:0 */
    unsigned  NOISEPARAMSCB_YTB_16 : 10; /* 21:12 */
    unsigned  NOISEPARAMSCR_YTB_16 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_16;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_y_contrib_16 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_Y_CONTRIB_16;

typedef struct{
    unsigned  NOISEPARAMSY_CTB_0 : 11; /* 10:0 */
    unsigned  NOISEPARAMSY_CTB_1 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_y_0;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_y_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_0;

typedef struct{
    unsigned  NOISEPARAMSY_CTB_2 : 11; /* 10:0 */
    unsigned  NOISEPARAMSY_CTB_3 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_y_1;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_y_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_1;

typedef struct{
    unsigned  NOISEPARAMSY_CTB_4 : 11; /* 10:0 */
    unsigned  NOISEPARAMSY_CTB_5 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_y_2;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_y_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_2;

typedef struct{
    unsigned  NOISEPARAMSY_CTB_6 : 11; /* 10:0 */
    unsigned  NOISEPARAMSY_CTB_7 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_y_3;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_y_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_Y_3;

typedef struct{
    unsigned  NOISEPARAMSCB_CTB_0 : 11; /* 10:0 */
    unsigned  NOISEPARAMSCB_CTB_1 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_cb_0;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_cb_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_0;

typedef struct{
    unsigned  NOISEPARAMSCB_CTB_2 : 11; /* 10:0 */
    unsigned  NOISEPARAMSCB_CTB_3 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_cb_1;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_cb_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_1;

typedef struct{
    unsigned  NOISEPARAMSCB_CTB_4 : 11; /* 10:0 */
    unsigned  NOISEPARAMSCB_CTB_5 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_cb_2;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_cb_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_2;

typedef struct{
    unsigned  NOISEPARAMSCB_CTB_6 : 11; /* 10:0 */
    unsigned  NOISEPARAMSCB_CTB_7 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_cb_3;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_cb_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CB_3;

typedef struct{
    unsigned  NOISEPARAMSCR_CTB_0 : 11; /* 10:0 */
    unsigned  NOISEPARAMSCR_CTB_1 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_cr_0;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_cr_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_0;

typedef struct{
    unsigned  NOISEPARAMSCR_CTB_2 : 11; /* 10:0 */
    unsigned  NOISEPARAMSCR_CTB_3 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_cr_1;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_cr_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_1;

typedef struct{
    unsigned  NOISEPARAMSCR_CTB_4 : 11; /* 10:0 */
    unsigned  NOISEPARAMSCR_CTB_5 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_cr_2;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_cr_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_2;

typedef struct{
    unsigned  NOISEPARAMSCR_CTB_6 : 11; /* 10:0 */
    unsigned  NOISEPARAMSCR_CTB_7 : 11; /* 21:11 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_cr_3;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_c_contrib_cr_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_C_CONTRIB_CR_3;

typedef struct{
    unsigned  NOISEPARAMSY_UVLIMIT : 9; /* 8:0 */
    unsigned  NOISEPARAMSCB_UVLIMIT : 9; /* 17:9 */
    unsigned  NOISEPARAMSCR_UVLIMIT : 9; /* 26:18 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_uvlimit;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_uvlimit bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_UVLIMIT;

typedef struct{
    unsigned  NOISEPARAMSY_TOPLIM : 12; /* 11:0 */
    unsigned  NOISEPARAMSCB_TOPLIM : 10; /* 21:12 */
    unsigned  NOISEPARAMSCR_TOPLIM : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_toplim;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_toplim bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_TOPLIM;

typedef struct{
    unsigned  NOISEPARAMSY_BOTLIM : 12; /* 11:0 */
    unsigned  NOISEPARAMSCB_BOTLIM : 10; /* 21:12 */
    unsigned  NOISEPARAMSCR_BOTLIM : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_botlim;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_np_botlim bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_NP_BOTLIM;

typedef struct{
    unsigned  LNRLUTY_0 : 8; /* 7:0 */
    unsigned  LNRLUTY_1 : 8; /* 15:8 */
    unsigned  LNRLUTY_2 : 8; /* 23:16 */
    unsigned  LNRLUTY_3 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnr_lut_y_0;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnr_lut_y_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_0;

typedef struct{
    unsigned  LNRLUTY_4 : 8; /* 7:0 */
    unsigned  LNRLUTY_5 : 8; /* 15:8 */
    unsigned  LNRLUTY_6 : 8; /* 23:16 */
    unsigned  LNRLUTY_7 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnr_lut_y_1;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnr_lut_y_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_1;

typedef struct{
    unsigned  LNRLUTY_8 : 8; /* 7:0 */
    unsigned  LNRLUTY_9 : 8; /* 15:8 */
    unsigned  LNRLUTY_10 : 8; /* 23:16 */
    unsigned  LNRLUTY_11 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnr_lut_y_2;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnr_lut_y_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_2;

typedef struct{
    unsigned  LNRLUTY_12 : 8; /* 7:0 */
    unsigned  LNRLUTY_13 : 8; /* 15:8 */
    unsigned  LNRLUTY_14 : 8; /* 23:16 */
    unsigned  LNRLUTY_15 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnr_lut_y_3;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnr_lut_y_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_Y_3;

typedef struct{
    unsigned  LNRLUTC_0 : 8; /* 7:0 */
    unsigned  LNRLUTC_1 : 8; /* 15:8 */
    unsigned  LNRLUTC_2 : 8; /* 23:16 */
    unsigned  LNRLUTC_3 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnr_lut_c_0;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnr_lut_c_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_0;

typedef struct{
    unsigned  LNRLUTC_4 : 8; /* 7:0 */
    unsigned  LNRLUTC_5 : 8; /* 15:8 */
    unsigned  LNRLUTC_6 : 8; /* 23:16 */
    unsigned  LNRLUTC_7 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnr_lut_c_1;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnr_lut_c_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_1;

typedef struct{
    unsigned  LNRLUTC_8 : 8; /* 7:0 */
    unsigned  LNRLUTC_9 : 8; /* 15:8 */
    unsigned  LNRLUTC_10 : 8; /* 23:16 */
    unsigned  LNRLUTC_11 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnr_lut_c_2;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnr_lut_c_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_2;

typedef struct{
    unsigned  LNRLUTC_12 : 8; /* 7:0 */
    unsigned  LNRLUTC_13 : 8; /* 15:8 */
    unsigned  LNRLUTC_14 : 8; /* 23:16 */
    unsigned  LNRLUTC_15 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnr_lut_c_3;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_td_nt_lnr_lut_c_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_TD_NT_LNR_LUT_C_3;

typedef struct{
    unsigned  FSDECISIONPARAMSY_C1_0 : 5; /* 4:0 */
    unsigned  FSDECISIONPARAMSY_C2_0 : 10; /* 14:5 */
    unsigned  FSDECISIONPARAMSY_C3_0 : 6; /* 20:15 */
    unsigned  FSDECISIONPARAMSY_C4_0 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsy_0;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsy_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_0;

typedef struct{
    unsigned  FSDECISIONPARAMSY_C1_1 : 5; /* 4:0 */
    unsigned  FSDECISIONPARAMSY_C2_1 : 10; /* 14:5 */
    unsigned  FSDECISIONPARAMSY_C3_1 : 6; /* 20:15 */
    unsigned  FSDECISIONPARAMSY_C4_1 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsy_1;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsy_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_1;

typedef struct{
    unsigned  FSDECISIONPARAMSY_C1_2 : 5; /* 4:0 */
    unsigned  FSDECISIONPARAMSY_C2_2 : 10; /* 14:5 */
    unsigned  FSDECISIONPARAMSY_C3_2 : 6; /* 20:15 */
    unsigned  FSDECISIONPARAMSY_C4_2 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsy_2;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsy_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_2;

typedef struct{
    unsigned  FSDECISIONPARAMSY_C1_3 : 5; /* 4:0 */
    unsigned  FSDECISIONPARAMSY_C2_3 : 10; /* 14:5 */
    unsigned  FSDECISIONPARAMSY_C3_3 : 6; /* 20:15 */
    unsigned  FSDECISIONPARAMSY_C4_3 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsy_3;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsy_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_3;

typedef struct{
    unsigned  FSDECISIONPARAMSY_C1_4 : 5; /* 4:0 */
    unsigned  FSDECISIONPARAMSY_C2_4 : 10; /* 14:5 */
    unsigned  FSDECISIONPARAMSY_C3_4 : 6; /* 20:15 */
    unsigned  FSDECISIONPARAMSY_C4_4 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsy_4;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsy_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_4;

typedef struct{
    unsigned  FSDECISIONPARAMSY_C1_5 : 5; /* 4:0 */
    unsigned  FSDECISIONPARAMSY_C2_5 : 10; /* 14:5 */
    unsigned  FSDECISIONPARAMSY_C3_5 : 6; /* 20:15 */
    unsigned  FSDECISIONPARAMSY_C4_5 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsy_5;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsy_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_5;

typedef struct{
    unsigned  FSDECISIONPARAMSY_C1_6 : 5; /* 4:0 */
    unsigned  FSDECISIONPARAMSY_C2_6 : 10; /* 14:5 */
    unsigned  FSDECISIONPARAMSY_C3_6 : 6; /* 20:15 */
    unsigned  FSDECISIONPARAMSY_C4_6 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsy_6;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsy_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_6;

typedef struct{
    unsigned  FSDECISIONPARAMSY_C1_7 : 5; /* 4:0 */
    unsigned  FSDECISIONPARAMSY_C2_7 : 10; /* 14:5 */
    unsigned  FSDECISIONPARAMSY_C3_7 : 6; /* 20:15 */
    unsigned  FSDECISIONPARAMSY_C4_7 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsy_7;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsy_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_7;

typedef struct{
    unsigned  FSDECISIONPARAMSY_C1_8 : 5; /* 4:0 */
    unsigned  FSDECISIONPARAMSY_C2_8 : 10; /* 14:5 */
    unsigned  FSDECISIONPARAMSY_C3_8 : 6; /* 20:15 */
    unsigned  FSDECISIONPARAMSY_C4_8 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsy_8;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsy_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSY_8;

typedef struct{
    unsigned  FSDECISIONPARAMSOOFY_C1 : 5; /* 4:0 */
    unsigned  FSDECISIONPARAMSOOFY_C2 : 10; /* 14:5 */
    unsigned  FSDECISIONPARAMSOOFY_C3 : 6; /* 20:15 */
    unsigned  FSDECISIONPARAMSOOFY_C4 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsoofy;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsoofy bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSOOFY;

typedef struct{
    unsigned  FSDECISIONPARAMSC_C1_0 : 5; /* 4:0 */
    unsigned  FSDECISIONPARAMSC_C2_0 : 10; /* 14:5 */
    unsigned  FSDECISIONPARAMSC_C3_0 : 6; /* 20:15 */
    unsigned  FSDECISIONPARAMSC_C4_0 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsc_0;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsc_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_0;

typedef struct{
    unsigned  FSDECISIONPARAMSC_C1_1 : 5; /* 4:0 */
    unsigned  FSDECISIONPARAMSC_C2_1 : 10; /* 14:5 */
    unsigned  FSDECISIONPARAMSC_C3_1 : 6; /* 20:15 */
    unsigned  FSDECISIONPARAMSC_C4_1 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsc_1;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsc_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_1;

typedef struct{
    unsigned  FSDECISIONPARAMSC_C1_2 : 5; /* 4:0 */
    unsigned  FSDECISIONPARAMSC_C2_2 : 10; /* 14:5 */
    unsigned  FSDECISIONPARAMSC_C3_2 : 6; /* 20:15 */
    unsigned  FSDECISIONPARAMSC_C4_2 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsc_2;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsc_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_2;

typedef struct{
    unsigned  FSDECISIONPARAMSC_C1_3 : 5; /* 4:0 */
    unsigned  FSDECISIONPARAMSC_C2_3 : 10; /* 14:5 */
    unsigned  FSDECISIONPARAMSC_C3_3 : 6; /* 20:15 */
    unsigned  FSDECISIONPARAMSC_C4_3 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsc_3;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsc_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_3;

typedef struct{
    unsigned  FSDECISIONPARAMSC_C1_4 : 5; /* 4:0 */
    unsigned  FSDECISIONPARAMSC_C2_4 : 10; /* 14:5 */
    unsigned  FSDECISIONPARAMSC_C3_4 : 6; /* 20:15 */
    unsigned  FSDECISIONPARAMSC_C4_4 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsc_4;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsc_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_4;

typedef struct{
    unsigned  FSDECISIONPARAMSC_C1_5 : 5; /* 4:0 */
    unsigned  FSDECISIONPARAMSC_C2_5 : 10; /* 14:5 */
    unsigned  FSDECISIONPARAMSC_C3_5 : 6; /* 20:15 */
    unsigned  FSDECISIONPARAMSC_C4_5 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsc_5;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsc_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_5;

typedef struct{
    unsigned  FSDECISIONPARAMSC_C1_6 : 5; /* 4:0 */
    unsigned  FSDECISIONPARAMSC_C2_6 : 10; /* 14:5 */
    unsigned  FSDECISIONPARAMSC_C3_6 : 6; /* 20:15 */
    unsigned  FSDECISIONPARAMSC_C4_6 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsc_6;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsc_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_6;

typedef struct{
    unsigned  FSDECISIONPARAMSC_C1_7 : 5; /* 4:0 */
    unsigned  FSDECISIONPARAMSC_C2_7 : 10; /* 14:5 */
    unsigned  FSDECISIONPARAMSC_C3_7 : 6; /* 20:15 */
    unsigned  FSDECISIONPARAMSC_C4_7 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsc_7;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsc_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_7;

typedef struct{
    unsigned  FSDECISIONPARAMSC_C1_8 : 5; /* 4:0 */
    unsigned  FSDECISIONPARAMSC_C2_8 : 10; /* 14:5 */
    unsigned  FSDECISIONPARAMSC_C3_8 : 6; /* 20:15 */
    unsigned  FSDECISIONPARAMSC_C4_8 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsc_8;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsc_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSC_8;

typedef struct{
    unsigned  FSDECISIONPARAMSOOFC_C1 : 5; /* 4:0 */
    unsigned  FSDECISIONPARAMSOOFC_C2 : 10; /* 14:5 */
    unsigned  FSDECISIONPARAMSOOFC_C3 : 6; /* 20:15 */
    unsigned  FSDECISIONPARAMSOOFC_C4 : 11; /* 31:21 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsoofc;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_fsdecisionparamsoofc bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_FSDECISIONPARAMSOOFC;

typedef struct{
    unsigned  A3T1SCALEY : 5; /* 4:0 */
    unsigned  A3T1SCALEC : 5; /* 9:5 */
    unsigned  A3T2SCALEY : 6; /* 15:10 */
    unsigned  A3T2SCALEC : 6; /* 21:16 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_a3t1t2_scale;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_a3t1t2_scale bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T1T2_SCALE;

typedef struct{
    unsigned  A3T1OFFSY : 10; /* 9:0 */
    unsigned  A3T1OFFSC : 10; /* 19:10 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_a3t1_offs;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_a3t1_offs bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T1_OFFS;

typedef struct{
    unsigned  A3T2OFFSY : 12; /* 11:0 */
    unsigned  A3T2OFFSC : 12; /* 23:12 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_tf_tf_sd_a3t2_offs;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_sd_a3t2_offs bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_SD_A3T2_OFFS;

typedef struct{
    unsigned  A2MINY : 8; /* 7:0 */
    unsigned  A2MAXY : 8; /* 15:8 */
    unsigned  A2MINC : 8; /* 23:16 */
    unsigned  A2MAXC : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_tf_tf_blend_a2_min_max;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_blend_a2_min_max bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_BLEND_A2_MIN_MAX;

typedef struct{
    unsigned  A2SLOPEY : 8; /* 7:0 */
    unsigned  A2SLOPEC : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_tf_tf_blend_a2_slope;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_blend_a2_slope bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_BLEND_A2_SLOPE;

typedef struct{
    unsigned  FSTOA1MAPY_0 : 8; /* 7:0 */
    unsigned  FSTOA1MAPC_0 : 8; /* 15:8 */
    unsigned  FSTOA4MAPY_0 : 8; /* 23:16 */
    unsigned  FSTOA4MAPC_0 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_tf_tf_blend_fstoa1a4map_0;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_blend_fstoa1a4map_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_0;

typedef struct{
    unsigned  FSTOA1MAPY_1 : 8; /* 7:0 */
    unsigned  FSTOA1MAPC_1 : 8; /* 15:8 */
    unsigned  FSTOA4MAPY_1 : 8; /* 23:16 */
    unsigned  FSTOA4MAPC_1 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_tf_tf_blend_fstoa1a4map_1;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_blend_fstoa1a4map_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_1;

typedef struct{
    unsigned  FSTOA1MAPY_2 : 8; /* 7:0 */
    unsigned  FSTOA1MAPC_2 : 8; /* 15:8 */
    unsigned  FSTOA4MAPY_2 : 8; /* 23:16 */
    unsigned  FSTOA4MAPC_2 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_tf_tf_blend_fstoa1a4map_2;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_blend_fstoa1a4map_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_2;

typedef struct{
    unsigned  FSTOA1MAPY_3 : 8; /* 7:0 */
    unsigned  FSTOA1MAPC_3 : 8; /* 15:8 */
    unsigned  FSTOA4MAPY_3 : 8; /* 23:16 */
    unsigned  FSTOA4MAPC_3 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_tf_tf_blend_fstoa1a4map_3;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_blend_fstoa1a4map_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_3;

typedef struct{
    unsigned  FSTOA1MAPY_4 : 8; /* 7:0 */
    unsigned  FSTOA1MAPC_4 : 8; /* 15:8 */
    unsigned  FSTOA4MAPY_4 : 8; /* 23:16 */
    unsigned  FSTOA4MAPC_4 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_tf_tf_blend_fstoa1a4map_4;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_blend_fstoa1a4map_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_4;

typedef struct{
    unsigned  FSTOA1MAPY_5 : 8; /* 7:0 */
    unsigned  FSTOA1MAPC_5 : 8; /* 15:8 */
    unsigned  FSTOA4MAPY_5 : 8; /* 23:16 */
    unsigned  FSTOA4MAPC_5 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_tf_tf_blend_fstoa1a4map_5;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_blend_fstoa1a4map_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_5;

typedef struct{
    unsigned  FSTOA1MAPY_6 : 8; /* 7:0 */
    unsigned  FSTOA1MAPC_6 : 8; /* 15:8 */
    unsigned  FSTOA4MAPY_6 : 8; /* 23:16 */
    unsigned  FSTOA4MAPC_6 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_tf_tf_blend_fstoa1a4map_6;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_blend_fstoa1a4map_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_6;

typedef struct{
    unsigned  FSTOA1MAPY_7 : 8; /* 7:0 */
    unsigned  FSTOA1MAPC_7 : 8; /* 15:8 */
    unsigned  FSTOA4MAPY_7 : 8; /* 23:16 */
    unsigned  FSTOA4MAPC_7 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_tf_tf_blend_fstoa1a4map_7;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_blend_fstoa1a4map_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_7;

typedef struct{
    unsigned  FSTOA1MAPY_8 : 8; /* 7:0 */
    unsigned  FSTOA1MAPC_8 : 8; /* 15:8 */
    unsigned  FSTOA4MAPY_8 : 8; /* 23:16 */
    unsigned  FSTOA4MAPC_8 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_tf_tf_blend_fstoa1a4map_8;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_blend_fstoa1a4map_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_BLEND_FSTOA1A4MAP_8;

typedef struct{
    unsigned  CONSTANTBLENDINGFACTORY : 8; /* 7:0 */
    unsigned  CONSTANTBLENDINGFACTORC : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_tf_tf_blend_constantblendingfactor;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_blend_constantblendingfactor bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_BLEND_CONSTANTBLENDINGFACTOR;

typedef struct{
    unsigned  B2R_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_tf_tf_b2r_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_b2r_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_B2R_CFG;

typedef struct{
    unsigned  TF_US_PERF_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_tf_tf_us_op_mode;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_us_op_mode bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_US_OP_MODE;

typedef struct{
    unsigned  LMIRREGMANTISSA : 5; /* 4:0 */
    unsigned  LMIRREGEXP : 5; /* 9:5 */
    unsigned  LMCONFMANTISSA : 5; /* 14:10 */
    unsigned  LMCONFEXP : 5; /* 19:15 */
    unsigned  LMREADDEFAULT : 1; /* 20:20 */
    unsigned  LMENABLE : 1; /* 21:21 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ipe_ipe_0_nps_clc_tf_tf_lm_config_0;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_lm_config_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_0;

typedef struct{
    unsigned  LMSAD_C2 : 8; /* 7:0 */
    unsigned  LMSAD_C1 : 8; /* 15:8 */
    unsigned  LMDEFAULTSAD_C2 : 8; /* 23:16 */
    unsigned  LMDEFAULTSAD_C1 : 8; /* 31:24 */
} _ipe_ipe_0_nps_clc_tf_tf_lm_config_1;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_lm_config_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_1;

typedef struct{
    unsigned  LMMAXY : 6; /* 5:0 */
    unsigned  LMMAXX : 6; /* 11:6 */
    unsigned  LMSMOOTHNESSA : 5; /* 16:12 */
    unsigned  LMSMOOTHNESSM : 8; /* 24:17 */
    unsigned  UNUSED0 : 7; /* 31:25 */
} _ipe_ipe_0_nps_clc_tf_tf_lm_config_2;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_lm_config_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_LM_CONFIG_2;

typedef struct{
    unsigned  LMCROPOUT_VERTEND : 13; /* 12:0 */
    unsigned  LMCROPOUT_VERTSTART : 8; /* 20:13 */
    unsigned  LMCROPAFTERUPSCALE_BOTTOM : 4; /* 24:21 */
    unsigned  LMCROPAFTERUPSCALE_TOP : 4; /* 28:25 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ipe_ipe_0_nps_clc_tf_tf_lm_crop_ver;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_lm_crop_ver bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_VER;

typedef struct{
    unsigned  LMCROPOUT_HORIZEND : 9; /* 8:0 */
    unsigned  LMCROPOUT_HORIZSTART : 8; /* 16:9 */
    unsigned  LMCROPOUT_ENABLE : 1; /* 17:17 */
    unsigned  LMCROPAFTERUPSCALE_RIGHT : 4; /* 21:18 */
    unsigned  LMCROPAFTERUPSCALE_LEFT : 4; /* 25:22 */
    unsigned  UNUSED0 : 6; /* 31:26 */
} _ipe_ipe_0_nps_clc_tf_tf_lm_crop_hor;

typedef union{
    _ipe_ipe_0_nps_clc_tf_tf_lm_crop_hor bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TF_LM_CROP_HOR;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 5; /* 8:4 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ipe_ipe_0_nps_clc_tf_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_nps_clc_tf_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_tf_spare;

typedef union{
    _ipe_ipe_0_nps_clc_tf_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_TF_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_downscale_4to1_y_hw_version;

typedef union{
    _ipe_ipe_0_nps_clc_downscale_4to1_y_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_downscale_4to1_y_hw_status;

typedef union{
    _ipe_ipe_0_nps_clc_downscale_4to1_y_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  CROP_EN : 1; /* 1:1 */
    unsigned  SCALE_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 5; /* 7:3 */
    unsigned  FLUSH_PACE_CNT : 5; /* 12:8 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ipe_ipe_0_nps_clc_downscale_4to1_y_module_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_downscale_4to1_y_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_MODULE_CFG;

typedef struct{
    unsigned  COEFF_07 : 9; /* 8:0 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  COEFF_16 : 9; /* 18:10 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  COEFF_25 : 9; /* 28:20 */
    unsigned  UNUSED2 : 3; /* 31:29 */
} _ipe_ipe_0_nps_clc_downscale_4to1_y_ds_coeff;

typedef union{
    _ipe_ipe_0_nps_clc_downscale_4to1_y_ds_coeff bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_DS_COEFF;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ipe_ipe_0_nps_clc_downscale_4to1_y_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_nps_clc_downscale_4to1_y_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_downscale_4to1_y_spare;

typedef union{
    _ipe_ipe_0_nps_clc_downscale_4to1_y_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_SPARE;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_downscale_4to1_y_crop_line_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_downscale_4to1_y_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_downscale_4to1_y_crop_pixel_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_downscale_4to1_y_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_Y_CROP_PIXEL_CFG;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_downscale_4to1_c_hw_version;

typedef union{
    _ipe_ipe_0_nps_clc_downscale_4to1_c_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_downscale_4to1_c_hw_status;

typedef union{
    _ipe_ipe_0_nps_clc_downscale_4to1_c_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  CROP_EN : 1; /* 1:1 */
    unsigned  SCALE_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 5; /* 7:3 */
    unsigned  FLUSH_PACE_CNT : 5; /* 12:8 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ipe_ipe_0_nps_clc_downscale_4to1_c_module_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_downscale_4to1_c_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_MODULE_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ipe_ipe_0_nps_clc_downscale_4to1_c_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_nps_clc_downscale_4to1_c_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_downscale_4to1_c_spare;

typedef union{
    _ipe_ipe_0_nps_clc_downscale_4to1_c_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_SPARE;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_downscale_4to1_c_crop_line_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_downscale_4to1_c_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_downscale_4to1_c_crop_pixel_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_downscale_4to1_c_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_DOWNSCALE_4TO1_C_CROP_PIXEL_CFG;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_hw_version;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_hw_status;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_module_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_crop_line_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_crop_pixel_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_ch0_clamp_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_ch0_rounding_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_ch1_clamp_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_ch1_rounding_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_ch2_clamp_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_ch2_rounding_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_spare;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_y_post_downscale_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_hw_version;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_hw_status;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_module_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_crop_line_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_crop_pixel_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_ch0_clamp_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_ch0_rounding_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_ch1_clamp_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_ch1_rounding_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_ch2_clamp_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_ch2_rounding_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_spare;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_c_post_downscale_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_hw_version;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_hw_status;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_module_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_crop_line_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_crop_pixel_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_ch0_clamp_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_ch0_rounding_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_ch1_clamp_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_ch1_rounding_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_ch2_clamp_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_ch2_rounding_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_spare;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_y_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_Y_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_hw_version;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_hw_status;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_module_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_crop_line_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_crop_pixel_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_ch0_clamp_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_ch0_rounding_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_ch1_clamp_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_ch1_rounding_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_ch2_clamp_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_ch2_rounding_cfg;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_spare;

typedef union{
    _ipe_ipe_0_nps_clc_crop_rnd_clamp_tf_c_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_NPS_CLC_CROP_RND_CLAMP_TF_C_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_hnr_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_hnr_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_HW_STATUS;

typedef struct{
    unsigned  ADDR : 9; /* 8:0 */
    unsigned  UNUSED0 : 11; /* 19:9 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ipe_ipe_0_pps_clc_hnr_dmi_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_pps_clc_hnr_dmi_lut_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_hnr_dmi_data;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_hnr_dmi_data_1;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_hnr_dmi_data_2;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_hnr_dmi_data_3;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_hnr_dmi_data_4;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_hnr_dmi_data_5;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_hnr_dmi_data_6;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_hnr_dmi_data_7;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_hnr_dmi_data_8;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_hnr_dmi_data_9;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_hnr_dmi_data_10;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_hnr_dmi_data_11;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_hnr_dmi_data_12;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_hnr_dmi_data_13;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_hnr_dmi_data_14;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_hnr_dmi_data_15;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_pps_clc_hnr_dmi_cmd;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_hnr_dmi_status;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_hnr_dmi_lut_bank_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_hnr_module_lut_bank_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  STRIPE_AUTO_CROP_DIS : 1; /* 1:1 */
    unsigned  UNUSED0 : 6; /* 7:2 */
    unsigned  BLEND_SNR_EN : 1; /* 8:8 */
    unsigned  BLEND_CNR_EN : 1; /* 9:9 */
    unsigned  BLEND_ENABLE : 1; /* 10:10 */
    unsigned  LPF3_EN : 1; /* 11:11 */
    unsigned  FNR_EN : 1; /* 12:12 */
    unsigned  FD_SNR_EN : 1; /* 13:13 */
    unsigned  SNR_EN : 1; /* 14:14 */
    unsigned  CNR_EN : 1; /* 15:15 */
    unsigned  RNR_EN : 1; /* 16:16 */
    unsigned  LNR_EN : 1; /* 17:17 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ipe_ipe_0_pps_clc_hnr_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_MODULE_CFG;

typedef struct{
    unsigned  FILTERING_NR_GAIN_ARR_0 : 8; /* 7:0 */
    unsigned  FILTERING_NR_GAIN_ARR_1 : 8; /* 15:8 */
    unsigned  FILTERING_NR_GAIN_ARR_2 : 8; /* 23:16 */
    unsigned  FILTERING_NR_GAIN_ARR_3 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_hnr_nr_gain_table_0;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_nr_gain_table_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_0;

typedef struct{
    unsigned  FILTERING_NR_GAIN_ARR_4 : 8; /* 7:0 */
    unsigned  FILTERING_NR_GAIN_ARR_5 : 8; /* 15:8 */
    unsigned  FILTERING_NR_GAIN_ARR_6 : 8; /* 23:16 */
    unsigned  FILTERING_NR_GAIN_ARR_7 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_hnr_nr_gain_table_1;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_nr_gain_table_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_1;

typedef struct{
    unsigned  FILTERING_NR_GAIN_ARR_8 : 8; /* 7:0 */
    unsigned  FILTERING_NR_GAIN_ARR_9 : 8; /* 15:8 */
    unsigned  FILTERING_NR_GAIN_ARR_10 : 8; /* 23:16 */
    unsigned  FILTERING_NR_GAIN_ARR_11 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_hnr_nr_gain_table_2;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_nr_gain_table_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_2;

typedef struct{
    unsigned  FILTERING_NR_GAIN_ARR_12 : 8; /* 7:0 */
    unsigned  FILTERING_NR_GAIN_ARR_13 : 8; /* 15:8 */
    unsigned  FILTERING_NR_GAIN_ARR_14 : 8; /* 23:16 */
    unsigned  FILTERING_NR_GAIN_ARR_15 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_hnr_nr_gain_table_3;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_nr_gain_table_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_3;

typedef struct{
    unsigned  FILTERING_NR_GAIN_ARR_16 : 8; /* 7:0 */
    unsigned  FILTERING_NR_GAIN_ARR_17 : 8; /* 15:8 */
    unsigned  FILTERING_NR_GAIN_ARR_18 : 8; /* 23:16 */
    unsigned  FILTERING_NR_GAIN_ARR_19 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_hnr_nr_gain_table_4;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_nr_gain_table_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_4;

typedef struct{
    unsigned  FILTERING_NR_GAIN_ARR_20 : 8; /* 7:0 */
    unsigned  FILTERING_NR_GAIN_ARR_21 : 8; /* 15:8 */
    unsigned  FILTERING_NR_GAIN_ARR_22 : 8; /* 23:16 */
    unsigned  FILTERING_NR_GAIN_ARR_23 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_hnr_nr_gain_table_5;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_nr_gain_table_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_5;

typedef struct{
    unsigned  FILTERING_NR_GAIN_ARR_24 : 8; /* 7:0 */
    unsigned  FILTERING_NR_GAIN_ARR_25 : 8; /* 15:8 */
    unsigned  FILTERING_NR_GAIN_ARR_26 : 8; /* 23:16 */
    unsigned  FILTERING_NR_GAIN_ARR_27 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_hnr_nr_gain_table_6;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_nr_gain_table_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_6;

typedef struct{
    unsigned  FILTERING_NR_GAIN_ARR_28 : 8; /* 7:0 */
    unsigned  FILTERING_NR_GAIN_ARR_29 : 8; /* 15:8 */
    unsigned  FILTERING_NR_GAIN_ARR_30 : 8; /* 23:16 */
    unsigned  FILTERING_NR_GAIN_ARR_31 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_hnr_nr_gain_table_7;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_nr_gain_table_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_7;

typedef struct{
    unsigned  FILTERING_NR_GAIN_ARR_32 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_pps_clc_hnr_nr_gain_table_8;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_nr_gain_table_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_NR_GAIN_TABLE_8;

typedef struct{
    unsigned  CNR_THRD_GAP_V : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  CNR_LOW_THRD_V : 8; /* 11:4 */
    unsigned  CNR_THRD_GAP_U : 3; /* 14:12 */
    unsigned  UNUSED1 : 1; /* 15:15 */
    unsigned  CNR_LOW_THRD_U : 8; /* 23:16 */
    unsigned  UNUSED2 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_hnr_cnr_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_cnr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_0;

typedef struct{
    unsigned  CNR_SCALE : 4; /* 3:0 */
    unsigned  CNR_ADJ_GAIN : 6; /* 9:4 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _ipe_ipe_0_pps_clc_hnr_cnr_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_cnr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_CNR_CFG_1;

typedef struct{
    unsigned  CNR_GAIN_ARR_0 : 6; /* 5:0 */
    unsigned  CNR_GAIN_ARR_1 : 6; /* 11:6 */
    unsigned  CNR_GAIN_ARR_2 : 6; /* 17:12 */
    unsigned  CNR_GAIN_ARR_3 : 6; /* 23:18 */
    unsigned  CNR_GAIN_ARR_4 : 6; /* 29:24 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_hnr_cnr_gain_table_0;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_cnr_gain_table_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_0;

typedef struct{
    unsigned  CNR_GAIN_ARR_5 : 6; /* 5:0 */
    unsigned  CNR_GAIN_ARR_6 : 6; /* 11:6 */
    unsigned  CNR_GAIN_ARR_7 : 6; /* 17:12 */
    unsigned  CNR_GAIN_ARR_8 : 6; /* 23:18 */
    unsigned  CNR_GAIN_ARR_9 : 6; /* 29:24 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_hnr_cnr_gain_table_1;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_cnr_gain_table_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_1;

typedef struct{
    unsigned  CNR_GAIN_ARR_10 : 6; /* 5:0 */
    unsigned  CNR_GAIN_ARR_11 : 6; /* 11:6 */
    unsigned  CNR_GAIN_ARR_12 : 6; /* 17:12 */
    unsigned  CNR_GAIN_ARR_13 : 6; /* 23:18 */
    unsigned  CNR_GAIN_ARR_14 : 6; /* 29:24 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_hnr_cnr_gain_table_2;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_cnr_gain_table_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_2;

typedef struct{
    unsigned  CNR_GAIN_ARR_15 : 6; /* 5:0 */
    unsigned  CNR_GAIN_ARR_16 : 6; /* 11:6 */
    unsigned  CNR_GAIN_ARR_17 : 6; /* 17:12 */
    unsigned  CNR_GAIN_ARR_18 : 6; /* 23:18 */
    unsigned  CNR_GAIN_ARR_19 : 6; /* 29:24 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_hnr_cnr_gain_table_3;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_cnr_gain_table_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_3;

typedef struct{
    unsigned  CNR_GAIN_ARR_20 : 6; /* 5:0 */
    unsigned  CNR_GAIN_ARR_21 : 6; /* 11:6 */
    unsigned  CNR_GAIN_ARR_22 : 6; /* 17:12 */
    unsigned  CNR_GAIN_ARR_23 : 6; /* 23:18 */
    unsigned  CNR_GAIN_ARR_24 : 6; /* 29:24 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_hnr_cnr_gain_table_4;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_cnr_gain_table_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_CNR_GAIN_TABLE_4;

typedef struct{
    unsigned  SNR_SKIN_HUE_MAX : 8; /* 7:0 */
    unsigned  SNR_SKIN_HUE_MIN : 10; /* 17:8 */
    unsigned  UNUSED0 : 2; /* 19:18 */
    unsigned  SNR_SKIN_Y_MIN : 8; /* 27:20 */
    unsigned  SNR_SKIN_SMOOTHING_STR : 2; /* 29:28 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_hnr_snr_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_snr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_0;

typedef struct{
    unsigned  SNR_SKIN_Y_MAX : 8; /* 7:0 */
    unsigned  SNR_QSTEP_SKIN : 8; /* 15:8 */
    unsigned  SNR_QSTEP_NONSKIN : 8; /* 23:16 */
    unsigned  SNR_BOUNDARY_PROBABILITY : 4; /* 27:24 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_hnr_snr_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_snr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_1;

typedef struct{
    unsigned  SNR_SAT_MAX_SLOPE : 8; /* 7:0 */
    unsigned  SNR_SAT_MIN_SLOPE : 8; /* 15:8 */
    unsigned  SNR_SKIN_YMAX_SAT_MAX : 8; /* 23:16 */
    unsigned  SNR_SKIN_YMAX_SAT_MIN : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_hnr_snr_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_snr_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_SNR_CFG_2;

typedef struct{
    unsigned  FACE_NUM : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_pps_clc_hnr_face_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_face_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_FACE_CFG;

typedef struct{
    unsigned  FACE_HORIZONTAL_OFFSET : 16; /* 15:0 */
    unsigned  FACE_VERTICAL_OFFSET : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_hnr_face_offset_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_face_offset_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_FACE_OFFSET_CFG;

typedef struct{
    unsigned  FACE_CENTER_HORIZONTAL : 16; /* 15:0 */
    unsigned  FACE_CENTER_VERTICAL : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_hnr_face_0_center_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_face_0_center_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_FACE_0_CENTER_CFG;

typedef struct{
    unsigned  FACE_CENTER_HORIZONTAL : 16; /* 15:0 */
    unsigned  FACE_CENTER_VERTICAL : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_hnr_face_1_center_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_face_1_center_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_FACE_1_CENTER_CFG;

typedef struct{
    unsigned  FACE_CENTER_HORIZONTAL : 16; /* 15:0 */
    unsigned  FACE_CENTER_VERTICAL : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_hnr_face_2_center_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_face_2_center_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_FACE_2_CENTER_CFG;

typedef struct{
    unsigned  FACE_CENTER_HORIZONTAL : 16; /* 15:0 */
    unsigned  FACE_CENTER_VERTICAL : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_hnr_face_3_center_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_face_3_center_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_FACE_3_CENTER_CFG;

typedef struct{
    unsigned  FACE_CENTER_HORIZONTAL : 16; /* 15:0 */
    unsigned  FACE_CENTER_VERTICAL : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_hnr_face_4_center_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_face_4_center_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_FACE_4_CENTER_CFG;

typedef struct{
    unsigned  FACE_RADIUS_SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 2; /* 5:4 */
    unsigned  FACE_RADIUS_BOUNDARY : 8; /* 13:6 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  FACE_SLOPE_SHIFT : 3; /* 18:16 */
    unsigned  UNUSED2 : 1; /* 19:19 */
    unsigned  FACE_RADIUS_SLOPE : 8; /* 27:20 */
    unsigned  UNUSED3 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_hnr_face_0_radius_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_face_0_radius_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_FACE_0_RADIUS_CFG;

typedef struct{
    unsigned  FACE_RADIUS_SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 2; /* 5:4 */
    unsigned  FACE_RADIUS_BOUNDARY : 8; /* 13:6 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  FACE_SLOPE_SHIFT : 3; /* 18:16 */
    unsigned  UNUSED2 : 1; /* 19:19 */
    unsigned  FACE_RADIUS_SLOPE : 8; /* 27:20 */
    unsigned  UNUSED3 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_hnr_face_1_radius_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_face_1_radius_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_FACE_1_RADIUS_CFG;

typedef struct{
    unsigned  FACE_RADIUS_SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 2; /* 5:4 */
    unsigned  FACE_RADIUS_BOUNDARY : 8; /* 13:6 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  FACE_SLOPE_SHIFT : 3; /* 18:16 */
    unsigned  UNUSED2 : 1; /* 19:19 */
    unsigned  FACE_RADIUS_SLOPE : 8; /* 27:20 */
    unsigned  UNUSED3 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_hnr_face_2_radius_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_face_2_radius_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_FACE_2_RADIUS_CFG;

typedef struct{
    unsigned  FACE_RADIUS_SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 2; /* 5:4 */
    unsigned  FACE_RADIUS_BOUNDARY : 8; /* 13:6 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  FACE_SLOPE_SHIFT : 3; /* 18:16 */
    unsigned  UNUSED2 : 1; /* 19:19 */
    unsigned  FACE_RADIUS_SLOPE : 8; /* 27:20 */
    unsigned  UNUSED3 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_hnr_face_3_radius_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_face_3_radius_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_FACE_3_RADIUS_CFG;

typedef struct{
    unsigned  FACE_RADIUS_SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 2; /* 5:4 */
    unsigned  FACE_RADIUS_BOUNDARY : 8; /* 13:6 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  FACE_SLOPE_SHIFT : 3; /* 18:16 */
    unsigned  UNUSED2 : 1; /* 19:19 */
    unsigned  FACE_RADIUS_SLOPE : 8; /* 27:20 */
    unsigned  UNUSED3 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_hnr_face_4_radius_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_face_4_radius_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_FACE_4_RADIUS_CFG;

typedef struct{
    unsigned  RNR_BASE_0 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  RNR_ANCHOR_0 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_hnr_rnr_anchor_base_settings_0;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_rnr_anchor_base_settings_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_0;

typedef struct{
    unsigned  RNR_BASE_1 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  RNR_ANCHOR_1 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_hnr_rnr_anchor_base_settings_1;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_rnr_anchor_base_settings_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_1;

typedef struct{
    unsigned  RNR_BASE_2 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  RNR_ANCHOR_2 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_hnr_rnr_anchor_base_settings_2;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_rnr_anchor_base_settings_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_2;

typedef struct{
    unsigned  RNR_BASE_3 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  RNR_ANCHOR_3 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_hnr_rnr_anchor_base_settings_3;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_rnr_anchor_base_settings_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_3;

typedef struct{
    unsigned  RNR_BASE_4 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  RNR_ANCHOR_4 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_hnr_rnr_anchor_base_settings_4;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_rnr_anchor_base_settings_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_4;

typedef struct{
    unsigned  RNR_BASE_5 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  RNR_ANCHOR_5 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_hnr_rnr_anchor_base_settings_5;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_rnr_anchor_base_settings_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_RNR_ANCHOR_BASE_SETTINGS_5;

typedef struct{
    unsigned  RNR_SHIFT_0 : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  RNR_SLOPE_0 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_hnr_rnr_slope_shift_settings_0;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_rnr_slope_shift_settings_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_0;

typedef struct{
    unsigned  RNR_SHIFT_1 : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  RNR_SLOPE_1 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_hnr_rnr_slope_shift_settings_1;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_rnr_slope_shift_settings_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_1;

typedef struct{
    unsigned  RNR_SHIFT_2 : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  RNR_SLOPE_2 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_hnr_rnr_slope_shift_settings_2;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_rnr_slope_shift_settings_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_2;

typedef struct{
    unsigned  RNR_SHIFT_3 : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  RNR_SLOPE_3 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_hnr_rnr_slope_shift_settings_3;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_rnr_slope_shift_settings_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_3;

typedef struct{
    unsigned  RNR_SHIFT_4 : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  RNR_SLOPE_4 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_hnr_rnr_slope_shift_settings_4;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_rnr_slope_shift_settings_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_4;

typedef struct{
    unsigned  RNR_SHIFT_5 : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  RNR_SLOPE_5 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_hnr_rnr_slope_shift_settings_5;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_rnr_slope_shift_settings_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_RNR_SLOPE_SHIFT_SETTINGS_5;

typedef struct{
    unsigned  RNR_BY : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  RNR_BX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_hnr_rnr_init_hv_offset;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_rnr_init_hv_offset bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_RNR_INIT_HV_OFFSET;

typedef struct{
    unsigned  RNR_R_SQUARE_INIT : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_hnr_rnr_r_square_init;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_rnr_r_square_init bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_RNR_R_SQUARE_INIT;

typedef struct{
    unsigned  RNR_R_SQUARE_SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  RNR_R_SQUARE_SCALE : 7; /* 14:8 */
    unsigned  UNUSED1 : 17; /* 31:15 */
} _ipe_ipe_0_pps_clc_hnr_rnr_r_scale_shift;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_rnr_r_scale_shift bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_RNR_R_SCALE_SHIFT;

typedef struct{
    unsigned  LPF3_OFFSET : 8; /* 7:0 */
    unsigned  LPF3_PERCENT : 8; /* 15:8 */
    unsigned  LPF3_STRENGTH : 3; /* 18:16 */
    unsigned  UNUSED0 : 13; /* 31:19 */
} _ipe_ipe_0_pps_clc_hnr_lpf3_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_lpf3_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_LPF3_CFG;

typedef struct{
    unsigned  BLEND_CNR_ADJ_GAIN : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ABS_AMP_SHIFT : 2; /* 9:8 */
    unsigned  UNUSED1 : 2; /* 11:10 */
    unsigned  FNR_AC_SHIFT : 2; /* 13:12 */
    unsigned  UNUSED2 : 2; /* 15:14 */
    unsigned  LNR_SHIFT : 2; /* 17:16 */
    unsigned  UNUSED3 : 14; /* 31:18 */
} _ipe_ipe_0_pps_clc_hnr_misc_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_misc_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_MISC_CFG;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ipe_ipe_0_pps_clc_hnr_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_hnr_spare;

typedef union{
    _ipe_ipe_0_pps_clc_hnr_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_HNR_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_lenr_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  STRIPE_AUTO_CROP_DIS : 1; /* 1:1 */
    unsigned  UNUSED0 : 6; /* 7:2 */
    unsigned  BLTR_EN : 1; /* 8:8 */
    unsigned  LCE_EN : 1; /* 9:9 */
    unsigned  DN4_BLTR_CLAMP_EN : 1; /* 10:10 */
    unsigned  DN8_BLTR_CLAMP_EN : 1; /* 11:11 */
    unsigned  DN16_BLTR_CLAMP_EN : 1; /* 12:12 */
    unsigned  FD_SNR_EN : 1; /* 13:13 */
    unsigned  SNR_EN : 1; /* 14:14 */
    unsigned  RNR_EN : 1; /* 15:15 */
    unsigned  FNR_EN : 1; /* 16:16 */
    unsigned  LAYER_1_ONLY : 1; /* 17:17 */
    unsigned  POST_CROP_EN : 1; /* 18:18 */
    unsigned  UNUSED1 : 13; /* 31:19 */
} _ipe_ipe_0_pps_clc_lenr_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_MODULE_CFG;

typedef struct{
    unsigned  CTRL_W : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CTRL_TH : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_dn4_bltr_nz_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_bltr_nz_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_NZ_CTRL;

typedef struct{
    unsigned  GAIN_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn4_bltr_fnr_gain_0;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_bltr_fnr_gain_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_0;

typedef struct{
    unsigned  GAIN_2 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_3 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn4_bltr_fnr_gain_1;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_bltr_fnr_gain_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_1;

typedef struct{
    unsigned  GAIN_4 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_5 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn4_bltr_fnr_gain_2;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_bltr_fnr_gain_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_2;

typedef struct{
    unsigned  GAIN_6 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_7 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn4_bltr_fnr_gain_3;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_bltr_fnr_gain_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_3;

typedef struct{
    unsigned  GAIN_8 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_9 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn4_bltr_fnr_gain_4;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_bltr_fnr_gain_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_4;

typedef struct{
    unsigned  GAIN_10 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_11 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn4_bltr_fnr_gain_5;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_bltr_fnr_gain_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_5;

typedef struct{
    unsigned  GAIN_12 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_13 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn4_bltr_fnr_gain_6;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_bltr_fnr_gain_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_6;

typedef struct{
    unsigned  GAIN_14 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_15 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn4_bltr_fnr_gain_7;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_bltr_fnr_gain_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_7;

typedef struct{
    unsigned  GAIN_16 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_pps_clc_lenr_dn4_bltr_fnr_gain_8;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_bltr_fnr_gain_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_FNR_GAIN_8;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IDX_1 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IDX_2 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IDX_3 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn4_bltr_snr_gain_0;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_bltr_snr_gain_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_0;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IDX_1 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IDX_2 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IDX_3 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn4_bltr_snr_gain_1;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_bltr_snr_gain_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_1;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IDX_1 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IDX_2 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IDX_3 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn4_bltr_snr_gain_2;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_bltr_snr_gain_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_2;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  IDX_1 : 5; /* 9:5 */
    unsigned  IDX_2 : 5; /* 14:10 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  IDX_3 : 5; /* 20:16 */
    unsigned  IDX_4 : 5; /* 25:21 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_dn4_bltr_snr_gain_3;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_bltr_snr_gain_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_BLTR_SNR_GAIN_3;

typedef struct{
    unsigned  CTRL_W : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CTRL_TH : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_dn8_bltr_nz_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_bltr_nz_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_NZ_CTRL;

typedef struct{
    unsigned  GAIN_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn8_bltr_fnr_gain_0;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_bltr_fnr_gain_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_0;

typedef struct{
    unsigned  GAIN_2 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_3 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn8_bltr_fnr_gain_1;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_bltr_fnr_gain_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_1;

typedef struct{
    unsigned  GAIN_4 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_5 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn8_bltr_fnr_gain_2;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_bltr_fnr_gain_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_2;

typedef struct{
    unsigned  GAIN_6 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_7 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn8_bltr_fnr_gain_3;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_bltr_fnr_gain_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_3;

typedef struct{
    unsigned  GAIN_8 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_9 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn8_bltr_fnr_gain_4;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_bltr_fnr_gain_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_4;

typedef struct{
    unsigned  GAIN_10 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_11 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn8_bltr_fnr_gain_5;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_bltr_fnr_gain_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_5;

typedef struct{
    unsigned  GAIN_12 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_13 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn8_bltr_fnr_gain_6;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_bltr_fnr_gain_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_6;

typedef struct{
    unsigned  GAIN_14 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_15 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn8_bltr_fnr_gain_7;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_bltr_fnr_gain_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_7;

typedef struct{
    unsigned  GAIN_16 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_pps_clc_lenr_dn8_bltr_fnr_gain_8;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_bltr_fnr_gain_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_FNR_GAIN_8;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IDX_1 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IDX_2 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IDX_3 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn8_bltr_snr_gain_0;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_bltr_snr_gain_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_0;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IDX_1 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IDX_2 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IDX_3 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn8_bltr_snr_gain_1;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_bltr_snr_gain_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_1;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IDX_1 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IDX_2 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IDX_3 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn8_bltr_snr_gain_2;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_bltr_snr_gain_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_2;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  IDX_1 : 5; /* 9:5 */
    unsigned  IDX_2 : 5; /* 14:10 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  IDX_3 : 5; /* 20:16 */
    unsigned  IDX_4 : 5; /* 25:21 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_dn8_bltr_snr_gain_3;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_bltr_snr_gain_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_BLTR_SNR_GAIN_3;

typedef struct{
    unsigned  CTRL_W : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CTRL_TH : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_dn16_bltr_nz_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_bltr_nz_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_NZ_CTRL;

typedef struct{
    unsigned  GAIN_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn16_bltr_fnr_gain_0;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_bltr_fnr_gain_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_0;

typedef struct{
    unsigned  GAIN_2 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_3 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn16_bltr_fnr_gain_1;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_bltr_fnr_gain_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_1;

typedef struct{
    unsigned  GAIN_4 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_5 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn16_bltr_fnr_gain_2;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_bltr_fnr_gain_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_2;

typedef struct{
    unsigned  GAIN_6 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_7 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn16_bltr_fnr_gain_3;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_bltr_fnr_gain_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_3;

typedef struct{
    unsigned  GAIN_8 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_9 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn16_bltr_fnr_gain_4;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_bltr_fnr_gain_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_4;

typedef struct{
    unsigned  GAIN_10 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_11 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn16_bltr_fnr_gain_5;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_bltr_fnr_gain_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_5;

typedef struct{
    unsigned  GAIN_12 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_13 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn16_bltr_fnr_gain_6;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_bltr_fnr_gain_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_6;

typedef struct{
    unsigned  GAIN_14 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  GAIN_15 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn16_bltr_fnr_gain_7;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_bltr_fnr_gain_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_7;

typedef struct{
    unsigned  GAIN_16 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_pps_clc_lenr_dn16_bltr_fnr_gain_8;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_bltr_fnr_gain_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_FNR_GAIN_8;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IDX_1 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IDX_2 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IDX_3 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn16_bltr_snr_gain_0;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_bltr_snr_gain_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_0;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IDX_1 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IDX_2 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IDX_3 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn16_bltr_snr_gain_1;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_bltr_snr_gain_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_1;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IDX_1 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IDX_2 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IDX_3 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn16_bltr_snr_gain_2;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_bltr_snr_gain_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_2;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  IDX_1 : 5; /* 9:5 */
    unsigned  IDX_2 : 5; /* 14:10 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  IDX_3 : 5; /* 20:16 */
    unsigned  IDX_4 : 5; /* 25:21 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_dn16_bltr_snr_gain_3;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_bltr_snr_gain_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_BLTR_SNR_GAIN_3;

typedef struct{
    unsigned  SCALE : 8; /* 7:0 */
    unsigned  CORE : 10; /* 17:8 */
    unsigned  CLAMP : 11; /* 28:18 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn4_lce_hpf_pos;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_lce_hpf_pos bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_HPF_POS;

typedef struct{
    unsigned  SCALE : 8; /* 7:0 */
    unsigned  CORE : 10; /* 17:8 */
    unsigned  CLAMP : 11; /* 28:18 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn4_lce_hpf_neg;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_lce_hpf_neg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_HPF_NEG;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn4_lce_fnr_gain_0;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_lce_fnr_gain_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_0;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn4_lce_fnr_gain_1;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_lce_fnr_gain_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_1;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn4_lce_fnr_gain_2;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_lce_fnr_gain_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_2;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn4_lce_fnr_gain_3;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_lce_fnr_gain_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_3;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn4_lce_fnr_gain_4;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_lce_fnr_gain_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_4;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn4_lce_fnr_gain_5;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_lce_fnr_gain_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_5;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn4_lce_fnr_gain_6;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_lce_fnr_gain_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_6;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn4_lce_fnr_gain_7;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_lce_fnr_gain_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_7;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_pps_clc_lenr_dn4_lce_fnr_gain_8;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_lce_fnr_gain_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_FNR_GAIN_8;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IDX_1 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IDX_2 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IDX_3 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn4_lce_snr_gain_0;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_lce_snr_gain_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_0;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IDX_1 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IDX_2 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IDX_3 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn4_lce_snr_gain_1;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_lce_snr_gain_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_1;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IDX_1 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IDX_2 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IDX_3 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn4_lce_snr_gain_2;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_lce_snr_gain_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_2;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  IDX_1 : 5; /* 9:5 */
    unsigned  IDX_2 : 5; /* 14:10 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  IDX_3 : 5; /* 20:16 */
    unsigned  IDX_4 : 5; /* 25:21 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_dn4_lce_snr_gain_3;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_lce_snr_gain_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_LCE_SNR_GAIN_3;

typedef struct{
    unsigned  SCALE : 8; /* 7:0 */
    unsigned  CORE : 10; /* 17:8 */
    unsigned  CLAMP : 11; /* 28:18 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn8_lce_hpf_pos;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_lce_hpf_pos bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_HPF_POS;

typedef struct{
    unsigned  SCALE : 8; /* 7:0 */
    unsigned  CORE : 10; /* 17:8 */
    unsigned  CLAMP : 11; /* 28:18 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn8_lce_hpf_neg;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_lce_hpf_neg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_HPF_NEG;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn8_lce_fnr_gain_0;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_lce_fnr_gain_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_0;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn8_lce_fnr_gain_1;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_lce_fnr_gain_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_1;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn8_lce_fnr_gain_2;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_lce_fnr_gain_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_2;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn8_lce_fnr_gain_3;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_lce_fnr_gain_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_3;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn8_lce_fnr_gain_4;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_lce_fnr_gain_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_4;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn8_lce_fnr_gain_5;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_lce_fnr_gain_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_5;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn8_lce_fnr_gain_6;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_lce_fnr_gain_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_6;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn8_lce_fnr_gain_7;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_lce_fnr_gain_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_7;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_pps_clc_lenr_dn8_lce_fnr_gain_8;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_lce_fnr_gain_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_FNR_GAIN_8;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IDX_1 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IDX_2 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IDX_3 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn8_lce_snr_gain_0;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_lce_snr_gain_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_0;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IDX_1 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IDX_2 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IDX_3 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn8_lce_snr_gain_1;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_lce_snr_gain_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_1;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IDX_1 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IDX_2 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IDX_3 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn8_lce_snr_gain_2;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_lce_snr_gain_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_2;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  IDX_1 : 5; /* 9:5 */
    unsigned  IDX_2 : 5; /* 14:10 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  IDX_3 : 5; /* 20:16 */
    unsigned  IDX_4 : 5; /* 25:21 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_dn8_lce_snr_gain_3;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_lce_snr_gain_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_LCE_SNR_GAIN_3;

typedef struct{
    unsigned  SCALE : 8; /* 7:0 */
    unsigned  CORE : 10; /* 17:8 */
    unsigned  CLAMP : 11; /* 28:18 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn16_lce_hpf_pos;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_lce_hpf_pos bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_HPF_POS;

typedef struct{
    unsigned  SCALE : 8; /* 7:0 */
    unsigned  CORE : 10; /* 17:8 */
    unsigned  CLAMP : 11; /* 28:18 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn16_lce_hpf_neg;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_lce_hpf_neg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_HPF_NEG;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn16_lce_fnr_gain_0;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_lce_fnr_gain_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_0;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn16_lce_fnr_gain_1;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_lce_fnr_gain_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_1;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn16_lce_fnr_gain_2;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_lce_fnr_gain_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_2;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn16_lce_fnr_gain_3;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_lce_fnr_gain_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_3;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn16_lce_fnr_gain_4;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_lce_fnr_gain_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_4;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn16_lce_fnr_gain_5;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_lce_fnr_gain_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_5;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn16_lce_fnr_gain_6;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_lce_fnr_gain_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_6;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  LSB_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn16_lce_fnr_gain_7;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_lce_fnr_gain_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_7;

typedef struct{
    unsigned  LSB_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_pps_clc_lenr_dn16_lce_fnr_gain_8;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_lce_fnr_gain_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_FNR_GAIN_8;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IDX_1 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IDX_2 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IDX_3 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn16_lce_snr_gain_0;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_lce_snr_gain_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_0;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IDX_1 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IDX_2 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IDX_3 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn16_lce_snr_gain_1;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_lce_snr_gain_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_1;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  IDX_1 : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IDX_2 : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  IDX_3 : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_lenr_dn16_lce_snr_gain_2;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_lce_snr_gain_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_2;

typedef struct{
    unsigned  IDX_0 : 5; /* 4:0 */
    unsigned  IDX_1 : 5; /* 9:5 */
    unsigned  IDX_2 : 5; /* 14:10 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  IDX_3 : 5; /* 20:16 */
    unsigned  IDX_4 : 5; /* 25:21 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_dn16_lce_snr_gain_3;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_lce_snr_gain_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_LCE_SNR_GAIN_3;

typedef struct{
    unsigned  COEF_0_F0 : 2; /* 1:0 */
    unsigned  COEF_0_F1 : 4; /* 5:2 */
    unsigned  COEF_0_F2 : 4; /* 9:6 */
    unsigned  COEF_0_F3 : 4; /* 13:10 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  COEF_1_F0 : 2; /* 17:16 */
    unsigned  COEF_1_F1 : 4; /* 21:18 */
    unsigned  COEF_1_F2 : 4; /* 25:22 */
    unsigned  COEF_1_F3 : 4; /* 29:26 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_lenr_all_lce_kernel_0;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_all_lce_kernel_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_0;

typedef struct{
    unsigned  COEF_2_F0 : 2; /* 1:0 */
    unsigned  COEF_2_F1 : 4; /* 5:2 */
    unsigned  COEF_2_F2 : 4; /* 9:6 */
    unsigned  COEF_2_F3 : 4; /* 13:10 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  COEF_3_F0 : 2; /* 17:16 */
    unsigned  COEF_3_F1 : 4; /* 21:18 */
    unsigned  COEF_3_F2 : 4; /* 25:22 */
    unsigned  COEF_3_F3 : 4; /* 29:26 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_lenr_all_lce_kernel_1;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_all_lce_kernel_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_1;

typedef struct{
    unsigned  COEF_4_F0 : 2; /* 1:0 */
    unsigned  COEF_4_F1 : 4; /* 5:2 */
    unsigned  COEF_4_F2 : 4; /* 9:6 */
    unsigned  COEF_4_F3 : 4; /* 13:10 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  COEF_5_F0 : 2; /* 17:16 */
    unsigned  COEF_5_F1 : 4; /* 21:18 */
    unsigned  COEF_5_F2 : 4; /* 25:22 */
    unsigned  COEF_5_F3 : 4; /* 29:26 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_lenr_all_lce_kernel_2;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_all_lce_kernel_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_2;

typedef struct{
    unsigned  COEF_6_F0 : 2; /* 1:0 */
    unsigned  COEF_6_F1 : 4; /* 5:2 */
    unsigned  COEF_6_F2 : 4; /* 9:6 */
    unsigned  COEF_6_F3 : 4; /* 13:10 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  COEF_7_F0 : 2; /* 17:16 */
    unsigned  COEF_7_F1 : 4; /* 21:18 */
    unsigned  COEF_7_F2 : 4; /* 25:22 */
    unsigned  COEF_7_F3 : 4; /* 29:26 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_lenr_all_lce_kernel_3;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_all_lce_kernel_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_3;

typedef struct{
    unsigned  COEF_8_F0 : 2; /* 1:0 */
    unsigned  COEF_8_F1 : 4; /* 5:2 */
    unsigned  COEF_8_F2 : 4; /* 9:6 */
    unsigned  COEF_8_F3 : 4; /* 13:10 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ipe_ipe_0_pps_clc_lenr_all_lce_kernel_4;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_all_lce_kernel_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_ALL_LCE_KERNEL_4;

typedef struct{
    unsigned  CNR_SCALE : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  FNR_SHIFT : 2; /* 9:8 */
    unsigned  UNUSED1 : 6; /* 15:10 */
    unsigned  LCE_KERNEL_CENTER : 12; /* 27:16 */
    unsigned  UNUSED2 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_all_cmn_setting;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_all_cmn_setting bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_ALL_CMN_SETTING;

typedef struct{
    unsigned  BASE : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  ANCHOR : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_bltr_rnr_anchor_base_settings_0;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_bltr_rnr_anchor_base_settings_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_0;

typedef struct{
    unsigned  SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  SLOPE : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_lenr_bltr_rnr_slope_shift_settings_0;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_bltr_rnr_slope_shift_settings_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_0;

typedef struct{
    unsigned  BASE : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  ANCHOR : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_bltr_rnr_anchor_base_settings_1;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_bltr_rnr_anchor_base_settings_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_1;

typedef struct{
    unsigned  SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  SLOPE : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_lenr_bltr_rnr_slope_shift_settings_1;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_bltr_rnr_slope_shift_settings_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_1;

typedef struct{
    unsigned  BASE : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  ANCHOR : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_bltr_rnr_anchor_base_settings_2;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_bltr_rnr_anchor_base_settings_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_2;

typedef struct{
    unsigned  SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  SLOPE : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_lenr_bltr_rnr_slope_shift_settings_2;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_bltr_rnr_slope_shift_settings_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_2;

typedef struct{
    unsigned  BASE : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  ANCHOR : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_bltr_rnr_anchor_base_settings_3;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_bltr_rnr_anchor_base_settings_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_3;

typedef struct{
    unsigned  SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  SLOPE : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_lenr_bltr_rnr_slope_shift_settings_3;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_bltr_rnr_slope_shift_settings_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_3;

typedef struct{
    unsigned  BASE : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  ANCHOR : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_bltr_rnr_anchor_base_settings_4;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_bltr_rnr_anchor_base_settings_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_4;

typedef struct{
    unsigned  SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  SLOPE : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_lenr_bltr_rnr_slope_shift_settings_4;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_bltr_rnr_slope_shift_settings_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_4;

typedef struct{
    unsigned  BASE : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  ANCHOR : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_bltr_rnr_anchor_base_settings_5;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_bltr_rnr_anchor_base_settings_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_ANCHOR_BASE_SETTINGS_5;

typedef struct{
    unsigned  SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  SLOPE : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_lenr_bltr_rnr_slope_shift_settings_5;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_bltr_rnr_slope_shift_settings_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_BLTR_RNR_SLOPE_SHIFT_SETTINGS_5;

typedef struct{
    unsigned  BASE : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  ANCHOR : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_lce_rnr_anchor_base_settings_0;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_lce_rnr_anchor_base_settings_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_0;

typedef struct{
    unsigned  SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  SLOPE : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_lenr_lce_rnr_slope_shift_settings_0;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_lce_rnr_slope_shift_settings_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_0;

typedef struct{
    unsigned  BASE : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  ANCHOR : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_lce_rnr_anchor_base_settings_1;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_lce_rnr_anchor_base_settings_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_1;

typedef struct{
    unsigned  SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  SLOPE : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_lenr_lce_rnr_slope_shift_settings_1;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_lce_rnr_slope_shift_settings_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_1;

typedef struct{
    unsigned  BASE : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  ANCHOR : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_lce_rnr_anchor_base_settings_2;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_lce_rnr_anchor_base_settings_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_2;

typedef struct{
    unsigned  SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  SLOPE : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_lenr_lce_rnr_slope_shift_settings_2;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_lce_rnr_slope_shift_settings_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_2;

typedef struct{
    unsigned  BASE : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  ANCHOR : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_lce_rnr_anchor_base_settings_3;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_lce_rnr_anchor_base_settings_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_3;

typedef struct{
    unsigned  SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  SLOPE : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_lenr_lce_rnr_slope_shift_settings_3;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_lce_rnr_slope_shift_settings_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_3;

typedef struct{
    unsigned  BASE : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  ANCHOR : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_lce_rnr_anchor_base_settings_4;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_lce_rnr_anchor_base_settings_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_4;

typedef struct{
    unsigned  SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  SLOPE : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_lenr_lce_rnr_slope_shift_settings_4;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_lce_rnr_slope_shift_settings_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_4;

typedef struct{
    unsigned  BASE : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  ANCHOR : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_lce_rnr_anchor_base_settings_5;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_lce_rnr_anchor_base_settings_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_ANCHOR_BASE_SETTINGS_5;

typedef struct{
    unsigned  SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  SLOPE : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_lenr_lce_rnr_slope_shift_settings_5;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_lce_rnr_slope_shift_settings_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_LCE_RNR_SLOPE_SHIFT_SETTINGS_5;

typedef struct{
    unsigned  BY : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  BX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_lenr_dn4_rnr_init_hv_offset;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_rnr_init_hv_offset bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_INIT_HV_OFFSET;

typedef struct{
    unsigned  R_SQUARE_INIT : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn4_rnr_r_square_init;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_rnr_r_square_init bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_R_SQUARE_INIT;

typedef struct{
    unsigned  R_SQUARE_SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  R_SQUARE_SCALE : 7; /* 14:8 */
    unsigned  UNUSED1 : 17; /* 31:15 */
} _ipe_ipe_0_pps_clc_lenr_dn4_rnr_square_scale_shift;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_rnr_square_scale_shift bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_RNR_SQUARE_SCALE_SHIFT;

typedef struct{
    unsigned  BY : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  BX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_lenr_dn8_rnr_init_hv_offset;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_rnr_init_hv_offset bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_INIT_HV_OFFSET;

typedef struct{
    unsigned  R_SQUARE_INIT : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn8_rnr_r_square_init;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_rnr_r_square_init bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_R_SQUARE_INIT;

typedef struct{
    unsigned  R_SQUARE_SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  R_SQUARE_SCALE : 7; /* 14:8 */
    unsigned  UNUSED1 : 17; /* 31:15 */
} _ipe_ipe_0_pps_clc_lenr_dn8_rnr_square_scale_shift;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_rnr_square_scale_shift bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_RNR_SQUARE_SCALE_SHIFT;

typedef struct{
    unsigned  BY : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  BX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_lenr_dn16_rnr_init_hv_offset;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_rnr_init_hv_offset bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_INIT_HV_OFFSET;

typedef struct{
    unsigned  R_SQUARE_INIT : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_dn16_rnr_r_square_init;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_rnr_r_square_init bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_R_SQUARE_INIT;

typedef struct{
    unsigned  R_SQUARE_SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  R_SQUARE_SCALE : 7; /* 14:8 */
    unsigned  UNUSED1 : 17; /* 31:15 */
} _ipe_ipe_0_pps_clc_lenr_dn16_rnr_square_scale_shift;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_rnr_square_scale_shift bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_RNR_SQUARE_SCALE_SHIFT;

typedef struct{
    unsigned  H_MAX : 8; /* 7:0 */
    unsigned  UNUSED0 : 1; /* 8:8 */
    unsigned  H_MIN : 10; /* 18:9 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  Y_MIN : 8; /* 27:20 */
    unsigned  UNUSED2 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_lenr_snr_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_snr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_0;

typedef struct{
    unsigned  Y_MAX : 8; /* 7:0 */
    unsigned  UNUSED0 : 1; /* 8:8 */
    unsigned  Q_SNR : 8; /* 16:9 */
    unsigned  UNUSED1 : 1; /* 17:17 */
    unsigned  Q_NON_SNR : 8; /* 25:18 */
    unsigned  UNUSED2 : 1; /* 26:26 */
    unsigned  BDRY_PROB : 4; /* 30:27 */
    unsigned  UNUSED3 : 1; /* 31:31 */
} _ipe_ipe_0_pps_clc_lenr_snr_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_snr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_1;

typedef struct{
    unsigned  MAX_SLOPE : 8; /* 7:0 */
    unsigned  MIN_SLOPE : 8; /* 15:8 */
    unsigned  SAT_MAX : 8; /* 23:16 */
    unsigned  SAT_MIN : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_lenr_snr_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_snr_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_SNR_CFG_2;

typedef struct{
    unsigned  UNUSED0 : 4; /* 3:0 */
    unsigned  FACE_NUM : 3; /* 6:4 */
    unsigned  UNUSED1 : 25; /* 31:7 */
} _ipe_ipe_0_pps_clc_lenr_face_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_face_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_FACE_CFG;

typedef struct{
    unsigned  FACE_HORIZONTAL_OFFSET : 16; /* 15:0 */
    unsigned  FACE_VERTICAL_OFFSET : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_lenr_face_offset_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_face_offset_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_FACE_OFFSET_CFG;

typedef struct{
    unsigned  FACE_CENTER_HORIZONTAL : 16; /* 15:0 */
    unsigned  FACE_CENTER_VERTICAL : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_lenr_face_1_center_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_face_1_center_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_FACE_1_CENTER_CFG;

typedef struct{
    unsigned  FACE_RADIUS_SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 2; /* 5:4 */
    unsigned  FACE_RADIUS_BOUNDARY : 8; /* 13:6 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  FACE_SLOPE_SHIFT : 3; /* 18:16 */
    unsigned  UNUSED2 : 3; /* 21:19 */
    unsigned  FACE_RADIUS_SLOPE : 8; /* 29:22 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_lenr_face_1_radius_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_face_1_radius_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_FACE_1_RADIUS_CFG;

typedef struct{
    unsigned  FACE_CENTER_HORIZONTAL : 16; /* 15:0 */
    unsigned  FACE_CENTER_VERTICAL : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_lenr_face_2_center_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_face_2_center_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_FACE_2_CENTER_CFG;

typedef struct{
    unsigned  FACE_RADIUS_SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 2; /* 5:4 */
    unsigned  FACE_RADIUS_BOUNDARY : 8; /* 13:6 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  FACE_SLOPE_SHIFT : 3; /* 18:16 */
    unsigned  UNUSED2 : 3; /* 21:19 */
    unsigned  FACE_RADIUS_SLOPE : 8; /* 29:22 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_lenr_face_2_radius_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_face_2_radius_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_FACE_2_RADIUS_CFG;

typedef struct{
    unsigned  FACE_CENTER_HORIZONTAL : 16; /* 15:0 */
    unsigned  FACE_CENTER_VERTICAL : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_lenr_face_3_center_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_face_3_center_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_FACE_3_CENTER_CFG;

typedef struct{
    unsigned  FACE_RADIUS_SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 2; /* 5:4 */
    unsigned  FACE_RADIUS_BOUNDARY : 8; /* 13:6 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  FACE_SLOPE_SHIFT : 3; /* 18:16 */
    unsigned  UNUSED2 : 3; /* 21:19 */
    unsigned  FACE_RADIUS_SLOPE : 8; /* 29:22 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_lenr_face_3_radius_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_face_3_radius_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_FACE_3_RADIUS_CFG;

typedef struct{
    unsigned  FACE_CENTER_HORIZONTAL : 16; /* 15:0 */
    unsigned  FACE_CENTER_VERTICAL : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_lenr_face_4_center_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_face_4_center_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_FACE_4_CENTER_CFG;

typedef struct{
    unsigned  FACE_RADIUS_SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 2; /* 5:4 */
    unsigned  FACE_RADIUS_BOUNDARY : 8; /* 13:6 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  FACE_SLOPE_SHIFT : 3; /* 18:16 */
    unsigned  UNUSED2 : 3; /* 21:19 */
    unsigned  FACE_RADIUS_SLOPE : 8; /* 29:22 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_lenr_face_4_radius_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_face_4_radius_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_FACE_4_RADIUS_CFG;

typedef struct{
    unsigned  FACE_CENTER_HORIZONTAL : 16; /* 15:0 */
    unsigned  FACE_CENTER_VERTICAL : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_lenr_face_5_center_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_face_5_center_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_FACE_5_CENTER_CFG;

typedef struct{
    unsigned  FACE_RADIUS_SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 2; /* 5:4 */
    unsigned  FACE_RADIUS_BOUNDARY : 8; /* 13:6 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  FACE_SLOPE_SHIFT : 3; /* 18:16 */
    unsigned  UNUSED2 : 3; /* 21:19 */
    unsigned  FACE_RADIUS_SLOPE : 8; /* 29:22 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_lenr_face_5_radius_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_face_5_radius_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_FACE_5_RADIUS_CFG;

typedef struct{
    unsigned  PHV : 4; /* 3:0 */
    unsigned  PHH : 4; /* 7:4 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_pps_clc_lenr_us4_init_phase;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_us4_init_phase bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_US4_INIT_PHASE;

typedef struct{
    unsigned  GAP : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  TH : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_dn4_weight_curve;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_weight_curve bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_WEIGHT_CURVE;

typedef struct{
    unsigned  NEG : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  POS : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_lenr_dn4_clamp;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn4_clamp bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN4_CLAMP;

typedef struct{
    unsigned  GAP : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  TH : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_dn8_weight_curve;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_weight_curve bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_WEIGHT_CURVE;

typedef struct{
    unsigned  NEG : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  POS : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_lenr_dn8_clamp;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn8_clamp bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN8_CLAMP;

typedef struct{
    unsigned  GAP : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  TH : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_lenr_dn16_weight_curve;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_weight_curve bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_WEIGHT_CURVE;

typedef struct{
    unsigned  NEG : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  POS : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_lenr_dn16_clamp;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_dn16_clamp bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_DN16_CLAMP;

typedef struct{
    unsigned  RIGHT : 14; /* 13:0 */
    unsigned  ALIGN_EN : 1; /* 14:14 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  LEFT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_lenr_fe_crop;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_fe_crop bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_FE_CROP;

typedef struct{
    unsigned  RIGHT : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LEFT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_lenr_be_crop_h;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_be_crop_h bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_BE_CROP_H;

typedef struct{
    unsigned  DOWN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  UP : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_lenr_be_crop_v;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_be_crop_v bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_BE_CROP_V;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ipe_ipe_0_pps_clc_lenr_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_lenr_spare;

typedef union{
    _ipe_ipe_0_pps_clc_lenr_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LENR_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_cac_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_cac_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CAC_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_pps_clc_cac_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_cac_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CAC_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  STRIPE_AUTO_CROP_DIS : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_pps_clc_cac_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_cac_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CAC_MODULE_CFG;

typedef struct{
    unsigned  Y_SPOT_THR : 6; /* 5:0 */
    unsigned  UNUSED0 : 10; /* 15:6 */
    unsigned  Y_SATURATION_THR : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_cac_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_cac_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CAC_CFG_0;

typedef struct{
    unsigned  C_SPOT_THR : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  C_SATURATION_THR : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ipe_ipe_0_pps_clc_cac_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_cac_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CAC_CFG_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ipe_ipe_0_pps_clc_cac_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_cac_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CAC_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_cac_spare;

typedef union{
    _ipe_ipe_0_pps_clc_cac_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CAC_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_up_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_up_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_UP_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_chroma_up_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_up_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_UP_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  STRIPE_AUTO_CROP_DIS : 1; /* 1:1 */
    unsigned  UNUSED0 : 6; /* 7:2 */
    unsigned  HSCALE_EN : 1; /* 8:8 */
    unsigned  VSCALE_EN : 1; /* 9:9 */
    unsigned  CROP_LUMA_EN : 1; /* 10:10 */
    unsigned  CROP_CHROMA_EN : 1; /* 11:11 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _ipe_ipe_0_pps_clc_chroma_up_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_up_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_UP_MODULE_CFG;

typedef struct{
    unsigned  INIT_PHASE : 21; /* 20:0 */
    unsigned  INDEX_OFFSET : 2; /* 22:21 */
    unsigned  ROUND_PATT : 2; /* 24:23 */
    unsigned  UNUSED0 : 7; /* 31:25 */
} _ipe_ipe_0_pps_clc_chroma_up_chroma_up_hscale_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_up_chroma_up_hscale_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_HSCALE_CFG;

typedef struct{
    unsigned  INIT_PHASE : 21; /* 20:0 */
    unsigned  INDEX_OFFSET : 2; /* 22:21 */
    unsigned  ROUND_PATT : 2; /* 24:23 */
    unsigned  UNUSED0 : 7; /* 31:25 */
} _ipe_ipe_0_pps_clc_chroma_up_chroma_up_vscale_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_up_chroma_up_vscale_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_VSCALE_CFG;

typedef struct{
    unsigned  WIDTH : 9; /* 8:0 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ipe_ipe_0_pps_clc_chroma_up_chroma_up_output_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_up_chroma_up_output_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_UP_CHROMA_UP_OUTPUT_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_chroma_up_crop_luma_line_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_up_crop_luma_line_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_LUMA_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_chroma_up_crop_luma_pixel_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_up_crop_luma_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_LUMA_PIXEL_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_chroma_up_crop_chroma_line_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_up_crop_chroma_line_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_CHROMA_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_chroma_up_crop_chroma_pixel_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_up_crop_chroma_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_UP_CROP_CHROMA_PIXEL_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ipe_ipe_0_pps_clc_chroma_up_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_up_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_UP_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_chroma_up_spare;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_up_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_UP_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_color_xform_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_color_xform_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_XFORM_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_color_xform_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_color_xform_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_XFORM_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_color_xform_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_color_xform_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_XFORM_MODULE_CFG;

typedef struct{
    unsigned  MATRIX_M00 : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  MATRIX_M01 : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_color_xform_color_xform_ch0_coeff_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_color_xform_color_xform_ch0_coeff_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_0;

typedef struct{
    unsigned  MATRIX_M02 : 13; /* 12:0 */
    unsigned  UNUSED0 : 19; /* 31:13 */
} _ipe_ipe_0_pps_clc_color_xform_color_xform_ch0_coeff_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_color_xform_color_xform_ch0_coeff_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_1;

typedef struct{
    unsigned  OFFSET_S0 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  OFFSET_O0 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_color_xform_color_xform_ch0_offset_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_color_xform_color_xform_ch0_offset_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_OFFSET_CFG;

typedef struct{
    unsigned  CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_color_xform_color_xform_ch0_clamp_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_color_xform_color_xform_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH0_CLAMP_CFG;

typedef struct{
    unsigned  MATRIX_M10 : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  MATRIX_M11 : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_color_xform_color_xform_ch1_coeff_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_color_xform_color_xform_ch1_coeff_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_0;

typedef struct{
    unsigned  MATRIX_M12 : 13; /* 12:0 */
    unsigned  UNUSED0 : 19; /* 31:13 */
} _ipe_ipe_0_pps_clc_color_xform_color_xform_ch1_coeff_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_color_xform_color_xform_ch1_coeff_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_1;

typedef struct{
    unsigned  OFFSET_S1 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  OFFSET_O1 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_color_xform_color_xform_ch1_offset_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_color_xform_color_xform_ch1_offset_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_OFFSET_CFG;

typedef struct{
    unsigned  CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_color_xform_color_xform_ch1_clamp_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_color_xform_color_xform_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH1_CLAMP_CFG;

typedef struct{
    unsigned  MATRIX_M20 : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  MATRIX_M21 : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_color_xform_color_xform_ch2_coeff_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_color_xform_color_xform_ch2_coeff_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_0;

typedef struct{
    unsigned  MATRIX_M22 : 13; /* 12:0 */
    unsigned  UNUSED0 : 19; /* 31:13 */
} _ipe_ipe_0_pps_clc_color_xform_color_xform_ch2_coeff_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_color_xform_color_xform_ch2_coeff_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_1;

typedef struct{
    unsigned  OFFSET_S2 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  OFFSET_O2 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_color_xform_color_xform_ch2_offset_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_color_xform_color_xform_ch2_offset_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_OFFSET_CFG;

typedef struct{
    unsigned  CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_color_xform_color_xform_ch2_clamp_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_color_xform_color_xform_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_XFORM_COLOR_XFORM_CH2_CLAMP_CFG;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_color_xform_spare;

typedef union{
    _ipe_ipe_0_pps_clc_color_xform_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_XFORM_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_ltm_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_ltm_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_HW_STATUS;

typedef struct{
    unsigned  ADDR : 8; /* 7:0 */
    unsigned  UNUSED0 : 12; /* 19:8 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ipe_ipe_0_pps_clc_ltm_dmi_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_pps_clc_ltm_dmi_lut_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_ltm_dmi_data;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_ltm_dmi_data_1;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_ltm_dmi_data_2;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_ltm_dmi_data_3;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_ltm_dmi_data_4;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_ltm_dmi_data_5;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_ltm_dmi_data_6;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_ltm_dmi_data_7;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_ltm_dmi_data_8;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_ltm_dmi_data_9;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_ltm_dmi_data_10;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_ltm_dmi_data_11;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_ltm_dmi_data_12;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_ltm_dmi_data_13;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_ltm_dmi_data_14;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_ltm_dmi_data_15;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_pps_clc_ltm_dmi_cmd;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_ltm_dmi_status;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_ltm_dmi_lut_bank_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_ltm_module_lut_bank_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  STRIPE_AUTO_CROP_DIS : 1; /* 1:1 */
    unsigned  UNUSED0 : 6; /* 7:2 */
    unsigned  RGAMMA_EN : 1; /* 8:8 */
    unsigned  DC_EN : 1; /* 9:9 */
    unsigned  IP_EN : 1; /* 10:10 */
    unsigned  LA_EN : 1; /* 11:11 */
    unsigned  MN_Y_EN : 1; /* 12:12 */
    unsigned  MASK_EN : 1; /* 13:13 */
    unsigned  DC_AVG_BANK_SEL : 1; /* 14:14 */
    unsigned  IP_AVG_BANK_SEL : 1; /* 15:15 */
    unsigned  IP_DEBUG_SEL : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ipe_ipe_0_pps_clc_ltm_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG;

typedef struct{
    unsigned  SUM_CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  BIN_INIT_CNT : 4; /* 7:4 */
    unsigned  INIT_CELL_X : 4; /* 11:8 */
    unsigned  INIT_PIXEL : 5; /* 16:12 */
    unsigned  UNUSED1 : 3; /* 19:17 */
    unsigned  SCALE_FACTOR : 2; /* 21:20 */
    unsigned  UNUSED2 : 2; /* 23:22 */
    unsigned  CONV_START_CELL_X : 4; /* 27:24 */
    unsigned  CONV_END_CELL_X : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_ltm_dc_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dc_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DC_CFG_0;

typedef struct{
    unsigned  DS_FIRST_PIXEL : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  DS_FIRST_ROW : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_ltm_dc_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dc_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DC_CFG_1;

typedef struct{
    unsigned  STATS_FIRST_PIXEL : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  STATS_LAST_PIXEL : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ipe_ipe_0_pps_clc_ltm_dc_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_dc_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DC_CFG_2;

typedef struct{
    unsigned  C1 : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  C2 : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  C3 : 6; /* 21:16 */
    unsigned  UNUSED2 : 2; /* 23:22 */
    unsigned  C4 : 7; /* 30:24 */
    unsigned  UNUSED3 : 1; /* 31:31 */
} _ipe_ipe_0_pps_clc_ltm_rgb2y_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_rgb2y_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_RGB2Y_CFG;

typedef struct{
    unsigned  INIT_CELL_X : 4; /* 3:0 */
    unsigned  INIT_PIXEL : 11; /* 14:4 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ipe_ipe_0_pps_clc_ltm_ip_0_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_ip_0_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_IP_0_CFG;

typedef struct{
    unsigned  INIT_PX : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_ltm_ip_1_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_ip_1_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_IP_1_CFG;

typedef struct{
    unsigned  INIT_CELL_Y : 4; /* 3:0 */
    unsigned  INIT_ROW : 11; /* 14:4 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ipe_ipe_0_pps_clc_ltm_ip_2_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_ip_2_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_IP_2_CFG;

typedef struct{
    unsigned  INIT_PY : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_ltm_ip_3_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_ip_3_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_IP_3_CFG;

typedef struct{
    unsigned  INV_CELLWIDTH : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  INV_CELLHEIGHT : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_ltm_ip_4_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_ip_4_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_IP_4_CFG;

typedef struct{
    unsigned  CELLWIDTH : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  CELLHEIGHT : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_ltm_ip_5_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_ip_5_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_IP_5_CFG;

typedef struct{
    unsigned  LCE_THD : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  YRATIO_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_ltm_ip_6_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_ip_6_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_IP_6_CFG;

typedef struct{
    unsigned  D0 : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  D1 : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  D2 : 3; /* 10:8 */
    unsigned  UNUSED2 : 1; /* 11:11 */
    unsigned  D3 : 2; /* 13:12 */
    unsigned  UNUSED3 : 2; /* 15:14 */
    unsigned  D4 : 2; /* 17:16 */
    unsigned  UNUSED4 : 2; /* 19:18 */
    unsigned  D5 : 2; /* 21:20 */
    unsigned  UNUSED5 : 10; /* 31:22 */
} _ipe_ipe_0_pps_clc_ltm_mask_0_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_mask_0_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_MASK_0_CFG;

typedef struct{
    unsigned  SHIFT : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  SCALE : 12; /* 19:8 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ipe_ipe_0_pps_clc_ltm_mask_1_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_mask_1_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_MASK_1_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  HORIZONTAL_SCALE_EN : 1; /* 9:9 */
    unsigned  VERTICAL_SCALE_EN : 1; /* 10:10 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  HORIZONTAL_ROUNDING : 2; /* 13:12 */
    unsigned  UNUSED2 : 1; /* 14:14 */
    unsigned  VERTICAL_ROUNDING : 2; /* 16:15 */
    unsigned  UNUSED3 : 1; /* 17:17 */
    unsigned  HORIZONTAL_TERMINATION_EN : 1; /* 18:18 */
    unsigned  VERTICAL_TERMINATION_EN : 1; /* 19:19 */
    unsigned  UNUSED4 : 1; /* 20:20 */
    unsigned  DROP_FIRST_OUTPUT_PIXEL : 1; /* 21:21 */
    unsigned  DROP_FIRST_OUTPUT_LINE : 1; /* 22:22 */
    unsigned  UNUSED5 : 9; /* 31:23 */
} _ipe_ipe_0_pps_clc_ltm_downscale_mn_y_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_downscale_mn_y_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_CFG;

typedef struct{
    unsigned  INPUT_HEIGHT : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  INPUT_WIDTH : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_ltm_downscale_mn_y_image_size_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_downscale_mn_y_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  PHASE_STEP_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  H_INTERP_RESO : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_ltm_downscale_mn_y_h_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_downscale_mn_y_h_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_H_CFG;

typedef struct{
    unsigned  PHASE_INIT_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_ltm_downscale_mn_y_h_phase_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_downscale_mn_y_h_phase_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_H_PHASE_CFG;

typedef struct{
    unsigned  PHASE_STEP_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  V_INTERP_RESO : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_ltm_downscale_mn_y_v_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_downscale_mn_y_v_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_V_CFG;

typedef struct{
    unsigned  PHASE_INIT_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_ltm_downscale_mn_y_v_phase_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_downscale_mn_y_v_phase_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_DOWNSCALE_MN_Y_V_PHASE_CFG;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ipe_ipe_0_pps_clc_ltm_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_ltm_spare;

typedef union{
    _ipe_ipe_0_pps_clc_ltm_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_LTM_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_color_correct_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_color_correct_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_CORRECT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_color_correct_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_color_correct_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_CORRECT_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_color_correct_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_color_correct_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_CORRECT_MODULE_CFG;

typedef struct{
    unsigned  MATRIX_A0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  MATRIX_A1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_color_correct_color_correct_coeff_a_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_color_correct_color_correct_coeff_a_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_0;

typedef struct{
    unsigned  MATRIX_A2 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_pps_clc_color_correct_color_correct_coeff_a_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_color_correct_color_correct_coeff_a_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_1;

typedef struct{
    unsigned  MATRIX_B0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  MATRIX_B1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_color_correct_color_correct_coeff_b_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_color_correct_color_correct_coeff_b_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_0;

typedef struct{
    unsigned  MATRIX_B2 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_pps_clc_color_correct_color_correct_coeff_b_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_color_correct_color_correct_coeff_b_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_1;

typedef struct{
    unsigned  MATRIX_C0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  MATRIX_C1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_color_correct_color_correct_coeff_c_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_color_correct_color_correct_coeff_c_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_0;

typedef struct{
    unsigned  MATRIX_C2 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_pps_clc_color_correct_color_correct_coeff_c_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_color_correct_color_correct_coeff_c_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_1;

typedef struct{
    unsigned  OFFSET_K0 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  OFFSET_K1 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_color_correct_color_correct_offset_k_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_color_correct_color_correct_offset_k_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_0;

typedef struct{
    unsigned  OFFSET_K2 : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_pps_clc_color_correct_color_correct_offset_k_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_color_correct_color_correct_offset_k_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_1;

typedef struct{
    unsigned  M_PARAM : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_pps_clc_color_correct_color_correct_shift_m_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_color_correct_color_correct_shift_m_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_CORRECT_COLOR_CORRECT_SHIFT_M_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ipe_ipe_0_pps_clc_color_correct_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_color_correct_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_CORRECT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_color_correct_spare;

typedef union{
    _ipe_ipe_0_pps_clc_color_correct_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_COLOR_CORRECT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_glut_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_glut_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_glut_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_glut_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_HW_STATUS;

typedef struct{
    unsigned  ADDR : 8; /* 7:0 */
    unsigned  UNUSED0 : 12; /* 19:8 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ipe_ipe_0_pps_clc_glut_dmi_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_pps_clc_glut_dmi_lut_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_glut_dmi_data;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_glut_dmi_data_1;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_glut_dmi_data_2;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_glut_dmi_data_3;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_glut_dmi_data_4;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_glut_dmi_data_5;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_glut_dmi_data_6;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_glut_dmi_data_7;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_glut_dmi_data_8;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_glut_dmi_data_9;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_glut_dmi_data_10;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_glut_dmi_data_11;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_glut_dmi_data_12;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_glut_dmi_data_13;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_glut_dmi_data_14;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_glut_dmi_data_15;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_pps_clc_glut_dmi_cmd;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_glut_dmi_status;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_glut_dmi_lut_bank_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_glut_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_glut_module_lut_bank_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_glut_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_glut_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_glut_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_MODULE_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ipe_ipe_0_pps_clc_glut_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_glut_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_glut_spare;

typedef union{
    _ipe_ipe_0_pps_clc_glut_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GLUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_2d_lut_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_2d_lut_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_HW_STATUS;

typedef struct{
    unsigned  ADDR : 9; /* 8:0 */
    unsigned  UNUSED0 : 11; /* 19:9 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_lut_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_data;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_data_1;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_data_2;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_data_3;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_data_4;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_data_5;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_data_6;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_data_7;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_data_8;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_data_9;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_data_10;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_data_11;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_data_12;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_data_13;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_data_14;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_data_15;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_cmd;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_status;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_2d_lut_dmi_lut_bank_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_2d_lut_module_lut_bank_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_2d_lut_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_MODULE_CFG;

typedef struct{
    unsigned  H_SHIFT : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_pps_clc_2d_lut_h_shift_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_h_shift_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_H_SHIFT_CFG;

typedef struct{
    unsigned  S_SHIFT : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_pps_clc_2d_lut_s_shift_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_s_shift_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_S_SHIFT_CFG;

typedef struct{
    unsigned  L_BOUNDARY_START_A : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_pps_clc_2d_lut_l_boundary_start_a_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_l_boundary_start_a_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_START_A_CFG;

typedef struct{
    unsigned  L_BOUNDARY_START_B : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_pps_clc_2d_lut_l_boundary_start_b_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_l_boundary_start_b_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_START_B_CFG;

typedef struct{
    unsigned  L_BOUNDARY_END_A : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_pps_clc_2d_lut_l_boundary_end_a_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_l_boundary_end_a_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_END_A_CFG;

typedef struct{
    unsigned  L_BOUNDARY_END_B : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_pps_clc_2d_lut_l_boundary_end_b_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_l_boundary_end_b_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_END_B_CFG;

typedef struct{
    unsigned  L_BOUNDARY_START_INV : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_pps_clc_2d_lut_l_boundary_start_inv_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_l_boundary_start_inv_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_START_INV_CFG;

typedef struct{
    unsigned  L_BOUNDARY_END_INV : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_pps_clc_2d_lut_l_boundary_end_inv_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_l_boundary_end_inv_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_L_BOUNDARY_END_INV_CFG;

typedef struct{
    unsigned  Y_BLEND_FACTOR_INTEGER : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_pps_clc_2d_lut_y_blend_factor_integer_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_y_blend_factor_integer_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_Y_BLEND_FACTOR_INTEGER_CFG;

typedef struct{
    unsigned  K_B_INTEGER : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_pps_clc_2d_lut_k_b_integer_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_k_b_integer_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_K_B_INTEGER_CFG;

typedef struct{
    unsigned  K_R_INTEGER : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ipe_ipe_0_pps_clc_2d_lut_k_r_integer_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_k_r_integer_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_K_R_INTEGER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 6; /* 9:4 */
    unsigned  UNUSED1 : 22; /* 31:10 */
} _ipe_ipe_0_pps_clc_2d_lut_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_2d_lut_spare;

typedef union{
    _ipe_ipe_0_pps_clc_2d_lut_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_2D_LUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_enhan_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_enhan_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_chroma_enhan_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_enhan_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_chroma_enhan_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_enhan_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_MODULE_CFG;

typedef struct{
    unsigned  V0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  V1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_enhan_chroma_enhan_luma_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_enhan_chroma_enhan_luma_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_LUMA_CFG_0;

typedef struct{
    unsigned  V2 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  K : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_chroma_enhan_chroma_enhan_luma_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_enhan_chroma_enhan_luma_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_LUMA_CFG_1;

typedef struct{
    unsigned  AP : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  AM : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_enhan_chroma_enhan_coeff_a_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_enhan_chroma_enhan_coeff_a_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_A_CFG;

typedef struct{
    unsigned  BP : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  BM : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_enhan_chroma_enhan_coeff_b_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_enhan_chroma_enhan_coeff_b_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_B_CFG;

typedef struct{
    unsigned  CP : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  CM : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_enhan_chroma_enhan_coeff_c_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_enhan_chroma_enhan_coeff_c_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_C_CFG;

typedef struct{
    unsigned  DP : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  DM : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_enhan_chroma_enhan_coeff_d_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_enhan_chroma_enhan_coeff_d_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_COEFF_D_CFG;

typedef struct{
    unsigned  KCB : 13; /* 12:0 */
    unsigned  UNUSED0 : 19; /* 31:13 */
} _ipe_ipe_0_pps_clc_chroma_enhan_chroma_enhan_offset_kcb_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_enhan_chroma_enhan_offset_kcb_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_OFFSET_KCB_CFG;

typedef struct{
    unsigned  KCR : 13; /* 12:0 */
    unsigned  UNUSED0 : 19; /* 31:13 */
} _ipe_ipe_0_pps_clc_chroma_enhan_chroma_enhan_offset_kcr_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_enhan_chroma_enhan_offset_kcr_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_CHROMA_ENHAN_OFFSET_KCR_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ipe_ipe_0_pps_clc_chroma_enhan_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_enhan_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_chroma_enhan_spare;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_enhan_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_ENHAN_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_sup_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_chroma_sup_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_chroma_sup_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_MODULE_CFG;

typedef struct{
    unsigned  Y_KNEE_PT_LUT_0 : 1; /* 0:0 */
    unsigned  UNUSED0 : 15; /* 15:1 */
    unsigned  Y_KNEE_PT_LUT_1 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_pt_lut_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_pt_lut_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_0;

typedef struct{
    unsigned  Y_KNEE_PT_LUT_2 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  Y_KNEE_PT_LUT_3 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_pt_lut_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_pt_lut_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_1;

typedef struct{
    unsigned  Y_KNEE_PT_LUT_4 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  Y_KNEE_PT_LUT_5 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_pt_lut_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_pt_lut_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_2;

typedef struct{
    unsigned  Y_KNEE_PT_LUT_6 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  Y_KNEE_PT_LUT_7 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_pt_lut_cfg_3;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_pt_lut_cfg_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_3;

typedef struct{
    unsigned  Y_KNEE_PT_LUT_8 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  Y_KNEE_PT_LUT_9 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_pt_lut_cfg_4;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_pt_lut_cfg_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_4;

typedef struct{
    unsigned  Y_KNEE_PT_LUT_10 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  Y_KNEE_PT_LUT_11 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_pt_lut_cfg_5;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_pt_lut_cfg_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_5;

typedef struct{
    unsigned  Y_KNEE_PT_LUT_12 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  Y_KNEE_PT_LUT_13 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_pt_lut_cfg_6;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_pt_lut_cfg_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_6;

typedef struct{
    unsigned  Y_KNEE_PT_LUT_14 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  Y_KNEE_PT_LUT_15 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_pt_lut_cfg_7;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_pt_lut_cfg_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_PT_LUT_CFG_7;

typedef struct{
    unsigned  Y_WEIGHT_LUT_0 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_WEIGHT_LUT_1 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_weight_lut_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_weight_lut_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_0;

typedef struct{
    unsigned  Y_WEIGHT_LUT_2 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_WEIGHT_LUT_3 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_weight_lut_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_weight_lut_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_1;

typedef struct{
    unsigned  Y_WEIGHT_LUT_4 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_WEIGHT_LUT_5 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_weight_lut_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_weight_lut_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_2;

typedef struct{
    unsigned  Y_WEIGHT_LUT_6 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_WEIGHT_LUT_7 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_weight_lut_cfg_3;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_weight_lut_cfg_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_3;

typedef struct{
    unsigned  Y_WEIGHT_LUT_8 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_WEIGHT_LUT_9 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_weight_lut_cfg_4;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_weight_lut_cfg_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_4;

typedef struct{
    unsigned  Y_WEIGHT_LUT_10 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_WEIGHT_LUT_11 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_weight_lut_cfg_5;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_weight_lut_cfg_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_5;

typedef struct{
    unsigned  Y_WEIGHT_LUT_12 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_WEIGHT_LUT_13 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_weight_lut_cfg_6;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_weight_lut_cfg_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_6;

typedef struct{
    unsigned  Y_WEIGHT_LUT_14 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_WEIGHT_LUT_15 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_weight_lut_cfg_7;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_weight_lut_cfg_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_WEIGHT_LUT_CFG_7;

typedef struct{
    unsigned  CHROMA_TH_LUT_0 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  CHROMA_TH_LUT_1 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_th_lut_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_th_lut_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_0;

typedef struct{
    unsigned  CHROMA_TH_LUT_2 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  CHROMA_TH_LUT_3 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_th_lut_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_th_lut_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_1;

typedef struct{
    unsigned  CHROMA_TH_LUT_4 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  CHROMA_TH_LUT_5 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_th_lut_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_th_lut_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_2;

typedef struct{
    unsigned  CHROMA_TH_LUT_6 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  CHROMA_TH_LUT_7 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_th_lut_cfg_3;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_th_lut_cfg_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_3;

typedef struct{
    unsigned  CHROMA_TH_LUT_8 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  CHROMA_TH_LUT_9 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_th_lut_cfg_4;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_th_lut_cfg_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_4;

typedef struct{
    unsigned  CHROMA_TH_LUT_10 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  CHROMA_TH_LUT_11 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_th_lut_cfg_5;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_th_lut_cfg_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_5;

typedef struct{
    unsigned  CHROMA_TH_LUT_12 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  CHROMA_TH_LUT_13 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_th_lut_cfg_6;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_th_lut_cfg_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_6;

typedef struct{
    unsigned  CHROMA_TH_LUT_14 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  CHROMA_TH_LUT_15 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_th_lut_cfg_7;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_th_lut_cfg_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_TH_LUT_CFG_7;

typedef struct{
    unsigned  CHROMA_SLP_LUT_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  CHROMA_SLP_LUT_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_slp_lut_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_slp_lut_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_0;

typedef struct{
    unsigned  CHROMA_SLP_LUT_2 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  CHROMA_SLP_LUT_3 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_slp_lut_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_slp_lut_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_1;

typedef struct{
    unsigned  CHROMA_SLP_LUT_4 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  CHROMA_SLP_LUT_5 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_slp_lut_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_slp_lut_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_2;

typedef struct{
    unsigned  CHROMA_SLP_LUT_6 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  CHROMA_SLP_LUT_7 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_slp_lut_cfg_3;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_slp_lut_cfg_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_3;

typedef struct{
    unsigned  CHROMA_SLP_LUT_8 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  CHROMA_SLP_LUT_9 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_slp_lut_cfg_4;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_slp_lut_cfg_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_4;

typedef struct{
    unsigned  CHROMA_SLP_LUT_10 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  CHROMA_SLP_LUT_11 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_slp_lut_cfg_5;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_slp_lut_cfg_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_5;

typedef struct{
    unsigned  CHROMA_SLP_LUT_12 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  CHROMA_SLP_LUT_13 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_slp_lut_cfg_6;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_slp_lut_cfg_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_6;

typedef struct{
    unsigned  CHROMA_SLP_LUT_14 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  CHROMA_SLP_LUT_15 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_slp_lut_cfg_7;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_chroma_slp_lut_cfg_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_CHROMA_SLP_LUT_CFG_7;

typedef struct{
    unsigned  Y_KNEE_INV_LUT_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  Y_KNEE_INV_LUT_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_inv_lut_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_inv_lut_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_0;

typedef struct{
    unsigned  Y_KNEE_INV_LUT_2 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  Y_KNEE_INV_LUT_3 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_inv_lut_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_inv_lut_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_1;

typedef struct{
    unsigned  Y_KNEE_INV_LUT_4 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  Y_KNEE_INV_LUT_5 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_inv_lut_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_inv_lut_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_2;

typedef struct{
    unsigned  Y_KNEE_INV_LUT_6 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  Y_KNEE_INV_LUT_7 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_inv_lut_cfg_3;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_inv_lut_cfg_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_3;

typedef struct{
    unsigned  Y_KNEE_INV_LUT_8 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  Y_KNEE_INV_LUT_9 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_inv_lut_cfg_4;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_inv_lut_cfg_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_4;

typedef struct{
    unsigned  Y_KNEE_INV_LUT_10 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  Y_KNEE_INV_LUT_11 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_inv_lut_cfg_5;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_inv_lut_cfg_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_5;

typedef struct{
    unsigned  Y_KNEE_INV_LUT_12 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  Y_KNEE_INV_LUT_13 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_inv_lut_cfg_6;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_inv_lut_cfg_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_6;

typedef struct{
    unsigned  Y_KNEE_INV_LUT_14 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  Y_KNEE_INV_LUT_15 : 1; /* 16:16 */
    unsigned  UNUSED1 : 15; /* 31:17 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_inv_lut_cfg_7;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_y_knee_inv_lut_cfg_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Y_KNEE_INV_LUT_CFG_7;

typedef struct{
    unsigned  Q_RES_LUMA : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_q_res_luma_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_q_res_luma_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Q_RES_LUMA_CFG;

typedef struct{
    unsigned  Q_RES_CHROMA : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_pps_clc_chroma_sup_cs_q_res_chroma_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_cs_q_res_chroma_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_CS_Q_RES_CHROMA_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 6; /* 9:4 */
    unsigned  UNUSED1 : 22; /* 31:10 */
} _ipe_ipe_0_pps_clc_chroma_sup_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_chroma_sup_spare;

typedef union{
    _ipe_ipe_0_pps_clc_chroma_sup_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CHROMA_SUP_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_skin_enhan_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_skin_enhan_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_skin_enhan_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_MODULE_CFG;

typedef struct{
    unsigned  CR_COORD_1 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CB_COORD_1 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_skin_enhan_vertex1_coord_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_vertex1_coord_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_0;

typedef struct{
    unsigned  CR_COORD_1 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CB_COORD_1 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_skin_enhan_vertex1_coord_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_vertex1_coord_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_1;

typedef struct{
    unsigned  CR_COORD_1 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CB_COORD_1 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_skin_enhan_vertex1_coord_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_vertex1_coord_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_2;

typedef struct{
    unsigned  CR_COORD_1 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CB_COORD_1 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_skin_enhan_vertex1_coord_cfg_3;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_vertex1_coord_cfg_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_3;

typedef struct{
    unsigned  CR_COORD_1 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CB_COORD_1 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_skin_enhan_vertex1_coord_cfg_4;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_vertex1_coord_cfg_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX1_COORD_CFG_4;

typedef struct{
    unsigned  CR_COORD_2 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CB_COORD_2 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_skin_enhan_vertex2_coord_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_vertex2_coord_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_0;

typedef struct{
    unsigned  CR_COORD_2 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CB_COORD_2 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_skin_enhan_vertex2_coord_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_vertex2_coord_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_1;

typedef struct{
    unsigned  CR_COORD_2 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CB_COORD_2 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_skin_enhan_vertex2_coord_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_vertex2_coord_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_2;

typedef struct{
    unsigned  CR_COORD_2 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CB_COORD_2 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_skin_enhan_vertex2_coord_cfg_3;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_vertex2_coord_cfg_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_3;

typedef struct{
    unsigned  CR_COORD_2 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CB_COORD_2 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_skin_enhan_vertex2_coord_cfg_4;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_vertex2_coord_cfg_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX2_COORD_CFG_4;

typedef struct{
    unsigned  CR_COORD_3 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CB_COORD_3 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_skin_enhan_vertex3_coord_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_vertex3_coord_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_0;

typedef struct{
    unsigned  CR_COORD_3 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CB_COORD_3 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_skin_enhan_vertex3_coord_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_vertex3_coord_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_1;

typedef struct{
    unsigned  CR_COORD_3 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CB_COORD_3 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_skin_enhan_vertex3_coord_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_vertex3_coord_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_2;

typedef struct{
    unsigned  CR_COORD_3 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CB_COORD_3 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_skin_enhan_vertex3_coord_cfg_3;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_vertex3_coord_cfg_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_3;

typedef struct{
    unsigned  CR_COORD_3 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CB_COORD_3 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_skin_enhan_vertex3_coord_cfg_4;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_vertex3_coord_cfg_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_VERTEX3_COORD_CFG_4;

typedef struct{
    unsigned  COEFF_A : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  COEFF_B : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_skin_enhan_cr_coeff_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cr_coeff_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_0;

typedef struct{
    unsigned  COEFF_A : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  COEFF_B : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_skin_enhan_cr_coeff_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cr_coeff_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_1;

typedef struct{
    unsigned  COEFF_A : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  COEFF_B : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_skin_enhan_cr_coeff_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cr_coeff_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_2;

typedef struct{
    unsigned  COEFF_A : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  COEFF_B : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_skin_enhan_cr_coeff_cfg_3;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cr_coeff_cfg_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_3;

typedef struct{
    unsigned  COEFF_A : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  COEFF_B : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_skin_enhan_cr_coeff_cfg_4;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cr_coeff_cfg_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_4;

typedef struct{
    unsigned  COEFF_A : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  COEFF_B : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_skin_enhan_cr_coeff_cfg_5;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cr_coeff_cfg_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_COEFF_CFG_5;

typedef struct{
    unsigned  COEFF_D : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  COEFF_E : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_skin_enhan_cb_coeff_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cb_coeff_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_0;

typedef struct{
    unsigned  COEFF_D : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  COEFF_E : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_skin_enhan_cb_coeff_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cb_coeff_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_1;

typedef struct{
    unsigned  COEFF_D : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  COEFF_E : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_skin_enhan_cb_coeff_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cb_coeff_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_2;

typedef struct{
    unsigned  COEFF_D : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  COEFF_E : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_skin_enhan_cb_coeff_cfg_3;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cb_coeff_cfg_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_3;

typedef struct{
    unsigned  COEFF_D : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  COEFF_E : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_skin_enhan_cb_coeff_cfg_4;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cb_coeff_cfg_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_4;

typedef struct{
    unsigned  COEFF_D : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  COEFF_E : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_skin_enhan_cb_coeff_cfg_5;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cb_coeff_cfg_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_COEFF_CFG_5;

typedef struct{
    unsigned  OFFSET_C : 17; /* 16:0 */
    unsigned  UNUSED0 : 3; /* 19:17 */
    unsigned  MATRIX_SHIFT : 4; /* 23:20 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_skin_enhan_cr_offset_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cr_offset_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_0;

typedef struct{
    unsigned  OFFSET_C : 17; /* 16:0 */
    unsigned  UNUSED0 : 3; /* 19:17 */
    unsigned  MATRIX_SHIFT : 4; /* 23:20 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_skin_enhan_cr_offset_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cr_offset_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_1;

typedef struct{
    unsigned  OFFSET_C : 17; /* 16:0 */
    unsigned  UNUSED0 : 3; /* 19:17 */
    unsigned  MATRIX_SHIFT : 4; /* 23:20 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_skin_enhan_cr_offset_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cr_offset_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_2;

typedef struct{
    unsigned  OFFSET_C : 17; /* 16:0 */
    unsigned  UNUSED0 : 3; /* 19:17 */
    unsigned  MATRIX_SHIFT : 4; /* 23:20 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_skin_enhan_cr_offset_cfg_3;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cr_offset_cfg_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_3;

typedef struct{
    unsigned  OFFSET_C : 17; /* 16:0 */
    unsigned  UNUSED0 : 3; /* 19:17 */
    unsigned  MATRIX_SHIFT : 4; /* 23:20 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_skin_enhan_cr_offset_cfg_4;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cr_offset_cfg_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_4;

typedef struct{
    unsigned  OFFSET_C : 17; /* 16:0 */
    unsigned  UNUSED0 : 3; /* 19:17 */
    unsigned  MATRIX_SHIFT : 4; /* 23:20 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_skin_enhan_cr_offset_cfg_5;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cr_offset_cfg_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CR_OFFSET_CFG_5;

typedef struct{
    unsigned  OFFSET_F : 17; /* 16:0 */
    unsigned  UNUSED0 : 3; /* 19:17 */
    unsigned  OFFSET_SHIFT : 4; /* 23:20 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_skin_enhan_cb_offset_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cb_offset_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_0;

typedef struct{
    unsigned  OFFSET_F : 17; /* 16:0 */
    unsigned  UNUSED0 : 3; /* 19:17 */
    unsigned  OFFSET_SHIFT : 4; /* 23:20 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_skin_enhan_cb_offset_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cb_offset_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_1;

typedef struct{
    unsigned  OFFSET_F : 17; /* 16:0 */
    unsigned  UNUSED0 : 3; /* 19:17 */
    unsigned  OFFSET_SHIFT : 4; /* 23:20 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_skin_enhan_cb_offset_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cb_offset_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_2;

typedef struct{
    unsigned  OFFSET_F : 17; /* 16:0 */
    unsigned  UNUSED0 : 3; /* 19:17 */
    unsigned  OFFSET_SHIFT : 4; /* 23:20 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_skin_enhan_cb_offset_cfg_3;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cb_offset_cfg_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_3;

typedef struct{
    unsigned  OFFSET_F : 17; /* 16:0 */
    unsigned  UNUSED0 : 3; /* 19:17 */
    unsigned  OFFSET_SHIFT : 4; /* 23:20 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_skin_enhan_cb_offset_cfg_4;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cb_offset_cfg_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_4;

typedef struct{
    unsigned  OFFSET_F : 17; /* 16:0 */
    unsigned  UNUSED0 : 3; /* 19:17 */
    unsigned  OFFSET_SHIFT : 4; /* 23:20 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_skin_enhan_cb_offset_cfg_5;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_cb_offset_cfg_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_CB_OFFSET_CFG_5;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  TEST_BUS_SEL : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_pps_clc_skin_enhan_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_skin_enhan_spare;

typedef union{
    _ipe_ipe_0_pps_clc_skin_enhan_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_SKIN_ENHAN_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_asf_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_asf_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_asf_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_asf_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_HW_STATUS;

typedef struct{
    unsigned  ADDR : 8; /* 7:0 */
    unsigned  UNUSED0 : 12; /* 19:8 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ipe_ipe_0_pps_clc_asf_dmi_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_pps_clc_asf_dmi_lut_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_asf_dmi_data;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_asf_dmi_data_1;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_asf_dmi_data_2;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_asf_dmi_data_3;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_asf_dmi_data_4;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_asf_dmi_data_5;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_asf_dmi_data_6;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_asf_dmi_data_7;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_asf_dmi_data_8;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_asf_dmi_data_9;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_asf_dmi_data_10;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_asf_dmi_data_11;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_asf_dmi_data_12;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_asf_dmi_data_13;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_asf_dmi_data_14;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_asf_dmi_data_15;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_pps_clc_asf_dmi_cmd;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_asf_dmi_status;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_asf_dmi_lut_bank_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_asf_module_lut_bank_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  STRIPE_AUTO_CROP_DIS : 1; /* 1:1 */
    unsigned  UNUSED0 : 6; /* 7:2 */
    unsigned  SP_EFF_EN : 1; /* 8:8 */
    unsigned  SP_EFF_ABS_EN : 1; /* 9:9 */
    unsigned  LAYER_1_EN : 1; /* 10:10 */
    unsigned  LAYER_2_EN : 1; /* 11:11 */
    unsigned  CONTRAST_EN : 1; /* 12:12 */
    unsigned  CHROMA_GRAD_EN : 1; /* 13:13 */
    unsigned  EDGE_ALIGN_EN : 1; /* 14:14 */
    unsigned  SKIN_EN : 1; /* 15:15 */
    unsigned  RNR_ENABLE : 1; /* 16:16 */
    unsigned  NEG_ABS_Y1 : 1; /* 17:17 */
    unsigned  UNUSED1 : 6; /* 23:18 */
    unsigned  SP : 5; /* 28:24 */
    unsigned  UNUSED2 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_asf_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_MODULE_CFG;

typedef struct{
    unsigned  CLAMP_LL : 9; /* 8:0 */
    unsigned  UNUSED0 : 3; /* 11:9 */
    unsigned  CLAMP_UL : 9; /* 20:12 */
    unsigned  UNUSED1 : 2; /* 22:21 */
    unsigned  ACTIVITY_CLAMP_THRESHOLD : 8; /* 30:23 */
    unsigned  UNUSED2 : 1; /* 31:31 */
} _ipe_ipe_0_pps_clc_asf_layer_1_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_1_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_1_CFG;

typedef struct{
    unsigned  CLAMP_LL : 9; /* 8:0 */
    unsigned  UNUSED0 : 3; /* 11:9 */
    unsigned  CLAMP_UL : 9; /* 20:12 */
    unsigned  UNUSED1 : 2; /* 22:21 */
    unsigned  ACTIVITY_CLAMP_THRESHOLD : 8; /* 30:23 */
    unsigned  UNUSED2 : 1; /* 31:31 */
} _ipe_ipe_0_pps_clc_asf_layer_2_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_2_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_2_CFG;

typedef struct{
    unsigned  LAYER_1_L2_NORM_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 1; /* 1:1 */
    unsigned  LAYER_1_NORM_SCALE : 8; /* 9:2 */
    unsigned  UNUSED1 : 6; /* 15:10 */
    unsigned  LAYER_2_L2_NORM_EN : 1; /* 16:16 */
    unsigned  UNUSED2 : 1; /* 17:17 */
    unsigned  LAYER_2_NORM_SCALE : 8; /* 25:18 */
    unsigned  UNUSED3 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_asf_norm_scale_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_norm_scale_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_NORM_SCALE_CFG;

typedef struct{
    unsigned  GAMMA_CORRECTED_LUMA_TARGET : 8; /* 7:0 */
    unsigned  UNUSED0 : 2; /* 9:8 */
    unsigned  GAIN_CAP : 8; /* 17:10 */
    unsigned  UNUSED1 : 2; /* 19:18 */
    unsigned  MEDIAN_BLEND_LOWER_OFFSET : 4; /* 23:20 */
    unsigned  UNUSED2 : 2; /* 25:24 */
    unsigned  MEDIAN_BLEND_UPPER_OFFSET : 4; /* 29:26 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_asf_gain_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_gain_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_GAIN_CFG;

typedef struct{
    unsigned  NZ_FLAG_0 : 2; /* 1:0 */
    unsigned  NZ_FLAG_1 : 2; /* 3:2 */
    unsigned  NZ_FLAG_2 : 2; /* 5:4 */
    unsigned  NZ_FLAG_3 : 2; /* 7:6 */
    unsigned  NZ_FLAG_4 : 2; /* 9:8 */
    unsigned  NZ_FLAG_5 : 2; /* 11:10 */
    unsigned  NZ_FLAG_6 : 2; /* 13:12 */
    unsigned  NZ_FLAG_7 : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_asf_nz_flag;

typedef union{
    _ipe_ipe_0_pps_clc_asf_nz_flag bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_NZ_FLAG;

typedef struct{
    unsigned  COEFF0 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  COEFF1 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_asf_layer_1_sharp_coeff_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_1_sharp_coeff_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_0;

typedef struct{
    unsigned  COEFF2 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  COEFF3 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_asf_layer_1_sharp_coeff_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_1_sharp_coeff_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_1;

typedef struct{
    unsigned  COEFF4 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  COEFF5 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_asf_layer_1_sharp_coeff_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_1_sharp_coeff_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_2;

typedef struct{
    unsigned  COEFF6 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  COEFF7 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_asf_layer_1_sharp_coeff_cfg_3;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_1_sharp_coeff_cfg_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_3;

typedef struct{
    unsigned  COEFF8 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  COEFF9 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_asf_layer_1_sharp_coeff_cfg_4;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_1_sharp_coeff_cfg_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_1_SHARP_COEFF_CFG_4;

typedef struct{
    unsigned  COEFF0 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  COEFF1 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_asf_layer_1_lpf_coeff_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_1_lpf_coeff_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_0;

typedef struct{
    unsigned  COEFF2 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  COEFF3 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_asf_layer_1_lpf_coeff_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_1_lpf_coeff_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_1;

typedef struct{
    unsigned  COEFF4 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  COEFF5 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_asf_layer_1_lpf_coeff_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_1_lpf_coeff_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_2;

typedef struct{
    unsigned  COEFF6 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  COEFF7 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_asf_layer_1_lpf_coeff_cfg_3;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_1_lpf_coeff_cfg_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_3;

typedef struct{
    unsigned  COEFF8 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  COEFF9 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_asf_layer_1_lpf_coeff_cfg_4;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_1_lpf_coeff_cfg_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_1_LPF_COEFF_CFG_4;

typedef struct{
    unsigned  COEFF0 : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  COEFF1 : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_asf_layer_1_act_bpf_coeff_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_1_act_bpf_coeff_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_0;

typedef struct{
    unsigned  COEFF2 : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  COEFF3 : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_asf_layer_1_act_bpf_coeff_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_1_act_bpf_coeff_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_1;

typedef struct{
    unsigned  COEFF4 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  COEFF5 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_asf_layer_1_act_bpf_coeff_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_1_act_bpf_coeff_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_1_ACT_BPF_COEFF_CFG_2;

typedef struct{
    unsigned  COEFF0 : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  COEFF1 : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_asf_layer_2_sharp_coeff_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_2_sharp_coeff_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_0;

typedef struct{
    unsigned  COEFF2 : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  COEFF3 : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_asf_layer_2_sharp_coeff_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_2_sharp_coeff_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_1;

typedef struct{
    unsigned  COEFF4 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  COEFF5 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_asf_layer_2_sharp_coeff_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_2_sharp_coeff_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_2_SHARP_COEFF_CFG_2;

typedef struct{
    unsigned  COEFF0 : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  COEFF1 : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_asf_layer_2_lpf_coeff_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_2_lpf_coeff_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_0;

typedef struct{
    unsigned  COEFF2 : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  COEFF3 : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_asf_layer_2_lpf_coeff_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_2_lpf_coeff_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_1;

typedef struct{
    unsigned  COEFF4 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  COEFF5 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_asf_layer_2_lpf_coeff_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_2_lpf_coeff_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_2_LPF_COEFF_CFG_2;

typedef struct{
    unsigned  COEFF0 : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  COEFF1 : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_asf_layer_2_act_bpf_coeff_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_2_act_bpf_coeff_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_0;

typedef struct{
    unsigned  COEFF2 : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  COEFF3 : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_asf_layer_2_act_bpf_coeff_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_2_act_bpf_coeff_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_1;

typedef struct{
    unsigned  COEFF4 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  COEFF5 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_asf_layer_2_act_bpf_coeff_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_asf_layer_2_act_bpf_coeff_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_LAYER_2_ACT_BPF_COEFF_CFG_2;

typedef struct{
    unsigned  HORZ : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  VERT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_asf_rnr_start_minus_center_offset;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_start_minus_center_offset bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_START_MINUS_CENTER_OFFSET;

typedef struct{
    unsigned  R_SQUARE : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_pps_clc_asf_rnr_r_square_lut_entry_0;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_r_square_lut_entry_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_R_SQUARE_LUT_ENTRY_0;

typedef struct{
    unsigned  R_SQUARE : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_pps_clc_asf_rnr_r_square_lut_entry_1;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_r_square_lut_entry_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_R_SQUARE_LUT_ENTRY_1;

typedef struct{
    unsigned  R_SQUARE : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_pps_clc_asf_rnr_r_square_lut_entry_2;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_r_square_lut_entry_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_R_SQUARE_LUT_ENTRY_2;

typedef struct{
    unsigned  R_SQUARE_SHIFT : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  R_SQUARE_SCALE : 7; /* 14:8 */
    unsigned  UNUSED1 : 17; /* 31:15 */
} _ipe_ipe_0_pps_clc_asf_rnr_square_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_square_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_SQUARE_CFG_0;

typedef struct{
    unsigned  INITIAL_R_SQUARE : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_asf_rnr_square_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_square_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_SQUARE_CFG_1;

typedef struct{
    unsigned  ACTIVITY_CF : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_pps_clc_asf_rnr_activity_cf_lut_entry_0;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_activity_cf_lut_entry_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_LUT_ENTRY_0;

typedef struct{
    unsigned  ACTIVITY_CF : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_pps_clc_asf_rnr_activity_cf_lut_entry_1;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_activity_cf_lut_entry_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_LUT_ENTRY_1;

typedef struct{
    unsigned  ACTIVITY_CF : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_pps_clc_asf_rnr_activity_cf_lut_entry_2;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_activity_cf_lut_entry_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_LUT_ENTRY_2;

typedef struct{
    unsigned  ACTIVITY_SLOPE : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_pps_clc_asf_rnr_activity_slope_lut_entry_0;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_activity_slope_lut_entry_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_SLOPE_LUT_ENTRY_0;

typedef struct{
    unsigned  ACTIVITY_SLOPE : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_pps_clc_asf_rnr_activity_slope_lut_entry_1;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_activity_slope_lut_entry_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_SLOPE_LUT_ENTRY_1;

typedef struct{
    unsigned  ACTIVITY_SLOPE : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_pps_clc_asf_rnr_activity_slope_lut_entry_2;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_activity_slope_lut_entry_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_SLOPE_LUT_ENTRY_2;

typedef struct{
    unsigned  ACTIVITY_CF_SHIFT : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_pps_clc_asf_rnr_activity_cf_shift_lut_entry_0;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_activity_cf_shift_lut_entry_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_SHIFT_LUT_ENTRY_0;

typedef struct{
    unsigned  ACTIVITY_CF_SHIFT : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_pps_clc_asf_rnr_activity_cf_shift_lut_entry_1;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_activity_cf_shift_lut_entry_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_SHIFT_LUT_ENTRY_1;

typedef struct{
    unsigned  ACTIVITY_CF_SHIFT : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_pps_clc_asf_rnr_activity_cf_shift_lut_entry_2;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_activity_cf_shift_lut_entry_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_ACTIVITY_CF_SHIFT_LUT_ENTRY_2;

typedef struct{
    unsigned  GAIN_CF : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_pps_clc_asf_rnr_gain_cf_lut_entry_0;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_gain_cf_lut_entry_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_LUT_ENTRY_0;

typedef struct{
    unsigned  GAIN_CF : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_pps_clc_asf_rnr_gain_cf_lut_entry_1;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_gain_cf_lut_entry_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_LUT_ENTRY_1;

typedef struct{
    unsigned  GAIN_CF : 11; /* 10:0 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ipe_ipe_0_pps_clc_asf_rnr_gain_cf_lut_entry_2;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_gain_cf_lut_entry_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_LUT_ENTRY_2;

typedef struct{
    unsigned  GAIN_SLOPE : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_pps_clc_asf_rnr_gain_slope_lut_entry_0;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_gain_slope_lut_entry_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_SLOPE_LUT_ENTRY_0;

typedef struct{
    unsigned  GAIN_SLOPE : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_pps_clc_asf_rnr_gain_slope_lut_entry_1;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_gain_slope_lut_entry_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_SLOPE_LUT_ENTRY_1;

typedef struct{
    unsigned  GAIN_SLOPE : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ipe_ipe_0_pps_clc_asf_rnr_gain_slope_lut_entry_2;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_gain_slope_lut_entry_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_SLOPE_LUT_ENTRY_2;

typedef struct{
    unsigned  GAIN_CF_SHIFT : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_pps_clc_asf_rnr_gain_cf_shift_lut_entry_0;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_gain_cf_shift_lut_entry_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_SHIFT_LUT_ENTRY_0;

typedef struct{
    unsigned  GAIN_CF_SHIFT : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_pps_clc_asf_rnr_gain_cf_shift_lut_entry_1;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_gain_cf_shift_lut_entry_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_SHIFT_LUT_ENTRY_1;

typedef struct{
    unsigned  GAIN_CF_SHIFT : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ipe_ipe_0_pps_clc_asf_rnr_gain_cf_shift_lut_entry_2;

typedef union{
    _ipe_ipe_0_pps_clc_asf_rnr_gain_cf_shift_lut_entry_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_RNR_GAIN_CF_SHIFT_LUT_ENTRY_2;

typedef struct{
    unsigned  FLAT_TH : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  TEXTURE_TH : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_asf_threshold_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_asf_threshold_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_THRESHOLD_CFG_0;

typedef struct{
    unsigned  SIMILARITY_TH : 16; /* 15:0 */
    unsigned  UNUSED0 : 2; /* 17:16 */
    unsigned  SMOOTH_STRENGTH : 10; /* 27:18 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_asf_threshold_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_asf_threshold_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_THRESHOLD_CFG_1;

typedef struct{
    unsigned  H_MAX : 8; /* 7:0 */
    unsigned  UNUSED0 : 1; /* 8:8 */
    unsigned  H_MIN : 10; /* 18:9 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  Y_MIN : 8; /* 27:20 */
    unsigned  UNUSED2 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_asf_skin_cfg_0;

typedef union{
    _ipe_ipe_0_pps_clc_asf_skin_cfg_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_0;

typedef struct{
    unsigned  Y_MAX : 8; /* 7:0 */
    unsigned  UNUSED0 : 1; /* 8:8 */
    unsigned  Q_SKIN : 8; /* 16:9 */
    unsigned  UNUSED1 : 1; /* 17:17 */
    unsigned  Q_NON_SKIN : 8; /* 25:18 */
    unsigned  UNUSED2 : 1; /* 26:26 */
    unsigned  BOUNDARY_PROB : 4; /* 30:27 */
    unsigned  UNUSED3 : 1; /* 31:31 */
} _ipe_ipe_0_pps_clc_asf_skin_cfg_1;

typedef union{
    _ipe_ipe_0_pps_clc_asf_skin_cfg_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_1;

typedef struct{
    unsigned  SMAX_PARA : 8; /* 7:0 */
    unsigned  SMIN_PARA : 8; /* 15:8 */
    unsigned  SHY_MAX : 8; /* 23:16 */
    unsigned  SHY_MIN : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_asf_skin_cfg_2;

typedef union{
    _ipe_ipe_0_pps_clc_asf_skin_cfg_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_SKIN_CFG_2;

typedef struct{
    unsigned  FACE_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  FACE_NUM : 3; /* 6:4 */
    unsigned  UNUSED1 : 25; /* 31:7 */
} _ipe_ipe_0_pps_clc_asf_face_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_face_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_FACE_CFG;

typedef struct{
    unsigned  FACE_HORIZONTAL_OFFSET : 16; /* 15:0 */
    unsigned  FACE_VERTICAL_OFFSET : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_asf_face_offset_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_face_offset_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_FACE_OFFSET_CFG;

typedef struct{
    unsigned  FACE_CENTER_HORIZONTAL : 16; /* 15:0 */
    unsigned  FACE_CENTER_VERTICAL : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_asf_face_1_center_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_face_1_center_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_FACE_1_CENTER_CFG;

typedef struct{
    unsigned  FACE_RADIUS_SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 2; /* 5:4 */
    unsigned  FACE_RADIUS_BOUNDARY : 8; /* 13:6 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  FACE_SLOPE_SHIFT : 3; /* 18:16 */
    unsigned  UNUSED2 : 3; /* 21:19 */
    unsigned  FACE_RADIUS_SLOPE : 8; /* 29:22 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_asf_face_1_radius_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_face_1_radius_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_FACE_1_RADIUS_CFG;

typedef struct{
    unsigned  FACE_CENTER_HORIZONTAL : 16; /* 15:0 */
    unsigned  FACE_CENTER_VERTICAL : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_asf_face_2_center_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_face_2_center_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_FACE_2_CENTER_CFG;

typedef struct{
    unsigned  FACE_RADIUS_SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 2; /* 5:4 */
    unsigned  FACE_RADIUS_BOUNDARY : 8; /* 13:6 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  FACE_SLOPE_SHIFT : 3; /* 18:16 */
    unsigned  UNUSED2 : 3; /* 21:19 */
    unsigned  FACE_RADIUS_SLOPE : 8; /* 29:22 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_asf_face_2_radius_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_face_2_radius_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_FACE_2_RADIUS_CFG;

typedef struct{
    unsigned  FACE_CENTER_HORIZONTAL : 16; /* 15:0 */
    unsigned  FACE_CENTER_VERTICAL : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_asf_face_3_center_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_face_3_center_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_FACE_3_CENTER_CFG;

typedef struct{
    unsigned  FACE_RADIUS_SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 2; /* 5:4 */
    unsigned  FACE_RADIUS_BOUNDARY : 8; /* 13:6 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  FACE_SLOPE_SHIFT : 3; /* 18:16 */
    unsigned  UNUSED2 : 3; /* 21:19 */
    unsigned  FACE_RADIUS_SLOPE : 8; /* 29:22 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_asf_face_3_radius_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_face_3_radius_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_FACE_3_RADIUS_CFG;

typedef struct{
    unsigned  FACE_CENTER_HORIZONTAL : 16; /* 15:0 */
    unsigned  FACE_CENTER_VERTICAL : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_asf_face_4_center_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_face_4_center_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_FACE_4_CENTER_CFG;

typedef struct{
    unsigned  FACE_RADIUS_SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 2; /* 5:4 */
    unsigned  FACE_RADIUS_BOUNDARY : 8; /* 13:6 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  FACE_SLOPE_SHIFT : 3; /* 18:16 */
    unsigned  UNUSED2 : 3; /* 21:19 */
    unsigned  FACE_RADIUS_SLOPE : 8; /* 29:22 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_asf_face_4_radius_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_face_4_radius_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_FACE_4_RADIUS_CFG;

typedef struct{
    unsigned  FACE_CENTER_HORIZONTAL : 16; /* 15:0 */
    unsigned  FACE_CENTER_VERTICAL : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_asf_face_5_center_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_face_5_center_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_FACE_5_CENTER_CFG;

typedef struct{
    unsigned  FACE_RADIUS_SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 2; /* 5:4 */
    unsigned  FACE_RADIUS_BOUNDARY : 8; /* 13:6 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  FACE_SLOPE_SHIFT : 3; /* 18:16 */
    unsigned  UNUSED2 : 3; /* 21:19 */
    unsigned  FACE_RADIUS_SLOPE : 8; /* 29:22 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_asf_face_5_radius_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_asf_face_5_radius_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_FACE_5_RADIUS_CFG;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ipe_ipe_0_pps_clc_asf_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_asf_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_asf_spare;

typedef union{
    _ipe_ipe_0_pps_clc_asf_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_ASF_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_crop_line_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_crop_pixel_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_ch0_clamp_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_ch0_rounding_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_ch1_clamp_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_ch1_rounding_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_ch2_clamp_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_ch2_rounding_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_spare;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_yuv_pre_upscale_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_YUV_PRE_UPSCALE_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_upscale_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_upscale_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_HW_STATUS;

typedef struct{
    unsigned  ADDR : 9; /* 8:0 */
    unsigned  UNUSED0 : 11; /* 19:9 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ipe_ipe_0_pps_clc_upscale_dmi_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_pps_clc_upscale_dmi_lut_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_upscale_dmi_data;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_upscale_dmi_data_1;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_upscale_dmi_data_2;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_upscale_dmi_data_3;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_upscale_dmi_data_4;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_upscale_dmi_data_5;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_upscale_dmi_data_6;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_upscale_dmi_data_7;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_upscale_dmi_data_8;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_upscale_dmi_data_9;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_upscale_dmi_data_10;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_upscale_dmi_data_11;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_upscale_dmi_data_12;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_upscale_dmi_data_13;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_upscale_dmi_data_14;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_upscale_dmi_data_15;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_pps_clc_upscale_dmi_cmd;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_upscale_dmi_status;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_upscale_dmi_lut_bank_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_upscale_module_lut_bank_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  STRIPE_AUTO_CROP_DIS : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_pps_clc_upscale_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_MODULE_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  DIR_EN : 1; /* 1:1 */
    unsigned  DE_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  Y_CFG : 2; /* 5:4 */
    unsigned  UV_CFG : 2; /* 7:6 */
    unsigned  UNUSED1 : 2; /* 9:8 */
    unsigned  BIT_WIDTH : 1; /* 10:10 */
    unsigned  BLEND_CFG : 1; /* 11:11 */
    unsigned  WEIGHT_GAIN : 4; /* 15:12 */
    unsigned  RGN_SEL : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ipe_ipe_0_pps_clc_upscale_op_mode;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_op_mode bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_OP_MODE;

typedef struct{
    unsigned  Y_PRELOAD_H : 7; /* 6:0 */
    unsigned  Y_PRELOAD_V : 7; /* 13:7 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  UV_PRELOAD_H : 7; /* 22:16 */
    unsigned  UV_PRELOAD_V : 7; /* 29:23 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_upscale_preload;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_preload bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_PRELOAD;

typedef struct{
    unsigned  Y_STEP_H : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_upscale_phase_step_y_h;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_phase_step_y_h bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_Y_H;

typedef struct{
    unsigned  Y_STEP_V : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_upscale_phase_step_y_v;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_phase_step_y_v bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_Y_V;

typedef struct{
    unsigned  UV_STEP_H : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_upscale_phase_step_uv_h;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_phase_step_uv_h bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_UV_H;

typedef struct{
    unsigned  UV_STEP_V : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ipe_ipe_0_pps_clc_upscale_phase_step_uv_v;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_phase_step_uv_v bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_PHASE_STEP_UV_V;

typedef struct{
    unsigned  SHARPEN_LEVEL1 : 9; /* 8:0 */
    unsigned  SHARPEN_LEVEL2 : 9; /* 17:9 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ipe_ipe_0_pps_clc_upscale_de_sharpen;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_de_sharpen bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHARPEN;

typedef struct{
    unsigned  DE_PREC : 3; /* 2:0 */
    unsigned  UNUSED0 : 4; /* 6:3 */
    unsigned  DE_CLIP : 3; /* 9:7 */
    unsigned  UNUSED1 : 22; /* 31:10 */
} _ipe_ipe_0_pps_clc_upscale_de_sharpen_ctl;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_de_sharpen_ctl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHARPEN_CTL;

typedef struct{
    unsigned  THR_QUIET : 8; /* 7:0 */
    unsigned  THR_DIEOUT : 10; /* 17:8 */
    unsigned  UNUSED0 : 14; /* 31:18 */
} _ipe_ipe_0_pps_clc_upscale_de_shape_ctl;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_de_shape_ctl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DE_SHAPE_CTL;

typedef struct{
    unsigned  THR_LOW : 10; /* 9:0 */
    unsigned  THR_HIGH : 10; /* 19:10 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ipe_ipe_0_pps_clc_upscale_de_threshold;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_de_threshold bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DE_THRESHOLD;

typedef struct{
    unsigned  ADJUST_A0 : 10; /* 9:0 */
    unsigned  ADJUST_A1 : 10; /* 19:10 */
    unsigned  ADJUST_A2 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_upscale_de_adjust_data_0;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_de_adjust_data_0 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_0;

typedef struct{
    unsigned  ADJUST_B0 : 10; /* 9:0 */
    unsigned  ADJUST_B1 : 10; /* 19:10 */
    unsigned  ADJUST_B2 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_upscale_de_adjust_data_1;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_de_adjust_data_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_1;

typedef struct{
    unsigned  ADJUST_C0 : 10; /* 9:0 */
    unsigned  ADJUST_C1 : 10; /* 19:10 */
    unsigned  ADJUST_C2 : 10; /* 29:20 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_upscale_de_adjust_data_2;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_de_adjust_data_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DE_ADJUST_DATA_2;

typedef struct{
    unsigned  SRC_WIDTH : 16; /* 15:0 */
    unsigned  SRC_HEIGHT : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_upscale_src_size;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_src_size bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_SRC_SIZE;

typedef struct{
    unsigned  DST_WIDTH : 16; /* 15:0 */
    unsigned  DST_HEIGHT : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_upscale_dst_size;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_dst_size bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_DST_SIZE;

typedef struct{
    unsigned  Y_PHASE_INIT_H : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ipe_ipe_0_pps_clc_upscale_y_phase_init_h;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_y_phase_init_h bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_Y_PHASE_INIT_H;

typedef struct{
    unsigned  Y_PHASE_INIT_V : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ipe_ipe_0_pps_clc_upscale_y_phase_init_v;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_y_phase_init_v bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_Y_PHASE_INIT_V;

typedef struct{
    unsigned  UV_PHASE_INIT_H : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ipe_ipe_0_pps_clc_upscale_uv_phase_init_h;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_uv_phase_init_h bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_UV_PHASE_INIT_H;

typedef struct{
    unsigned  UV_PHASE_INIT_V : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ipe_ipe_0_pps_clc_upscale_uv_phase_init_v;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_uv_phase_init_v bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_UV_PHASE_INIT_V;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 5; /* 8:4 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ipe_ipe_0_pps_clc_upscale_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_upscale_spare;

typedef union{
    _ipe_ipe_0_pps_clc_upscale_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_UPSCALE_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_gra_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_gra_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_gra_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_gra_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_HW_STATUS;

typedef struct{
    unsigned  ADDR : 5; /* 4:0 */
    unsigned  UNUSED0 : 15; /* 19:5 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ipe_ipe_0_pps_clc_gra_dmi_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_pps_clc_gra_dmi_lut_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_gra_dmi_data;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_data bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_gra_dmi_data_1;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_gra_dmi_data_2;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_gra_dmi_data_3;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_gra_dmi_data_4;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_gra_dmi_data_5;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_gra_dmi_data_6;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_gra_dmi_data_7;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_gra_dmi_data_8;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_gra_dmi_data_9;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_gra_dmi_data_10;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_gra_dmi_data_11;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_gra_dmi_data_12;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_gra_dmi_data_13;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_gra_dmi_data_14;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ipe_ipe_0_pps_clc_gra_dmi_data_15;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ipe_ipe_0_pps_clc_gra_dmi_cmd;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_gra_dmi_status;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_gra_dmi_lut_bank_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_gra_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_gra_module_lut_bank_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_gra_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  EN_DITHER_Y : 1; /* 8:8 */
    unsigned  EN_DITHER_C : 1; /* 9:9 */
    unsigned  R_DITHER_VALUE : 3; /* 12:10 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ipe_ipe_0_pps_clc_gra_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_gra_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_MODULE_CFG;

typedef struct{
    unsigned  GRAIN_STRENGTH : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ipe_ipe_0_pps_clc_gra_grain_strength_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_gra_grain_strength_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_GRAIN_STRENGTH_CFG;

typedef struct{
    unsigned  GRAIN_SEED : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_gra_grain_seed_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_gra_grain_seed_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_GRAIN_SEED_CFG;

typedef struct{
    unsigned  MCG_A : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_gra_mcg_a_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_gra_mcg_a_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_MCG_A_CFG;

typedef struct{
    unsigned  SKIP_AHEAD_A_JUMP : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_gra_skip_ahead_a_jump_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_gra_skip_ahead_a_jump_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_SKIP_AHEAD_A_JUMP_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  TEST_BUS_SEL : 3; /* 3:1 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ipe_ipe_0_pps_clc_gra_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_gra_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_gra_spare;

typedef union{
    _ipe_ipe_0_pps_clc_gra_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_GRA_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_video_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_video_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_video_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_video_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  CROP_EN : 1; /* 8:8 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_video_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_video_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_MODULE_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  HORIZONTAL_SCALE_EN : 1; /* 9:9 */
    unsigned  VERTICAL_SCALE_EN : 1; /* 10:10 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  HORIZONTAL_ROUNDING : 2; /* 13:12 */
    unsigned  UNUSED2 : 1; /* 14:14 */
    unsigned  VERTICAL_ROUNDING : 2; /* 16:15 */
    unsigned  UNUSED3 : 1; /* 17:17 */
    unsigned  HORIZONTAL_TERMINATION_EN : 1; /* 18:18 */
    unsigned  VERTICAL_TERMINATION_EN : 1; /* 19:19 */
    unsigned  UNUSED4 : 1; /* 20:20 */
    unsigned  DROP_FIRST_OUTPUT_PIXEL : 1; /* 21:21 */
    unsigned  DROP_FIRST_OUTPUT_LINE : 1; /* 22:22 */
    unsigned  UNUSED5 : 9; /* 31:23 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_video_downscale_mn_y_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_video_downscale_mn_y_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CFG;

typedef struct{
    unsigned  INPUT_HEIGHT : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  INPUT_WIDTH : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_video_downscale_mn_y_image_size_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_video_downscale_mn_y_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  PHASE_STEP_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  H_INTERP_RESO : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_video_downscale_mn_y_h_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_video_downscale_mn_y_h_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_H_CFG;

typedef struct{
    unsigned  PHASE_INIT_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_video_downscale_mn_y_h_phase_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_video_downscale_mn_y_h_phase_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_H_PHASE_CFG;

typedef struct{
    unsigned  PHASE_STEP_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  V_INTERP_RESO : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_video_downscale_mn_y_v_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_video_downscale_mn_y_v_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_V_CFG;

typedef struct{
    unsigned  PHASE_INIT_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_video_downscale_mn_y_v_phase_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_video_downscale_mn_y_v_phase_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_V_PHASE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_video_downscale_mn_y_crop_line_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_video_downscale_mn_y_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_video_downscale_mn_y_crop_pixel_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_video_downscale_mn_y_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_DOWNSCALE_MN_Y_CROP_PIXEL_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_video_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_video_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_video_spare;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_video_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_VIDEO_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_video_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_video_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_video_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_video_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  CROP_EN : 1; /* 8:8 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_video_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_video_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_MODULE_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  HORIZONTAL_SCALE_EN : 1; /* 9:9 */
    unsigned  VERTICAL_SCALE_EN : 1; /* 10:10 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  HORIZONTAL_ROUNDING : 2; /* 13:12 */
    unsigned  UNUSED2 : 1; /* 14:14 */
    unsigned  VERTICAL_ROUNDING : 2; /* 16:15 */
    unsigned  UNUSED3 : 1; /* 17:17 */
    unsigned  HORIZONTAL_TERMINATION_EN : 1; /* 18:18 */
    unsigned  VERTICAL_TERMINATION_EN : 1; /* 19:19 */
    unsigned  UNUSED4 : 12; /* 31:20 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_video_downscale_mn_c_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_video_downscale_mn_c_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CFG;

typedef struct{
    unsigned  INPUT_HEIGHT : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  INPUT_WIDTH : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_video_downscale_mn_c_image_size_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_video_downscale_mn_c_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  PHASE_STEP_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  H_INTERP_RESO : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_video_downscale_mn_c_h_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_video_downscale_mn_c_h_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_H_CFG;

typedef struct{
    unsigned  PHASE_INIT_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_video_downscale_mn_c_h_phase_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_video_downscale_mn_c_h_phase_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_H_PHASE_CFG;

typedef struct{
    unsigned  PHASE_STEP_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  V_INTERP_RESO : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_video_downscale_mn_c_v_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_video_downscale_mn_c_v_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_V_CFG;

typedef struct{
    unsigned  PHASE_INIT_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_video_downscale_mn_c_v_phase_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_video_downscale_mn_c_v_phase_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_V_PHASE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_video_downscale_mn_c_crop_line_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_video_downscale_mn_c_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_video_downscale_mn_c_crop_pixel_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_video_downscale_mn_c_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_DOWNSCALE_MN_C_CROP_PIXEL_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_video_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_video_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_video_spare;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_video_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_VIDEO_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_crop_line_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_crop_pixel_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_ch0_clamp_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_ch0_rounding_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_ch1_clamp_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_ch1_rounding_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_ch2_clamp_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_ch2_rounding_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_spare;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_video_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_VIDEO_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_crop_line_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_crop_pixel_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_ch0_clamp_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_ch0_rounding_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_ch1_clamp_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_ch1_rounding_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_ch2_clamp_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_ch2_rounding_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_spare;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_video_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_VIDEO_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_disp_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_disp_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_disp_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_disp_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  CROP_EN : 1; /* 8:8 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_disp_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_disp_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_MODULE_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  HORIZONTAL_SCALE_EN : 1; /* 9:9 */
    unsigned  VERTICAL_SCALE_EN : 1; /* 10:10 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  HORIZONTAL_ROUNDING : 2; /* 13:12 */
    unsigned  UNUSED2 : 1; /* 14:14 */
    unsigned  VERTICAL_ROUNDING : 2; /* 16:15 */
    unsigned  UNUSED3 : 1; /* 17:17 */
    unsigned  HORIZONTAL_TERMINATION_EN : 1; /* 18:18 */
    unsigned  VERTICAL_TERMINATION_EN : 1; /* 19:19 */
    unsigned  UNUSED4 : 1; /* 20:20 */
    unsigned  DROP_FIRST_OUTPUT_PIXEL : 1; /* 21:21 */
    unsigned  DROP_FIRST_OUTPUT_LINE : 1; /* 22:22 */
    unsigned  UNUSED5 : 9; /* 31:23 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_disp_downscale_mn_y_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_disp_downscale_mn_y_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CFG;

typedef struct{
    unsigned  INPUT_HEIGHT : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  INPUT_WIDTH : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_disp_downscale_mn_y_image_size_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_disp_downscale_mn_y_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  PHASE_STEP_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  H_INTERP_RESO : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_disp_downscale_mn_y_h_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_disp_downscale_mn_y_h_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_H_CFG;

typedef struct{
    unsigned  PHASE_INIT_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_disp_downscale_mn_y_h_phase_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_disp_downscale_mn_y_h_phase_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_H_PHASE_CFG;

typedef struct{
    unsigned  PHASE_STEP_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  V_INTERP_RESO : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_disp_downscale_mn_y_v_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_disp_downscale_mn_y_v_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_V_CFG;

typedef struct{
    unsigned  PHASE_INIT_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_disp_downscale_mn_y_v_phase_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_disp_downscale_mn_y_v_phase_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_V_PHASE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_disp_downscale_mn_y_crop_line_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_disp_downscale_mn_y_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_disp_downscale_mn_y_crop_pixel_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_disp_downscale_mn_y_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_DOWNSCALE_MN_Y_CROP_PIXEL_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_disp_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_disp_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_downscale_mn_y_disp_spare;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_y_disp_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_Y_DISP_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_disp_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_disp_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_disp_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_disp_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  CROP_EN : 1; /* 8:8 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_disp_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_disp_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_MODULE_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  HORIZONTAL_SCALE_EN : 1; /* 9:9 */
    unsigned  VERTICAL_SCALE_EN : 1; /* 10:10 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  HORIZONTAL_ROUNDING : 2; /* 13:12 */
    unsigned  UNUSED2 : 1; /* 14:14 */
    unsigned  VERTICAL_ROUNDING : 2; /* 16:15 */
    unsigned  UNUSED3 : 1; /* 17:17 */
    unsigned  HORIZONTAL_TERMINATION_EN : 1; /* 18:18 */
    unsigned  VERTICAL_TERMINATION_EN : 1; /* 19:19 */
    unsigned  UNUSED4 : 12; /* 31:20 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_disp_downscale_mn_c_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_disp_downscale_mn_c_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CFG;

typedef struct{
    unsigned  INPUT_HEIGHT : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  INPUT_WIDTH : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_disp_downscale_mn_c_image_size_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_disp_downscale_mn_c_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  PHASE_STEP_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  H_INTERP_RESO : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_disp_downscale_mn_c_h_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_disp_downscale_mn_c_h_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_H_CFG;

typedef struct{
    unsigned  PHASE_INIT_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_disp_downscale_mn_c_h_phase_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_disp_downscale_mn_c_h_phase_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_H_PHASE_CFG;

typedef struct{
    unsigned  PHASE_STEP_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  V_INTERP_RESO : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_disp_downscale_mn_c_v_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_disp_downscale_mn_c_v_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_V_CFG;

typedef struct{
    unsigned  PHASE_INIT_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_disp_downscale_mn_c_v_phase_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_disp_downscale_mn_c_v_phase_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_V_PHASE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_disp_downscale_mn_c_crop_line_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_disp_downscale_mn_c_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_disp_downscale_mn_c_crop_pixel_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_disp_downscale_mn_c_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_DOWNSCALE_MN_C_CROP_PIXEL_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_disp_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_disp_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_downscale_mn_c_disp_spare;

typedef union{
    _ipe_ipe_0_pps_clc_downscale_mn_c_disp_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_DOWNSCALE_MN_C_DISP_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_crop_line_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_crop_pixel_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_ch0_clamp_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_ch0_rounding_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_ch1_clamp_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_ch1_rounding_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_ch2_clamp_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_ch2_rounding_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_spare;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_y_post_downscale_mn_disp_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_Y_POST_DOWNSCALE_MN_DISP_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_hw_version;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_hw_version bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_hw_status;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_hw_status bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_module_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_module_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_crop_line_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_crop_pixel_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_ch0_clamp_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_ch0_rounding_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_ch1_clamp_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_ch1_rounding_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_ch2_clamp_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_ch2_rounding_cfg;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_test_bus_ctrl;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_spare;

typedef union{
    _ipe_ipe_0_pps_clc_crop_rnd_clamp_c_post_downscale_mn_disp_spare bitfields,bits;
    unsigned int u32All;

} IPE_IPE_0_PPS_CLC_CROP_RND_CLAMP_C_POST_DOWNSCALE_MN_DISP_SPARE;

/*----------------------------------------------------------------------
        ENUM Data Structures
----------------------------------------------------------------------*/

typedef enum{
    IPE_IPE_0_CDM_BL_FIFO_CFG_REQ_SIZE_MAXSIZE  = 0x0,
    IPE_IPE_0_CDM_BL_FIFO_CFG_REQ_SIZE_MAXSIZE_DIV2  = 0x1,
    IPE_IPE_0_CDM_BL_FIFO_CFG_REQ_SIZE_MAXSIZE_DIV4  = 0x2,
    IPE_IPE_0_CDM_BL_FIFO_CFG_REQ_SIZE_MAXSIZE_DIV8  = 0x3
} IPE_IPE_0_CDM_BL_FIFO_CFG_REQ_SIZE_ENUM;


typedef enum{
    IPE_IPE_0_CDM_BUS_MISR_CFG_1_MISR_RD_WORD_SEL_BITS_0_31  = 0x0,
    IPE_IPE_0_CDM_BUS_MISR_CFG_1_MISR_RD_WORD_SEL_BITS_32_63  = 0x1,
    IPE_IPE_0_CDM_BUS_MISR_CFG_1_MISR_RD_WORD_SEL_BITS_64_95  = 0x2,
    IPE_IPE_0_CDM_BUS_MISR_CFG_1_MISR_RD_WORD_SEL_BITS_96_127  = 0x3
} IPE_IPE_0_CDM_BUS_MISR_CFG_1_MISR_RD_WORD_SEL_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_0_CCIF_META_DATA_STRIPE_LOCATION_FULL_FRAME  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_0_CCIF_META_DATA_STRIPE_LOCATION_LEFT_STRIPE  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_0_CCIF_META_DATA_STRIPE_LOCATION_RIGHT_STRIPE  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_0_CCIF_META_DATA_STRIPE_LOCATION_MIDDLE_STRIPE  = 0x3
} IPE_IPE_0_BUS_RD_CLIENT_0_CCIF_META_DATA_STRIPE_LOCATION_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_BYPASS  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_PLAIN8  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_PLAIN16_10  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_PLAIN16_12  = 0x3,
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_PLAIN16_14  = 0x4,
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_PLAIN32_20  = 0x5,
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_ARGB16_10  = 0x6,
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_ARGB16_12  = 0x7,
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_ARGB16_14  = 0x8,
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_PLAIN32  = 0x9,
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_PLAIN64  = 0xa,
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_TP10  = 0xb,
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_MIPI8  = 0xc,
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_MIPI10  = 0xd,
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_MIPI12  = 0xe,
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_MIPI14  = 0xf,
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_PLAIN16_16  = 0x10,
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_BYPASS_SWAP  = 0x11,
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_PLAIN8_SWAP  = 0x12
} IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_ALIGNMENT_MSB_ALIGNED  = 0x1
} IPE_IPE_0_BUS_RD_CLIENT_0_UNPACK_CFG_0_ALIGNMENT_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_0_ICA_CFG_CMD_FORMAT_PD8  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_0_ICA_CFG_CMD_FORMAT_PD10  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_0_ICA_CFG_CMD_FORMAT_LINEAR_NV12  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_0_ICA_CFG_CMD_FORMAT_LINEAR_TP10  = 0x3,
    IPE_IPE_0_BUS_RD_CLIENT_0_ICA_CFG_CMD_FORMAT_LINEAR_P010  = 0x4,
    IPE_IPE_0_BUS_RD_CLIENT_0_ICA_CFG_CMD_FORMAT_UBWC_NV12  = 0x5,
    IPE_IPE_0_BUS_RD_CLIENT_0_ICA_CFG_CMD_FORMAT_UBWC_NV12_4R  = 0x6,
    IPE_IPE_0_BUS_RD_CLIENT_0_ICA_CFG_CMD_FORMAT_UBWC_TP10  = 0x7,
    IPE_IPE_0_BUS_RD_CLIENT_0_ICA_CFG_CMD_FORMAT_UBWC_P010  = 0x8
} IPE_IPE_0_BUS_RD_CLIENT_0_ICA_CFG_CMD_FORMAT_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_0_MISR_CFG_1_RD_WORD_SEL_BITS_0_31  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_0_MISR_CFG_1_RD_WORD_SEL_BITS_32_63  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_0_MISR_CFG_1_RD_WORD_SEL_BITS_64_95  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_0_MISR_CFG_1_RD_WORD_SEL_BITS_96_127  = 0x3
} IPE_IPE_0_BUS_RD_CLIENT_0_MISR_CFG_1_RD_WORD_SEL_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_1_CCIF_META_DATA_STRIPE_LOCATION_FULL_FRAME  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_1_CCIF_META_DATA_STRIPE_LOCATION_LEFT_STRIPE  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_1_CCIF_META_DATA_STRIPE_LOCATION_RIGHT_STRIPE  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_1_CCIF_META_DATA_STRIPE_LOCATION_MIDDLE_STRIPE  = 0x3
} IPE_IPE_0_BUS_RD_CLIENT_1_CCIF_META_DATA_STRIPE_LOCATION_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_BYPASS  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_PLAIN8  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_PLAIN16_10  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_PLAIN16_12  = 0x3,
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_PLAIN16_14  = 0x4,
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_PLAIN32_20  = 0x5,
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_ARGB16_10  = 0x6,
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_ARGB16_12  = 0x7,
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_ARGB16_14  = 0x8,
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_PLAIN32  = 0x9,
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_PLAIN64  = 0xa,
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_TP10  = 0xb,
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_MIPI8  = 0xc,
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_MIPI10  = 0xd,
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_MIPI12  = 0xe,
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_MIPI14  = 0xf,
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_PLAIN16_16  = 0x10,
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_BYPASS_SWAP  = 0x11,
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_PLAIN8_SWAP  = 0x12
} IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_MODE_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_ALIGNMENT_MSB_ALIGNED  = 0x1
} IPE_IPE_0_BUS_RD_CLIENT_1_UNPACK_CFG_0_ALIGNMENT_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_1_ICA_CFG_CMD_FORMAT_PD8  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_1_ICA_CFG_CMD_FORMAT_PD10  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_1_ICA_CFG_CMD_FORMAT_LINEAR_NV12  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_1_ICA_CFG_CMD_FORMAT_LINEAR_TP10  = 0x3,
    IPE_IPE_0_BUS_RD_CLIENT_1_ICA_CFG_CMD_FORMAT_LINEAR_P010  = 0x4,
    IPE_IPE_0_BUS_RD_CLIENT_1_ICA_CFG_CMD_FORMAT_UBWC_NV12  = 0x5,
    IPE_IPE_0_BUS_RD_CLIENT_1_ICA_CFG_CMD_FORMAT_UBWC_NV12_4R  = 0x6,
    IPE_IPE_0_BUS_RD_CLIENT_1_ICA_CFG_CMD_FORMAT_UBWC_TP10  = 0x7,
    IPE_IPE_0_BUS_RD_CLIENT_1_ICA_CFG_CMD_FORMAT_UBWC_P010  = 0x8
} IPE_IPE_0_BUS_RD_CLIENT_1_ICA_CFG_CMD_FORMAT_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_1_MISR_CFG_1_RD_WORD_SEL_BITS_0_31  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_1_MISR_CFG_1_RD_WORD_SEL_BITS_32_63  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_1_MISR_CFG_1_RD_WORD_SEL_BITS_64_95  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_1_MISR_CFG_1_RD_WORD_SEL_BITS_96_127  = 0x3
} IPE_IPE_0_BUS_RD_CLIENT_1_MISR_CFG_1_RD_WORD_SEL_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_2_CCIF_META_DATA_STRIPE_LOCATION_FULL_FRAME  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_2_CCIF_META_DATA_STRIPE_LOCATION_LEFT_STRIPE  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_2_CCIF_META_DATA_STRIPE_LOCATION_RIGHT_STRIPE  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_2_CCIF_META_DATA_STRIPE_LOCATION_MIDDLE_STRIPE  = 0x3
} IPE_IPE_0_BUS_RD_CLIENT_2_CCIF_META_DATA_STRIPE_LOCATION_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_BYPASS  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_PLAIN8  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_PLAIN16_10  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_PLAIN16_12  = 0x3,
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_PLAIN16_14  = 0x4,
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_PLAIN32_20  = 0x5,
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_ARGB16_10  = 0x6,
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_ARGB16_12  = 0x7,
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_ARGB16_14  = 0x8,
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_PLAIN32  = 0x9,
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_PLAIN64  = 0xa,
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_TP10  = 0xb,
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_MIPI8  = 0xc,
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_MIPI10  = 0xd,
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_MIPI12  = 0xe,
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_MIPI14  = 0xf,
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_PLAIN16_16  = 0x10,
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_BYPASS_SWAP  = 0x11,
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_PLAIN8_SWAP  = 0x12
} IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_MODE_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_ALIGNMENT_MSB_ALIGNED  = 0x1
} IPE_IPE_0_BUS_RD_CLIENT_2_UNPACK_CFG_0_ALIGNMENT_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_2_ICA_CFG_CMD_FORMAT_PD8  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_2_ICA_CFG_CMD_FORMAT_PD10  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_2_ICA_CFG_CMD_FORMAT_LINEAR_NV12  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_2_ICA_CFG_CMD_FORMAT_LINEAR_TP10  = 0x3,
    IPE_IPE_0_BUS_RD_CLIENT_2_ICA_CFG_CMD_FORMAT_LINEAR_P010  = 0x4,
    IPE_IPE_0_BUS_RD_CLIENT_2_ICA_CFG_CMD_FORMAT_UBWC_NV12  = 0x5,
    IPE_IPE_0_BUS_RD_CLIENT_2_ICA_CFG_CMD_FORMAT_UBWC_NV12_4R  = 0x6,
    IPE_IPE_0_BUS_RD_CLIENT_2_ICA_CFG_CMD_FORMAT_UBWC_TP10  = 0x7,
    IPE_IPE_0_BUS_RD_CLIENT_2_ICA_CFG_CMD_FORMAT_UBWC_P010  = 0x8
} IPE_IPE_0_BUS_RD_CLIENT_2_ICA_CFG_CMD_FORMAT_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_2_MISR_CFG_1_RD_WORD_SEL_BITS_0_31  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_2_MISR_CFG_1_RD_WORD_SEL_BITS_32_63  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_2_MISR_CFG_1_RD_WORD_SEL_BITS_64_95  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_2_MISR_CFG_1_RD_WORD_SEL_BITS_96_127  = 0x3
} IPE_IPE_0_BUS_RD_CLIENT_2_MISR_CFG_1_RD_WORD_SEL_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_3_CCIF_META_DATA_STRIPE_LOCATION_FULL_FRAME  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_3_CCIF_META_DATA_STRIPE_LOCATION_LEFT_STRIPE  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_3_CCIF_META_DATA_STRIPE_LOCATION_RIGHT_STRIPE  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_3_CCIF_META_DATA_STRIPE_LOCATION_MIDDLE_STRIPE  = 0x3
} IPE_IPE_0_BUS_RD_CLIENT_3_CCIF_META_DATA_STRIPE_LOCATION_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_BYPASS  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_PLAIN8  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_PLAIN16_10  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_PLAIN16_12  = 0x3,
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_PLAIN16_14  = 0x4,
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_PLAIN32_20  = 0x5,
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_ARGB16_10  = 0x6,
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_ARGB16_12  = 0x7,
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_ARGB16_14  = 0x8,
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_PLAIN32  = 0x9,
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_PLAIN64  = 0xa,
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_TP10  = 0xb,
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_MIPI8  = 0xc,
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_MIPI10  = 0xd,
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_MIPI12  = 0xe,
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_MIPI14  = 0xf,
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_PLAIN16_16  = 0x10,
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_BYPASS_SWAP  = 0x11,
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_PLAIN8_SWAP  = 0x12
} IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_MODE_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_ALIGNMENT_MSB_ALIGNED  = 0x1
} IPE_IPE_0_BUS_RD_CLIENT_3_UNPACK_CFG_0_ALIGNMENT_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_3_ICA_CFG_CMD_FORMAT_PD8  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_3_ICA_CFG_CMD_FORMAT_PD10  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_3_ICA_CFG_CMD_FORMAT_LINEAR_NV12  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_3_ICA_CFG_CMD_FORMAT_LINEAR_TP10  = 0x3,
    IPE_IPE_0_BUS_RD_CLIENT_3_ICA_CFG_CMD_FORMAT_LINEAR_P010  = 0x4,
    IPE_IPE_0_BUS_RD_CLIENT_3_ICA_CFG_CMD_FORMAT_UBWC_NV12  = 0x5,
    IPE_IPE_0_BUS_RD_CLIENT_3_ICA_CFG_CMD_FORMAT_UBWC_NV12_4R  = 0x6,
    IPE_IPE_0_BUS_RD_CLIENT_3_ICA_CFG_CMD_FORMAT_UBWC_TP10  = 0x7,
    IPE_IPE_0_BUS_RD_CLIENT_3_ICA_CFG_CMD_FORMAT_UBWC_P010  = 0x8
} IPE_IPE_0_BUS_RD_CLIENT_3_ICA_CFG_CMD_FORMAT_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_3_MISR_CFG_1_RD_WORD_SEL_BITS_0_31  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_3_MISR_CFG_1_RD_WORD_SEL_BITS_32_63  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_3_MISR_CFG_1_RD_WORD_SEL_BITS_64_95  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_3_MISR_CFG_1_RD_WORD_SEL_BITS_96_127  = 0x3
} IPE_IPE_0_BUS_RD_CLIENT_3_MISR_CFG_1_RD_WORD_SEL_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_4_CCIF_META_DATA_STRIPE_LOCATION_FULL_FRAME  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_4_CCIF_META_DATA_STRIPE_LOCATION_LEFT_STRIPE  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_4_CCIF_META_DATA_STRIPE_LOCATION_RIGHT_STRIPE  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_4_CCIF_META_DATA_STRIPE_LOCATION_MIDDLE_STRIPE  = 0x3
} IPE_IPE_0_BUS_RD_CLIENT_4_CCIF_META_DATA_STRIPE_LOCATION_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_BYPASS  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_PLAIN8  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_PLAIN16_10  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_PLAIN16_12  = 0x3,
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_PLAIN16_14  = 0x4,
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_PLAIN32_20  = 0x5,
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_ARGB16_10  = 0x6,
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_ARGB16_12  = 0x7,
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_ARGB16_14  = 0x8,
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_PLAIN32  = 0x9,
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_PLAIN64  = 0xa,
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_TP10  = 0xb,
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_MIPI8  = 0xc,
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_MIPI10  = 0xd,
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_MIPI12  = 0xe,
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_MIPI14  = 0xf,
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_PLAIN16_16  = 0x10,
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_BYPASS_SWAP  = 0x11,
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_PLAIN8_SWAP  = 0x12
} IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_MODE_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_ALIGNMENT_MSB_ALIGNED  = 0x1
} IPE_IPE_0_BUS_RD_CLIENT_4_UNPACK_CFG_0_ALIGNMENT_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_4_MISR_CFG_1_RD_WORD_SEL_BITS_0_31  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_4_MISR_CFG_1_RD_WORD_SEL_BITS_32_63  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_4_MISR_CFG_1_RD_WORD_SEL_BITS_64_95  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_4_MISR_CFG_1_RD_WORD_SEL_BITS_96_127  = 0x3
} IPE_IPE_0_BUS_RD_CLIENT_4_MISR_CFG_1_RD_WORD_SEL_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_5_CCIF_META_DATA_STRIPE_LOCATION_FULL_FRAME  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_5_CCIF_META_DATA_STRIPE_LOCATION_LEFT_STRIPE  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_5_CCIF_META_DATA_STRIPE_LOCATION_RIGHT_STRIPE  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_5_CCIF_META_DATA_STRIPE_LOCATION_MIDDLE_STRIPE  = 0x3
} IPE_IPE_0_BUS_RD_CLIENT_5_CCIF_META_DATA_STRIPE_LOCATION_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_BYPASS  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_PLAIN8  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_PLAIN16_10  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_PLAIN16_12  = 0x3,
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_PLAIN16_14  = 0x4,
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_PLAIN32_20  = 0x5,
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_ARGB16_10  = 0x6,
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_ARGB16_12  = 0x7,
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_ARGB16_14  = 0x8,
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_PLAIN32  = 0x9,
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_PLAIN64  = 0xa,
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_TP10  = 0xb,
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_MIPI8  = 0xc,
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_MIPI10  = 0xd,
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_MIPI12  = 0xe,
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_MIPI14  = 0xf,
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_PLAIN16_16  = 0x10,
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_BYPASS_SWAP  = 0x11,
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_PLAIN8_SWAP  = 0x12
} IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_MODE_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_ALIGNMENT_MSB_ALIGNED  = 0x1
} IPE_IPE_0_BUS_RD_CLIENT_5_UNPACK_CFG_0_ALIGNMENT_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_5_MISR_CFG_1_RD_WORD_SEL_BITS_0_31  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_5_MISR_CFG_1_RD_WORD_SEL_BITS_32_63  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_5_MISR_CFG_1_RD_WORD_SEL_BITS_64_95  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_5_MISR_CFG_1_RD_WORD_SEL_BITS_96_127  = 0x3
} IPE_IPE_0_BUS_RD_CLIENT_5_MISR_CFG_1_RD_WORD_SEL_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_6_CCIF_META_DATA_STRIPE_LOCATION_FULL_FRAME  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_6_CCIF_META_DATA_STRIPE_LOCATION_LEFT_STRIPE  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_6_CCIF_META_DATA_STRIPE_LOCATION_RIGHT_STRIPE  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_6_CCIF_META_DATA_STRIPE_LOCATION_MIDDLE_STRIPE  = 0x3
} IPE_IPE_0_BUS_RD_CLIENT_6_CCIF_META_DATA_STRIPE_LOCATION_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_BYPASS  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_PLAIN8  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_PLAIN16_10  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_PLAIN16_12  = 0x3,
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_PLAIN16_14  = 0x4,
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_PLAIN32_20  = 0x5,
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_ARGB16_10  = 0x6,
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_ARGB16_12  = 0x7,
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_ARGB16_14  = 0x8,
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_PLAIN32  = 0x9,
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_PLAIN64  = 0xa,
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_TP10  = 0xb,
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_MIPI8  = 0xc,
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_MIPI10  = 0xd,
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_MIPI12  = 0xe,
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_MIPI14  = 0xf,
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_PLAIN16_16  = 0x10,
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_BYPASS_SWAP  = 0x11,
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_PLAIN8_SWAP  = 0x12
} IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_MODE_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_ALIGNMENT_MSB_ALIGNED  = 0x1
} IPE_IPE_0_BUS_RD_CLIENT_6_UNPACK_CFG_0_ALIGNMENT_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_6_MISR_CFG_1_RD_WORD_SEL_BITS_0_31  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_6_MISR_CFG_1_RD_WORD_SEL_BITS_32_63  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_6_MISR_CFG_1_RD_WORD_SEL_BITS_64_95  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_6_MISR_CFG_1_RD_WORD_SEL_BITS_96_127  = 0x3
} IPE_IPE_0_BUS_RD_CLIENT_6_MISR_CFG_1_RD_WORD_SEL_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_7_CCIF_META_DATA_STRIPE_LOCATION_FULL_FRAME  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_7_CCIF_META_DATA_STRIPE_LOCATION_LEFT_STRIPE  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_7_CCIF_META_DATA_STRIPE_LOCATION_RIGHT_STRIPE  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_7_CCIF_META_DATA_STRIPE_LOCATION_MIDDLE_STRIPE  = 0x3
} IPE_IPE_0_BUS_RD_CLIENT_7_CCIF_META_DATA_STRIPE_LOCATION_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_BYPASS  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_PLAIN8  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_PLAIN16_10  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_PLAIN16_12  = 0x3,
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_PLAIN16_14  = 0x4,
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_PLAIN32_20  = 0x5,
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_ARGB16_10  = 0x6,
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_ARGB16_12  = 0x7,
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_ARGB16_14  = 0x8,
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_PLAIN32  = 0x9,
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_PLAIN64  = 0xa,
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_TP10  = 0xb,
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_MIPI8  = 0xc,
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_MIPI10  = 0xd,
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_MIPI12  = 0xe,
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_MIPI14  = 0xf,
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_PLAIN16_16  = 0x10,
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_BYPASS_SWAP  = 0x11,
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_PLAIN8_SWAP  = 0x12
} IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_MODE_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_ALIGNMENT_MSB_ALIGNED  = 0x1
} IPE_IPE_0_BUS_RD_CLIENT_7_UNPACK_CFG_0_ALIGNMENT_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_7_MISR_CFG_1_RD_WORD_SEL_BITS_0_31  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_7_MISR_CFG_1_RD_WORD_SEL_BITS_32_63  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_7_MISR_CFG_1_RD_WORD_SEL_BITS_64_95  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_7_MISR_CFG_1_RD_WORD_SEL_BITS_96_127  = 0x3
} IPE_IPE_0_BUS_RD_CLIENT_7_MISR_CFG_1_RD_WORD_SEL_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_8_CCIF_META_DATA_STRIPE_LOCATION_FULL_FRAME  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_8_CCIF_META_DATA_STRIPE_LOCATION_LEFT_STRIPE  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_8_CCIF_META_DATA_STRIPE_LOCATION_RIGHT_STRIPE  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_8_CCIF_META_DATA_STRIPE_LOCATION_MIDDLE_STRIPE  = 0x3
} IPE_IPE_0_BUS_RD_CLIENT_8_CCIF_META_DATA_STRIPE_LOCATION_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_BYPASS  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_PLAIN8  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_PLAIN16_10  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_PLAIN16_12  = 0x3,
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_PLAIN16_14  = 0x4,
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_PLAIN32_20  = 0x5,
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_ARGB16_10  = 0x6,
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_ARGB16_12  = 0x7,
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_ARGB16_14  = 0x8,
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_PLAIN32  = 0x9,
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_PLAIN64  = 0xa,
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_TP10  = 0xb,
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_MIPI8  = 0xc,
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_MIPI10  = 0xd,
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_MIPI12  = 0xe,
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_MIPI14  = 0xf,
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_PLAIN16_16  = 0x10,
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_BYPASS_SWAP  = 0x11,
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_PLAIN8_SWAP  = 0x12
} IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_MODE_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_ALIGNMENT_MSB_ALIGNED  = 0x1
} IPE_IPE_0_BUS_RD_CLIENT_8_UNPACK_CFG_0_ALIGNMENT_ENUM;


typedef enum{
    IPE_IPE_0_BUS_RD_CLIENT_8_MISR_CFG_1_RD_WORD_SEL_BITS_0_31  = 0x0,
    IPE_IPE_0_BUS_RD_CLIENT_8_MISR_CFG_1_RD_WORD_SEL_BITS_32_63  = 0x1,
    IPE_IPE_0_BUS_RD_CLIENT_8_MISR_CFG_1_RD_WORD_SEL_BITS_64_95  = 0x2,
    IPE_IPE_0_BUS_RD_CLIENT_8_MISR_CFG_1_RD_WORD_SEL_BITS_96_127  = 0x3
} IPE_IPE_0_BUS_RD_CLIENT_8_MISR_CFG_1_RD_WORD_SEL_ENUM;


typedef enum{
    IPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_CFG_LUT_SEL_PERSP_LUT  = 0x1,
    IPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_CFG_LUT_SEL_GRID_0_LUT  = 0x2,
    IPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_CFG_LUT_SEL_GRID_1_LUT  = 0x3,
    IPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_CFG_LUT_SEL_REG_REFINE_LUT  = 0x4
} IPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IPE_IPE_0_NPS_CLC_ICA_0_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IPE_IPE_0_NPS_CLC_ICA_0_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IPE_IPE_0_NPS_CLC_ICA_0_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IPE_IPE_0_NPS_CLC_ICA_0_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_CFG_LUT_SEL_PERSP_LUT  = 0x1,
    IPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_CFG_LUT_SEL_GRID_0_LUT  = 0x2,
    IPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_CFG_LUT_SEL_GRID_1_LUT  = 0x3,
    IPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_CFG_LUT_SEL_REG_REFINE_LUT  = 0x4
} IPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IPE_IPE_0_NPS_CLC_ICA_1_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IPE_IPE_0_NPS_CLC_ICA_1_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IPE_IPE_0_NPS_CLC_ICA_1_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IPE_IPE_0_NPS_CLC_ICA_1_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_CFG_LUT_SEL_LNR_GAIN_ARR_LUT  = 0x1,
    IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_CFG_LUT_SEL_MERGED_FNR_ARR_LUT  = 0x2,
    IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_CFG_LUT_SEL_FNR_ACTH_ARR_LUT  = 0x3,
    IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_CFG_LUT_SEL_SNR_GAIN_ARR_LUT  = 0x4,
    IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_CFG_LUT_SEL_BLEND_LNRGAIN_ARR_LUT  = 0x5,
    IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_CFG_LUT_SEL_BLEND_SNRGAIN_ARR_LUT  = 0x6
} IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IPE_IPE_0_PPS_CLC_HNR_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_HNR_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IPE_IPE_0_PPS_CLC_HNR_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IPE_IPE_0_PPS_CLC_HNR_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_CFG_LUT_SEL_WEIGHT_LUT  = 0x1,
    IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_CFG_LUT_SEL_LA_LUT  = 0x2,
    IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_CFG_LUT_SEL_CURVE_LUT  = 0x4,
    IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_CFG_LUT_SEL_SCALE_LUT  = 0x5,
    IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_CFG_LUT_SEL_MASK_LUT  = 0x6,
    IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_CFG_LUT_SEL_LCE_POS_SCALE_LUT  = 0x7,
    IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_CFG_LUT_SEL_LCE_NEG_SCALE_LUT  = 0x8,
    IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_CFG_LUT_SEL_RGAMMA_LUT  = 0x9,
    IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_CFG_LUT_SEL_AVG_PLUT  = 0xe
} IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IPE_IPE_0_PPS_CLC_LTM_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_LTM_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IPE_IPE_0_PPS_CLC_LTM_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IPE_IPE_0_PPS_CLC_LTM_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_DC_AVG_BANK_SEL_LUT_BANK0  = 0x0,
    IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_DC_AVG_BANK_SEL_LUT_BANK1  = 0x1
} IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_DC_AVG_BANK_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_IP_AVG_BANK_SEL_LUT_BANK0  = 0x0,
    IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_IP_AVG_BANK_SEL_LUT_BANK1  = 0x1
} IPE_IPE_0_PPS_CLC_LTM_MODULE_CFG_IP_AVG_BANK_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_GLUT_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IPE_IPE_0_PPS_CLC_GLUT_DMI_LUT_CFG_LUT_SEL_GLUT_CH0_LUT  = 0x1,
    IPE_IPE_0_PPS_CLC_GLUT_DMI_LUT_CFG_LUT_SEL_GLUT_CH1_LUT  = 0x2,
    IPE_IPE_0_PPS_CLC_GLUT_DMI_LUT_CFG_LUT_SEL_GLUT_CH2_LUT  = 0x3
} IPE_IPE_0_PPS_CLC_GLUT_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_GLUT_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IPE_IPE_0_PPS_CLC_GLUT_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IPE_IPE_0_PPS_CLC_GLUT_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_GLUT_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IPE_IPE_0_PPS_CLC_GLUT_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IPE_IPE_0_PPS_CLC_GLUT_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_CFG_LUT_SEL_LUT2D_D2_H_0  = 0x1,
    IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_CFG_LUT_SEL_LUT2D_D2_H_1  = 0x2,
    IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_CFG_LUT_SEL_LUT2D_D2_H_2  = 0x3,
    IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_CFG_LUT_SEL_LUT2D_D2_H_3  = 0x4,
    IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_CFG_LUT_SEL_LUT2D_D2_S_0  = 0x5,
    IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_CFG_LUT_SEL_LUT2D_D2_S_1  = 0x6,
    IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_CFG_LUT_SEL_LUT2D_D2_S_2  = 0x7,
    IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_CFG_LUT_SEL_LUT2D_D2_S_3  = 0x8,
    IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_CFG_LUT_SEL_LUT2D_D1_IH  = 0x9,
    IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_CFG_LUT_SEL_LUT2D_D1_IS  = 0xa,
    IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_CFG_LUT_SEL_LUT2D_D1_H  = 0xb,
    IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_CFG_LUT_SEL_LUT2D_D1_S  = 0xc
} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IPE_IPE_0_PPS_CLC_2D_LUT_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_2D_LUT_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IPE_IPE_0_PPS_CLC_2D_LUT_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IPE_IPE_0_PPS_CLC_2D_LUT_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_CFG_LUT_SEL_LAYER_1_ACTNORM_GAINPOS_GAINNEG_SOFTTH_LUT  = 0x1,
    IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_CFG_LUT_SEL_LAYER_1_GAIN_WT_LUT  = 0x2,
    IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_CFG_LUT_SEL_LAYER_1_SOFT_TH_WT_LUT  = 0x3,
    IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_CFG_LUT_SEL_LAYER_2_ACTNORM_GAINPOS_GAINNEG_SOFTTH_LUT  = 0x4,
    IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_CFG_LUT_SEL_LAYER_2_GAIN_WT_LUT  = 0x5,
    IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_CFG_LUT_SEL_LAYER_2_SOFT_TH_WT_LUT  = 0x6,
    IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_CFG_LUT_SEL_CHROMAGRAD_POS_NEG_LUT  = 0x7,
    IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_CFG_LUT_SEL_CONTRAST_POS_NEG_LUT  = 0x8,
    IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_CFG_LUT_SEL_SKIN_ACT_GAIN_LUT  = 0x9
} IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IPE_IPE_0_PPS_CLC_ASF_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_ASF_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IPE_IPE_0_PPS_CLC_ASF_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IPE_IPE_0_PPS_CLC_ASF_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_CFG_LUT_SEL_A_LUT  = 0x1,
    IPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_CFG_LUT_SEL_B_LUT  = 0x2,
    IPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_CFG_LUT_SEL_C_LUT  = 0x3,
    IPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_CFG_LUT_SEL_D_LUT  = 0x4
} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IPE_IPE_0_PPS_CLC_UPSCALE_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_UPSCALE_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IPE_IPE_0_PPS_CLC_UPSCALE_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IPE_IPE_0_PPS_CLC_UPSCALE_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_GRA_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IPE_IPE_0_PPS_CLC_GRA_DMI_LUT_CFG_LUT_SEL_GRA_WEIGHT_LUT_Y_BANK  = 0x1,
    IPE_IPE_0_PPS_CLC_GRA_DMI_LUT_CFG_LUT_SEL_GRA_WEIGHT_LUT_CB_BANK  = 0x2,
    IPE_IPE_0_PPS_CLC_GRA_DMI_LUT_CFG_LUT_SEL_GRA_WEIGHT_LUT_CR_BANK  = 0x3
} IPE_IPE_0_PPS_CLC_GRA_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_GRA_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IPE_IPE_0_PPS_CLC_GRA_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IPE_IPE_0_PPS_CLC_GRA_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IPE_IPE_0_PPS_CLC_GRA_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IPE_IPE_0_PPS_CLC_GRA_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IPE_IPE_0_PPS_CLC_GRA_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;

#endif // TITAN480_IPE_H
