Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[21:39:26.041402] Configured Lic search path (21.01-s002): /uusoc/facility/cad_tools/Cadence/common_license:/uusoc/facility/cad_tools/Mentor/common_license

Version: 21.15-s080_1, built Fri Sep 23 11:57:55 PDT 2022
Options: -files synthesis.tcl 
Date:    Wed Dec 04 21:39:26 2024
Host:    lnissrv4 (x86_64 w/Linux 4.18.0-553.5.1.el8_10.x86_64) (16cores*64cpus*2physical cpus*Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz 22528KB) (526972528KB)
PID:     2028209
OS:      Red Hat Enterprise Linux release 8.10 (Ootpa)


[21:39:26.316408] Periodic Lic check successful
[21:39:26.316416] Feature usage summary:
[21:39:26.316417] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (10 seconds elapsed).

#@ Processing -files option
@genus 1> source synthesis.tcl
#@ Begin verbose source ./synthesis.tcl
@file(synthesis.tcl) 3: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
model name	: Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 2939.367
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 2919.908
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3357.579
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 1369.126
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
cpu MHz		: 3700.000
@file(synthesis.tcl) 8: puts "Hostname : [info hostname]"
Hostname : lnissrv4.eng.utah.edu
@file(synthesis.tcl) 14: set DESIGN bridge_soc_top
@file(synthesis.tcl) 15: set GEN_EFF medium
@file(synthesis.tcl) 16: set MAP_OPT_EFF high
@file(synthesis.tcl) 17: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(synthesis.tcl) 18: set _OUTPUTS_PATH outputs_${DATE}
@file(synthesis.tcl) 19: set _REPORTS_PATH reports_${DATE}
@file(synthesis.tcl) 20: set _LOG_PATH logs_${DATE}
@file(synthesis.tcl) 22: set_db / .init_lib_search_path {. ./lib} 
  Setting attribute of root '/': 'init_lib_search_path' = . ./lib
@file(synthesis.tcl) 23: set_db / .script_search_path {. <path>} 
  Setting attribute of root '/': 'script_search_path' = . <path>
@file(synthesis.tcl) 24: set_db / .init_hdl_search_path {. ./rtl} 
  Setting attribute of root '/': 'init_hdl_search_path' = . ./rtl
@file(synthesis.tcl) 33: set_db / .information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(synthesis.tcl) 40: read_libs { /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_tt_nldm.lib \ /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib \ /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib }

Threads Configured:8
            Reading file '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_tt_nldm.lib'
            Reading file '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sclib_tsmc180_tt' and 'sclib_tsmc180_ss'.
        : This is a common source of delay calculation confusion and should be avoided.
            Reading file '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sclib_tsmc180_tt' and 'sclib_tsmc180_ff'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sclib_tsmc180_tt_nldm.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'sclib_tsmc180_ss_nldm.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.980000, -40.000000) in library 'sclib_tsmc180_ff_nldm.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/AND2X1 and sclib_tsmc180_ss/AND2X1).  Deleting (sclib_tsmc180_ss/AND2X1).
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/ANTENNA and sclib_tsmc180_ss/ANTENNA).  Deleting (sclib_tsmc180_ss/ANTENNA).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/BUFX1 and sclib_tsmc180_ss/BUFX1).  Deleting (sclib_tsmc180_ss/BUFX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/DFFQBX1 and sclib_tsmc180_ss/DFFQBX1).  Deleting (sclib_tsmc180_ss/DFFQBX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/DFFQQBX1 and sclib_tsmc180_ss/DFFQQBX1).  Deleting (sclib_tsmc180_ss/DFFQQBX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/DFFQSRX1 and sclib_tsmc180_ss/DFFQSRX1).  Deleting (sclib_tsmc180_ss/DFFQSRX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/DFFQX1 and sclib_tsmc180_ss/DFFQX1).  Deleting (sclib_tsmc180_ss/DFFQX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/INVX1 and sclib_tsmc180_ss/INVX1).  Deleting (sclib_tsmc180_ss/INVX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/INVX16 and sclib_tsmc180_ss/INVX16).  Deleting (sclib_tsmc180_ss/INVX16).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/INVX2 and sclib_tsmc180_ss/INVX2).  Deleting (sclib_tsmc180_ss/INVX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/INVX32 and sclib_tsmc180_ss/INVX32).  Deleting (sclib_tsmc180_ss/INVX32).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/INVX4 and sclib_tsmc180_ss/INVX4).  Deleting (sclib_tsmc180_ss/INVX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/INVX8 and sclib_tsmc180_ss/INVX8).  Deleting (sclib_tsmc180_ss/INVX8).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/MUX2X1 and sclib_tsmc180_ss/MUX2X1).  Deleting (sclib_tsmc180_ss/MUX2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/NAND2X1 and sclib_tsmc180_ss/NAND2X1).  Deleting (sclib_tsmc180_ss/NAND2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/NAND3X1 and sclib_tsmc180_ss/NAND3X1).  Deleting (sclib_tsmc180_ss/NAND3X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/NOR2X1 and sclib_tsmc180_ss/NOR2X1).  Deleting (sclib_tsmc180_ss/NOR2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/OR2X1 and sclib_tsmc180_ss/OR2X1).  Deleting (sclib_tsmc180_ss/OR2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/TIE0 and sclib_tsmc180_ss/TIE0).  Deleting (sclib_tsmc180_ss/TIE0).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_tt/TIE1 and sclib_tsmc180_ss/TIE1).  Deleting (sclib_tsmc180_ss/TIE1).
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-22'.
@file(synthesis.tcl) 41: read_physical -lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Warning : None of the loaded LEF files have MACRO statements. [PHYS-20]
        : Make sure the LEF file containing MACRO statement was not missed.
        : The LEF file containing the cell specific information was not loaded. The LEF MACRO construct is used to set the physical data on cells in the timing library. It is likely that only the technology LEF file was loaded. Load all the associated LEF files.
@file(synthesis.tcl) 43: set_db / .cap_table_file /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable

  According to cap_table_file, there are total 6 routing layers [ V(3) / H(3) ]

  Setting attribute of root '/': 'cap_table_file' = /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable
@file(synthesis.tcl) 50: set_db / .lp_insert_clock_gating false
  Setting attribute of root '/': 'lp_insert_clock_gating' = false
@file(synthesis.tcl) 57: read_hdl { /home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v   /home/u1500738/Projects/uart_can_bridge/genus/RTL/can_rx.v  /home/u1500738/Projects/uart_can_bridge/genus/RTL/can_tx.v  /home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_rx.v  /home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_tx.v}
            Reading Verilog file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v'
    reg txo = 0; 
               |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial value assignment to reg in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 85, column 16.
        : For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
    reg cnt = 0;
               |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial value assignment to reg in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 86, column 16.
            Reading Verilog file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_rx.v'
            Reading Verilog file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_tx.v'
    reg [106:0] shift_reg = 107'b0;         // Shift register for data
                                  |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial value assignment to reg in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_tx.v' on line 19, column 35.
    reg [6:0] Control = 6'b100000; // Control field for CAN Frame DLC | RTR | IDE
                                 |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial value assignment to reg in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_tx.v' on line 21, column 34.
    reg [1:0] ACK = 2'b11;         // ACK field for CAN Frame
                         |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial value assignment to reg in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_tx.v' on line 22, column 26.
    reg [14:0] CRC = 15'hA001;     // CRC for CAN Frame
                            |
Warning : Truncation in sized number. [VLOGPT-16]
        : 15'hA001 in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_tx.v' on line 23, column 29.
        : The number of bits specified is larger than the number of declared bits, e.g. 3'b1001.  In this case, the resulting number will be pruned to 3'b001 which may not be the intent of the user.
    reg [14:0] CRC = 15'hA001;     // CRC for CAN Frame
                             |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial value assignment to reg in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_tx.v' on line 23, column 30.
            Reading Verilog file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_rx.v'
            Reading Verilog file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_tx.v'
@file(synthesis.tcl) 58: elaborate $DESIGN
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2X1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Z' in libcell 'XOR2X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Z' in libcell 'XOR2X1'.
  Libraries have 14 usable logic and 4 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'bridge_soc_top' from file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v'.
Warning : In legacy_ui mode, Genus creates a blackbox as description for a module is not found. Black boxes represent unresolved references in the design and are usually not expected. Another possible reason is, some libraries are not read and the tool could not get the content for some macros or lib_cells. [CDFG-428]
        : A blackbox was created for instance 'clk_pad' in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 20.
        : Check the kind of module a black box is. If it is a lib_cell or a macro, check why the corresponding .lib was not read in. This could be either due to a missing or faulty file or due to an incomplete init_lib_search_path attribute value making restricting access to the missing file. If it is a module of your design, verify whether the path to this module is a part of the files you read or else check that the init_hdl_search_path attribute is not missing some paths.
Warning : In legacy_ui mode, Genus creates a blackbox as description for a module is not found. Black boxes represent unresolved references in the design and are usually not expected. Another possible reason is, some libraries are not read and the tool could not get the content for some macros or lib_cells. [CDFG-428]
        : A blackbox was created for instance 'ser_tx_pad' in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 23.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'uart_can_bridge' from file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'uart_rx' from file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_rx.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'uart_data_ready' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_rx.v' on line 26.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_count' [4] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_rx.v' on line 27.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'statev' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_rx.v' on line 29.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_count' [4] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_rx.v' on line 37.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'uart_data_ready' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_rx.v' on line 38.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_count' [4] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_rx.v' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'uart_data_ready' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_rx.v' on line 49.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'statev' of instance 'uart_rx_inst' of module 'uart_rx' inside module 'uart_can_bridge' in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 88.
        : Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'can_tx' from file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_tx.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Can_out' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_tx.v' on line 29.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'status_reg' [7] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_tx.v' on line 30.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'status_reg' [7] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_tx.v' on line 38.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'shift_reg' [107] doesn't match the width of right hand side [109] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_tx.v' on line 47.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'status_reg' [7] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_tx.v' on line 52.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Can_out' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_tx.v' on line 89.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_tx.v' on line 75.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_tx.v' on line 81.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'Can_out' in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_tx.v' on line 9, column 23.
        : Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI) to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI) to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'statev' of instance 'can_tx_inst' of module 'can_tx' inside module 'uart_can_bridge' in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 98.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'can_rx' from file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_rx.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Can_data_ready' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_rx.v' on line 29.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_count' [7] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_rx.v' on line 30.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'statev' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_rx.v' on line 32.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_count' [7] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_rx.v' on line 41.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Can_data_ready' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_rx.v' on line 42.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_count' [7] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_rx.v' on line 48.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Can_data_ready' [1] doesn't match the width of right hand side [32] in assignment in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_rx.v' on line 57.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'statev' of instance 'can_rx_inst' of module 'can_rx' inside module 'uart_can_bridge' in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 110.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'uart_tx' from file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_tx.v'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-372'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_tx.v' on line 63.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_tx.v' on line 69.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'Serial_out' in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_tx.v' on line 9, column 1.
Warning : Empty port expression. [CDFG-436]
        : In module 'bridge_soc_top' in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/uart_can_bridge.v' on line 17.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'ACK' in module 'can_tx' in file '/home/u1500738/Projects/uart_can_bridge/genus/RTL/can_tx.v' on line 47, column 25, hid = 0.
        : The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'Can_out' in module 'can_tx'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'next_state[0]' in module 'can_rx'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'next_state[1]' in module 'can_rx'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'next_state[2]' in module 'can_rx'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'Serial_out' in module 'uart_tx'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'bridge_soc_top'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'pad_in'.
        : Run check_design to get all unresolved instance. To resolve the reference, either load a technology library containing the cell by appending to the 'library' attribute, or read in the hdl file containing the module before performing elaboration. As the design is incomplete, synthesis results may not correspond to the entire design.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'pad_out'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: bridge_soc_top, recur: true)
Completed clip mux common data inputs (accepts: 1, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: bridge_soc_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       1 |       0 |         1.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(synthesis.tcl) 59: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(synthesis.tcl) 60: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:39:32 (Dec04) |  195.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:05) |  00:00:04(00:00:05) | 100.0(100.0) |   21:39:37 (Dec04) |  309.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 64: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
design 'bridge_soc_top' has the following unresolved references
hinst:bridge_soc_top/tbyte_pad
hinst:bridge_soc_top/rbyte_pad
hinst:bridge_soc_top/can_rx_pad
hinst:bridge_soc_top/ser_rx_pad
hinst:bridge_soc_top/rst_pad
hinst:bridge_soc_top/clk_pad
hinst:bridge_soc_top/can_tx_pad
hinst:bridge_soc_top/ser_tx_pad
Total number of unresolved references in design 'bridge_soc_top' : 8

No empty modules in design 'bridge_soc_top'

  Done Checking the design.
@file(synthesis.tcl) 70: read_sdc /home/u1500738/Projects/uart_can_bridge/genus/SDC/uart_can_bridge.sdc
            Reading file '/home/u1500738/Projects/uart_can_bridge/genus/SDC/uart_can_bridge.sdc'
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_ports"                - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(synthesis.tcl) 71: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 1
@file(synthesis.tcl) 76: if {![file exists ${_LOG_PATH}]} {
  file mkdir ${_LOG_PATH}
  puts "Creating directory ${_LOG_PATH}"
}
Creating directory logs_Dec04-21:39:36
@file(synthesis.tcl) 81: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs_Dec04-21:39:36
@file(synthesis.tcl) 86: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports_Dec04-21:39:36
@file(synthesis.tcl) 90: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 04 2024  09:39:37 pm
  Module:                 bridge_soc_top
  Technology libraries:   sclib_tsmc180_tt 1.0
                          sclib_tsmc180_ss 1.0
                          sclib_tsmc180_ff 1.0
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     
(Pin | Source | Reason)                                                         

pin:bridge_soc_top/soc/can_tx_inst/Can_out_reg/ena hpin:bridge_soc_top/rst_pad/DataIn {Unclocked source}
pin:bridge_soc_top/soc/uart_tx_inst/Serial_out_reg/ena hpin:bridge_soc_top/rst_pad/DataIn {Unclocked source}
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:bridge_soc_top/Can_rx
hnet:bridge_soc_top/R_byte
hnet:bridge_soc_top/Serial_in
  ... 10 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:bridge_soc_top/Can_rx
port:bridge_soc_top/R_byte
port:bridge_soc_top/Serial_in
  ... 2 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

port:bridge_soc_top/Bridge_Can_out
port:bridge_soc_top/Bridge_Serial_out
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:bridge_soc_top/Can_rx
port:bridge_soc_top/R_byte
port:bridge_soc_top/Serial_in
  ... 2 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:bridge_soc_top/Bridge_Can_out
port:bridge_soc_top/Bridge_Serial_out
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     2
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                      13
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           5
 Outputs without clocked external delays                          2
 Inputs without external driver/transition                        5
 Outputs without external load                                    2
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         29

@file(synthesis.tcl) 100: if {[llength [all_registers]] > 0} { 
  define_cost_group -name I2C -design $DESIGN
  define_cost_group -name C2O -design $DESIGN
  define_cost_group -name C2C -design $DESIGN
  path_group -from [all_registers] -to [all_registers] -group C2C -name C2C
  path_group -from [all_registers] -to [all_outputs] -group C2O -name C2O
  path_group -from [all_inputs]  -to [all_registers] -group I2C -name I2C
}
@file(synthesis.tcl) 109: define_cost_group -name I2O -design $DESIGN
@file(synthesis.tcl) 110: path_group -from [all_inputs]  -to [all_outputs] -group I2O -name I2O
@file(synthesis.tcl) 111: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] >> $_REPORTS_PATH/${DESIGN}_pretim.rpt
}
        Computing arrivals and requireds.
@file(synthesis.tcl) 128: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(synthesis.tcl) 129: syn_generic
      Running additional step before syn_gen...

Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'ACK' in module 'can_tx'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven signal.

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 248.2 ps std_slew: 22.0 ps std_load: 4.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: bridge_soc_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 62 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'soc/can_rx_inst/shift_reg_reg[1]', 'soc/can_rx_inst/shift_reg_reg[2]', 
'soc/can_rx_inst/shift_reg_reg[3]', 'soc/can_rx_inst/shift_reg_reg[4]', 
'soc/can_rx_inst/shift_reg_reg[5]', 'soc/can_rx_inst/shift_reg_reg[6]', 
'soc/can_rx_inst/shift_reg_reg[7]', 'soc/can_rx_inst/shift_reg_reg[8]', 
'soc/can_rx_inst/shift_reg_reg[9]', 'soc/can_rx_inst/shift_reg_reg[10]', 
'soc/can_rx_inst/shift_reg_reg[11]', 'soc/can_rx_inst/shift_reg_reg[12]', 
'soc/can_rx_inst/shift_reg_reg[13]', 'soc/can_rx_inst/shift_reg_reg[14]', 
'soc/can_rx_inst/shift_reg_reg[15]', 'soc/can_rx_inst/shift_reg_reg[16]', 
'soc/can_rx_inst/shift_reg_reg[17]', 'soc/can_rx_inst/shift_reg_reg[18]', 
'soc/can_rx_inst/shift_reg_reg[19]', 'soc/can_rx_inst/shift_reg_reg[20]', 
'soc/can_rx_inst/shift_reg_reg[21]', 'soc/can_rx_inst/shift_reg_reg[22]', 
'soc/can_rx_inst/shift_reg_reg[23]', 'soc/can_rx_inst/shift_reg_reg[24]', 
'soc/can_rx_inst/shift_reg_reg[25]', 'soc/can_rx_inst/shift_reg_reg[26]', 
'soc/can_rx_inst/shift_reg_reg[27]', 'soc/can_rx_inst/shift_reg_reg[28]', 
'soc/can_rx_inst/shift_reg_reg[29]', 'soc/can_rx_inst/shift_reg_reg[30]', 
'soc/can_rx_inst/shift_reg_reg[31]', 'soc/can_rx_inst/shift_reg_reg[32]', 
'soc/can_rx_inst/shift_reg_reg[33]', 'soc/can_rx_inst/shift_reg_reg[34]', 
'soc/can_rx_inst/shift_reg_reg[35]', 'soc/can_rx_inst/shift_reg_reg[36]', 
'soc/can_rx_inst/shift_reg_reg[37]', 'soc/can_rx_inst/shift_reg_reg[38]', 
'soc/can_rx_inst/shift_reg_reg[39]', 'soc/can_rx_inst/shift_reg_reg[40]', 
'soc/can_rx_inst/shift_reg_reg[41]', 'soc/can_rx_inst/shift_reg_reg[42]', 
'soc/can_rx_inst/shift_reg_reg[43]', 'soc/can_rx_inst/shift_reg_reg[44]', 
'soc/can_rx_inst/shift_reg_reg[45]', 'soc/can_rx_inst/shift_reg_reg[46]', 
'soc/can_rx_inst/shift_reg_reg[47]', 'soc/can_rx_inst/shift_reg_reg[48]', 
'soc/can_rx_inst/shift_reg_reg[49]', 'soc/can_rx_inst/shift_reg_reg[50]', 
'soc/can_rx_inst/shift_reg_reg[51]', 'soc/can_rx_inst/shift_reg_reg[52]', 
'soc/can_rx_inst/shift_reg_reg[53]', 'soc/can_rx_inst/shift_reg_reg[54]', 
'soc/can_rx_inst/shift_reg_reg[55]', 'soc/can_rx_inst/shift_reg_reg[56]', 
'soc/can_rx_inst/shift_reg_reg[57]', 'soc/can_rx_inst/shift_reg_reg[58]', 
'soc/can_rx_inst/shift_reg_reg[59]', 'soc/can_rx_inst/statev_reg', 
'soc/can_tx_inst/statev_reg', 'soc/uart_rx_inst/statev_reg'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'soc/Can_ID_Bus_reg[1]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'soc/Can_ID_Bus_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'soc/Can_ID_Bus_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'soc/Can_ID_Bus_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'soc/Can_ID_Bus_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'soc/Can_ID_Bus_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'soc/Can_ID_Bus_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'soc/Can_ID_Bus_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'soc/Byte_ready_reg'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'soc/can_tx_inst/state_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'soc/can_rx_inst/next_state_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'soc/can_rx_inst/next_state_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'soc/can_rx_inst/next_state_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'soc/uart_tx_inst/state_reg[2]'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 14 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'soc/Byte_ready_reg', 'soc/Can_ID_Bus_reg[1]', 'soc/Can_ID_Bus_reg[4]', 
'soc/Can_ID_Bus_reg[5]', 'soc/Can_ID_Bus_reg[6]', 'soc/Can_ID_Bus_reg[7]', 
'soc/Can_ID_Bus_reg[8]', 'soc/Can_ID_Bus_reg[10]', 
'soc/Can_ID_Bus_reg[11]', 'soc/can_rx_inst/next_state_reg[0]', 
'soc/can_rx_inst/next_state_reg[1]', 'soc/can_rx_inst/next_state_reg[2]', 
'soc/can_tx_inst/state_reg[2]', 'soc/uart_tx_inst/state_reg[2]'.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'bridge_soc_top' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:39:38 (Dec04) |  309.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: bridge_soc_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         2.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: bridge_soc_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'Can_ID_Bus_reg[0]' and 'Can_ID_Bus_reg[2]' in 'uart_can_bridge' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'Can_ID_Bus_reg[0]' and 'Can_ID_Bus_reg[3]' in 'uart_can_bridge' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'Can_ID_Bus_reg[0]' and 'Can_ID_Bus_reg[9]' in 'uart_can_bridge' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'Can_ID_Bus_reg[0]' and 'Frame_ready_reg' in 'uart_can_bridge' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'Can_ID_Bus_reg[0]' and 'T_frame_reg' in 'uart_can_bridge' have been merged.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: bridge_soc_top, recur: true)
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 5 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'soc/Can_ID_Bus_reg[2]', 'soc/Can_ID_Bus_reg[3]', 'soc/Can_ID_Bus_reg[9]', 
'soc/Frame_ready_reg', 'soc/T_frame_reg'.
Completed infer macro optimization (accepts: 0, rejects: 22, runtime: 0.003s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: bridge_soc_top, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: bridge_soc_top, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: bridge_soc_top, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: bridge_soc_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: bridge_soc_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: bridge_soc_top, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: bridge_soc_top, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.003s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: bridge_soc_top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: bridge_soc_top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: bridge_soc_top, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: bridge_soc_top, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: bridge_soc_top, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: bridge_soc_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: bridge_soc_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: bridge_soc_top, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.001s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: bridge_soc_top, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: bridge_soc_top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: bridge_soc_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |      22 |         3.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         1.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         3.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         1.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         1.00 | 
| hlo_optimize_datapath     |       0 |       0 |         1.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 28 bmuxes found, 28 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'bridge_soc_top':
          live_trim(1) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'bridge_soc_top'.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_next_state_63_15' in design 'CDN_DP_region_2_0'.
	The following set of instances are flattened ( mux_next_state_63_15 mux_next_state_82_32 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 30 
MaxCSA: Successfully built Maximal CSA Expression Expr0
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_28_38...
        Done timing increment_unsigned_28_38.
      Timing lt_unsigned_99_rtlopto_model_39...
        Done timing lt_unsigned_99_rtlopto_model_39.
      Timing increment_unsigned_28_52...
        Done timing increment_unsigned_28_52.
      Timing lt_unsigned_99_rtlopto_model_53...
        Done timing lt_unsigned_99_rtlopto_model_53.
      Timing increment_unsigned_28_66...
        Done timing increment_unsigned_28_66.
      Timing lt_unsigned_99_rtlopto_model_67...
        Done timing lt_unsigned_99_rtlopto_model_67.
      Timing increment_unsigned_28_80...
        Done timing increment_unsigned_28_80.
      Timing lt_unsigned_99_rtlopto_model_81...
        Done timing lt_unsigned_99_rtlopto_model_81.
      Timing increment_unsigned_28_94...
        Done timing increment_unsigned_28_94.
      Timing lt_unsigned_99_rtlopto_model_95...
        Done timing lt_unsigned_99_rtlopto_model_95.
      Timing increment_unsigned_28_108...
        Done timing increment_unsigned_28_108.
      Timing lt_unsigned_99_rtlopto_model_109...
        Done timing lt_unsigned_99_rtlopto_model_109.
CDN_DP_region_2_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_0_c0 in can_tx: area: 54892725888 ,dp = 3 mux = 7 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_0_c1 in can_tx: area: 54013034768 ,dp = 3 mux = 7 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c2 in can_tx: area: 54013034768 ,dp = 3 mux = 7 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c3 in can_tx: area: 54013034768 ,dp = 3 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c4 in can_tx: area: 54013034768 ,dp = 3 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c5 in can_tx: area: 54013034768 ,dp = 3 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c6 in can_tx: area: 54013034768 ,dp = 3 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c7 in can_tx: area: 55068664112 ,dp = 3 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_2_0_c6 in can_tx: area: 54013034768 ,dp = 3 mux = 7 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 54013034768.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      54892725888        54013034768        54013034768        54013034768        54013034768        54013034768        54013034768        55068664112  
##>            WNS           +51.90             +51.90             +51.90             +51.90             +51.90             +51.90             +51.90             +51.90  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            54892725888 (      )    107374234.30 (        )             0 (        )              
##> datapath_rewrite_one_def       START            54892725888 ( +0.00)    107374234.30 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            54892725888 ( +0.00)    107374234.30 (   +0.00)             0 (       0)              
##>                                  END            54892725888 ( +0.00)    107374234.30 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            54892725888 ( +0.00)    107374234.30 (   +0.00)             0 (       0)              
##>                                  END            54892725888 ( +0.00)    107374234.30 (   +0.00)             0 (       0)           0  
##>                                  END            54892725888 ( +0.00)    107374234.30 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            54892725888 ( +0.00)    107374234.30 (   +0.00)             0 (       0)              
##>                                  END            54892725888 ( +0.00)    107374234.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            54892725888 ( +0.00)    214748364.70 (+107374130.40)             0 (       0)              
##>                                  END            54804756776 ( -0.16)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            54804756776 ( -0.16)    214748364.70 (+107374130.40)             0 (       0)           0  
##>canonicalize_by_names           START            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            54804756776 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            54628818552 ( -0.32)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            54013034768 ( -1.13)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            54013034768 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            54013034768 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            54013034768 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            54013034768 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            54013034768 ( +0.00)       51.90 (-214748312.80)             0 (       0)              
##>                                  END            54013034768 ( +0.00)       51.90 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_2_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_7_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_7_1 level = 0 loads = 0 drivers = 0
CDN_DP_region_7_1_c0 in uart_tx: area: 3430795368 ,dp = 0 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_7_1_c1 in uart_tx: area: 3430795368 ,dp = 0 mux = 2 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_7_1_c2 in uart_tx: area: 3430795368 ,dp = 0 mux = 2 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_7_1_c3 in uart_tx: area: 3430795368 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_7_1_c4 in uart_tx: area: 3430795368 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_7_1_c5 in uart_tx: area: 3430795368 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_7_1_c6 in uart_tx: area: 3430795368 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_7_1_c7 in uart_tx: area: 3430795368 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_7_1_c7 in uart_tx: area: 3430795368 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 3430795368.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_7_1_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       3430795368         3430795368         3430795368         3430795368         3430795368         3430795368         3430795368         3430795368  
##>            WNS          +436.50            +436.50            +436.50            +436.50            +436.50            +436.50            +436.50            +436.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_7_1_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             3430795368 (      )      436.50 (        )             0 (        )              
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)              
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)              
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)              
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)              
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)              
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)              
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)              
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)              
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)              
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)              
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)              
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)              
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)              
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)              
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)              
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)              
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##>create_score                    START             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)              
##>                                  END             3430795368 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_7_1_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_7_1_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 110 
MaxCSA: Successfully built Maximal CSA Expression Expr1
      Timing geq_unsigned_95_rtlopto_model_180...
        Done timing geq_unsigned_95_rtlopto_model_180.
      Timing geq_unsigned_93_rtlopto_model_181...
        Done timing geq_unsigned_93_rtlopto_model_181.
      Timing geq_unsigned_91_rtlopto_model_182...
        Done timing geq_unsigned_91_rtlopto_model_182.
      Timing geq_unsigned_89_rtlopto_model_183...
        Done timing geq_unsigned_89_rtlopto_model_183.
      Timing geq_unsigned_rtlopto_model_184...
        Done timing geq_unsigned_rtlopto_model_184.
      Timing increment_unsigned_28_185...
        Done timing increment_unsigned_28_185.
      Timing lt_unsigned_87_rtlopto_model_186...
        Done timing lt_unsigned_87_rtlopto_model_186.
      Timing geq_unsigned_95_rtlopto_model_199...
        Done timing geq_unsigned_95_rtlopto_model_199.
      Timing geq_unsigned_93_rtlopto_model_200...
        Done timing geq_unsigned_93_rtlopto_model_200.
      Timing geq_unsigned_91_rtlopto_model_201...
        Done timing geq_unsigned_91_rtlopto_model_201.
      Timing geq_unsigned_89_rtlopto_model_202...
        Done timing geq_unsigned_89_rtlopto_model_202.
      Timing geq_unsigned_rtlopto_model_203...
        Done timing geq_unsigned_rtlopto_model_203.
      Timing increment_unsigned_28_204...
        Done timing increment_unsigned_28_204.
      Timing lt_unsigned_87_rtlopto_model_205...
        Done timing lt_unsigned_87_rtlopto_model_205.
      Timing geq_unsigned_95_rtlopto_model_218...
        Done timing geq_unsigned_95_rtlopto_model_218.
      Timing geq_unsigned_93_rtlopto_model_219...
        Done timing geq_unsigned_93_rtlopto_model_219.
      Timing geq_unsigned_91_rtlopto_model_220...
        Done timing geq_unsigned_91_rtlopto_model_220.
      Timing geq_unsigned_89_rtlopto_model_221...
        Done timing geq_unsigned_89_rtlopto_model_221.
      Timing geq_unsigned_rtlopto_model_222...
        Done timing geq_unsigned_rtlopto_model_222.
      Timing increment_unsigned_28_223...
        Done timing increment_unsigned_28_223.
      Timing lt_unsigned_87_rtlopto_model_224...
        Done timing lt_unsigned_87_rtlopto_model_224.
      Timing geq_unsigned_95_rtlopto_model_237...
        Done timing geq_unsigned_95_rtlopto_model_237.
      Timing geq_unsigned_93_rtlopto_model_238...
        Done timing geq_unsigned_93_rtlopto_model_238.
      Timing geq_unsigned_91_rtlopto_model_239...
        Done timing geq_unsigned_91_rtlopto_model_239.
      Timing geq_unsigned_89_rtlopto_model_240...
        Done timing geq_unsigned_89_rtlopto_model_240.
      Timing geq_unsigned_rtlopto_model_241...
        Done timing geq_unsigned_rtlopto_model_241.
      Timing increment_unsigned_28_242...
        Done timing increment_unsigned_28_242.
      Timing lt_unsigned_87_rtlopto_model_243...
        Done timing lt_unsigned_87_rtlopto_model_243.
      Timing geq_unsigned_95_rtlopto_model_256...
        Done timing geq_unsigned_95_rtlopto_model_256.
      Timing geq_unsigned_93_rtlopto_model_257...
        Done timing geq_unsigned_93_rtlopto_model_257.
      Timing geq_unsigned_91_rtlopto_model_258...
        Done timing geq_unsigned_91_rtlopto_model_258.
      Timing geq_unsigned_89_rtlopto_model_259...
        Done timing geq_unsigned_89_rtlopto_model_259.
      Timing geq_unsigned_rtlopto_model_260...
        Done timing geq_unsigned_rtlopto_model_260.
      Timing increment_unsigned_28_261...
        Done timing increment_unsigned_28_261.
      Timing lt_unsigned_87_rtlopto_model_262...
        Done timing lt_unsigned_87_rtlopto_model_262.
      Timing geq_unsigned_95_rtlopto_model_275...
        Done timing geq_unsigned_95_rtlopto_model_275.
      Timing geq_unsigned_93_rtlopto_model_276...
        Done timing geq_unsigned_93_rtlopto_model_276.
      Timing geq_unsigned_91_rtlopto_model_277...
        Done timing geq_unsigned_91_rtlopto_model_277.
      Timing geq_unsigned_89_rtlopto_model_278...
        Done timing geq_unsigned_89_rtlopto_model_278.
      Timing geq_unsigned_rtlopto_model_279...
        Done timing geq_unsigned_rtlopto_model_279.
      Timing increment_unsigned_28_280...
        Done timing increment_unsigned_28_280.
      Timing lt_unsigned_87_rtlopto_model_281...
        Done timing lt_unsigned_87_rtlopto_model_281.
CDN_DP_region_1_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_0_c0 in can_rx: area: 8137142860 ,dp = 7 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 966  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  966  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_0_c1 in can_rx: area: 6333776064 ,dp = 7 mux = 2 sg = fast         worst_clk_period: -1.0000 
    wns: 966  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  966  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c2 in can_rx: area: 6333776064 ,dp = 7 mux = 2 sg = very_slow    worst_clk_period: -1.0000 
    wns: 966  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  966  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c3 in can_rx: area: 6333776064 ,dp = 7 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 966  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  966  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c4 in can_rx: area: 6333776064 ,dp = 7 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 966  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  966  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c5 in can_rx: area: 6333776064 ,dp = 7 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 966  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  966  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c6 in can_rx: area: 6333776064 ,dp = 7 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 966  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  966  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c7 in can_rx: area: 13899119696 ,dp = 7 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 966  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  971  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_1_0_c6 in can_rx: area: 6333776064 ,dp = 7 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 966  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  966  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 6333776064.  Fastest config wns;  966
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       8137142860         6333776064         6333776064         6333776064         6333776064         6333776064         6333776064        13899119696  
##>            WNS           -96.60             -96.60             -96.60             -96.60             -96.60             -96.60             -96.60             -96.60  
##>            TNS              966                966                966                966                966                966                966                971  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             8137142860 (      )    107374085.80 (        )             0 (        )              
##> datapath_rewrite_one_def       START             8137142860 ( +0.00)    107374085.80 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             8137142860 ( +0.00)    107374085.80 (   +0.00)             0 (       0)              
##>                                  END             8137142860 ( +0.00)    107374085.80 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             8137142860 ( +0.00)    107374085.80 (   +0.00)             0 (       0)              
##>                                  END             8137142860 ( +0.00)    107374085.80 (   +0.00)             0 (       0)           0  
##>                                  END             8137142860 ( +0.00)    107374085.80 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             8137142860 ( +0.00)    107374085.80 (   +0.00)             0 (       0)              
##>                                  END             8137142860 ( +0.00)    107374085.80 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             8137142860 ( +0.00)    214748364.70 (+107374278.90)             0 (       0)              
##>                                  END             8049173748 ( -1.08)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             8049173748 ( -1.08)    214748364.70 (+107374278.90)             0 (       0)           0  
##>canonicalize_by_names           START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             8049173748 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             7873235524 ( -2.19)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6333776064 (-19.55)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             6333776064 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6333776064 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             6333776064 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6333776064 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             6333776064 ( +0.00)      -96.60 (-214748461.30)           966 (     966)              
##>                                  END             6333776064 ( +0.00)      -96.60 (   +0.00)           966 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_1_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_next_state_60_15' in design 'CDN_DP_region_6_0'.
	The following set of instances are flattened ( mux_next_state_60_15 mux_next_state_72_21 mux_next_state_73_35 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_6_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 18 
MaxCSA: Successfully built Maximal CSA Expression Expr2
      Timing increment_unsigned_308...
        Done timing increment_unsigned_308.
      Timing increment_unsigned_310_318...
        Done timing increment_unsigned_310_318.
      Timing increment_unsigned_310_330...
        Done timing increment_unsigned_310_330.
      Timing increment_unsigned_310_342...
        Done timing increment_unsigned_310_342.
      Timing increment_unsigned_310_354...
        Done timing increment_unsigned_310_354.
      Timing increment_unsigned_310_366...
        Done timing increment_unsigned_310_366.
      Timing increment_unsigned_310_378...
        Done timing increment_unsigned_310_378.
CDN_DP_region_6_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_6_0_c0 in uart_rx: area: 7301436296 ,dp = 3 mux = 6 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_6_0_c1 in uart_rx: area: 6993544404 ,dp = 3 mux = 6 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_6_0_c2 in uart_rx: area: 6993544404 ,dp = 3 mux = 6 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_6_0_c3 in uart_rx: area: 6993544404 ,dp = 3 mux = 6 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_6_0_c4 in uart_rx: area: 6993544404 ,dp = 3 mux = 6 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_6_0_c5 in uart_rx: area: 6993544404 ,dp = 3 mux = 6 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_6_0_c6 in uart_rx: area: 6993544404 ,dp = 3 mux = 6 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_6_0_c7 in uart_rx: area: 7213467184 ,dp = 3 mux = 6 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_6_0_c6 in uart_rx: area: 6993544404 ,dp = 3 mux = 6 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 6993544404.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_6_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       7301436296         6993544404         6993544404         6993544404         6993544404         6993544404         6993544404         7213467184  
##>            WNS          +458.90            +458.90            +458.90            +458.90            +458.90            +458.90            +458.90            +458.90  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_6_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             7301436296 (      )    107374641.30 (        )             0 (        )              
##> datapath_rewrite_one_def       START             7301436296 ( +0.00)    107374641.30 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             7301436296 ( +0.00)    107374641.30 (   +0.00)             0 (       0)              
##>                                  END             7213467184 ( -1.20)    107374641.30 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             7213467184 ( +0.00)    107374641.30 (   +0.00)             0 (       0)              
##>                                  END             7213467184 ( +0.00)    107374641.30 (   +0.00)             0 (       0)           0  
##>                                  END             7213467184 ( -1.20)    107374641.30 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             7213467184 ( +0.00)    107374641.30 (   +0.00)             0 (       0)              
##>                                  END             7213467184 ( +0.00)    107374641.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             7213467184 ( +0.00)    214748364.70 (+107373723.40)             0 (       0)              
##>                                  END             7257451740 ( +0.61)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             7257451740 ( -0.60)    214748364.70 (+107373723.40)             0 (       0)           0  
##>canonicalize_by_names           START             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             7257451740 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             7081513516 ( -2.42)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6993544404 ( -1.24)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             6993544404 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6993544404 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             6993544404 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             6993544404 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             6993544404 ( +0.00)      458.90 (-214747905.80)             0 (       0)              
##>                                  END             6993544404 ( +0.00)      458.90 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_6_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_6_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_next_state_51_11' in design 'CDN_DP_region_7_0'.
	The following set of instances are flattened ( mux_next_state_51_11 mux_next_state_70_24 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_7_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 18 
MaxCSA: Successfully built Maximal CSA Expression Expr3
      Timing increment_unsigned_310_411...
        Done timing increment_unsigned_310_411.
      Timing lt_unsigned_rtlopto_model_412...
        Done timing lt_unsigned_rtlopto_model_412.
      Timing increment_unsigned_310_422...
        Done timing increment_unsigned_310_422.
      Timing lt_unsigned_rtlopto_model_423...
        Done timing lt_unsigned_rtlopto_model_423.
      Timing increment_unsigned_310_433...
        Done timing increment_unsigned_310_433.
      Timing lt_unsigned_rtlopto_model_434...
        Done timing lt_unsigned_rtlopto_model_434.
      Timing increment_unsigned_310_444...
        Done timing increment_unsigned_310_444.
      Timing lt_unsigned_rtlopto_model_445...
        Done timing lt_unsigned_rtlopto_model_445.
      Timing increment_unsigned_310_455...
        Done timing increment_unsigned_310_455.
      Timing lt_unsigned_rtlopto_model_456...
        Done timing lt_unsigned_rtlopto_model_456.
      Timing increment_unsigned_310_466...
        Done timing increment_unsigned_310_466.
      Timing lt_unsigned_rtlopto_model_467...
        Done timing lt_unsigned_rtlopto_model_467.
CDN_DP_region_7_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_7_0_c0 in uart_tx: area: 4750332048 ,dp = 3 mux = 4 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_7_0_c1 in uart_tx: area: 4310486488 ,dp = 3 mux = 4 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_7_0_c2 in uart_tx: area: 4310486488 ,dp = 3 mux = 4 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_7_0_c3 in uart_tx: area: 4310486488 ,dp = 3 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_7_0_c4 in uart_tx: area: 4310486488 ,dp = 3 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_7_0_c5 in uart_tx: area: 4310486488 ,dp = 3 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_7_0_c6 in uart_tx: area: 4310486488 ,dp = 3 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_7_0_c7 in uart_tx: area: 5146193052 ,dp = 3 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_7_0_c6 in uart_tx: area: 4310486488 ,dp = 3 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 4310486488.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_7_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       4750332048         4310486488         4310486488         4310486488         4310486488         4310486488         4310486488         5146193052  
##>            WNS          +436.50            +436.50            +436.50            +436.50            +436.50            +436.50            +436.50            +436.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_7_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             4750332048 (      )    107374618.90 (        )             0 (        )              
##> datapath_rewrite_one_def       START             4750332048 ( +0.00)    107374618.90 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             4750332048 ( +0.00)    107374618.90 (   +0.00)             0 (       0)              
##>                                  END             4750332048 ( +0.00)    107374618.90 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             4750332048 ( +0.00)    107374618.90 (   +0.00)             0 (       0)              
##>                                  END             4750332048 ( +0.00)    107374618.90 (   +0.00)             0 (       0)           0  
##>                                  END             4750332048 ( +0.00)    107374618.90 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             4750332048 ( +0.00)    107374618.90 (   +0.00)             0 (       0)              
##>                                  END             4750332048 ( +0.00)    107374618.90 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             4750332048 ( +0.00)    214748364.70 (+107373745.80)             0 (       0)              
##>                                  END             4794316604 ( +0.93)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             4794316604 ( +0.93)    214748364.70 (+107373745.80)             0 (       0)           0  
##>canonicalize_by_names           START             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             4794316604 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             4618378380 ( -3.67)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4310486488 ( -6.67)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             4310486488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4310486488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             4310486488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4310486488 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             4310486488 ( +0.00)      436.50 (-214747928.20)             0 (       0)              
##>                                  END             4310486488 ( +0.00)      436.50 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_7_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_7_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_5_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 6 
MaxCSA: Successfully built Maximal CSA Expression Expr4
      Timing increment_unsigned_472...
        Done timing increment_unsigned_472.
      Timing increment_unsigned_474_477...
        Done timing increment_unsigned_474_477.
      Timing increment_unsigned_474_483...
        Done timing increment_unsigned_474_483.
      Timing increment_unsigned_474_489...
        Done timing increment_unsigned_474_489.
      Timing increment_unsigned_474_495...
        Done timing increment_unsigned_474_495.
      Timing increment_unsigned_474_501...
        Done timing increment_unsigned_474_501.
      Timing increment_unsigned_474_507...
        Done timing increment_unsigned_474_507.
      Timing increment_unsigned_474_513...
        Done timing increment_unsigned_474_513.
CDN_DP_region_5_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_5_0_c0 in uart_can_bridge: area: 1143598456 ,dp = 1 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_5_0_c1 in uart_can_bridge: area: 1011644788 ,dp = 1 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_5_0_c2 in uart_can_bridge: area: 1011644788 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_5_0_c3 in uart_can_bridge: area: 1011644788 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_5_0_c4 in uart_can_bridge: area: 1011644788 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_5_0_c5 in uart_can_bridge: area: 1011644788 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_5_0_c6 in uart_can_bridge: area: 1011644788 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_5_0_c7 in uart_can_bridge: area: 1011644788 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_5_0_c7 in uart_can_bridge: area: 1011644788 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 1011644788.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_5_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1143598456         1011644788         1011644788         1011644788         1011644788         1011644788         1011644788         1011644788  
##>            WNS          +830.40            +830.40            +830.40            +830.40            +830.40            +830.40            +830.40            +830.40  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_5_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             1143598456 (      )      830.40 (        )             0 (        )              
##> rewrite                        START             1539459460 (+34.62)      728.90 ( -101.50)             0 (       0)              (a,ar) Expr4_from --> Expr4_to
##>                                  END             2419150580 (+57.14)      728.90 (   +0.00)             0 (       0)           0  
##>                                  END             1143598456 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1143598456 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1143598456 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1143598456 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1143598456 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +7.69)      830.40 (   +0.00)             0 (       0)           0  
##>                                  END             1231567568 ( +7.69)      830.40 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>                                  END             1231567568 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1055629344 (-14.29)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1011644788 ( -4.17)      830.40 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             1011644788 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1011644788 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             1011644788 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1011644788 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>create_score                    START             1011644788 ( +0.00)      830.40 (   +0.00)             0 (       0)              
##>                                  END             1011644788 ( +0.00)      830.40 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_5_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_5_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'bridge_soc_top'.
      Removing temporary intermediate hierarchies under bridge_soc_top
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: bridge_soc_top, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: bridge_soc_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'soc/uart_tx_inst/Serial_out_reg'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'soc/can_tx_inst/Can_out_reg'.
              Optimizing muxes in design 'uart_can_bridge'.
              Optimizing muxes in design 'uart_tx'.
              Optimizing muxes in design 'can_tx'.
              Optimizing muxes in design 'uart_rx'.
              Optimizing muxes in design 'can_rx'.
              Post blast muxes in design 'uart_can_bridge'.
              Post blast muxes in design 'uart_tx'.
              Post blast muxes in design 'can_tx'.
              Post blast muxes in design 'uart_rx'.
              Post blast muxes in design 'can_rx'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: bridge_soc_top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.055s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        55.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                     Message Text                      |
---------------------------------------------------------------------------------------
| CDFG-372    |Info    |   39 |Bitwidth mismatch in assignment.                       |
|             |        |      |Review and make sure the mismatch is unintentional.    |
|             |        |      | Genus can possibly issue bitwidth mismatch warning    |
|             |        |      | for explicit assignments present in RTL as-well-as    |
|             |        |      | for implicit assignments inferred by the tool. For    |
|             |        |      | example, in case of enum declaration without value,   |
|             |        |      | the tool will implicitly assign value to the enum     |
|             |        |      | variables. It also issues the warning for any         |
|             |        |      | bitwidth mismatch that appears in this implicit       |
|             |        |      | assignment.                                           |
| CDFG-428    |Warning |    2 |In legacy_ui mode, Genus creates a blackbox as         |
|             |        |      | description for a module is not found. Black boxes    |
|             |        |      | represent unresolved references in the design and are |
|             |        |      | usually not expected. Another possible reason is,     |
|             |        |      | some libraries are not read and the tool could not    |
|             |        |      | get the content for some macros or lib_cells.         |
|             |        |      |Check the kind of module a black box is. If it is a    |
|             |        |      | lib_cell or a macro, check why the corresponding .lib |
|             |        |      | was not read in. This could be either due to a        |
|             |        |      | missing or faulty file or due to an incomplete        |
|             |        |      | init_lib_search_path attribute value making           |
|             |        |      | restricting access to the missing file. If it is a    |
|             |        |      | module of your design, verify whether the path to     |
|             |        |      | this module is a part of the files you read or else   |
|             |        |      | check that the init_hdl_search_path attribute is not  |
|             |        |      | missing some paths.                                   |
| CDFG-436    |Warning |    1 |Empty port expression.                                 |
| CDFG-738    |Info    |    2 |Common subexpression eliminated.                       |
| CDFG-739    |Info    |    2 |Common subexpression kept.                             |
| CDFG2G-616  |Info    |    2 |Latch inferred. Check and revisit your RTL if this is  |
|             |        |      | not the intended behavior.                            |
|             |        |      |Use the attributes 'set_attribute hdl_error_on_latch   |
|             |        |      | true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)  |
|             |        |      | to issue an error when a latch is inferred. Use the   |
|             |        |      | attributes 'set_attributes hdl_latch_keep_feedback    |
|             |        |      | true'(LUI)                                            |
|             |        |      | or 'set_db hdl_latch_keep_feedback true'(CUI)         |
|             |        |      | to infer combinational logic rather than a latch in   |
|             |        |      | case a variable is explicitly assigned to itself.     |
| CDFG2G-622  |Warning |    5 |Signal or variable has multiple drivers.               |
|             |        |      |This may cause simulation mismatches between the       |
|             |        |      | original and synthesized designs.                     |
| CWD-19      |Info    |   77 |An implementation was inferred.                        |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                             |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                        |
| DPOPT-3     |Info    |    6 |Implementing datapath configurations.                  |
| DPOPT-4     |Info    |    6 |Done implementing datapath configurations.             |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                          |
| DPOPT-10    |Info    |    3 |Optimized a mux chain.                                 |
| ELAB-1      |Info    |    1 |Elaborating Design.                                    |
| ELAB-2      |Info    |    5 |Elaborating Subdesign.                                 |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                               |
| ELABUTL-125 |Warning |    1 |Undriven signal detected.                              |
|             |        |      |The undriven signal handling can be controlled by      |
|             |        |      | setting the attribute 'hdl_unconnected_value' before  |
|             |        |      | syn_generic command.                                  |
| ELABUTL-130 |Info    |    1 |Undriven signal detected.                              |
|             |        |      |The 'hdl_unconnected_value' attribute controls         |
|             |        |      | treatment of undriven signal.                         |
| ELABUTL-132 |Info    |    3 |Unused instance port.                                  |
|             |        |      |Please check the reported scenario of unconnected      |
|             |        |      | instance port to ensure that it matches the design    |
|             |        |      | intent.                                               |
| GB-6        |Info    |   18 |A datapath component has been ungrouped.               |
| GLO-12      |Info    |   13 |Replacing a flip-flop with a logic constant 0.         |
|             |        |      |To prevent this optimization, set the                  |
|             |        |      | 'optimize_constant_0_flops' root attribute to 'false' |
|             |        |      | or 'optimize_constant_0_seq' instance attribute to    |
|             |        |      | 'false'. You can also see the complete list of        |
|             |        |      | deleted sequential with command 'report sequential    |
|             |        |      | -deleted' (on Reason 'constant0').                    |
| GLO-13      |Info    |    1 |Replacing a flip-flop with a logic constant 1.         |
|             |        |      |To prevent this optimization, set the                  |
|             |        |      | 'optimize_constant_1_flops' root attribute to 'false' |
|             |        |      | or 'optimize_constant_1_seq' instance attribute to    |
|             |        |      | 'false'.                                              |
| GLO-15      |Info    |    2 |Replacing a latch with a logic constant 1.             |
|             |        |      |This optimization was enabled by the root attribute    |
|             |        |      | 'optimize_constant_latches'.                          |
| GLO-32      |Info    |    3 |Deleting sequential instances not driving any primary  |
|             |        |      | outputs.                                              |
|             |        |      |Optimizations such as constant propagation or          |
|             |        |      | redundancy removal could change the connections so an |
|             |        |      | instance does not drive any primary outputs anymore.  |
|             |        |      | To see the list of deleted sequential, set the        |
|             |        |      | 'information_level' attribute to 2 or above. If the   |
|             |        |      | message is truncated set the message attribute        |
|             |        |      | 'truncate' to false to see the complete list.         |
| GLO-42      |Info    |    5 |Equivalent sequential instances have been merged.      |
|             |        |      |To prevent merging of sequential instances, set the    |
|             |        |      | 'optimize_merge_flops' and 'optimize_merge_latches'   |
|             |        |      | root attributes to 'false' or the                     |
|             |        |      | 'optimize_merge_seq' instance attribute to 'false'.   |
| LBR-9       |Warning |    6 |Library cell has no output pins defined.               |
|             |        |      |Add the missing output pin(s)                          |
|             |        |      | , then reload the library. Else the library cell will |
|             |        |      | be marked as timing model i.e. unusable. Timing_model |
|             |        |      | means that the cell does not have any defined         |
|             |        |      | function. If there is no output pin, Genus will mark  |
|             |        |      | library cell as unusable i.e. the attribute 'usable'  |
|             |        |      | will be marked to 'false' on the libcell. Therefore,  |
|             |        |      | the cell is not used for mapping and it will not be   |
|             |        |      | picked up from the library for synthesis. If you      |
|             |        |      | query the attribute 'unusable_reason' on the libcell; |
|             |        |      | result will be: 'Library cell has no output           |
|             |        |      | pins.'Note: The message LBR-9 is only for the logical |
|             |        |      | pins and not for the power_ground pins. Genus will    |
|             |        |      | depend upon the output function defined in the pin    |
|             |        |      | group (output pin)                                    |
|             |        |      | of the cell, to use it for mapping. The pg_pin will   |
|             |        |      | not have any function defined.                        |
| LBR-22      |Warning |   42 |Multiply-defined library cell.                         |
|             |        |      |Library cell names must be unique.  Any duplicates     |
|             |        |      | will be deleted.  Only the first                      |
|             |        |      | (as determined by the order of libraries)             |
|             |        |      | will be retained.                                     |
| LBR-38      |Warning |    2 |Libraries have inconsistent nominal operating          |
|             |        |      | conditions. In the Liberty library, there are         |
|             |        |      | attributes called nom_voltage, nom_process and        |
|             |        |      | nom_temperature. Genus reports the message, if the    |
|             |        |      | respective values of the 2 given .libs differ.        |
|             |        |      |This is a common source of delay calculation confusion |
|             |        |      | and should be avoided.                                |
| LBR-162     |Info    |    3 |Both 'pos_unate' and 'neg_unate' timing_sense arcs     |
|             |        |      | have been processed.                                  |
|             |        |      |Setting the 'timing_sense' to non_unate.               |
| LBR-412     |Info    |    3 |Created nominal operating condition.                   |
|             |        |      |The nominal operating condition is represented, either |
|             |        |      | by the nominal PVT values specified in the library    |
|             |        |      | source                                                |
|             |        |      | (via nom_process,nom_voltage and nom_temperature resp |
|             |        |      | ectively)                                             |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).         |
| LBR-785     |Info    |   42 |Stored shadowed libcells.                              |
|             |        |      |Before deleting duplicate libcells, their names are    |
|             |        |      | stored.                                               |
| PHYS-20     |Warning |    1 |None of the loaded LEF files have MACRO statements.    |
|             |        |      |The LEF file containing the cell specific information  |
|             |        |      | was not loaded. The LEF MACRO construct is used to    |
|             |        |      | set the physical data on cells in the timing library. |
|             |        |      | It is likely that only the technology LEF file was    |
|             |        |      | loaded. Load all the associated LEF files.            |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.           |
| SYNTH-1     |Info    |    1 |Synthesizing.                                          |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.              |
| TUI-273     |Warning |    2 |Black-boxes are represented as unresolved references   |
|             |        |      | in the design.                                        |
|             |        |      |Run check_design to get all unresolved instance. To    |
|             |        |      | resolve the reference, either load a technology       |
|             |        |      | library containing the cell by appending to the       |
|             |        |      | 'library' attribute, or read in the hdl file          |
|             |        |      | containing the module before performing elaboration.  |
|             |        |      | As the design is incomplete, synthesis results may    |
|             |        |      | not correspond to the entire design.                  |
| VLOGPT-16   |Warning |    1 |Truncation in sized number.                            |
|             |        |      |The number of bits specified is larger than the number |
|             |        |      | of declared bits, e.g. 3'b1001.  In this case, the    |
|             |        |      | resulting number will be pruned to 3'b001 which may   |
|             |        |      | not be the intent of the user.                        |
| VLOGPT-37   |Warning |    6 |Ignoring unsynthesizable construct.                    |
|             |        |      |For example, the following constructs will be          |
|             |        |      | ignored:
    - initial block
    - final block
    -  |
|             |        |      | program block
    - property block
    - sequence     |
|             |        |      | block
    - covergroup
    - checker block
    - gate |
|             |        |      | drive strength
    - system task enable
    - reg     |
|             |        |      | declaration with initial value
    - specify block.   |
---------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Mapper: Libraries have:
	domain _default_: 14 combo usable cells and 4 sequential usable cells
      Mapping 'bridge_soc_top'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'soc/uart_rx_inst/state_reg[2]'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'uart_tx_inst' in module 'uart_can_bridge' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'uart_rx_inst' in module 'uart_can_bridge' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'can_tx_inst' in module 'uart_can_bridge' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'soc' in module 'bridge_soc_top' would be automatically ungrouped.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'soc_uart_rx_inst_state_reg[2]'.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) bridge_soc_top...
          Done structuring (delay-based) bridge_soc_top
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 64 CPUs usable)
          Structuring (delay-based) cb_part_185...
            Starting partial collapsing (xors only) cb_part_185
            Finished partial collapsing.
            Starting partial collapsing  cb_part_185
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_185
        Mapping component cb_part_185...
          Structuring (delay-based) cb_oseq...
            Starting partial collapsing (xors only) cb_oseq
            Finished partial collapsing.
            Starting partial collapsing  cb_oseq
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
          Structuring (delay-based) logic partition in bridge_soc_top...
          Done structuring (delay-based) logic partition in bridge_soc_top
        Mapping logic partition in bridge_soc_top...
          Structuring (delay-based) logic partition in can_rx...
          Done structuring (delay-based) logic partition in can_rx
        Mapping logic partition in can_rx...
          Structuring (delay-based) cb_seq_183...
          Done structuring (delay-based) cb_seq_183
        Mapping component cb_seq_183...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                         Message Text                          |
---------------------------------------------------------------------------------------
| GB-6   |Info |   14 |A datapath component has been ungrouped.                       |
| GLO-12 |Info |    1 |Replacing a flip-flop with a logic constant 0.                 |
|        |     |      |To prevent this optimization, set the                          |
|        |     |      | 'optimize_constant_0_flops' root attribute to 'false' or      |
|        |     |      | 'optimize_constant_0_seq' instance attribute to 'false'. You  |
|        |     |      | can also see the complete list of deleted sequential with     |
|        |     |      | command 'report sequential -deleted' (on Reason 'constant0'). |
| GLO-32 |Info |    1 |Deleting sequential instances not driving any primary outputs. |
|        |     |      |Optimizations such as constant propagation or redundancy       |
|        |     |      | removal could change the connections so an instance does not  |
|        |     |      | drive any primary outputs anymore. To see the list of deleted |
|        |     |      | sequential, set the 'information_level' attribute to 2 or     |
|        |     |      | above. If the message is truncated set the message attribute  |
|        |     |      | 'truncate' to false to see the complete list.                 |
| GLO-51 |Info |    4 |Hierarchical instance automatically ungrouped.                 |
|        |     |      |Hierarchical instances can be automatically ungrouped to allow |
|        |     |      | for better area or timing optimization. To prevent this       |
|        |     |      | ungroup, set the root-level attribute 'auto_ungroup' to       |
|        |     |      | 'none'. You can also prevent individual ungroup with setting  |
|        |     |      | the attribute 'ungroup_ok' of instances or modules to         |
|        |     |      | 'false'.                                                      |
---------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'C2C' target slack:    54 ps
Target path end-point (Pin: soc_can_tx_inst_status_reg_reg[5]/d)

                 Pin                              Type          Fanout Load Arrival   
                                                                       (fF)   (ps)    
--------------------------------------------------------------------------------------
(clock clock)                           <<<  launch                               0 R 
cb_seqi
  soc_can_tx_inst_status_reg_reg[0]/clk                                               
  soc_can_tx_inst_status_reg_reg[0]/q   (u)  unmapped_d_flop         5 20.0           
cb_seqi/soc_can_tx_inst_g547_g562_data0 
cb_parti2146/cb_seqi_soc_can_tx_inst_g547_g562_data0 
  g2169/in_1                                                                          
  g2169/z                               (u)  unmapped_nand2          3 12.0           
  g2190/in_0                                                                          
  g2190/z                               (u)  unmapped_complex2       3 12.0           
  g2909/in_0                                                                          
  g2909/z                               (u)  unmapped_complex2       2  8.0           
  g3912/in_0                                                                          
  g3912/z                               (u)  unmapped_complex2       1  4.0           
  g3729/in_1                                                                          
  g3729/z                               (u)  unmapped_nand2          3 12.0           
  g3610/in_0                                                                          
  g3610/z                               (u)  unmapped_complex2       1  4.0           
  g3589/in_0                                                                          
  g3589/z                               (u)  unmapped_nand2          1  4.0           
  g3585/in_1                                                                          
  g3585/z                               (u)  unmapped_nand2          1  4.0           
cb_parti2146/cb_seqi_soc_can_tx_inst_g557_g584_z 
cb_seqi/soc_can_tx_inst_g557_g584_z 
  soc_can_tx_inst_status_reg_reg[5]/d   <<<  unmapped_d_flop                          
  soc_can_tx_inst_status_reg_reg[5]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)                                capture                           2000 R 
--------------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_seqi/soc_can_tx_inst_status_reg_reg[0]/clk
End-point    : cb_seqi/soc_can_tx_inst_status_reg_reg[5]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 365ps.
 
          Performing post-condense optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'soc_can_rx_inst' in module 'bridge_soc_top' would be automatically ungrouped.
          There are 1 hierarchical instances automatically ungrouped.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   302        100.0
Excluded from State Retention     302        100.0
    - Will not convert            302        100.0
      - Preserved                   0          0.0
      - Power intent excluded     302        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 6, CPU_Time 7.482591999999999
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:39:38 (Dec04) |  309.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:12) |  00:00:07(00:00:06) | 100.0(100.0) |   21:39:45 (Dec04) |  627.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:39:38 (Dec04) |  309.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:12) |  00:00:07(00:00:06) | 100.0( 85.7) |   21:39:45 (Dec04) |  627.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:01) |   0.0( 14.3) |   21:39:45 (Dec04) |  627.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -      1113     50296       309
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      1249     44006       627
##>G:Misc                               7
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        7
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'bridge_soc_top' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(synthesis.tcl) 130: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(synthesis.tcl) 131: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:39:32 (Dec04) |  195.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:05) |  00:00:04(00:00:05) |  34.9( 38.5) |   21:39:37 (Dec04) |  309.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:07(00:00:08) |  65.1( 61.5) |   21:39:45 (Dec04) |  627.9 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 132: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
        Computing net loads.
@file(synthesis.tcl) 133: write_snapshot -outdir $_REPORTS_PATH -tag generic
%# Begin write_snapshot (12/04 21:39:45, mem=1526.16M)
%# Begin qos_stats (12/04 21:39:45, mem=1562.00M)
        Computing arrivals and requireds.
%# End qos_stats (12/04 21:39:45, total cpu=01:00:00, real=01:00:00, peak res=627.90M, current mem=1562.00M)


Working Directory = /home/u1500738/Projects/uart_can_bridge/genus
QoS Summary for bridge_soc_top
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                       341
  R2R (ps):                       341
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                     44,061
Total Cell Area:               44,061
Leaf Instances:                 1,249
Total Instances:                1,249
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:12
Real Runtime (h:m:s):        00:00:13
CPU  Elapsed (h:m:s):        00:00:17
Real Elapsed (h:m:s):        00:00:15
Memory (MB):                  1562.00
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:13
Total Memory (MB):     1570.00
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:bridge_soc_top should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Did not find power models when running power analysis on a generic netlist. [PA-17]
        : Design design:bridge_soc_top has no power models available.
        : The power analysis results on a generic netlist are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : bridge_soc_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Dec04-21:39:36/generic_bridge_soc_top.db' for 'bridge_soc_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (12/04 21:39:45, total cpu=01:00:00, real=01:00:00, peak res=627.90M, current mem=1570.00M)
@file(synthesis.tcl) 134: report_summary -directory $_REPORTS_PATH


Working Directory = /home/u1500738/Projects/uart_can_bridge/genus
QoS Summary for bridge_soc_top
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                       341
  R2R (ps):                       341
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                     44,061
Total Cell Area:               44,061
Leaf Instances:                 1,249
Total Instances:                1,249
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:12
Real Runtime (h:m:s):        00:00:13
CPU  Elapsed (h:m:s):        00:00:17
Real Elapsed (h:m:s):        00:00:15
Memory (MB):                  1562.00
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:13
Total Memory (MB):     1570.00
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synthesis.tcl) 145: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(synthesis.tcl) 146: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 248.2 ps std_slew: 22.0 ps std_load: 4.0 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'bridge_soc_top' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 14 combo usable cells and 4 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:39:38 (Dec04) |  309.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:12) |  00:00:07(00:00:06) | 100.6( 85.7) |   21:39:45 (Dec04) |  627.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:01) |   0.0( 14.3) |   21:39:45 (Dec04) |  627.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:00) |  -0.6(  0.0) |   21:39:45 (Dec04) |  627.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:39:38 (Dec04) |  309.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:12) |  00:00:07(00:00:06) | 100.6( 75.0) |   21:39:45 (Dec04) |  627.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:01) |   0.0( 12.5) |   21:39:45 (Dec04) |  627.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:00) |  -0.6(  0.0) |   21:39:45 (Dec04) |  627.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:01) |   0.0( 12.5) |   21:39:46 (Dec04) |  627.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Mapper: Libraries have:
	domain _default_: 14 combo usable cells and 4 sequential usable cells
      Mapping 'bridge_soc_top'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) bridge_soc_top...
          Done structuring (delay-based) bridge_soc_top
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 64 CPUs usable)
          Structuring (delay-based) logic partition in bridge_soc_top...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in bridge_soc_top
        Mapping logic partition in bridge_soc_top...
          Structuring (delay-based) logic partition in bridge_soc_top...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in bridge_soc_top
        Mapping logic partition in bridge_soc_top...
          Structuring (delay-based) cb_seq...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
 
Global mapping target info
==========================
Cost Group 'C2C' target slack:    54 ps
Target path end-point (Pin: soc_can_tx_inst_status_reg_reg[6]/d)

                 Pin                              Type          Fanout Load Arrival   
                                                                       (fF)   (ps)    
--------------------------------------------------------------------------------------
(clock clock)                           <<<  launch                               0 R 
cb_seqi
  soc_can_tx_inst_status_reg_reg[0]/clk                                               
  soc_can_tx_inst_status_reg_reg[0]/q   (u)  unmapped_d_flop         5 20.0           
  g2169/in_1                                                                          
  g2169/z                               (u)  unmapped_nand2          3 12.0           
  g2190/in_0                                                                          
  g2190/z                               (u)  unmapped_complex2       4 16.0           
  g5175/in_0                                                                          
  g5175/z                               (u)  unmapped_complex2       1  4.0           
  g6474/in_1                                                                          
  g6474/z                               (u)  unmapped_complex2       1  4.0           
  g6321/in_1                                                                          
  g6321/z                               (u)  unmapped_nand2          3 12.0           
  g6248/in_0                                                                          
  g6248/z                               (u)  unmapped_complex2       1  4.0           
  g6196/in_0                                                                          
  g6196/z                               (u)  unmapped_nand2          1  4.0           
  g6185/in_1                                                                          
  g6185/z                               (u)  unmapped_nand2          1  4.0           
  soc_can_tx_inst_status_reg_reg[6]/d   <<<  unmapped_d_flop                          
  soc_can_tx_inst_status_reg_reg[6]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)                                capture                           2000 R 
--------------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_seqi/soc_can_tx_inst_status_reg_reg[0]/clk
End-point    : cb_seqi/soc_can_tx_inst_status_reg_reg[6]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 368ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 64 CPUs usable)
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) logic partition in bridge_soc_top...
          Done restructuring (delay-based) logic partition in bridge_soc_top
        Optimizing logic partition in bridge_soc_top...
          Restructuring (delay-based) logic partition in bridge_soc_top...
          Done restructuring (delay-based) logic partition in bridge_soc_top
        Optimizing logic partition in bridge_soc_top...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
               Pin                        Type     Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clock)                            launch                                 0 R 
cb_seqi
  soc_uart_rx_inst_state_reg[0]/CLK                               0    +0       0 R 
  soc_uart_rx_inst_state_reg[0]/Q        DFFQSRX1       5 27.9  421  +356     356 R 
  g11047/A                                                             +0     356   
  g11047/Z                               INVX4          5 23.8  153  +124     480 F 
  g10917/B                                                             +0     480   
  g10917/Z                               NAND2X1        5 26.2  424  +298     778 R 
  g10765/B                                                             +0     778   
  g10765/Z                               NOR2X1        11 63.7  640  +492    1269 F 
  g10625/A                                                             +0    1269   
  g10625/Z                               NAND2X1        1  7.3  228  +237    1506 R 
  g10463/A                                                             +0    1506   
  g10463/Z                               NAND3X1        1  6.4  111   +85    1591 F 
  soc_uart_rx_inst_state_reg[0]/D   <<<  DFFQSRX1                      +0    1591   
  soc_uart_rx_inst_state_reg[0]/CLK      setup                    0  +219    1810 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)                            capture                             2000 R 
------------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :     190ps 
Start-point  : cb_seqi/soc_uart_rx_inst_state_reg[0]/CLK
End-point    : cb_seqi/soc_uart_rx_inst_state_reg[0]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                54204        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           C2C                54      190              2000 

 
Global incremental target info
==============================
Cost Group 'C2C' target slack:    36 ps
Target path end-point (Pin: soc_uart_rx_inst_state_reg[0]/D (DFFQSRX1/D))

               Pin                        Type     Fanout Load Arrival   
                                                          (fF)   (ps)    
-------------------------------------------------------------------------
(clock clock)                       <<<  launch                      0 R 
cb_seqi
  soc_uart_rx_inst_state_reg[0]/CLK                                      
  soc_uart_rx_inst_state_reg[0]/Q        DFFQSRX1       5 27.9           
  g11047/A                                                               
  g11047/Z                               INVX4          5 23.8           
  g10917/B                                                               
  g10917/Z                               NAND2X1        5 26.2           
  g10765/B                                                               
  g10765/Z                               NOR2X1        11 63.7           
  g10625/A                                                               
  g10625/Z                               NAND2X1        1  7.3           
  g10463/A                                                               
  g10463/Z                               NAND3X1        1  6.4           
  soc_uart_rx_inst_state_reg[0]/D   <<<  DFFQSRX1                        
  soc_uart_rx_inst_state_reg[0]/CLK      setup                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)                            capture                  2000 R 
-------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_seqi/soc_uart_rx_inst_state_reg[0]/CLK
End-point    : cb_seqi/soc_uart_rx_inst_state_reg[0]/D

The global mapper estimates a slack for this path of 133ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                   Pin                           Type     Fanout  Load Slew Delay Arrival   
                                                                  (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(clock clock)                                   launch                                  0 R 
cb_seqi
  soc_uart_rx_inst_uart_data_ready_reg/CLK                                0    +0       0 R 
  soc_uart_rx_inst_uart_data_ready_reg/Q        DFFQSRX1      13  71.6 1054  +714     714 R 
  g11019/A                                                                     +0     714   
  g11019/Z                                      INVX2          2  15.2  259  +172     886 F 
  g11015/A                                                                     +0     886   
  g11015/Z                                      INVX2         24 142.9 1084  +696    1582 R 
  g10843/S                                                                     +0    1582   
  g10843/Z                                      MUX2X1         1   6.4   88  +140    1722 F 
  soc_can_tx_data_bus_reg[0]/D             <<<  DFFQSRX1                       +0    1722   
  soc_can_tx_data_bus_reg[0]/CLK                setup                     0  +212    1933 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)                                   capture                              2000 R 
--------------------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :      67ps 
Start-point  : cb_seqi/soc_uart_rx_inst_uart_data_ready_reg/CLK
End-point    : cb_seqi/soc_can_tx_data_bus_reg[0]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                     Message Text                       |
---------------------------------------------------------------------------------------
| GLO-51     |Info    |    1 |Hierarchical instance automatically ungrouped.          |
|            |        |      |Hierarchical instances can be automatically ungrouped   |
|            |        |      | to allow for better area or timing optimization. To    |
|            |        |      | prevent this ungroup, set the root-level attribute     |
|            |        |      | 'auto_ungroup' to 'none'. You can also prevent         |
|            |        |      | individual ungroup with setting the attribute          |
|            |        |      | 'ungroup_ok' of instances or modules to 'false'.       |
| PA-7       |Info    |    6 |Resetting power analysis results.                       |
|            |        |      |All computed switching activities are removed.          |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.            |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information will   |
|            |        |      | not be available in the report.                        |
|            |        |      |You must set the 'hdl_track_filename_row_col' attribute |
|            |        |      | to 'true' (before elaborate)                           |
|            |        |      | to enable filename, column, and line number tracking   |
|            |        |      | in the datapath report.                                |
| SYNTH-2    |Info    |    1 |Done synthesizing.                                      |
| SYNTH-4    |Info    |    1 |Mapping.                                                |
---------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               52563        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           C2C                36       67              2000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   302        100.0
Excluded from State Retention     302        100.0
    - Will not convert            302        100.0
      - Preserved                   0          0.0
      - Power intent excluded     302        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 3, CPU_Time 3.799434999999999
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:39:38 (Dec04) |  309.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:12) |  00:00:07(00:00:06) |  66.6( 54.5) |   21:39:45 (Dec04) |  627.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:01) |   0.0(  9.1) |   21:39:45 (Dec04) |  627.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:00) |  -0.4(  0.0) |   21:39:45 (Dec04) |  627.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:01) |   0.0(  9.1) |   21:39:46 (Dec04) |  627.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:17) |  00:00:03(00:00:03) |  33.8( 27.3) |   21:39:49 (Dec04) |  627.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/bridge_soc_top/fv_map.fv.json' for netlist 'fv/bridge_soc_top/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/bridge_soc_top/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:39:38 (Dec04) |  309.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:12) |  00:00:07(00:00:06) |  61.1( 46.2) |   21:39:45 (Dec04) |  627.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:01) |   0.0(  7.7) |   21:39:45 (Dec04) |  627.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:00) |  -0.4(  0.0) |   21:39:45 (Dec04) |  627.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:01) |   0.0(  7.7) |   21:39:46 (Dec04) |  627.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:17) |  00:00:03(00:00:03) |  31.0( 23.1) |   21:39:49 (Dec04) |  627.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:19) |  00:00:01(00:00:02) |   8.2( 15.4) |   21:39:51 (Dec04) |  618.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.015322999999998643
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:39:38 (Dec04) |  309.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:12) |  00:00:07(00:00:06) |  61.2( 46.2) |   21:39:45 (Dec04) |  627.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:01) |   0.0(  7.7) |   21:39:45 (Dec04) |  627.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:00) |  -0.4(  0.0) |   21:39:45 (Dec04) |  627.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:01) |   0.0(  7.7) |   21:39:46 (Dec04) |  627.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:17) |  00:00:03(00:00:03) |  31.1( 23.1) |   21:39:49 (Dec04) |  627.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:19) |  00:00:01(00:00:02) |   8.2( 15.4) |   21:39:51 (Dec04) |  618.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:19) |  00:00:00(00:00:00) |  -0.1(  0.0) |   21:39:51 (Dec04) |  618.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:bridge_soc_top ... 

Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'soc_can_rx_inst_state_reg[0]'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'soc_can_rx_inst_state_reg[0]'.
Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:39:38 (Dec04) |  309.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:12) |  00:00:07(00:00:06) |  56.6( 46.2) |   21:39:45 (Dec04) |  627.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:01) |   0.0(  7.7) |   21:39:45 (Dec04) |  627.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:00) |  -0.3(  0.0) |   21:39:45 (Dec04) |  627.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:01) |   0.0(  7.7) |   21:39:46 (Dec04) |  627.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:17) |  00:00:03(00:00:03) |  28.7( 23.1) |   21:39:49 (Dec04) |  627.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:19) |  00:00:01(00:00:02) |   7.6( 15.4) |   21:39:51 (Dec04) |  618.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:19) |  00:00:00(00:00:00) |  -0.1(  0.0) |   21:39:51 (Dec04) |  618.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:19) |  00:00:01(00:00:00) |   7.6(  0.0) |   21:39:51 (Dec04) |  618.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 51798        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                51798        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                  51798        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.012418000000000262
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:39:38 (Dec04) |  309.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:12) |  00:00:07(00:00:06) |  56.6( 46.2) |   21:39:45 (Dec04) |  627.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:01) |   0.0(  7.7) |   21:39:45 (Dec04) |  627.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:00) |  -0.3(  0.0) |   21:39:45 (Dec04) |  627.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:01) |   0.0(  7.7) |   21:39:46 (Dec04) |  627.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:17) |  00:00:03(00:00:03) |  28.8( 23.1) |   21:39:49 (Dec04) |  627.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:19) |  00:00:01(00:00:02) |   7.6( 15.4) |   21:39:51 (Dec04) |  618.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:19) |  00:00:00(00:00:00) |  -0.1(  0.0) |   21:39:51 (Dec04) |  618.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:19) |  00:00:01(00:00:00) |   7.6(  0.0) |   21:39:51 (Dec04) |  618.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:19) |  00:00:00(00:00:00) |  -0.1(  0.0) |   21:39:51 (Dec04) |  618.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:39:38 (Dec04) |  309.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:12) |  00:00:07(00:00:06) |  56.6( 46.2) |   21:39:45 (Dec04) |  627.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:01) |   0.0(  7.7) |   21:39:45 (Dec04) |  627.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:00) |  -0.3(  0.0) |   21:39:45 (Dec04) |  627.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:14) |  00:00:00(00:00:01) |   0.0(  7.7) |   21:39:46 (Dec04) |  627.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:17) |  00:00:03(00:00:03) |  28.8( 23.1) |   21:39:49 (Dec04) |  627.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:19) |  00:00:01(00:00:02) |   7.6( 15.4) |   21:39:51 (Dec04) |  618.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:19) |  00:00:00(00:00:00) |  -0.1(  0.0) |   21:39:51 (Dec04) |  618.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:19) |  00:00:01(00:00:00) |   7.6(  0.0) |   21:39:51 (Dec04) |  618.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:19) |  00:00:00(00:00:00) |  -0.1(  0.0) |   21:39:51 (Dec04) |  618.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:39:51 (Dec04) |  618.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      1249     44006       627
##>M:Pre Cleanup                        0         -         -      1249     44006       627
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -      1139     42492       618
##>M:Const Prop                         0        66         0      1139     42492       618
##>M:Cleanup                            0        66         0      1109     42001       618
##>M:MBCI                               0         -         -      1109     42001       618
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        6
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'bridge_soc_top'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(synthesis.tcl) 147: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(synthesis.tcl) 148: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:39:32 (Dec04) |  195.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:05) |  00:00:04(00:00:05) |  23.3( 26.3) |   21:39:37 (Dec04) |  309.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:07(00:00:08) |  43.4( 42.1) |   21:39:45 (Dec04) |  627.9 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:19) |  00:00:05(00:00:06) |  33.4( 31.6) |   21:39:51 (Dec04) |  618.9 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 149: write_snapshot -outdir $_REPORTS_PATH -tag map
%# Begin write_snapshot (12/04 21:39:51, mem=1565.92M)
%# Begin qos_stats (12/04 21:39:51, mem=1565.92M)
        Computing arrivals and requireds.
%# End qos_stats (12/04 21:39:51, total cpu=01:00:00, real=01:00:00, peak res=627.90M, current mem=1565.92M)


Working Directory = /home/u1500738/Projects/uart_can_bridge/genus
QoS Summary for bridge_soc_top
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                       341              67
  R2R (ps):                       341              67
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                     44,061          51,798
Total Cell Area:               44,061          51,798
Leaf Instances:                 1,249           1,109
Total Instances:                1,249           1,109
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:12        00:00:07
Real Runtime (h:m:s):        00:00:13        00:00:06
CPU  Elapsed (h:m:s):        00:00:17        00:00:24
Real Elapsed (h:m:s):        00:00:15        00:00:21
Memory (MB):                  1562.00         1565.92
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:19
Total Memory (MB):     1573.93
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : bridge_soc_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Dec04-21:39:36/map_bridge_soc_top.db' for 'bridge_soc_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:01).
%# End write_snapshot (12/04 21:39:52, total cpu=01:00:00, real=01:00:01, peak res=627.90M, current mem=1573.93M)
@file(synthesis.tcl) 150: report_summary -directory $_REPORTS_PATH


Working Directory = /home/u1500738/Projects/uart_can_bridge/genus
QoS Summary for bridge_soc_top
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                       341              67
  R2R (ps):                       341              67
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                     44,061          51,798
Total Cell Area:               44,061          51,798
Leaf Instances:                 1,249           1,109
Total Instances:                1,249           1,109
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:12        00:00:07
Real Runtime (h:m:s):        00:00:13        00:00:06
CPU  Elapsed (h:m:s):        00:00:17        00:00:24
Real Elapsed (h:m:s):        00:00:15        00:00:21
Memory (MB):                  1562.00         1565.92
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:20
Total Memory (MB):     1573.93
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synthesis.tcl) 151: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(synthesis.tcl) 154: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_map.rpt
}
@file(synthesis.tcl) 159: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Dec04-21:39:36/rtl2intermediate.lec.do'.
        : Alias mapping flow is enabled.
@file(synthesis.tcl) 171: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(synthesis.tcl) 172: syn_opt
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.400 ohm (from cap_table_file)
Site size           : 4.480 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000272  
M2              V         1.00        0.000241  
M3              H         1.00        0.000241  
M4              V         1.00        0.000241  
M5              H         1.00        0.000239  
M6              V         1.00        0.000280  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         0.00         0.339130  
M2              V         1.00         0.278571  
M3              H         1.00         0.278571  
M4              V         1.00         0.278571  
M5              H         1.00         0.278571  
M6              V         1.00         0.081818  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.230000  
METAL2          V         1.00         0.280000  
METAL3          H         1.00         0.280000  
METAL4          V         1.00         0.280000  
METAL5          H         1.00         0.280000  
METAL6          V         1.00         0.440000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'bridge_soc_top' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                 51798        0         0         0        0
-------------------------------------------------------------------------------
 const_prop                51798        0         0         0        0
 simp_cc_inputs            51746        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                 51746        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                51746        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  51746        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  51746        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 51746        0         0         0        0
 rem_buf                   51709        0         0         0        0
 rem_inv                   51666        0         0         0        0
 merge_bi                  51612        0         0         0        0
 io_phase                  51584        0         0         0        0
 gate_comp                 51461        0         0         0        0
 glob_area                 51450        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         2  (        2 /        2 )  0.01
         rem_inv        10  (        3 /        3 )  0.02
        merge_bi        10  (        4 /        4 )  0.02
      rem_inv_qb        15  (        0 /        0 )  0.00
    seq_res_area         6  (        0 /        0 )  1.74
        io_phase         4  (        2 /        2 )  0.01
       gate_comp         4  (        4 /        4 )  0.08
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        12  (        6 /       12 )  0.02
       area_down         5  (        0 /        1 )  0.03
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         7  (        0 /        0 )  0.01
        merge_bi         6  (        0 /        0 )  0.01
      rem_inv_qb        12  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                51450        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  51450        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  51450        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 51450        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         7  (        0 /        0 )  0.01
        merge_bi         6  (        0 /        0 )  0.01
      rem_inv_qb        12  (        0 /        0 )  0.00
        io_phase         2  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.07
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         9  (        0 /        9 )  0.02
       area_down         5  (        0 /        1 )  0.03
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                51450        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  51450        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                     Message Text                       |
---------------------------------------------------------------------------------------
| CFM-1      |Info    |    2 |Wrote dofile.                                           |
| CFM-5      |Info    |    1 |Wrote formal verification information.                  |
| CPI-506    |Warning |    1 |Command 'commit_power_intent' cannot proceed as there   |
|            |        |      | is no power intent loaded.                             |
| GLO-12     |Info    |    1 |Replacing a flip-flop with a logic constant 0.          |
|            |        |      |To prevent this optimization, set the                   |
|            |        |      | 'optimize_constant_0_flops' root attribute to 'false'  |
|            |        |      | or 'optimize_constant_0_seq' instance attribute to     |
|            |        |      | 'false'. You can also see the complete list of deleted |
|            |        |      | sequential with command 'report sequential -deleted'   |
|            |        |      | (on Reason 'constant0').                               |
| GLO-32     |Info    |    1 |Deleting sequential instances not driving any primary   |
|            |        |      | outputs.                                               |
|            |        |      |Optimizations such as constant propagation or           |
|            |        |      | redundancy removal could change the connections so an  |
|            |        |      | instance does not drive any primary outputs anymore.   |
|            |        |      | To see the list of deleted sequential, set the         |
|            |        |      | 'information_level' attribute to 2 or above. If the    |
|            |        |      | message is truncated set the message attribute         |
|            |        |      | 'truncate' to false to see the complete list.          |
| PA-7       |Info    |    4 |Resetting power analysis results.                       |
|            |        |      |All computed switching activities are removed.          |
| RPT_DP-100 |Warning |    1 |The filename, column and line number information will   |
|            |        |      | not be available in the report.                        |
|            |        |      |You must set the 'hdl_track_filename_row_col' attribute |
|            |        |      | to 'true' (before elaborate)                           |
|            |        |      | to enable filename, column, and line number tracking   |
|            |        |      | in the datapath report.                                |
| SYNTH-5    |Info    |    1 |Done mapping.                                           |
| SYNTH-7    |Info    |    1 |Incrementally optimizing.                               |
---------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'bridge_soc_top'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(synthesis.tcl) 173: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
%# Begin write_snapshot (12/04 21:39:54, mem=1529.91M)
%# Begin qos_stats (12/04 21:39:54, mem=1565.74M)
        Computing arrivals and requireds.
%# End qos_stats (12/04 21:39:54, total cpu=01:00:00, real=01:00:00, peak res=627.90M, current mem=1565.74M)


Working Directory = /home/u1500738/Projects/uart_can_bridge/genus
QoS Summary for bridge_soc_top
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                       341              67               2
  R2R (ps):                       341              67               2
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                     44,061          51,798          51,381
Total Cell Area:               44,061          51,798          51,381
Leaf Instances:                 1,249           1,109           1,084
Total Instances:                1,249           1,109           1,084
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:12        00:00:07        00:00:03
Real Runtime (h:m:s):        00:00:13        00:00:06        00:00:03
CPU  Elapsed (h:m:s):        00:00:17        00:00:24        00:00:27
Real Elapsed (h:m:s):        00:00:15        00:00:21        00:00:24
Memory (MB):                  1562.00         1565.92         1565.74
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:22
Total Memory (MB):     1573.75
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : bridge_soc_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Dec04-21:39:36/syn_opt_bridge_soc_top.db' for 'bridge_soc_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:01).
%# End write_snapshot (12/04 21:39:55, total cpu=01:00:00, real=01:00:01, peak res=627.90M, current mem=1573.75M)
@file(synthesis.tcl) 174: report_summary -directory $_REPORTS_PATH


Working Directory = /home/u1500738/Projects/uart_can_bridge/genus
QoS Summary for bridge_soc_top
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                       341              67               2
  R2R (ps):                       341              67               2
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                     44,061          51,798          51,381
Total Cell Area:               44,061          51,798          51,381
Leaf Instances:                 1,249           1,109           1,084
Total Instances:                1,249           1,109           1,084
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:12        00:00:07        00:00:03
Real Runtime (h:m:s):        00:00:13        00:00:06        00:00:03
CPU  Elapsed (h:m:s):        00:00:17        00:00:24        00:00:27
Real Elapsed (h:m:s):        00:00:15        00:00:21        00:00:24
Memory (MB):                  1562.00         1565.92         1565.74
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:23
Total Memory (MB):     1573.75
Executable Version:    21.15-s080_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synthesis.tcl) 176: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(synthesis.tcl) 177: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:39:32 (Dec04) |  195.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:05) |  00:00:04(00:00:05) |  19.9( 21.7) |   21:39:37 (Dec04) |  309.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:07(00:00:08) |  37.1( 34.8) |   21:39:45 (Dec04) |  627.9 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:19) |  00:00:05(00:00:06) |  28.6( 26.1) |   21:39:51 (Dec04) |  618.9 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:02(00:00:04) |  14.4( 17.4) |   21:39:55 (Dec04) |  618.9 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 179: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_opt.rpt
}
@file(synthesis.tcl) 191: report_dp > $_REPORTS_PATH/${DESIGN}_datapath_incr.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(synthesis.tcl) 192: report_messages > $_REPORTS_PATH/${DESIGN}_messages.rpt
@file(synthesis.tcl) 193: write_snapshot -outdir $_REPORTS_PATH -tag final
%# Begin write_snapshot (12/04 21:39:55, mem=1573.75M)
%# Begin qos_stats (12/04 21:39:55, mem=1573.75M)
        Computing arrivals and requireds.
%# End qos_stats (12/04 21:39:55, total cpu=01:00:00, real=01:00:00, peak res=627.90M, current mem=1573.75M)


Working Directory = /home/u1500738/Projects/uart_can_bridge/genus
QoS Summary for bridge_soc_top
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                       341              67               2               2
  R2R (ps):                       341              67               2               2
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                         0               0               0               0
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                     44,061          51,798          51,381          51,381
Total Cell Area:               44,061          51,798          51,381          51,381
Leaf Instances:                 1,249           1,109           1,084           1,084
Total Instances:                1,249           1,109           1,084           1,084
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:12        00:00:07        00:00:03        00:00:00
Real Runtime (h:m:s):        00:00:13        00:00:06        00:00:03        00:00:01
CPU  Elapsed (h:m:s):        00:00:17        00:00:24        00:00:27        00:00:27
Real Elapsed (h:m:s):        00:00:15        00:00:21        00:00:24        00:00:25
Memory (MB):                  1562.00         1565.92         1565.74         1573.75
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:23
Total Memory (MB):     1573.75
Executable Version:    21.15-s080_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : bridge_soc_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Finished exporting design database to file 'reports_Dec04-21:39:36/final_bridge_soc_top.db' for 'bridge_soc_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:00).
%# End write_snapshot (12/04 21:39:55, total cpu=01:00:00, real=01:00:00, peak res=627.90M, current mem=1573.75M)
@file(synthesis.tcl) 194: report_summary -directory $_REPORTS_PATH


Working Directory = /home/u1500738/Projects/uart_can_bridge/genus
QoS Summary for bridge_soc_top
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                       341              67               2               2
  R2R (ps):                       341              67               2               2
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                         0               0               0               0
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                     44,061          51,798          51,381          51,381
Total Cell Area:               44,061          51,798          51,381          51,381
Leaf Instances:                 1,249           1,109           1,084           1,084
Total Instances:                1,249           1,109           1,084           1,084
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:12        00:00:07        00:00:03        00:00:00
Real Runtime (h:m:s):        00:00:13        00:00:06        00:00:03        00:00:01
CPU  Elapsed (h:m:s):        00:00:17        00:00:24        00:00:27        00:00:27
Real Elapsed (h:m:s):        00:00:15        00:00:21        00:00:24        00:00:25
Memory (MB):                  1562.00         1565.92         1565.74         1573.75
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:23
Total Memory (MB):     1573.75
Executable Version:    21.15-s080_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(synthesis.tcl) 195: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_m.v
@file(synthesis.tcl) 197: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_m.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(synthesis.tcl) 198: report_power > $_REPORTS_PATH/${DESIGN}_power.rpt
Warning: Library 'sclib_tsmc180_ff' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'sclib_tsmc180_ff' in domain '-1'
Warning: Library 'sclib_tsmc180_ss' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'sclib_tsmc180_ss' in domain '-1'
Warning: Library 'sclib_tsmc180_tt' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'sclib_tsmc180_tt' in domain '-1'
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : bridge_soc_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: reports_Dec04-21:39:36/bridge_soc_top_power.rpt
@file(synthesis.tcl) 205: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile  ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/bridge_soc_top/bridge_soc_top_mv.fv.json' for netlist 'outputs_Dec04-21:39:36/bridge_soc_top_m.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Dec04-21:39:36/intermediate2final.lec.do'.
        : Alias mapping flow is enabled.
@file(synthesis.tcl) 209: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(synthesis.tcl) 210: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:39:32 (Dec04) |  195.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:05) |  00:00:04(00:00:05) |  19.0( 20.8) |   21:39:37 (Dec04) |  309.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:07(00:00:08) |  35.4( 33.3) |   21:39:45 (Dec04) |  627.9 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:19) |  00:00:05(00:00:06) |  27.2( 25.0) |   21:39:51 (Dec04) |  618.9 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:23) |  00:00:02(00:00:04) |  13.7( 16.7) |   21:39:55 (Dec04) |  618.9 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:24) |  00:00:00(00:00:01) |   4.7(  4.2) |   21:39:56 (Dec04) |  624.3 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(synthesis.tcl) 211: puts "============================"
============================
@file(synthesis.tcl) 212: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(synthesis.tcl) 213: puts "============================"
============================
@file(synthesis.tcl) 215: file copy [get_db / .stdout_log] ${_LOG_PATH}/.
#@ End verbose source ./synthesis.tcl
WARNING: This version of the tool is 803 days old.
@genus:root: 2> report_timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 04 2024  09:40:12 pm
  Module:                 bridge_soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[75]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[75]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10360__7482/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10133__3680/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[75]/D <<<     -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------

@genus:root: 3> report_timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 04 2024  09:43:16 pm
  Module:                 bridge_soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (2 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[75]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[75]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1782                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  44.1   459   356    1075    (-,-) 
  g10590/Z                            -       A->Z   R     INVX4         10  65.7   308   278    1354    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   230   197    1551    (-,-) 
  g10360__7482/Z                      -       A->Z   R     NAND2X1        1   7.2   155   149    1700    (-,-) 
  g10133__3680/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1782    (-,-) 
  soc_can_tx_inst_shift_reg_reg[75]/D <<<     -      F     DFFQSRX1       1     -     -     0    1782    (-,-) 
#--------------------------------------------------------------------------------------------------------------

@genus:root: 4> exit

Lic Summary:
[21:45:32.374706] Cdslmd servers: chickasaw
[21:45:32.374715] Feature usage summary:
[21:45:32.374715] Genus_Synthesis

Normal exit.