<pragmas>
<pragma file="/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp" line="15" pragmaType="interface" parentfunction="dot_prod" mode="m_axi" port="vec_a" bundle="gmem" offset="slave" name="" depth="16" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1"/>
<pragma file="/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp" line="18" pragmaType="interface" parentfunction="dot_prod" mode="m_axi" port="vec_b" bundle="gmem" offset="slave" name="" depth="16" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1"/>
<pragma file="/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp" line="19" pragmaType="interface" parentfunction="dot_prod" mode="m_axi" port="results" bundle="gmem" offset="slave" name="" depth="1" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1"/>
<pragma file="/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp" line="20" pragmaType="interface" parentfunction="dot_prod" mode="s_axilite" port="vec_a" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp" line="22" pragmaType="interface" parentfunction="dot_prod" mode="s_axilite" port="vec_b" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp" line="23" pragmaType="interface" parentfunction="dot_prod" mode="s_axilite" port="results" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp" line="24" pragmaType="interface" parentfunction="dot_prod" mode="s_axilite" port="vector_len" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp" line="25" pragmaType="interface" parentfunction="dot_prod" mode="s_axilite" port="" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
</pragmas>
