[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/home/wangpeng/test/playground_test/test_run_dir/MixedVecRegTester/2021070521391711629391334013300846"
  }
]