

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_INTT_PE_LOOP'
================================================================
* Date:           Mon Jan 13 00:09:22 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  8.00 ns|  54.207 ns|     2.16 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+-------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)   |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max     | min |     max    |   Type  |
    +---------+------------+----------+-------------+-----+------------+---------+
    |        2|  3221225471|  0.108 us|  174.613 sec|    2|  3221225471|       no|
    +---------+------------+----------+-------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |                |   Latency (cycles)   | Iteration|  Initiation Interval  |      Trip      |          |
        |    Loop Name   |   min   |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +----------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |- INTT_PE_LOOP  |        0|  3221225469|         3|          3|          1|  0 ~ 1073741823|       yes|
        +----------------+---------+------------+----------+-----------+-----------+----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul4 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1"   --->   Operation 7 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln64_1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %zext_ln64_1"   --->   Operation 8 'read' 'zext_ln64_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln89_1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %zext_ln89_1"   --->   Operation 9 'read' 'zext_ln89_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln19_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln19_9"   --->   Operation 10 'read' 'zext_ln19_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mod_1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %mod_1"   --->   Operation 11 'read' 'mod_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln19_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln19_8"   --->   Operation 12 'read' 'zext_ln19_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%m_1_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %m_1"   --->   Operation 13 'read' 'm_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln10_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %trunc_ln10"   --->   Operation 14 'read' 'trunc_ln10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln158_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln158_1"   --->   Operation 15 'read' 'trunc_ln158_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln158_2_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln158_2"   --->   Operation 16 'read' 'trunc_ln158_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%hf_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %hf_1"   --->   Operation 17 'read' 'hf_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln64_1_cast = zext i31 %zext_ln64_1_read"   --->   Operation 18 'zext' 'zext_ln64_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln89_1_cast = zext i31 %zext_ln89_1_read"   --->   Operation 19 'zext' 'zext_ln89_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln19_9_cast = zext i16 %zext_ln19_9_read"   --->   Operation 20 'zext' 'zext_ln19_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln19_8_cast = zext i16 %zext_ln19_8_read"   --->   Operation 21 'zext' 'zext_ln19_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %j_1"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %phi_mul4"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc262"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.34>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%j = load i31 %j_1" [Crypto.cpp:160]   --->   Operation 25 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i31 %j" [Crypto.cpp:160]   --->   Operation 26 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.55ns)   --->   "%icmp_ln160 = icmp_slt  i32 %zext_ln160, i32 %hf_1_read" [Crypto.cpp:160]   --->   Operation 27 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.52ns)   --->   "%add_ln160 = add i31 %j, i31 1" [Crypto.cpp:160]   --->   Operation 28 'add' 'add_ln160' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %for.inc265.loopexit.exitStub, void %for.inc262.split" [Crypto.cpp:160]   --->   Operation 29 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%phi_mul4_load = load i13 %phi_mul4" [Crypto.cpp:164]   --->   Operation 30 'load' 'phi_mul4_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i31 %j" [Crypto.cpp:160]   --->   Operation 31 'trunc' 'trunc_ln160' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.54ns)   --->   "%add_ln162 = add i12 %trunc_ln160, i12 %trunc_ln158_2_read" [Crypto.cpp:162]   --->   Operation 32 'add' 'add_ln162' <Predicate = (icmp_ln160)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i12 %add_ln162" [Crypto.cpp:162]   --->   Operation 33 'zext' 'zext_ln162' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%res = getelementptr i32 %DataTemp, i64 0, i64 %zext_ln162" [Crypto.cpp:162]   --->   Operation 34 'getelementptr' 'res' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%u = load i12 %res" [Crypto.cpp:165]   --->   Operation 35 'load' 'u' <Predicate = (icmp_ln160)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 36 [1/1] (1.54ns)   --->   "%add_ln163 = add i12 %add_ln162, i12 %trunc_ln158_1_read" [Crypto.cpp:163]   --->   Operation 36 'add' 'add_ln163' <Predicate = (icmp_ln160)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i12 %add_ln163" [Crypto.cpp:163]   --->   Operation 37 'zext' 'zext_ln163' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%res_2 = getelementptr i32 %DataTemp, i64 0, i64 %zext_ln163" [Crypto.cpp:163]   --->   Operation 38 'getelementptr' 'res_2' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%a2 = load i12 %res_2" [Crypto.cpp:163]   --->   Operation 39 'load' 'a2' <Predicate = (icmp_ln160)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 40 [1/1] (1.67ns)   --->   "%add_ln164_1 = add i13 %phi_mul4_load, i13 %trunc_ln10_read" [Crypto.cpp:164]   --->   Operation 40 'add' 'add_ln164_1' <Predicate = (icmp_ln160)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.99ns)   --->   "%xor_ln164 = xor i13 %phi_mul4_load, i13 4096" [Crypto.cpp:164]   --->   Operation 41 'xor' 'xor_ln164' <Predicate = (icmp_ln160)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i13 %xor_ln164" [Crypto.cpp:164]   --->   Operation 42 'zext' 'zext_ln164' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%twiddle_ram_addr = getelementptr i32 %twiddle_ram, i64 0, i64 %zext_ln164" [Crypto.cpp:164]   --->   Operation 43 'getelementptr' 'twiddle_ram_addr' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%tf = load i13 %twiddle_ram_addr" [Crypto.cpp:164]   --->   Operation 44 'load' 'tf' <Predicate = (icmp_ln160)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%input2_high_7 = partselect i4 @_ssdm_op_PartSelect.i4.i20.i32.i32, i20 %m_1_read, i32 16, i32 19" [Arithmetic.cpp:20->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 45 'partselect' 'input2_high_7' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln160 = store i31 %add_ln160, i31 %j_1" [Crypto.cpp:160]   --->   Operation 46 'store' 'store_ln160' <Predicate = (icmp_ln160)> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln160 = store i13 %add_ln164_1, i13 %phi_mul4" [Crypto.cpp:160]   --->   Operation 47 'store' 'store_ln160' <Predicate = (icmp_ln160)> <Delay = 1.58>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 138 'ret' 'ret_ln0' <Predicate = (!icmp_ln160)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 54.2>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%u = load i12 %res" [Crypto.cpp:165]   --->   Operation 48 'load' 'u' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 49 [1/2] (3.25ns)   --->   "%a2 = load i12 %res_2" [Crypto.cpp:163]   --->   Operation 49 'load' 'a2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%input1_low = trunc i32 %a2" [Crypto.cpp:163]   --->   Operation 50 'trunc' 'input1_low' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (3.25ns)   --->   "%tf = load i13 %twiddle_ram_addr" [Crypto.cpp:164]   --->   Operation 51 'load' 'tf' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%input2_low = trunc i32 %tf" [Crypto.cpp:164]   --->   Operation 52 'trunc' 'input2_low' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i16 %input1_low" [Arithmetic.cpp:17->Arithmetic.cpp:69->Crypto.cpp:167]   --->   Operation 53 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%input1_high = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %a2, i32 16, i32 31" [Arithmetic.cpp:18->Arithmetic.cpp:69->Crypto.cpp:167]   --->   Operation 54 'partselect' 'input1_high' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i16 %input1_high" [Arithmetic.cpp:18->Arithmetic.cpp:69->Crypto.cpp:167]   --->   Operation 55 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i16 %input2_low" [Arithmetic.cpp:19->Arithmetic.cpp:69->Crypto.cpp:167]   --->   Operation 56 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%input2_high = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %tf, i32 16, i32 31" [Arithmetic.cpp:20->Arithmetic.cpp:69->Crypto.cpp:167]   --->   Operation 57 'partselect' 'input2_high' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i16 %input2_high" [Arithmetic.cpp:20->Arithmetic.cpp:69->Crypto.cpp:167]   --->   Operation 58 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (5.58ns)   --->   "%temp1 = mul i32 %zext_ln19, i32 %zext_ln17" [Arithmetic.cpp:22->Arithmetic.cpp:69->Crypto.cpp:167]   --->   Operation 59 'mul' 'temp1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (5.58ns)   --->   "%temp2 = mul i32 %zext_ln20, i32 %zext_ln17" [Arithmetic.cpp:23->Arithmetic.cpp:69->Crypto.cpp:167]   --->   Operation 60 'mul' 'temp2' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_7)   --->   "%temp3 = mul i32 %zext_ln19, i32 %zext_ln18" [Arithmetic.cpp:24->Arithmetic.cpp:69->Crypto.cpp:167]   --->   Operation 61 'mul' 'temp3' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 62 [1/1] (5.58ns)   --->   "%temp4 = mul i32 %zext_ln20, i32 %zext_ln18" [Arithmetic.cpp:25->Arithmetic.cpp:69->Crypto.cpp:167]   --->   Operation 62 'mul' 'temp4' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sum1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %temp4, i32 %temp1" [Arithmetic.cpp:29->Arithmetic.cpp:69->Crypto.cpp:167]   --->   Operation 63 'bitconcatenate' 'sum1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %temp2" [Arithmetic.cpp:30->Arithmetic.cpp:69->Crypto.cpp:167]   --->   Operation 64 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into DSP with root node add_ln30_7)   --->   "%zext_ln30_16 = zext i32 %temp3" [Arithmetic.cpp:30->Arithmetic.cpp:69->Crypto.cpp:167]   --->   Operation 65 'zext' 'zext_ln30_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_7 = add i33 %zext_ln30, i33 %zext_ln30_16" [Arithmetic.cpp:30->Arithmetic.cpp:69->Crypto.cpp:167]   --->   Operation 66 'add' 'add_ln30_7' <Predicate = true> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sum2 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30_7, i16 0" [Arithmetic.cpp:30->Arithmetic.cpp:69->Crypto.cpp:167]   --->   Operation 67 'bitconcatenate' 'sum2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i49 %sum2" [Arithmetic.cpp:28->Arithmetic.cpp:69->Crypto.cpp:167]   --->   Operation 68 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (3.52ns)   --->   "%res_mult = add i64 %zext_ln28, i64 %sum1" [Arithmetic.cpp:32->Arithmetic.cpp:69->Crypto.cpp:167]   --->   Operation 69 'add' 'res_mult' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%input1_low_7 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult, i32 30, i32 45" [Arithmetic.cpp:73->Crypto.cpp:167]   --->   Operation 70 'partselect' 'input1_low_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln17_11 = zext i16 %input1_low_7" [Arithmetic.cpp:17->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 71 'zext' 'zext_ln17_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%input1_high_4 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult, i32 46, i32 61" [Arithmetic.cpp:18->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 72 'partselect' 'input1_high_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i16 %input1_high_4" [Arithmetic.cpp:18->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 73 'zext' 'zext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i4 %input2_high_7" [Arithmetic.cpp:20->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 74 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln20_7 = zext i16 %sext_ln20" [Arithmetic.cpp:20->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 75 'zext' 'zext_ln20_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (5.58ns)   --->   "%temp1_7 = mul i32 %zext_ln17_11, i32 %zext_ln19_8_cast" [Arithmetic.cpp:22->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 76 'mul' 'temp1_7' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (5.58ns)   --->   "%temp2_7 = mul i32 %zext_ln17_11, i32 %zext_ln20_7" [Arithmetic.cpp:23->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 77 'mul' 'temp2_7' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (5.58ns)   --->   "%temp3_7 = mul i32 %zext_ln18_5, i32 %zext_ln19_8_cast" [Arithmetic.cpp:24->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 78 'mul' 'temp3_7' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (5.58ns)   --->   "%temp4_7 = mul i32 %zext_ln18_5, i32 %zext_ln20_7" [Arithmetic.cpp:25->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 79 'mul' 'temp4_7' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %temp4_7" [Arithmetic.cpp:29->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 80 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sum1_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %temp4_7, i32 %temp1_7" [Arithmetic.cpp:29->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 81 'bitconcatenate' 'sum1_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln30_17 = zext i32 %temp2_7" [Arithmetic.cpp:30->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 82 'zext' 'zext_ln30_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln30_18 = zext i32 %temp3_7" [Arithmetic.cpp:30->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 83 'zext' 'zext_ln30_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (2.55ns)   --->   "%add_ln30 = add i32 %temp2_7, i32 %temp3_7" [Arithmetic.cpp:30->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 84 'add' 'add_ln30' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (2.55ns)   --->   "%add_ln30_8 = add i33 %zext_ln30_17, i33 %zext_ln30_18" [Arithmetic.cpp:30->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 85 'add' 'add_ln30_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sum2_7 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30_8, i16 0" [Arithmetic.cpp:30->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 86 'bitconcatenate' 'sum2_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i49 %sum2_7" [Arithmetic.cpp:28->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 87 'zext' 'zext_ln28_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %trunc_ln29, i32 %temp1_7" [Arithmetic.cpp:32->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 88 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %add_ln30, i16 0" [Arithmetic.cpp:32->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 89 'bitconcatenate' 'trunc_ln32_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (3.52ns)   --->   "%res_mult_shift = add i64 %zext_ln28_11, i64 %sum1_7" [Arithmetic.cpp:32->Arithmetic.cpp:75->Crypto.cpp:167]   --->   Operation 90 'add' 'res_mult_shift' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (3.10ns)   --->   "%add_ln74 = add i48 %trunc_ln32_1, i48 %tmp_3" [Arithmetic.cpp:74->Crypto.cpp:167]   --->   Operation 91 'add' 'add_ln74' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%res_mult_shift_part = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %add_ln74, i32 32, i32 47" [Arithmetic.cpp:80->Crypto.cpp:167]   --->   Operation 92 'partselect' 'res_mult_shift_part' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln17_12 = zext i16 %res_mult_shift_part" [Arithmetic.cpp:17->Arithmetic.cpp:81->Crypto.cpp:167]   --->   Operation 93 'zext' 'zext_ln17_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln17_13 = zext i16 %res_mult_shift_part" [Arithmetic.cpp:17->Arithmetic.cpp:81->Crypto.cpp:167]   --->   Operation 94 'zext' 'zext_ln17_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%input2_high_8 = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %mod_1_read, i32 16, i32 30" [Arithmetic.cpp:20->Arithmetic.cpp:81->Crypto.cpp:167]   --->   Operation 95 'partselect' 'input2_high_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln20_8 = zext i15 %input2_high_8" [Arithmetic.cpp:20->Arithmetic.cpp:81->Crypto.cpp:167]   --->   Operation 96 'zext' 'zext_ln20_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (5.58ns)   --->   "%temp1_8 = mul i32 %zext_ln17_12, i32 %zext_ln19_9_cast" [Arithmetic.cpp:22->Arithmetic.cpp:81->Crypto.cpp:167]   --->   Operation 97 'mul' 'temp1_8' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_9)   --->   "%temp2_8 = mul i31 %zext_ln17_13, i31 %zext_ln20_8" [Arithmetic.cpp:23->Arithmetic.cpp:81->Crypto.cpp:167]   --->   Operation 98 'mul' 'temp2_8' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln24_4 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult_shift, i32 48, i32 63" [Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:167]   --->   Operation 99 'partselect' 'trunc_ln24_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i16 %trunc_ln24_4" [Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:167]   --->   Operation 100 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i16 %trunc_ln24_4" [Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:167]   --->   Operation 101 'zext' 'zext_ln24_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (5.58ns)   --->   "%temp3_8 = mul i32 %zext_ln19_9_cast, i32 %zext_ln24" [Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:167]   --->   Operation 102 'mul' 'temp3_8' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (5.58ns)   --->   "%temp4_8 = mul i31 %zext_ln20_8, i31 %zext_ln24_4" [Arithmetic.cpp:25->Arithmetic.cpp:81->Crypto.cpp:167]   --->   Operation 103 'mul' 'temp4_8' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sum1_8 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i31.i32, i31 %temp4_8, i32 %temp1_8" [Arithmetic.cpp:29->Arithmetic.cpp:81->Crypto.cpp:167]   --->   Operation 104 'bitconcatenate' 'sum1_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i63 %sum1_8" [Arithmetic.cpp:28->Arithmetic.cpp:81->Crypto.cpp:167]   --->   Operation 105 'zext' 'zext_ln28_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into DSP with root node add_ln30_9)   --->   "%zext_ln30_19 = zext i31 %temp2_8" [Arithmetic.cpp:30->Arithmetic.cpp:81->Crypto.cpp:167]   --->   Operation 106 'zext' 'zext_ln30_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln30_20 = zext i32 %temp3_8" [Arithmetic.cpp:30->Arithmetic.cpp:81->Crypto.cpp:167]   --->   Operation 107 'zext' 'zext_ln30_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_9 = add i33 %zext_ln30_19, i33 %zext_ln30_20" [Arithmetic.cpp:30->Arithmetic.cpp:81->Crypto.cpp:167]   --->   Operation 108 'add' 'add_ln30_9' <Predicate = true> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sum2_8 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30_9, i16 0" [Arithmetic.cpp:30->Arithmetic.cpp:81->Crypto.cpp:167]   --->   Operation 109 'bitconcatenate' 'sum2_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i49 %sum2_8" [Arithmetic.cpp:28->Arithmetic.cpp:81->Crypto.cpp:167]   --->   Operation 110 'zext' 'zext_ln28_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%res_shift = sub i64 %res_mult, i64 %zext_ln28_12" [Arithmetic.cpp:32->Arithmetic.cpp:81->Crypto.cpp:167]   --->   Operation 111 'sub' 'res_shift' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 112 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%sub_ln85 = sub i64 %res_shift, i64 %zext_ln28_13" [Arithmetic.cpp:85->Crypto.cpp:167]   --->   Operation 112 'sub' 'sub_ln85' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 113 [1/1] (3.52ns)   --->   "%sub_ln89 = sub i64 %sub_ln85, i64 %zext_ln89_1_cast" [Arithmetic.cpp:89->Crypto.cpp:167]   --->   Operation 113 'sub' 'sub_ln89' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln90_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %mod_1_read, i1 0" [Arithmetic.cpp:90->Crypto.cpp:167]   --->   Operation 114 'bitconcatenate' 'shl_ln90_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i32 %shl_ln90_1" [Arithmetic.cpp:90->Crypto.cpp:167]   --->   Operation 115 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (3.52ns)   --->   "%sub_ln90 = sub i64 %sub_ln85, i64 %zext_ln90" [Arithmetic.cpp:90->Crypto.cpp:167]   --->   Operation 116 'sub' 'sub_ln90' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node v)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln89, i32 63" [Arithmetic.cpp:92->Crypto.cpp:167]   --->   Operation 117 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node v)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln90, i32 63" [Arithmetic.cpp:92->Crypto.cpp:167]   --->   Operation 118 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node v)   --->   "%trunc_ln92 = trunc i64 %sub_ln85" [Arithmetic.cpp:92->Crypto.cpp:167]   --->   Operation 119 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node v)   --->   "%trunc_ln92_7 = trunc i64 %sub_ln89" [Arithmetic.cpp:92->Crypto.cpp:167]   --->   Operation 120 'trunc' 'trunc_ln92_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node v)   --->   "%trunc_ln92_8 = trunc i64 %sub_ln90" [Arithmetic.cpp:92->Crypto.cpp:167]   --->   Operation 121 'trunc' 'trunc_ln92_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node v)   --->   "%select_ln92 = select i1 %tmp_8, i32 %trunc_ln92_7, i32 %trunc_ln92_8" [Arithmetic.cpp:92->Crypto.cpp:167]   --->   Operation 122 'select' 'select_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.69ns) (out node of the LUT)   --->   "%v = select i1 %tmp, i32 %trunc_ln92, i32 %select_ln92" [Arithmetic.cpp:92->Crypto.cpp:167]   --->   Operation 123 'select' 'v' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (2.55ns)   --->   "%add_ln40 = add i32 %u, i32 %v" [Arithmetic.cpp:40->Crypto.cpp:168]   --->   Operation 124 'add' 'add_ln40' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (2.55ns)   --->   "%icmp_ln43 = icmp_slt  i32 %add_ln40, i32 %zext_ln64_1_cast" [Arithmetic.cpp:43->Crypto.cpp:168]   --->   Operation 125 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (2.55ns)   --->   "%sub_ln44 = sub i32 %add_ln40, i32 %zext_ln64_1_cast" [Arithmetic.cpp:44->Crypto.cpp:168]   --->   Operation 126 'sub' 'sub_ln44' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.69ns)   --->   "%select_ln43 = select i1 %icmp_ln43, i32 %add_ln40, i32 %sub_ln44" [Arithmetic.cpp:43->Crypto.cpp:168]   --->   Operation 127 'select' 'select_ln43' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %select_ln43, i12 %res" [Arithmetic.cpp:40->Crypto.cpp:168]   --->   Operation 128 'store' 'store_ln40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 9.05>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln161 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [Crypto.cpp:161]   --->   Operation 129 'specpipeline' 'specpipeline_ln161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%speclooptripcount_ln160 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1073741823, i64 536870911" [Crypto.cpp:160]   --->   Operation 130 'speclooptripcount' 'speclooptripcount_ln160' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [Crypto.cpp:160]   --->   Operation 131 'specloopname' 'specloopname_ln160' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (2.55ns)   --->   "%sub_ln53 = sub i32 %u, i32 %v" [Arithmetic.cpp:53->Crypto.cpp:169]   --->   Operation 132 'sub' 'sub_ln53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln53, i32 31" [Arithmetic.cpp:55->Crypto.cpp:169]   --->   Operation 133 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (2.55ns)   --->   "%add_ln56 = add i32 %sub_ln53, i32 %zext_ln64_1_cast" [Arithmetic.cpp:56->Crypto.cpp:169]   --->   Operation 134 'add' 'add_ln56' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.69ns)   --->   "%select_ln55 = select i1 %tmp_9, i32 %add_ln56, i32 %sub_ln53" [Arithmetic.cpp:55->Crypto.cpp:169]   --->   Operation 135 'select' 'select_ln55' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (3.25ns)   --->   "%store_ln53 = store i32 %select_ln55, i12 %res_2" [Arithmetic.cpp:53->Crypto.cpp:169]   --->   Operation 136 'store' 'store_ln53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.inc262" [Crypto.cpp:160]   --->   Operation 137 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hf_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln158_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DataTemp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ trunc_ln158_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln19_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mod_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln19_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln89_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln64_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ twiddle_ram]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul4                (alloca           ) [ 01100]
j_1                     (alloca           ) [ 01100]
zext_ln64_1_read        (read             ) [ 00000]
zext_ln89_1_read        (read             ) [ 00000]
zext_ln19_9_read        (read             ) [ 00000]
mod_1_read              (read             ) [ 00110]
zext_ln19_8_read        (read             ) [ 00000]
m_1_read                (read             ) [ 00100]
trunc_ln10_read         (read             ) [ 00100]
trunc_ln158_1_read      (read             ) [ 00100]
trunc_ln158_2_read      (read             ) [ 00100]
hf_1_read               (read             ) [ 00100]
zext_ln64_1_cast        (zext             ) [ 01111]
zext_ln89_1_cast        (zext             ) [ 00110]
zext_ln19_9_cast        (zext             ) [ 00110]
zext_ln19_8_cast        (zext             ) [ 00110]
store_ln0               (store            ) [ 00000]
store_ln0               (store            ) [ 00000]
br_ln0                  (br               ) [ 00000]
j                       (load             ) [ 00000]
zext_ln160              (zext             ) [ 00000]
icmp_ln160              (icmp             ) [ 00100]
add_ln160               (add              ) [ 00000]
br_ln160                (br               ) [ 00000]
phi_mul4_load           (load             ) [ 00000]
trunc_ln160             (trunc            ) [ 00000]
add_ln162               (add              ) [ 00000]
zext_ln162              (zext             ) [ 00000]
res                     (getelementptr    ) [ 00010]
add_ln163               (add              ) [ 00000]
zext_ln163              (zext             ) [ 00000]
res_2                   (getelementptr    ) [ 01011]
add_ln164_1             (add              ) [ 00000]
xor_ln164               (xor              ) [ 00000]
zext_ln164              (zext             ) [ 00000]
twiddle_ram_addr        (getelementptr    ) [ 00010]
input2_high_7           (partselect       ) [ 00010]
store_ln160             (store            ) [ 00000]
store_ln160             (store            ) [ 00000]
u                       (load             ) [ 01001]
a2                      (load             ) [ 00000]
input1_low              (trunc            ) [ 00000]
tf                      (load             ) [ 00000]
input2_low              (trunc            ) [ 00000]
zext_ln17               (zext             ) [ 00000]
input1_high             (partselect       ) [ 00000]
zext_ln18               (zext             ) [ 00000]
zext_ln19               (zext             ) [ 00000]
input2_high             (partselect       ) [ 00000]
zext_ln20               (zext             ) [ 00000]
temp1                   (mul              ) [ 00000]
temp2                   (mul              ) [ 00000]
temp3                   (mul              ) [ 00000]
temp4                   (mul              ) [ 00000]
sum1                    (bitconcatenate   ) [ 00000]
zext_ln30               (zext             ) [ 00000]
zext_ln30_16            (zext             ) [ 00000]
add_ln30_7              (add              ) [ 00000]
sum2                    (bitconcatenate   ) [ 00000]
zext_ln28               (zext             ) [ 00000]
res_mult                (add              ) [ 00000]
input1_low_7            (partselect       ) [ 00000]
zext_ln17_11            (zext             ) [ 00000]
input1_high_4           (partselect       ) [ 00000]
zext_ln18_5             (zext             ) [ 00000]
sext_ln20               (sext             ) [ 00000]
zext_ln20_7             (zext             ) [ 00000]
temp1_7                 (mul              ) [ 00000]
temp2_7                 (mul              ) [ 00000]
temp3_7                 (mul              ) [ 00000]
temp4_7                 (mul              ) [ 00000]
trunc_ln29              (trunc            ) [ 00000]
sum1_7                  (bitconcatenate   ) [ 00000]
zext_ln30_17            (zext             ) [ 00000]
zext_ln30_18            (zext             ) [ 00000]
add_ln30                (add              ) [ 00000]
add_ln30_8              (add              ) [ 00000]
sum2_7                  (bitconcatenate   ) [ 00000]
zext_ln28_11            (zext             ) [ 00000]
tmp_3                   (bitconcatenate   ) [ 00000]
trunc_ln32_1            (bitconcatenate   ) [ 00000]
res_mult_shift          (add              ) [ 00000]
add_ln74                (add              ) [ 00000]
res_mult_shift_part     (partselect       ) [ 00000]
zext_ln17_12            (zext             ) [ 00000]
zext_ln17_13            (zext             ) [ 00000]
input2_high_8           (partselect       ) [ 00000]
zext_ln20_8             (zext             ) [ 00000]
temp1_8                 (mul              ) [ 00000]
temp2_8                 (mul              ) [ 00000]
trunc_ln24_4            (partselect       ) [ 00000]
zext_ln24               (zext             ) [ 00000]
zext_ln24_4             (zext             ) [ 00000]
temp3_8                 (mul              ) [ 00000]
temp4_8                 (mul              ) [ 00000]
sum1_8                  (bitconcatenate   ) [ 00000]
zext_ln28_12            (zext             ) [ 00000]
zext_ln30_19            (zext             ) [ 00000]
zext_ln30_20            (zext             ) [ 00000]
add_ln30_9              (add              ) [ 00000]
sum2_8                  (bitconcatenate   ) [ 00000]
zext_ln28_13            (zext             ) [ 00000]
res_shift               (sub              ) [ 00000]
sub_ln85                (sub              ) [ 00000]
sub_ln89                (sub              ) [ 00000]
shl_ln90_1              (bitconcatenate   ) [ 00000]
zext_ln90               (zext             ) [ 00000]
sub_ln90                (sub              ) [ 00000]
tmp                     (bitselect        ) [ 00000]
tmp_8                   (bitselect        ) [ 00000]
trunc_ln92              (trunc            ) [ 00000]
trunc_ln92_7            (trunc            ) [ 00000]
trunc_ln92_8            (trunc            ) [ 00000]
select_ln92             (select           ) [ 00000]
v                       (select           ) [ 01001]
add_ln40                (add              ) [ 00000]
icmp_ln43               (icmp             ) [ 00000]
sub_ln44                (sub              ) [ 00000]
select_ln43             (select           ) [ 00000]
store_ln40              (store            ) [ 00000]
specpipeline_ln161      (specpipeline     ) [ 00000]
speclooptripcount_ln160 (speclooptripcount) [ 00000]
specloopname_ln160      (specloopname     ) [ 00000]
sub_ln53                (sub              ) [ 00000]
tmp_9                   (bitselect        ) [ 00000]
add_ln56                (add              ) [ 00000]
select_ln55             (select           ) [ 00000]
store_ln53              (store            ) [ 00000]
br_ln160                (br               ) [ 00000]
ret_ln0                 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hf_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hf_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln158_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln158_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataTemp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataTemp"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln158_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln158_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trunc_ln10">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln19_8">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln19_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mod_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="zext_ln19_9">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln19_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="zext_ln89_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln89_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="zext_ln64_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln64_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="twiddle_ram">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddle_ram"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i33.i16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="phi_mul4_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul4/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="j_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln64_1_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="31" slack="0"/>
<pin id="126" dir="0" index="1" bw="31" slack="0"/>
<pin id="127" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln64_1_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln89_1_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="31" slack="0"/>
<pin id="132" dir="0" index="1" bw="31" slack="0"/>
<pin id="133" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln89_1_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln19_9_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln19_9_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mod_1_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="31" slack="0"/>
<pin id="144" dir="0" index="1" bw="31" slack="0"/>
<pin id="145" dir="1" index="2" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mod_1_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln19_8_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln19_8_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="m_1_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="20" slack="0"/>
<pin id="156" dir="0" index="1" bw="20" slack="0"/>
<pin id="157" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_1_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln10_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="13" slack="0"/>
<pin id="162" dir="0" index="1" bw="13" slack="0"/>
<pin id="163" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln10_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="trunc_ln158_1_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="12" slack="0"/>
<pin id="169" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln158_1_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln158_2_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="0"/>
<pin id="174" dir="0" index="1" bw="12" slack="0"/>
<pin id="175" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln158_2_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="hf_1_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hf_1_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="res_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="12" slack="0"/>
<pin id="188" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="0" slack="0"/>
<pin id="196" dir="0" index="4" bw="12" slack="0"/>
<pin id="197" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="32" slack="0"/>
<pin id="199" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="u/2 a2/2 store_ln40/3 store_ln53/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="res_2_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="12" slack="0"/>
<pin id="205" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_2/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="twiddle_ram_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="13" slack="0"/>
<pin id="213" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twiddle_ram_addr/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="13" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tf/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln64_1_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="31" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1_cast/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln89_1_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="31" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_1_cast/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln19_9_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_9_cast/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln19_8_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_8_cast/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="31" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln0_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="13" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="j_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="31" slack="1"/>
<pin id="250" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln160_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="31" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln160_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="31" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="1"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln160_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="31" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln160/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="phi_mul4_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="13" slack="1"/>
<pin id="268" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul4_load/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln160_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="31" slack="0"/>
<pin id="271" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln162_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="0"/>
<pin id="275" dir="0" index="1" bw="12" slack="1"/>
<pin id="276" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln162/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln162_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln162/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln163_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="12" slack="0"/>
<pin id="285" dir="0" index="1" bw="12" slack="1"/>
<pin id="286" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln163/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln163_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln164_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="13" slack="0"/>
<pin id="295" dir="0" index="1" bw="13" slack="1"/>
<pin id="296" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln164_1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="xor_ln164_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="13" slack="0"/>
<pin id="300" dir="0" index="1" bw="13" slack="0"/>
<pin id="301" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln164/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln164_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="13" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="input2_high_7_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="20" slack="1"/>
<pin id="312" dir="0" index="2" bw="6" slack="0"/>
<pin id="313" dir="0" index="3" bw="6" slack="0"/>
<pin id="314" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high_7/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln160_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="31" slack="0"/>
<pin id="320" dir="0" index="1" bw="31" slack="1"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln160_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="13" slack="0"/>
<pin id="325" dir="0" index="1" bw="13" slack="1"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="input1_low_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input1_low/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="input2_low_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input2_low/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln17_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="input1_high_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="0" index="3" bw="6" slack="0"/>
<pin id="345" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_high/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln18_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln19_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="input2_high_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="6" slack="0"/>
<pin id="362" dir="0" index="3" bw="6" slack="0"/>
<pin id="363" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln20_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="temp1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp1/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="temp2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp2/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="temp4_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp4/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sum1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="32" slack="0"/>
<pin id="394" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln30_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sum2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="49" slack="0"/>
<pin id="404" dir="0" index="1" bw="33" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln28_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="49" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="res_mult_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="49" slack="0"/>
<pin id="415" dir="0" index="1" bw="64" slack="0"/>
<pin id="416" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_mult/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="input1_low_7_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="0" index="1" bw="64" slack="0"/>
<pin id="422" dir="0" index="2" bw="6" slack="0"/>
<pin id="423" dir="0" index="3" bw="7" slack="0"/>
<pin id="424" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_low_7/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln17_11_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_11/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="input1_high_4_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="0" index="1" bw="64" slack="0"/>
<pin id="436" dir="0" index="2" bw="7" slack="0"/>
<pin id="437" dir="0" index="3" bw="7" slack="0"/>
<pin id="438" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_high_4/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln18_5_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="0"/>
<pin id="445" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_5/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="sext_ln20_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="1"/>
<pin id="449" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln20_7_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_7/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="temp1_7_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="0" index="1" bw="16" slack="2"/>
<pin id="457" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp1_7/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="temp2_7_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="0" index="1" bw="16" slack="0"/>
<pin id="462" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp2_7/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="temp3_7_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="0" index="1" bw="16" slack="2"/>
<pin id="468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp3_7/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="temp4_7_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="0" index="1" bw="16" slack="0"/>
<pin id="473" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp4_7/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="trunc_ln29_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sum1_7_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="0" index="2" bw="32" slack="0"/>
<pin id="484" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1_7/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln30_17_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_17/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln30_18_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_18/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln30_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln30_8_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_8/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sum2_7_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="49" slack="0"/>
<pin id="510" dir="0" index="1" bw="33" slack="0"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2_7/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln28_11_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="49" slack="0"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_11/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="48" slack="0"/>
<pin id="522" dir="0" index="1" bw="16" slack="0"/>
<pin id="523" dir="0" index="2" bw="32" slack="0"/>
<pin id="524" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="trunc_ln32_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="48" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="0" index="2" bw="1" slack="0"/>
<pin id="532" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln32_1/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="res_mult_shift_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="49" slack="0"/>
<pin id="538" dir="0" index="1" bw="64" slack="0"/>
<pin id="539" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_mult_shift/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln74_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="48" slack="0"/>
<pin id="544" dir="0" index="1" bw="48" slack="0"/>
<pin id="545" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="res_mult_shift_part_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="0"/>
<pin id="550" dir="0" index="1" bw="48" slack="0"/>
<pin id="551" dir="0" index="2" bw="7" slack="0"/>
<pin id="552" dir="0" index="3" bw="7" slack="0"/>
<pin id="553" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_mult_shift_part/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln17_12_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="0"/>
<pin id="560" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_12/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln17_13_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="0"/>
<pin id="564" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_13/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="input2_high_8_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="15" slack="0"/>
<pin id="568" dir="0" index="1" bw="31" slack="2"/>
<pin id="569" dir="0" index="2" bw="6" slack="0"/>
<pin id="570" dir="0" index="3" bw="6" slack="0"/>
<pin id="571" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high_8/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln20_8_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="15" slack="0"/>
<pin id="577" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_8/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="temp1_8_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="0"/>
<pin id="581" dir="0" index="1" bw="16" slack="2"/>
<pin id="582" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp1_8/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="trunc_ln24_4_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="0"/>
<pin id="586" dir="0" index="1" bw="64" slack="0"/>
<pin id="587" dir="0" index="2" bw="7" slack="0"/>
<pin id="588" dir="0" index="3" bw="7" slack="0"/>
<pin id="589" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_4/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln24_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln24_4_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="16" slack="0"/>
<pin id="600" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_4/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="temp3_8_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="2"/>
<pin id="604" dir="0" index="1" bw="16" slack="0"/>
<pin id="605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp3_8/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="temp4_8_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="15" slack="0"/>
<pin id="609" dir="0" index="1" bw="16" slack="0"/>
<pin id="610" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp4_8/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sum1_8_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="63" slack="0"/>
<pin id="615" dir="0" index="1" bw="31" slack="0"/>
<pin id="616" dir="0" index="2" bw="32" slack="0"/>
<pin id="617" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1_8/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln28_12_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="63" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_12/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln30_20_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_20/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sum2_8_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="49" slack="0"/>
<pin id="631" dir="0" index="1" bw="33" slack="0"/>
<pin id="632" dir="0" index="2" bw="1" slack="0"/>
<pin id="633" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2_8/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln28_13_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="49" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_13/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="res_shift_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="0"/>
<pin id="642" dir="0" index="1" bw="63" slack="0"/>
<pin id="643" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res_shift/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sub_ln85_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="0"/>
<pin id="648" dir="0" index="1" bw="49" slack="0"/>
<pin id="649" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln85/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sub_ln89_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="0"/>
<pin id="654" dir="0" index="1" bw="31" slack="2"/>
<pin id="655" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln89/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="shl_ln90_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="0" index="1" bw="31" slack="2"/>
<pin id="660" dir="0" index="2" bw="1" slack="0"/>
<pin id="661" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln90_1/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln90_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="sub_ln90_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln90/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="64" slack="0"/>
<pin id="677" dir="0" index="2" bw="7" slack="0"/>
<pin id="678" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_8_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="64" slack="0"/>
<pin id="685" dir="0" index="2" bw="7" slack="0"/>
<pin id="686" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="trunc_ln92_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="64" slack="0"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="trunc_ln92_7_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="64" slack="0"/>
<pin id="696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92_7/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="trunc_ln92_8_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="0"/>
<pin id="700" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92_8/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="select_ln92_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="32" slack="0"/>
<pin id="705" dir="0" index="2" bw="32" slack="0"/>
<pin id="706" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="v_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="0"/>
<pin id="713" dir="0" index="2" bw="32" slack="0"/>
<pin id="714" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln40_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="0"/>
<pin id="721" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="icmp_ln43_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="0" index="1" bw="31" slack="2"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="sub_ln44_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="0" index="1" bw="31" slack="2"/>
<pin id="732" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="select_ln43_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="32" slack="0"/>
<pin id="737" dir="0" index="2" bw="32" slack="0"/>
<pin id="738" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="sub_ln53_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="1"/>
<pin id="745" dir="0" index="1" bw="32" slack="1"/>
<pin id="746" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln53/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_9_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="32" slack="0"/>
<pin id="750" dir="0" index="2" bw="6" slack="0"/>
<pin id="751" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="add_ln56_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="0" index="1" bw="31" slack="3"/>
<pin id="758" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="select_ln55_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="32" slack="0"/>
<pin id="763" dir="0" index="2" bw="32" slack="0"/>
<pin id="764" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/4 "/>
</bind>
</comp>

<comp id="769" class="1007" name="grp_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="0"/>
<pin id="771" dir="0" index="1" bw="16" slack="0"/>
<pin id="772" dir="0" index="2" bw="32" slack="0"/>
<pin id="773" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="temp3/3 zext_ln30_16/3 add_ln30_7/3 "/>
</bind>
</comp>

<comp id="778" class="1007" name="grp_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="16" slack="0"/>
<pin id="780" dir="0" index="1" bw="15" slack="0"/>
<pin id="781" dir="0" index="2" bw="32" slack="0"/>
<pin id="782" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="temp2_8/3 zext_ln30_19/3 add_ln30_9/3 "/>
</bind>
</comp>

<comp id="787" class="1005" name="phi_mul4_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="13" slack="0"/>
<pin id="789" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul4 "/>
</bind>
</comp>

<comp id="794" class="1005" name="j_1_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="31" slack="0"/>
<pin id="796" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="801" class="1005" name="mod_1_read_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="31" slack="2"/>
<pin id="803" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="mod_1_read "/>
</bind>
</comp>

<comp id="807" class="1005" name="m_1_read_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="20" slack="1"/>
<pin id="809" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="m_1_read "/>
</bind>
</comp>

<comp id="812" class="1005" name="trunc_ln10_read_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="13" slack="1"/>
<pin id="814" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10_read "/>
</bind>
</comp>

<comp id="817" class="1005" name="trunc_ln158_1_read_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="12" slack="1"/>
<pin id="819" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln158_1_read "/>
</bind>
</comp>

<comp id="822" class="1005" name="trunc_ln158_2_read_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="12" slack="1"/>
<pin id="824" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln158_2_read "/>
</bind>
</comp>

<comp id="827" class="1005" name="hf_1_read_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="1"/>
<pin id="829" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hf_1_read "/>
</bind>
</comp>

<comp id="832" class="1005" name="zext_ln64_1_cast_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="2"/>
<pin id="834" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln64_1_cast "/>
</bind>
</comp>

<comp id="839" class="1005" name="zext_ln89_1_cast_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="64" slack="2"/>
<pin id="841" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln89_1_cast "/>
</bind>
</comp>

<comp id="844" class="1005" name="zext_ln19_9_cast_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="2"/>
<pin id="846" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln19_9_cast "/>
</bind>
</comp>

<comp id="850" class="1005" name="zext_ln19_8_cast_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="2"/>
<pin id="852" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln19_8_cast "/>
</bind>
</comp>

<comp id="859" class="1005" name="res_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="12" slack="1"/>
<pin id="861" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

<comp id="864" class="1005" name="res_2_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="12" slack="1"/>
<pin id="866" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="res_2 "/>
</bind>
</comp>

<comp id="869" class="1005" name="twiddle_ram_addr_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="13" slack="1"/>
<pin id="871" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="twiddle_ram_addr "/>
</bind>
</comp>

<comp id="874" class="1005" name="input2_high_7_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="4" slack="1"/>
<pin id="876" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input2_high_7 "/>
</bind>
</comp>

<comp id="879" class="1005" name="u_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="884" class="1005" name="v_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="1"/>
<pin id="886" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="200"><net_src comp="184" pin="3"/><net_sink comp="191" pin=2"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="124" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="130" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="136" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="148" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="248" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="42" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="248" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="273" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="287"><net_src comp="273" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="297"><net_src comp="266" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="266" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="315"><net_src comp="48" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="50" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="322"><net_src comp="260" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="293" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="191" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="216" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="328" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="54" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="191" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="50" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="56" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="353"><net_src comp="340" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="332" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="54" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="216" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="50" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="56" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="371"><net_src comp="358" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="354" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="336" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="368" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="336" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="368" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="350" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="58" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="384" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="372" pin="2"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="378" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="60" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="62" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="412"><net_src comp="402" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="390" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="64" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="413" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="66" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="68" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="432"><net_src comp="419" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="64" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="413" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="70" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="72" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="446"><net_src comp="433" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="447" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="429" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="429" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="450" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="443" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="443" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="450" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="58" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="470" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="454" pin="2"/><net_sink comp="480" pin=2"/></net>

<net id="491"><net_src comp="459" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="465" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="459" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="465" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="488" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="492" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="60" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="62" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="508" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="74" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="476" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="454" pin="2"/><net_sink comp="520" pin=2"/></net>

<net id="533"><net_src comp="76" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="496" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="62" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="540"><net_src comp="516" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="480" pin="3"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="528" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="520" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="554"><net_src comp="78" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="542" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="80" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="557"><net_src comp="82" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="561"><net_src comp="548" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="548" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="572"><net_src comp="84" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="50" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="574"><net_src comp="66" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="578"><net_src comp="566" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="558" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="590"><net_src comp="64" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="536" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="86" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="593"><net_src comp="88" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="597"><net_src comp="584" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="584" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="594" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="575" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="598" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="618"><net_src comp="90" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="607" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="579" pin="2"/><net_sink comp="613" pin=2"/></net>

<net id="624"><net_src comp="613" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="602" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="60" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="62" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="639"><net_src comp="629" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="413" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="621" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="636" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="646" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="662"><net_src comp="92" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="94" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="667"><net_src comp="657" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="646" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="664" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="679"><net_src comp="96" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="652" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="88" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="687"><net_src comp="96" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="668" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="88" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="693"><net_src comp="646" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="652" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="668" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="707"><net_src comp="682" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="694" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="698" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="715"><net_src comp="674" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="690" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="717"><net_src comp="702" pin="3"/><net_sink comp="710" pin=2"/></net>

<net id="722"><net_src comp="191" pin="7"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="710" pin="3"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="718" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="733"><net_src comp="718" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="739"><net_src comp="724" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="718" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="729" pin="2"/><net_sink comp="734" pin=2"/></net>

<net id="742"><net_src comp="734" pin="3"/><net_sink comp="191" pin=4"/></net>

<net id="752"><net_src comp="114" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="743" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="56" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="759"><net_src comp="743" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="765"><net_src comp="747" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="755" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="767"><net_src comp="743" pin="2"/><net_sink comp="760" pin=2"/></net>

<net id="768"><net_src comp="760" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="774"><net_src comp="354" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="350" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="398" pin="1"/><net_sink comp="769" pin=2"/></net>

<net id="777"><net_src comp="769" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="783"><net_src comp="562" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="575" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="785"><net_src comp="625" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="786"><net_src comp="778" pin="3"/><net_sink comp="629" pin=1"/></net>

<net id="790"><net_src comp="116" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="793"><net_src comp="787" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="797"><net_src comp="120" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="800"><net_src comp="794" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="804"><net_src comp="142" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="810"><net_src comp="154" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="815"><net_src comp="160" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="820"><net_src comp="166" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="825"><net_src comp="172" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="830"><net_src comp="178" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="835"><net_src comp="222" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="842"><net_src comp="226" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="847"><net_src comp="230" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="853"><net_src comp="234" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="862"><net_src comp="184" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="867"><net_src comp="201" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="872"><net_src comp="209" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="877"><net_src comp="309" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="882"><net_src comp="191" pin="7"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="887"><net_src comp="710" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="743" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataTemp | {3 4 }
 - Input state : 
	Port: Crypto_Pipeline_INTT_PE_LOOP : hf_1 | {1 }
	Port: Crypto_Pipeline_INTT_PE_LOOP : trunc_ln158_2 | {1 }
	Port: Crypto_Pipeline_INTT_PE_LOOP : DataTemp | {2 3 }
	Port: Crypto_Pipeline_INTT_PE_LOOP : trunc_ln158_1 | {1 }
	Port: Crypto_Pipeline_INTT_PE_LOOP : trunc_ln10 | {1 }
	Port: Crypto_Pipeline_INTT_PE_LOOP : m_1 | {1 }
	Port: Crypto_Pipeline_INTT_PE_LOOP : zext_ln19_8 | {1 }
	Port: Crypto_Pipeline_INTT_PE_LOOP : mod_1 | {1 }
	Port: Crypto_Pipeline_INTT_PE_LOOP : zext_ln19_9 | {1 }
	Port: Crypto_Pipeline_INTT_PE_LOOP : zext_ln89_1 | {1 }
	Port: Crypto_Pipeline_INTT_PE_LOOP : zext_ln64_1 | {1 }
	Port: Crypto_Pipeline_INTT_PE_LOOP : twiddle_ram | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln160 : 1
		icmp_ln160 : 2
		add_ln160 : 1
		br_ln160 : 3
		trunc_ln160 : 1
		add_ln162 : 2
		zext_ln162 : 3
		res : 4
		u : 5
		add_ln163 : 3
		zext_ln163 : 4
		res_2 : 5
		a2 : 6
		add_ln164_1 : 1
		xor_ln164 : 1
		zext_ln164 : 1
		twiddle_ram_addr : 2
		tf : 3
		store_ln160 : 2
		store_ln160 : 2
	State 3
		input1_low : 1
		input2_low : 1
		zext_ln17 : 2
		input1_high : 1
		zext_ln18 : 2
		zext_ln19 : 2
		input2_high : 1
		zext_ln20 : 2
		temp1 : 3
		temp2 : 3
		temp3 : 3
		temp4 : 3
		sum1 : 4
		zext_ln30 : 4
		zext_ln30_16 : 4
		add_ln30_7 : 5
		sum2 : 6
		zext_ln28 : 7
		res_mult : 8
		input1_low_7 : 9
		zext_ln17_11 : 10
		input1_high_4 : 9
		zext_ln18_5 : 10
		zext_ln20_7 : 1
		temp1_7 : 11
		temp2_7 : 11
		temp3_7 : 11
		temp4_7 : 11
		trunc_ln29 : 12
		sum1_7 : 12
		zext_ln30_17 : 12
		zext_ln30_18 : 12
		add_ln30 : 12
		add_ln30_8 : 13
		sum2_7 : 14
		zext_ln28_11 : 15
		tmp_3 : 13
		trunc_ln32_1 : 13
		res_mult_shift : 16
		add_ln74 : 14
		res_mult_shift_part : 15
		zext_ln17_12 : 16
		zext_ln17_13 : 16
		zext_ln20_8 : 1
		temp1_8 : 17
		temp2_8 : 17
		trunc_ln24_4 : 17
		zext_ln24 : 18
		zext_ln24_4 : 18
		temp3_8 : 19
		temp4_8 : 19
		sum1_8 : 20
		zext_ln28_12 : 21
		zext_ln30_19 : 18
		zext_ln30_20 : 20
		add_ln30_9 : 21
		sum2_8 : 22
		zext_ln28_13 : 23
		res_shift : 22
		sub_ln85 : 24
		sub_ln89 : 25
		zext_ln90 : 1
		sub_ln90 : 25
		tmp : 26
		tmp_8 : 26
		trunc_ln92 : 25
		trunc_ln92_7 : 26
		trunc_ln92_8 : 26
		select_ln92 : 27
		v : 28
		add_ln40 : 29
		icmp_ln43 : 30
		sub_ln44 : 30
		select_ln43 : 31
		store_ln40 : 32
	State 4
		tmp_9 : 1
		add_ln56 : 1
		select_ln55 : 2
		store_ln53 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |        add_ln160_fu_260        |    0    |    0    |    38   |
|          |        add_ln162_fu_273        |    0    |    0    |    12   |
|          |        add_ln163_fu_283        |    0    |    0    |    12   |
|          |       add_ln164_1_fu_293       |    0    |    0    |    14   |
|          |         res_mult_fu_413        |    0    |    0    |    71   |
|    add   |         add_ln30_fu_496        |    0    |    0    |    39   |
|          |        add_ln30_8_fu_502       |    0    |    0    |    39   |
|          |      res_mult_shift_fu_536     |    0    |    0    |    71   |
|          |         add_ln74_fu_542        |    0    |    0    |    55   |
|          |         add_ln40_fu_718        |    0    |    0    |    39   |
|          |         add_ln56_fu_755        |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|
|          |        res_shift_fu_640        |    0    |    0    |    64   |
|          |         sub_ln85_fu_646        |    0    |    0    |    64   |
|    sub   |         sub_ln89_fu_652        |    0    |    0    |    71   |
|          |         sub_ln90_fu_668        |    0    |    0    |    71   |
|          |         sub_ln44_fu_729        |    0    |    0    |    39   |
|          |         sub_ln53_fu_743        |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln92_fu_702       |    0    |    0    |    32   |
|  select  |            v_fu_710            |    0    |    0    |    32   |
|          |       select_ln43_fu_734       |    0    |    0    |    32   |
|          |       select_ln55_fu_760       |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln160_fu_255       |    0    |    0    |    39   |
|          |        icmp_ln43_fu_724        |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|
|          |          temp1_fu_372          |    1    |    0    |    6    |
|          |          temp2_fu_378          |    1    |    0    |    6    |
|          |          temp4_fu_384          |    1    |    0    |    6    |
|          |         temp1_7_fu_454         |    1    |    0    |    6    |
|    mul   |         temp2_7_fu_459         |    1    |    0    |    6    |
|          |         temp3_7_fu_465         |    1    |    0    |    6    |
|          |         temp4_7_fu_470         |    1    |    0    |    6    |
|          |         temp1_8_fu_579         |    1    |    0    |    6    |
|          |         temp3_8_fu_602         |    1    |    0    |    6    |
|          |         temp4_8_fu_607         |    1    |    0    |    6    |
|----------|--------------------------------|---------|---------|---------|
|    xor   |        xor_ln164_fu_298        |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_769           |    1    |    0    |    0    |
|          |           grp_fu_778           |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |  zext_ln64_1_read_read_fu_124  |    0    |    0    |    0    |
|          |  zext_ln89_1_read_read_fu_130  |    0    |    0    |    0    |
|          |  zext_ln19_9_read_read_fu_136  |    0    |    0    |    0    |
|          |     mod_1_read_read_fu_142     |    0    |    0    |    0    |
|   read   |  zext_ln19_8_read_read_fu_148  |    0    |    0    |    0    |
|          |      m_1_read_read_fu_154      |    0    |    0    |    0    |
|          |   trunc_ln10_read_read_fu_160  |    0    |    0    |    0    |
|          | trunc_ln158_1_read_read_fu_166 |    0    |    0    |    0    |
|          | trunc_ln158_2_read_read_fu_172 |    0    |    0    |    0    |
|          |      hf_1_read_read_fu_178     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |     zext_ln64_1_cast_fu_222    |    0    |    0    |    0    |
|          |     zext_ln89_1_cast_fu_226    |    0    |    0    |    0    |
|          |     zext_ln19_9_cast_fu_230    |    0    |    0    |    0    |
|          |     zext_ln19_8_cast_fu_234    |    0    |    0    |    0    |
|          |        zext_ln160_fu_251       |    0    |    0    |    0    |
|          |        zext_ln162_fu_278       |    0    |    0    |    0    |
|          |        zext_ln163_fu_288       |    0    |    0    |    0    |
|          |        zext_ln164_fu_304       |    0    |    0    |    0    |
|          |        zext_ln17_fu_336        |    0    |    0    |    0    |
|          |        zext_ln18_fu_350        |    0    |    0    |    0    |
|          |        zext_ln19_fu_354        |    0    |    0    |    0    |
|          |        zext_ln20_fu_368        |    0    |    0    |    0    |
|          |        zext_ln30_fu_398        |    0    |    0    |    0    |
|          |        zext_ln28_fu_409        |    0    |    0    |    0    |
|   zext   |       zext_ln17_11_fu_429      |    0    |    0    |    0    |
|          |       zext_ln18_5_fu_443       |    0    |    0    |    0    |
|          |       zext_ln20_7_fu_450       |    0    |    0    |    0    |
|          |       zext_ln30_17_fu_488      |    0    |    0    |    0    |
|          |       zext_ln30_18_fu_492      |    0    |    0    |    0    |
|          |       zext_ln28_11_fu_516      |    0    |    0    |    0    |
|          |       zext_ln17_12_fu_558      |    0    |    0    |    0    |
|          |       zext_ln17_13_fu_562      |    0    |    0    |    0    |
|          |       zext_ln20_8_fu_575       |    0    |    0    |    0    |
|          |        zext_ln24_fu_594        |    0    |    0    |    0    |
|          |       zext_ln24_4_fu_598       |    0    |    0    |    0    |
|          |       zext_ln28_12_fu_621      |    0    |    0    |    0    |
|          |       zext_ln30_20_fu_625      |    0    |    0    |    0    |
|          |       zext_ln28_13_fu_636      |    0    |    0    |    0    |
|          |        zext_ln90_fu_664        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       trunc_ln160_fu_269       |    0    |    0    |    0    |
|          |        input1_low_fu_328       |    0    |    0    |    0    |
|          |        input2_low_fu_332       |    0    |    0    |    0    |
|   trunc  |        trunc_ln29_fu_476       |    0    |    0    |    0    |
|          |        trunc_ln92_fu_690       |    0    |    0    |    0    |
|          |       trunc_ln92_7_fu_694      |    0    |    0    |    0    |
|          |       trunc_ln92_8_fu_698      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |      input2_high_7_fu_309      |    0    |    0    |    0    |
|          |       input1_high_fu_340       |    0    |    0    |    0    |
|          |       input2_high_fu_358       |    0    |    0    |    0    |
|partselect|       input1_low_7_fu_419      |    0    |    0    |    0    |
|          |      input1_high_4_fu_433      |    0    |    0    |    0    |
|          |   res_mult_shift_part_fu_548   |    0    |    0    |    0    |
|          |      input2_high_8_fu_566      |    0    |    0    |    0    |
|          |       trunc_ln24_4_fu_584      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           sum1_fu_390          |    0    |    0    |    0    |
|          |           sum2_fu_402          |    0    |    0    |    0    |
|          |          sum1_7_fu_480         |    0    |    0    |    0    |
|          |          sum2_7_fu_508         |    0    |    0    |    0    |
|bitconcatenate|          tmp_3_fu_520          |    0    |    0    |    0    |
|          |       trunc_ln32_1_fu_528      |    0    |    0    |    0    |
|          |          sum1_8_fu_613         |    0    |    0    |    0    |
|          |          sum2_8_fu_629         |    0    |    0    |    0    |
|          |        shl_ln90_1_fu_657       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   sext   |        sext_ln20_fu_447        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           tmp_fu_674           |    0    |    0    |    0    |
| bitselect|          tmp_8_fu_682          |    0    |    0    |    0    |
|          |          tmp_9_fu_747          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    12   |    0    |   1056  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     hf_1_read_reg_827    |   32   |
|   input2_high_7_reg_874  |    4   |
|        j_1_reg_794       |   31   |
|     m_1_read_reg_807     |   20   |
|    mod_1_read_reg_801    |   31   |
|     phi_mul4_reg_787     |   13   |
|       res_2_reg_864      |   12   |
|        res_reg_859       |   12   |
|  trunc_ln10_read_reg_812 |   13   |
|trunc_ln158_1_read_reg_817|   12   |
|trunc_ln158_2_read_reg_822|   12   |
| twiddle_ram_addr_reg_869 |   13   |
|         u_reg_879        |   32   |
|         v_reg_884        |   32   |
| zext_ln19_8_cast_reg_850 |   32   |
| zext_ln19_9_cast_reg_844 |   32   |
| zext_ln64_1_cast_reg_832 |   32   |
| zext_ln89_1_cast_reg_839 |   64   |
+--------------------------+--------+
|           Total          |   429  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_191 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_191 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_216 |  p0  |   2  |  13  |   26   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   50   ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |    0   |  1056  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   429  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    4   |   429  |  1083  |
+-----------+--------+--------+--------+--------+
