#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000197f979bab0 .scope module, "tb_absorb_unit" "tb_absorb_unit" 2 4;
 .timescale -9 -12;
P_00000197f9758020 .param/l "RATE_BITS" 1 2 7, +C4<00000000000000000000010001000000>;
P_00000197f9758058 .param/l "WORDS" 1 2 8, +C4<00000000000000000000000000010001>;
v00000197f97a0f80_0 .var "clk", 0 0;
v00000197f97a1020_0 .var "expected", 1087 0;
v00000197f980f310_0 .net "full", 0 0, v00000197f975be80_0;  1 drivers
v00000197f980eeb0_0 .var/i "i", 31 0;
v00000197f980f590_0 .var "in_data", 63 0;
v00000197f980f6d0_0 .var "in_valid", 0 0;
v00000197f980f1d0_0 .net "rate_buf", 1087 0, v00000197f9772b90_0;  1 drivers
v00000197f980e910_0 .net "ready", 0 0, v00000197f9772c30_0;  1 drivers
v00000197f980f4f0_0 .var "reset", 0 0;
v00000197f980e9b0 .array "vec", 16 0, 63 0;
S_00000197f979cd70 .scope task, "build_expected" "build_expected" 2 48, 2 48 0, S_00000197f979bab0;
 .timescale -9 -12;
v00000197f97731b0_0 .var/i "k", 31 0;
TD_tb_absorb_unit.build_expected ;
    %pushi/vec4 0, 0, 1088;
    %store/vec4 v00000197f97a1020_0, 0, 1088;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000197f97731b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000197f97731b0_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_0.1, 5;
    %ix/getv/s 4, v00000197f97731b0_0;
    %load/vec4a v00000197f980e9b0, 4;
    %load/vec4 v00000197f97731b0_0;
    %muli 64, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v00000197f97a1020_0, 4, 64;
    %load/vec4 v00000197f97731b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000197f97731b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_00000197f97a4360 .scope task, "do_reset" "do_reset" 2 74, 2 74 0, S_00000197f979bab0;
 .timescale -9 -12;
E_00000197f979e600 .event posedge, v00000197f975bde0_0;
TD_tb_absorb_unit.do_reset ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197f980f4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197f980f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000197f980f590_0, 0, 64;
    %pushi/vec4 3, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000197f979e600;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197f980f4f0_0, 0, 1;
    %wait E_00000197f979e600;
    %end;
S_00000197f97a44f0 .scope module, "dut" "absorb_unit" 2 22, 3 1 0, S_00000197f979bab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 64 "in_data";
    .port_info 4 /OUTPUT 1 "ready";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 1088 "rate_buf";
P_00000197f979cf00 .param/l "RATE_BITS" 0 3 2, +C4<00000000000000000000010001000000>;
P_00000197f979cf38 .param/l "S_EMPTY" 1 3 13, C4<00>;
P_00000197f979cf70 .param/l "S_FULL" 1 3 15, C4<10>;
P_00000197f979cfa8 .param/l "S_LOADING" 1 3 14, C4<01>;
v00000197f975bde0_0 .net "clk", 0 0, v00000197f97a0f80_0;  1 drivers
v00000197f975be80_0 .var "full", 0 0;
v00000197f97a4680_0 .net "in_data", 63 0, v00000197f980f590_0;  1 drivers
v00000197f97a4720_0 .net "in_valid", 0 0, v00000197f980f6d0_0;  1 drivers
v00000197f9772b90_0 .var "rate_buf", 1087 0;
v00000197f9772c30_0 .var "ready", 0 0;
v00000197f9772cd0_0 .net "reset", 0 0, v00000197f980f4f0_0;  1 drivers
v00000197f9772d70_0 .var "state", 1 0;
v00000197f9772e10_0 .var "word_cnt", 5 0;
E_00000197f979eec0 .event posedge, v00000197f9772cd0_0, v00000197f975bde0_0;
S_00000197f9772eb0 .scope task, "send_word" "send_word" 2 61, 2 61 0, S_00000197f979bab0;
 .timescale -9 -12;
v00000197f97a0ee0_0 .var "w", 63 0;
E_00000197f979e000 .event anyedge, v00000197f9772c30_0;
TD_tb_absorb_unit.send_word ;
T_2.4 ;
    %load/vec4 v00000197f980e910_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.5, 6;
    %wait E_00000197f979e000;
    %jmp T_2.4;
T_2.5 ;
    %wait E_00000197f979e600;
    %load/vec4 v00000197f97a0ee0_0;
    %assign/vec4 v00000197f980f590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000197f980f6d0_0, 0;
    %wait E_00000197f979e600;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000197f980f6d0_0, 0;
    %end;
    .scope S_00000197f97a44f0;
T_3 ;
    %wait E_00000197f979eec0;
    %load/vec4 v00000197f9772cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000197f9772d70_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000197f9772e10_0, 0;
    %pushi/vec4 0, 0, 1088;
    %assign/vec4 v00000197f9772b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000197f975be80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000197f9772c30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000197f9772d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000197f9772c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000197f975be80_0, 0;
    %load/vec4 v00000197f97a4720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v00000197f97a4680_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000197f9772b90_0, 4, 5;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v00000197f9772e10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000197f9772d70_0, 0;
T_3.6 ;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000197f9772c30_0, 0;
    %load/vec4 v00000197f97a4720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v00000197f97a4680_0;
    %ix/load 5, 0, 0;
    %load/vec4 v00000197f9772e10_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v00000197f9772b90_0, 4, 5;
    %load/vec4 v00000197f9772e10_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000197f9772e10_0, 0;
    %load/vec4 v00000197f9772e10_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000197f9772d70_0, 0;
T_3.10 ;
T_3.8 ;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000197f9772c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000197f975be80_0, 0;
    %load/vec4 v00000197f97a4720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000197f9772d70_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000197f9772e10_0, 0;
T_3.12 ;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000197f979bab0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197f97a0f80_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000197f979bab0;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v00000197f97a0f80_0;
    %inv;
    %store/vec4 v00000197f97a0f80_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00000197f979bab0;
T_6 ;
    %vpi_call 2 38 "$dumpfile", "../vcd_files/absorb_unit_wave.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000197f979bab0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000197f979bab0;
T_7 ;
    %vpi_call 2 87 "$display", "==== absorb_unit TB start (RATE_BITS=%0d, WORDS=%0d) ====", P_00000197f9758020, P_00000197f9758058 {0 0 0};
    %fork TD_tb_absorb_unit.do_reset, S_00000197f97a4360;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000197f980eeb0_0, 0, 32;
T_7.0 ;
    %load/vec4 v00000197f980eeb0_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 4042260480, 0, 32;
    %concati/vec4 0, 0, 32;
    %load/vec4 v00000197f980eeb0_0;
    %pad/u 64;
    %or;
    %ix/getv/s 4, v00000197f980eeb0_0;
    %store/vec4a v00000197f980e9b0, 4, 0;
    %load/vec4 v00000197f980eeb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000197f980eeb0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %fork TD_tb_absorb_unit.build_expected, S_00000197f979cd70;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000197f980eeb0_0, 0, 32;
T_7.2 ;
    %load/vec4 v00000197f980eeb0_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_7.3, 5;
    %ix/getv/s 4, v00000197f980eeb0_0;
    %load/vec4a v00000197f980e9b0, 4;
    %store/vec4 v00000197f97a0ee0_0, 0, 64;
    %fork TD_tb_absorb_unit.send_word, S_00000197f9772eb0;
    %join;
    %load/vec4 v00000197f980eeb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000197f980eeb0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 2, 0, 32;
T_7.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.5, 5;
    %jmp/1 T_7.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000197f979e600;
    %jmp T_7.4;
T_7.5 ;
    %pop/vec4 1;
    %load/vec4 v00000197f980f310_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.6, 6;
    %vpi_call 2 106 "$display", "[%0t] ERROR: full did not assert after %0d words!", $time, P_00000197f9758058 {0 0 0};
    %vpi_call 2 107 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call 2 109 "$display", "[%0t] INFO : full asserted (block ready).", $time {0 0 0};
T_7.7 ;
    %load/vec4 v00000197f980f1d0_0;
    %load/vec4 v00000197f97a1020_0;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %vpi_call 2 114 "$display", "[%0t] ERROR: rate_buf mismatch!", $time {0 0 0};
    %vpi_call 2 115 "$display", "Expected: %0h", v00000197f97a1020_0 {0 0 0};
    %vpi_call 2 116 "$display", "Got     : %0h", v00000197f980f1d0_0 {0 0 0};
    %vpi_call 2 117 "$fatal", 32'sb00000000000000000000000000000001 {0 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call 2 119 "$display", "[%0t] OK   : rate_buf matches expected.", $time {0 0 0};
T_7.9 ;
    %wait E_00000197f979e600;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000197f980f6d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000197f980f590_0, 0;
    %pushi/vec4 10, 0, 32;
T_7.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.11, 5;
    %jmp/1 T_7.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000197f979e600;
    %jmp T_7.10;
T_7.11 ;
    %pop/vec4 1;
    %vpi_call 2 130 "$display", "==== absorb_unit TB PASS ====" {0 0 0};
    %vpi_call 2 131 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000197f979bab0;
T_8 ;
    %wait E_00000197f979e600;
    %load/vec4 v00000197f980f6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call 2 137 "$display", "[%0t] beat sent: in_data=%h", $time, v00000197f980f590_0 {0 0 0};
T_8.0 ;
    %load/vec4 v00000197f980f310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %vpi_call 2 139 "$display", "[%0t] FULL=1 (block ready)", $time {0 0 0};
T_8.2 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_absorb_unit.v";
    "./../absorb_unit.v";
