# verilog-memoryBlockSimulator
Here is my solution for the simulation of memory blocks on a FIFO-based model, using ISE: CORE Generator (Xilinx).
