****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 18:42:33 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_attn_stat_shift_reg_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_stat_shift_reg_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                            Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                      0.0000      0.0000
  clock network delay (propagated)                                                                            -0.0128     -0.0128

  i_img2_jtag_attn_stat_shift_reg_reg_3_/CP (DFCNQND1BWP16P90CPD)                        0.0168      0.9300    0.0000     -0.0128 r    (46.29,17.42)     s, n
  i_img2_jtag_attn_stat_shift_reg_reg_3_/QN (DFCNQND1BWP16P90CPD)                        0.0180      0.9120    0.0440      0.0312 r    (46.04,17.42)     s, n
  n2 (net)                                                            3      0.0041
  U288/A1 (OAI21OPTPBD4BWP16P90CPD)                                                      0.0180      0.9300    0.0001      0.0313 r    (46.73,15.70)
  U288/ZN (OAI21OPTPBD4BWP16P90CPD)                                                      0.0043      0.9120    0.0072      0.0386 f    (46.46,15.70)
  n365 (net)                                                          1      0.0010
  i_img2_jtag_attn_stat_shift_reg_reg_3_/D (DFCNQND1BWP16P90CPD)                         0.0043      0.9300    0.0000      0.0386 f    (44.53,17.39)     s, n
  data arrival time                                                                                                        0.0386

  clock clock (rise edge)                                                                                      0.0000      0.0000
  clock network delay (propagated)                                                                            -0.0049     -0.0049
  clock reconvergence pessimism                                                                               -0.0078     -0.0127
  i_img2_jtag_attn_stat_shift_reg_reg_3_/CP (DFCNQND1BWP16P90CPD)                        0.0172      1.0700    0.0000     -0.0127 r    (46.29,17.42)     s, n
  clock uncertainty                                                                                            0.0430      0.0303
  library hold time                                                                                  1.0000    0.0103      0.0406
  data required time                                                                                                       0.0406
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       0.0406
  data arrival time                                                                                                       -0.0386
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                        -0.0019



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                            Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                      0.0000      0.0000
  clock network delay (ideal)                                                                                  0.0000      0.0000
  input external delay                                                                                         0.5000      0.5000

  tdi (in)                                                                               0.0038      0.9120    0.0007      0.5007 r    (61.75,13.65)
  tdi (net)                                                           1      0.0010
  FTB_1__40/I (CKBD1BWP16P90CPD)                                                         0.0038      0.9300    0.0000      0.5007 r    (58.98,12.82)     s
  FTB_1__40/Z (CKBD1BWP16P90CPD)                                                         0.0199      0.9120    0.0166      0.5173 r    (58.83,12.82)     s
  ZBUF_26_0 (net)                                                     3      0.0051
  ZBUF_26_inst_1198/I (BUFFD14BWP16P90CPDLVT)                                            0.0199      0.9300    0.0001      0.5174 r    (59.01,13.39)
  ZBUF_26_inst_1198/Z (BUFFD14BWP16P90CPDLVT)                                            0.0222      0.9120    0.0226      0.5400 r    (59.90,13.39)
  dbg_dat_si[0] (net)                                                 1      0.1003
  dbg_dat_si[0] (out)                                                                    0.0222      0.9300    0.0023      0.5423 r    (61.75,12.45)
  data arrival time                                                                                                        0.5423

  clock clock (rise edge)                                                                                      0.0000      0.0000
  clock network delay (ideal)                                                                                  0.0000      0.0000
  clock reconvergence pessimism                                                                               -0.0000      0.0000
  clock uncertainty                                                                                            0.0430      0.0430
  output external delay                                                                                       -0.5000     -0.4570
  data required time                                                                                                      -0.4570
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      -0.4570
  data arrival time                                                                                                       -0.5423
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              0.9994



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  trstn (in)                                                                                0.0278      0.9120    0.0104      0.5104 r    (61.75,11.49)
  trstn (net)                                                           24      0.0319
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CDN (DFCNQD1BWP16P90CPD)                        0.0300      0.9300    0.0019      0.5122 r    (59.14,16.22)     s, n
  data arrival time                                                                                                           0.5122

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0053     -0.0053
  clock reconvergence pessimism                                                                                  -0.0000     -0.0053
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                         0.0147      1.0700    0.0000     -0.0053 r    (59.97,16.27)     s, n
  clock uncertainty                                                                                               0.0430      0.0377
  library hold time                                                                                     1.0000    0.0238      0.0614
  data required time                                                                                                          0.0614
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0614
  data arrival time                                                                                                          -0.5122
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4508



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0128     -0.0128

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0168      0.9300    0.0000     -0.0128 r    (56.37,18.00)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0145      0.9120    0.0330      0.0202 r    (56.12,18.00)     s, n
  n409 (net)                                                             2      0.0047
  HFSBUF_4_25/I (CKBD14BWP16P90CPDULVT)                                                     0.0145      0.9300    0.0002      0.0204 r    (59.01,20.30)
  HFSBUF_4_25/Z (CKBD14BWP16P90CPDULVT)                                                     0.0177      0.9120    0.0169      0.0374 r    (59.91,20.30)
  dbg_avail_force[0] (net)                                               1      0.1005
  dbg_avail_force[0] (out)                                                                  0.0179      0.9300    0.0024      0.0398 r    (61.75,17.73)
  data arrival time                                                                                                           0.0398

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0430      0.0430
  output external delay                                                                                          -0.5000     -0.4570
  data required time                                                                                                         -0.4570
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4570
  data arrival time                                                                                                          -0.0398
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4968



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_cont_shift_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0173     -0.0173

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0276      0.9300    0.0000     -0.0173 r    (55.11,28.94)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0276      0.9420    0.0701      0.0527 f    (54.86,28.94)     s, n
  n411 (net)                                                             2      0.0073
  U518/A2 (AOI22D1BWP16P90CPD)                                                              0.0276      0.9300    0.0015      0.0542 f    (55.42,22.70)
  U518/ZN (AOI22D1BWP16P90CPD)                                                              0.0119      0.9420    0.0163      0.0705 r    (55.55,22.62)
  n240 (net)                                                             1      0.0007
  U519/B (IOAI21D1BWP16P90CPD)                                                              0.0119      0.9300    0.0001      0.0706 r    (54.94,22.55)
  U519/ZN (IOAI21D1BWP16P90CPD)                                                             0.0140      0.9420    0.0140      0.0846 f    (54.80,22.60)
  n112 (net)                                                             1      0.0009
  i_img2_jtag_attn_cont_shift_reg_reg_2_/D (DFCNQD1BWP16P90CPD)                             0.0140      0.9300    0.0001      0.0847 f    (53.80,23.79)     s, n
  data arrival time                                                                                                           0.0847

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0100     -0.0100
  clock reconvergence pessimism                                                                                  -0.0071     -0.0171
  i_img2_jtag_attn_cont_shift_reg_reg_2_/CP (DFCNQD1BWP16P90CPD)                            0.0278      1.0700    0.0000     -0.0171 r    (55.47,23.76)     s, n
  clock uncertainty                                                                                               0.0530      0.0359
  library hold time                                                                                     1.0000    0.0277      0.0637
  data required time                                                                                                          0.0637
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0637
  data arrival time                                                                                                          -0.0847
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0210



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0077      0.9420    0.0013      0.5013 r    (61.75,13.65)
  tdi (net)                                                              1      0.0010
  FTB_1__40/I (CKBD1BWP16P90CPD)                                                            0.0077      0.9300    0.0001      0.5014 r    (58.98,12.82)     s
  FTB_1__40/Z (CKBD1BWP16P90CPD)                                                            0.0352      0.9420    0.0324      0.5338 r    (58.83,12.82)     s
  ZBUF_26_0 (net)                                                        3      0.0050
  ZBUF_26_inst_1198/I (BUFFD14BWP16P90CPDLVT)                                               0.0352      0.9300    0.0003      0.5342 r    (59.01,13.39)
  ZBUF_26_inst_1198/Z (BUFFD14BWP16P90CPDLVT)                                               0.0350      0.9420    0.0401      0.5742 r    (59.90,13.39)
  dbg_dat_si[0] (net)                                                    1      0.1003
  dbg_dat_si[0] (out)                                                                       0.0382      0.9300    0.0123      0.5866 r    (61.75,12.45)
  data arrival time                                                                                                           0.5866

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.5866
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0336



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  trstn (in)                                                                                0.0485      0.9420    0.0165      0.5165 r    (61.75,11.49)
  trstn (net)                                                           24      0.0327
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CDN (DFCNQD1BWP16P90CPD)                        0.0573      0.9300    0.0044      0.5209 r    (59.14,16.22)     s, n
  data arrival time                                                                                                           0.5209

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0141     -0.0141
  clock reconvergence pessimism                                                                                  -0.0000     -0.0141
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                         0.0235      1.0700    0.0000     -0.0141 r    (59.97,16.27)     s, n
  clock uncertainty                                                                                               0.0530      0.0389
  library hold time                                                                                     1.0000    0.0570      0.0959
  data required time                                                                                                          0.0959
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0959
  data arrival time                                                                                                          -0.5209
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4250



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0173     -0.0173

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0278      0.9300    0.0000     -0.0173 r    (56.37,18.00)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0243      0.9420    0.0638      0.0465 r    (56.12,18.00)     s, n
  n409 (net)                                                             2      0.0047
  HFSBUF_4_25/I (CKBD14BWP16P90CPDULVT)                                                     0.0243      0.9300    0.0008      0.0472 r    (59.01,20.30)
  HFSBUF_4_25/Z (CKBD14BWP16P90CPDULVT)                                                     0.0264      0.9420    0.0276      0.0748 r    (59.91,20.30)
  dbg_avail_force[0] (net)                                               1      0.1005
  dbg_avail_force[0] (out)                                                                  0.0292      0.9300    0.0101      0.0849 r    (61.75,17.73)
  data arrival time                                                                                                           0.0849

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.0849
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5319



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_20_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_19_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0084     -0.0084

  i_img2_jtag_pnp_jpnp_shift_reg_reg_20_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0092      0.9300    0.0000     -0.0084 r    (18.12,12.82)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_20_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0067      0.9270    0.0384      0.0301 f    (17.87,12.82)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[20] (net)                               1      0.0013
  copt_h_inst_1275/I (CKBD1BWP16P90CPD)                                                     0.0067      0.9300    0.0002      0.0302 f    (12.68,15.12)
  copt_h_inst_1275/Z (CKBD1BWP16P90CPD)                                                     0.0064      0.9270    0.0119      0.0422 f    (12.83,15.12)
  copt_net_205 (net)                                                     1      0.0007
  U364/A1 (INR2D1BWP16P90CPD)                                                               0.0064      0.9300    0.0000      0.0422 f    (11.28,15.09)
  U364/ZN (INR2D1BWP16P90CPD)                                                               0.0088      0.9270    0.0132      0.0554 f    (11.42,15.12)
  n311 (net)                                                             1      0.0011
  i_img2_jtag_pnp_jpnp_shift_reg_reg_19_/D (DFCNQD1BWP16P90CPDILVT)                         0.0088      0.9300    0.0001      0.0555 f    (15.64,16.88)     s, n
  data arrival time                                                                                                           0.0555

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0021     -0.0021
  clock reconvergence pessimism                                                                                  -0.0058     -0.0079
  i_img2_jtag_pnp_jpnp_shift_reg_reg_19_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0095      1.0700    0.0000     -0.0079 r    (17.31,16.85)     s, n
  clock uncertainty                                                                                               0.0480      0.0401
  library hold time                                                                                     1.0000    0.0087      0.0488
  data required time                                                                                                          0.0488
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0488
  data arrival time                                                                                                          -0.0555
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0067



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0054      0.9270    0.0009      0.5009 r    (61.75,13.65)
  tdi (net)                                                              1      0.0010
  FTB_1__40/I (CKBD1BWP16P90CPD)                                                            0.0054      0.9300    0.0001      0.5010 r    (58.98,12.82)     s
  FTB_1__40/Z (CKBD1BWP16P90CPD)                                                            0.0252      0.9270    0.0220      0.5230 r    (58.83,12.82)     s
  ZBUF_26_0 (net)                                                        3      0.0051
  ZBUF_26_inst_1198/I (BUFFD14BWP16P90CPDLVT)                                               0.0252      0.9300    0.0002      0.5232 r    (59.01,13.39)
  ZBUF_26_inst_1198/Z (BUFFD14BWP16P90CPDLVT)                                               0.0277      0.9270    0.0296      0.5528 r    (59.90,13.39)
  dbg_dat_si[0] (net)                                                    1      0.1003
  dbg_dat_si[0] (out)                                                                       0.0288      0.9300    0.0065      0.5594 r    (61.75,12.45)
  data arrival time                                                                                                           0.5594

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.5594
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0113



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  trstn (in)                                                                                0.0363      0.9270    0.0124      0.5124 r    (61.75,11.49)
  trstn (net)                                                           24      0.0327
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CDN (DFCNQD1BWP16P90CPD)                        0.0413      0.9300    0.0030      0.5154 r    (59.14,16.22)     s, n
  data arrival time                                                                                                           0.5154

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0079     -0.0079
  clock reconvergence pessimism                                                                                  -0.0000     -0.0079
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                         0.0186      1.0700    0.0000     -0.0079 r    (59.97,16.27)     s, n
  clock uncertainty                                                                                               0.0480      0.0401
  library hold time                                                                                     1.0000    0.0357      0.0758
  data required time                                                                                                          0.0758
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0758
  data arrival time                                                                                                          -0.5154
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4396



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0115     -0.0115

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0216      0.9300    0.0000     -0.0115 r    (56.37,18.00)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0187      0.9270    0.0457      0.0342 r    (56.12,18.00)     s, n
  n409 (net)                                                             2      0.0047
  HFSBUF_4_25/I (CKBD14BWP16P90CPDULVT)                                                     0.0187      0.9300    0.0005      0.0347 r    (59.01,20.30)
  HFSBUF_4_25/Z (CKBD14BWP16P90CPDULVT)                                                     0.0218      0.9270    0.0217      0.0564 r    (59.91,20.30)
  dbg_avail_force[0] (net)                                               1      0.1005
  dbg_avail_force[0] (out)                                                                  0.0229      0.9300    0.0058      0.0622 r    (61.75,17.73)
  data arrival time                                                                                                           0.0622

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.0622
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5142


1
