$date
  Mon Jul 13 14:06:12 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module math_real $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module rom_tb $end
$var reg 16 ! addr[15:0] $end
$var reg 32 " d_out[31:0] $end
$scope module uut $end
$var reg 16 # addr[15:0] $end
$var reg 32 $ d_out[31:0] $end
$comment memory is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000000000000000 !
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU "
b0000000000000000 #
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU $
#5000000
b00100000000001000000000100000000 "
b00100000000001000000000100000000 $
#15000000
b0000000000000100 !
b0000000000000100 #
#20000000
b10001100000001010000000101010000 "
b10001100000001010000000101010000 $
#30000000
