<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1555</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1555-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1555.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-275</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:190px;left:80px;white-space:nowrap" class="ft02">60DH</p>
<p style="position:absolute;top:190px;left:137px;white-space:nowrap" class="ft02">1549</p>
<p style="position:absolute;top:190px;left:186px;white-space:nowrap" class="ft02">MSR_PKG_C2_RESIDENCY</p>
<p style="position:absolute;top:190px;left:362px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:190px;left:454px;white-space:nowrap" class="ft02">Note:&#160;C-state&#160;values are processor specific&#160;C-state&#160;code&#160;names,&#160;</p>
<p style="position:absolute;top:207px;left:454px;white-space:nowrap" class="ft02">unrelated to&#160;MWAIT extension C-state parameters&#160;or&#160;ACPI&#160;C-States.</p>
<p style="position:absolute;top:231px;left:186px;white-space:nowrap" class="ft02">63:0</p>
<p style="position:absolute;top:231px;left:454px;white-space:nowrap" class="ft02">Package C2 Residency Counter.&#160;(R/O)</p>
<p style="position:absolute;top:254px;left:81px;white-space:nowrap" class="ft02">610H</p>
<p style="position:absolute;top:254px;left:137px;white-space:nowrap" class="ft02">1552</p>
<p style="position:absolute;top:254px;left:186px;white-space:nowrap" class="ft02">MSR_PKG_POWER_LIMIT</p>
<p style="position:absolute;top:254px;left:362px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:254px;left:454px;white-space:nowrap" class="ft04">PKG&#160;RAPL&#160;Power&#160;Limit&#160;Control&#160;(R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-499.html">e Section 14.9.3, “Package&#160;RAPL&#160;Domain.”</a></p>
<p style="position:absolute;top:299px;left:81px;white-space:nowrap" class="ft02">611H</p>
<p style="position:absolute;top:299px;left:137px;white-space:nowrap" class="ft02">1553</p>
<p style="position:absolute;top:299px;left:186px;white-space:nowrap" class="ft02">MSR_PKG_ENERGY_STATUS&#160;Package</p>
<p style="position:absolute;top:299px;left:454px;white-space:nowrap" class="ft04">PKG&#160;Energy Status (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-499.html">e Section 14.9.3, “Package&#160;RAPL&#160;Domain.”</a></p>
<p style="position:absolute;top:344px;left:81px;white-space:nowrap" class="ft02">613H</p>
<p style="position:absolute;top:344px;left:137px;white-space:nowrap" class="ft02">1555</p>
<p style="position:absolute;top:344px;left:186px;white-space:nowrap" class="ft02">MSR_PKG_PERF_STATUS</p>
<p style="position:absolute;top:344px;left:362px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:344px;left:454px;white-space:nowrap" class="ft04">PKG&#160;Perf&#160;Status&#160;(R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-499.html">e Section 14.9.3, “Package&#160;RAPL&#160;Domain.”</a></p>
<p style="position:absolute;top:390px;left:81px;white-space:nowrap" class="ft02">614H</p>
<p style="position:absolute;top:390px;left:137px;white-space:nowrap" class="ft02">1556</p>
<p style="position:absolute;top:390px;left:186px;white-space:nowrap" class="ft02">MSR_PKG_POWER_INFO</p>
<p style="position:absolute;top:390px;left:362px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:390px;left:454px;white-space:nowrap" class="ft02">PKG RAPL&#160;Parameters (R/W)&#160;Se<a href="o_fe12b1e2a880e0ce-499.html">e Section 14.9.3, “Package&#160;RAPL&#160;</a></p>
<p style="position:absolute;top:406px;left:454px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-499.html">Domain.”</a></p>
<p style="position:absolute;top:430px;left:81px;white-space:nowrap" class="ft02">618H</p>
<p style="position:absolute;top:430px;left:137px;white-space:nowrap" class="ft02">1560</p>
<p style="position:absolute;top:430px;left:186px;white-space:nowrap" class="ft02">MSR_DRAM_POWER_LIMIT</p>
<p style="position:absolute;top:430px;left:362px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:430px;left:454px;white-space:nowrap" class="ft05">DRAM&#160;RAPL Power Limit Control (R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-503.html">e Section 14.9.5, “DRAM&#160;RAPL&#160;Domain.”</a></p>
<p style="position:absolute;top:475px;left:81px;white-space:nowrap" class="ft02">619H</p>
<p style="position:absolute;top:475px;left:137px;white-space:nowrap" class="ft02">1561</p>
<p style="position:absolute;top:475px;left:186px;white-space:nowrap" class="ft02">MSR_DRAM_ENERGY_</p>
<p style="position:absolute;top:492px;left:186px;white-space:nowrap" class="ft02">STATUS</p>
<p style="position:absolute;top:475px;left:362px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:475px;left:454px;white-space:nowrap" class="ft05">DRAM Energy Status (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-503.html">e Section 14.9.5, “DRAM&#160;RAPL&#160;Domain.”</a></p>
<p style="position:absolute;top:520px;left:81px;white-space:nowrap" class="ft02">61BH</p>
<p style="position:absolute;top:520px;left:137px;white-space:nowrap" class="ft02">1563</p>
<p style="position:absolute;top:520px;left:186px;white-space:nowrap" class="ft02">MSR_DRAM_PERF_STATUS</p>
<p style="position:absolute;top:520px;left:362px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:520px;left:454px;white-space:nowrap" class="ft02">DRAM&#160;Performance Throttling Status&#160;(R/O)&#160;Se<a href="o_fe12b1e2a880e0ce-503.html">e Section 14.9.5,&#160;</a></p>
<p style="position:absolute;top:537px;left:454px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-503.html">“DRAM&#160;RAPL Domain.”</a></p>
<p style="position:absolute;top:561px;left:81px;white-space:nowrap" class="ft02">61CH</p>
<p style="position:absolute;top:561px;left:137px;white-space:nowrap" class="ft02">1564</p>
<p style="position:absolute;top:561px;left:186px;white-space:nowrap" class="ft02">MSR_DRAM_POWER_INFO</p>
<p style="position:absolute;top:561px;left:362px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:561px;left:454px;white-space:nowrap" class="ft05">DRAM RAPL&#160;Parameters (R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-503.html">e Section 14.9.5, “DRAM&#160;RAPL&#160;Domain.”</a></p>
<p style="position:absolute;top:606px;left:81px;white-space:nowrap" class="ft02">638H</p>
<p style="position:absolute;top:606px;left:137px;white-space:nowrap" class="ft02">1592</p>
<p style="position:absolute;top:606px;left:186px;white-space:nowrap" class="ft02">MSR_PP0_POWER_LIMIT</p>
<p style="position:absolute;top:606px;left:362px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:606px;left:454px;white-space:nowrap" class="ft05">PP0&#160;RAPL&#160;Power Limit&#160;Control (R/W)&#160;<br/><a href="o_fe12b1e2a880e0ce-501.html">See Section 14.9.4,&#160;“PP0/PP1 RAPL Domains.”</a></p>
<p style="position:absolute;top:651px;left:81px;white-space:nowrap" class="ft02">639H</p>
<p style="position:absolute;top:651px;left:137px;white-space:nowrap" class="ft02">1593</p>
<p style="position:absolute;top:651px;left:186px;white-space:nowrap" class="ft02">MSR_PP0_ENERGY_STATUS&#160;Package</p>
<p style="position:absolute;top:651px;left:454px;white-space:nowrap" class="ft05">PP0 Energy&#160;Status (R/O)&#160;<br/><a href="o_fe12b1e2a880e0ce-501.html">See Section 14.9.4,&#160;“PP0/PP1 RAPL Domains.”</a></p>
<p style="position:absolute;top:696px;left:81px;white-space:nowrap" class="ft02">648H</p>
<p style="position:absolute;top:696px;left:137px;white-space:nowrap" class="ft02">1608</p>
<p style="position:absolute;top:696px;left:186px;white-space:nowrap" class="ft02">MSR_CONFIG_TDP_</p>
<p style="position:absolute;top:712px;left:186px;white-space:nowrap" class="ft02">NOMINAL</p>
<p style="position:absolute;top:696px;left:362px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:696px;left:454px;white-space:nowrap" class="ft05">Base&#160;TDP Ratio (R/O)<br/>Se<a href="o_fe12b1e2a880e0ce-1452.html">e&#160;Table 35-23</a></p>
<p style="position:absolute;top:741px;left:81px;white-space:nowrap" class="ft02">649H</p>
<p style="position:absolute;top:741px;left:137px;white-space:nowrap" class="ft02">1609</p>
<p style="position:absolute;top:741px;left:186px;white-space:nowrap" class="ft02">MSR_CONFIG_TDP_LEVEL1</p>
<p style="position:absolute;top:741px;left:362px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:741px;left:454px;white-space:nowrap" class="ft02">ConfigTDP Level 1 ratio and&#160;power level (R/O). See&#160;<a href="o_fe12b1e2a880e0ce-1452.html">Table 35-23</a></p>
<p style="position:absolute;top:764px;left:80px;white-space:nowrap" class="ft02">64AH</p>
<p style="position:absolute;top:764px;left:137px;white-space:nowrap" class="ft02">1610</p>
<p style="position:absolute;top:764px;left:186px;white-space:nowrap" class="ft02">MSR_CONFIG_TDP_LEVEL2</p>
<p style="position:absolute;top:764px;left:362px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:764px;left:454px;white-space:nowrap" class="ft02">ConfigTDP Level 2 ratio and&#160;power level (R/O). See&#160;<a href="o_fe12b1e2a880e0ce-1452.html">Table 35-23</a></p>
<p style="position:absolute;top:789px;left:81px;white-space:nowrap" class="ft02">64BH</p>
<p style="position:absolute;top:789px;left:137px;white-space:nowrap" class="ft02">1611</p>
<p style="position:absolute;top:789px;left:186px;white-space:nowrap" class="ft02">MSR_CONFIG_TDP_</p>
<p style="position:absolute;top:805px;left:186px;white-space:nowrap" class="ft02">CONTROL</p>
<p style="position:absolute;top:789px;left:362px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:789px;left:454px;white-space:nowrap" class="ft05">ConfigTDP&#160;Control&#160;(R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1452.html">e&#160;Table 35-23</a></p>
<p style="position:absolute;top:834px;left:81px;white-space:nowrap" class="ft02">64CH</p>
<p style="position:absolute;top:834px;left:137px;white-space:nowrap" class="ft02">1612</p>
<p style="position:absolute;top:834px;left:186px;white-space:nowrap" class="ft02">MSR_TURBO_ACTIVATION_</p>
<p style="position:absolute;top:850px;left:186px;white-space:nowrap" class="ft02">RATIO</p>
<p style="position:absolute;top:834px;left:362px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:834px;left:454px;white-space:nowrap" class="ft05">ConfigTDP&#160;Control&#160;(R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1452.html">e&#160;Table 35-23</a></p>
<p style="position:absolute;top:879px;left:81px;white-space:nowrap" class="ft02">690H</p>
<p style="position:absolute;top:879px;left:137px;white-space:nowrap" class="ft02">1680</p>
<p style="position:absolute;top:879px;left:186px;white-space:nowrap" class="ft02">MSR_CORE_PERF_LIMIT_RE</p>
<p style="position:absolute;top:895px;left:186px;white-space:nowrap" class="ft02">ASONS</p>
<p style="position:absolute;top:879px;left:362px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:879px;left:454px;white-space:nowrap" class="ft05">Indicator&#160;of&#160;Frequency Clipping&#160;in&#160;Processor Cores (R/W)<br/>(frequency refers to&#160;processor&#160;core&#160;frequency)</p>
<p style="position:absolute;top:924px;left:186px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:924px;left:454px;white-space:nowrap" class="ft02">PROCHOT&#160;Status&#160;(R0)</p>
<p style="position:absolute;top:948px;left:186px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:948px;left:454px;white-space:nowrap" class="ft02">Thermal&#160;Status&#160;(R0)</p>
<p style="position:absolute;top:971px;left:186px;white-space:nowrap" class="ft02">5:2</p>
<p style="position:absolute;top:971px;left:454px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:996px;left:186px;white-space:nowrap" class="ft02">6</p>
<p style="position:absolute;top:996px;left:454px;white-space:nowrap" class="ft02">VR&#160;Therm&#160;Alert&#160;Status&#160;(R0)</p>
<p style="position:absolute;top:1020px;left:186px;white-space:nowrap" class="ft02">7</p>
<p style="position:absolute;top:1020px;left:454px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:1043px;left:186px;white-space:nowrap" class="ft02">8</p>
<p style="position:absolute;top:1043px;left:454px;white-space:nowrap" class="ft02">Electrical&#160;Design Point Status&#160;(R0)</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft03">Table&#160;35-40.&#160; Selected&#160;MSRs&#160;Supported&#160;by&#160;Intel®&#160;Xeon&#160;Phi™&#160;Processors&#160;with&#160;DisplayFamily_DisplayModel&#160;Signature&#160;</p>
<p style="position:absolute;top:118px;left:428px;white-space:nowrap" class="ft03">06_57H</p>
<p style="position:absolute;top:142px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:159px;left:224px;white-space:nowrap" class="ft02">Register&#160;Name</p>
<p style="position:absolute;top:142px;left:384px;white-space:nowrap" class="ft02">Scope</p>
<p style="position:absolute;top:159px;left:600px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:166px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:166px;left:141px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
