this is a dummy version of sdf integrated with a bram written in verilog to just test this system before using it in vivado 


what i do here is to increase the counter value in the control unit by one because of the added 1 clk cycle latecy of reading operaion of the bram as reading is synchronus