Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Oct  7 22:23:12 2025
| Host         : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/HLS_FIR_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------+----------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
|                           Instance                          |                                   Module                                   | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-------------------------------------------------------------+----------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
| bd_0_wrapper                                                |                                                                      (top) |        134 |        132 |       0 |    2 | 167 |      0 |      2 |    0 |          1 |
|   bd_0_i                                                    |                                                                       bd_0 |        134 |        132 |       0 |    2 | 167 |      0 |      2 |    0 |          1 |
|     hls_inst                                                |                                                            bd_0_hls_inst_0 |        134 |        132 |       0 |    2 | 167 |      0 |      2 |    0 |          1 |
|       inst                                                  |                                                    bd_0_hls_inst_0_HLS_FIR |        134 |        132 |       0 |    2 | 167 |      0 |      2 |    0 |          1 |
|         (inst)                                              |                                                    bd_0_hls_inst_0_HLS_FIR |          0 |          0 |       0 |    0 |  23 |      0 |      0 |    0 |          0 |
|         H_filt_FIR_U                                        |                           bd_0_hls_inst_0_HLS_FIR_H_filt_FIR_RAM_AUTO_1R1W |          9 |          9 |       0 |    0 |   0 |      0 |      1 |    0 |          0 |
|         grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72          |                   bd_0_hls_inst_0_HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_29_1 |         47 |         45 |       0 |    2 |  49 |      0 |      1 |    0 |          1 |
|           (grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72)      |                   bd_0_hls_inst_0_HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_29_1 |         23 |         21 |       0 |    2 |  47 |      0 |      0 |    0 |          0 |
|           b_FIR_U                                           | bd_0_hls_inst_0_HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_29_1_b_FIR_ROM_AUTO_1R |          0 |          0 |       0 |    0 |   0 |      0 |      1 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U          |           bd_0_hls_inst_0_HLS_FIR_flow_control_loop_pipe_sequential_init_1 |         24 |         24 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
|           mac_muladd_16s_14s_32s_32_4_1_U1                  |                      bd_0_hls_inst_0_HLS_FIR_mac_muladd_16s_14s_32s_32_4_1 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|             HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U |              bd_0_hls_inst_0_HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          1 |
|         grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81          |                   bd_0_hls_inst_0_HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_33_2 |         30 |         30 |       0 |    0 |  21 |      0 |      0 |    0 |          0 |
|           (grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81)      |                   bd_0_hls_inst_0_HLS_FIR_HLS_FIR_Pipeline_VITIS_LOOP_33_2 |         10 |         10 |       0 |    0 |  19 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U          |             bd_0_hls_inst_0_HLS_FIR_flow_control_loop_pipe_sequential_init |         20 |         20 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
|         regslice_both_input_r_U                             |                                      bd_0_hls_inst_0_HLS_FIR_regslice_both |         23 |         23 |       0 |    0 |  37 |      0 |      0 |    0 |          0 |
|         regslice_both_output_r_U                            |                                    bd_0_hls_inst_0_HLS_FIR_regslice_both_0 |         25 |         25 |       0 |    0 |  37 |      0 |      0 |    0 |          0 |
+-------------------------------------------------------------+----------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+


