library IEEE;
use IEEE.Std_Logic_1164.all;

entity mux_sel is
port (	Clk1, Clk2: in std_logic;
			SW: in std_logic_vector(9 downto 0);
			CLK: out std_logic
		);
end mux_sel;

architecture sel of mux_sel is
begin

		CLK <= Clk1 when SW(9) = '0' else
				Clk2;
   
end sel;