Verilator Tree Dump (format 0x3900) from <e25925> to <e26762>
     NETLIST 0x56456bef6f80 <e1> {a0}
    1: MODULE 0x56456c135040 <e19130> {c4}  TOP  L1 [P]
    1:1: CELLINLINE 0x56456c252ca0 <e22418> {c4}  mips_cpu -> mips_cpu
    1:1: CELLINLINE 0x56456c1d3c10 <e22420> {c143}  mips_cpu__DOT__register_file -> Register_File
    1:1: CELLINLINE 0x56456c1d3d20 <e22422> {c158}  mips_cpu__DOT__pc -> Program_Counter
    1:1: CELLINLINE 0x56456c1d3e30 <e22424> {c165}  mips_cpu__DOT__plus_four_adder -> Adder
    1:1: CELLINLINE 0x56456c1d3f40 <e22426> {c171}  mips_cpu__DOT__program_counter_multiplexer -> MUX_2INPUT
    1:1: CELLINLINE 0x56456c1d4050 <e22428> {c178}  mips_cpu__DOT__fetch_decode_register -> Fetch_Decode_Register
    1:1: CELLINLINE 0x56456c1d4160 <e22430> {c188}  mips_cpu__DOT__control_unit -> Control_Unit
    1:1: CELLINLINE 0x56456c1d4270 <e22432> {c200}  mips_cpu__DOT__register_file_output_A_mux -> MUX_2INPUT
    1:1: CELLINLINE 0x56456c1d4380 <e22434> {c208}  mips_cpu__DOT__register_file_output_B_mux -> MUX_2INPUT
    1:1: CELLINLINE 0x56456c1d4490 <e22436> {c216}  mips_cpu__DOT__reg_output_comparator -> Equal_Comparator
    1:1: CELLINLINE 0x56456c1d45a0 <e22438> {c222}  mips_cpu__DOT__program_counter_source_and_gate_decode -> And_Gate
    1:1: CELLINLINE 0x56456c1d46b0 <e22440> {c228}  mips_cpu__DOT__sign_extender_decode -> Sign_Extension
    1:1: CELLINLINE 0x56456c1d47c0 <e22442> {c233}  mips_cpu__DOT__shifter_decode -> Left_Shift
    1:1: CELLINLINE 0x56456c1d48d0 <e22444> {c238}  mips_cpu__DOT__adder_decode -> Adder
    1:1: CELLINLINE 0x56456c1d49e0 <e22446> {c244}  mips_cpu__DOT__decode_execute_register -> Decode_Execute_Register
    1:1: CELLINLINE 0x56456c1d4af0 <e22448> {c277}  mips_cpu__DOT__write_register_execute_mux -> MUX_2INPUT
    1:1: CELLINLINE 0x56456c1d4c00 <e22450> {c284}  mips_cpu__DOT__register_file_output_A_execute_mux -> MUX_4INPUT
    1:1: CELLINLINE 0x56456c1d4d10 <e22452> {c294}  mips_cpu__DOT__register_file_output_B_execute_mux -> MUX_4INPUT
    1:1: CELLINLINE 0x56456c1d4e20 <e22454> {c304}  mips_cpu__DOT__source_B_ALU_mux -> MUX_2INPUT
    1:1: CELLINLINE 0x56456c1d4f30 <e22456> {c312}  mips_cpu__DOT__alu -> ALU
    1:1: CELLINLINE 0x56456c1d5040 <e22458> {c322}  mips_cpu__DOT__execute_memory_register -> Execute_Memory_Register
    1:1: CELLINLINE 0x56456c1d5150 <e22460> {c348}  mips_cpu__DOT__memory_writeback_register -> Memory_Writeback_Register
    1:1: CELLINLINE 0x56456c1d5260 <e22462> {c370}  mips_cpu__DOT__writeback_mux -> MUX_2INPUT
    1:1: CELLINLINE 0x56456c1d5370 <e22464> {c376}  mips_cpu__DOT__hazard_unit -> Hazard_Unit
    1:2: VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [P] PORT
    1:2: VAR 0x56456c1355d0 <e19139> {c6} @dt=0x56456bf0a940@(G/w1)  reset [PI] INPUT [P] PORT
    1:2: VAR 0x56456c135970 <e19145> {c7} @dt=0x56456bf0a940@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c135d10 <e19151> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c1360b0 <e19157> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2: VAR 0x56456c136450 <e19163> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c1367f0 <e19169> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x56456c136b90 <e19175> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c136f30 <e19181> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c1372d0 <e19187> {c20} @dt=0x56456bf0a940@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c137670 <e19193> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c137a10 <e19199> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2: ASSIGNALIAS 0x56456c2533b0 <e22473> {c5} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c253290 <e22470> {c5} @dt=0x56456bf0a940@(G/w1)  clk [RV] <- VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2: VARREF 0x56456c253170 <e22471> {c5} @dt=0x56456bf0a940@(G/w1)  clk [LV] => VAR 0x56456c1d5480 <e22574> {c5} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__clk PORT
    1:2: ASSIGNALIAS 0x56456c2536b0 <e22482> {c6} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c253590 <e22479> {c6} @dt=0x56456bf0a940@(G/w1)  reset [RV] <- VAR 0x56456c1355d0 <e19139> {c6} @dt=0x56456bf0a940@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: VARREF 0x56456c253470 <e22480> {c6} @dt=0x56456bf0a940@(G/w1)  reset [LV] => VAR 0x56456c1d5600 <e16829> {c6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__reset PORT
    1:2: ASSIGNALIAS 0x56456c2539e0 <e22491> {c7} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c2538c0 <e22488> {c7} @dt=0x56456bf0a940@(G/w1)  active [RV] <- VAR 0x56456c135970 <e19145> {c7} @dt=0x56456bf0a940@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x56456c2537a0 <e22489> {c7} @dt=0x56456bf0a940@(G/w1)  active [LV] => VAR 0x56456c1d5780 <e16830> {c7} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__active PORT
    1:2: ASSIGNALIAS 0x56456c253d10 <e22500> {c8} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c253bf0 <e22497> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0 [RV] <- VAR 0x56456c135d10 <e19151> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x56456c253ad0 <e22498> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0 [LV] => VAR 0x56456c1d5900 <e15618> {c8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_v0 PORT
    1:2: ASSIGNALIAS 0x56456c254040 <e22509> {c11} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c253f20 <e22506> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable [RV] <- VAR 0x56456c1360b0 <e19157> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:2: VARREF 0x56456c253e00 <e22507> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable [LV] => VAR 0x56456c1d5a80 <e16831> {c11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__clk_enable PORT
    1:2: ASSIGNALIAS 0x56456c254370 <e22518> {c14} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c254250 <e22515> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [RV] <- VAR 0x56456c136450 <e19163> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x56456c254130 <e22516> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [LV] => VAR 0x56456c1d5c00 <e16832> {c14} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instr_address PORT
    1:2: ASSIGNALIAS 0x56456c2546a0 <e22527> {c15} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c254580 <e22524> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [RV] <- VAR 0x56456c1367f0 <e19169> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:2: VARREF 0x56456c254460 <e22525> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [LV] => VAR 0x56456c1d5d80 <e16833> {c15} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instr_readdata PORT
    1:2: ASSIGNALIAS 0x56456c2549d0 <e22536> {c18} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c2548b0 <e22533> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [RV] <- VAR 0x56456c136b90 <e19175> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x56456c254790 <e22534> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [LV] => VAR 0x56456c1d5f00 <e16834> {c18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__data_address PORT
    1:2: ASSIGNALIAS 0x56456c254d00 <e22545> {c19} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c254be0 <e22542> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [RV] <- VAR 0x56456c136f30 <e19181> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x56456c254ac0 <e22543> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [LV] => VAR 0x56456c1d6080 <e16835> {c19} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__data_write PORT
    1:2: ASSIGNALIAS 0x56456c255030 <e22554> {c20} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c254f10 <e22551> {c20} @dt=0x56456bf0a940@(G/w1)  data_read [RV] <- VAR 0x56456c1372d0 <e19187> {c20} @dt=0x56456bf0a940@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x56456c254df0 <e22552> {c20} @dt=0x56456bf0a940@(G/w1)  data_read [LV] => VAR 0x56456c1d6200 <e16836> {c20} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__data_read PORT
    1:2: ASSIGNALIAS 0x56456c255360 <e22563> {c21} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c255240 <e22560> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [RV] <- VAR 0x56456c137670 <e19193> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x56456c255120 <e22561> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [LV] => VAR 0x56456c1d64f0 <e16837> {c21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__data_writedata PORT
    1:2: ASSIGNALIAS 0x56456c255690 <e22572> {c22} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c255570 <e22569> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [RV] <- VAR 0x56456c137a10 <e19199> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2:2: VARREF 0x56456c255450 <e22570> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [LV] => VAR 0x56456c1d6670 <e16838> {c22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__data_readdata PORT
    1:2: VAR 0x56456c1d5480 <e22574> {c5} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__clk PORT
    1:2: VAR 0x56456c1d5600 <e16829> {c6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__reset PORT
    1:2: VAR 0x56456c1d5780 <e16830> {c7} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__active PORT
    1:2: VAR 0x56456c1d5900 <e15618> {c8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_v0 PORT
    1:2: VAR 0x56456c1d5a80 <e16831> {c11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__clk_enable PORT
    1:2: VAR 0x56456c1d5c00 <e16832> {c14} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instr_address PORT
    1:2: VAR 0x56456c1d5d80 <e16833> {c15} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instr_readdata PORT
    1:2: VAR 0x56456c1d5f00 <e16834> {c18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__data_address PORT
    1:2: VAR 0x56456c1d6080 <e16835> {c19} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__data_write PORT
    1:2: VAR 0x56456c1d6200 <e16836> {c20} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__data_read PORT
    1:2:3: CONST 0x56456c1d6380 <e19798> {c137} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2: VAR 0x56456c1d64f0 <e16837> {c21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__data_writedata PORT
    1:2: VAR 0x56456c1d6670 <e16838> {c22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__data_readdata PORT
    1:2: VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2: VAR 0x56456c1d6970 <e16840> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2: VAR 0x56456c1d6af0 <e16841> {c31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2: VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2: VAR 0x56456c1d6df0 <e16843> {c33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2: VAR 0x56456c1d6f70 <e16844> {c34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_fetch VAR
    1:2: VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2: VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2: VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2: VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2: VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2: VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2: VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2: VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2: VAR 0x56456c1d7cf0 <e16853> {c44} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2: VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2: VAR 0x56456c1d7ff0 <e16854> {c50} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_branch_decode VAR
    1:2: VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2: VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2: VAR 0x56456c1d8470 <e15772> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__read_address_1 VAR
    1:2: VAR 0x56456c1d85f0 <e16857> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2: ASSIGNW 0x56456c1d8770 <e15787> {c55} @dt=0x56456bf3d380@(G/w5)
    1:2:1: SEL 0x56456c1d8830 <e16869> {c55} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56456c1d8900 <e16858> {c55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x56456c1d8a20 <e15828> {c55} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:1:3: CONST 0x56456c1d8b90 <e16868> {c55} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2: VARREF 0x56456c1d8d00 <e15786> {c55} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__read_address_1 [LV] => VAR 0x56456c1d8470 <e15772> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__read_address_1 VAR
    1:2: ASSIGNW 0x56456c1d8e20 <e16883> {c56} @dt=0x56456bf3d380@(G/w5)
    1:2:1: SEL 0x56456c1d8ee0 <e16881> {c56} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56456c1d8fb0 <e16870> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x56456c1d90d0 <e15875> {c56} @dt=0x56456c116e00@(G/sw5)  5'h15
    1:2:1:3: CONST 0x56456c1d9240 <e16880> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2: VARREF 0x56456c1d93b0 <e16882> {c56} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_decode [LV] => VAR 0x56456c1d85f0 <e16857> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2: VAR 0x56456c1d94d0 <e16884> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__read_address_2 VAR
    1:2: VAR 0x56456c1d9650 <e16885> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2: ASSIGNW 0x56456c1d97d0 <e16899> {c58} @dt=0x56456bf3d380@(G/w5)
    1:2:1: SEL 0x56456c1d9890 <e16897> {c58} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56456c1d9960 <e16886> {c58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x56456c1d9a80 <e15938> {c58} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:1:3: CONST 0x56456c1d9bf0 <e16896> {c58} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2: VARREF 0x56456c1d9d60 <e16898> {c58} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__read_address_2 [LV] => VAR 0x56456c1d94d0 <e16884> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__read_address_2 VAR
    1:2: ASSIGNW 0x56456c1d9e80 <e16913> {c59} @dt=0x56456bf3d380@(G/w5)
    1:2:1: SEL 0x56456c1d9f40 <e16911> {c59} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56456c1da010 <e16900> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x56456c1da130 <e15985> {c59} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:1:3: CONST 0x56456c1da2a0 <e16910> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2: VARREF 0x56456c1da410 <e16912> {c59} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_decode [LV] => VAR 0x56456c1d9650 <e16885> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2: VAR 0x56456c1da530 <e16914> {c60} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_decode VAR
    1:2: ASSIGNW 0x56456c1da6b0 <e16928> {c61} @dt=0x56456bf3d380@(G/w5)
    1:2:1: SEL 0x56456c1da770 <e16926> {c61} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56456c1da840 <e16915> {c61} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x56456c1da960 <e16040> {c61} @dt=0x56456c116e00@(G/sw5)  5'hb
    1:2:1:3: CONST 0x56456c1daad0 <e16925> {c61} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2: VARREF 0x56456c1dac40 <e16927> {c61} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_decode [LV] => VAR 0x56456c1da530 <e16914> {c60} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_decode VAR
    1:2: VAR 0x56456c1dad60 <e16047> {c62} @dt=0x56456bf455e0@(G/w16)  mips_cpu__DOT__immediate VAR
    1:2: ASSIGNW 0x56456c1daee0 <e16054> {c63} @dt=0x56456bf455e0@(G/w16)
    1:2:1: SEL 0x56456c1dafa0 <e16940> {c63} @dt=0x56456bf455e0@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x56456c1db070 <e16929> {c63} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x56456c1db190 <e16095> {c63} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:1:3: CONST 0x56456c1db300 <e16939> {c63} @dt=0x56456bf2afc0@(G/w32)  32'h10
    1:2:2: VARREF 0x56456c1db470 <e16053> {c63} @dt=0x56456bf455e0@(G/w16)  mips_cpu__DOT__immediate [LV] => VAR 0x56456c1dad60 <e16047> {c62} @dt=0x56456bf455e0@(G/w16)  mips_cpu__DOT__immediate VAR
    1:2: VAR 0x56456c1db590 <e16941> {c65} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__shifter_output_decode VAR
    1:2: VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2: VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2: VAR 0x56456c1dba10 <e16944> {c68} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2: VAR 0x56456c1dbb90 <e16945> {c69} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2: VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2: VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2: VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2: VAR 0x56456c1dc190 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2: VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2: VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2: VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2: VAR 0x56456c1dc790 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2: VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2: VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2: VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2: VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2: VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2: VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2: VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2: VAR 0x56456c1dd390 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2: VAR 0x56456c1dd510 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2: VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2: VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2: VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2: VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2: VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2: VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2: VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2: VAR 0x56456c1de110 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2: VAR 0x56456c1de290 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2: VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2: VAR 0x56456c1de590 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2: VAR 0x56456c1de710 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2: VAR 0x56456c1de890 <e16975> {c107} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_memory VAR
    1:2: VAR 0x56456c1dea10 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2: VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2: VAR 0x56456c1ded10 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2: VAR 0x56456c1dee90 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2: VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2: VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2: VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2: VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2: VAR 0x56456c1df610 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2: VAR 0x56456c1df790 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2: VAR 0x56456c1df910 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2: VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2: VAR 0x56456c1dfc10 <e16988> {c126} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__forward_A_decode VAR
    1:2: VAR 0x56456c1dfd90 <e16989> {c127} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__forward_B_decode VAR
    1:2: VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2: VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2: VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2: ASSIGNW 0x56456c1e0390 <e16994> {c133} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1e0450 <e16992> {c133} @dt=0x56456bf2afc0@(G/w32)  data_readdata [RV] <- VAR 0x56456c137a10 <e19199> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2:2: VARREF 0x56456c1e0570 <e16993> {c133} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_memory [LV] => VAR 0x56456c1de890 <e16975> {c107} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_memory VAR
    1:2: ASSIGNW 0x56456c1e0690 <e16997> {c134} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1e0750 <e16995> {c134} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x56456c1e0870 <e16996> {c134} @dt=0x56456bf2afc0@(G/w32)  data_address [LV] => VAR 0x56456c136b90 <e19175> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2: ASSIGNW 0x56456c1e0990 <e17000> {c135} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1e0a50 <e16998> {c135} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VAR 0x56456c1dea10 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:2: VARREF 0x56456c1e0b70 <e16999> {c135} @dt=0x56456bf2afc0@(G/w32)  data_writedata [LV] => VAR 0x56456c137670 <e19193> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2: ASSIGNW 0x56456c1e0c90 <e17003> {c136} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1e0d50 <e17001> {c136} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory [RV] <- VAR 0x56456c1de110 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:2: VARREF 0x56456c1e0e70 <e17002> {c136} @dt=0x56456bf0a940@(G/w1)  data_write [LV] => VAR 0x56456c136f30 <e19181> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2: ASSIGNW 0x56456c1e0f90 <e17009> {c140} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1e1050 <e17007> {c140} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2: VARREF 0x56456c1e1170 <e17008> {c140} @dt=0x56456bf2afc0@(G/w32)  instr_address [LV] => VAR 0x56456c136450 <e19163> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2: ASSIGNW 0x56456c1e1290 <e17012> {c141} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1e1350 <e17010> {c141} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [RV] <- VAR 0x56456c1367f0 <e19169> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:2: VARREF 0x56456c1e1470 <e17011> {c141} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_fetch [LV] => VAR 0x56456c1d6f70 <e16844> {c34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_fetch VAR
    1:2: ALWAYS 0x56456c1e1590 <e2685> {c402} [always_ff]
    1:2:1: SENTREE 0x56456c1e1650 <e2664> {c402}
    1:2:1:1: SENITEM 0x56456c1e1710 <e2662> {c402} [POS]
    1:2:1:1:1: VARREF 0x56456c1e17d0 <e16657> {c402} @dt=0x56456bf0a940@(G/w1)  clk [RV] <- VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2: ASSIGNDLY 0x56456c1e1ae0 <e17198> {c405} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: AND 0x56456c1e1ba0 <e19806> {c405} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: VARREF 0x56456c1e1c60 <e19802> {c405} @dt=0x56456bf0a940@(G/w1)  clk [RV] <- VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2:1:2: VARREF 0x56456c1e1d80 <e19803> {c405} @dt=0x56456bf0a940@(G/w1)  clk_enable [RV] <- VAR 0x56456c1360b0 <e19157> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:2:2: VARREF 0x56456c1e1ea0 <e17197> {c405} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [LV] => VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2: INITIAL 0x56456c1e1fc0 <e19794> {c137}
    1:2:1: ASSIGN 0x56456c1e2080 <e19792> {c137} @dt=0x56456bf0a940@(G/w1)
    1:2:1:1: CONST 0x56456c1e2140 <e19790> {c137} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:1:2: VARREF 0x56456c1e22b0 <e19791> {c137} @dt=0x56456bf0a940@(G/w1)  data_read [LV] => VAR 0x56456c1372d0 <e19187> {c20} @dt=0x56456bf0a940@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2: ASSIGNALIAS 0x56456c1e23d0 <e20688> {n3} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1e2490 <e20685> {n3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: VARREF 0x56456c1e25b0 <e20686> {n3} @dt=0x56456bf0a940@(G/w1)  register_file__DOT__clk [LV] => VAR 0x56456c1e4b20 <e20800> {n3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_file__DOT__clk PORT
    1:2: ASSIGNALIAS 0x56456c1e2a20 <e20704> {n5} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1e2ae0 <e20701> {n5} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x56456c1d6970 <e16840> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:2: VARREF 0x56456c1e2c00 <e20702> {n5} @dt=0x56456bf0a940@(G/w1)  register_file__DOT__HI_LO_output [LV] => VAR 0x56456c1e4e20 <e18200> {n5} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_file__DOT__HI_LO_output PORT
    1:2: ASSIGNALIAS 0x56456c1e2d20 <e20713> {n6} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1e2de0 <e20710> {n6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2: VARREF 0x56456c1e2f00 <e20711> {n6} @dt=0x56456bf0a940@(G/w1)  register_file__DOT__write_enable [LV] => VAR 0x56456c1e4fa0 <e18201> {n6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_file__DOT__write_enable PORT
    1:2: ASSIGNALIAS 0x56456c1e3020 <e20722> {n6} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1e30e0 <e20719> {n6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x56456c1ded10 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2: VARREF 0x56456c1e3200 <e20720> {n6} @dt=0x56456bf0a940@(G/w1)  register_file__DOT__hi_lo_register_write_enable [LV] => VAR 0x56456c1e5120 <e18202> {n6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_file__DOT__hi_lo_register_write_enable PORT
    1:2: ASSIGNALIAS 0x56456c1e3320 <e20731> {n7} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c1e33e0 <e20728> {n7} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__read_address_1 [RV] <- VAR 0x56456c1d8470 <e15772> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__read_address_1 VAR
    1:2:2: VARREF 0x56456c1e3500 <e20729> {n7} @dt=0x56456bf3d380@(G/w5)  register_file__DOT__read_address_1 [LV] => VAR 0x56456c1e52a0 <e18203> {n7} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__register_file__DOT__read_address_1 PORT
    1:2: ASSIGNALIAS 0x56456c1e3620 <e20740> {n7} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c1e36e0 <e20737> {n7} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__read_address_2 [RV] <- VAR 0x56456c1d94d0 <e16884> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__read_address_2 VAR
    1:2:2: VARREF 0x56456c1e3800 <e20738> {n7} @dt=0x56456bf3d380@(G/w5)  register_file__DOT__read_address_2 [LV] => VAR 0x56456c1e5420 <e18204> {n7} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__register_file__DOT__read_address_2 PORT
    1:2: ASSIGNALIAS 0x56456c1e3920 <e20749> {n7} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c1e39e0 <e20746> {n7} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2: VARREF 0x56456c1e3b00 <e20747> {n7} @dt=0x56456bf3d380@(G/w5)  register_file__DOT__write_address [LV] => VAR 0x56456c1e55a0 <e18205> {n7} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__register_file__DOT__write_address PORT
    1:2: ASSIGNALIAS 0x56456c1e3c20 <e20758> {n8} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1e3ce0 <e20755> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2: VARREF 0x56456c1e3e00 <e20756> {n8} @dt=0x56456bf2afc0@(G/w32)  register_file__DOT__write_data [LV] => VAR 0x56456c1e5720 <e18206> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__write_data PORT
    1:2: ASSIGNALIAS 0x56456c1e3f20 <e20767> {n8} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1e3fe0 <e20764> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2: VARREF 0x56456c1e4100 <e20765> {n8} @dt=0x56456bf2afc0@(G/w32)  register_file__DOT__HI_write_data [LV] => VAR 0x56456c1e58a0 <e18207> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_write_data PORT
    1:2: ASSIGNALIAS 0x56456c1e4220 <e20776> {n8} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1e42e0 <e20773> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2: VARREF 0x56456c1e4400 <e20774> {n8} @dt=0x56456bf2afc0@(G/w32)  register_file__DOT__LO_write_data [LV] => VAR 0x56456c1e5a20 <e18208> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_write_data PORT
    1:2: ASSIGNALIAS 0x56456c1e4520 <e20785> {n9} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1e45e0 <e20782> {n9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x56456c1e4700 <e20783> {n9} @dt=0x56456bf2afc0@(G/w32)  register_file__DOT__read_data_1 [LV] => VAR 0x56456c1e5ba0 <e18209> {n9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1 PORT
    1:2: ASSIGNALIAS 0x56456c1e4820 <e20794> {n9} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1e48e0 <e20791> {n9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x56456c1e4a00 <e20792> {n9} @dt=0x56456bf2afc0@(G/w32)  register_file__DOT__read_data_2 [LV] => VAR 0x56456c1e5d20 <e18210> {n9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2 PORT
    1:2: VAR 0x56456c1e4b20 <e20800> {n3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_file__DOT__clk PORT
    1:2: VAR 0x56456c1e4ca0 <e18199> {n4} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_file__DOT__pipelined PORT
    1:2:3: CONST 0x56456c273b00 <e25831> {c144} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2: VAR 0x56456c1e4e20 <e18200> {n5} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_file__DOT__HI_LO_output PORT
    1:2: VAR 0x56456c1e4fa0 <e18201> {n6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_file__DOT__write_enable PORT
    1:2: VAR 0x56456c1e5120 <e18202> {n6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_file__DOT__hi_lo_register_write_enable PORT
    1:2: VAR 0x56456c1e52a0 <e18203> {n7} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__register_file__DOT__read_address_1 PORT
    1:2: VAR 0x56456c1e5420 <e18204> {n7} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__register_file__DOT__read_address_2 PORT
    1:2: VAR 0x56456c1e55a0 <e18205> {n7} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__register_file__DOT__write_address PORT
    1:2: VAR 0x56456c1e5720 <e18206> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__write_data PORT
    1:2: VAR 0x56456c1e58a0 <e18207> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_write_data PORT
    1:2: VAR 0x56456c1e5a20 <e18208> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_write_data PORT
    1:2: VAR 0x56456c1e5ba0 <e18209> {n9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1 PORT
    1:2: VAR 0x56456c1e5d20 <e18210> {n9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2 PORT
    1:2: VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2: VAR 0x56456c1e6020 <e18231> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2: VAR 0x56456c1e61a0 <e18232> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2: VAR 0x56456c1e6320 <e18233> {n14} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1_pre_mux VAR
    1:2: VAR 0x56456c1e64a0 <e18234> {n15} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x56456c1e6620 <e18262> {n19} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: COND 0x56456c1e66e0 <e18260> {n19} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: NEQ 0x56456c1e67a0 <e18247> {n19} @dt=0x56456bf0a940@(G/w1)
    1:2:1:1:1: CONST 0x56456c1e6860 <e19235> {n19} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:1:1:2: VARREF 0x56456c1e69d0 <e19227> {n19} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__read_address_1 [RV] <- VAR 0x56456c1d8470 <e15772> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__read_address_1 VAR
    1:2:1:2: ARRAYSEL 0x56456c1e6af0 <e18249> {n19} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:2:1: VARREF 0x56456c1e6bb0 <e13078> {n19} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:1:2:2: VARREF 0x56456c1e6cd0 <e18248> {n19} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__read_address_1 [RV] <- VAR 0x56456c1d8470 <e15772> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__read_address_1 VAR
    1:2:1:3: CONST 0x56456c1e6df0 <e18259> {n19} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:2: VARREF 0x56456c1e6f60 <e18261> {n19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1_pre_mux [LV] => VAR 0x56456c1e6320 <e18233> {n14} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1_pre_mux VAR
    1:2: ASSIGNW 0x56456c1e7080 <e18290> {n20} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: COND 0x56456c1e7140 <e18288> {n20} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: NEQ 0x56456c1e7200 <e18275> {n20} @dt=0x56456bf0a940@(G/w1)
    1:2:1:1:1: CONST 0x56456c1e72c0 <e19254> {n20} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:1:1:2: VARREF 0x56456c1e7430 <e19246> {n20} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__read_address_2 [RV] <- VAR 0x56456c1d94d0 <e16884> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__read_address_2 VAR
    1:2:1:2: ARRAYSEL 0x56456c1e7550 <e18277> {n20} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:2:1: VARREF 0x56456c1e7610 <e13119> {n20} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:1:2:2: VARREF 0x56456c1e7730 <e18276> {n20} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__read_address_2 [RV] <- VAR 0x56456c1d94d0 <e16884> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__read_address_2 VAR
    1:2:1:3: CONST 0x56456c1e7850 <e18287> {n20} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:2: VARREF 0x56456c1e79c0 <e18289> {n20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2_pre_mux [LV] => VAR 0x56456c1e64a0 <e18234> {n15} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x56456c1e7ae0 <e18296> {n21} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: COND 0x56456c1e7ba0 <e18294> {n21} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: VARREF 0x56456c1e7c60 <e18291> {n21} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x56456c1d6970 <e16840> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:1:2: VARREF 0x56456c1e7d80 <e18292> {n21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x56456c1e61a0 <e18232> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:1:3: VARREF 0x56456c1e7ea0 <e18293> {n21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1_pre_mux [RV] <- VAR 0x56456c1e6320 <e18233> {n14} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_1_pre_mux VAR
    1:2:2: VARREF 0x56456c1e7fc0 <e18295> {n21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [LV] => VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2: ASSIGNW 0x56456c1e80e0 <e18302> {n22} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: COND 0x56456c1e81a0 <e18300> {n22} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: VARREF 0x56456c1e8260 <e18297> {n22} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x56456c1d6970 <e16840> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:1:2: VARREF 0x56456c1e8380 <e18298> {n22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x56456c1e6020 <e18231> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:1:3: VARREF 0x56456c1e84a0 <e18299> {n22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2_pre_mux [RV] <- VAR 0x56456c1e64a0 <e18234> {n15} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__read_data_2_pre_mux VAR
    1:2:2: VARREF 0x56456c1e85c0 <e18301> {n22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [LV] => VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2: VAR 0x56456c1e86e0 <e18303> {n28} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_file__DOT__modified_write_clk VAR
    1:2: ASSIGNW 0x56456c1e8860 <e18308> {n29} @dt=0x56456bf0a940@(G/w1)
    1:2:1: NOT 0x56456c273c70 <e25841> {n29} @dt=0x56456bf0a940@(G/w1)
    1:2:1:1: VARREF 0x56456c1e89e0 <e25839> {n29} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: VARREF 0x56456c1e8c70 <e18307> {n29} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_file__DOT__modified_write_clk [LV] => VAR 0x56456c1e86e0 <e18303> {n28} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_file__DOT__modified_write_clk VAR
    1:2: ALWAYS 0x56456c1e8d90 <e6696> {n30} [always_ff]
    1:2:1: SENTREE 0x56456c1e8e50 <e6665> {n30}
    1:2:1:1: SENITEM 0x56456c1e8f10 <e6663> {n30} [POS]
    1:2:1:1:1: VARREF 0x56456c1e8fd0 <e18309> {n30} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_file__DOT__modified_write_clk [RV] <- VAR 0x56456c1e86e0 <e18303> {n28} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_file__DOT__modified_write_clk VAR
    1:2:2: IF 0x56456c1e90f0 <e19869> {n31}
    1:2:2:1: VARREF 0x56456c1e91c0 <e18310> {n31} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x56456c1e92e0 <e18314> {n31} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:1: VARREF 0x56456c1e93a0 <e18311> {n31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:2: ARRAYSEL 0x56456c1e94c0 <e18313> {n31} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c1e9580 <e13184> {n31} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [LV] => VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:2:2:2:2: VARREF 0x56456c1e96a0 <e18312> {n31} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2: IF 0x56456c1e97c0 <e6694> {n32}
    1:2:2:1: VARREF 0x56456c1e9890 <e18315> {n32} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x56456c1ded10 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x56456c1e99b0 <e19866> {n33} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:1: VARREF 0x56456c1e9a70 <e18316> {n33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:2: VARREF 0x56456c1e9b90 <e18317> {n33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [LV] => VAR 0x56456c1e6020 <e18231> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:2:2: ASSIGNDLY 0x56456c1e9cb0 <e18321> {n34} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:1: VARREF 0x56456c1e9d70 <e18319> {n34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:2: VARREF 0x56456c1e9e90 <e18320> {n34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [LV] => VAR 0x56456c1e61a0 <e18232> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2: ASSIGNALIAS 0x56456c1e9fb0 <e20814> {m2} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1ea070 <e20811> {m2} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: VARREF 0x56456c1ea190 <e20812> {m2} @dt=0x56456bf0a940@(G/w1)  pc__DOT__clk [LV] => VAR 0x56456c1eabb0 <e20843> {m2} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__pc__DOT__clk PORT
    1:2: ASSIGNALIAS 0x56456c1ea2b0 <e20823> {m3} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1ea370 <e20820> {m3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime [RV] <- VAR 0x56456c1d6af0 <e16841> {c31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2:2: VARREF 0x56456c1ea490 <e20821> {m3} @dt=0x56456bf2afc0@(G/w32)  pc__DOT__address_input [LV] => VAR 0x56456c1ead30 <e18189> {m3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__pc__DOT__address_input PORT
    1:2: ASSIGNALIAS 0x56456c1ea5b0 <e20832> {m4} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1ea670 <e20829> {m4} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch [RV] <- VAR 0x56456c1df910 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:2: VARREF 0x56456c1ea790 <e20830> {m4} @dt=0x56456bf0a940@(G/w1)  pc__DOT__enable [LV] => VAR 0x56456c1eaeb0 <e18190> {m4} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__pc__DOT__enable PORT
    1:2: ASSIGNALIAS 0x56456c1ea8b0 <e20841> {m5} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1ea970 <e20838> {m5} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2: VARREF 0x56456c1eaa90 <e20839> {m5} @dt=0x56456bf2afc0@(G/w32)  pc__DOT__address_output [LV] => VAR 0x56456c1eb030 <e18191> {m5} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__pc__DOT__address_output PORT
    1:2: VAR 0x56456c1eabb0 <e20843> {m2} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__pc__DOT__clk PORT
    1:2: VAR 0x56456c1ead30 <e18189> {m3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__pc__DOT__address_input PORT
    1:2: VAR 0x56456c1eaeb0 <e18190> {m4} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__pc__DOT__enable PORT
    1:2: VAR 0x56456c1eb030 <e18191> {m5} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__pc__DOT__address_output PORT
    1:2: ALWAYS 0x56456c1eb1b0 <e6285> {m9} [always_ff]
    1:2:1: SENTREE 0x56456c1eb270 <e6270> {m9}
    1:2:1:1: SENITEM 0x56456c1eb330 <e6268> {m9} [POS]
    1:2:1:1:1: VARREF 0x56456c1eb3f0 <e18192> {m9} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: IF 0x56456c1eb510 <e19863> {m10}
    1:2:2:1: NOT 0x56456c1eb5e0 <e19262> {m10} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: VARREF 0x56456c1eb6a0 <e19260> {m10} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch [RV] <- VAR 0x56456c1df910 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:2:2: ASSIGNDLY 0x56456c1eb7c0 <e19860> {m11} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:1: VARREF 0x56456c1eb880 <e18195> {m11} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime [RV] <- VAR 0x56456c1d6af0 <e16841> {c31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2:2:2:2: VARREF 0x56456c1eb9a0 <e18196> {m11} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [LV] => VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2: ASSIGNALIAS 0x56456c1ebac0 <e20857> {d3} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1ebb80 <e20854> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2: VARREF 0x56456c1ebca0 <e20855> {d3} @dt=0x56456bf2afc0@(G/w32)  plus_four_adder__DOT__a [LV] => VAR 0x56456c1ec410 <e20879> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__plus_four_adder__DOT__a PORT
    1:2: ASSIGNALIAS 0x56456c1ec110 <e20873> {d4} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1ec1d0 <e20870> {d4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x56456c1d6df0 <e16843> {c33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x56456c1ec2f0 <e20871> {d4} @dt=0x56456bf2afc0@(G/w32)  plus_four_adder__DOT__z [LV] => VAR 0x56456c1ec710 <e17201> {d4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__plus_four_adder__DOT__z PORT
    1:2: VAR 0x56456c1ec410 <e20879> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__plus_four_adder__DOT__a PORT
    1:2: VAR 0x56456c1ec590 <e17200> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__plus_four_adder__DOT__b PORT
    1:2:3: CONST 0x56456c273eb0 <e25856> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2: VAR 0x56456c1ec710 <e17201> {d4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__plus_four_adder__DOT__z PORT
    1:2: ASSIGNW 0x56456c1ec890 <e17206> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: ADD 0x56456c1ec950 <e17204> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: CONST 0x56456c1ecb30 <e25859> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:1:2: VARREF 0x56456c1eca10 <e25860> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:2: VARREF 0x56456c1ecca0 <e17205> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch [LV] => VAR 0x56456c1d6df0 <e16843> {c33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2: ASSIGNALIAS 0x56456c1ecdc0 <e20893> {k6} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1ece80 <e20890> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2: VARREF 0x56456c1ecfa0 <e20891> {k6} @dt=0x56456bf0a940@(G/w1)  program_counter_multiplexer__DOT__control [LV] => VAR 0x56456c1edcb0 <e18144> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_multiplexer__DOT__control PORT
    1:2: ASSIGNALIAS 0x56456c1ed0c0 <e20902> {k7} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1ed180 <e20899> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x56456c1d6df0 <e16843> {c33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x56456c1ed2a0 <e20900> {k7} @dt=0x56456bf2afc0@(G/w32)  program_counter_multiplexer__DOT__input_0 [LV] => VAR 0x56456c1ede30 <e18145> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_multiplexer__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x56456c1ed3c0 <e20911> {k8} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1ed480 <e20908> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_branch_decode [RV] <- VAR 0x56456c1d7ff0 <e16854> {c50} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_branch_decode VAR
    1:2:2: VARREF 0x56456c1ed5a0 <e20909> {k8} @dt=0x56456bf2afc0@(G/w32)  program_counter_multiplexer__DOT__input_1 [LV] => VAR 0x56456c1edfb0 <e18146> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_multiplexer__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x56456c1ed6c0 <e20920> {k10} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1ed780 <e20917> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime [RV] <- VAR 0x56456c1d6af0 <e16841> {c31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2:2: VARREF 0x56456c1ed8a0 <e20918> {k10} @dt=0x56456bf2afc0@(G/w32)  program_counter_multiplexer__DOT__resolved [LV] => VAR 0x56456c1ee130 <e18147> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_multiplexer__DOT__resolved PORT
    1:2: VAR 0x56456c1ed9c0 <e20922> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__program_counter_multiplexer__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x56456c1edb40 <e18142> {c171} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2: VAR 0x56456c1edcb0 <e18144> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_multiplexer__DOT__control PORT
    1:2: VAR 0x56456c1ede30 <e18145> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_multiplexer__DOT__input_0 PORT
    1:2: VAR 0x56456c1edfb0 <e18146> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_multiplexer__DOT__input_1 PORT
    1:2: VAR 0x56456c1ee130 <e18147> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_multiplexer__DOT__resolved PORT
    1:2: ASSIGNW 0x56456c1ee2b0 <e18153> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: COND 0x56456c1ee370 <e18151> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: VARREF 0x56456c1ee430 <e18148> {k13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:1:2: VARREF 0x56456c1ee550 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_branch_decode [RV] <- VAR 0x56456c1d7ff0 <e16854> {c50} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_branch_decode VAR
    1:2:1:3: VARREF 0x56456c1ee670 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x56456c1d6df0 <e16843> {c33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x56456c1ee790 <e18152> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime [LV] => VAR 0x56456c1d6af0 <e16841> {c31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2: ASSIGNALIAS 0x56456c1ee8b0 <e20936> {r3} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1ee970 <e20933> {r3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: VARREF 0x56456c1eea90 <e20934> {r3} @dt=0x56456bf0a940@(G/w1)  fetch_decode_register__DOT__clk [LV] => VAR 0x56456c1efdb0 <e20992> {r3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__fetch_decode_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x56456c1eebb0 <e20945> {r4} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1eec70 <e20942> {r4} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:2: VARREF 0x56456c1eed90 <e20943> {r4} @dt=0x56456bf0a940@(G/w1)  fetch_decode_register__DOT__enable [LV] => VAR 0x56456c1eff30 <e18586> {r4} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__fetch_decode_register__DOT__enable PORT
    1:2: ASSIGNALIAS 0x56456c1eeeb0 <e20954> {r5} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1eef70 <e20951> {r5} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2: VARREF 0x56456c1ef090 <e20952> {r5} @dt=0x56456bf0a940@(G/w1)  fetch_decode_register__DOT__clear [LV] => VAR 0x56456c1f00b0 <e18587> {r5} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__fetch_decode_register__DOT__clear PORT
    1:2: ASSIGNALIAS 0x56456c1ef1b0 <e20963> {r7} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1ef270 <e20960> {r7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_fetch [RV] <- VAR 0x56456c1d6f70 <e16844> {c34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_fetch VAR
    1:2:2: VARREF 0x56456c1ef390 <e20961> {r7} @dt=0x56456bf2afc0@(G/w32)  fetch_decode_register__DOT__instruction_fetch [LV] => VAR 0x56456c1f0230 <e18588> {r7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__instruction_fetch PORT
    1:2: ASSIGNALIAS 0x56456c1ef4b0 <e20972> {r8} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1ef570 <e20969> {r8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x56456c1d6df0 <e16843> {c33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x56456c1ef690 <e20970> {r8} @dt=0x56456bf2afc0@(G/w32)  fetch_decode_register__DOT__program_counter_plus_four_fetch [LV] => VAR 0x56456c1f03b0 <e18589> {r8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__program_counter_plus_four_fetch PORT
    1:2: ASSIGNALIAS 0x56456c1ef7b0 <e20981> {r10} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1ef870 <e20978> {r10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2: VARREF 0x56456c1ef990 <e20979> {r10} @dt=0x56456bf2afc0@(G/w32)  fetch_decode_register__DOT__instruction_decode [LV] => VAR 0x56456c1f0530 <e18590> {r10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__instruction_decode PORT
    1:2: ASSIGNALIAS 0x56456c1efab0 <e20990> {r11} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1efb70 <e20987> {r11} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x56456c1efc90 <e20988> {r11} @dt=0x56456bf2afc0@(G/w32)  fetch_decode_register__DOT__program_counter_plus_four_decode [LV] => VAR 0x56456c1f06b0 <e18591> {r11} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__program_counter_plus_four_decode PORT
    1:2: VAR 0x56456c1efdb0 <e20992> {r3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__fetch_decode_register__DOT__clk PORT
    1:2: VAR 0x56456c1eff30 <e18586> {r4} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__fetch_decode_register__DOT__enable PORT
    1:2: VAR 0x56456c1f00b0 <e18587> {r5} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__fetch_decode_register__DOT__clear PORT
    1:2: VAR 0x56456c1f0230 <e18588> {r7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__instruction_fetch PORT
    1:2: VAR 0x56456c1f03b0 <e18589> {r8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__program_counter_plus_four_fetch PORT
    1:2: VAR 0x56456c1f0530 <e18590> {r10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__instruction_decode PORT
    1:2: VAR 0x56456c1f06b0 <e18591> {r11} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__fetch_decode_register__DOT__program_counter_plus_four_decode PORT
    1:2: ALWAYS 0x56456c1f0830 <e8277> {r15} [always_ff]
    1:2:1: SENTREE 0x56456c1f08f0 <e8216> {r15}
    1:2:1:1: SENITEM 0x56456c1f09b0 <e8214> {r15} [POS]
    1:2:1:1:1: VARREF 0x56456c1f0a70 <e18592> {r15} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: IF 0x56456c1f0b90 <e19893> {r17}
    1:2:2:1: NOT 0x56456c1f0c60 <e19210> {r17} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: VARREF 0x56456c1f0d20 <e19208> {r17} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:2:2: IF 0x56456c1f0e40 <e19890> {r18}
    1:2:2:2:1: VARREF 0x56456c1f0f10 <e18595> {r18} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2:2:2: ASSIGNDLY 0x56456c1f1030 <e19884> {r19} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: CONST 0x56456c1f10f0 <e18605> {r19} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:2:2:2:2: VARREF 0x56456c1f1260 <e18606> {r19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [LV] => VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:2: ASSIGNDLY 0x56456c1f1380 <e18621> {r20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: CONST 0x56456c1f1440 <e18801> {r20} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x56456c1f15b0 <e18620> {r20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [LV] => VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2:2:3: ASSIGNDLY 0x56456c1f16d0 <e19887> {r22} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c1f1790 <e18622> {r22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_fetch [RV] <- VAR 0x56456c1d6f70 <e16844> {c34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_fetch VAR
    1:2:2:2:3:2: VARREF 0x56456c1f18b0 <e18623> {r22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [LV] => VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:2:3: ASSIGNDLY 0x56456c1f19d0 <e18627> {r23} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:3:1: VARREF 0x56456c1f1a90 <e18625> {r23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x56456c1d6df0 <e16843> {c33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_fetch VAR
    1:2:2:2:3:2: VARREF 0x56456c1f1bb0 <e18626> {r23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [LV] => VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2: ASSIGNALIAS 0x56456c1f1cd0 <e21006> {g3} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1f1d90 <e21003> {g3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2: VARREF 0x56456c1f1eb0 <e21004> {g3} @dt=0x56456bf2afc0@(G/w32)  control_unit__DOT__instruction [LV] => VAR 0x56456c1f37d0 <e21080> {g3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__control_unit__DOT__instruction PORT
    1:2: ASSIGNALIAS 0x56456c1f1fd0 <e21015> {g5} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1f2090 <e21012> {g5} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode [RV] <- VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2: VARREF 0x56456c1f21b0 <e21013> {g5} @dt=0x56456bf0a940@(G/w1)  control_unit__DOT__register_write [LV] => VAR 0x56456c1f3950 <e17735> {g5} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__control_unit__DOT__register_write PORT
    1:2: ASSIGNALIAS 0x56456c1f22d0 <e21024> {g6} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1f2390 <e21021> {g6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2: VARREF 0x56456c1f24b0 <e21022> {g6} @dt=0x56456bf0a940@(G/w1)  control_unit__DOT__memory_to_register [LV] => VAR 0x56456c1f3ad0 <e17736> {g6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__control_unit__DOT__memory_to_register PORT
    1:2: ASSIGNALIAS 0x56456c1f25d0 <e21033> {g7} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1f2690 <e21030> {g7} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode [RV] <- VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2: VARREF 0x56456c1f27b0 <e21031> {g7} @dt=0x56456bf0a940@(G/w1)  control_unit__DOT__memory_write [LV] => VAR 0x56456c1f3c50 <e17737> {g7} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__control_unit__DOT__memory_write PORT
    1:2: ASSIGNALIAS 0x56456c1f28d0 <e21042> {g8} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1f2990 <e21039> {g8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2: VARREF 0x56456c1f2ab0 <e21040> {g8} @dt=0x56456bf0a940@(G/w1)  control_unit__DOT__ALU_src_B [LV] => VAR 0x56456c1f3dd0 <e17738> {g8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__control_unit__DOT__ALU_src_B PORT
    1:2: ASSIGNALIAS 0x56456c1f2bd0 <e21051> {g9} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1f2c90 <e21048> {g9} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode [RV] <- VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2: VARREF 0x56456c1f2db0 <e21049> {g9} @dt=0x56456bf0a940@(G/w1)  control_unit__DOT__register_destination [LV] => VAR 0x56456c1f3f50 <e17739> {g9} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__control_unit__DOT__register_destination PORT
    1:2: ASSIGNALIAS 0x56456c1f2ed0 <e21060> {g10} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1f2f90 <e21057> {g10} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2: VARREF 0x56456c1f30b0 <e21058> {g10} @dt=0x56456bf0a940@(G/w1)  control_unit__DOT__branch [LV] => VAR 0x56456c1f40d0 <e17740> {g10} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__control_unit__DOT__branch PORT
    1:2: ASSIGNALIAS 0x56456c1f31d0 <e21069> {g11} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1f3290 <e21066> {g11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2: VARREF 0x56456c1f33b0 <e21067> {g11} @dt=0x56456bf0a940@(G/w1)  control_unit__DOT__hi_lo_register_write [LV] => VAR 0x56456c1f4250 <e17741> {g11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__control_unit__DOT__hi_lo_register_write PORT
    1:2: ASSIGNALIAS 0x56456c1f34d0 <e21078> {g12} @dt=0x56456bf38e40@(G/w6)
    1:2:1: VARREF 0x56456c1f3590 <e21075> {g12} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode [RV] <- VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2: VARREF 0x56456c1f36b0 <e21076> {g12} @dt=0x56456bf38e40@(G/w6)  control_unit__DOT__ALU_function [LV] => VAR 0x56456c1f43d0 <e17742> {g12} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__ALU_function PORT
    1:2: VAR 0x56456c1f37d0 <e21080> {g3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__control_unit__DOT__instruction PORT
    1:2: VAR 0x56456c1f3950 <e17735> {g5} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__control_unit__DOT__register_write PORT
    1:2: VAR 0x56456c1f3ad0 <e17736> {g6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__control_unit__DOT__memory_to_register PORT
    1:2: VAR 0x56456c1f3c50 <e17737> {g7} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__control_unit__DOT__memory_write PORT
    1:2: VAR 0x56456c1f3dd0 <e17738> {g8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__control_unit__DOT__ALU_src_B PORT
    1:2: VAR 0x56456c1f3f50 <e17739> {g9} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__control_unit__DOT__register_destination PORT
    1:2: VAR 0x56456c1f40d0 <e17740> {g10} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__control_unit__DOT__branch PORT
    1:2: VAR 0x56456c1f4250 <e17741> {g11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__control_unit__DOT__hi_lo_register_write PORT
    1:2: VAR 0x56456c1f43d0 <e17742> {g12} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__ALU_function PORT
    1:2: VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2: VAR 0x56456c1f46d0 <e17744> {g17} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__control_unit__DOT__rt VAR
    1:2: VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2: ALWAYS 0x56456c1f49d0 <e4897> {g20} [always_comb]
    1:2:2: ASSIGN 0x56456c1f4a90 <e19833> {g21} @dt=0x56456bf38e40@(G/w6)
    1:2:2:1: SEL 0x56456c1f4b50 <e17757> {g21} @dt=0x56456bf38e40@(G/w6) decl[31:0]]
    1:2:2:1:1: VARREF 0x56456c1f4c20 <e17746> {g21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:1:2: CONST 0x56456c1f4d40 <e14145> {g21} @dt=0x56456c116e00@(G/sw5)  5'h1a
    1:2:2:1:3: CONST 0x56456c1f4eb0 <e17756> {g21} @dt=0x56456bf2afc0@(G/w32)  32'h6
    1:2:2:2: VARREF 0x56456c1f5020 <e17758> {g21} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op [LV] => VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:2: ASSIGN 0x56456c1f5140 <e17773> {g22} @dt=0x56456bf3d380@(G/w5)
    1:2:2:1: SEL 0x56456c1f5200 <e17771> {g22} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:1:1: VARREF 0x56456c1f52d0 <e17760> {g22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:1:2: CONST 0x56456c1f53f0 <e14192> {g22} @dt=0x56456c116e00@(G/sw5)  5'h10
    1:2:2:1:3: CONST 0x56456c1f5560 <e17770> {g22} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2: VARREF 0x56456c1f56d0 <e17772> {g22} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__control_unit__DOT__rt [LV] => VAR 0x56456c1f46d0 <e17744> {g17} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__control_unit__DOT__rt VAR
    1:2:2: ASSIGN 0x56456c1f57f0 <e17787> {g23} @dt=0x56456bf38e40@(G/w6)
    1:2:2:1: SEL 0x56456c1f58b0 <e17785> {g23} @dt=0x56456bf38e40@(G/w6) decl[31:0]]
    1:2:2:1:1: VARREF 0x56456c1f5980 <e17774> {g23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:2:1:2: CONST 0x56456c1f5aa0 <e14239> {g23} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:1:3: CONST 0x56456c1f5c10 <e17784> {g23} @dt=0x56456bf2afc0@(G/w32)  32'h6
    1:2:2:2: VARREF 0x56456c1f5d80 <e17786> {g23} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [LV] => VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2: CASE 0x56456c1f5ea0 <e4895> {g24}
    1:2:2:1: VARREF 0x56456c1f5f70 <e17788> {g24} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:2:2: CASEITEM 0x56456c1f6090 <e4708> {g25}
    1:2:2:2:1: CONST 0x56456c1f6150 <e17789> {g25} @dt=0x56456bf38e40@(G/w6)  6'h0
    1:2:2:2:2: ASSIGN 0x56456c1f62c0 <e19824> {g26} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1f6380 <e17790> {g26} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56456c1f64f0 <e17791> {g26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1f6610 <e17795> {g27} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1f66d0 <e17793> {g27} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c1f6840 <e17794> {g27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1f6960 <e17798> {g28} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1f6a20 <e17796> {g28} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c1f6b90 <e17797> {g28} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1f6cb0 <e17801> {g29} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1f6d70 <e17799> {g29} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c1f6ee0 <e17800> {g29} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1f7000 <e17804> {g30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1f70c0 <e17802> {g30} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56456c1f7230 <e17803> {g30} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1f7350 <e17807> {g31} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1f7410 <e17805> {g31} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c1f7580 <e17806> {g31} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1f76a0 <e17824> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: OR 0x56456c1f7760 <e19672> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1:1: OR 0x56456c1f7820 <e19668> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1:1:1: OR 0x56456c1f78e0 <e19654> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1:1:1:1: EQ 0x56456c1f79a0 <e19640> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1:1:1:1:1: CONST 0x56456c1f7a60 <e19631> {g32} @dt=0x56456bf38e40@(G/w6)  6'h18
    1:2:2:2:2:1:1:1:1:2: VARREF 0x56456c1f7bd0 <e19632> {g32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:1:2: EQ 0x56456c1f7cf0 <e19641> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1:1:1:2:1: CONST 0x56456c1f7db0 <e19635> {g32} @dt=0x56456bf38e40@(G/w6)  6'h19
    1:2:2:2:2:1:1:1:2:2: VARREF 0x56456c1f7f20 <e19636> {g32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:2: EQ 0x56456c1f8040 <e19655> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1:1:2:1: CONST 0x56456c1f8100 <e19649> {g32} @dt=0x56456bf38e40@(G/w6)  6'h1a
    1:2:2:2:2:1:1:2:2: VARREF 0x56456c1f8270 <e19650> {g32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:2: EQ 0x56456c1f8390 <e19669> {g32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x56456c1f8450 <e19663> {g32} @dt=0x56456bf38e40@(G/w6)  6'h1b
    1:2:2:2:2:1:2:2: VARREF 0x56456c1f85c0 <e19664> {g32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: VARREF 0x56456c1f86e0 <e17823> {g32} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1f8800 <e17827> {g33} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:2:1: VARREF 0x56456c1f88c0 <e17825> {g33} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: VARREF 0x56456c1f89e0 <e17826> {g33} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2: CASEITEM 0x56456c1f8b00 <e4804> {g55}
    1:2:2:2:1: CONST 0x56456c1f8bc0 <e17828> {g55} @dt=0x56456bf38e40@(G/w6)  6'hf
    1:2:2:2:2: ASSIGN 0x56456c1f8d30 <e19827> {g56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1f8df0 <e17829> {g56} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56456c1f8f60 <e17830> {g56} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1f9080 <e17834> {g57} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1f9140 <e17832> {g57} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56456c1f92b0 <e17833> {g57} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1f93d0 <e17837> {g58} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1f9490 <e17835> {g58} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c1f9600 <e17836> {g58} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1f9720 <e17840> {g59} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1f97e0 <e17838> {g59} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x56456c1f9950 <e17839> {g59} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1f9a70 <e17843> {g60} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1f9b30 <e17841> {g60} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c1f9ca0 <e17842> {g60} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1f9dc0 <e17846> {g61} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1f9e80 <e17844> {g61} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c1f9ff0 <e17845> {g61} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1fa110 <e17849> {g62} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1fa1d0 <e17847> {g62} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c1fa340 <e17848> {g62} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1fa460 <e17852> {g63} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:2:1: CONST 0x56456c1fa520 <e17850> {g63} @dt=0x56456bf38e40@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x56456c1fa690 <e17851> {g63} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:2: CASEITEM 0x56456c1fa7b0 <e4894> {g77}
    1:2:2:2:2: ASSIGN 0x56456c1fa870 <e19830> {g78} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1fa930 <e20490> {g78} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c1faaa0 <e17854> {g78} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1fabc0 <e17858> {g79} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1fac80 <e20500> {g79} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c1fadf0 <e17857> {g79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1faf10 <e17861> {g80} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1fafd0 <e20510> {g80} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c1fb140 <e17860> {g80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1fb260 <e17864> {g81} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1fb320 <e20520> {g81} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c1fb490 <e17863> {g81} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1fb5b0 <e17867> {g82} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1fb670 <e20530> {g82} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c1fb7e0 <e17866> {g82} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1fb900 <e17870> {g83} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1fb9c0 <e20540> {g83} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c1fbb30 <e17869> {g83} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1fbc50 <e17873> {g84} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1: CONST 0x56456c1fbd10 <e20550> {g84} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x56456c1fbe80 <e17872> {g84} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x56456c1fbfa0 <e17876> {g85} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:2:1: CONST 0x56456c1fc060 <e20560> {g85} @dt=0x56456bf38e40@(G/w6)  6'h0
    1:2:2:2:2:2: VARREF 0x56456c1fc1d0 <e17875> {g85} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2: ASSIGNALIAS 0x56456c1fc2f0 <e21094> {k6} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1fc3b0 <e21091> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__forward_A_decode [RV] <- VAR 0x56456c1dfc10 <e16988> {c126} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__forward_A_decode VAR
    1:2:2: VARREF 0x56456c1fc4d0 <e21092> {k6} @dt=0x56456bf0a940@(G/w1)  register_file_output_A_mux__DOT__control [LV] => VAR 0x56456c1fd1e0 <e18144> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_file_output_A_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x56456c1fc5f0 <e21103> {k7} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1fc6b0 <e21100> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x56456c1fc7d0 <e21101> {k7} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_mux__DOT__input_0 [LV] => VAR 0x56456c1fd360 <e18145> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x56456c1fc8f0 <e21112> {k8} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1fc9b0 <e21109> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x56456c1fcad0 <e21110> {k8} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_mux__DOT__input_1 [LV] => VAR 0x56456c1fd4e0 <e18146> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x56456c1fcbf0 <e21121> {k10} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1fccb0 <e21118> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x56456c1dba10 <e16944> {c68} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:2: VARREF 0x56456c1fcdd0 <e21119> {k10} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_mux__DOT__resolved [LV] => VAR 0x56456c1fd660 <e18147> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_mux__DOT__resolved PORT
    1:2: VAR 0x56456c1fcef0 <e21123> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__register_file_output_A_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x56456c1fd070 <e18142> {c171} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2: VAR 0x56456c1fd1e0 <e18144> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_file_output_A_mux__DOT__control PORT
    1:2: VAR 0x56456c1fd360 <e18145> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_mux__DOT__input_0 PORT
    1:2: VAR 0x56456c1fd4e0 <e18146> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_mux__DOT__input_1 PORT
    1:2: VAR 0x56456c1fd660 <e18147> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_mux__DOT__resolved PORT
    1:2: ASSIGNW 0x56456c1fd7e0 <e18153> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: COND 0x56456c1fd8a0 <e18151> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: VARREF 0x56456c1fd960 <e18148> {k13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__forward_A_decode [RV] <- VAR 0x56456c1dfc10 <e16988> {c126} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__forward_A_decode VAR
    1:2:1:2: VARREF 0x56456c1fda80 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:1:3: VARREF 0x56456c1fdba0 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x56456c1fdcc0 <e18152> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [LV] => VAR 0x56456c1dba10 <e16944> {c68} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2: ASSIGNALIAS 0x56456c1fdde0 <e21137> {k6} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1fdea0 <e21134> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__forward_B_decode [RV] <- VAR 0x56456c1dfd90 <e16989> {c127} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__forward_B_decode VAR
    1:2:2: VARREF 0x56456c1fdfc0 <e21135> {k6} @dt=0x56456bf0a940@(G/w1)  register_file_output_B_mux__DOT__control [LV] => VAR 0x56456c1fecd0 <e18144> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_file_output_B_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x56456c1fe0e0 <e21146> {k7} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1fe1a0 <e21143> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x56456c1fe2c0 <e21144> {k7} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_mux__DOT__input_0 [LV] => VAR 0x56456c1fee50 <e18145> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x56456c1fe3e0 <e21155> {k8} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1fe4a0 <e21152> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x56456c1fe5c0 <e21153> {k8} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_mux__DOT__input_1 [LV] => VAR 0x56456c1fefd0 <e18146> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x56456c1fe6e0 <e21164> {k10} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1fe7a0 <e21161> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [RV] <- VAR 0x56456c1dbb90 <e16945> {c69} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:2: VARREF 0x56456c1fe8c0 <e21162> {k10} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_mux__DOT__resolved [LV] => VAR 0x56456c1ff150 <e18147> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_mux__DOT__resolved PORT
    1:2: VAR 0x56456c1fe9e0 <e21166> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__register_file_output_B_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x56456c1feb60 <e18142> {c171} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2: VAR 0x56456c1fecd0 <e18144> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_file_output_B_mux__DOT__control PORT
    1:2: VAR 0x56456c1fee50 <e18145> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_mux__DOT__input_0 PORT
    1:2: VAR 0x56456c1fefd0 <e18146> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_mux__DOT__input_1 PORT
    1:2: VAR 0x56456c1ff150 <e18147> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_mux__DOT__resolved PORT
    1:2: ASSIGNW 0x56456c1ff2d0 <e18153> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: COND 0x56456c1ff390 <e18151> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: VARREF 0x56456c1ff450 <e18148> {k13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__forward_B_decode [RV] <- VAR 0x56456c1dfd90 <e16989> {c127} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__forward_B_decode VAR
    1:2:1:2: VARREF 0x56456c1ff570 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:1:3: VARREF 0x56456c1ff690 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x56456c1ff7b0 <e18152> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [LV] => VAR 0x56456c1dbb90 <e16945> {c69} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2: ASSIGNALIAS 0x56456c1ff8d0 <e21180> {h3} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1ff990 <e21177> {h3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x56456c1dba10 <e16944> {c68} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:2: VARREF 0x56456c1ffab0 <e21178> {h3} @dt=0x56456bf2afc0@(G/w32)  reg_output_comparator__DOT__a [LV] => VAR 0x56456c2001d0 <e21200> {h3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__reg_output_comparator__DOT__a PORT
    1:2: ASSIGNALIAS 0x56456c1ffbd0 <e21189> {h4} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c1ffc90 <e21186> {h4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [RV] <- VAR 0x56456c1dbb90 <e16945> {c69} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:2: VARREF 0x56456c1ffdb0 <e21187> {h4} @dt=0x56456bf2afc0@(G/w32)  reg_output_comparator__DOT__b [LV] => VAR 0x56456c200350 <e17878> {h4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__reg_output_comparator__DOT__b PORT
    1:2: ASSIGNALIAS 0x56456c1ffed0 <e21198> {h6} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c1fff90 <e21195> {h6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__equal_decode [RV] <- VAR 0x56456c1d7cf0 <e16853> {c44} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:2: VARREF 0x56456c2000b0 <e21196> {h6} @dt=0x56456bf0a940@(G/w1)  reg_output_comparator__DOT__c [LV] => VAR 0x56456c2004d0 <e17879> {h6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__reg_output_comparator__DOT__c PORT
    1:2: VAR 0x56456c2001d0 <e21200> {h3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__reg_output_comparator__DOT__a PORT
    1:2: VAR 0x56456c200350 <e17878> {h4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__reg_output_comparator__DOT__b PORT
    1:2: VAR 0x56456c2004d0 <e17879> {h6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__reg_output_comparator__DOT__c PORT
    1:2: ASSIGNW 0x56456c200650 <e17884> {h8} @dt=0x56456bf0a940@(G/w1)
    1:2:1: EQ 0x56456c200710 <e17882> {h8} @dt=0x56456bf0a940@(G/w1)
    1:2:1:1: VARREF 0x56456c2007d0 <e17880> {h8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x56456c1dba10 <e16944> {c68} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:1:2: VARREF 0x56456c2008f0 <e17881> {h8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [RV] <- VAR 0x56456c1dbb90 <e16945> {c69} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:2: VARREF 0x56456c200a10 <e17883> {h8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x56456c1d7cf0 <e16853> {c44} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2: ASSIGNALIAS 0x56456c200b30 <e21214> {f3} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c200bf0 <e21211> {f3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2: VARREF 0x56456c200d10 <e21212> {f3} @dt=0x56456bf0a940@(G/w1)  program_counter_source_and_gate_decode__DOT__input_A [LV] => VAR 0x56456c201430 <e21234> {f3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_and_gate_decode__DOT__input_A PORT
    1:2: ASSIGNALIAS 0x56456c200e30 <e21223> {f4} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c200ef0 <e21220> {f4} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__equal_decode [RV] <- VAR 0x56456c1d7cf0 <e16853> {c44} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:2: VARREF 0x56456c201010 <e21221> {f4} @dt=0x56456bf0a940@(G/w1)  program_counter_source_and_gate_decode__DOT__input_B [LV] => VAR 0x56456c2015b0 <e17727> {f4} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_and_gate_decode__DOT__input_B PORT
    1:2: ASSIGNALIAS 0x56456c201130 <e21232> {f6} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c2011f0 <e21229> {f6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:2: VARREF 0x56456c201310 <e21230> {f6} @dt=0x56456bf0a940@(G/w1)  program_counter_source_and_gate_decode__DOT__output_C [LV] => VAR 0x56456c201730 <e17728> {f6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_and_gate_decode__DOT__output_C PORT
    1:2: VAR 0x56456c201430 <e21234> {f3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_and_gate_decode__DOT__input_A PORT
    1:2: VAR 0x56456c2015b0 <e17727> {f4} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_and_gate_decode__DOT__input_B PORT
    1:2: VAR 0x56456c201730 <e17728> {f6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_and_gate_decode__DOT__output_C PORT
    1:2: ASSIGNW 0x56456c2018b0 <e17733> {f8} @dt=0x56456bf0a940@(G/w1)
    1:2:1: AND 0x56456c201970 <e19682> {f8} @dt=0x56456bf0a940@(G/w1)
    1:2:1:1: VARREF 0x56456c201a30 <e19678> {f8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:1:2: VARREF 0x56456c201b50 <e19679> {f8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__equal_decode [RV] <- VAR 0x56456c1d7cf0 <e16853> {c44} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:2: VARREF 0x56456c201c70 <e17732> {f8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode [LV] => VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2: ASSIGNALIAS 0x56456c201d90 <e21248> {o3} @dt=0x56456bf455e0@(G/w16)
    1:2:1: VARREF 0x56456c201e50 <e21245> {o3} @dt=0x56456bf455e0@(G/w16)  mips_cpu__DOT__immediate [RV] <- VAR 0x56456c1dad60 <e16047> {c62} @dt=0x56456bf455e0@(G/w16)  mips_cpu__DOT__immediate VAR
    1:2:2: VARREF 0x56456c201f70 <e21246> {o3} @dt=0x56456bf455e0@(G/w16)  sign_extender_decode__DOT__short_input [LV] => VAR 0x56456c202390 <e21259> {o3} @dt=0x56456bf455e0@(G/w16)  mips_cpu__DOT__sign_extender_decode__DOT__short_input PORT
    1:2: ASSIGNALIAS 0x56456c202090 <e21257> {o4} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c202150 <e21254> {o4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2: VARREF 0x56456c202270 <e21255> {o4} @dt=0x56456bf2afc0@(G/w32)  sign_extender_decode__DOT__extended_output [LV] => VAR 0x56456c202510 <e18323> {o4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_extender_decode__DOT__extended_output PORT
    1:2: VAR 0x56456c202390 <e21259> {o3} @dt=0x56456bf455e0@(G/w16)  mips_cpu__DOT__sign_extender_decode__DOT__short_input PORT
    1:2: VAR 0x56456c202510 <e18323> {o4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_extender_decode__DOT__extended_output PORT
    1:2: ASSIGNW 0x56456c202690 <e18352> {o6} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: CONCAT 0x56456c202750 <e19215> {o6} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: REPLICATE 0x56456c202810 <e18346> {o6} @dt=0x56456bf455e0@(G/w16)
    1:2:1:1:1: SEL 0x56456c2028d0 <e18335> {o6} @dt=0x56456bf0a940@(G/w1) decl[15:0]]
    1:2:1:1:1:1: VARREF 0x56456c2029a0 <e18324> {o6} @dt=0x56456bf455e0@(G/w16)  mips_cpu__DOT__immediate [RV] <- VAR 0x56456c1dad60 <e16047> {c62} @dt=0x56456bf455e0@(G/w16)  mips_cpu__DOT__immediate VAR
    1:2:1:1:1:2: CONST 0x56456c202ac0 <e12922> {o6} @dt=0x56456c10fff0@(G/sw4)  4'hf
    1:2:1:1:1:3: CONST 0x56456c202c30 <e18334> {o6} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x56456c202da0 <e18345> {o6} @dt=0x56456c128cd0@(G/sw32)  32'sh10
    1:2:1:2: VARREF 0x56456c202f10 <e18347> {o6} @dt=0x56456bf455e0@(G/w16)  mips_cpu__DOT__immediate [RV] <- VAR 0x56456c1dad60 <e16047> {c62} @dt=0x56456bf455e0@(G/w16)  mips_cpu__DOT__immediate VAR
    1:2:2: VARREF 0x56456c203030 <e18351> {o6} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [LV] => VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2: ASSIGNALIAS 0x56456c203150 <e21273> {j6} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c203210 <e21270> {j6} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2: VARREF 0x56456c203330 <e21271> {j6} @dt=0x56456bf2afc0@(G/w32)  shifter_decode__DOT__shift_input [LV] => VAR 0x56456c203a40 <e18105> {j6} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__shifter_decode__DOT__shift_input PORT
    1:2: ASSIGNALIAS 0x56456c203450 <e21282> {j7} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c203510 <e21279> {j7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__shifter_output_decode [RV] <- VAR 0x56456c1db590 <e16941> {c65} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__shifter_output_decode VAR
    1:2:2: VARREF 0x56456c203630 <e21280> {j7} @dt=0x56456bf2afc0@(G/w32)  shifter_decode__DOT__shift_output [LV] => VAR 0x56456c203bc0 <e18106> {j7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__shifter_decode__DOT__shift_output PORT
    1:2: VAR 0x56456c203750 <e21284> {j3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__shifter_decode__DOT__shift_distance GPARAM
    1:2:3: CONST 0x56456c2038d0 <e18103> {j3} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2: VAR 0x56456c203a40 <e18105> {j6} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__shifter_decode__DOT__shift_input PORT
    1:2: VAR 0x56456c203bc0 <e18106> {j7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__shifter_decode__DOT__shift_output PORT
    1:2: ASSIGNW 0x56456c203d40 <e18111> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: SHIFTL 0x56456c203e00 <e18109> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: VARREF 0x56456c203ec0 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:1:2: CONST 0x56456c203fe0 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:2: VARREF 0x56456c204150 <e18110> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__shifter_output_decode [LV] => VAR 0x56456c1db590 <e16941> {c65} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__shifter_output_decode VAR
    1:2: ASSIGNALIAS 0x56456c204270 <e21298> {d3} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c204330 <e21295> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__shifter_output_decode [RV] <- VAR 0x56456c1db590 <e16941> {c65} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__shifter_output_decode VAR
    1:2:2: VARREF 0x56456c204450 <e21296> {d3} @dt=0x56456bf2afc0@(G/w32)  adder_decode__DOT__a [LV] => VAR 0x56456c204b70 <e21318> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__adder_decode__DOT__a PORT
    1:2: ASSIGNALIAS 0x56456c204570 <e21307> {d3} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c204630 <e21304> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x56456c204750 <e21305> {d3} @dt=0x56456bf2afc0@(G/w32)  adder_decode__DOT__b [LV] => VAR 0x56456c204cf0 <e17200> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__adder_decode__DOT__b PORT
    1:2: ASSIGNALIAS 0x56456c204870 <e21316> {d4} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c204930 <e21313> {d4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_branch_decode [RV] <- VAR 0x56456c1d7ff0 <e16854> {c50} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_branch_decode VAR
    1:2:2: VARREF 0x56456c204a50 <e21314> {d4} @dt=0x56456bf2afc0@(G/w32)  adder_decode__DOT__z [LV] => VAR 0x56456c204e70 <e17201> {d4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__adder_decode__DOT__z PORT
    1:2: VAR 0x56456c204b70 <e21318> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__adder_decode__DOT__a PORT
    1:2: VAR 0x56456c204cf0 <e17200> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__adder_decode__DOT__b PORT
    1:2: VAR 0x56456c204e70 <e17201> {d4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__adder_decode__DOT__z PORT
    1:2: ASSIGNW 0x56456c204ff0 <e17206> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: ADD 0x56456c2050b0 <e17204> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: VARREF 0x56456c205170 <e17202> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__shifter_output_decode [RV] <- VAR 0x56456c1db590 <e16941> {c65} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__shifter_output_decode VAR
    1:2:1:2: VARREF 0x56456c205290 <e17203> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x56456c2053b0 <e17205> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_branch_decode [LV] => VAR 0x56456c1d7ff0 <e16854> {c50} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_branch_decode VAR
    1:2: ASSIGNALIAS 0x56456c2054d0 <e21332> {p3} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c205590 <e21329> {p3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: VARREF 0x56456c2056b0 <e21330> {p3} @dt=0x56456bf0a940@(G/w1)  decode_execute_register__DOT__clk [LV] => VAR 0x56456c20a8d0 <e21577> {p3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x56456c2057d0 <e21341> {p4} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c205890 <e21338> {p4} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2: VARREF 0x56456c2059b0 <e21339> {p4} @dt=0x56456bf0a940@(G/w1)  decode_execute_register__DOT__clear [LV] => VAR 0x56456c20aa50 <e18354> {p4} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__clear PORT
    1:2: ASSIGNALIAS 0x56456c205ad0 <e21350> {p7} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c205b90 <e21347> {p7} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode [RV] <- VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2: VARREF 0x56456c205cb0 <e21348> {p7} @dt=0x56456bf0a940@(G/w1)  decode_execute_register__DOT__register_write_decode [LV] => VAR 0x56456c20abd0 <e18355> {p7} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_write_decode PORT
    1:2: ASSIGNALIAS 0x56456c205dd0 <e21359> {p8} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c205e90 <e21356> {p8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2: VARREF 0x56456c205fb0 <e21357> {p8} @dt=0x56456bf0a940@(G/w1)  decode_execute_register__DOT__memory_to_register_decode [LV] => VAR 0x56456c20ad50 <e18356> {p8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_to_register_decode PORT
    1:2: ASSIGNALIAS 0x56456c2060d0 <e21368> {p9} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c206190 <e21365> {p9} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode [RV] <- VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2: VARREF 0x56456c2062b0 <e21366> {p9} @dt=0x56456bf0a940@(G/w1)  decode_execute_register__DOT__memory_write_decode [LV] => VAR 0x56456c20aed0 <e18357> {p9} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_write_decode PORT
    1:2: ASSIGNALIAS 0x56456c2063d0 <e21377> {p10} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c206490 <e21374> {p10} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2: VARREF 0x56456c2065b0 <e21375> {p10} @dt=0x56456bf0a940@(G/w1)  decode_execute_register__DOT__ALU_src_B_decode [LV] => VAR 0x56456c20b050 <e18358> {p10} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__ALU_src_B_decode PORT
    1:2: ASSIGNALIAS 0x56456c2066d0 <e21386> {p11} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c206790 <e21383> {p11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode [RV] <- VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2: VARREF 0x56456c2068b0 <e21384> {p11} @dt=0x56456bf0a940@(G/w1)  decode_execute_register__DOT__register_destination_decode [LV] => VAR 0x56456c20b1d0 <e18359> {p11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_destination_decode PORT
    1:2: ASSIGNALIAS 0x56456c2069d0 <e21395> {p12} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c206a90 <e21392> {p12} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2: VARREF 0x56456c206bb0 <e21393> {p12} @dt=0x56456bf0a940@(G/w1)  decode_execute_register__DOT__hi_lo_register_write_decode [LV] => VAR 0x56456c20b350 <e18360> {p12} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__hi_lo_register_write_decode PORT
    1:2: ASSIGNALIAS 0x56456c206cd0 <e21404> {p13} @dt=0x56456bf38e40@(G/w6)
    1:2:1: VARREF 0x56456c206d90 <e21401> {p13} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode [RV] <- VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2: VARREF 0x56456c206eb0 <e21402> {p13} @dt=0x56456bf38e40@(G/w6)  decode_execute_register__DOT__ALU_function_decode [LV] => VAR 0x56456c20b4d0 <e18361> {p13} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__decode_execute_register__DOT__ALU_function_decode PORT
    1:2: ASSIGNALIAS 0x56456c206fd0 <e21413> {p14} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c207090 <e21410> {p14} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x56456c1d85f0 <e16857> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2: VARREF 0x56456c2071b0 <e21411> {p14} @dt=0x56456bf3d380@(G/w5)  decode_execute_register__DOT__Rs_decode [LV] => VAR 0x56456c20b650 <e18362> {p14} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rs_decode PORT
    1:2: ASSIGNALIAS 0x56456c2072d0 <e21422> {p15} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c207390 <e21419> {p15} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x56456c1d9650 <e16885> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2: VARREF 0x56456c2074b0 <e21420> {p15} @dt=0x56456bf3d380@(G/w5)  decode_execute_register__DOT__Rt_decode [LV] => VAR 0x56456c20b7d0 <e18363> {p15} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rt_decode PORT
    1:2: ASSIGNALIAS 0x56456c2075d0 <e21431> {p16} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c207690 <e21428> {p16} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_decode [RV] <- VAR 0x56456c1da530 <e16914> {c60} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_decode VAR
    1:2:2: VARREF 0x56456c2077b0 <e21429> {p16} @dt=0x56456bf3d380@(G/w5)  decode_execute_register__DOT__Rd_decode [LV] => VAR 0x56456c20b950 <e18364> {p16} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rd_decode PORT
    1:2: ASSIGNALIAS 0x56456c2078d0 <e21440> {p17} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c207990 <e21437> {p17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2: VARREF 0x56456c207ab0 <e21438> {p17} @dt=0x56456bf2afc0@(G/w32)  decode_execute_register__DOT__sign_imm_decode [LV] => VAR 0x56456c20bad0 <e18365> {p17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__sign_imm_decode PORT
    1:2: ASSIGNALIAS 0x56456c207bd0 <e21449> {p19} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c207c90 <e21446> {p19} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2: VARREF 0x56456c207db0 <e21447> {p19} @dt=0x56456bf0a940@(G/w1)  decode_execute_register__DOT__register_write_execute [LV] => VAR 0x56456c20bc50 <e18366> {p19} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_write_execute PORT
    1:2: ASSIGNALIAS 0x56456c207ed0 <e21458> {p20} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c207f90 <e21455> {p20} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2: VARREF 0x56456c2080b0 <e21456> {p20} @dt=0x56456bf0a940@(G/w1)  decode_execute_register__DOT__memory_to_register_execute [LV] => VAR 0x56456c20bdd0 <e18367> {p20} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_to_register_execute PORT
    1:2: ASSIGNALIAS 0x56456c2081d0 <e21467> {p21} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c208290 <e21464> {p21} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute [RV] <- VAR 0x56456c1dc190 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2: VARREF 0x56456c2083b0 <e21465> {p21} @dt=0x56456bf0a940@(G/w1)  decode_execute_register__DOT__memory_write_execute [LV] => VAR 0x56456c20bf50 <e18368> {p21} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_write_execute PORT
    1:2: ASSIGNALIAS 0x56456c2084d0 <e21476> {p22} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c208590 <e21473> {p22} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:2: VARREF 0x56456c2086b0 <e21474> {p22} @dt=0x56456bf0a940@(G/w1)  decode_execute_register__DOT__ALU_src_B_execute [LV] => VAR 0x56456c20c0d0 <e18369> {p22} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__ALU_src_B_execute PORT
    1:2: ASSIGNALIAS 0x56456c2087d0 <e21485> {p23} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c208890 <e21482> {p23} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:2: VARREF 0x56456c2089b0 <e21483> {p23} @dt=0x56456bf0a940@(G/w1)  decode_execute_register__DOT__register_destination_execute [LV] => VAR 0x56456c20c250 <e18370> {p23} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_destination_execute PORT
    1:2: ASSIGNALIAS 0x56456c208ad0 <e21494> {p24} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c208b90 <e21491> {p24} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VAR 0x56456c1dc790 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2: VARREF 0x56456c208cb0 <e21492> {p24} @dt=0x56456bf0a940@(G/w1)  decode_execute_register__DOT__hi_lo_register_write_execute [LV] => VAR 0x56456c20c3d0 <e18371> {p24} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__hi_lo_register_write_execute PORT
    1:2: ASSIGNALIAS 0x56456c208dd0 <e21503> {p25} @dt=0x56456bf38e40@(G/w6)
    1:2:1: VARREF 0x56456c208e90 <e21500> {p25} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2: VARREF 0x56456c208fb0 <e21501> {p25} @dt=0x56456bf38e40@(G/w6)  decode_execute_register__DOT__ALU_function_execute [LV] => VAR 0x56456c20c550 <e18372> {p25} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__decode_execute_register__DOT__ALU_function_execute PORT
    1:2: ASSIGNALIAS 0x56456c2090d0 <e21512> {p26} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c209190 <e21509> {p26} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2: VARREF 0x56456c2092b0 <e21510> {p26} @dt=0x56456bf3d380@(G/w5)  decode_execute_register__DOT__Rs_execute [LV] => VAR 0x56456c20c6d0 <e18373> {p26} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rs_execute PORT
    1:2: ASSIGNALIAS 0x56456c2093d0 <e21521> {p27} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c209490 <e21518> {p27} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2: VARREF 0x56456c2095b0 <e21519> {p27} @dt=0x56456bf3d380@(G/w5)  decode_execute_register__DOT__Rt_execute [LV] => VAR 0x56456c20c850 <e18374> {p27} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rt_execute PORT
    1:2: ASSIGNALIAS 0x56456c2096d0 <e21530> {p28} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c209790 <e21527> {p28} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:2: VARREF 0x56456c2098b0 <e21528> {p28} @dt=0x56456bf3d380@(G/w5)  decode_execute_register__DOT__Rd_execute [LV] => VAR 0x56456c20c9d0 <e18375> {p28} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rd_execute PORT
    1:2: ASSIGNALIAS 0x56456c2099d0 <e21539> {p29} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c209a90 <e21536> {p29} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:2: VARREF 0x56456c209bb0 <e21537> {p29} @dt=0x56456bf2afc0@(G/w32)  decode_execute_register__DOT__sign_imm_execute [LV] => VAR 0x56456c20cb50 <e18376> {p29} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__sign_imm_execute PORT
    1:2: ASSIGNALIAS 0x56456c209cd0 <e21548> {p32} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c209d90 <e21545> {p32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x56456c209eb0 <e21546> {p32} @dt=0x56456bf2afc0@(G/w32)  decode_execute_register__DOT__read_data_one_decode [LV] => VAR 0x56456c20ccd0 <e18377> {p32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_one_decode PORT
    1:2: ASSIGNALIAS 0x56456c209fd0 <e21557> {p33} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c20a090 <e21554> {p33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x56456c20a1b0 <e21555> {p33} @dt=0x56456bf2afc0@(G/w32)  decode_execute_register__DOT__read_data_two_decode [LV] => VAR 0x56456c20ce50 <e18378> {p33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_two_decode PORT
    1:2: ASSIGNALIAS 0x56456c20a2d0 <e21566> {p35} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c20a390 <e21563> {p35} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2: VARREF 0x56456c20a4b0 <e21564> {p35} @dt=0x56456bf2afc0@(G/w32)  decode_execute_register__DOT__read_data_one_execute [LV] => VAR 0x56456c20cfd0 <e18379> {p35} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_one_execute PORT
    1:2: ASSIGNALIAS 0x56456c20a5d0 <e21575> {p36} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c20a690 <e21572> {p36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:2: VARREF 0x56456c20a7b0 <e21573> {p36} @dt=0x56456bf2afc0@(G/w32)  decode_execute_register__DOT__read_data_two_execute [LV] => VAR 0x56456c20d150 <e18380> {p36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_two_execute PORT
    1:2: VAR 0x56456c20a8d0 <e21577> {p3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__clk PORT
    1:2: VAR 0x56456c20aa50 <e18354> {p4} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__clear PORT
    1:2: VAR 0x56456c20abd0 <e18355> {p7} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_write_decode PORT
    1:2: VAR 0x56456c20ad50 <e18356> {p8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_to_register_decode PORT
    1:2: VAR 0x56456c20aed0 <e18357> {p9} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_write_decode PORT
    1:2: VAR 0x56456c20b050 <e18358> {p10} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__ALU_src_B_decode PORT
    1:2: VAR 0x56456c20b1d0 <e18359> {p11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_destination_decode PORT
    1:2: VAR 0x56456c20b350 <e18360> {p12} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__hi_lo_register_write_decode PORT
    1:2: VAR 0x56456c20b4d0 <e18361> {p13} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__decode_execute_register__DOT__ALU_function_decode PORT
    1:2: VAR 0x56456c20b650 <e18362> {p14} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rs_decode PORT
    1:2: VAR 0x56456c20b7d0 <e18363> {p15} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rt_decode PORT
    1:2: VAR 0x56456c20b950 <e18364> {p16} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rd_decode PORT
    1:2: VAR 0x56456c20bad0 <e18365> {p17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__sign_imm_decode PORT
    1:2: VAR 0x56456c20bc50 <e18366> {p19} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_write_execute PORT
    1:2: VAR 0x56456c20bdd0 <e18367> {p20} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_to_register_execute PORT
    1:2: VAR 0x56456c20bf50 <e18368> {p21} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__memory_write_execute PORT
    1:2: VAR 0x56456c20c0d0 <e18369> {p22} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__ALU_src_B_execute PORT
    1:2: VAR 0x56456c20c250 <e18370> {p23} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__register_destination_execute PORT
    1:2: VAR 0x56456c20c3d0 <e18371> {p24} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__decode_execute_register__DOT__hi_lo_register_write_execute PORT
    1:2: VAR 0x56456c20c550 <e18372> {p25} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__decode_execute_register__DOT__ALU_function_execute PORT
    1:2: VAR 0x56456c20c6d0 <e18373> {p26} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rs_execute PORT
    1:2: VAR 0x56456c20c850 <e18374> {p27} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rt_execute PORT
    1:2: VAR 0x56456c20c9d0 <e18375> {p28} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__decode_execute_register__DOT__Rd_execute PORT
    1:2: VAR 0x56456c20cb50 <e18376> {p29} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__sign_imm_execute PORT
    1:2: VAR 0x56456c20ccd0 <e18377> {p32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_one_decode PORT
    1:2: VAR 0x56456c20ce50 <e18378> {p33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_two_decode PORT
    1:2: VAR 0x56456c20cfd0 <e18379> {p35} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_one_execute PORT
    1:2: VAR 0x56456c20d150 <e18380> {p36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__decode_execute_register__DOT__read_data_two_execute PORT
    1:2: ALWAYS 0x56456c20d2d0 <e7650> {p40} [always_ff]
    1:2:1: SENTREE 0x56456c20d390 <e7326> {p40}
    1:2:1:1: SENITEM 0x56456c20d450 <e7324> {p40} [POS]
    1:2:1:1:1: VARREF 0x56456c20d510 <e18381> {p40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: IF 0x56456c20d630 <e19878> {p41}
    1:2:2:1: VARREF 0x56456c20d700 <e18382> {p41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2:2: ASSIGNDLY 0x56456c20d820 <e19872> {p42} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:1: CONST 0x56456c20d8e0 <e18383> {p42} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56456c20da50 <e18384> {p42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute [LV] => VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x56456c20db70 <e18388> {p43} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:1: CONST 0x56456c20dc30 <e18386> {p43} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56456c20dda0 <e18387> {p43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute [LV] => VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:2: ASSIGNDLY 0x56456c20dec0 <e18391> {p44} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:1: CONST 0x56456c20df80 <e18389> {p44} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56456c20e0f0 <e18390> {p44} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute [LV] => VAR 0x56456c1dc190 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x56456c20e210 <e18394> {p45} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:1: CONST 0x56456c20e2d0 <e18392> {p45} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56456c20e440 <e18393> {p45} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [LV] => VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:2:2: ASSIGNDLY 0x56456c20e560 <e18397> {p46} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:1: CONST 0x56456c20e620 <e18395> {p46} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56456c20e790 <e18396> {p46} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute [LV] => VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:2:2: ASSIGNDLY 0x56456c20e8b0 <e18400> {p47} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:1: CONST 0x56456c20e970 <e18398> {p47} @dt=0x56456bf0a940@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x56456c20eae0 <e18399> {p47} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [LV] => VAR 0x56456c1dc790 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x56456c20ec00 <e18414> {p48} @dt=0x56456bf38e40@(G/w6)
    1:2:2:2:1: CONST 0x56456c20ecc0 <e18813> {p48} @dt=0x56456bf38e40@(G/w6)  6'h0
    1:2:2:2:2: VARREF 0x56456c20ee30 <e18413> {p48} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [LV] => VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2: ASSIGNDLY 0x56456c20ef50 <e18428> {p49} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:1: CONST 0x56456c20f010 <e18825> {p49} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x56456c20f180 <e18427> {p49} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [LV] => VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:2: ASSIGNDLY 0x56456c20f2a0 <e18442> {p50} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:1: CONST 0x56456c20f360 <e18837> {p50} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x56456c20f4d0 <e18441> {p50} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute [LV] => VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:2:2: ASSIGNDLY 0x56456c20f5f0 <e18456> {p51} @dt=0x56456bf3d380@(G/w5)
    1:2:2:2:1: CONST 0x56456c20f6b0 <e18849> {p51} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x56456c20f820 <e18455> {p51} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [LV] => VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:2: ASSIGNDLY 0x56456c20f940 <e18470> {p52} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:1: CONST 0x56456c20fa00 <e18861> {p52} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x56456c20fb70 <e18469> {p52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute [LV] => VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:2:2: ASSIGNDLY 0x56456c20fc90 <e18484> {p54} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:1: CONST 0x56456c20fd50 <e18873> {p54} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x56456c20fec0 <e18483> {p54} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [LV] => VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2:2: ASSIGNDLY 0x56456c20ffe0 <e18498> {p55} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:1: CONST 0x56456c2100a0 <e18885> {p55} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x56456c210210 <e18497> {p55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [LV] => VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:2:3: ASSIGNDLY 0x56456c210330 <e19875> {p57} @dt=0x56456bf0a940@(G/w1)
    1:2:2:3:1: VARREF 0x56456c2103f0 <e18499> {p57} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode [RV] <- VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:2:3:2: VARREF 0x56456c210510 <e18500> {p57} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute [LV] => VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:3: ASSIGNDLY 0x56456c210630 <e18504> {p58} @dt=0x56456bf0a940@(G/w1)
    1:2:2:3:1: VARREF 0x56456c2106f0 <e18502> {p58} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:2:3:2: VARREF 0x56456c210810 <e18503> {p58} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute [LV] => VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:3: ASSIGNDLY 0x56456c210930 <e18507> {p59} @dt=0x56456bf0a940@(G/w1)
    1:2:2:3:1: VARREF 0x56456c2109f0 <e18505> {p59} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode [RV] <- VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:2:3:2: VARREF 0x56456c210b10 <e18506> {p59} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute [LV] => VAR 0x56456c1dc190 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2:3: ASSIGNDLY 0x56456c210c30 <e18510> {p60} @dt=0x56456bf0a940@(G/w1)
    1:2:2:3:1: VARREF 0x56456c210cf0 <e18508> {p60} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:2:3:2: VARREF 0x56456c210e10 <e18509> {p60} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [LV] => VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:2:3: ASSIGNDLY 0x56456c210f30 <e18513> {p61} @dt=0x56456bf0a940@(G/w1)
    1:2:2:3:1: VARREF 0x56456c210ff0 <e18511> {p61} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode [RV] <- VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:2:3:2: VARREF 0x56456c211110 <e18512> {p61} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute [LV] => VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:2:3: ASSIGNDLY 0x56456c211230 <e18516> {p62} @dt=0x56456bf0a940@(G/w1)
    1:2:2:3:1: VARREF 0x56456c2112f0 <e18514> {p62} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:2:3:2: VARREF 0x56456c211410 <e18515> {p62} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [LV] => VAR 0x56456c1dc790 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2:3: ASSIGNDLY 0x56456c211530 <e18519> {p63} @dt=0x56456bf38e40@(G/w6)
    1:2:2:3:1: VARREF 0x56456c2115f0 <e18517> {p63} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode [RV] <- VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:2:3:2: VARREF 0x56456c211710 <e18518> {p63} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [LV] => VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:3: ASSIGNDLY 0x56456c211830 <e18522> {p64} @dt=0x56456bf3d380@(G/w5)
    1:2:2:3:1: VARREF 0x56456c2118f0 <e18520> {p64} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x56456c1d85f0 <e16857> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2:3:2: VARREF 0x56456c211a10 <e18521> {p64} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [LV] => VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:3: ASSIGNDLY 0x56456c211b30 <e18525> {p65} @dt=0x56456bf3d380@(G/w5)
    1:2:2:3:1: VARREF 0x56456c211bf0 <e18523> {p65} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x56456c1d9650 <e16885> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:3:2: VARREF 0x56456c211d10 <e18524> {p65} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [LV] => VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:3: ASSIGNDLY 0x56456c211e30 <e18528> {p66} @dt=0x56456bf3d380@(G/w5)
    1:2:2:3:1: VARREF 0x56456c211ef0 <e18526> {p66} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_decode [RV] <- VAR 0x56456c1da530 <e16914> {c60} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_decode VAR
    1:2:2:3:2: VARREF 0x56456c212010 <e18527> {p66} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute [LV] => VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:2:3: ASSIGNDLY 0x56456c212130 <e18531> {p67} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:3:1: VARREF 0x56456c2121f0 <e18529> {p67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:2:3:2: VARREF 0x56456c212310 <e18530> {p67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute [LV] => VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:2:3: ASSIGNDLY 0x56456c212430 <e18534> {p69} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:3:1: VARREF 0x56456c2124f0 <e18532> {p69} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:2:3:2: VARREF 0x56456c212610 <e18533> {p69} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [LV] => VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2:3: ASSIGNDLY 0x56456c212730 <e18537> {p70} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:3:1: VARREF 0x56456c2127f0 <e18535> {p70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:2:3:2: VARREF 0x56456c212910 <e18536> {p70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [LV] => VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2: ASSIGNALIAS 0x56456c212a30 <e21591> {k6} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c212af0 <e21588> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:2: VARREF 0x56456c212c10 <e21589> {k6} @dt=0x56456bf0a940@(G/w1)  write_register_execute_mux__DOT__control [LV] => VAR 0x56456c213920 <e18123> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__write_register_execute_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x56456c212d30 <e21600> {k7} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c212df0 <e21597> {k7} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2: VARREF 0x56456c212f10 <e21598> {k7} @dt=0x56456bf3d380@(G/w5)  write_register_execute_mux__DOT__input_0 [LV] => VAR 0x56456c213aa0 <e18124> {k7} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x56456c213030 <e21609> {k8} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c2130f0 <e21606> {k8} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:2: VARREF 0x56456c213210 <e21607> {k8} @dt=0x56456bf3d380@(G/w5)  write_register_execute_mux__DOT__input_1 [LV] => VAR 0x56456c213c20 <e18125> {k8} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x56456c213330 <e21618> {k10} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c2133f0 <e21615> {k10} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2: VARREF 0x56456c213510 <e21616> {k10} @dt=0x56456bf3d380@(G/w5)  write_register_execute_mux__DOT__resolved [LV] => VAR 0x56456c213da0 <e18126> {k10} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute_mux__DOT__resolved PORT
    1:2: VAR 0x56456c213630 <e21620> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__write_register_execute_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x56456c2137b0 <e18121> {c277} @dt=0x56456c128cd0@(G/sw32)  32'sh5
    1:2: VAR 0x56456c213920 <e18123> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__write_register_execute_mux__DOT__control PORT
    1:2: VAR 0x56456c213aa0 <e18124> {k7} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute_mux__DOT__input_0 PORT
    1:2: VAR 0x56456c213c20 <e18125> {k8} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute_mux__DOT__input_1 PORT
    1:2: VAR 0x56456c213da0 <e18126> {k10} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute_mux__DOT__resolved PORT
    1:2: ASSIGNW 0x56456c213f20 <e18132> {k13} @dt=0x56456bf3d380@(G/w5)
    1:2:1: COND 0x56456c213fe0 <e18130> {k13} @dt=0x56456bf3d380@(G/w5)
    1:2:1:1: VARREF 0x56456c2140a0 <e18127> {k13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:1:2: VARREF 0x56456c2141c0 <e18128> {k13} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:1:3: VARREF 0x56456c2142e0 <e18129> {k13} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2: VARREF 0x56456c214400 <e18131> {k13} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute [LV] => VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2: ASSIGNALIAS 0x56456c214520 <e21634> {l6} @dt=0x56456bf6f8e0@(G/w2)
    1:2:1: VARREF 0x56456c2145e0 <e21631> {l6} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2: VARREF 0x56456c214700 <e21632> {l6} @dt=0x56456bf6f8e0@(G/w2)  register_file_output_A_execute_mux__DOT__control [LV] => VAR 0x56456c215a10 <e18165> {l6} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x56456c214820 <e21643> {l7} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c2148e0 <e21640> {l7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2: VARREF 0x56456c214a00 <e21641> {l7} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_execute_mux__DOT__input_0 [LV] => VAR 0x56456c215b90 <e18166> {l7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x56456c214b20 <e21652> {l8} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c214be0 <e21649> {l8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2: VARREF 0x56456c214d00 <e21650> {l8} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_execute_mux__DOT__input_1 [LV] => VAR 0x56456c215d10 <e18167> {l8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x56456c214e20 <e21661> {l9} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c214ee0 <e21658> {l9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x56456c215000 <e21659> {l9} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_execute_mux__DOT__input_2 [LV] => VAR 0x56456c215e90 <e18168> {l9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_2 PORT
    1:2: ASSIGNALIAS 0x56456c215120 <e21670> {l10} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c2151e0 <e21667> {l10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2: VARREF 0x56456c215300 <e21668> {l10} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_execute_mux__DOT__input_3 [LV] => VAR 0x56456c216010 <e18169> {l10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_3 PORT
    1:2: ASSIGNALIAS 0x56456c215420 <e21679> {l12} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c2154e0 <e21676> {l12} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2: VARREF 0x56456c215600 <e21677> {l12} @dt=0x56456bf2afc0@(G/w32)  register_file_output_A_execute_mux__DOT__resolved [LV] => VAR 0x56456c216190 <e18170> {l12} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__resolved PORT
    1:2: VAR 0x56456c215720 <e21681> {l3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x56456c2158a0 <e18163> {c284} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2: VAR 0x56456c215a10 <e18165> {l6} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__control PORT
    1:2: VAR 0x56456c215b90 <e18166> {l7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_0 PORT
    1:2: VAR 0x56456c215d10 <e18167> {l8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_1 PORT
    1:2: VAR 0x56456c215e90 <e18168> {l9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_2 PORT
    1:2: VAR 0x56456c216010 <e18169> {l10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__input_3 PORT
    1:2: VAR 0x56456c216190 <e18170> {l12} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute_mux__DOT__resolved PORT
    1:2: ALWAYS 0x56456c216310 <e6191> {l15} [always_comb]
    1:2:2: CASE 0x56456c2163d0 <e19857> {l16}
    1:2:2:1: VARREF 0x56456c2164a0 <e18171> {l16} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2:2: CASEITEM 0x56456c2165c0 <e6149> {l17}
    1:2:2:2:1: CONST 0x56456c216680 <e18172> {l17} @dt=0x56456bf6f8e0@(G/w2)  2'h0
    1:2:2:2:2: ASSIGN 0x56456c2167f0 <e18175> {l17} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c2168b0 <e18173> {l17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:2:2:2:2: VARREF 0x56456c2169d0 <e18174> {l17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [LV] => VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x56456c216af0 <e6162> {l18}
    1:2:2:2:1: CONST 0x56456c216bb0 <e18176> {l18} @dt=0x56456bf6f8e0@(G/w2)  2'h1
    1:2:2:2:2: ASSIGN 0x56456c216d20 <e18179> {l18} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c216de0 <e18177> {l18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:2:2: VARREF 0x56456c216f00 <e18178> {l18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [LV] => VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x56456c217020 <e6175> {l19}
    1:2:2:2:1: CONST 0x56456c2170e0 <e18180> {l19} @dt=0x56456bf6f8e0@(G/w2)  2'h2
    1:2:2:2:2: ASSIGN 0x56456c217250 <e18183> {l19} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c217310 <e18181> {l19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:2:2: VARREF 0x56456c217430 <e18182> {l19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [LV] => VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x56456c217550 <e6188> {l20}
    1:2:2:2:1: CONST 0x56456c217610 <e18184> {l20} @dt=0x56456bf6f8e0@(G/w2)  2'h3
    1:2:2:2:2: ASSIGN 0x56456c217780 <e18187> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c217840 <e18185> {l20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:2:2: VARREF 0x56456c217960 <e18186> {l20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [LV] => VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2: ASSIGNALIAS 0x56456c217a80 <e21695> {l6} @dt=0x56456bf6f8e0@(G/w2)
    1:2:1: VARREF 0x56456c217b40 <e21692> {l6} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2: VARREF 0x56456c217c60 <e21693> {l6} @dt=0x56456bf6f8e0@(G/w2)  register_file_output_B_execute_mux__DOT__control [LV] => VAR 0x56456c218f70 <e18165> {l6} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x56456c217d80 <e21704> {l7} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c217e40 <e21701> {l7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:2: VARREF 0x56456c217f60 <e21702> {l7} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_execute_mux__DOT__input_0 [LV] => VAR 0x56456c2190f0 <e18166> {l7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x56456c218080 <e21713> {l8} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c218140 <e21710> {l8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2: VARREF 0x56456c218260 <e21711> {l8} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_execute_mux__DOT__input_1 [LV] => VAR 0x56456c219270 <e18167> {l8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x56456c218380 <e21722> {l9} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c218440 <e21719> {l9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x56456c218560 <e21720> {l9} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_execute_mux__DOT__input_2 [LV] => VAR 0x56456c2193f0 <e18168> {l9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_2 PORT
    1:2: ASSIGNALIAS 0x56456c218680 <e21731> {l10} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c218740 <e21728> {l10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2: VARREF 0x56456c218860 <e21729> {l10} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_execute_mux__DOT__input_3 [LV] => VAR 0x56456c219570 <e18169> {l10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_3 PORT
    1:2: ASSIGNALIAS 0x56456c218980 <e21740> {l12} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c218a40 <e21737> {l12} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2: VARREF 0x56456c218b60 <e21738> {l12} @dt=0x56456bf2afc0@(G/w32)  register_file_output_B_execute_mux__DOT__resolved [LV] => VAR 0x56456c2196f0 <e18170> {l12} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__resolved PORT
    1:2: VAR 0x56456c218c80 <e21742> {l3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x56456c218e00 <e18163> {c284} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2: VAR 0x56456c218f70 <e18165> {l6} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__control PORT
    1:2: VAR 0x56456c2190f0 <e18166> {l7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_0 PORT
    1:2: VAR 0x56456c219270 <e18167> {l8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_1 PORT
    1:2: VAR 0x56456c2193f0 <e18168> {l9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_2 PORT
    1:2: VAR 0x56456c219570 <e18169> {l10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__input_3 PORT
    1:2: VAR 0x56456c2196f0 <e18170> {l12} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute_mux__DOT__resolved PORT
    1:2: ALWAYS 0x56456c219870 <e6191> {l15} [always_comb]
    1:2:2: CASE 0x56456c219930 <e19857> {l16}
    1:2:2:1: VARREF 0x56456c219a00 <e18171> {l16} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2:2: CASEITEM 0x56456c219b20 <e6149> {l17}
    1:2:2:2:1: CONST 0x56456c219be0 <e18172> {l17} @dt=0x56456bf6f8e0@(G/w2)  2'h0
    1:2:2:2:2: ASSIGN 0x56456c219d50 <e18175> {l17} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c219e10 <e18173> {l17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:2:2:2:2: VARREF 0x56456c219f30 <e18174> {l17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [LV] => VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:2: CASEITEM 0x56456c21a050 <e6162> {l18}
    1:2:2:2:1: CONST 0x56456c21a110 <e18176> {l18} @dt=0x56456bf6f8e0@(G/w2)  2'h1
    1:2:2:2:2: ASSIGN 0x56456c21a280 <e18179> {l18} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c21a340 <e18177> {l18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2:2:2:2: VARREF 0x56456c21a460 <e18178> {l18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [LV] => VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:2: CASEITEM 0x56456c21a580 <e6175> {l19}
    1:2:2:2:1: CONST 0x56456c21a640 <e18180> {l19} @dt=0x56456bf6f8e0@(G/w2)  2'h2
    1:2:2:2:2: ASSIGN 0x56456c21a7b0 <e18183> {l19} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c21a870 <e18181> {l19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2:2:2: VARREF 0x56456c21a990 <e18182> {l19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [LV] => VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:2: CASEITEM 0x56456c21aab0 <e6188> {l20}
    1:2:2:2:1: CONST 0x56456c21ab70 <e18184> {l20} @dt=0x56456bf6f8e0@(G/w2)  2'h3
    1:2:2:2:2: ASSIGN 0x56456c21ace0 <e18187> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c21ada0 <e18185> {l20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:2:2: VARREF 0x56456c21aec0 <e18186> {l20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [LV] => VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2: ASSIGNALIAS 0x56456c21afe0 <e21756> {k6} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c21b0a0 <e21753> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:2: VARREF 0x56456c21b1c0 <e21754> {k6} @dt=0x56456bf0a940@(G/w1)  source_B_ALU_mux__DOT__control [LV] => VAR 0x56456c21bed0 <e18144> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__source_B_ALU_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x56456c21b2e0 <e21765> {k7} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c21b3a0 <e21762> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2: VARREF 0x56456c21b4c0 <e21763> {k7} @dt=0x56456bf2afc0@(G/w32)  source_B_ALU_mux__DOT__input_0 [LV] => VAR 0x56456c21c050 <e18145> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x56456c21b5e0 <e21774> {k8} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c21b6a0 <e21771> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:2: VARREF 0x56456c21b7c0 <e21772> {k8} @dt=0x56456bf2afc0@(G/w32)  source_B_ALU_mux__DOT__input_1 [LV] => VAR 0x56456c21c1d0 <e18146> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x56456c21b8e0 <e21783> {k10} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c21b9a0 <e21780> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2: VARREF 0x56456c21bac0 <e21781> {k10} @dt=0x56456bf2afc0@(G/w32)  source_B_ALU_mux__DOT__resolved [LV] => VAR 0x56456c21c350 <e18147> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_mux__DOT__resolved PORT
    1:2: VAR 0x56456c21bbe0 <e21785> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x56456c21bd60 <e18142> {c171} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2: VAR 0x56456c21bed0 <e18144> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__source_B_ALU_mux__DOT__control PORT
    1:2: VAR 0x56456c21c050 <e18145> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_mux__DOT__input_0 PORT
    1:2: VAR 0x56456c21c1d0 <e18146> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_mux__DOT__input_1 PORT
    1:2: VAR 0x56456c21c350 <e18147> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_mux__DOT__resolved PORT
    1:2: ASSIGNW 0x56456c21c4d0 <e18153> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: COND 0x56456c21c590 <e18151> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: VARREF 0x56456c21c650 <e18148> {k13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:1:2: VARREF 0x56456c21c770 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:1:3: VARREF 0x56456c21c8b0 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2: VARREF 0x56456c21c9f0 <e18152> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [LV] => VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2: ASSIGNALIAS 0x56456c21cb30 <e21799> {e4} @dt=0x56456bf38e40@(G/w6)
    1:2:1: VARREF 0x56456c21cbf0 <e21796> {e4} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2: VARREF 0x56456c21cd30 <e21797> {e4} @dt=0x56456bf38e40@(G/w6)  alu__DOT__ALU_operation [LV] => VAR 0x56456c21ddf0 <e21846> {e4} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__alu__DOT__ALU_operation PORT
    1:2: ASSIGNALIAS 0x56456c21ce50 <e21808> {e5} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c21cf10 <e21805> {e5} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2: VARREF 0x56456c21d050 <e21806> {e5} @dt=0x56456bf2afc0@(G/w32)  alu__DOT__input_1 [LV] => VAR 0x56456c21df90 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__alu__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x56456c21d170 <e21817> {e6} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c21d230 <e21814> {e6} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2: VARREF 0x56456c21d370 <e21815> {e6} @dt=0x56456bf2afc0@(G/w32)  alu__DOT__input_2 [LV] => VAR 0x56456c21e130 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__alu__DOT__input_2 PORT
    1:2: ASSIGNALIAS 0x56456c21d490 <e21826> {e8} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c21d550 <e21823> {e8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2: VARREF 0x56456c21d690 <e21824> {e8} @dt=0x56456bf2afc0@(G/w32)  alu__DOT__ALU_output [LV] => VAR 0x56456c21e2d0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__alu__DOT__ALU_output PORT
    1:2: ASSIGNALIAS 0x56456c21d7b0 <e21835> {e9} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c21d870 <e21832> {e9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VAR 0x56456c1dd390 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:2: VARREF 0x56456c21d9b0 <e21833> {e9} @dt=0x56456bf2afc0@(G/w32)  alu__DOT__ALU_HI_output [LV] => VAR 0x56456c21e470 <e17211> {e9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__alu__DOT__ALU_HI_output PORT
    1:2: ASSIGNALIAS 0x56456c21dad0 <e21844> {e10} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c21db90 <e21841> {e10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VAR 0x56456c1dd510 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:2: VARREF 0x56456c21dcd0 <e21842> {e10} @dt=0x56456bf2afc0@(G/w32)  alu__DOT__ALU_LO_output [LV] => VAR 0x56456c21e610 <e17212> {e10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__alu__DOT__ALU_LO_output PORT
    1:2: VAR 0x56456c21ddf0 <e21846> {e4} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__alu__DOT__ALU_operation PORT
    1:2: VAR 0x56456c21df90 <e17208> {e5} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__alu__DOT__input_1 PORT
    1:2: VAR 0x56456c21e130 <e17209> {e6} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__alu__DOT__input_2 PORT
    1:2: VAR 0x56456c21e2d0 <e17210> {e8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__alu__DOT__ALU_output PORT
    1:2: VAR 0x56456c21e470 <e17211> {e9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__alu__DOT__ALU_HI_output PORT
    1:2: VAR 0x56456c21e610 <e17212> {e10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__alu__DOT__ALU_LO_output PORT
    1:2: VAR 0x56456c21e7b0 <e17213> {e14} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount VAR
    1:2: VAR 0x56456c21e950 <e14558> {e15} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_1 VAR
    1:2: VAR 0x56456c21eb20 <e17214> {e16} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_2 VAR
    1:2: VAR 0x56456c21ecf0 <e17215> {e17} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_1 VAR
    1:2: VAR 0x56456c21eec0 <e17216> {e18} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_2 VAR
    1:2: VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x56456c21f260 <e17231> {e21} @dt=0x56456bf3d380@(G/w5)
    1:2:1: SEL 0x56456c21f320 <e17229> {e21} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x56456c21f3f0 <e17218> {e21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:1:2: CONST 0x56456c21f530 <e14638> {e21} @dt=0x56456c116e00@(G/sw5)  5'h6
    1:2:1:3: CONST 0x56456c21f6e0 <e17228> {e21} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2: VARREF 0x56456c21f890 <e17230> {e21} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount [LV] => VAR 0x56456c21e7b0 <e17213> {e14} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount VAR
    1:2: ASSIGNW 0x56456c21f9d0 <e14644> {e22} @dt=0x56456bfbbe90@(G/w64)
    1:2:1: CONCAT 0x56456c21fa90 <e19694> {e22} @dt=0x56456bfbbe90@(G/w64)
    1:2:1:1: REPLICATE 0x56456c21fb50 <e17254> {e22} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1:1: SEL 0x56456c21fc10 <e17243> {e22} @dt=0x56456bf0a940@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x56456c21fce0 <e17232> {e22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:1:1:1:2: CONST 0x56456c21fe20 <e14682> {e22} @dt=0x56456c116e00@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x56456c21ffd0 <e17242> {e22} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x56456c220180 <e17253> {e22} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x56456c220330 <e19687> {e22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2: VARREF 0x56456c220470 <e14643> {e22} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_1 [LV] => VAR 0x56456c21e950 <e14558> {e15} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_1 VAR
    1:2: ASSIGNW 0x56456c2205c0 <e17309> {e23} @dt=0x56456bfbbe90@(G/w64)
    1:2:1: CONCAT 0x56456c220680 <e19707> {e23} @dt=0x56456bfbbe90@(G/w64)
    1:2:1:1: REPLICATE 0x56456c220740 <e17292> {e23} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1:1: SEL 0x56456c220800 <e17281> {e23} @dt=0x56456bf0a940@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x56456c2208d0 <e17270> {e23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:1:1:1:2: CONST 0x56456c220a10 <e14777> {e23} @dt=0x56456c116e00@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x56456c220bc0 <e17280> {e23} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x56456c220d70 <e17291> {e23} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x56456c220f20 <e19700> {e23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2: VARREF 0x56456c221060 <e17308> {e23} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_2 [LV] => VAR 0x56456c21eb20 <e17214> {e16} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_2 VAR
    1:2: ASSIGNW 0x56456c2211b0 <e17327> {e24} @dt=0x56456bfbbe90@(G/w64)
    1:2:1: EXTEND 0x56456c221270 <e19723> {e24} @dt=0x56456bfbbe90@(G/w64)
    1:2:1:1: VARREF 0x56456c221330 <e19714> {e24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2: VARREF 0x56456c221470 <e17326> {e24} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_1 [LV] => VAR 0x56456c21ecf0 <e17215> {e17} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_1 VAR
    1:2: ASSIGNW 0x56456c2215c0 <e17345> {e25} @dt=0x56456bfbbe90@(G/w64)
    1:2:1: EXTEND 0x56456c221680 <e19739> {e25} @dt=0x56456bfbbe90@(G/w64)
    1:2:1:1: VARREF 0x56456c221740 <e19730> {e25} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2: VARREF 0x56456c221880 <e17344> {e25} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_2 [LV] => VAR 0x56456c21eec0 <e17216> {e18} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_2 VAR
    1:2: ALWAYS 0x56456c2219d0 <e4262> {e29} [always_comb]
    1:2:2: ASSIGN 0x56456c221a90 <e19821> {e30} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: CONST 0x56456c221b50 <e20228> {e30} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2: VARREF 0x56456c221d00 <e17358> {e30} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2: ASSIGN 0x56456c221e40 <e17373> {e31} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:1: CONST 0x56456c221f00 <e20238> {e31} @dt=0x56456bfbbe90@(G/w64)  64'h0
    1:2:2:2: VARREF 0x56456c2220b0 <e17372> {e31} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2: CASE 0x56456c222200 <e4216> {e32}
    1:2:2:1: VARREF 0x56456c2222d0 <e17374> {e32} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:2:2: CASEITEM 0x56456c222410 <e3376> {e33}
    1:2:2:2:1: CONST 0x56456c2224d0 <e17375> {e33} @dt=0x56456bf38e40@(G/w6)  6'h0
    1:2:2:2:2: ASSIGN 0x56456c222680 <e17380> {e33} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: SHIFTL 0x56456c222740 <e17378> {e33} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c222800 <e17376> {e33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x56456c222940 <e17377> {e33} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount [RV] <- VAR 0x56456c21e7b0 <e17213> {e14} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount VAR
    1:2:2:2:2:2: VARREF 0x56456c222a80 <e17379> {e33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c222bc0 <e3393> {e34}
    1:2:2:2:1: CONST 0x56456c222c80 <e17381> {e34} @dt=0x56456bf38e40@(G/w6)  6'h1
    1:2:2:2:2: ASSIGN 0x56456c222e30 <e17386> {e34} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x56456c222ef0 <e17384> {e34} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c222fb0 <e17382> {e34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x56456c2230f0 <e17383> {e34} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount [RV] <- VAR 0x56456c21e7b0 <e17213> {e14} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount VAR
    1:2:2:2:2:2: VARREF 0x56456c223230 <e17385> {e34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c223370 <e3410> {e35}
    1:2:2:2:1: CONST 0x56456c223430 <e17387> {e35} @dt=0x56456bf38e40@(G/w6)  6'h3
    1:2:2:2:2: ASSIGN 0x56456c2235e0 <e17392> {e35} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x56456c2236a0 <e17390> {e35} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c223760 <e17388> {e35} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x56456c2238a0 <e17389> {e35} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount [RV] <- VAR 0x56456c21e7b0 <e17213> {e14} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__alu__DOT__shift_amount VAR
    1:2:2:2:2:2: VARREF 0x56456c2239e0 <e17391> {e35} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c223b20 <e3443> {e36}
    1:2:2:2:1: CONST 0x56456c223be0 <e17393> {e36} @dt=0x56456bf38e40@(G/w6)  6'h4
    1:2:2:2:2: ASSIGN 0x56456c223d90 <e17409> {e36} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: SHIFTL 0x56456c223e50 <e17407> {e36} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c223f10 <e17394> {e36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: SEL 0x56456c224050 <e17406> {e36} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x56456c224120 <e17395> {e36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2:2: CONST 0x56456c224260 <e14965> {e36} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x56456c224410 <e17405> {e36} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x56456c2245c0 <e17408> {e36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c224700 <e3476> {e37}
    1:2:2:2:1: CONST 0x56456c2247c0 <e17410> {e37} @dt=0x56456bf38e40@(G/w6)  6'h6
    1:2:2:2:2: ASSIGN 0x56456c224970 <e17426> {e37} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x56456c224a30 <e17424> {e37} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c224af0 <e17411> {e37} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: SEL 0x56456c224c30 <e17423> {e37} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x56456c224d00 <e17412> {e37} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2:2: CONST 0x56456c224e40 <e15016> {e37} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x56456c224ff0 <e17422> {e37} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x56456c2251a0 <e17425> {e37} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c2252e0 <e3509> {e38}
    1:2:2:2:1: CONST 0x56456c2253a0 <e17427> {e38} @dt=0x56456bf38e40@(G/w6)  6'h7
    1:2:2:2:2: ASSIGN 0x56456c225550 <e17443> {e38} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x56456c225610 <e17441> {e38} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c2256d0 <e17428> {e38} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: SEL 0x56456c225810 <e17440> {e38} @dt=0x56456bf3d380@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x56456c2258e0 <e17429> {e38} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2:2: CONST 0x56456c225a20 <e15067> {e38} @dt=0x56456c116e00@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x56456c225bd0 <e17439> {e38} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x56456c225d80 <e17442> {e38} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c225ec0 <e3522> {e39}
    1:2:2:2:1: CONST 0x56456c225f80 <e17444> {e39} @dt=0x56456bf38e40@(G/w6)  6'h8
    1:2:2:2:2: ASSIGN 0x56456c226130 <e17447> {e39} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c2261f0 <e17445> {e39} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56456c226330 <e17446> {e39} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c226470 <e3535> {e40}
    1:2:2:2:1: CONST 0x56456c226530 <e17448> {e40} @dt=0x56456bf38e40@(G/w6)  6'h9
    1:2:2:2:2: ASSIGN 0x56456c2266e0 <e17451> {e40} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c2267a0 <e17449> {e40} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56456c2268e0 <e17450> {e40} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c226a20 <e3548> {e41}
    1:2:2:2:1: CONST 0x56456c226ae0 <e17452> {e41} @dt=0x56456bf38e40@(G/w6)  6'h10
    1:2:2:2:2: ASSIGN 0x56456c226c90 <e17455> {e41} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c226d50 <e17453> {e41} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56456c226e90 <e17454> {e41} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c226fd0 <e3561> {e42}
    1:2:2:2:1: CONST 0x56456c227090 <e17456> {e42} @dt=0x56456bf38e40@(G/w6)  6'h11
    1:2:2:2:2: ASSIGN 0x56456c227240 <e17459> {e42} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c227300 <e17457> {e42} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56456c227440 <e17458> {e42} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c227580 <e3574> {e43}
    1:2:2:2:1: CONST 0x56456c227640 <e17460> {e43} @dt=0x56456bf38e40@(G/w6)  6'h12
    1:2:2:2:2: ASSIGN 0x56456c2277f0 <e17463> {e43} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c2278b0 <e17461> {e43} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56456c2279f0 <e17462> {e43} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c227b30 <e3587> {e44}
    1:2:2:2:1: CONST 0x56456c227bf0 <e17464> {e44} @dt=0x56456bf38e40@(G/w6)  6'h13
    1:2:2:2:2: ASSIGN 0x56456c227da0 <e17467> {e44} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c227e60 <e17465> {e44} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56456c227fa0 <e17466> {e44} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c2280e0 <e3608> {e45}
    1:2:2:2:1: CONST 0x56456c2281a0 <e17468> {e45} @dt=0x56456bf38e40@(G/w6)  6'h18
    1:2:2:2:2: ASSIGN 0x56456c228350 <e17470> {e45} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1: MULS 0x56456c228410 <e15130> {e45} @dt=0x56456c11fd60@(G/sw64)
    1:2:2:2:2:1:1: VARREF 0x56456c2284d0 <e16666> {e45} @dt=0x56456c11fd60@(G/sw64)  mips_cpu__DOT__alu__DOT__sign_extened_input_1 [RV] <- VAR 0x56456c21e950 <e14558> {e15} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_1 VAR
    1:2:2:2:2:1:2: VARREF 0x56456c228620 <e16670> {e45} @dt=0x56456c11fd60@(G/sw64)  mips_cpu__DOT__alu__DOT__sign_extened_input_2 [RV] <- VAR 0x56456c21eb20 <e17214> {e16} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__sign_extened_input_2 VAR
    1:2:2:2:2:2: VARREF 0x56456c228770 <e17469> {e45} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x56456c2288c0 <e3625> {e46}
    1:2:2:2:1: CONST 0x56456c228980 <e17471> {e46} @dt=0x56456bf38e40@(G/w6)  6'h19
    1:2:2:2:2: ASSIGN 0x56456c228b30 <e17476> {e46} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1: MUL 0x56456c228bf0 <e17474> {e46} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x56456c228cb0 <e17472> {e46} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_1 [RV] <- VAR 0x56456c21ecf0 <e17215> {e17} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_1 VAR
    1:2:2:2:2:1:2: VARREF 0x56456c228e00 <e17473> {e46} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_2 [RV] <- VAR 0x56456c21eec0 <e17216> {e18} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__extended_input_2 VAR
    1:2:2:2:2:2: VARREF 0x56456c228f50 <e17475> {e46} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x56456c2290a0 <e3739> {e47}
    1:2:2:2:1: CONST 0x56456c229160 <e17477> {e47} @dt=0x56456bf38e40@(G/w6)  6'h1a
    1:2:2:2:2: ASSIGN 0x56456c229310 <e19815> {e48} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1: CONCAT 0x56456c2293d0 <e19745> {e48} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1:1: DIVS 0x56456c229490 <e17480> {e48} @dt=0x56456c128cd0@(G/sw32)
    1:2:2:2:2:1:1:1: VARREF 0x56456c229550 <e17478> {e48} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x56456c229690 <e17479> {e48} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x56456c2297d0 <e18945> {e48} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x56456c229980 <e17496> {e48} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2: ASSIGN 0x56456c229ad0 <e17519> {e49} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1: ADD 0x56456c229b90 <e17517> {e49} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x56456c229c50 <e17498> {e49} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2:1:2: EXTEND 0x56456c229da0 <e19761> {e49} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1:2:1: MODDIVS 0x56456c229e60 <e19752> {e49} @dt=0x56456c128cd0@(G/sw32)
    1:2:2:2:2:1:2:1:1: VARREF 0x56456c229f20 <e17511> {e49} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2:1:2: VARREF 0x56456c22a060 <e17512> {e49} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56456c22a1a0 <e17518> {e49} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x56456c22a2f0 <e3845> {e51}
    1:2:2:2:1: CONST 0x56456c22a3b0 <e17520> {e51} @dt=0x56456bf38e40@(G/w6)  6'h1b
    1:2:2:2:2: ASSIGN 0x56456c22a560 <e19818> {e52} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1: CONCAT 0x56456c22a620 <e19767> {e52} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1:1: DIV 0x56456c22a6e0 <e17523> {e52} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x56456c22a7a0 <e17521> {e52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x56456c22a8e0 <e17522> {e52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x56456c22aa20 <e18969> {e52} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x56456c22abd0 <e17539> {e52} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2: ASSIGN 0x56456c22ad20 <e17562> {e53} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1: ADD 0x56456c22ade0 <e17560> {e53} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x56456c22aea0 <e17541> {e53} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2:1:2: EXTEND 0x56456c22aff0 <e19783> {e53} @dt=0x56456bfbbe90@(G/w64)
    1:2:2:2:2:1:2:1: MODDIV 0x56456c22b0b0 <e19774> {e53} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:2:1:1: VARREF 0x56456c22b170 <e17554> {e53} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2:1:2: VARREF 0x56456c22b2b0 <e17555> {e53} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56456c22b3f0 <e17561> {e53} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x56456c22b540 <e3866> {e55}
    1:2:2:2:1: CONST 0x56456c22b600 <e17563> {e55} @dt=0x56456bf38e40@(G/w6)  6'h20
    1:2:2:2:2: ASSIGN 0x56456c22b7b0 <e17568> {e55} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: ADD 0x56456c22b870 <e17566> {e55} @dt=0x56456c128cd0@(G/sw32)
    1:2:2:2:2:1:1: VARREF 0x56456c22b930 <e17564> {e55} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x56456c22ba70 <e17565> {e55} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56456c22bbb0 <e17567> {e55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c22bcf0 <e3883> {e56}
    1:2:2:2:1: CONST 0x56456c22bdb0 <e17569> {e56} @dt=0x56456bf38e40@(G/w6)  6'h21
    1:2:2:2:2: ASSIGN 0x56456c22bf60 <e17574> {e56} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: ADD 0x56456c22c020 <e17572> {e56} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c22c0e0 <e17570> {e56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x56456c22c220 <e17571> {e56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56456c22c360 <e17573> {e56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c22c4a0 <e3904> {e57}
    1:2:2:2:1: CONST 0x56456c22c560 <e17575> {e57} @dt=0x56456bf38e40@(G/w6)  6'h22
    1:2:2:2:2: ASSIGN 0x56456c22c710 <e17580> {e57} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: SUB 0x56456c22c7d0 <e17578> {e57} @dt=0x56456c128cd0@(G/sw32)
    1:2:2:2:2:1:1: VARREF 0x56456c22c890 <e17576> {e57} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x56456c22c9d0 <e17577> {e57} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56456c22cb10 <e17579> {e57} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c22cc50 <e3921> {e58}
    1:2:2:2:1: CONST 0x56456c22cd10 <e17581> {e58} @dt=0x56456bf38e40@(G/w6)  6'h23
    1:2:2:2:2: ASSIGN 0x56456c22cec0 <e17586> {e58} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: SUB 0x56456c22cf80 <e17584> {e58} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c22d040 <e17582> {e58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x56456c22d180 <e17583> {e58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56456c22d2c0 <e17585> {e58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c22d400 <e3938> {e59}
    1:2:2:2:1: CONST 0x56456c22d4c0 <e17587> {e59} @dt=0x56456bf38e40@(G/w6)  6'h24
    1:2:2:2:2: ASSIGN 0x56456c22d670 <e17592> {e59} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: AND 0x56456c22d730 <e17590> {e59} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c22d7f0 <e17588> {e59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x56456c22d930 <e17589> {e59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56456c22da70 <e17591> {e59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c22dbb0 <e3955> {e60}
    1:2:2:2:1: CONST 0x56456c22dc70 <e17593> {e60} @dt=0x56456bf38e40@(G/w6)  6'h25
    1:2:2:2:2: ASSIGN 0x56456c22de20 <e17598> {e60} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: OR 0x56456c22dee0 <e17596> {e60} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c22dfa0 <e17594> {e60} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x56456c22e0e0 <e17595> {e60} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56456c22e220 <e17597> {e60} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c22e360 <e3972> {e61}
    1:2:2:2:1: CONST 0x56456c22e420 <e17599> {e61} @dt=0x56456bf38e40@(G/w6)  6'h26
    1:2:2:2:2: ASSIGN 0x56456c22e5d0 <e17604> {e61} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: XNOR 0x56456c22e690 <e17602> {e61} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x56456c22e750 <e17600> {e61} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x56456c22e890 <e17601> {e61} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56456c22e9d0 <e17603> {e61} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c22eb10 <e3991> {e62}
    1:2:2:2:1: CONST 0x56456c22ebd0 <e17605> {e62} @dt=0x56456bf38e40@(G/w6)  6'h27
    1:2:2:2:2: ASSIGN 0x56456c22ed80 <e17611> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: NOT 0x56456c22ee40 <e17609> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: OR 0x56456c22ef00 <e17608> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x56456c22efc0 <e17606> {e62} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x56456c22f100 <e17607> {e62} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56456c22f240 <e17610> {e62} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c22f380 <e4085> {e63}
    1:2:2:2:1: CONST 0x56456c22f440 <e17612> {e63} @dt=0x56456bf38e40@(G/w6)  6'h2a
    1:2:2:2:2: ASSIGN 0x56456c22f5f0 <e17645> {e63} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: COND 0x56456c22f6b0 <e17643> {e63} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: LTS 0x56456c22f770 <e17615> {e63} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x56456c22f830 <e17613> {e63} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x56456c22f970 <e17614> {e63} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x56456c22fab0 <e19017> {e63} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:2:1:3: CONST 0x56456c22fc60 <e19029> {e63} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x56456c22fe10 <e17644> {e63} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c22ff50 <e4176> {e64}
    1:2:2:2:1: CONST 0x56456c230010 <e17646> {e64} @dt=0x56456bf38e40@(G/w6)  6'h2b
    1:2:2:2:2: ASSIGN 0x56456c2301c0 <e17679> {e64} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: COND 0x56456c230280 <e17677> {e64} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1:1: LT 0x56456c230340 <e17649> {e64} @dt=0x56456bf0a940@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x56456c230400 <e17647> {e64} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x56456c230540 <e17648> {e64} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x56456c230680 <e19065> {e64} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:2:2:2:1:3: CONST 0x56456c230830 <e19077> {e64} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x56456c2309e0 <e17678> {e64} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c230b20 <e4189> {e65}
    1:2:2:2:1: CONST 0x56456c230be0 <e17680> {e65} @dt=0x56456bf38e40@(G/w6)  6'h3f
    1:2:2:2:2: ASSIGN 0x56456c230d90 <e17683> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: VARREF 0x56456c230e50 <e17681> {e65} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x56456c230f90 <e17682> {e65} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x56456c2310d0 <e4215> {e66}
    1:2:2:2:2: ASSIGN 0x56456c231190 <e17697> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:2:2:1: CONST 0x56456c231250 <e20335> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x56456c231400 <e17696> {e66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2: ASSIGN 0x56456c231540 <e17711> {e68} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: SEL 0x56456c231600 <e17709> {e68} @dt=0x56456bf2afc0@(G/w32) decl[63:0]]
    1:2:2:1:1: VARREF 0x56456c2316d0 <e17698> {e68} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:1:2: CONST 0x56456c231820 <e15521> {e68} @dt=0x56456c123640@(G/sw6)  6'h20
    1:2:2:1:3: CONST 0x56456c2319d0 <e17708> {e68} @dt=0x56456bf2afc0@(G/w32)  32'h20
    1:2:2:2: VARREF 0x56456c231b80 <e17710> {e68} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [LV] => VAR 0x56456c1dd390 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:2: ASSIGN 0x56456c231cc0 <e17725> {e69} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: SEL 0x56456c231d80 <e17723> {e69} @dt=0x56456bf2afc0@(G/w32) decl[63:0]]
    1:2:2:1:1: VARREF 0x56456c231e50 <e17712> {e69} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:1:2: CONST 0x56456c231fa0 <e15568> {e69} @dt=0x56456c123640@(G/sw6)  6'h0
    1:2:2:1:3: CONST 0x56456c232150 <e17722> {e69} @dt=0x56456bf2afc0@(G/w32)  32'h20
    1:2:2:2: VARREF 0x56456c232300 <e17724> {e69} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [LV] => VAR 0x56456c1dd510 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2: ASSIGNALIAS 0x56456c232440 <e21860> {q3} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c232500 <e21857> {q3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: VARREF 0x56456c232620 <e21858> {q3} @dt=0x56456bf0a940@(G/w1)  execute_memory_register__DOT__clk [LV] => VAR 0x56456c236240 <e22024> {q3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x56456c232740 <e21869> {q6} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c232800 <e21866> {q6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2: VARREF 0x56456c232940 <e21867> {q6} @dt=0x56456bf0a940@(G/w1)  execute_memory_register__DOT__register_write_execute [LV] => VAR 0x56456c2363f0 <e18539> {q6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__register_write_execute PORT
    1:2: ASSIGNALIAS 0x56456c232a80 <e21878> {q7} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c232b40 <e21875> {q7} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2: VARREF 0x56456c232c90 <e21876> {q7} @dt=0x56456bf0a940@(G/w1)  execute_memory_register__DOT__memory_to_register_execute [LV] => VAR 0x56456c2365d0 <e18540> {q7} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_to_register_execute PORT
    1:2: ASSIGNALIAS 0x56456c232de0 <e21887> {q8} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c232ea0 <e21884> {q8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute [RV] <- VAR 0x56456c1dc190 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2: VARREF 0x56456c232fe0 <e21885> {q8} @dt=0x56456bf0a940@(G/w1)  execute_memory_register__DOT__memory_write_execute [LV] => VAR 0x56456c2367d0 <e18541> {q8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_write_execute PORT
    1:2: ASSIGNALIAS 0x56456c233120 <e21896> {q9} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c2331e0 <e21893> {q9} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VAR 0x56456c1dc790 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2: VARREF 0x56456c233330 <e21894> {q9} @dt=0x56456bf0a940@(G/w1)  execute_memory_register__DOT__hi_lo_register_write_execute [LV] => VAR 0x56456c2369b0 <e18542> {q9} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__hi_lo_register_write_execute PORT
    1:2: ASSIGNALIAS 0x56456c233480 <e21905> {q11} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c233540 <e21902> {q11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2: VARREF 0x56456c233680 <e21903> {q11} @dt=0x56456bf0a940@(G/w1)  execute_memory_register__DOT__register_write_memory [LV] => VAR 0x56456c236bb0 <e18543> {q11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__register_write_memory PORT
    1:2: ASSIGNALIAS 0x56456c2337c0 <e21914> {q12} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c233880 <e21911> {q12} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x56456c2339d0 <e21912> {q12} @dt=0x56456bf0a940@(G/w1)  execute_memory_register__DOT__memory_to_register_memory [LV] => VAR 0x56456c236d90 <e18544> {q12} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_to_register_memory PORT
    1:2: ASSIGNALIAS 0x56456c233b20 <e21923> {q13} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c233be0 <e21920> {q13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory [RV] <- VAR 0x56456c1de110 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:2: VARREF 0x56456c233d20 <e21921> {q13} @dt=0x56456bf0a940@(G/w1)  execute_memory_register__DOT__memory_write_memory [LV] => VAR 0x56456c236f80 <e18545> {q13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_write_memory PORT
    1:2: ASSIGNALIAS 0x56456c233e60 <e21932> {q14} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c233f20 <e21929> {q14} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VAR 0x56456c1de290 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2: VARREF 0x56456c234070 <e21930> {q14} @dt=0x56456bf0a940@(G/w1)  execute_memory_register__DOT__hi_lo_register_write_memory [LV] => VAR 0x56456c237160 <e18546> {q14} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__hi_lo_register_write_memory PORT
    1:2: ASSIGNALIAS 0x56456c2341c0 <e21941> {q17} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c234280 <e21938> {q17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2: VARREF 0x56456c2343c0 <e21939> {q17} @dt=0x56456bf2afc0@(G/w32)  execute_memory_register__DOT__ALU_output_execute [LV] => VAR 0x56456c237360 <e18547> {q17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_output_execute PORT
    1:2: ASSIGNALIAS 0x56456c234500 <e21950> {q18} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c2345c0 <e21947> {q18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VAR 0x56456c1dd390 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:2: VARREF 0x56456c234700 <e21948> {q18} @dt=0x56456bf2afc0@(G/w32)  execute_memory_register__DOT__ALU_HI_output_execute [LV] => VAR 0x56456c237540 <e18548> {q18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_HI_output_execute PORT
    1:2: ASSIGNALIAS 0x56456c234840 <e21959> {q19} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c234900 <e21956> {q19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VAR 0x56456c1dd510 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:2: VARREF 0x56456c234a40 <e21957> {q19} @dt=0x56456bf2afc0@(G/w32)  execute_memory_register__DOT__ALU_LO_output_execute [LV] => VAR 0x56456c237720 <e18549> {q19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_LO_output_execute PORT
    1:2: ASSIGNALIAS 0x56456c234b80 <e21968> {q20} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c234c40 <e21965> {q20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2: VARREF 0x56456c234d80 <e21966> {q20} @dt=0x56456bf2afc0@(G/w32)  execute_memory_register__DOT__write_data_execute [LV] => VAR 0x56456c237900 <e18550> {q20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__write_data_execute PORT
    1:2: ASSIGNALIAS 0x56456c234ec0 <e21977> {q21} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c234f80 <e21974> {q21} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2: VARREF 0x56456c2350c0 <e21975> {q21} @dt=0x56456bf3d380@(G/w5)  execute_memory_register__DOT__write_register_execute [LV] => VAR 0x56456c237ae0 <e18551> {q21} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__execute_memory_register__DOT__write_register_execute PORT
    1:2: ASSIGNALIAS 0x56456c235200 <e21986> {q23} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c2352c0 <e21983> {q23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x56456c235400 <e21984> {q23} @dt=0x56456bf2afc0@(G/w32)  execute_memory_register__DOT__ALU_output_memory [LV] => VAR 0x56456c237cc0 <e18552> {q23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_output_memory PORT
    1:2: ASSIGNALIAS 0x56456c235540 <e21995> {q24} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c235600 <e21992> {q24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VAR 0x56456c1de590 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2: VARREF 0x56456c235740 <e21993> {q24} @dt=0x56456bf2afc0@(G/w32)  execute_memory_register__DOT__ALU_HI_output_memory [LV] => VAR 0x56456c237ea0 <e18553> {q24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_HI_output_memory PORT
    1:2: ASSIGNALIAS 0x56456c235880 <e22004> {q25} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c235940 <e22001> {q25} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VAR 0x56456c1de710 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2: VARREF 0x56456c235a80 <e22002> {q25} @dt=0x56456bf2afc0@(G/w32)  execute_memory_register__DOT__ALU_LO_output_memory [LV] => VAR 0x56456c238080 <e18554> {q25} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_LO_output_memory PORT
    1:2: ASSIGNALIAS 0x56456c235bc0 <e22013> {q26} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c235c80 <e22010> {q26} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VAR 0x56456c1dea10 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:2: VARREF 0x56456c235dc0 <e22011> {q26} @dt=0x56456bf2afc0@(G/w32)  execute_memory_register__DOT__write_data_memory [LV] => VAR 0x56456c238260 <e18555> {q26} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__write_data_memory PORT
    1:2: ASSIGNALIAS 0x56456c235f00 <e22022> {q27} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c235fc0 <e22019> {q27} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2: VARREF 0x56456c236100 <e22020> {q27} @dt=0x56456bf3d380@(G/w5)  execute_memory_register__DOT__write_register_memory [LV] => VAR 0x56456c238440 <e18556> {q27} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__execute_memory_register__DOT__write_register_memory PORT
    1:2: VAR 0x56456c236240 <e22024> {q3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__clk PORT
    1:2: VAR 0x56456c2363f0 <e18539> {q6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__register_write_execute PORT
    1:2: VAR 0x56456c2365d0 <e18540> {q7} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_to_register_execute PORT
    1:2: VAR 0x56456c2367d0 <e18541> {q8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_write_execute PORT
    1:2: VAR 0x56456c2369b0 <e18542> {q9} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__hi_lo_register_write_execute PORT
    1:2: VAR 0x56456c236bb0 <e18543> {q11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__register_write_memory PORT
    1:2: VAR 0x56456c236d90 <e18544> {q12} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_to_register_memory PORT
    1:2: VAR 0x56456c236f80 <e18545> {q13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__memory_write_memory PORT
    1:2: VAR 0x56456c237160 <e18546> {q14} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__execute_memory_register__DOT__hi_lo_register_write_memory PORT
    1:2: VAR 0x56456c237360 <e18547> {q17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_output_execute PORT
    1:2: VAR 0x56456c237540 <e18548> {q18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_HI_output_execute PORT
    1:2: VAR 0x56456c237720 <e18549> {q19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_LO_output_execute PORT
    1:2: VAR 0x56456c237900 <e18550> {q20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__write_data_execute PORT
    1:2: VAR 0x56456c237ae0 <e18551> {q21} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__execute_memory_register__DOT__write_register_execute PORT
    1:2: VAR 0x56456c237cc0 <e18552> {q23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_output_memory PORT
    1:2: VAR 0x56456c237ea0 <e18553> {q24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_HI_output_memory PORT
    1:2: VAR 0x56456c238080 <e18554> {q25} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__ALU_LO_output_memory PORT
    1:2: VAR 0x56456c238260 <e18555> {q26} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__execute_memory_register__DOT__write_data_memory PORT
    1:2: VAR 0x56456c238440 <e18556> {q27} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__execute_memory_register__DOT__write_register_memory PORT
    1:2: ALWAYS 0x56456c238620 <e8072> {q31} [always_ff]
    1:2:1: SENTREE 0x56456c2386e0 <e8016> {q31}
    1:2:1:1: SENITEM 0x56456c2387a0 <e8014> {q31} [POS]
    1:2:1:1:1: VARREF 0x56456c238860 <e18557> {q31} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: ASSIGNDLY 0x56456c238980 <e19881> {q32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: VARREF 0x56456c238a40 <e18558> {q32} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:2: VARREF 0x56456c238b80 <e18559> {q32} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [LV] => VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2: ASSIGNDLY 0x56456c238cc0 <e18563> {q33} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: VARREF 0x56456c238d80 <e18561> {q33} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:2: VARREF 0x56456c238ed0 <e18562> {q33} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory [LV] => VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2: ASSIGNDLY 0x56456c239020 <e18566> {q34} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: VARREF 0x56456c2390e0 <e18564> {q34} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute [RV] <- VAR 0x56456c1dc190 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:2:2: VARREF 0x56456c239220 <e18565> {q34} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory [LV] => VAR 0x56456c1de110 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:2: ASSIGNDLY 0x56456c239360 <e18569> {q35} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: VARREF 0x56456c239420 <e18567> {q35} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VAR 0x56456c1dc790 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:2:2: VARREF 0x56456c239570 <e18568> {q35} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory [LV] => VAR 0x56456c1de290 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2: ASSIGNDLY 0x56456c2396c0 <e18572> {q37} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: VARREF 0x56456c239780 <e18570> {q37} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:2:2: VARREF 0x56456c2398c0 <e18571> {q37} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [LV] => VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: ASSIGNDLY 0x56456c239a00 <e18575> {q38} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: VARREF 0x56456c239ac0 <e18573> {q38} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VAR 0x56456c1dd390 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:2:2: VARREF 0x56456c239c00 <e18574> {q38} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [LV] => VAR 0x56456c1de590 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2: ASSIGNDLY 0x56456c239d40 <e18578> {q39} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: VARREF 0x56456c239e00 <e18576> {q39} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VAR 0x56456c1dd510 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:2:2: VARREF 0x56456c239f40 <e18577> {q39} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [LV] => VAR 0x56456c1de710 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2: ASSIGNDLY 0x56456c23a080 <e18581> {q40} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: VARREF 0x56456c23a140 <e18579> {q40} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:2:2: VARREF 0x56456c23a280 <e18580> {q40} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory [LV] => VAR 0x56456c1dea10 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:2: ASSIGNDLY 0x56456c23a3c0 <e18584> {q41} @dt=0x56456bf3d380@(G/w5)
    1:2:2:1: VARREF 0x56456c23a480 <e18582> {q41} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:2: VARREF 0x56456c23a5c0 <e18583> {q41} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [LV] => VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2: ASSIGNALIAS 0x56456c23a700 <e22038> {s3} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c23a7c0 <e22035> {s3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: VARREF 0x56456c23a8e0 <e22036> {s3} @dt=0x56456bf0a940@(G/w1)  memory_writeback_register__DOT__clk [LV] => VAR 0x56456c23dec0 <e22184> {s3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x56456c23aa00 <e22047> {s6} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c23aac0 <e22044> {s6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2: VARREF 0x56456c23ac00 <e22045> {s6} @dt=0x56456bf0a940@(G/w1)  memory_writeback_register__DOT__register_write_memory [LV] => VAR 0x56456c23e070 <e18629> {s6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__register_write_memory PORT
    1:2: ASSIGNALIAS 0x56456c23ad40 <e22056> {s7} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c23ae00 <e22053> {s7} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x56456c23af50 <e22054> {s7} @dt=0x56456bf0a940@(G/w1)  memory_writeback_register__DOT__memory_to_register_memory [LV] => VAR 0x56456c23e250 <e18630> {s7} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__memory_to_register_memory PORT
    1:2: ASSIGNALIAS 0x56456c23b0a0 <e22065> {s8} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c23b160 <e22062> {s8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VAR 0x56456c1de290 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2: VARREF 0x56456c23b2b0 <e22063> {s8} @dt=0x56456bf0a940@(G/w1)  memory_writeback_register__DOT__hi_lo_register_write_memory [LV] => VAR 0x56456c23e450 <e18631> {s8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__hi_lo_register_write_memory PORT
    1:2: ASSIGNALIAS 0x56456c23b400 <e22074> {s10} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c23b4c0 <e22071> {s10} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2: VARREF 0x56456c23b610 <e22072> {s10} @dt=0x56456bf0a940@(G/w1)  memory_writeback_register__DOT__register_write_writeback [LV] => VAR 0x56456c23e650 <e18632> {s10} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__register_write_writeback PORT
    1:2: ASSIGNALIAS 0x56456c23b760 <e22083> {s11} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c23b820 <e22080> {s11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x56456c1dee90 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:2: VARREF 0x56456c23b970 <e22081> {s11} @dt=0x56456bf0a940@(G/w1)  memory_writeback_register__DOT__memory_to_register_writeback [LV] => VAR 0x56456c23e850 <e18633> {s11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__memory_to_register_writeback PORT
    1:2: ASSIGNALIAS 0x56456c23bac0 <e22092> {s12} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c23bb80 <e22089> {s12} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x56456c1ded10 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2: VARREF 0x56456c23bcd0 <e22090> {s12} @dt=0x56456bf0a940@(G/w1)  memory_writeback_register__DOT__hi_lo_register_write_writeback [LV] => VAR 0x56456c23ea50 <e18634> {s12} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__hi_lo_register_write_writeback PORT
    1:2: ASSIGNALIAS 0x56456c23be20 <e22101> {s14} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c23bee0 <e22098> {s14} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x56456c23c020 <e22099> {s14} @dt=0x56456bf2afc0@(G/w32)  memory_writeback_register__DOT__ALU_output_memory [LV] => VAR 0x56456c23ec50 <e18635> {s14} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_output_memory PORT
    1:2: ASSIGNALIAS 0x56456c23c160 <e22110> {s15} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c23c220 <e22107> {s15} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2: VARREF 0x56456c23c360 <e22108> {s15} @dt=0x56456bf3d380@(G/w5)  memory_writeback_register__DOT__write_register_memory [LV] => VAR 0x56456c23ee30 <e18636> {s15} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__memory_writeback_register__DOT__write_register_memory PORT
    1:2: ASSIGNALIAS 0x56456c23c4a0 <e22119> {s16} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c23c560 <e22116> {s16} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VAR 0x56456c1de590 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2: VARREF 0x56456c23c6a0 <e22117> {s16} @dt=0x56456bf2afc0@(G/w32)  memory_writeback_register__DOT__ALU_HI_output_memory [LV] => VAR 0x56456c23f010 <e18637> {s16} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_HI_output_memory PORT
    1:2: ASSIGNALIAS 0x56456c23c7e0 <e22128> {s17} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c23c8a0 <e22125> {s17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VAR 0x56456c1de710 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2: VARREF 0x56456c23c9e0 <e22126> {s17} @dt=0x56456bf2afc0@(G/w32)  memory_writeback_register__DOT__ALU_LO_output_memory [LV] => VAR 0x56456c23f1f0 <e18638> {s17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_LO_output_memory PORT
    1:2: ASSIGNALIAS 0x56456c23cb20 <e22137> {s18} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c23cbe0 <e22134> {s18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_memory [RV] <- VAR 0x56456c1de890 <e16975> {c107} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_memory VAR
    1:2:2: VARREF 0x56456c23cd20 <e22135> {s18} @dt=0x56456bf2afc0@(G/w32)  memory_writeback_register__DOT__read_data_memory [LV] => VAR 0x56456c23f3d0 <e18639> {s18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__read_data_memory PORT
    1:2: ASSIGNALIAS 0x56456c23ce60 <e22146> {s20} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c23cf20 <e22143> {s20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x56456c1df610 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:2: VARREF 0x56456c23d060 <e22144> {s20} @dt=0x56456bf2afc0@(G/w32)  memory_writeback_register__DOT__ALU_output_writeback [LV] => VAR 0x56456c23f5b0 <e18640> {s20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_output_writeback PORT
    1:2: ASSIGNALIAS 0x56456c23d1a0 <e22155> {s21} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c23d260 <e22152> {s21} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2: VARREF 0x56456c23d3b0 <e22153> {s21} @dt=0x56456bf3d380@(G/w5)  memory_writeback_register__DOT__write_register_writeback [LV] => VAR 0x56456c23f790 <e18641> {s21} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__memory_writeback_register__DOT__write_register_writeback PORT
    1:2: ASSIGNALIAS 0x56456c23d500 <e22164> {s22} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c23d5c0 <e22161> {s22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2: VARREF 0x56456c23d700 <e22162> {s22} @dt=0x56456bf2afc0@(G/w32)  memory_writeback_register__DOT__ALU_HI_output_writeback [LV] => VAR 0x56456c23f990 <e18642> {s22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_HI_output_writeback PORT
    1:2: ASSIGNALIAS 0x56456c23d840 <e22173> {s23} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c23d900 <e22170> {s23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2: VARREF 0x56456c23da40 <e22171> {s23} @dt=0x56456bf2afc0@(G/w32)  memory_writeback_register__DOT__ALU_LO_output_writeback [LV] => VAR 0x56456c23fb70 <e18643> {s23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_LO_output_writeback PORT
    1:2: ASSIGNALIAS 0x56456c23db80 <e22182> {s24} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c23dc40 <e22179> {s24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x56456c1df790 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:2: VARREF 0x56456c23dd80 <e22180> {s24} @dt=0x56456bf2afc0@(G/w32)  memory_writeback_register__DOT__read_data_writeback [LV] => VAR 0x56456c23fd50 <e18644> {s24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__read_data_writeback PORT
    1:2: VAR 0x56456c23dec0 <e22184> {s3} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__clk PORT
    1:2: VAR 0x56456c23e070 <e18629> {s6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__register_write_memory PORT
    1:2: VAR 0x56456c23e250 <e18630> {s7} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__memory_to_register_memory PORT
    1:2: VAR 0x56456c23e450 <e18631> {s8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__hi_lo_register_write_memory PORT
    1:2: VAR 0x56456c23e650 <e18632> {s10} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__register_write_writeback PORT
    1:2: VAR 0x56456c23e850 <e18633> {s11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__memory_to_register_writeback PORT
    1:2: VAR 0x56456c23ea50 <e18634> {s12} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_writeback_register__DOT__hi_lo_register_write_writeback PORT
    1:2: VAR 0x56456c23ec50 <e18635> {s14} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_output_memory PORT
    1:2: VAR 0x56456c23ee30 <e18636> {s15} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__memory_writeback_register__DOT__write_register_memory PORT
    1:2: VAR 0x56456c23f010 <e18637> {s16} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_HI_output_memory PORT
    1:2: VAR 0x56456c23f1f0 <e18638> {s17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_LO_output_memory PORT
    1:2: VAR 0x56456c23f3d0 <e18639> {s18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__read_data_memory PORT
    1:2: VAR 0x56456c23f5b0 <e18640> {s20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_output_writeback PORT
    1:2: VAR 0x56456c23f790 <e18641> {s21} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__memory_writeback_register__DOT__write_register_writeback PORT
    1:2: VAR 0x56456c23f990 <e18642> {s22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_HI_output_writeback PORT
    1:2: VAR 0x56456c23fb70 <e18643> {s23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__ALU_LO_output_writeback PORT
    1:2: VAR 0x56456c23fd50 <e18644> {s24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__memory_writeback_register__DOT__read_data_writeback PORT
    1:2: ALWAYS 0x56456c23ff30 <e8675> {s27} [always_ff]
    1:2:1: SENTREE 0x56456c23fff0 <e8625> {s27}
    1:2:1:1: SENITEM 0x56456c2400b0 <e8623> {s27} [POS]
    1:2:1:1:1: VARREF 0x56456c240170 <e18645> {s27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk VAR
    1:2:2: ASSIGNDLY 0x56456c240290 <e19896> {s28} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: VARREF 0x56456c240350 <e18646> {s28} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2: VARREF 0x56456c240490 <e18647> {s28} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback [LV] => VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2: ASSIGNDLY 0x56456c2405e0 <e18651> {s29} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: VARREF 0x56456c2406a0 <e18649> {s29} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2:2: VARREF 0x56456c2407f0 <e18650> {s29} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback [LV] => VAR 0x56456c1dee90 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:2: ASSIGNDLY 0x56456c240940 <e18654> {s30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: VARREF 0x56456c240a00 <e18652> {s30} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VAR 0x56456c1de290 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:2:2: VARREF 0x56456c240b50 <e18653> {s30} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback [LV] => VAR 0x56456c1ded10 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:2: ASSIGNDLY 0x56456c240ca0 <e18657> {s32} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: VARREF 0x56456c240d60 <e18655> {s32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:2:2: VARREF 0x56456c240ea0 <e18656> {s32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback [LV] => VAR 0x56456c1df610 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:2: ASSIGNDLY 0x56456c240fe0 <e18660> {s33} @dt=0x56456bf3d380@(G/w5)
    1:2:2:1: VARREF 0x56456c2410a0 <e18658> {s33} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:2: VARREF 0x56456c2411e0 <e18659> {s33} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback [LV] => VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2: ASSIGNDLY 0x56456c241330 <e18663> {s34} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: VARREF 0x56456c2413f0 <e18661> {s34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VAR 0x56456c1de590 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:2:2: VARREF 0x56456c241530 <e18662> {s34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [LV] => VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:2: ASSIGNDLY 0x56456c241670 <e18666> {s35} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: VARREF 0x56456c241730 <e18664> {s35} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VAR 0x56456c1de710 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:2:2: VARREF 0x56456c241870 <e18665> {s35} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [LV] => VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:2: ASSIGNDLY 0x56456c2419b0 <e18669> {s36} @dt=0x56456bf2afc0@(G/w32)
    1:2:2:1: VARREF 0x56456c241a70 <e18667> {s36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_memory [RV] <- VAR 0x56456c1de890 <e16975> {c107} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_memory VAR
    1:2:2:2: VARREF 0x56456c241bb0 <e18668> {s36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback [LV] => VAR 0x56456c1df790 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2: ASSIGNALIAS 0x56456c241cf0 <e22198> {k6} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c241db0 <e22195> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x56456c1dee90 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:2: VARREF 0x56456c241f00 <e22196> {k6} @dt=0x56456bf0a940@(G/w1)  writeback_mux__DOT__control [LV] => VAR 0x56456c242ce0 <e18144> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__writeback_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x56456c242020 <e22207> {k7} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c2420e0 <e22204> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x56456c1df790 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:2: VARREF 0x56456c242220 <e22205> {k7} @dt=0x56456bf2afc0@(G/w32)  writeback_mux__DOT__input_0 [LV] => VAR 0x56456c242e90 <e18145> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__writeback_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x56456c242340 <e22216> {k8} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c242400 <e22213> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x56456c1df610 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:2: VARREF 0x56456c242540 <e22214> {k8} @dt=0x56456bf2afc0@(G/w32)  writeback_mux__DOT__input_1 [LV] => VAR 0x56456c243040 <e18146> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__writeback_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x56456c242660 <e22225> {k10} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: VARREF 0x56456c242720 <e22222> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:2: VARREF 0x56456c242860 <e22223> {k10} @dt=0x56456bf2afc0@(G/w32)  writeback_mux__DOT__resolved [LV] => VAR 0x56456c2431f0 <e18147> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__writeback_mux__DOT__resolved PORT
    1:2: VAR 0x56456c242980 <e22227> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__writeback_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x56456c242b30 <e18142> {c171} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2: VAR 0x56456c242ce0 <e18144> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__writeback_mux__DOT__control PORT
    1:2: VAR 0x56456c242e90 <e18145> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__writeback_mux__DOT__input_0 PORT
    1:2: VAR 0x56456c243040 <e18146> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__writeback_mux__DOT__input_1 PORT
    1:2: VAR 0x56456c2431f0 <e18147> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__writeback_mux__DOT__resolved PORT
    1:2: ASSIGNW 0x56456c2433a0 <e18153> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:1: COND 0x56456c243460 <e18151> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: VARREF 0x56456c243520 <e18148> {k13} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x56456c1dee90 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:1:2: VARREF 0x56456c243670 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x56456c1df610 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:1:3: VARREF 0x56456c2437b0 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x56456c1df790 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:2: VARREF 0x56456c2438f0 <e18152> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [LV] => VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2: ASSIGNALIAS 0x56456c243a30 <e22241> {i2} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c243af0 <e22238> {i2} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2: VARREF 0x56456c243c10 <e22239> {i2} @dt=0x56456bf0a940@(G/w1)  hazard_unit__DOT__branch_decode [LV] => VAR 0x56456c247a30 <e22414> {i2} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branch_decode PORT
    1:2: ASSIGNALIAS 0x56456c243d30 <e22250> {i3} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c243df0 <e22247> {i3} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x56456c1d85f0 <e16857> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2: VARREF 0x56456c243f10 <e22248> {i3} @dt=0x56456bf3d380@(G/w5)  hazard_unit__DOT__Rs_decode [LV] => VAR 0x56456c247be0 <e17886> {i3} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rs_decode PORT
    1:2: ASSIGNALIAS 0x56456c244030 <e22259> {i4} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c2440f0 <e22256> {i4} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x56456c1d9650 <e16885> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2: VARREF 0x56456c244210 <e22257> {i4} @dt=0x56456bf3d380@(G/w5)  hazard_unit__DOT__Rt_decode [LV] => VAR 0x56456c247d90 <e17887> {i4} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rt_decode PORT
    1:2: ASSIGNALIAS 0x56456c244330 <e22268> {i5} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c2443f0 <e22265> {i5} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2: VARREF 0x56456c244510 <e22266> {i5} @dt=0x56456bf3d380@(G/w5)  hazard_unit__DOT__Rs_execute [LV] => VAR 0x56456c247f40 <e17888> {i5} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rs_execute PORT
    1:2: ASSIGNALIAS 0x56456c244630 <e22277> {i6} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c2446f0 <e22274> {i6} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2: VARREF 0x56456c244810 <e22275> {i6} @dt=0x56456bf3d380@(G/w5)  hazard_unit__DOT__Rt_execute [LV] => VAR 0x56456c2480f0 <e17889> {i6} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rt_execute PORT
    1:2: ASSIGNALIAS 0x56456c244930 <e22286> {i7} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c2449f0 <e22283> {i7} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2: VARREF 0x56456c244b30 <e22284> {i7} @dt=0x56456bf3d380@(G/w5)  hazard_unit__DOT__write_register_execute [LV] => VAR 0x56456c2482a0 <e17890> {i7} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__write_register_execute PORT
    1:2: ASSIGNALIAS 0x56456c244c70 <e22295> {i8} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c244d30 <e22292> {i8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2: VARREF 0x56456c244e80 <e22293> {i8} @dt=0x56456bf0a940@(G/w1)  hazard_unit__DOT__memory_to_register_execute [LV] => VAR 0x56456c248480 <e17891> {i8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__memory_to_register_execute PORT
    1:2: ASSIGNALIAS 0x56456c244fd0 <e22304> {i9} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c245090 <e22301> {i9} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2: VARREF 0x56456c2451d0 <e22302> {i9} @dt=0x56456bf0a940@(G/w1)  hazard_unit__DOT__register_write_execute [LV] => VAR 0x56456c248670 <e17892> {i9} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__register_write_execute PORT
    1:2: ASSIGNALIAS 0x56456c245310 <e22313> {i10} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c2453d0 <e22310> {i10} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2: VARREF 0x56456c245510 <e22311> {i10} @dt=0x56456bf3d380@(G/w5)  hazard_unit__DOT__write_register_memory [LV] => VAR 0x56456c248850 <e17893> {i10} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__write_register_memory PORT
    1:2: ASSIGNALIAS 0x56456c245650 <e22322> {i11} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c245710 <e22319> {i11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x56456c245860 <e22320> {i11} @dt=0x56456bf0a940@(G/w1)  hazard_unit__DOT__memory_to_register_memory [LV] => VAR 0x56456c248a20 <e17894> {i11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__memory_to_register_memory PORT
    1:2: ASSIGNALIAS 0x56456c2459b0 <e22331> {i12} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c245a70 <e22328> {i12} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2: VARREF 0x56456c245bb0 <e22329> {i12} @dt=0x56456bf0a940@(G/w1)  hazard_unit__DOT__register_write_memory [LV] => VAR 0x56456c248c10 <e17895> {i12} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__register_write_memory PORT
    1:2: ASSIGNALIAS 0x56456c245cf0 <e22340> {i13} @dt=0x56456bf3d380@(G/w5)
    1:2:1: VARREF 0x56456c245db0 <e22337> {i13} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2: VARREF 0x56456c245f00 <e22338> {i13} @dt=0x56456bf3d380@(G/w5)  hazard_unit__DOT__write_register_writeback [LV] => VAR 0x56456c248de0 <e17896> {i13} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__write_register_writeback PORT
    1:2: ASSIGNALIAS 0x56456c246050 <e22349> {i14} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c246110 <e22346> {i14} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2: VARREF 0x56456c246260 <e22347> {i14} @dt=0x56456bf0a940@(G/w1)  hazard_unit__DOT__register_write_writeback [LV] => VAR 0x56456c248fd0 <e17897> {i14} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__register_write_writeback PORT
    1:2: ASSIGNALIAS 0x56456c2463b0 <e22358> {i16} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c246470 <e22355> {i16} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch [RV] <- VAR 0x56456c1df910 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:2: VARREF 0x56456c246590 <e22356> {i16} @dt=0x56456bf0a940@(G/w1)  hazard_unit__DOT__stall_fetch [LV] => VAR 0x56456c2491c0 <e17898> {i16} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__stall_fetch PORT
    1:2: ASSIGNALIAS 0x56456c2466b0 <e22367> {i17} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c246770 <e22364> {i17} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:2: VARREF 0x56456c246890 <e22365> {i17} @dt=0x56456bf0a940@(G/w1)  hazard_unit__DOT__stall_decode [LV] => VAR 0x56456c249370 <e17899> {i17} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__stall_decode PORT
    1:2: ASSIGNALIAS 0x56456c2469b0 <e22376> {i18} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c246a70 <e22373> {i18} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__forward_A_decode [RV] <- VAR 0x56456c1dfc10 <e16988> {c126} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__forward_A_decode VAR
    1:2:2: VARREF 0x56456c246bb0 <e22374> {i18} @dt=0x56456bf0a940@(G/w1)  hazard_unit__DOT__forward_register_file_output_1_decode [LV] => VAR 0x56456c249520 <e17900> {i18} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_1_decode PORT
    1:2: ASSIGNALIAS 0x56456c246d00 <e22385> {i19} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c246dc0 <e22382> {i19} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__forward_B_decode [RV] <- VAR 0x56456c1dfd90 <e16989> {c127} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__forward_B_decode VAR
    1:2:2: VARREF 0x56456c246f00 <e22383> {i19} @dt=0x56456bf0a940@(G/w1)  hazard_unit__DOT__forward_register_file_output_2_decode [LV] => VAR 0x56456c249710 <e17901> {i19} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_2_decode PORT
    1:2: ASSIGNALIAS 0x56456c247050 <e22394> {i20} @dt=0x56456bf0a940@(G/w1)
    1:2:1: VARREF 0x56456c247110 <e22391> {i20} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:2: VARREF 0x56456c247250 <e22392> {i20} @dt=0x56456bf0a940@(G/w1)  hazard_unit__DOT__flush_execute_register [LV] => VAR 0x56456c249900 <e17902> {i20} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__flush_execute_register PORT
    1:2: ASSIGNALIAS 0x56456c247390 <e22403> {i21} @dt=0x56456bf6f8e0@(G/w2)
    1:2:1: VARREF 0x56456c247450 <e22400> {i21} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2: VARREF 0x56456c247590 <e22401> {i21} @dt=0x56456bf6f8e0@(G/w2)  hazard_unit__DOT__forward_register_file_output_1_execute [LV] => VAR 0x56456c249ae0 <e17903> {i21} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_1_execute PORT
    1:2: ASSIGNALIAS 0x56456c2476e0 <e22412> {i22} @dt=0x56456bf6f8e0@(G/w2)
    1:2:1: VARREF 0x56456c2477a0 <e22409> {i22} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2: VARREF 0x56456c2478e0 <e22410> {i22} @dt=0x56456bf6f8e0@(G/w2)  hazard_unit__DOT__forward_register_file_output_2_execute [LV] => VAR 0x56456c249ce0 <e17904> {i22} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_2_execute PORT
    1:2: VAR 0x56456c247a30 <e22414> {i2} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branch_decode PORT
    1:2: VAR 0x56456c247be0 <e17886> {i3} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rs_decode PORT
    1:2: VAR 0x56456c247d90 <e17887> {i4} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rt_decode PORT
    1:2: VAR 0x56456c247f40 <e17888> {i5} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rs_execute PORT
    1:2: VAR 0x56456c2480f0 <e17889> {i6} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__Rt_execute PORT
    1:2: VAR 0x56456c2482a0 <e17890> {i7} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__write_register_execute PORT
    1:2: VAR 0x56456c248480 <e17891> {i8} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__memory_to_register_execute PORT
    1:2: VAR 0x56456c248670 <e17892> {i9} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__register_write_execute PORT
    1:2: VAR 0x56456c248850 <e17893> {i10} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__write_register_memory PORT
    1:2: VAR 0x56456c248a20 <e17894> {i11} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__memory_to_register_memory PORT
    1:2: VAR 0x56456c248c10 <e17895> {i12} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__register_write_memory PORT
    1:2: VAR 0x56456c248de0 <e17896> {i13} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__hazard_unit__DOT__write_register_writeback PORT
    1:2: VAR 0x56456c248fd0 <e17897> {i14} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__register_write_writeback PORT
    1:2: VAR 0x56456c2491c0 <e17898> {i16} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__stall_fetch PORT
    1:2: VAR 0x56456c249370 <e17899> {i17} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__stall_decode PORT
    1:2: VAR 0x56456c249520 <e17900> {i18} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_1_decode PORT
    1:2: VAR 0x56456c249710 <e17901> {i19} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_2_decode PORT
    1:2: VAR 0x56456c249900 <e17902> {i20} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__flush_execute_register PORT
    1:2: VAR 0x56456c249ae0 <e17903> {i21} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_1_execute PORT
    1:2: VAR 0x56456c249ce0 <e17904> {i22} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__hazard_unit__DOT__forward_register_file_output_2_execute PORT
    1:2: VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2: VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2: ALWAYS 0x56456c24a240 <e5706> {i28} [always_comb]
    1:2:2: ASSIGN 0x56456c24ad40 <e25888> {i31} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:1: COND 0x56456c2740e0 <e25886> {i31} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:1:1: AND 0x56456c24a3d0 <e25882> {i30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1: AND 0x56456c24a490 <e19307> {i30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1:1: NEQ 0x56456c24a550 <e19297> {i30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1:1:1: CONST 0x56456c24a610 <e19291> {i30} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:1:1:1:1:2: VARREF 0x56456c24a7c0 <e19283> {i30} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:1:1:1:2: EQ 0x56456c24a8e0 <e19298> {i30} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x56456c24a9a0 <e17920> {i30} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:1:1:1:2:2: VARREF 0x56456c24aac0 <e17921> {i30} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:1:1:2: VARREF 0x56456c24ac00 <e19308> {i30} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:1:2: CONST 0x56456c24ae00 <e25883> {i31} @dt=0x56456bf6f8e0@(G/w2)  2'h2
    1:2:2:1:3: COND 0x56456c274020 <e25884> {i33} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:1:3:1: AND 0x56456c24b1c0 <e25866> {i32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:3:1:1: AND 0x56456c24b280 <e19346> {i32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:3:1:1:1: NEQ 0x56456c24b340 <e19336> {i32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:3:1:1:1:1: CONST 0x56456c24b400 <e19330> {i32} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:1:3:1:1:1:2: VARREF 0x56456c24b5b0 <e19322> {i32} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:1:3:1:1:2: EQ 0x56456c24b6d0 <e19337> {i32} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:3:1:1:2:1: VARREF 0x56456c24b790 <e17942> {i32} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:2:1:3:1:1:2:2: VARREF 0x56456c24b8b0 <e17943> {i32} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2:1:3:1:2: VARREF 0x56456c24ba00 <e19347> {i32} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:1:3:2: CONST 0x56456c24bc10 <e25867> {i33} @dt=0x56456bf6f8e0@(G/w2)  2'h1
    1:2:2:1:3:3: CONST 0x56456c24bfc0 <e25868> {i35} @dt=0x56456bf6f8e0@(G/w2)  2'h0
    1:2:2:2: VARREF 0x56456c24afb0 <e17927> {i31} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute [LV] => VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:2: ASSIGN 0x56456c24ccf0 <e25921> {i39} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:1: COND 0x56456c274260 <e25918> {i39} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:1:1: AND 0x56456c24c380 <e25914> {i38} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1: AND 0x56456c24c440 <e19385> {i38} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1:1: NEQ 0x56456c24c500 <e19375> {i38} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1:1:1: CONST 0x56456c24c5c0 <e19369> {i38} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:1:1:1:1:2: VARREF 0x56456c24c770 <e19361> {i38} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:1:1:1:2: EQ 0x56456c24c890 <e19376> {i38} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x56456c24c950 <e17967> {i38} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:1:1:1:2:2: VARREF 0x56456c24ca70 <e17968> {i38} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:1:1:2: VARREF 0x56456c24cbb0 <e19386> {i38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:1:2: CONST 0x56456c24cdb0 <e25915> {i39} @dt=0x56456bf6f8e0@(G/w2)  2'h2
    1:2:2:1:3: COND 0x56456c2741a0 <e25916> {i41} @dt=0x56456bf6f8e0@(G/w2)
    1:2:2:1:3:1: AND 0x56456c24d170 <e25898> {i40} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:3:1:1: AND 0x56456c24d230 <e19424> {i40} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:3:1:1:1: NEQ 0x56456c24d2f0 <e19414> {i40} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:3:1:1:1:1: CONST 0x56456c24d3b0 <e19408> {i40} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:1:3:1:1:1:2: VARREF 0x56456c24d560 <e19400> {i40} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:1:3:1:1:2: EQ 0x56456c24d680 <e19415> {i40} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:3:1:1:2:1: VARREF 0x56456c24d740 <e17989> {i40} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:1:3:1:1:2:2: VARREF 0x56456c24d860 <e17990> {i40} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:2:1:3:1:2: VARREF 0x56456c24d9b0 <e19425> {i40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:2:1:3:2: CONST 0x56456c24dbc0 <e25899> {i41} @dt=0x56456bf6f8e0@(G/w2)  2'h1
    1:2:2:1:3:3: CONST 0x56456c24df70 <e25900> {i43} @dt=0x56456bf6f8e0@(G/w2)  2'h0
    1:2:2:2: VARREF 0x56456c24cf60 <e17974> {i39} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute [LV] => VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:2: ASSIGN 0x56456c24e260 <e18011> {i48} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: AND 0x56456c24e320 <e19448> {i48} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: OR 0x56456c24e3e0 <e19444> {i48} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1: EQ 0x56456c24e4a0 <e19434> {i48} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x56456c24e560 <e18001> {i48} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x56456c1d85f0 <e16857> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2:1:1:1:2: VARREF 0x56456c24e680 <e18002> {i48} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:1:1:2: EQ 0x56456c24e7a0 <e19435> {i48} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x56456c24e860 <e18004> {i48} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x56456c1d9650 <e16885> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:1:1:2:2: VARREF 0x56456c24e980 <e18005> {i48} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:2:1:2: VARREF 0x56456c24eaa0 <e19445> {i48} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:2:2: VARREF 0x56456c24ebf0 <e18010> {i48} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [LV] => VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2: ASSIGN 0x56456c24ed40 <e18032> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: AND 0x56456c24ee00 <e19487> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: AND 0x56456c24eec0 <e19483> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1: NEQ 0x56456c24ef80 <e19473> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1:1: CONST 0x56456c24f040 <e19467> {i53} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x56456c24f1f0 <e19459> {i53} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x56456c1d85f0 <e16857> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2:1:1:2: EQ 0x56456c24f310 <e19474> {i53} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x56456c24f3d0 <e18025> {i53} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x56456c1d85f0 <e16857> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2:1:1:2:2: VARREF 0x56456c24f4f0 <e18026> {i53} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:1:2: VARREF 0x56456c24f630 <e19484> {i53} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2: VARREF 0x56456c24f770 <e18031> {i53} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__forward_A_decode [LV] => VAR 0x56456c1dfc10 <e16988> {c126} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__forward_A_decode VAR
    1:2:2: ASSIGN 0x56456c24f8b0 <e18053> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: AND 0x56456c24f970 <e19526> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: AND 0x56456c24fa30 <e19522> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1: NEQ 0x56456c24faf0 <e19512> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1:1: CONST 0x56456c24fbb0 <e19506> {i54} @dt=0x56456bf3d380@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x56456c24fd60 <e19498> {i54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x56456c1d9650 <e16885> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:1:1:2: EQ 0x56456c24fe80 <e19513> {i54} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x56456c24ff40 <e18046> {i54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x56456c1d9650 <e16885> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:1:1:2:2: VARREF 0x56456c250060 <e18047> {i54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:1:2: VARREF 0x56456c2501a0 <e19523> {i54} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:2:2: VARREF 0x56456c2502e0 <e18052> {i54} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__forward_B_decode [LV] => VAR 0x56456c1dfd90 <e16989> {c127} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__forward_B_decode VAR
    1:2:2: ASSIGN 0x56456c250420 <e18078> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: OR 0x56456c2504e0 <e19596> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: AND 0x56456c2505a0 <e19592> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1: AND 0x56456c250660 <e19552> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x56456c250720 <e19532> {i56} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:1:1:1:2: VARREF 0x56456c250840 <e19533> {i56} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:2:1:1:2: OR 0x56456c250980 <e19553> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:2:1: EQ 0x56456c250a40 <e19542> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:2:1:1: VARREF 0x56456c250b00 <e18057> {i56} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:1:1:2:1:2: VARREF 0x56456c250c40 <e18058> {i56} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x56456c1d85f0 <e16857> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2:1:1:2:2: EQ 0x56456c250d60 <e19543> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1:2:2:1: VARREF 0x56456c250e20 <e18060> {i56} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:2:1:1:2:2:2: VARREF 0x56456c250f60 <e18061> {i56} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x56456c1d9650 <e16885> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:1:2: AND 0x56456c251080 <e19593> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:2:1: AND 0x56456c251140 <e19582> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:2:1:1: VARREF 0x56456c251200 <e19562> {i56} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:2:1:2:1:2: VARREF 0x56456c251320 <e19563> {i56} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:2:1:2:2: OR 0x56456c251470 <e19583> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:2:2:1: EQ 0x56456c251530 <e19572> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x56456c2515f0 <e18068> {i56} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:1:2:2:1:2: VARREF 0x56456c251730 <e18069> {i56} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_decode [RV] <- VAR 0x56456c1d85f0 <e16857> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_decode VAR
    1:2:2:1:2:2:2: EQ 0x56456c251850 <e19573> {i56} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:2:2:2:1: VARREF 0x56456c251910 <e18071> {i56} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:2:1:2:2:2:2: VARREF 0x56456c251a50 <e18072> {i56} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_decode [RV] <- VAR 0x56456c1d9650 <e16885> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_decode VAR
    1:2:2:2: VARREF 0x56456c251b70 <e18077> {i56} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [LV] => VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2: ASSIGN 0x56456c251cc0 <e18083> {i59} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: OR 0x56456c251d80 <e19606> {i59} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: VARREF 0x56456c251e40 <e19602> {i59} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:1:2: VARREF 0x56456c251f90 <e19603> {i59} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:2: VARREF 0x56456c2520e0 <e18082> {i59} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch [LV] => VAR 0x56456c1df910 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:2: ASSIGN 0x56456c252200 <e18088> {i60} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: OR 0x56456c2522c0 <e19616> {i60} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: VARREF 0x56456c252380 <e19612> {i60} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:1:2: VARREF 0x56456c2524d0 <e19613> {i60} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:2: VARREF 0x56456c252620 <e18087> {i60} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode [LV] => VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:2: ASSIGN 0x56456c252740 <e18093> {i61} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1: OR 0x56456c252800 <e19626> {i61} @dt=0x56456bf0a940@(G/w1)
    1:2:2:1:1: VARREF 0x56456c2528c0 <e19622> {i61} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:1:2: VARREF 0x56456c252a10 <e19623> {i61} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:2: VARREF 0x56456c252b60 <e18092> {i61} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register [LV] => VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2: INITIAL 0x56456c273a40 <e25827> {n4}
    1:2:1: ASSIGN 0x56456c273980 <e25825> {n4} @dt=0x56456bf0a940@(G/w1)
    1:2:1:1: CONST 0x56456c1e2790 <e25823> {c144} @dt=0x56456bf0a940@(G/w1)  1'h1
    1:2:1:2: VARREF 0x56456c1e2900 <e25824> {n4} @dt=0x56456bf0a940@(G/w1)  register_file__DOT__pipelined [LV] => VAR 0x56456c1e4ca0 <e18199> {n4} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_file__DOT__pipelined PORT
    1:2: INITIAL 0x56456c273df0 <e25852> {d3}
    1:2:1: ASSIGN 0x56456c273d30 <e25850> {d3} @dt=0x56456bf2afc0@(G/w32)
    1:2:1:1: CONST 0x56456c1ebe80 <e25848> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:1:2: VARREF 0x56456c1ebff0 <e25849> {d3} @dt=0x56456bf2afc0@(G/w32)  plus_four_adder__DOT__b [LV] => VAR 0x56456c1ec590 <e17200> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__plus_four_adder__DOT__b PORT
    3: TYPETABLE 0x56456bef75f0 <e2> {a0}
		detailed  ->  BASICDTYPE 0x56456bf0a940 <e15608> {c5} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56456bf6f8e0 <e16411> {c129} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x56456c10fff0 <e12913> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x56456bf3d380 <e15771> {c54} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x56456c116e00 <e14136> {g21} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x56456bf38e40 <e15739> {c45} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x56456c123640 <e15512> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x56456bf455e0 <e16046> {c62} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x56456bf2afc0 <e15617> {c8} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456c128cd0 <e17034> {c167} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456bfbbe90 <e14557> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x56456c11fd60 <e15106> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456c10fff0 <e12913> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: UNPACKARRAYDTYPE 0x56456c05a540 <e13027> {n12} @dt=this@(w32)u[31:0] refdt=0x56456bf2afc0(G/w32) [31:0]
    3:1:2: RANGE 0x56456c059f40 <e6472> {n12}
    3:1:2:2: CONST 0x56456c12e590 <e18220> {n12} @dt=0x56456c128cd0@(G/sw32)  32'sh1f
    3:1:2:3: CONST 0x56456c12e7e0 <e18230> {n12} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x56456c116e00 <e14136> {g21} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bfbbe90 <e14557> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456c11fd60 <e15106> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456c123640 <e15512> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456bf0a940 <e15608> {c5} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x56456bf2afc0 <e15617> {c8} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf38e40 <e15739> {c45} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456bf3d380 <e15771> {c54} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf455e0 <e16046> {c62} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x56456bf6f8e0 <e16411> {c129} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56456c128cd0 <e17034> {c167} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
