# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/Pufan/Desktop/CSC258/Lab5/lab5part1.do
pwd
# C:/Users/Pufan/Desktop/CSC258/Lab5
do lab5part1.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:31 on Jul 09,2017
# vlog -reportprogress 300 -timescale 1ns/1ns lab5part1.v 
# ** Error: (vlog-66) Execution of vlib.exe failed. Please check the error log for more details.
# 
# End time: 20:02:31 on Jul 09,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/altera_lite/16.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lab5part1.do line 6
# C:/altera_lite/16.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns lab5part1.v"
do lab5part1.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:48 on Jul 09,2017
# vlog -reportprogress 300 -timescale 1ns/1ns lab5part1.v 
# -- Compiling module tFlipFlop
# -- Compiling module EightBitCounter
# -- Compiling module lab5part1
# -- Compiling module segment0
# -- Compiling module segment1
# -- Compiling module segment2
# -- Compiling module segment3
# -- Compiling module segment4
# -- Compiling module segment5
# -- Compiling module segment6
# -- Compiling module hexDecoder
# 
# Top level modules:
# 	lab5part1
# End time: 20:02:48 on Jul 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim lab5_part1 
# Start time: 20:02:48 on Jul 09,2017
# ** Error: (vsim-3170) Could not find 'C:/Users/Pufan/Desktop/CSC258/Lab5/work.lab5_part1'.
# 
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab5part1.do PAUSED at line 9
pwd
# C:/Users/Pufan/Desktop/CSC258/Lab5
do lab5part1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:03:02 on Jul 09,2017
# vlog -reportprogress 300 -timescale 1ns/1ns lab5part1.v 
# -- Compiling module tFlipFlop
# -- Compiling module EightBitCounter
# -- Compiling module lab5part1
# -- Compiling module segment0
# -- Compiling module segment1
# -- Compiling module segment2
# -- Compiling module segment3
# -- Compiling module segment4
# -- Compiling module segment5
# -- Compiling module segment6
# -- Compiling module hexDecoder
# 
# Top level modules:
# 	lab5part1
# End time: 20:03:02 on Jul 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim lab5part1 
# Start time: 20:02:48 on Jul 09,2017
# Loading work.lab5part1
# Loading work.EightBitCounter
# Loading work.tFlipFlop
# Loading work.hexDecoder
# Loading work.segment0
# Loading work.segment1
# Loading work.segment2
# Loading work.segment3
# Loading work.segment4
# Loading work.segment5
# Loading work.segment6
# WARNING: No extended dataflow license exists
# End time: 22:43:42 on Jul 09,2017, Elapsed time: 2:40:54
# Errors: 1, Warnings: 1
