

================================================================
== Vitis HLS Report for 'axil_conv2D0_Pipeline_loop_k1_loop_k2'
================================================================
* Date:           Mon May 16 17:55:05 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        HLS
* Solution:       project1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.752 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31|  0.310 us|  0.310 us|   31|   31|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_k1_loop_k2  |       29|       29|         6|          1|          1|    25|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.34>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%acc_V_1 = alloca i32 1"   --->   Operation 9 'alloca' 'acc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%kcol_V = alloca i32 1"   --->   Operation 10 'alloca' 'kcol_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%krow_V = alloca i32 1"   --->   Operation 11 'alloca' 'krow_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %weights, i64 666, i64 207, i64 1"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %img_in, i64 666, i64 207, i64 1"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%select_ln23_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln23"   --->   Operation 17 'read' 'select_ln23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%select_ln1072_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln1072"   --->   Operation 18 'read' 'select_ln1072_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%acc_V_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %acc_V"   --->   Operation 19 'read' 'acc_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %krow_V"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %kcol_V"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i21 %acc_V_read, i21 %acc_V_1"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten"   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.36ns)   --->   "%icmp_ln1072 = icmp_eq  i5 %indvar_flatten_load, i5 25"   --->   Operation 26 'icmp' 'icmp_ln1072' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.78ns)   --->   "%add_ln1072 = add i5 %indvar_flatten_load, i5 1"   --->   Operation 27 'add' 'add_ln1072' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln1072 = br i1 %icmp_ln1072, void %.split2, void %_ifconv.exitStub"   --->   Operation 28 'br' 'br_ln1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kcol_V_load = load i3 %kcol_V"   --->   Operation 29 'load' 'kcol_V_load' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%krow_V_load = load i3 %krow_V"   --->   Operation 30 'load' 'krow_V_load' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.13ns)   --->   "%icmp_ln1072_1 = icmp_eq  i3 %kcol_V_load, i3 5"   --->   Operation 31 'icmp' 'icmp_ln1072_1' <Predicate = (!icmp_ln1072)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.98ns)   --->   "%select_ln27 = select i1 %icmp_ln1072_1, i3 0, i3 %kcol_V_load" [HLS_base_image_conv/axil_conv2D0.cpp:27]   --->   Operation 32 'select' 'select_ln27' <Predicate = (!icmp_ln1072)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.65ns)   --->   "%add_ln885 = add i3 %krow_V_load, i3 1"   --->   Operation 33 'add' 'add_ln885' <Predicate = (!icmp_ln1072)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.98ns)   --->   "%select_ln27_1 = select i1 %icmp_ln1072_1, i3 %add_ln885, i3 %krow_V_load" [HLS_base_image_conv/axil_conv2D0.cpp:27]   --->   Operation 34 'select' 'select_ln27_1' <Predicate = (!icmp_ln1072)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.65ns)   --->   "%add_ln885_2 = add i3 %select_ln27, i3 1"   --->   Operation 35 'add' 'add_ln885_2' <Predicate = (!icmp_ln1072)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln1072 = store i5 %add_ln1072, i5 %indvar_flatten"   --->   Operation 36 'store' 'store_ln1072' <Predicate = (!icmp_ln1072)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln27 = store i3 %select_ln27_1, i3 %krow_V" [HLS_base_image_conv/axil_conv2D0.cpp:27]   --->   Operation 37 'store' 'store_ln27' <Predicate = (!icmp_ln1072)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln885 = store i3 %add_ln885_2, i3 %kcol_V"   --->   Operation 38 'store' 'store_ln885' <Predicate = (!icmp_ln1072)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.75>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i3 %select_ln27_1" [HLS_base_image_conv/axil_conv2D0.cpp:27]   --->   Operation 39 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln70_mid2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln27_1, i2 0" [HLS_base_image_conv/axil_conv2D0.cpp:27]   --->   Operation 40 'bitconcatenate' 'shl_ln70_mid2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i3 %select_ln27_1" [HLS_base_image_conv/axil_conv2D0.cpp:27]   --->   Operation 41 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.82ns)   --->   "%add_ln27 = add i6 %zext_ln27_1, i6 %select_ln1072_read" [HLS_base_image_conv/axil_conv2D0.cpp:27]   --->   Operation 42 'add' 'add_ln27' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i3 %select_ln27"   --->   Operation 43 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i3 %select_ln27"   --->   Operation 44 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.65ns)   --->   "%add_ln70 = add i4 %zext_ln27, i4 %zext_ln70_1"   --->   Operation 45 'add' 'add_ln70' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i4 %add_ln70"   --->   Operation 46 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.78ns)   --->   "%weight_1d_loc = add i5 %zext_ln70_2, i5 %shl_ln70_mid2"   --->   Operation 47 'add' 'weight_1d_loc' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.82ns)   --->   "%add_ln70_2 = add i6 %select_ln23_read, i6 %zext_ln70"   --->   Operation 48 'add' 'add_ln70_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%image_1d_loc = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln27, i6 %add_ln70_2"   --->   Operation 49 'bitconcatenate' 'image_1d_loc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i5 %weight_1d_loc"   --->   Operation 50 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i12 %image_1d_loc"   --->   Operation 51 'zext' 'zext_ln587_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i8 %weights, i64 0, i64 %zext_ln587"   --->   Operation 52 'getelementptr' 'weights_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (2.32ns)   --->   "%lhs = load i5 %weights_addr"   --->   Operation 53 'load' 'lhs' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%img_in_addr = getelementptr i8 %img_in, i64 0, i64 %zext_ln587_1"   --->   Operation 54 'getelementptr' 'img_in_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (3.25ns)   --->   "%rhs = load i12 %img_in_addr"   --->   Operation 55 'load' 'rhs' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 56 [1/2] (2.32ns)   --->   "%lhs = load i5 %weights_addr"   --->   Operation 56 'load' 'lhs' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i8 %lhs"   --->   Operation 57 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/2] (3.25ns)   --->   "%rhs = load i12 %img_in_addr"   --->   Operation 58 'load' 'rhs' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i8 %rhs"   --->   Operation 59 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [3/3] (1.05ns) (grouped into DSP with root node acc_V_3)   --->   "%ret = mul i16 %zext_ln232, i16 %sext_ln232"   --->   Operation 60 'mul' 'ret' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.05>
ST_4 : Operation 61 [2/3] (1.05ns) (grouped into DSP with root node acc_V_3)   --->   "%ret = mul i16 %zext_ln232, i16 %sext_ln232"   --->   Operation 61 'mul' 'ret' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%acc_V_1_load_1 = load i21 %acc_V_1"   --->   Operation 62 'load' 'acc_V_1_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/3] (0.00ns) (grouped into DSP with root node acc_V_3)   --->   "%ret = mul i16 %zext_ln232, i16 %sext_ln232"   --->   Operation 63 'mul' 'ret' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into DSP with root node acc_V_3)   --->   "%sext_ln885 = sext i16 %ret"   --->   Operation 64 'sext' 'sext_ln885' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (2.10ns) (root node of the DSP)   --->   "%acc_V_3 = add i21 %sext_ln885, i21 %acc_V_1_load_1"   --->   Operation 65 'add' 'acc_V_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%acc_V_1_load = load i21 %acc_V_1"   --->   Operation 73 'load' 'acc_V_1_load' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i21P0A, i21 %acc_V_2_out, i21 %acc_V_1_load"   --->   Operation 74 'write' 'write_ln0' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln1072)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.68>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_k1_loop_k2_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25"   --->   Operation 67 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln1540 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 68 'specpipeline' 'specpipeline_ln1540' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln1540 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9"   --->   Operation 69 'specloopname' 'specloopname_ln1540' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/2] (2.10ns) (root node of the DSP)   --->   "%acc_V_3 = add i21 %sext_ln885, i21 %acc_V_1_load_1"   --->   Operation 70 'add' 'acc_V_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln885 = store i21 %acc_V_3, i21 %acc_V_1"   --->   Operation 71 'store' 'store_ln885' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ acc_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln1072]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ img_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ acc_V_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_V_1             (alloca           ) [ 0111111]
kcol_V              (alloca           ) [ 0100000]
krow_V              (alloca           ) [ 0100000]
indvar_flatten      (alloca           ) [ 0100000]
specmemcore_ln0     (specmemcore      ) [ 0000000]
specmemcore_ln0     (specmemcore      ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
select_ln23_read    (read             ) [ 0110000]
select_ln1072_read  (read             ) [ 0110000]
acc_V_read          (read             ) [ 0000000]
store_ln0           (store            ) [ 0000000]
store_ln0           (store            ) [ 0000000]
store_ln0           (store            ) [ 0000000]
store_ln0           (store            ) [ 0000000]
br_ln0              (br               ) [ 0000000]
indvar_flatten_load (load             ) [ 0000000]
icmp_ln1072         (icmp             ) [ 0111110]
add_ln1072          (add              ) [ 0000000]
br_ln1072           (br               ) [ 0000000]
kcol_V_load         (load             ) [ 0000000]
krow_V_load         (load             ) [ 0000000]
icmp_ln1072_1       (icmp             ) [ 0000000]
select_ln27         (select           ) [ 0110000]
add_ln885           (add              ) [ 0000000]
select_ln27_1       (select           ) [ 0110000]
add_ln885_2         (add              ) [ 0000000]
store_ln1072        (store            ) [ 0000000]
store_ln27          (store            ) [ 0000000]
store_ln885         (store            ) [ 0000000]
zext_ln27           (zext             ) [ 0000000]
shl_ln70_mid2       (bitconcatenate   ) [ 0000000]
zext_ln27_1         (zext             ) [ 0000000]
add_ln27            (add              ) [ 0000000]
zext_ln70           (zext             ) [ 0000000]
zext_ln70_1         (zext             ) [ 0000000]
add_ln70            (add              ) [ 0000000]
zext_ln70_2         (zext             ) [ 0000000]
weight_1d_loc       (add              ) [ 0000000]
add_ln70_2          (add              ) [ 0000000]
image_1d_loc        (bitconcatenate   ) [ 0000000]
zext_ln587          (zext             ) [ 0000000]
zext_ln587_1        (zext             ) [ 0000000]
weights_addr        (getelementptr    ) [ 0101000]
img_in_addr         (getelementptr    ) [ 0101000]
lhs                 (load             ) [ 0000000]
sext_ln232          (sext             ) [ 0100110]
rhs                 (load             ) [ 0000000]
zext_ln232          (zext             ) [ 0100110]
acc_V_1_load_1      (load             ) [ 0100001]
ret                 (mul              ) [ 0000000]
sext_ln885          (sext             ) [ 0100001]
specloopname_ln0    (specloopname     ) [ 0000000]
empty               (speclooptripcount) [ 0000000]
specpipeline_ln1540 (specpipeline     ) [ 0000000]
specloopname_ln1540 (specloopname     ) [ 0000000]
acc_V_3             (add              ) [ 0000000]
store_ln885         (store            ) [ 0000000]
br_ln0              (br               ) [ 0000000]
acc_V_1_load        (load             ) [ 0000000]
write_ln0           (write            ) [ 0000000]
ret_ln0             (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="acc_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="select_ln1072">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln1072"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="select_ln23">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln23"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="acc_V_2_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_V_2_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i21"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_k1_loop_k2_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i21P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="acc_V_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="kcol_V_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kcol_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="krow_V_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="krow_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="select_ln23_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="6" slack="0"/>
<pin id="89" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln23_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="select_ln1072_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="6" slack="0"/>
<pin id="95" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln1072_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="acc_V_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="21" slack="0"/>
<pin id="100" dir="0" index="1" bw="21" slack="0"/>
<pin id="101" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acc_V_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln0_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="21" slack="0"/>
<pin id="107" dir="0" index="2" bw="21" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="weights_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="5" slack="0"/>
<pin id="115" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="img_in_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="12" slack="0"/>
<pin id="128" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_in_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="12" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="5" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="3" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="3" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="21" slack="0"/>
<pin id="154" dir="0" index="1" bw="21" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="indvar_flatten_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln1072_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1072/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln1072_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1072/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="kcol_V_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kcol_V_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="krow_V_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="krow_V_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln1072_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="3" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1072_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln27_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln885_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln27_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="3" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln885_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_2/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln1072_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="5" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1072/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln27_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln885_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln27_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="1"/>
<pin id="229" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="shl_ln70_mid2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="3" slack="1"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln70_mid2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln27_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="1"/>
<pin id="239" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln27_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="6" slack="1"/>
<pin id="243" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln70_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="1"/>
<pin id="247" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln70_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="1"/>
<pin id="250" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln70_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="0" index="1" bw="3" slack="0"/>
<pin id="254" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln70_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_2/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="weight_1d_loc_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="5" slack="0"/>
<pin id="264" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="weight_1d_loc/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln70_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="1"/>
<pin id="269" dir="0" index="1" bw="3" slack="0"/>
<pin id="270" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_2/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="image_1d_loc_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="12" slack="0"/>
<pin id="274" dir="0" index="1" bw="6" slack="0"/>
<pin id="275" dir="0" index="2" bw="6" slack="0"/>
<pin id="276" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="image_1d_loc/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln587_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln587_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sext_ln232_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln232_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="acc_V_1_load_1_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="21" slack="4"/>
<pin id="300" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_1_load_1/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln885_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="21" slack="0"/>
<pin id="303" dir="0" index="1" bw="21" slack="5"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="acc_V_1_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="21" slack="4"/>
<pin id="307" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_1_load/5 "/>
</bind>
</comp>

<comp id="309" class="1007" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="0" index="2" bw="21" slack="0"/>
<pin id="313" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret/3 sext_ln885/5 acc_V_3/5 "/>
</bind>
</comp>

<comp id="318" class="1005" name="acc_V_1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="21" slack="0"/>
<pin id="320" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_1 "/>
</bind>
</comp>

<comp id="326" class="1005" name="kcol_V_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kcol_V "/>
</bind>
</comp>

<comp id="333" class="1005" name="krow_V_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="0"/>
<pin id="335" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="krow_V "/>
</bind>
</comp>

<comp id="340" class="1005" name="indvar_flatten_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="347" class="1005" name="select_ln23_read_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="1"/>
<pin id="349" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23_read "/>
</bind>
</comp>

<comp id="352" class="1005" name="select_ln1072_read_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="1"/>
<pin id="354" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1072_read "/>
</bind>
</comp>

<comp id="357" class="1005" name="icmp_ln1072_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="4"/>
<pin id="359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1072 "/>
</bind>
</comp>

<comp id="361" class="1005" name="select_ln27_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="1"/>
<pin id="363" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27 "/>
</bind>
</comp>

<comp id="367" class="1005" name="select_ln27_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="1"/>
<pin id="369" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27_1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="weights_addr_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="1"/>
<pin id="376" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="379" class="1005" name="img_in_addr_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="12" slack="1"/>
<pin id="381" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_in_addr "/>
</bind>
</comp>

<comp id="384" class="1005" name="sext_ln232_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="1"/>
<pin id="386" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln232 "/>
</bind>
</comp>

<comp id="389" class="1005" name="zext_ln232_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="1"/>
<pin id="391" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln232 "/>
</bind>
</comp>

<comp id="394" class="1005" name="acc_V_1_load_1_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="21" slack="1"/>
<pin id="396" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_1_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="68" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="52" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="98" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="157" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="172" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="175" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="44" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="178" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="192" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="175" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="184" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="166" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="198" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="206" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="244"><net_src comp="237" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="255"><net_src comp="227" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="230" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="245" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="240" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="267" pin="2"/><net_sink comp="272" pin=2"/></net>

<net id="283"><net_src comp="261" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="288"><net_src comp="272" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="293"><net_src comp="118" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="131" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="314"><net_src comp="294" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="290" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="298" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="317"><net_src comp="309" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="321"><net_src comp="70" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="329"><net_src comp="74" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="336"><net_src comp="78" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="343"><net_src comp="82" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="350"><net_src comp="86" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="355"><net_src comp="92" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="360"><net_src comp="160" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="184" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="370"><net_src comp="198" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="377"><net_src comp="111" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="382"><net_src comp="124" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="387"><net_src comp="290" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="392"><net_src comp="294" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="397"><net_src comp="298" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="309" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc_V_2_out | {5 }
 - Input state : 
	Port: axil_conv2D0_Pipeline_loop_k1_loop_k2 : acc_V | {1 }
	Port: axil_conv2D0_Pipeline_loop_k1_loop_k2 : select_ln1072 | {1 }
	Port: axil_conv2D0_Pipeline_loop_k1_loop_k2 : select_ln23 | {1 }
	Port: axil_conv2D0_Pipeline_loop_k1_loop_k2 : weights | {2 3 }
	Port: axil_conv2D0_Pipeline_loop_k1_loop_k2 : img_in | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln1072 : 2
		add_ln1072 : 2
		br_ln1072 : 3
		kcol_V_load : 1
		krow_V_load : 1
		icmp_ln1072_1 : 2
		select_ln27 : 3
		add_ln885 : 2
		select_ln27_1 : 3
		add_ln885_2 : 4
		store_ln1072 : 3
		store_ln27 : 4
		store_ln885 : 5
	State 2
		add_ln27 : 1
		add_ln70 : 1
		zext_ln70_2 : 2
		weight_1d_loc : 3
		add_ln70_2 : 1
		image_1d_loc : 2
		zext_ln587 : 4
		zext_ln587_1 : 3
		weights_addr : 5
		lhs : 6
		img_in_addr : 4
		rhs : 5
	State 3
		sext_ln232 : 1
		zext_ln232 : 1
		ret : 2
	State 4
	State 5
		sext_ln885 : 1
		acc_V_3 : 2
		write_ln0 : 1
	State 6
		store_ln885 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |       add_ln1072_fu_166       |    0    |    0    |    13   |
|          |        add_ln885_fu_192       |    0    |    0    |    11   |
|          |       add_ln885_2_fu_206      |    0    |    0    |    11   |
|    add   |        add_ln27_fu_240        |    0    |    0    |    14   |
|          |        add_ln70_fu_251        |    0    |    0    |    11   |
|          |      weight_1d_loc_fu_261     |    0    |    0    |    13   |
|          |       add_ln70_2_fu_267       |    0    |    0    |    14   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln1072_fu_160      |    0    |    0    |    9    |
|          |      icmp_ln1072_1_fu_178     |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|  select  |       select_ln27_fu_184      |    0    |    0    |    3    |
|          |      select_ln27_1_fu_198     |    0    |    0    |    3    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_309          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  select_ln23_read_read_fu_86  |    0    |    0    |    0    |
|   read   | select_ln1072_read_read_fu_92 |    0    |    0    |    0    |
|          |     acc_V_read_read_fu_98     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_104    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln27_fu_227       |    0    |    0    |    0    |
|          |       zext_ln27_1_fu_237      |    0    |    0    |    0    |
|          |        zext_ln70_fu_245       |    0    |    0    |    0    |
|   zext   |       zext_ln70_1_fu_248      |    0    |    0    |    0    |
|          |       zext_ln70_2_fu_257      |    0    |    0    |    0    |
|          |       zext_ln587_fu_280       |    0    |    0    |    0    |
|          |      zext_ln587_1_fu_285      |    0    |    0    |    0    |
|          |       zext_ln232_fu_294       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|      shl_ln70_mid2_fu_230     |    0    |    0    |    0    |
|          |      image_1d_loc_fu_272      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |       sext_ln232_fu_290       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |   110   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  acc_V_1_load_1_reg_394  |   21   |
|      acc_V_1_reg_318     |   21   |
|    icmp_ln1072_reg_357   |    1   |
|    img_in_addr_reg_379   |   12   |
|  indvar_flatten_reg_340  |    5   |
|      kcol_V_reg_326      |    3   |
|      krow_V_reg_333      |    3   |
|select_ln1072_read_reg_352|    6   |
| select_ln23_read_reg_347 |    6   |
|   select_ln27_1_reg_367  |    3   |
|    select_ln27_reg_361   |    3   |
|    sext_ln232_reg_384    |   16   |
|   weights_addr_reg_374   |    5   |
|    zext_ln232_reg_389    |   16   |
+--------------------------+--------+
|           Total          |   121  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_118 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_131 |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_309    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_309    |  p1  |   3  |   8  |   24   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   74   ||  6.4713 ||    41   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   110  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   41   |
|  Register |    -   |    -   |   121  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   121  |   151  |
+-----------+--------+--------+--------+--------+
