Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  8 11:06:35 2022
| Host         : BACCHUS running 64-bit major release  (build 9200)
| Command      : report_methodology -file nexysA7fpga_methodology_drc_routed.rpt -pb nexysA7fpga_methodology_drc_routed.pb -rpx nexysA7fpga_methodology_drc_routed.rpx
| Design       : nexysA7fpga
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 139
+-----------+------------------+------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                      | Violations |
+-----------+------------------+------------------------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks                   | 4          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                                      | 18         |
| TIMING-54 | Critical Warning | Scoped false path or clock group constraint between clocks       | 2          |
| HPDR-1    | Warning          | Port pin direction inconsistency                                 | 16         |
| LUTAR-1   | Warning          | LUT drives async reset alert                                     | 2          |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain                  | 1          |
| TIMING-9  | Warning          | Unknown CDC Logic                                                | 1          |
| TIMING-18 | Warning          | Missing input or output delay                                    | 86         |
| TIMING-38 | Warning          | Bus skew constraint applied on multiple clocks                   | 6          |
| TIMING-56 | Warning          | Missing logically or physically excluded clock groups constraint | 3          |
+-----------+------------------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_embsys_clk_wiz_1_0 and clk_out1_embsys_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_embsys_clk_wiz_1_0] -to [get_clocks clk_out1_embsys_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_embsys_clk_wiz_1_0_1 and clk_out1_embsys_clk_wiz_1_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_embsys_clk_wiz_1_0_1] -to [get_clocks clk_out1_embsys_clk_wiz_1_0]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks clk_out2_embsys_clk_wiz_1_0 and clk_out2_embsys_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_embsys_clk_wiz_1_0] -to [get_clocks clk_out2_embsys_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks clk_out2_embsys_clk_wiz_1_0_1 and clk_out2_embsys_clk_wiz_1_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_embsys_clk_wiz_1_0_1] -to [get_clocks clk_out2_embsys_clk_wiz_1_0]
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin EMBSYS/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/pwm_cntr_ary_reg[2][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin EMBSYS/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/pwm_cntr_ary_reg[2][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin EMBSYS/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/pwm_cntr_ary_reg[2][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin EMBSYS/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/pwm_cntr_ary_reg[2][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin EMBSYS/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/pwm_cntr_ary_reg[2][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin EMBSYS/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/pwm_cntr_ary_reg[2][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin EMBSYS/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/pwm_cntr_ary_reg[2][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin EMBSYS/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/pwm_cntr_ary_reg[2][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin EMBSYS/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB1B/pwm_cntr_ary_reg[2][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin EMBSYS/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB2B/pwm_cntr_ary_reg[2][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin EMBSYS/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB2B/pwm_cntr_ary_reg[2][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin EMBSYS/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB2B/pwm_cntr_ary_reg[2][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin EMBSYS/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB2B/pwm_cntr_ary_reg[2][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin EMBSYS/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB2B/pwm_cntr_ary_reg[2][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin EMBSYS/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB2B/pwm_cntr_ary_reg[2][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin EMBSYS/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB2B/pwm_cntr_ary_reg[2][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin EMBSYS/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB2B/pwm_cntr_ary_reg[2][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin EMBSYS/nexys4io_0/inst/nexys4io_v3_0_S00_AXI_inst/RGB2B/pwm_cntr_ary_reg[2][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-54#1 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped Clock Group timing constraint is set between clocks EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK and clk_out1_embsys_clk_wiz_1_0, clk_out1_embsys_clk_wiz_1_0_1 (see constraint position 7 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

TIMING-54#2 Critical Warning
Scoped false path or clock group constraint between clocks  
A scoped Clock Group timing constraint is set between clocks EMBSYS/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE and clk_out1_embsys_clk_wiz_1_0, clk_out1_embsys_clk_wiz_1_0_1 (see constraint position 8 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope. 
Related violations: <none>

HPDR-1#1 Warning
Port pin direction inconsistency  
Hierarchical port(pin) JA[0] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (JA[0]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#2 Warning
Port pin direction inconsistency  
Hierarchical port(pin) JA[1] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (JA[1]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#3 Warning
Port pin direction inconsistency  
Hierarchical port(pin) JA[2] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (JA[2]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#4 Warning
Port pin direction inconsistency  
Hierarchical port(pin) JA[3] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (JA[3]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#5 Warning
Port pin direction inconsistency  
Hierarchical port(pin) JA[4] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (JA[4]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#6 Warning
Port pin direction inconsistency  
Hierarchical port(pin) JA[5] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (JA[5]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#7 Warning
Port pin direction inconsistency  
Hierarchical port(pin) JA[6] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (JA[6]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#8 Warning
Port pin direction inconsistency  
Hierarchical port(pin) JA[7] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (JA[7]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#9 Warning
Port pin direction inconsistency  
Hierarchical port(pin) JB[0] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (JB[0]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#10 Warning
Port pin direction inconsistency  
Hierarchical port(pin) JB[1] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (JB[1]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#11 Warning
Port pin direction inconsistency  
Hierarchical port(pin) JB[2] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (JB[2]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#12 Warning
Port pin direction inconsistency  
Hierarchical port(pin) JB[3] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (JB[3]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#13 Warning
Port pin direction inconsistency  
Hierarchical port(pin) JB[4] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (JB[4]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#14 Warning
Port pin direction inconsistency  
Hierarchical port(pin) JB[5] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (JB[5]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#15 Warning
Port pin direction inconsistency  
Hierarchical port(pin) JB[6] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (JB[6]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#16 Warning
Port pin direction inconsistency  
Hierarchical port(pin) JB[7] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (JB[7]) connected to this Port, but both were not found.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) EMBSYS/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to in site SLICE_X39Y70 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1_CDC_1 is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on JA[0] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on JA[1] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on JA[2] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on JA[3] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on JA[4] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on JA[5] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on JA[6] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on JA[7] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on JB[0] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on JB[1] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on JB[2] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on JB[3] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on JB[4] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on JB[5] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on JB[6] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on JB[7] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on JC[0] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on JC[1] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on JC[2] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on JC[3] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on JC[4] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on JC[5] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on JC[6] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on JC[7] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on btnC relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on btnCpuReset relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on btnD relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on btnL relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on btnR relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on btnU relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on sw[10] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on sw[11] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on sw[12] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on sw[13] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on sw[14] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on sw[15] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on sw[4] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on sw[5] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on sw[6] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on sw[7] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on sw[8] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on sw[9] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on uart_rtl_rxd relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on RGB1_Blue relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on RGB1_Green relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on RGB1_Red relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on RGB2_Blue relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on RGB2_Green relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on RGB2_Red relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on an[4] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on an[5] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on an[6] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on an[7] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on dp relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on led[10] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on led[11] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on led[12] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on led[13] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on led[14] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on led[15] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on uart_rtl_txd relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-38#1 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 25 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#2 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 27 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#3 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 29 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#4 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 31 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#5 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 35 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-38#6 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 37 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint. First endpoint covered by the constraint: EMBSYS/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
Related violations: <none>

TIMING-56#1 Warning
Missing logically or physically excluded clock groups constraint  
Multiple clocks are user generated or auto-derived on the source pin EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT but are not logically or physically exclusive with respect to one another. To have the static timing analysis match the behavior in hardware, there cannot be multiple clocks generated on the same pin and when such situation occurs, the clocks should be defined as physically or logically exclusive. The list of clocks generated on the source pin is: clkfbout_embsys_clk_wiz_1_0, clkfbout_embsys_clk_wiz_1_0_1
Related violations: <none>

TIMING-56#2 Warning
Missing logically or physically excluded clock groups constraint  
Multiple clocks are user generated or auto-derived on the source pin EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 but are not logically or physically exclusive with respect to one another. To have the static timing analysis match the behavior in hardware, there cannot be multiple clocks generated on the same pin and when such situation occurs, the clocks should be defined as physically or logically exclusive. The list of clocks generated on the source pin is: clk_out1_embsys_clk_wiz_1_0, clk_out1_embsys_clk_wiz_1_0_1
Related violations: <none>

TIMING-56#3 Warning
Missing logically or physically excluded clock groups constraint  
Multiple clocks are user generated or auto-derived on the source pin EMBSYS/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 but are not logically or physically exclusive with respect to one another. To have the static timing analysis match the behavior in hardware, there cannot be multiple clocks generated on the same pin and when such situation occurs, the clocks should be defined as physically or logically exclusive. The list of clocks generated on the source pin is: clk_out2_embsys_clk_wiz_1_0, clk_out2_embsys_clk_wiz_1_0_1
Related violations: <none>


