LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY placa IS
    PORT (
        CLOCK_50 : IN STD_LOGIC;
        SW : IN STD_LOGIC_VECTOR(17 DOWNTO 0);
        HEX0 : OUT STD_LOGIC_VECTOR(0 TO 6);
        HEX1 : OUT STD_LOGIC_VECTOR(0 TO 6);
        HEX2 : OUT STD_LOGIC_VECTOR(0 TO 6);
        LEDG : OUT STD_LOGIC_VECTOR(17 DOWNTO 0)
    );
END placa;

ARCHITECTURE structural OF placa IS

    COMPONENT contador IS
        PORT (
            clock : IN STD_LOGIC;
            a, b : OUT STD_LOGIC_VECTOR(3 DOWNTO 0) := "0000"
        );
    END COMPONENT;

    COMPONENT decoder7seg IS
        PORT (
            binary_in : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
            seven_seg_out : OUT STD_LOGIC_VECTOR(6 DOWNTO 0)
        );
    END COMPONENT;

    COMPONENT ula_teste IS
        PORT (
            a, b : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
            func : IN STD_LOGIC_VECTOR(17 DOWNTO 0);
            s : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
            carry_out, overflow, sig, zero : OUT STD_LOGIC
        );
    END COMPONENT;

    SIGNAL displayA, displayB, displayS : STD_LOGIC_VECTOR(3 DOWNTO 0);
    SIGNAL carry_out, overflow, sig, zero : STD_LOGIC;

BEGIN

    CONT : contador PORT MAP(CLOCK_50, displayA, displayB);
    DECOD0 : decoder7seg PORT MAP(displayA, HEX0);
    DECOD1 : decoder7seg PORT MAP(displayB, HEX1);
    DECOD2 : decoder7seg PORT MAP(displayS, HEX2);
    alu : ula_teste PORT MAP(displayA, displayB, SW, displayS, carry_out, overflow, sig, zero);
    LEDG(3) <= carry_out;
    LEDG(2) <= overflow;
    LEDG(1) <= sig;
    LEDG(0) <= zero;

END structural;