0.7
2020.2
May  7 2023
15:24:31
D:/GitHub/753-FPGA/spi_controller/spi_controller.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,axi_vip_v1_1_14;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_14,,,,,,
D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/sim_1/imports/SPI-Controller/tb_spi_camera_controller.v,1745448342,verilog,,,,tb_spi_camera_controller,,axi_vip_v1_1_14;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_14,../../../../spi_controller.gen/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../spi_controller.gen/sources_1/bd/design_1/ipshared/f805/hdl;C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include,,,,,
D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/sources_1/imports/SPI-Controller/spi_camera_controller.v,1745457141,verilog,,D:/GitHub/753-FPGA/spi_controller/spi_controller.srcs/sim_1/imports/SPI-Controller/tb_spi_camera_controller.v,,spi_camera_controller,,axi_vip_v1_1_14;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_14,../../../../spi_controller.gen/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../spi_controller.gen/sources_1/bd/design_1/ipshared/f805/hdl;C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include,,,,,
