{"related:CM4V3SLyHisJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5":[{"title":"Method and system for creating, deriving and validating structural description of electronic system from higher level, behavior-oriented description, including …","url":"https://patents.google.com/patent/US5544067A/en","authors":["MD Rostoker","MD Rostoker C Dangelo","MD Rostoker C Dangelo DR Watkins"],"year":1996,"numCitations":280,"pdf":"https://patentimages.storage.googleapis.com/40/4c/d8/8e65f5d1c82f1f/US5544067.pdf","citationUrl":"http://scholar.google.com/scholar?cites=3107187024484224520&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:CM4V3SLyHisJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=3107187024484224520&hl=en&as_sdt=0,5","publication":"Google Patents","p":1,"exp":1596881303559},{"title":"System and method for creating and validating structural description of electronic system from higher-level and behavior-oriented description","url":"https://patents.google.com/patent/US5867399A/en","authors":["MD Rostoker","MD Rostoker DR Watkins"],"year":1999,"numCitations":231,"pdf":"https://patentimages.storage.googleapis.com/d8/09/a8/994bb47d4bc2d6/US5867399.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11956282684515441446&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:JluyJME_7aUJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11956282684515441446&hl=en&as_sdt=0,5","publication":"Google Patents"},{"title":"Method and system for indicating a status of a circuit design","url":"https://patents.google.com/patent/US5629857A/en","authors":["TC Brennan"],"year":1997,"numCitations":80,"pdf":"https://patentimages.storage.googleapis.com/46/dc/06/38c9e34d89c4a2/US5629857.pdf","citationUrl":"http://scholar.google.com/scholar?cites=17488905792493042585&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:mbvRdygTtfIJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=17488905792493042585&hl=en&as_sdt=0,5","publication":"Google Patents"},{"title":"Method and system for creating and verifying structural logic model of electronic design from behavioral description, including generation of logic and timing models","url":"https://patents.google.com/patent/US5933356A/en","authors":["MD Rostoker","MD Rostoker C Dangelo","MD Rostoker C Dangelo OS Bair"],"year":1999,"numCitations":201,"pdf":"https://patentimages.storage.googleapis.com/b8/46/28/852270ca2064f7/US5933356.pdf","citationUrl":"http://scholar.google.com/scholar?cites=13472797888231050173&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:vQulIkz--LoJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13472797888231050173&hl=en&as_sdt=0,5","publication":"Google Patents"},{"title":"System and method for browsing graphically an electronic design based on a hardware description language specification","url":"https://patents.google.com/patent/US6366874B1/en","authors":["CH Lee","CH Lee J Tsai","CH Lee J Tsai MH Chen","CH Lee J Tsai MH Chen B Ho","CH Lee J Tsai MH Chen B Ho YS Huang…"],"year":2002,"numCitations":93,"pdf":"https://patentimages.storage.googleapis.com/1c/8d/d2/1bce0a4770d876/US6366874.pdf","citationUrl":"http://scholar.google.com/scholar?cites=5436551658983868950&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:FkrLBO6CcksJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5436551658983868950&hl=en&as_sdt=0,5","publication":"Google Patents"},{"title":"System and method for creating and validating structural description of electronic system","url":"https://patents.google.com/patent/US5623418A/en","authors":["MD Rostoker","MD Rostoker DR Watkins"],"year":1997,"numCitations":206,"pdf":"https://patentimages.storage.googleapis.com/b0/02/69/74e7117bebc307/US5623418.pdf","citationUrl":"http://scholar.google.com/scholar?cites=13782999226220002313&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:CbxTUsUMR78J:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13782999226220002313&hl=en&as_sdt=0,5","publication":"Google Patents"},{"title":"Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including estimation and …","url":"https://patents.google.com/patent/US5541849A/en","authors":["MD Rostoker","MD Rostoker C Dangelo","MD Rostoker C Dangelo D Mintz"],"year":1996,"numCitations":181,"pdf":"https://patentimages.storage.googleapis.com/71/e2/21/0c0901dd44ae53/US5541849.pdf","citationUrl":"http://scholar.google.com/scholar?cites=16595255319180579067&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:-5CrkMkwTuYJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=16595255319180579067&hl=en&as_sdt=0,5","publication":"Google Patents"},{"title":"Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, using milestone matrix …","url":"https://patents.google.com/patent/US5553002A/en","authors":["C Dangelo","C Dangelo R Deeley","C Dangelo R Deeley V Nagasamy","C Dangelo R Deeley V Nagasamy M Vafai"],"year":1996,"numCitations":115,"pdf":"https://patentimages.storage.googleapis.com/2f/36/47/074830b66bd0d0/US5553002.pdf","citationUrl":"http://scholar.google.com/scholar?cites=15216099382705112244&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:tMQtLcVxKtMJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15216099382705112244&hl=en&as_sdt=0,5","publication":"Google Patents"},{"title":"Method and system for creating and validating low level structural description of electronic design from higher level, behavior-oriented description, including …","url":"https://patents.google.com/patent/US5557531A/en","authors":["MD Rostoker","MD Rostoker C Dangelo","MD Rostoker C Dangelo V Nagasamy"],"year":1996,"numCitations":65,"pdf":"https://patentimages.storage.googleapis.com/6b/12/66/c8a69f31cef8be/US5557531.pdf","citationUrl":"http://scholar.google.com/scholar?cites=18185730874260015943&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:R0sfxeCxYPwJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=18185730874260015943&hl=en&as_sdt=0,5","publication":"Google Patents"},{"title":"Interface for compiling project variations in electronic design environments","url":"https://patents.google.com/patent/US6321369B1/en","authors":["FB Heile","FB Heile TV Rawls"],"year":2001,"numCitations":103,"pdf":"https://patentimages.storage.googleapis.com/38/81/d0/77e05ff6577017/US6321369.pdf","citationUrl":"http://scholar.google.com/scholar?cites=2440252329323283882&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:qkWig5CE3SEJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2440252329323283882&hl=en&as_sdt=0,5","publication":"Google Patents"}]}