# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)

.model bsg_adder_cin_width_p33
.inputs a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] a_i[16] a_i[17] a_i[18] a_i[19] a_i[20] a_i[21] a_i[22] a_i[23] a_i[24] a_i[25] a_i[26] a_i[27] a_i[28] a_i[29] a_i[30] a_i[31] a_i[32] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15] b_i[16] b_i[17] b_i[18] b_i[19] b_i[20] b_i[21] b_i[22] b_i[23] b_i[24] b_i[25] b_i[26] b_i[27] b_i[28] b_i[29] b_i[30] b_i[31] b_i[32] cin_i
.outputs o[0] o[1] o[2] o[3] o[4] o[5] o[6] o[7] o[8] o[9] o[10] o[11] o[12] o[13] o[14] o[15] o[16] o[17] o[18] o[19] o[20] o[21] o[22] o[23] o[24] o[25] o[26] o[27] o[28] o[29] o[30] o[31] o[32]
.names $false
.names $true
1
.names $undef
.names cin_i N0 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[0]
11 1
.names cin_i N0 o[0]
10 1
01 1
.names N1 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[0] o[1]
10 1
01 1
.names N2 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[1] o[2]
10 1
01 1
.names N3 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[2] o[3]
10 1
01 1
.names N4 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[3] o[4]
10 1
01 1
.names N5 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[4] o[5]
10 1
01 1
.names N6 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[5] o[6]
10 1
01 1
.names N7 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[6] o[7]
10 1
01 1
.names N8 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[7] o[8]
10 1
01 1
.names N9 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[8] o[9]
10 1
01 1
.names N10 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[9] o[10]
10 1
01 1
.names N11 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[10] o[11]
10 1
01 1
.names N12 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[11] o[12]
10 1
01 1
.names N13 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[12] o[13]
10 1
01 1
.names N14 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[13] o[14]
10 1
01 1
.names N15 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[14] o[15]
10 1
01 1
.names N16 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15] o[16]
10 1
01 1
.names N17 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[16] o[17]
10 1
01 1
.names N18 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[17] o[18]
10 1
01 1
.names N19 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[18] o[19]
10 1
01 1
.names N20 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[19] o[20]
10 1
01 1
.names N21 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[20] o[21]
10 1
01 1
.names N22 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[21] o[22]
10 1
01 1
.names N23 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[22] o[23]
10 1
01 1
.names N24 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[23] o[24]
10 1
01 1
.names N25 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[24] o[25]
10 1
01 1
.names N26 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[25] o[26]
10 1
01 1
.names N27 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[26] o[27]
10 1
01 1
.names N28 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[27] o[28]
10 1
01 1
.names N29 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[28] o[29]
10 1
01 1
.names N30 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[29] o[30]
10 1
01 1
.names N31 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[30] o[31]
10 1
01 1
.names N32 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[31] o[32]
10 1
01 1
.names a_i[0] b_i[0] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[0]
11 1
.names a_i[1] b_i[1] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[1]
11 1
.names a_i[2] b_i[2] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[2]
11 1
.names a_i[3] b_i[3] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[3]
11 1
.names a_i[4] b_i[4] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[4]
11 1
.names a_i[5] b_i[5] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[5]
11 1
.names a_i[6] b_i[6] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[6]
11 1
.names a_i[7] b_i[7] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[7]
11 1
.names a_i[8] b_i[8] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[8]
11 1
.names a_i[9] b_i[9] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[9]
11 1
.names a_i[10] b_i[10] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[10]
11 1
.names a_i[11] b_i[11] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[11]
11 1
.names a_i[12] b_i[12] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[12]
11 1
.names a_i[13] b_i[13] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[13]
11 1
.names a_i[14] b_i[14] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[14]
11 1
.names a_i[15] b_i[15] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[15]
11 1
.names a_i[16] b_i[16] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[16]
11 1
.names a_i[17] b_i[17] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[17]
11 1
.names a_i[18] b_i[18] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[18]
11 1
.names a_i[19] b_i[19] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[19]
11 1
.names a_i[20] b_i[20] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[20]
11 1
.names a_i[21] b_i[21] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[21]
11 1
.names a_i[22] b_i[22] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[22]
11 1
.names a_i[23] b_i[23] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[23]
11 1
.names a_i[24] b_i[24] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[24]
11 1
.names a_i[25] b_i[25] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[25]
11 1
.names a_i[26] b_i[26] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[26]
11 1
.names a_i[27] b_i[27] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[27]
11 1
.names a_i[28] b_i[28] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[28]
11 1
.names a_i[29] b_i[29] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[29]
11 1
.names a_i[30] b_i[30] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[30]
11 1
.names a_i[31] b_i[31] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[31]
11 1
.names a_i[0] b_i[0] N0
10 1
01 1
.names a_i[1] b_i[1] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[1]
10 1
01 1
.names a_i[2] b_i[2] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[2]
10 1
01 1
.names a_i[3] b_i[3] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[3]
10 1
01 1
.names a_i[4] b_i[4] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[4]
10 1
01 1
.names a_i[5] b_i[5] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[5]
10 1
01 1
.names a_i[6] b_i[6] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[6]
10 1
01 1
.names a_i[7] b_i[7] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[7]
10 1
01 1
.names a_i[8] b_i[8] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[8]
10 1
01 1
.names a_i[9] b_i[9] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[9]
10 1
01 1
.names a_i[10] b_i[10] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[10]
10 1
01 1
.names a_i[11] b_i[11] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[11]
10 1
01 1
.names a_i[12] b_i[12] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[12]
10 1
01 1
.names a_i[13] b_i[13] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[13]
10 1
01 1
.names a_i[14] b_i[14] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[14]
10 1
01 1
.names a_i[15] b_i[15] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[15]
10 1
01 1
.names a_i[16] b_i[16] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[16]
10 1
01 1
.names a_i[17] b_i[17] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[17]
10 1
01 1
.names a_i[18] b_i[18] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[18]
10 1
01 1
.names a_i[19] b_i[19] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[19]
10 1
01 1
.names a_i[20] b_i[20] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[20]
10 1
01 1
.names a_i[21] b_i[21] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[21]
10 1
01 1
.names a_i[22] b_i[22] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[22]
10 1
01 1
.names a_i[23] b_i[23] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[23]
10 1
01 1
.names a_i[24] b_i[24] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[24]
10 1
01 1
.names a_i[25] b_i[25] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[25]
10 1
01 1
.names a_i[26] b_i[26] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[26]
10 1
01 1
.names a_i[27] b_i[27] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[27]
10 1
01 1
.names a_i[28] b_i[28] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[28]
10 1
01 1
.names a_i[29] b_i[29] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[29]
10 1
01 1
.names a_i[30] b_i[30] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[30]
10 1
01 1
.names a_i[31] b_i[31] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[31]
10 1
01 1
.names a_i[32] b_i[32] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[32]
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[1] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[0] N1
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[2] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[1] N2
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[3] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[2] N3
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[4] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[3] N4
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[5] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[4] N5
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[6] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[5] N6
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[7] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[6] N7
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[8] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[7] N8
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[9] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[8] N9
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[10] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[9] N10
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[11] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[10] N11
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[12] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[11] N12
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[13] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[12] N13
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[14] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[13] N14
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[15] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[14] N15
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[16] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15] N16
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[17] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[16] N17
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[18] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[17] N18
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[19] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[18] N19
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[20] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[19] N20
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[21] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[20] N21
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[22] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[21] N22
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[23] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[22] N23
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[24] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[23] N24
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[25] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[24] N25
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[26] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[25] N26
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[27] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[26] N27
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[28] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[27] N28
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[29] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[28] N29
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[30] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[29] N30
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[31] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[30] N31
10 1
01 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[32] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[31] N32
10 1
01 1
.names N1 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[0] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[1]
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3133_Y $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[1] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[3]
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3181_Y $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[3] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[7]
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3205_Y $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[7] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15]
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3217_Y $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[31]
11 1
.names N3 N2 $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3133_Y
11 1
.names N5 N4 $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3136_Y
11 1
.names N7 N6 $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3139_Y
11 1
.names N9 N8 $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3142_Y
11 1
.names N11 N10 $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3145_Y
11 1
.names N13 N12 $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3148_Y
11 1
.names N15 N14 $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3151_Y
11 1
.names N17 N16 $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3154_Y
11 1
.names N19 N18 $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3157_Y
11 1
.names N21 N20 $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3160_Y
11 1
.names N23 N22 $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3163_Y
11 1
.names N25 N24 $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3166_Y
11 1
.names N27 N26 $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3169_Y
11 1
.names N29 N28 $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3172_Y
11 1
.names N31 N30 $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3175_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3139_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3136_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3181_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3145_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3142_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3184_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3151_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3148_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3187_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3157_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3154_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3190_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3163_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3160_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3193_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3169_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3166_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3196_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3175_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3172_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3199_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3187_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3184_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3205_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3193_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3190_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3208_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3199_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3196_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3211_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3211_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3208_Y $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3217_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3208_Y $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[23]
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3184_Y $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[7] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[11]
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3190_Y $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[19]
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3196_Y $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[23] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[27]
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3136_Y $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[3] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[5]
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3142_Y $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[7] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[9]
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3148_Y $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[11] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[13]
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3154_Y $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[17]
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3160_Y $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[19] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[21]
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3166_Y $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[23] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[25]
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3172_Y $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[27] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[29]
11 1
.names N2 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[1] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[2]
11 1
.names N4 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[3] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[4]
11 1
.names N6 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[5] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[6]
11 1
.names N8 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[7] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[8]
11 1
.names N10 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[9] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[10]
11 1
.names N12 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[11] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[12]
11 1
.names N14 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[13] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[14]
11 1
.names N16 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[16]
11 1
.names N18 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[17] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[18]
11 1
.names N20 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[19] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[20]
11 1
.names N22 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[21] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[22]
11 1
.names N24 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[23] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[24]
11 1
.names N26 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[25] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[26]
11 1
.names N28 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[27] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[28]
11 1
.names N30 $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[29] $techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[30]
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[1] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[0] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3128_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[3] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[2] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3131_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[5] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[4] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3134_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[7] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[6] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3137_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[9] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[8] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3140_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[11] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[10] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3143_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[13] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[12] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3146_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[15] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[14] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3149_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[17] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[16] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3152_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[19] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[18] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3155_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[21] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[20] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3158_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[23] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[22] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3161_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[25] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[24] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3164_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[27] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[26] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3167_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[29] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[28] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3170_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[31] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[30] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3173_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3133_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[1] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3176_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3139_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3135_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3179_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3145_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3141_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3182_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3151_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3147_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3185_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3157_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3153_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3188_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3163_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3159_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3191_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3169_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3165_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3194_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3175_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3171_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3197_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3181_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[3] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3200_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3187_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3183_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3203_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3193_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3189_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3206_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3199_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3195_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3209_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3205_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[7] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3212_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3211_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3207_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3215_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3217_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3218_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[3] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[2] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3133_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[5] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[4] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3136_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[7] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[6] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3139_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[9] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[8] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3142_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[11] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[10] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3145_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[13] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[12] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3148_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[15] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[14] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3151_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[17] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[16] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3154_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[19] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[18] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3157_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[21] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[20] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3160_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[23] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[22] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3163_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[25] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[24] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3166_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[27] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[26] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3169_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[29] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[28] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3172_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[31] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[30] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3175_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3139_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3136_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3181_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3145_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3142_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3184_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3151_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3148_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3187_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3157_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3154_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3190_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3163_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3160_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3193_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3169_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3166_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3196_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3175_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3172_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3199_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3187_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3184_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3205_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3193_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3190_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3208_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3199_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3196_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3211_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3211_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3208_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3217_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3208_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3221_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3184_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[7] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3224_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3190_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3227_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3196_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[23] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3230_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3136_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[3] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3233_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3142_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[7] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3236_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3148_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[11] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3239_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3154_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3242_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3160_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[19] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3245_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3166_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[23] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3248_Y
11 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3172_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[27] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3251_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[2] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[1] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3254_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[4] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[3] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3257_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[6] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[5] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3260_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[8] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[7] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3263_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[10] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[9] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3266_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[12] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[11] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3269_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[14] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[13] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3272_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[16] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3275_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[18] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[17] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3278_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[20] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[19] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3281_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[22] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[21] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3284_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[24] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[23] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3287_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[26] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[25] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3290_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[28] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[27] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3293_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[30] $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[29] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3296_Y
11 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[1] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3128_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[1]
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[3] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3131_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3132_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[5] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3134_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3135_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[7] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3137_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3138_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[9] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3140_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3141_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[11] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3143_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3144_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[13] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3146_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3147_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[15] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3149_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3150_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[17] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3152_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3153_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[19] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3155_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3156_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[21] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3158_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3159_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[23] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3161_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3162_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[25] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3164_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3165_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[27] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3167_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3168_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[29] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3170_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3171_Y
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[31] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3173_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3174_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3132_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3176_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[3]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3138_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3179_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3180_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3144_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3182_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3183_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3150_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3185_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3186_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3156_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3188_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3189_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3162_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3191_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3192_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3168_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3194_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3195_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3174_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3197_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3198_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3180_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3200_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[7]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3186_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3203_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3204_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3192_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3206_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3207_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3198_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3209_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3210_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3204_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3212_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3210_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3215_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3216_Y
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3216_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3218_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[31]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3207_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3221_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[23]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3183_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3224_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[11]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3189_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3227_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[19]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3195_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3230_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[27]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3135_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3233_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[5]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3141_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3236_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[9]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3147_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3239_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[13]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3153_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3242_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[17]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3159_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3245_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[21]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3165_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3248_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[25]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3171_Y $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3251_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[29]
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[2] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3254_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[2]
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[4] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3257_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[4]
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[6] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3260_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[6]
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[8] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3263_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[8]
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[10] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3266_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[10]
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[12] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3269_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[12]
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[14] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3272_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[14]
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[16] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3275_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[16]
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[18] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3278_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[18]
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[20] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3281_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[20]
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[22] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3284_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[22]
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[24] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3287_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[24]
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[26] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3290_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[26]
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[28] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3293_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[28]
1- 1
-1 1
.names $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[30] $techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3296_Y $techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[30]
1- 1
-1 1
.end

.model bsg_buf_ctrl_width_p33
.inputs i
.outputs o[0] o[1] o[2] o[3] o[4] o[5] o[6] o[7] o[8] o[9] o[10] o[11] o[12] o[13] o[14] o[15] o[16] o[17] o[18] o[19] o[20] o[21] o[22] o[23] o[24] o[25] o[26] o[27] o[28] o[29] o[30] o[31] o[32]
.names $false
.names $true
1
.names $undef
.names i o[0]
1 1
.names i o[10]
1 1
.names i o[11]
1 1
.names i o[12]
1 1
.names i o[13]
1 1
.names i o[14]
1 1
.names i o[15]
1 1
.names i o[16]
1 1
.names i o[17]
1 1
.names i o[18]
1 1
.names i o[19]
1 1
.names i o[1]
1 1
.names i o[20]
1 1
.names i o[21]
1 1
.names i o[22]
1 1
.names i o[23]
1 1
.names i o[24]
1 1
.names i o[25]
1 1
.names i o[26]
1 1
.names i o[27]
1 1
.names i o[28]
1 1
.names i o[29]
1 1
.names i o[2]
1 1
.names i o[30]
1 1
.names i o[31]
1 1
.names i o[32]
1 1
.names i o[3]
1 1
.names i o[4]
1 1
.names i o[5]
1 1
.names i o[6]
1 1
.names i o[7]
1 1
.names i o[8]
1 1
.names i o[9]
1 1
.end

.model bsg_buf_width_p32
.inputs i[0] i[1] i[2] i[3] i[4] i[5] i[6] i[7] i[8] i[9] i[10] i[11] i[12] i[13] i[14] i[15] i[16] i[17] i[18] i[19] i[20] i[21] i[22] i[23] i[24] i[25] i[26] i[27] i[28] i[29] i[30] i[31]
.outputs o[0] o[1] o[2] o[3] o[4] o[5] o[6] o[7] o[8] o[9] o[10] o[11] o[12] o[13] o[14] o[15] o[16] o[17] o[18] o[19] o[20] o[21] o[22] o[23] o[24] o[25] o[26] o[27] o[28] o[29] o[30] o[31]
.names $false
.names $true
1
.names $undef
.names i[0] o[0]
1 1
.names i[10] o[10]
1 1
.names i[11] o[11]
1 1
.names i[12] o[12]
1 1
.names i[13] o[13]
1 1
.names i[14] o[14]
1 1
.names i[15] o[15]
1 1
.names i[16] o[16]
1 1
.names i[17] o[17]
1 1
.names i[18] o[18]
1 1
.names i[19] o[19]
1 1
.names i[1] o[1]
1 1
.names i[20] o[20]
1 1
.names i[21] o[21]
1 1
.names i[22] o[22]
1 1
.names i[23] o[23]
1 1
.names i[24] o[24]
1 1
.names i[25] o[25]
1 1
.names i[26] o[26]
1 1
.names i[27] o[27]
1 1
.names i[28] o[28]
1 1
.names i[29] o[29]
1 1
.names i[2] o[2]
1 1
.names i[30] o[30]
1 1
.names i[31] o[31]
1 1
.names i[3] o[3]
1 1
.names i[4] o[4]
1 1
.names i[5] o[5]
1 1
.names i[6] o[6]
1 1
.names i[7] o[7]
1 1
.names i[8] o[8]
1 1
.names i[9] o[9]
1 1
.end

.model bsg_dff_en_width_p1
.inputs clk_i data_i en_i
.outputs data_o
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=clk_i D=data_i E=en_i Q=data_o
.end

.model bsg_dff_en_width_p32
.inputs clk_i data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] data_i[5] data_i[6] data_i[7] data_i[8] data_i[9] data_i[10] data_i[11] data_i[12] data_i[13] data_i[14] data_i[15] data_i[16] data_i[17] data_i[18] data_i[19] data_i[20] data_i[21] data_i[22] data_i[23] data_i[24] data_i[25] data_i[26] data_i[27] data_i[28] data_i[29] data_i[30] data_i[31] en_i
.outputs data_o[0] data_o[1] data_o[2] data_o[3] data_o[4] data_o[5] data_o[6] data_o[7] data_o[8] data_o[9] data_o[10] data_o[11] data_o[12] data_o[13] data_o[14] data_o[15] data_o[16] data_o[17] data_o[18] data_o[19] data_o[20] data_o[21] data_o[22] data_o[23] data_o[24] data_o[25] data_o[26] data_o[27] data_o[28] data_o[29] data_o[30] data_o[31]
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=clk_i D=data_i[0] E=en_i Q=data_o[0]
.subckt $_DFFE_PP_ C=clk_i D=data_i[1] E=en_i Q=data_o[1]
.subckt $_DFFE_PP_ C=clk_i D=data_i[2] E=en_i Q=data_o[2]
.subckt $_DFFE_PP_ C=clk_i D=data_i[3] E=en_i Q=data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=data_i[4] E=en_i Q=data_o[4]
.subckt $_DFFE_PP_ C=clk_i D=data_i[5] E=en_i Q=data_o[5]
.subckt $_DFFE_PP_ C=clk_i D=data_i[6] E=en_i Q=data_o[6]
.subckt $_DFFE_PP_ C=clk_i D=data_i[7] E=en_i Q=data_o[7]
.subckt $_DFFE_PP_ C=clk_i D=data_i[8] E=en_i Q=data_o[8]
.subckt $_DFFE_PP_ C=clk_i D=data_i[9] E=en_i Q=data_o[9]
.subckt $_DFFE_PP_ C=clk_i D=data_i[10] E=en_i Q=data_o[10]
.subckt $_DFFE_PP_ C=clk_i D=data_i[11] E=en_i Q=data_o[11]
.subckt $_DFFE_PP_ C=clk_i D=data_i[12] E=en_i Q=data_o[12]
.subckt $_DFFE_PP_ C=clk_i D=data_i[13] E=en_i Q=data_o[13]
.subckt $_DFFE_PP_ C=clk_i D=data_i[14] E=en_i Q=data_o[14]
.subckt $_DFFE_PP_ C=clk_i D=data_i[15] E=en_i Q=data_o[15]
.subckt $_DFFE_PP_ C=clk_i D=data_i[16] E=en_i Q=data_o[16]
.subckt $_DFFE_PP_ C=clk_i D=data_i[17] E=en_i Q=data_o[17]
.subckt $_DFFE_PP_ C=clk_i D=data_i[18] E=en_i Q=data_o[18]
.subckt $_DFFE_PP_ C=clk_i D=data_i[19] E=en_i Q=data_o[19]
.subckt $_DFFE_PP_ C=clk_i D=data_i[20] E=en_i Q=data_o[20]
.subckt $_DFFE_PP_ C=clk_i D=data_i[21] E=en_i Q=data_o[21]
.subckt $_DFFE_PP_ C=clk_i D=data_i[22] E=en_i Q=data_o[22]
.subckt $_DFFE_PP_ C=clk_i D=data_i[23] E=en_i Q=data_o[23]
.subckt $_DFFE_PP_ C=clk_i D=data_i[24] E=en_i Q=data_o[24]
.subckt $_DFFE_PP_ C=clk_i D=data_i[25] E=en_i Q=data_o[25]
.subckt $_DFFE_PP_ C=clk_i D=data_i[26] E=en_i Q=data_o[26]
.subckt $_DFFE_PP_ C=clk_i D=data_i[27] E=en_i Q=data_o[27]
.subckt $_DFFE_PP_ C=clk_i D=data_i[28] E=en_i Q=data_o[28]
.subckt $_DFFE_PP_ C=clk_i D=data_i[29] E=en_i Q=data_o[29]
.subckt $_DFFE_PP_ C=clk_i D=data_i[30] E=en_i Q=data_o[30]
.subckt $_DFFE_PP_ C=clk_i D=data_i[31] E=en_i Q=data_o[31]
.end

.model bsg_dff_en_width_p33
.inputs clk_i data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] data_i[5] data_i[6] data_i[7] data_i[8] data_i[9] data_i[10] data_i[11] data_i[12] data_i[13] data_i[14] data_i[15] data_i[16] data_i[17] data_i[18] data_i[19] data_i[20] data_i[21] data_i[22] data_i[23] data_i[24] data_i[25] data_i[26] data_i[27] data_i[28] data_i[29] data_i[30] data_i[31] data_i[32] en_i
.outputs data_o[0] data_o[1] data_o[2] data_o[3] data_o[4] data_o[5] data_o[6] data_o[7] data_o[8] data_o[9] data_o[10] data_o[11] data_o[12] data_o[13] data_o[14] data_o[15] data_o[16] data_o[17] data_o[18] data_o[19] data_o[20] data_o[21] data_o[22] data_o[23] data_o[24] data_o[25] data_o[26] data_o[27] data_o[28] data_o[29] data_o[30] data_o[31] data_o[32]
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=clk_i D=data_i[0] E=en_i Q=data_o[0]
.subckt $_DFFE_PP_ C=clk_i D=data_i[1] E=en_i Q=data_o[1]
.subckt $_DFFE_PP_ C=clk_i D=data_i[2] E=en_i Q=data_o[2]
.subckt $_DFFE_PP_ C=clk_i D=data_i[3] E=en_i Q=data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=data_i[4] E=en_i Q=data_o[4]
.subckt $_DFFE_PP_ C=clk_i D=data_i[5] E=en_i Q=data_o[5]
.subckt $_DFFE_PP_ C=clk_i D=data_i[6] E=en_i Q=data_o[6]
.subckt $_DFFE_PP_ C=clk_i D=data_i[7] E=en_i Q=data_o[7]
.subckt $_DFFE_PP_ C=clk_i D=data_i[8] E=en_i Q=data_o[8]
.subckt $_DFFE_PP_ C=clk_i D=data_i[9] E=en_i Q=data_o[9]
.subckt $_DFFE_PP_ C=clk_i D=data_i[10] E=en_i Q=data_o[10]
.subckt $_DFFE_PP_ C=clk_i D=data_i[11] E=en_i Q=data_o[11]
.subckt $_DFFE_PP_ C=clk_i D=data_i[12] E=en_i Q=data_o[12]
.subckt $_DFFE_PP_ C=clk_i D=data_i[13] E=en_i Q=data_o[13]
.subckt $_DFFE_PP_ C=clk_i D=data_i[14] E=en_i Q=data_o[14]
.subckt $_DFFE_PP_ C=clk_i D=data_i[15] E=en_i Q=data_o[15]
.subckt $_DFFE_PP_ C=clk_i D=data_i[16] E=en_i Q=data_o[16]
.subckt $_DFFE_PP_ C=clk_i D=data_i[17] E=en_i Q=data_o[17]
.subckt $_DFFE_PP_ C=clk_i D=data_i[18] E=en_i Q=data_o[18]
.subckt $_DFFE_PP_ C=clk_i D=data_i[19] E=en_i Q=data_o[19]
.subckt $_DFFE_PP_ C=clk_i D=data_i[20] E=en_i Q=data_o[20]
.subckt $_DFFE_PP_ C=clk_i D=data_i[21] E=en_i Q=data_o[21]
.subckt $_DFFE_PP_ C=clk_i D=data_i[22] E=en_i Q=data_o[22]
.subckt $_DFFE_PP_ C=clk_i D=data_i[23] E=en_i Q=data_o[23]
.subckt $_DFFE_PP_ C=clk_i D=data_i[24] E=en_i Q=data_o[24]
.subckt $_DFFE_PP_ C=clk_i D=data_i[25] E=en_i Q=data_o[25]
.subckt $_DFFE_PP_ C=clk_i D=data_i[26] E=en_i Q=data_o[26]
.subckt $_DFFE_PP_ C=clk_i D=data_i[27] E=en_i Q=data_o[27]
.subckt $_DFFE_PP_ C=clk_i D=data_i[28] E=en_i Q=data_o[28]
.subckt $_DFFE_PP_ C=clk_i D=data_i[29] E=en_i Q=data_o[29]
.subckt $_DFFE_PP_ C=clk_i D=data_i[30] E=en_i Q=data_o[30]
.subckt $_DFFE_PP_ C=clk_i D=data_i[31] E=en_i Q=data_o[31]
.subckt $_DFFE_PP_ C=clk_i D=data_i[32] E=en_i Q=data_o[32]
.end

.model bsg_idiv_iterative
.inputs reset_i clk_i v_i dividend_i[0] dividend_i[1] dividend_i[2] dividend_i[3] dividend_i[4] dividend_i[5] dividend_i[6] dividend_i[7] dividend_i[8] dividend_i[9] dividend_i[10] dividend_i[11] dividend_i[12] dividend_i[13] dividend_i[14] dividend_i[15] dividend_i[16] dividend_i[17] dividend_i[18] dividend_i[19] dividend_i[20] dividend_i[21] dividend_i[22] dividend_i[23] dividend_i[24] dividend_i[25] dividend_i[26] dividend_i[27] dividend_i[28] dividend_i[29] dividend_i[30] dividend_i[31] divisor_i[0] divisor_i[1] divisor_i[2] divisor_i[3] divisor_i[4] divisor_i[5] divisor_i[6] divisor_i[7] divisor_i[8] divisor_i[9] divisor_i[10] divisor_i[11] divisor_i[12] divisor_i[13] divisor_i[14] divisor_i[15] divisor_i[16] divisor_i[17] divisor_i[18] divisor_i[19] divisor_i[20] divisor_i[21] divisor_i[22] divisor_i[23] divisor_i[24] divisor_i[25] divisor_i[26] divisor_i[27] divisor_i[28] divisor_i[29] divisor_i[30] divisor_i[31] signed_div_i yumi_i
.outputs ready_o v_o quotient_o[0] quotient_o[1] quotient_o[2] quotient_o[3] quotient_o[4] quotient_o[5] quotient_o[6] quotient_o[7] quotient_o[8] quotient_o[9] quotient_o[10] quotient_o[11] quotient_o[12] quotient_o[13] quotient_o[14] quotient_o[15] quotient_o[16] quotient_o[17] quotient_o[18] quotient_o[19] quotient_o[20] quotient_o[21] quotient_o[22] quotient_o[23] quotient_o[24] quotient_o[25] quotient_o[26] quotient_o[27] quotient_o[28] quotient_o[29] quotient_o[30] quotient_o[31] remainder_o[0] remainder_o[1] remainder_o[2] remainder_o[3] remainder_o[4] remainder_o[5] remainder_o[6] remainder_o[7] remainder_o[8] remainder_o[9] remainder_o[10] remainder_o[11] remainder_o[12] remainder_o[13] remainder_o[14] remainder_o[15] remainder_o[16] remainder_o[17] remainder_o[18] remainder_o[19] remainder_o[20] remainder_o[21] remainder_o[22] remainder_o[23] remainder_o[24] remainder_o[25] remainder_o[26] remainder_o[27] remainder_o[28] remainder_o[29] remainder_o[30] remainder_o[31]
.names $false
.names $true
1
.names $undef
.names N30 control.zero_divisor_i
0 1
.names adder.o[32] muxC.data_i[0]
0 1
.names control.opA_clr_l_o buf_opA_clr.i
0 1
.names control.opB_clr_l_o buf_opB_clr.i
0 1
.names control.signed_div_r_i divisor_reg.data_o[31] muxA.data_i[65]
11 1
.names control.signed_div_r_i dividend_reg.data_o[31] muxC.data_i[98]
11 1
.names N29 divisor_reg.data_o[0] N30
1- 1
-1 1
.names N28 divisor_reg.data_o[1] N29
1- 1
-1 1
.names N27 divisor_reg.data_o[2] N28
1- 1
-1 1
.names N26 divisor_reg.data_o[3] N27
1- 1
-1 1
.names N25 divisor_reg.data_o[4] N26
1- 1
-1 1
.names N24 divisor_reg.data_o[5] N25
1- 1
-1 1
.names N23 divisor_reg.data_o[6] N24
1- 1
-1 1
.names N22 divisor_reg.data_o[7] N23
1- 1
-1 1
.names N21 divisor_reg.data_o[8] N22
1- 1
-1 1
.names N20 divisor_reg.data_o[9] N21
1- 1
-1 1
.names N19 divisor_reg.data_o[10] N20
1- 1
-1 1
.names N18 divisor_reg.data_o[11] N19
1- 1
-1 1
.names N17 divisor_reg.data_o[12] N18
1- 1
-1 1
.names N16 divisor_reg.data_o[13] N17
1- 1
-1 1
.names N15 divisor_reg.data_o[14] N16
1- 1
-1 1
.names N14 divisor_reg.data_o[15] N15
1- 1
-1 1
.names N13 divisor_reg.data_o[16] N14
1- 1
-1 1
.names N12 divisor_reg.data_o[17] N13
1- 1
-1 1
.names N11 divisor_reg.data_o[18] N12
1- 1
-1 1
.names N10 divisor_reg.data_o[19] N11
1- 1
-1 1
.names N9 divisor_reg.data_o[20] N10
1- 1
-1 1
.names N8 divisor_reg.data_o[21] N9
1- 1
-1 1
.names N7 divisor_reg.data_o[22] N8
1- 1
-1 1
.names N6 divisor_reg.data_o[23] N7
1- 1
-1 1
.names N5 divisor_reg.data_o[24] N6
1- 1
-1 1
.names N4 divisor_reg.data_o[25] N5
1- 1
-1 1
.names N3 divisor_reg.data_o[26] N4
1- 1
-1 1
.names N2 divisor_reg.data_o[27] N3
1- 1
-1 1
.names N1 divisor_reg.data_o[28] N2
1- 1
-1 1
.names N0 divisor_reg.data_o[29] N1
1- 1
-1 1
.names divisor_reg.data_o[31] divisor_reg.data_o[30] N0
1- 1
-1 1
.names adder.cin_i adder.N0 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[0]
11 1
.names adder.cin_i adder.N0 adder.o[0]
10 1
01 1
.names adder.N1 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[0] adder.o[1]
10 1
01 1
.names adder.N2 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[1] adder.o[2]
10 1
01 1
.names adder.N3 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[2] adder.o[3]
10 1
01 1
.names adder.N4 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[3] adder.o[4]
10 1
01 1
.names adder.N5 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[4] adder.o[5]
10 1
01 1
.names adder.N6 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[5] adder.o[6]
10 1
01 1
.names adder.N7 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[6] adder.o[7]
10 1
01 1
.names adder.N8 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[7] adder.o[8]
10 1
01 1
.names adder.N9 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[8] adder.o[9]
10 1
01 1
.names adder.N10 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[9] adder.o[10]
10 1
01 1
.names adder.N11 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[10] adder.o[11]
10 1
01 1
.names adder.N12 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[11] adder.o[12]
10 1
01 1
.names adder.N13 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[12] adder.o[13]
10 1
01 1
.names adder.N14 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[13] adder.o[14]
10 1
01 1
.names adder.N15 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[14] adder.o[15]
10 1
01 1
.names adder.N16 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15] adder.o[16]
10 1
01 1
.names adder.N17 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[16] adder.o[17]
10 1
01 1
.names adder.N18 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[17] adder.o[18]
10 1
01 1
.names adder.N19 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[18] adder.o[19]
10 1
01 1
.names adder.N20 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[19] adder.o[20]
10 1
01 1
.names adder.N21 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[20] adder.o[21]
10 1
01 1
.names adder.N22 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[21] adder.o[22]
10 1
01 1
.names adder.N23 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[22] adder.o[23]
10 1
01 1
.names adder.N24 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[23] adder.o[24]
10 1
01 1
.names adder.N25 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[24] adder.o[25]
10 1
01 1
.names adder.N26 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[25] adder.o[26]
10 1
01 1
.names adder.N27 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[26] adder.o[27]
10 1
01 1
.names adder.N28 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[27] adder.o[28]
10 1
01 1
.names adder.N29 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[28] adder.o[29]
10 1
01 1
.names adder.N30 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[29] adder.o[30]
10 1
01 1
.names adder.N31 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[30] adder.o[31]
10 1
01 1
.names adder.N32 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[31] adder.o[32]
10 1
01 1
.names adder.a_i[0] adder.b_i[0] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[0]
11 1
.names adder.a_i[1] adder.b_i[1] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[1]
11 1
.names adder.a_i[2] adder.b_i[2] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[2]
11 1
.names adder.a_i[3] adder.b_i[3] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[3]
11 1
.names adder.a_i[4] adder.b_i[4] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[4]
11 1
.names adder.a_i[5] adder.b_i[5] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[5]
11 1
.names adder.a_i[6] adder.b_i[6] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[6]
11 1
.names adder.a_i[7] adder.b_i[7] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[7]
11 1
.names adder.a_i[8] adder.b_i[8] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[8]
11 1
.names adder.a_i[9] adder.b_i[9] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[9]
11 1
.names adder.a_i[10] adder.b_i[10] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[10]
11 1
.names adder.a_i[11] adder.b_i[11] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[11]
11 1
.names adder.a_i[12] adder.b_i[12] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[12]
11 1
.names adder.a_i[13] adder.b_i[13] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[13]
11 1
.names adder.a_i[14] adder.b_i[14] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[14]
11 1
.names adder.a_i[15] adder.b_i[15] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[15]
11 1
.names adder.a_i[16] adder.b_i[16] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[16]
11 1
.names adder.a_i[17] adder.b_i[17] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[17]
11 1
.names adder.a_i[18] adder.b_i[18] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[18]
11 1
.names adder.a_i[19] adder.b_i[19] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[19]
11 1
.names adder.a_i[20] adder.b_i[20] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[20]
11 1
.names adder.a_i[21] adder.b_i[21] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[21]
11 1
.names adder.a_i[22] adder.b_i[22] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[22]
11 1
.names adder.a_i[23] adder.b_i[23] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[23]
11 1
.names adder.a_i[24] adder.b_i[24] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[24]
11 1
.names adder.a_i[25] adder.b_i[25] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[25]
11 1
.names adder.a_i[26] adder.b_i[26] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[26]
11 1
.names adder.a_i[27] adder.b_i[27] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[27]
11 1
.names adder.a_i[28] adder.b_i[28] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[28]
11 1
.names adder.a_i[29] adder.b_i[29] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[29]
11 1
.names adder.a_i[30] adder.b_i[30] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[30]
11 1
.names adder.a_i[31] adder.b_i[31] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[31]
11 1
.names adder.a_i[0] adder.b_i[0] adder.N0
10 1
01 1
.names adder.a_i[1] adder.b_i[1] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[1]
10 1
01 1
.names adder.a_i[2] adder.b_i[2] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[2]
10 1
01 1
.names adder.a_i[3] adder.b_i[3] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[3]
10 1
01 1
.names adder.a_i[4] adder.b_i[4] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[4]
10 1
01 1
.names adder.a_i[5] adder.b_i[5] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[5]
10 1
01 1
.names adder.a_i[6] adder.b_i[6] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[6]
10 1
01 1
.names adder.a_i[7] adder.b_i[7] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[7]
10 1
01 1
.names adder.a_i[8] adder.b_i[8] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[8]
10 1
01 1
.names adder.a_i[9] adder.b_i[9] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[9]
10 1
01 1
.names adder.a_i[10] adder.b_i[10] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[10]
10 1
01 1
.names adder.a_i[11] adder.b_i[11] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[11]
10 1
01 1
.names adder.a_i[12] adder.b_i[12] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[12]
10 1
01 1
.names adder.a_i[13] adder.b_i[13] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[13]
10 1
01 1
.names adder.a_i[14] adder.b_i[14] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[14]
10 1
01 1
.names adder.a_i[15] adder.b_i[15] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[15]
10 1
01 1
.names adder.a_i[16] adder.b_i[16] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[16]
10 1
01 1
.names adder.a_i[17] adder.b_i[17] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[17]
10 1
01 1
.names adder.a_i[18] adder.b_i[18] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[18]
10 1
01 1
.names adder.a_i[19] adder.b_i[19] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[19]
10 1
01 1
.names adder.a_i[20] adder.b_i[20] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[20]
10 1
01 1
.names adder.a_i[21] adder.b_i[21] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[21]
10 1
01 1
.names adder.a_i[22] adder.b_i[22] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[22]
10 1
01 1
.names adder.a_i[23] adder.b_i[23] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[23]
10 1
01 1
.names adder.a_i[24] adder.b_i[24] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[24]
10 1
01 1
.names adder.a_i[25] adder.b_i[25] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[25]
10 1
01 1
.names adder.a_i[26] adder.b_i[26] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[26]
10 1
01 1
.names adder.a_i[27] adder.b_i[27] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[27]
10 1
01 1
.names adder.a_i[28] adder.b_i[28] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[28]
10 1
01 1
.names adder.a_i[29] adder.b_i[29] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[29]
10 1
01 1
.names adder.a_i[30] adder.b_i[30] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[30]
10 1
01 1
.names adder.a_i[31] adder.b_i[31] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[31]
10 1
01 1
.names adder.a_i[32] adder.b_i[32] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[32]
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[1] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[0] adder.N1
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[2] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[1] adder.N2
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[3] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[2] adder.N3
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[4] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[3] adder.N4
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[5] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[4] adder.N5
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[6] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[5] adder.N6
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[7] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[6] adder.N7
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[8] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[7] adder.N8
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[9] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[8] adder.N9
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[10] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[9] adder.N10
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[11] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[10] adder.N11
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[12] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[11] adder.N12
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[13] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[12] adder.N13
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[14] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[13] adder.N14
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[15] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[14] adder.N15
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[16] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15] adder.N16
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[17] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[16] adder.N17
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[18] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[17] adder.N18
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[19] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[18] adder.N19
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[20] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[19] adder.N20
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[21] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[20] adder.N21
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[22] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[21] adder.N22
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[23] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[22] adder.N23
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[24] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[23] adder.N24
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[25] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[24] adder.N25
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[26] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[25] adder.N26
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[27] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[26] adder.N27
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[28] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[27] adder.N28
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[29] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[28] adder.N29
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[30] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[29] adder.N30
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[31] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[30] adder.N31
10 1
01 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[32] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[31] adder.N32
10 1
01 1
.names adder.N1 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[0] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[1]
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3133_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[1] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[3]
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3181_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[3] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[7]
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3205_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[7] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15]
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3217_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[31]
11 1
.names adder.N3 adder.N2 $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3133_Y
11 1
.names adder.N5 adder.N4 $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3136_Y
11 1
.names adder.N7 adder.N6 $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3139_Y
11 1
.names adder.N9 adder.N8 $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3142_Y
11 1
.names adder.N11 adder.N10 $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3145_Y
11 1
.names adder.N13 adder.N12 $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3148_Y
11 1
.names adder.N15 adder.N14 $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3151_Y
11 1
.names adder.N17 adder.N16 $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3154_Y
11 1
.names adder.N19 adder.N18 $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3157_Y
11 1
.names adder.N21 adder.N20 $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3160_Y
11 1
.names adder.N23 adder.N22 $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3163_Y
11 1
.names adder.N25 adder.N24 $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3166_Y
11 1
.names adder.N27 adder.N26 $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3169_Y
11 1
.names adder.N29 adder.N28 $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3172_Y
11 1
.names adder.N31 adder.N30 $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3175_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3139_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3136_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3181_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3145_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3142_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3184_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3151_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3148_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3187_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3157_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3154_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3190_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3163_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3160_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3193_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3169_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3166_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3196_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3175_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3172_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3199_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3187_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3184_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3205_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3193_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3190_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3208_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3199_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3196_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3211_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3211_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3208_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3217_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3208_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[23]
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3184_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[7] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[11]
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3190_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[19]
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3196_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[23] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[27]
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3136_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[3] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[5]
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3142_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[7] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[9]
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3148_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[11] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[13]
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3154_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[17]
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3160_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[19] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[21]
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3166_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[23] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[25]
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3172_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[27] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[29]
11 1
.names adder.N2 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[1] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[2]
11 1
.names adder.N4 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[3] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[4]
11 1
.names adder.N6 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[5] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[6]
11 1
.names adder.N8 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[7] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[8]
11 1
.names adder.N10 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[9] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[10]
11 1
.names adder.N12 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[11] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[12]
11 1
.names adder.N14 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[13] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[14]
11 1
.names adder.N16 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[16]
11 1
.names adder.N18 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[17] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[18]
11 1
.names adder.N20 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[19] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[20]
11 1
.names adder.N22 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[21] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[22]
11 1
.names adder.N24 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[23] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[24]
11 1
.names adder.N26 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[25] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[26]
11 1
.names adder.N28 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[27] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[28]
11 1
.names adder.N30 $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[29] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[30]
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[1] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[0] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3128_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[3] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[2] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3131_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[5] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[4] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3134_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[7] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[6] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3137_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[9] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[8] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3140_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[11] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[10] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3143_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[13] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[12] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3146_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[15] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[14] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3149_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[17] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[16] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3152_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[19] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[18] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3155_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[21] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[20] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3158_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[23] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[22] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3161_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[25] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[24] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3164_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[27] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[26] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3167_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[29] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[28] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3170_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[31] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[30] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3173_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3133_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[1] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3176_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3139_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3135_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3179_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3145_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3141_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3182_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3151_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3147_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3185_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3157_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3153_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3188_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3163_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3159_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3191_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3169_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3165_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3194_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3175_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3171_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3197_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3181_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[3] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3200_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3187_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3183_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3203_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3193_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3189_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3206_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3199_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3195_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3209_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3205_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[7] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3212_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3211_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3207_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3215_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3217_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3218_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[3] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[2] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3133_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[5] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[4] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3136_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[7] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[6] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3139_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[9] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[8] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3142_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[11] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[10] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3145_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[13] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[12] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3148_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[15] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[14] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3151_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[17] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[16] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3154_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[19] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[18] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3157_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[21] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[20] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3160_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[23] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[22] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3163_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[25] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[24] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3166_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[27] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[26] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3169_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[29] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[28] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3172_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[31] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[30] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3175_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3139_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3136_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3181_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3145_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3142_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3184_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3151_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3148_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3187_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3157_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3154_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3190_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3163_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3160_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3193_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3169_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3166_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3196_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3175_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3172_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3199_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3187_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3184_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3205_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3193_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3190_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3208_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3199_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3196_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3211_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3211_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3208_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3217_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3208_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3221_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3184_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[7] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3224_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3190_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3227_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3196_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[23] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3230_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3136_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[3] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3233_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3142_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[7] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3236_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3148_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[11] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3239_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3154_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3242_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3160_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[19] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3245_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3166_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[23] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3248_Y
11 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3172_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[27] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3251_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[2] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[1] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3254_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[4] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[3] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3257_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[6] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[5] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3260_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[8] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[7] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3263_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[10] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[9] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3266_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[12] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[11] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3269_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[14] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[13] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3272_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[16] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3275_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[18] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[17] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3278_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[20] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[19] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3281_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[22] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[21] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3284_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[24] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[23] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3287_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[26] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[25] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3290_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[28] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[27] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3293_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[30] $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[29] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3296_Y
11 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[1] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3128_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[1]
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[3] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3131_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3132_Y
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[5] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3134_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3135_Y
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[7] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3137_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3138_Y
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[9] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3140_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3141_Y
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[11] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3143_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3144_Y
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[13] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3146_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3147_Y
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[15] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3149_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3150_Y
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[17] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3152_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3153_Y
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[19] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3155_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3156_Y
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[21] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3158_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3159_Y
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[23] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3161_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3162_Y
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[25] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3164_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3165_Y
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[27] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3167_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3168_Y
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[29] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3170_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3171_Y
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[31] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3173_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3174_Y
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3132_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3176_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[3]
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3138_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3179_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3180_Y
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3144_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3182_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3183_Y
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3150_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3185_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3186_Y
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3156_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3188_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3189_Y
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3162_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3191_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3192_Y
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3168_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3194_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3195_Y
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3174_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3197_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3198_Y
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3180_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3200_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[7]
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3186_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3203_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3204_Y
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3192_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3206_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3207_Y
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3198_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3209_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3210_Y
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3204_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3212_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15]
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3210_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3215_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3216_Y
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3216_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3218_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[31]
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3207_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3221_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[23]
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3183_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3224_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[11]
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3189_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3227_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[19]
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3195_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3230_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[27]
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3135_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3233_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[5]
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3141_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3236_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[9]
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3147_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3239_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[13]
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3153_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3242_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[17]
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3159_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3245_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[21]
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3165_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3248_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[25]
1- 1
-1 1
.names $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3171_Y $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3251_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[29]
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[2] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3254_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[2]
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[4] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3257_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[4]
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[6] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3260_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[6]
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[8] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3263_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[8]
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[10] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3266_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[10]
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[12] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3269_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[12]
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[14] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3272_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[14]
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[16] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3275_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[16]
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[18] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3278_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[18]
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[20] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3281_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[20]
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[22] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3284_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[22]
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[24] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3287_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[24]
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[26] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3290_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[26]
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[28] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3293_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[28]
1- 1
-1 1
.names $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[30] $flatten\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3296_Y $flatten\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[30]
1- 1
-1 1
.subckt $_SDFF_PP0_ C=clk_i D=$flatten\control.$ternary$verilog/bsg_idiv.v:988$631_Y[3] Q=control.state[3] R=$flatten\control.$auto$opt_dff.cc:253:combine_resets$1457
.subckt $_SDFF_PP0_ C=clk_i D=$flatten\control.$ternary$verilog/bsg_idiv.v:984$635_Y[2] Q=control.state[2] R=$flatten\control.$auto$opt_dff.cc:253:combine_resets$1464
.subckt $_SDFF_PP0_ C=clk_i D=$flatten\control.$ternary$verilog/bsg_idiv.v:982$637_Y[1] Q=control.state[1] R=$flatten\control.$auto$opt_dff.cc:253:combine_resets$1467
.subckt $_SDFF_PP0_ C=clk_i D=control.next_state[0] Q=control.state[0] R=reset_i
.subckt $_SDFF_PP0_ C=clk_i D=$flatten\control.$ternary$verilog/bsg_idiv.v:996$623_Y[4] Q=control.state[4] R=$flatten\control.$auto$opt_dff.cc:253:combine_resets$1442
.subckt $_SDFF_PP0_ C=clk_i D=$flatten\control.$ternary$verilog/bsg_idiv.v:1012$607_Y[5] Q=control.state[5] R=$flatten\control.$auto$opt_dff.cc:253:combine_resets$1411
.latch adder.o[32] control.add_neg_last re clk_i 2
.subckt $_DFFE_PP_ C=clk_i D=control.N299 E=control.neg_ld Q=control.r_neg
.subckt $_DFFE_PP_ C=clk_i D=control.N42 E=control.neg_ld Q=control.q_neg
.names reset_i control.N0 $flatten\control.$auto$opt_dff.cc:253:combine_resets$1467
1- 1
-1 1
.names control.N1 control.N2 $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1915[1]
1- 1
-1 1
.names control.N3 control.N4 $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1915[2]
1- 1
-1 1
.names control.N5 control.N6 $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1915[3]
1- 1
-1 1
.names control.N7 control.N8 $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1915[4]
1- 1
-1 1
.names control.N105 control.N10 $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1915[5]
1- 1
-1 1
.names control.N11 control.N12 $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1915[6]
1- 1
-1 1
.names control.N129 control.N135 $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1915[7]
1- 1
-1 1
.names control.N141 control.N147 $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1990[8]
1- 1
-1 1
.names control.N153 control.N159 $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1990[9]
1- 1
-1 1
.names control.N165 control.N171 $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1990[10]
1- 1
-1 1
.names control.N177 control.N183 $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1990[11]
1- 1
-1 1
.names control.N189 control.N195 $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1990[12]
1- 1
-1 1
.names control.N201 control.N207 $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1990[13]
1- 1
-1 1
.names control.N213 control.N219 $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1990[14]
1- 1
-1 1
.names control.N225 control.N231 $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1990[15]
1- 1
-1 1
.names $flatten\control.$auto$opt_dff.cc:253:combine_resets$1467 $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1915[1] $flatten\control.$auto$opt_dff.cc:253:combine_resets$1464
1- 1
-1 1
.names $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1915[2] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1915[3] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1924[1]
1- 1
-1 1
.names $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1915[4] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1915[5] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1924[2]
1- 1
-1 1
.names $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1915[6] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1915[7] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1924[3]
1- 1
-1 1
.names $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1990[8] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1990[9] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$2007[4]
1- 1
-1 1
.names $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1990[10] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1990[11] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$2007[5]
1- 1
-1 1
.names $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1990[12] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1990[13] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$2007[6]
1- 1
-1 1
.names $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1990[14] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1990[15] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$2007[7]
1- 1
-1 1
.names $flatten\control.$auto$opt_dff.cc:253:combine_resets$1464 $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1924[1] $flatten\control.$auto$opt_dff.cc:253:combine_resets$1457
1- 1
-1 1
.names $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1924[2] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1924[3] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1929[1]
1- 1
-1 1
.names $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$2007[4] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$2007[5] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$2016[2]
1- 1
-1 1
.names $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$2007[6] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$2007[7] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$2016[3]
1- 1
-1 1
.names $flatten\control.$auto$opt_dff.cc:253:combine_resets$1457 $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$1929[1] $flatten\control.$auto$opt_dff.cc:253:combine_resets$1442
1- 1
-1 1
.names $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$2016[2] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$2016[3] $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$2021[1]
1- 1
-1 1
.names $flatten\control.$auto$opt_dff.cc:253:combine_resets$1442 $flatten\control.$auto$simplemap.cc:128:simplemap_reduce$2021[1] $flatten\control.$auto$opt_dff.cc:253:combine_resets$1411
1- 1
-1 1
.names control.N300 $false control.N296 $flatten\control.$ternary$verilog/bsg_idiv.v:1022$597_Y[0]
1-0 1
-11 1
.names control.N300 $flatten\control.$ternary$verilog/bsg_idiv.v:1022$597_Y[0] control.N290 $flatten\control.$ternary$verilog/bsg_idiv.v:1021$598_Y[0]
1-0 1
-11 1
.names control.zero_divisor_i $flatten\control.$ternary$verilog/bsg_idiv.v:1021$598_Y[0] control.N284 $flatten\control.$ternary$verilog/bsg_idiv.v:1020$599_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1021$598_Y[0] control.N284 $flatten\control.$ternary$verilog/bsg_idiv.v:1020$599_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1020$599_Y[0] control.N278 $flatten\control.$ternary$verilog/bsg_idiv.v:1019$600_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1020$599_Y[3] control.N278 $flatten\control.$ternary$verilog/bsg_idiv.v:1019$600_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1020$599_Y[3] control.N278 $flatten\control.$ternary$verilog/bsg_idiv.v:1019$600_Y[5]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1019$600_Y[0] control.N272 $flatten\control.$ternary$verilog/bsg_idiv.v:1018$601_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1019$600_Y[3] control.N272 $flatten\control.$ternary$verilog/bsg_idiv.v:1018$601_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1019$600_Y[5] control.N272 $flatten\control.$ternary$verilog/bsg_idiv.v:1018$601_Y[5]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1018$601_Y[0] control.N266 $flatten\control.$ternary$verilog/bsg_idiv.v:1017$602_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1018$601_Y[1] control.N266 $flatten\control.$ternary$verilog/bsg_idiv.v:1017$602_Y[2]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1018$601_Y[3] control.N266 $flatten\control.$ternary$verilog/bsg_idiv.v:1017$602_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1018$601_Y[5] control.N266 $flatten\control.$ternary$verilog/bsg_idiv.v:1017$602_Y[5]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1017$602_Y[0] control.N260 $flatten\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1017$602_Y[1] control.N260 $flatten\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1017$602_Y[2] control.N260 $flatten\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[2]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1017$602_Y[3] control.N260 $flatten\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1017$602_Y[5] control.N260 $flatten\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[5]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[0] control.N254 $flatten\control.$ternary$verilog/bsg_idiv.v:1015$604_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[1] control.N254 $flatten\control.$ternary$verilog/bsg_idiv.v:1015$604_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[2] control.N254 $flatten\control.$ternary$verilog/bsg_idiv.v:1015$604_Y[2]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[3] control.N254 $flatten\control.$ternary$verilog/bsg_idiv.v:1015$604_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[5] control.N254 $flatten\control.$ternary$verilog/bsg_idiv.v:1015$604_Y[5]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1015$604_Y[0] control.N248 $flatten\control.$ternary$verilog/bsg_idiv.v:1014$605_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1015$604_Y[1] control.N248 $flatten\control.$ternary$verilog/bsg_idiv.v:1014$605_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1015$604_Y[2] control.N248 $flatten\control.$ternary$verilog/bsg_idiv.v:1014$605_Y[2]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1015$604_Y[3] control.N248 $flatten\control.$ternary$verilog/bsg_idiv.v:1014$605_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1015$604_Y[5] control.N248 $flatten\control.$ternary$verilog/bsg_idiv.v:1014$605_Y[5]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1014$605_Y[0] control.N242 $flatten\control.$ternary$verilog/bsg_idiv.v:1013$606_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1014$605_Y[1] control.N242 $flatten\control.$ternary$verilog/bsg_idiv.v:1013$606_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1014$605_Y[2] control.N242 $flatten\control.$ternary$verilog/bsg_idiv.v:1013$606_Y[2]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1014$605_Y[3] control.N242 $flatten\control.$ternary$verilog/bsg_idiv.v:1013$606_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1014$605_Y[5] control.N242 $flatten\control.$ternary$verilog/bsg_idiv.v:1013$606_Y[5]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1013$606_Y[0] control.N236 $flatten\control.$ternary$verilog/bsg_idiv.v:1012$607_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1013$606_Y[1] control.N236 $flatten\control.$ternary$verilog/bsg_idiv.v:1012$607_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1013$606_Y[2] control.N236 $flatten\control.$ternary$verilog/bsg_idiv.v:1012$607_Y[2]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1013$606_Y[3] control.N236 $flatten\control.$ternary$verilog/bsg_idiv.v:1012$607_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1013$606_Y[5] control.N236 $flatten\control.$ternary$verilog/bsg_idiv.v:1012$607_Y[5]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1012$607_Y[0] control.N230 $flatten\control.$ternary$verilog/bsg_idiv.v:1011$608_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1012$607_Y[1] control.N230 $flatten\control.$ternary$verilog/bsg_idiv.v:1011$608_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1012$607_Y[2] control.N230 $flatten\control.$ternary$verilog/bsg_idiv.v:1011$608_Y[2]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1012$607_Y[3] control.N230 $flatten\control.$ternary$verilog/bsg_idiv.v:1011$608_Y[3]
1-0 1
-11 1
.names control.N230 control.N231
0 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1011$608_Y[0] control.N224 $flatten\control.$ternary$verilog/bsg_idiv.v:1010$609_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1011$608_Y[1] control.N224 $flatten\control.$ternary$verilog/bsg_idiv.v:1010$609_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1011$608_Y[2] control.N224 $flatten\control.$ternary$verilog/bsg_idiv.v:1010$609_Y[2]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1011$608_Y[3] control.N224 $flatten\control.$ternary$verilog/bsg_idiv.v:1010$609_Y[3]
1-0 1
-11 1
.names $true control.N231 control.N224 $flatten\control.$ternary$verilog/bsg_idiv.v:1010$609_Y[4]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1010$609_Y[0] control.N218 $flatten\control.$ternary$verilog/bsg_idiv.v:1009$610_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1010$609_Y[1] control.N218 $flatten\control.$ternary$verilog/bsg_idiv.v:1009$610_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1010$609_Y[2] control.N218 $flatten\control.$ternary$verilog/bsg_idiv.v:1009$610_Y[2]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1010$609_Y[3] control.N218 $flatten\control.$ternary$verilog/bsg_idiv.v:1009$610_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1010$609_Y[4] control.N218 $flatten\control.$ternary$verilog/bsg_idiv.v:1009$610_Y[4]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1009$610_Y[0] control.N212 $flatten\control.$ternary$verilog/bsg_idiv.v:1008$611_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1009$610_Y[1] control.N212 $flatten\control.$ternary$verilog/bsg_idiv.v:1008$611_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1009$610_Y[2] control.N212 $flatten\control.$ternary$verilog/bsg_idiv.v:1008$611_Y[2]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1009$610_Y[3] control.N212 $flatten\control.$ternary$verilog/bsg_idiv.v:1008$611_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1009$610_Y[4] control.N212 $flatten\control.$ternary$verilog/bsg_idiv.v:1008$611_Y[4]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1008$611_Y[0] control.N206 $flatten\control.$ternary$verilog/bsg_idiv.v:1007$612_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1008$611_Y[1] control.N206 $flatten\control.$ternary$verilog/bsg_idiv.v:1007$612_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1008$611_Y[2] control.N206 $flatten\control.$ternary$verilog/bsg_idiv.v:1007$612_Y[2]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1008$611_Y[3] control.N206 $flatten\control.$ternary$verilog/bsg_idiv.v:1007$612_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1008$611_Y[4] control.N206 $flatten\control.$ternary$verilog/bsg_idiv.v:1007$612_Y[4]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1007$612_Y[0] control.N200 $flatten\control.$ternary$verilog/bsg_idiv.v:1006$613_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1007$612_Y[1] control.N200 $flatten\control.$ternary$verilog/bsg_idiv.v:1006$613_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1007$612_Y[2] control.N200 $flatten\control.$ternary$verilog/bsg_idiv.v:1006$613_Y[2]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1007$612_Y[3] control.N200 $flatten\control.$ternary$verilog/bsg_idiv.v:1006$613_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1007$612_Y[4] control.N200 $flatten\control.$ternary$verilog/bsg_idiv.v:1006$613_Y[4]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1006$613_Y[0] control.N194 $flatten\control.$ternary$verilog/bsg_idiv.v:1005$614_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1006$613_Y[1] control.N194 $flatten\control.$ternary$verilog/bsg_idiv.v:1005$614_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1006$613_Y[2] control.N194 $flatten\control.$ternary$verilog/bsg_idiv.v:1005$614_Y[2]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1006$613_Y[3] control.N194 $flatten\control.$ternary$verilog/bsg_idiv.v:1005$614_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1006$613_Y[4] control.N194 $flatten\control.$ternary$verilog/bsg_idiv.v:1005$614_Y[4]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1005$614_Y[0] control.N188 $flatten\control.$ternary$verilog/bsg_idiv.v:1004$615_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1005$614_Y[1] control.N188 $flatten\control.$ternary$verilog/bsg_idiv.v:1004$615_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1005$614_Y[2] control.N188 $flatten\control.$ternary$verilog/bsg_idiv.v:1004$615_Y[2]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1005$614_Y[3] control.N188 $flatten\control.$ternary$verilog/bsg_idiv.v:1004$615_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1005$614_Y[4] control.N188 $flatten\control.$ternary$verilog/bsg_idiv.v:1004$615_Y[4]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1004$615_Y[0] control.N182 $flatten\control.$ternary$verilog/bsg_idiv.v:1003$616_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1004$615_Y[1] control.N182 $flatten\control.$ternary$verilog/bsg_idiv.v:1003$616_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1004$615_Y[2] control.N182 $flatten\control.$ternary$verilog/bsg_idiv.v:1003$616_Y[2]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1004$615_Y[3] control.N182 $flatten\control.$ternary$verilog/bsg_idiv.v:1003$616_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1004$615_Y[4] control.N182 $flatten\control.$ternary$verilog/bsg_idiv.v:1003$616_Y[4]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1003$616_Y[0] control.N176 $flatten\control.$ternary$verilog/bsg_idiv.v:1002$617_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1003$616_Y[1] control.N176 $flatten\control.$ternary$verilog/bsg_idiv.v:1002$617_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1003$616_Y[2] control.N176 $flatten\control.$ternary$verilog/bsg_idiv.v:1002$617_Y[2]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1003$616_Y[3] control.N176 $flatten\control.$ternary$verilog/bsg_idiv.v:1002$617_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1003$616_Y[4] control.N176 $flatten\control.$ternary$verilog/bsg_idiv.v:1002$617_Y[4]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1002$617_Y[0] control.N170 $flatten\control.$ternary$verilog/bsg_idiv.v:1001$618_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1002$617_Y[1] control.N170 $flatten\control.$ternary$verilog/bsg_idiv.v:1001$618_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1002$617_Y[2] control.N170 $flatten\control.$ternary$verilog/bsg_idiv.v:1001$618_Y[2]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1002$617_Y[3] control.N170 $flatten\control.$ternary$verilog/bsg_idiv.v:1001$618_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1002$617_Y[4] control.N170 $flatten\control.$ternary$verilog/bsg_idiv.v:1001$618_Y[4]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1001$618_Y[0] control.N164 $flatten\control.$ternary$verilog/bsg_idiv.v:1000$619_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1001$618_Y[1] control.N164 $flatten\control.$ternary$verilog/bsg_idiv.v:1000$619_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1001$618_Y[2] control.N164 $flatten\control.$ternary$verilog/bsg_idiv.v:1000$619_Y[2]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1001$618_Y[3] control.N164 $flatten\control.$ternary$verilog/bsg_idiv.v:1000$619_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1001$618_Y[4] control.N164 $flatten\control.$ternary$verilog/bsg_idiv.v:1000$619_Y[4]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1000$619_Y[0] control.N158 $flatten\control.$ternary$verilog/bsg_idiv.v:999$620_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1000$619_Y[1] control.N158 $flatten\control.$ternary$verilog/bsg_idiv.v:999$620_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1000$619_Y[2] control.N158 $flatten\control.$ternary$verilog/bsg_idiv.v:999$620_Y[2]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1000$619_Y[3] control.N158 $flatten\control.$ternary$verilog/bsg_idiv.v:999$620_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1000$619_Y[4] control.N158 $flatten\control.$ternary$verilog/bsg_idiv.v:999$620_Y[4]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:999$620_Y[0] control.N152 $flatten\control.$ternary$verilog/bsg_idiv.v:998$621_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:999$620_Y[1] control.N152 $flatten\control.$ternary$verilog/bsg_idiv.v:998$621_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:999$620_Y[2] control.N152 $flatten\control.$ternary$verilog/bsg_idiv.v:998$621_Y[2]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:999$620_Y[3] control.N152 $flatten\control.$ternary$verilog/bsg_idiv.v:998$621_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:999$620_Y[4] control.N152 $flatten\control.$ternary$verilog/bsg_idiv.v:998$621_Y[4]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:998$621_Y[0] control.N146 $flatten\control.$ternary$verilog/bsg_idiv.v:997$622_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:998$621_Y[1] control.N146 $flatten\control.$ternary$verilog/bsg_idiv.v:997$622_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:998$621_Y[2] control.N146 $flatten\control.$ternary$verilog/bsg_idiv.v:997$622_Y[2]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:998$621_Y[3] control.N146 $flatten\control.$ternary$verilog/bsg_idiv.v:997$622_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:998$621_Y[4] control.N146 $flatten\control.$ternary$verilog/bsg_idiv.v:997$622_Y[4]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:997$622_Y[0] control.N140 $flatten\control.$ternary$verilog/bsg_idiv.v:996$623_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:997$622_Y[1] control.N140 $flatten\control.$ternary$verilog/bsg_idiv.v:996$623_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:997$622_Y[2] control.N140 $flatten\control.$ternary$verilog/bsg_idiv.v:996$623_Y[2]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:997$622_Y[3] control.N140 $flatten\control.$ternary$verilog/bsg_idiv.v:996$623_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:997$622_Y[4] control.N140 $flatten\control.$ternary$verilog/bsg_idiv.v:996$623_Y[4]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:996$623_Y[0] control.N134 $flatten\control.$ternary$verilog/bsg_idiv.v:995$624_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:996$623_Y[1] control.N134 $flatten\control.$ternary$verilog/bsg_idiv.v:995$624_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:996$623_Y[2] control.N134 $flatten\control.$ternary$verilog/bsg_idiv.v:995$624_Y[2]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:996$623_Y[3] control.N134 $flatten\control.$ternary$verilog/bsg_idiv.v:995$624_Y[3]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:995$624_Y[0] control.N128 $flatten\control.$ternary$verilog/bsg_idiv.v:994$625_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:995$624_Y[1] control.N128 $flatten\control.$ternary$verilog/bsg_idiv.v:994$625_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:995$624_Y[2] control.N128 $flatten\control.$ternary$verilog/bsg_idiv.v:994$625_Y[2]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:995$624_Y[3] control.N128 $flatten\control.$ternary$verilog/bsg_idiv.v:994$625_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:994$625_Y[0] control.N122 $flatten\control.$ternary$verilog/bsg_idiv.v:993$626_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:994$625_Y[1] control.N122 $flatten\control.$ternary$verilog/bsg_idiv.v:993$626_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:994$625_Y[2] control.N122 $flatten\control.$ternary$verilog/bsg_idiv.v:993$626_Y[2]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:994$625_Y[3] control.N122 $flatten\control.$ternary$verilog/bsg_idiv.v:993$626_Y[3]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:993$626_Y[0] control.N116 $flatten\control.$ternary$verilog/bsg_idiv.v:992$627_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:993$626_Y[1] control.N116 $flatten\control.$ternary$verilog/bsg_idiv.v:992$627_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:993$626_Y[2] control.N116 $flatten\control.$ternary$verilog/bsg_idiv.v:992$627_Y[2]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:993$626_Y[3] control.N116 $flatten\control.$ternary$verilog/bsg_idiv.v:992$627_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:992$627_Y[0] control.N110 $flatten\control.$ternary$verilog/bsg_idiv.v:991$628_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:992$627_Y[1] control.N110 $flatten\control.$ternary$verilog/bsg_idiv.v:991$628_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:992$627_Y[2] control.N110 $flatten\control.$ternary$verilog/bsg_idiv.v:991$628_Y[2]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:992$627_Y[3] control.N110 $flatten\control.$ternary$verilog/bsg_idiv.v:991$628_Y[3]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:991$628_Y[0] control.N104 $flatten\control.$ternary$verilog/bsg_idiv.v:990$629_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:991$628_Y[1] control.N104 $flatten\control.$ternary$verilog/bsg_idiv.v:990$629_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:991$628_Y[2] control.N104 $flatten\control.$ternary$verilog/bsg_idiv.v:990$629_Y[2]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:991$628_Y[3] control.N104 $flatten\control.$ternary$verilog/bsg_idiv.v:990$629_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:990$629_Y[0] control.N98 $flatten\control.$ternary$verilog/bsg_idiv.v:989$630_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:990$629_Y[1] control.N98 $flatten\control.$ternary$verilog/bsg_idiv.v:989$630_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:990$629_Y[2] control.N98 $flatten\control.$ternary$verilog/bsg_idiv.v:989$630_Y[2]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:990$629_Y[3] control.N98 $flatten\control.$ternary$verilog/bsg_idiv.v:989$630_Y[3]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:989$630_Y[0] control.N92 $flatten\control.$ternary$verilog/bsg_idiv.v:988$631_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:989$630_Y[1] control.N92 $flatten\control.$ternary$verilog/bsg_idiv.v:988$631_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:989$630_Y[2] control.N92 $flatten\control.$ternary$verilog/bsg_idiv.v:988$631_Y[2]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:989$630_Y[3] control.N92 $flatten\control.$ternary$verilog/bsg_idiv.v:988$631_Y[3]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:988$631_Y[0] control.N86 $flatten\control.$ternary$verilog/bsg_idiv.v:987$632_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:988$631_Y[1] control.N86 $flatten\control.$ternary$verilog/bsg_idiv.v:987$632_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:988$631_Y[2] control.N86 $flatten\control.$ternary$verilog/bsg_idiv.v:987$632_Y[2]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:987$632_Y[0] control.N80 $flatten\control.$ternary$verilog/bsg_idiv.v:986$633_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:987$632_Y[1] control.N80 $flatten\control.$ternary$verilog/bsg_idiv.v:986$633_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:987$632_Y[2] control.N80 $flatten\control.$ternary$verilog/bsg_idiv.v:986$633_Y[2]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:986$633_Y[0] control.N74 $flatten\control.$ternary$verilog/bsg_idiv.v:985$634_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:986$633_Y[1] control.N74 $flatten\control.$ternary$verilog/bsg_idiv.v:985$634_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:986$633_Y[2] control.N74 $flatten\control.$ternary$verilog/bsg_idiv.v:985$634_Y[2]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:985$634_Y[0] control.N68 $flatten\control.$ternary$verilog/bsg_idiv.v:984$635_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:985$634_Y[1] control.N68 $flatten\control.$ternary$verilog/bsg_idiv.v:984$635_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:985$634_Y[2] control.N68 $flatten\control.$ternary$verilog/bsg_idiv.v:984$635_Y[2]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:984$635_Y[0] control.N62 $flatten\control.$ternary$verilog/bsg_idiv.v:983$636_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:984$635_Y[1] control.N62 $flatten\control.$ternary$verilog/bsg_idiv.v:983$636_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:983$636_Y[0] control.N56 $flatten\control.$ternary$verilog/bsg_idiv.v:982$637_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:983$636_Y[1] control.N56 $flatten\control.$ternary$verilog/bsg_idiv.v:982$637_Y[1]
1-0 1
-11 1
.names $flatten\control.$ternary$verilog/bsg_idiv.v:982$637_Y[0] v_i control.N0 control.next_state[0]
1-0 1
-11 1
.names $false control.N285 control.N278 $flatten\control.$ternary$verilog/bsg_idiv.v:1147$686_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1147$686_Y control.N272 $flatten\control.$ternary$verilog/bsg_idiv.v:1146$687_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1146$687_Y control.N266 $flatten\control.$ternary$verilog/bsg_idiv.v:1145$688_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1145$688_Y control.N260 $flatten\control.$ternary$verilog/bsg_idiv.v:1144$689_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1144$689_Y control.N254 $flatten\control.$ternary$verilog/bsg_idiv.v:1143$690_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1143$690_Y control.N248 $flatten\control.$ternary$verilog/bsg_idiv.v:1142$691_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1142$691_Y control.N242 $flatten\control.$ternary$verilog/bsg_idiv.v:1141$692_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1141$692_Y control.N236 $flatten\control.$ternary$verilog/bsg_idiv.v:1140$693_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1140$693_Y control.N230 $flatten\control.$ternary$verilog/bsg_idiv.v:1139$694_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1139$694_Y control.N224 $flatten\control.$ternary$verilog/bsg_idiv.v:1138$695_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1138$695_Y control.N218 $flatten\control.$ternary$verilog/bsg_idiv.v:1137$696_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1137$696_Y control.N212 $flatten\control.$ternary$verilog/bsg_idiv.v:1136$697_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1136$697_Y control.N206 $flatten\control.$ternary$verilog/bsg_idiv.v:1135$698_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1135$698_Y control.N200 $flatten\control.$ternary$verilog/bsg_idiv.v:1134$699_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1134$699_Y control.N194 $flatten\control.$ternary$verilog/bsg_idiv.v:1133$700_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1133$700_Y control.N188 $flatten\control.$ternary$verilog/bsg_idiv.v:1132$701_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1132$701_Y control.N182 $flatten\control.$ternary$verilog/bsg_idiv.v:1131$702_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1131$702_Y control.N176 $flatten\control.$ternary$verilog/bsg_idiv.v:1130$703_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1130$703_Y control.N170 $flatten\control.$ternary$verilog/bsg_idiv.v:1129$704_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1129$704_Y control.N164 $flatten\control.$ternary$verilog/bsg_idiv.v:1128$705_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1128$705_Y control.N158 $flatten\control.$ternary$verilog/bsg_idiv.v:1127$706_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1127$706_Y control.N152 $flatten\control.$ternary$verilog/bsg_idiv.v:1126$707_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1126$707_Y control.N146 $flatten\control.$ternary$verilog/bsg_idiv.v:1125$708_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1125$708_Y control.N140 $flatten\control.$ternary$verilog/bsg_idiv.v:1124$709_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1124$709_Y control.N134 $flatten\control.$ternary$verilog/bsg_idiv.v:1123$710_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1123$710_Y control.N128 $flatten\control.$ternary$verilog/bsg_idiv.v:1122$711_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1122$711_Y control.N122 $flatten\control.$ternary$verilog/bsg_idiv.v:1121$712_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1121$712_Y control.N116 $flatten\control.$ternary$verilog/bsg_idiv.v:1120$713_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1120$713_Y control.N110 $flatten\control.$ternary$verilog/bsg_idiv.v:1119$714_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1119$714_Y control.N104 $flatten\control.$ternary$verilog/bsg_idiv.v:1118$715_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1118$715_Y control.N98 $flatten\control.$ternary$verilog/bsg_idiv.v:1117$716_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1117$716_Y control.N92 $flatten\control.$ternary$verilog/bsg_idiv.v:1116$717_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1116$717_Y control.N86 $flatten\control.$ternary$verilog/bsg_idiv.v:1115$718_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1115$718_Y control.N80 $flatten\control.$ternary$verilog/bsg_idiv.v:1114$719_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1114$719_Y control.N74 $flatten\control.$ternary$verilog/bsg_idiv.v:1113$720_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1113$720_Y control.N68 $flatten\control.$ternary$verilog/bsg_idiv.v:1112$721_Y
1-0 1
-11 1
.names control.N298 $flatten\control.$ternary$verilog/bsg_idiv.v:1112$721_Y control.N62 $flatten\control.$ternary$verilog/bsg_idiv.v:1111$722_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1111$722_Y control.N56 $flatten\control.$ternary$verilog/bsg_idiv.v:1110$723_Y
1-0 1
-11 1
.names $flatten\control.$ternary$verilog/bsg_idiv.v:1110$723_Y $false control.N0 control.opA_ld_o
1-0 1
-11 1
.names control.q_neg $flatten\control.$ternary$verilog/bsg_idiv.v:1193$726_Y control.N290 $flatten\control.$ternary$verilog/bsg_idiv.v:1192$727_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1192$727_Y control.N284 $flatten\control.$ternary$verilog/bsg_idiv.v:1191$728_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1191$728_Y control.N278 $flatten\control.$ternary$verilog/bsg_idiv.v:1190$729_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1190$729_Y control.N272 $flatten\control.$ternary$verilog/bsg_idiv.v:1189$730_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1189$730_Y control.N266 $flatten\control.$ternary$verilog/bsg_idiv.v:1188$731_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1188$731_Y control.N260 $flatten\control.$ternary$verilog/bsg_idiv.v:1187$732_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1187$732_Y control.N254 $flatten\control.$ternary$verilog/bsg_idiv.v:1186$733_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1186$733_Y control.N248 $flatten\control.$ternary$verilog/bsg_idiv.v:1185$734_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1185$734_Y control.N242 $flatten\control.$ternary$verilog/bsg_idiv.v:1184$735_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1184$735_Y control.N236 $flatten\control.$ternary$verilog/bsg_idiv.v:1183$736_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1183$736_Y control.N230 $flatten\control.$ternary$verilog/bsg_idiv.v:1182$737_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1182$737_Y control.N224 $flatten\control.$ternary$verilog/bsg_idiv.v:1181$738_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1181$738_Y control.N218 $flatten\control.$ternary$verilog/bsg_idiv.v:1180$739_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1180$739_Y control.N212 $flatten\control.$ternary$verilog/bsg_idiv.v:1179$740_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1179$740_Y control.N206 $flatten\control.$ternary$verilog/bsg_idiv.v:1178$741_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1178$741_Y control.N200 $flatten\control.$ternary$verilog/bsg_idiv.v:1177$742_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1177$742_Y control.N194 $flatten\control.$ternary$verilog/bsg_idiv.v:1176$743_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1176$743_Y control.N188 $flatten\control.$ternary$verilog/bsg_idiv.v:1175$744_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1175$744_Y control.N182 $flatten\control.$ternary$verilog/bsg_idiv.v:1174$745_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1174$745_Y control.N176 $flatten\control.$ternary$verilog/bsg_idiv.v:1173$746_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1173$746_Y control.N170 $flatten\control.$ternary$verilog/bsg_idiv.v:1172$747_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1172$747_Y control.N164 $flatten\control.$ternary$verilog/bsg_idiv.v:1171$748_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1171$748_Y control.N158 $flatten\control.$ternary$verilog/bsg_idiv.v:1170$749_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1170$749_Y control.N152 $flatten\control.$ternary$verilog/bsg_idiv.v:1169$750_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1169$750_Y control.N146 $flatten\control.$ternary$verilog/bsg_idiv.v:1168$751_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1168$751_Y control.N140 $flatten\control.$ternary$verilog/bsg_idiv.v:1167$752_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1167$752_Y control.N134 $flatten\control.$ternary$verilog/bsg_idiv.v:1166$753_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1166$753_Y control.N128 $flatten\control.$ternary$verilog/bsg_idiv.v:1165$754_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1165$754_Y control.N122 $flatten\control.$ternary$verilog/bsg_idiv.v:1164$755_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1164$755_Y control.N116 $flatten\control.$ternary$verilog/bsg_idiv.v:1163$756_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1163$756_Y control.N110 $flatten\control.$ternary$verilog/bsg_idiv.v:1162$757_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1162$757_Y control.N104 $flatten\control.$ternary$verilog/bsg_idiv.v:1161$758_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1161$758_Y control.N98 $flatten\control.$ternary$verilog/bsg_idiv.v:1160$759_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1160$759_Y control.N92 $flatten\control.$ternary$verilog/bsg_idiv.v:1159$760_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1159$760_Y control.N86 $flatten\control.$ternary$verilog/bsg_idiv.v:1158$761_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1158$761_Y control.N80 $flatten\control.$ternary$verilog/bsg_idiv.v:1157$762_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1157$762_Y control.N74 $flatten\control.$ternary$verilog/bsg_idiv.v:1156$763_Y
1-0 1
-11 1
.names control.N299 $flatten\control.$ternary$verilog/bsg_idiv.v:1156$763_Y control.N68 $flatten\control.$ternary$verilog/bsg_idiv.v:1155$764_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1155$764_Y control.N62 $flatten\control.$ternary$verilog/bsg_idiv.v:1154$765_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1154$765_Y control.N56 $flatten\control.$ternary$verilog/bsg_idiv.v:1153$766_Y
1-0 1
-11 1
.names $flatten\control.$ternary$verilog/bsg_idiv.v:1153$766_Y $true control.N0 control.opC_ld_o
1-0 1
-11 1
.names control.N1 $false control.N0 control.opA_sel_o
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1279$813_Y[0] control.N290 $flatten\control.$ternary$verilog/bsg_idiv.v:1278$814_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1278$814_Y[0] control.N284 $flatten\control.$ternary$verilog/bsg_idiv.v:1277$815_Y[0]
1-0 1
-11 1
.names $false control.N291 control.N284 $flatten\control.$ternary$verilog/bsg_idiv.v:1277$815_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1277$815_Y[0] control.N278 $flatten\control.$ternary$verilog/bsg_idiv.v:1276$816_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1277$815_Y[1] control.N278 $flatten\control.$ternary$verilog/bsg_idiv.v:1276$816_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1276$816_Y[0] control.N272 $flatten\control.$ternary$verilog/bsg_idiv.v:1275$817_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1276$816_Y[1] control.N272 $flatten\control.$ternary$verilog/bsg_idiv.v:1275$817_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1275$817_Y[0] control.N266 $flatten\control.$ternary$verilog/bsg_idiv.v:1274$818_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1275$817_Y[1] control.N266 $flatten\control.$ternary$verilog/bsg_idiv.v:1274$818_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1274$818_Y[0] control.N260 $flatten\control.$ternary$verilog/bsg_idiv.v:1273$819_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1274$818_Y[1] control.N260 $flatten\control.$ternary$verilog/bsg_idiv.v:1273$819_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1273$819_Y[0] control.N254 $flatten\control.$ternary$verilog/bsg_idiv.v:1272$820_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1273$819_Y[1] control.N254 $flatten\control.$ternary$verilog/bsg_idiv.v:1272$820_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1272$820_Y[0] control.N248 $flatten\control.$ternary$verilog/bsg_idiv.v:1271$821_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1272$820_Y[1] control.N248 $flatten\control.$ternary$verilog/bsg_idiv.v:1271$821_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1271$821_Y[0] control.N242 $flatten\control.$ternary$verilog/bsg_idiv.v:1270$822_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1271$821_Y[1] control.N242 $flatten\control.$ternary$verilog/bsg_idiv.v:1270$822_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1270$822_Y[0] control.N236 $flatten\control.$ternary$verilog/bsg_idiv.v:1269$823_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1270$822_Y[1] control.N236 $flatten\control.$ternary$verilog/bsg_idiv.v:1269$823_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1269$823_Y[0] control.N230 $flatten\control.$ternary$verilog/bsg_idiv.v:1268$824_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1269$823_Y[1] control.N230 $flatten\control.$ternary$verilog/bsg_idiv.v:1268$824_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1268$824_Y[0] control.N224 $flatten\control.$ternary$verilog/bsg_idiv.v:1267$825_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1268$824_Y[1] control.N224 $flatten\control.$ternary$verilog/bsg_idiv.v:1267$825_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1267$825_Y[0] control.N218 $flatten\control.$ternary$verilog/bsg_idiv.v:1266$826_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1267$825_Y[1] control.N218 $flatten\control.$ternary$verilog/bsg_idiv.v:1266$826_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1266$826_Y[0] control.N212 $flatten\control.$ternary$verilog/bsg_idiv.v:1265$827_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1266$826_Y[1] control.N212 $flatten\control.$ternary$verilog/bsg_idiv.v:1265$827_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1265$827_Y[0] control.N206 $flatten\control.$ternary$verilog/bsg_idiv.v:1264$828_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1265$827_Y[1] control.N206 $flatten\control.$ternary$verilog/bsg_idiv.v:1264$828_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1264$828_Y[0] control.N200 $flatten\control.$ternary$verilog/bsg_idiv.v:1263$829_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1264$828_Y[1] control.N200 $flatten\control.$ternary$verilog/bsg_idiv.v:1263$829_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1263$829_Y[0] control.N194 $flatten\control.$ternary$verilog/bsg_idiv.v:1262$830_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1263$829_Y[1] control.N194 $flatten\control.$ternary$verilog/bsg_idiv.v:1262$830_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1262$830_Y[0] control.N188 $flatten\control.$ternary$verilog/bsg_idiv.v:1261$831_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1262$830_Y[1] control.N188 $flatten\control.$ternary$verilog/bsg_idiv.v:1261$831_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1261$831_Y[0] control.N182 $flatten\control.$ternary$verilog/bsg_idiv.v:1260$832_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1261$831_Y[1] control.N182 $flatten\control.$ternary$verilog/bsg_idiv.v:1260$832_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1260$832_Y[0] control.N176 $flatten\control.$ternary$verilog/bsg_idiv.v:1259$833_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1260$832_Y[1] control.N176 $flatten\control.$ternary$verilog/bsg_idiv.v:1259$833_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1259$833_Y[0] control.N170 $flatten\control.$ternary$verilog/bsg_idiv.v:1258$834_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1259$833_Y[1] control.N170 $flatten\control.$ternary$verilog/bsg_idiv.v:1258$834_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1258$834_Y[0] control.N164 $flatten\control.$ternary$verilog/bsg_idiv.v:1257$835_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1258$834_Y[1] control.N164 $flatten\control.$ternary$verilog/bsg_idiv.v:1257$835_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1257$835_Y[0] control.N158 $flatten\control.$ternary$verilog/bsg_idiv.v:1256$836_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1257$835_Y[1] control.N158 $flatten\control.$ternary$verilog/bsg_idiv.v:1256$836_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1256$836_Y[0] control.N152 $flatten\control.$ternary$verilog/bsg_idiv.v:1255$837_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1256$836_Y[1] control.N152 $flatten\control.$ternary$verilog/bsg_idiv.v:1255$837_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1255$837_Y[0] control.N146 $flatten\control.$ternary$verilog/bsg_idiv.v:1254$838_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1255$837_Y[1] control.N146 $flatten\control.$ternary$verilog/bsg_idiv.v:1254$838_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1254$838_Y[0] control.N140 $flatten\control.$ternary$verilog/bsg_idiv.v:1253$839_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1254$838_Y[1] control.N140 $flatten\control.$ternary$verilog/bsg_idiv.v:1253$839_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1253$839_Y[0] control.N134 $flatten\control.$ternary$verilog/bsg_idiv.v:1252$840_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1253$839_Y[1] control.N134 $flatten\control.$ternary$verilog/bsg_idiv.v:1252$840_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1252$840_Y[0] control.N128 $flatten\control.$ternary$verilog/bsg_idiv.v:1251$841_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1252$840_Y[1] control.N128 $flatten\control.$ternary$verilog/bsg_idiv.v:1251$841_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1251$841_Y[0] control.N122 $flatten\control.$ternary$verilog/bsg_idiv.v:1250$842_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1251$841_Y[1] control.N122 $flatten\control.$ternary$verilog/bsg_idiv.v:1250$842_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1250$842_Y[0] control.N116 $flatten\control.$ternary$verilog/bsg_idiv.v:1249$843_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1250$842_Y[1] control.N116 $flatten\control.$ternary$verilog/bsg_idiv.v:1249$843_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1249$843_Y[0] control.N110 $flatten\control.$ternary$verilog/bsg_idiv.v:1248$844_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1249$843_Y[1] control.N110 $flatten\control.$ternary$verilog/bsg_idiv.v:1248$844_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1248$844_Y[0] control.N104 $flatten\control.$ternary$verilog/bsg_idiv.v:1247$845_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1248$844_Y[1] control.N104 $flatten\control.$ternary$verilog/bsg_idiv.v:1247$845_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1247$845_Y[0] control.N98 $flatten\control.$ternary$verilog/bsg_idiv.v:1246$846_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1247$845_Y[1] control.N98 $flatten\control.$ternary$verilog/bsg_idiv.v:1246$846_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1246$846_Y[0] control.N92 $flatten\control.$ternary$verilog/bsg_idiv.v:1245$847_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1246$846_Y[1] control.N92 $flatten\control.$ternary$verilog/bsg_idiv.v:1245$847_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1245$847_Y[0] control.N86 $flatten\control.$ternary$verilog/bsg_idiv.v:1244$848_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1245$847_Y[1] control.N86 $flatten\control.$ternary$verilog/bsg_idiv.v:1244$848_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1244$848_Y[0] control.N80 $flatten\control.$ternary$verilog/bsg_idiv.v:1243$849_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1244$848_Y[1] control.N80 $flatten\control.$ternary$verilog/bsg_idiv.v:1243$849_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1243$849_Y[0] control.N74 $flatten\control.$ternary$verilog/bsg_idiv.v:1242$850_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1243$849_Y[1] control.N74 $flatten\control.$ternary$verilog/bsg_idiv.v:1242$850_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1242$850_Y[0] control.N68 $flatten\control.$ternary$verilog/bsg_idiv.v:1241$851_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1242$850_Y[1] control.N68 $flatten\control.$ternary$verilog/bsg_idiv.v:1241$851_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1241$851_Y[0] control.N62 $flatten\control.$ternary$verilog/bsg_idiv.v:1240$852_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1241$851_Y[1] control.N62 $flatten\control.$ternary$verilog/bsg_idiv.v:1240$852_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1240$852_Y[0] control.N56 $flatten\control.$ternary$verilog/bsg_idiv.v:1239$853_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1240$852_Y[1] control.N56 $flatten\control.$ternary$verilog/bsg_idiv.v:1239$853_Y[1]
1-0 1
-11 1
.names $flatten\control.$ternary$verilog/bsg_idiv.v:1239$853_Y[0] $true control.N0 control.opC_sel_o[0]
1-0 1
-11 1
.names $flatten\control.$ternary$verilog/bsg_idiv.v:1239$853_Y[1] $false control.N0 control.opC_sel_o[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1194$725_Y control.N296 $flatten\control.$ternary$verilog/bsg_idiv.v:1193$726_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1193$726_Y control.N290 $flatten\control.$ternary$verilog/bsg_idiv.v:1321$857_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1321$857_Y control.N284 $flatten\control.$ternary$verilog/bsg_idiv.v:1320$858_Y
1-0 1
-11 1
.names control.add_neg_last $flatten\control.$ternary$verilog/bsg_idiv.v:1320$858_Y control.N278 $flatten\control.$ternary$verilog/bsg_idiv.v:1319$859_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1319$859_Y control.N272 $flatten\control.$ternary$verilog/bsg_idiv.v:1318$860_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1318$860_Y control.N266 $flatten\control.$ternary$verilog/bsg_idiv.v:1317$861_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1317$861_Y control.N260 $flatten\control.$ternary$verilog/bsg_idiv.v:1316$862_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1316$862_Y control.N254 $flatten\control.$ternary$verilog/bsg_idiv.v:1315$863_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1315$863_Y control.N248 $flatten\control.$ternary$verilog/bsg_idiv.v:1314$864_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1314$864_Y control.N242 $flatten\control.$ternary$verilog/bsg_idiv.v:1313$865_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1313$865_Y control.N236 $flatten\control.$ternary$verilog/bsg_idiv.v:1312$866_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1312$866_Y control.N230 $flatten\control.$ternary$verilog/bsg_idiv.v:1311$867_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1311$867_Y control.N224 $flatten\control.$ternary$verilog/bsg_idiv.v:1310$868_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1310$868_Y control.N218 $flatten\control.$ternary$verilog/bsg_idiv.v:1309$869_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1309$869_Y control.N212 $flatten\control.$ternary$verilog/bsg_idiv.v:1308$870_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1308$870_Y control.N206 $flatten\control.$ternary$verilog/bsg_idiv.v:1307$871_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1307$871_Y control.N200 $flatten\control.$ternary$verilog/bsg_idiv.v:1306$872_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1306$872_Y control.N194 $flatten\control.$ternary$verilog/bsg_idiv.v:1305$873_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1305$873_Y control.N188 $flatten\control.$ternary$verilog/bsg_idiv.v:1304$874_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1304$874_Y control.N182 $flatten\control.$ternary$verilog/bsg_idiv.v:1303$875_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1303$875_Y control.N176 $flatten\control.$ternary$verilog/bsg_idiv.v:1302$876_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1302$876_Y control.N170 $flatten\control.$ternary$verilog/bsg_idiv.v:1301$877_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1301$877_Y control.N164 $flatten\control.$ternary$verilog/bsg_idiv.v:1300$878_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1300$878_Y control.N158 $flatten\control.$ternary$verilog/bsg_idiv.v:1299$879_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1299$879_Y control.N152 $flatten\control.$ternary$verilog/bsg_idiv.v:1298$880_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1298$880_Y control.N146 $flatten\control.$ternary$verilog/bsg_idiv.v:1297$881_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1297$881_Y control.N140 $flatten\control.$ternary$verilog/bsg_idiv.v:1296$882_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1296$882_Y control.N134 $flatten\control.$ternary$verilog/bsg_idiv.v:1295$883_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1295$883_Y control.N128 $flatten\control.$ternary$verilog/bsg_idiv.v:1294$884_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1294$884_Y control.N122 $flatten\control.$ternary$verilog/bsg_idiv.v:1293$885_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1293$885_Y control.N116 $flatten\control.$ternary$verilog/bsg_idiv.v:1292$886_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1292$886_Y control.N110 $flatten\control.$ternary$verilog/bsg_idiv.v:1291$887_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1291$887_Y control.N104 $flatten\control.$ternary$verilog/bsg_idiv.v:1290$888_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1290$888_Y control.N98 $flatten\control.$ternary$verilog/bsg_idiv.v:1289$889_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1289$889_Y control.N92 $flatten\control.$ternary$verilog/bsg_idiv.v:1288$890_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1288$890_Y control.N86 $flatten\control.$ternary$verilog/bsg_idiv.v:1287$891_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1287$891_Y control.N80 $flatten\control.$ternary$verilog/bsg_idiv.v:1286$892_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1286$892_Y control.N74 $flatten\control.$ternary$verilog/bsg_idiv.v:1285$893_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1285$893_Y control.N68 $flatten\control.$ternary$verilog/bsg_idiv.v:1284$894_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1284$894_Y control.N62 $flatten\control.$ternary$verilog/bsg_idiv.v:1283$895_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1283$895_Y control.N56 $flatten\control.$ternary$verilog/bsg_idiv.v:1282$896_Y
1-0 1
-11 1
.names $flatten\control.$ternary$verilog/bsg_idiv.v:1282$896_Y $true control.N0 control.opB_ld_o
1-0 1
-11 1
.names control.N43 $false control.N341 $flatten\control.$ternary$verilog/bsg_idiv.v:1366$898_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1366$898_Y control.N296 $flatten\control.$ternary$verilog/bsg_idiv.v:1365$899_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1365$899_Y control.N290 $flatten\control.$ternary$verilog/bsg_idiv.v:1364$900_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1364$900_Y control.N284 $flatten\control.$ternary$verilog/bsg_idiv.v:1363$901_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1363$901_Y control.N278 $flatten\control.$ternary$verilog/bsg_idiv.v:1362$902_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1362$902_Y control.N272 $flatten\control.$ternary$verilog/bsg_idiv.v:1361$903_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1361$903_Y control.N266 $flatten\control.$ternary$verilog/bsg_idiv.v:1360$904_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1360$904_Y control.N260 $flatten\control.$ternary$verilog/bsg_idiv.v:1359$905_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1359$905_Y control.N254 $flatten\control.$ternary$verilog/bsg_idiv.v:1358$906_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1358$906_Y control.N248 $flatten\control.$ternary$verilog/bsg_idiv.v:1357$907_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1357$907_Y control.N242 $flatten\control.$ternary$verilog/bsg_idiv.v:1356$908_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1356$908_Y control.N236 $flatten\control.$ternary$verilog/bsg_idiv.v:1355$909_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1355$909_Y control.N230 $flatten\control.$ternary$verilog/bsg_idiv.v:1354$910_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1354$910_Y control.N224 $flatten\control.$ternary$verilog/bsg_idiv.v:1353$911_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1353$911_Y control.N218 $flatten\control.$ternary$verilog/bsg_idiv.v:1352$912_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1352$912_Y control.N212 $flatten\control.$ternary$verilog/bsg_idiv.v:1351$913_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1351$913_Y control.N206 $flatten\control.$ternary$verilog/bsg_idiv.v:1350$914_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1350$914_Y control.N200 $flatten\control.$ternary$verilog/bsg_idiv.v:1349$915_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1349$915_Y control.N194 $flatten\control.$ternary$verilog/bsg_idiv.v:1348$916_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1348$916_Y control.N188 $flatten\control.$ternary$verilog/bsg_idiv.v:1347$917_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1347$917_Y control.N182 $flatten\control.$ternary$verilog/bsg_idiv.v:1346$918_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1346$918_Y control.N176 $flatten\control.$ternary$verilog/bsg_idiv.v:1345$919_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1345$919_Y control.N170 $flatten\control.$ternary$verilog/bsg_idiv.v:1344$920_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1344$920_Y control.N164 $flatten\control.$ternary$verilog/bsg_idiv.v:1343$921_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1343$921_Y control.N158 $flatten\control.$ternary$verilog/bsg_idiv.v:1342$922_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1342$922_Y control.N152 $flatten\control.$ternary$verilog/bsg_idiv.v:1341$923_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1341$923_Y control.N146 $flatten\control.$ternary$verilog/bsg_idiv.v:1340$924_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1340$924_Y control.N140 $flatten\control.$ternary$verilog/bsg_idiv.v:1339$925_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1339$925_Y control.N134 $flatten\control.$ternary$verilog/bsg_idiv.v:1338$926_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1338$926_Y control.N128 $flatten\control.$ternary$verilog/bsg_idiv.v:1337$927_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1337$927_Y control.N122 $flatten\control.$ternary$verilog/bsg_idiv.v:1336$928_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1336$928_Y control.N116 $flatten\control.$ternary$verilog/bsg_idiv.v:1335$929_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1335$929_Y control.N110 $flatten\control.$ternary$verilog/bsg_idiv.v:1334$930_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1334$930_Y control.N104 $flatten\control.$ternary$verilog/bsg_idiv.v:1333$931_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1333$931_Y control.N98 $flatten\control.$ternary$verilog/bsg_idiv.v:1332$932_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1332$932_Y control.N92 $flatten\control.$ternary$verilog/bsg_idiv.v:1331$933_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1331$933_Y control.N86 $flatten\control.$ternary$verilog/bsg_idiv.v:1330$934_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1330$934_Y control.N80 $flatten\control.$ternary$verilog/bsg_idiv.v:1329$935_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1329$935_Y control.N74 $flatten\control.$ternary$verilog/bsg_idiv.v:1328$936_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1328$936_Y control.N68 $flatten\control.$ternary$verilog/bsg_idiv.v:1327$937_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1327$937_Y control.N62 $flatten\control.$ternary$verilog/bsg_idiv.v:1326$938_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1326$938_Y control.N56 $flatten\control.$ternary$verilog/bsg_idiv.v:1325$939_Y
1-0 1
-11 1
.names $flatten\control.$ternary$verilog/bsg_idiv.v:1325$939_Y control.N43 control.N0 buf_opA_inv.i
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1407$943_Y control.N284 $flatten\control.$ternary$verilog/bsg_idiv.v:1406$944_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1406$944_Y control.N278 $flatten\control.$ternary$verilog/bsg_idiv.v:1405$945_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1405$945_Y control.N272 $flatten\control.$ternary$verilog/bsg_idiv.v:1404$946_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1404$946_Y control.N266 $flatten\control.$ternary$verilog/bsg_idiv.v:1403$947_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1403$947_Y control.N260 $flatten\control.$ternary$verilog/bsg_idiv.v:1402$948_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1402$948_Y control.N254 $flatten\control.$ternary$verilog/bsg_idiv.v:1401$949_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1401$949_Y control.N248 $flatten\control.$ternary$verilog/bsg_idiv.v:1400$950_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1400$950_Y control.N242 $flatten\control.$ternary$verilog/bsg_idiv.v:1399$951_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1399$951_Y control.N236 $flatten\control.$ternary$verilog/bsg_idiv.v:1398$952_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1398$952_Y control.N230 $flatten\control.$ternary$verilog/bsg_idiv.v:1397$953_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1397$953_Y control.N224 $flatten\control.$ternary$verilog/bsg_idiv.v:1396$954_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1396$954_Y control.N218 $flatten\control.$ternary$verilog/bsg_idiv.v:1395$955_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1395$955_Y control.N212 $flatten\control.$ternary$verilog/bsg_idiv.v:1394$956_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1394$956_Y control.N206 $flatten\control.$ternary$verilog/bsg_idiv.v:1393$957_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1393$957_Y control.N200 $flatten\control.$ternary$verilog/bsg_idiv.v:1392$958_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1392$958_Y control.N194 $flatten\control.$ternary$verilog/bsg_idiv.v:1391$959_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1391$959_Y control.N188 $flatten\control.$ternary$verilog/bsg_idiv.v:1390$960_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1390$960_Y control.N182 $flatten\control.$ternary$verilog/bsg_idiv.v:1389$961_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1389$961_Y control.N176 $flatten\control.$ternary$verilog/bsg_idiv.v:1388$962_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1388$962_Y control.N170 $flatten\control.$ternary$verilog/bsg_idiv.v:1387$963_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1387$963_Y control.N164 $flatten\control.$ternary$verilog/bsg_idiv.v:1386$964_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1386$964_Y control.N158 $flatten\control.$ternary$verilog/bsg_idiv.v:1385$965_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1385$965_Y control.N152 $flatten\control.$ternary$verilog/bsg_idiv.v:1384$966_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1384$966_Y control.N146 $flatten\control.$ternary$verilog/bsg_idiv.v:1383$967_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1383$967_Y control.N140 $flatten\control.$ternary$verilog/bsg_idiv.v:1382$968_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1382$968_Y control.N134 $flatten\control.$ternary$verilog/bsg_idiv.v:1381$969_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1381$969_Y control.N128 $flatten\control.$ternary$verilog/bsg_idiv.v:1380$970_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1380$970_Y control.N122 $flatten\control.$ternary$verilog/bsg_idiv.v:1379$971_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1379$971_Y control.N116 $flatten\control.$ternary$verilog/bsg_idiv.v:1378$972_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1378$972_Y control.N110 $flatten\control.$ternary$verilog/bsg_idiv.v:1377$973_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1377$973_Y control.N104 $flatten\control.$ternary$verilog/bsg_idiv.v:1376$974_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1376$974_Y control.N98 $flatten\control.$ternary$verilog/bsg_idiv.v:1375$975_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1375$975_Y control.N92 $flatten\control.$ternary$verilog/bsg_idiv.v:1374$976_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1374$976_Y control.N86 $flatten\control.$ternary$verilog/bsg_idiv.v:1373$977_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1373$977_Y control.N80 $flatten\control.$ternary$verilog/bsg_idiv.v:1372$978_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1372$978_Y control.N74 $flatten\control.$ternary$verilog/bsg_idiv.v:1371$979_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1371$979_Y control.N68 $flatten\control.$ternary$verilog/bsg_idiv.v:1370$980_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1370$980_Y control.N62 $flatten\control.$ternary$verilog/bsg_idiv.v:1369$981_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1369$981_Y control.N56 $flatten\control.$ternary$verilog/bsg_idiv.v:1368$982_Y
1-0 1
-11 1
.names $flatten\control.$ternary$verilog/bsg_idiv.v:1368$982_Y $true control.N0 control.opB_clr_l_o
1-0 1
-11 1
.names control.N341 $flatten\control.$ternary$verilog/bsg_idiv.v:1194$725_Y
0 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1194$725_Y control.N296 $flatten\control.$ternary$verilog/bsg_idiv.v:1279$813_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1279$813_Y[0] control.N290 $flatten\control.$ternary$verilog/bsg_idiv.v:1407$943_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1407$943_Y control.N284 $flatten\control.$ternary$verilog/bsg_idiv.v:1449$988_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1449$988_Y[0] control.N278 $flatten\control.$ternary$verilog/bsg_idiv.v:1448$989_Y[0]
1-0 1
-11 1
.names control.N278 control.N279
0 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1448$989_Y[0] control.N272 $flatten\control.$ternary$verilog/bsg_idiv.v:1447$990_Y[0]
1-0 1
-11 1
.names $true control.N279 control.N272 $flatten\control.$ternary$verilog/bsg_idiv.v:1018$601_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1447$990_Y[0] control.N266 $flatten\control.$ternary$verilog/bsg_idiv.v:1446$991_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1018$601_Y[1] control.N266 $flatten\control.$ternary$verilog/bsg_idiv.v:1017$602_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1446$991_Y[0] control.N260 $flatten\control.$ternary$verilog/bsg_idiv.v:1445$992_Y[0]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1445$992_Y[0] control.N254 $flatten\control.$ternary$verilog/bsg_idiv.v:1444$993_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[1] control.N254 $flatten\control.$ternary$verilog/bsg_idiv.v:1444$993_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1444$993_Y[0] control.N248 $flatten\control.$ternary$verilog/bsg_idiv.v:1443$994_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1444$993_Y[1] control.N248 $flatten\control.$ternary$verilog/bsg_idiv.v:1443$994_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1443$994_Y[0] control.N242 $flatten\control.$ternary$verilog/bsg_idiv.v:1442$995_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1443$994_Y[1] control.N242 $flatten\control.$ternary$verilog/bsg_idiv.v:1442$995_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1442$995_Y[0] control.N236 $flatten\control.$ternary$verilog/bsg_idiv.v:1441$996_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1442$995_Y[1] control.N236 $flatten\control.$ternary$verilog/bsg_idiv.v:1441$996_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1441$996_Y[0] control.N230 $flatten\control.$ternary$verilog/bsg_idiv.v:1440$997_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1441$996_Y[1] control.N230 $flatten\control.$ternary$verilog/bsg_idiv.v:1440$997_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1440$997_Y[0] control.N224 $flatten\control.$ternary$verilog/bsg_idiv.v:1439$998_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1440$997_Y[1] control.N224 $flatten\control.$ternary$verilog/bsg_idiv.v:1439$998_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1439$998_Y[0] control.N218 $flatten\control.$ternary$verilog/bsg_idiv.v:1438$999_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1439$998_Y[1] control.N218 $flatten\control.$ternary$verilog/bsg_idiv.v:1438$999_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1438$999_Y[0] control.N212 $flatten\control.$ternary$verilog/bsg_idiv.v:1437$1000_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1438$999_Y[1] control.N212 $flatten\control.$ternary$verilog/bsg_idiv.v:1437$1000_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1437$1000_Y[0] control.N206 $flatten\control.$ternary$verilog/bsg_idiv.v:1436$1001_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1437$1000_Y[1] control.N206 $flatten\control.$ternary$verilog/bsg_idiv.v:1436$1001_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1436$1001_Y[0] control.N200 $flatten\control.$ternary$verilog/bsg_idiv.v:1435$1002_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1436$1001_Y[1] control.N200 $flatten\control.$ternary$verilog/bsg_idiv.v:1435$1002_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1435$1002_Y[0] control.N194 $flatten\control.$ternary$verilog/bsg_idiv.v:1434$1003_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1435$1002_Y[1] control.N194 $flatten\control.$ternary$verilog/bsg_idiv.v:1434$1003_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1434$1003_Y[0] control.N188 $flatten\control.$ternary$verilog/bsg_idiv.v:1433$1004_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1434$1003_Y[1] control.N188 $flatten\control.$ternary$verilog/bsg_idiv.v:1433$1004_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1433$1004_Y[0] control.N182 $flatten\control.$ternary$verilog/bsg_idiv.v:1432$1005_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1433$1004_Y[1] control.N182 $flatten\control.$ternary$verilog/bsg_idiv.v:1432$1005_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1432$1005_Y[0] control.N176 $flatten\control.$ternary$verilog/bsg_idiv.v:1431$1006_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1432$1005_Y[1] control.N176 $flatten\control.$ternary$verilog/bsg_idiv.v:1431$1006_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1431$1006_Y[0] control.N170 $flatten\control.$ternary$verilog/bsg_idiv.v:1430$1007_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1431$1006_Y[1] control.N170 $flatten\control.$ternary$verilog/bsg_idiv.v:1430$1007_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1430$1007_Y[0] control.N164 $flatten\control.$ternary$verilog/bsg_idiv.v:1429$1008_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1430$1007_Y[1] control.N164 $flatten\control.$ternary$verilog/bsg_idiv.v:1429$1008_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1429$1008_Y[0] control.N158 $flatten\control.$ternary$verilog/bsg_idiv.v:1428$1009_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1429$1008_Y[1] control.N158 $flatten\control.$ternary$verilog/bsg_idiv.v:1428$1009_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1428$1009_Y[0] control.N152 $flatten\control.$ternary$verilog/bsg_idiv.v:1427$1010_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1428$1009_Y[1] control.N152 $flatten\control.$ternary$verilog/bsg_idiv.v:1427$1010_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1427$1010_Y[0] control.N146 $flatten\control.$ternary$verilog/bsg_idiv.v:1426$1011_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1427$1010_Y[1] control.N146 $flatten\control.$ternary$verilog/bsg_idiv.v:1426$1011_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1426$1011_Y[0] control.N140 $flatten\control.$ternary$verilog/bsg_idiv.v:1425$1012_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1426$1011_Y[1] control.N140 $flatten\control.$ternary$verilog/bsg_idiv.v:1425$1012_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1425$1012_Y[0] control.N134 $flatten\control.$ternary$verilog/bsg_idiv.v:1424$1013_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1425$1012_Y[1] control.N134 $flatten\control.$ternary$verilog/bsg_idiv.v:1424$1013_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1424$1013_Y[0] control.N128 $flatten\control.$ternary$verilog/bsg_idiv.v:1423$1014_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1424$1013_Y[1] control.N128 $flatten\control.$ternary$verilog/bsg_idiv.v:1423$1014_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1423$1014_Y[0] control.N122 $flatten\control.$ternary$verilog/bsg_idiv.v:1422$1015_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1423$1014_Y[1] control.N122 $flatten\control.$ternary$verilog/bsg_idiv.v:1422$1015_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1422$1015_Y[0] control.N116 $flatten\control.$ternary$verilog/bsg_idiv.v:1421$1016_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1422$1015_Y[1] control.N116 $flatten\control.$ternary$verilog/bsg_idiv.v:1421$1016_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1421$1016_Y[0] control.N110 $flatten\control.$ternary$verilog/bsg_idiv.v:1420$1017_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1421$1016_Y[1] control.N110 $flatten\control.$ternary$verilog/bsg_idiv.v:1420$1017_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1420$1017_Y[0] control.N104 $flatten\control.$ternary$verilog/bsg_idiv.v:1419$1018_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1420$1017_Y[1] control.N104 $flatten\control.$ternary$verilog/bsg_idiv.v:1419$1018_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1419$1018_Y[0] control.N98 $flatten\control.$ternary$verilog/bsg_idiv.v:1418$1019_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1419$1018_Y[1] control.N98 $flatten\control.$ternary$verilog/bsg_idiv.v:1418$1019_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1418$1019_Y[0] control.N92 $flatten\control.$ternary$verilog/bsg_idiv.v:1417$1020_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1418$1019_Y[1] control.N92 $flatten\control.$ternary$verilog/bsg_idiv.v:1417$1020_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1417$1020_Y[0] control.N86 $flatten\control.$ternary$verilog/bsg_idiv.v:1416$1021_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1417$1020_Y[1] control.N86 $flatten\control.$ternary$verilog/bsg_idiv.v:1416$1021_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1416$1021_Y[0] control.N80 $flatten\control.$ternary$verilog/bsg_idiv.v:1415$1022_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1416$1021_Y[1] control.N80 $flatten\control.$ternary$verilog/bsg_idiv.v:1415$1022_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1415$1022_Y[0] control.N74 $flatten\control.$ternary$verilog/bsg_idiv.v:1414$1023_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1415$1022_Y[1] control.N74 $flatten\control.$ternary$verilog/bsg_idiv.v:1414$1023_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1414$1023_Y[0] control.N68 $flatten\control.$ternary$verilog/bsg_idiv.v:1413$1024_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1414$1023_Y[1] control.N68 $flatten\control.$ternary$verilog/bsg_idiv.v:1413$1024_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1413$1024_Y[0] control.N62 $flatten\control.$ternary$verilog/bsg_idiv.v:1412$1025_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1413$1024_Y[1] control.N62 $flatten\control.$ternary$verilog/bsg_idiv.v:1412$1025_Y[1]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1112$721_Y control.N62 $flatten\control.$ternary$verilog/bsg_idiv.v:1412$1025_Y[2]
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1412$1025_Y[0] control.N56 $flatten\control.$ternary$verilog/bsg_idiv.v:1411$1026_Y[0]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1412$1025_Y[1] control.N56 $flatten\control.$ternary$verilog/bsg_idiv.v:1411$1026_Y[1]
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1412$1025_Y[2] control.N56 $flatten\control.$ternary$verilog/bsg_idiv.v:1411$1026_Y[2]
1-0 1
-11 1
.names $flatten\control.$ternary$verilog/bsg_idiv.v:1411$1026_Y[0] $true control.N0 control.opB_sel_o[0]
1-0 1
-11 1
.names $flatten\control.$ternary$verilog/bsg_idiv.v:1411$1026_Y[1] $false control.N0 control.opB_sel_o[1]
1-0 1
-11 1
.names $flatten\control.$ternary$verilog/bsg_idiv.v:1411$1026_Y[2] $false control.N0 control.opB_sel_o[2]
1-0 1
-11 1
.names $false control.N2 control.N56 $flatten\control.$ternary$verilog/bsg_idiv.v:1454$1069_Y
1-0 1
-11 1
.names $flatten\control.$ternary$verilog/bsg_idiv.v:1454$1069_Y $false control.N0 control.neg_ld
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1365$899_Y control.N290 $flatten\control.$ternary$verilog/bsg_idiv.v:1536$1073_Y
1-0 1
-11 1
.names control.r_neg $flatten\control.$ternary$verilog/bsg_idiv.v:1536$1073_Y control.N284 $flatten\control.$ternary$verilog/bsg_idiv.v:1535$1074_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1535$1074_Y control.N278 $flatten\control.$ternary$verilog/bsg_idiv.v:1534$1075_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1534$1075_Y control.N272 $flatten\control.$ternary$verilog/bsg_idiv.v:1533$1076_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1533$1076_Y control.N266 $flatten\control.$ternary$verilog/bsg_idiv.v:1532$1077_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1532$1077_Y control.N260 $flatten\control.$ternary$verilog/bsg_idiv.v:1531$1078_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1531$1078_Y control.N254 $flatten\control.$ternary$verilog/bsg_idiv.v:1530$1079_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1530$1079_Y control.N248 $flatten\control.$ternary$verilog/bsg_idiv.v:1529$1080_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1529$1080_Y control.N242 $flatten\control.$ternary$verilog/bsg_idiv.v:1528$1081_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1528$1081_Y control.N236 $flatten\control.$ternary$verilog/bsg_idiv.v:1527$1082_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1527$1082_Y control.N230 $flatten\control.$ternary$verilog/bsg_idiv.v:1526$1083_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1526$1083_Y control.N224 $flatten\control.$ternary$verilog/bsg_idiv.v:1525$1084_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1525$1084_Y control.N218 $flatten\control.$ternary$verilog/bsg_idiv.v:1524$1085_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1524$1085_Y control.N212 $flatten\control.$ternary$verilog/bsg_idiv.v:1523$1086_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1523$1086_Y control.N206 $flatten\control.$ternary$verilog/bsg_idiv.v:1522$1087_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1522$1087_Y control.N200 $flatten\control.$ternary$verilog/bsg_idiv.v:1521$1088_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1521$1088_Y control.N194 $flatten\control.$ternary$verilog/bsg_idiv.v:1520$1089_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1520$1089_Y control.N188 $flatten\control.$ternary$verilog/bsg_idiv.v:1519$1090_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1519$1090_Y control.N182 $flatten\control.$ternary$verilog/bsg_idiv.v:1518$1091_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1518$1091_Y control.N176 $flatten\control.$ternary$verilog/bsg_idiv.v:1517$1092_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1517$1092_Y control.N170 $flatten\control.$ternary$verilog/bsg_idiv.v:1516$1093_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1516$1093_Y control.N164 $flatten\control.$ternary$verilog/bsg_idiv.v:1515$1094_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1515$1094_Y control.N158 $flatten\control.$ternary$verilog/bsg_idiv.v:1514$1095_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1514$1095_Y control.N152 $flatten\control.$ternary$verilog/bsg_idiv.v:1513$1096_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1513$1096_Y control.N146 $flatten\control.$ternary$verilog/bsg_idiv.v:1512$1097_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1512$1097_Y control.N140 $flatten\control.$ternary$verilog/bsg_idiv.v:1511$1098_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1511$1098_Y control.N134 $flatten\control.$ternary$verilog/bsg_idiv.v:1510$1099_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1510$1099_Y control.N128 $flatten\control.$ternary$verilog/bsg_idiv.v:1509$1100_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1509$1100_Y control.N122 $flatten\control.$ternary$verilog/bsg_idiv.v:1508$1101_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1508$1101_Y control.N116 $flatten\control.$ternary$verilog/bsg_idiv.v:1507$1102_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1507$1102_Y control.N110 $flatten\control.$ternary$verilog/bsg_idiv.v:1506$1103_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1506$1103_Y control.N104 $flatten\control.$ternary$verilog/bsg_idiv.v:1505$1104_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1505$1104_Y control.N98 $flatten\control.$ternary$verilog/bsg_idiv.v:1504$1105_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1504$1105_Y control.N92 $flatten\control.$ternary$verilog/bsg_idiv.v:1503$1106_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1503$1106_Y control.N86 $flatten\control.$ternary$verilog/bsg_idiv.v:1502$1107_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1502$1107_Y control.N80 $flatten\control.$ternary$verilog/bsg_idiv.v:1501$1108_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1501$1108_Y control.N74 $flatten\control.$ternary$verilog/bsg_idiv.v:1500$1109_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1500$1109_Y control.N68 $flatten\control.$ternary$verilog/bsg_idiv.v:1499$1110_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1499$1110_Y control.N62 $flatten\control.$ternary$verilog/bsg_idiv.v:1498$1111_Y
1-0 1
-11 1
.names control.N43 $flatten\control.$ternary$verilog/bsg_idiv.v:1498$1111_Y control.N56 $flatten\control.$ternary$verilog/bsg_idiv.v:1497$1112_Y
1-0 1
-11 1
.names $flatten\control.$ternary$verilog/bsg_idiv.v:1497$1112_Y control.N43 control.N0 adder.cin_i
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1278$814_Y[0] control.N284 $flatten\control.$ternary$verilog/bsg_idiv.v:1578$1117_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1578$1117_Y control.N278 $flatten\control.$ternary$verilog/bsg_idiv.v:1577$1118_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1577$1118_Y control.N272 $flatten\control.$ternary$verilog/bsg_idiv.v:1576$1119_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1576$1119_Y control.N266 $flatten\control.$ternary$verilog/bsg_idiv.v:1575$1120_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1575$1120_Y control.N260 $flatten\control.$ternary$verilog/bsg_idiv.v:1574$1121_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1574$1121_Y control.N254 $flatten\control.$ternary$verilog/bsg_idiv.v:1573$1122_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1573$1122_Y control.N248 $flatten\control.$ternary$verilog/bsg_idiv.v:1572$1123_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1572$1123_Y control.N242 $flatten\control.$ternary$verilog/bsg_idiv.v:1571$1124_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1571$1124_Y control.N236 $flatten\control.$ternary$verilog/bsg_idiv.v:1570$1125_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1570$1125_Y control.N230 $flatten\control.$ternary$verilog/bsg_idiv.v:1569$1126_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1569$1126_Y control.N224 $flatten\control.$ternary$verilog/bsg_idiv.v:1568$1127_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1568$1127_Y control.N218 $flatten\control.$ternary$verilog/bsg_idiv.v:1567$1128_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1567$1128_Y control.N212 $flatten\control.$ternary$verilog/bsg_idiv.v:1566$1129_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1566$1129_Y control.N206 $flatten\control.$ternary$verilog/bsg_idiv.v:1565$1130_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1565$1130_Y control.N200 $flatten\control.$ternary$verilog/bsg_idiv.v:1564$1131_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1564$1131_Y control.N194 $flatten\control.$ternary$verilog/bsg_idiv.v:1563$1132_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1563$1132_Y control.N188 $flatten\control.$ternary$verilog/bsg_idiv.v:1562$1133_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1562$1133_Y control.N182 $flatten\control.$ternary$verilog/bsg_idiv.v:1561$1134_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1561$1134_Y control.N176 $flatten\control.$ternary$verilog/bsg_idiv.v:1560$1135_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1560$1135_Y control.N170 $flatten\control.$ternary$verilog/bsg_idiv.v:1559$1136_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1559$1136_Y control.N164 $flatten\control.$ternary$verilog/bsg_idiv.v:1558$1137_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1558$1137_Y control.N158 $flatten\control.$ternary$verilog/bsg_idiv.v:1557$1138_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1557$1138_Y control.N152 $flatten\control.$ternary$verilog/bsg_idiv.v:1556$1139_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1556$1139_Y control.N146 $flatten\control.$ternary$verilog/bsg_idiv.v:1555$1140_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1555$1140_Y control.N140 $flatten\control.$ternary$verilog/bsg_idiv.v:1554$1141_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1554$1141_Y control.N134 $flatten\control.$ternary$verilog/bsg_idiv.v:1553$1142_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1553$1142_Y control.N128 $flatten\control.$ternary$verilog/bsg_idiv.v:1552$1143_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1552$1143_Y control.N122 $flatten\control.$ternary$verilog/bsg_idiv.v:1551$1144_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1551$1144_Y control.N116 $flatten\control.$ternary$verilog/bsg_idiv.v:1550$1145_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1550$1145_Y control.N110 $flatten\control.$ternary$verilog/bsg_idiv.v:1549$1146_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1549$1146_Y control.N104 $flatten\control.$ternary$verilog/bsg_idiv.v:1548$1147_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1548$1147_Y control.N98 $flatten\control.$ternary$verilog/bsg_idiv.v:1547$1148_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1547$1148_Y control.N92 $flatten\control.$ternary$verilog/bsg_idiv.v:1546$1149_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1546$1149_Y control.N86 $flatten\control.$ternary$verilog/bsg_idiv.v:1545$1150_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1545$1150_Y control.N80 $flatten\control.$ternary$verilog/bsg_idiv.v:1544$1151_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1544$1151_Y control.N74 $flatten\control.$ternary$verilog/bsg_idiv.v:1543$1152_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1543$1152_Y control.N68 $flatten\control.$ternary$verilog/bsg_idiv.v:1542$1153_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1542$1153_Y control.N62 $flatten\control.$ternary$verilog/bsg_idiv.v:1541$1154_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1541$1154_Y control.N56 $flatten\control.$ternary$verilog/bsg_idiv.v:1540$1155_Y
1-0 1
-11 1
.names $flatten\control.$ternary$verilog/bsg_idiv.v:1540$1155_Y $true control.N0 control.opA_clr_l_o
1-0 1
-11 1
.names control.r_neg control.N291 control.N284 $flatten\control.$ternary$verilog/bsg_idiv.v:1621$1160_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1621$1160_Y control.N278 $flatten\control.$ternary$verilog/bsg_idiv.v:1620$1161_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1620$1161_Y control.N272 $flatten\control.$ternary$verilog/bsg_idiv.v:1619$1162_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1619$1162_Y control.N266 $flatten\control.$ternary$verilog/bsg_idiv.v:1618$1163_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1618$1163_Y control.N260 $flatten\control.$ternary$verilog/bsg_idiv.v:1617$1164_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1617$1164_Y control.N254 $flatten\control.$ternary$verilog/bsg_idiv.v:1616$1165_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1616$1165_Y control.N248 $flatten\control.$ternary$verilog/bsg_idiv.v:1615$1166_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1615$1166_Y control.N242 $flatten\control.$ternary$verilog/bsg_idiv.v:1614$1167_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1614$1167_Y control.N236 $flatten\control.$ternary$verilog/bsg_idiv.v:1613$1168_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1613$1168_Y control.N230 $flatten\control.$ternary$verilog/bsg_idiv.v:1612$1169_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1612$1169_Y control.N224 $flatten\control.$ternary$verilog/bsg_idiv.v:1611$1170_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1611$1170_Y control.N218 $flatten\control.$ternary$verilog/bsg_idiv.v:1610$1171_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1610$1171_Y control.N212 $flatten\control.$ternary$verilog/bsg_idiv.v:1609$1172_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1609$1172_Y control.N206 $flatten\control.$ternary$verilog/bsg_idiv.v:1608$1173_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1608$1173_Y control.N200 $flatten\control.$ternary$verilog/bsg_idiv.v:1607$1174_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1607$1174_Y control.N194 $flatten\control.$ternary$verilog/bsg_idiv.v:1606$1175_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1606$1175_Y control.N188 $flatten\control.$ternary$verilog/bsg_idiv.v:1605$1176_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1605$1176_Y control.N182 $flatten\control.$ternary$verilog/bsg_idiv.v:1604$1177_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1604$1177_Y control.N176 $flatten\control.$ternary$verilog/bsg_idiv.v:1603$1178_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1603$1178_Y control.N170 $flatten\control.$ternary$verilog/bsg_idiv.v:1602$1179_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1602$1179_Y control.N164 $flatten\control.$ternary$verilog/bsg_idiv.v:1601$1180_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1601$1180_Y control.N158 $flatten\control.$ternary$verilog/bsg_idiv.v:1600$1181_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1600$1181_Y control.N152 $flatten\control.$ternary$verilog/bsg_idiv.v:1599$1182_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1599$1182_Y control.N146 $flatten\control.$ternary$verilog/bsg_idiv.v:1598$1183_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1598$1183_Y control.N140 $flatten\control.$ternary$verilog/bsg_idiv.v:1597$1184_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1597$1184_Y control.N134 $flatten\control.$ternary$verilog/bsg_idiv.v:1596$1185_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1596$1185_Y control.N128 $flatten\control.$ternary$verilog/bsg_idiv.v:1595$1186_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1595$1186_Y control.N122 $flatten\control.$ternary$verilog/bsg_idiv.v:1594$1187_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1594$1187_Y control.N116 $flatten\control.$ternary$verilog/bsg_idiv.v:1593$1188_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1593$1188_Y control.N110 $flatten\control.$ternary$verilog/bsg_idiv.v:1592$1189_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1592$1189_Y control.N104 $flatten\control.$ternary$verilog/bsg_idiv.v:1591$1190_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1591$1190_Y control.N98 $flatten\control.$ternary$verilog/bsg_idiv.v:1590$1191_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1590$1191_Y control.N92 $flatten\control.$ternary$verilog/bsg_idiv.v:1589$1192_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1589$1192_Y control.N86 $flatten\control.$ternary$verilog/bsg_idiv.v:1588$1193_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1588$1193_Y control.N80 $flatten\control.$ternary$verilog/bsg_idiv.v:1587$1194_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1587$1194_Y control.N74 $flatten\control.$ternary$verilog/bsg_idiv.v:1586$1195_Y
1-0 1
-11 1
.names $true $flatten\control.$ternary$verilog/bsg_idiv.v:1586$1195_Y control.N68 $flatten\control.$ternary$verilog/bsg_idiv.v:1585$1196_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1585$1196_Y control.N62 $flatten\control.$ternary$verilog/bsg_idiv.v:1584$1197_Y
1-0 1
-11 1
.names $false $flatten\control.$ternary$verilog/bsg_idiv.v:1584$1197_Y control.N56 $flatten\control.$ternary$verilog/bsg_idiv.v:1583$1198_Y
1-0 1
-11 1
.names $flatten\control.$ternary$verilog/bsg_idiv.v:1583$1198_Y $false control.N0 buf_opB_inv.i
1-0 1
-11 1
.names control.N74 control.N4
0 1
.names control.N80 control.N5
0 1
.names control.N86 control.N6
0 1
.names control.N92 control.N7
0 1
.names control.N98 control.N8
0 1
.names control.N104 control.N105
0 1
.names control.N110 control.N10
0 1
.names control.N116 control.N11
0 1
.names control.N122 control.N12
0 1
.names control.N128 control.N129
0 1
.names control.N134 control.N135
0 1
.names control.N140 control.N141
0 1
.names control.N146 control.N147
0 1
.names control.N152 control.N153
0 1
.names control.N158 control.N159
0 1
.names control.N164 control.N165
0 1
.names control.N170 control.N171
0 1
.names control.N176 control.N177
0 1
.names control.N182 control.N183
0 1
.names control.N188 control.N189
0 1
.names control.N194 control.N195
0 1
.names control.N200 control.N201
0 1
.names control.N206 control.N207
0 1
.names control.N212 control.N213
0 1
.names control.N218 control.N219
0 1
.names control.N224 control.N225
0 1
.names control.N347 ready_o
0 1
.names control.state[5] control.N349
0 1
.names control.state[3] control.N350
0 1
.names control.state[0] control.N351
0 1
.names control.N356 v_o
0 1
.names control.N68 control.N3
0 1
.names control.N62 control.N2
0 1
.names control.N56 control.N1
0 1
.names control.add_neg_last control.N43
0 1
.names control.state[4] control.N44
0 1
.names control.state[2] control.N45
0 1
.names control.state[1] control.N46
0 1
.names control.N236 control.N237
0 1
.names control.N242 control.N243
0 1
.names control.N248 control.N249
0 1
.names control.N254 control.N255
0 1
.names control.N260 control.N261
0 1
.names control.N266 control.N267
0 1
.names control.N272 control.N273
0 1
.names control.N284 control.N285
0 1
.names control.N290 control.N291
0 1
.names control.N296 control.N297
0 1
.names yumi_i control.N300
0 1
.names control.N349 control.N44 control.N47
11 1
.names control.N350 control.N45 control.N48
11 1
.names control.N46 control.N351 control.N49
11 1
.names control.N47 control.N48 control.N50
11 1
.names control.N50 control.N49 control.N0
11 1
.names control.N55 control.N102 control.N56
1- 1
-1 1
.names control.N55 control.N108 control.N62
1- 1
-1 1
.names control.N100 control.N143 control.N55
1- 1
-1 1
.names control.N55 control.N114 control.N68
1- 1
-1 1
.names control.N73 control.N120 control.N74
1- 1
-1 1
.names control.N73 control.N102 control.N80
1- 1
-1 1
.names control.N73 control.N108 control.N86
1- 1
-1 1
.names control.N100 control.N167 control.N73
1- 1
-1 1
.names control.N73 control.N114 control.N92
1- 1
-1 1
.names control.N103 control.N120 control.N98
1- 1
-1 1
.names control.N103 control.N102 control.N104
1- 1
-1 1
.names control.N103 control.N108 control.N110
1- 1
-1 1
.names control.N100 control.N101 control.N103
1- 1
-1 1
.names control.N103 control.N114 control.N116
1- 1
-1 1
.names control.N121 control.N120 control.N122
1- 1
-1 1
.names control.N121 control.N102 control.N128
1- 1
-1 1
.names control.N121 control.N108 control.N134
1- 1
-1 1
.names control.N100 control.N119 control.N121
1- 1
-1 1
.names control.N121 control.N114 control.N140
1- 1
-1 1
.names control.N145 control.N120 control.N146
1- 1
-1 1
.names control.N145 control.N102 control.N152
1- 1
-1 1
.names control.N145 control.N108 control.N158
1- 1
-1 1
.names control.N142 control.N143 control.N145
1- 1
-1 1
.names control.N145 control.N114 control.N164
1- 1
-1 1
.names control.N169 control.N120 control.N170
1- 1
-1 1
.names control.N169 control.N102 control.N176
1- 1
-1 1
.names control.N169 control.N108 control.N182
1- 1
-1 1
.names control.N142 control.N167 control.N169
1- 1
-1 1
.names control.N169 control.N114 control.N188
1- 1
-1 1
.names control.N193 control.N120 control.N194
1- 1
-1 1
.names control.N193 control.N102 control.N200
1- 1
-1 1
.names control.N193 control.N108 control.N206
1- 1
-1 1
.names control.N142 control.N101 control.N193
1- 1
-1 1
.names control.N193 control.N114 control.N212
1- 1
-1 1
.names control.N217 control.N120 control.N218
1- 1
-1 1
.names control.N217 control.N102 control.N224
1- 1
-1 1
.names control.N217 control.N108 control.N230
1- 1
-1 1
.names control.state[5] control.N44 control.N142
1- 1
-1 1
.names control.N350 control.N45 control.N119
1- 1
-1 1
.names control.N142 control.N119 control.N217
1- 1
-1 1
.names control.N217 control.N114 control.N236
1- 1
-1 1
.names control.N241 control.N120 control.N242
1- 1
-1 1
.names control.N241 control.N102 control.N248
1- 1
-1 1
.names control.N241 control.N108 control.N254
1- 1
-1 1
.names control.state[3] control.state[2] control.N143
1- 1
-1 1
.names control.N238 control.N143 control.N241
1- 1
-1 1
.names control.N241 control.N114 control.N260
1- 1
-1 1
.names control.N265 control.N120 control.N266
1- 1
-1 1
.names control.N265 control.N102 control.N272
1- 1
-1 1
.names control.N46 control.state[0] control.N108
1- 1
-1 1
.names control.N265 control.N108 control.N278
1- 1
-1 1
.names control.state[3] control.N45 control.N167
1- 1
-1 1
.names control.N46 control.N351 control.N114
1- 1
-1 1
.names control.N238 control.N167 control.N265
1- 1
-1 1
.names control.N265 control.N114 control.N284
1- 1
-1 1
.names control.state[1] control.state[0] control.N120
1- 1
-1 1
.names control.N289 control.N120 control.N290
1- 1
-1 1
.names control.N350 control.state[2] control.N101
1- 1
-1 1
.names control.state[1] control.N351 control.N102
1- 1
-1 1
.names control.N238 control.N101 control.N289
1- 1
-1 1
.names control.N289 control.N102 control.N296
1- 1
-1 1
.names control.state[4] control.state[5] control.N100
1- 1
-1 1
.names control.state[3] control.N100 control.N344
1- 1
-1 1
.names control.state[2] control.N344 control.N345
1- 1
-1 1
.names control.state[1] control.N345 control.N346
1- 1
-1 1
.names control.state[0] control.N346 control.N347
1- 1
-1 1
.names control.state[4] control.N349 control.N238
1- 1
-1 1
.names control.N350 control.N238 control.N353
1- 1
-1 1
.names control.state[2] control.N353 control.N354
1- 1
-1 1
.names control.state[1] control.N354 control.N355
1- 1
-1 1
.names control.N351 control.N355 control.N356
1- 1
-1 1
.names control.N358 control.signed_div_r_i control.N42
11 1
.names control.opA_is_neg_i control.opC_is_neg_i control.N358
10 1
01 1
.names control.opA_is_neg_i control.signed_div_r_i control.N298
11 1
.names control.opC_is_neg_i control.signed_div_r_i control.N299
11 1
.names control.N1 control.N0 control.N301
1- 1
-1 1
.names control.N2 control.N301 control.N302
1- 1
-1 1
.names control.N3 control.N302 control.N303
1- 1
-1 1
.names control.N4 control.N303 control.N304
1- 1
-1 1
.names control.N5 control.N304 control.N305
1- 1
-1 1
.names control.N6 control.N305 control.N306
1- 1
-1 1
.names control.N7 control.N306 control.N307
1- 1
-1 1
.names control.N8 control.N307 control.N308
1- 1
-1 1
.names control.N105 control.N308 control.N309
1- 1
-1 1
.names control.N10 control.N309 control.N310
1- 1
-1 1
.names control.N11 control.N310 control.N311
1- 1
-1 1
.names control.N12 control.N311 control.N312
1- 1
-1 1
.names control.N129 control.N312 control.N313
1- 1
-1 1
.names control.N135 control.N313 control.N314
1- 1
-1 1
.names control.N141 control.N314 control.N315
1- 1
-1 1
.names control.N147 control.N315 control.N316
1- 1
-1 1
.names control.N153 control.N316 control.N317
1- 1
-1 1
.names control.N159 control.N317 control.N318
1- 1
-1 1
.names control.N165 control.N318 control.N319
1- 1
-1 1
.names control.N171 control.N319 control.N320
1- 1
-1 1
.names control.N177 control.N320 control.N321
1- 1
-1 1
.names control.N183 control.N321 control.N322
1- 1
-1 1
.names control.N189 control.N322 control.N323
1- 1
-1 1
.names control.N195 control.N323 control.N324
1- 1
-1 1
.names control.N201 control.N324 control.N325
1- 1
-1 1
.names control.N207 control.N325 control.N326
1- 1
-1 1
.names control.N213 control.N326 control.N327
1- 1
-1 1
.names control.N219 control.N327 control.N328
1- 1
-1 1
.names control.N225 control.N328 control.N329
1- 1
-1 1
.names control.N231 control.N329 control.N330
1- 1
-1 1
.names control.N237 control.N330 control.N331
1- 1
-1 1
.names control.N243 control.N331 control.N332
1- 1
-1 1
.names control.N249 control.N332 control.N333
1- 1
-1 1
.names control.N255 control.N333 control.N334
1- 1
-1 1
.names control.N261 control.N334 control.N335
1- 1
-1 1
.names control.N267 control.N335 control.N336
1- 1
-1 1
.names control.N273 control.N336 control.N337
1- 1
-1 1
.names control.N279 control.N337 control.N338
1- 1
-1 1
.names control.N285 control.N338 control.N339
1- 1
-1 1
.names control.N291 control.N339 control.N340
1- 1
-1 1
.names control.N297 control.N340 control.N341
1- 1
-1 1
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[0] E=control.N0 Q=dividend_reg.data_o[0]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[1] E=control.N0 Q=dividend_reg.data_o[1]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[2] E=control.N0 Q=dividend_reg.data_o[2]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[3] E=control.N0 Q=dividend_reg.data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[4] E=control.N0 Q=dividend_reg.data_o[4]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[5] E=control.N0 Q=dividend_reg.data_o[5]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[6] E=control.N0 Q=dividend_reg.data_o[6]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[7] E=control.N0 Q=dividend_reg.data_o[7]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[8] E=control.N0 Q=dividend_reg.data_o[8]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[9] E=control.N0 Q=dividend_reg.data_o[9]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[10] E=control.N0 Q=dividend_reg.data_o[10]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[11] E=control.N0 Q=dividend_reg.data_o[11]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[12] E=control.N0 Q=dividend_reg.data_o[12]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[13] E=control.N0 Q=dividend_reg.data_o[13]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[14] E=control.N0 Q=dividend_reg.data_o[14]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[15] E=control.N0 Q=dividend_reg.data_o[15]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[16] E=control.N0 Q=dividend_reg.data_o[16]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[17] E=control.N0 Q=dividend_reg.data_o[17]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[18] E=control.N0 Q=dividend_reg.data_o[18]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[19] E=control.N0 Q=dividend_reg.data_o[19]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[20] E=control.N0 Q=dividend_reg.data_o[20]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[21] E=control.N0 Q=dividend_reg.data_o[21]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[22] E=control.N0 Q=dividend_reg.data_o[22]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[23] E=control.N0 Q=dividend_reg.data_o[23]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[24] E=control.N0 Q=dividend_reg.data_o[24]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[25] E=control.N0 Q=dividend_reg.data_o[25]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[26] E=control.N0 Q=dividend_reg.data_o[26]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[27] E=control.N0 Q=dividend_reg.data_o[27]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[28] E=control.N0 Q=dividend_reg.data_o[28]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[29] E=control.N0 Q=dividend_reg.data_o[29]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[30] E=control.N0 Q=dividend_reg.data_o[30]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[31] E=control.N0 Q=dividend_reg.data_o[31]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[0] E=control.N0 Q=divisor_reg.data_o[0]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[1] E=control.N0 Q=divisor_reg.data_o[1]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[2] E=control.N0 Q=divisor_reg.data_o[2]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[3] E=control.N0 Q=divisor_reg.data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[4] E=control.N0 Q=divisor_reg.data_o[4]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[5] E=control.N0 Q=divisor_reg.data_o[5]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[6] E=control.N0 Q=divisor_reg.data_o[6]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[7] E=control.N0 Q=divisor_reg.data_o[7]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[8] E=control.N0 Q=divisor_reg.data_o[8]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[9] E=control.N0 Q=divisor_reg.data_o[9]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[10] E=control.N0 Q=divisor_reg.data_o[10]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[11] E=control.N0 Q=divisor_reg.data_o[11]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[12] E=control.N0 Q=divisor_reg.data_o[12]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[13] E=control.N0 Q=divisor_reg.data_o[13]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[14] E=control.N0 Q=divisor_reg.data_o[14]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[15] E=control.N0 Q=divisor_reg.data_o[15]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[16] E=control.N0 Q=divisor_reg.data_o[16]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[17] E=control.N0 Q=divisor_reg.data_o[17]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[18] E=control.N0 Q=divisor_reg.data_o[18]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[19] E=control.N0 Q=divisor_reg.data_o[19]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[20] E=control.N0 Q=divisor_reg.data_o[20]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[21] E=control.N0 Q=divisor_reg.data_o[21]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[22] E=control.N0 Q=divisor_reg.data_o[22]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[23] E=control.N0 Q=divisor_reg.data_o[23]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[24] E=control.N0 Q=divisor_reg.data_o[24]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[25] E=control.N0 Q=divisor_reg.data_o[25]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[26] E=control.N0 Q=divisor_reg.data_o[26]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[27] E=control.N0 Q=divisor_reg.data_o[27]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[28] E=control.N0 Q=divisor_reg.data_o[28]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[29] E=control.N0 Q=divisor_reg.data_o[29]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[30] E=control.N0 Q=divisor_reg.data_o[30]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[31] E=control.N0 Q=divisor_reg.data_o[31]
.names adder.o[32] muxA.data_i[65] control.opA_sel_o muxA.data_o[32]
1-0 1
-11 1
.names adder.o[31] divisor_reg.data_o[31] control.opA_sel_o muxA.data_o[31]
1-0 1
-11 1
.names adder.o[30] divisor_reg.data_o[30] control.opA_sel_o muxA.data_o[30]
1-0 1
-11 1
.names adder.o[29] divisor_reg.data_o[29] control.opA_sel_o muxA.data_o[29]
1-0 1
-11 1
.names adder.o[28] divisor_reg.data_o[28] control.opA_sel_o muxA.data_o[28]
1-0 1
-11 1
.names adder.o[27] divisor_reg.data_o[27] control.opA_sel_o muxA.data_o[27]
1-0 1
-11 1
.names adder.o[26] divisor_reg.data_o[26] control.opA_sel_o muxA.data_o[26]
1-0 1
-11 1
.names adder.o[25] divisor_reg.data_o[25] control.opA_sel_o muxA.data_o[25]
1-0 1
-11 1
.names adder.o[24] divisor_reg.data_o[24] control.opA_sel_o muxA.data_o[24]
1-0 1
-11 1
.names adder.o[23] divisor_reg.data_o[23] control.opA_sel_o muxA.data_o[23]
1-0 1
-11 1
.names adder.o[22] divisor_reg.data_o[22] control.opA_sel_o muxA.data_o[22]
1-0 1
-11 1
.names adder.o[21] divisor_reg.data_o[21] control.opA_sel_o muxA.data_o[21]
1-0 1
-11 1
.names adder.o[20] divisor_reg.data_o[20] control.opA_sel_o muxA.data_o[20]
1-0 1
-11 1
.names adder.o[19] divisor_reg.data_o[19] control.opA_sel_o muxA.data_o[19]
1-0 1
-11 1
.names adder.o[18] divisor_reg.data_o[18] control.opA_sel_o muxA.data_o[18]
1-0 1
-11 1
.names adder.o[17] divisor_reg.data_o[17] control.opA_sel_o muxA.data_o[17]
1-0 1
-11 1
.names adder.o[16] divisor_reg.data_o[16] control.opA_sel_o muxA.data_o[16]
1-0 1
-11 1
.names adder.o[15] divisor_reg.data_o[15] control.opA_sel_o muxA.data_o[15]
1-0 1
-11 1
.names adder.o[14] divisor_reg.data_o[14] control.opA_sel_o muxA.data_o[14]
1-0 1
-11 1
.names adder.o[13] divisor_reg.data_o[13] control.opA_sel_o muxA.data_o[13]
1-0 1
-11 1
.names adder.o[12] divisor_reg.data_o[12] control.opA_sel_o muxA.data_o[12]
1-0 1
-11 1
.names adder.o[11] divisor_reg.data_o[11] control.opA_sel_o muxA.data_o[11]
1-0 1
-11 1
.names adder.o[10] divisor_reg.data_o[10] control.opA_sel_o muxA.data_o[10]
1-0 1
-11 1
.names adder.o[9] divisor_reg.data_o[9] control.opA_sel_o muxA.data_o[9]
1-0 1
-11 1
.names adder.o[8] divisor_reg.data_o[8] control.opA_sel_o muxA.data_o[8]
1-0 1
-11 1
.names adder.o[7] divisor_reg.data_o[7] control.opA_sel_o muxA.data_o[7]
1-0 1
-11 1
.names adder.o[6] divisor_reg.data_o[6] control.opA_sel_o muxA.data_o[6]
1-0 1
-11 1
.names adder.o[5] divisor_reg.data_o[5] control.opA_sel_o muxA.data_o[5]
1-0 1
-11 1
.names adder.o[4] divisor_reg.data_o[4] control.opA_sel_o muxA.data_o[4]
1-0 1
-11 1
.names adder.o[3] divisor_reg.data_o[3] control.opA_sel_o muxA.data_o[3]
1-0 1
-11 1
.names adder.o[2] divisor_reg.data_o[2] control.opA_sel_o muxA.data_o[2]
1-0 1
-11 1
.names adder.o[1] divisor_reg.data_o[1] control.opA_sel_o muxA.data_o[1]
1-0 1
-11 1
.names adder.o[0] divisor_reg.data_o[0] control.opA_sel_o muxA.data_o[0]
1-0 1
-11 1
.names adder.o[31] control.opB_sel_o[0] muxB.data_masked[32]
11 1
.names adder.o[30] control.opB_sel_o[0] muxB.data_masked[31]
11 1
.names adder.o[29] control.opB_sel_o[0] muxB.data_masked[30]
11 1
.names adder.o[28] control.opB_sel_o[0] muxB.data_masked[29]
11 1
.names adder.o[27] control.opB_sel_o[0] muxB.data_masked[28]
11 1
.names adder.o[26] control.opB_sel_o[0] muxB.data_masked[27]
11 1
.names adder.o[25] control.opB_sel_o[0] muxB.data_masked[26]
11 1
.names adder.o[24] control.opB_sel_o[0] muxB.data_masked[25]
11 1
.names adder.o[23] control.opB_sel_o[0] muxB.data_masked[24]
11 1
.names adder.o[22] control.opB_sel_o[0] muxB.data_masked[23]
11 1
.names adder.o[21] control.opB_sel_o[0] muxB.data_masked[22]
11 1
.names adder.o[20] control.opB_sel_o[0] muxB.data_masked[21]
11 1
.names adder.o[19] control.opB_sel_o[0] muxB.data_masked[20]
11 1
.names adder.o[18] control.opB_sel_o[0] muxB.data_masked[19]
11 1
.names adder.o[17] control.opB_sel_o[0] muxB.data_masked[18]
11 1
.names adder.o[16] control.opB_sel_o[0] muxB.data_masked[17]
11 1
.names adder.o[15] control.opB_sel_o[0] muxB.data_masked[16]
11 1
.names adder.o[14] control.opB_sel_o[0] muxB.data_masked[15]
11 1
.names adder.o[13] control.opB_sel_o[0] muxB.data_masked[14]
11 1
.names adder.o[12] control.opB_sel_o[0] muxB.data_masked[13]
11 1
.names adder.o[11] control.opB_sel_o[0] muxB.data_masked[12]
11 1
.names adder.o[10] control.opB_sel_o[0] muxB.data_masked[11]
11 1
.names adder.o[9] control.opB_sel_o[0] muxB.data_masked[10]
11 1
.names adder.o[8] control.opB_sel_o[0] muxB.data_masked[9]
11 1
.names adder.o[7] control.opB_sel_o[0] muxB.data_masked[8]
11 1
.names adder.o[6] control.opB_sel_o[0] muxB.data_masked[7]
11 1
.names adder.o[5] control.opB_sel_o[0] muxB.data_masked[6]
11 1
.names adder.o[4] control.opB_sel_o[0] muxB.data_masked[5]
11 1
.names adder.o[3] control.opB_sel_o[0] muxB.data_masked[4]
11 1
.names adder.o[2] control.opB_sel_o[0] muxB.data_masked[3]
11 1
.names adder.o[1] control.opB_sel_o[0] muxB.data_masked[2]
11 1
.names adder.o[0] control.opB_sel_o[0] muxB.data_masked[1]
11 1
.names control.opC_is_neg_i control.opB_sel_o[0] muxB.data_masked[0]
11 1
.names adder.o[32] control.opB_sel_o[1] muxB.data_masked[65]
11 1
.names adder.o[31] control.opB_sel_o[1] muxB.data_masked[64]
11 1
.names adder.o[30] control.opB_sel_o[1] muxB.data_masked[63]
11 1
.names adder.o[29] control.opB_sel_o[1] muxB.data_masked[62]
11 1
.names adder.o[28] control.opB_sel_o[1] muxB.data_masked[61]
11 1
.names adder.o[27] control.opB_sel_o[1] muxB.data_masked[60]
11 1
.names adder.o[26] control.opB_sel_o[1] muxB.data_masked[59]
11 1
.names adder.o[25] control.opB_sel_o[1] muxB.data_masked[58]
11 1
.names adder.o[24] control.opB_sel_o[1] muxB.data_masked[57]
11 1
.names adder.o[23] control.opB_sel_o[1] muxB.data_masked[56]
11 1
.names adder.o[22] control.opB_sel_o[1] muxB.data_masked[55]
11 1
.names adder.o[21] control.opB_sel_o[1] muxB.data_masked[54]
11 1
.names adder.o[20] control.opB_sel_o[1] muxB.data_masked[53]
11 1
.names adder.o[19] control.opB_sel_o[1] muxB.data_masked[52]
11 1
.names adder.o[18] control.opB_sel_o[1] muxB.data_masked[51]
11 1
.names adder.o[17] control.opB_sel_o[1] muxB.data_masked[50]
11 1
.names adder.o[16] control.opB_sel_o[1] muxB.data_masked[49]
11 1
.names adder.o[15] control.opB_sel_o[1] muxB.data_masked[48]
11 1
.names adder.o[14] control.opB_sel_o[1] muxB.data_masked[47]
11 1
.names adder.o[13] control.opB_sel_o[1] muxB.data_masked[46]
11 1
.names adder.o[12] control.opB_sel_o[1] muxB.data_masked[45]
11 1
.names adder.o[11] control.opB_sel_o[1] muxB.data_masked[44]
11 1
.names adder.o[10] control.opB_sel_o[1] muxB.data_masked[43]
11 1
.names adder.o[9] control.opB_sel_o[1] muxB.data_masked[42]
11 1
.names adder.o[8] control.opB_sel_o[1] muxB.data_masked[41]
11 1
.names adder.o[7] control.opB_sel_o[1] muxB.data_masked[40]
11 1
.names adder.o[6] control.opB_sel_o[1] muxB.data_masked[39]
11 1
.names adder.o[5] control.opB_sel_o[1] muxB.data_masked[38]
11 1
.names adder.o[4] control.opB_sel_o[1] muxB.data_masked[37]
11 1
.names adder.o[3] control.opB_sel_o[1] muxB.data_masked[36]
11 1
.names adder.o[2] control.opB_sel_o[1] muxB.data_masked[35]
11 1
.names adder.o[1] control.opB_sel_o[1] muxB.data_masked[34]
11 1
.names adder.o[0] control.opB_sel_o[1] muxB.data_masked[33]
11 1
.names control.opC_is_neg_i control.opB_sel_o[2] muxB.data_masked[98]
11 1
.names quotient_o[31] control.opB_sel_o[2] muxB.data_masked[97]
11 1
.names quotient_o[30] control.opB_sel_o[2] muxB.data_masked[96]
11 1
.names quotient_o[29] control.opB_sel_o[2] muxB.data_masked[95]
11 1
.names quotient_o[28] control.opB_sel_o[2] muxB.data_masked[94]
11 1
.names quotient_o[27] control.opB_sel_o[2] muxB.data_masked[93]
11 1
.names quotient_o[26] control.opB_sel_o[2] muxB.data_masked[92]
11 1
.names quotient_o[25] control.opB_sel_o[2] muxB.data_masked[91]
11 1
.names quotient_o[24] control.opB_sel_o[2] muxB.data_masked[90]
11 1
.names quotient_o[23] control.opB_sel_o[2] muxB.data_masked[89]
11 1
.names quotient_o[22] control.opB_sel_o[2] muxB.data_masked[88]
11 1
.names quotient_o[21] control.opB_sel_o[2] muxB.data_masked[87]
11 1
.names quotient_o[20] control.opB_sel_o[2] muxB.data_masked[86]
11 1
.names quotient_o[19] control.opB_sel_o[2] muxB.data_masked[85]
11 1
.names quotient_o[18] control.opB_sel_o[2] muxB.data_masked[84]
11 1
.names quotient_o[17] control.opB_sel_o[2] muxB.data_masked[83]
11 1
.names quotient_o[16] control.opB_sel_o[2] muxB.data_masked[82]
11 1
.names quotient_o[15] control.opB_sel_o[2] muxB.data_masked[81]
11 1
.names quotient_o[14] control.opB_sel_o[2] muxB.data_masked[80]
11 1
.names quotient_o[13] control.opB_sel_o[2] muxB.data_masked[79]
11 1
.names quotient_o[12] control.opB_sel_o[2] muxB.data_masked[78]
11 1
.names quotient_o[11] control.opB_sel_o[2] muxB.data_masked[77]
11 1
.names quotient_o[10] control.opB_sel_o[2] muxB.data_masked[76]
11 1
.names quotient_o[9] control.opB_sel_o[2] muxB.data_masked[75]
11 1
.names quotient_o[8] control.opB_sel_o[2] muxB.data_masked[74]
11 1
.names quotient_o[7] control.opB_sel_o[2] muxB.data_masked[73]
11 1
.names quotient_o[6] control.opB_sel_o[2] muxB.data_masked[72]
11 1
.names quotient_o[5] control.opB_sel_o[2] muxB.data_masked[71]
11 1
.names quotient_o[4] control.opB_sel_o[2] muxB.data_masked[70]
11 1
.names quotient_o[3] control.opB_sel_o[2] muxB.data_masked[69]
11 1
.names quotient_o[2] control.opB_sel_o[2] muxB.data_masked[68]
11 1
.names quotient_o[1] control.opB_sel_o[2] muxB.data_masked[67]
11 1
.names quotient_o[0] control.opB_sel_o[2] muxB.data_masked[66]
11 1
.names muxB.N0 muxB.data_masked[0] muxB.data_o[0]
1- 1
-1 1
.names muxB.data_masked[66] muxB.data_masked[33] muxB.N0
1- 1
-1 1
.names muxB.N1 muxB.data_masked[1] muxB.data_o[1]
1- 1
-1 1
.names muxB.data_masked[67] muxB.data_masked[34] muxB.N1
1- 1
-1 1
.names muxB.N2 muxB.data_masked[2] muxB.data_o[2]
1- 1
-1 1
.names muxB.data_masked[68] muxB.data_masked[35] muxB.N2
1- 1
-1 1
.names muxB.N3 muxB.data_masked[3] muxB.data_o[3]
1- 1
-1 1
.names muxB.data_masked[69] muxB.data_masked[36] muxB.N3
1- 1
-1 1
.names muxB.N4 muxB.data_masked[4] muxB.data_o[4]
1- 1
-1 1
.names muxB.data_masked[70] muxB.data_masked[37] muxB.N4
1- 1
-1 1
.names muxB.N5 muxB.data_masked[5] muxB.data_o[5]
1- 1
-1 1
.names muxB.data_masked[71] muxB.data_masked[38] muxB.N5
1- 1
-1 1
.names muxB.N6 muxB.data_masked[6] muxB.data_o[6]
1- 1
-1 1
.names muxB.data_masked[72] muxB.data_masked[39] muxB.N6
1- 1
-1 1
.names muxB.N7 muxB.data_masked[7] muxB.data_o[7]
1- 1
-1 1
.names muxB.data_masked[73] muxB.data_masked[40] muxB.N7
1- 1
-1 1
.names muxB.N8 muxB.data_masked[8] muxB.data_o[8]
1- 1
-1 1
.names muxB.data_masked[74] muxB.data_masked[41] muxB.N8
1- 1
-1 1
.names muxB.N9 muxB.data_masked[9] muxB.data_o[9]
1- 1
-1 1
.names muxB.data_masked[75] muxB.data_masked[42] muxB.N9
1- 1
-1 1
.names muxB.N10 muxB.data_masked[10] muxB.data_o[10]
1- 1
-1 1
.names muxB.data_masked[76] muxB.data_masked[43] muxB.N10
1- 1
-1 1
.names muxB.N11 muxB.data_masked[11] muxB.data_o[11]
1- 1
-1 1
.names muxB.data_masked[77] muxB.data_masked[44] muxB.N11
1- 1
-1 1
.names muxB.N12 muxB.data_masked[12] muxB.data_o[12]
1- 1
-1 1
.names muxB.data_masked[78] muxB.data_masked[45] muxB.N12
1- 1
-1 1
.names muxB.N13 muxB.data_masked[13] muxB.data_o[13]
1- 1
-1 1
.names muxB.data_masked[79] muxB.data_masked[46] muxB.N13
1- 1
-1 1
.names muxB.N14 muxB.data_masked[14] muxB.data_o[14]
1- 1
-1 1
.names muxB.data_masked[80] muxB.data_masked[47] muxB.N14
1- 1
-1 1
.names muxB.N15 muxB.data_masked[15] muxB.data_o[15]
1- 1
-1 1
.names muxB.data_masked[81] muxB.data_masked[48] muxB.N15
1- 1
-1 1
.names muxB.N16 muxB.data_masked[16] muxB.data_o[16]
1- 1
-1 1
.names muxB.data_masked[82] muxB.data_masked[49] muxB.N16
1- 1
-1 1
.names muxB.N17 muxB.data_masked[17] muxB.data_o[17]
1- 1
-1 1
.names muxB.data_masked[83] muxB.data_masked[50] muxB.N17
1- 1
-1 1
.names muxB.N18 muxB.data_masked[18] muxB.data_o[18]
1- 1
-1 1
.names muxB.data_masked[84] muxB.data_masked[51] muxB.N18
1- 1
-1 1
.names muxB.N19 muxB.data_masked[19] muxB.data_o[19]
1- 1
-1 1
.names muxB.data_masked[85] muxB.data_masked[52] muxB.N19
1- 1
-1 1
.names muxB.N20 muxB.data_masked[20] muxB.data_o[20]
1- 1
-1 1
.names muxB.data_masked[86] muxB.data_masked[53] muxB.N20
1- 1
-1 1
.names muxB.N21 muxB.data_masked[21] muxB.data_o[21]
1- 1
-1 1
.names muxB.data_masked[87] muxB.data_masked[54] muxB.N21
1- 1
-1 1
.names muxB.N22 muxB.data_masked[22] muxB.data_o[22]
1- 1
-1 1
.names muxB.data_masked[88] muxB.data_masked[55] muxB.N22
1- 1
-1 1
.names muxB.N23 muxB.data_masked[23] muxB.data_o[23]
1- 1
-1 1
.names muxB.data_masked[89] muxB.data_masked[56] muxB.N23
1- 1
-1 1
.names muxB.N24 muxB.data_masked[24] muxB.data_o[24]
1- 1
-1 1
.names muxB.data_masked[90] muxB.data_masked[57] muxB.N24
1- 1
-1 1
.names muxB.N25 muxB.data_masked[25] muxB.data_o[25]
1- 1
-1 1
.names muxB.data_masked[91] muxB.data_masked[58] muxB.N25
1- 1
-1 1
.names muxB.N26 muxB.data_masked[26] muxB.data_o[26]
1- 1
-1 1
.names muxB.data_masked[92] muxB.data_masked[59] muxB.N26
1- 1
-1 1
.names muxB.N27 muxB.data_masked[27] muxB.data_o[27]
1- 1
-1 1
.names muxB.data_masked[93] muxB.data_masked[60] muxB.N27
1- 1
-1 1
.names muxB.N28 muxB.data_masked[28] muxB.data_o[28]
1- 1
-1 1
.names muxB.data_masked[94] muxB.data_masked[61] muxB.N28
1- 1
-1 1
.names muxB.N29 muxB.data_masked[29] muxB.data_o[29]
1- 1
-1 1
.names muxB.data_masked[95] muxB.data_masked[62] muxB.N29
1- 1
-1 1
.names muxB.N30 muxB.data_masked[30] muxB.data_o[30]
1- 1
-1 1
.names muxB.data_masked[96] muxB.data_masked[63] muxB.N30
1- 1
-1 1
.names muxB.N31 muxB.data_masked[31] muxB.data_o[31]
1- 1
-1 1
.names muxB.data_masked[97] muxB.data_masked[64] muxB.N31
1- 1
-1 1
.names muxB.N32 muxB.data_masked[32] muxB.data_o[32]
1- 1
-1 1
.names muxB.data_masked[98] muxB.data_masked[65] muxB.N32
1- 1
-1 1
.names quotient_o[31] control.opC_sel_o[0] muxC.data_masked[32]
11 1
.names quotient_o[30] control.opC_sel_o[0] muxC.data_masked[31]
11 1
.names quotient_o[29] control.opC_sel_o[0] muxC.data_masked[30]
11 1
.names quotient_o[28] control.opC_sel_o[0] muxC.data_masked[29]
11 1
.names quotient_o[27] control.opC_sel_o[0] muxC.data_masked[28]
11 1
.names quotient_o[26] control.opC_sel_o[0] muxC.data_masked[27]
11 1
.names quotient_o[25] control.opC_sel_o[0] muxC.data_masked[26]
11 1
.names quotient_o[24] control.opC_sel_o[0] muxC.data_masked[25]
11 1
.names quotient_o[23] control.opC_sel_o[0] muxC.data_masked[24]
11 1
.names quotient_o[22] control.opC_sel_o[0] muxC.data_masked[23]
11 1
.names quotient_o[21] control.opC_sel_o[0] muxC.data_masked[22]
11 1
.names quotient_o[20] control.opC_sel_o[0] muxC.data_masked[21]
11 1
.names quotient_o[19] control.opC_sel_o[0] muxC.data_masked[20]
11 1
.names quotient_o[18] control.opC_sel_o[0] muxC.data_masked[19]
11 1
.names quotient_o[17] control.opC_sel_o[0] muxC.data_masked[18]
11 1
.names quotient_o[16] control.opC_sel_o[0] muxC.data_masked[17]
11 1
.names quotient_o[15] control.opC_sel_o[0] muxC.data_masked[16]
11 1
.names quotient_o[14] control.opC_sel_o[0] muxC.data_masked[15]
11 1
.names quotient_o[13] control.opC_sel_o[0] muxC.data_masked[14]
11 1
.names quotient_o[12] control.opC_sel_o[0] muxC.data_masked[13]
11 1
.names quotient_o[11] control.opC_sel_o[0] muxC.data_masked[12]
11 1
.names quotient_o[10] control.opC_sel_o[0] muxC.data_masked[11]
11 1
.names quotient_o[9] control.opC_sel_o[0] muxC.data_masked[10]
11 1
.names quotient_o[8] control.opC_sel_o[0] muxC.data_masked[9]
11 1
.names quotient_o[7] control.opC_sel_o[0] muxC.data_masked[8]
11 1
.names quotient_o[6] control.opC_sel_o[0] muxC.data_masked[7]
11 1
.names quotient_o[5] control.opC_sel_o[0] muxC.data_masked[6]
11 1
.names quotient_o[4] control.opC_sel_o[0] muxC.data_masked[5]
11 1
.names quotient_o[3] control.opC_sel_o[0] muxC.data_masked[4]
11 1
.names quotient_o[2] control.opC_sel_o[0] muxC.data_masked[3]
11 1
.names quotient_o[1] control.opC_sel_o[0] muxC.data_masked[2]
11 1
.names quotient_o[0] control.opC_sel_o[0] muxC.data_masked[1]
11 1
.names muxC.data_i[0] control.opC_sel_o[0] muxC.data_masked[0]
11 1
.names adder.o[32] control.opC_sel_o[1] muxC.data_masked[65]
11 1
.names adder.o[31] control.opC_sel_o[1] muxC.data_masked[64]
11 1
.names adder.o[30] control.opC_sel_o[1] muxC.data_masked[63]
11 1
.names adder.o[29] control.opC_sel_o[1] muxC.data_masked[62]
11 1
.names adder.o[28] control.opC_sel_o[1] muxC.data_masked[61]
11 1
.names adder.o[27] control.opC_sel_o[1] muxC.data_masked[60]
11 1
.names adder.o[26] control.opC_sel_o[1] muxC.data_masked[59]
11 1
.names adder.o[25] control.opC_sel_o[1] muxC.data_masked[58]
11 1
.names adder.o[24] control.opC_sel_o[1] muxC.data_masked[57]
11 1
.names adder.o[23] control.opC_sel_o[1] muxC.data_masked[56]
11 1
.names adder.o[22] control.opC_sel_o[1] muxC.data_masked[55]
11 1
.names adder.o[21] control.opC_sel_o[1] muxC.data_masked[54]
11 1
.names adder.o[20] control.opC_sel_o[1] muxC.data_masked[53]
11 1
.names adder.o[19] control.opC_sel_o[1] muxC.data_masked[52]
11 1
.names adder.o[18] control.opC_sel_o[1] muxC.data_masked[51]
11 1
.names adder.o[17] control.opC_sel_o[1] muxC.data_masked[50]
11 1
.names adder.o[16] control.opC_sel_o[1] muxC.data_masked[49]
11 1
.names adder.o[15] control.opC_sel_o[1] muxC.data_masked[48]
11 1
.names adder.o[14] control.opC_sel_o[1] muxC.data_masked[47]
11 1
.names adder.o[13] control.opC_sel_o[1] muxC.data_masked[46]
11 1
.names adder.o[12] control.opC_sel_o[1] muxC.data_masked[45]
11 1
.names adder.o[11] control.opC_sel_o[1] muxC.data_masked[44]
11 1
.names adder.o[10] control.opC_sel_o[1] muxC.data_masked[43]
11 1
.names adder.o[9] control.opC_sel_o[1] muxC.data_masked[42]
11 1
.names adder.o[8] control.opC_sel_o[1] muxC.data_masked[41]
11 1
.names adder.o[7] control.opC_sel_o[1] muxC.data_masked[40]
11 1
.names adder.o[6] control.opC_sel_o[1] muxC.data_masked[39]
11 1
.names adder.o[5] control.opC_sel_o[1] muxC.data_masked[38]
11 1
.names adder.o[4] control.opC_sel_o[1] muxC.data_masked[37]
11 1
.names adder.o[3] control.opC_sel_o[1] muxC.data_masked[36]
11 1
.names adder.o[2] control.opC_sel_o[1] muxC.data_masked[35]
11 1
.names adder.o[1] control.opC_sel_o[1] muxC.data_masked[34]
11 1
.names adder.o[0] control.opC_sel_o[1] muxC.data_masked[33]
11 1
.names muxC.data_i[98] control.N1 muxC.data_masked[98]
11 1
.names dividend_reg.data_o[31] control.N1 muxC.data_masked[97]
11 1
.names dividend_reg.data_o[30] control.N1 muxC.data_masked[96]
11 1
.names dividend_reg.data_o[29] control.N1 muxC.data_masked[95]
11 1
.names dividend_reg.data_o[28] control.N1 muxC.data_masked[94]
11 1
.names dividend_reg.data_o[27] control.N1 muxC.data_masked[93]
11 1
.names dividend_reg.data_o[26] control.N1 muxC.data_masked[92]
11 1
.names dividend_reg.data_o[25] control.N1 muxC.data_masked[91]
11 1
.names dividend_reg.data_o[24] control.N1 muxC.data_masked[90]
11 1
.names dividend_reg.data_o[23] control.N1 muxC.data_masked[89]
11 1
.names dividend_reg.data_o[22] control.N1 muxC.data_masked[88]
11 1
.names dividend_reg.data_o[21] control.N1 muxC.data_masked[87]
11 1
.names dividend_reg.data_o[20] control.N1 muxC.data_masked[86]
11 1
.names dividend_reg.data_o[19] control.N1 muxC.data_masked[85]
11 1
.names dividend_reg.data_o[18] control.N1 muxC.data_masked[84]
11 1
.names dividend_reg.data_o[17] control.N1 muxC.data_masked[83]
11 1
.names dividend_reg.data_o[16] control.N1 muxC.data_masked[82]
11 1
.names dividend_reg.data_o[15] control.N1 muxC.data_masked[81]
11 1
.names dividend_reg.data_o[14] control.N1 muxC.data_masked[80]
11 1
.names dividend_reg.data_o[13] control.N1 muxC.data_masked[79]
11 1
.names dividend_reg.data_o[12] control.N1 muxC.data_masked[78]
11 1
.names dividend_reg.data_o[11] control.N1 muxC.data_masked[77]
11 1
.names dividend_reg.data_o[10] control.N1 muxC.data_masked[76]
11 1
.names dividend_reg.data_o[9] control.N1 muxC.data_masked[75]
11 1
.names dividend_reg.data_o[8] control.N1 muxC.data_masked[74]
11 1
.names dividend_reg.data_o[7] control.N1 muxC.data_masked[73]
11 1
.names dividend_reg.data_o[6] control.N1 muxC.data_masked[72]
11 1
.names dividend_reg.data_o[5] control.N1 muxC.data_masked[71]
11 1
.names dividend_reg.data_o[4] control.N1 muxC.data_masked[70]
11 1
.names dividend_reg.data_o[3] control.N1 muxC.data_masked[69]
11 1
.names dividend_reg.data_o[2] control.N1 muxC.data_masked[68]
11 1
.names dividend_reg.data_o[1] control.N1 muxC.data_masked[67]
11 1
.names dividend_reg.data_o[0] control.N1 muxC.data_masked[66]
11 1
.names muxC.N0 muxC.data_masked[0] muxC.data_o[0]
1- 1
-1 1
.names muxC.data_masked[66] muxC.data_masked[33] muxC.N0
1- 1
-1 1
.names muxC.N1 muxC.data_masked[1] muxC.data_o[1]
1- 1
-1 1
.names muxC.data_masked[67] muxC.data_masked[34] muxC.N1
1- 1
-1 1
.names muxC.N2 muxC.data_masked[2] muxC.data_o[2]
1- 1
-1 1
.names muxC.data_masked[68] muxC.data_masked[35] muxC.N2
1- 1
-1 1
.names muxC.N3 muxC.data_masked[3] muxC.data_o[3]
1- 1
-1 1
.names muxC.data_masked[69] muxC.data_masked[36] muxC.N3
1- 1
-1 1
.names muxC.N4 muxC.data_masked[4] muxC.data_o[4]
1- 1
-1 1
.names muxC.data_masked[70] muxC.data_masked[37] muxC.N4
1- 1
-1 1
.names muxC.N5 muxC.data_masked[5] muxC.data_o[5]
1- 1
-1 1
.names muxC.data_masked[71] muxC.data_masked[38] muxC.N5
1- 1
-1 1
.names muxC.N6 muxC.data_masked[6] muxC.data_o[6]
1- 1
-1 1
.names muxC.data_masked[72] muxC.data_masked[39] muxC.N6
1- 1
-1 1
.names muxC.N7 muxC.data_masked[7] muxC.data_o[7]
1- 1
-1 1
.names muxC.data_masked[73] muxC.data_masked[40] muxC.N7
1- 1
-1 1
.names muxC.N8 muxC.data_masked[8] muxC.data_o[8]
1- 1
-1 1
.names muxC.data_masked[74] muxC.data_masked[41] muxC.N8
1- 1
-1 1
.names muxC.N9 muxC.data_masked[9] muxC.data_o[9]
1- 1
-1 1
.names muxC.data_masked[75] muxC.data_masked[42] muxC.N9
1- 1
-1 1
.names muxC.N10 muxC.data_masked[10] muxC.data_o[10]
1- 1
-1 1
.names muxC.data_masked[76] muxC.data_masked[43] muxC.N10
1- 1
-1 1
.names muxC.N11 muxC.data_masked[11] muxC.data_o[11]
1- 1
-1 1
.names muxC.data_masked[77] muxC.data_masked[44] muxC.N11
1- 1
-1 1
.names muxC.N12 muxC.data_masked[12] muxC.data_o[12]
1- 1
-1 1
.names muxC.data_masked[78] muxC.data_masked[45] muxC.N12
1- 1
-1 1
.names muxC.N13 muxC.data_masked[13] muxC.data_o[13]
1- 1
-1 1
.names muxC.data_masked[79] muxC.data_masked[46] muxC.N13
1- 1
-1 1
.names muxC.N14 muxC.data_masked[14] muxC.data_o[14]
1- 1
-1 1
.names muxC.data_masked[80] muxC.data_masked[47] muxC.N14
1- 1
-1 1
.names muxC.N15 muxC.data_masked[15] muxC.data_o[15]
1- 1
-1 1
.names muxC.data_masked[81] muxC.data_masked[48] muxC.N15
1- 1
-1 1
.names muxC.N16 muxC.data_masked[16] muxC.data_o[16]
1- 1
-1 1
.names muxC.data_masked[82] muxC.data_masked[49] muxC.N16
1- 1
-1 1
.names muxC.N17 muxC.data_masked[17] muxC.data_o[17]
1- 1
-1 1
.names muxC.data_masked[83] muxC.data_masked[50] muxC.N17
1- 1
-1 1
.names muxC.N18 muxC.data_masked[18] muxC.data_o[18]
1- 1
-1 1
.names muxC.data_masked[84] muxC.data_masked[51] muxC.N18
1- 1
-1 1
.names muxC.N19 muxC.data_masked[19] muxC.data_o[19]
1- 1
-1 1
.names muxC.data_masked[85] muxC.data_masked[52] muxC.N19
1- 1
-1 1
.names muxC.N20 muxC.data_masked[20] muxC.data_o[20]
1- 1
-1 1
.names muxC.data_masked[86] muxC.data_masked[53] muxC.N20
1- 1
-1 1
.names muxC.N21 muxC.data_masked[21] muxC.data_o[21]
1- 1
-1 1
.names muxC.data_masked[87] muxC.data_masked[54] muxC.N21
1- 1
-1 1
.names muxC.N22 muxC.data_masked[22] muxC.data_o[22]
1- 1
-1 1
.names muxC.data_masked[88] muxC.data_masked[55] muxC.N22
1- 1
-1 1
.names muxC.N23 muxC.data_masked[23] muxC.data_o[23]
1- 1
-1 1
.names muxC.data_masked[89] muxC.data_masked[56] muxC.N23
1- 1
-1 1
.names muxC.N24 muxC.data_masked[24] muxC.data_o[24]
1- 1
-1 1
.names muxC.data_masked[90] muxC.data_masked[57] muxC.N24
1- 1
-1 1
.names muxC.N25 muxC.data_masked[25] muxC.data_o[25]
1- 1
-1 1
.names muxC.data_masked[91] muxC.data_masked[58] muxC.N25
1- 1
-1 1
.names muxC.N26 muxC.data_masked[26] muxC.data_o[26]
1- 1
-1 1
.names muxC.data_masked[92] muxC.data_masked[59] muxC.N26
1- 1
-1 1
.names muxC.N27 muxC.data_masked[27] muxC.data_o[27]
1- 1
-1 1
.names muxC.data_masked[93] muxC.data_masked[60] muxC.N27
1- 1
-1 1
.names muxC.N28 muxC.data_masked[28] muxC.data_o[28]
1- 1
-1 1
.names muxC.data_masked[94] muxC.data_masked[61] muxC.N28
1- 1
-1 1
.names muxC.N29 muxC.data_masked[29] muxC.data_o[29]
1- 1
-1 1
.names muxC.data_masked[95] muxC.data_masked[62] muxC.N29
1- 1
-1 1
.names muxC.N30 muxC.data_masked[30] muxC.data_o[30]
1- 1
-1 1
.names muxC.data_masked[96] muxC.data_masked[63] muxC.N30
1- 1
-1 1
.names muxC.N31 muxC.data_masked[31] muxC.data_o[31]
1- 1
-1 1
.names muxC.data_masked[97] muxC.data_masked[64] muxC.N31
1- 1
-1 1
.names muxC.N32 muxC.data_masked[32] muxC.data_o[32]
1- 1
-1 1
.names muxC.data_masked[98] muxC.data_masked[65] muxC.N32
1- 1
-1 1
.names nor_opA.N0 adder.a_i[32]
0 1
.names nor_opA.N1 adder.a_i[31]
0 1
.names nor_opA.N2 adder.a_i[30]
0 1
.names nor_opA.N3 adder.a_i[29]
0 1
.names nor_opA.N4 adder.a_i[28]
0 1
.names nor_opA.N5 adder.a_i[27]
0 1
.names nor_opA.N6 adder.a_i[26]
0 1
.names nor_opA.N7 adder.a_i[25]
0 1
.names nor_opA.N8 adder.a_i[24]
0 1
.names nor_opA.N9 adder.a_i[23]
0 1
.names nor_opA.N10 adder.a_i[22]
0 1
.names nor_opA.N11 adder.a_i[21]
0 1
.names nor_opA.N12 adder.a_i[20]
0 1
.names nor_opA.N13 adder.a_i[19]
0 1
.names nor_opA.N14 adder.a_i[18]
0 1
.names nor_opA.N15 adder.a_i[17]
0 1
.names nor_opA.N16 adder.a_i[16]
0 1
.names nor_opA.N17 adder.a_i[15]
0 1
.names nor_opA.N18 adder.a_i[14]
0 1
.names nor_opA.N19 adder.a_i[13]
0 1
.names nor_opA.N20 adder.a_i[12]
0 1
.names nor_opA.N21 adder.a_i[11]
0 1
.names nor_opA.N22 adder.a_i[10]
0 1
.names nor_opA.N23 adder.a_i[9]
0 1
.names nor_opA.N24 adder.a_i[8]
0 1
.names nor_opA.N25 adder.a_i[7]
0 1
.names nor_opA.N26 adder.a_i[6]
0 1
.names nor_opA.N27 adder.a_i[5]
0 1
.names nor_opA.N28 adder.a_i[4]
0 1
.names nor_opA.N29 adder.a_i[3]
0 1
.names nor_opA.N30 adder.a_i[2]
0 1
.names nor_opA.N31 adder.a_i[1]
0 1
.names nor_opA.N32 adder.a_i[0]
0 1
.names nor_opA.a_i[32] buf_opA_clr.i nor_opA.N0
1- 1
-1 1
.names nor_opA.a_i[31] buf_opA_clr.i nor_opA.N1
1- 1
-1 1
.names nor_opA.a_i[30] buf_opA_clr.i nor_opA.N2
1- 1
-1 1
.names nor_opA.a_i[29] buf_opA_clr.i nor_opA.N3
1- 1
-1 1
.names nor_opA.a_i[28] buf_opA_clr.i nor_opA.N4
1- 1
-1 1
.names nor_opA.a_i[27] buf_opA_clr.i nor_opA.N5
1- 1
-1 1
.names nor_opA.a_i[26] buf_opA_clr.i nor_opA.N6
1- 1
-1 1
.names nor_opA.a_i[25] buf_opA_clr.i nor_opA.N7
1- 1
-1 1
.names nor_opA.a_i[24] buf_opA_clr.i nor_opA.N8
1- 1
-1 1
.names nor_opA.a_i[23] buf_opA_clr.i nor_opA.N9
1- 1
-1 1
.names nor_opA.a_i[22] buf_opA_clr.i nor_opA.N10
1- 1
-1 1
.names nor_opA.a_i[21] buf_opA_clr.i nor_opA.N11
1- 1
-1 1
.names nor_opA.a_i[20] buf_opA_clr.i nor_opA.N12
1- 1
-1 1
.names nor_opA.a_i[19] buf_opA_clr.i nor_opA.N13
1- 1
-1 1
.names nor_opA.a_i[18] buf_opA_clr.i nor_opA.N14
1- 1
-1 1
.names nor_opA.a_i[17] buf_opA_clr.i nor_opA.N15
1- 1
-1 1
.names nor_opA.a_i[16] buf_opA_clr.i nor_opA.N16
1- 1
-1 1
.names nor_opA.a_i[15] buf_opA_clr.i nor_opA.N17
1- 1
-1 1
.names nor_opA.a_i[14] buf_opA_clr.i nor_opA.N18
1- 1
-1 1
.names nor_opA.a_i[13] buf_opA_clr.i nor_opA.N19
1- 1
-1 1
.names nor_opA.a_i[12] buf_opA_clr.i nor_opA.N20
1- 1
-1 1
.names nor_opA.a_i[11] buf_opA_clr.i nor_opA.N21
1- 1
-1 1
.names nor_opA.a_i[10] buf_opA_clr.i nor_opA.N22
1- 1
-1 1
.names nor_opA.a_i[9] buf_opA_clr.i nor_opA.N23
1- 1
-1 1
.names nor_opA.a_i[8] buf_opA_clr.i nor_opA.N24
1- 1
-1 1
.names nor_opA.a_i[7] buf_opA_clr.i nor_opA.N25
1- 1
-1 1
.names nor_opA.a_i[6] buf_opA_clr.i nor_opA.N26
1- 1
-1 1
.names nor_opA.a_i[5] buf_opA_clr.i nor_opA.N27
1- 1
-1 1
.names nor_opA.a_i[4] buf_opA_clr.i nor_opA.N28
1- 1
-1 1
.names nor_opA.a_i[3] buf_opA_clr.i nor_opA.N29
1- 1
-1 1
.names nor_opA.a_i[2] buf_opA_clr.i nor_opA.N30
1- 1
-1 1
.names nor_opA.a_i[1] buf_opA_clr.i nor_opA.N31
1- 1
-1 1
.names nor_opA.a_i[0] buf_opA_clr.i nor_opA.N32
1- 1
-1 1
.names nor_opB.N0 adder.b_i[32]
0 1
.names nor_opB.N1 adder.b_i[31]
0 1
.names nor_opB.N2 adder.b_i[30]
0 1
.names nor_opB.N3 adder.b_i[29]
0 1
.names nor_opB.N4 adder.b_i[28]
0 1
.names nor_opB.N5 adder.b_i[27]
0 1
.names nor_opB.N6 adder.b_i[26]
0 1
.names nor_opB.N7 adder.b_i[25]
0 1
.names nor_opB.N8 adder.b_i[24]
0 1
.names nor_opB.N9 adder.b_i[23]
0 1
.names nor_opB.N10 adder.b_i[22]
0 1
.names nor_opB.N11 adder.b_i[21]
0 1
.names nor_opB.N12 adder.b_i[20]
0 1
.names nor_opB.N13 adder.b_i[19]
0 1
.names nor_opB.N14 adder.b_i[18]
0 1
.names nor_opB.N15 adder.b_i[17]
0 1
.names nor_opB.N16 adder.b_i[16]
0 1
.names nor_opB.N17 adder.b_i[15]
0 1
.names nor_opB.N18 adder.b_i[14]
0 1
.names nor_opB.N19 adder.b_i[13]
0 1
.names nor_opB.N20 adder.b_i[12]
0 1
.names nor_opB.N21 adder.b_i[11]
0 1
.names nor_opB.N22 adder.b_i[10]
0 1
.names nor_opB.N23 adder.b_i[9]
0 1
.names nor_opB.N24 adder.b_i[8]
0 1
.names nor_opB.N25 adder.b_i[7]
0 1
.names nor_opB.N26 adder.b_i[6]
0 1
.names nor_opB.N27 adder.b_i[5]
0 1
.names nor_opB.N28 adder.b_i[4]
0 1
.names nor_opB.N29 adder.b_i[3]
0 1
.names nor_opB.N30 adder.b_i[2]
0 1
.names nor_opB.N31 adder.b_i[1]
0 1
.names nor_opB.N32 adder.b_i[0]
0 1
.names nor_opB.a_i[32] buf_opB_clr.i nor_opB.N0
1- 1
-1 1
.names nor_opB.a_i[31] buf_opB_clr.i nor_opB.N1
1- 1
-1 1
.names nor_opB.a_i[30] buf_opB_clr.i nor_opB.N2
1- 1
-1 1
.names nor_opB.a_i[29] buf_opB_clr.i nor_opB.N3
1- 1
-1 1
.names nor_opB.a_i[28] buf_opB_clr.i nor_opB.N4
1- 1
-1 1
.names nor_opB.a_i[27] buf_opB_clr.i nor_opB.N5
1- 1
-1 1
.names nor_opB.a_i[26] buf_opB_clr.i nor_opB.N6
1- 1
-1 1
.names nor_opB.a_i[25] buf_opB_clr.i nor_opB.N7
1- 1
-1 1
.names nor_opB.a_i[24] buf_opB_clr.i nor_opB.N8
1- 1
-1 1
.names nor_opB.a_i[23] buf_opB_clr.i nor_opB.N9
1- 1
-1 1
.names nor_opB.a_i[22] buf_opB_clr.i nor_opB.N10
1- 1
-1 1
.names nor_opB.a_i[21] buf_opB_clr.i nor_opB.N11
1- 1
-1 1
.names nor_opB.a_i[20] buf_opB_clr.i nor_opB.N12
1- 1
-1 1
.names nor_opB.a_i[19] buf_opB_clr.i nor_opB.N13
1- 1
-1 1
.names nor_opB.a_i[18] buf_opB_clr.i nor_opB.N14
1- 1
-1 1
.names nor_opB.a_i[17] buf_opB_clr.i nor_opB.N15
1- 1
-1 1
.names nor_opB.a_i[16] buf_opB_clr.i nor_opB.N16
1- 1
-1 1
.names nor_opB.a_i[15] buf_opB_clr.i nor_opB.N17
1- 1
-1 1
.names nor_opB.a_i[14] buf_opB_clr.i nor_opB.N18
1- 1
-1 1
.names nor_opB.a_i[13] buf_opB_clr.i nor_opB.N19
1- 1
-1 1
.names nor_opB.a_i[12] buf_opB_clr.i nor_opB.N20
1- 1
-1 1
.names nor_opB.a_i[11] buf_opB_clr.i nor_opB.N21
1- 1
-1 1
.names nor_opB.a_i[10] buf_opB_clr.i nor_opB.N22
1- 1
-1 1
.names nor_opB.a_i[9] buf_opB_clr.i nor_opB.N23
1- 1
-1 1
.names nor_opB.a_i[8] buf_opB_clr.i nor_opB.N24
1- 1
-1 1
.names nor_opB.a_i[7] buf_opB_clr.i nor_opB.N25
1- 1
-1 1
.names nor_opB.a_i[6] buf_opB_clr.i nor_opB.N26
1- 1
-1 1
.names nor_opB.a_i[5] buf_opB_clr.i nor_opB.N27
1- 1
-1 1
.names nor_opB.a_i[4] buf_opB_clr.i nor_opB.N28
1- 1
-1 1
.names nor_opB.a_i[3] buf_opB_clr.i nor_opB.N29
1- 1
-1 1
.names nor_opB.a_i[2] buf_opB_clr.i nor_opB.N30
1- 1
-1 1
.names nor_opB.a_i[1] buf_opB_clr.i nor_opB.N31
1- 1
-1 1
.names nor_opB.a_i[0] buf_opB_clr.i nor_opB.N32
1- 1
-1 1
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[0] E=control.opA_ld_o Q=remainder_o[0]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[1] E=control.opA_ld_o Q=remainder_o[1]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[2] E=control.opA_ld_o Q=remainder_o[2]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[3] E=control.opA_ld_o Q=remainder_o[3]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[4] E=control.opA_ld_o Q=remainder_o[4]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[5] E=control.opA_ld_o Q=remainder_o[5]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[6] E=control.opA_ld_o Q=remainder_o[6]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[7] E=control.opA_ld_o Q=remainder_o[7]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[8] E=control.opA_ld_o Q=remainder_o[8]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[9] E=control.opA_ld_o Q=remainder_o[9]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[10] E=control.opA_ld_o Q=remainder_o[10]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[11] E=control.opA_ld_o Q=remainder_o[11]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[12] E=control.opA_ld_o Q=remainder_o[12]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[13] E=control.opA_ld_o Q=remainder_o[13]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[14] E=control.opA_ld_o Q=remainder_o[14]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[15] E=control.opA_ld_o Q=remainder_o[15]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[16] E=control.opA_ld_o Q=remainder_o[16]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[17] E=control.opA_ld_o Q=remainder_o[17]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[18] E=control.opA_ld_o Q=remainder_o[18]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[19] E=control.opA_ld_o Q=remainder_o[19]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[20] E=control.opA_ld_o Q=remainder_o[20]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[21] E=control.opA_ld_o Q=remainder_o[21]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[22] E=control.opA_ld_o Q=remainder_o[22]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[23] E=control.opA_ld_o Q=remainder_o[23]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[24] E=control.opA_ld_o Q=remainder_o[24]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[25] E=control.opA_ld_o Q=remainder_o[25]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[26] E=control.opA_ld_o Q=remainder_o[26]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[27] E=control.opA_ld_o Q=remainder_o[27]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[28] E=control.opA_ld_o Q=remainder_o[28]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[29] E=control.opA_ld_o Q=remainder_o[29]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[30] E=control.opA_ld_o Q=remainder_o[30]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[31] E=control.opA_ld_o Q=remainder_o[31]
.subckt $_DFFE_PP_ C=clk_i D=muxA.data_o[32] E=control.opA_ld_o Q=control.opA_is_neg_i
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[0] E=control.opB_ld_o Q=opB_reg.data_o[0]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[1] E=control.opB_ld_o Q=opB_reg.data_o[1]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[2] E=control.opB_ld_o Q=opB_reg.data_o[2]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[3] E=control.opB_ld_o Q=opB_reg.data_o[3]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[4] E=control.opB_ld_o Q=opB_reg.data_o[4]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[5] E=control.opB_ld_o Q=opB_reg.data_o[5]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[6] E=control.opB_ld_o Q=opB_reg.data_o[6]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[7] E=control.opB_ld_o Q=opB_reg.data_o[7]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[8] E=control.opB_ld_o Q=opB_reg.data_o[8]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[9] E=control.opB_ld_o Q=opB_reg.data_o[9]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[10] E=control.opB_ld_o Q=opB_reg.data_o[10]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[11] E=control.opB_ld_o Q=opB_reg.data_o[11]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[12] E=control.opB_ld_o Q=opB_reg.data_o[12]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[13] E=control.opB_ld_o Q=opB_reg.data_o[13]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[14] E=control.opB_ld_o Q=opB_reg.data_o[14]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[15] E=control.opB_ld_o Q=opB_reg.data_o[15]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[16] E=control.opB_ld_o Q=opB_reg.data_o[16]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[17] E=control.opB_ld_o Q=opB_reg.data_o[17]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[18] E=control.opB_ld_o Q=opB_reg.data_o[18]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[19] E=control.opB_ld_o Q=opB_reg.data_o[19]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[20] E=control.opB_ld_o Q=opB_reg.data_o[20]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[21] E=control.opB_ld_o Q=opB_reg.data_o[21]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[22] E=control.opB_ld_o Q=opB_reg.data_o[22]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[23] E=control.opB_ld_o Q=opB_reg.data_o[23]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[24] E=control.opB_ld_o Q=opB_reg.data_o[24]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[25] E=control.opB_ld_o Q=opB_reg.data_o[25]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[26] E=control.opB_ld_o Q=opB_reg.data_o[26]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[27] E=control.opB_ld_o Q=opB_reg.data_o[27]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[28] E=control.opB_ld_o Q=opB_reg.data_o[28]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[29] E=control.opB_ld_o Q=opB_reg.data_o[29]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[30] E=control.opB_ld_o Q=opB_reg.data_o[30]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[31] E=control.opB_ld_o Q=opB_reg.data_o[31]
.subckt $_DFFE_PP_ C=clk_i D=muxB.data_o[32] E=control.opB_ld_o Q=opB_reg.data_o[32]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[0] E=control.opC_ld_o Q=quotient_o[0]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[1] E=control.opC_ld_o Q=quotient_o[1]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[2] E=control.opC_ld_o Q=quotient_o[2]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[3] E=control.opC_ld_o Q=quotient_o[3]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[4] E=control.opC_ld_o Q=quotient_o[4]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[5] E=control.opC_ld_o Q=quotient_o[5]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[6] E=control.opC_ld_o Q=quotient_o[6]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[7] E=control.opC_ld_o Q=quotient_o[7]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[8] E=control.opC_ld_o Q=quotient_o[8]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[9] E=control.opC_ld_o Q=quotient_o[9]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[10] E=control.opC_ld_o Q=quotient_o[10]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[11] E=control.opC_ld_o Q=quotient_o[11]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[12] E=control.opC_ld_o Q=quotient_o[12]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[13] E=control.opC_ld_o Q=quotient_o[13]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[14] E=control.opC_ld_o Q=quotient_o[14]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[15] E=control.opC_ld_o Q=quotient_o[15]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[16] E=control.opC_ld_o Q=quotient_o[16]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[17] E=control.opC_ld_o Q=quotient_o[17]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[18] E=control.opC_ld_o Q=quotient_o[18]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[19] E=control.opC_ld_o Q=quotient_o[19]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[20] E=control.opC_ld_o Q=quotient_o[20]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[21] E=control.opC_ld_o Q=quotient_o[21]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[22] E=control.opC_ld_o Q=quotient_o[22]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[23] E=control.opC_ld_o Q=quotient_o[23]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[24] E=control.opC_ld_o Q=quotient_o[24]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[25] E=control.opC_ld_o Q=quotient_o[25]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[26] E=control.opC_ld_o Q=quotient_o[26]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[27] E=control.opC_ld_o Q=quotient_o[27]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[28] E=control.opC_ld_o Q=quotient_o[28]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[29] E=control.opC_ld_o Q=quotient_o[29]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[30] E=control.opC_ld_o Q=quotient_o[30]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[31] E=control.opC_ld_o Q=quotient_o[31]
.subckt $_DFFE_PP_ C=clk_i D=muxC.data_o[32] E=control.opC_ld_o Q=control.opC_is_neg_i
.subckt $_DFFE_PP_ C=clk_i D=signed_div_i E=control.N0 Q=control.signed_div_r_i
.names xnor_opA.N0 nor_opA.a_i[32]
0 1
.names xnor_opA.N1 nor_opA.a_i[31]
0 1
.names xnor_opA.N2 nor_opA.a_i[30]
0 1
.names xnor_opA.N3 nor_opA.a_i[29]
0 1
.names xnor_opA.N4 nor_opA.a_i[28]
0 1
.names xnor_opA.N5 nor_opA.a_i[27]
0 1
.names xnor_opA.N6 nor_opA.a_i[26]
0 1
.names xnor_opA.N7 nor_opA.a_i[25]
0 1
.names xnor_opA.N8 nor_opA.a_i[24]
0 1
.names xnor_opA.N9 nor_opA.a_i[23]
0 1
.names xnor_opA.N10 nor_opA.a_i[22]
0 1
.names xnor_opA.N11 nor_opA.a_i[21]
0 1
.names xnor_opA.N12 nor_opA.a_i[20]
0 1
.names xnor_opA.N13 nor_opA.a_i[19]
0 1
.names xnor_opA.N14 nor_opA.a_i[18]
0 1
.names xnor_opA.N15 nor_opA.a_i[17]
0 1
.names xnor_opA.N16 nor_opA.a_i[16]
0 1
.names xnor_opA.N17 nor_opA.a_i[15]
0 1
.names xnor_opA.N18 nor_opA.a_i[14]
0 1
.names xnor_opA.N19 nor_opA.a_i[13]
0 1
.names xnor_opA.N20 nor_opA.a_i[12]
0 1
.names xnor_opA.N21 nor_opA.a_i[11]
0 1
.names xnor_opA.N22 nor_opA.a_i[10]
0 1
.names xnor_opA.N23 nor_opA.a_i[9]
0 1
.names xnor_opA.N24 nor_opA.a_i[8]
0 1
.names xnor_opA.N25 nor_opA.a_i[7]
0 1
.names xnor_opA.N26 nor_opA.a_i[6]
0 1
.names xnor_opA.N27 nor_opA.a_i[5]
0 1
.names xnor_opA.N28 nor_opA.a_i[4]
0 1
.names xnor_opA.N29 nor_opA.a_i[3]
0 1
.names xnor_opA.N30 nor_opA.a_i[2]
0 1
.names xnor_opA.N31 nor_opA.a_i[1]
0 1
.names xnor_opA.N32 nor_opA.a_i[0]
0 1
.names buf_opA_inv.i control.opA_is_neg_i xnor_opA.N0
10 1
01 1
.names buf_opA_inv.i remainder_o[31] xnor_opA.N1
10 1
01 1
.names buf_opA_inv.i remainder_o[30] xnor_opA.N2
10 1
01 1
.names buf_opA_inv.i remainder_o[29] xnor_opA.N3
10 1
01 1
.names buf_opA_inv.i remainder_o[28] xnor_opA.N4
10 1
01 1
.names buf_opA_inv.i remainder_o[27] xnor_opA.N5
10 1
01 1
.names buf_opA_inv.i remainder_o[26] xnor_opA.N6
10 1
01 1
.names buf_opA_inv.i remainder_o[25] xnor_opA.N7
10 1
01 1
.names buf_opA_inv.i remainder_o[24] xnor_opA.N8
10 1
01 1
.names buf_opA_inv.i remainder_o[23] xnor_opA.N9
10 1
01 1
.names buf_opA_inv.i remainder_o[22] xnor_opA.N10
10 1
01 1
.names buf_opA_inv.i remainder_o[21] xnor_opA.N11
10 1
01 1
.names buf_opA_inv.i remainder_o[20] xnor_opA.N12
10 1
01 1
.names buf_opA_inv.i remainder_o[19] xnor_opA.N13
10 1
01 1
.names buf_opA_inv.i remainder_o[18] xnor_opA.N14
10 1
01 1
.names buf_opA_inv.i remainder_o[17] xnor_opA.N15
10 1
01 1
.names buf_opA_inv.i remainder_o[16] xnor_opA.N16
10 1
01 1
.names buf_opA_inv.i remainder_o[15] xnor_opA.N17
10 1
01 1
.names buf_opA_inv.i remainder_o[14] xnor_opA.N18
10 1
01 1
.names buf_opA_inv.i remainder_o[13] xnor_opA.N19
10 1
01 1
.names buf_opA_inv.i remainder_o[12] xnor_opA.N20
10 1
01 1
.names buf_opA_inv.i remainder_o[11] xnor_opA.N21
10 1
01 1
.names buf_opA_inv.i remainder_o[10] xnor_opA.N22
10 1
01 1
.names buf_opA_inv.i remainder_o[9] xnor_opA.N23
10 1
01 1
.names buf_opA_inv.i remainder_o[8] xnor_opA.N24
10 1
01 1
.names buf_opA_inv.i remainder_o[7] xnor_opA.N25
10 1
01 1
.names buf_opA_inv.i remainder_o[6] xnor_opA.N26
10 1
01 1
.names buf_opA_inv.i remainder_o[5] xnor_opA.N27
10 1
01 1
.names buf_opA_inv.i remainder_o[4] xnor_opA.N28
10 1
01 1
.names buf_opA_inv.i remainder_o[3] xnor_opA.N29
10 1
01 1
.names buf_opA_inv.i remainder_o[2] xnor_opA.N30
10 1
01 1
.names buf_opA_inv.i remainder_o[1] xnor_opA.N31
10 1
01 1
.names buf_opA_inv.i remainder_o[0] xnor_opA.N32
10 1
01 1
.names xnor_opB.N0 nor_opB.a_i[32]
0 1
.names xnor_opB.N1 nor_opB.a_i[31]
0 1
.names xnor_opB.N2 nor_opB.a_i[30]
0 1
.names xnor_opB.N3 nor_opB.a_i[29]
0 1
.names xnor_opB.N4 nor_opB.a_i[28]
0 1
.names xnor_opB.N5 nor_opB.a_i[27]
0 1
.names xnor_opB.N6 nor_opB.a_i[26]
0 1
.names xnor_opB.N7 nor_opB.a_i[25]
0 1
.names xnor_opB.N8 nor_opB.a_i[24]
0 1
.names xnor_opB.N9 nor_opB.a_i[23]
0 1
.names xnor_opB.N10 nor_opB.a_i[22]
0 1
.names xnor_opB.N11 nor_opB.a_i[21]
0 1
.names xnor_opB.N12 nor_opB.a_i[20]
0 1
.names xnor_opB.N13 nor_opB.a_i[19]
0 1
.names xnor_opB.N14 nor_opB.a_i[18]
0 1
.names xnor_opB.N15 nor_opB.a_i[17]
0 1
.names xnor_opB.N16 nor_opB.a_i[16]
0 1
.names xnor_opB.N17 nor_opB.a_i[15]
0 1
.names xnor_opB.N18 nor_opB.a_i[14]
0 1
.names xnor_opB.N19 nor_opB.a_i[13]
0 1
.names xnor_opB.N20 nor_opB.a_i[12]
0 1
.names xnor_opB.N21 nor_opB.a_i[11]
0 1
.names xnor_opB.N22 nor_opB.a_i[10]
0 1
.names xnor_opB.N23 nor_opB.a_i[9]
0 1
.names xnor_opB.N24 nor_opB.a_i[8]
0 1
.names xnor_opB.N25 nor_opB.a_i[7]
0 1
.names xnor_opB.N26 nor_opB.a_i[6]
0 1
.names xnor_opB.N27 nor_opB.a_i[5]
0 1
.names xnor_opB.N28 nor_opB.a_i[4]
0 1
.names xnor_opB.N29 nor_opB.a_i[3]
0 1
.names xnor_opB.N30 nor_opB.a_i[2]
0 1
.names xnor_opB.N31 nor_opB.a_i[1]
0 1
.names xnor_opB.N32 nor_opB.a_i[0]
0 1
.names buf_opB_inv.i opB_reg.data_o[32] xnor_opB.N0
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[31] xnor_opB.N1
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[30] xnor_opB.N2
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[29] xnor_opB.N3
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[28] xnor_opB.N4
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[27] xnor_opB.N5
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[26] xnor_opB.N6
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[25] xnor_opB.N7
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[24] xnor_opB.N8
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[23] xnor_opB.N9
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[22] xnor_opB.N10
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[21] xnor_opB.N11
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[20] xnor_opB.N12
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[19] xnor_opB.N13
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[18] xnor_opB.N14
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[17] xnor_opB.N15
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[16] xnor_opB.N16
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[15] xnor_opB.N17
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[14] xnor_opB.N18
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[13] xnor_opB.N19
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[12] xnor_opB.N20
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[11] xnor_opB.N21
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[10] xnor_opB.N22
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[9] xnor_opB.N23
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[8] xnor_opB.N24
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[7] xnor_opB.N25
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[6] xnor_opB.N26
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[5] xnor_opB.N27
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[4] xnor_opB.N28
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[3] xnor_opB.N29
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[2] xnor_opB.N30
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[1] xnor_opB.N31
10 1
01 1
.names buf_opB_inv.i opB_reg.data_o[0] xnor_opB.N32
10 1
01 1
.end

.model bsg_idiv_iterative_controller
.inputs clk_i reset_i v_i zero_divisor_i signed_div_r_i adder_result_is_neg_i opA_is_neg_i opC_is_neg_i yumi_i
.outputs ready_o opA_sel_o opA_ld_o opA_inv_o opA_clr_l_o opB_sel_o[0] opB_sel_o[1] opB_sel_o[2] opB_ld_o opB_inv_o opB_clr_l_o opC_sel_o[0] opC_sel_o[1] opC_sel_o[2] opC_ld_o latch_inputs_o adder_cin_o v_o
.names $false
.names $true
1
.names $undef
.subckt $_SDFF_PP0_ C=clk_i D=$ternary$verilog/bsg_idiv.v:988$631_Y[3] Q=state[3] R=$auto$opt_dff.cc:253:combine_resets$1457
.subckt $_SDFF_PP0_ C=clk_i D=$ternary$verilog/bsg_idiv.v:984$635_Y[2] Q=state[2] R=$auto$opt_dff.cc:253:combine_resets$1464
.subckt $_SDFF_PP0_ C=clk_i D=$ternary$verilog/bsg_idiv.v:982$637_Y[1] Q=state[1] R=$auto$opt_dff.cc:253:combine_resets$1467
.subckt $_SDFF_PP0_ C=clk_i D=next_state[0] Q=state[0] R=reset_i
.subckt $_SDFF_PP0_ C=clk_i D=$ternary$verilog/bsg_idiv.v:996$623_Y[4] Q=state[4] R=$auto$opt_dff.cc:253:combine_resets$1442
.subckt $_SDFF_PP0_ C=clk_i D=$ternary$verilog/bsg_idiv.v:1012$607_Y[5] Q=state[5] R=$auto$opt_dff.cc:253:combine_resets$1411
.latch adder_result_is_neg_i add_neg_last re clk_i 2
.subckt $_DFFE_PP_ C=clk_i D=N299 E=neg_ld Q=r_neg
.subckt $_DFFE_PP_ C=clk_i D=N42 E=neg_ld Q=q_neg
.names reset_i latch_inputs_o $auto$opt_dff.cc:253:combine_resets$1467
1- 1
-1 1
.names opC_sel_o[2] N2 $auto$simplemap.cc:128:simplemap_reduce$1915[1]
1- 1
-1 1
.names N3 N4 $auto$simplemap.cc:128:simplemap_reduce$1915[2]
1- 1
-1 1
.names N5 N6 $auto$simplemap.cc:128:simplemap_reduce$1915[3]
1- 1
-1 1
.names N7 N8 $auto$simplemap.cc:128:simplemap_reduce$1915[4]
1- 1
-1 1
.names N105 N10 $auto$simplemap.cc:128:simplemap_reduce$1915[5]
1- 1
-1 1
.names N11 N12 $auto$simplemap.cc:128:simplemap_reduce$1915[6]
1- 1
-1 1
.names N129 N135 $auto$simplemap.cc:128:simplemap_reduce$1915[7]
1- 1
-1 1
.names N141 N147 $auto$simplemap.cc:128:simplemap_reduce$1990[8]
1- 1
-1 1
.names N153 N159 $auto$simplemap.cc:128:simplemap_reduce$1990[9]
1- 1
-1 1
.names N165 N171 $auto$simplemap.cc:128:simplemap_reduce$1990[10]
1- 1
-1 1
.names N177 N183 $auto$simplemap.cc:128:simplemap_reduce$1990[11]
1- 1
-1 1
.names N189 N195 $auto$simplemap.cc:128:simplemap_reduce$1990[12]
1- 1
-1 1
.names N201 N207 $auto$simplemap.cc:128:simplemap_reduce$1990[13]
1- 1
-1 1
.names N213 N219 $auto$simplemap.cc:128:simplemap_reduce$1990[14]
1- 1
-1 1
.names N225 N231 $auto$simplemap.cc:128:simplemap_reduce$1990[15]
1- 1
-1 1
.names $auto$opt_dff.cc:253:combine_resets$1467 $auto$simplemap.cc:128:simplemap_reduce$1915[1] $auto$opt_dff.cc:253:combine_resets$1464
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$1915[2] $auto$simplemap.cc:128:simplemap_reduce$1915[3] $auto$simplemap.cc:128:simplemap_reduce$1924[1]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$1915[4] $auto$simplemap.cc:128:simplemap_reduce$1915[5] $auto$simplemap.cc:128:simplemap_reduce$1924[2]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$1915[6] $auto$simplemap.cc:128:simplemap_reduce$1915[7] $auto$simplemap.cc:128:simplemap_reduce$1924[3]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$1990[8] $auto$simplemap.cc:128:simplemap_reduce$1990[9] $auto$simplemap.cc:128:simplemap_reduce$2007[4]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$1990[10] $auto$simplemap.cc:128:simplemap_reduce$1990[11] $auto$simplemap.cc:128:simplemap_reduce$2007[5]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$1990[12] $auto$simplemap.cc:128:simplemap_reduce$1990[13] $auto$simplemap.cc:128:simplemap_reduce$2007[6]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$1990[14] $auto$simplemap.cc:128:simplemap_reduce$1990[15] $auto$simplemap.cc:128:simplemap_reduce$2007[7]
1- 1
-1 1
.names $auto$opt_dff.cc:253:combine_resets$1464 $auto$simplemap.cc:128:simplemap_reduce$1924[1] $auto$opt_dff.cc:253:combine_resets$1457
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$1924[2] $auto$simplemap.cc:128:simplemap_reduce$1924[3] $auto$simplemap.cc:128:simplemap_reduce$1929[1]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$2007[4] $auto$simplemap.cc:128:simplemap_reduce$2007[5] $auto$simplemap.cc:128:simplemap_reduce$2016[2]
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$2007[6] $auto$simplemap.cc:128:simplemap_reduce$2007[7] $auto$simplemap.cc:128:simplemap_reduce$2016[3]
1- 1
-1 1
.names $auto$opt_dff.cc:253:combine_resets$1457 $auto$simplemap.cc:128:simplemap_reduce$1929[1] $auto$opt_dff.cc:253:combine_resets$1442
1- 1
-1 1
.names $auto$simplemap.cc:128:simplemap_reduce$2016[2] $auto$simplemap.cc:128:simplemap_reduce$2016[3] $auto$simplemap.cc:128:simplemap_reduce$2021[1]
1- 1
-1 1
.names $auto$opt_dff.cc:253:combine_resets$1442 $auto$simplemap.cc:128:simplemap_reduce$2021[1] $auto$opt_dff.cc:253:combine_resets$1411
1- 1
-1 1
.names N300 $false N296 $ternary$verilog/bsg_idiv.v:1022$597_Y[0]
1-0 1
-11 1
.names N300 $ternary$verilog/bsg_idiv.v:1022$597_Y[0] N290 $ternary$verilog/bsg_idiv.v:1021$598_Y[0]
1-0 1
-11 1
.names zero_divisor_i $ternary$verilog/bsg_idiv.v:1021$598_Y[0] N284 $ternary$verilog/bsg_idiv.v:1020$599_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1021$598_Y[0] N284 $ternary$verilog/bsg_idiv.v:1020$599_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1020$599_Y[0] N278 $ternary$verilog/bsg_idiv.v:1019$600_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1020$599_Y[3] N278 $ternary$verilog/bsg_idiv.v:1019$600_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1020$599_Y[3] N278 $ternary$verilog/bsg_idiv.v:1019$600_Y[5]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1019$600_Y[0] N272 $ternary$verilog/bsg_idiv.v:1018$601_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1019$600_Y[3] N272 $ternary$verilog/bsg_idiv.v:1018$601_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1019$600_Y[5] N272 $ternary$verilog/bsg_idiv.v:1018$601_Y[5]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1018$601_Y[0] N266 $ternary$verilog/bsg_idiv.v:1017$602_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1018$601_Y[1] N266 $ternary$verilog/bsg_idiv.v:1017$602_Y[2]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1018$601_Y[3] N266 $ternary$verilog/bsg_idiv.v:1017$602_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1018$601_Y[5] N266 $ternary$verilog/bsg_idiv.v:1017$602_Y[5]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1017$602_Y[0] N260 $ternary$verilog/bsg_idiv.v:1016$603_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1017$602_Y[1] N260 $ternary$verilog/bsg_idiv.v:1016$603_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1017$602_Y[2] N260 $ternary$verilog/bsg_idiv.v:1016$603_Y[2]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1017$602_Y[3] N260 $ternary$verilog/bsg_idiv.v:1016$603_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1017$602_Y[5] N260 $ternary$verilog/bsg_idiv.v:1016$603_Y[5]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1016$603_Y[0] N254 $ternary$verilog/bsg_idiv.v:1015$604_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1016$603_Y[1] N254 $ternary$verilog/bsg_idiv.v:1015$604_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1016$603_Y[2] N254 $ternary$verilog/bsg_idiv.v:1015$604_Y[2]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1016$603_Y[3] N254 $ternary$verilog/bsg_idiv.v:1015$604_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1016$603_Y[5] N254 $ternary$verilog/bsg_idiv.v:1015$604_Y[5]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1015$604_Y[0] N248 $ternary$verilog/bsg_idiv.v:1014$605_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1015$604_Y[1] N248 $ternary$verilog/bsg_idiv.v:1014$605_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1015$604_Y[2] N248 $ternary$verilog/bsg_idiv.v:1014$605_Y[2]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1015$604_Y[3] N248 $ternary$verilog/bsg_idiv.v:1014$605_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1015$604_Y[5] N248 $ternary$verilog/bsg_idiv.v:1014$605_Y[5]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1014$605_Y[0] N242 $ternary$verilog/bsg_idiv.v:1013$606_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1014$605_Y[1] N242 $ternary$verilog/bsg_idiv.v:1013$606_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1014$605_Y[2] N242 $ternary$verilog/bsg_idiv.v:1013$606_Y[2]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1014$605_Y[3] N242 $ternary$verilog/bsg_idiv.v:1013$606_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1014$605_Y[5] N242 $ternary$verilog/bsg_idiv.v:1013$606_Y[5]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1013$606_Y[0] N236 $ternary$verilog/bsg_idiv.v:1012$607_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1013$606_Y[1] N236 $ternary$verilog/bsg_idiv.v:1012$607_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1013$606_Y[2] N236 $ternary$verilog/bsg_idiv.v:1012$607_Y[2]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1013$606_Y[3] N236 $ternary$verilog/bsg_idiv.v:1012$607_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1013$606_Y[5] N236 $ternary$verilog/bsg_idiv.v:1012$607_Y[5]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1012$607_Y[0] N230 $ternary$verilog/bsg_idiv.v:1011$608_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1012$607_Y[1] N230 $ternary$verilog/bsg_idiv.v:1011$608_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1012$607_Y[2] N230 $ternary$verilog/bsg_idiv.v:1011$608_Y[2]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1012$607_Y[3] N230 $ternary$verilog/bsg_idiv.v:1011$608_Y[3]
1-0 1
-11 1
.names N230 N231
0 1
.names $false $ternary$verilog/bsg_idiv.v:1011$608_Y[0] N224 $ternary$verilog/bsg_idiv.v:1010$609_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1011$608_Y[1] N224 $ternary$verilog/bsg_idiv.v:1010$609_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1011$608_Y[2] N224 $ternary$verilog/bsg_idiv.v:1010$609_Y[2]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1011$608_Y[3] N224 $ternary$verilog/bsg_idiv.v:1010$609_Y[3]
1-0 1
-11 1
.names $true N231 N224 $ternary$verilog/bsg_idiv.v:1010$609_Y[4]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1010$609_Y[0] N218 $ternary$verilog/bsg_idiv.v:1009$610_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1010$609_Y[1] N218 $ternary$verilog/bsg_idiv.v:1009$610_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1010$609_Y[2] N218 $ternary$verilog/bsg_idiv.v:1009$610_Y[2]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1010$609_Y[3] N218 $ternary$verilog/bsg_idiv.v:1009$610_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1010$609_Y[4] N218 $ternary$verilog/bsg_idiv.v:1009$610_Y[4]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1009$610_Y[0] N212 $ternary$verilog/bsg_idiv.v:1008$611_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1009$610_Y[1] N212 $ternary$verilog/bsg_idiv.v:1008$611_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1009$610_Y[2] N212 $ternary$verilog/bsg_idiv.v:1008$611_Y[2]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1009$610_Y[3] N212 $ternary$verilog/bsg_idiv.v:1008$611_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1009$610_Y[4] N212 $ternary$verilog/bsg_idiv.v:1008$611_Y[4]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1008$611_Y[0] N206 $ternary$verilog/bsg_idiv.v:1007$612_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1008$611_Y[1] N206 $ternary$verilog/bsg_idiv.v:1007$612_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1008$611_Y[2] N206 $ternary$verilog/bsg_idiv.v:1007$612_Y[2]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1008$611_Y[3] N206 $ternary$verilog/bsg_idiv.v:1007$612_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1008$611_Y[4] N206 $ternary$verilog/bsg_idiv.v:1007$612_Y[4]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1007$612_Y[0] N200 $ternary$verilog/bsg_idiv.v:1006$613_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1007$612_Y[1] N200 $ternary$verilog/bsg_idiv.v:1006$613_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1007$612_Y[2] N200 $ternary$verilog/bsg_idiv.v:1006$613_Y[2]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1007$612_Y[3] N200 $ternary$verilog/bsg_idiv.v:1006$613_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1007$612_Y[4] N200 $ternary$verilog/bsg_idiv.v:1006$613_Y[4]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1006$613_Y[0] N194 $ternary$verilog/bsg_idiv.v:1005$614_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1006$613_Y[1] N194 $ternary$verilog/bsg_idiv.v:1005$614_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1006$613_Y[2] N194 $ternary$verilog/bsg_idiv.v:1005$614_Y[2]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1006$613_Y[3] N194 $ternary$verilog/bsg_idiv.v:1005$614_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1006$613_Y[4] N194 $ternary$verilog/bsg_idiv.v:1005$614_Y[4]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1005$614_Y[0] N188 $ternary$verilog/bsg_idiv.v:1004$615_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1005$614_Y[1] N188 $ternary$verilog/bsg_idiv.v:1004$615_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1005$614_Y[2] N188 $ternary$verilog/bsg_idiv.v:1004$615_Y[2]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1005$614_Y[3] N188 $ternary$verilog/bsg_idiv.v:1004$615_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1005$614_Y[4] N188 $ternary$verilog/bsg_idiv.v:1004$615_Y[4]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1004$615_Y[0] N182 $ternary$verilog/bsg_idiv.v:1003$616_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1004$615_Y[1] N182 $ternary$verilog/bsg_idiv.v:1003$616_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1004$615_Y[2] N182 $ternary$verilog/bsg_idiv.v:1003$616_Y[2]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1004$615_Y[3] N182 $ternary$verilog/bsg_idiv.v:1003$616_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1004$615_Y[4] N182 $ternary$verilog/bsg_idiv.v:1003$616_Y[4]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1003$616_Y[0] N176 $ternary$verilog/bsg_idiv.v:1002$617_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1003$616_Y[1] N176 $ternary$verilog/bsg_idiv.v:1002$617_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1003$616_Y[2] N176 $ternary$verilog/bsg_idiv.v:1002$617_Y[2]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1003$616_Y[3] N176 $ternary$verilog/bsg_idiv.v:1002$617_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1003$616_Y[4] N176 $ternary$verilog/bsg_idiv.v:1002$617_Y[4]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1002$617_Y[0] N170 $ternary$verilog/bsg_idiv.v:1001$618_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1002$617_Y[1] N170 $ternary$verilog/bsg_idiv.v:1001$618_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1002$617_Y[2] N170 $ternary$verilog/bsg_idiv.v:1001$618_Y[2]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1002$617_Y[3] N170 $ternary$verilog/bsg_idiv.v:1001$618_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1002$617_Y[4] N170 $ternary$verilog/bsg_idiv.v:1001$618_Y[4]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1001$618_Y[0] N164 $ternary$verilog/bsg_idiv.v:1000$619_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1001$618_Y[1] N164 $ternary$verilog/bsg_idiv.v:1000$619_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1001$618_Y[2] N164 $ternary$verilog/bsg_idiv.v:1000$619_Y[2]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1001$618_Y[3] N164 $ternary$verilog/bsg_idiv.v:1000$619_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1001$618_Y[4] N164 $ternary$verilog/bsg_idiv.v:1000$619_Y[4]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1000$619_Y[0] N158 $ternary$verilog/bsg_idiv.v:999$620_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1000$619_Y[1] N158 $ternary$verilog/bsg_idiv.v:999$620_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1000$619_Y[2] N158 $ternary$verilog/bsg_idiv.v:999$620_Y[2]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1000$619_Y[3] N158 $ternary$verilog/bsg_idiv.v:999$620_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1000$619_Y[4] N158 $ternary$verilog/bsg_idiv.v:999$620_Y[4]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:999$620_Y[0] N152 $ternary$verilog/bsg_idiv.v:998$621_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:999$620_Y[1] N152 $ternary$verilog/bsg_idiv.v:998$621_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:999$620_Y[2] N152 $ternary$verilog/bsg_idiv.v:998$621_Y[2]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:999$620_Y[3] N152 $ternary$verilog/bsg_idiv.v:998$621_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:999$620_Y[4] N152 $ternary$verilog/bsg_idiv.v:998$621_Y[4]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:998$621_Y[0] N146 $ternary$verilog/bsg_idiv.v:997$622_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:998$621_Y[1] N146 $ternary$verilog/bsg_idiv.v:997$622_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:998$621_Y[2] N146 $ternary$verilog/bsg_idiv.v:997$622_Y[2]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:998$621_Y[3] N146 $ternary$verilog/bsg_idiv.v:997$622_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:998$621_Y[4] N146 $ternary$verilog/bsg_idiv.v:997$622_Y[4]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:997$622_Y[0] N140 $ternary$verilog/bsg_idiv.v:996$623_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:997$622_Y[1] N140 $ternary$verilog/bsg_idiv.v:996$623_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:997$622_Y[2] N140 $ternary$verilog/bsg_idiv.v:996$623_Y[2]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:997$622_Y[3] N140 $ternary$verilog/bsg_idiv.v:996$623_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:997$622_Y[4] N140 $ternary$verilog/bsg_idiv.v:996$623_Y[4]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:996$623_Y[0] N134 $ternary$verilog/bsg_idiv.v:995$624_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:996$623_Y[1] N134 $ternary$verilog/bsg_idiv.v:995$624_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:996$623_Y[2] N134 $ternary$verilog/bsg_idiv.v:995$624_Y[2]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:996$623_Y[3] N134 $ternary$verilog/bsg_idiv.v:995$624_Y[3]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:995$624_Y[0] N128 $ternary$verilog/bsg_idiv.v:994$625_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:995$624_Y[1] N128 $ternary$verilog/bsg_idiv.v:994$625_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:995$624_Y[2] N128 $ternary$verilog/bsg_idiv.v:994$625_Y[2]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:995$624_Y[3] N128 $ternary$verilog/bsg_idiv.v:994$625_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:994$625_Y[0] N122 $ternary$verilog/bsg_idiv.v:993$626_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:994$625_Y[1] N122 $ternary$verilog/bsg_idiv.v:993$626_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:994$625_Y[2] N122 $ternary$verilog/bsg_idiv.v:993$626_Y[2]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:994$625_Y[3] N122 $ternary$verilog/bsg_idiv.v:993$626_Y[3]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:993$626_Y[0] N116 $ternary$verilog/bsg_idiv.v:992$627_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:993$626_Y[1] N116 $ternary$verilog/bsg_idiv.v:992$627_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:993$626_Y[2] N116 $ternary$verilog/bsg_idiv.v:992$627_Y[2]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:993$626_Y[3] N116 $ternary$verilog/bsg_idiv.v:992$627_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:992$627_Y[0] N110 $ternary$verilog/bsg_idiv.v:991$628_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:992$627_Y[1] N110 $ternary$verilog/bsg_idiv.v:991$628_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:992$627_Y[2] N110 $ternary$verilog/bsg_idiv.v:991$628_Y[2]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:992$627_Y[3] N110 $ternary$verilog/bsg_idiv.v:991$628_Y[3]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:991$628_Y[0] N104 $ternary$verilog/bsg_idiv.v:990$629_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:991$628_Y[1] N104 $ternary$verilog/bsg_idiv.v:990$629_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:991$628_Y[2] N104 $ternary$verilog/bsg_idiv.v:990$629_Y[2]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:991$628_Y[3] N104 $ternary$verilog/bsg_idiv.v:990$629_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:990$629_Y[0] N98 $ternary$verilog/bsg_idiv.v:989$630_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:990$629_Y[1] N98 $ternary$verilog/bsg_idiv.v:989$630_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:990$629_Y[2] N98 $ternary$verilog/bsg_idiv.v:989$630_Y[2]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:990$629_Y[3] N98 $ternary$verilog/bsg_idiv.v:989$630_Y[3]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:989$630_Y[0] N92 $ternary$verilog/bsg_idiv.v:988$631_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:989$630_Y[1] N92 $ternary$verilog/bsg_idiv.v:988$631_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:989$630_Y[2] N92 $ternary$verilog/bsg_idiv.v:988$631_Y[2]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:989$630_Y[3] N92 $ternary$verilog/bsg_idiv.v:988$631_Y[3]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:988$631_Y[0] N86 $ternary$verilog/bsg_idiv.v:987$632_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:988$631_Y[1] N86 $ternary$verilog/bsg_idiv.v:987$632_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:988$631_Y[2] N86 $ternary$verilog/bsg_idiv.v:987$632_Y[2]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:987$632_Y[0] N80 $ternary$verilog/bsg_idiv.v:986$633_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:987$632_Y[1] N80 $ternary$verilog/bsg_idiv.v:986$633_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:987$632_Y[2] N80 $ternary$verilog/bsg_idiv.v:986$633_Y[2]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:986$633_Y[0] N74 $ternary$verilog/bsg_idiv.v:985$634_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:986$633_Y[1] N74 $ternary$verilog/bsg_idiv.v:985$634_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:986$633_Y[2] N74 $ternary$verilog/bsg_idiv.v:985$634_Y[2]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:985$634_Y[0] N68 $ternary$verilog/bsg_idiv.v:984$635_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:985$634_Y[1] N68 $ternary$verilog/bsg_idiv.v:984$635_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:985$634_Y[2] N68 $ternary$verilog/bsg_idiv.v:984$635_Y[2]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:984$635_Y[0] N62 $ternary$verilog/bsg_idiv.v:983$636_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:984$635_Y[1] N62 $ternary$verilog/bsg_idiv.v:983$636_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:983$636_Y[0] N56 $ternary$verilog/bsg_idiv.v:982$637_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:983$636_Y[1] N56 $ternary$verilog/bsg_idiv.v:982$637_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_idiv.v:982$637_Y[0] v_i latch_inputs_o next_state[0]
1-0 1
-11 1
.names $false N285 N278 $ternary$verilog/bsg_idiv.v:1147$686_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1147$686_Y N272 $ternary$verilog/bsg_idiv.v:1146$687_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1146$687_Y N266 $ternary$verilog/bsg_idiv.v:1145$688_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1145$688_Y N260 $ternary$verilog/bsg_idiv.v:1144$689_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1144$689_Y N254 $ternary$verilog/bsg_idiv.v:1143$690_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1143$690_Y N248 $ternary$verilog/bsg_idiv.v:1142$691_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1142$691_Y N242 $ternary$verilog/bsg_idiv.v:1141$692_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1141$692_Y N236 $ternary$verilog/bsg_idiv.v:1140$693_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1140$693_Y N230 $ternary$verilog/bsg_idiv.v:1139$694_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1139$694_Y N224 $ternary$verilog/bsg_idiv.v:1138$695_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1138$695_Y N218 $ternary$verilog/bsg_idiv.v:1137$696_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1137$696_Y N212 $ternary$verilog/bsg_idiv.v:1136$697_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1136$697_Y N206 $ternary$verilog/bsg_idiv.v:1135$698_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1135$698_Y N200 $ternary$verilog/bsg_idiv.v:1134$699_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1134$699_Y N194 $ternary$verilog/bsg_idiv.v:1133$700_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1133$700_Y N188 $ternary$verilog/bsg_idiv.v:1132$701_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1132$701_Y N182 $ternary$verilog/bsg_idiv.v:1131$702_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1131$702_Y N176 $ternary$verilog/bsg_idiv.v:1130$703_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1130$703_Y N170 $ternary$verilog/bsg_idiv.v:1129$704_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1129$704_Y N164 $ternary$verilog/bsg_idiv.v:1128$705_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1128$705_Y N158 $ternary$verilog/bsg_idiv.v:1127$706_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1127$706_Y N152 $ternary$verilog/bsg_idiv.v:1126$707_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1126$707_Y N146 $ternary$verilog/bsg_idiv.v:1125$708_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1125$708_Y N140 $ternary$verilog/bsg_idiv.v:1124$709_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1124$709_Y N134 $ternary$verilog/bsg_idiv.v:1123$710_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1123$710_Y N128 $ternary$verilog/bsg_idiv.v:1122$711_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1122$711_Y N122 $ternary$verilog/bsg_idiv.v:1121$712_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1121$712_Y N116 $ternary$verilog/bsg_idiv.v:1120$713_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1120$713_Y N110 $ternary$verilog/bsg_idiv.v:1119$714_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1119$714_Y N104 $ternary$verilog/bsg_idiv.v:1118$715_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1118$715_Y N98 $ternary$verilog/bsg_idiv.v:1117$716_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1117$716_Y N92 $ternary$verilog/bsg_idiv.v:1116$717_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1116$717_Y N86 $ternary$verilog/bsg_idiv.v:1115$718_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1115$718_Y N80 $ternary$verilog/bsg_idiv.v:1114$719_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1114$719_Y N74 $ternary$verilog/bsg_idiv.v:1113$720_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1113$720_Y N68 $ternary$verilog/bsg_idiv.v:1112$721_Y
1-0 1
-11 1
.names N298 $ternary$verilog/bsg_idiv.v:1112$721_Y N62 $ternary$verilog/bsg_idiv.v:1111$722_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1111$722_Y N56 $ternary$verilog/bsg_idiv.v:1110$723_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_idiv.v:1110$723_Y $false latch_inputs_o opA_ld_o
1-0 1
-11 1
.names q_neg $ternary$verilog/bsg_idiv.v:1193$726_Y N290 $ternary$verilog/bsg_idiv.v:1192$727_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1192$727_Y N284 $ternary$verilog/bsg_idiv.v:1191$728_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1191$728_Y N278 $ternary$verilog/bsg_idiv.v:1190$729_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1190$729_Y N272 $ternary$verilog/bsg_idiv.v:1189$730_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1189$730_Y N266 $ternary$verilog/bsg_idiv.v:1188$731_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1188$731_Y N260 $ternary$verilog/bsg_idiv.v:1187$732_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1187$732_Y N254 $ternary$verilog/bsg_idiv.v:1186$733_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1186$733_Y N248 $ternary$verilog/bsg_idiv.v:1185$734_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1185$734_Y N242 $ternary$verilog/bsg_idiv.v:1184$735_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1184$735_Y N236 $ternary$verilog/bsg_idiv.v:1183$736_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1183$736_Y N230 $ternary$verilog/bsg_idiv.v:1182$737_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1182$737_Y N224 $ternary$verilog/bsg_idiv.v:1181$738_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1181$738_Y N218 $ternary$verilog/bsg_idiv.v:1180$739_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1180$739_Y N212 $ternary$verilog/bsg_idiv.v:1179$740_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1179$740_Y N206 $ternary$verilog/bsg_idiv.v:1178$741_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1178$741_Y N200 $ternary$verilog/bsg_idiv.v:1177$742_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1177$742_Y N194 $ternary$verilog/bsg_idiv.v:1176$743_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1176$743_Y N188 $ternary$verilog/bsg_idiv.v:1175$744_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1175$744_Y N182 $ternary$verilog/bsg_idiv.v:1174$745_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1174$745_Y N176 $ternary$verilog/bsg_idiv.v:1173$746_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1173$746_Y N170 $ternary$verilog/bsg_idiv.v:1172$747_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1172$747_Y N164 $ternary$verilog/bsg_idiv.v:1171$748_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1171$748_Y N158 $ternary$verilog/bsg_idiv.v:1170$749_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1170$749_Y N152 $ternary$verilog/bsg_idiv.v:1169$750_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1169$750_Y N146 $ternary$verilog/bsg_idiv.v:1168$751_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1168$751_Y N140 $ternary$verilog/bsg_idiv.v:1167$752_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1167$752_Y N134 $ternary$verilog/bsg_idiv.v:1166$753_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1166$753_Y N128 $ternary$verilog/bsg_idiv.v:1165$754_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1165$754_Y N122 $ternary$verilog/bsg_idiv.v:1164$755_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1164$755_Y N116 $ternary$verilog/bsg_idiv.v:1163$756_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1163$756_Y N110 $ternary$verilog/bsg_idiv.v:1162$757_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1162$757_Y N104 $ternary$verilog/bsg_idiv.v:1161$758_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1161$758_Y N98 $ternary$verilog/bsg_idiv.v:1160$759_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1160$759_Y N92 $ternary$verilog/bsg_idiv.v:1159$760_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1159$760_Y N86 $ternary$verilog/bsg_idiv.v:1158$761_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1158$761_Y N80 $ternary$verilog/bsg_idiv.v:1157$762_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1157$762_Y N74 $ternary$verilog/bsg_idiv.v:1156$763_Y
1-0 1
-11 1
.names N299 $ternary$verilog/bsg_idiv.v:1156$763_Y N68 $ternary$verilog/bsg_idiv.v:1155$764_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1155$764_Y N62 $ternary$verilog/bsg_idiv.v:1154$765_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1154$765_Y N56 $ternary$verilog/bsg_idiv.v:1153$766_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_idiv.v:1153$766_Y $true latch_inputs_o opC_ld_o
1-0 1
-11 1
.names opC_sel_o[2] $false latch_inputs_o opA_sel_o
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1279$813_Y[0] N290 $ternary$verilog/bsg_idiv.v:1278$814_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1278$814_Y[0] N284 $ternary$verilog/bsg_idiv.v:1277$815_Y[0]
1-0 1
-11 1
.names $false N291 N284 $ternary$verilog/bsg_idiv.v:1277$815_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1277$815_Y[0] N278 $ternary$verilog/bsg_idiv.v:1276$816_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1277$815_Y[1] N278 $ternary$verilog/bsg_idiv.v:1276$816_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1276$816_Y[0] N272 $ternary$verilog/bsg_idiv.v:1275$817_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1276$816_Y[1] N272 $ternary$verilog/bsg_idiv.v:1275$817_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1275$817_Y[0] N266 $ternary$verilog/bsg_idiv.v:1274$818_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1275$817_Y[1] N266 $ternary$verilog/bsg_idiv.v:1274$818_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1274$818_Y[0] N260 $ternary$verilog/bsg_idiv.v:1273$819_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1274$818_Y[1] N260 $ternary$verilog/bsg_idiv.v:1273$819_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1273$819_Y[0] N254 $ternary$verilog/bsg_idiv.v:1272$820_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1273$819_Y[1] N254 $ternary$verilog/bsg_idiv.v:1272$820_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1272$820_Y[0] N248 $ternary$verilog/bsg_idiv.v:1271$821_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1272$820_Y[1] N248 $ternary$verilog/bsg_idiv.v:1271$821_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1271$821_Y[0] N242 $ternary$verilog/bsg_idiv.v:1270$822_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1271$821_Y[1] N242 $ternary$verilog/bsg_idiv.v:1270$822_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1270$822_Y[0] N236 $ternary$verilog/bsg_idiv.v:1269$823_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1270$822_Y[1] N236 $ternary$verilog/bsg_idiv.v:1269$823_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1269$823_Y[0] N230 $ternary$verilog/bsg_idiv.v:1268$824_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1269$823_Y[1] N230 $ternary$verilog/bsg_idiv.v:1268$824_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1268$824_Y[0] N224 $ternary$verilog/bsg_idiv.v:1267$825_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1268$824_Y[1] N224 $ternary$verilog/bsg_idiv.v:1267$825_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1267$825_Y[0] N218 $ternary$verilog/bsg_idiv.v:1266$826_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1267$825_Y[1] N218 $ternary$verilog/bsg_idiv.v:1266$826_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1266$826_Y[0] N212 $ternary$verilog/bsg_idiv.v:1265$827_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1266$826_Y[1] N212 $ternary$verilog/bsg_idiv.v:1265$827_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1265$827_Y[0] N206 $ternary$verilog/bsg_idiv.v:1264$828_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1265$827_Y[1] N206 $ternary$verilog/bsg_idiv.v:1264$828_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1264$828_Y[0] N200 $ternary$verilog/bsg_idiv.v:1263$829_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1264$828_Y[1] N200 $ternary$verilog/bsg_idiv.v:1263$829_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1263$829_Y[0] N194 $ternary$verilog/bsg_idiv.v:1262$830_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1263$829_Y[1] N194 $ternary$verilog/bsg_idiv.v:1262$830_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1262$830_Y[0] N188 $ternary$verilog/bsg_idiv.v:1261$831_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1262$830_Y[1] N188 $ternary$verilog/bsg_idiv.v:1261$831_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1261$831_Y[0] N182 $ternary$verilog/bsg_idiv.v:1260$832_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1261$831_Y[1] N182 $ternary$verilog/bsg_idiv.v:1260$832_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1260$832_Y[0] N176 $ternary$verilog/bsg_idiv.v:1259$833_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1260$832_Y[1] N176 $ternary$verilog/bsg_idiv.v:1259$833_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1259$833_Y[0] N170 $ternary$verilog/bsg_idiv.v:1258$834_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1259$833_Y[1] N170 $ternary$verilog/bsg_idiv.v:1258$834_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1258$834_Y[0] N164 $ternary$verilog/bsg_idiv.v:1257$835_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1258$834_Y[1] N164 $ternary$verilog/bsg_idiv.v:1257$835_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1257$835_Y[0] N158 $ternary$verilog/bsg_idiv.v:1256$836_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1257$835_Y[1] N158 $ternary$verilog/bsg_idiv.v:1256$836_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1256$836_Y[0] N152 $ternary$verilog/bsg_idiv.v:1255$837_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1256$836_Y[1] N152 $ternary$verilog/bsg_idiv.v:1255$837_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1255$837_Y[0] N146 $ternary$verilog/bsg_idiv.v:1254$838_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1255$837_Y[1] N146 $ternary$verilog/bsg_idiv.v:1254$838_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1254$838_Y[0] N140 $ternary$verilog/bsg_idiv.v:1253$839_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1254$838_Y[1] N140 $ternary$verilog/bsg_idiv.v:1253$839_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1253$839_Y[0] N134 $ternary$verilog/bsg_idiv.v:1252$840_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1253$839_Y[1] N134 $ternary$verilog/bsg_idiv.v:1252$840_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1252$840_Y[0] N128 $ternary$verilog/bsg_idiv.v:1251$841_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1252$840_Y[1] N128 $ternary$verilog/bsg_idiv.v:1251$841_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1251$841_Y[0] N122 $ternary$verilog/bsg_idiv.v:1250$842_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1251$841_Y[1] N122 $ternary$verilog/bsg_idiv.v:1250$842_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1250$842_Y[0] N116 $ternary$verilog/bsg_idiv.v:1249$843_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1250$842_Y[1] N116 $ternary$verilog/bsg_idiv.v:1249$843_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1249$843_Y[0] N110 $ternary$verilog/bsg_idiv.v:1248$844_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1249$843_Y[1] N110 $ternary$verilog/bsg_idiv.v:1248$844_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1248$844_Y[0] N104 $ternary$verilog/bsg_idiv.v:1247$845_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1248$844_Y[1] N104 $ternary$verilog/bsg_idiv.v:1247$845_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1247$845_Y[0] N98 $ternary$verilog/bsg_idiv.v:1246$846_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1247$845_Y[1] N98 $ternary$verilog/bsg_idiv.v:1246$846_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1246$846_Y[0] N92 $ternary$verilog/bsg_idiv.v:1245$847_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1246$846_Y[1] N92 $ternary$verilog/bsg_idiv.v:1245$847_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1245$847_Y[0] N86 $ternary$verilog/bsg_idiv.v:1244$848_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1245$847_Y[1] N86 $ternary$verilog/bsg_idiv.v:1244$848_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1244$848_Y[0] N80 $ternary$verilog/bsg_idiv.v:1243$849_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1244$848_Y[1] N80 $ternary$verilog/bsg_idiv.v:1243$849_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1243$849_Y[0] N74 $ternary$verilog/bsg_idiv.v:1242$850_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1243$849_Y[1] N74 $ternary$verilog/bsg_idiv.v:1242$850_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1242$850_Y[0] N68 $ternary$verilog/bsg_idiv.v:1241$851_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1242$850_Y[1] N68 $ternary$verilog/bsg_idiv.v:1241$851_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1241$851_Y[0] N62 $ternary$verilog/bsg_idiv.v:1240$852_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1241$851_Y[1] N62 $ternary$verilog/bsg_idiv.v:1240$852_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1240$852_Y[0] N56 $ternary$verilog/bsg_idiv.v:1239$853_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1240$852_Y[1] N56 $ternary$verilog/bsg_idiv.v:1239$853_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_idiv.v:1239$853_Y[0] $true latch_inputs_o opC_sel_o[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_idiv.v:1239$853_Y[1] $false latch_inputs_o opC_sel_o[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1194$725_Y N296 $ternary$verilog/bsg_idiv.v:1193$726_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1193$726_Y N290 $ternary$verilog/bsg_idiv.v:1321$857_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1321$857_Y N284 $ternary$verilog/bsg_idiv.v:1320$858_Y
1-0 1
-11 1
.names add_neg_last $ternary$verilog/bsg_idiv.v:1320$858_Y N278 $ternary$verilog/bsg_idiv.v:1319$859_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1319$859_Y N272 $ternary$verilog/bsg_idiv.v:1318$860_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1318$860_Y N266 $ternary$verilog/bsg_idiv.v:1317$861_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1317$861_Y N260 $ternary$verilog/bsg_idiv.v:1316$862_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1316$862_Y N254 $ternary$verilog/bsg_idiv.v:1315$863_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1315$863_Y N248 $ternary$verilog/bsg_idiv.v:1314$864_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1314$864_Y N242 $ternary$verilog/bsg_idiv.v:1313$865_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1313$865_Y N236 $ternary$verilog/bsg_idiv.v:1312$866_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1312$866_Y N230 $ternary$verilog/bsg_idiv.v:1311$867_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1311$867_Y N224 $ternary$verilog/bsg_idiv.v:1310$868_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1310$868_Y N218 $ternary$verilog/bsg_idiv.v:1309$869_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1309$869_Y N212 $ternary$verilog/bsg_idiv.v:1308$870_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1308$870_Y N206 $ternary$verilog/bsg_idiv.v:1307$871_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1307$871_Y N200 $ternary$verilog/bsg_idiv.v:1306$872_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1306$872_Y N194 $ternary$verilog/bsg_idiv.v:1305$873_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1305$873_Y N188 $ternary$verilog/bsg_idiv.v:1304$874_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1304$874_Y N182 $ternary$verilog/bsg_idiv.v:1303$875_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1303$875_Y N176 $ternary$verilog/bsg_idiv.v:1302$876_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1302$876_Y N170 $ternary$verilog/bsg_idiv.v:1301$877_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1301$877_Y N164 $ternary$verilog/bsg_idiv.v:1300$878_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1300$878_Y N158 $ternary$verilog/bsg_idiv.v:1299$879_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1299$879_Y N152 $ternary$verilog/bsg_idiv.v:1298$880_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1298$880_Y N146 $ternary$verilog/bsg_idiv.v:1297$881_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1297$881_Y N140 $ternary$verilog/bsg_idiv.v:1296$882_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1296$882_Y N134 $ternary$verilog/bsg_idiv.v:1295$883_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1295$883_Y N128 $ternary$verilog/bsg_idiv.v:1294$884_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1294$884_Y N122 $ternary$verilog/bsg_idiv.v:1293$885_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1293$885_Y N116 $ternary$verilog/bsg_idiv.v:1292$886_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1292$886_Y N110 $ternary$verilog/bsg_idiv.v:1291$887_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1291$887_Y N104 $ternary$verilog/bsg_idiv.v:1290$888_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1290$888_Y N98 $ternary$verilog/bsg_idiv.v:1289$889_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1289$889_Y N92 $ternary$verilog/bsg_idiv.v:1288$890_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1288$890_Y N86 $ternary$verilog/bsg_idiv.v:1287$891_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1287$891_Y N80 $ternary$verilog/bsg_idiv.v:1286$892_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1286$892_Y N74 $ternary$verilog/bsg_idiv.v:1285$893_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1285$893_Y N68 $ternary$verilog/bsg_idiv.v:1284$894_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1284$894_Y N62 $ternary$verilog/bsg_idiv.v:1283$895_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1283$895_Y N56 $ternary$verilog/bsg_idiv.v:1282$896_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_idiv.v:1282$896_Y $true latch_inputs_o opB_ld_o
1-0 1
-11 1
.names N43 $false N341 $ternary$verilog/bsg_idiv.v:1366$898_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1366$898_Y N296 $ternary$verilog/bsg_idiv.v:1365$899_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1365$899_Y N290 $ternary$verilog/bsg_idiv.v:1364$900_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1364$900_Y N284 $ternary$verilog/bsg_idiv.v:1363$901_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1363$901_Y N278 $ternary$verilog/bsg_idiv.v:1362$902_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1362$902_Y N272 $ternary$verilog/bsg_idiv.v:1361$903_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1361$903_Y N266 $ternary$verilog/bsg_idiv.v:1360$904_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1360$904_Y N260 $ternary$verilog/bsg_idiv.v:1359$905_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1359$905_Y N254 $ternary$verilog/bsg_idiv.v:1358$906_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1358$906_Y N248 $ternary$verilog/bsg_idiv.v:1357$907_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1357$907_Y N242 $ternary$verilog/bsg_idiv.v:1356$908_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1356$908_Y N236 $ternary$verilog/bsg_idiv.v:1355$909_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1355$909_Y N230 $ternary$verilog/bsg_idiv.v:1354$910_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1354$910_Y N224 $ternary$verilog/bsg_idiv.v:1353$911_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1353$911_Y N218 $ternary$verilog/bsg_idiv.v:1352$912_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1352$912_Y N212 $ternary$verilog/bsg_idiv.v:1351$913_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1351$913_Y N206 $ternary$verilog/bsg_idiv.v:1350$914_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1350$914_Y N200 $ternary$verilog/bsg_idiv.v:1349$915_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1349$915_Y N194 $ternary$verilog/bsg_idiv.v:1348$916_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1348$916_Y N188 $ternary$verilog/bsg_idiv.v:1347$917_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1347$917_Y N182 $ternary$verilog/bsg_idiv.v:1346$918_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1346$918_Y N176 $ternary$verilog/bsg_idiv.v:1345$919_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1345$919_Y N170 $ternary$verilog/bsg_idiv.v:1344$920_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1344$920_Y N164 $ternary$verilog/bsg_idiv.v:1343$921_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1343$921_Y N158 $ternary$verilog/bsg_idiv.v:1342$922_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1342$922_Y N152 $ternary$verilog/bsg_idiv.v:1341$923_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1341$923_Y N146 $ternary$verilog/bsg_idiv.v:1340$924_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1340$924_Y N140 $ternary$verilog/bsg_idiv.v:1339$925_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1339$925_Y N134 $ternary$verilog/bsg_idiv.v:1338$926_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1338$926_Y N128 $ternary$verilog/bsg_idiv.v:1337$927_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1337$927_Y N122 $ternary$verilog/bsg_idiv.v:1336$928_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1336$928_Y N116 $ternary$verilog/bsg_idiv.v:1335$929_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1335$929_Y N110 $ternary$verilog/bsg_idiv.v:1334$930_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1334$930_Y N104 $ternary$verilog/bsg_idiv.v:1333$931_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1333$931_Y N98 $ternary$verilog/bsg_idiv.v:1332$932_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1332$932_Y N92 $ternary$verilog/bsg_idiv.v:1331$933_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1331$933_Y N86 $ternary$verilog/bsg_idiv.v:1330$934_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1330$934_Y N80 $ternary$verilog/bsg_idiv.v:1329$935_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1329$935_Y N74 $ternary$verilog/bsg_idiv.v:1328$936_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1328$936_Y N68 $ternary$verilog/bsg_idiv.v:1327$937_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1327$937_Y N62 $ternary$verilog/bsg_idiv.v:1326$938_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1326$938_Y N56 $ternary$verilog/bsg_idiv.v:1325$939_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_idiv.v:1325$939_Y N43 latch_inputs_o opA_inv_o
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1407$943_Y N284 $ternary$verilog/bsg_idiv.v:1406$944_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1406$944_Y N278 $ternary$verilog/bsg_idiv.v:1405$945_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1405$945_Y N272 $ternary$verilog/bsg_idiv.v:1404$946_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1404$946_Y N266 $ternary$verilog/bsg_idiv.v:1403$947_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1403$947_Y N260 $ternary$verilog/bsg_idiv.v:1402$948_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1402$948_Y N254 $ternary$verilog/bsg_idiv.v:1401$949_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1401$949_Y N248 $ternary$verilog/bsg_idiv.v:1400$950_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1400$950_Y N242 $ternary$verilog/bsg_idiv.v:1399$951_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1399$951_Y N236 $ternary$verilog/bsg_idiv.v:1398$952_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1398$952_Y N230 $ternary$verilog/bsg_idiv.v:1397$953_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1397$953_Y N224 $ternary$verilog/bsg_idiv.v:1396$954_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1396$954_Y N218 $ternary$verilog/bsg_idiv.v:1395$955_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1395$955_Y N212 $ternary$verilog/bsg_idiv.v:1394$956_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1394$956_Y N206 $ternary$verilog/bsg_idiv.v:1393$957_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1393$957_Y N200 $ternary$verilog/bsg_idiv.v:1392$958_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1392$958_Y N194 $ternary$verilog/bsg_idiv.v:1391$959_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1391$959_Y N188 $ternary$verilog/bsg_idiv.v:1390$960_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1390$960_Y N182 $ternary$verilog/bsg_idiv.v:1389$961_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1389$961_Y N176 $ternary$verilog/bsg_idiv.v:1388$962_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1388$962_Y N170 $ternary$verilog/bsg_idiv.v:1387$963_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1387$963_Y N164 $ternary$verilog/bsg_idiv.v:1386$964_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1386$964_Y N158 $ternary$verilog/bsg_idiv.v:1385$965_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1385$965_Y N152 $ternary$verilog/bsg_idiv.v:1384$966_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1384$966_Y N146 $ternary$verilog/bsg_idiv.v:1383$967_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1383$967_Y N140 $ternary$verilog/bsg_idiv.v:1382$968_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1382$968_Y N134 $ternary$verilog/bsg_idiv.v:1381$969_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1381$969_Y N128 $ternary$verilog/bsg_idiv.v:1380$970_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1380$970_Y N122 $ternary$verilog/bsg_idiv.v:1379$971_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1379$971_Y N116 $ternary$verilog/bsg_idiv.v:1378$972_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1378$972_Y N110 $ternary$verilog/bsg_idiv.v:1377$973_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1377$973_Y N104 $ternary$verilog/bsg_idiv.v:1376$974_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1376$974_Y N98 $ternary$verilog/bsg_idiv.v:1375$975_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1375$975_Y N92 $ternary$verilog/bsg_idiv.v:1374$976_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1374$976_Y N86 $ternary$verilog/bsg_idiv.v:1373$977_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1373$977_Y N80 $ternary$verilog/bsg_idiv.v:1372$978_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1372$978_Y N74 $ternary$verilog/bsg_idiv.v:1371$979_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1371$979_Y N68 $ternary$verilog/bsg_idiv.v:1370$980_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1370$980_Y N62 $ternary$verilog/bsg_idiv.v:1369$981_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1369$981_Y N56 $ternary$verilog/bsg_idiv.v:1368$982_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_idiv.v:1368$982_Y $true latch_inputs_o opB_clr_l_o
1-0 1
-11 1
.names N341 $ternary$verilog/bsg_idiv.v:1194$725_Y
0 1
.names $true $ternary$verilog/bsg_idiv.v:1194$725_Y N296 $ternary$verilog/bsg_idiv.v:1279$813_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1279$813_Y[0] N290 $ternary$verilog/bsg_idiv.v:1407$943_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1407$943_Y N284 $ternary$verilog/bsg_idiv.v:1449$988_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1449$988_Y[0] N278 $ternary$verilog/bsg_idiv.v:1448$989_Y[0]
1-0 1
-11 1
.names N278 N279
0 1
.names $false $ternary$verilog/bsg_idiv.v:1448$989_Y[0] N272 $ternary$verilog/bsg_idiv.v:1447$990_Y[0]
1-0 1
-11 1
.names $true N279 N272 $ternary$verilog/bsg_idiv.v:1018$601_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1447$990_Y[0] N266 $ternary$verilog/bsg_idiv.v:1446$991_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1018$601_Y[1] N266 $ternary$verilog/bsg_idiv.v:1017$602_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1446$991_Y[0] N260 $ternary$verilog/bsg_idiv.v:1445$992_Y[0]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1445$992_Y[0] N254 $ternary$verilog/bsg_idiv.v:1444$993_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1016$603_Y[1] N254 $ternary$verilog/bsg_idiv.v:1444$993_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1444$993_Y[0] N248 $ternary$verilog/bsg_idiv.v:1443$994_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1444$993_Y[1] N248 $ternary$verilog/bsg_idiv.v:1443$994_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1443$994_Y[0] N242 $ternary$verilog/bsg_idiv.v:1442$995_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1443$994_Y[1] N242 $ternary$verilog/bsg_idiv.v:1442$995_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1442$995_Y[0] N236 $ternary$verilog/bsg_idiv.v:1441$996_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1442$995_Y[1] N236 $ternary$verilog/bsg_idiv.v:1441$996_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1441$996_Y[0] N230 $ternary$verilog/bsg_idiv.v:1440$997_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1441$996_Y[1] N230 $ternary$verilog/bsg_idiv.v:1440$997_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1440$997_Y[0] N224 $ternary$verilog/bsg_idiv.v:1439$998_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1440$997_Y[1] N224 $ternary$verilog/bsg_idiv.v:1439$998_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1439$998_Y[0] N218 $ternary$verilog/bsg_idiv.v:1438$999_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1439$998_Y[1] N218 $ternary$verilog/bsg_idiv.v:1438$999_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1438$999_Y[0] N212 $ternary$verilog/bsg_idiv.v:1437$1000_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1438$999_Y[1] N212 $ternary$verilog/bsg_idiv.v:1437$1000_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1437$1000_Y[0] N206 $ternary$verilog/bsg_idiv.v:1436$1001_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1437$1000_Y[1] N206 $ternary$verilog/bsg_idiv.v:1436$1001_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1436$1001_Y[0] N200 $ternary$verilog/bsg_idiv.v:1435$1002_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1436$1001_Y[1] N200 $ternary$verilog/bsg_idiv.v:1435$1002_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1435$1002_Y[0] N194 $ternary$verilog/bsg_idiv.v:1434$1003_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1435$1002_Y[1] N194 $ternary$verilog/bsg_idiv.v:1434$1003_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1434$1003_Y[0] N188 $ternary$verilog/bsg_idiv.v:1433$1004_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1434$1003_Y[1] N188 $ternary$verilog/bsg_idiv.v:1433$1004_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1433$1004_Y[0] N182 $ternary$verilog/bsg_idiv.v:1432$1005_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1433$1004_Y[1] N182 $ternary$verilog/bsg_idiv.v:1432$1005_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1432$1005_Y[0] N176 $ternary$verilog/bsg_idiv.v:1431$1006_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1432$1005_Y[1] N176 $ternary$verilog/bsg_idiv.v:1431$1006_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1431$1006_Y[0] N170 $ternary$verilog/bsg_idiv.v:1430$1007_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1431$1006_Y[1] N170 $ternary$verilog/bsg_idiv.v:1430$1007_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1430$1007_Y[0] N164 $ternary$verilog/bsg_idiv.v:1429$1008_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1430$1007_Y[1] N164 $ternary$verilog/bsg_idiv.v:1429$1008_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1429$1008_Y[0] N158 $ternary$verilog/bsg_idiv.v:1428$1009_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1429$1008_Y[1] N158 $ternary$verilog/bsg_idiv.v:1428$1009_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1428$1009_Y[0] N152 $ternary$verilog/bsg_idiv.v:1427$1010_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1428$1009_Y[1] N152 $ternary$verilog/bsg_idiv.v:1427$1010_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1427$1010_Y[0] N146 $ternary$verilog/bsg_idiv.v:1426$1011_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1427$1010_Y[1] N146 $ternary$verilog/bsg_idiv.v:1426$1011_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1426$1011_Y[0] N140 $ternary$verilog/bsg_idiv.v:1425$1012_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1426$1011_Y[1] N140 $ternary$verilog/bsg_idiv.v:1425$1012_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1425$1012_Y[0] N134 $ternary$verilog/bsg_idiv.v:1424$1013_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1425$1012_Y[1] N134 $ternary$verilog/bsg_idiv.v:1424$1013_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1424$1013_Y[0] N128 $ternary$verilog/bsg_idiv.v:1423$1014_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1424$1013_Y[1] N128 $ternary$verilog/bsg_idiv.v:1423$1014_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1423$1014_Y[0] N122 $ternary$verilog/bsg_idiv.v:1422$1015_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1423$1014_Y[1] N122 $ternary$verilog/bsg_idiv.v:1422$1015_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1422$1015_Y[0] N116 $ternary$verilog/bsg_idiv.v:1421$1016_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1422$1015_Y[1] N116 $ternary$verilog/bsg_idiv.v:1421$1016_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1421$1016_Y[0] N110 $ternary$verilog/bsg_idiv.v:1420$1017_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1421$1016_Y[1] N110 $ternary$verilog/bsg_idiv.v:1420$1017_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1420$1017_Y[0] N104 $ternary$verilog/bsg_idiv.v:1419$1018_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1420$1017_Y[1] N104 $ternary$verilog/bsg_idiv.v:1419$1018_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1419$1018_Y[0] N98 $ternary$verilog/bsg_idiv.v:1418$1019_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1419$1018_Y[1] N98 $ternary$verilog/bsg_idiv.v:1418$1019_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1418$1019_Y[0] N92 $ternary$verilog/bsg_idiv.v:1417$1020_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1418$1019_Y[1] N92 $ternary$verilog/bsg_idiv.v:1417$1020_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1417$1020_Y[0] N86 $ternary$verilog/bsg_idiv.v:1416$1021_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1417$1020_Y[1] N86 $ternary$verilog/bsg_idiv.v:1416$1021_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1416$1021_Y[0] N80 $ternary$verilog/bsg_idiv.v:1415$1022_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1416$1021_Y[1] N80 $ternary$verilog/bsg_idiv.v:1415$1022_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1415$1022_Y[0] N74 $ternary$verilog/bsg_idiv.v:1414$1023_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1415$1022_Y[1] N74 $ternary$verilog/bsg_idiv.v:1414$1023_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1414$1023_Y[0] N68 $ternary$verilog/bsg_idiv.v:1413$1024_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1414$1023_Y[1] N68 $ternary$verilog/bsg_idiv.v:1413$1024_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1413$1024_Y[0] N62 $ternary$verilog/bsg_idiv.v:1412$1025_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1413$1024_Y[1] N62 $ternary$verilog/bsg_idiv.v:1412$1025_Y[1]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1112$721_Y N62 $ternary$verilog/bsg_idiv.v:1412$1025_Y[2]
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1412$1025_Y[0] N56 $ternary$verilog/bsg_idiv.v:1411$1026_Y[0]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1412$1025_Y[1] N56 $ternary$verilog/bsg_idiv.v:1411$1026_Y[1]
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1412$1025_Y[2] N56 $ternary$verilog/bsg_idiv.v:1411$1026_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_idiv.v:1411$1026_Y[0] $true latch_inputs_o opB_sel_o[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_idiv.v:1411$1026_Y[1] $false latch_inputs_o opB_sel_o[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_idiv.v:1411$1026_Y[2] $false latch_inputs_o opB_sel_o[2]
1-0 1
-11 1
.names $false N2 N56 $ternary$verilog/bsg_idiv.v:1454$1069_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_idiv.v:1454$1069_Y $false latch_inputs_o neg_ld
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1365$899_Y N290 $ternary$verilog/bsg_idiv.v:1536$1073_Y
1-0 1
-11 1
.names r_neg $ternary$verilog/bsg_idiv.v:1536$1073_Y N284 $ternary$verilog/bsg_idiv.v:1535$1074_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1535$1074_Y N278 $ternary$verilog/bsg_idiv.v:1534$1075_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1534$1075_Y N272 $ternary$verilog/bsg_idiv.v:1533$1076_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1533$1076_Y N266 $ternary$verilog/bsg_idiv.v:1532$1077_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1532$1077_Y N260 $ternary$verilog/bsg_idiv.v:1531$1078_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1531$1078_Y N254 $ternary$verilog/bsg_idiv.v:1530$1079_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1530$1079_Y N248 $ternary$verilog/bsg_idiv.v:1529$1080_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1529$1080_Y N242 $ternary$verilog/bsg_idiv.v:1528$1081_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1528$1081_Y N236 $ternary$verilog/bsg_idiv.v:1527$1082_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1527$1082_Y N230 $ternary$verilog/bsg_idiv.v:1526$1083_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1526$1083_Y N224 $ternary$verilog/bsg_idiv.v:1525$1084_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1525$1084_Y N218 $ternary$verilog/bsg_idiv.v:1524$1085_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1524$1085_Y N212 $ternary$verilog/bsg_idiv.v:1523$1086_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1523$1086_Y N206 $ternary$verilog/bsg_idiv.v:1522$1087_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1522$1087_Y N200 $ternary$verilog/bsg_idiv.v:1521$1088_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1521$1088_Y N194 $ternary$verilog/bsg_idiv.v:1520$1089_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1520$1089_Y N188 $ternary$verilog/bsg_idiv.v:1519$1090_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1519$1090_Y N182 $ternary$verilog/bsg_idiv.v:1518$1091_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1518$1091_Y N176 $ternary$verilog/bsg_idiv.v:1517$1092_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1517$1092_Y N170 $ternary$verilog/bsg_idiv.v:1516$1093_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1516$1093_Y N164 $ternary$verilog/bsg_idiv.v:1515$1094_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1515$1094_Y N158 $ternary$verilog/bsg_idiv.v:1514$1095_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1514$1095_Y N152 $ternary$verilog/bsg_idiv.v:1513$1096_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1513$1096_Y N146 $ternary$verilog/bsg_idiv.v:1512$1097_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1512$1097_Y N140 $ternary$verilog/bsg_idiv.v:1511$1098_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1511$1098_Y N134 $ternary$verilog/bsg_idiv.v:1510$1099_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1510$1099_Y N128 $ternary$verilog/bsg_idiv.v:1509$1100_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1509$1100_Y N122 $ternary$verilog/bsg_idiv.v:1508$1101_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1508$1101_Y N116 $ternary$verilog/bsg_idiv.v:1507$1102_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1507$1102_Y N110 $ternary$verilog/bsg_idiv.v:1506$1103_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1506$1103_Y N104 $ternary$verilog/bsg_idiv.v:1505$1104_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1505$1104_Y N98 $ternary$verilog/bsg_idiv.v:1504$1105_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1504$1105_Y N92 $ternary$verilog/bsg_idiv.v:1503$1106_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1503$1106_Y N86 $ternary$verilog/bsg_idiv.v:1502$1107_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1502$1107_Y N80 $ternary$verilog/bsg_idiv.v:1501$1108_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1501$1108_Y N74 $ternary$verilog/bsg_idiv.v:1500$1109_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1500$1109_Y N68 $ternary$verilog/bsg_idiv.v:1499$1110_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1499$1110_Y N62 $ternary$verilog/bsg_idiv.v:1498$1111_Y
1-0 1
-11 1
.names N43 $ternary$verilog/bsg_idiv.v:1498$1111_Y N56 $ternary$verilog/bsg_idiv.v:1497$1112_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_idiv.v:1497$1112_Y N43 latch_inputs_o adder_cin_o
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1278$814_Y[0] N284 $ternary$verilog/bsg_idiv.v:1578$1117_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1578$1117_Y N278 $ternary$verilog/bsg_idiv.v:1577$1118_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1577$1118_Y N272 $ternary$verilog/bsg_idiv.v:1576$1119_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1576$1119_Y N266 $ternary$verilog/bsg_idiv.v:1575$1120_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1575$1120_Y N260 $ternary$verilog/bsg_idiv.v:1574$1121_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1574$1121_Y N254 $ternary$verilog/bsg_idiv.v:1573$1122_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1573$1122_Y N248 $ternary$verilog/bsg_idiv.v:1572$1123_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1572$1123_Y N242 $ternary$verilog/bsg_idiv.v:1571$1124_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1571$1124_Y N236 $ternary$verilog/bsg_idiv.v:1570$1125_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1570$1125_Y N230 $ternary$verilog/bsg_idiv.v:1569$1126_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1569$1126_Y N224 $ternary$verilog/bsg_idiv.v:1568$1127_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1568$1127_Y N218 $ternary$verilog/bsg_idiv.v:1567$1128_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1567$1128_Y N212 $ternary$verilog/bsg_idiv.v:1566$1129_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1566$1129_Y N206 $ternary$verilog/bsg_idiv.v:1565$1130_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1565$1130_Y N200 $ternary$verilog/bsg_idiv.v:1564$1131_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1564$1131_Y N194 $ternary$verilog/bsg_idiv.v:1563$1132_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1563$1132_Y N188 $ternary$verilog/bsg_idiv.v:1562$1133_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1562$1133_Y N182 $ternary$verilog/bsg_idiv.v:1561$1134_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1561$1134_Y N176 $ternary$verilog/bsg_idiv.v:1560$1135_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1560$1135_Y N170 $ternary$verilog/bsg_idiv.v:1559$1136_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1559$1136_Y N164 $ternary$verilog/bsg_idiv.v:1558$1137_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1558$1137_Y N158 $ternary$verilog/bsg_idiv.v:1557$1138_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1557$1138_Y N152 $ternary$verilog/bsg_idiv.v:1556$1139_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1556$1139_Y N146 $ternary$verilog/bsg_idiv.v:1555$1140_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1555$1140_Y N140 $ternary$verilog/bsg_idiv.v:1554$1141_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1554$1141_Y N134 $ternary$verilog/bsg_idiv.v:1553$1142_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1553$1142_Y N128 $ternary$verilog/bsg_idiv.v:1552$1143_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1552$1143_Y N122 $ternary$verilog/bsg_idiv.v:1551$1144_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1551$1144_Y N116 $ternary$verilog/bsg_idiv.v:1550$1145_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1550$1145_Y N110 $ternary$verilog/bsg_idiv.v:1549$1146_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1549$1146_Y N104 $ternary$verilog/bsg_idiv.v:1548$1147_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1548$1147_Y N98 $ternary$verilog/bsg_idiv.v:1547$1148_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1547$1148_Y N92 $ternary$verilog/bsg_idiv.v:1546$1149_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1546$1149_Y N86 $ternary$verilog/bsg_idiv.v:1545$1150_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1545$1150_Y N80 $ternary$verilog/bsg_idiv.v:1544$1151_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1544$1151_Y N74 $ternary$verilog/bsg_idiv.v:1543$1152_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1543$1152_Y N68 $ternary$verilog/bsg_idiv.v:1542$1153_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1542$1153_Y N62 $ternary$verilog/bsg_idiv.v:1541$1154_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1541$1154_Y N56 $ternary$verilog/bsg_idiv.v:1540$1155_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_idiv.v:1540$1155_Y $true latch_inputs_o opA_clr_l_o
1-0 1
-11 1
.names r_neg N291 N284 $ternary$verilog/bsg_idiv.v:1621$1160_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1621$1160_Y N278 $ternary$verilog/bsg_idiv.v:1620$1161_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1620$1161_Y N272 $ternary$verilog/bsg_idiv.v:1619$1162_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1619$1162_Y N266 $ternary$verilog/bsg_idiv.v:1618$1163_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1618$1163_Y N260 $ternary$verilog/bsg_idiv.v:1617$1164_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1617$1164_Y N254 $ternary$verilog/bsg_idiv.v:1616$1165_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1616$1165_Y N248 $ternary$verilog/bsg_idiv.v:1615$1166_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1615$1166_Y N242 $ternary$verilog/bsg_idiv.v:1614$1167_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1614$1167_Y N236 $ternary$verilog/bsg_idiv.v:1613$1168_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1613$1168_Y N230 $ternary$verilog/bsg_idiv.v:1612$1169_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1612$1169_Y N224 $ternary$verilog/bsg_idiv.v:1611$1170_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1611$1170_Y N218 $ternary$verilog/bsg_idiv.v:1610$1171_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1610$1171_Y N212 $ternary$verilog/bsg_idiv.v:1609$1172_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1609$1172_Y N206 $ternary$verilog/bsg_idiv.v:1608$1173_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1608$1173_Y N200 $ternary$verilog/bsg_idiv.v:1607$1174_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1607$1174_Y N194 $ternary$verilog/bsg_idiv.v:1606$1175_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1606$1175_Y N188 $ternary$verilog/bsg_idiv.v:1605$1176_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1605$1176_Y N182 $ternary$verilog/bsg_idiv.v:1604$1177_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1604$1177_Y N176 $ternary$verilog/bsg_idiv.v:1603$1178_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1603$1178_Y N170 $ternary$verilog/bsg_idiv.v:1602$1179_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1602$1179_Y N164 $ternary$verilog/bsg_idiv.v:1601$1180_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1601$1180_Y N158 $ternary$verilog/bsg_idiv.v:1600$1181_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1600$1181_Y N152 $ternary$verilog/bsg_idiv.v:1599$1182_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1599$1182_Y N146 $ternary$verilog/bsg_idiv.v:1598$1183_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1598$1183_Y N140 $ternary$verilog/bsg_idiv.v:1597$1184_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1597$1184_Y N134 $ternary$verilog/bsg_idiv.v:1596$1185_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1596$1185_Y N128 $ternary$verilog/bsg_idiv.v:1595$1186_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1595$1186_Y N122 $ternary$verilog/bsg_idiv.v:1594$1187_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1594$1187_Y N116 $ternary$verilog/bsg_idiv.v:1593$1188_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1593$1188_Y N110 $ternary$verilog/bsg_idiv.v:1592$1189_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1592$1189_Y N104 $ternary$verilog/bsg_idiv.v:1591$1190_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1591$1190_Y N98 $ternary$verilog/bsg_idiv.v:1590$1191_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1590$1191_Y N92 $ternary$verilog/bsg_idiv.v:1589$1192_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1589$1192_Y N86 $ternary$verilog/bsg_idiv.v:1588$1193_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1588$1193_Y N80 $ternary$verilog/bsg_idiv.v:1587$1194_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1587$1194_Y N74 $ternary$verilog/bsg_idiv.v:1586$1195_Y
1-0 1
-11 1
.names $true $ternary$verilog/bsg_idiv.v:1586$1195_Y N68 $ternary$verilog/bsg_idiv.v:1585$1196_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1585$1196_Y N62 $ternary$verilog/bsg_idiv.v:1584$1197_Y
1-0 1
-11 1
.names $false $ternary$verilog/bsg_idiv.v:1584$1197_Y N56 $ternary$verilog/bsg_idiv.v:1583$1198_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_idiv.v:1583$1198_Y $false latch_inputs_o opB_inv_o
1-0 1
-11 1
.names N74 N4
0 1
.names N80 N5
0 1
.names N86 N6
0 1
.names N92 N7
0 1
.names N98 N8
0 1
.names N104 N105
0 1
.names N110 N10
0 1
.names N116 N11
0 1
.names N122 N12
0 1
.names N128 N129
0 1
.names N134 N135
0 1
.names N140 N141
0 1
.names N146 N147
0 1
.names N152 N153
0 1
.names N158 N159
0 1
.names N164 N165
0 1
.names N170 N171
0 1
.names N176 N177
0 1
.names N182 N183
0 1
.names N188 N189
0 1
.names N194 N195
0 1
.names N200 N201
0 1
.names N206 N207
0 1
.names N212 N213
0 1
.names N218 N219
0 1
.names N224 N225
0 1
.names N347 ready_o
0 1
.names state[5] N349
0 1
.names state[3] N350
0 1
.names state[0] N351
0 1
.names N356 v_o
0 1
.names N68 N3
0 1
.names N62 N2
0 1
.names N56 opC_sel_o[2]
0 1
.names add_neg_last N43
0 1
.names state[4] N44
0 1
.names state[2] N45
0 1
.names state[1] N46
0 1
.names N236 N237
0 1
.names N242 N243
0 1
.names N248 N249
0 1
.names N254 N255
0 1
.names N260 N261
0 1
.names N266 N267
0 1
.names N272 N273
0 1
.names N284 N285
0 1
.names N290 N291
0 1
.names N296 N297
0 1
.names yumi_i N300
0 1
.names N349 N44 N47
11 1
.names N350 N45 N48
11 1
.names N46 N351 N49
11 1
.names N47 N48 N50
11 1
.names N50 N49 latch_inputs_o
11 1
.names N55 N102 N56
1- 1
-1 1
.names N55 N108 N62
1- 1
-1 1
.names N100 N143 N55
1- 1
-1 1
.names N55 N114 N68
1- 1
-1 1
.names N73 N120 N74
1- 1
-1 1
.names N73 N102 N80
1- 1
-1 1
.names N73 N108 N86
1- 1
-1 1
.names N100 N167 N73
1- 1
-1 1
.names N73 N114 N92
1- 1
-1 1
.names N103 N120 N98
1- 1
-1 1
.names N103 N102 N104
1- 1
-1 1
.names N103 N108 N110
1- 1
-1 1
.names N100 N101 N103
1- 1
-1 1
.names N103 N114 N116
1- 1
-1 1
.names N121 N120 N122
1- 1
-1 1
.names N121 N102 N128
1- 1
-1 1
.names N121 N108 N134
1- 1
-1 1
.names N100 N119 N121
1- 1
-1 1
.names N121 N114 N140
1- 1
-1 1
.names N145 N120 N146
1- 1
-1 1
.names N145 N102 N152
1- 1
-1 1
.names N145 N108 N158
1- 1
-1 1
.names N142 N143 N145
1- 1
-1 1
.names N145 N114 N164
1- 1
-1 1
.names N169 N120 N170
1- 1
-1 1
.names N169 N102 N176
1- 1
-1 1
.names N169 N108 N182
1- 1
-1 1
.names N142 N167 N169
1- 1
-1 1
.names N169 N114 N188
1- 1
-1 1
.names N193 N120 N194
1- 1
-1 1
.names N193 N102 N200
1- 1
-1 1
.names N193 N108 N206
1- 1
-1 1
.names N142 N101 N193
1- 1
-1 1
.names N193 N114 N212
1- 1
-1 1
.names N217 N120 N218
1- 1
-1 1
.names N217 N102 N224
1- 1
-1 1
.names N217 N108 N230
1- 1
-1 1
.names state[5] N44 N142
1- 1
-1 1
.names N350 N45 N119
1- 1
-1 1
.names N142 N119 N217
1- 1
-1 1
.names N217 N114 N236
1- 1
-1 1
.names N241 N120 N242
1- 1
-1 1
.names N241 N102 N248
1- 1
-1 1
.names N241 N108 N254
1- 1
-1 1
.names state[3] state[2] N143
1- 1
-1 1
.names N238 N143 N241
1- 1
-1 1
.names N241 N114 N260
1- 1
-1 1
.names N265 N120 N266
1- 1
-1 1
.names N265 N102 N272
1- 1
-1 1
.names N46 state[0] N108
1- 1
-1 1
.names N265 N108 N278
1- 1
-1 1
.names state[3] N45 N167
1- 1
-1 1
.names N46 N351 N114
1- 1
-1 1
.names N238 N167 N265
1- 1
-1 1
.names N265 N114 N284
1- 1
-1 1
.names state[1] state[0] N120
1- 1
-1 1
.names N289 N120 N290
1- 1
-1 1
.names N350 state[2] N101
1- 1
-1 1
.names state[1] N351 N102
1- 1
-1 1
.names N238 N101 N289
1- 1
-1 1
.names N289 N102 N296
1- 1
-1 1
.names state[4] state[5] N100
1- 1
-1 1
.names state[3] N100 N344
1- 1
-1 1
.names state[2] N344 N345
1- 1
-1 1
.names state[1] N345 N346
1- 1
-1 1
.names state[0] N346 N347
1- 1
-1 1
.names state[4] N349 N238
1- 1
-1 1
.names N350 N238 N353
1- 1
-1 1
.names state[2] N353 N354
1- 1
-1 1
.names state[1] N354 N355
1- 1
-1 1
.names N351 N355 N356
1- 1
-1 1
.names N358 signed_div_r_i N42
11 1
.names opA_is_neg_i opC_is_neg_i N358
10 1
01 1
.names opA_is_neg_i signed_div_r_i N298
11 1
.names opC_is_neg_i signed_div_r_i N299
11 1
.names opC_sel_o[2] latch_inputs_o N301
1- 1
-1 1
.names N2 N301 N302
1- 1
-1 1
.names N3 N302 N303
1- 1
-1 1
.names N4 N303 N304
1- 1
-1 1
.names N5 N304 N305
1- 1
-1 1
.names N6 N305 N306
1- 1
-1 1
.names N7 N306 N307
1- 1
-1 1
.names N8 N307 N308
1- 1
-1 1
.names N105 N308 N309
1- 1
-1 1
.names N10 N309 N310
1- 1
-1 1
.names N11 N310 N311
1- 1
-1 1
.names N12 N311 N312
1- 1
-1 1
.names N129 N312 N313
1- 1
-1 1
.names N135 N313 N314
1- 1
-1 1
.names N141 N314 N315
1- 1
-1 1
.names N147 N315 N316
1- 1
-1 1
.names N153 N316 N317
1- 1
-1 1
.names N159 N317 N318
1- 1
-1 1
.names N165 N318 N319
1- 1
-1 1
.names N171 N319 N320
1- 1
-1 1
.names N177 N320 N321
1- 1
-1 1
.names N183 N321 N322
1- 1
-1 1
.names N189 N322 N323
1- 1
-1 1
.names N195 N323 N324
1- 1
-1 1
.names N201 N324 N325
1- 1
-1 1
.names N207 N325 N326
1- 1
-1 1
.names N213 N326 N327
1- 1
-1 1
.names N219 N327 N328
1- 1
-1 1
.names N225 N328 N329
1- 1
-1 1
.names N231 N329 N330
1- 1
-1 1
.names N237 N330 N331
1- 1
-1 1
.names N243 N331 N332
1- 1
-1 1
.names N249 N332 N333
1- 1
-1 1
.names N255 N333 N334
1- 1
-1 1
.names N261 N334 N335
1- 1
-1 1
.names N267 N335 N336
1- 1
-1 1
.names N273 N336 N337
1- 1
-1 1
.names N279 N337 N338
1- 1
-1 1
.names N285 N338 N339
1- 1
-1 1
.names N291 N339 N340
1- 1
-1 1
.names N297 N340 N341
1- 1
-1 1
.end

.model bsg_mux_one_hot_width_p33_els_p3
.inputs data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] data_i[5] data_i[6] data_i[7] data_i[8] data_i[9] data_i[10] data_i[11] data_i[12] data_i[13] data_i[14] data_i[15] data_i[16] data_i[17] data_i[18] data_i[19] data_i[20] data_i[21] data_i[22] data_i[23] data_i[24] data_i[25] data_i[26] data_i[27] data_i[28] data_i[29] data_i[30] data_i[31] data_i[32] data_i[33] data_i[34] data_i[35] data_i[36] data_i[37] data_i[38] data_i[39] data_i[40] data_i[41] data_i[42] data_i[43] data_i[44] data_i[45] data_i[46] data_i[47] data_i[48] data_i[49] data_i[50] data_i[51] data_i[52] data_i[53] data_i[54] data_i[55] data_i[56] data_i[57] data_i[58] data_i[59] data_i[60] data_i[61] data_i[62] data_i[63] data_i[64] data_i[65] data_i[66] data_i[67] data_i[68] data_i[69] data_i[70] data_i[71] data_i[72] data_i[73] data_i[74] data_i[75] data_i[76] data_i[77] data_i[78] data_i[79] data_i[80] data_i[81] data_i[82] data_i[83] data_i[84] data_i[85] data_i[86] data_i[87] data_i[88] data_i[89] data_i[90] data_i[91] data_i[92] data_i[93] data_i[94] data_i[95] data_i[96] data_i[97] data_i[98] sel_one_hot_i[0] sel_one_hot_i[1] sel_one_hot_i[2]
.outputs data_o[0] data_o[1] data_o[2] data_o[3] data_o[4] data_o[5] data_o[6] data_o[7] data_o[8] data_o[9] data_o[10] data_o[11] data_o[12] data_o[13] data_o[14] data_o[15] data_o[16] data_o[17] data_o[18] data_o[19] data_o[20] data_o[21] data_o[22] data_o[23] data_o[24] data_o[25] data_o[26] data_o[27] data_o[28] data_o[29] data_o[30] data_o[31] data_o[32]
.names $false
.names $true
1
.names $undef
.names data_i[32] sel_one_hot_i[0] data_masked[32]
11 1
.names data_i[31] sel_one_hot_i[0] data_masked[31]
11 1
.names data_i[30] sel_one_hot_i[0] data_masked[30]
11 1
.names data_i[29] sel_one_hot_i[0] data_masked[29]
11 1
.names data_i[28] sel_one_hot_i[0] data_masked[28]
11 1
.names data_i[27] sel_one_hot_i[0] data_masked[27]
11 1
.names data_i[26] sel_one_hot_i[0] data_masked[26]
11 1
.names data_i[25] sel_one_hot_i[0] data_masked[25]
11 1
.names data_i[24] sel_one_hot_i[0] data_masked[24]
11 1
.names data_i[23] sel_one_hot_i[0] data_masked[23]
11 1
.names data_i[22] sel_one_hot_i[0] data_masked[22]
11 1
.names data_i[21] sel_one_hot_i[0] data_masked[21]
11 1
.names data_i[20] sel_one_hot_i[0] data_masked[20]
11 1
.names data_i[19] sel_one_hot_i[0] data_masked[19]
11 1
.names data_i[18] sel_one_hot_i[0] data_masked[18]
11 1
.names data_i[17] sel_one_hot_i[0] data_masked[17]
11 1
.names data_i[16] sel_one_hot_i[0] data_masked[16]
11 1
.names data_i[15] sel_one_hot_i[0] data_masked[15]
11 1
.names data_i[14] sel_one_hot_i[0] data_masked[14]
11 1
.names data_i[13] sel_one_hot_i[0] data_masked[13]
11 1
.names data_i[12] sel_one_hot_i[0] data_masked[12]
11 1
.names data_i[11] sel_one_hot_i[0] data_masked[11]
11 1
.names data_i[10] sel_one_hot_i[0] data_masked[10]
11 1
.names data_i[9] sel_one_hot_i[0] data_masked[9]
11 1
.names data_i[8] sel_one_hot_i[0] data_masked[8]
11 1
.names data_i[7] sel_one_hot_i[0] data_masked[7]
11 1
.names data_i[6] sel_one_hot_i[0] data_masked[6]
11 1
.names data_i[5] sel_one_hot_i[0] data_masked[5]
11 1
.names data_i[4] sel_one_hot_i[0] data_masked[4]
11 1
.names data_i[3] sel_one_hot_i[0] data_masked[3]
11 1
.names data_i[2] sel_one_hot_i[0] data_masked[2]
11 1
.names data_i[1] sel_one_hot_i[0] data_masked[1]
11 1
.names data_i[0] sel_one_hot_i[0] data_masked[0]
11 1
.names data_i[65] sel_one_hot_i[1] data_masked[65]
11 1
.names data_i[64] sel_one_hot_i[1] data_masked[64]
11 1
.names data_i[63] sel_one_hot_i[1] data_masked[63]
11 1
.names data_i[62] sel_one_hot_i[1] data_masked[62]
11 1
.names data_i[61] sel_one_hot_i[1] data_masked[61]
11 1
.names data_i[60] sel_one_hot_i[1] data_masked[60]
11 1
.names data_i[59] sel_one_hot_i[1] data_masked[59]
11 1
.names data_i[58] sel_one_hot_i[1] data_masked[58]
11 1
.names data_i[57] sel_one_hot_i[1] data_masked[57]
11 1
.names data_i[56] sel_one_hot_i[1] data_masked[56]
11 1
.names data_i[55] sel_one_hot_i[1] data_masked[55]
11 1
.names data_i[54] sel_one_hot_i[1] data_masked[54]
11 1
.names data_i[53] sel_one_hot_i[1] data_masked[53]
11 1
.names data_i[52] sel_one_hot_i[1] data_masked[52]
11 1
.names data_i[51] sel_one_hot_i[1] data_masked[51]
11 1
.names data_i[50] sel_one_hot_i[1] data_masked[50]
11 1
.names data_i[49] sel_one_hot_i[1] data_masked[49]
11 1
.names data_i[48] sel_one_hot_i[1] data_masked[48]
11 1
.names data_i[47] sel_one_hot_i[1] data_masked[47]
11 1
.names data_i[46] sel_one_hot_i[1] data_masked[46]
11 1
.names data_i[45] sel_one_hot_i[1] data_masked[45]
11 1
.names data_i[44] sel_one_hot_i[1] data_masked[44]
11 1
.names data_i[43] sel_one_hot_i[1] data_masked[43]
11 1
.names data_i[42] sel_one_hot_i[1] data_masked[42]
11 1
.names data_i[41] sel_one_hot_i[1] data_masked[41]
11 1
.names data_i[40] sel_one_hot_i[1] data_masked[40]
11 1
.names data_i[39] sel_one_hot_i[1] data_masked[39]
11 1
.names data_i[38] sel_one_hot_i[1] data_masked[38]
11 1
.names data_i[37] sel_one_hot_i[1] data_masked[37]
11 1
.names data_i[36] sel_one_hot_i[1] data_masked[36]
11 1
.names data_i[35] sel_one_hot_i[1] data_masked[35]
11 1
.names data_i[34] sel_one_hot_i[1] data_masked[34]
11 1
.names data_i[33] sel_one_hot_i[1] data_masked[33]
11 1
.names data_i[98] sel_one_hot_i[2] data_masked[98]
11 1
.names data_i[97] sel_one_hot_i[2] data_masked[97]
11 1
.names data_i[96] sel_one_hot_i[2] data_masked[96]
11 1
.names data_i[95] sel_one_hot_i[2] data_masked[95]
11 1
.names data_i[94] sel_one_hot_i[2] data_masked[94]
11 1
.names data_i[93] sel_one_hot_i[2] data_masked[93]
11 1
.names data_i[92] sel_one_hot_i[2] data_masked[92]
11 1
.names data_i[91] sel_one_hot_i[2] data_masked[91]
11 1
.names data_i[90] sel_one_hot_i[2] data_masked[90]
11 1
.names data_i[89] sel_one_hot_i[2] data_masked[89]
11 1
.names data_i[88] sel_one_hot_i[2] data_masked[88]
11 1
.names data_i[87] sel_one_hot_i[2] data_masked[87]
11 1
.names data_i[86] sel_one_hot_i[2] data_masked[86]
11 1
.names data_i[85] sel_one_hot_i[2] data_masked[85]
11 1
.names data_i[84] sel_one_hot_i[2] data_masked[84]
11 1
.names data_i[83] sel_one_hot_i[2] data_masked[83]
11 1
.names data_i[82] sel_one_hot_i[2] data_masked[82]
11 1
.names data_i[81] sel_one_hot_i[2] data_masked[81]
11 1
.names data_i[80] sel_one_hot_i[2] data_masked[80]
11 1
.names data_i[79] sel_one_hot_i[2] data_masked[79]
11 1
.names data_i[78] sel_one_hot_i[2] data_masked[78]
11 1
.names data_i[77] sel_one_hot_i[2] data_masked[77]
11 1
.names data_i[76] sel_one_hot_i[2] data_masked[76]
11 1
.names data_i[75] sel_one_hot_i[2] data_masked[75]
11 1
.names data_i[74] sel_one_hot_i[2] data_masked[74]
11 1
.names data_i[73] sel_one_hot_i[2] data_masked[73]
11 1
.names data_i[72] sel_one_hot_i[2] data_masked[72]
11 1
.names data_i[71] sel_one_hot_i[2] data_masked[71]
11 1
.names data_i[70] sel_one_hot_i[2] data_masked[70]
11 1
.names data_i[69] sel_one_hot_i[2] data_masked[69]
11 1
.names data_i[68] sel_one_hot_i[2] data_masked[68]
11 1
.names data_i[67] sel_one_hot_i[2] data_masked[67]
11 1
.names data_i[66] sel_one_hot_i[2] data_masked[66]
11 1
.names N0 data_masked[0] data_o[0]
1- 1
-1 1
.names data_masked[66] data_masked[33] N0
1- 1
-1 1
.names N1 data_masked[1] data_o[1]
1- 1
-1 1
.names data_masked[67] data_masked[34] N1
1- 1
-1 1
.names N2 data_masked[2] data_o[2]
1- 1
-1 1
.names data_masked[68] data_masked[35] N2
1- 1
-1 1
.names N3 data_masked[3] data_o[3]
1- 1
-1 1
.names data_masked[69] data_masked[36] N3
1- 1
-1 1
.names N4 data_masked[4] data_o[4]
1- 1
-1 1
.names data_masked[70] data_masked[37] N4
1- 1
-1 1
.names N5 data_masked[5] data_o[5]
1- 1
-1 1
.names data_masked[71] data_masked[38] N5
1- 1
-1 1
.names N6 data_masked[6] data_o[6]
1- 1
-1 1
.names data_masked[72] data_masked[39] N6
1- 1
-1 1
.names N7 data_masked[7] data_o[7]
1- 1
-1 1
.names data_masked[73] data_masked[40] N7
1- 1
-1 1
.names N8 data_masked[8] data_o[8]
1- 1
-1 1
.names data_masked[74] data_masked[41] N8
1- 1
-1 1
.names N9 data_masked[9] data_o[9]
1- 1
-1 1
.names data_masked[75] data_masked[42] N9
1- 1
-1 1
.names N10 data_masked[10] data_o[10]
1- 1
-1 1
.names data_masked[76] data_masked[43] N10
1- 1
-1 1
.names N11 data_masked[11] data_o[11]
1- 1
-1 1
.names data_masked[77] data_masked[44] N11
1- 1
-1 1
.names N12 data_masked[12] data_o[12]
1- 1
-1 1
.names data_masked[78] data_masked[45] N12
1- 1
-1 1
.names N13 data_masked[13] data_o[13]
1- 1
-1 1
.names data_masked[79] data_masked[46] N13
1- 1
-1 1
.names N14 data_masked[14] data_o[14]
1- 1
-1 1
.names data_masked[80] data_masked[47] N14
1- 1
-1 1
.names N15 data_masked[15] data_o[15]
1- 1
-1 1
.names data_masked[81] data_masked[48] N15
1- 1
-1 1
.names N16 data_masked[16] data_o[16]
1- 1
-1 1
.names data_masked[82] data_masked[49] N16
1- 1
-1 1
.names N17 data_masked[17] data_o[17]
1- 1
-1 1
.names data_masked[83] data_masked[50] N17
1- 1
-1 1
.names N18 data_masked[18] data_o[18]
1- 1
-1 1
.names data_masked[84] data_masked[51] N18
1- 1
-1 1
.names N19 data_masked[19] data_o[19]
1- 1
-1 1
.names data_masked[85] data_masked[52] N19
1- 1
-1 1
.names N20 data_masked[20] data_o[20]
1- 1
-1 1
.names data_masked[86] data_masked[53] N20
1- 1
-1 1
.names N21 data_masked[21] data_o[21]
1- 1
-1 1
.names data_masked[87] data_masked[54] N21
1- 1
-1 1
.names N22 data_masked[22] data_o[22]
1- 1
-1 1
.names data_masked[88] data_masked[55] N22
1- 1
-1 1
.names N23 data_masked[23] data_o[23]
1- 1
-1 1
.names data_masked[89] data_masked[56] N23
1- 1
-1 1
.names N24 data_masked[24] data_o[24]
1- 1
-1 1
.names data_masked[90] data_masked[57] N24
1- 1
-1 1
.names N25 data_masked[25] data_o[25]
1- 1
-1 1
.names data_masked[91] data_masked[58] N25
1- 1
-1 1
.names N26 data_masked[26] data_o[26]
1- 1
-1 1
.names data_masked[92] data_masked[59] N26
1- 1
-1 1
.names N27 data_masked[27] data_o[27]
1- 1
-1 1
.names data_masked[93] data_masked[60] N27
1- 1
-1 1
.names N28 data_masked[28] data_o[28]
1- 1
-1 1
.names data_masked[94] data_masked[61] N28
1- 1
-1 1
.names N29 data_masked[29] data_o[29]
1- 1
-1 1
.names data_masked[95] data_masked[62] N29
1- 1
-1 1
.names N30 data_masked[30] data_o[30]
1- 1
-1 1
.names data_masked[96] data_masked[63] N30
1- 1
-1 1
.names N31 data_masked[31] data_o[31]
1- 1
-1 1
.names data_masked[97] data_masked[64] N31
1- 1
-1 1
.names N32 data_masked[32] data_o[32]
1- 1
-1 1
.names data_masked[98] data_masked[65] N32
1- 1
-1 1
.end

.model bsg_mux_width_p33_els_p2
.inputs data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] data_i[5] data_i[6] data_i[7] data_i[8] data_i[9] data_i[10] data_i[11] data_i[12] data_i[13] data_i[14] data_i[15] data_i[16] data_i[17] data_i[18] data_i[19] data_i[20] data_i[21] data_i[22] data_i[23] data_i[24] data_i[25] data_i[26] data_i[27] data_i[28] data_i[29] data_i[30] data_i[31] data_i[32] data_i[33] data_i[34] data_i[35] data_i[36] data_i[37] data_i[38] data_i[39] data_i[40] data_i[41] data_i[42] data_i[43] data_i[44] data_i[45] data_i[46] data_i[47] data_i[48] data_i[49] data_i[50] data_i[51] data_i[52] data_i[53] data_i[54] data_i[55] data_i[56] data_i[57] data_i[58] data_i[59] data_i[60] data_i[61] data_i[62] data_i[63] data_i[64] data_i[65] sel_i
.outputs data_o[0] data_o[1] data_o[2] data_o[3] data_o[4] data_o[5] data_o[6] data_o[7] data_o[8] data_o[9] data_o[10] data_o[11] data_o[12] data_o[13] data_o[14] data_o[15] data_o[16] data_o[17] data_o[18] data_o[19] data_o[20] data_o[21] data_o[22] data_o[23] data_o[24] data_o[25] data_o[26] data_o[27] data_o[28] data_o[29] data_o[30] data_o[31] data_o[32]
.names $false
.names $true
1
.names $undef
.names data_i[32] data_i[65] sel_i data_o[32]
1-0 1
-11 1
.names data_i[31] data_i[64] sel_i data_o[31]
1-0 1
-11 1
.names data_i[30] data_i[63] sel_i data_o[30]
1-0 1
-11 1
.names data_i[29] data_i[62] sel_i data_o[29]
1-0 1
-11 1
.names data_i[28] data_i[61] sel_i data_o[28]
1-0 1
-11 1
.names data_i[27] data_i[60] sel_i data_o[27]
1-0 1
-11 1
.names data_i[26] data_i[59] sel_i data_o[26]
1-0 1
-11 1
.names data_i[25] data_i[58] sel_i data_o[25]
1-0 1
-11 1
.names data_i[24] data_i[57] sel_i data_o[24]
1-0 1
-11 1
.names data_i[23] data_i[56] sel_i data_o[23]
1-0 1
-11 1
.names data_i[22] data_i[55] sel_i data_o[22]
1-0 1
-11 1
.names data_i[21] data_i[54] sel_i data_o[21]
1-0 1
-11 1
.names data_i[20] data_i[53] sel_i data_o[20]
1-0 1
-11 1
.names data_i[19] data_i[52] sel_i data_o[19]
1-0 1
-11 1
.names data_i[18] data_i[51] sel_i data_o[18]
1-0 1
-11 1
.names data_i[17] data_i[50] sel_i data_o[17]
1-0 1
-11 1
.names data_i[16] data_i[49] sel_i data_o[16]
1-0 1
-11 1
.names data_i[15] data_i[48] sel_i data_o[15]
1-0 1
-11 1
.names data_i[14] data_i[47] sel_i data_o[14]
1-0 1
-11 1
.names data_i[13] data_i[46] sel_i data_o[13]
1-0 1
-11 1
.names data_i[12] data_i[45] sel_i data_o[12]
1-0 1
-11 1
.names data_i[11] data_i[44] sel_i data_o[11]
1-0 1
-11 1
.names data_i[10] data_i[43] sel_i data_o[10]
1-0 1
-11 1
.names data_i[9] data_i[42] sel_i data_o[9]
1-0 1
-11 1
.names data_i[8] data_i[41] sel_i data_o[8]
1-0 1
-11 1
.names data_i[7] data_i[40] sel_i data_o[7]
1-0 1
-11 1
.names data_i[6] data_i[39] sel_i data_o[6]
1-0 1
-11 1
.names data_i[5] data_i[38] sel_i data_o[5]
1-0 1
-11 1
.names data_i[4] data_i[37] sel_i data_o[4]
1-0 1
-11 1
.names data_i[3] data_i[36] sel_i data_o[3]
1-0 1
-11 1
.names data_i[2] data_i[35] sel_i data_o[2]
1-0 1
-11 1
.names data_i[1] data_i[34] sel_i data_o[1]
1-0 1
-11 1
.names data_i[0] data_i[33] sel_i data_o[0]
1-0 1
-11 1
.end

.model bsg_nor2_width_p33
.inputs a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] a_i[16] a_i[17] a_i[18] a_i[19] a_i[20] a_i[21] a_i[22] a_i[23] a_i[24] a_i[25] a_i[26] a_i[27] a_i[28] a_i[29] a_i[30] a_i[31] a_i[32] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15] b_i[16] b_i[17] b_i[18] b_i[19] b_i[20] b_i[21] b_i[22] b_i[23] b_i[24] b_i[25] b_i[26] b_i[27] b_i[28] b_i[29] b_i[30] b_i[31] b_i[32]
.outputs o[0] o[1] o[2] o[3] o[4] o[5] o[6] o[7] o[8] o[9] o[10] o[11] o[12] o[13] o[14] o[15] o[16] o[17] o[18] o[19] o[20] o[21] o[22] o[23] o[24] o[25] o[26] o[27] o[28] o[29] o[30] o[31] o[32]
.names $false
.names $true
1
.names $undef
.names N0 o[32]
0 1
.names N1 o[31]
0 1
.names N2 o[30]
0 1
.names N3 o[29]
0 1
.names N4 o[28]
0 1
.names N5 o[27]
0 1
.names N6 o[26]
0 1
.names N7 o[25]
0 1
.names N8 o[24]
0 1
.names N9 o[23]
0 1
.names N10 o[22]
0 1
.names N11 o[21]
0 1
.names N12 o[20]
0 1
.names N13 o[19]
0 1
.names N14 o[18]
0 1
.names N15 o[17]
0 1
.names N16 o[16]
0 1
.names N17 o[15]
0 1
.names N18 o[14]
0 1
.names N19 o[13]
0 1
.names N20 o[12]
0 1
.names N21 o[11]
0 1
.names N22 o[10]
0 1
.names N23 o[9]
0 1
.names N24 o[8]
0 1
.names N25 o[7]
0 1
.names N26 o[6]
0 1
.names N27 o[5]
0 1
.names N28 o[4]
0 1
.names N29 o[3]
0 1
.names N30 o[2]
0 1
.names N31 o[1]
0 1
.names N32 o[0]
0 1
.names a_i[32] b_i[32] N0
1- 1
-1 1
.names a_i[31] b_i[31] N1
1- 1
-1 1
.names a_i[30] b_i[30] N2
1- 1
-1 1
.names a_i[29] b_i[29] N3
1- 1
-1 1
.names a_i[28] b_i[28] N4
1- 1
-1 1
.names a_i[27] b_i[27] N5
1- 1
-1 1
.names a_i[26] b_i[26] N6
1- 1
-1 1
.names a_i[25] b_i[25] N7
1- 1
-1 1
.names a_i[24] b_i[24] N8
1- 1
-1 1
.names a_i[23] b_i[23] N9
1- 1
-1 1
.names a_i[22] b_i[22] N10
1- 1
-1 1
.names a_i[21] b_i[21] N11
1- 1
-1 1
.names a_i[20] b_i[20] N12
1- 1
-1 1
.names a_i[19] b_i[19] N13
1- 1
-1 1
.names a_i[18] b_i[18] N14
1- 1
-1 1
.names a_i[17] b_i[17] N15
1- 1
-1 1
.names a_i[16] b_i[16] N16
1- 1
-1 1
.names a_i[15] b_i[15] N17
1- 1
-1 1
.names a_i[14] b_i[14] N18
1- 1
-1 1
.names a_i[13] b_i[13] N19
1- 1
-1 1
.names a_i[12] b_i[12] N20
1- 1
-1 1
.names a_i[11] b_i[11] N21
1- 1
-1 1
.names a_i[10] b_i[10] N22
1- 1
-1 1
.names a_i[9] b_i[9] N23
1- 1
-1 1
.names a_i[8] b_i[8] N24
1- 1
-1 1
.names a_i[7] b_i[7] N25
1- 1
-1 1
.names a_i[6] b_i[6] N26
1- 1
-1 1
.names a_i[5] b_i[5] N27
1- 1
-1 1
.names a_i[4] b_i[4] N28
1- 1
-1 1
.names a_i[3] b_i[3] N29
1- 1
-1 1
.names a_i[2] b_i[2] N30
1- 1
-1 1
.names a_i[1] b_i[1] N31
1- 1
-1 1
.names a_i[0] b_i[0] N32
1- 1
-1 1
.end

.model bsg_xnor_width_p33
.inputs a_i[0] a_i[1] a_i[2] a_i[3] a_i[4] a_i[5] a_i[6] a_i[7] a_i[8] a_i[9] a_i[10] a_i[11] a_i[12] a_i[13] a_i[14] a_i[15] a_i[16] a_i[17] a_i[18] a_i[19] a_i[20] a_i[21] a_i[22] a_i[23] a_i[24] a_i[25] a_i[26] a_i[27] a_i[28] a_i[29] a_i[30] a_i[31] a_i[32] b_i[0] b_i[1] b_i[2] b_i[3] b_i[4] b_i[5] b_i[6] b_i[7] b_i[8] b_i[9] b_i[10] b_i[11] b_i[12] b_i[13] b_i[14] b_i[15] b_i[16] b_i[17] b_i[18] b_i[19] b_i[20] b_i[21] b_i[22] b_i[23] b_i[24] b_i[25] b_i[26] b_i[27] b_i[28] b_i[29] b_i[30] b_i[31] b_i[32]
.outputs o[0] o[1] o[2] o[3] o[4] o[5] o[6] o[7] o[8] o[9] o[10] o[11] o[12] o[13] o[14] o[15] o[16] o[17] o[18] o[19] o[20] o[21] o[22] o[23] o[24] o[25] o[26] o[27] o[28] o[29] o[30] o[31] o[32]
.names $false
.names $true
1
.names $undef
.names N0 o[32]
0 1
.names N1 o[31]
0 1
.names N2 o[30]
0 1
.names N3 o[29]
0 1
.names N4 o[28]
0 1
.names N5 o[27]
0 1
.names N6 o[26]
0 1
.names N7 o[25]
0 1
.names N8 o[24]
0 1
.names N9 o[23]
0 1
.names N10 o[22]
0 1
.names N11 o[21]
0 1
.names N12 o[20]
0 1
.names N13 o[19]
0 1
.names N14 o[18]
0 1
.names N15 o[17]
0 1
.names N16 o[16]
0 1
.names N17 o[15]
0 1
.names N18 o[14]
0 1
.names N19 o[13]
0 1
.names N20 o[12]
0 1
.names N21 o[11]
0 1
.names N22 o[10]
0 1
.names N23 o[9]
0 1
.names N24 o[8]
0 1
.names N25 o[7]
0 1
.names N26 o[6]
0 1
.names N27 o[5]
0 1
.names N28 o[4]
0 1
.names N29 o[3]
0 1
.names N30 o[2]
0 1
.names N31 o[1]
0 1
.names N32 o[0]
0 1
.names a_i[32] b_i[32] N0
10 1
01 1
.names a_i[31] b_i[31] N1
10 1
01 1
.names a_i[30] b_i[30] N2
10 1
01 1
.names a_i[29] b_i[29] N3
10 1
01 1
.names a_i[28] b_i[28] N4
10 1
01 1
.names a_i[27] b_i[27] N5
10 1
01 1
.names a_i[26] b_i[26] N6
10 1
01 1
.names a_i[25] b_i[25] N7
10 1
01 1
.names a_i[24] b_i[24] N8
10 1
01 1
.names a_i[23] b_i[23] N9
10 1
01 1
.names a_i[22] b_i[22] N10
10 1
01 1
.names a_i[21] b_i[21] N11
10 1
01 1
.names a_i[20] b_i[20] N12
10 1
01 1
.names a_i[19] b_i[19] N13
10 1
01 1
.names a_i[18] b_i[18] N14
10 1
01 1
.names a_i[17] b_i[17] N15
10 1
01 1
.names a_i[16] b_i[16] N16
10 1
01 1
.names a_i[15] b_i[15] N17
10 1
01 1
.names a_i[14] b_i[14] N18
10 1
01 1
.names a_i[13] b_i[13] N19
10 1
01 1
.names a_i[12] b_i[12] N20
10 1
01 1
.names a_i[11] b_i[11] N21
10 1
01 1
.names a_i[10] b_i[10] N22
10 1
01 1
.names a_i[9] b_i[9] N23
10 1
01 1
.names a_i[8] b_i[8] N24
10 1
01 1
.names a_i[7] b_i[7] N25
10 1
01 1
.names a_i[6] b_i[6] N26
10 1
01 1
.names a_i[5] b_i[5] N27
10 1
01 1
.names a_i[4] b_i[4] N28
10 1
01 1
.names a_i[3] b_i[3] N29
10 1
01 1
.names a_i[2] b_i[2] N30
10 1
01 1
.names a_i[1] b_i[1] N31
10 1
01 1
.names a_i[0] b_i[0] N32
10 1
01 1
.end

.model top
.inputs reset_i clk_i v_i dividend_i[0] dividend_i[1] dividend_i[2] dividend_i[3] dividend_i[4] dividend_i[5] dividend_i[6] dividend_i[7] dividend_i[8] dividend_i[9] dividend_i[10] dividend_i[11] dividend_i[12] dividend_i[13] dividend_i[14] dividend_i[15] dividend_i[16] dividend_i[17] dividend_i[18] dividend_i[19] dividend_i[20] dividend_i[21] dividend_i[22] dividend_i[23] dividend_i[24] dividend_i[25] dividend_i[26] dividend_i[27] dividend_i[28] dividend_i[29] dividend_i[30] dividend_i[31] divisor_i[0] divisor_i[1] divisor_i[2] divisor_i[3] divisor_i[4] divisor_i[5] divisor_i[6] divisor_i[7] divisor_i[8] divisor_i[9] divisor_i[10] divisor_i[11] divisor_i[12] divisor_i[13] divisor_i[14] divisor_i[15] divisor_i[16] divisor_i[17] divisor_i[18] divisor_i[19] divisor_i[20] divisor_i[21] divisor_i[22] divisor_i[23] divisor_i[24] divisor_i[25] divisor_i[26] divisor_i[27] divisor_i[28] divisor_i[29] divisor_i[30] divisor_i[31] signed_div_i yumi_i
.outputs ready_o v_o quotient_o[0] quotient_o[1] quotient_o[2] quotient_o[3] quotient_o[4] quotient_o[5] quotient_o[6] quotient_o[7] quotient_o[8] quotient_o[9] quotient_o[10] quotient_o[11] quotient_o[12] quotient_o[13] quotient_o[14] quotient_o[15] quotient_o[16] quotient_o[17] quotient_o[18] quotient_o[19] quotient_o[20] quotient_o[21] quotient_o[22] quotient_o[23] quotient_o[24] quotient_o[25] quotient_o[26] quotient_o[27] quotient_o[28] quotient_o[29] quotient_o[30] quotient_o[31] remainder_o[0] remainder_o[1] remainder_o[2] remainder_o[3] remainder_o[4] remainder_o[5] remainder_o[6] remainder_o[7] remainder_o[8] remainder_o[9] remainder_o[10] remainder_o[11] remainder_o[12] remainder_o[13] remainder_o[14] remainder_o[15] remainder_o[16] remainder_o[17] remainder_o[18] remainder_o[19] remainder_o[20] remainder_o[21] remainder_o[22] remainder_o[23] remainder_o[24] remainder_o[25] remainder_o[26] remainder_o[27] remainder_o[28] remainder_o[29] remainder_o[30] remainder_o[31]
.names $false
.names $true
1
.names $undef
.names wrapper.N30 wrapper.control.zero_divisor_i
0 1
.names wrapper.add_out[32] wrapper.muxC.data_i[0]
0 1
.names wrapper.control.opA_clr_l_o wrapper.buf_opA_clr.i
0 1
.names wrapper.control.opB_clr_l_o wrapper.buf_opB_clr.i
0 1
.names wrapper.control.signed_div_r_i wrapper.divisor_r[31] wrapper.divisor_msb
11 1
.names wrapper.control.signed_div_r_i wrapper.dividend_r[31] wrapper.dividend_msb
11 1
.names wrapper.N29 wrapper.divisor_r[0] wrapper.N30
1- 1
-1 1
.names wrapper.N28 wrapper.divisor_r[1] wrapper.N29
1- 1
-1 1
.names wrapper.N27 wrapper.divisor_r[2] wrapper.N28
1- 1
-1 1
.names wrapper.N26 wrapper.divisor_r[3] wrapper.N27
1- 1
-1 1
.names wrapper.N25 wrapper.divisor_r[4] wrapper.N26
1- 1
-1 1
.names wrapper.N24 wrapper.divisor_r[5] wrapper.N25
1- 1
-1 1
.names wrapper.N23 wrapper.divisor_r[6] wrapper.N24
1- 1
-1 1
.names wrapper.N22 wrapper.divisor_r[7] wrapper.N23
1- 1
-1 1
.names wrapper.N21 wrapper.divisor_r[8] wrapper.N22
1- 1
-1 1
.names wrapper.N20 wrapper.divisor_r[9] wrapper.N21
1- 1
-1 1
.names wrapper.N19 wrapper.divisor_r[10] wrapper.N20
1- 1
-1 1
.names wrapper.N18 wrapper.divisor_r[11] wrapper.N19
1- 1
-1 1
.names wrapper.N17 wrapper.divisor_r[12] wrapper.N18
1- 1
-1 1
.names wrapper.N16 wrapper.divisor_r[13] wrapper.N17
1- 1
-1 1
.names wrapper.N15 wrapper.divisor_r[14] wrapper.N16
1- 1
-1 1
.names wrapper.N14 wrapper.divisor_r[15] wrapper.N15
1- 1
-1 1
.names wrapper.N13 wrapper.divisor_r[16] wrapper.N14
1- 1
-1 1
.names wrapper.N12 wrapper.divisor_r[17] wrapper.N13
1- 1
-1 1
.names wrapper.N11 wrapper.divisor_r[18] wrapper.N12
1- 1
-1 1
.names wrapper.N10 wrapper.divisor_r[19] wrapper.N11
1- 1
-1 1
.names wrapper.N9 wrapper.divisor_r[20] wrapper.N10
1- 1
-1 1
.names wrapper.N8 wrapper.divisor_r[21] wrapper.N9
1- 1
-1 1
.names wrapper.N7 wrapper.divisor_r[22] wrapper.N8
1- 1
-1 1
.names wrapper.N6 wrapper.divisor_r[23] wrapper.N7
1- 1
-1 1
.names wrapper.N5 wrapper.divisor_r[24] wrapper.N6
1- 1
-1 1
.names wrapper.N4 wrapper.divisor_r[25] wrapper.N5
1- 1
-1 1
.names wrapper.N3 wrapper.divisor_r[26] wrapper.N4
1- 1
-1 1
.names wrapper.N2 wrapper.divisor_r[27] wrapper.N3
1- 1
-1 1
.names wrapper.N1 wrapper.divisor_r[28] wrapper.N2
1- 1
-1 1
.names wrapper.N0 wrapper.divisor_r[29] wrapper.N1
1- 1
-1 1
.names wrapper.divisor_r[31] wrapper.divisor_r[30] wrapper.N0
1- 1
-1 1
.names wrapper.adder.cin_i wrapper.adder.N0 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[0]
11 1
.names wrapper.adder.cin_i wrapper.adder.N0 wrapper.add_out[0]
10 1
01 1
.names wrapper.adder.N1 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[0] wrapper.add_out[1]
10 1
01 1
.names wrapper.adder.N2 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[1] wrapper.add_out[2]
10 1
01 1
.names wrapper.adder.N3 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[2] wrapper.add_out[3]
10 1
01 1
.names wrapper.adder.N4 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[3] wrapper.add_out[4]
10 1
01 1
.names wrapper.adder.N5 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[4] wrapper.add_out[5]
10 1
01 1
.names wrapper.adder.N6 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[5] wrapper.add_out[6]
10 1
01 1
.names wrapper.adder.N7 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[6] wrapper.add_out[7]
10 1
01 1
.names wrapper.adder.N8 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[7] wrapper.add_out[8]
10 1
01 1
.names wrapper.adder.N9 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[8] wrapper.add_out[9]
10 1
01 1
.names wrapper.adder.N10 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[9] wrapper.add_out[10]
10 1
01 1
.names wrapper.adder.N11 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[10] wrapper.add_out[11]
10 1
01 1
.names wrapper.adder.N12 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[11] wrapper.add_out[12]
10 1
01 1
.names wrapper.adder.N13 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[12] wrapper.add_out[13]
10 1
01 1
.names wrapper.adder.N14 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[13] wrapper.add_out[14]
10 1
01 1
.names wrapper.adder.N15 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[14] wrapper.add_out[15]
10 1
01 1
.names wrapper.adder.N16 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15] wrapper.add_out[16]
10 1
01 1
.names wrapper.adder.N17 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[16] wrapper.add_out[17]
10 1
01 1
.names wrapper.adder.N18 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[17] wrapper.add_out[18]
10 1
01 1
.names wrapper.adder.N19 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[18] wrapper.add_out[19]
10 1
01 1
.names wrapper.adder.N20 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[19] wrapper.add_out[20]
10 1
01 1
.names wrapper.adder.N21 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[20] wrapper.add_out[21]
10 1
01 1
.names wrapper.adder.N22 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[21] wrapper.add_out[22]
10 1
01 1
.names wrapper.adder.N23 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[22] wrapper.add_out[23]
10 1
01 1
.names wrapper.adder.N24 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[23] wrapper.add_out[24]
10 1
01 1
.names wrapper.adder.N25 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[24] wrapper.add_out[25]
10 1
01 1
.names wrapper.adder.N26 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[25] wrapper.add_out[26]
10 1
01 1
.names wrapper.adder.N27 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[26] wrapper.add_out[27]
10 1
01 1
.names wrapper.adder.N28 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[27] wrapper.add_out[28]
10 1
01 1
.names wrapper.adder.N29 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[28] wrapper.add_out[29]
10 1
01 1
.names wrapper.adder.N30 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[29] wrapper.add_out[30]
10 1
01 1
.names wrapper.adder.N31 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[30] wrapper.add_out[31]
10 1
01 1
.names wrapper.adder.N32 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[31] wrapper.add_out[32]
10 1
01 1
.names wrapper.add_in0[0] wrapper.add_in1[0] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[0]
11 1
.names wrapper.add_in0[1] wrapper.add_in1[1] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[1]
11 1
.names wrapper.add_in0[2] wrapper.add_in1[2] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[2]
11 1
.names wrapper.add_in0[3] wrapper.add_in1[3] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[3]
11 1
.names wrapper.add_in0[4] wrapper.add_in1[4] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[4]
11 1
.names wrapper.add_in0[5] wrapper.add_in1[5] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[5]
11 1
.names wrapper.add_in0[6] wrapper.add_in1[6] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[6]
11 1
.names wrapper.add_in0[7] wrapper.add_in1[7] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[7]
11 1
.names wrapper.add_in0[8] wrapper.add_in1[8] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[8]
11 1
.names wrapper.add_in0[9] wrapper.add_in1[9] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[9]
11 1
.names wrapper.add_in0[10] wrapper.add_in1[10] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[10]
11 1
.names wrapper.add_in0[11] wrapper.add_in1[11] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[11]
11 1
.names wrapper.add_in0[12] wrapper.add_in1[12] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[12]
11 1
.names wrapper.add_in0[13] wrapper.add_in1[13] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[13]
11 1
.names wrapper.add_in0[14] wrapper.add_in1[14] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[14]
11 1
.names wrapper.add_in0[15] wrapper.add_in1[15] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[15]
11 1
.names wrapper.add_in0[16] wrapper.add_in1[16] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[16]
11 1
.names wrapper.add_in0[17] wrapper.add_in1[17] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[17]
11 1
.names wrapper.add_in0[18] wrapper.add_in1[18] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[18]
11 1
.names wrapper.add_in0[19] wrapper.add_in1[19] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[19]
11 1
.names wrapper.add_in0[20] wrapper.add_in1[20] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[20]
11 1
.names wrapper.add_in0[21] wrapper.add_in1[21] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[21]
11 1
.names wrapper.add_in0[22] wrapper.add_in1[22] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[22]
11 1
.names wrapper.add_in0[23] wrapper.add_in1[23] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[23]
11 1
.names wrapper.add_in0[24] wrapper.add_in1[24] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[24]
11 1
.names wrapper.add_in0[25] wrapper.add_in1[25] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[25]
11 1
.names wrapper.add_in0[26] wrapper.add_in1[26] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[26]
11 1
.names wrapper.add_in0[27] wrapper.add_in1[27] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[27]
11 1
.names wrapper.add_in0[28] wrapper.add_in1[28] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[28]
11 1
.names wrapper.add_in0[29] wrapper.add_in1[29] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[29]
11 1
.names wrapper.add_in0[30] wrapper.add_in1[30] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[30]
11 1
.names wrapper.add_in0[31] wrapper.add_in1[31] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[31]
11 1
.names wrapper.add_in0[0] wrapper.add_in1[0] wrapper.adder.N0
10 1
01 1
.names wrapper.add_in0[1] wrapper.add_in1[1] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[1]
10 1
01 1
.names wrapper.add_in0[2] wrapper.add_in1[2] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[2]
10 1
01 1
.names wrapper.add_in0[3] wrapper.add_in1[3] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[3]
10 1
01 1
.names wrapper.add_in0[4] wrapper.add_in1[4] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[4]
10 1
01 1
.names wrapper.add_in0[5] wrapper.add_in1[5] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[5]
10 1
01 1
.names wrapper.add_in0[6] wrapper.add_in1[6] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[6]
10 1
01 1
.names wrapper.add_in0[7] wrapper.add_in1[7] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[7]
10 1
01 1
.names wrapper.add_in0[8] wrapper.add_in1[8] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[8]
10 1
01 1
.names wrapper.add_in0[9] wrapper.add_in1[9] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[9]
10 1
01 1
.names wrapper.add_in0[10] wrapper.add_in1[10] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[10]
10 1
01 1
.names wrapper.add_in0[11] wrapper.add_in1[11] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[11]
10 1
01 1
.names wrapper.add_in0[12] wrapper.add_in1[12] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[12]
10 1
01 1
.names wrapper.add_in0[13] wrapper.add_in1[13] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[13]
10 1
01 1
.names wrapper.add_in0[14] wrapper.add_in1[14] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[14]
10 1
01 1
.names wrapper.add_in0[15] wrapper.add_in1[15] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[15]
10 1
01 1
.names wrapper.add_in0[16] wrapper.add_in1[16] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[16]
10 1
01 1
.names wrapper.add_in0[17] wrapper.add_in1[17] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[17]
10 1
01 1
.names wrapper.add_in0[18] wrapper.add_in1[18] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[18]
10 1
01 1
.names wrapper.add_in0[19] wrapper.add_in1[19] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[19]
10 1
01 1
.names wrapper.add_in0[20] wrapper.add_in1[20] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[20]
10 1
01 1
.names wrapper.add_in0[21] wrapper.add_in1[21] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[21]
10 1
01 1
.names wrapper.add_in0[22] wrapper.add_in1[22] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[22]
10 1
01 1
.names wrapper.add_in0[23] wrapper.add_in1[23] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[23]
10 1
01 1
.names wrapper.add_in0[24] wrapper.add_in1[24] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[24]
10 1
01 1
.names wrapper.add_in0[25] wrapper.add_in1[25] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[25]
10 1
01 1
.names wrapper.add_in0[26] wrapper.add_in1[26] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[26]
10 1
01 1
.names wrapper.add_in0[27] wrapper.add_in1[27] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[27]
10 1
01 1
.names wrapper.add_in0[28] wrapper.add_in1[28] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[28]
10 1
01 1
.names wrapper.add_in0[29] wrapper.add_in1[29] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[29]
10 1
01 1
.names wrapper.add_in0[30] wrapper.add_in1[30] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[30]
10 1
01 1
.names wrapper.add_in0[31] wrapper.add_in1[31] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[31]
10 1
01 1
.names wrapper.add_in0[32] wrapper.add_in1[32] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[32]
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[1] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[0] wrapper.adder.N1
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[2] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[1] wrapper.adder.N2
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[3] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[2] wrapper.adder.N3
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[4] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[3] wrapper.adder.N4
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[5] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[4] wrapper.adder.N5
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[6] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[5] wrapper.adder.N6
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[7] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[6] wrapper.adder.N7
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[8] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[7] wrapper.adder.N8
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[9] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[8] wrapper.adder.N9
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[10] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[9] wrapper.adder.N10
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[11] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[10] wrapper.adder.N11
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[12] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[11] wrapper.adder.N12
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[13] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[12] wrapper.adder.N13
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[14] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[13] wrapper.adder.N14
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[15] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[14] wrapper.adder.N15
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[16] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15] wrapper.adder.N16
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[17] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[16] wrapper.adder.N17
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[18] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[17] wrapper.adder.N18
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[19] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[18] wrapper.adder.N19
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[20] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[19] wrapper.adder.N20
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[21] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[20] wrapper.adder.N21
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[22] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[21] wrapper.adder.N22
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[23] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[22] wrapper.adder.N23
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[24] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[23] wrapper.adder.N24
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[25] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[24] wrapper.adder.N25
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[26] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[25] wrapper.adder.N26
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[27] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[26] wrapper.adder.N27
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[28] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[27] wrapper.adder.N28
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[29] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[28] wrapper.adder.N29
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[30] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[29] wrapper.adder.N30
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[31] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[30] wrapper.adder.N31
10 1
01 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[32] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[31] wrapper.adder.N32
10 1
01 1
.names wrapper.adder.N1 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[0] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[1]
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3133_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[1] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[3]
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3181_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[3] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[7]
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3205_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[7] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15]
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3217_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[31]
11 1
.names wrapper.adder.N3 wrapper.adder.N2 $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3133_Y
11 1
.names wrapper.adder.N5 wrapper.adder.N4 $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3136_Y
11 1
.names wrapper.adder.N7 wrapper.adder.N6 $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3139_Y
11 1
.names wrapper.adder.N9 wrapper.adder.N8 $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3142_Y
11 1
.names wrapper.adder.N11 wrapper.adder.N10 $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3145_Y
11 1
.names wrapper.adder.N13 wrapper.adder.N12 $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3148_Y
11 1
.names wrapper.adder.N15 wrapper.adder.N14 $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3151_Y
11 1
.names wrapper.adder.N17 wrapper.adder.N16 $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3154_Y
11 1
.names wrapper.adder.N19 wrapper.adder.N18 $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3157_Y
11 1
.names wrapper.adder.N21 wrapper.adder.N20 $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3160_Y
11 1
.names wrapper.adder.N23 wrapper.adder.N22 $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3163_Y
11 1
.names wrapper.adder.N25 wrapper.adder.N24 $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3166_Y
11 1
.names wrapper.adder.N27 wrapper.adder.N26 $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3169_Y
11 1
.names wrapper.adder.N29 wrapper.adder.N28 $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3172_Y
11 1
.names wrapper.adder.N31 wrapper.adder.N30 $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3175_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3139_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3136_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3181_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3145_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3142_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3184_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3151_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3148_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3187_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3157_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3154_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3190_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3163_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3160_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3193_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3169_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3166_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3196_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3175_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3172_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3199_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3187_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3184_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3205_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3193_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3190_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3208_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3199_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3196_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3211_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3211_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3208_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3217_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3208_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[23]
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3184_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[7] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[11]
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3190_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[19]
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3196_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[23] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[27]
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3136_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[3] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[5]
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3142_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[7] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[9]
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3148_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[11] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[13]
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3154_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[17]
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3160_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[19] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[21]
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3166_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[23] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[25]
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3172_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[27] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[29]
11 1
.names wrapper.adder.N2 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[1] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[2]
11 1
.names wrapper.adder.N4 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[3] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[4]
11 1
.names wrapper.adder.N6 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[5] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[6]
11 1
.names wrapper.adder.N8 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[7] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[8]
11 1
.names wrapper.adder.N10 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[9] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[10]
11 1
.names wrapper.adder.N12 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[11] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[12]
11 1
.names wrapper.adder.N14 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[13] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[14]
11 1
.names wrapper.adder.N16 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[15] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[16]
11 1
.names wrapper.adder.N18 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[17] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[18]
11 1
.names wrapper.adder.N20 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[19] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[20]
11 1
.names wrapper.adder.N22 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[21] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[22]
11 1
.names wrapper.adder.N24 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[23] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[24]
11 1
.names wrapper.adder.N26 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[25] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[26]
11 1
.names wrapper.adder.N28 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[27] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[28]
11 1
.names wrapper.adder.N30 $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[29] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:673$369.$auto$alumacc.cc:485:replace_alu$3046.CO[30]
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[1] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[0] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3128_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[3] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[2] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3131_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[5] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[4] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3134_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[7] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[6] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3137_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[9] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[8] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3140_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[11] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[10] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3143_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[13] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[12] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3146_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[15] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[14] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3149_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[17] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[16] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3152_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[19] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[18] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3155_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[21] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[20] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3158_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[23] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[22] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3161_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[25] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[24] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3164_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[27] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[26] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3167_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[29] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[28] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3170_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[31] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[30] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3173_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3133_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[1] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3176_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3139_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3135_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3179_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3145_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3141_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3182_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3151_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3147_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3185_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3157_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3153_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3188_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3163_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3159_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3191_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3169_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3165_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3194_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3175_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3171_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3197_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3181_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[3] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3200_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3187_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3183_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3203_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3193_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3189_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3206_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3199_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3195_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3209_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3205_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[7] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3212_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3211_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3207_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3215_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3217_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3218_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[3] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[2] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3133_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[5] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[4] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3136_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[7] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[6] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3139_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[9] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[8] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3142_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[11] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[10] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3145_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[13] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[12] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3148_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[15] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[14] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3151_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[17] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[16] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3154_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[19] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[18] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3157_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[21] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[20] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3160_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[23] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[22] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3163_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[25] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[24] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3166_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[27] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[26] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3169_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[29] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[28] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3172_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[31] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[30] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3175_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3139_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3136_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3181_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3145_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3142_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3184_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3151_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3148_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3187_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3157_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3154_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3190_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3163_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3160_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3193_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3169_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3166_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3196_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3175_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3172_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3199_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3187_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3184_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3205_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3193_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3190_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3208_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3199_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3196_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3211_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3211_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3208_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3217_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3208_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3221_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3184_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[7] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3224_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3190_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3227_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3196_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[23] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3230_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3136_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[3] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3233_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3142_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[7] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3236_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3148_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[11] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3239_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3154_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3242_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3160_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[19] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3245_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3166_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[23] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3248_Y
11 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$3172_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[27] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3251_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[2] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[1] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3254_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[4] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[3] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3257_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[6] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[5] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3260_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[8] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[7] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3263_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[10] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[9] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3266_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[12] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[11] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3269_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[14] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[13] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3272_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[16] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3275_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[18] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[17] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3278_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[20] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[19] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3281_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[22] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[21] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3284_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[24] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[23] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3287_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[26] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[25] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3290_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[28] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[27] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3293_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.X[30] $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[29] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3296_Y
11 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[1] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3128_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[3] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3131_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3132_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[5] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3134_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3135_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[7] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3137_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3138_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[9] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3140_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3141_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[11] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3143_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3144_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[13] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3146_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3147_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[15] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3149_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3150_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[17] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3152_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3153_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[19] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3155_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3156_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[21] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3158_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3159_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[23] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3161_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3162_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[25] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3164_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3165_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[27] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3167_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3168_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[29] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3170_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3171_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[31] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3173_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3174_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3132_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3176_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[3]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3138_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3179_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3180_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3144_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3182_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3183_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3150_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3185_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3186_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3156_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3188_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3189_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3162_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3191_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3192_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3168_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3194_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3195_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3174_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3197_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3198_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3180_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3200_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[7]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3186_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3203_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3204_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3192_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3206_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3207_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3198_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3209_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3210_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3204_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3212_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[15]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3210_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3215_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3216_Y
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3216_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$3218_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[31]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3207_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3221_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[23]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3183_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3224_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[11]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3189_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3227_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[19]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3195_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3230_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[27]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3135_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3233_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[5]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3141_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3236_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[9]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3147_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3239_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[13]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3153_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3242_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[17]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3159_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3245_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[21]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3165_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3248_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[25]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$3171_Y $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3251_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[29]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[2] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3254_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[2]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[4] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3257_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[4]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[6] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3260_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[6]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[8] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3263_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[8]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[10] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3266_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[10]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[12] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3269_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[12]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[14] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3272_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[14]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[16] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3275_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[16]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[18] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3278_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[18]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[20] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3281_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[20]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[22] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3284_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[22]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[24] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3287_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[24]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[26] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3290_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[26]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[28] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3293_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[28]
1- 1
-1 1
.names $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.G[30] $flatten\wrapper.\adder.$techmap$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$3296_Y $flatten\wrapper.\adder.$techmap$add$verilog/bsg_idiv.v:672$368.$auto$alumacc.cc:485:replace_alu$3043.CO[30]
1- 1
-1 1
.subckt $_SDFF_PP0_ C=clk_i D=$flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:988$631_Y[3] Q=wrapper.control.state[3] R=$flatten\wrapper.\control.$auto$opt_dff.cc:253:combine_resets$1457
.subckt $_SDFF_PP0_ C=clk_i D=$flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:984$635_Y[2] Q=wrapper.control.state[2] R=$flatten\wrapper.\control.$auto$opt_dff.cc:253:combine_resets$1464
.subckt $_SDFF_PP0_ C=clk_i D=$flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:982$637_Y[1] Q=wrapper.control.state[1] R=$flatten\wrapper.\control.$auto$opt_dff.cc:253:combine_resets$1467
.subckt $_SDFF_PP0_ C=clk_i D=wrapper.control.next_state[0] Q=wrapper.control.state[0] R=reset_i
.subckt $_SDFF_PP0_ C=clk_i D=$flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:996$623_Y[4] Q=wrapper.control.state[4] R=$flatten\wrapper.\control.$auto$opt_dff.cc:253:combine_resets$1442
.subckt $_SDFF_PP0_ C=clk_i D=$flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1012$607_Y[5] Q=wrapper.control.state[5] R=$flatten\wrapper.\control.$auto$opt_dff.cc:253:combine_resets$1411
.latch wrapper.add_out[32] wrapper.control.add_neg_last re clk_i 2
.subckt $_DFFE_PP_ C=clk_i D=wrapper.control.N299 E=wrapper.control.neg_ld Q=wrapper.control.r_neg
.subckt $_DFFE_PP_ C=clk_i D=wrapper.control.N42 E=wrapper.control.neg_ld Q=wrapper.control.q_neg
.names reset_i wrapper.control.N0 $flatten\wrapper.\control.$auto$opt_dff.cc:253:combine_resets$1467
1- 1
-1 1
.names wrapper.control.N1 wrapper.control.N2 $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1915[1]
1- 1
-1 1
.names wrapper.control.N3 wrapper.control.N4 $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1915[2]
1- 1
-1 1
.names wrapper.control.N5 wrapper.control.N6 $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1915[3]
1- 1
-1 1
.names wrapper.control.N7 wrapper.control.N8 $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1915[4]
1- 1
-1 1
.names wrapper.control.N105 wrapper.control.N10 $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1915[5]
1- 1
-1 1
.names wrapper.control.N11 wrapper.control.N12 $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1915[6]
1- 1
-1 1
.names wrapper.control.N129 wrapper.control.N135 $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1915[7]
1- 1
-1 1
.names wrapper.control.N141 wrapper.control.N147 $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1990[8]
1- 1
-1 1
.names wrapper.control.N153 wrapper.control.N159 $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1990[9]
1- 1
-1 1
.names wrapper.control.N165 wrapper.control.N171 $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1990[10]
1- 1
-1 1
.names wrapper.control.N177 wrapper.control.N183 $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1990[11]
1- 1
-1 1
.names wrapper.control.N189 wrapper.control.N195 $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1990[12]
1- 1
-1 1
.names wrapper.control.N201 wrapper.control.N207 $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1990[13]
1- 1
-1 1
.names wrapper.control.N213 wrapper.control.N219 $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1990[14]
1- 1
-1 1
.names wrapper.control.N225 wrapper.control.N231 $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1990[15]
1- 1
-1 1
.names $flatten\wrapper.\control.$auto$opt_dff.cc:253:combine_resets$1467 $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1915[1] $flatten\wrapper.\control.$auto$opt_dff.cc:253:combine_resets$1464
1- 1
-1 1
.names $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1915[2] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1915[3] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1924[1]
1- 1
-1 1
.names $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1915[4] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1915[5] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1924[2]
1- 1
-1 1
.names $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1915[6] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1915[7] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1924[3]
1- 1
-1 1
.names $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1990[8] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1990[9] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$2007[4]
1- 1
-1 1
.names $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1990[10] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1990[11] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$2007[5]
1- 1
-1 1
.names $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1990[12] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1990[13] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$2007[6]
1- 1
-1 1
.names $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1990[14] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1990[15] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$2007[7]
1- 1
-1 1
.names $flatten\wrapper.\control.$auto$opt_dff.cc:253:combine_resets$1464 $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1924[1] $flatten\wrapper.\control.$auto$opt_dff.cc:253:combine_resets$1457
1- 1
-1 1
.names $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1924[2] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1924[3] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1929[1]
1- 1
-1 1
.names $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$2007[4] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$2007[5] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$2016[2]
1- 1
-1 1
.names $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$2007[6] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$2007[7] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$2016[3]
1- 1
-1 1
.names $flatten\wrapper.\control.$auto$opt_dff.cc:253:combine_resets$1457 $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$1929[1] $flatten\wrapper.\control.$auto$opt_dff.cc:253:combine_resets$1442
1- 1
-1 1
.names $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$2016[2] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$2016[3] $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$2021[1]
1- 1
-1 1
.names $flatten\wrapper.\control.$auto$opt_dff.cc:253:combine_resets$1442 $flatten\wrapper.\control.$auto$simplemap.cc:128:simplemap_reduce$2021[1] $flatten\wrapper.\control.$auto$opt_dff.cc:253:combine_resets$1411
1- 1
-1 1
.names wrapper.control.N300 $false wrapper.control.N296 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1022$597_Y[0]
1-0 1
-11 1
.names wrapper.control.N300 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1022$597_Y[0] wrapper.control.N290 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1021$598_Y[0]
1-0 1
-11 1
.names wrapper.control.zero_divisor_i $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1021$598_Y[0] wrapper.control.N284 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1020$599_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1021$598_Y[0] wrapper.control.N284 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1020$599_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1020$599_Y[0] wrapper.control.N278 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1019$600_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1020$599_Y[3] wrapper.control.N278 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1019$600_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1020$599_Y[3] wrapper.control.N278 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1019$600_Y[5]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1019$600_Y[0] wrapper.control.N272 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1018$601_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1019$600_Y[3] wrapper.control.N272 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1018$601_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1019$600_Y[5] wrapper.control.N272 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1018$601_Y[5]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1018$601_Y[0] wrapper.control.N266 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1017$602_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1018$601_Y[1] wrapper.control.N266 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1017$602_Y[2]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1018$601_Y[3] wrapper.control.N266 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1017$602_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1018$601_Y[5] wrapper.control.N266 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1017$602_Y[5]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1017$602_Y[0] wrapper.control.N260 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1017$602_Y[1] wrapper.control.N260 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1017$602_Y[2] wrapper.control.N260 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[2]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1017$602_Y[3] wrapper.control.N260 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1017$602_Y[5] wrapper.control.N260 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[5]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[0] wrapper.control.N254 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1015$604_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[1] wrapper.control.N254 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1015$604_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[2] wrapper.control.N254 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1015$604_Y[2]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[3] wrapper.control.N254 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1015$604_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[5] wrapper.control.N254 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1015$604_Y[5]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1015$604_Y[0] wrapper.control.N248 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1014$605_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1015$604_Y[1] wrapper.control.N248 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1014$605_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1015$604_Y[2] wrapper.control.N248 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1014$605_Y[2]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1015$604_Y[3] wrapper.control.N248 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1014$605_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1015$604_Y[5] wrapper.control.N248 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1014$605_Y[5]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1014$605_Y[0] wrapper.control.N242 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1013$606_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1014$605_Y[1] wrapper.control.N242 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1013$606_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1014$605_Y[2] wrapper.control.N242 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1013$606_Y[2]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1014$605_Y[3] wrapper.control.N242 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1013$606_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1014$605_Y[5] wrapper.control.N242 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1013$606_Y[5]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1013$606_Y[0] wrapper.control.N236 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1012$607_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1013$606_Y[1] wrapper.control.N236 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1012$607_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1013$606_Y[2] wrapper.control.N236 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1012$607_Y[2]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1013$606_Y[3] wrapper.control.N236 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1012$607_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1013$606_Y[5] wrapper.control.N236 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1012$607_Y[5]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1012$607_Y[0] wrapper.control.N230 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1011$608_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1012$607_Y[1] wrapper.control.N230 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1011$608_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1012$607_Y[2] wrapper.control.N230 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1011$608_Y[2]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1012$607_Y[3] wrapper.control.N230 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1011$608_Y[3]
1-0 1
-11 1
.names wrapper.control.N230 wrapper.control.N231
0 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1011$608_Y[0] wrapper.control.N224 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1010$609_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1011$608_Y[1] wrapper.control.N224 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1010$609_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1011$608_Y[2] wrapper.control.N224 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1010$609_Y[2]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1011$608_Y[3] wrapper.control.N224 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1010$609_Y[3]
1-0 1
-11 1
.names $true wrapper.control.N231 wrapper.control.N224 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1010$609_Y[4]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1010$609_Y[0] wrapper.control.N218 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1009$610_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1010$609_Y[1] wrapper.control.N218 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1009$610_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1010$609_Y[2] wrapper.control.N218 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1009$610_Y[2]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1010$609_Y[3] wrapper.control.N218 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1009$610_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1010$609_Y[4] wrapper.control.N218 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1009$610_Y[4]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1009$610_Y[0] wrapper.control.N212 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1008$611_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1009$610_Y[1] wrapper.control.N212 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1008$611_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1009$610_Y[2] wrapper.control.N212 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1008$611_Y[2]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1009$610_Y[3] wrapper.control.N212 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1008$611_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1009$610_Y[4] wrapper.control.N212 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1008$611_Y[4]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1008$611_Y[0] wrapper.control.N206 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1007$612_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1008$611_Y[1] wrapper.control.N206 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1007$612_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1008$611_Y[2] wrapper.control.N206 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1007$612_Y[2]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1008$611_Y[3] wrapper.control.N206 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1007$612_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1008$611_Y[4] wrapper.control.N206 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1007$612_Y[4]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1007$612_Y[0] wrapper.control.N200 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1006$613_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1007$612_Y[1] wrapper.control.N200 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1006$613_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1007$612_Y[2] wrapper.control.N200 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1006$613_Y[2]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1007$612_Y[3] wrapper.control.N200 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1006$613_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1007$612_Y[4] wrapper.control.N200 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1006$613_Y[4]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1006$613_Y[0] wrapper.control.N194 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1005$614_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1006$613_Y[1] wrapper.control.N194 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1005$614_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1006$613_Y[2] wrapper.control.N194 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1005$614_Y[2]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1006$613_Y[3] wrapper.control.N194 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1005$614_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1006$613_Y[4] wrapper.control.N194 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1005$614_Y[4]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1005$614_Y[0] wrapper.control.N188 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1004$615_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1005$614_Y[1] wrapper.control.N188 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1004$615_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1005$614_Y[2] wrapper.control.N188 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1004$615_Y[2]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1005$614_Y[3] wrapper.control.N188 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1004$615_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1005$614_Y[4] wrapper.control.N188 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1004$615_Y[4]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1004$615_Y[0] wrapper.control.N182 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1003$616_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1004$615_Y[1] wrapper.control.N182 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1003$616_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1004$615_Y[2] wrapper.control.N182 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1003$616_Y[2]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1004$615_Y[3] wrapper.control.N182 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1003$616_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1004$615_Y[4] wrapper.control.N182 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1003$616_Y[4]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1003$616_Y[0] wrapper.control.N176 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1002$617_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1003$616_Y[1] wrapper.control.N176 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1002$617_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1003$616_Y[2] wrapper.control.N176 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1002$617_Y[2]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1003$616_Y[3] wrapper.control.N176 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1002$617_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1003$616_Y[4] wrapper.control.N176 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1002$617_Y[4]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1002$617_Y[0] wrapper.control.N170 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1001$618_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1002$617_Y[1] wrapper.control.N170 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1001$618_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1002$617_Y[2] wrapper.control.N170 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1001$618_Y[2]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1002$617_Y[3] wrapper.control.N170 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1001$618_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1002$617_Y[4] wrapper.control.N170 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1001$618_Y[4]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1001$618_Y[0] wrapper.control.N164 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1000$619_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1001$618_Y[1] wrapper.control.N164 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1000$619_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1001$618_Y[2] wrapper.control.N164 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1000$619_Y[2]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1001$618_Y[3] wrapper.control.N164 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1000$619_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1001$618_Y[4] wrapper.control.N164 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1000$619_Y[4]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1000$619_Y[0] wrapper.control.N158 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:999$620_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1000$619_Y[1] wrapper.control.N158 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:999$620_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1000$619_Y[2] wrapper.control.N158 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:999$620_Y[2]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1000$619_Y[3] wrapper.control.N158 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:999$620_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1000$619_Y[4] wrapper.control.N158 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:999$620_Y[4]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:999$620_Y[0] wrapper.control.N152 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:998$621_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:999$620_Y[1] wrapper.control.N152 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:998$621_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:999$620_Y[2] wrapper.control.N152 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:998$621_Y[2]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:999$620_Y[3] wrapper.control.N152 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:998$621_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:999$620_Y[4] wrapper.control.N152 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:998$621_Y[4]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:998$621_Y[0] wrapper.control.N146 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:997$622_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:998$621_Y[1] wrapper.control.N146 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:997$622_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:998$621_Y[2] wrapper.control.N146 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:997$622_Y[2]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:998$621_Y[3] wrapper.control.N146 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:997$622_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:998$621_Y[4] wrapper.control.N146 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:997$622_Y[4]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:997$622_Y[0] wrapper.control.N140 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:996$623_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:997$622_Y[1] wrapper.control.N140 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:996$623_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:997$622_Y[2] wrapper.control.N140 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:996$623_Y[2]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:997$622_Y[3] wrapper.control.N140 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:996$623_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:997$622_Y[4] wrapper.control.N140 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:996$623_Y[4]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:996$623_Y[0] wrapper.control.N134 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:995$624_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:996$623_Y[1] wrapper.control.N134 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:995$624_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:996$623_Y[2] wrapper.control.N134 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:995$624_Y[2]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:996$623_Y[3] wrapper.control.N134 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:995$624_Y[3]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:995$624_Y[0] wrapper.control.N128 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:994$625_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:995$624_Y[1] wrapper.control.N128 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:994$625_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:995$624_Y[2] wrapper.control.N128 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:994$625_Y[2]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:995$624_Y[3] wrapper.control.N128 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:994$625_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:994$625_Y[0] wrapper.control.N122 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:993$626_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:994$625_Y[1] wrapper.control.N122 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:993$626_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:994$625_Y[2] wrapper.control.N122 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:993$626_Y[2]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:994$625_Y[3] wrapper.control.N122 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:993$626_Y[3]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:993$626_Y[0] wrapper.control.N116 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:992$627_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:993$626_Y[1] wrapper.control.N116 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:992$627_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:993$626_Y[2] wrapper.control.N116 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:992$627_Y[2]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:993$626_Y[3] wrapper.control.N116 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:992$627_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:992$627_Y[0] wrapper.control.N110 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:991$628_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:992$627_Y[1] wrapper.control.N110 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:991$628_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:992$627_Y[2] wrapper.control.N110 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:991$628_Y[2]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:992$627_Y[3] wrapper.control.N110 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:991$628_Y[3]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:991$628_Y[0] wrapper.control.N104 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:990$629_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:991$628_Y[1] wrapper.control.N104 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:990$629_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:991$628_Y[2] wrapper.control.N104 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:990$629_Y[2]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:991$628_Y[3] wrapper.control.N104 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:990$629_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:990$629_Y[0] wrapper.control.N98 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:989$630_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:990$629_Y[1] wrapper.control.N98 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:989$630_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:990$629_Y[2] wrapper.control.N98 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:989$630_Y[2]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:990$629_Y[3] wrapper.control.N98 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:989$630_Y[3]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:989$630_Y[0] wrapper.control.N92 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:988$631_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:989$630_Y[1] wrapper.control.N92 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:988$631_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:989$630_Y[2] wrapper.control.N92 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:988$631_Y[2]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:989$630_Y[3] wrapper.control.N92 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:988$631_Y[3]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:988$631_Y[0] wrapper.control.N86 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:987$632_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:988$631_Y[1] wrapper.control.N86 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:987$632_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:988$631_Y[2] wrapper.control.N86 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:987$632_Y[2]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:987$632_Y[0] wrapper.control.N80 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:986$633_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:987$632_Y[1] wrapper.control.N80 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:986$633_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:987$632_Y[2] wrapper.control.N80 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:986$633_Y[2]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:986$633_Y[0] wrapper.control.N74 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:985$634_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:986$633_Y[1] wrapper.control.N74 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:985$634_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:986$633_Y[2] wrapper.control.N74 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:985$634_Y[2]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:985$634_Y[0] wrapper.control.N68 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:984$635_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:985$634_Y[1] wrapper.control.N68 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:984$635_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:985$634_Y[2] wrapper.control.N68 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:984$635_Y[2]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:984$635_Y[0] wrapper.control.N62 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:983$636_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:984$635_Y[1] wrapper.control.N62 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:983$636_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:983$636_Y[0] wrapper.control.N56 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:982$637_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:983$636_Y[1] wrapper.control.N56 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:982$637_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:982$637_Y[0] v_i wrapper.control.N0 wrapper.control.next_state[0]
1-0 1
-11 1
.names $false wrapper.control.N285 wrapper.control.N278 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1147$686_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1147$686_Y wrapper.control.N272 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1146$687_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1146$687_Y wrapper.control.N266 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1145$688_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1145$688_Y wrapper.control.N260 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1144$689_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1144$689_Y wrapper.control.N254 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1143$690_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1143$690_Y wrapper.control.N248 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1142$691_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1142$691_Y wrapper.control.N242 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1141$692_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1141$692_Y wrapper.control.N236 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1140$693_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1140$693_Y wrapper.control.N230 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1139$694_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1139$694_Y wrapper.control.N224 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1138$695_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1138$695_Y wrapper.control.N218 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1137$696_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1137$696_Y wrapper.control.N212 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1136$697_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1136$697_Y wrapper.control.N206 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1135$698_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1135$698_Y wrapper.control.N200 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1134$699_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1134$699_Y wrapper.control.N194 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1133$700_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1133$700_Y wrapper.control.N188 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1132$701_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1132$701_Y wrapper.control.N182 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1131$702_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1131$702_Y wrapper.control.N176 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1130$703_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1130$703_Y wrapper.control.N170 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1129$704_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1129$704_Y wrapper.control.N164 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1128$705_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1128$705_Y wrapper.control.N158 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1127$706_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1127$706_Y wrapper.control.N152 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1126$707_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1126$707_Y wrapper.control.N146 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1125$708_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1125$708_Y wrapper.control.N140 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1124$709_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1124$709_Y wrapper.control.N134 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1123$710_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1123$710_Y wrapper.control.N128 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1122$711_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1122$711_Y wrapper.control.N122 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1121$712_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1121$712_Y wrapper.control.N116 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1120$713_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1120$713_Y wrapper.control.N110 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1119$714_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1119$714_Y wrapper.control.N104 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1118$715_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1118$715_Y wrapper.control.N98 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1117$716_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1117$716_Y wrapper.control.N92 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1116$717_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1116$717_Y wrapper.control.N86 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1115$718_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1115$718_Y wrapper.control.N80 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1114$719_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1114$719_Y wrapper.control.N74 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1113$720_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1113$720_Y wrapper.control.N68 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1112$721_Y
1-0 1
-11 1
.names wrapper.control.N298 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1112$721_Y wrapper.control.N62 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1111$722_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1111$722_Y wrapper.control.N56 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1110$723_Y
1-0 1
-11 1
.names $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1110$723_Y $false wrapper.control.N0 wrapper.control.opA_ld_o
1-0 1
-11 1
.names wrapper.control.q_neg $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1193$726_Y wrapper.control.N290 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1192$727_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1192$727_Y wrapper.control.N284 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1191$728_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1191$728_Y wrapper.control.N278 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1190$729_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1190$729_Y wrapper.control.N272 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1189$730_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1189$730_Y wrapper.control.N266 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1188$731_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1188$731_Y wrapper.control.N260 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1187$732_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1187$732_Y wrapper.control.N254 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1186$733_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1186$733_Y wrapper.control.N248 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1185$734_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1185$734_Y wrapper.control.N242 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1184$735_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1184$735_Y wrapper.control.N236 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1183$736_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1183$736_Y wrapper.control.N230 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1182$737_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1182$737_Y wrapper.control.N224 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1181$738_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1181$738_Y wrapper.control.N218 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1180$739_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1180$739_Y wrapper.control.N212 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1179$740_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1179$740_Y wrapper.control.N206 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1178$741_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1178$741_Y wrapper.control.N200 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1177$742_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1177$742_Y wrapper.control.N194 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1176$743_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1176$743_Y wrapper.control.N188 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1175$744_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1175$744_Y wrapper.control.N182 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1174$745_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1174$745_Y wrapper.control.N176 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1173$746_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1173$746_Y wrapper.control.N170 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1172$747_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1172$747_Y wrapper.control.N164 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1171$748_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1171$748_Y wrapper.control.N158 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1170$749_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1170$749_Y wrapper.control.N152 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1169$750_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1169$750_Y wrapper.control.N146 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1168$751_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1168$751_Y wrapper.control.N140 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1167$752_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1167$752_Y wrapper.control.N134 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1166$753_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1166$753_Y wrapper.control.N128 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1165$754_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1165$754_Y wrapper.control.N122 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1164$755_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1164$755_Y wrapper.control.N116 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1163$756_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1163$756_Y wrapper.control.N110 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1162$757_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1162$757_Y wrapper.control.N104 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1161$758_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1161$758_Y wrapper.control.N98 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1160$759_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1160$759_Y wrapper.control.N92 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1159$760_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1159$760_Y wrapper.control.N86 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1158$761_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1158$761_Y wrapper.control.N80 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1157$762_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1157$762_Y wrapper.control.N74 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1156$763_Y
1-0 1
-11 1
.names wrapper.control.N299 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1156$763_Y wrapper.control.N68 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1155$764_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1155$764_Y wrapper.control.N62 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1154$765_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1154$765_Y wrapper.control.N56 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1153$766_Y
1-0 1
-11 1
.names $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1153$766_Y $true wrapper.control.N0 wrapper.control.opC_ld_o
1-0 1
-11 1
.names wrapper.control.N1 $false wrapper.control.N0 wrapper.control.opA_sel_o
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1279$813_Y[0] wrapper.control.N290 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1278$814_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1278$814_Y[0] wrapper.control.N284 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1277$815_Y[0]
1-0 1
-11 1
.names $false wrapper.control.N291 wrapper.control.N284 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1277$815_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1277$815_Y[0] wrapper.control.N278 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1276$816_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1277$815_Y[1] wrapper.control.N278 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1276$816_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1276$816_Y[0] wrapper.control.N272 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1275$817_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1276$816_Y[1] wrapper.control.N272 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1275$817_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1275$817_Y[0] wrapper.control.N266 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1274$818_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1275$817_Y[1] wrapper.control.N266 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1274$818_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1274$818_Y[0] wrapper.control.N260 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1273$819_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1274$818_Y[1] wrapper.control.N260 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1273$819_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1273$819_Y[0] wrapper.control.N254 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1272$820_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1273$819_Y[1] wrapper.control.N254 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1272$820_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1272$820_Y[0] wrapper.control.N248 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1271$821_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1272$820_Y[1] wrapper.control.N248 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1271$821_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1271$821_Y[0] wrapper.control.N242 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1270$822_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1271$821_Y[1] wrapper.control.N242 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1270$822_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1270$822_Y[0] wrapper.control.N236 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1269$823_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1270$822_Y[1] wrapper.control.N236 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1269$823_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1269$823_Y[0] wrapper.control.N230 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1268$824_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1269$823_Y[1] wrapper.control.N230 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1268$824_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1268$824_Y[0] wrapper.control.N224 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1267$825_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1268$824_Y[1] wrapper.control.N224 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1267$825_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1267$825_Y[0] wrapper.control.N218 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1266$826_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1267$825_Y[1] wrapper.control.N218 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1266$826_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1266$826_Y[0] wrapper.control.N212 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1265$827_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1266$826_Y[1] wrapper.control.N212 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1265$827_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1265$827_Y[0] wrapper.control.N206 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1264$828_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1265$827_Y[1] wrapper.control.N206 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1264$828_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1264$828_Y[0] wrapper.control.N200 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1263$829_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1264$828_Y[1] wrapper.control.N200 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1263$829_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1263$829_Y[0] wrapper.control.N194 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1262$830_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1263$829_Y[1] wrapper.control.N194 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1262$830_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1262$830_Y[0] wrapper.control.N188 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1261$831_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1262$830_Y[1] wrapper.control.N188 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1261$831_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1261$831_Y[0] wrapper.control.N182 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1260$832_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1261$831_Y[1] wrapper.control.N182 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1260$832_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1260$832_Y[0] wrapper.control.N176 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1259$833_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1260$832_Y[1] wrapper.control.N176 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1259$833_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1259$833_Y[0] wrapper.control.N170 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1258$834_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1259$833_Y[1] wrapper.control.N170 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1258$834_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1258$834_Y[0] wrapper.control.N164 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1257$835_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1258$834_Y[1] wrapper.control.N164 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1257$835_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1257$835_Y[0] wrapper.control.N158 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1256$836_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1257$835_Y[1] wrapper.control.N158 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1256$836_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1256$836_Y[0] wrapper.control.N152 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1255$837_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1256$836_Y[1] wrapper.control.N152 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1255$837_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1255$837_Y[0] wrapper.control.N146 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1254$838_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1255$837_Y[1] wrapper.control.N146 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1254$838_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1254$838_Y[0] wrapper.control.N140 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1253$839_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1254$838_Y[1] wrapper.control.N140 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1253$839_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1253$839_Y[0] wrapper.control.N134 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1252$840_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1253$839_Y[1] wrapper.control.N134 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1252$840_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1252$840_Y[0] wrapper.control.N128 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1251$841_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1252$840_Y[1] wrapper.control.N128 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1251$841_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1251$841_Y[0] wrapper.control.N122 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1250$842_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1251$841_Y[1] wrapper.control.N122 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1250$842_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1250$842_Y[0] wrapper.control.N116 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1249$843_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1250$842_Y[1] wrapper.control.N116 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1249$843_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1249$843_Y[0] wrapper.control.N110 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1248$844_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1249$843_Y[1] wrapper.control.N110 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1248$844_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1248$844_Y[0] wrapper.control.N104 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1247$845_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1248$844_Y[1] wrapper.control.N104 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1247$845_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1247$845_Y[0] wrapper.control.N98 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1246$846_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1247$845_Y[1] wrapper.control.N98 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1246$846_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1246$846_Y[0] wrapper.control.N92 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1245$847_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1246$846_Y[1] wrapper.control.N92 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1245$847_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1245$847_Y[0] wrapper.control.N86 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1244$848_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1245$847_Y[1] wrapper.control.N86 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1244$848_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1244$848_Y[0] wrapper.control.N80 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1243$849_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1244$848_Y[1] wrapper.control.N80 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1243$849_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1243$849_Y[0] wrapper.control.N74 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1242$850_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1243$849_Y[1] wrapper.control.N74 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1242$850_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1242$850_Y[0] wrapper.control.N68 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1241$851_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1242$850_Y[1] wrapper.control.N68 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1241$851_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1241$851_Y[0] wrapper.control.N62 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1240$852_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1241$851_Y[1] wrapper.control.N62 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1240$852_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1240$852_Y[0] wrapper.control.N56 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1239$853_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1240$852_Y[1] wrapper.control.N56 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1239$853_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1239$853_Y[0] $true wrapper.control.N0 wrapper.control.opC_sel_o[0]
1-0 1
-11 1
.names $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1239$853_Y[1] $false wrapper.control.N0 wrapper.control.opC_sel_o[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1194$725_Y wrapper.control.N296 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1193$726_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1193$726_Y wrapper.control.N290 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1321$857_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1321$857_Y wrapper.control.N284 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1320$858_Y
1-0 1
-11 1
.names wrapper.control.add_neg_last $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1320$858_Y wrapper.control.N278 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1319$859_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1319$859_Y wrapper.control.N272 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1318$860_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1318$860_Y wrapper.control.N266 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1317$861_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1317$861_Y wrapper.control.N260 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1316$862_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1316$862_Y wrapper.control.N254 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1315$863_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1315$863_Y wrapper.control.N248 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1314$864_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1314$864_Y wrapper.control.N242 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1313$865_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1313$865_Y wrapper.control.N236 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1312$866_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1312$866_Y wrapper.control.N230 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1311$867_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1311$867_Y wrapper.control.N224 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1310$868_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1310$868_Y wrapper.control.N218 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1309$869_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1309$869_Y wrapper.control.N212 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1308$870_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1308$870_Y wrapper.control.N206 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1307$871_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1307$871_Y wrapper.control.N200 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1306$872_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1306$872_Y wrapper.control.N194 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1305$873_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1305$873_Y wrapper.control.N188 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1304$874_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1304$874_Y wrapper.control.N182 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1303$875_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1303$875_Y wrapper.control.N176 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1302$876_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1302$876_Y wrapper.control.N170 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1301$877_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1301$877_Y wrapper.control.N164 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1300$878_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1300$878_Y wrapper.control.N158 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1299$879_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1299$879_Y wrapper.control.N152 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1298$880_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1298$880_Y wrapper.control.N146 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1297$881_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1297$881_Y wrapper.control.N140 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1296$882_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1296$882_Y wrapper.control.N134 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1295$883_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1295$883_Y wrapper.control.N128 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1294$884_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1294$884_Y wrapper.control.N122 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1293$885_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1293$885_Y wrapper.control.N116 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1292$886_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1292$886_Y wrapper.control.N110 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1291$887_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1291$887_Y wrapper.control.N104 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1290$888_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1290$888_Y wrapper.control.N98 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1289$889_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1289$889_Y wrapper.control.N92 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1288$890_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1288$890_Y wrapper.control.N86 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1287$891_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1287$891_Y wrapper.control.N80 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1286$892_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1286$892_Y wrapper.control.N74 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1285$893_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1285$893_Y wrapper.control.N68 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1284$894_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1284$894_Y wrapper.control.N62 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1283$895_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1283$895_Y wrapper.control.N56 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1282$896_Y
1-0 1
-11 1
.names $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1282$896_Y $true wrapper.control.N0 wrapper.control.opB_ld_o
1-0 1
-11 1
.names wrapper.control.N43 $false wrapper.control.N341 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1366$898_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1366$898_Y wrapper.control.N296 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1365$899_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1365$899_Y wrapper.control.N290 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1364$900_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1364$900_Y wrapper.control.N284 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1363$901_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1363$901_Y wrapper.control.N278 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1362$902_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1362$902_Y wrapper.control.N272 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1361$903_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1361$903_Y wrapper.control.N266 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1360$904_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1360$904_Y wrapper.control.N260 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1359$905_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1359$905_Y wrapper.control.N254 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1358$906_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1358$906_Y wrapper.control.N248 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1357$907_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1357$907_Y wrapper.control.N242 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1356$908_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1356$908_Y wrapper.control.N236 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1355$909_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1355$909_Y wrapper.control.N230 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1354$910_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1354$910_Y wrapper.control.N224 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1353$911_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1353$911_Y wrapper.control.N218 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1352$912_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1352$912_Y wrapper.control.N212 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1351$913_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1351$913_Y wrapper.control.N206 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1350$914_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1350$914_Y wrapper.control.N200 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1349$915_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1349$915_Y wrapper.control.N194 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1348$916_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1348$916_Y wrapper.control.N188 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1347$917_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1347$917_Y wrapper.control.N182 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1346$918_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1346$918_Y wrapper.control.N176 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1345$919_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1345$919_Y wrapper.control.N170 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1344$920_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1344$920_Y wrapper.control.N164 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1343$921_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1343$921_Y wrapper.control.N158 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1342$922_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1342$922_Y wrapper.control.N152 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1341$923_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1341$923_Y wrapper.control.N146 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1340$924_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1340$924_Y wrapper.control.N140 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1339$925_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1339$925_Y wrapper.control.N134 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1338$926_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1338$926_Y wrapper.control.N128 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1337$927_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1337$927_Y wrapper.control.N122 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1336$928_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1336$928_Y wrapper.control.N116 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1335$929_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1335$929_Y wrapper.control.N110 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1334$930_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1334$930_Y wrapper.control.N104 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1333$931_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1333$931_Y wrapper.control.N98 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1332$932_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1332$932_Y wrapper.control.N92 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1331$933_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1331$933_Y wrapper.control.N86 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1330$934_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1330$934_Y wrapper.control.N80 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1329$935_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1329$935_Y wrapper.control.N74 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1328$936_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1328$936_Y wrapper.control.N68 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1327$937_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1327$937_Y wrapper.control.N62 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1326$938_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1326$938_Y wrapper.control.N56 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1325$939_Y
1-0 1
-11 1
.names $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1325$939_Y wrapper.control.N43 wrapper.control.N0 wrapper.buf_opA_inv.i
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1407$943_Y wrapper.control.N284 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1406$944_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1406$944_Y wrapper.control.N278 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1405$945_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1405$945_Y wrapper.control.N272 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1404$946_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1404$946_Y wrapper.control.N266 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1403$947_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1403$947_Y wrapper.control.N260 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1402$948_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1402$948_Y wrapper.control.N254 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1401$949_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1401$949_Y wrapper.control.N248 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1400$950_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1400$950_Y wrapper.control.N242 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1399$951_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1399$951_Y wrapper.control.N236 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1398$952_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1398$952_Y wrapper.control.N230 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1397$953_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1397$953_Y wrapper.control.N224 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1396$954_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1396$954_Y wrapper.control.N218 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1395$955_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1395$955_Y wrapper.control.N212 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1394$956_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1394$956_Y wrapper.control.N206 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1393$957_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1393$957_Y wrapper.control.N200 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1392$958_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1392$958_Y wrapper.control.N194 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1391$959_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1391$959_Y wrapper.control.N188 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1390$960_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1390$960_Y wrapper.control.N182 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1389$961_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1389$961_Y wrapper.control.N176 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1388$962_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1388$962_Y wrapper.control.N170 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1387$963_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1387$963_Y wrapper.control.N164 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1386$964_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1386$964_Y wrapper.control.N158 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1385$965_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1385$965_Y wrapper.control.N152 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1384$966_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1384$966_Y wrapper.control.N146 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1383$967_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1383$967_Y wrapper.control.N140 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1382$968_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1382$968_Y wrapper.control.N134 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1381$969_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1381$969_Y wrapper.control.N128 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1380$970_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1380$970_Y wrapper.control.N122 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1379$971_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1379$971_Y wrapper.control.N116 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1378$972_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1378$972_Y wrapper.control.N110 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1377$973_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1377$973_Y wrapper.control.N104 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1376$974_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1376$974_Y wrapper.control.N98 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1375$975_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1375$975_Y wrapper.control.N92 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1374$976_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1374$976_Y wrapper.control.N86 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1373$977_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1373$977_Y wrapper.control.N80 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1372$978_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1372$978_Y wrapper.control.N74 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1371$979_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1371$979_Y wrapper.control.N68 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1370$980_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1370$980_Y wrapper.control.N62 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1369$981_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1369$981_Y wrapper.control.N56 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1368$982_Y
1-0 1
-11 1
.names $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1368$982_Y $true wrapper.control.N0 wrapper.control.opB_clr_l_o
1-0 1
-11 1
.names wrapper.control.N341 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1194$725_Y
0 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1194$725_Y wrapper.control.N296 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1279$813_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1279$813_Y[0] wrapper.control.N290 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1407$943_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1407$943_Y wrapper.control.N284 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1449$988_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1449$988_Y[0] wrapper.control.N278 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1448$989_Y[0]
1-0 1
-11 1
.names wrapper.control.N278 wrapper.control.N279
0 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1448$989_Y[0] wrapper.control.N272 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1447$990_Y[0]
1-0 1
-11 1
.names $true wrapper.control.N279 wrapper.control.N272 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1018$601_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1447$990_Y[0] wrapper.control.N266 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1446$991_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1018$601_Y[1] wrapper.control.N266 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1017$602_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1446$991_Y[0] wrapper.control.N260 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1445$992_Y[0]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1445$992_Y[0] wrapper.control.N254 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1444$993_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1016$603_Y[1] wrapper.control.N254 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1444$993_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1444$993_Y[0] wrapper.control.N248 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1443$994_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1444$993_Y[1] wrapper.control.N248 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1443$994_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1443$994_Y[0] wrapper.control.N242 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1442$995_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1443$994_Y[1] wrapper.control.N242 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1442$995_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1442$995_Y[0] wrapper.control.N236 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1441$996_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1442$995_Y[1] wrapper.control.N236 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1441$996_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1441$996_Y[0] wrapper.control.N230 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1440$997_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1441$996_Y[1] wrapper.control.N230 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1440$997_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1440$997_Y[0] wrapper.control.N224 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1439$998_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1440$997_Y[1] wrapper.control.N224 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1439$998_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1439$998_Y[0] wrapper.control.N218 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1438$999_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1439$998_Y[1] wrapper.control.N218 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1438$999_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1438$999_Y[0] wrapper.control.N212 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1437$1000_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1438$999_Y[1] wrapper.control.N212 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1437$1000_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1437$1000_Y[0] wrapper.control.N206 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1436$1001_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1437$1000_Y[1] wrapper.control.N206 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1436$1001_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1436$1001_Y[0] wrapper.control.N200 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1435$1002_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1436$1001_Y[1] wrapper.control.N200 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1435$1002_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1435$1002_Y[0] wrapper.control.N194 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1434$1003_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1435$1002_Y[1] wrapper.control.N194 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1434$1003_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1434$1003_Y[0] wrapper.control.N188 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1433$1004_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1434$1003_Y[1] wrapper.control.N188 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1433$1004_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1433$1004_Y[0] wrapper.control.N182 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1432$1005_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1433$1004_Y[1] wrapper.control.N182 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1432$1005_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1432$1005_Y[0] wrapper.control.N176 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1431$1006_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1432$1005_Y[1] wrapper.control.N176 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1431$1006_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1431$1006_Y[0] wrapper.control.N170 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1430$1007_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1431$1006_Y[1] wrapper.control.N170 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1430$1007_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1430$1007_Y[0] wrapper.control.N164 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1429$1008_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1430$1007_Y[1] wrapper.control.N164 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1429$1008_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1429$1008_Y[0] wrapper.control.N158 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1428$1009_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1429$1008_Y[1] wrapper.control.N158 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1428$1009_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1428$1009_Y[0] wrapper.control.N152 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1427$1010_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1428$1009_Y[1] wrapper.control.N152 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1427$1010_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1427$1010_Y[0] wrapper.control.N146 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1426$1011_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1427$1010_Y[1] wrapper.control.N146 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1426$1011_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1426$1011_Y[0] wrapper.control.N140 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1425$1012_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1426$1011_Y[1] wrapper.control.N140 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1425$1012_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1425$1012_Y[0] wrapper.control.N134 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1424$1013_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1425$1012_Y[1] wrapper.control.N134 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1424$1013_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1424$1013_Y[0] wrapper.control.N128 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1423$1014_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1424$1013_Y[1] wrapper.control.N128 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1423$1014_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1423$1014_Y[0] wrapper.control.N122 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1422$1015_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1423$1014_Y[1] wrapper.control.N122 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1422$1015_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1422$1015_Y[0] wrapper.control.N116 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1421$1016_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1422$1015_Y[1] wrapper.control.N116 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1421$1016_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1421$1016_Y[0] wrapper.control.N110 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1420$1017_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1421$1016_Y[1] wrapper.control.N110 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1420$1017_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1420$1017_Y[0] wrapper.control.N104 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1419$1018_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1420$1017_Y[1] wrapper.control.N104 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1419$1018_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1419$1018_Y[0] wrapper.control.N98 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1418$1019_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1419$1018_Y[1] wrapper.control.N98 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1418$1019_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1418$1019_Y[0] wrapper.control.N92 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1417$1020_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1418$1019_Y[1] wrapper.control.N92 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1417$1020_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1417$1020_Y[0] wrapper.control.N86 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1416$1021_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1417$1020_Y[1] wrapper.control.N86 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1416$1021_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1416$1021_Y[0] wrapper.control.N80 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1415$1022_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1416$1021_Y[1] wrapper.control.N80 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1415$1022_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1415$1022_Y[0] wrapper.control.N74 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1414$1023_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1415$1022_Y[1] wrapper.control.N74 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1414$1023_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1414$1023_Y[0] wrapper.control.N68 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1413$1024_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1414$1023_Y[1] wrapper.control.N68 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1413$1024_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1413$1024_Y[0] wrapper.control.N62 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1412$1025_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1413$1024_Y[1] wrapper.control.N62 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1412$1025_Y[1]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1112$721_Y wrapper.control.N62 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1412$1025_Y[2]
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1412$1025_Y[0] wrapper.control.N56 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1411$1026_Y[0]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1412$1025_Y[1] wrapper.control.N56 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1411$1026_Y[1]
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1412$1025_Y[2] wrapper.control.N56 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1411$1026_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1411$1026_Y[0] $true wrapper.control.N0 wrapper.control.opB_sel_o[0]
1-0 1
-11 1
.names $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1411$1026_Y[1] $false wrapper.control.N0 wrapper.control.opB_sel_o[1]
1-0 1
-11 1
.names $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1411$1026_Y[2] $false wrapper.control.N0 wrapper.control.opB_sel_o[2]
1-0 1
-11 1
.names $false wrapper.control.N2 wrapper.control.N56 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1454$1069_Y
1-0 1
-11 1
.names $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1454$1069_Y $false wrapper.control.N0 wrapper.control.neg_ld
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1365$899_Y wrapper.control.N290 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1536$1073_Y
1-0 1
-11 1
.names wrapper.control.r_neg $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1536$1073_Y wrapper.control.N284 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1535$1074_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1535$1074_Y wrapper.control.N278 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1534$1075_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1534$1075_Y wrapper.control.N272 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1533$1076_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1533$1076_Y wrapper.control.N266 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1532$1077_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1532$1077_Y wrapper.control.N260 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1531$1078_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1531$1078_Y wrapper.control.N254 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1530$1079_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1530$1079_Y wrapper.control.N248 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1529$1080_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1529$1080_Y wrapper.control.N242 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1528$1081_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1528$1081_Y wrapper.control.N236 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1527$1082_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1527$1082_Y wrapper.control.N230 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1526$1083_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1526$1083_Y wrapper.control.N224 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1525$1084_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1525$1084_Y wrapper.control.N218 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1524$1085_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1524$1085_Y wrapper.control.N212 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1523$1086_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1523$1086_Y wrapper.control.N206 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1522$1087_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1522$1087_Y wrapper.control.N200 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1521$1088_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1521$1088_Y wrapper.control.N194 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1520$1089_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1520$1089_Y wrapper.control.N188 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1519$1090_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1519$1090_Y wrapper.control.N182 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1518$1091_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1518$1091_Y wrapper.control.N176 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1517$1092_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1517$1092_Y wrapper.control.N170 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1516$1093_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1516$1093_Y wrapper.control.N164 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1515$1094_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1515$1094_Y wrapper.control.N158 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1514$1095_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1514$1095_Y wrapper.control.N152 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1513$1096_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1513$1096_Y wrapper.control.N146 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1512$1097_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1512$1097_Y wrapper.control.N140 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1511$1098_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1511$1098_Y wrapper.control.N134 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1510$1099_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1510$1099_Y wrapper.control.N128 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1509$1100_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1509$1100_Y wrapper.control.N122 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1508$1101_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1508$1101_Y wrapper.control.N116 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1507$1102_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1507$1102_Y wrapper.control.N110 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1506$1103_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1506$1103_Y wrapper.control.N104 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1505$1104_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1505$1104_Y wrapper.control.N98 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1504$1105_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1504$1105_Y wrapper.control.N92 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1503$1106_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1503$1106_Y wrapper.control.N86 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1502$1107_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1502$1107_Y wrapper.control.N80 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1501$1108_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1501$1108_Y wrapper.control.N74 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1500$1109_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1500$1109_Y wrapper.control.N68 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1499$1110_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1499$1110_Y wrapper.control.N62 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1498$1111_Y
1-0 1
-11 1
.names wrapper.control.N43 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1498$1111_Y wrapper.control.N56 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1497$1112_Y
1-0 1
-11 1
.names $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1497$1112_Y wrapper.control.N43 wrapper.control.N0 wrapper.adder.cin_i
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1278$814_Y[0] wrapper.control.N284 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1578$1117_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1578$1117_Y wrapper.control.N278 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1577$1118_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1577$1118_Y wrapper.control.N272 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1576$1119_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1576$1119_Y wrapper.control.N266 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1575$1120_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1575$1120_Y wrapper.control.N260 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1574$1121_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1574$1121_Y wrapper.control.N254 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1573$1122_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1573$1122_Y wrapper.control.N248 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1572$1123_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1572$1123_Y wrapper.control.N242 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1571$1124_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1571$1124_Y wrapper.control.N236 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1570$1125_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1570$1125_Y wrapper.control.N230 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1569$1126_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1569$1126_Y wrapper.control.N224 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1568$1127_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1568$1127_Y wrapper.control.N218 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1567$1128_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1567$1128_Y wrapper.control.N212 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1566$1129_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1566$1129_Y wrapper.control.N206 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1565$1130_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1565$1130_Y wrapper.control.N200 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1564$1131_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1564$1131_Y wrapper.control.N194 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1563$1132_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1563$1132_Y wrapper.control.N188 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1562$1133_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1562$1133_Y wrapper.control.N182 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1561$1134_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1561$1134_Y wrapper.control.N176 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1560$1135_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1560$1135_Y wrapper.control.N170 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1559$1136_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1559$1136_Y wrapper.control.N164 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1558$1137_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1558$1137_Y wrapper.control.N158 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1557$1138_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1557$1138_Y wrapper.control.N152 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1556$1139_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1556$1139_Y wrapper.control.N146 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1555$1140_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1555$1140_Y wrapper.control.N140 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1554$1141_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1554$1141_Y wrapper.control.N134 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1553$1142_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1553$1142_Y wrapper.control.N128 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1552$1143_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1552$1143_Y wrapper.control.N122 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1551$1144_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1551$1144_Y wrapper.control.N116 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1550$1145_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1550$1145_Y wrapper.control.N110 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1549$1146_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1549$1146_Y wrapper.control.N104 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1548$1147_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1548$1147_Y wrapper.control.N98 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1547$1148_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1547$1148_Y wrapper.control.N92 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1546$1149_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1546$1149_Y wrapper.control.N86 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1545$1150_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1545$1150_Y wrapper.control.N80 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1544$1151_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1544$1151_Y wrapper.control.N74 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1543$1152_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1543$1152_Y wrapper.control.N68 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1542$1153_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1542$1153_Y wrapper.control.N62 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1541$1154_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1541$1154_Y wrapper.control.N56 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1540$1155_Y
1-0 1
-11 1
.names $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1540$1155_Y $true wrapper.control.N0 wrapper.control.opA_clr_l_o
1-0 1
-11 1
.names wrapper.control.r_neg wrapper.control.N291 wrapper.control.N284 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1621$1160_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1621$1160_Y wrapper.control.N278 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1620$1161_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1620$1161_Y wrapper.control.N272 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1619$1162_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1619$1162_Y wrapper.control.N266 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1618$1163_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1618$1163_Y wrapper.control.N260 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1617$1164_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1617$1164_Y wrapper.control.N254 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1616$1165_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1616$1165_Y wrapper.control.N248 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1615$1166_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1615$1166_Y wrapper.control.N242 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1614$1167_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1614$1167_Y wrapper.control.N236 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1613$1168_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1613$1168_Y wrapper.control.N230 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1612$1169_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1612$1169_Y wrapper.control.N224 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1611$1170_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1611$1170_Y wrapper.control.N218 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1610$1171_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1610$1171_Y wrapper.control.N212 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1609$1172_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1609$1172_Y wrapper.control.N206 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1608$1173_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1608$1173_Y wrapper.control.N200 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1607$1174_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1607$1174_Y wrapper.control.N194 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1606$1175_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1606$1175_Y wrapper.control.N188 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1605$1176_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1605$1176_Y wrapper.control.N182 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1604$1177_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1604$1177_Y wrapper.control.N176 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1603$1178_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1603$1178_Y wrapper.control.N170 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1602$1179_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1602$1179_Y wrapper.control.N164 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1601$1180_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1601$1180_Y wrapper.control.N158 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1600$1181_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1600$1181_Y wrapper.control.N152 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1599$1182_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1599$1182_Y wrapper.control.N146 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1598$1183_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1598$1183_Y wrapper.control.N140 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1597$1184_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1597$1184_Y wrapper.control.N134 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1596$1185_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1596$1185_Y wrapper.control.N128 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1595$1186_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1595$1186_Y wrapper.control.N122 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1594$1187_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1594$1187_Y wrapper.control.N116 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1593$1188_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1593$1188_Y wrapper.control.N110 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1592$1189_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1592$1189_Y wrapper.control.N104 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1591$1190_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1591$1190_Y wrapper.control.N98 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1590$1191_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1590$1191_Y wrapper.control.N92 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1589$1192_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1589$1192_Y wrapper.control.N86 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1588$1193_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1588$1193_Y wrapper.control.N80 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1587$1194_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1587$1194_Y wrapper.control.N74 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1586$1195_Y
1-0 1
-11 1
.names $true $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1586$1195_Y wrapper.control.N68 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1585$1196_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1585$1196_Y wrapper.control.N62 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1584$1197_Y
1-0 1
-11 1
.names $false $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1584$1197_Y wrapper.control.N56 $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1583$1198_Y
1-0 1
-11 1
.names $flatten\wrapper.\control.$ternary$verilog/bsg_idiv.v:1583$1198_Y $false wrapper.control.N0 wrapper.buf_opB_inv.i
1-0 1
-11 1
.names wrapper.control.N74 wrapper.control.N4
0 1
.names wrapper.control.N80 wrapper.control.N5
0 1
.names wrapper.control.N86 wrapper.control.N6
0 1
.names wrapper.control.N92 wrapper.control.N7
0 1
.names wrapper.control.N98 wrapper.control.N8
0 1
.names wrapper.control.N104 wrapper.control.N105
0 1
.names wrapper.control.N110 wrapper.control.N10
0 1
.names wrapper.control.N116 wrapper.control.N11
0 1
.names wrapper.control.N122 wrapper.control.N12
0 1
.names wrapper.control.N128 wrapper.control.N129
0 1
.names wrapper.control.N134 wrapper.control.N135
0 1
.names wrapper.control.N140 wrapper.control.N141
0 1
.names wrapper.control.N146 wrapper.control.N147
0 1
.names wrapper.control.N152 wrapper.control.N153
0 1
.names wrapper.control.N158 wrapper.control.N159
0 1
.names wrapper.control.N164 wrapper.control.N165
0 1
.names wrapper.control.N170 wrapper.control.N171
0 1
.names wrapper.control.N176 wrapper.control.N177
0 1
.names wrapper.control.N182 wrapper.control.N183
0 1
.names wrapper.control.N188 wrapper.control.N189
0 1
.names wrapper.control.N194 wrapper.control.N195
0 1
.names wrapper.control.N200 wrapper.control.N201
0 1
.names wrapper.control.N206 wrapper.control.N207
0 1
.names wrapper.control.N212 wrapper.control.N213
0 1
.names wrapper.control.N218 wrapper.control.N219
0 1
.names wrapper.control.N224 wrapper.control.N225
0 1
.names wrapper.control.N347 ready_o
0 1
.names wrapper.control.state[5] wrapper.control.N349
0 1
.names wrapper.control.state[3] wrapper.control.N350
0 1
.names wrapper.control.state[0] wrapper.control.N351
0 1
.names wrapper.control.N356 v_o
0 1
.names wrapper.control.N68 wrapper.control.N3
0 1
.names wrapper.control.N62 wrapper.control.N2
0 1
.names wrapper.control.N56 wrapper.control.N1
0 1
.names wrapper.control.add_neg_last wrapper.control.N43
0 1
.names wrapper.control.state[4] wrapper.control.N44
0 1
.names wrapper.control.state[2] wrapper.control.N45
0 1
.names wrapper.control.state[1] wrapper.control.N46
0 1
.names wrapper.control.N236 wrapper.control.N237
0 1
.names wrapper.control.N242 wrapper.control.N243
0 1
.names wrapper.control.N248 wrapper.control.N249
0 1
.names wrapper.control.N254 wrapper.control.N255
0 1
.names wrapper.control.N260 wrapper.control.N261
0 1
.names wrapper.control.N266 wrapper.control.N267
0 1
.names wrapper.control.N272 wrapper.control.N273
0 1
.names wrapper.control.N284 wrapper.control.N285
0 1
.names wrapper.control.N290 wrapper.control.N291
0 1
.names wrapper.control.N296 wrapper.control.N297
0 1
.names yumi_i wrapper.control.N300
0 1
.names wrapper.control.N349 wrapper.control.N44 wrapper.control.N47
11 1
.names wrapper.control.N350 wrapper.control.N45 wrapper.control.N48
11 1
.names wrapper.control.N46 wrapper.control.N351 wrapper.control.N49
11 1
.names wrapper.control.N47 wrapper.control.N48 wrapper.control.N50
11 1
.names wrapper.control.N50 wrapper.control.N49 wrapper.control.N0
11 1
.names wrapper.control.N55 wrapper.control.N102 wrapper.control.N56
1- 1
-1 1
.names wrapper.control.N55 wrapper.control.N108 wrapper.control.N62
1- 1
-1 1
.names wrapper.control.N100 wrapper.control.N143 wrapper.control.N55
1- 1
-1 1
.names wrapper.control.N55 wrapper.control.N114 wrapper.control.N68
1- 1
-1 1
.names wrapper.control.N73 wrapper.control.N120 wrapper.control.N74
1- 1
-1 1
.names wrapper.control.N73 wrapper.control.N102 wrapper.control.N80
1- 1
-1 1
.names wrapper.control.N73 wrapper.control.N108 wrapper.control.N86
1- 1
-1 1
.names wrapper.control.N100 wrapper.control.N167 wrapper.control.N73
1- 1
-1 1
.names wrapper.control.N73 wrapper.control.N114 wrapper.control.N92
1- 1
-1 1
.names wrapper.control.N103 wrapper.control.N120 wrapper.control.N98
1- 1
-1 1
.names wrapper.control.N103 wrapper.control.N102 wrapper.control.N104
1- 1
-1 1
.names wrapper.control.N103 wrapper.control.N108 wrapper.control.N110
1- 1
-1 1
.names wrapper.control.N100 wrapper.control.N101 wrapper.control.N103
1- 1
-1 1
.names wrapper.control.N103 wrapper.control.N114 wrapper.control.N116
1- 1
-1 1
.names wrapper.control.N121 wrapper.control.N120 wrapper.control.N122
1- 1
-1 1
.names wrapper.control.N121 wrapper.control.N102 wrapper.control.N128
1- 1
-1 1
.names wrapper.control.N121 wrapper.control.N108 wrapper.control.N134
1- 1
-1 1
.names wrapper.control.N100 wrapper.control.N119 wrapper.control.N121
1- 1
-1 1
.names wrapper.control.N121 wrapper.control.N114 wrapper.control.N140
1- 1
-1 1
.names wrapper.control.N145 wrapper.control.N120 wrapper.control.N146
1- 1
-1 1
.names wrapper.control.N145 wrapper.control.N102 wrapper.control.N152
1- 1
-1 1
.names wrapper.control.N145 wrapper.control.N108 wrapper.control.N158
1- 1
-1 1
.names wrapper.control.N142 wrapper.control.N143 wrapper.control.N145
1- 1
-1 1
.names wrapper.control.N145 wrapper.control.N114 wrapper.control.N164
1- 1
-1 1
.names wrapper.control.N169 wrapper.control.N120 wrapper.control.N170
1- 1
-1 1
.names wrapper.control.N169 wrapper.control.N102 wrapper.control.N176
1- 1
-1 1
.names wrapper.control.N169 wrapper.control.N108 wrapper.control.N182
1- 1
-1 1
.names wrapper.control.N142 wrapper.control.N167 wrapper.control.N169
1- 1
-1 1
.names wrapper.control.N169 wrapper.control.N114 wrapper.control.N188
1- 1
-1 1
.names wrapper.control.N193 wrapper.control.N120 wrapper.control.N194
1- 1
-1 1
.names wrapper.control.N193 wrapper.control.N102 wrapper.control.N200
1- 1
-1 1
.names wrapper.control.N193 wrapper.control.N108 wrapper.control.N206
1- 1
-1 1
.names wrapper.control.N142 wrapper.control.N101 wrapper.control.N193
1- 1
-1 1
.names wrapper.control.N193 wrapper.control.N114 wrapper.control.N212
1- 1
-1 1
.names wrapper.control.N217 wrapper.control.N120 wrapper.control.N218
1- 1
-1 1
.names wrapper.control.N217 wrapper.control.N102 wrapper.control.N224
1- 1
-1 1
.names wrapper.control.N217 wrapper.control.N108 wrapper.control.N230
1- 1
-1 1
.names wrapper.control.state[5] wrapper.control.N44 wrapper.control.N142
1- 1
-1 1
.names wrapper.control.N350 wrapper.control.N45 wrapper.control.N119
1- 1
-1 1
.names wrapper.control.N142 wrapper.control.N119 wrapper.control.N217
1- 1
-1 1
.names wrapper.control.N217 wrapper.control.N114 wrapper.control.N236
1- 1
-1 1
.names wrapper.control.N241 wrapper.control.N120 wrapper.control.N242
1- 1
-1 1
.names wrapper.control.N241 wrapper.control.N102 wrapper.control.N248
1- 1
-1 1
.names wrapper.control.N241 wrapper.control.N108 wrapper.control.N254
1- 1
-1 1
.names wrapper.control.state[3] wrapper.control.state[2] wrapper.control.N143
1- 1
-1 1
.names wrapper.control.N238 wrapper.control.N143 wrapper.control.N241
1- 1
-1 1
.names wrapper.control.N241 wrapper.control.N114 wrapper.control.N260
1- 1
-1 1
.names wrapper.control.N265 wrapper.control.N120 wrapper.control.N266
1- 1
-1 1
.names wrapper.control.N265 wrapper.control.N102 wrapper.control.N272
1- 1
-1 1
.names wrapper.control.N46 wrapper.control.state[0] wrapper.control.N108
1- 1
-1 1
.names wrapper.control.N265 wrapper.control.N108 wrapper.control.N278
1- 1
-1 1
.names wrapper.control.state[3] wrapper.control.N45 wrapper.control.N167
1- 1
-1 1
.names wrapper.control.N46 wrapper.control.N351 wrapper.control.N114
1- 1
-1 1
.names wrapper.control.N238 wrapper.control.N167 wrapper.control.N265
1- 1
-1 1
.names wrapper.control.N265 wrapper.control.N114 wrapper.control.N284
1- 1
-1 1
.names wrapper.control.state[1] wrapper.control.state[0] wrapper.control.N120
1- 1
-1 1
.names wrapper.control.N289 wrapper.control.N120 wrapper.control.N290
1- 1
-1 1
.names wrapper.control.N350 wrapper.control.state[2] wrapper.control.N101
1- 1
-1 1
.names wrapper.control.state[1] wrapper.control.N351 wrapper.control.N102
1- 1
-1 1
.names wrapper.control.N238 wrapper.control.N101 wrapper.control.N289
1- 1
-1 1
.names wrapper.control.N289 wrapper.control.N102 wrapper.control.N296
1- 1
-1 1
.names wrapper.control.state[4] wrapper.control.state[5] wrapper.control.N100
1- 1
-1 1
.names wrapper.control.state[3] wrapper.control.N100 wrapper.control.N344
1- 1
-1 1
.names wrapper.control.state[2] wrapper.control.N344 wrapper.control.N345
1- 1
-1 1
.names wrapper.control.state[1] wrapper.control.N345 wrapper.control.N346
1- 1
-1 1
.names wrapper.control.state[0] wrapper.control.N346 wrapper.control.N347
1- 1
-1 1
.names wrapper.control.state[4] wrapper.control.N349 wrapper.control.N238
1- 1
-1 1
.names wrapper.control.N350 wrapper.control.N238 wrapper.control.N353
1- 1
-1 1
.names wrapper.control.state[2] wrapper.control.N353 wrapper.control.N354
1- 1
-1 1
.names wrapper.control.state[1] wrapper.control.N354 wrapper.control.N355
1- 1
-1 1
.names wrapper.control.N351 wrapper.control.N355 wrapper.control.N356
1- 1
-1 1
.names wrapper.control.N358 wrapper.control.signed_div_r_i wrapper.control.N42
11 1
.names wrapper.control.opA_is_neg_i wrapper.control.opC_is_neg_i wrapper.control.N358
10 1
01 1
.names wrapper.control.opA_is_neg_i wrapper.control.signed_div_r_i wrapper.control.N298
11 1
.names wrapper.control.opC_is_neg_i wrapper.control.signed_div_r_i wrapper.control.N299
11 1
.names wrapper.control.N1 wrapper.control.N0 wrapper.control.N301
1- 1
-1 1
.names wrapper.control.N2 wrapper.control.N301 wrapper.control.N302
1- 1
-1 1
.names wrapper.control.N3 wrapper.control.N302 wrapper.control.N303
1- 1
-1 1
.names wrapper.control.N4 wrapper.control.N303 wrapper.control.N304
1- 1
-1 1
.names wrapper.control.N5 wrapper.control.N304 wrapper.control.N305
1- 1
-1 1
.names wrapper.control.N6 wrapper.control.N305 wrapper.control.N306
1- 1
-1 1
.names wrapper.control.N7 wrapper.control.N306 wrapper.control.N307
1- 1
-1 1
.names wrapper.control.N8 wrapper.control.N307 wrapper.control.N308
1- 1
-1 1
.names wrapper.control.N105 wrapper.control.N308 wrapper.control.N309
1- 1
-1 1
.names wrapper.control.N10 wrapper.control.N309 wrapper.control.N310
1- 1
-1 1
.names wrapper.control.N11 wrapper.control.N310 wrapper.control.N311
1- 1
-1 1
.names wrapper.control.N12 wrapper.control.N311 wrapper.control.N312
1- 1
-1 1
.names wrapper.control.N129 wrapper.control.N312 wrapper.control.N313
1- 1
-1 1
.names wrapper.control.N135 wrapper.control.N313 wrapper.control.N314
1- 1
-1 1
.names wrapper.control.N141 wrapper.control.N314 wrapper.control.N315
1- 1
-1 1
.names wrapper.control.N147 wrapper.control.N315 wrapper.control.N316
1- 1
-1 1
.names wrapper.control.N153 wrapper.control.N316 wrapper.control.N317
1- 1
-1 1
.names wrapper.control.N159 wrapper.control.N317 wrapper.control.N318
1- 1
-1 1
.names wrapper.control.N165 wrapper.control.N318 wrapper.control.N319
1- 1
-1 1
.names wrapper.control.N171 wrapper.control.N319 wrapper.control.N320
1- 1
-1 1
.names wrapper.control.N177 wrapper.control.N320 wrapper.control.N321
1- 1
-1 1
.names wrapper.control.N183 wrapper.control.N321 wrapper.control.N322
1- 1
-1 1
.names wrapper.control.N189 wrapper.control.N322 wrapper.control.N323
1- 1
-1 1
.names wrapper.control.N195 wrapper.control.N323 wrapper.control.N324
1- 1
-1 1
.names wrapper.control.N201 wrapper.control.N324 wrapper.control.N325
1- 1
-1 1
.names wrapper.control.N207 wrapper.control.N325 wrapper.control.N326
1- 1
-1 1
.names wrapper.control.N213 wrapper.control.N326 wrapper.control.N327
1- 1
-1 1
.names wrapper.control.N219 wrapper.control.N327 wrapper.control.N328
1- 1
-1 1
.names wrapper.control.N225 wrapper.control.N328 wrapper.control.N329
1- 1
-1 1
.names wrapper.control.N231 wrapper.control.N329 wrapper.control.N330
1- 1
-1 1
.names wrapper.control.N237 wrapper.control.N330 wrapper.control.N331
1- 1
-1 1
.names wrapper.control.N243 wrapper.control.N331 wrapper.control.N332
1- 1
-1 1
.names wrapper.control.N249 wrapper.control.N332 wrapper.control.N333
1- 1
-1 1
.names wrapper.control.N255 wrapper.control.N333 wrapper.control.N334
1- 1
-1 1
.names wrapper.control.N261 wrapper.control.N334 wrapper.control.N335
1- 1
-1 1
.names wrapper.control.N267 wrapper.control.N335 wrapper.control.N336
1- 1
-1 1
.names wrapper.control.N273 wrapper.control.N336 wrapper.control.N337
1- 1
-1 1
.names wrapper.control.N279 wrapper.control.N337 wrapper.control.N338
1- 1
-1 1
.names wrapper.control.N285 wrapper.control.N338 wrapper.control.N339
1- 1
-1 1
.names wrapper.control.N291 wrapper.control.N339 wrapper.control.N340
1- 1
-1 1
.names wrapper.control.N297 wrapper.control.N340 wrapper.control.N341
1- 1
-1 1
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[0] E=wrapper.control.N0 Q=wrapper.dividend_r[0]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[1] E=wrapper.control.N0 Q=wrapper.dividend_r[1]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[2] E=wrapper.control.N0 Q=wrapper.dividend_r[2]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[3] E=wrapper.control.N0 Q=wrapper.dividend_r[3]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[4] E=wrapper.control.N0 Q=wrapper.dividend_r[4]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[5] E=wrapper.control.N0 Q=wrapper.dividend_r[5]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[6] E=wrapper.control.N0 Q=wrapper.dividend_r[6]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[7] E=wrapper.control.N0 Q=wrapper.dividend_r[7]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[8] E=wrapper.control.N0 Q=wrapper.dividend_r[8]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[9] E=wrapper.control.N0 Q=wrapper.dividend_r[9]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[10] E=wrapper.control.N0 Q=wrapper.dividend_r[10]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[11] E=wrapper.control.N0 Q=wrapper.dividend_r[11]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[12] E=wrapper.control.N0 Q=wrapper.dividend_r[12]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[13] E=wrapper.control.N0 Q=wrapper.dividend_r[13]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[14] E=wrapper.control.N0 Q=wrapper.dividend_r[14]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[15] E=wrapper.control.N0 Q=wrapper.dividend_r[15]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[16] E=wrapper.control.N0 Q=wrapper.dividend_r[16]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[17] E=wrapper.control.N0 Q=wrapper.dividend_r[17]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[18] E=wrapper.control.N0 Q=wrapper.dividend_r[18]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[19] E=wrapper.control.N0 Q=wrapper.dividend_r[19]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[20] E=wrapper.control.N0 Q=wrapper.dividend_r[20]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[21] E=wrapper.control.N0 Q=wrapper.dividend_r[21]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[22] E=wrapper.control.N0 Q=wrapper.dividend_r[22]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[23] E=wrapper.control.N0 Q=wrapper.dividend_r[23]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[24] E=wrapper.control.N0 Q=wrapper.dividend_r[24]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[25] E=wrapper.control.N0 Q=wrapper.dividend_r[25]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[26] E=wrapper.control.N0 Q=wrapper.dividend_r[26]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[27] E=wrapper.control.N0 Q=wrapper.dividend_r[27]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[28] E=wrapper.control.N0 Q=wrapper.dividend_r[28]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[29] E=wrapper.control.N0 Q=wrapper.dividend_r[29]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[30] E=wrapper.control.N0 Q=wrapper.dividend_r[30]
.subckt $_DFFE_PP_ C=clk_i D=dividend_i[31] E=wrapper.control.N0 Q=wrapper.dividend_r[31]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[0] E=wrapper.control.N0 Q=wrapper.divisor_r[0]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[1] E=wrapper.control.N0 Q=wrapper.divisor_r[1]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[2] E=wrapper.control.N0 Q=wrapper.divisor_r[2]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[3] E=wrapper.control.N0 Q=wrapper.divisor_r[3]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[4] E=wrapper.control.N0 Q=wrapper.divisor_r[4]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[5] E=wrapper.control.N0 Q=wrapper.divisor_r[5]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[6] E=wrapper.control.N0 Q=wrapper.divisor_r[6]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[7] E=wrapper.control.N0 Q=wrapper.divisor_r[7]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[8] E=wrapper.control.N0 Q=wrapper.divisor_r[8]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[9] E=wrapper.control.N0 Q=wrapper.divisor_r[9]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[10] E=wrapper.control.N0 Q=wrapper.divisor_r[10]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[11] E=wrapper.control.N0 Q=wrapper.divisor_r[11]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[12] E=wrapper.control.N0 Q=wrapper.divisor_r[12]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[13] E=wrapper.control.N0 Q=wrapper.divisor_r[13]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[14] E=wrapper.control.N0 Q=wrapper.divisor_r[14]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[15] E=wrapper.control.N0 Q=wrapper.divisor_r[15]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[16] E=wrapper.control.N0 Q=wrapper.divisor_r[16]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[17] E=wrapper.control.N0 Q=wrapper.divisor_r[17]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[18] E=wrapper.control.N0 Q=wrapper.divisor_r[18]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[19] E=wrapper.control.N0 Q=wrapper.divisor_r[19]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[20] E=wrapper.control.N0 Q=wrapper.divisor_r[20]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[21] E=wrapper.control.N0 Q=wrapper.divisor_r[21]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[22] E=wrapper.control.N0 Q=wrapper.divisor_r[22]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[23] E=wrapper.control.N0 Q=wrapper.divisor_r[23]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[24] E=wrapper.control.N0 Q=wrapper.divisor_r[24]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[25] E=wrapper.control.N0 Q=wrapper.divisor_r[25]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[26] E=wrapper.control.N0 Q=wrapper.divisor_r[26]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[27] E=wrapper.control.N0 Q=wrapper.divisor_r[27]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[28] E=wrapper.control.N0 Q=wrapper.divisor_r[28]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[29] E=wrapper.control.N0 Q=wrapper.divisor_r[29]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[30] E=wrapper.control.N0 Q=wrapper.divisor_r[30]
.subckt $_DFFE_PP_ C=clk_i D=divisor_i[31] E=wrapper.control.N0 Q=wrapper.divisor_r[31]
.names wrapper.add_out[32] wrapper.divisor_msb wrapper.control.opA_sel_o wrapper.muxA.data_o[32]
1-0 1
-11 1
.names wrapper.add_out[31] wrapper.divisor_r[31] wrapper.control.opA_sel_o wrapper.muxA.data_o[31]
1-0 1
-11 1
.names wrapper.add_out[30] wrapper.divisor_r[30] wrapper.control.opA_sel_o wrapper.muxA.data_o[30]
1-0 1
-11 1
.names wrapper.add_out[29] wrapper.divisor_r[29] wrapper.control.opA_sel_o wrapper.muxA.data_o[29]
1-0 1
-11 1
.names wrapper.add_out[28] wrapper.divisor_r[28] wrapper.control.opA_sel_o wrapper.muxA.data_o[28]
1-0 1
-11 1
.names wrapper.add_out[27] wrapper.divisor_r[27] wrapper.control.opA_sel_o wrapper.muxA.data_o[27]
1-0 1
-11 1
.names wrapper.add_out[26] wrapper.divisor_r[26] wrapper.control.opA_sel_o wrapper.muxA.data_o[26]
1-0 1
-11 1
.names wrapper.add_out[25] wrapper.divisor_r[25] wrapper.control.opA_sel_o wrapper.muxA.data_o[25]
1-0 1
-11 1
.names wrapper.add_out[24] wrapper.divisor_r[24] wrapper.control.opA_sel_o wrapper.muxA.data_o[24]
1-0 1
-11 1
.names wrapper.add_out[23] wrapper.divisor_r[23] wrapper.control.opA_sel_o wrapper.muxA.data_o[23]
1-0 1
-11 1
.names wrapper.add_out[22] wrapper.divisor_r[22] wrapper.control.opA_sel_o wrapper.muxA.data_o[22]
1-0 1
-11 1
.names wrapper.add_out[21] wrapper.divisor_r[21] wrapper.control.opA_sel_o wrapper.muxA.data_o[21]
1-0 1
-11 1
.names wrapper.add_out[20] wrapper.divisor_r[20] wrapper.control.opA_sel_o wrapper.muxA.data_o[20]
1-0 1
-11 1
.names wrapper.add_out[19] wrapper.divisor_r[19] wrapper.control.opA_sel_o wrapper.muxA.data_o[19]
1-0 1
-11 1
.names wrapper.add_out[18] wrapper.divisor_r[18] wrapper.control.opA_sel_o wrapper.muxA.data_o[18]
1-0 1
-11 1
.names wrapper.add_out[17] wrapper.divisor_r[17] wrapper.control.opA_sel_o wrapper.muxA.data_o[17]
1-0 1
-11 1
.names wrapper.add_out[16] wrapper.divisor_r[16] wrapper.control.opA_sel_o wrapper.muxA.data_o[16]
1-0 1
-11 1
.names wrapper.add_out[15] wrapper.divisor_r[15] wrapper.control.opA_sel_o wrapper.muxA.data_o[15]
1-0 1
-11 1
.names wrapper.add_out[14] wrapper.divisor_r[14] wrapper.control.opA_sel_o wrapper.muxA.data_o[14]
1-0 1
-11 1
.names wrapper.add_out[13] wrapper.divisor_r[13] wrapper.control.opA_sel_o wrapper.muxA.data_o[13]
1-0 1
-11 1
.names wrapper.add_out[12] wrapper.divisor_r[12] wrapper.control.opA_sel_o wrapper.muxA.data_o[12]
1-0 1
-11 1
.names wrapper.add_out[11] wrapper.divisor_r[11] wrapper.control.opA_sel_o wrapper.muxA.data_o[11]
1-0 1
-11 1
.names wrapper.add_out[10] wrapper.divisor_r[10] wrapper.control.opA_sel_o wrapper.muxA.data_o[10]
1-0 1
-11 1
.names wrapper.add_out[9] wrapper.divisor_r[9] wrapper.control.opA_sel_o wrapper.muxA.data_o[9]
1-0 1
-11 1
.names wrapper.add_out[8] wrapper.divisor_r[8] wrapper.control.opA_sel_o wrapper.muxA.data_o[8]
1-0 1
-11 1
.names wrapper.add_out[7] wrapper.divisor_r[7] wrapper.control.opA_sel_o wrapper.muxA.data_o[7]
1-0 1
-11 1
.names wrapper.add_out[6] wrapper.divisor_r[6] wrapper.control.opA_sel_o wrapper.muxA.data_o[6]
1-0 1
-11 1
.names wrapper.add_out[5] wrapper.divisor_r[5] wrapper.control.opA_sel_o wrapper.muxA.data_o[5]
1-0 1
-11 1
.names wrapper.add_out[4] wrapper.divisor_r[4] wrapper.control.opA_sel_o wrapper.muxA.data_o[4]
1-0 1
-11 1
.names wrapper.add_out[3] wrapper.divisor_r[3] wrapper.control.opA_sel_o wrapper.muxA.data_o[3]
1-0 1
-11 1
.names wrapper.add_out[2] wrapper.divisor_r[2] wrapper.control.opA_sel_o wrapper.muxA.data_o[2]
1-0 1
-11 1
.names wrapper.add_out[1] wrapper.divisor_r[1] wrapper.control.opA_sel_o wrapper.muxA.data_o[1]
1-0 1
-11 1
.names wrapper.add_out[0] wrapper.divisor_r[0] wrapper.control.opA_sel_o wrapper.muxA.data_o[0]
1-0 1
-11 1
.names wrapper.add_out[31] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[32]
11 1
.names wrapper.add_out[30] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[31]
11 1
.names wrapper.add_out[29] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[30]
11 1
.names wrapper.add_out[28] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[29]
11 1
.names wrapper.add_out[27] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[28]
11 1
.names wrapper.add_out[26] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[27]
11 1
.names wrapper.add_out[25] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[26]
11 1
.names wrapper.add_out[24] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[25]
11 1
.names wrapper.add_out[23] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[24]
11 1
.names wrapper.add_out[22] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[23]
11 1
.names wrapper.add_out[21] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[22]
11 1
.names wrapper.add_out[20] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[21]
11 1
.names wrapper.add_out[19] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[20]
11 1
.names wrapper.add_out[18] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[19]
11 1
.names wrapper.add_out[17] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[18]
11 1
.names wrapper.add_out[16] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[17]
11 1
.names wrapper.add_out[15] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[16]
11 1
.names wrapper.add_out[14] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[15]
11 1
.names wrapper.add_out[13] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[14]
11 1
.names wrapper.add_out[12] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[13]
11 1
.names wrapper.add_out[11] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[12]
11 1
.names wrapper.add_out[10] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[11]
11 1
.names wrapper.add_out[9] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[10]
11 1
.names wrapper.add_out[8] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[9]
11 1
.names wrapper.add_out[7] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[8]
11 1
.names wrapper.add_out[6] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[7]
11 1
.names wrapper.add_out[5] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[6]
11 1
.names wrapper.add_out[4] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[5]
11 1
.names wrapper.add_out[3] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[4]
11 1
.names wrapper.add_out[2] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[3]
11 1
.names wrapper.add_out[1] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[2]
11 1
.names wrapper.add_out[0] wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[1]
11 1
.names wrapper.control.opC_is_neg_i wrapper.control.opB_sel_o[0] wrapper.muxB.data_masked[0]
11 1
.names wrapper.add_out[32] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[65]
11 1
.names wrapper.add_out[31] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[64]
11 1
.names wrapper.add_out[30] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[63]
11 1
.names wrapper.add_out[29] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[62]
11 1
.names wrapper.add_out[28] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[61]
11 1
.names wrapper.add_out[27] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[60]
11 1
.names wrapper.add_out[26] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[59]
11 1
.names wrapper.add_out[25] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[58]
11 1
.names wrapper.add_out[24] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[57]
11 1
.names wrapper.add_out[23] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[56]
11 1
.names wrapper.add_out[22] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[55]
11 1
.names wrapper.add_out[21] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[54]
11 1
.names wrapper.add_out[20] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[53]
11 1
.names wrapper.add_out[19] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[52]
11 1
.names wrapper.add_out[18] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[51]
11 1
.names wrapper.add_out[17] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[50]
11 1
.names wrapper.add_out[16] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[49]
11 1
.names wrapper.add_out[15] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[48]
11 1
.names wrapper.add_out[14] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[47]
11 1
.names wrapper.add_out[13] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[46]
11 1
.names wrapper.add_out[12] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[45]
11 1
.names wrapper.add_out[11] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[44]
11 1
.names wrapper.add_out[10] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[43]
11 1
.names wrapper.add_out[9] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[42]
11 1
.names wrapper.add_out[8] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[41]
11 1
.names wrapper.add_out[7] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[40]
11 1
.names wrapper.add_out[6] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[39]
11 1
.names wrapper.add_out[5] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[38]
11 1
.names wrapper.add_out[4] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[37]
11 1
.names wrapper.add_out[3] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[36]
11 1
.names wrapper.add_out[2] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[35]
11 1
.names wrapper.add_out[1] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[34]
11 1
.names wrapper.add_out[0] wrapper.control.opB_sel_o[1] wrapper.muxB.data_masked[33]
11 1
.names wrapper.control.opC_is_neg_i wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[98]
11 1
.names quotient_o[31] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[97]
11 1
.names quotient_o[30] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[96]
11 1
.names quotient_o[29] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[95]
11 1
.names quotient_o[28] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[94]
11 1
.names quotient_o[27] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[93]
11 1
.names quotient_o[26] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[92]
11 1
.names quotient_o[25] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[91]
11 1
.names quotient_o[24] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[90]
11 1
.names quotient_o[23] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[89]
11 1
.names quotient_o[22] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[88]
11 1
.names quotient_o[21] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[87]
11 1
.names quotient_o[20] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[86]
11 1
.names quotient_o[19] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[85]
11 1
.names quotient_o[18] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[84]
11 1
.names quotient_o[17] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[83]
11 1
.names quotient_o[16] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[82]
11 1
.names quotient_o[15] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[81]
11 1
.names quotient_o[14] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[80]
11 1
.names quotient_o[13] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[79]
11 1
.names quotient_o[12] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[78]
11 1
.names quotient_o[11] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[77]
11 1
.names quotient_o[10] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[76]
11 1
.names quotient_o[9] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[75]
11 1
.names quotient_o[8] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[74]
11 1
.names quotient_o[7] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[73]
11 1
.names quotient_o[6] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[72]
11 1
.names quotient_o[5] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[71]
11 1
.names quotient_o[4] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[70]
11 1
.names quotient_o[3] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[69]
11 1
.names quotient_o[2] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[68]
11 1
.names quotient_o[1] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[67]
11 1
.names quotient_o[0] wrapper.control.opB_sel_o[2] wrapper.muxB.data_masked[66]
11 1
.names wrapper.muxB.N0 wrapper.muxB.data_masked[0] wrapper.muxB.data_o[0]
1- 1
-1 1
.names wrapper.muxB.data_masked[66] wrapper.muxB.data_masked[33] wrapper.muxB.N0
1- 1
-1 1
.names wrapper.muxB.N1 wrapper.muxB.data_masked[1] wrapper.muxB.data_o[1]
1- 1
-1 1
.names wrapper.muxB.data_masked[67] wrapper.muxB.data_masked[34] wrapper.muxB.N1
1- 1
-1 1
.names wrapper.muxB.N2 wrapper.muxB.data_masked[2] wrapper.muxB.data_o[2]
1- 1
-1 1
.names wrapper.muxB.data_masked[68] wrapper.muxB.data_masked[35] wrapper.muxB.N2
1- 1
-1 1
.names wrapper.muxB.N3 wrapper.muxB.data_masked[3] wrapper.muxB.data_o[3]
1- 1
-1 1
.names wrapper.muxB.data_masked[69] wrapper.muxB.data_masked[36] wrapper.muxB.N3
1- 1
-1 1
.names wrapper.muxB.N4 wrapper.muxB.data_masked[4] wrapper.muxB.data_o[4]
1- 1
-1 1
.names wrapper.muxB.data_masked[70] wrapper.muxB.data_masked[37] wrapper.muxB.N4
1- 1
-1 1
.names wrapper.muxB.N5 wrapper.muxB.data_masked[5] wrapper.muxB.data_o[5]
1- 1
-1 1
.names wrapper.muxB.data_masked[71] wrapper.muxB.data_masked[38] wrapper.muxB.N5
1- 1
-1 1
.names wrapper.muxB.N6 wrapper.muxB.data_masked[6] wrapper.muxB.data_o[6]
1- 1
-1 1
.names wrapper.muxB.data_masked[72] wrapper.muxB.data_masked[39] wrapper.muxB.N6
1- 1
-1 1
.names wrapper.muxB.N7 wrapper.muxB.data_masked[7] wrapper.muxB.data_o[7]
1- 1
-1 1
.names wrapper.muxB.data_masked[73] wrapper.muxB.data_masked[40] wrapper.muxB.N7
1- 1
-1 1
.names wrapper.muxB.N8 wrapper.muxB.data_masked[8] wrapper.muxB.data_o[8]
1- 1
-1 1
.names wrapper.muxB.data_masked[74] wrapper.muxB.data_masked[41] wrapper.muxB.N8
1- 1
-1 1
.names wrapper.muxB.N9 wrapper.muxB.data_masked[9] wrapper.muxB.data_o[9]
1- 1
-1 1
.names wrapper.muxB.data_masked[75] wrapper.muxB.data_masked[42] wrapper.muxB.N9
1- 1
-1 1
.names wrapper.muxB.N10 wrapper.muxB.data_masked[10] wrapper.muxB.data_o[10]
1- 1
-1 1
.names wrapper.muxB.data_masked[76] wrapper.muxB.data_masked[43] wrapper.muxB.N10
1- 1
-1 1
.names wrapper.muxB.N11 wrapper.muxB.data_masked[11] wrapper.muxB.data_o[11]
1- 1
-1 1
.names wrapper.muxB.data_masked[77] wrapper.muxB.data_masked[44] wrapper.muxB.N11
1- 1
-1 1
.names wrapper.muxB.N12 wrapper.muxB.data_masked[12] wrapper.muxB.data_o[12]
1- 1
-1 1
.names wrapper.muxB.data_masked[78] wrapper.muxB.data_masked[45] wrapper.muxB.N12
1- 1
-1 1
.names wrapper.muxB.N13 wrapper.muxB.data_masked[13] wrapper.muxB.data_o[13]
1- 1
-1 1
.names wrapper.muxB.data_masked[79] wrapper.muxB.data_masked[46] wrapper.muxB.N13
1- 1
-1 1
.names wrapper.muxB.N14 wrapper.muxB.data_masked[14] wrapper.muxB.data_o[14]
1- 1
-1 1
.names wrapper.muxB.data_masked[80] wrapper.muxB.data_masked[47] wrapper.muxB.N14
1- 1
-1 1
.names wrapper.muxB.N15 wrapper.muxB.data_masked[15] wrapper.muxB.data_o[15]
1- 1
-1 1
.names wrapper.muxB.data_masked[81] wrapper.muxB.data_masked[48] wrapper.muxB.N15
1- 1
-1 1
.names wrapper.muxB.N16 wrapper.muxB.data_masked[16] wrapper.muxB.data_o[16]
1- 1
-1 1
.names wrapper.muxB.data_masked[82] wrapper.muxB.data_masked[49] wrapper.muxB.N16
1- 1
-1 1
.names wrapper.muxB.N17 wrapper.muxB.data_masked[17] wrapper.muxB.data_o[17]
1- 1
-1 1
.names wrapper.muxB.data_masked[83] wrapper.muxB.data_masked[50] wrapper.muxB.N17
1- 1
-1 1
.names wrapper.muxB.N18 wrapper.muxB.data_masked[18] wrapper.muxB.data_o[18]
1- 1
-1 1
.names wrapper.muxB.data_masked[84] wrapper.muxB.data_masked[51] wrapper.muxB.N18
1- 1
-1 1
.names wrapper.muxB.N19 wrapper.muxB.data_masked[19] wrapper.muxB.data_o[19]
1- 1
-1 1
.names wrapper.muxB.data_masked[85] wrapper.muxB.data_masked[52] wrapper.muxB.N19
1- 1
-1 1
.names wrapper.muxB.N20 wrapper.muxB.data_masked[20] wrapper.muxB.data_o[20]
1- 1
-1 1
.names wrapper.muxB.data_masked[86] wrapper.muxB.data_masked[53] wrapper.muxB.N20
1- 1
-1 1
.names wrapper.muxB.N21 wrapper.muxB.data_masked[21] wrapper.muxB.data_o[21]
1- 1
-1 1
.names wrapper.muxB.data_masked[87] wrapper.muxB.data_masked[54] wrapper.muxB.N21
1- 1
-1 1
.names wrapper.muxB.N22 wrapper.muxB.data_masked[22] wrapper.muxB.data_o[22]
1- 1
-1 1
.names wrapper.muxB.data_masked[88] wrapper.muxB.data_masked[55] wrapper.muxB.N22
1- 1
-1 1
.names wrapper.muxB.N23 wrapper.muxB.data_masked[23] wrapper.muxB.data_o[23]
1- 1
-1 1
.names wrapper.muxB.data_masked[89] wrapper.muxB.data_masked[56] wrapper.muxB.N23
1- 1
-1 1
.names wrapper.muxB.N24 wrapper.muxB.data_masked[24] wrapper.muxB.data_o[24]
1- 1
-1 1
.names wrapper.muxB.data_masked[90] wrapper.muxB.data_masked[57] wrapper.muxB.N24
1- 1
-1 1
.names wrapper.muxB.N25 wrapper.muxB.data_masked[25] wrapper.muxB.data_o[25]
1- 1
-1 1
.names wrapper.muxB.data_masked[91] wrapper.muxB.data_masked[58] wrapper.muxB.N25
1- 1
-1 1
.names wrapper.muxB.N26 wrapper.muxB.data_masked[26] wrapper.muxB.data_o[26]
1- 1
-1 1
.names wrapper.muxB.data_masked[92] wrapper.muxB.data_masked[59] wrapper.muxB.N26
1- 1
-1 1
.names wrapper.muxB.N27 wrapper.muxB.data_masked[27] wrapper.muxB.data_o[27]
1- 1
-1 1
.names wrapper.muxB.data_masked[93] wrapper.muxB.data_masked[60] wrapper.muxB.N27
1- 1
-1 1
.names wrapper.muxB.N28 wrapper.muxB.data_masked[28] wrapper.muxB.data_o[28]
1- 1
-1 1
.names wrapper.muxB.data_masked[94] wrapper.muxB.data_masked[61] wrapper.muxB.N28
1- 1
-1 1
.names wrapper.muxB.N29 wrapper.muxB.data_masked[29] wrapper.muxB.data_o[29]
1- 1
-1 1
.names wrapper.muxB.data_masked[95] wrapper.muxB.data_masked[62] wrapper.muxB.N29
1- 1
-1 1
.names wrapper.muxB.N30 wrapper.muxB.data_masked[30] wrapper.muxB.data_o[30]
1- 1
-1 1
.names wrapper.muxB.data_masked[96] wrapper.muxB.data_masked[63] wrapper.muxB.N30
1- 1
-1 1
.names wrapper.muxB.N31 wrapper.muxB.data_masked[31] wrapper.muxB.data_o[31]
1- 1
-1 1
.names wrapper.muxB.data_masked[97] wrapper.muxB.data_masked[64] wrapper.muxB.N31
1- 1
-1 1
.names wrapper.muxB.N32 wrapper.muxB.data_masked[32] wrapper.muxB.data_o[32]
1- 1
-1 1
.names wrapper.muxB.data_masked[98] wrapper.muxB.data_masked[65] wrapper.muxB.N32
1- 1
-1 1
.names quotient_o[31] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[32]
11 1
.names quotient_o[30] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[31]
11 1
.names quotient_o[29] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[30]
11 1
.names quotient_o[28] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[29]
11 1
.names quotient_o[27] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[28]
11 1
.names quotient_o[26] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[27]
11 1
.names quotient_o[25] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[26]
11 1
.names quotient_o[24] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[25]
11 1
.names quotient_o[23] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[24]
11 1
.names quotient_o[22] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[23]
11 1
.names quotient_o[21] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[22]
11 1
.names quotient_o[20] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[21]
11 1
.names quotient_o[19] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[20]
11 1
.names quotient_o[18] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[19]
11 1
.names quotient_o[17] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[18]
11 1
.names quotient_o[16] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[17]
11 1
.names quotient_o[15] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[16]
11 1
.names quotient_o[14] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[15]
11 1
.names quotient_o[13] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[14]
11 1
.names quotient_o[12] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[13]
11 1
.names quotient_o[11] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[12]
11 1
.names quotient_o[10] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[11]
11 1
.names quotient_o[9] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[10]
11 1
.names quotient_o[8] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[9]
11 1
.names quotient_o[7] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[8]
11 1
.names quotient_o[6] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[7]
11 1
.names quotient_o[5] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[6]
11 1
.names quotient_o[4] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[5]
11 1
.names quotient_o[3] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[4]
11 1
.names quotient_o[2] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[3]
11 1
.names quotient_o[1] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[2]
11 1
.names quotient_o[0] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[1]
11 1
.names wrapper.muxC.data_i[0] wrapper.control.opC_sel_o[0] wrapper.muxC.data_masked[0]
11 1
.names wrapper.add_out[32] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[65]
11 1
.names wrapper.add_out[31] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[64]
11 1
.names wrapper.add_out[30] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[63]
11 1
.names wrapper.add_out[29] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[62]
11 1
.names wrapper.add_out[28] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[61]
11 1
.names wrapper.add_out[27] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[60]
11 1
.names wrapper.add_out[26] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[59]
11 1
.names wrapper.add_out[25] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[58]
11 1
.names wrapper.add_out[24] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[57]
11 1
.names wrapper.add_out[23] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[56]
11 1
.names wrapper.add_out[22] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[55]
11 1
.names wrapper.add_out[21] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[54]
11 1
.names wrapper.add_out[20] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[53]
11 1
.names wrapper.add_out[19] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[52]
11 1
.names wrapper.add_out[18] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[51]
11 1
.names wrapper.add_out[17] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[50]
11 1
.names wrapper.add_out[16] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[49]
11 1
.names wrapper.add_out[15] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[48]
11 1
.names wrapper.add_out[14] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[47]
11 1
.names wrapper.add_out[13] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[46]
11 1
.names wrapper.add_out[12] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[45]
11 1
.names wrapper.add_out[11] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[44]
11 1
.names wrapper.add_out[10] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[43]
11 1
.names wrapper.add_out[9] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[42]
11 1
.names wrapper.add_out[8] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[41]
11 1
.names wrapper.add_out[7] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[40]
11 1
.names wrapper.add_out[6] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[39]
11 1
.names wrapper.add_out[5] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[38]
11 1
.names wrapper.add_out[4] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[37]
11 1
.names wrapper.add_out[3] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[36]
11 1
.names wrapper.add_out[2] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[35]
11 1
.names wrapper.add_out[1] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[34]
11 1
.names wrapper.add_out[0] wrapper.control.opC_sel_o[1] wrapper.muxC.data_masked[33]
11 1
.names wrapper.dividend_msb wrapper.control.N1 wrapper.muxC.data_masked[98]
11 1
.names wrapper.dividend_r[31] wrapper.control.N1 wrapper.muxC.data_masked[97]
11 1
.names wrapper.dividend_r[30] wrapper.control.N1 wrapper.muxC.data_masked[96]
11 1
.names wrapper.dividend_r[29] wrapper.control.N1 wrapper.muxC.data_masked[95]
11 1
.names wrapper.dividend_r[28] wrapper.control.N1 wrapper.muxC.data_masked[94]
11 1
.names wrapper.dividend_r[27] wrapper.control.N1 wrapper.muxC.data_masked[93]
11 1
.names wrapper.dividend_r[26] wrapper.control.N1 wrapper.muxC.data_masked[92]
11 1
.names wrapper.dividend_r[25] wrapper.control.N1 wrapper.muxC.data_masked[91]
11 1
.names wrapper.dividend_r[24] wrapper.control.N1 wrapper.muxC.data_masked[90]
11 1
.names wrapper.dividend_r[23] wrapper.control.N1 wrapper.muxC.data_masked[89]
11 1
.names wrapper.dividend_r[22] wrapper.control.N1 wrapper.muxC.data_masked[88]
11 1
.names wrapper.dividend_r[21] wrapper.control.N1 wrapper.muxC.data_masked[87]
11 1
.names wrapper.dividend_r[20] wrapper.control.N1 wrapper.muxC.data_masked[86]
11 1
.names wrapper.dividend_r[19] wrapper.control.N1 wrapper.muxC.data_masked[85]
11 1
.names wrapper.dividend_r[18] wrapper.control.N1 wrapper.muxC.data_masked[84]
11 1
.names wrapper.dividend_r[17] wrapper.control.N1 wrapper.muxC.data_masked[83]
11 1
.names wrapper.dividend_r[16] wrapper.control.N1 wrapper.muxC.data_masked[82]
11 1
.names wrapper.dividend_r[15] wrapper.control.N1 wrapper.muxC.data_masked[81]
11 1
.names wrapper.dividend_r[14] wrapper.control.N1 wrapper.muxC.data_masked[80]
11 1
.names wrapper.dividend_r[13] wrapper.control.N1 wrapper.muxC.data_masked[79]
11 1
.names wrapper.dividend_r[12] wrapper.control.N1 wrapper.muxC.data_masked[78]
11 1
.names wrapper.dividend_r[11] wrapper.control.N1 wrapper.muxC.data_masked[77]
11 1
.names wrapper.dividend_r[10] wrapper.control.N1 wrapper.muxC.data_masked[76]
11 1
.names wrapper.dividend_r[9] wrapper.control.N1 wrapper.muxC.data_masked[75]
11 1
.names wrapper.dividend_r[8] wrapper.control.N1 wrapper.muxC.data_masked[74]
11 1
.names wrapper.dividend_r[7] wrapper.control.N1 wrapper.muxC.data_masked[73]
11 1
.names wrapper.dividend_r[6] wrapper.control.N1 wrapper.muxC.data_masked[72]
11 1
.names wrapper.dividend_r[5] wrapper.control.N1 wrapper.muxC.data_masked[71]
11 1
.names wrapper.dividend_r[4] wrapper.control.N1 wrapper.muxC.data_masked[70]
11 1
.names wrapper.dividend_r[3] wrapper.control.N1 wrapper.muxC.data_masked[69]
11 1
.names wrapper.dividend_r[2] wrapper.control.N1 wrapper.muxC.data_masked[68]
11 1
.names wrapper.dividend_r[1] wrapper.control.N1 wrapper.muxC.data_masked[67]
11 1
.names wrapper.dividend_r[0] wrapper.control.N1 wrapper.muxC.data_masked[66]
11 1
.names wrapper.muxC.N0 wrapper.muxC.data_masked[0] wrapper.muxC.data_o[0]
1- 1
-1 1
.names wrapper.muxC.data_masked[66] wrapper.muxC.data_masked[33] wrapper.muxC.N0
1- 1
-1 1
.names wrapper.muxC.N1 wrapper.muxC.data_masked[1] wrapper.muxC.data_o[1]
1- 1
-1 1
.names wrapper.muxC.data_masked[67] wrapper.muxC.data_masked[34] wrapper.muxC.N1
1- 1
-1 1
.names wrapper.muxC.N2 wrapper.muxC.data_masked[2] wrapper.muxC.data_o[2]
1- 1
-1 1
.names wrapper.muxC.data_masked[68] wrapper.muxC.data_masked[35] wrapper.muxC.N2
1- 1
-1 1
.names wrapper.muxC.N3 wrapper.muxC.data_masked[3] wrapper.muxC.data_o[3]
1- 1
-1 1
.names wrapper.muxC.data_masked[69] wrapper.muxC.data_masked[36] wrapper.muxC.N3
1- 1
-1 1
.names wrapper.muxC.N4 wrapper.muxC.data_masked[4] wrapper.muxC.data_o[4]
1- 1
-1 1
.names wrapper.muxC.data_masked[70] wrapper.muxC.data_masked[37] wrapper.muxC.N4
1- 1
-1 1
.names wrapper.muxC.N5 wrapper.muxC.data_masked[5] wrapper.muxC.data_o[5]
1- 1
-1 1
.names wrapper.muxC.data_masked[71] wrapper.muxC.data_masked[38] wrapper.muxC.N5
1- 1
-1 1
.names wrapper.muxC.N6 wrapper.muxC.data_masked[6] wrapper.muxC.data_o[6]
1- 1
-1 1
.names wrapper.muxC.data_masked[72] wrapper.muxC.data_masked[39] wrapper.muxC.N6
1- 1
-1 1
.names wrapper.muxC.N7 wrapper.muxC.data_masked[7] wrapper.muxC.data_o[7]
1- 1
-1 1
.names wrapper.muxC.data_masked[73] wrapper.muxC.data_masked[40] wrapper.muxC.N7
1- 1
-1 1
.names wrapper.muxC.N8 wrapper.muxC.data_masked[8] wrapper.muxC.data_o[8]
1- 1
-1 1
.names wrapper.muxC.data_masked[74] wrapper.muxC.data_masked[41] wrapper.muxC.N8
1- 1
-1 1
.names wrapper.muxC.N9 wrapper.muxC.data_masked[9] wrapper.muxC.data_o[9]
1- 1
-1 1
.names wrapper.muxC.data_masked[75] wrapper.muxC.data_masked[42] wrapper.muxC.N9
1- 1
-1 1
.names wrapper.muxC.N10 wrapper.muxC.data_masked[10] wrapper.muxC.data_o[10]
1- 1
-1 1
.names wrapper.muxC.data_masked[76] wrapper.muxC.data_masked[43] wrapper.muxC.N10
1- 1
-1 1
.names wrapper.muxC.N11 wrapper.muxC.data_masked[11] wrapper.muxC.data_o[11]
1- 1
-1 1
.names wrapper.muxC.data_masked[77] wrapper.muxC.data_masked[44] wrapper.muxC.N11
1- 1
-1 1
.names wrapper.muxC.N12 wrapper.muxC.data_masked[12] wrapper.muxC.data_o[12]
1- 1
-1 1
.names wrapper.muxC.data_masked[78] wrapper.muxC.data_masked[45] wrapper.muxC.N12
1- 1
-1 1
.names wrapper.muxC.N13 wrapper.muxC.data_masked[13] wrapper.muxC.data_o[13]
1- 1
-1 1
.names wrapper.muxC.data_masked[79] wrapper.muxC.data_masked[46] wrapper.muxC.N13
1- 1
-1 1
.names wrapper.muxC.N14 wrapper.muxC.data_masked[14] wrapper.muxC.data_o[14]
1- 1
-1 1
.names wrapper.muxC.data_masked[80] wrapper.muxC.data_masked[47] wrapper.muxC.N14
1- 1
-1 1
.names wrapper.muxC.N15 wrapper.muxC.data_masked[15] wrapper.muxC.data_o[15]
1- 1
-1 1
.names wrapper.muxC.data_masked[81] wrapper.muxC.data_masked[48] wrapper.muxC.N15
1- 1
-1 1
.names wrapper.muxC.N16 wrapper.muxC.data_masked[16] wrapper.muxC.data_o[16]
1- 1
-1 1
.names wrapper.muxC.data_masked[82] wrapper.muxC.data_masked[49] wrapper.muxC.N16
1- 1
-1 1
.names wrapper.muxC.N17 wrapper.muxC.data_masked[17] wrapper.muxC.data_o[17]
1- 1
-1 1
.names wrapper.muxC.data_masked[83] wrapper.muxC.data_masked[50] wrapper.muxC.N17
1- 1
-1 1
.names wrapper.muxC.N18 wrapper.muxC.data_masked[18] wrapper.muxC.data_o[18]
1- 1
-1 1
.names wrapper.muxC.data_masked[84] wrapper.muxC.data_masked[51] wrapper.muxC.N18
1- 1
-1 1
.names wrapper.muxC.N19 wrapper.muxC.data_masked[19] wrapper.muxC.data_o[19]
1- 1
-1 1
.names wrapper.muxC.data_masked[85] wrapper.muxC.data_masked[52] wrapper.muxC.N19
1- 1
-1 1
.names wrapper.muxC.N20 wrapper.muxC.data_masked[20] wrapper.muxC.data_o[20]
1- 1
-1 1
.names wrapper.muxC.data_masked[86] wrapper.muxC.data_masked[53] wrapper.muxC.N20
1- 1
-1 1
.names wrapper.muxC.N21 wrapper.muxC.data_masked[21] wrapper.muxC.data_o[21]
1- 1
-1 1
.names wrapper.muxC.data_masked[87] wrapper.muxC.data_masked[54] wrapper.muxC.N21
1- 1
-1 1
.names wrapper.muxC.N22 wrapper.muxC.data_masked[22] wrapper.muxC.data_o[22]
1- 1
-1 1
.names wrapper.muxC.data_masked[88] wrapper.muxC.data_masked[55] wrapper.muxC.N22
1- 1
-1 1
.names wrapper.muxC.N23 wrapper.muxC.data_masked[23] wrapper.muxC.data_o[23]
1- 1
-1 1
.names wrapper.muxC.data_masked[89] wrapper.muxC.data_masked[56] wrapper.muxC.N23
1- 1
-1 1
.names wrapper.muxC.N24 wrapper.muxC.data_masked[24] wrapper.muxC.data_o[24]
1- 1
-1 1
.names wrapper.muxC.data_masked[90] wrapper.muxC.data_masked[57] wrapper.muxC.N24
1- 1
-1 1
.names wrapper.muxC.N25 wrapper.muxC.data_masked[25] wrapper.muxC.data_o[25]
1- 1
-1 1
.names wrapper.muxC.data_masked[91] wrapper.muxC.data_masked[58] wrapper.muxC.N25
1- 1
-1 1
.names wrapper.muxC.N26 wrapper.muxC.data_masked[26] wrapper.muxC.data_o[26]
1- 1
-1 1
.names wrapper.muxC.data_masked[92] wrapper.muxC.data_masked[59] wrapper.muxC.N26
1- 1
-1 1
.names wrapper.muxC.N27 wrapper.muxC.data_masked[27] wrapper.muxC.data_o[27]
1- 1
-1 1
.names wrapper.muxC.data_masked[93] wrapper.muxC.data_masked[60] wrapper.muxC.N27
1- 1
-1 1
.names wrapper.muxC.N28 wrapper.muxC.data_masked[28] wrapper.muxC.data_o[28]
1- 1
-1 1
.names wrapper.muxC.data_masked[94] wrapper.muxC.data_masked[61] wrapper.muxC.N28
1- 1
-1 1
.names wrapper.muxC.N29 wrapper.muxC.data_masked[29] wrapper.muxC.data_o[29]
1- 1
-1 1
.names wrapper.muxC.data_masked[95] wrapper.muxC.data_masked[62] wrapper.muxC.N29
1- 1
-1 1
.names wrapper.muxC.N30 wrapper.muxC.data_masked[30] wrapper.muxC.data_o[30]
1- 1
-1 1
.names wrapper.muxC.data_masked[96] wrapper.muxC.data_masked[63] wrapper.muxC.N30
1- 1
-1 1
.names wrapper.muxC.N31 wrapper.muxC.data_masked[31] wrapper.muxC.data_o[31]
1- 1
-1 1
.names wrapper.muxC.data_masked[97] wrapper.muxC.data_masked[64] wrapper.muxC.N31
1- 1
-1 1
.names wrapper.muxC.N32 wrapper.muxC.data_masked[32] wrapper.muxC.data_o[32]
1- 1
-1 1
.names wrapper.muxC.data_masked[98] wrapper.muxC.data_masked[65] wrapper.muxC.N32
1- 1
-1 1
.names wrapper.nor_opA.N0 wrapper.add_in0[32]
0 1
.names wrapper.nor_opA.N1 wrapper.add_in0[31]
0 1
.names wrapper.nor_opA.N2 wrapper.add_in0[30]
0 1
.names wrapper.nor_opA.N3 wrapper.add_in0[29]
0 1
.names wrapper.nor_opA.N4 wrapper.add_in0[28]
0 1
.names wrapper.nor_opA.N5 wrapper.add_in0[27]
0 1
.names wrapper.nor_opA.N6 wrapper.add_in0[26]
0 1
.names wrapper.nor_opA.N7 wrapper.add_in0[25]
0 1
.names wrapper.nor_opA.N8 wrapper.add_in0[24]
0 1
.names wrapper.nor_opA.N9 wrapper.add_in0[23]
0 1
.names wrapper.nor_opA.N10 wrapper.add_in0[22]
0 1
.names wrapper.nor_opA.N11 wrapper.add_in0[21]
0 1
.names wrapper.nor_opA.N12 wrapper.add_in0[20]
0 1
.names wrapper.nor_opA.N13 wrapper.add_in0[19]
0 1
.names wrapper.nor_opA.N14 wrapper.add_in0[18]
0 1
.names wrapper.nor_opA.N15 wrapper.add_in0[17]
0 1
.names wrapper.nor_opA.N16 wrapper.add_in0[16]
0 1
.names wrapper.nor_opA.N17 wrapper.add_in0[15]
0 1
.names wrapper.nor_opA.N18 wrapper.add_in0[14]
0 1
.names wrapper.nor_opA.N19 wrapper.add_in0[13]
0 1
.names wrapper.nor_opA.N20 wrapper.add_in0[12]
0 1
.names wrapper.nor_opA.N21 wrapper.add_in0[11]
0 1
.names wrapper.nor_opA.N22 wrapper.add_in0[10]
0 1
.names wrapper.nor_opA.N23 wrapper.add_in0[9]
0 1
.names wrapper.nor_opA.N24 wrapper.add_in0[8]
0 1
.names wrapper.nor_opA.N25 wrapper.add_in0[7]
0 1
.names wrapper.nor_opA.N26 wrapper.add_in0[6]
0 1
.names wrapper.nor_opA.N27 wrapper.add_in0[5]
0 1
.names wrapper.nor_opA.N28 wrapper.add_in0[4]
0 1
.names wrapper.nor_opA.N29 wrapper.add_in0[3]
0 1
.names wrapper.nor_opA.N30 wrapper.add_in0[2]
0 1
.names wrapper.nor_opA.N31 wrapper.add_in0[1]
0 1
.names wrapper.nor_opA.N32 wrapper.add_in0[0]
0 1
.names wrapper.nor_opA.a_i[32] wrapper.buf_opA_clr.i wrapper.nor_opA.N0
1- 1
-1 1
.names wrapper.nor_opA.a_i[31] wrapper.buf_opA_clr.i wrapper.nor_opA.N1
1- 1
-1 1
.names wrapper.nor_opA.a_i[30] wrapper.buf_opA_clr.i wrapper.nor_opA.N2
1- 1
-1 1
.names wrapper.nor_opA.a_i[29] wrapper.buf_opA_clr.i wrapper.nor_opA.N3
1- 1
-1 1
.names wrapper.nor_opA.a_i[28] wrapper.buf_opA_clr.i wrapper.nor_opA.N4
1- 1
-1 1
.names wrapper.nor_opA.a_i[27] wrapper.buf_opA_clr.i wrapper.nor_opA.N5
1- 1
-1 1
.names wrapper.nor_opA.a_i[26] wrapper.buf_opA_clr.i wrapper.nor_opA.N6
1- 1
-1 1
.names wrapper.nor_opA.a_i[25] wrapper.buf_opA_clr.i wrapper.nor_opA.N7
1- 1
-1 1
.names wrapper.nor_opA.a_i[24] wrapper.buf_opA_clr.i wrapper.nor_opA.N8
1- 1
-1 1
.names wrapper.nor_opA.a_i[23] wrapper.buf_opA_clr.i wrapper.nor_opA.N9
1- 1
-1 1
.names wrapper.nor_opA.a_i[22] wrapper.buf_opA_clr.i wrapper.nor_opA.N10
1- 1
-1 1
.names wrapper.nor_opA.a_i[21] wrapper.buf_opA_clr.i wrapper.nor_opA.N11
1- 1
-1 1
.names wrapper.nor_opA.a_i[20] wrapper.buf_opA_clr.i wrapper.nor_opA.N12
1- 1
-1 1
.names wrapper.nor_opA.a_i[19] wrapper.buf_opA_clr.i wrapper.nor_opA.N13
1- 1
-1 1
.names wrapper.nor_opA.a_i[18] wrapper.buf_opA_clr.i wrapper.nor_opA.N14
1- 1
-1 1
.names wrapper.nor_opA.a_i[17] wrapper.buf_opA_clr.i wrapper.nor_opA.N15
1- 1
-1 1
.names wrapper.nor_opA.a_i[16] wrapper.buf_opA_clr.i wrapper.nor_opA.N16
1- 1
-1 1
.names wrapper.nor_opA.a_i[15] wrapper.buf_opA_clr.i wrapper.nor_opA.N17
1- 1
-1 1
.names wrapper.nor_opA.a_i[14] wrapper.buf_opA_clr.i wrapper.nor_opA.N18
1- 1
-1 1
.names wrapper.nor_opA.a_i[13] wrapper.buf_opA_clr.i wrapper.nor_opA.N19
1- 1
-1 1
.names wrapper.nor_opA.a_i[12] wrapper.buf_opA_clr.i wrapper.nor_opA.N20
1- 1
-1 1
.names wrapper.nor_opA.a_i[11] wrapper.buf_opA_clr.i wrapper.nor_opA.N21
1- 1
-1 1
.names wrapper.nor_opA.a_i[10] wrapper.buf_opA_clr.i wrapper.nor_opA.N22
1- 1
-1 1
.names wrapper.nor_opA.a_i[9] wrapper.buf_opA_clr.i wrapper.nor_opA.N23
1- 1
-1 1
.names wrapper.nor_opA.a_i[8] wrapper.buf_opA_clr.i wrapper.nor_opA.N24
1- 1
-1 1
.names wrapper.nor_opA.a_i[7] wrapper.buf_opA_clr.i wrapper.nor_opA.N25
1- 1
-1 1
.names wrapper.nor_opA.a_i[6] wrapper.buf_opA_clr.i wrapper.nor_opA.N26
1- 1
-1 1
.names wrapper.nor_opA.a_i[5] wrapper.buf_opA_clr.i wrapper.nor_opA.N27
1- 1
-1 1
.names wrapper.nor_opA.a_i[4] wrapper.buf_opA_clr.i wrapper.nor_opA.N28
1- 1
-1 1
.names wrapper.nor_opA.a_i[3] wrapper.buf_opA_clr.i wrapper.nor_opA.N29
1- 1
-1 1
.names wrapper.nor_opA.a_i[2] wrapper.buf_opA_clr.i wrapper.nor_opA.N30
1- 1
-1 1
.names wrapper.nor_opA.a_i[1] wrapper.buf_opA_clr.i wrapper.nor_opA.N31
1- 1
-1 1
.names wrapper.nor_opA.a_i[0] wrapper.buf_opA_clr.i wrapper.nor_opA.N32
1- 1
-1 1
.names wrapper.nor_opB.N0 wrapper.add_in1[32]
0 1
.names wrapper.nor_opB.N1 wrapper.add_in1[31]
0 1
.names wrapper.nor_opB.N2 wrapper.add_in1[30]
0 1
.names wrapper.nor_opB.N3 wrapper.add_in1[29]
0 1
.names wrapper.nor_opB.N4 wrapper.add_in1[28]
0 1
.names wrapper.nor_opB.N5 wrapper.add_in1[27]
0 1
.names wrapper.nor_opB.N6 wrapper.add_in1[26]
0 1
.names wrapper.nor_opB.N7 wrapper.add_in1[25]
0 1
.names wrapper.nor_opB.N8 wrapper.add_in1[24]
0 1
.names wrapper.nor_opB.N9 wrapper.add_in1[23]
0 1
.names wrapper.nor_opB.N10 wrapper.add_in1[22]
0 1
.names wrapper.nor_opB.N11 wrapper.add_in1[21]
0 1
.names wrapper.nor_opB.N12 wrapper.add_in1[20]
0 1
.names wrapper.nor_opB.N13 wrapper.add_in1[19]
0 1
.names wrapper.nor_opB.N14 wrapper.add_in1[18]
0 1
.names wrapper.nor_opB.N15 wrapper.add_in1[17]
0 1
.names wrapper.nor_opB.N16 wrapper.add_in1[16]
0 1
.names wrapper.nor_opB.N17 wrapper.add_in1[15]
0 1
.names wrapper.nor_opB.N18 wrapper.add_in1[14]
0 1
.names wrapper.nor_opB.N19 wrapper.add_in1[13]
0 1
.names wrapper.nor_opB.N20 wrapper.add_in1[12]
0 1
.names wrapper.nor_opB.N21 wrapper.add_in1[11]
0 1
.names wrapper.nor_opB.N22 wrapper.add_in1[10]
0 1
.names wrapper.nor_opB.N23 wrapper.add_in1[9]
0 1
.names wrapper.nor_opB.N24 wrapper.add_in1[8]
0 1
.names wrapper.nor_opB.N25 wrapper.add_in1[7]
0 1
.names wrapper.nor_opB.N26 wrapper.add_in1[6]
0 1
.names wrapper.nor_opB.N27 wrapper.add_in1[5]
0 1
.names wrapper.nor_opB.N28 wrapper.add_in1[4]
0 1
.names wrapper.nor_opB.N29 wrapper.add_in1[3]
0 1
.names wrapper.nor_opB.N30 wrapper.add_in1[2]
0 1
.names wrapper.nor_opB.N31 wrapper.add_in1[1]
0 1
.names wrapper.nor_opB.N32 wrapper.add_in1[0]
0 1
.names wrapper.nor_opB.a_i[32] wrapper.buf_opB_clr.i wrapper.nor_opB.N0
1- 1
-1 1
.names wrapper.nor_opB.a_i[31] wrapper.buf_opB_clr.i wrapper.nor_opB.N1
1- 1
-1 1
.names wrapper.nor_opB.a_i[30] wrapper.buf_opB_clr.i wrapper.nor_opB.N2
1- 1
-1 1
.names wrapper.nor_opB.a_i[29] wrapper.buf_opB_clr.i wrapper.nor_opB.N3
1- 1
-1 1
.names wrapper.nor_opB.a_i[28] wrapper.buf_opB_clr.i wrapper.nor_opB.N4
1- 1
-1 1
.names wrapper.nor_opB.a_i[27] wrapper.buf_opB_clr.i wrapper.nor_opB.N5
1- 1
-1 1
.names wrapper.nor_opB.a_i[26] wrapper.buf_opB_clr.i wrapper.nor_opB.N6
1- 1
-1 1
.names wrapper.nor_opB.a_i[25] wrapper.buf_opB_clr.i wrapper.nor_opB.N7
1- 1
-1 1
.names wrapper.nor_opB.a_i[24] wrapper.buf_opB_clr.i wrapper.nor_opB.N8
1- 1
-1 1
.names wrapper.nor_opB.a_i[23] wrapper.buf_opB_clr.i wrapper.nor_opB.N9
1- 1
-1 1
.names wrapper.nor_opB.a_i[22] wrapper.buf_opB_clr.i wrapper.nor_opB.N10
1- 1
-1 1
.names wrapper.nor_opB.a_i[21] wrapper.buf_opB_clr.i wrapper.nor_opB.N11
1- 1
-1 1
.names wrapper.nor_opB.a_i[20] wrapper.buf_opB_clr.i wrapper.nor_opB.N12
1- 1
-1 1
.names wrapper.nor_opB.a_i[19] wrapper.buf_opB_clr.i wrapper.nor_opB.N13
1- 1
-1 1
.names wrapper.nor_opB.a_i[18] wrapper.buf_opB_clr.i wrapper.nor_opB.N14
1- 1
-1 1
.names wrapper.nor_opB.a_i[17] wrapper.buf_opB_clr.i wrapper.nor_opB.N15
1- 1
-1 1
.names wrapper.nor_opB.a_i[16] wrapper.buf_opB_clr.i wrapper.nor_opB.N16
1- 1
-1 1
.names wrapper.nor_opB.a_i[15] wrapper.buf_opB_clr.i wrapper.nor_opB.N17
1- 1
-1 1
.names wrapper.nor_opB.a_i[14] wrapper.buf_opB_clr.i wrapper.nor_opB.N18
1- 1
-1 1
.names wrapper.nor_opB.a_i[13] wrapper.buf_opB_clr.i wrapper.nor_opB.N19
1- 1
-1 1
.names wrapper.nor_opB.a_i[12] wrapper.buf_opB_clr.i wrapper.nor_opB.N20
1- 1
-1 1
.names wrapper.nor_opB.a_i[11] wrapper.buf_opB_clr.i wrapper.nor_opB.N21
1- 1
-1 1
.names wrapper.nor_opB.a_i[10] wrapper.buf_opB_clr.i wrapper.nor_opB.N22
1- 1
-1 1
.names wrapper.nor_opB.a_i[9] wrapper.buf_opB_clr.i wrapper.nor_opB.N23
1- 1
-1 1
.names wrapper.nor_opB.a_i[8] wrapper.buf_opB_clr.i wrapper.nor_opB.N24
1- 1
-1 1
.names wrapper.nor_opB.a_i[7] wrapper.buf_opB_clr.i wrapper.nor_opB.N25
1- 1
-1 1
.names wrapper.nor_opB.a_i[6] wrapper.buf_opB_clr.i wrapper.nor_opB.N26
1- 1
-1 1
.names wrapper.nor_opB.a_i[5] wrapper.buf_opB_clr.i wrapper.nor_opB.N27
1- 1
-1 1
.names wrapper.nor_opB.a_i[4] wrapper.buf_opB_clr.i wrapper.nor_opB.N28
1- 1
-1 1
.names wrapper.nor_opB.a_i[3] wrapper.buf_opB_clr.i wrapper.nor_opB.N29
1- 1
-1 1
.names wrapper.nor_opB.a_i[2] wrapper.buf_opB_clr.i wrapper.nor_opB.N30
1- 1
-1 1
.names wrapper.nor_opB.a_i[1] wrapper.buf_opB_clr.i wrapper.nor_opB.N31
1- 1
-1 1
.names wrapper.nor_opB.a_i[0] wrapper.buf_opB_clr.i wrapper.nor_opB.N32
1- 1
-1 1
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[0] E=wrapper.control.opA_ld_o Q=remainder_o[0]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[1] E=wrapper.control.opA_ld_o Q=remainder_o[1]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[2] E=wrapper.control.opA_ld_o Q=remainder_o[2]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[3] E=wrapper.control.opA_ld_o Q=remainder_o[3]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[4] E=wrapper.control.opA_ld_o Q=remainder_o[4]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[5] E=wrapper.control.opA_ld_o Q=remainder_o[5]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[6] E=wrapper.control.opA_ld_o Q=remainder_o[6]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[7] E=wrapper.control.opA_ld_o Q=remainder_o[7]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[8] E=wrapper.control.opA_ld_o Q=remainder_o[8]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[9] E=wrapper.control.opA_ld_o Q=remainder_o[9]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[10] E=wrapper.control.opA_ld_o Q=remainder_o[10]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[11] E=wrapper.control.opA_ld_o Q=remainder_o[11]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[12] E=wrapper.control.opA_ld_o Q=remainder_o[12]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[13] E=wrapper.control.opA_ld_o Q=remainder_o[13]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[14] E=wrapper.control.opA_ld_o Q=remainder_o[14]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[15] E=wrapper.control.opA_ld_o Q=remainder_o[15]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[16] E=wrapper.control.opA_ld_o Q=remainder_o[16]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[17] E=wrapper.control.opA_ld_o Q=remainder_o[17]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[18] E=wrapper.control.opA_ld_o Q=remainder_o[18]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[19] E=wrapper.control.opA_ld_o Q=remainder_o[19]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[20] E=wrapper.control.opA_ld_o Q=remainder_o[20]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[21] E=wrapper.control.opA_ld_o Q=remainder_o[21]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[22] E=wrapper.control.opA_ld_o Q=remainder_o[22]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[23] E=wrapper.control.opA_ld_o Q=remainder_o[23]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[24] E=wrapper.control.opA_ld_o Q=remainder_o[24]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[25] E=wrapper.control.opA_ld_o Q=remainder_o[25]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[26] E=wrapper.control.opA_ld_o Q=remainder_o[26]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[27] E=wrapper.control.opA_ld_o Q=remainder_o[27]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[28] E=wrapper.control.opA_ld_o Q=remainder_o[28]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[29] E=wrapper.control.opA_ld_o Q=remainder_o[29]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[30] E=wrapper.control.opA_ld_o Q=remainder_o[30]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[31] E=wrapper.control.opA_ld_o Q=remainder_o[31]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxA.data_o[32] E=wrapper.control.opA_ld_o Q=wrapper.control.opA_is_neg_i
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[0] E=wrapper.control.opB_ld_o Q=wrapper.opB[0]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[1] E=wrapper.control.opB_ld_o Q=wrapper.opB[1]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[2] E=wrapper.control.opB_ld_o Q=wrapper.opB[2]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[3] E=wrapper.control.opB_ld_o Q=wrapper.opB[3]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[4] E=wrapper.control.opB_ld_o Q=wrapper.opB[4]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[5] E=wrapper.control.opB_ld_o Q=wrapper.opB[5]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[6] E=wrapper.control.opB_ld_o Q=wrapper.opB[6]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[7] E=wrapper.control.opB_ld_o Q=wrapper.opB[7]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[8] E=wrapper.control.opB_ld_o Q=wrapper.opB[8]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[9] E=wrapper.control.opB_ld_o Q=wrapper.opB[9]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[10] E=wrapper.control.opB_ld_o Q=wrapper.opB[10]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[11] E=wrapper.control.opB_ld_o Q=wrapper.opB[11]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[12] E=wrapper.control.opB_ld_o Q=wrapper.opB[12]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[13] E=wrapper.control.opB_ld_o Q=wrapper.opB[13]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[14] E=wrapper.control.opB_ld_o Q=wrapper.opB[14]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[15] E=wrapper.control.opB_ld_o Q=wrapper.opB[15]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[16] E=wrapper.control.opB_ld_o Q=wrapper.opB[16]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[17] E=wrapper.control.opB_ld_o Q=wrapper.opB[17]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[18] E=wrapper.control.opB_ld_o Q=wrapper.opB[18]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[19] E=wrapper.control.opB_ld_o Q=wrapper.opB[19]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[20] E=wrapper.control.opB_ld_o Q=wrapper.opB[20]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[21] E=wrapper.control.opB_ld_o Q=wrapper.opB[21]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[22] E=wrapper.control.opB_ld_o Q=wrapper.opB[22]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[23] E=wrapper.control.opB_ld_o Q=wrapper.opB[23]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[24] E=wrapper.control.opB_ld_o Q=wrapper.opB[24]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[25] E=wrapper.control.opB_ld_o Q=wrapper.opB[25]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[26] E=wrapper.control.opB_ld_o Q=wrapper.opB[26]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[27] E=wrapper.control.opB_ld_o Q=wrapper.opB[27]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[28] E=wrapper.control.opB_ld_o Q=wrapper.opB[28]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[29] E=wrapper.control.opB_ld_o Q=wrapper.opB[29]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[30] E=wrapper.control.opB_ld_o Q=wrapper.opB[30]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[31] E=wrapper.control.opB_ld_o Q=wrapper.opB[31]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxB.data_o[32] E=wrapper.control.opB_ld_o Q=wrapper.opB[32]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[0] E=wrapper.control.opC_ld_o Q=quotient_o[0]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[1] E=wrapper.control.opC_ld_o Q=quotient_o[1]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[2] E=wrapper.control.opC_ld_o Q=quotient_o[2]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[3] E=wrapper.control.opC_ld_o Q=quotient_o[3]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[4] E=wrapper.control.opC_ld_o Q=quotient_o[4]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[5] E=wrapper.control.opC_ld_o Q=quotient_o[5]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[6] E=wrapper.control.opC_ld_o Q=quotient_o[6]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[7] E=wrapper.control.opC_ld_o Q=quotient_o[7]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[8] E=wrapper.control.opC_ld_o Q=quotient_o[8]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[9] E=wrapper.control.opC_ld_o Q=quotient_o[9]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[10] E=wrapper.control.opC_ld_o Q=quotient_o[10]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[11] E=wrapper.control.opC_ld_o Q=quotient_o[11]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[12] E=wrapper.control.opC_ld_o Q=quotient_o[12]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[13] E=wrapper.control.opC_ld_o Q=quotient_o[13]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[14] E=wrapper.control.opC_ld_o Q=quotient_o[14]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[15] E=wrapper.control.opC_ld_o Q=quotient_o[15]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[16] E=wrapper.control.opC_ld_o Q=quotient_o[16]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[17] E=wrapper.control.opC_ld_o Q=quotient_o[17]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[18] E=wrapper.control.opC_ld_o Q=quotient_o[18]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[19] E=wrapper.control.opC_ld_o Q=quotient_o[19]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[20] E=wrapper.control.opC_ld_o Q=quotient_o[20]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[21] E=wrapper.control.opC_ld_o Q=quotient_o[21]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[22] E=wrapper.control.opC_ld_o Q=quotient_o[22]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[23] E=wrapper.control.opC_ld_o Q=quotient_o[23]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[24] E=wrapper.control.opC_ld_o Q=quotient_o[24]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[25] E=wrapper.control.opC_ld_o Q=quotient_o[25]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[26] E=wrapper.control.opC_ld_o Q=quotient_o[26]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[27] E=wrapper.control.opC_ld_o Q=quotient_o[27]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[28] E=wrapper.control.opC_ld_o Q=quotient_o[28]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[29] E=wrapper.control.opC_ld_o Q=quotient_o[29]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[30] E=wrapper.control.opC_ld_o Q=quotient_o[30]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[31] E=wrapper.control.opC_ld_o Q=quotient_o[31]
.subckt $_DFFE_PP_ C=clk_i D=wrapper.muxC.data_o[32] E=wrapper.control.opC_ld_o Q=wrapper.control.opC_is_neg_i
.subckt $_DFFE_PP_ C=clk_i D=signed_div_i E=wrapper.control.N0 Q=wrapper.control.signed_div_r_i
.names wrapper.xnor_opA.N0 wrapper.nor_opA.a_i[32]
0 1
.names wrapper.xnor_opA.N1 wrapper.nor_opA.a_i[31]
0 1
.names wrapper.xnor_opA.N2 wrapper.nor_opA.a_i[30]
0 1
.names wrapper.xnor_opA.N3 wrapper.nor_opA.a_i[29]
0 1
.names wrapper.xnor_opA.N4 wrapper.nor_opA.a_i[28]
0 1
.names wrapper.xnor_opA.N5 wrapper.nor_opA.a_i[27]
0 1
.names wrapper.xnor_opA.N6 wrapper.nor_opA.a_i[26]
0 1
.names wrapper.xnor_opA.N7 wrapper.nor_opA.a_i[25]
0 1
.names wrapper.xnor_opA.N8 wrapper.nor_opA.a_i[24]
0 1
.names wrapper.xnor_opA.N9 wrapper.nor_opA.a_i[23]
0 1
.names wrapper.xnor_opA.N10 wrapper.nor_opA.a_i[22]
0 1
.names wrapper.xnor_opA.N11 wrapper.nor_opA.a_i[21]
0 1
.names wrapper.xnor_opA.N12 wrapper.nor_opA.a_i[20]
0 1
.names wrapper.xnor_opA.N13 wrapper.nor_opA.a_i[19]
0 1
.names wrapper.xnor_opA.N14 wrapper.nor_opA.a_i[18]
0 1
.names wrapper.xnor_opA.N15 wrapper.nor_opA.a_i[17]
0 1
.names wrapper.xnor_opA.N16 wrapper.nor_opA.a_i[16]
0 1
.names wrapper.xnor_opA.N17 wrapper.nor_opA.a_i[15]
0 1
.names wrapper.xnor_opA.N18 wrapper.nor_opA.a_i[14]
0 1
.names wrapper.xnor_opA.N19 wrapper.nor_opA.a_i[13]
0 1
.names wrapper.xnor_opA.N20 wrapper.nor_opA.a_i[12]
0 1
.names wrapper.xnor_opA.N21 wrapper.nor_opA.a_i[11]
0 1
.names wrapper.xnor_opA.N22 wrapper.nor_opA.a_i[10]
0 1
.names wrapper.xnor_opA.N23 wrapper.nor_opA.a_i[9]
0 1
.names wrapper.xnor_opA.N24 wrapper.nor_opA.a_i[8]
0 1
.names wrapper.xnor_opA.N25 wrapper.nor_opA.a_i[7]
0 1
.names wrapper.xnor_opA.N26 wrapper.nor_opA.a_i[6]
0 1
.names wrapper.xnor_opA.N27 wrapper.nor_opA.a_i[5]
0 1
.names wrapper.xnor_opA.N28 wrapper.nor_opA.a_i[4]
0 1
.names wrapper.xnor_opA.N29 wrapper.nor_opA.a_i[3]
0 1
.names wrapper.xnor_opA.N30 wrapper.nor_opA.a_i[2]
0 1
.names wrapper.xnor_opA.N31 wrapper.nor_opA.a_i[1]
0 1
.names wrapper.xnor_opA.N32 wrapper.nor_opA.a_i[0]
0 1
.names wrapper.buf_opA_inv.i wrapper.control.opA_is_neg_i wrapper.xnor_opA.N0
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[31] wrapper.xnor_opA.N1
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[30] wrapper.xnor_opA.N2
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[29] wrapper.xnor_opA.N3
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[28] wrapper.xnor_opA.N4
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[27] wrapper.xnor_opA.N5
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[26] wrapper.xnor_opA.N6
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[25] wrapper.xnor_opA.N7
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[24] wrapper.xnor_opA.N8
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[23] wrapper.xnor_opA.N9
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[22] wrapper.xnor_opA.N10
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[21] wrapper.xnor_opA.N11
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[20] wrapper.xnor_opA.N12
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[19] wrapper.xnor_opA.N13
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[18] wrapper.xnor_opA.N14
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[17] wrapper.xnor_opA.N15
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[16] wrapper.xnor_opA.N16
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[15] wrapper.xnor_opA.N17
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[14] wrapper.xnor_opA.N18
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[13] wrapper.xnor_opA.N19
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[12] wrapper.xnor_opA.N20
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[11] wrapper.xnor_opA.N21
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[10] wrapper.xnor_opA.N22
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[9] wrapper.xnor_opA.N23
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[8] wrapper.xnor_opA.N24
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[7] wrapper.xnor_opA.N25
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[6] wrapper.xnor_opA.N26
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[5] wrapper.xnor_opA.N27
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[4] wrapper.xnor_opA.N28
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[3] wrapper.xnor_opA.N29
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[2] wrapper.xnor_opA.N30
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[1] wrapper.xnor_opA.N31
10 1
01 1
.names wrapper.buf_opA_inv.i remainder_o[0] wrapper.xnor_opA.N32
10 1
01 1
.names wrapper.xnor_opB.N0 wrapper.nor_opB.a_i[32]
0 1
.names wrapper.xnor_opB.N1 wrapper.nor_opB.a_i[31]
0 1
.names wrapper.xnor_opB.N2 wrapper.nor_opB.a_i[30]
0 1
.names wrapper.xnor_opB.N3 wrapper.nor_opB.a_i[29]
0 1
.names wrapper.xnor_opB.N4 wrapper.nor_opB.a_i[28]
0 1
.names wrapper.xnor_opB.N5 wrapper.nor_opB.a_i[27]
0 1
.names wrapper.xnor_opB.N6 wrapper.nor_opB.a_i[26]
0 1
.names wrapper.xnor_opB.N7 wrapper.nor_opB.a_i[25]
0 1
.names wrapper.xnor_opB.N8 wrapper.nor_opB.a_i[24]
0 1
.names wrapper.xnor_opB.N9 wrapper.nor_opB.a_i[23]
0 1
.names wrapper.xnor_opB.N10 wrapper.nor_opB.a_i[22]
0 1
.names wrapper.xnor_opB.N11 wrapper.nor_opB.a_i[21]
0 1
.names wrapper.xnor_opB.N12 wrapper.nor_opB.a_i[20]
0 1
.names wrapper.xnor_opB.N13 wrapper.nor_opB.a_i[19]
0 1
.names wrapper.xnor_opB.N14 wrapper.nor_opB.a_i[18]
0 1
.names wrapper.xnor_opB.N15 wrapper.nor_opB.a_i[17]
0 1
.names wrapper.xnor_opB.N16 wrapper.nor_opB.a_i[16]
0 1
.names wrapper.xnor_opB.N17 wrapper.nor_opB.a_i[15]
0 1
.names wrapper.xnor_opB.N18 wrapper.nor_opB.a_i[14]
0 1
.names wrapper.xnor_opB.N19 wrapper.nor_opB.a_i[13]
0 1
.names wrapper.xnor_opB.N20 wrapper.nor_opB.a_i[12]
0 1
.names wrapper.xnor_opB.N21 wrapper.nor_opB.a_i[11]
0 1
.names wrapper.xnor_opB.N22 wrapper.nor_opB.a_i[10]
0 1
.names wrapper.xnor_opB.N23 wrapper.nor_opB.a_i[9]
0 1
.names wrapper.xnor_opB.N24 wrapper.nor_opB.a_i[8]
0 1
.names wrapper.xnor_opB.N25 wrapper.nor_opB.a_i[7]
0 1
.names wrapper.xnor_opB.N26 wrapper.nor_opB.a_i[6]
0 1
.names wrapper.xnor_opB.N27 wrapper.nor_opB.a_i[5]
0 1
.names wrapper.xnor_opB.N28 wrapper.nor_opB.a_i[4]
0 1
.names wrapper.xnor_opB.N29 wrapper.nor_opB.a_i[3]
0 1
.names wrapper.xnor_opB.N30 wrapper.nor_opB.a_i[2]
0 1
.names wrapper.xnor_opB.N31 wrapper.nor_opB.a_i[1]
0 1
.names wrapper.xnor_opB.N32 wrapper.nor_opB.a_i[0]
0 1
.names wrapper.buf_opB_inv.i wrapper.opB[32] wrapper.xnor_opB.N0
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[31] wrapper.xnor_opB.N1
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[30] wrapper.xnor_opB.N2
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[29] wrapper.xnor_opB.N3
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[28] wrapper.xnor_opB.N4
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[27] wrapper.xnor_opB.N5
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[26] wrapper.xnor_opB.N6
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[25] wrapper.xnor_opB.N7
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[24] wrapper.xnor_opB.N8
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[23] wrapper.xnor_opB.N9
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[22] wrapper.xnor_opB.N10
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[21] wrapper.xnor_opB.N11
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[20] wrapper.xnor_opB.N12
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[19] wrapper.xnor_opB.N13
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[18] wrapper.xnor_opB.N14
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[17] wrapper.xnor_opB.N15
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[16] wrapper.xnor_opB.N16
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[15] wrapper.xnor_opB.N17
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[14] wrapper.xnor_opB.N18
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[13] wrapper.xnor_opB.N19
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[12] wrapper.xnor_opB.N20
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[11] wrapper.xnor_opB.N21
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[10] wrapper.xnor_opB.N22
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[9] wrapper.xnor_opB.N23
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[8] wrapper.xnor_opB.N24
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[7] wrapper.xnor_opB.N25
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[6] wrapper.xnor_opB.N26
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[5] wrapper.xnor_opB.N27
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[4] wrapper.xnor_opB.N28
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[3] wrapper.xnor_opB.N29
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[2] wrapper.xnor_opB.N30
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[1] wrapper.xnor_opB.N31
10 1
01 1
.names wrapper.buf_opB_inv.i wrapper.opB[0] wrapper.xnor_opB.N32
10 1
01 1
.end
