
---------- Begin Simulation Statistics ----------
final_tick                               1968827322213                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 554529                       # Simulator instruction rate (inst/s)
host_mem_usage                               10885340                       # Number of bytes of host memory used
host_op_rate                                   956223                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3349.11                       # Real time elapsed on the host
host_tick_rate                              587865966                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1857176941                       # Number of instructions simulated
sim_ops                                    3202494930                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.968827                       # Number of seconds simulated
sim_ticks                                1968827322213                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5912394361                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5912394361                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                         19693403                       # Number of branches fetched
system.cpu1.committedInsts                  857176940                       # Number of instructions committed
system.cpu1.committedOps                   1302491878                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  220128233                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        10947                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   64407161                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        15476                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1338055098                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                         3048                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5912394360                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5912394360                       # Number of busy cycles
system.cpu1.num_cc_register_reads            98940384                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           61884806                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts     15130438                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses            1113367800                       # Number of float alu accesses
system.cpu1.num_fp_insts                   1113367800                       # number of float instructions
system.cpu1.num_fp_register_reads          1905330645                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes         1056042135                       # number of times the floating registers were written
system.cpu1.num_func_calls                    2812057                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses            435037624                       # Number of integer alu accesses
system.cpu1.num_int_insts                   435037624                       # number of integer instructions
system.cpu1.num_int_register_reads         1093562566                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         160047517                       # number of times the integer registers were written
system.cpu1.num_load_insts                  220100945                       # Number of load instructions
system.cpu1.num_mem_refs                    284491714                       # number of memory refs
system.cpu1.num_store_insts                  64390769                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass              1789343      0.14%      0.14% # Class of executed instruction
system.cpu1.op_class::IntAlu                417515403     32.06%     32.19% # Class of executed instruction
system.cpu1.op_class::IntMult                 1191006      0.09%     32.28% # Class of executed instruction
system.cpu1.op_class::IntDiv                    11322      0.00%     32.28% # Class of executed instruction
system.cpu1.op_class::FloatAdd              139755551     10.73%     43.01% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     43.01% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     43.01% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     43.01% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     43.01% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     43.01% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     43.01% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     43.01% # Class of executed instruction
system.cpu1.op_class::SimdAdd                  168556      0.01%     43.03% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     43.03% # Class of executed instruction
system.cpu1.op_class::SimdAlu                48668091      3.74%     46.76% # Class of executed instruction
system.cpu1.op_class::SimdCmp                    3014      0.00%     46.76% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  329628      0.03%     46.79% # Class of executed instruction
system.cpu1.op_class::SimdMisc                3038543      0.23%     47.02% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     47.02% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     47.02% # Class of executed instruction
system.cpu1.op_class::SimdShift                  5055      0.00%     47.02% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     47.02% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     47.02% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     47.02% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd          186184304     14.29%     61.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  2      0.00%     61.32% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt            8961556      0.69%     62.01% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv            4866042      0.37%     62.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     62.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult         204658082     15.71%     78.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     78.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt            854666      0.07%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     78.16% # Class of executed instruction
system.cpu1.op_class::MemRead                29724603      2.28%     80.44% # Class of executed instruction
system.cpu1.op_class::MemWrite                9829452      0.75%     81.19% # Class of executed instruction
system.cpu1.op_class::FloatMemRead          190376342     14.62%     95.81% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite          54561317      4.19%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1302491878                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  313                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8330044                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16923158                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     85859059                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2414                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    171719059                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2414                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7624588                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       944842                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7385202                       # Transaction distribution
system.membus.trans_dist::ReadExReq            968526                       # Transaction distribution
system.membus.trans_dist::ReadExResp           968526                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7624588                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25516272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25516272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25516272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    610429184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    610429184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               610429184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8593114                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8593114    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8593114                       # Request fanout histogram
system.membus.reqLayer4.occupancy         31995925491                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        45972453741                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37407555                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37407555                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37407555                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37407555                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 82577.384106                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 82577.384106                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 82577.384106                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 82577.384106                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37105857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37105857                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37105857                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37105857                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 81911.384106                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 81911.384106                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 81911.384106                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 81911.384106                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37407555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37407555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 82577.384106                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 82577.384106                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37105857                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37105857                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 81911.384106                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 81911.384106                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.548763                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.548763                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801853                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801853                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 711722698200                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 711722698200                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 711722698200                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 711722698200                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 56924.058450                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56924.058450                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 56924.058450                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56924.058450                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2115                       # number of writebacks
system.cpu0.dcache.writebacks::total             2115                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 703395686214                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 703395686214                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 703395686214                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 703395686214                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 56258.058450                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56258.058450                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 56258.058450                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56258.058450                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 711678448827                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 711678448827                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 56925.431971                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56925.431971                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 703352155455                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 703352155455                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 56259.431971                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56259.431971                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     44249373                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     44249373                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41009.613531                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41009.613531                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     43530759                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     43530759                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40343.613531                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40343.613531                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1337980439                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1337980439                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1337980439                       # number of overall hits
system.cpu1.icache.overall_hits::total     1337980439                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        74659                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         74659                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        74659                       # number of overall misses
system.cpu1.icache.overall_misses::total        74659                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1486445733                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1486445733                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1486445733                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1486445733                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1338055098                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1338055098                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1338055098                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1338055098                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000056                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000056                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19909.799662                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19909.799662                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19909.799662                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19909.799662                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        74147                       # number of writebacks
system.cpu1.icache.writebacks::total            74147                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        74659                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        74659                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        74659                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        74659                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1436722839                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1436722839                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1436722839                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1436722839                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19243.799662                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19243.799662                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19243.799662                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19243.799662                       # average overall mshr miss latency
system.cpu1.icache.replacements                 74147                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1337980439                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1337980439                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        74659                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        74659                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1486445733                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1486445733                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1338055098                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1338055098                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19909.799662                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19909.799662                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        74659                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        74659                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1436722839                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1436722839                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19243.799662                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19243.799662                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.985850                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1338055098                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            74659                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         17922.221005                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.985850                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999972                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10704515443                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10704515443                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    211253527                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       211253527                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    211253527                       # number of overall hits
system.cpu1.dcache.overall_hits::total      211253527                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     73281867                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      73281867                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     73281867                       # number of overall misses
system.cpu1.dcache.overall_misses::total     73281867                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 935641531557                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 935641531557                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 935641531557                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 935641531557                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    284535394                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    284535394                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    284535394                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    284535394                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.257549                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.257549                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.257549                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.257549                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 12767.708710                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12767.708710                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 12767.708710                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12767.708710                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     56480139                       # number of writebacks
system.cpu1.dcache.writebacks::total         56480139                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     73281867                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     73281867                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     73281867                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     73281867                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 886835808135                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 886835808135                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 886835808135                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 886835808135                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.257549                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.257549                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.257549                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.257549                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 12101.708710                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12101.708710                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 12101.708710                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12101.708710                       # average overall mshr miss latency
system.cpu1.dcache.replacements              73281859                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    166145587                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      166145587                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     53982646                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     53982646                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 644933617137                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 644933617137                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    220128233                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    220128233                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.245233                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.245233                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11947.054562                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11947.054562                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     53982646                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     53982646                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 608981174901                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 608981174901                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.245233                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.245233                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 11281.054562                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11281.054562                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     45107940                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      45107940                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     19299221                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     19299221                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 290707914420                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 290707914420                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     64407161                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     64407161                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.299644                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.299644                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 15063.194230                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15063.194230                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     19299221                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     19299221                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 277854633234                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 277854633234                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.299644                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.299644                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 14397.194230                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14397.194230                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          284535394                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         73281867                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.882753                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2349565019                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2349565019                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             4994429                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               65789                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            72206667                       # number of demand (read+write) hits
system.l2.demand_hits::total                 77266886                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu0.data            4994429                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              65789                       # number of overall hits
system.l2.overall_hits::.cpu1.data           72206667                       # number of overall hits
system.l2.overall_hits::total                77266886                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7508592                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8870                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1075200                       # number of demand (read+write) misses
system.l2.demand_misses::total                8593114                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              452                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7508592                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8870                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1075200                       # number of overall misses
system.l2.overall_misses::total               8593114                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     36636993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 644160511017                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    747025227                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  89974970298                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     734919143535                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     36636993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 644160511017                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    747025227                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  89974970298                       # number of overall miss cycles
system.l2.overall_miss_latency::total    734919143535                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           74659                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        73281867                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             85860000                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          74659                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       73281867                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            85860000                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.997792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.600542                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.118807                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.014672                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.100083                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.997792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.600542                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.118807                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.014672                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.100083                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81055.294248                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85789.787355                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84219.304059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83682.078030                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85524.193387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81055.294248                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85789.787355                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84219.304059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83682.078030                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85524.193387                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              944842                       # number of writebacks
system.l2.writebacks::total                    944842                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7508592                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8870                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1075200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8593114                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7508592                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8870                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1075200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8593114                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     33551157                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 592905880095                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    686474397                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  82635709160                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 676261614809                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     33551157                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 592905880095                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    686474397                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  82635709160                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 676261614809                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.600542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.118807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.014672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.100083                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.600542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.118807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.014672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.100083                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74228.223451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 78963.656581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77392.829425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76856.128311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78698.084863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74228.223451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 78963.656581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77392.829425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76856.128311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78698.084863                       # average overall mshr miss latency
system.l2.replacements                        8332129                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     56482254                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         56482254                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     56482254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     56482254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        74187                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            74187                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        74187                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        74187                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          329                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           329                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              652                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         18331122                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              18331774                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            427                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         968099                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              968526                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     35793171                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  80978782491                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   81014575662                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     19299221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          19300300                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.395737                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.050163                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.050182                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83824.756440                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83647.212208                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83647.290483                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          427                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       968099                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         968526                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     32878801                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74370580563                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  74403459364                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.395737                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.050163                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.050182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76999.533958                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76821.255433                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76821.334031                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         65789                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              65790                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8870                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9322                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     36636993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    747025227                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    783662220                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        74659                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          75112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.997792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.118807                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.124108                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81055.294248                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84219.304059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84065.889294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8870                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9322                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     33551157                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    686474397                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    720025554                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.118807                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.124108                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74228.223451                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77392.829425                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77239.385754                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      4993777                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     53875545                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          58869322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      7508165                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       107101                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7615266                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 644124717846                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   8996187807                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 653120905653                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     53982646                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      66484588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.600560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.001984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.114542                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85789.899109                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83997.234452                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85764.687097                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      7508165                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       107101                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7615266                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 592873001294                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   8265128597                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 601138129891                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.600560                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.001984                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.114542                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78963.768283                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77171.348512                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78938.559716                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259021.871918                       # Cycle average of tags in use
system.l2.tags.total_refs                   171718730                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8594273                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.980600                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.377527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       22.556432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    226550.232994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      324.300109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    32090.404855                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.864221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.122415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988090                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3767                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        34361                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       223593                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2756099217                       # Number of tag accesses
system.l2.tags.data_accesses               2756099217                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     480549888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        567680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      68812800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          549959296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       567680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        596608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     60469888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        60469888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7508592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1075200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8593114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       944842                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             944842                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            14693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        244079246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           288334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         34951161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             279333434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        14693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       288334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           303027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       30713657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             30713657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       30713657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           14693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       244079246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          288334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        34951161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            310047091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    944840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   7508590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1073867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.022138249940                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        53024                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        53024                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18625395                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             892338                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8593114                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     944842                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8593114                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   944842                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1335                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            268604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            268496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            268616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            268627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            268582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            268491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            268573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            268379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            267970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            268830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           268505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           268042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           268315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           269000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           268732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           268733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           267578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           269094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           268588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           268303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           268379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           268675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           268119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           268760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           268031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           268094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           267980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           269272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           268563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           268397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           268881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           268570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             29710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             29532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            29569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            29510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            29526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            29528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            29499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            29484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            29500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            29519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            29489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            29491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            29497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            29490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            29551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            29547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            29502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            29536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            29484                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 180425848749                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28627807628                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            330713247017                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20999.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38491.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8593114                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               944842                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8305812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  285958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  47855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  48256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  52995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  53057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  53051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  53046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  53044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  53057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  53052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  53047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  53055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  53057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  53097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  53024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  53024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  53024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  53024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  53024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      9536567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      9536567    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      9536567                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        53024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     162.034852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    143.659382                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    881.864341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        53022    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200704-204799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         53024                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        53024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.818120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.807966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.583388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4788      9.03%      9.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              358      0.68%      9.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            47588     89.75%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              290      0.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         53024                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              549873856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   85440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                60466432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               549959296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             60469888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       279.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        30.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    279.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     30.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1968827190012                       # Total gap between requests
system.mem_ctrls.avgGap                     206420.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    480549760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       567680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     68727488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     60466432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14693.010236918273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 244079180.829252600670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 288334.072569612996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 34907829.256833441556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 30711902.114419341087                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7508592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8870                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1075200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       944842                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     15385325                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 290877944204                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    329742919                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  39490174569                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 107669984760039                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34038.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38739.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37175.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     36728.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 113955544.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         7434226839.310229                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         13124269689.384903                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        11781544792.286299                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       1113835367.566781                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     170904944538.557709                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     107040385792.373093                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     568729337135.978271                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       880128544155.474854                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        447.031862                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1678752956478                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  88505200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 201569165735                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         7436866862.878110                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         13128930346.376247                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        11784866447.092834                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1114972432.558775                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     170904944538.557709                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     107062885221.002670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     568713804535.507324                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       880147270383.942871                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        447.041374                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1678683726602                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  88505200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 201638395611                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1968827322213                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          66559700                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     57427096                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        74187                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        36689905                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         19300300                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        19300300                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         75112                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     66484588                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       223465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    219845593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             257579059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800328704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9523584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8304768384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9114652224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8332129                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60469888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         94192129                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000026                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005062                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               94189715    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2414      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           94192129                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        94849036353                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       73208800933                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          74586001                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12521095179                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            453211                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
