// Seed: 1159251821
module module_0 (
    input wire  id_0,
    input uwire id_1
);
  initial begin : LABEL_0
  end
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output wand id_2,
    input supply1 id_3,
    input supply0 id_4
);
  assign id_2 = 1;
  assign id_2 = -1;
  nor primCall (id_2, id_0, id_4, id_1);
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
  assign id_2 = -1;
endmodule
module module_2 (
    output tri   id_0,
    input  wire  id_1,
    output logic id_2,
    output tri0  id_3
);
  assign id_3 = -1 && id_1 ? 1 : -1'b0;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  initial id_2 = #1 id_1;
  tri0 id_5 = 1 | id_1;
  wire id_6 = id_5;
endmodule
