module sign_extension(in,out);
	input[15:0] in;
	output[31:0] out;
	
	assign out[14:0] = input[14:0];
	assign out[31] = input[15];
endmodule