{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 1 1608135885263 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 1 1608135885263 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "Computer_System:The_System " "Starting Logic Optimization and Technology Mapping for Partition Computer_System:The_System" {  } { { "DE1_SoC_Computer.v" "The_System" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 1221 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 1 1608135898681 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_emac1_inst_MDIO~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_emac1_inst_MDIO~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO0~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO0~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO1~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO1~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO2~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO2~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO3~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO3~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_CMD~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_CMD~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D0~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D0~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D1~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D1~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D2~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D2~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D3~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D3~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D0~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D0~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D1~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D1~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D2~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D2~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D3~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D3~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D4~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D4~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D5~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D5~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D6~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D6~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D7~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D7~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SDA~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SDA~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SCL~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SCL~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SDA~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SDA~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SCL~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SCL~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO09~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO09~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO35~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO35~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO40~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO40~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO41~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO41~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO48~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO48~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO53~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO53~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO54~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO54~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO61~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO61~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[0\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[0\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[1\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[1\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[2\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[2\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[3\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[3\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[4\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[4\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[5\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[5\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[6\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[6\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[7\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[7\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[8\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[8\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[9\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[9\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[10\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[10\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[11\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[11\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[12\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[12\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[13\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[13\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[14\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[14\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[15\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[15\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[16\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[16\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[17\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[17\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[18\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[18\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[19\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[19\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[20\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[20\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[21\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[21\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[22\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[22\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[23\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[23\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[24\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[24\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[25\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[25\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[26\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[26\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[27\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[27\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[28\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[28\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[29\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[29\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[30\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[30\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[31\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[31\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[0\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[0\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[1\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[1\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[2\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[2\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[3\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[3\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[0\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[0\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[1\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[1\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[2\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[2\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[3\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[3\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135916223 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 1 1608135916223 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|sdram_ba\[0\] GND " "Pin \"Computer_System:The_System\|sdram_ba\[0\]\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1608135916227 "|DE1_SoC_Computer|Computer_System:The_System|sdram_ba[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|sdram_ba\[1\] GND " "Pin \"Computer_System:The_System\|sdram_ba\[1\]\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1608135916227 "|DE1_SoC_Computer|Computer_System:The_System|sdram_ba[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|sdram_cke VCC " "Pin \"Computer_System:The_System\|sdram_cke\" is stuck at VCC" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1608135916227 "|DE1_SoC_Computer|Computer_System:The_System|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|sdram_dqm\[0\] GND " "Pin \"Computer_System:The_System\|sdram_dqm\[0\]\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1608135916227 "|DE1_SoC_Computer|Computer_System:The_System|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|sdram_dqm\[1\] GND " "Pin \"Computer_System:The_System\|sdram_dqm\[1\]\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1608135916227 "|DE1_SoC_Computer|Computer_System:The_System|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|vga_SYNC GND " "Pin \"Computer_System:The_System\|vga_SYNC\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/Computer_System.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 1 1608135916227 "|DE1_SoC_Computer|Computer_System:The_System|vga_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 1 1608135916227 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System:The_System " "Timing-Driven Synthesis is running on partition \"Computer_System:The_System\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 1 1608135917217 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1380 " "1380 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 1 1608135924222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9758 " "Implemented 9758 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "134 " "Implemented 134 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 1 1608135924463 ""} { "Info" "ICUT_CUT_TM_OPINS" "212 " "Implemented 212 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 1 1608135924463 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "87 " "Implemented 87 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 1 1608135924463 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8916 " "Implemented 8916 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 1 1608135924463 ""} { "Info" "ICUT_CUT_TM_RAMS" "389 " "Implemented 389 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 1 1608135924463 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 1 1608135924463 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 1 1608135924463 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Quartus II" 0 1 1608135924463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 1 1608135924463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5051 " "Peak virtual memory: 5051 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 1 1608135925384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 11:25:25 2020 " "Processing ended: Wed Dec 16 11:25:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 1 1608135925384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 1 1608135925384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:04 " "Total CPU time (on all processors): 00:02:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 1 1608135925384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 1 1608135925384 ""}
