<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>
defines: 
time_elapsed: 1.136s
ram usage: 41304 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpneqbgvo4/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:1</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:11</a>: No timescale set for &#34;subsystem1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:17</a>: No timescale set for &#34;subsystem2&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:23</a>: No timescale set for &#34;common_sub&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:23</a>: Compile module &#34;work@common_sub&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:11</a>: Compile module &#34;work@subsystem1&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:17</a>: Compile module &#34;work@subsystem2&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:1</a>: Compile module &#34;work@top&#34;.

[ERR:CP0334] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:7</a>: Colliding compilation unit name: &#34;top&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:1</a>: previous usage.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:1</a>: Top level module &#34;work@top&#34;.

[WRN:EL0505] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:7</a>: Multiply defined module &#34;work@top&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:1</a>: previous definition.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 5
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpneqbgvo4/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpneqbgvo4/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpneqbgvo4/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@common_sub, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>, line:23, parent:work@top
   |vpiDefName:work@common_sub
   |vpiFullName:work@common_sub
   |vpiProcess:
   \_always: , line:24
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:24
       |vpiCondition:
       \_sys_func_call: ($global_clock), line:24
         |vpiName:$global_clock
       |vpiStmt:
       \_begin: , line:24
         |vpiFullName:work@common_sub
 |uhdmallModules:
 \_module: work@subsystem1, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>, line:11, parent:work@top
   |vpiDefName:work@subsystem1
   |vpiFullName:work@subsystem1
   |vpiNet:
   \_logic_net: (subclk1), line:12
     |vpiName:subclk1
     |vpiFullName:work@subsystem1.subclk1
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@subsystem2, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>, line:17, parent:work@top
   |vpiDefName:work@subsystem2
   |vpiFullName:work@subsystem2
   |vpiNet:
   \_logic_net: (subclk2), line:18
     |vpiName:subclk2
     |vpiFullName:work@subsystem2.subclk2
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>, line:1, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiNet:
   \_logic_net: (clk1), line:2
     |vpiName:clk1
     |vpiFullName:work@top.clk1
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk2), line:2
     |vpiName:clk2
     |vpiFullName:work@top.clk2
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv</a>, line:1
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiNet:
   \_logic_net: (clk1), line:2, parent:work@top
     |vpiName:clk1
     |vpiFullName:work@top.clk1
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk2), line:2, parent:work@top
     |vpiName:clk2
     |vpiFullName:work@top.clk2
     |vpiNetType:36
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \clk1 of type 36
Object: \clk2 of type 36
Object: \work_common_sub of type 32
Object:  of type 1
Object:  of type 13
Object: \$global_clock of type 56
Object:  of type 4
Object: \work_subsystem1 of type 32
Object: \subclk1 of type 36
Object: \work_subsystem2 of type 32
Object: \subclk2 of type 36
Object: \work_top of type 32
Object: \clk1 of type 36
Object: \clk2 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bf2eb0] str=&#39;\work_top&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:2</a>.0-2.0&gt; [0x1bf2ac0] str=&#39;\clk1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:2</a>.0-2.0&gt; [0x1bee9a0] str=&#39;\clk2&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bf2eb0] str=&#39;\work_top&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:2</a>.0-2.0&gt; [0x1bf2ac0] str=&#39;\clk1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:2</a>.0-2.0&gt; [0x1bee9a0] str=&#39;\clk2&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_subsystem2&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bf72a0] str=&#39;\work_subsystem2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:18</a>.0-18.0&gt; [0x1bf7460] str=&#39;\subclk2&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bf72a0] str=&#39;\work_subsystem2&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:18</a>.0-18.0&gt; [0x1bf7460] str=&#39;\subclk2&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_subsystem1&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bf6e80] str=&#39;\work_subsystem1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:12</a>.0-12.0&gt; [0x1bf7000] str=&#39;\subclk1&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bf6e80] str=&#39;\work_subsystem1&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:12</a>.0-12.0&gt; [0x1bf7000] str=&#39;\subclk1&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_common_sub&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1bf0950] str=&#39;\work_common_sub&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:24</a>.0-24.0&gt; [0x1bf0be0]
        AST_FCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:24</a>.0-24.0&gt; [0x1be3880] str=&#39;\$global_clock&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:24</a>.0-24.0&gt; [0x1bf4870]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:24</a>.0-24.0&gt; [0x1bfc0e0]
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p346.sv:24</a>: ERROR: Can&#39;t resolve function name `\$global_clock&#39;.

</pre>
</body>