###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Fri Dec  2 18:06:40 2016
#  Command:           reportClockTree -postRoute -localSkew -report skew.pos...
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: clks.clk
#
# Mode: postRoute
#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
###############################################################


Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/data16_d_reg[2]/CLK 596.6(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt2/crcin24_d_reg[7]/CLK 496.9(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 496.9~596.6(ps)        0~10(ps)            
Fall Phase Delay               : 501.1~605.4(ps)        0~10(ps)            
Trig. Edge Skew                : 99.7(ps)               60(ps)              
Rise Skew                      : 99.7(ps)               
Fall Skew                      : 104.3(ps)              
Max. Rise Buffer Tran          : 268.8(ps)              200(ps)             
Max. Fall Buffer Tran          : 221.9(ps)              200(ps)             
Max. Rise Sink Tran            : 297.6(ps)              200(ps)             
Max. Fall Sink Tran            : 259.5(ps)              200(ps)             
Min. Rise Buffer Tran          : 38.7(ps)               0(ps)               
Min. Fall Buffer Tran          : 43.1(ps)               0(ps)               
Min. Rise Sink Tran            : 186.6(ps)              0(ps)               
Min. Fall Sink Tran            : 158(ps)                0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 355859

Max. Local Skew                : 94.4(ps)
  tx_core/axi_master/pfifo_frag_cnt_2_d_reg[2]/CLK(R)->
  tx_core/tx_crc/crcpkt2/crcin24_d_reg[7]/CLK(R)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
FECTS_clks_clk___L6_I69/A        [204.8 161.4](ps)      200(ps)             
FECTS_clks_clk___L6_I68/A        [205.7 163.8](ps)      200(ps)             
FECTS_clks_clk___L6_I67/A        [217.6 174.9](ps)      200(ps)             
FECTS_clks_clk___L6_I66/A        [217.3 171.2](ps)      200(ps)             
FECTS_clks_clk___L6_I65/A        [207 166.1](ps)        200(ps)             
FECTS_clks_clk___L6_I64/A        [205.9 163.6](ps)      200(ps)             
FECTS_clks_clk___L6_I63/A        [217.3 175.2](ps)      200(ps)             
FECTS_clks_clk___L6_I62/A        [247.8 196.7](ps)      200(ps)             
FECTS_clks_clk___L6_I61/A        [251.7 210.4](ps)      200(ps)             
FECTS_clks_clk___L6_I60/A        [247.7 201.3](ps)      200(ps)             
FECTS_clks_clk___L6_I59/A        [252.2 210.1](ps)      200(ps)             
FECTS_clks_clk___L6_I58/A        [268.8 221.9](ps)      200(ps)             
FECTS_clks_clk___L6_I57/A        [254.3 208.7](ps)      200(ps)             
FECTS_clks_clk___L6_I56/A        [256.4 210.4](ps)      200(ps)             
FECTS_clks_clk___L6_I55/A        [255.6 209.6](ps)      200(ps)             
FECTS_clks_clk___L6_I54/A        [256.3 209.9](ps)      200(ps)             
FECTS_clks_clk___L6_I53/A        [254.7 208.9](ps)      200(ps)             
FECTS_clks_clk___L6_I52/A        [255.9 209.9](ps)      200(ps)             
FECTS_clks_clk___L6_I51/A        [202.3 171](ps)        200(ps)             
FECTS_clks_clk___L6_I50/A        [201 169.5](ps)        200(ps)             
FECTS_clks_clk___L6_I49/A        [202.6 171.6](ps)      200(ps)             
FECTS_clks_clk___L6_I47/A        [203.1 172.3](ps)      200(ps)             
FECTS_clks_clk___L6_I45/A        [200.5 168.7](ps)      200(ps)             
FECTS_clks_clk___L6_I43/A        [205.7 176.7](ps)      200(ps)             
FECTS_clks_clk___L6_I42/A        [208.9 174.3](ps)      200(ps)             
FECTS_clks_clk___L6_I41/A        [208.3 175.3](ps)      200(ps)             
FECTS_clks_clk___L6_I40/A        [201.6 169.6](ps)      200(ps)             
FECTS_clks_clk___L6_I39/A        [205.3 171.1](ps)      200(ps)             
FECTS_clks_clk___L6_I38/A        [203.7 169.4](ps)      200(ps)             
FECTS_clks_clk___L6_I36/A        [206.2 170.7](ps)      200(ps)             
FECTS_clks_clk___L6_I35/A        [212.4 175.9](ps)      200(ps)             
FECTS_clks_clk___L6_I34/A        [210.9 174](ps)        200(ps)             
FECTS_clks_clk___L6_I33/A        [212.9 176.6](ps)      200(ps)             
FECTS_clks_clk___L6_I32/A        [212.7 176.4](ps)      200(ps)             
FECTS_clks_clk___L6_I31/A        [210.8 174](ps)        200(ps)             
FECTS_clks_clk___L6_I30/A        [235 186.1](ps)        200(ps)             
FECTS_clks_clk___L6_I29/A        [234 187.2](ps)        200(ps)             
FECTS_clks_clk___L6_I28/A        [234.1 186.2](ps)      200(ps)             
FECTS_clks_clk___L6_I27/A        [232.8 185.7](ps)      200(ps)             
FECTS_clks_clk___L6_I26/A        [235.8 188.1](ps)      200(ps)             
FECTS_clks_clk___L6_I25/A        [232.8 186.9](ps)      200(ps)             
FECTS_clks_clk___L6_I24/A        [233.2 187.1](ps)      200(ps)             
FECTS_clks_clk___L6_I23/A        [228.7 188.5](ps)      200(ps)             
FECTS_clks_clk___L6_I22/A        [227.7 185.3](ps)      200(ps)             
FECTS_clks_clk___L6_I21/A        [227.4 184.4](ps)      200(ps)             
FECTS_clks_clk___L6_I20/A        [229.7 187.7](ps)      200(ps)             
FECTS_clks_clk___L6_I19/A        [229.7 187.1](ps)      200(ps)             
FECTS_clks_clk___L6_I18/A        [227.8 185](ps)        200(ps)             
FECTS_clks_clk___L6_I17/A        [200.1 168.7](ps)      200(ps)             
FECTS_clks_clk___L6_I16/A        [206.9 175.1](ps)      200(ps)             
FECTS_clks_clk___L6_I15/A        [211.6 181.7](ps)      200(ps)             
FECTS_clks_clk___L6_I14/A        [212.3 183.9](ps)      200(ps)             
FECTS_clks_clk___L6_I13/A        [212.9 183.9](ps)      200(ps)             
FECTS_clks_clk___L6_I12/A        [212.7 183.9](ps)      200(ps)             
FECTS_clks_clk___L6_I11/A        [222.1 178](ps)        200(ps)             
FECTS_clks_clk___L6_I10/A        [225.6 179.4](ps)      200(ps)             
FECTS_clks_clk___L6_I9/A         [232.5 189.2](ps)      200(ps)             
FECTS_clks_clk___L6_I8/A         [232 185.3](ps)        200(ps)             
FECTS_clks_clk___L6_I7/A         [223.8 177.3](ps)      200(ps)             
FECTS_clks_clk___L6_I6/A         [232.1 189.6](ps)      200(ps)             
FECTS_clks_clk___L6_I5/A         [221.2 177.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][30]/CLK[253 207](ps)          200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][29]/CLK[248.9 203.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][25]/CLK[248.9 204.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][21]/CLK[253.2 207](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][14]/CLK[248.9 203](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][4]/CLK[248.9 204.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][7]/CLK[253.3 207](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][2]/CLK[248.9 201.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][21]/CLK[248.9 203.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][14]/CLK[248.9 201](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][29]/CLK[248.9 204.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][25]/CLK[248.9 203.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][21]/CLK[248.9 203.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][14]/CLK[248.9 201.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][4]/CLK[248.9 204.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][7]/CLK[253.2 207](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][2]/CLK[248.9 203](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][1]/CLK[251.7 206.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][21]/CLK[248.9 204](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][14]/CLK[248.9 202.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][2]/CLK[250.3 206.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][1]/CLK[250.5 206.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][29]/CLK[248.9 203.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][26]/CLK[252.6 207](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][25]/CLK[248.9 204.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][21]/CLK[248.9 205.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][14]/CLK[248.9 203](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][7]/CLK[253.3 207](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][2]/CLK[248.9 205.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][21]/CLK[248.9 202.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][14]/CLK[248.9 201.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][2]/CLK[250.5 206.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][1]/CLK[248.9 202.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][29]/CLK[248.9 204.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][25]/CLK[248.9 202](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][21]/CLK[248.9 203.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][2]/CLK[248.9 202.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][21]/CLK[249.6 206.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][14]/CLK[248.9 201.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][7]/CLK[248.9 204.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][21]/CLK[250.5 206.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][4]/CLK[248.9 204.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][2]/CLK[248.9 204.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][1]/CLK[250.1 206.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][21]/CLK[248.9 203](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][7]/CLK[248.9 203](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][1]/CLK[248.9 203](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][21]/CLK[252.1 207](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][8]/CLK[248.9 204.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][4]/CLK[248.9 204.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][5]/CLK[248.9 204.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][1]/CLK[251.5 206.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][21]/CLK[248.9 202.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][14]/CLK[248.9 203.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][30]/CLK[253.2 207](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][25]/CLK[248.9 201](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][21]/CLK[248.9 206.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][2]/CLK[248.9 204.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][1]/CLK[250.4 206.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][21]/CLK[248.9 202.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][21]/CLK[248.9 206.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][1]/CLK[251.1 206.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][21]/CLK[248.9 202.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][14]/CLK[248.9 203](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[24]/CLK[249 208](ps)          200(ps)             
tx_core/axi_master/link_datain_1_d_reg[30]/CLK[248.1 207.4](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[24]/CLK[248.9 207.9](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[24]/CLK[247.7 207.5](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[1]/CLK[247.4 206.9](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[3]/CLK[247.7 207.2](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[6]/CLK[247 207.1](ps)        200(ps)             
tx_core/axi_master/haddr1_d_reg[8]/CLK[246.7 208.1](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[10]/CLK[247.6 207.1](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[11]/CLK[247.7 207.1](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[13]/CLK[246.7 207.5](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[19]/CLK[248.6 207.7](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[20]/CLK[247.5 207](ps)        200(ps)             
tx_core/axi_master/haddr1_d_reg[21]/CLK[248.6 207.7](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[25]/CLK[246.7 208.2](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[27]/CLK[248.8 207.9](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[30]/CLK[246.7 208.2](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[1]/CLK[246.7 208.1](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[2]/CLK[246.7 207.5](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[6]/CLK[248 207.3](ps)        200(ps)             
tx_core/axi_master/haddr0_d_reg[8]/CLK[248.1 207.4](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[10]/CLK[247.6 207](ps)        200(ps)             
tx_core/axi_master/haddr0_d_reg[11]/CLK[247.5 206.9](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[14]/CLK[248.8 207.9](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[19]/CLK[247.5 207](ps)        200(ps)             
tx_core/axi_master/haddr0_d_reg[20]/CLK[247.7 207.1](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[24]/CLK[246.7 207.5](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[25]/CLK[246.7 208.2](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[27]/CLK[246.7 208.2](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[30]/CLK[246.7 207.8](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[1]/CLK[247.4 206.9](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[2]/CLK[246.7 207.5](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[3]/CLK[247.7 207.2](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[6]/CLK[246.7 208.2](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[10]/CLK[247.6 207](ps)        200(ps)             
tx_core/axi_master/haddr2_d_reg[13]/CLK[246.7 207.5](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[14]/CLK[246.7 208.2](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[19]/CLK[246.7 208.2](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[20]/CLK[247.5 207](ps)        200(ps)             
tx_core/axi_master/haddr2_d_reg[25]/CLK[246.7 208.2](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[30]/CLK[246.7 207.9](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][24]/CLK[248.8 207.8](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][24]/CLK[249.2 208.2](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][24]/CLK[248.2 207.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][24]/CLK[249.2 208.1](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][18]/CLK[248.8 207.8](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][24]/CLK[248.1 207.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][18]/CLK[248.6 207.7](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][24]/CLK[248.1 207.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][30]/CLK[249.2 208.2](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[18]/CLK[230.7 192.6](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[1]/CLK[230.7 192.6](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[7]/CLK[230.7 193.1](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[26]/CLK[230.7 193.6](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[31]/CLK[230.7 192.5](ps)      200(ps)             
tx_core/axi_master/cur_chstate_1_reg[1]/CLK[230.7 192.6](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[31]/CLK[230.7 192.7](ps)      200(ps)             
tx_core/axi_master/cur_chstate_2_reg[0]/CLK[230.7 192.6](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/depth_left_reg[0]/CLK[230.7 192.6](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[31]/CLK[230.7 192.7](ps)      200(ps)             
tx_core/axi_master/cur_chstate_0_reg[1]/CLK[230.7 192.6](ps)      200(ps)             
tx_core/axi_master/cur_chstate_0_reg[0]/CLK[230.7 192.6](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[4]/CLK[230.7 192.6](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[7]/CLK[230.7 192](ps)        200(ps)             
tx_core/axi_master/haddr1_d_reg[18]/CLK[230.7 192.5](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[22]/CLK[230.7 192.6](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[26]/CLK[230.7 192.7](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[3]/CLK[230.7 193.1](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[4]/CLK[230.7 192.7](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[7]/CLK[230.7 192.4](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[17]/CLK[230.7 193.1](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[18]/CLK[230.7 192.7](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[21]/CLK[230.7 193.1](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[26]/CLK[230.7 193.6](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[4]/CLK[230.7 192.5](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[7]/CLK[230.7 192.5](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[11]/CLK[230.7 193.6](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[17]/CLK[230.7 193.1](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[18]/CLK[230.7 192.7](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[21]/CLK[230.7 193.4](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[22]/CLK[230.7 192.6](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[26]/CLK[230.7 192.7](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/r_ptr_reg[0]/CLK[230.7 192.6](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/depth_left_reg[0]/CLK[230.7 192.5](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/r_ptr_reg[0]/CLK[230.7 192.5](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/w_ptr_reg[0]/CLK[230.7 192.6](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/depth_left_reg[1]/CLK[230.7 193](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/depth_left_reg[1]/CLK[230.7 192.6](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][1]/CLK[230.7 192.9](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][6]/CLK[230.7 193.6](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][1]/CLK[230.7 192.6](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][18]/CLK[230.7 192.5](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][6]/CLK[230.7 193.2](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][7]/CLK[230.7 193.8](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][31]/CLK[230.7 193](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][7]/CLK[230.7 193.7](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][31]/CLK[230.7 193.1](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[7]/CLK[269.5 214.5](ps)      200(ps)             
tx_core/axi_master/cur_chstate_1_reg[0]/CLK[259.6 207.3](ps)      200(ps)             
tx_core/axi_master/arid_d_reg[1]/CLK[259.7 207.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/depth_left_reg[0]/CLK[268.1 213.6](ps)      200(ps)             
tx_core/axi_master/cur_chstate_2_reg[1]/CLK[268.5 213.8](ps)      200(ps)             
tx_core/axi_master/arid_d_reg[0]/CLK[259.5 207.3](ps)      200(ps)             
tx_core/axi_master/ch_gnt_d_reg[1]/CLK[262.6 208.3](ps)      200(ps)             
tx_core/axi_master/ch_gnt_2d_reg[1]/CLK[259.5 207.2](ps)      200(ps)             
tx_core/axi_master/cur_state_reg[0]/CLK[268.2 213.6](ps)      200(ps)             
tx_core/axi_master/cur_state_reg[1]/CLK[268.3 213.7](ps)      200(ps)             
tx_core/axi_master/arburst_d_reg/CLK[268.5 213.7](ps)      200(ps)             
tx_core/axi_master/arvalid_d_reg/CLK[268.5 213.8](ps)      200(ps)             
tx_core/axi_master/ch_gnt_d_reg[2]/CLK[259.5 207.2](ps)      200(ps)             
tx_core/axi_master/ch_gnt_2d_reg[2]/CLK[266.5 212.2](ps)      200(ps)             
tx_core/axi_master/ch_gnt_d_reg[0]/CLK[268 213.8](ps)        200(ps)             
tx_core/axi_master/ch_gnt_2d_reg[0]/CLK[266.5 212.2](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/w_ptr_reg[0]/CLK[259.7 207.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/w_ptr_reg[0]/CLK[268.6 214.2](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/r_ptr_reg[0]/CLK[259.5 207.2](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/depth_left_reg[1]/CLK[260.5 207.8](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][18]/CLK[269.5 214.5](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][11]/CLK[267.1 213.2](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][11]/CLK[268 213.8](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][8]/CLK[269.3 214.5](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][8]/CLK[269 214.4](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][30]/CLK[266.4 212.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][29]/CLK[266.4 212.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][27]/CLK[266.5 212.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][26]/CLK[268 213.5](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][30]/CLK[267.5 213.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][29]/CLK[267.8 213.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][27]/CLK[266 210.5](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][26]/CLK[266.9 212.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][30]/CLK[266.5 212.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][29]/CLK[267.9 213.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][27]/CLK[266.2 211.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][26]/CLK[266.5 212.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][30]/CLK[268 213.5](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][29]/CLK[266.4 212.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][27]/CLK[268 213.5](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][29]/CLK[266.2 211.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][27]/CLK[266.2 211.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][26]/CLK[266.2 211.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][30]/CLK[265.5 209.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][29]/CLK[265.8 210.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][27]/CLK[266.2 211.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][26]/CLK[266.5 212.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][27]/CLK[266.2 211.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][26]/CLK[266.7 212.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][2]/CLK[266.2 211.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][30]/CLK[265.8 210.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][29]/CLK[266.5 212.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][26]/CLK[266.6 212.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][2]/CLK[266.2 211.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][31]/CLK[297.1 258.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][27]/CLK[297 259.4](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][26]/CLK[296.9 259.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][2]/CLK[297.6 258.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][1]/CLK[297 259.5](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][31]/CLK[296.6 258.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][4]/CLK[296 258.6](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][2]/CLK[296 258.5](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][7]/CLK[295.7 257.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][5]/CLK[296 258.4](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][2]/CLK[296.1 258](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][31]/CLK[297.5 257.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][30]/CLK[296.1 258](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][27]/CLK[296.6 258.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][26]/CLK[296 257.8](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][2]/CLK[296.9 259.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][31]/CLK[296 258.3](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][4]/CLK[296 258.3](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][2]/CLK[296 258.3](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][7]/CLK[296 258.3](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][5]/CLK[296 258.3](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][31]/CLK[295.8 253.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][30]/CLK[296.9 259.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][27]/CLK[297 259.4](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][4]/CLK[294 250.7](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][2]/CLK[296.9 259.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][1]/CLK[297 259.5](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][31]/CLK[295.9 258.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][4]/CLK[295.8 258](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][2]/CLK[295.9 258.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][7]/CLK[296 258.4](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][5]/CLK[295.9 258.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][31]/CLK[289.7 244.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][30]/CLK[296.1 257.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][27]/CLK[296.4 258.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][26]/CLK[295.9 257.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][4]/CLK[282.1 235.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][2]/CLK[297.2 259.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][7]/CLK[296.8 259.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][1]/CLK[296.1 258](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][31]/CLK[296 258.3](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][26]/CLK[296.1 258](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][4]/CLK[296.1 258.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][2]/CLK[295.9 258.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][5]/CLK[296 258.4](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][2]/CLK[296.2 258](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][1]/CLK[295.9 257.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][30]/CLK[297 259.4](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][7]/CLK[295.8 258](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][7]/CLK[295.8 258](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][2]/CLK[295.9 257.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][29]/CLK[295.8 257.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][4]/CLK[295.8 258](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][7]/CLK[295.6 257.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][5]/CLK[295.6 257.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][27]/CLK[296 257.8](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][4]/CLK[295.7 257.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][2]/CLK[295.6 257.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][7]/CLK[295.8 258](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[25]/CLK[206.1 169.6](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[13]/CLK[206.1 174](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[6]/CLK[207.7 176.9](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[16]/CLK[206.1 172.2](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[13]/CLK[206.1 169.6](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[0]/CLK[206.1 170.5](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[30]/CLK[207.6 176.7](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[25]/CLK[206.1 171.7](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[16]/CLK[207.9 177](ps)        200(ps)             
tx_core/axi_master/link_datain_2_d_reg[13]/CLK[206.1 169.6](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[12]/CLK[206.1 175.3](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[14]/CLK[208.1 177.1](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[15]/CLK[206.1 174.1](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[15]/CLK[206.1 174.3](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[12]/CLK[206.4 175.8](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[15]/CLK[206.1 169.6](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][13]/CLK[206.1 169.5](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][25]/CLK[207.8 176.9](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][13]/CLK[206.1 172.5](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][14]/CLK[206.1 174.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][16]/CLK[206.1 172.2](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][25]/CLK[207.9 177](ps)        200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][13]/CLK[206.1 172.4](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][16]/CLK[206.1 174.6](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][30]/CLK[207.8 176.9](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][13]/CLK[206.1 169.6](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][0]/CLK[206.4 175.8](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][13]/CLK[206.1 171.5](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][26]/CLK[208.1 177.1](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][0]/CLK[206.3 175.7](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][13]/CLK[206.1 170.3](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][25]/CLK[206.1 172](ps)        200(ps)             
tx_core/axi_master/link_datain_1_d_reg[25]/CLK[206.1 172](ps)        200(ps)             
tx_core/axi_master/link_datain_1_d_reg[4]/CLK[251.3 212.2](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[1]/CLK[251.2 214.9](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[11]/CLK[251.3 212.3](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[8]/CLK[250.8 213.1](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[4]/CLK[251.3 212.2](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[1]/CLK[251.5 213.9](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][4]/CLK[250.9 213](ps)        200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][1]/CLK[250.9 215.7](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][10]/CLK[250 216.7](ps)        200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][1]/CLK[251.5 213.9](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][10]/CLK[250.6 216.2](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][4]/CLK[251.1 212.7](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][11]/CLK[250.8 213.1](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][1]/CLK[250.2 216.6](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][4]/CLK[251 215.5](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][1]/CLK[249.8 217.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][2]/CLK[250.1 218](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][30]/CLK[250.1 218](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][29]/CLK[249.7 217.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][26]/CLK[250.2 217.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][18]/CLK[248.1 208](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][4]/CLK[250.1 218](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][2]/CLK[251.3 212.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][2]/CLK[249.7 217.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][30]/CLK[249.9 218](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][29]/CLK[249.9 217.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][26]/CLK[250.2 210.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][15]/CLK[248.1 208](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][4]/CLK[250.2 217.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][2]/CLK[250.8 210.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][2]/CLK[249.7 217.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][1]/CLK[249.8 217.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][30]/CLK[250.2 218](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][29]/CLK[248.1 208](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][27]/CLK[251.6 211.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][26]/CLK[250.2 217.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][4]/CLK[248.5 208.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][2]/CLK[251.4 212.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][2]/CLK[249.8 217.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][1]/CLK[248.1 208](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][30]/CLK[250.2 218](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][29]/CLK[248.1 208](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][27]/CLK[251.3 212.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][26]/CLK[248.1 208](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][4]/CLK[248.1 208](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][2]/CLK[251.5 211.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][2]/CLK[249.7 217.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][1]/CLK[249.8 217.9](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[26]/CLK[213.7 180](ps)        200(ps)             
tx_core/axi_master/link_datain_1_d_reg[14]/CLK[213.7 180](ps)        200(ps)             
tx_core/axi_master/link_datain_1_d_reg[8]/CLK[213.7 180](ps)        200(ps)             
tx_core/axi_master/link_datain_1_d_reg[6]/CLK[213.7 179.8](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[6]/CLK[213.7 179.8](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[17]/CLK[213.7 180](ps)        200(ps)             
tx_core/axi_master/haddr2_d_reg[27]/CLK[213.7 180](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][17]/CLK[213.7 179.9](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][26]/CLK[213.7 179.9](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][6]/CLK[213.7 180](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][17]/CLK[213.7 179.9](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][26]/CLK[213.7 179.9](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][12]/CLK[213.7 179.8](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][15]/CLK[213.7 179.8](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][26]/CLK[213.7 179.9](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][12]/CLK[213.7 179.8](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][26]/CLK[213.7 179.9](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][6]/CLK[213.7 179.9](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][14]/CLK[213.7 180.1](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][17]/CLK[213.7 180](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][6]/CLK[213.7 179.8](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][12]/CLK[213.7 179.8](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][14]/CLK[213.7 180](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][15]/CLK[213.7 179.8](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][17]/CLK[213.7 179.9](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][26]/CLK[213.7 179.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][15]/CLK[276.9 226.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][8]/CLK[280.3 234.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][1]/CLK[282.7 234.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][6]/CLK[279.5 232.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][5]/CLK[276.7 227.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][25]/CLK[282.7 236.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][20]/CLK[282.7 236.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][15]/CLK[278.6 229.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][6]/CLK[277.9 228.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][24]/CLK[283.1 236.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][15]/CLK[282.7 234.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][8]/CLK[282.9 236.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][1]/CLK[282.6 234.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][6]/CLK[283.2 235.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][5]/CLK[283 235](ps)          200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][15]/CLK[282.6 234.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][6]/CLK[276.6 227.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][24]/CLK[283.1 236.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][15]/CLK[276.8 226.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][8]/CLK[282 236.2](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][1]/CLK[283.1 235.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][6]/CLK[275.6 222.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][5]/CLK[276.8 227](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][15]/CLK[282.6 234.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][1]/CLK[282.6 234.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][6]/CLK[282.7 234.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][15]/CLK[282.8 234.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][14]/CLK[282.3 236.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][1]/CLK[282.8 234.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][6]/CLK[282.9 234.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][5]/CLK[282.9 234.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][25]/CLK[283.1 236.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][20]/CLK[283.2 236.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][15]/CLK[276.9 226.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][6]/CLK[276.7 227.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][31]/CLK[276.4 227.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][25]/CLK[282.3 236.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][15]/CLK[276.6 227.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][14]/CLK[276.8 226.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][10]/CLK[282.3 236.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][8]/CLK[276.7 227.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][6]/CLK[275.6 222.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][5]/CLK[276.4 227.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][31]/CLK[276.4 227.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][25]/CLK[282.3 236.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][15]/CLK[276.6 227.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][14]/CLK[276.8 226.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][2]/CLK[276.4 227.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][6]/CLK[282.8 234.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][31]/CLK[276.5 227.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][17]/CLK[283.2 236.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][15]/CLK[276.6 227.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][14]/CLK[276.7 227.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][10]/CLK[282.3 236.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][8]/CLK[276.7 227.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][6]/CLK[281.2 235.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][31]/CLK[276.6 227.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][25]/CLK[282.3 236.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][17]/CLK[283.1 236.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][15]/CLK[276.7 227.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][14]/CLK[282.3 236.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][8]/CLK[276.8 227](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][6]/CLK[277.3 226.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][5]/CLK[276.7 227](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[15]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[12]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[11]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[10]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[7]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[4]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[31]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[12]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[31]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[15]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[10]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][9]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][11]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][12]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][15]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][9]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][11]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][12]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][15]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][31]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][18]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][15]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][18]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][31]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][9]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][12]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][15]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][9]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][11]/CLK[210.7 180.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data8_d_reg[6]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data8_d_reg[4]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data8_d_reg[0]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[13]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[2]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[23]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[6]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[44]/CLK[230.2 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[40]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[39]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[24]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[22]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[29]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[14]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[28]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[22]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[25]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[24]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[13]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[8]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[23]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[10]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[12]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[12]/CLK[230.2 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[1]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[6]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[6]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[16]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[16]/CLK[230.2 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[21]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[19]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[30]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[29]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[28]/CLK[230.2 198.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[2]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[0]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[3]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[23]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[12]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[20]/CLK[230.1 198.2](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][0]/CLK[267.2 224.4](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][1]/CLK[265.7 223.8](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][2]/CLK[267 224.2](ps)        200(ps)             
tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][3]/CLK[267.6 224.5](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][4]/CLK[268.9 224.7](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][6]/CLK[265.2 223.7](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][7]/CLK[267.2 224.4](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_2_d_reg[0]/CLK[271.8 223.7](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_2_d_reg[1]/CLK[260.8 215.9](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_2_d_reg[2]/CLK[272 223.5](ps)        200(ps)             
tx_core/axi_master/pfifo_frag_cnt_2_d_reg[4]/CLK[260.8 216.2](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_2_d_reg[5]/CLK[260.8 216.2](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_2_d_reg[7]/CLK[272 223.5](ps)        200(ps)             
tx_core/axi_master/pkt2_fifo/depth_left_reg[0]/CLK[271.4 224.1](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/depth_left_reg[1]/CLK[271.2 224.3](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/depth_left_reg[2]/CLK[263.6 222.3](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/depth_left_reg[3]/CLK[261.5 220](ps)        200(ps)             
tx_core/axi_master/pkt2_fifo/depth_left_reg[4]/CLK[271.6 224](ps)        200(ps)             
tx_core/axi_master/pkt2_fifo/depth_left_reg[5]/CLK[261.3 216.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl2_d_reg[1]/CLK[260.8 216.3](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl2_d_reg[2]/CLK[260.8 213.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl2_d_reg[3]/CLK[260.8 214.3](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl2_d_reg[4]/CLK[260.8 215.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl2_d_reg[5]/CLK[261 213.7](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_ctrl2_d_reg[6]/CLK[260.8 216.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl2_d_reg[7]/CLK[260.8 215](ps)        200(ps)             
tx_core/axi_master/pkt2_fifo/depth_left_reg[6]/CLK[271.7 223.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_vld_d_reg/CLK[271.9 223.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[45]/CLK[269 224.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[36]/CLK[270.9 224.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[32]/CLK[266.7 224.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[31]/CLK[270.3 224.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[29]/CLK[268.7 224.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[26]/CLK[269.1 224.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[18]/CLK[269.4 224.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[5]/CLK[267.3 224.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[47]/CLK[268.1 224.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[35]/CLK[268.7 224.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[29]/CLK[267.4 224.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[25]/CLK[269.3 224](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[23]/CLK[269.4 224](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[21]/CLK[269.1 224.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[16]/CLK[268.6 224.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[14]/CLK[269.4 224](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[13]/CLK[260.8 216.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[12]/CLK[269.3 224](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[8]/CLK[260.8 216.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/load56_d_reg/CLK[269.2 224.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[2]/CLK[269.1 224.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[11]/CLK[269.4 224](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[13]/CLK[269 224.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[5]/CLK[267.4 224.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[23]/CLK[267.8 224.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[10]/CLK[266.6 224.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[15]/CLK[270 224.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[16]/CLK[266.7 224.1](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[19]/CLK[260.8 216.3](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[22]/CLK[260.8 216.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[47]/CLK[255.6 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[46]/CLK[256.9 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[44]/CLK[257 209.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[42]/CLK[256 209.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[41]/CLK[256.9 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[40]/CLK[256.2 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[39]/CLK[255.9 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[38]/CLK[257 209.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[37]/CLK[256.9 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[35]/CLK[255.6 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[28]/CLK[255.9 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[27]/CLK[256.5 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[25]/CLK[256.1 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[24]/CLK[256.3 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[23]/CLK[257.2 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[22]/CLK[256.2 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[20]/CLK[256.3 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[19]/CLK[256.5 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[17]/CLK[256.2 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[16]/CLK[257.2 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[14]/CLK[257.2 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[12]/CLK[255.6 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[11]/CLK[256.2 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[10]/CLK[256.2 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[9]/CLK[255.6 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[8]/CLK[256.2 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[36]/CLK[256.3 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[31]/CLK[255.7 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[29]/CLK[256.4 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[20]/CLK[256.5 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[16]/CLK[256.4 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[7]/CLK[255.8 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[6]/CLK[255.6 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[3]/CLK[255.7 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[2]/CLK[256.5 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[1]/CLK[256.5 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[26]/CLK[256.6 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[30]/CLK[257.1 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[28]/CLK[257 209.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[22]/CLK[257 209.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[9]/CLK[256.1 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[4]/CLK[257 209.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[25]/CLK[256.6 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[24]/CLK[256.5 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[24]/CLK[256.5 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[21]/CLK[256.4 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[21]/CLK[257.1 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[0]/CLK[257 209.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[19]/CLK[256.4 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[8]/CLK[256.5 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[8]/CLK[256.6 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[5]/CLK[256.5 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[3]/CLK[256.5 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[23]/CLK[256.2 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[23]/CLK[256.2 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[12]/CLK[256.5 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[18]/CLK[256.4 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[18]/CLK[257.1 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[31]/CLK[256.5 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[20]/CLK[256.4 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[20]/CLK[257 209.6](ps)        200(ps)             
tx_core/axi_master/link_datain_1_d_reg[28]/CLK[232.1 194](ps)        200(ps)             
tx_core/axi_master/link_datain_1_d_reg[2]/CLK[231.4 194](ps)        200(ps)             
tx_core/axi_master/link_datain_2_d_reg[28]/CLK[232.1 194](ps)        200(ps)             
tx_core/axi_master/link_datain_2_d_reg[23]/CLK[231 194](ps)          200(ps)             
tx_core/axi_master/pfifo_frag_cnt_0_d_reg[2]/CLK[230.6 194](ps)        200(ps)             
tx_core/axi_master/pfifo_frag_cnt_0_d_reg[4]/CLK[230.8 194](ps)        200(ps)             
tx_core/axi_master/pfifo_frag_cnt_0_d_reg[7]/CLK[230.6 194](ps)        200(ps)             
tx_core/axi_master/pkt0_fifo/depth_left_reg[0]/CLK[232 194](ps)          200(ps)             
tx_core/axi_master/pkt0_fifo/depth_left_reg[1]/CLK[231.6 194](ps)        200(ps)             
tx_core/axi_master/pkt0_fifo/depth_left_reg[2]/CLK[231.4 194](ps)        200(ps)             
tx_core/axi_master/pkt0_fifo/depth_left_reg[3]/CLK[231.4 194](ps)        200(ps)             
tx_core/axi_master/pkt0_fifo/depth_left_reg[4]/CLK[230.8 194](ps)        200(ps)             
tx_core/axi_master/pkt0_fifo/depth_left_reg[5]/CLK[230.8 194](ps)        200(ps)             
tx_core/axi_master/pkt1_fifo/depth_left_reg[6]/CLK[231.5 194](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][3]/CLK[231.6 194](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][23]/CLK[231.4 194](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][28]/CLK[232.1 194](ps)        200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][3]/CLK[232.1 194](ps)        200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][23]/CLK[231 194](ps)          200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][2]/CLK[231.7 194](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][23]/CLK[231.6 194](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][28]/CLK[231.2 194](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][2]/CLK[232 194](ps)          200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][23]/CLK[231.5 194](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][28]/CLK[230.8 194](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[27]/CLK[231.6 194](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[23]/CLK[231.4 194](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[17]/CLK[231.4 194](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[4]/CLK[231.4 194](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[0]/CLK[231.6 194](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[2]/CLK[231.1 194](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[9]/CLK[231.3 194](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[19]/CLK[231.1 194](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[30]/CLK[230.5 194](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[22]/CLK[230.8 194](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[6]/CLK[230.6 194](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[5]/CLK[230.5 194](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[30]/CLK[230.5 194](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[22]/CLK[230.7 194](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[5]/CLK[230.5 194](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[23]/CLK[230.5 194](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[29]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[28]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[27]/CLK[239.4 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[13]/CLK[240.7 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[12]/CLK[238 199](ps)          200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[11]/CLK[240 199](ps)          200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[9]/CLK[241 199](ps)          200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[4]/CLK[239.4 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[60]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[59]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[52]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[44]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[38]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[36]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[1]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/load8_d_reg/CLK[237 199](ps)          200(ps)             
tx_core/tx_crc/crcpkt1/load32_d_reg/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/load40_d_reg/CLK[239.8 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/load48_d_reg/CLK[239.3 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/load56_d_reg/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/load64_d_reg/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[29]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[29]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[28]/CLK[239.7 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[28]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[27]/CLK[240.7 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[27]/CLK[237 199](ps)          200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[2]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[2]/CLK[237 199](ps)          200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[22]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[11]/CLK[240.4 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[9]/CLK[240.4 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[4]/CLK[238.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[4]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[13]/CLK[241.1 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[3]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[23]/CLK[240.6 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[10]/CLK[240.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[12]/CLK[238.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[12]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[6]/CLK[239 199](ps)          200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[7]/CLK[241.1 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[20]/CLK[240.7 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[6]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[6]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[4]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[4]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[12]/CLK[236.9 199](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[21]/CLK[237 199](ps)          200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[19]/CLK[236.9 199](ps)        200(ps)             
tx_core/axi_master/pfifo_frag_cnt_0_d_reg[6]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[26]/CLK[245.6 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[24]/CLK[246.2 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[23]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[21]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[20]/CLK[246.2 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[19]/CLK[246.3 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[18]/CLK[246.2 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[17]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[16]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[15]/CLK[246.3 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[14]/CLK[246.1 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[10]/CLK[246.3 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[8]/CLK[246.2 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[3]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[1]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[38]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[35]/CLK[246.1 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[33]/CLK[246.1 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[32]/CLK[246.2 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[31]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[30]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[28]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[27]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[26]/CLK[246.2 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[24]/CLK[246.2 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[23]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[21]/CLK[246.2 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[19]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[16]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[15]/CLK[246.1 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[13]/CLK[246.2 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[12]/CLK[246.2 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[9]/CLK[246.1 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[26]/CLK[245.7 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[30]/CLK[245.3 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[14]/CLK[245.6 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[27]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[22]/CLK[246.1 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[11]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[24]/CLK[246.3 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[21]/CLK[246.2 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[0]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[0]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[19]/CLK[246.1 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[19]/CLK[246.1 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[8]/CLK[246.2 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[8]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[3]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[10]/CLK[246.2 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[12]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[12]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[1]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[1]/CLK[246 199.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[15]/CLK[246.1 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[16]/CLK[246.2 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[18]/CLK[245.9 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[20]/CLK[246.1 199.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data8_d_reg[7]/CLK[216.9 185.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data8_d_reg[5]/CLK[216.9 185.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data8_d_reg[3]/CLK[216.9 185.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data8_d_reg[2]/CLK[216.9 185.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data8_d_reg[1]/CLK[216.9 185.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[56]/CLK[216.9 185.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[14]/CLK[216.9 185.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[24]/CLK[216.9 185.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[0]/CLK[216.9 186.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[13]/CLK[216.9 185.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[12]/CLK[216.9 185.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[15]/CLK[216.9 185.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[7]/CLK[216.9 185.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[0]/CLK[216.9 185.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[29]/CLK[216.9 185.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[22]/CLK[216.9 185.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[11]/CLK[216.9 185.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[9]/CLK[216.9 185.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[25]/CLK[216.9 185.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[19]/CLK[216.9 185.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[8]/CLK[216.9 186.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[15]/CLK[216.9 185.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[18]/CLK[216.9 185.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[29]/CLK[216.9 185.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[28]/CLK[216.9 185.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[27]/CLK[216.9 185.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[22]/CLK[216.9 186](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[25]/CLK[216.9 185.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[13]/CLK[216.9 185.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[23]/CLK[216.9 185.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[12]/CLK[216.9 186](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[1]/CLK[216.9 185](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[31]/CLK[216.9 185.2](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[2]/CLK[228.8 189.6](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[9]/CLK[228.8 189.3](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[24]/CLK[228.8 189.3](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[29]/CLK[228.8 189.5](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[5]/CLK[228.8 187.6](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[9]/CLK[228.8 189.1](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[29]/CLK[228.8 189.4](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[5]/CLK[228.8 187.5](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[8]/CLK[228.8 187.5](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[9]/CLK[228.8 187.6](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[24]/CLK[228.8 187.6](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[29]/CLK[228.8 187.3](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][30]/CLK[228.8 187.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data8_d_reg[5]/CLK[228.8 188.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data8_d_reg[3]/CLK[228.8 189.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data8_d_reg[2]/CLK[228.8 189.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data8_d_reg[1]/CLK[228.8 189.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[13]/CLK[228.8 188.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[11]/CLK[228.8 189.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[10]/CLK[228.8 189](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[9]/CLK[228.8 189.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[7]/CLK[228.8 189](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[1]/CLK[228.8 188.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[0]/CLK[228.8 187.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[29]/CLK[228.8 186.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[27]/CLK[228.8 186.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[23]/CLK[228.8 185.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[17]/CLK[228.8 185.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[12]/CLK[228.8 186.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[11]/CLK[228.8 186.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[26]/CLK[228.8 189](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[29]/CLK[228.8 187.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[29]/CLK[228.8 187.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[27]/CLK[228.8 189.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[27]/CLK[228.8 187.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[11]/CLK[228.8 185.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[11]/CLK[228.8 186.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[9]/CLK[228.8 186.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[25]/CLK[228.8 189](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[13]/CLK[228.8 185.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[17]/CLK[228.8 186.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[19]/CLK[228.8 189.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[23]/CLK[228.8 189](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[23]/CLK[228.8 188.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[10]/CLK[228.8 186.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[12]/CLK[228.8 188.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[12]/CLK[228.8 186.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[15]/CLK[228.8 189](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[16]/CLK[228.8 188](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[20]/CLK[228.8 188.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[26]/CLK[228.8 189](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[29]/CLK[228.8 187.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[27]/CLK[228.8 189.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[25]/CLK[228.8 189.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[23]/CLK[228.8 188.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data8_d_reg[7]/CLK[249.6 213.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[15]/CLK[248.6 214.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[14]/CLK[244 204.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[8]/CLK[249.6 214](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[6]/CLK[248.4 214.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[5]/CLK[248.6 214.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[4]/CLK[248.4 214.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[3]/CLK[248.6 214.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[2]/CLK[237.8 201.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[31]/CLK[248.6 214](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[30]/CLK[249.1 211.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[14]/CLK[248.5 214.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[28]/CLK[249.3 214.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[2]/CLK[248.5 214.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[22]/CLK[248.9 214.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[4]/CLK[248.9 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[24]/CLK[249.6 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[21]/CLK[249.3 214.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[0]/CLK[249.6 213.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[17]/CLK[248.4 214.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[8]/CLK[244.5 204.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[5]/CLK[240.7 203.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[3]/CLK[248.6 214.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[10]/CLK[249.2 214.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[1]/CLK[249.2 214.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[6]/CLK[249.5 214.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[18]/CLK[249.3 214.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[7]/CLK[249.1 214.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[31]/CLK[249.2 214.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[21]/CLK[249 213.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[13]/CLK[248.8 214](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[17]/CLK[249.2 212.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[8]/CLK[249.3 213.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[3]/CLK[249.3 213.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[1]/CLK[249.2 212.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[6]/CLK[249.4 213](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[16]/CLK[248.4 210.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[7]/CLK[249.4 212.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[31]/CLK[249.6 213.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[20]/CLK[249 213.8](ps)        200(ps)             
tx_core/axi_master/link_datain_1_d_reg[21]/CLK[217.8 185.4](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[21]/CLK[217.8 185.5](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][30]/CLK[218 185.4](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][30]/CLK[217.8 185.5](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][21]/CLK[217.8 185.5](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][25]/CLK[217.8 185.8](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][16]/CLK[217.8 185.8](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][21]/CLK[217.8 185.5](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][25]/CLK[217.8 185.8](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][30]/CLK[218.1 185.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][16]/CLK[217.8 185.7](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][21]/CLK[217.8 185.7](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][25]/CLK[217.8 185.6](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][16]/CLK[217.8 185.8](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][21]/CLK[217.8 185.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[25]/CLK[217.8 180.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[22]/CLK[217.8 180.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[18]/CLK[217.8 180.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[15]/CLK[217.8 185.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[1]/CLK[217.8 179.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[30]/CLK[217.8 179.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[2]/CLK[217.8 180](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[22]/CLK[217.8 180.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[25]/CLK[217.8 180.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[13]/CLK[217.8 179.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[18]/CLK[217.8 180.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[18]/CLK[217.8 180.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[7]/CLK[217.8 179.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[31]/CLK[217.8 179.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[10]/CLK[217.8 180.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[30]/CLK[231 186.1](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[28]/CLK[230.8 185.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[24]/CLK[230.8 185.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[21]/CLK[230.5 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[20]/CLK[230.9 185.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[14]/CLK[224.7 183.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[10]/CLK[230.8 185.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[8]/CLK[231 186.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[5]/CLK[230.6 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[2]/CLK[230.9 185.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[34]/CLK[226.5 185.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[33]/CLK[226.5 185.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[30]/CLK[224.2 182.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[21]/CLK[226.6 185.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[35]/CLK[224.6 184.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[32]/CLK[229.4 187.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[30]/CLK[230.5 187.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[26]/CLK[229.4 187.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[25]/CLK[226.4 185.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[22]/CLK[229.4 187.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[19]/CLK[227 186](ps)          200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[18]/CLK[230 187.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[13]/CLK[228.7 187](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/load32_d_reg/CLK[224.2 182.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[14]/CLK[224.2 182.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[14]/CLK[226.6 185.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[28]/CLK[224.4 182.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[28]/CLK[229.4 187.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[27]/CLK[224.2 182.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[22]/CLK[230.5 187.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[11]/CLK[224.2 182.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[11]/CLK[224.7 183.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[11]/CLK[224.7 184.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[24]/CLK[230.7 185](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[24]/CLK[230.8 185.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[17]/CLK[226.2 185.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[17]/CLK[224.2 182.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[8]/CLK[231 186.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[5]/CLK[231 186.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[5]/CLK[231 186.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[3]/CLK[230.5 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[10]/CLK[224.4 182.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[10]/CLK[228.9 187](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[12]/CLK[226.6 185.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[20]/CLK[230.9 187.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[16]/CLK[230.7 185](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[14]/CLK[224.2 182.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[9]/CLK[224.2 182.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[6]/CLK[224.2 182.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[3]/CLK[224.2 182.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[2]/CLK[224.4 182.2](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[23]/CLK[238.9 184.6](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[21]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[23]/CLK[239.4 184.6](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/depth_left_reg[6]/CLK[238.9 184.6](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][5]/CLK[239.7 184.6](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][21]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][5]/CLK[240.2 184.6](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][21]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[26]/CLK[234.2 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[19]/CLK[240.3 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[16]/CLK[239.1 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[13]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[9]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[7]/CLK[234.2 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[6]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[4]/CLK[239.7 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[3]/CLK[235.7 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[0]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[39]/CLK[235.7 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[38]/CLK[235.4 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[37]/CLK[237.2 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[34]/CLK[234.3 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[33]/CLK[239.4 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[28]/CLK[234.4 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[24]/CLK[239.3 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[21]/CLK[235.2 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[15]/CLK[235.3 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[14]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[12]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[11]/CLK[235 184.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[10]/CLK[239.4 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[9]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[8]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[5]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[26]/CLK[234.2 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[26]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[30]/CLK[234.6 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[29]/CLK[239.4 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[14]/CLK[234.2 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[14]/CLK[234.1 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[9]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[4]/CLK[239.7 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[4]/CLK[234.2 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[25]/CLK[239.1 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[21]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[0]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[0]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[13]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[19]/CLK[240 184.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[3]/CLK[234.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[1]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[1]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[15]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[15]/CLK[234 184.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[6]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[6]/CLK[233.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[16]/CLK[239.6 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[16]/CLK[238.1 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[7]/CLK[234.5 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[31]/CLK[235.6 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[43]/CLK[227.1 187.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[13]/CLK[227.4 187.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/load8_d_reg/CLK[226 187.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/load16_d_reg/CLK[228.4 188.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/load24_d_reg/CLK[226.8 187.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/load40_d_reg/CLK[227.1 187.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/load48_d_reg/CLK[227.3 187.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[29]/CLK[227.4 187.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[27]/CLK[228.4 188.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[27]/CLK[226.9 187.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[22]/CLK[225 186.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[4]/CLK[230.8 188.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[25]/CLK[225.6 187](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[0]/CLK[228.5 188.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[13]/CLK[224.6 186.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[17]/CLK[227.1 187.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[5]/CLK[230.9 188.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[23]/CLK[230.7 188.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[12]/CLK[228.4 188.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[1]/CLK[225 186.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[1]/CLK[227.3 187.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[15]/CLK[225.5 186.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[6]/CLK[230.9 188.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[6]/CLK[227.3 187.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[16]/CLK[229.7 188.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[7]/CLK[223.4 185.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[31]/CLK[230.4 188.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[23]/CLK[230.2 188.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[21]/CLK[230 188.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[19]/CLK[225.6 186.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[18]/CLK[230 188.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[17]/CLK[227.1 187.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[15]/CLK[230.2 188.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[8]/CLK[228.8 188.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[7]/CLK[226 186.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[5]/CLK[226.6 187.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[4]/CLK[227.1 187.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[2]/CLK[231.2 187.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data8_d_reg[4]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[12]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[9]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[24]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[21]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[19]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[8]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[11]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[0]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[26]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[30]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[29]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[14]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[28]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[27]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[2]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[22]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[4]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[24]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[0]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[17]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[19]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[5]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[3]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[1]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[6]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[16]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[18]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[7]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[31]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[20]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[30]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[14]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[22]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[11]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[19]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[5]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[10]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[18]/CLK[204.2 165.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data8_d_reg[6]/CLK[201.1 167.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data8_d_reg[0]/CLK[201.2 167.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[53]/CLK[202.1 167.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[49]/CLK[202.1 167.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[46]/CLK[202.2 167.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[43]/CLK[202 167.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[41]/CLK[204.7 167](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[10]/CLK[202.3 167.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[26]/CLK[202.8 167.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[30]/CLK[202 167.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[30]/CLK[204.4 167.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[29]/CLK[202.5 167.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[29]/CLK[200.5 167.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[28]/CLK[200.9 167.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[2]/CLK[203.4 167.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[22]/CLK[201.7 167.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[4]/CLK[204.8 167](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[25]/CLK[202 167.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[0]/CLK[204.6 167.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[17]/CLK[202.8 167.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[19]/CLK[204.1 167.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[3]/CLK[200.4 167.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[3]/CLK[204.8 167](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[1]/CLK[201.6 167.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[20]/CLK[203.1 167.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[22]/CLK[201.6 167.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[20]/CLK[201 167.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[12]/CLK[203.4 167.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[11]/CLK[201.2 167.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[9]/CLK[203.4 167.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[25]/CLK[201.1 167.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[13]/CLK[203.6 167.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[28]/CLK[202.8 167.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[9]/CLK[201.2 167.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[4]/CLK[202 167.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[24]/CLK[200.4 167.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[0]/CLK[202.5 167.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[12]/CLK[200.9 167.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[15]/CLK[200.4 167.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[63]/CLK[223.7 179.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[59]/CLK[223.7 179.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[56]/CLK[223.7 179.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[47]/CLK[223.7 179.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[55]/CLK[223.7 179.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[54]/CLK[223.7 179.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[52]/CLK[223.7 184](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[51]/CLK[223.7 180.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[50]/CLK[223.7 181](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[48]/CLK[223.7 183.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[45]/CLK[223.7 182.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[44]/CLK[223.7 179.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[42]/CLK[223.7 179.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[40]/CLK[223.7 181.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[39]/CLK[223.7 178.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[38]/CLK[223.7 179.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[37]/CLK[223.7 179.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[36]/CLK[223.7 178.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[33]/CLK[223.7 179.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[32]/CLK[223.7 184.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[31]/CLK[223.7 179.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[28]/CLK[223.7 180.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[26]/CLK[223.7 179](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[24]/CLK[223.7 181.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[20]/CLK[223.7 179.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[15]/CLK[223.7 179.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[11]/CLK[223.7 179.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[9]/CLK[223.7 179.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[7]/CLK[223.7 179.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[3]/CLK[223.7 176.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[26]/CLK[223.7 180.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[14]/CLK[223.7 180.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[28]/CLK[223.7 183.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[27]/CLK[223.7 180.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[2]/CLK[223.7 181.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[9]/CLK[223.7 181.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[21]/CLK[223.7 183.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[13]/CLK[223.7 180.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[8]/CLK[223.7 183.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[10]/CLK[223.7 181.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[12]/CLK[223.7 181.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[15]/CLK[223.7 184.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[16]/CLK[223.7 180.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[18]/CLK[223.7 179.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[7]/CLK[223.7 180.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[31]/CLK[223.7 184.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[20]/CLK[223.7 181.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[13]/CLK[223.7 183.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[1]/CLK[223.7 183.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[21]/CLK[223.7 180.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[8]/CLK[223.7 182.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[23]/CLK[223.7 181.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[10]/CLK[223.7 181.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[12]/CLK[223.7 180.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[15]/CLK[223.7 181.5](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/w_ptr_reg[5]/CLK[251.4 216.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[24]/CLK[250.9 215.8](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/r_ptr_reg[3]/CLK[251.4 216.1](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/r_ptr_reg[5]/CLK[251.1 215.9](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[2]/CLK[251.4 216.1](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[3]/CLK[250.1 213](ps)        200(ps)             
tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[0]/CLK[250.7 215.7](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[1]/CLK[251.2 216](ps)        200(ps)             
tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[2]/CLK[250.1 213.9](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[3]/CLK[250.1 213.1](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[4]/CLK[251.5 216.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[57]/CLK[250.1 209.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[51]/CLK[250.1 213.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[45]/CLK[256.5 217.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[37]/CLK[250.1 214.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[33]/CLK[253.9 217.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[32]/CLK[250.1 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[31]/CLK[255 217.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[30]/CLK[250.1 207.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[29]/CLK[256.2 217.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[27]/CLK[257.1 217.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[26]/CLK[250.1 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[25]/CLK[256.2 217.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[24]/CLK[253.8 217.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[23]/CLK[250.1 206.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[22]/CLK[250.1 212.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[21]/CLK[251.3 216](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[20]/CLK[251.5 216](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[18]/CLK[256.7 217.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[16]/CLK[250.3 215.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[15]/CLK[250.1 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[13]/CLK[250.1 213.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[12]/CLK[250.1 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[10]/CLK[256.8 217.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[9]/CLK[250.1 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[8]/CLK[250.1 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[7]/CLK[250.1 212.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[6]/CLK[254 217.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[5]/CLK[250.1 208.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[4]/CLK[250.1 213.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[3]/CLK[250.1 213.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[2]/CLK[250.1 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[1]/CLK[253.9 217.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[0]/CLK[252.7 216.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[22]/CLK[256.9 217.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[19]/CLK[257 217.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[18]/CLK[250.1 213.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[17]/CLK[256.8 217.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[5]/CLK[256.8 217.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[4]/CLK[257.1 217.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[2]/CLK[256.9 217.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[1]/CLK[250.1 212.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[0]/CLK[250.1 213](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/load64_d_reg/CLK[256.7 217.6](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[11]/CLK[253.2 217](ps)        200(ps)             
tx_core/axi_slave/burst_addr_d_reg[20]/CLK[257 217.6](ps)        200(ps)             
tx_core/axi_slave/burst_addr_d_reg[21]/CLK[253.2 217](ps)        200(ps)             
tx_core/axi_slave/burst_addr_d_reg[24]/CLK[250.5 215.5](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[26]/CLK[253.3 217](ps)        200(ps)             
tx_core/axi_slave/burst_addr_d_reg[27]/CLK[256.9 217.6](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[28]/CLK[253.3 217](ps)        200(ps)             
tx_core/axi_slave/burst_addr_d_reg[29]/CLK[256.8 217.6](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[30]/CLK[256.9 217.6](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[31]/CLK[256.8 217.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[62]/CLK[277.3 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[61]/CLK[277.2 231](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[60]/CLK[278 230.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[58]/CLK[277.3 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[55]/CLK[277.3 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[54]/CLK[277.5 232.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[53]/CLK[277.3 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[52]/CLK[277.6 232.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[50]/CLK[277.6 230.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[49]/CLK[277.7 231.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[48]/CLK[277.3 231.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[46]/CLK[277.4 232.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[44]/CLK[277.2 231](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[43]/CLK[277.5 232.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[42]/CLK[278.1 229.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[41]/CLK[277.4 232.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[40]/CLK[277.2 232.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[39]/CLK[277.6 232.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[38]/CLK[278 230.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[36]/CLK[277.4 230.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[35]/CLK[277.1 231](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[34]/CLK[277.6 232.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[28]/CLK[277.3 231](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[19]/CLK[277.6 232.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[17]/CLK[277.3 231](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[14]/CLK[277.4 230.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[11]/CLK[277.6 232.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[34]/CLK[277.8 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[30]/CLK[277.5 232.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[27]/CLK[277.7 231.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[6]/CLK[277.4 231](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[26]/CLK[277.3 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[30]/CLK[277.3 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[29]/CLK[277.7 230.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[14]/CLK[277.4 232.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[28]/CLK[277.4 232.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[27]/CLK[277.2 232.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[2]/CLK[277.5 232.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[22]/CLK[277.3 232.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[11]/CLK[277.5 232.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[9]/CLK[277.5 232.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[4]/CLK[277.4 231.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[25]/CLK[277.4 232.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[24]/CLK[277.3 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[21]/CLK[277.3 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[0]/CLK[277.3 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[13]/CLK[277.4 232.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[17]/CLK[278.1 230.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[19]/CLK[277.5 226.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[8]/CLK[277.3 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[5]/CLK[277.5 232.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[3]/CLK[277.2 232.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[23]/CLK[277.3 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[10]/CLK[277.4 232.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[12]/CLK[277.1 232.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[1]/CLK[277.4 232.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[15]/CLK[277.5 232.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[6]/CLK[277.4 232.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[16]/CLK[277.7 231.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[20]/CLK[274.3 218.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[31]/CLK[277.6 232.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[7]/CLK[277.3 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[18]/CLK[275.6 221.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[6]/CLK[277.3 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[14]/CLK[202.6 170.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[0]/CLK[202.7 170.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[45]/CLK[202.7 170.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[19]/CLK[200.8 170.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[23]/CLK[202.5 170.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[16]/CLK[202.9 170.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[14]/CLK[205.2 170.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[11]/CLK[202.2 170.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[7]/CLK[205.3 170.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[4]/CLK[201.5 170.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[3]/CLK[201.5 170.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[2]/CLK[205 170.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[1]/CLK[200.6 170](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[0]/CLK[204.8 170.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[12]/CLK[204.4 170.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[6]/CLK[252.4 208.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[3]/CLK[257.3 215.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[19]/CLK[262.1 217.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[18]/CLK[252.4 210.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[15]/CLK[253 211.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[12]/CLK[262.2 217.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[7]/CLK[259.6 216.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[5]/CLK[252.4 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[35]/CLK[253 211.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[34]/CLK[253.6 212](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[32]/CLK[257.4 215.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[31]/CLK[253.6 212](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[28]/CLK[252.4 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[25]/CLK[255.9 214.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[21]/CLK[253.7 212](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[4]/CLK[252.4 209.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[2]/CLK[252.4 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[42]/CLK[253.2 211.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[28]/CLK[252.9 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/load16_d_reg/CLK[252.4 211.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/load56_d_reg/CLK[252.4 211.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/load64_d_reg/CLK[252.4 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[22]/CLK[252.4 208.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[22]/CLK[253.3 211.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[9]/CLK[253.2 212.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[19]/CLK[260.6 217.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[5]/CLK[258.3 216.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[5]/CLK[253.7 212](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[3]/CLK[257.5 215.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[12]/CLK[258 216](ps)          200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[12]/CLK[252.4 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[18]/CLK[257.8 215.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[18]/CLK[252.5 211.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[18]/CLK[253 211.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[7]/CLK[252.4 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[31]/CLK[257.6 215.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[25]/CLK[260.6 217.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[21]/CLK[252.4 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[7]/CLK[252.4 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[14]/CLK[265.3 217.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[9]/CLK[265.2 217.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[13]/CLK[265.5 217.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[5]/CLK[264.2 217.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[16]/CLK[265.3 217.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[30]/CLK[243 197.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[28]/CLK[243 197.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[24]/CLK[243 198.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[26]/CLK[244.1 202.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[30]/CLK[243 197.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[28]/CLK[243 197.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[28]/CLK[243 194.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[11]/CLK[243 201.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[9]/CLK[243 200](ps)          200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[4]/CLK[246.2 203.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[24]/CLK[245.6 203.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[0]/CLK[246.2 203.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[5]/CLK[243 197.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[3]/CLK[245.6 203.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[1]/CLK[243 200.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[22]/CLK[243 197.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[18]/CLK[243 197.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[13]/CLK[243 197.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[26]/CLK[245.1 203.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[30]/CLK[243.8 202.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[28]/CLK[243 195](ps)          200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[27]/CLK[245.7 203.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[11]/CLK[243.7 202.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[9]/CLK[245.6 203.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[4]/CLK[246.2 203.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[24]/CLK[245.6 203.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[0]/CLK[245.6 203.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[5]/CLK[243 197.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[3]/CLK[246.8 203.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[23]/CLK[243 197.1](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[1]/CLK[243 197.5](ps)        200(ps)             
tx_core/tx_rs/div2_d_reg/CLK     [248.4 204.2](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/depth_left_reg[4]/CLK[243 196.2](ps)        200(ps)             
tx_core/axi_slave/wchaddr_fifo/depth_left_reg[0]/CLK[243 196.2](ps)        200(ps)             
tx_core/axi_slave/wchaddr_fifo/depth_left_reg[1]/CLK[247.9 204.1](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/depth_left_reg[2]/CLK[248.6 204.2](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/depth_left_reg[3]/CLK[243 196.8](ps)        200(ps)             
tx_core/axi_slave/wchrsp_fifo/depth_left_reg[2]/CLK[250.2 204.2](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt2_d_reg[0]/CLK[243 198](ps)          200(ps)             
tx_core/QOS_selector/qos/srv_cnt2_d_reg[1]/CLK[243 195.9](ps)        200(ps)             
tx_core/QOS_selector/qos/srv_cnt2_d_reg[2]/CLK[243 195.9](ps)        200(ps)             
tx_core/QOS_selector/qos/srv_cnt2_d_reg[3]/CLK[243 195.9](ps)        200(ps)             
tx_core/QOS_selector/qos/srv_cnt1_d_reg[0]/CLK[243 198](ps)          200(ps)             
tx_core/QOS_selector/qos/srv_cnt1_d_reg[1]/CLK[243 196.5](ps)        200(ps)             
tx_core/QOS_selector/qos/srv_cnt1_d_reg[2]/CLK[243 196.1](ps)        200(ps)             
tx_core/QOS_selector/qos/srv_cnt1_d_reg[3]/CLK[249.7 204.3](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt1_d_reg[4]/CLK[250.3 204.2](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt1_d_reg[5]/CLK[249.7 204.3](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt1_d_reg[6]/CLK[249.7 204.3](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt1_d_reg[7]/CLK[243 195.3](ps)        200(ps)             
tx_core/QOS_selector/qos/srv_cnt0_d_reg[0]/CLK[243 197.9](ps)        200(ps)             
tx_core/QOS_selector/qos/srv_cnt0_d_reg[1]/CLK[243 196.3](ps)        200(ps)             
tx_core/QOS_selector/qos/srv_cnt0_d_reg[2]/CLK[243 195.6](ps)        200(ps)             
tx_core/QOS_selector/qos/srv_cnt0_d_reg[3]/CLK[250.3 204.2](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt0_d_reg[4]/CLK[250.3 204.2](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt0_d_reg[5]/CLK[250.3 204.2](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt0_d_reg[6]/CLK[249.6 204.3](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt0_d_reg[7]/CLK[250.4 204.2](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/depth_left_reg[5]/CLK[243 196.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data8_d_reg[3]/CLK[214.2 175.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data8_d_reg[2]/CLK[214.2 174.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[29]/CLK[214.2 173.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[27]/CLK[214.2 174.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[26]/CLK[214.2 174.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[21]/CLK[214.2 175.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[8]/CLK[214.2 175](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[4]/CLK[214.2 173.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[29]/CLK[214.2 175.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[29]/CLK[214.2 175.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[27]/CLK[214.2 175.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[27]/CLK[214.2 175](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[2]/CLK[214.2 174.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[4]/CLK[214.2 175.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[21]/CLK[214.2 175.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[8]/CLK[214.2 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[6]/CLK[214.2 174.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[31]/CLK[214.2 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[29]/CLK[214.2 175](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[14]/CLK[214.2 175.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[2]/CLK[214.2 175.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[22]/CLK[214.2 175.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[17]/CLK[214.2 175.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[8]/CLK[214.2 175.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[15]/CLK[214.2 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[6]/CLK[214.2 175.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[16]/CLK[214.2 175.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[18]/CLK[214.2 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[31]/CLK[214.2 175.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[20]/CLK[214.2 175.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[26]/CLK[214.2 174.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[27]/CLK[214.2 175.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[11]/CLK[214.2 173.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[24]/CLK[214.2 174.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[17]/CLK[214.2 175.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[19]/CLK[214.2 175.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[8]/CLK[214.2 175.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[10]/CLK[214.2 175.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[1]/CLK[214.2 176.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[6]/CLK[214.2 175.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[18]/CLK[214.2 176.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[25]/CLK[243.6 203.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[22]/CLK[244.5 203.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[20]/CLK[245.3 206.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[17]/CLK[244.5 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[10]/CLK[244.6 207](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[3]/CLK[243.7 203.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[43]/CLK[244.4 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[41]/CLK[244.4 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[38]/CLK[244.4 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[37]/CLK[244.6 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[36]/CLK[244.4 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[33]/CLK[244.5 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[26]/CLK[244.5 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[20]/CLK[244.5 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[19]/CLK[245.4 206](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[16]/CLK[244.4 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[46]/CLK[244.5 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/load8_d_reg/CLK[230.7 191.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/load24_d_reg/CLK[230.1 190](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/load32_d_reg/CLK[242.7 202.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/load48_d_reg/CLK[245.2 206.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[27]/CLK[244.4 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[22]/CLK[240.5 201.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[22]/CLK[244.3 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[4]/CLK[230 190.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[4]/CLK[245 206.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[4]/CLK[244.6 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[25]/CLK[237 199.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[25]/CLK[244.4 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[21]/CLK[244.6 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[0]/CLK[244.5 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[17]/CLK[245 204.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[17]/CLK[244.6 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[19]/CLK[244.6 207](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[3]/CLK[242.6 202.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[3]/CLK[245.2 206.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[10]/CLK[245.1 204.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[10]/CLK[244.4 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[15]/CLK[244.5 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[15]/CLK[244.4 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[18]/CLK[244.6 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[20]/CLK[245 204.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[20]/CLK[244.4 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[22]/CLK[234 197.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[4]/CLK[229.8 190.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[21]/CLK[232.2 195.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[7]/CLK[231.1 192.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data8_d_reg[5]/CLK[266.2 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[14]/CLK[266.2 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[12]/CLK[266.7 210.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[11]/CLK[266.1 210.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[7]/CLK[266.1 210.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[1]/CLK[266.1 210.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[62]/CLK[266.1 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[45]/CLK[266.1 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[42]/CLK[266.1 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[36]/CLK[266.2 209.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[32]/CLK[266.2 210.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[42]/CLK[266.1 210.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[29]/CLK[266.1 210.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[17]/CLK[266.1 210.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[21]/CLK[266.1 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[8]/CLK[266.2 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[54]/CLK[266.1 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[53]/CLK[266.2 210.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[51]/CLK[266.5 210.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[48]/CLK[266.2 210](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[44]/CLK[266.3 210.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[43]/CLK[266.2 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[38]/CLK[266.2 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[37]/CLK[266.2 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[35]/CLK[266.1 211.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[32]/CLK[266.1 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[24]/CLK[266.3 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[21]/CLK[266.1 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[26]/CLK[266.3 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[26]/CLK[266.3 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[26]/CLK[266.4 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[30]/CLK[266.1 210.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[30]/CLK[266.1 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[29]/CLK[266.3 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[29]/CLK[266.1 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[29]/CLK[266.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[14]/CLK[266.1 210.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[14]/CLK[266.5 210.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[28]/CLK[266.3 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[27]/CLK[266.1 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[27]/CLK[266.1 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[27]/CLK[267.2 212](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[11]/CLK[266.9 211.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[4]/CLK[266.2 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[4]/CLK[266.1 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[24]/CLK[266.4 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[0]/CLK[266.4 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[0]/CLK[266.2 209.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[0]/CLK[266.5 210.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[13]/CLK[266.1 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[13]/CLK[266.4 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[17]/CLK[266.6 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[19]/CLK[266.3 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[8]/CLK[266.2 211.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[8]/CLK[266.3 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[3]/CLK[266.1 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[23]/CLK[266.2 211.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[23]/CLK[266.7 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[23]/CLK[267.4 212](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[1]/CLK[266.3 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[1]/CLK[266.3 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[15]/CLK[266.1 210.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[7]/CLK[266.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[20]/CLK[266.5 211.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[20]/CLK[266.8 211.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[19]/CLK[266.6 210.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[10]/CLK[266.3 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[31]/CLK[240.5 206.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[47]/CLK[238.3 200.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[46]/CLK[239.8 206.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[23]/CLK[239.5 206.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[15]/CLK[238.3 199.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[14]/CLK[238.3 200.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[13]/CLK[238.3 200.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[12]/CLK[238.3 201.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[11]/CLK[238.7 206.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[10]/CLK[238.3 206.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[9]/CLK[238.3 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[8]/CLK[238.3 201.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[7]/CLK[238.3 200.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[6]/CLK[239.7 207](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[3]/CLK[238.3 200.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[1]/CLK[238.3 200.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[0]/CLK[238.3 200.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[39]/CLK[242.5 206.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[33]/CLK[242.8 206.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[20]/CLK[242.5 206.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[55]/CLK[238.3 200.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[49]/CLK[241.8 206.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[40]/CLK[242.4 206.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[36]/CLK[242.6 206.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[34]/CLK[238.3 201.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[33]/CLK[242 206.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[29]/CLK[241.8 206.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[27]/CLK[241 207](ps)          200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[20]/CLK[238.3 201.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[19]/CLK[242.8 206.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[16]/CLK[238.3 205.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[15]/CLK[241.4 206.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[11]/CLK[240.2 207](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[8]/CLK[238.3 201](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[6]/CLK[242.7 206.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[3]/CLK[242.7 206.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/load40_d_reg/CLK[242.6 206.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[30]/CLK[238.3 200.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[9]/CLK[241.1 206.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[25]/CLK[238.9 206.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[5]/CLK[241.9 206.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[3]/CLK[240.2 206.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[10]/CLK[238.3 201.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[12]/CLK[239.4 206.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[15]/CLK[242.8 206.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[7]/CLK[238.3 200.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[31]/CLK[241.1 206.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[31]/CLK[238.3 200.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[31]/CLK[238.3 200.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[25]/CLK[240.7 206.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[15]/CLK[240.7 206.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[31]/CLK[240.7 206.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[31]/CLK[219.8 183.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_vld_2d_reg/CLK[219.8 184.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[8]/CLK[219.8 186.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[4]/CLK[219.8 186.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[11]/CLK[219.8 186](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[11]/CLK[219.8 184.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[11]/CLK[219.8 186.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[24]/CLK[219.8 186.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[24]/CLK[219.8 186.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[13]/CLK[219.8 186.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[13]/CLK[219.8 186.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[16]/CLK[219.8 186](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[20]/CLK[219.8 186.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[20]/CLK[219.8 183.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[15]/CLK[219.8 186.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[12]/CLK[219.8 186](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[9]/CLK[219.8 186.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[6]/CLK[219.8 186.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[5]/CLK[219.8 186](ps)        200(ps)             
tx_core/axi_slave/w_rspch_cur_state_reg[0]/CLK[219.8 184.7](ps)      200(ps)             
tx_core/tx_rs/cur_state_clk_reg[1]/CLK[219.8 185.8](ps)      200(ps)             
tx_core/tx_rs/cur_state_clk_reg[0]/CLK[219.8 186.1](ps)      200(ps)             
tx_core/tx_rs/gclk_en_d_reg/CLK  [219.8 183.9](ps)      200(ps)             
tx_core/tx_rs/cnt128_d_reg[0]/CLK[219.8 184.9](ps)      200(ps)             
tx_core/tx_rs/cnt128_d_reg[1]/CLK[219.8 184.7](ps)      200(ps)             
tx_core/tx_rs/cnt128_d_reg[2]/CLK[219.8 184.5](ps)      200(ps)             
tx_core/tx_rs/cnt128_d_reg[3]/CLK[219.8 184.9](ps)      200(ps)             
tx_core/tx_rs/cnt128_d_reg[4]/CLK[219.8 184.9](ps)      200(ps)             
tx_core/tx_rs/cnt128_d_reg[5]/CLK[219.8 184.4](ps)      200(ps)             
tx_core/tx_rs/cnt128_d_reg[6]/CLK[219.8 185.1](ps)      200(ps)             
tx_core/tx_rs/cur_state_reg[0]/CLK[219.8 184.8](ps)      200(ps)             
tx_core/QOS_selector/qos/queue_gnt_d_reg[2]/CLK[219.8 183.6](ps)      200(ps)             
tx_core/QOS_selector/qos/queue_gnt_d_reg[1]/CLK[219.8 183.6](ps)      200(ps)             
tx_core/QOS_selector/qos/queue_gnt_d_reg[0]/CLK[219.8 183.6](ps)      200(ps)             
tx_core/tx_rs/cur_state_reg[1]/CLK[219.8 184.8](ps)      200(ps)             
tx_core/tx_rs/cur_state_reg[2]/CLK[219.8 184.7](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/depth_left_reg[2]/CLK[219.8 185.4](ps)      200(ps)             
tx_core/tx_crc/crcfifo0/depth_left_reg[0]/CLK[219.8 184.8](ps)      200(ps)             
tx_core/tx_crc/crcfifo0/depth_left_reg[1]/CLK[219.8 184.6](ps)      200(ps)             
tx_core/tx_crc/crcfifo0/depth_left_reg[2]/CLK[219.8 183.4](ps)      200(ps)             
tx_core/tx_crc/crcfifo0/depth_left_reg[3]/CLK[219.8 183.1](ps)      200(ps)             
tx_core/tx_rs/cnt2_d_reg/CLK     [219.8 184.8](ps)      200(ps)             
tx_core/tx_rs/cur_state_reg[3]/CLK[219.8 184.8](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/depth_left_reg[4]/CLK[219.8 182.8](ps)      200(ps)             
tx_core/tx_rs/idlernd_cnt_d_reg[1]/CLK[219.8 184.8](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_0_d_reg[0]/CLK[260.5 218.1](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_0_d_reg[1]/CLK[261.6 217.9](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_0_d_reg[3]/CLK[261.6 217.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_vld_2d_reg/CLK[259.8 218](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[39]/CLK[257.2 215.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[29]/CLK[257.2 215.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[22]/CLK[256.3 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[18]/CLK[254.5 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[11]/CLK[254.6 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[0]/CLK[254.6 211.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[26]/CLK[254.7 212](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[14]/CLK[261.1 218.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[4]/CLK[255.3 211.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[24]/CLK[254.6 211.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[21]/CLK[254.5 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[13]/CLK[254.7 212](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[5]/CLK[257.7 215.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[3]/CLK[255.2 212.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[23]/CLK[258.3 216.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[10]/CLK[254.9 211.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[15]/CLK[254.7 212](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[16]/CLK[259 217.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[18]/CLK[254.6 211.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[7]/CLK[254.7 211.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[31]/CLK[257.2 215.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[60]/CLK[254.1 207.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[3]/CLK[262 217.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[12]/CLK[254 207.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[52]/CLK[254 207.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[28]/CLK[254 207.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[28]/CLK[254.1 207.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[16]/CLK[262 217.5](ps)        200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[0]/CLK[261.9 217.6](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[1]/CLK[254.2 207.3](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[2]/CLK[255.1 207.6](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[3]/CLK[261.8 217.7](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[4]/CLK[255 207.6](ps)        200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[5]/CLK[254.7 207.5](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[6]/CLK[254.2 207.3](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[7]/CLK[254.4 207.4](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[8]/CLK[261.6 217.9](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[9]/CLK[261.3 218](ps)        200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[10]/CLK[261.4 218](ps)        200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[11]/CLK[255.4 207.6](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[12]/CLK[254.8 211.4](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[13]/CLK[255.8 209.2](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[14]/CLK[255.3 207.6](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[15]/CLK[254.9 207.6](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[16]/CLK[261.4 218](ps)        200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[17]/CLK[261.4 218](ps)        200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[18]/CLK[261.6 217.9](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[19]/CLK[261.7 217.8](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[21]/CLK[261.6 217.9](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[22]/CLK[261.7 217.8](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[23]/CLK[261.7 217.7](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[27]/CLK[261.7 217.7](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[28]/CLK[261.7 217.8](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[29]/CLK[262.1 217.4](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[30]/CLK[262.1 217.5](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[31]/CLK[261.9 217.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[54]/CLK[247.8 203.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[47]/CLK[250.7 207.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[41]/CLK[251.6 209.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[37]/CLK[251.9 209](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[30]/CLK[250.7 207.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[28]/CLK[251.7 209.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[23]/CLK[250.8 207.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[21]/CLK[250.8 207.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[19]/CLK[250.8 207.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[15]/CLK[251.1 207.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[12]/CLK[246.8 202.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[9]/CLK[250.7 207.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[5]/CLK[252.6 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[38]/CLK[251.6 209.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[30]/CLK[247.8 203.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[29]/CLK[251.6 209.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[25]/CLK[251.7 209.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[23]/CLK[253.3 210.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[19]/CLK[251.6 209.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[18]/CLK[247.7 203.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[17]/CLK[251.6 209.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[15]/CLK[251.6 209.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[13]/CLK[251.9 209](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[11]/CLK[251.8 208.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[7]/CLK[250.8 207.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[6]/CLK[252.3 209.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[4]/CLK[252.6 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[2]/CLK[252.8 210.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[1]/CLK[252.8 210](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[0]/CLK[252.6 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[39]/CLK[253 210.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[23]/CLK[252.8 210](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[22]/CLK[252.7 209.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[18]/CLK[253.4 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[17]/CLK[253 210.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[14]/CLK[253.4 210.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[13]/CLK[252.5 209.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[12]/CLK[252.9 210.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[10]/CLK[253 210.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[9]/CLK[252.7 209.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[7]/CLK[253.1 210.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[5]/CLK[252.9 210.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[4]/CLK[252.5 209.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[2]/CLK[252.8 210](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[1]/CLK[250.7 207.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[0]/CLK[253.1 210.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[22]/CLK[251.6 209.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[11]/CLK[251.6 209.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[9]/CLK[251.6 209.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[25]/CLK[251.7 209](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[21]/CLK[251.6 209.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[17]/CLK[251.6 209.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[5]/CLK[251.6 209.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[3]/CLK[251.6 209.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[12]/CLK[251.7 208.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[15]/CLK[252.7 209.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[7]/CLK[252.3 209.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[31]/CLK[251.8 208.9](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[22]/CLK[240.2 203.5](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[19]/CLK[240.2 203.5](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[19]/CLK[240.2 203.6](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][3]/CLK[240.2 202.2](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][5]/CLK[240.2 200.1](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][6]/CLK[240.2 199.8](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/depth_left_reg[5]/CLK[240.2 203.5](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/depth_left_reg[3]/CLK[240.2 203.5](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/depth_left_reg[4]/CLK[240.2 203.5](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][19]/CLK[240.2 203.6](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][22]/CLK[240.2 203.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][19]/CLK[240.2 203.5](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][22]/CLK[240.2 203.5](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][19]/CLK[240.2 203.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][19]/CLK[240.2 199.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][16]/CLK[240.2 199.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][12]/CLK[240.2 203.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][9]/CLK[240.2 203.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][6]/CLK[240.2 202.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][0]/CLK[240.2 200](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][4]/CLK[240.2 200](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][0]/CLK[240.2 199.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][28]/CLK[240.2 200.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][19]/CLK[240.2 200.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][16]/CLK[240.2 199.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][12]/CLK[240.2 203.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][9]/CLK[240.2 199.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][6]/CLK[240.2 202.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][3]/CLK[240.2 200.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][0]/CLK[240.2 201.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][4]/CLK[240.2 200.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][0]/CLK[240.2 200.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][19]/CLK[240.2 199.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][16]/CLK[240.2 197.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][12]/CLK[240.2 203.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][9]/CLK[240.2 202.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][6]/CLK[240.2 202.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][0]/CLK[240.2 200.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][4]/CLK[240.2 200](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][0]/CLK[240.2 199.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][28]/CLK[240.2 200.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][24]/CLK[240.2 199.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][19]/CLK[240.2 200.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][16]/CLK[240.2 198.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][12]/CLK[240.2 199.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][11]/CLK[240.2 200.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][9]/CLK[240.2 200](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][6]/CLK[240.2 202.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][0]/CLK[240.2 200.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][4]/CLK[240.2 199.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][0]/CLK[240.2 199.5](ps)      200(ps)             
tx_core/dma_reg_tx/depth_left_reg[4]/CLK[240.2 200.1](ps)      200(ps)             
tx_core/dma_reg_tx/depth_left_reg[3]/CLK[240.2 200.1](ps)      200(ps)             
tx_core/dma_reg_tx/depth_left_reg[1]/CLK[240.2 200](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][28]/CLK[261.8 212.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][19]/CLK[262.6 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][11]/CLK[262.4 212](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][9]/CLK[264.2 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][7]/CLK[262.9 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][6]/CLK[261.8 212.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][5]/CLK[263.8 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][28]/CLK[263.3 212.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][19]/CLK[262 212.4](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][13]/CLK[262.2 212](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][11]/CLK[262.3 212.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][7]/CLK[262.3 212.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][6]/CLK[263.5 212](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][5]/CLK[263.7 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][28]/CLK[262.5 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][19]/CLK[264.1 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][11]/CLK[262.3 212.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][9]/CLK[264.1 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][7]/CLK[263 211.9](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][6]/CLK[261.8 212.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][3]/CLK[262.2 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][28]/CLK[261.5 212.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][13]/CLK[262.3 212.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][11]/CLK[261.5 212.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][9]/CLK[262.8 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][6]/CLK[262.8 212.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][5]/CLK[263.7 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][28]/CLK[261.8 212.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][11]/CLK[264.1 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][9]/CLK[264.2 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][7]/CLK[262.7 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][6]/CLK[262.3 212.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][5]/CLK[262.6 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][28]/CLK[263.8 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][13]/CLK[262.3 212.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][11]/CLK[263.7 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][9]/CLK[262.9 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][7]/CLK[263 211.9](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][6]/CLK[263.7 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][5]/CLK[263.7 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][28]/CLK[263.7 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][19]/CLK[263.8 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][11]/CLK[263.7 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][9]/CLK[263.9 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][7]/CLK[262.8 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][6]/CLK[262.7 212.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][3]/CLK[262.4 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][28]/CLK[263.1 212.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][19]/CLK[262.1 212.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][13]/CLK[262.5 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][12]/CLK[262.3 212.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][9]/CLK[262.3 212.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][6]/CLK[263.7 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][9]/CLK[262.3 212.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][7]/CLK[263 211.9](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][6]/CLK[262 212.4](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][28]/CLK[261.3 212.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][11]/CLK[262.7 212.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][9]/CLK[262.2 212.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][6]/CLK[262.6 212.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][11]/CLK[263 211.9](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][6]/CLK[262.1 212.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][28]/CLK[262 212.6](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][11]/CLK[262.4 212.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][9]/CLK[262.2 212.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][6]/CLK[263.3 212.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[13]/CLK[263.1 212.3](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[29]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][0]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][4]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][7]/CLK[206.4 179.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl0_d_reg[3]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][20]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][27]/CLK[206.4 179.7](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][2]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][20]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][19]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][20]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][27]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][29]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][19]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][20]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][22]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][27]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][29]/CLK[206.4 179.5](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][22]/CLK[206.4 179.6](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][19]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][22]/CLK[206.4 180](ps)        200(ps)             
tx_core/dma_reg_tx/depth_left_reg[2]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[7]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[4]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[2]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[18]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[24]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[25]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[26]/CLK[206.4 179.3](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[29]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[27]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[5]/CLK[202.5 175.5](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[27]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[20]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_0_d_reg[5]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][28]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][29]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][27]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][29]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][5]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][28]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][3]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][5]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][28]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][3]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][5]/CLK[202.5 175.6](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][20]/CLK[202.5 175.5](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][27]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][29]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][3]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][5]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][20]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][27]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][29]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[20]/CLK[202.5 175.4](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][1]/CLK[260.7 212.5](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][2]/CLK[260.7 212.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl0_d_reg[0]/CLK[260.5 212.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl0_d_reg[1]/CLK[260.6 212.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl0_d_reg[2]/CLK[260.7 212.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl0_d_reg[4]/CLK[260.7 212.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl0_d_reg[5]/CLK[260.5 212.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl0_d_reg[6]/CLK[260.3 211.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl0_d_reg[7]/CLK[260.6 212.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][16]/CLK[269.2 221.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][13]/CLK[267.8 223.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][4]/CLK[259.9 211.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][0]/CLK[259.9 211.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][4]/CLK[260 211.4](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][13]/CLK[267.1 223.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][5]/CLK[268.6 222.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][4]/CLK[258.1 209.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][4]/CLK[259.8 211](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][19]/CLK[269.1 221.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][16]/CLK[269.1 221.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][13]/CLK[268.1 223.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][4]/CLK[265.2 219.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][4]/CLK[258.9 210](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][13]/CLK[269 221.9](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][5]/CLK[268.8 222.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][4]/CLK[269 221.9](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][5]/CLK[268.5 222.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][4]/CLK[262.1 215.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][4]/CLK[269.1 221.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][5]/CLK[269.1 221.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][4]/CLK[269.1 221.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][4]/CLK[269 222](ps)          200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][4]/CLK[268.4 222.9](ps)      200(ps)             
tx_core/dma_reg_tx/r_ptr_reg[0]/CLK[261.2 213.8](ps)      200(ps)             
tx_core/dma_reg_tx/r_ptr_reg[1]/CLK[269.2 221.3](ps)      200(ps)             
tx_core/dma_reg_tx/r_ptr_reg[2]/CLK[259.9 211.1](ps)      200(ps)             
tx_core/dma_reg_tx/r_ptr_reg[3]/CLK[259.9 211.1](ps)      200(ps)             
tx_core/dma_reg_tx/depth_left_reg[0]/CLK[260.7 212.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[56]/CLK[260.7 212.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[31]/CLK[268.7 222.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[29]/CLK[268.7 222.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[27]/CLK[266.6 222.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[26]/CLK[268.6 222.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[25]/CLK[268.7 222.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[24]/CLK[268.7 222.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[22]/CLK[266.1 221.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[20]/CLK[268.3 222.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[18]/CLK[268.7 222.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[17]/CLK[268.3 223](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[11]/CLK[268.7 222.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[10]/CLK[268.8 222.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[8]/CLK[268.8 222.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[5]/CLK[268.8 222.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[0]/CLK[268.7 222.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[5]/CLK[268.8 222.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[3]/CLK[268.7 222.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[24]/CLK[260.7 212.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[24]/CLK[260.3 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_vld_d_reg/CLK[257.4 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[63]/CLK[259 213.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[61]/CLK[257.4 215.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[59]/CLK[258.9 214.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[58]/CLK[257.4 213.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[55]/CLK[257.4 215.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[52]/CLK[257.4 216.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[51]/CLK[257.7 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[50]/CLK[258.2 208.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[48]/CLK[257.4 214.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[46]/CLK[257.7 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[40]/CLK[258 207.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[38]/CLK[257.4 216](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[34]/CLK[257.4 216.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[33]/CLK[257.5 208.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[14]/CLK[257.4 214](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[6]/CLK[257.4 213.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[1]/CLK[257.4 213.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[37]/CLK[257.4 215](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[36]/CLK[257.4 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[34]/CLK[257.4 213.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[32]/CLK[257.4 213.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[31]/CLK[257.4 214.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[28]/CLK[257.4 216.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[27]/CLK[257.9 214](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[26]/CLK[257.4 213.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[24]/CLK[258.1 207.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[22]/CLK[257.5 208.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[16]/CLK[257.4 213.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[14]/CLK[257.9 208](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[10]/CLK[257.4 214.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[9]/CLK[258.1 207.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[26]/CLK[258 207.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[26]/CLK[257.6 208.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[29]/CLK[257.4 216.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[14]/CLK[257.5 208.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[14]/CLK[257.7 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[28]/CLK[257.4 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[27]/CLK[257.4 216.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[2]/CLK[258.2 208.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[2]/CLK[257.4 216.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[22]/CLK[258.8 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[0]/CLK[257.4 216.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[13]/CLK[258.8 214.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[19]/CLK[257.5 214](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[19]/CLK[257.7 214](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[8]/CLK[257.4 213.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[8]/CLK[258.2 208.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[23]/CLK[257.4 214.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[23]/CLK[257.4 216.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[10]/CLK[257.4 214](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[10]/CLK[257.9 214](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[1]/CLK[258 207.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[1]/CLK[257.6 208.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[15]/CLK[257.7 214](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[6]/CLK[257.9 214](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[16]/CLK[258.5 214](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[20]/CLK[257.4 216.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[20]/CLK[258.1 216.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[31]/CLK[259.1 211.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[18]/CLK[258 207.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[6]/CLK[258.8 215.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data8_d_reg[7]/CLK[248.8 205.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data8_d_reg[1]/CLK[248.7 205.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[15]/CLK[248.8 205.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[10]/CLK[248.3 205.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[9]/CLK[248.5 205.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[5]/CLK[248.6 205.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[1]/CLK[248.8 205.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[0]/CLK[248.7 205.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[2]/CLK[248.7 205.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[57]/CLK[248.7 205.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[53]/CLK[249.2 206.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[49]/CLK[249.8 207](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[44]/CLK[249.7 206.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[43]/CLK[249.7 207](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[39]/CLK[249.4 206.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[35]/CLK[249.8 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[16]/CLK[248.5 205.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[30]/CLK[248.7 205.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[27]/CLK[248.9 206](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[18]/CLK[248.8 205.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[35]/CLK[249.9 206.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[50]/CLK[248.5 205.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[47]/CLK[247.8 205.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[45]/CLK[249 206.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[41]/CLK[250.3 206.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[31]/CLK[248.7 205.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[30]/CLK[250.4 206.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[26]/CLK[248.6 205.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[25]/CLK[250.3 206.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[30]/CLK[250.2 206.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[30]/CLK[250 206.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[14]/CLK[248.7 205.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[2]/CLK[248.4 205.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[2]/CLK[248.7 205.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[2]/CLK[248.8 205.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[2]/CLK[246.2 203.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[11]/CLK[248.5 205.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[11]/CLK[249.8 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[9]/CLK[248.8 205.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[9]/CLK[248.7 205.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[25]/CLK[247 204.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[25]/CLK[249.7 207](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[21]/CLK[248.9 205.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[21]/CLK[250.4 206.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[21]/CLK[249.7 207](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[0]/CLK[248.8 205.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[17]/CLK[248.7 205.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[17]/CLK[249.8 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[17]/CLK[249.7 207](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[19]/CLK[248.8 205.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[8]/CLK[248.7 205.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[5]/CLK[248.4 205.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[5]/CLK[250.3 206.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[10]/CLK[248.9 206](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[12]/CLK[249.8 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[1]/CLK[248.7 205.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[15]/CLK[248.9 205.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[6]/CLK[248.7 205.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[6]/CLK[248.5 205.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[16]/CLK[248.4 205.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[7]/CLK[247.8 205](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[7]/CLK[250.4 206.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[7]/CLK[249.8 206.8](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[28]/CLK[225.1 183](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[27]/CLK[225.1 182.9](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[20]/CLK[225.1 182.7](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[3]/CLK[225.1 182.9](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[2]/CLK[225.1 185](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[0]/CLK[225.1 185](ps)        200(ps)             
tx_core/axi_master/link_datain_1_d_reg[22]/CLK[225.1 184.9](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[20]/CLK[225.1 182.5](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[3]/CLK[225.1 182.5](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[22]/CLK[225.1 184.9](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[19]/CLK[225.1 182.7](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[17]/CLK[225.1 182.6](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[5]/CLK[225.1 182.9](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[3]/CLK[225.1 182.9](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[0]/CLK[225.1 185.1](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][5]/CLK[225.1 184.9](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/depth_left_reg[3]/CLK[225.1 184.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[27]/CLK[225.1 185.4](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/depth_left_reg[5]/CLK[225.1 184.1](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/depth_left_reg[0]/CLK[225.1 182.6](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/depth_left_reg[1]/CLK[225.1 182.6](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/depth_left_reg[2]/CLK[225.1 182.9](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/depth_left_reg[3]/CLK[225.1 184.6](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/depth_left_reg[4]/CLK[225.1 185.2](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/depth_left_reg[6]/CLK[225.1 184.9](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][0]/CLK[225.1 183.8](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][2]/CLK[225.1 183.2](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][3]/CLK[225.1 183](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][23]/CLK[225.1 185.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][0]/CLK[225.1 184.6](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][0]/CLK[225.1 184.1](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][2]/CLK[225.1 183.2](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][17]/CLK[225.1 182.7](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][22]/CLK[225.1 183.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][23]/CLK[225.1 185.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][0]/CLK[225.1 184.9](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][2]/CLK[225.1 183.2](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][17]/CLK[225.1 183](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][12]/CLK[262.1 211.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][23]/CLK[261.5 210.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][16]/CLK[261.5 210.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][3]/CLK[262.7 212.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][0]/CLK[261.5 210.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][18]/CLK[263 212.7](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][16]/CLK[261.9 211.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][12]/CLK[262.7 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][3]/CLK[262.5 212](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][0]/CLK[262.9 210.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][18]/CLK[262.9 211.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][16]/CLK[261.5 211.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][12]/CLK[262.7 212](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][10]/CLK[262.8 212](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][0]/CLK[261.5 211.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][12]/CLK[262.7 213](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][3]/CLK[262.8 212.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][3]/CLK[263.2 213.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][0]/CLK[261.5 210.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][24]/CLK[262.9 211.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][23]/CLK[262.9 210.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][18]/CLK[262.9 210.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][16]/CLK[261.5 210.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][12]/CLK[262.7 212](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][10]/CLK[262.7 212](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][3]/CLK[262.9 210.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][0]/CLK[261.5 211](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][18]/CLK[263.2 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][16]/CLK[261.5 211.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][12]/CLK[262.6 212.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][3]/CLK[262.9 210.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][0]/CLK[262.9 210.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][16]/CLK[261.5 211](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][3]/CLK[262.7 212.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][0]/CLK[261.5 210.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][23]/CLK[261.5 210.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][16]/CLK[261.7 211.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][13]/CLK[262.3 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][12]/CLK[263 212.7](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][5]/CLK[262.3 211.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][28]/CLK[261.5 211.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][11]/CLK[261.5 210.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][23]/CLK[262.2 211.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][16]/CLK[262.4 212.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][13]/CLK[262.2 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][12]/CLK[262.1 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][3]/CLK[262.9 213.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][0]/CLK[261.5 210.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][11]/CLK[261.5 210.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][23]/CLK[262.2 212](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][16]/CLK[261.9 211.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][13]/CLK[262.4 212.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][12]/CLK[262.9 210.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][5]/CLK[262.6 213](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][28]/CLK[261.5 211.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][14]/CLK[261.5 210.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][11]/CLK[261.5 210.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][23]/CLK[262.1 211.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][16]/CLK[262.4 211.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][13]/CLK[262.1 211.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][12]/CLK[263.3 213.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][5]/CLK[262.1 211.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][3]/CLK[262.9 211.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][0]/CLK[261.5 210.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][20]/CLK[287.8 229.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][17]/CLK[288.1 228.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][10]/CLK[287 231](ps)          200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][0]/CLK[285.3 230.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][17]/CLK[285.1 229.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][12]/CLK[286.3 228.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][10]/CLK[286.3 228.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][9]/CLK[286.4 228.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][1]/CLK[288 228.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][0]/CLK[288 228.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][20]/CLK[286.9 231](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][17]/CLK[288 228.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][10]/CLK[287.3 230.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][0]/CLK[285.7 229.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][19]/CLK[286.3 228.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][17]/CLK[286 230.6](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][7]/CLK[285.5 229.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][3]/CLK[286.3 228.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][1]/CLK[288 228.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][0]/CLK[285.5 229.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][20]/CLK[286.4 231.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][17]/CLK[288 228.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][10]/CLK[286.3 228.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][0]/CLK[285.5 230.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][19]/CLK[286.3 228.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][17]/CLK[285.6 230.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][3]/CLK[286.3 228.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][0]/CLK[288 228.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][24]/CLK[287.8 229.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][20]/CLK[287.8 229.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][17]/CLK[286 230.6](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][10]/CLK[287.8 229.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][0]/CLK[285.7 230.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][17]/CLK[288 228.5](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][11]/CLK[286.4 228.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][7]/CLK[286.4 228.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][1]/CLK[288 228.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][0]/CLK[288 228.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][28]/CLK[285.5 229.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][20]/CLK[288 228.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][19]/CLK[286.1 229.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][17]/CLK[288 228.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][11]/CLK[285.5 229.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][3]/CLK[287.8 229.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][1]/CLK[288 228.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][0]/CLK[285.5 229.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][3]/CLK[286.1 229.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][20]/CLK[287.8 229.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][19]/CLK[286.4 228.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][17]/CLK[288 228.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][10]/CLK[287.8 229.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][7]/CLK[286.4 228.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][1]/CLK[287.9 228.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][0]/CLK[285.6 229.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][28]/CLK[285.6 229.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][20]/CLK[288 228.9](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][19]/CLK[286.3 228.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][9]/CLK[286.3 228.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][7]/CLK[285.5 229.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][3]/CLK[287.7 229.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][1]/CLK[288 228.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][0]/CLK[287.9 228.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][3]/CLK[285.1 229.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][20]/CLK[287.7 230.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][19]/CLK[286.3 228.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][10]/CLK[288 228.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][7]/CLK[285.9 229.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][1]/CLK[287.9 228.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][0]/CLK[285.5 229.7](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[31]/CLK[283.2 225.1](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[9]/CLK[283.2 225.1](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[8]/CLK[283.1 225.7](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[11]/CLK[283.2 225.1](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[9]/CLK[283.1 225.3](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/depth_left_reg[1]/CLK[283.2 225.1](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/depth_left_reg[2]/CLK[280.9 226.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][23]/CLK[282.2 227.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][3]/CLK[284 225.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][22]/CLK[282.3 227.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][23]/CLK[282.3 227.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][22]/CLK[283.1 225.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][22]/CLK[284 225.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][22]/CLK[282.3 227.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][23]/CLK[282.3 227.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][22]/CLK[282.3 227.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][23]/CLK[284 225.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][22]/CLK[282.2 227.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][31]/CLK[282.8 226.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][24]/CLK[280.9 226.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][23]/CLK[284.1 225.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][8]/CLK[281.7 227.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][5]/CLK[284 225.6](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][3]/CLK[284 225.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][1]/CLK[283.3 227.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][6]/CLK[280.9 226.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][5]/CLK[283.1 225.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][3]/CLK[284.1 225.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][31]/CLK[281.7 227.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][25]/CLK[283.1 225.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][24]/CLK[283.6 227.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][23]/CLK[284 225.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][10]/CLK[282 228.2](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][8]/CLK[282.6 227](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][7]/CLK[283.3 227.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][5]/CLK[284 226.4](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][1]/CLK[281.9 227.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][6]/CLK[282.9 226.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][5]/CLK[283.2 225.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][3]/CLK[282.4 227.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][31]/CLK[284.1 225.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][25]/CLK[283.1 225.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][24]/CLK[280.9 226.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][23]/CLK[281.6 227.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][13]/CLK[283.4 227.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][8]/CLK[281.7 227.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][5]/CLK[284 225.9](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][3]/CLK[282.3 227.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][1]/CLK[283 228.2](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][6]/CLK[280.9 226.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][5]/CLK[283.2 225.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][3]/CLK[284 225.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][31]/CLK[281.6 227.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][25]/CLK[283.1 225.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][23]/CLK[282 228.2](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][13]/CLK[280.9 226.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][10]/CLK[282.3 228.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][8]/CLK[284.1 225.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][7]/CLK[283.5 227.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][5]/CLK[284.1 225.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][3]/CLK[283.8 226.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][1]/CLK[283.3 227.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][6]/CLK[282.9 226.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][5]/CLK[283.2 225.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][3]/CLK[283.1 225.4](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[30]/CLK[259.8 208.8](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[29]/CLK[260.4 208.7](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[17]/CLK[259.8 208.7](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[16]/CLK[259.8 208.9](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[14]/CLK[259.8 209](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[5]/CLK[260.5 208.7](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[26]/CLK[260.6 208.7](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[18]/CLK[260.1 208.7](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[17]/CLK[259.8 208.7](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[15]/CLK[259.7 208.7](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[10]/CLK[259.9 208.7](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[18]/CLK[259.7 208.7](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[14]/CLK[259.9 209](ps)        200(ps)             
tx_core/axi_master/link_datain_2_d_reg[12]/CLK[259.8 208.7](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[2]/CLK[260.2 208.7](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[0]/CLK[260.2 209.1](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[5]/CLK[260.4 208.7](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[16]/CLK[258.9 209.2](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[23]/CLK[260.3 208.7](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[28]/CLK[260.2 208.7](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[0]/CLK[260.2 209](ps)        200(ps)             
tx_core/axi_master/haddr0_d_reg[12]/CLK[259.8 209](ps)        200(ps)             
tx_core/axi_master/haddr0_d_reg[13]/CLK[259.8 208.8](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[16]/CLK[259.8 209.1](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[22]/CLK[259.8 209](ps)        200(ps)             
tx_core/axi_master/haddr0_d_reg[23]/CLK[259.8 209](ps)        200(ps)             
tx_core/axi_master/haddr0_d_reg[28]/CLK[260.3 208.7](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][5]/CLK[260 209.3](ps)        200(ps)             
tx_core/axi_master/haddr2_d_reg[0]/CLK[260.1 208.7](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[16]/CLK[259.9 208.7](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[23]/CLK[259.8 209](ps)        200(ps)             
tx_core/axi_master/haddr2_d_reg[28]/CLK[260.1 208.7](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/depth_left_reg[0]/CLK[260.6 208.7](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/depth_left_reg[1]/CLK[260.4 208.7](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/depth_left_reg[2]/CLK[260.5 208.7](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/depth_left_reg[4]/CLK[260.7 208.7](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/depth_left_reg[5]/CLK[260.7 208.7](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/depth_left_reg[5]/CLK[259.7 208.7](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/depth_left_reg[0]/CLK[259.7 208.7](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/depth_left_reg[3]/CLK[260 208.7](ps)        200(ps)             
tx_core/axi_master/pktctrl2_fifo/depth_left_reg[4]/CLK[259.8 208.7](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/depth_left_reg[0]/CLK[260.2 209](ps)        200(ps)             
tx_core/axi_master/pktctrl1_fifo/depth_left_reg[1]/CLK[260.3 208.7](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/depth_left_reg[2]/CLK[260.2 208.9](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/depth_left_reg[6]/CLK[259.8 208.7](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][14]/CLK[259.7 208.7](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][16]/CLK[259.8 208.9](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][14]/CLK[259.8 208.9](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][14]/CLK[259.8 208.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][13]/CLK[260 208.7](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][10]/CLK[260 208.7](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][7]/CLK[260 208.7](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][13]/CLK[260 208.7](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][10]/CLK[260 208.7](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][7]/CLK[260 208.7](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][24]/CLK[264.4 213.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][22]/CLK[267.4 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][18]/CLK[264 213.9](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][3]/CLK[264.4 213.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][24]/CLK[264.5 213.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][18]/CLK[264.9 214.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][8]/CLK[267.9 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][3]/CLK[267.6 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][25]/CLK[267.4 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][24]/CLK[264.4 213.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][23]/CLK[267.6 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][20]/CLK[267.7 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][8]/CLK[267.9 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][3]/CLK[267.6 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][23]/CLK[267.6 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][22]/CLK[267 213.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][18]/CLK[264.1 213.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][25]/CLK[267.5 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][20]/CLK[267.6 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][8]/CLK[266.7 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][8]/CLK[267.7 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][24]/CLK[264.4 213.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][18]/CLK[264.8 214.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][10]/CLK[264.5 213.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][8]/CLK[267.9 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][3]/CLK[264.1 213.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][24]/CLK[264.4 213.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][22]/CLK[262.5 214.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][18]/CLK[263.1 214.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][0]/CLK[264.4 213.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][27]/CLK[265.4 213.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][25]/CLK[266.3 213.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][22]/CLK[266.4 213.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][20]/CLK[266.8 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][17]/CLK[265.3 213.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][15]/CLK[265.2 213.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][14]/CLK[266.6 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][24]/CLK[264.8 214.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][22]/CLK[264.4 213.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][18]/CLK[263.5 214.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][3]/CLK[264.5 213.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][27]/CLK[265.4 213.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][22]/CLK[266.4 213.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][20]/CLK[267.1 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][18]/CLK[266.1 213.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][17]/CLK[265 214.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][7]/CLK[266.9 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][24]/CLK[267.9 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][22]/CLK[263.8 214.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][18]/CLK[263.3 214.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][0]/CLK[263.3 214.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][22]/CLK[265.1 214](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][20]/CLK[265 214](ps)          200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][18]/CLK[266 213.5](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][17]/CLK[266 213.5](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][15]/CLK[266.3 213.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][7]/CLK[267.1 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][24]/CLK[263.3 214.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][22]/CLK[264.2 213.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][18]/CLK[263.3 214.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][3]/CLK[264.5 213.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][22]/CLK[265.7 213.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][20]/CLK[267.6 213.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][18]/CLK[266.2 213.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][17]/CLK[264.8 214.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][15]/CLK[265.3 213.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][7]/CLK[265 214.1](ps)        200(ps)             
tx_core/axi_master/dch_cur_state_reg[0]/CLK[254.8 213.8](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][0]/CLK[264.7 221](ps)        200(ps)             
tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][1]/CLK[264.7 221](ps)        200(ps)             
tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][2]/CLK[264.5 221](ps)        200(ps)             
tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][3]/CLK[262.8 221](ps)        200(ps)             
tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][4]/CLK[262.6 220.9](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][6]/CLK[264.6 221](ps)        200(ps)             
tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][7]/CLK[264.1 221](ps)        200(ps)             
tx_core/axi_master/pfifo_frag_cnt_2_d_reg[3]/CLK[254.8 214.7](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_2_d_reg[6]/CLK[254.8 214.8](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_1_d_reg[0]/CLK[254.8 213.4](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_1_d_reg[1]/CLK[254.8 214.4](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_1_d_reg[2]/CLK[254.8 214.2](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_1_d_reg[3]/CLK[254.8 214.6](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_1_d_reg[4]/CLK[254.8 214.8](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_1_d_reg[6]/CLK[254.8 214.8](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_1_d_reg[7]/CLK[254.8 213.4](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/r_ptr_reg[0]/CLK[268.6 221.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[14]/CLK[254.8 214.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl1_d_reg[0]/CLK[265 221](ps)          200(ps)             
tx_core/axi_master/pfifo_datain_ctrl1_d_reg[1]/CLK[264.8 221](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_ctrl1_d_reg[2]/CLK[265 221](ps)          200(ps)             
tx_core/axi_master/pfifo_datain_ctrl1_d_reg[3]/CLK[256.1 217](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_ctrl1_d_reg[4]/CLK[254.8 214.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl1_d_reg[5]/CLK[264.9 221](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_ctrl1_d_reg[6]/CLK[254.8 213.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl1_d_reg[7]/CLK[254.8 213.4](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/r_ptr_reg[0]/CLK[254.8 214.5](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/depth_left_reg[6]/CLK[263.7 221.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[15]/CLK[263.3 221](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[7]/CLK[262.9 221](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[6]/CLK[254.8 211.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[4]/CLK[263.8 221](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[3]/CLK[261.1 220](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[2]/CLK[262.6 220.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[1]/CLK[264.7 221](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[0]/CLK[254.8 212.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[7]/CLK[264.8 221](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[7]/CLK[266 221.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[4]/CLK[265.5 221.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/load24_d_reg/CLK[265 221.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[30]/CLK[265.4 221.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[4]/CLK[267.2 221.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[0]/CLK[267.7 221.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[1]/CLK[265.5 221.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[6]/CLK[266.4 221.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[22]/CLK[265.4 221.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[5]/CLK[269.5 220.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[30]/CLK[265.6 221.4](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_1_d_reg[5]/CLK[205.9 171.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[14]/CLK[203 168.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[7]/CLK[204.1 169.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[6]/CLK[201.1 166.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[3]/CLK[204.1 169.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[26]/CLK[201 166.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[30]/CLK[203.5 169.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[14]/CLK[203.3 169](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[27]/CLK[200.7 163.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[22]/CLK[200.7 163.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[9]/CLK[200.7 163.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[19]/CLK[204.2 169.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[3]/CLK[200.7 163.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[23]/CLK[203.3 168.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[23]/CLK[201.8 167.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[10]/CLK[200.7 163.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[16]/CLK[200.7 163.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[7]/CLK[203.6 169.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[19]/CLK[200.7 163.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[18]/CLK[201.5 167.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[17]/CLK[200.7 163.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[15]/CLK[203.9 169.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[8]/CLK[200.7 164.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[3]/CLK[200.7 164.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[2]/CLK[200.7 164](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[1]/CLK[200.7 163.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[28]/CLK[204.1 169.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[10]/CLK[203.9 169.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[26]/CLK[200.7 164.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[14]/CLK[200.7 163.6](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/r_ptr_reg[0]/CLK[218.1 185.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[20]/CLK[218.1 184.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[22]/CLK[218.1 184.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[25]/CLK[218.1 185](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[4]/CLK[218.1 184.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[20]/CLK[218.1 184.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[22]/CLK[218.1 184.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[24]/CLK[218.1 184.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[25]/CLK[218.1 185](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crc_vld_d_reg/CLK[218.1 185.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_vld_2d_reg/CLK[218.1 184.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data8_d_reg[6]/CLK[218.1 186.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data8_d_reg[4]/CLK[218.1 186](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[12]/CLK[218.1 184.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[10]/CLK[218.1 184.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[5]/CLK[218.1 184.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[2]/CLK[218.1 184.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[1]/CLK[218.1 184.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[2]/CLK[218.1 185](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/load16_d_reg/CLK[218.1 183.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[29]/CLK[218.1 186.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[28]/CLK[218.1 183.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[28]/CLK[218.1 185.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[22]/CLK[218.1 186.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[24]/CLK[218.1 184.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[21]/CLK[218.1 184.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[21]/CLK[218.1 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[13]/CLK[218.1 186.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[13]/CLK[218.1 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[17]/CLK[218.1 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[17]/CLK[218.1 184.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[19]/CLK[218.1 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[5]/CLK[218.1 186.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[18]/CLK[218.1 184.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[18]/CLK[218.1 186.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[31]/CLK[218.1 185.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[23]/CLK[218.1 183.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[21]/CLK[218.1 186.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[20]/CLK[218.1 184](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[14]/CLK[218.1 181.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[13]/CLK[218.1 184.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[12]/CLK[218.1 184.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[10]/CLK[218.1 181.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[9]/CLK[218.1 184.1](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[0]/CLK[262.3 202.9](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[1]/CLK[261.6 202.9](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[2]/CLK[261.6 202.8](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[3]/CLK[261.6 203.1](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[4]/CLK[261.6 203](ps)        200(ps)             
tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[0]/CLK[261.6 202.8](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[1]/CLK[261.6 202.8](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[2]/CLK[261.6 202.8](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[3]/CLK[261.6 202.9](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/w_ptr_reg[1]/CLK[262.2 206.1](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/w_ptr_reg[2]/CLK[262.2 206](ps)        200(ps)             
tx_core/axi_master/pkt0_fifo/w_ptr_reg[3]/CLK[262.2 206.1](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/w_ptr_reg[4]/CLK[261.6 203.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl2_d_reg[0]/CLK[261.6 203](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[0]/CLK[261.6 203.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[1]/CLK[262.2 206.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[2]/CLK[261.8 202.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[3]/CLK[261.8 202.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[4]/CLK[261.9 202.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[7]/CLK[262.5 203.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[8]/CLK[261.9 202.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[13]/CLK[261.6 202.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[17]/CLK[262.2 206.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[20]/CLK[262.2 205.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[21]/CLK[262.5 203](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[22]/CLK[262.2 206](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[25]/CLK[262.2 205.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[26]/CLK[262.4 203.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[29]/CLK[262.1 202.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[36]/CLK[261.8 202.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[49]/CLK[261.8 202.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[55]/CLK[262.2 206.2](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/w_ptr_reg[0]/CLK[261.8 202.8](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/w_ptr_reg[1]/CLK[261.6 202.8](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/w_ptr_reg[2]/CLK[261.6 203.1](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/w_ptr_reg[3]/CLK[261.8 202.8](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/r_ptr_reg[1]/CLK[262 204.9](ps)        200(ps)             
tx_core/axi_master/pkt1_fifo/r_ptr_reg[2]/CLK[261.6 203](ps)        200(ps)             
tx_core/axi_master/pkt1_fifo/r_ptr_reg[4]/CLK[261.6 203.2](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[1]/CLK[261.8 202.8](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[4]/CLK[261.9 202.8](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[5]/CLK[261.9 202.8](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[0]/CLK[261.6 203.1](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[1]/CLK[261.8 202.8](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[2]/CLK[261.7 202.8](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[5]/CLK[261.7 202.8](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[0]/CLK[262.2 205.7](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[1]/CLK[262.2 206.2](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[2]/CLK[262.3 203.2](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[3]/CLK[262.3 203.1](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[4]/CLK[262.1 205.4](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[5]/CLK[262.1 202.9](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[6]/CLK[262 202.8](ps)        200(ps)             
tx_core/axi_slave/burst_addr_d_reg[7]/CLK[262 202.8](ps)        200(ps)             
tx_core/axi_slave/burst_addr_d_reg[8]/CLK[261.8 202.8](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[9]/CLK[261.7 202.8](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[10]/CLK[261.6 202.8](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[12]/CLK[261.9 203.5](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[13]/CLK[261.8 204.1](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[14]/CLK[262.2 205.5](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[15]/CLK[262.2 205.5](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[16]/CLK[261.6 202.8](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[17]/CLK[261.6 202.8](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[18]/CLK[261.6 202.8](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[23]/CLK[261.6 203.1](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[25]/CLK[261.6 203.1](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/r_ptr_reg[1]/CLK[241.6 196.2](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/r_ptr_reg[2]/CLK[241.6 195.9](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/r_ptr_reg[3]/CLK[241.6 196.2](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/r_ptr_reg[4]/CLK[241.6 196.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[0]/CLK[241.6 195.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[5]/CLK[241.6 196](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[6]/CLK[241.6 194.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[10]/CLK[241.6 196.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[13]/CLK[241.6 196.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[14]/CLK[241.6 197.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[15]/CLK[241.6 196](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[17]/CLK[241.6 196.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[18]/CLK[241.6 196.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[19]/CLK[241.6 196](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[21]/CLK[241.6 195.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[23]/CLK[241.6 196.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[24]/CLK[241.6 195.3](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[30]/CLK[241.6 196](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[37]/CLK[241.6 196.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[38]/CLK[241.6 197](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[46]/CLK[241.6 196.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[47]/CLK[241.6 196.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[49]/CLK[241.6 196.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[58]/CLK[241.6 196.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[5]/CLK[241.6 195.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[34]/CLK[241.6 196](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[35]/CLK[241.6 195.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[39]/CLK[241.6 196.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[42]/CLK[241.6 195.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[50]/CLK[241.6 196.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[1]/CLK[241.6 195.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[17]/CLK[241.6 196.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[21]/CLK[241.6 195.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[27]/CLK[241.6 196.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[31]/CLK[241.6 195.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[35]/CLK[241.6 196.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[38]/CLK[241.6 196.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[41]/CLK[241.6 196.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[45]/CLK[241.6 194.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[47]/CLK[241.6 196.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[49]/CLK[241.6 196.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[51]/CLK[241.6 196.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[52]/CLK[241.6 196](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[53]/CLK[241.6 196.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[58]/CLK[241.6 196.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[60]/CLK[241.6 196.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[61]/CLK[241.6 196](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[63]/CLK[241.6 196.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[0]/CLK[241.6 195.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[16]/CLK[241.6 195.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[20]/CLK[241.6 195.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[16]/CLK[241.6 194.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[11]/CLK[241.6 195.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[30]/CLK[241.6 195.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[23]/CLK[241.6 195.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[20]/CLK[241.6 195.9](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[0]/CLK[241.6 196](ps)        200(ps)             
tx_core/tx_crc/crcfifo1/depth_left_reg[2]/CLK[241.6 194.9](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[5]/CLK[254.8 205.6](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[4]/CLK[255.1 205.4](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[5]/CLK[254.8 205.6](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/w_ptr_reg[0]/CLK[256.9 206.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[1]/CLK[258.4 205.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[2]/CLK[260 204.2](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[4]/CLK[256.8 207](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[7]/CLK[257.2 206.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[8]/CLK[254.8 205.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[11]/CLK[260.2 204.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[26]/CLK[257.3 206.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[44]/CLK[259 205.4](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[60]/CLK[259 205.3](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[63]/CLK[259.4 205](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[6]/CLK[256.9 206.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[9]/CLK[255.3 205.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[10]/CLK[254.8 205.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[11]/CLK[255.4 204.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[12]/CLK[252.5 204.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[14]/CLK[255.2 205.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[15]/CLK[256.9 206.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[16]/CLK[256.9 206.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[18]/CLK[252.5 205.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[19]/CLK[256 207.1](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[23]/CLK[255.3 205.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[27]/CLK[256.9 206.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[28]/CLK[254.6 206.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[30]/CLK[253.3 206.3](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[31]/CLK[255.4 204.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[37]/CLK[254.8 205.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[38]/CLK[255.3 205.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[40]/CLK[255.1 205.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[43]/CLK[254.7 205.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[44]/CLK[254.4 205.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[45]/CLK[255.4 204.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[46]/CLK[260.2 204.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[47]/CLK[253.3 205.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[48]/CLK[255 205.6](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[51]/CLK[255.4 204.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[52]/CLK[254.6 205.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[53]/CLK[260.1 204.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[54]/CLK[254.8 205.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[58]/CLK[260.2 204.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[60]/CLK[260.1 204.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[63]/CLK[257.7 206.3](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[2]/CLK[259.9 204.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[7]/CLK[257.5 206.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[8]/CLK[254.9 205.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[11]/CLK[259.8 204.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[26]/CLK[256.9 206.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[36]/CLK[260.1 204.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[44]/CLK[254.9 205.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[54]/CLK[260.2 204.2](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/w_ptr_reg[4]/CLK[254.8 205.6](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/w_ptr_reg[5]/CLK[254.9 205.5](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[0]/CLK[255.2 205.3](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[3]/CLK[255.3 205.2](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[4]/CLK[254.8 205.6](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[5]/CLK[254.8 205.6](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[4]/CLK[255.3 205.2](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[5]/CLK[255.3 205.3](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/depth_left_reg[0]/CLK[258.4 205.8](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/depth_left_reg[1]/CLK[258.4 205.8](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/depth_left_reg[3]/CLK[258.4 205.8](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/depth_left_reg[4]/CLK[258.3 205.9](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/w_ptr_reg[0]/CLK[240.5 196.4](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/w_ptr_reg[1]/CLK[242.8 202.4](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/w_ptr_reg[2]/CLK[243.4 205.3](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/w_ptr_reg[3]/CLK[243.5 205.1](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/w_ptr_reg[4]/CLK[243.4 205.2](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/w_ptr_reg[5]/CLK[243.4 205.3](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/r_ptr_reg[1]/CLK[243.5 205](ps)        200(ps)             
tx_core/axi_master/pkt2_fifo/r_ptr_reg[2]/CLK[243.4 205.3](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/r_ptr_reg[3]/CLK[241 197.6](ps)        200(ps)             
tx_core/axi_master/pkt2_fifo/r_ptr_reg[4]/CLK[241.8 199.6](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/r_ptr_reg[5]/CLK[241 197.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[26]/CLK[242 207.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[22]/CLK[242.6 208.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[18]/CLK[242.7 208.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[5]/CLK[243.1 208.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[48]/CLK[242 207.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[47]/CLK[242.5 208.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[27]/CLK[242 208](ps)          200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[23]/CLK[242 208.1](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[22]/CLK[241 197.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[16]/CLK[238.3 192](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[15]/CLK[240.9 197.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[14]/CLK[242 208.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[13]/CLK[238.3 192](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[11]/CLK[242 208.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[10]/CLK[238.2 192.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[9]/CLK[238.3 192](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[8]/CLK[239.2 193.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[7]/CLK[242.1 208.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[6]/CLK[242.5 208.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[5]/CLK[242 207.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[4]/CLK[238.3 192](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[2]/CLK[242 208.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[1]/CLK[242.2 208.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[0]/CLK[239.2 193.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[4]/CLK[242 207.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[24]/CLK[242 208.2](ps)        200(ps)             
tx_core/axi_slave/w_ach_cur_state_reg[0]/CLK[241 197.6](ps)        200(ps)             
tx_core/axi_slave/awready_d_reg/CLK[241.1 197.6](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[0]/CLK[243.4 205.3](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[1]/CLK[243.4 205.2](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[2]/CLK[243.4 205.2](ps)      200(ps)             
tx_core/tx_rs/bvalid_reg[6]/CLK  [242.4 208.5](ps)      200(ps)             
tx_core/tx_rs/bvalid_reg[2]/CLK  [242.6 208.5](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[28]/CLK[242.3 208.4](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[30]/CLK[242.3 208.4](ps)      200(ps)             
tx_core/tx_rs/pkt_ctrl_d_reg[5]/CLK[243.2 208.5](ps)      200(ps)             
tx_core/tx_rs/pkt_ctrl_d_reg[6]/CLK[243.8 206.7](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[28]/CLK[243.6 208.3](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[37]/CLK[243.7 205.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[29]/CLK[243.8 206.1](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[38]/CLK[243.8 208](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[56]/CLK[243.2 208.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[4]/CLK[243.8 207.3](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[6]/CLK[243.8 207.3](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[0]/CLK[243.8 207.3](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[6]/CLK[243.4 205.3](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[20]/CLK[243.8 207.3](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[30]/CLK[243.4 205.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[45]/CLK[236.7 206.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[43]/CLK[236.7 195.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[42]/CLK[236.7 197](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[40]/CLK[236.7 196.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[39]/CLK[236.7 195.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[38]/CLK[236.7 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[35]/CLK[236.7 206](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[34]/CLK[236.7 206.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[32]/CLK[236.7 195.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[31]/CLK[236.7 203.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[29]/CLK[236.7 207](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[24]/CLK[236.7 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[23]/CLK[236.7 206](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[20]/CLK[236.7 195.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[19]/CLK[236.7 207.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[17]/CLK[236.7 207.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[16]/CLK[236.7 205.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[13]/CLK[236.7 206.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[11]/CLK[236.7 196.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[50]/CLK[236.7 203.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[46]/CLK[236.7 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[42]/CLK[236.7 206.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[26]/CLK[236.7 204](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[26]/CLK[236.7 203.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[29]/CLK[236.7 207.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[22]/CLK[236.7 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[22]/CLK[236.7 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[4]/CLK[236.7 195.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[25]/CLK[236.7 206](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[24]/CLK[236.7 204](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[13]/CLK[236.7 207.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[19]/CLK[236.7 195.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[8]/CLK[236.7 207.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[23]/CLK[236.7 205.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[10]/CLK[236.7 195.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[16]/CLK[236.7 195.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[18]/CLK[236.7 201.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[18]/CLK[236.7 205.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[7]/CLK[236.7 206.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[31]/CLK[236.7 208.1](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/depth_left_reg[0]/CLK[236.7 197.9](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/depth_left_reg[1]/CLK[236.7 198](ps)        200(ps)             
tx_core/axi_slave/wchrsp_fifo/depth_left_reg[3]/CLK[236.7 198.1](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/depth_left_reg[4]/CLK[236.7 198.1](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt2_d_reg[4]/CLK[236.7 197.2](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt2_d_reg[5]/CLK[236.7 197.5](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt2_d_reg[6]/CLK[236.7 197.1](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt2_d_reg[7]/CLK[236.7 196.6](ps)      200(ps)             
tx_core/tx_rs/bvalid_reg[7]/CLK  [236.7 195.6](ps)      200(ps)             
tx_core/tx_rs/IDC_cnt_d_reg[0]/CLK[236.7 208.2](ps)      200(ps)             
tx_core/tx_rs/IDC_cnt_d_reg[1]/CLK[236.7 208.2](ps)      200(ps)             
tx_core/tx_rs/idlernd_cnt_d_reg[0]/CLK[236.7 208.2](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/depth_left_reg[5]/CLK[236.7 197.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[48]/CLK[231.9 205.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[41]/CLK[231.7 205](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[26]/CLK[234 206.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[22]/CLK[231.7 205](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[15]/CLK[234.6 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[14]/CLK[235.5 207.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[12]/CLK[234.9 207.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[10]/CLK[234 206.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[9]/CLK[235.1 207.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[8]/CLK[235.5 207.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[7]/CLK[235.3 207.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[6]/CLK[235.4 207.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[5]/CLK[235.5 207.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[4]/CLK[235.5 207.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[3]/CLK[234.4 206.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[2]/CLK[235.5 207.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[1]/CLK[235.5 207.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[0]/CLK[235.5 207.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[53]/CLK[235.3 207.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[51]/CLK[227.5 200.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[49]/CLK[231.4 204.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[43]/CLK[232.6 205.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[40]/CLK[228.1 194.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[34]/CLK[234.2 206.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[31]/CLK[230.6 204.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[30]/CLK[230.9 204.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[29]/CLK[232.5 205.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[28]/CLK[227.5 200.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[25]/CLK[232.2 205.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[24]/CLK[230.9 204.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[21]/CLK[235.3 207.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[20]/CLK[227.5 192.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[19]/CLK[227.5 192.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[18]/CLK[235.3 207.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[17]/CLK[235.3 207.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[12]/CLK[227.5 192.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[29]/CLK[227.5 198](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[27]/CLK[227.5 195.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[25]/CLK[231.7 204.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[21]/CLK[232.5 205.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[21]/CLK[231 204.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[0]/CLK[231.7 205](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[0]/CLK[230 203.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[13]/CLK[232.4 205.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[19]/CLK[233.3 206.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[23]/CLK[230.9 204.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[10]/CLK[235.4 207.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[12]/CLK[232.5 205.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[6]/CLK[231 204.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[6]/CLK[230.6 204.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[16]/CLK[229.9 203.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[7]/CLK[232.3 205.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[21]/CLK[227.5 192.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[57]/CLK[206.1 179.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[45]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[31]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[30]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[29]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[28]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[25]/CLK[206.1 176.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[24]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[23]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[21]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[20]/CLK[206.1 176.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[19]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[17]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[16]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[15]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[14]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[13]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[12]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[11]/CLK[206.1 178.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[10]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[9]/CLK[206.1 178.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[8]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[6]/CLK[206.1 180.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[0]/CLK[206.1 178.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[41]/CLK[206.5 181.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[3]/CLK[206.1 178.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[30]/CLK[206.1 180.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[9]/CLK[206.5 181.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[27]/CLK[206.1 178.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[5]/CLK[206.8 181.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[11]/CLK[206.4 181.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[9]/CLK[208.3 182.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[4]/CLK[207.8 182.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[3]/CLK[208.4 182.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[6]/CLK[208.4 182.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[18]/CLK[207.3 181.8](ps)      200(ps)             
tx_core/tx_rs/bvalid_reg[0]/CLK  [206.1 176](ps)        200(ps)             
tx_core/tx_rs/bvalid_reg[1]/CLK  [206.1 178.2](ps)      200(ps)             
tx_core/tx_rs/bvalid_reg[3]/CLK  [206.1 176](ps)        200(ps)             
tx_core/tx_rs/crc_left_d_reg[16]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_rs/crc_left_d_reg[17]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_rs/crc_left_d_reg[20]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_rs/crc_left_d_reg[22]/CLK[206.1 176](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[0]/CLK[223.9 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[53]/CLK[222.1 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[33]/CLK[222.1 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[47]/CLK[229.3 196](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[46]/CLK[229.4 194.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[44]/CLK[229.3 194.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[37]/CLK[229.2 196.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[36]/CLK[221.8 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[33]/CLK[221.7 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[30]/CLK[222 187.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[28]/CLK[229.2 196.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[27]/CLK[221.8 187.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[25]/CLK[223.4 187.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[21]/CLK[229.3 196](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[18]/CLK[223.3 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[37]/CLK[229.3 194.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[36]/CLK[229.1 193.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[34]/CLK[224.8 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[25]/CLK[227.3 188.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[20]/CLK[223.9 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[17]/CLK[226.6 187.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[14]/CLK[228.1 190.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[10]/CLK[223.7 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[8]/CLK[225.1 187.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[7]/CLK[224.8 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[6]/CLK[229.1 193.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[5]/CLK[229.1 193.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[4]/CLK[224.4 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[3]/CLK[229.1 194](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[2]/CLK[224.8 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[1]/CLK[229.1 194](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[45]/CLK[223.6 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[44]/CLK[229.4 195.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[37]/CLK[229.4 195.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[36]/CLK[229.2 196.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[26]/CLK[222.2 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[30]/CLK[229.3 195.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[29]/CLK[228.3 190.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[14]/CLK[229.1 196.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[28]/CLK[229.1 193.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[28]/CLK[229.3 196](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[27]/CLK[229.1 193.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[2]/CLK[224.3 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[2]/CLK[221.6 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[2]/CLK[222.1 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[11]/CLK[229.3 196](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[9]/CLK[224.8 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[9]/CLK[222.1 187.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[25]/CLK[224.4 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[21]/CLK[222.1 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[17]/CLK[222.2 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[17]/CLK[228.8 192.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[17]/CLK[221.7 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[17]/CLK[222.1 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[5]/CLK[229.1 196.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[5]/CLK[229.1 196.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[3]/CLK[229.3 196.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[1]/CLK[229.1 196.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[1]/CLK[229.1 196.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[15]/CLK[229.1 193.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[6]/CLK[224.8 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[20]/CLK[224.6 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[20]/CLK[229.2 196.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[20]/CLK[223.7 187.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[31]/CLK[236.2 203.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[25]/CLK[236.2 203.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[7]/CLK[236.2 203.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[2]/CLK[236.4 197.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[63]/CLK[238.1 199.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[62]/CLK[236.3 198](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[61]/CLK[239.4 203.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[58]/CLK[239.3 204.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[55]/CLK[236.4 197.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[54]/CLK[236.3 203.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[51]/CLK[236.4 197.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[50]/CLK[236.3 203.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[49]/CLK[239.3 204.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[47]/CLK[237.1 204.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[46]/CLK[236.4 197.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[43]/CLK[237.5 198.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[42]/CLK[236.2 203.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[41]/CLK[236.4 196.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[40]/CLK[239.1 205.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[39]/CLK[236.4 197.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[37]/CLK[236.3 203.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[35]/CLK[239.5 203.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[34]/CLK[239.3 204.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[32]/CLK[239.5 204.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[27]/CLK[239.5 203.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[55]/CLK[239.3 203](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[52]/CLK[236.4 197.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[39]/CLK[236.4 197.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[38]/CLK[236.4 197.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[35]/CLK[236.3 197.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[33]/CLK[236.5 197.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[32]/CLK[236.4 197.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[26]/CLK[236.4 196.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[30]/CLK[236.3 198](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[14]/CLK[236.4 197.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[14]/CLK[239 201.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[28]/CLK[236.4 197.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[2]/CLK[236.4 197](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[11]/CLK[236.3 197.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[11]/CLK[236.4 204.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[9]/CLK[236.4 197.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[25]/CLK[236.2 203.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[25]/CLK[236.4 204](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[17]/CLK[236.5 197.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[19]/CLK[237.9 205.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[8]/CLK[236.4 197.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[8]/CLK[238.7 205.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[5]/CLK[236.3 203.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[3]/CLK[236.3 198](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[1]/CLK[236.3 197.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[15]/CLK[236.4 197.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[15]/CLK[236.7 204.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[16]/CLK[236.4 197](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[31]/CLK[236.2 203.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[31]/CLK[236.3 197.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[31]/CLK[236.5 196.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[7]/CLK[236.4 196.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[18]/CLK[236.5 204.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[26]/CLK[236.4 197.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[2]/CLK[236.4 197.7](ps)      200(ps)             
tx_core/axi_slave/w_dch_cur_state_reg[1]/CLK[230.1 185.4](ps)      200(ps)             
tx_core/axi_slave/wready_d_reg/CLK[227.6 186.1](ps)      200(ps)             
tx_core/tx_rs/pkt_ctrl_d_reg[7]/CLK[227.8 185.3](ps)      200(ps)             
tx_core/tx_rs/crc_bvalid_d_reg[1]/CLK[230.2 183.7](ps)      200(ps)             
tx_core/tx_rs/bvalid_reg[4]/CLK  [230.2 183.7](ps)      200(ps)             
tx_core/tx_rs/bvalid_reg[5]/CLK  [230.2 183.7](ps)      200(ps)             
tx_core/tx_rs/crc_bvalid_d_reg[0]/CLK[230.3 183.8](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[0]/CLK[223.4 180.3](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[1]/CLK[226.4 185.5](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[2]/CLK[227.2 185.5](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[3]/CLK[224.6 184.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[4]/CLK[223.4 180.3](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[5]/CLK[228.5 186.2](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[6]/CLK[228.3 184.8](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[7]/CLK[229.2 186.2](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[8]/CLK[223.5 180.2](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[9]/CLK[223.6 180.1](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[10]/CLK[223.4 180.3](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[11]/CLK[230.3 184.5](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[12]/CLK[223.4 180.3](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[13]/CLK[230.3 183.8](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[14]/CLK[223.4 180.2](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[15]/CLK[230.3 183.9](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[18]/CLK[224 181.1](ps)        200(ps)             
tx_core/tx_rs/crc_left_d_reg[19]/CLK[230 185.6](ps)        200(ps)             
tx_core/tx_rs/crc_left_d_reg[21]/CLK[230.1 185.4](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[23]/CLK[230.3 184.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[24]/CLK[223.5 180.2](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[25]/CLK[227.3 185.5](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[26]/CLK[224.5 182.9](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[27]/CLK[230.1 185.5](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[29]/CLK[230.2 185.3](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[31]/CLK[230.3 183.9](ps)      200(ps)             
tx_core/tx_rs/pkt_ctrl_d_reg[1]/CLK[228.3 184.9](ps)      200(ps)             
tx_core/tx_rs/pkt_ctrl_d_reg[4]/CLK[227.8 185.3](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[1]/CLK[228.2 185](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[3]/CLK[227.8 185.3](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[5]/CLK[227.7 185.3](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[6]/CLK[227.7 185.3](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[15]/CLK[227.7 185.3](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[20]/CLK[229.7 186](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[29]/CLK[228.2 184.9](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[30]/CLK[228.3 184.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[44]/CLK[227.1 186](ps)        200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[20]/CLK[228.1 186.2](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[47]/CLK[227.8 185.3](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[23]/CLK[227.9 185.2](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[52]/CLK[229.6 186](ps)        200(ps)             
tx_core/tx_rs/xgmii_txc_d_reg[0]/CLK[226.2 185.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txc_d_reg[3]/CLK[230.3 185](ps)        200(ps)             
tx_core/tx_rs/xgmii_txc_d_reg[1]/CLK[228 185.1](ps)        200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[26]/CLK[228 185.1](ps)        200(ps)             
tx_core/tx_rs/crc_tx_d_reg[31]/CLK[229.4 186.1](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[4]/CLK[227.8 185.3](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[12]/CLK[226.9 185.5](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[15]/CLK[229.2 186.2](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[27]/CLK[228.8 186.2](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/r_ptr_reg[5]/CLK[207.1 171.4](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[0]/CLK[208.1 169](ps)        200(ps)             
tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[1]/CLK[207.8 170.5](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[3]/CLK[208.1 169](ps)        200(ps)             
tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[4]/CLK[208 169](ps)          200(ps)             
tx_core/tx_crc/crcfifo0/w_ptr_reg[0]/CLK[206.8 164](ps)        200(ps)             
tx_core/tx_crc/crcfifo0/w_ptr_reg[1]/CLK[206.8 164.5](ps)      200(ps)             
tx_core/tx_crc/crcfifo0/w_ptr_reg[2]/CLK[206.8 164.5](ps)      200(ps)             
tx_core/tx_crc/crcfifo0/w_ptr_reg[3]/CLK[206.8 164.5](ps)      200(ps)             
tx_core/tx_rs/pkt_ctrl_d_reg[0]/CLK[207.7 171.1](ps)      200(ps)             
tx_core/tx_rs/pkt_ctrl_d_reg[2]/CLK[207.4 171.3](ps)      200(ps)             
tx_core/tx_rs/pkt_ctrl_d_reg[3]/CLK[207.5 171.3](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[0]/CLK[208.1 168.9](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[2]/CLK[206.4 171.4](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[4]/CLK[206.9 163.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[9]/CLK[207.8 170.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[24]/CLK[206.1 171.3](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[25]/CLK[205.9 171.2](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[26]/CLK[208 167.1](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[27]/CLK[208.1 170.3](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[30]/CLK[207.9 171](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[31]/CLK[208 170.7](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[33]/CLK[207.1 164.1](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[34]/CLK[206.8 164.9](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[35]/CLK[207.1 171.4](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[27]/CLK[207.1 171.4](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[36]/CLK[208.2 168.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[28]/CLK[206.7 165.3](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[39]/CLK[206.8 164.7](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[31]/CLK[206.7 165.2](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[46]/CLK[207.8 170.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[50]/CLK[208.2 169.9](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[57]/CLK[206.8 164.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[58]/CLK[206.8 164.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[59]/CLK[206.8 164.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[3]/CLK[206.9 171.4](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[60]/CLK[206 171.2](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[61]/CLK[205.9 171.2](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[5]/CLK[206.7 165.3](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[62]/CLK[206.2 171.3](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[63]/CLK[206.7 165.1](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[7]/CLK[206.5 171.4](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[24]/CLK[206.2 171.3](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[25]/CLK[207.4 171.3](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[1]/CLK[206.6 165.4](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[2]/CLK[206.7 163.3](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[0]/CLK[208.2 170.1](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[2]/CLK[206.8 164.7](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[3]/CLK[208.1 169](ps)        200(ps)             
tx_core/tx_rs/crc_tx_d_reg[5]/CLK[208.1 169](ps)        200(ps)             
tx_core/tx_rs/crc_tx_d_reg[10]/CLK[207.4 171.3](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[14]/CLK[206.6 165.4](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[16]/CLK[206.2 171.3](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[17]/CLK[206.9 171.4](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[18]/CLK[208.1 170.6](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[21]/CLK[207.5 171.2](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[22]/CLK[206 171.3](ps)        200(ps)             
tx_core/tx_rs/crc_tx_d_reg[23]/CLK[206.8 164.3](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[24]/CLK[205.9 171.2](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[26]/CLK[207.9 170.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[3]/CLK[214.8 176.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[9]/CLK[214.8 175.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[12]/CLK[214.8 175.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[16]/CLK[214.8 175.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[28]/CLK[214.8 175.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[39]/CLK[214.8 175.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[40]/CLK[214.8 175.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[50]/CLK[214.8 176.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[51]/CLK[214.8 175.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[52]/CLK[215.8 176](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[32]/CLK[214.8 176.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[33]/CLK[215 176.4](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[41]/CLK[214.8 176.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[56]/CLK[214.8 176.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[57]/CLK[215.4 176.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[59]/CLK[215.7 176.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[61]/CLK[215.1 176.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[62]/CLK[215.7 176.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[3]/CLK[214.8 175.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[9]/CLK[214.8 175.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[12]/CLK[214.8 175.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[16]/CLK[214.8 175.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[33]/CLK[214.8 176.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[40]/CLK[214.8 175.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[42]/CLK[214.8 176.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[46]/CLK[214.8 176.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[50]/CLK[214.8 176.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[57]/CLK[215.2 176.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[59]/CLK[214.8 176.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[62]/CLK[215.2 176.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data8_d_reg[0]/CLK[214.8 176.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[15]/CLK[214.8 176.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[13]/CLK[214.8 175.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[9]/CLK[214.8 176.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[8]/CLK[214.8 176.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[4]/CLK[214.8 176.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[29]/CLK[214.8 175.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[25]/CLK[214.8 175.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[24]/CLK[214.8 176.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[0]/CLK[214.8 175.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[5]/CLK[214.8 175.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[12]/CLK[214.8 176.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[1]/CLK[214.8 176.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[31]/CLK[214.8 175.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[20]/CLK[214.8 176.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[24]/CLK[214.8 175.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[0]/CLK[214.8 175.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[1]/CLK[214.8 175.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[31]/CLK[214.8 175.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[24]/CLK[214.8 176.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[20]/CLK[214.8 176.3](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[1]/CLK[215.8 176](ps)        200(ps)             
tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[2]/CLK[215.8 176](ps)        200(ps)             
tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[0]/CLK[215.7 176.1](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[1]/CLK[215.8 176](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[16]/CLK[214.8 175.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[32]/CLK[233.6 189.3](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[41]/CLK[233.6 189.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[48]/CLK[233.6 189.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[53]/CLK[233.6 190.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[56]/CLK[233.6 191.3](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[57]/CLK[233.6 190.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[5]/CLK[233.6 190](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[10]/CLK[233.6 191](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[18]/CLK[233.6 189.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[19]/CLK[233.6 190.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[39]/CLK[233.6 189.6](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[4]/CLK[233.6 190.1](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[2]/CLK[233.6 190.5](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[3]/CLK[233.6 190.7](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[4]/CLK[233.6 189.8](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/w_ptr_reg[0]/CLK[233.6 190](ps)        200(ps)             
tx_core/tx_crc/crcfifo2/w_ptr_reg[1]/CLK[233.6 190.4](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/w_ptr_reg[2]/CLK[233.6 190](ps)        200(ps)             
tx_core/tx_crc/crcfifo2/w_ptr_reg[3]/CLK[233.6 190.3](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/r_ptr_reg[3]/CLK[233.6 190.4](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/w_ptr_reg[0]/CLK[233.6 189.7](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/w_ptr_reg[2]/CLK[233.6 189.8](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/w_ptr_reg[3]/CLK[233.6 191.3](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/r_ptr_reg[2]/CLK[233.6 190.2](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/r_ptr_reg[3]/CLK[233.6 190.2](ps)      200(ps)             
tx_core/tx_crc/crcfifo0/r_ptr_reg[0]/CLK[233.6 189.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[7]/CLK[233.6 190](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[8]/CLK[233.6 189.9](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[10]/CLK[233.6 190](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[11]/CLK[233.6 190](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[12]/CLK[233.6 190.9](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[14]/CLK[233.6 190.7](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[17]/CLK[233.6 189.9](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[23]/CLK[233.6 189.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[32]/CLK[233.6 190](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[40]/CLK[233.6 189.7](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[41]/CLK[233.6 190.4](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[42]/CLK[233.6 190](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[43]/CLK[233.6 190.3](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[19]/CLK[233.6 189.9](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[22]/CLK[233.6 191.1](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[51]/CLK[233.6 189.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[12]/CLK[233.6 190](ps)        200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[16]/CLK[233.6 190.1](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[17]/CLK[233.6 191](ps)        200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[18]/CLK[233.6 189.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[9]/CLK[233.6 189.8](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[1]/CLK[233.6 191](ps)        200(ps)             
tx_core/tx_rs/crc_tx_d_reg[7]/CLK[233.6 190.7](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[8]/CLK[233.6 190.8](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[9]/CLK[233.6 190.9](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[11]/CLK[233.6 190.9](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[13]/CLK[233.6 189.4](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[19]/CLK[233.6 190](ps)        200(ps)             
tx_core/tx_rs/crc_tx_d_reg[25]/CLK[233.6 191.1](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[28]/CLK[233.6 191.2](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[29]/CLK[233.6 191.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[29]/CLK[231.3 190.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[33]/CLK[231.3 190.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[34]/CLK[232.1 189.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[35]/CLK[231.3 190](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[36]/CLK[231.3 189.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[42]/CLK[231.3 189.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[43]/CLK[231.3 189.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[45]/CLK[231.3 190.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[54]/CLK[231.3 189.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[55]/CLK[231.3 187.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[59]/CLK[231.3 189.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[61]/CLK[231.3 190](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[62]/CLK[231.3 188.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[0]/CLK[231.3 187.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[6]/CLK[231.3 187.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[13]/CLK[231.3 188.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[15]/CLK[231.3 187.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[23]/CLK[231.3 187.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[28]/CLK[231.3 188.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[29]/CLK[231.3 190.3](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[30]/CLK[231.3 187.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[32]/CLK[231.3 188.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[34]/CLK[231.3 190.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[37]/CLK[232 189.8](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[43]/CLK[231.3 190.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[48]/CLK[231.3 190.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[55]/CLK[231.3 190.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[56]/CLK[231.3 190](ps)        200(ps)             
tx_core/axi_slave/w_dch_cur_state_reg[0]/CLK[231.3 187.9](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[3]/CLK[231.3 187.9](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[2]/CLK[231.3 189.8](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[3]/CLK[231.3 189.8](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[4]/CLK[231.3 190.3](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/r_ptr_reg[0]/CLK[231.3 190.2](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/r_ptr_reg[1]/CLK[231.3 190.3](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/r_ptr_reg[2]/CLK[231.3 189.7](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/w_ptr_reg[1]/CLK[232.1 189.7](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/r_ptr_reg[0]/CLK[231.3 190.3](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/r_ptr_reg[1]/CLK[232.2 189.7](ps)      200(ps)             
tx_core/tx_crc/crcfifo0/r_ptr_reg[1]/CLK[231.3 190.4](ps)      200(ps)             
tx_core/tx_crc/crcfifo0/r_ptr_reg[2]/CLK[231.6 190](ps)        200(ps)             
tx_core/tx_crc/crcfifo0/r_ptr_reg[3]/CLK[231.3 190.3](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[13]/CLK[231.3 190.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[18]/CLK[232.5 189.4](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[19]/CLK[231.3 190.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[21]/CLK[231.3 187.9](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[22]/CLK[231.3 187.9](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[45]/CLK[232.5 189.4](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[21]/CLK[231.3 187.9](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[48]/CLK[232.4 189.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[49]/CLK[231.3 187.4](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[11]/CLK[231.3 190.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[53]/CLK[231.6 190](ps)        200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[13]/CLK[231.3 187.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[54]/CLK[231.3 187.9](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[14]/CLK[231.3 187.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[55]/CLK[231.3 190.4](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[15]/CLK[232.3 189.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_txc_d_reg[2]/CLK[231.3 188.7](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[8]/CLK[231.3 187.9](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[10]/CLK[231.3 187.9](ps)      200(ps)             



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: clks.clk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 3566
     Rise Delay	   : [496.9(ps)  596.6(ps)]
     Rise Skew	   : 99.7(ps)
     Fall Delay	   : [501.1(ps)  605.4(ps)]
     Fall Skew	   : 104.3(ps)


  Main Tree from clks.clk w/o tracing through gates: 
     nrSink : 3566
     nrGate : 0
     Rise Delay [496.9(ps)  596.6(ps)] Skew [99.7(ps)]
     Fall Delay [501.1(ps)  605.4(ps)] Skew=[104.3(ps)]


**** Detail Clock Tree Report ****

clks.clk (0 0) load=0.0195939(pf) 

FECTS_clks_clk___L1_I0/A (0.0009 0.0009) slew=(0.12 0.12)
FECTS_clks_clk___L1_I0/Y (0.0745 0.0448) load=0.0985373(pf) 

FECTS_clks_clk___L2_I0/A (0.0958 0.0657) slew=(0.1104 0.094)
FECTS_clks_clk___L2_I0/Y (0.1024 0.1159) load=0.0108647(pf) 

FECTS_clks_clk___L3_I0/A (0.1027 0.1162) slew=(0.0387 0.0431)
FECTS_clks_clk___L3_I0/Y (0.1936 0.1516) load=0.20077(pf) 

FECTS_clks_clk___L4_I3/A (0.2205 0.18) slew=(0.1685 0.1309)
FECTS_clks_clk___L4_I3/Y (0.2522 0.2657) load=0.080244(pf) 

FECTS_clks_clk___L4_I2/A (0.2209 0.1804) slew=(0.1694 0.1319)
FECTS_clks_clk___L4_I2/Y (0.2569 0.2706) load=0.0918938(pf) 

FECTS_clks_clk___L4_I1/A (0.2204 0.1799) slew=(0.1685 0.1309)
FECTS_clks_clk___L4_I1/Y (0.2643 0.2775) load=0.111053(pf) 

FECTS_clks_clk___L4_I0/A (0.2211 0.1806) slew=(0.1694 0.1318)
FECTS_clks_clk___L4_I0/Y (0.2595 0.2727) load=0.0950696(pf) 

FECTS_clks_clk___L5_I11/A (0.2658 0.2793) slew=(0.0986 0.0857)
FECTS_clks_clk___L5_I11/Y (0.3935 0.3434) load=0.257845(pf) 

FECTS_clks_clk___L5_I10/A (0.266 0.2794) slew=(0.0986 0.0857)
FECTS_clks_clk___L5_I10/Y (0.3935 0.341) load=0.294478(pf) 

FECTS_clks_clk___L5_I9/A (0.26 0.2736) slew=(0.1008 0.0961)
FECTS_clks_clk___L5_I9/Y (0.3904 0.3339) load=0.291425(pf) 

FECTS_clks_clk___L5_I8/A (0.2718 0.2852) slew=(0.1055 0.0972)
FECTS_clks_clk___L5_I8/Y (0.3718 0.3271) load=0.203801(pf) 

FECTS_clks_clk___L5_I7/A (0.2717 0.2851) slew=(0.1055 0.0972)
FECTS_clks_clk___L5_I7/Y (0.3785 0.3329) load=0.215019(pf) 

FECTS_clks_clk___L5_I6/A (0.2798 0.2932) slew=(0.1142 0.1038)
FECTS_clks_clk___L5_I6/Y (0.394 0.3461) load=0.220557(pf) 

FECTS_clks_clk___L5_I5/A (0.2797 0.2931) slew=(0.1142 0.1038)
FECTS_clks_clk___L5_I5/Y (0.3976 0.3488) load=0.231659(pf) 

FECTS_clks_clk___L5_I4/A (0.2673 0.2804) slew=(0.1114 0.1035)
FECTS_clks_clk___L5_I4/Y (0.4102 0.3533) load=0.287037(pf) 

FECTS_clks_clk___L5_I3/A (0.2672 0.2803) slew=(0.1114 0.1035)
FECTS_clks_clk___L5_I3/Y (0.3903 0.3396) load=0.253326(pf) 

FECTS_clks_clk___L5_I2/A (0.2608 0.274) slew=(0.101 0.0956)
FECTS_clks_clk___L5_I2/Y (0.3567 0.3123) load=0.202785(pf) 

FECTS_clks_clk___L5_I1/A (0.2735 0.2864) slew=(0.1061 0.0981)
FECTS_clks_clk___L5_I1/Y (0.4099 0.3556) load=0.277103(pf) 

FECTS_clks_clk___L5_I0/A (0.2734 0.2863) slew=(0.1061 0.0982)
FECTS_clks_clk___L5_I0/Y (0.3617 0.3207) load=0.177072(pf) 

FECTS_clks_clk___L6_I69/A (0.3994 0.35) slew=(0.2048 0.1614)
FECTS_clks_clk___L6_I69/Y (0.4974 0.5079) load=0.239483(pf) 

FECTS_clks_clk___L6_I68/A (0.4128 0.3633) slew=(0.2057 0.1638)
FECTS_clks_clk___L6_I68/Y (0.5369 0.5401) load=0.329655(pf) 

FECTS_clks_clk___L6_I67/A (0.43 0.3814) slew=(0.2176 0.1749)
FECTS_clks_clk___L6_I67/Y (0.5494 0.5506) load=0.313683(pf) 

FECTS_clks_clk___L6_I66/A (0.4223 0.3732) slew=(0.2173 0.1712)
FECTS_clks_clk___L6_I66/Y (0.5451 0.5486) load=0.306128(pf) 

FECTS_clks_clk___L6_I65/A (0.4034 0.3541) slew=(0.207 0.1661)
FECTS_clks_clk___L6_I65/Y (0.5283 0.5296) load=0.336006(pf) 

FECTS_clks_clk___L6_I64/A (0.4138 0.3643) slew=(0.2059 0.1636)
FECTS_clks_clk___L6_I64/Y (0.507 0.5137) load=0.314955(pf) 

FECTS_clks_clk___L6_I63/A (0.4322 0.3839) slew=(0.2173 0.1752)
FECTS_clks_clk___L6_I63/Y (0.542 0.5462) load=0.264097(pf) 

FECTS_clks_clk___L6_I62/A (0.4119 0.3597) slew=(0.2478 0.1967)
FECTS_clks_clk___L6_I62/Y (0.5254 0.5292) load=0.292041(pf) 

FECTS_clks_clk___L6_I61/A (0.4288 0.3766) slew=(0.2517 0.2104)
FECTS_clks_clk___L6_I61/Y (0.5366 0.5403) load=0.235383(pf) 

FECTS_clks_clk___L6_I60/A (0.423 0.371) slew=(0.2477 0.2013)
FECTS_clks_clk___L6_I60/Y (0.5539 0.5542) load=0.338408(pf) 

FECTS_clks_clk___L6_I59/A (0.4263 0.3743) slew=(0.2522 0.2101)
FECTS_clks_clk___L6_I59/Y (0.5402 0.5431) load=0.25209(pf) 

FECTS_clks_clk___L6_I58/A (0.4583 0.4074) slew=(0.2688 0.2219)
FECTS_clks_clk___L6_I58/Y (0.5804 0.5808) load=0.269035(pf) 

FECTS_clks_clk___L6_I57/A (0.436 0.3806) slew=(0.2543 0.2087)
FECTS_clks_clk___L6_I57/Y (0.5577 0.5617) load=0.31371(pf) 

FECTS_clks_clk___L6_I56/A (0.426 0.3703) slew=(0.2564 0.2104)
FECTS_clks_clk___L6_I56/Y (0.5502 0.5546) load=0.309879(pf) 

FECTS_clks_clk___L6_I55/A (0.4294 0.3735) slew=(0.2556 0.2096)
FECTS_clks_clk___L6_I55/Y (0.5418 0.5483) load=0.2706(pf) 

FECTS_clks_clk___L6_I54/A (0.4218 0.366) slew=(0.2563 0.2099)
FECTS_clks_clk___L6_I54/Y (0.5409 0.5466) load=0.288372(pf) 

FECTS_clks_clk___L6_I53/A (0.4346 0.3787) slew=(0.2547 0.2089)
FECTS_clks_clk___L6_I53/Y (0.5626 0.5682) load=0.308334(pf) 

FECTS_clks_clk___L6_I52/A (0.4284 0.3726) slew=(0.2559 0.2099)
FECTS_clks_clk___L6_I52/Y (0.5317 0.5392) load=0.23794(pf) 

FECTS_clks_clk___L6_I51/A (0.4126 0.3682) slew=(0.2023 0.171)
FECTS_clks_clk___L6_I51/Y (0.5373 0.5344) load=0.301151(pf) 

FECTS_clks_clk___L6_I50/A (0.4093 0.365) slew=(0.201 0.1695)
FECTS_clks_clk___L6_I50/Y (0.5092 0.5095) load=0.274858(pf) 

FECTS_clks_clk___L6_I49/A (0.4127 0.3684) slew=(0.2026 0.1716)
FECTS_clks_clk___L6_I49/Y (0.5247 0.5239) load=0.270524(pf) 

FECTS_clks_clk___L6_I48/A (0.4058 0.3613) slew=(0.199 0.1672)
FECTS_clks_clk___L6_I48/Y (0.5192 0.5188) load=0.28241(pf) 

FECTS_clks_clk___L6_I47/A (0.4147 0.3707) slew=(0.2031 0.1723)
FECTS_clks_clk___L6_I47/Y (0.554 0.5485) load=0.329321(pf) 

FECTS_clks_clk___L6_I46/A (0.383 0.3373) slew=(0.1833 0.1467)
FECTS_clks_clk___L6_I46/Y (0.4935 0.4985) load=0.293852(pf) 

FECTS_clks_clk___L6_I45/A (0.4045 0.3571) slew=(0.2005 0.1687)
FECTS_clks_clk___L6_I45/Y (0.51 0.514) load=0.255472(pf) 

FECTS_clks_clk___L6_I44/A (0.3984 0.3516) slew=(0.1988 0.1649)
FECTS_clks_clk___L6_I44/Y (0.5088 0.5127) load=0.265186(pf) 

FECTS_clks_clk___L6_I43/A (0.4171 0.3708) slew=(0.2057 0.1767)
FECTS_clks_clk___L6_I43/Y (0.5433 0.5412) load=0.297414(pf) 

FECTS_clks_clk___L6_I42/A (0.4313 0.3859) slew=(0.2089 0.1743)
FECTS_clks_clk___L6_I42/Y (0.5475 0.5448) load=0.306435(pf) 

FECTS_clks_clk___L6_I41/A (0.4283 0.383) slew=(0.2083 0.1753)
FECTS_clks_clk___L6_I41/Y (0.5488 0.5437) load=0.327356(pf) 

FECTS_clks_clk___L6_I40/A (0.4238 0.3762) slew=(0.2016 0.1696)
FECTS_clks_clk___L6_I40/Y (0.5294 0.5336) load=0.254084(pf) 

FECTS_clks_clk___L6_I39/A (0.4287 0.3816) slew=(0.2053 0.1711)
FECTS_clks_clk___L6_I39/Y (0.5512 0.5494) load=0.324722(pf) 

FECTS_clks_clk___L6_I38/A (0.4281 0.3809) slew=(0.2037 0.1694)
FECTS_clks_clk___L6_I38/Y (0.5516 0.5509) load=0.317679(pf) 

FECTS_clks_clk___L6_I37/A (0.4144 0.3664) slew=(0.1987 0.1668)
FECTS_clks_clk___L6_I37/Y (0.532 0.5351) load=0.286567(pf) 

FECTS_clks_clk___L6_I36/A (0.4312 0.3841) slew=(0.2062 0.1707)
FECTS_clks_clk___L6_I36/Y (0.5328 0.5358) load=0.274193(pf) 

FECTS_clks_clk___L6_I35/A (0.4231 0.3735) slew=(0.2124 0.1759)
FECTS_clks_clk___L6_I35/Y (0.5526 0.5517) load=0.337448(pf) 

FECTS_clks_clk___L6_I34/A (0.4276 0.3786) slew=(0.2109 0.174)
FECTS_clks_clk___L6_I34/Y (0.5489 0.55) load=0.309833(pf) 

FECTS_clks_clk___L6_I33/A (0.4363 0.3877) slew=(0.2129 0.1766)
FECTS_clks_clk___L6_I33/Y (0.5522 0.5541) load=0.283372(pf) 

FECTS_clks_clk___L6_I32/A (0.4373 0.3887) slew=(0.2127 0.1764)
FECTS_clks_clk___L6_I32/Y (0.5525 0.5528) load=0.309402(pf) 

FECTS_clks_clk___L6_I31/A (0.429 0.3801) slew=(0.2108 0.174)
FECTS_clks_clk___L6_I31/Y (0.536 0.5386) load=0.291896(pf) 

FECTS_clks_clk___L6_I30/A (0.4274 0.3707) slew=(0.235 0.1861)
FECTS_clks_clk___L6_I30/Y (0.5445 0.5537) load=0.305313(pf) 

FECTS_clks_clk___L6_I29/A (0.4388 0.3816) slew=(0.234 0.1872)
FECTS_clks_clk___L6_I29/Y (0.5746 0.5822) load=0.348949(pf) 

FECTS_clks_clk___L6_I28/A (0.4341 0.3771) slew=(0.2341 0.1862)
FECTS_clks_clk___L6_I28/Y (0.527 0.5393) load=0.240736(pf) 

FECTS_clks_clk___L6_I27/A (0.4381 0.3808) slew=(0.2328 0.1857)
FECTS_clks_clk___L6_I27/Y (0.5322 0.5448) load=0.238855(pf) 

FECTS_clks_clk___L6_I26/A (0.4331 0.3764) slew=(0.2358 0.1881)
FECTS_clks_clk___L6_I26/Y (0.5472 0.555) load=0.314683(pf) 

FECTS_clks_clk___L6_I25/A (0.4424 0.3849) slew=(0.2328 0.1869)
FECTS_clks_clk___L6_I25/Y (0.5604 0.5689) load=0.320239(pf) 

FECTS_clks_clk___L6_I24/A (0.4415 0.3842) slew=(0.2332 0.1871)
FECTS_clks_clk___L6_I24/Y (0.5634 0.5722) load=0.317646(pf) 

FECTS_clks_clk___L6_I23/A (0.4343 0.3838) slew=(0.2287 0.1885)
FECTS_clks_clk___L6_I23/Y (0.5466 0.5496) load=0.269796(pf) 

FECTS_clks_clk___L6_I22/A (0.4164 0.3653) slew=(0.2277 0.1853)
FECTS_clks_clk___L6_I22/Y (0.5481 0.549) load=0.334414(pf) 

FECTS_clks_clk___L6_I21/A (0.4267 0.376) slew=(0.2274 0.1844)
FECTS_clks_clk___L6_I21/Y (0.5629 0.5618) load=0.359118(pf) 

FECTS_clks_clk___L6_I20/A (0.4176 0.3667) slew=(0.2297 0.1877)
FECTS_clks_clk___L6_I20/Y (0.5539 0.5528) load=0.354074(pf) 

FECTS_clks_clk___L6_I19/A (0.431 0.3806) slew=(0.2297 0.1871)
FECTS_clks_clk___L6_I19/Y (0.5683 0.5686) load=0.339957(pf) 

FECTS_clks_clk___L6_I18/A (0.4219 0.3712) slew=(0.2278 0.185)
FECTS_clks_clk___L6_I18/Y (0.5562 0.5564) load=0.340839(pf) 

FECTS_clks_clk___L6_I17/A (0.3809 0.3349) slew=(0.2001 0.1687)
FECTS_clks_clk___L6_I17/Y (0.496 0.494) load=0.315184(pf) 

FECTS_clks_clk___L6_I16/A (0.3888 0.344) slew=(0.2069 0.1751)
FECTS_clks_clk___L6_I16/Y (0.4995 0.4993) load=0.256398(pf) 

FECTS_clks_clk___L6_I15/A (0.396 0.3518) slew=(0.2116 0.1817)
FECTS_clks_clk___L6_I15/Y (0.5178 0.5139) load=0.279706(pf) 

FECTS_clks_clk___L6_I14/A (0.4128 0.3689) slew=(0.2123 0.1839)
FECTS_clks_clk___L6_I14/Y (0.5534 0.5448) load=0.337622(pf) 

FECTS_clks_clk___L6_I13/A (0.4103 0.3664) slew=(0.2129 0.1839)
FECTS_clks_clk___L6_I13/Y (0.5423 0.5352) load=0.311377(pf) 

FECTS_clks_clk___L6_I12/A (0.4112 0.3673) slew=(0.2127 0.1839)
FECTS_clks_clk___L6_I12/Y (0.5451 0.5371) load=0.324133(pf) 

FECTS_clks_clk___L6_I11/A (0.4302 0.3759) slew=(0.2221 0.178)
FECTS_clks_clk___L6_I11/Y (0.523 0.5341) load=0.236155(pf) 

FECTS_clks_clk___L6_I10/A (0.422 0.3682) slew=(0.2256 0.1794)
FECTS_clks_clk___L6_I10/Y (0.5265 0.5343) load=0.283687(pf) 

FECTS_clks_clk___L6_I9/A (0.4503 0.3964) slew=(0.2325 0.1892)
FECTS_clks_clk___L6_I9/Y (0.5547 0.5611) load=0.276933(pf) 

FECTS_clks_clk___L6_I8/A (0.4395 0.3854) slew=(0.232 0.1853)
FECTS_clks_clk___L6_I8/Y (0.538 0.5461) load=0.267318(pf) 

FECTS_clks_clk___L6_I7/A (0.4205 0.3674) slew=(0.2238 0.1773)
FECTS_clks_clk___L6_I7/Y (0.5176 0.5272) load=0.248855(pf) 

FECTS_clks_clk___L6_I6/A (0.4521 0.3985) slew=(0.2321 0.1896)
FECTS_clks_clk___L6_I6/Y (0.5559 0.5624) load=0.264569(pf) 

FECTS_clks_clk___L6_I5/A (0.434 0.3797) slew=(0.2212 0.1777)
FECTS_clks_clk___L6_I5/Y (0.5444 0.5521) load=0.292737(pf) 

FECTS_clks_clk___L6_I4/A (0.3923 0.3507) slew=(0.1926 0.1676)
FECTS_clks_clk___L6_I4/Y (0.5015 0.4984) load=0.269858(pf) 

FECTS_clks_clk___L6_I3/A (0.4047 0.3629) slew=(0.1947 0.1715)
FECTS_clks_clk___L6_I3/Y (0.5108 0.5085) load=0.246613(pf) 

FECTS_clks_clk___L6_I2/A (0.4152 0.3738) slew=(0.1931 0.1698)
FECTS_clks_clk___L6_I2/Y (0.5373 0.5319) load=0.282258(pf) 

FECTS_clks_clk___L6_I1/A (0.4105 0.369) slew=(0.1945 0.1716)
FECTS_clks_clk___L6_I1/Y (0.5278 0.5216) load=0.287736(pf) 

FECTS_clks_clk___L6_I0/A (0.4145 0.3731) slew=(0.1933 0.1701)
FECTS_clks_clk___L6_I0/Y (0.5429 0.5356) load=0.304962(pf) 

tx_core/axi_master/link_datain_2_d_reg[9]/CLK (0.5039 0.5142) RiseTrig slew=(0.1887 0.1594)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][7]/CLK (0.505 0.5153) RiseTrig slew=(0.1893 0.1598)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][8]/CLK (0.5048 0.515) RiseTrig slew=(0.189 0.1596)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][10]/CLK (0.5011 0.5115) RiseTrig slew=(0.1866 0.158)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][31]/CLK (0.5053 0.5155) RiseTrig slew=(0.1895 0.1599)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][4]/CLK (0.5047 0.5149) RiseTrig slew=(0.1891 0.1597)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][7]/CLK (0.5017 0.512) RiseTrig slew=(0.1871 0.1583)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][8]/CLK (0.5024 0.5128) RiseTrig slew=(0.1877 0.1587)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][10]/CLK (0.5025 0.5128) RiseTrig slew=(0.1876 0.1587)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][4]/CLK (0.5052 0.5154) RiseTrig slew=(0.1894 0.1598)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][6]/CLK (0.5054 0.5157) RiseTrig slew=(0.1896 0.1599)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][7]/CLK (0.5027 0.513) RiseTrig slew=(0.1876 0.1587)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][8]/CLK (0.5032 0.5135) RiseTrig slew=(0.188 0.159)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][9]/CLK (0.5044 0.5146) RiseTrig slew=(0.1888 0.1594)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][31]/CLK (0.5043 0.5145) RiseTrig slew=(0.1889 0.1595)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][4]/CLK (0.5048 0.515) RiseTrig slew=(0.1892 0.1597)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][7]/CLK (0.5025 0.5128) RiseTrig slew=(0.1875 0.1586)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][8]/CLK (0.5035 0.5138) RiseTrig slew=(0.1884 0.1592)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][9]/CLK (0.5049 0.5152) RiseTrig slew=(0.1893 0.1598)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][1]/CLK (0.5046 0.5148) RiseTrig slew=(0.1889 0.1595)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][10]/CLK (0.5016 0.512) RiseTrig slew=(0.1869 0.1582)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][10]/CLK (0.5018 0.5121) RiseTrig slew=(0.187 0.1583)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][30]/CLK (0.5654 0.5653) RiseTrig slew=(0.253 0.207)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][29]/CLK (0.5491 0.5525) RiseTrig slew=(0.2489 0.2034)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][25]/CLK (0.5566 0.5582) RiseTrig slew=(0.2489 0.2046)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][21]/CLK (0.5658 0.5656) RiseTrig slew=(0.2532 0.207)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][14]/CLK (0.5505 0.5535) RiseTrig slew=(0.2489 0.203)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][4]/CLK (0.5528 0.5553) RiseTrig slew=(0.2489 0.2041)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][7]/CLK (0.5659 0.5658) RiseTrig slew=(0.2533 0.207)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][2]/CLK (0.5439 0.5475) RiseTrig slew=(0.2489 0.2016)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][21]/CLK (0.5482 0.5518) RiseTrig slew=(0.2489 0.2038)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][14]/CLK (0.5431 0.5466) RiseTrig slew=(0.2489 0.201)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][29]/CLK (0.5537 0.556) RiseTrig slew=(0.2489 0.2042)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][25]/CLK (0.5504 0.5535) RiseTrig slew=(0.2489 0.2037)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][21]/CLK (0.5494 0.5527) RiseTrig slew=(0.2489 0.2034)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][14]/CLK (0.5447 0.5483) RiseTrig slew=(0.2489 0.2016)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][4]/CLK (0.5528 0.5553) RiseTrig slew=(0.2489 0.2041)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][7]/CLK (0.5657 0.5656) RiseTrig slew=(0.2532 0.207)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][2]/CLK (0.5476 0.5514) RiseTrig slew=(0.2489 0.203)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][1]/CLK (0.5633 0.5637) RiseTrig slew=(0.2517 0.2069)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][21]/CLK (0.5485 0.5521) RiseTrig slew=(0.2489 0.204)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][14]/CLK (0.5465 0.5502) RiseTrig slew=(0.2489 0.2022)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][2]/CLK (0.5613 0.5621) RiseTrig slew=(0.2503 0.2067)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][1]/CLK (0.5616 0.5623) RiseTrig slew=(0.2505 0.2067)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][29]/CLK (0.5493 0.5526) RiseTrig slew=(0.2489 0.2034)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][26]/CLK (0.5647 0.5648) RiseTrig slew=(0.2526 0.207)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][25]/CLK (0.5567 0.5583) RiseTrig slew=(0.2489 0.2046)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][21]/CLK (0.5542 0.5565) RiseTrig slew=(0.2489 0.2056)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][14]/CLK (0.5505 0.5535) RiseTrig slew=(0.2489 0.203)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][7]/CLK (0.5659 0.5658) RiseTrig slew=(0.2533 0.207)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][2]/CLK (0.5528 0.5554) RiseTrig slew=(0.2489 0.2053)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][21]/CLK (0.5485 0.552) RiseTrig slew=(0.2489 0.2027)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][14]/CLK (0.5446 0.5483) RiseTrig slew=(0.2489 0.2016)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][2]/CLK (0.5616 0.5623) RiseTrig slew=(0.2505 0.2067)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][1]/CLK (0.5502 0.5532) RiseTrig slew=(0.2489 0.2029)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][29]/CLK (0.5526 0.5551) RiseTrig slew=(0.2489 0.2041)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][25]/CLK (0.5449 0.5485) RiseTrig slew=(0.2489 0.202)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][21]/CLK (0.549 0.5524) RiseTrig slew=(0.2489 0.2034)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][2]/CLK (0.5462 0.55) RiseTrig slew=(0.2489 0.2026)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][21]/CLK (0.5601 0.5611) RiseTrig slew=(0.2496 0.2067)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][14]/CLK (0.5446 0.5483) RiseTrig slew=(0.2489 0.2016)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][7]/CLK (0.557 0.5585) RiseTrig slew=(0.2489 0.2046)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][21]/CLK (0.5614 0.5622) RiseTrig slew=(0.2505 0.2068)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][4]/CLK (0.5544 0.5565) RiseTrig slew=(0.2489 0.2043)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][2]/CLK (0.5564 0.558) RiseTrig slew=(0.2489 0.2046)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][1]/CLK (0.561 0.5618) RiseTrig slew=(0.2501 0.2067)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][21]/CLK (0.5504 0.5534) RiseTrig slew=(0.2489 0.203)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][7]/CLK (0.5503 0.5533) RiseTrig slew=(0.2489 0.203)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][1]/CLK (0.5509 0.5538) RiseTrig slew=(0.2489 0.203)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][21]/CLK (0.564 0.5642) RiseTrig slew=(0.2521 0.207)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][8]/CLK (0.5568 0.5584) RiseTrig slew=(0.2489 0.2046)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][4]/CLK (0.5556 0.5575) RiseTrig slew=(0.2489 0.2045)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][5]/CLK (0.557 0.5586) RiseTrig slew=(0.2489 0.2046)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][1]/CLK (0.563 0.5634) RiseTrig slew=(0.2515 0.2069)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][21]/CLK (0.5499 0.5531) RiseTrig slew=(0.2489 0.2029)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][14]/CLK (0.551 0.5539) RiseTrig slew=(0.2489 0.2031)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][30]/CLK (0.5658 0.5657) RiseTrig slew=(0.2532 0.207)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][25]/CLK (0.5432 0.5467) RiseTrig slew=(0.2489 0.201)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][21]/CLK (0.5588 0.5601) RiseTrig slew=(0.2489 0.2065)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][2]/CLK (0.5569 0.5585) RiseTrig slew=(0.2489 0.2046)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][1]/CLK (0.5614 0.5622) RiseTrig slew=(0.2504 0.2067)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][21]/CLK (0.5494 0.5526) RiseTrig slew=(0.2489 0.2028)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][21]/CLK (0.5571 0.5588) RiseTrig slew=(0.2489 0.2062)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][1]/CLK (0.5623 0.5629) RiseTrig slew=(0.2511 0.2069)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][21]/CLK (0.5498 0.553) RiseTrig slew=(0.2489 0.2029)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][14]/CLK (0.5502 0.5533) RiseTrig slew=(0.2489 0.203)

tx_core/axi_master/link_datain_0_d_reg[24]/CLK (0.5759 0.5749) RiseTrig slew=(0.249 0.208)

tx_core/axi_master/link_datain_1_d_reg[30]/CLK (0.5729 0.5723) RiseTrig slew=(0.2481 0.2074)

tx_core/axi_master/link_datain_1_d_reg[24]/CLK (0.5752 0.5743) RiseTrig slew=(0.2489 0.2079)

tx_core/axi_master/link_datain_2_d_reg[24]/CLK (0.5709 0.5705) RiseTrig slew=(0.2477 0.2075)

tx_core/axi_master/haddr1_d_reg[1]/CLK (0.5728 0.5721) RiseTrig slew=(0.2474 0.2069)

tx_core/axi_master/haddr1_d_reg[3]/CLK (0.5744 0.5735) RiseTrig slew=(0.2477 0.2072)

tx_core/axi_master/haddr1_d_reg[6]/CLK (0.5712 0.5708) RiseTrig slew=(0.247 0.2071)

tx_core/axi_master/haddr1_d_reg[8]/CLK (0.5643 0.5648) RiseTrig slew=(0.2467 0.2081)

tx_core/axi_master/haddr1_d_reg[10]/CLK (0.5738 0.573) RiseTrig slew=(0.2476 0.2071)

tx_core/axi_master/haddr1_d_reg[11]/CLK (0.5742 0.5734) RiseTrig slew=(0.2477 0.2071)

tx_core/axi_master/haddr1_d_reg[13]/CLK (0.5694 0.5693) RiseTrig slew=(0.2467 0.2075)

tx_core/axi_master/haddr1_d_reg[19]/CLK (0.574 0.5732) RiseTrig slew=(0.2486 0.2077)

tx_core/axi_master/haddr1_d_reg[20]/CLK (0.5734 0.5726) RiseTrig slew=(0.2475 0.207)

tx_core/axi_master/haddr1_d_reg[21]/CLK (0.5744 0.5736) RiseTrig slew=(0.2486 0.2077)

tx_core/axi_master/haddr1_d_reg[25]/CLK (0.565 0.5654) RiseTrig slew=(0.2467 0.2082)

tx_core/axi_master/haddr1_d_reg[27]/CLK (0.5754 0.5744) RiseTrig slew=(0.2488 0.2079)

tx_core/axi_master/haddr1_d_reg[30]/CLK (0.5613 0.5618) RiseTrig slew=(0.2467 0.2082)

tx_core/axi_master/haddr0_d_reg[1]/CLK (0.5588 0.5595) RiseTrig slew=(0.2467 0.2081)

tx_core/axi_master/haddr0_d_reg[2]/CLK (0.5694 0.5692) RiseTrig slew=(0.2467 0.2075)

tx_core/axi_master/haddr0_d_reg[6]/CLK (0.572 0.5715) RiseTrig slew=(0.248 0.2073)

tx_core/axi_master/haddr0_d_reg[8]/CLK (0.5728 0.5722) RiseTrig slew=(0.2481 0.2074)

tx_core/axi_master/haddr0_d_reg[10]/CLK (0.5737 0.5729) RiseTrig slew=(0.2476 0.207)

tx_core/axi_master/haddr0_d_reg[11]/CLK (0.573 0.5724) RiseTrig slew=(0.2475 0.2069)

tx_core/axi_master/haddr0_d_reg[14]/CLK (0.5754 0.5744) RiseTrig slew=(0.2488 0.2079)

tx_core/axi_master/haddr0_d_reg[19]/CLK (0.5734 0.5727) RiseTrig slew=(0.2475 0.207)

tx_core/axi_master/haddr0_d_reg[20]/CLK (0.5741 0.5733) RiseTrig slew=(0.2477 0.2071)

tx_core/axi_master/haddr0_d_reg[24]/CLK (0.5693 0.5692) RiseTrig slew=(0.2467 0.2075)

tx_core/axi_master/haddr0_d_reg[25]/CLK (0.5663 0.5665) RiseTrig slew=(0.2467 0.2082)

tx_core/axi_master/haddr0_d_reg[27]/CLK (0.5654 0.5657) RiseTrig slew=(0.2467 0.2082)

tx_core/axi_master/haddr0_d_reg[30]/CLK (0.5675 0.5676) RiseTrig slew=(0.2467 0.2078)

tx_core/axi_master/haddr2_d_reg[1]/CLK (0.5727 0.5721) RiseTrig slew=(0.2474 0.2069)

tx_core/axi_master/haddr2_d_reg[2]/CLK (0.5695 0.5693) RiseTrig slew=(0.2467 0.2075)

tx_core/axi_master/haddr2_d_reg[3]/CLK (0.5744 0.5735) RiseTrig slew=(0.2477 0.2072)

tx_core/axi_master/haddr2_d_reg[6]/CLK (0.5623 0.5628) RiseTrig slew=(0.2467 0.2082)

tx_core/axi_master/haddr2_d_reg[10]/CLK (0.5736 0.5728) RiseTrig slew=(0.2476 0.207)

tx_core/axi_master/haddr2_d_reg[13]/CLK (0.5693 0.5691) RiseTrig slew=(0.2467 0.2075)

tx_core/axi_master/haddr2_d_reg[14]/CLK (0.5657 0.566) RiseTrig slew=(0.2467 0.2082)

tx_core/axi_master/haddr2_d_reg[19]/CLK (0.5657 0.566) RiseTrig slew=(0.2467 0.2082)

tx_core/axi_master/haddr2_d_reg[20]/CLK (0.5735 0.5728) RiseTrig slew=(0.2475 0.207)

tx_core/axi_master/haddr2_d_reg[25]/CLK (0.5651 0.5655) RiseTrig slew=(0.2467 0.2082)

tx_core/axi_master/haddr2_d_reg[30]/CLK (0.5668 0.5669) RiseTrig slew=(0.2467 0.2079)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][24]/CLK (0.5748 0.574) RiseTrig slew=(0.2488 0.2078)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][24]/CLK (0.5771 0.5759) RiseTrig slew=(0.2492 0.2082)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][24]/CLK (0.5725 0.5719) RiseTrig slew=(0.2482 0.2073)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][24]/CLK (0.5769 0.5757) RiseTrig slew=(0.2492 0.2081)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][18]/CLK (0.5751 0.5742) RiseTrig slew=(0.2488 0.2078)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][24]/CLK (0.5727 0.5721) RiseTrig slew=(0.2481 0.2074)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][18]/CLK (0.5744 0.5735) RiseTrig slew=(0.2486 0.2077)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][24]/CLK (0.5729 0.5723) RiseTrig slew=(0.2481 0.2074)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][30]/CLK (0.5774 0.5761) RiseTrig slew=(0.2492 0.2082)

tx_core/axi_master/link_datain_0_d_reg[18]/CLK (0.5537 0.5571) RiseTrig slew=(0.2307 0.1926)

tx_core/axi_master/link_datain_0_d_reg[1]/CLK (0.5546 0.5581) RiseTrig slew=(0.2307 0.1926)

tx_core/axi_master/link_datain_1_d_reg[7]/CLK (0.5649 0.567) RiseTrig slew=(0.2307 0.1931)

tx_core/axi_master/link_datain_2_d_reg[26]/CLK (0.5541 0.5576) RiseTrig slew=(0.2307 0.1936)

tx_core/axi_master/haddr1_d_reg[31]/CLK (0.5581 0.5613) RiseTrig slew=(0.2307 0.1925)

tx_core/axi_master/cur_chstate_1_reg[1]/CLK (0.5543 0.5578) RiseTrig slew=(0.2307 0.1926)

tx_core/axi_master/haddr2_d_reg[31]/CLK (0.5536 0.557) RiseTrig slew=(0.2307 0.1927)

tx_core/axi_master/cur_chstate_2_reg[0]/CLK (0.5549 0.5585) RiseTrig slew=(0.2307 0.1926)

tx_core/axi_master/link_addr_0_fifo/depth_left_reg[0]/CLK (0.5575 0.5608) RiseTrig slew=(0.2307 0.1926)

tx_core/axi_master/haddr0_d_reg[31]/CLK (0.5554 0.559) RiseTrig slew=(0.2307 0.1927)

tx_core/axi_master/cur_chstate_0_reg[1]/CLK (0.5549 0.5584) RiseTrig slew=(0.2307 0.1926)

tx_core/axi_master/cur_chstate_0_reg[0]/CLK (0.5549 0.5584) RiseTrig slew=(0.2307 0.1926)

tx_core/axi_master/haddr1_d_reg[4]/CLK (0.5564 0.5599) RiseTrig slew=(0.2307 0.1926)

tx_core/axi_master/haddr1_d_reg[7]/CLK (0.5472 0.5506) RiseTrig slew=(0.2307 0.192)

tx_core/axi_master/haddr1_d_reg[18]/CLK (0.5582 0.5614) RiseTrig slew=(0.2307 0.1925)

tx_core/axi_master/haddr1_d_reg[22]/CLK (0.5517 0.5549) RiseTrig slew=(0.2307 0.1926)

tx_core/axi_master/haddr1_d_reg[26]/CLK (0.5494 0.5526) RiseTrig slew=(0.2307 0.1927)

tx_core/axi_master/haddr0_d_reg[3]/CLK (0.5514 0.5546) RiseTrig slew=(0.2307 0.1931)

tx_core/axi_master/haddr0_d_reg[4]/CLK (0.5556 0.5592) RiseTrig slew=(0.2307 0.1927)

tx_core/axi_master/haddr0_d_reg[7]/CLK (0.5506 0.5538) RiseTrig slew=(0.2307 0.1924)

tx_core/axi_master/haddr0_d_reg[17]/CLK (0.5512 0.5544) RiseTrig slew=(0.2307 0.1931)

tx_core/axi_master/haddr0_d_reg[18]/CLK (0.5553 0.5588) RiseTrig slew=(0.2307 0.1927)

tx_core/axi_master/haddr0_d_reg[21]/CLK (0.5513 0.5545) RiseTrig slew=(0.2307 0.1931)

tx_core/axi_master/haddr0_d_reg[26]/CLK (0.5545 0.558) RiseTrig slew=(0.2307 0.1936)

tx_core/axi_master/haddr2_d_reg[4]/CLK (0.5578 0.5611) RiseTrig slew=(0.2307 0.1925)

tx_core/axi_master/haddr2_d_reg[7]/CLK (0.5506 0.5538) RiseTrig slew=(0.2307 0.1925)

tx_core/axi_master/haddr2_d_reg[11]/CLK (0.5546 0.5581) RiseTrig slew=(0.2307 0.1936)

tx_core/axi_master/haddr2_d_reg[17]/CLK (0.551 0.5542) RiseTrig slew=(0.2307 0.1931)

tx_core/axi_master/haddr2_d_reg[18]/CLK (0.5548 0.5583) RiseTrig slew=(0.2307 0.1927)

tx_core/axi_master/haddr2_d_reg[21]/CLK (0.5525 0.5556) RiseTrig slew=(0.2307 0.1934)

tx_core/axi_master/haddr2_d_reg[22]/CLK (0.5492 0.5525) RiseTrig slew=(0.2307 0.1926)

tx_core/axi_master/haddr2_d_reg[26]/CLK (0.5549 0.5584) RiseTrig slew=(0.2307 0.1927)

tx_core/axi_master/link_addr_0_fifo/r_ptr_reg[0]/CLK (0.5547 0.5582) RiseTrig slew=(0.2307 0.1926)

tx_core/axi_master/link_addr_1_fifo/depth_left_reg[0]/CLK (0.5517 0.5548) RiseTrig slew=(0.2307 0.1925)

tx_core/axi_master/link_addr_1_fifo/r_ptr_reg[0]/CLK (0.5516 0.5548) RiseTrig slew=(0.2307 0.1925)

tx_core/axi_master/link_addr_1_fifo/w_ptr_reg[0]/CLK (0.5541 0.5576) RiseTrig slew=(0.2307 0.1926)

tx_core/axi_master/link_addr_1_fifo/depth_left_reg[1]/CLK (0.5651 0.5673) RiseTrig slew=(0.2307 0.193)

tx_core/axi_master/link_addr_0_fifo/depth_left_reg[1]/CLK (0.5571 0.5605) RiseTrig slew=(0.2307 0.1926)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][1]/CLK (0.5656 0.5677) RiseTrig slew=(0.2307 0.1929)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][6]/CLK (0.561 0.5638) RiseTrig slew=(0.2307 0.1936)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][1]/CLK (0.555 0.5586) RiseTrig slew=(0.2307 0.1926)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][18]/CLK (0.5551 0.5587) RiseTrig slew=(0.2307 0.1925)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][6]/CLK (0.5639 0.5662) RiseTrig slew=(0.2307 0.1932)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][7]/CLK (0.5561 0.5596) RiseTrig slew=(0.2307 0.1938)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][31]/CLK (0.565 0.5671) RiseTrig slew=(0.2307 0.193)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][7]/CLK (0.5597 0.5627) RiseTrig slew=(0.2307 0.1937)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][31]/CLK (0.5648 0.567) RiseTrig slew=(0.2307 0.1931)

tx_core/axi_master/link_datain_2_d_reg[7]/CLK (0.5563 0.5589) RiseTrig slew=(0.2695 0.2145)

tx_core/axi_master/cur_chstate_1_reg[0]/CLK (0.5316 0.5327) RiseTrig slew=(0.2596 0.2073)

tx_core/axi_master/arid_d_reg[1]/CLK (0.5317 0.5328) RiseTrig slew=(0.2597 0.2073)

tx_core/axi_master/link_addr_2_fifo/depth_left_reg[0]/CLK (0.5521 0.5549) RiseTrig slew=(0.2681 0.2136)

tx_core/axi_master/cur_chstate_2_reg[1]/CLK (0.5539 0.5566) RiseTrig slew=(0.2685 0.2138)

tx_core/axi_master/arid_d_reg[0]/CLK (0.5308 0.5319) RiseTrig slew=(0.2595 0.2073)

tx_core/axi_master/ch_gnt_d_reg[1]/CLK (0.5339 0.535) RiseTrig slew=(0.2626 0.2083)

tx_core/axi_master/ch_gnt_2d_reg[1]/CLK (0.5293 0.5305) RiseTrig slew=(0.2595 0.2072)

tx_core/axi_master/cur_state_reg[0]/CLK (0.5525 0.5553) RiseTrig slew=(0.2682 0.2136)

tx_core/axi_master/cur_state_reg[1]/CLK (0.553 0.5558) RiseTrig slew=(0.2683 0.2137)

tx_core/axi_master/arburst_d_reg/CLK (0.5537 0.5564) RiseTrig slew=(0.2685 0.2137)

tx_core/axi_master/arvalid_d_reg/CLK (0.5538 0.5565) RiseTrig slew=(0.2685 0.2138)

tx_core/axi_master/ch_gnt_d_reg[2]/CLK (0.5297 0.5309) RiseTrig slew=(0.2595 0.2072)

tx_core/axi_master/ch_gnt_2d_reg[2]/CLK (0.5462 0.5489) RiseTrig slew=(0.2665 0.2122)

tx_core/axi_master/ch_gnt_d_reg[0]/CLK (0.5513 0.5541) RiseTrig slew=(0.268 0.2138)

tx_core/axi_master/ch_gnt_2d_reg[0]/CLK (0.5462 0.5488) RiseTrig slew=(0.2665 0.2122)

tx_core/axi_master/link_addr_0_fifo/w_ptr_reg[0]/CLK (0.5319 0.533) RiseTrig slew=(0.2597 0.2073)

tx_core/axi_master/link_addr_2_fifo/w_ptr_reg[0]/CLK (0.553 0.5558) RiseTrig slew=(0.2686 0.2142)

tx_core/axi_master/link_addr_2_fifo/r_ptr_reg[0]/CLK (0.5304 0.5316) RiseTrig slew=(0.2595 0.2072)

tx_core/axi_master/link_addr_2_fifo/depth_left_reg[1]/CLK (0.5309 0.532) RiseTrig slew=(0.2605 0.2078)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][18]/CLK (0.5566 0.5592) RiseTrig slew=(0.2695 0.2145)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][11]/CLK (0.5489 0.5517) RiseTrig slew=(0.2671 0.2132)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][11]/CLK (0.5513 0.554) RiseTrig slew=(0.268 0.2138)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][8]/CLK (0.5555 0.5581) RiseTrig slew=(0.2693 0.2145)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][8]/CLK (0.5545 0.5572) RiseTrig slew=(0.269 0.2144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][30]/CLK (0.5473 0.55) RiseTrig slew=(0.2664 0.2124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][29]/CLK (0.5472 0.5499) RiseTrig slew=(0.2664 0.2124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][27]/CLK (0.5468 0.5495) RiseTrig slew=(0.2665 0.2123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][26]/CLK (0.552 0.5548) RiseTrig slew=(0.268 0.2135)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][30]/CLK (0.5504 0.5531) RiseTrig slew=(0.2675 0.2132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][29]/CLK (0.5514 0.5541) RiseTrig slew=(0.2678 0.2134)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][27]/CLK (0.5424 0.5448) RiseTrig slew=(0.266 0.2105)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][26]/CLK (0.5489 0.5516) RiseTrig slew=(0.2669 0.2129)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][30]/CLK (0.5469 0.5496) RiseTrig slew=(0.2665 0.2123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][29]/CLK (0.5517 0.5545) RiseTrig slew=(0.2679 0.2135)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][27]/CLK (0.5438 0.5464) RiseTrig slew=(0.2662 0.2111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][26]/CLK (0.5464 0.5491) RiseTrig slew=(0.2665 0.2121)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][30]/CLK (0.5519 0.5547) RiseTrig slew=(0.268 0.2135)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][29]/CLK (0.5471 0.5498) RiseTrig slew=(0.2664 0.2123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][27]/CLK (0.552 0.5547) RiseTrig slew=(0.268 0.2135)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][29]/CLK (0.5441 0.5467) RiseTrig slew=(0.2662 0.2113)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][27]/CLK (0.5451 0.5477) RiseTrig slew=(0.2662 0.2116)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][26]/CLK (0.5436 0.5461) RiseTrig slew=(0.2662 0.2111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][30]/CLK (0.5407 0.5429) RiseTrig slew=(0.2655 0.2095)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][29]/CLK (0.5416 0.5439) RiseTrig slew=(0.2658 0.2101)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][27]/CLK (0.5454 0.548) RiseTrig slew=(0.2662 0.2117)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][26]/CLK (0.5459 0.5486) RiseTrig slew=(0.2665 0.2122)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][27]/CLK (0.5455 0.5482) RiseTrig slew=(0.2662 0.2117)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][26]/CLK (0.5476 0.5503) RiseTrig slew=(0.2667 0.2128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][2]/CLK (0.5456 0.5483) RiseTrig slew=(0.2662 0.2118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][30]/CLK (0.5419 0.5442) RiseTrig slew=(0.2658 0.2102)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][29]/CLK (0.5459 0.5486) RiseTrig slew=(0.2665 0.2122)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][26]/CLK (0.5477 0.5504) RiseTrig slew=(0.2666 0.2128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][2]/CLK (0.5457 0.5484) RiseTrig slew=(0.2662 0.2118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][31]/CLK (0.5508 0.5536) RiseTrig slew=(0.2971 0.2583)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][27]/CLK (0.5616 0.5635) RiseTrig slew=(0.297 0.2594)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][26]/CLK (0.5646 0.5662) RiseTrig slew=(0.2969 0.2591)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][2]/CLK (0.5484 0.5515) RiseTrig slew=(0.2976 0.2582)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][1]/CLK (0.5596 0.5617) RiseTrig slew=(0.297 0.2595)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][31]/CLK (0.5533 0.5559) RiseTrig slew=(0.2966 0.2585)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][4]/CLK (0.5566 0.5589) RiseTrig slew=(0.296 0.2586)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][2]/CLK (0.5587 0.5607) RiseTrig slew=(0.296 0.2585)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][7]/CLK (0.5637 0.5653) RiseTrig slew=(0.2957 0.2579)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][5]/CLK (0.5592 0.5612) RiseTrig slew=(0.296 0.2584)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][2]/CLK (0.5695 0.5707) RiseTrig slew=(0.2961 0.258)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][31]/CLK (0.5458 0.5491) RiseTrig slew=(0.2975 0.2575)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][30]/CLK (0.5696 0.5708) RiseTrig slew=(0.2961 0.258)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][27]/CLK (0.5666 0.5681) RiseTrig slew=(0.2966 0.2588)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][26]/CLK (0.5701 0.5713) RiseTrig slew=(0.296 0.2578)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][2]/CLK (0.5582 0.5604) RiseTrig slew=(0.2969 0.2595)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][31]/CLK (0.5606 0.5625) RiseTrig slew=(0.296 0.2583)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][4]/CLK (0.5604 0.5623) RiseTrig slew=(0.296 0.2583)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][2]/CLK (0.5596 0.5616) RiseTrig slew=(0.296 0.2583)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][7]/CLK (0.5606 0.5624) RiseTrig slew=(0.296 0.2583)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][5]/CLK (0.5597 0.5616) RiseTrig slew=(0.296 0.2583)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][31]/CLK (0.5349 0.5391) RiseTrig slew=(0.2958 0.2535)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][30]/CLK (0.5633 0.565) RiseTrig slew=(0.2969 0.2593)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][27]/CLK (0.5616 0.5634) RiseTrig slew=(0.297 0.2594)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][4]/CLK (0.5293 0.5345) RiseTrig slew=(0.294 0.2507)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][2]/CLK (0.5549 0.5574) RiseTrig slew=(0.2969 0.2593)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][1]/CLK (0.5609 0.5628) RiseTrig slew=(0.297 0.2595)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][31]/CLK (0.5616 0.5634) RiseTrig slew=(0.2959 0.2582)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][4]/CLK (0.5628 0.5645) RiseTrig slew=(0.2958 0.258)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][2]/CLK (0.5616 0.5634) RiseTrig slew=(0.2959 0.2582)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][7]/CLK (0.5602 0.5621) RiseTrig slew=(0.296 0.2584)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][5]/CLK (0.5615 0.5633) RiseTrig slew=(0.2959 0.2582)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][31]/CLK (0.523 0.5286) RiseTrig slew=(0.2897 0.2447)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][30]/CLK (0.5699 0.5711) RiseTrig slew=(0.2961 0.2578)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][27]/CLK (0.5685 0.5698) RiseTrig slew=(0.2964 0.2583)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][26]/CLK (0.5705 0.5717) RiseTrig slew=(0.2959 0.2576)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][4]/CLK (0.5159 0.522) RiseTrig slew=(0.2821 0.2358)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][2]/CLK (0.553 0.5556) RiseTrig slew=(0.2972 0.2591)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][7]/CLK (0.5562 0.5586) RiseTrig slew=(0.2968 0.2594)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][1]/CLK (0.5695 0.5708) RiseTrig slew=(0.2961 0.258)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][31]/CLK (0.5596 0.5615) RiseTrig slew=(0.296 0.2583)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][26]/CLK (0.5695 0.5708) RiseTrig slew=(0.2961 0.258)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][4]/CLK (0.5587 0.5608) RiseTrig slew=(0.2961 0.2585)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][2]/CLK (0.5616 0.5634) RiseTrig slew=(0.2959 0.2582)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][5]/CLK (0.5593 0.5613) RiseTrig slew=(0.296 0.2584)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][2]/CLK (0.5694 0.5706) RiseTrig slew=(0.2962 0.258)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][1]/CLK (0.5707 0.5719) RiseTrig slew=(0.2959 0.2576)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][30]/CLK (0.5623 0.5641) RiseTrig slew=(0.297 0.2594)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][7]/CLK (0.563 0.5646) RiseTrig slew=(0.2958 0.258)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][7]/CLK (0.563 0.5646) RiseTrig slew=(0.2958 0.258)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][2]/CLK (0.5707 0.5718) RiseTrig slew=(0.2959 0.2576)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][29]/CLK (0.5708 0.572) RiseTrig slew=(0.2958 0.2575)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][4]/CLK (0.5628 0.5645) RiseTrig slew=(0.2958 0.258)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][7]/CLK (0.5643 0.5658) RiseTrig slew=(0.2956 0.2577)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][5]/CLK (0.5642 0.5657) RiseTrig slew=(0.2956 0.2578)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][27]/CLK (0.5702 0.5714) RiseTrig slew=(0.296 0.2578)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][4]/CLK (0.5637 0.5653) RiseTrig slew=(0.2957 0.2579)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][2]/CLK (0.5643 0.5659) RiseTrig slew=(0.2956 0.2577)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][7]/CLK (0.5627 0.5644) RiseTrig slew=(0.2958 0.258)

tx_core/axi_master/link_datain_0_d_reg[25]/CLK (0.5468 0.5508) RiseTrig slew=(0.2061 0.1696)

tx_core/axi_master/link_datain_0_d_reg[13]/CLK (0.5519 0.5557) RiseTrig slew=(0.2061 0.174)

tx_core/axi_master/link_datain_0_d_reg[6]/CLK (0.5578 0.5611) RiseTrig slew=(0.2077 0.1769)

tx_core/axi_master/link_datain_1_d_reg[16]/CLK (0.5511 0.5549) RiseTrig slew=(0.2061 0.1722)

tx_core/axi_master/link_datain_1_d_reg[13]/CLK (0.5469 0.5509) RiseTrig slew=(0.2061 0.1696)

tx_core/axi_master/link_datain_1_d_reg[0]/CLK (0.5479 0.5519) RiseTrig slew=(0.2061 0.1705)

tx_core/axi_master/link_datain_2_d_reg[30]/CLK (0.5573 0.5607) RiseTrig slew=(0.2076 0.1767)

tx_core/axi_master/link_datain_2_d_reg[25]/CLK (0.55 0.5539) RiseTrig slew=(0.2061 0.1717)

tx_core/axi_master/link_datain_2_d_reg[16]/CLK (0.5582 0.5614) RiseTrig slew=(0.2079 0.177)

tx_core/axi_master/link_datain_2_d_reg[13]/CLK (0.5468 0.5508) RiseTrig slew=(0.2061 0.1696)

tx_core/axi_master/haddr1_d_reg[12]/CLK (0.5539 0.5576) RiseTrig slew=(0.2061 0.1753)

tx_core/axi_master/haddr1_d_reg[14]/CLK (0.5586 0.5618) RiseTrig slew=(0.2081 0.1771)

tx_core/axi_master/haddr1_d_reg[15]/CLK (0.552 0.5558) RiseTrig slew=(0.2061 0.1741)

tx_core/axi_master/haddr0_d_reg[15]/CLK (0.5526 0.5564) RiseTrig slew=(0.2061 0.1743)

tx_core/axi_master/haddr2_d_reg[12]/CLK (0.555 0.5586) RiseTrig slew=(0.2064 0.1758)

tx_core/axi_master/haddr2_d_reg[15]/CLK (0.5468 0.5508) RiseTrig slew=(0.2061 0.1696)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][13]/CLK (0.5464 0.5504) RiseTrig slew=(0.2061 0.1695)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][25]/CLK (0.558 0.5612) RiseTrig slew=(0.2078 0.1769)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][13]/CLK (0.5516 0.5555) RiseTrig slew=(0.2061 0.1725)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][14]/CLK (0.5527 0.5565) RiseTrig slew=(0.2061 0.1744)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][16]/CLK (0.551 0.5548) RiseTrig slew=(0.2061 0.1722)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][25]/CLK (0.558 0.5613) RiseTrig slew=(0.2079 0.177)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][13]/CLK (0.5515 0.5553) RiseTrig slew=(0.2061 0.1724)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][16]/CLK (0.5528 0.5565) RiseTrig slew=(0.2061 0.1746)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][30]/CLK (0.558 0.5613) RiseTrig slew=(0.2078 0.1769)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][13]/CLK (0.5468 0.5508) RiseTrig slew=(0.2061 0.1696)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][0]/CLK (0.5551 0.5588) RiseTrig slew=(0.2064 0.1758)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][13]/CLK (0.5497 0.5536) RiseTrig slew=(0.2061 0.1715)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][26]/CLK (0.5587 0.5618) RiseTrig slew=(0.2081 0.1771)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][0]/CLK (0.5549 0.5585) RiseTrig slew=(0.2063 0.1757)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][13]/CLK (0.5475 0.5514) RiseTrig slew=(0.2061 0.1703)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][25]/CLK (0.5507 0.5546) RiseTrig slew=(0.2061 0.172)

tx_core/axi_master/link_datain_1_d_reg[25]/CLK (0.5507 0.5546) RiseTrig slew=(0.2061 0.172)

tx_core/axi_master/link_datain_1_d_reg[4]/CLK (0.5434 0.5464) RiseTrig slew=(0.2513 0.2122)

tx_core/axi_master/link_datain_1_d_reg[1]/CLK (0.5469 0.55) RiseTrig slew=(0.2512 0.2149)

tx_core/axi_master/link_datain_2_d_reg[11]/CLK (0.5436 0.5466) RiseTrig slew=(0.2513 0.2123)

tx_core/axi_master/link_datain_2_d_reg[8]/CLK (0.5454 0.5485) RiseTrig slew=(0.2508 0.2131)

tx_core/axi_master/link_datain_2_d_reg[4]/CLK (0.5434 0.5464) RiseTrig slew=(0.2513 0.2122)

tx_core/axi_master/link_datain_2_d_reg[1]/CLK (0.5452 0.5483) RiseTrig slew=(0.2515 0.2139)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][4]/CLK (0.5451 0.5483) RiseTrig slew=(0.2509 0.213)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][1]/CLK (0.5486 0.5517) RiseTrig slew=(0.2509 0.2157)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][10]/CLK (0.5513 0.5543) RiseTrig slew=(0.25 0.2167)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][1]/CLK (0.5453 0.5484) RiseTrig slew=(0.2515 0.2139)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][10]/CLK (0.5497 0.5528) RiseTrig slew=(0.2506 0.2162)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][4]/CLK (0.5445 0.5476) RiseTrig slew=(0.2511 0.2127)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][11]/CLK (0.5454 0.5485) RiseTrig slew=(0.2508 0.2131)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][1]/CLK (0.5509 0.554) RiseTrig slew=(0.2502 0.2166)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][4]/CLK (0.5482 0.5513) RiseTrig slew=(0.251 0.2155)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][1]/CLK (0.5613 0.5642) RiseTrig slew=(0.2498 0.2178)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][2]/CLK (0.5589 0.5619) RiseTrig slew=(0.2501 0.218)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][30]/CLK (0.5586 0.5617) RiseTrig slew=(0.2501 0.218)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][29]/CLK (0.5619 0.5648) RiseTrig slew=(0.2497 0.2177)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][26]/CLK (0.5558 0.5589) RiseTrig slew=(0.2502 0.2179)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][18]/CLK (0.53 0.5336) RiseTrig slew=(0.2481 0.208)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][4]/CLK (0.5589 0.5619) RiseTrig slew=(0.2501 0.218)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][2]/CLK (0.5436 0.5466) RiseTrig slew=(0.2513 0.2123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][2]/CLK (0.5617 0.5646) RiseTrig slew=(0.2497 0.2178)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][30]/CLK (0.5601 0.563) RiseTrig slew=(0.2499 0.218)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][29]/CLK (0.5606 0.5635) RiseTrig slew=(0.2499 0.2179)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][26]/CLK (0.5326 0.5361) RiseTrig slew=(0.2502 0.2102)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][15]/CLK (0.5301 0.5337) RiseTrig slew=(0.2481 0.208)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][4]/CLK (0.5543 0.5573) RiseTrig slew=(0.2502 0.2176)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][2]/CLK (0.5345 0.5379) RiseTrig slew=(0.2508 0.2108)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][2]/CLK (0.5619 0.5647) RiseTrig slew=(0.2497 0.2178)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][1]/CLK (0.5611 0.5641) RiseTrig slew=(0.2498 0.2179)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][30]/CLK (0.5574 0.5605) RiseTrig slew=(0.2502 0.218)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][29]/CLK (0.5297 0.5333) RiseTrig slew=(0.2481 0.208)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][27]/CLK (0.5423 0.5453) RiseTrig slew=(0.2516 0.2117)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][26]/CLK (0.5527 0.5557) RiseTrig slew=(0.2502 0.2172)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][4]/CLK (0.5287 0.5323) RiseTrig slew=(0.2485 0.2085)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][2]/CLK (0.543 0.5461) RiseTrig slew=(0.2514 0.2121)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][2]/CLK (0.5615 0.5644) RiseTrig slew=(0.2498 0.2178)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][1]/CLK (0.5302 0.5338) RiseTrig slew=(0.2481 0.208)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][30]/CLK (0.5574 0.5604) RiseTrig slew=(0.2502 0.218)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][29]/CLK (0.5292 0.5329) RiseTrig slew=(0.2481 0.208)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][27]/CLK (0.5435 0.5466) RiseTrig slew=(0.2513 0.2123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][26]/CLK (0.5288 0.5324) RiseTrig slew=(0.2481 0.208)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][4]/CLK (0.529 0.5327) RiseTrig slew=(0.2481 0.208)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][2]/CLK (0.5381 0.5414) RiseTrig slew=(0.2515 0.2115)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][2]/CLK (0.5619 0.5648) RiseTrig slew=(0.2497 0.2177)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][1]/CLK (0.5609 0.5638) RiseTrig slew=(0.2498 0.2179)

tx_core/axi_master/link_datain_0_d_reg[26]/CLK (0.542 0.5455) RiseTrig slew=(0.2137 0.18)

tx_core/axi_master/link_datain_1_d_reg[14]/CLK (0.541 0.5446) RiseTrig slew=(0.2137 0.18)

tx_core/axi_master/link_datain_1_d_reg[8]/CLK (0.5416 0.5451) RiseTrig slew=(0.2137 0.18)

tx_core/axi_master/link_datain_1_d_reg[6]/CLK (0.5441 0.5476) RiseTrig slew=(0.2137 0.1798)

tx_core/axi_master/link_datain_2_d_reg[6]/CLK (0.5446 0.548) RiseTrig slew=(0.2137 0.1798)

tx_core/axi_master/haddr1_d_reg[17]/CLK (0.5423 0.5459) RiseTrig slew=(0.2137 0.18)

tx_core/axi_master/haddr2_d_reg[27]/CLK (0.5411 0.5447) RiseTrig slew=(0.2137 0.18)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][17]/CLK (0.5427 0.5463) RiseTrig slew=(0.2137 0.1799)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][26]/CLK (0.5428 0.5463) RiseTrig slew=(0.2137 0.1799)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][6]/CLK (0.5425 0.5461) RiseTrig slew=(0.2137 0.18)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][17]/CLK (0.5429 0.5465) RiseTrig slew=(0.2137 0.1799)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][26]/CLK (0.5432 0.5467) RiseTrig slew=(0.2137 0.1799)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][12]/CLK (0.5434 0.5469) RiseTrig slew=(0.2137 0.1798)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][15]/CLK (0.5434 0.5469) RiseTrig slew=(0.2137 0.1798)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][26]/CLK (0.5429 0.5465) RiseTrig slew=(0.2137 0.1799)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][12]/CLK (0.5442 0.5477) RiseTrig slew=(0.2137 0.1798)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][26]/CLK (0.5429 0.5464) RiseTrig slew=(0.2137 0.1799)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][6]/CLK (0.5433 0.5468) RiseTrig slew=(0.2137 0.1799)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][14]/CLK (0.5408 0.5444) RiseTrig slew=(0.2137 0.1801)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][17]/CLK (0.5415 0.5451) RiseTrig slew=(0.2137 0.18)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][6]/CLK (0.5449 0.5484) RiseTrig slew=(0.2137 0.1798)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][12]/CLK (0.544 0.5475) RiseTrig slew=(0.2137 0.1798)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][14]/CLK (0.5415 0.5451) RiseTrig slew=(0.2137 0.18)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][15]/CLK (0.5453 0.5487) RiseTrig slew=(0.2137 0.1798)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][17]/CLK (0.5429 0.5464) RiseTrig slew=(0.2137 0.1799)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][26]/CLK (0.543 0.5465) RiseTrig slew=(0.2137 0.1799)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][15]/CLK (0.5623 0.5628) RiseTrig slew=(0.2769 0.2266)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][8]/CLK (0.5707 0.5714) RiseTrig slew=(0.2803 0.2343)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][1]/CLK (0.594 0.5945) RiseTrig slew=(0.2827 0.2349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][6]/CLK (0.568 0.5687) RiseTrig slew=(0.2795 0.2328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][5]/CLK (0.5642 0.5648) RiseTrig slew=(0.2767 0.2271)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][25]/CLK (0.5809 0.581) RiseTrig slew=(0.2827 0.2368)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][20]/CLK (0.5806 0.5807) RiseTrig slew=(0.2827 0.2367)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][15]/CLK (0.5641 0.5647) RiseTrig slew=(0.2786 0.2299)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][6]/CLK (0.5622 0.5627) RiseTrig slew=(0.2779 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][24]/CLK (0.5851 0.5852) RiseTrig slew=(0.2831 0.2367)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][15]/CLK (0.594 0.5944) RiseTrig slew=(0.2827 0.2349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][8]/CLK (0.5824 0.5825) RiseTrig slew=(0.2829 0.2368)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][1]/CLK (0.5945 0.5949) RiseTrig slew=(0.2826 0.2349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][6]/CLK (0.5896 0.5898) RiseTrig slew=(0.2832 0.2358)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][5]/CLK (0.5915 0.5919) RiseTrig slew=(0.283 0.235)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][15]/CLK (0.5945 0.595) RiseTrig slew=(0.2826 0.2349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][6]/CLK (0.5648 0.5655) RiseTrig slew=(0.2766 0.2274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][24]/CLK (0.5853 0.5854) RiseTrig slew=(0.2831 0.2366)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][15]/CLK (0.563 0.5635) RiseTrig slew=(0.2768 0.2268)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][8]/CLK (0.5768 0.577) RiseTrig slew=(0.282 0.2362)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][1]/CLK (0.5907 0.591) RiseTrig slew=(0.2831 0.2354)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][6]/CLK (0.5568 0.557) RiseTrig slew=(0.2756 0.2227)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][5]/CLK (0.5636 0.5641) RiseTrig slew=(0.2768 0.227)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][15]/CLK (0.5945 0.595) RiseTrig slew=(0.2826 0.2349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][1]/CLK (0.5945 0.595) RiseTrig slew=(0.2826 0.2349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][6]/CLK (0.5943 0.5947) RiseTrig slew=(0.2827 0.2349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][15]/CLK (0.5935 0.5939) RiseTrig slew=(0.2828 0.2349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][14]/CLK (0.5792 0.5794) RiseTrig slew=(0.2823 0.2364)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][1]/CLK (0.5936 0.594) RiseTrig slew=(0.2828 0.2349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][6]/CLK (0.5924 0.5928) RiseTrig slew=(0.2829 0.2349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][5]/CLK (0.5923 0.5927) RiseTrig slew=(0.2829 0.2349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][25]/CLK (0.5839 0.584) RiseTrig slew=(0.2831 0.2368)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][20]/CLK (0.5877 0.5877) RiseTrig slew=(0.2832 0.2363)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][15]/CLK (0.5628 0.5633) RiseTrig slew=(0.2769 0.2268)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][6]/CLK (0.5646 0.5652) RiseTrig slew=(0.2767 0.2274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][31]/CLK (0.5664 0.5671) RiseTrig slew=(0.2764 0.2278)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][25]/CLK (0.5789 0.5791) RiseTrig slew=(0.2823 0.2364)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][15]/CLK (0.5654 0.5661) RiseTrig slew=(0.2766 0.2276)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][14]/CLK (0.5632 0.5638) RiseTrig slew=(0.2768 0.2269)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][10]/CLK (0.5789 0.579) RiseTrig slew=(0.2823 0.2364)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][8]/CLK (0.564 0.5646) RiseTrig slew=(0.2767 0.2271)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][6]/CLK (0.5567 0.557) RiseTrig slew=(0.2756 0.2226)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][5]/CLK (0.5664 0.5672) RiseTrig slew=(0.2764 0.2278)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][31]/CLK (0.5661 0.5668) RiseTrig slew=(0.2764 0.2277)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][25]/CLK (0.5786 0.5788) RiseTrig slew=(0.2823 0.2364)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][15]/CLK (0.5648 0.5655) RiseTrig slew=(0.2766 0.2274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][14]/CLK (0.5635 0.564) RiseTrig slew=(0.2768 0.2269)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][2]/CLK (0.5664 0.5672) RiseTrig slew=(0.2764 0.2278)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][6]/CLK (0.5937 0.5941) RiseTrig slew=(0.2828 0.2349)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][31]/CLK (0.566 0.5667) RiseTrig slew=(0.2765 0.2277)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][17]/CLK (0.5863 0.5863) RiseTrig slew=(0.2832 0.2365)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][15]/CLK (0.5648 0.5654) RiseTrig slew=(0.2766 0.2274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][14]/CLK (0.5639 0.5645) RiseTrig slew=(0.2767 0.2271)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][10]/CLK (0.5786 0.5787) RiseTrig slew=(0.2823 0.2364)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][8]/CLK (0.5642 0.5648) RiseTrig slew=(0.2767 0.2271)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][6]/CLK (0.5735 0.5739) RiseTrig slew=(0.2812 0.2354)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][31]/CLK (0.5654 0.5661) RiseTrig slew=(0.2766 0.2276)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][25]/CLK (0.5792 0.5794) RiseTrig slew=(0.2823 0.2364)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][17]/CLK (0.5853 0.5853) RiseTrig slew=(0.2831 0.2366)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][15]/CLK (0.5647 0.5653) RiseTrig slew=(0.2767 0.2274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][14]/CLK (0.5789 0.5791) RiseTrig slew=(0.2823 0.2364)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][8]/CLK (0.5635 0.5641) RiseTrig slew=(0.2768 0.227)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][6]/CLK (0.5608 0.5612) RiseTrig slew=(0.2773 0.2267)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][5]/CLK (0.5637 0.5643) RiseTrig slew=(0.2767 0.227)

tx_core/axi_master/link_datain_0_d_reg[15]/CLK (0.5464 0.5491) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_datain_0_d_reg[12]/CLK (0.5466 0.5492) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_datain_0_d_reg[11]/CLK (0.5495 0.5521) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_datain_0_d_reg[10]/CLK (0.549 0.5516) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_datain_0_d_reg[7]/CLK (0.5451 0.5479) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_datain_0_d_reg[4]/CLK (0.5494 0.552) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_datain_1_d_reg[31]/CLK (0.5441 0.5468) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_datain_1_d_reg[12]/CLK (0.5465 0.5492) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_datain_2_d_reg[31]/CLK (0.5482 0.5508) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_datain_2_d_reg[15]/CLK (0.5464 0.549) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_datain_2_d_reg[10]/CLK (0.5488 0.5514) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][9]/CLK (0.5479 0.5505) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][11]/CLK (0.5493 0.5518) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][12]/CLK (0.5482 0.5508) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][15]/CLK (0.5445 0.5473) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][9]/CLK (0.5478 0.5504) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][11]/CLK (0.5495 0.5521) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][12]/CLK (0.5474 0.55) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][15]/CLK (0.5464 0.549) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][31]/CLK (0.544 0.5468) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][18]/CLK (0.5445 0.5472) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][15]/CLK (0.5484 0.551) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][18]/CLK (0.544 0.5468) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][31]/CLK (0.5439 0.5467) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][9]/CLK (0.5478 0.5504) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][12]/CLK (0.5482 0.5508) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][15]/CLK (0.5485 0.5511) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][9]/CLK (0.5494 0.5519) RiseTrig slew=(0.2107 0.1804)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][11]/CLK (0.5496 0.5521) RiseTrig slew=(0.2107 0.1804)

tx_core/tx_crc/crcpkt0/data8_d_reg[6]/CLK (0.5851 0.5852) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/data8_d_reg[4]/CLK (0.5941 0.5938) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/data8_d_reg[0]/CLK (0.5912 0.591) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/data16_d_reg[13]/CLK (0.5914 0.5911) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/data16_d_reg[2]/CLK (0.5966 0.5964) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/data32_d_reg[23]/CLK (0.5835 0.5837) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/data32_d_reg[6]/CLK (0.5898 0.5896) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/data48_d_reg[44]/CLK (0.5834 0.5836) RiseTrig slew=(0.2302 0.1982)

tx_core/tx_crc/crcpkt0/data48_d_reg[40]/CLK (0.5875 0.5875) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/data48_d_reg[39]/CLK (0.5958 0.5956) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/data48_d_reg[24]/CLK (0.5878 0.5877) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/data48_d_reg[22]/CLK (0.5952 0.595) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[29]/CLK (0.5888 0.5887) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[14]/CLK (0.5966 0.5965) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[28]/CLK (0.5903 0.5901) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[22]/CLK (0.5872 0.5872) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[25]/CLK (0.5965 0.5964) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[24]/CLK (0.5841 0.5842) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[13]/CLK (0.596 0.5958) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[8]/CLK (0.5963 0.5961) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[23]/CLK (0.596 0.5958) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[10]/CLK (0.5879 0.5878) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[12]/CLK (0.5834 0.5837) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[12]/CLK (0.5834 0.5836) RiseTrig slew=(0.2302 0.1982)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[1]/CLK (0.5962 0.5961) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[6]/CLK (0.5851 0.5853) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[6]/CLK (0.5929 0.5926) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[16]/CLK (0.5927 0.5923) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[16]/CLK (0.5838 0.584) RiseTrig slew=(0.2302 0.1982)

tx_core/tx_crc/crcpkt0/data24_d_reg[21]/CLK (0.5882 0.5882) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/data24_d_reg[19]/CLK (0.5896 0.5894) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[30]/CLK (0.5899 0.5897) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[29]/CLK (0.5928 0.5925) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[28]/CLK (0.5861 0.5861) RiseTrig slew=(0.2302 0.1983)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[2]/CLK (0.5918 0.5915) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[0]/CLK (0.5913 0.591) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[3]/CLK (0.5878 0.5878) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[23]/CLK (0.5934 0.5931) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[12]/CLK (0.5906 0.5903) RiseTrig slew=(0.2301 0.1982)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[20]/CLK (0.5919 0.5916) RiseTrig slew=(0.2301 0.1982)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][0]/CLK (0.5789 0.5831) RiseTrig slew=(0.2672 0.2244)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][1]/CLK (0.5764 0.5806) RiseTrig slew=(0.2657 0.2238)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][2]/CLK (0.5788 0.583) RiseTrig slew=(0.267 0.2242)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][3]/CLK (0.5794 0.5836) RiseTrig slew=(0.2676 0.2245)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][4]/CLK (0.5823 0.5864) RiseTrig slew=(0.2689 0.2247)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][6]/CLK (0.5755 0.5798) RiseTrig slew=(0.2652 0.2237)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][7]/CLK (0.5788 0.583) RiseTrig slew=(0.2672 0.2244)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[0]/CLK (0.5907 0.5943) RiseTrig slew=(0.2718 0.2237)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[1]/CLK (0.5664 0.5704) RiseTrig slew=(0.2608 0.2159)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[2]/CLK (0.5913 0.5949) RiseTrig slew=(0.272 0.2235)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[4]/CLK (0.5673 0.5713) RiseTrig slew=(0.2608 0.2162)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[5]/CLK (0.5673 0.5714) RiseTrig slew=(0.2608 0.2162)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[7]/CLK (0.5913 0.5949) RiseTrig slew=(0.272 0.2235)

tx_core/axi_master/pkt2_fifo/depth_left_reg[0]/CLK (0.5891 0.5927) RiseTrig slew=(0.2714 0.2241)

tx_core/axi_master/pkt2_fifo/depth_left_reg[1]/CLK (0.5885 0.5922) RiseTrig slew=(0.2712 0.2243)

tx_core/axi_master/pkt2_fifo/depth_left_reg[2]/CLK (0.5719 0.5761) RiseTrig slew=(0.2636 0.2223)

tx_core/axi_master/pkt2_fifo/depth_left_reg[3]/CLK (0.5681 0.5721) RiseTrig slew=(0.2615 0.22)

tx_core/axi_master/pkt2_fifo/depth_left_reg[4]/CLK (0.5898 0.5934) RiseTrig slew=(0.2716 0.224)

tx_core/axi_master/pkt2_fifo/depth_left_reg[5]/CLK (0.5637 0.5675) RiseTrig slew=(0.2613 0.2161)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[1]/CLK (0.5675 0.5716) RiseTrig slew=(0.2608 0.2163)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[2]/CLK (0.5623 0.566) RiseTrig slew=(0.2608 0.2137)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[3]/CLK (0.5632 0.567) RiseTrig slew=(0.2608 0.2143)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[4]/CLK (0.5658 0.5698) RiseTrig slew=(0.2608 0.2156)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[5]/CLK (0.5612 0.565) RiseTrig slew=(0.261 0.2137)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[6]/CLK (0.5677 0.5717) RiseTrig slew=(0.2608 0.2164)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[7]/CLK (0.5645 0.5684) RiseTrig slew=(0.2608 0.215)

tx_core/axi_master/pkt2_fifo/depth_left_reg[6]/CLK (0.5902 0.5938) RiseTrig slew=(0.2717 0.2238)

tx_core/tx_crc/crcpkt2/crc_vld_d_reg/CLK (0.591 0.5946) RiseTrig slew=(0.2719 0.2236)

tx_core/tx_crc/crcpkt2/data48_d_reg[45]/CLK (0.5827 0.5868) RiseTrig slew=(0.269 0.2247)

tx_core/tx_crc/crcpkt2/data48_d_reg[36]/CLK (0.5874 0.5912) RiseTrig slew=(0.2709 0.2245)

tx_core/tx_crc/crcpkt2/data48_d_reg[32]/CLK (0.5782 0.5824) RiseTrig slew=(0.2667 0.2241)

tx_core/tx_crc/crcpkt2/data48_d_reg[31]/CLK (0.5859 0.5897) RiseTrig slew=(0.2703 0.2247)

tx_core/tx_crc/crcpkt2/data48_d_reg[29]/CLK (0.5819 0.5861) RiseTrig slew=(0.2687 0.2247)

tx_core/tx_crc/crcpkt2/data48_d_reg[26]/CLK (0.5831 0.5871) RiseTrig slew=(0.2691 0.2246)

tx_core/tx_crc/crcpkt2/data48_d_reg[18]/CLK (0.5835 0.5876) RiseTrig slew=(0.2694 0.2248)

tx_core/tx_crc/crcpkt2/data48_d_reg[5]/CLK (0.5789 0.5831) RiseTrig slew=(0.2673 0.2244)

tx_core/tx_crc/crcpkt2/data56_d_reg[47]/CLK (0.5814 0.5856) RiseTrig slew=(0.2681 0.2243)

tx_core/tx_crc/crcpkt2/data56_d_reg[35]/CLK (0.583 0.5871) RiseTrig slew=(0.2687 0.2242)

tx_core/tx_crc/crcpkt2/data56_d_reg[29]/CLK (0.5798 0.584) RiseTrig slew=(0.2674 0.2242)

tx_core/tx_crc/crcpkt2/data56_d_reg[25]/CLK (0.5849 0.5888) RiseTrig slew=(0.2693 0.224)

tx_core/tx_crc/crcpkt2/data56_d_reg[23]/CLK (0.5852 0.5891) RiseTrig slew=(0.2694 0.224)

tx_core/tx_crc/crcpkt2/data56_d_reg[21]/CLK (0.5842 0.5881) RiseTrig slew=(0.2691 0.2241)

tx_core/tx_crc/crcpkt2/data56_d_reg[16]/CLK (0.5828 0.5869) RiseTrig slew=(0.2686 0.2242)

tx_core/tx_crc/crcpkt2/data56_d_reg[14]/CLK (0.5852 0.5891) RiseTrig slew=(0.2694 0.224)

tx_core/tx_crc/crcpkt2/data56_d_reg[13]/CLK (0.5676 0.5717) RiseTrig slew=(0.2608 0.2163)

tx_core/tx_crc/crcpkt2/data56_d_reg[12]/CLK (0.5849 0.5888) RiseTrig slew=(0.2693 0.224)

tx_core/tx_crc/crcpkt2/data56_d_reg[8]/CLK (0.5676 0.5716) RiseTrig slew=(0.2608 0.2163)

tx_core/tx_crc/crcpkt2/load56_d_reg/CLK (0.5845 0.5885) RiseTrig slew=(0.2692 0.2241)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[2]/CLK (0.5829 0.5869) RiseTrig slew=(0.2691 0.2246)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[11]/CLK (0.5852 0.5891) RiseTrig slew=(0.2694 0.224)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[13]/CLK (0.5826 0.5867) RiseTrig slew=(0.269 0.2248)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[5]/CLK (0.5798 0.584) RiseTrig slew=(0.2674 0.2242)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[23]/CLK (0.5806 0.5848) RiseTrig slew=(0.2678 0.2243)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[10]/CLK (0.5777 0.5819) RiseTrig slew=(0.2666 0.2242)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[15]/CLK (0.585 0.5889) RiseTrig slew=(0.27 0.2247)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[16]/CLK (0.5782 0.5824) RiseTrig slew=(0.2667 0.2241)

tx_core/axi_slave/burst_addr_d_reg[19]/CLK (0.5676 0.5716) RiseTrig slew=(0.2608 0.2163)

tx_core/axi_slave/burst_addr_d_reg[22]/CLK (0.5676 0.5717) RiseTrig slew=(0.2608 0.2164)

tx_core/tx_crc/crcpkt2/data48_d_reg[47]/CLK (0.566 0.5706) RiseTrig slew=(0.2556 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[46]/CLK (0.5691 0.5738) RiseTrig slew=(0.2569 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[44]/CLK (0.5704 0.5752) RiseTrig slew=(0.257 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[42]/CLK (0.5576 0.5616) RiseTrig slew=(0.256 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[41]/CLK (0.5693 0.574) RiseTrig slew=(0.2569 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[40]/CLK (0.5666 0.5711) RiseTrig slew=(0.2562 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[39]/CLK (0.5642 0.5686) RiseTrig slew=(0.2559 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[38]/CLK (0.5704 0.5752) RiseTrig slew=(0.257 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[37]/CLK (0.5696 0.5743) RiseTrig slew=(0.2569 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[35]/CLK (0.5665 0.571) RiseTrig slew=(0.2556 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[28]/CLK (0.5645 0.5689) RiseTrig slew=(0.2559 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[27]/CLK (0.5683 0.5729) RiseTrig slew=(0.2565 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[25]/CLK (0.5626 0.5669) RiseTrig slew=(0.2561 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[24]/CLK (0.567 0.5716) RiseTrig slew=(0.2563 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[23]/CLK (0.5716 0.5766) RiseTrig slew=(0.2572 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[22]/CLK (0.5594 0.5636) RiseTrig slew=(0.2562 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[20]/CLK (0.566 0.5705) RiseTrig slew=(0.2563 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[19]/CLK (0.5651 0.5695) RiseTrig slew=(0.2565 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[17]/CLK (0.5617 0.5659) RiseTrig slew=(0.2562 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[16]/CLK (0.5715 0.5766) RiseTrig slew=(0.2572 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[14]/CLK (0.5713 0.5763) RiseTrig slew=(0.2572 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[12]/CLK (0.5667 0.5712) RiseTrig slew=(0.2556 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[11]/CLK (0.5599 0.564) RiseTrig slew=(0.2562 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[10]/CLK (0.5606 0.5647) RiseTrig slew=(0.2562 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[9]/CLK (0.566 0.5705) RiseTrig slew=(0.2556 0.2096)

tx_core/tx_crc/crcpkt2/data48_d_reg[8]/CLK (0.5602 0.5643) RiseTrig slew=(0.2562 0.2096)

tx_core/tx_crc/crcpkt2/data40_d_reg[36]/CLK (0.5674 0.572) RiseTrig slew=(0.2563 0.2096)

tx_core/tx_crc/crcpkt2/data40_d_reg[31]/CLK (0.5656 0.5701) RiseTrig slew=(0.2557 0.2096)

tx_core/tx_crc/crcpkt2/data40_d_reg[29]/CLK (0.5678 0.5725) RiseTrig slew=(0.2564 0.2096)

tx_core/tx_crc/crcpkt2/data40_d_reg[20]/CLK (0.5683 0.573) RiseTrig slew=(0.2565 0.2096)

tx_core/tx_crc/crcpkt2/data40_d_reg[16]/CLK (0.5679 0.5725) RiseTrig slew=(0.2564 0.2096)

tx_core/tx_crc/crcpkt2/data40_d_reg[7]/CLK (0.5651 0.5696) RiseTrig slew=(0.2558 0.2096)

tx_core/tx_crc/crcpkt2/data40_d_reg[6]/CLK (0.5662 0.5707) RiseTrig slew=(0.2556 0.2096)

tx_core/tx_crc/crcpkt2/data40_d_reg[3]/CLK (0.5653 0.5698) RiseTrig slew=(0.2557 0.2096)

tx_core/tx_crc/crcpkt2/data40_d_reg[2]/CLK (0.5686 0.5732) RiseTrig slew=(0.2565 0.2096)

tx_core/tx_crc/crcpkt2/data40_d_reg[1]/CLK (0.5683 0.5729) RiseTrig slew=(0.2565 0.2096)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[26]/CLK (0.5637 0.5681) RiseTrig slew=(0.2566 0.2096)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[30]/CLK (0.5708 0.5757) RiseTrig slew=(0.2571 0.2096)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[28]/CLK (0.5698 0.5745) RiseTrig slew=(0.257 0.2096)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[22]/CLK (0.5701 0.5749) RiseTrig slew=(0.257 0.2096)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[9]/CLK (0.5626 0.5669) RiseTrig slew=(0.2561 0.2096)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[4]/CLK (0.5701 0.5749) RiseTrig slew=(0.257 0.2096)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[25]/CLK (0.568 0.5726) RiseTrig slew=(0.2566 0.2096)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[24]/CLK (0.5639 0.5682) RiseTrig slew=(0.2565 0.2096)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[24]/CLK (0.5639 0.5683) RiseTrig slew=(0.2565 0.2096)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[21]/CLK (0.568 0.5726) RiseTrig slew=(0.2564 0.2096)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[21]/CLK (0.5705 0.5753) RiseTrig slew=(0.2571 0.2096)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[0]/CLK (0.5704 0.5752) RiseTrig slew=(0.257 0.2096)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[19]/CLK (0.565 0.5694) RiseTrig slew=(0.2564 0.2096)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[8]/CLK (0.5685 0.5732) RiseTrig slew=(0.2565 0.2096)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[8]/CLK (0.5616 0.5659) RiseTrig slew=(0.2566 0.2096)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[5]/CLK (0.564 0.5684) RiseTrig slew=(0.2565 0.2096)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[3]/CLK (0.5639 0.5683) RiseTrig slew=(0.2565 0.2096)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[23]/CLK (0.5582 0.5622) RiseTrig slew=(0.2562 0.2096)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[23]/CLK (0.5581 0.5622) RiseTrig slew=(0.2562 0.2096)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[12]/CLK (0.5599 0.564) RiseTrig slew=(0.2565 0.2096)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[18]/CLK (0.5676 0.5722) RiseTrig slew=(0.2564 0.2096)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[18]/CLK (0.571 0.576) RiseTrig slew=(0.2571 0.2096)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[31]/CLK (0.568 0.5727) RiseTrig slew=(0.2565 0.2096)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[20]/CLK (0.568 0.5726) RiseTrig slew=(0.2564 0.2096)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[20]/CLK (0.5705 0.5753) RiseTrig slew=(0.257 0.2096)

tx_core/axi_master/link_datain_1_d_reg[28]/CLK (0.5517 0.5577) RiseTrig slew=(0.2321 0.194)

tx_core/axi_master/link_datain_1_d_reg[2]/CLK (0.5517 0.5577) RiseTrig slew=(0.2314 0.194)

tx_core/axi_master/link_datain_2_d_reg[28]/CLK (0.551 0.5571) RiseTrig slew=(0.2321 0.194)

tx_core/axi_master/link_datain_2_d_reg[23]/CLK (0.5544 0.5603) RiseTrig slew=(0.231 0.194)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[2]/CLK (0.5603 0.5659) RiseTrig slew=(0.2306 0.194)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[4]/CLK (0.5598 0.5654) RiseTrig slew=(0.2308 0.194)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[7]/CLK (0.5604 0.566) RiseTrig slew=(0.2306 0.194)

tx_core/axi_master/pkt0_fifo/depth_left_reg[0]/CLK (0.5487 0.5549) RiseTrig slew=(0.232 0.194)

tx_core/axi_master/pkt0_fifo/depth_left_reg[1]/CLK (0.5472 0.5534) RiseTrig slew=(0.2316 0.194)

tx_core/axi_master/pkt0_fifo/depth_left_reg[2]/CLK (0.5575 0.5631) RiseTrig slew=(0.2314 0.194)

tx_core/axi_master/pkt0_fifo/depth_left_reg[3]/CLK (0.5575 0.5631) RiseTrig slew=(0.2314 0.194)

tx_core/axi_master/pkt0_fifo/depth_left_reg[4]/CLK (0.5599 0.5655) RiseTrig slew=(0.2308 0.194)

tx_core/axi_master/pkt0_fifo/depth_left_reg[5]/CLK (0.5597 0.5653) RiseTrig slew=(0.2308 0.194)

tx_core/axi_master/pkt1_fifo/depth_left_reg[6]/CLK (0.5515 0.5575) RiseTrig slew=(0.2315 0.194)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][3]/CLK (0.5486 0.5547) RiseTrig slew=(0.2316 0.194)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][23]/CLK (0.5519 0.5579) RiseTrig slew=(0.2314 0.194)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][28]/CLK (0.552 0.558) RiseTrig slew=(0.2321 0.194)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][3]/CLK (0.552 0.5579) RiseTrig slew=(0.2321 0.194)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][23]/CLK (0.5544 0.5603) RiseTrig slew=(0.231 0.194)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][2]/CLK (0.5562 0.5619) RiseTrig slew=(0.2317 0.194)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][23]/CLK (0.5503 0.5564) RiseTrig slew=(0.2316 0.194)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][28]/CLK (0.5585 0.5641) RiseTrig slew=(0.2312 0.194)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][2]/CLK (0.5532 0.5591) RiseTrig slew=(0.232 0.194)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][23]/CLK (0.5504 0.5565) RiseTrig slew=(0.2315 0.194)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][28]/CLK (0.5598 0.5654) RiseTrig slew=(0.2308 0.194)

tx_core/tx_crc/crcpkt2/data40_d_reg[27]/CLK (0.5479 0.5541) RiseTrig slew=(0.2316 0.194)

tx_core/tx_crc/crcpkt2/data40_d_reg[23]/CLK (0.5521 0.5581) RiseTrig slew=(0.2314 0.194)

tx_core/tx_crc/crcpkt2/data40_d_reg[17]/CLK (0.5524 0.5583) RiseTrig slew=(0.2314 0.194)

tx_core/tx_crc/crcpkt2/data40_d_reg[4]/CLK (0.5521 0.5581) RiseTrig slew=(0.2314 0.194)

tx_core/tx_crc/crcpkt2/data40_d_reg[0]/CLK (0.5472 0.5535) RiseTrig slew=(0.2316 0.194)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[2]/CLK (0.5538 0.5597) RiseTrig slew=(0.2311 0.194)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[9]/CLK (0.553 0.559) RiseTrig slew=(0.2313 0.194)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[19]/CLK (0.5541 0.56) RiseTrig slew=(0.2311 0.194)

tx_core/tx_crc/crcpkt1/data32_d_reg[30]/CLK (0.5607 0.5663) RiseTrig slew=(0.2305 0.194)

tx_core/tx_crc/crcpkt1/data32_d_reg[22]/CLK (0.56 0.5656) RiseTrig slew=(0.2308 0.194)

tx_core/tx_crc/crcpkt1/data32_d_reg[6]/CLK (0.5605 0.5661) RiseTrig slew=(0.2306 0.194)

tx_core/tx_crc/crcpkt1/data32_d_reg[5]/CLK (0.5608 0.5664) RiseTrig slew=(0.2305 0.194)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[30]/CLK (0.5609 0.5666) RiseTrig slew=(0.2305 0.194)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[22]/CLK (0.5602 0.5658) RiseTrig slew=(0.2307 0.194)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[5]/CLK (0.5609 0.5666) RiseTrig slew=(0.2305 0.194)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[23]/CLK (0.5609 0.5666) RiseTrig slew=(0.2305 0.194)

tx_core/tx_crc/crcpkt1/data32_d_reg[29]/CLK (0.548 0.5532) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/data32_d_reg[28]/CLK (0.5485 0.5537) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/data32_d_reg[27]/CLK (0.5559 0.5612) RiseTrig slew=(0.2394 0.199)

tx_core/tx_crc/crcpkt1/data32_d_reg[13]/CLK (0.5607 0.5662) RiseTrig slew=(0.2407 0.199)

tx_core/tx_crc/crcpkt1/data32_d_reg[12]/CLK (0.5515 0.5565) RiseTrig slew=(0.238 0.199)

tx_core/tx_crc/crcpkt1/data32_d_reg[11]/CLK (0.5591 0.5646) RiseTrig slew=(0.24 0.199)

tx_core/tx_crc/crcpkt1/data32_d_reg[9]/CLK (0.5615 0.5671) RiseTrig slew=(0.241 0.199)

tx_core/tx_crc/crcpkt1/data32_d_reg[4]/CLK (0.5559 0.5612) RiseTrig slew=(0.2394 0.199)

tx_core/tx_crc/crcpkt1/data64_d_reg[60]/CLK (0.546 0.5513) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/data64_d_reg[59]/CLK (0.5489 0.5541) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/data64_d_reg[52]/CLK (0.5449 0.5503) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/data64_d_reg[44]/CLK (0.5434 0.5489) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/data64_d_reg[38]/CLK (0.5533 0.5585) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/data64_d_reg[36]/CLK (0.5535 0.5586) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/data64_d_reg[1]/CLK (0.553 0.5582) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/load8_d_reg/CLK (0.5537 0.5589) RiseTrig slew=(0.237 0.199)

tx_core/tx_crc/crcpkt1/load32_d_reg/CLK (0.5535 0.5587) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/load40_d_reg/CLK (0.5587 0.5641) RiseTrig slew=(0.2398 0.199)

tx_core/tx_crc/crcpkt1/load48_d_reg/CLK (0.5555 0.5607) RiseTrig slew=(0.2393 0.199)

tx_core/tx_crc/crcpkt1/load56_d_reg/CLK (0.5527 0.5578) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/load64_d_reg/CLK (0.5534 0.5586) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[29]/CLK (0.5467 0.552) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[29]/CLK (0.5501 0.5552) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[28]/CLK (0.5576 0.5629) RiseTrig slew=(0.2397 0.199)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[28]/CLK (0.5447 0.5502) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[27]/CLK (0.5607 0.5663) RiseTrig slew=(0.2407 0.199)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[27]/CLK (0.5539 0.5591) RiseTrig slew=(0.237 0.199)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[2]/CLK (0.5518 0.5568) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[2]/CLK (0.554 0.5592) RiseTrig slew=(0.237 0.199)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[22]/CLK (0.545 0.5505) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[11]/CLK (0.5601 0.5656) RiseTrig slew=(0.2404 0.199)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[9]/CLK (0.5601 0.5656) RiseTrig slew=(0.2404 0.199)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[4]/CLK (0.554 0.5591) RiseTrig slew=(0.2389 0.199)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[4]/CLK (0.5488 0.5539) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[13]/CLK (0.5618 0.5675) RiseTrig slew=(0.2411 0.199)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[3]/CLK (0.5471 0.5524) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[23]/CLK (0.5606 0.5662) RiseTrig slew=(0.2406 0.199)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[10]/CLK (0.5613 0.5669) RiseTrig slew=(0.2409 0.199)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[12]/CLK (0.5538 0.5589) RiseTrig slew=(0.2389 0.199)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[12]/CLK (0.5487 0.5539) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[6]/CLK (0.554 0.5592) RiseTrig slew=(0.239 0.199)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[7]/CLK (0.5617 0.5673) RiseTrig slew=(0.2411 0.199)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[20]/CLK (0.5607 0.5663) RiseTrig slew=(0.2407 0.199)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[6]/CLK (0.5536 0.5588) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/data24_d_reg[6]/CLK (0.5537 0.5588) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/data24_d_reg[4]/CLK (0.5528 0.5579) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/crc_reg[4]/CLK (0.5451 0.5505) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/crc_reg[12]/CLK (0.5536 0.5588) RiseTrig slew=(0.2369 0.199)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[21]/CLK (0.5538 0.559) RiseTrig slew=(0.237 0.199)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[19]/CLK (0.5536 0.5588) RiseTrig slew=(0.2369 0.199)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[6]/CLK (0.5761 0.5817) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/data32_d_reg[26]/CLK (0.5674 0.5727) RiseTrig slew=(0.2456 0.1993)

tx_core/tx_crc/crcpkt1/data32_d_reg[24]/CLK (0.5738 0.5793) RiseTrig slew=(0.2462 0.1993)

tx_core/tx_crc/crcpkt1/data32_d_reg[23]/CLK (0.576 0.5817) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/data32_d_reg[21]/CLK (0.5693 0.5746) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/data32_d_reg[20]/CLK (0.5744 0.5799) RiseTrig slew=(0.2462 0.1993)

tx_core/tx_crc/crcpkt1/data32_d_reg[19]/CLK (0.5734 0.579) RiseTrig slew=(0.2463 0.1993)

tx_core/tx_crc/crcpkt1/data32_d_reg[18]/CLK (0.5744 0.58) RiseTrig slew=(0.2462 0.1993)

tx_core/tx_crc/crcpkt1/data32_d_reg[17]/CLK (0.5736 0.5792) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/data32_d_reg[16]/CLK (0.5759 0.5816) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/data32_d_reg[15]/CLK (0.5716 0.577) RiseTrig slew=(0.2463 0.1993)

tx_core/tx_crc/crcpkt1/data32_d_reg[14]/CLK (0.572 0.5774) RiseTrig slew=(0.2461 0.1993)

tx_core/tx_crc/crcpkt1/data32_d_reg[10]/CLK (0.5727 0.5782) RiseTrig slew=(0.2463 0.1993)

tx_core/tx_crc/crcpkt1/data32_d_reg[8]/CLK (0.5741 0.5797) RiseTrig slew=(0.2462 0.1993)

tx_core/tx_crc/crcpkt1/data32_d_reg[3]/CLK (0.5736 0.5791) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/data32_d_reg[1]/CLK (0.5726 0.5781) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/data40_d_reg[38]/CLK (0.5698 0.5752) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/data40_d_reg[35]/CLK (0.5699 0.5752) RiseTrig slew=(0.2461 0.1993)

tx_core/tx_crc/crcpkt1/data40_d_reg[33]/CLK (0.572 0.5774) RiseTrig slew=(0.2461 0.1993)

tx_core/tx_crc/crcpkt1/data40_d_reg[32]/CLK (0.5749 0.5805) RiseTrig slew=(0.2462 0.1993)

tx_core/tx_crc/crcpkt1/data40_d_reg[31]/CLK (0.5761 0.5817) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/data40_d_reg[30]/CLK (0.5761 0.5818) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/data40_d_reg[28]/CLK (0.5703 0.5757) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/data40_d_reg[27]/CLK (0.5702 0.5756) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/data40_d_reg[26]/CLK (0.5745 0.58) RiseTrig slew=(0.2462 0.1993)

tx_core/tx_crc/crcpkt1/data40_d_reg[24]/CLK (0.5747 0.5803) RiseTrig slew=(0.2462 0.1993)

tx_core/tx_crc/crcpkt1/data40_d_reg[23]/CLK (0.5761 0.5818) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/data40_d_reg[21]/CLK (0.5713 0.5767) RiseTrig slew=(0.2462 0.1993)

tx_core/tx_crc/crcpkt1/data40_d_reg[19]/CLK (0.5701 0.5755) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/data40_d_reg[16]/CLK (0.5708 0.5762) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/data40_d_reg[15]/CLK (0.5756 0.5813) RiseTrig slew=(0.2461 0.1993)

tx_core/tx_crc/crcpkt1/data40_d_reg[13]/CLK (0.5746 0.5802) RiseTrig slew=(0.2462 0.1993)

tx_core/tx_crc/crcpkt1/data40_d_reg[12]/CLK (0.5747 0.5803) RiseTrig slew=(0.2462 0.1993)

tx_core/tx_crc/crcpkt1/data40_d_reg[9]/CLK (0.5714 0.5768) RiseTrig slew=(0.2461 0.1993)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[26]/CLK (0.5678 0.573) RiseTrig slew=(0.2457 0.1993)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[30]/CLK (0.5661 0.5714) RiseTrig slew=(0.2453 0.1993)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[14]/CLK (0.5677 0.5729) RiseTrig slew=(0.2456 0.1993)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[27]/CLK (0.5708 0.5761) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[22]/CLK (0.5754 0.581) RiseTrig slew=(0.2461 0.1993)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[11]/CLK (0.5703 0.5757) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[24]/CLK (0.5724 0.5778) RiseTrig slew=(0.2463 0.1993)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[21]/CLK (0.5709 0.5763) RiseTrig slew=(0.2462 0.1993)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[0]/CLK (0.5732 0.5787) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[0]/CLK (0.5761 0.5818) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[19]/CLK (0.5756 0.5813) RiseTrig slew=(0.2461 0.1993)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[19]/CLK (0.5759 0.5815) RiseTrig slew=(0.2461 0.1993)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[8]/CLK (0.5744 0.58) RiseTrig slew=(0.2462 0.1993)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[8]/CLK (0.5708 0.5761) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[3]/CLK (0.5735 0.5791) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[10]/CLK (0.5743 0.5798) RiseTrig slew=(0.2462 0.1993)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[12]/CLK (0.5708 0.5762) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[12]/CLK (0.573 0.5784) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[1]/CLK (0.5735 0.579) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[1]/CLK (0.5705 0.5759) RiseTrig slew=(0.246 0.1993)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[15]/CLK (0.5755 0.5812) RiseTrig slew=(0.2461 0.1993)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[16]/CLK (0.5744 0.58) RiseTrig slew=(0.2462 0.1993)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[18]/CLK (0.5688 0.5741) RiseTrig slew=(0.2459 0.1993)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[20]/CLK (0.5756 0.5813) RiseTrig slew=(0.2461 0.1993)

tx_core/tx_crc/crcpkt1/data8_d_reg[7]/CLK (0.5362 0.5435) RiseTrig slew=(0.2169 0.1853)

tx_core/tx_crc/crcpkt1/data8_d_reg[5]/CLK (0.5341 0.5415) RiseTrig slew=(0.2169 0.1854)

tx_core/tx_crc/crcpkt1/data8_d_reg[3]/CLK (0.534 0.5415) RiseTrig slew=(0.2169 0.1854)

tx_core/tx_crc/crcpkt1/data8_d_reg[2]/CLK (0.5366 0.5439) RiseTrig slew=(0.2169 0.1853)

tx_core/tx_crc/crcpkt1/data8_d_reg[1]/CLK (0.5472 0.5542) RiseTrig slew=(0.2169 0.1852)

tx_core/tx_crc/crcpkt1/data64_d_reg[56]/CLK (0.5469 0.5539) RiseTrig slew=(0.2169 0.1853)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[14]/CLK (0.5359 0.5433) RiseTrig slew=(0.2169 0.1853)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[24]/CLK (0.547 0.554) RiseTrig slew=(0.2169 0.1852)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[0]/CLK (0.5395 0.5467) RiseTrig slew=(0.2169 0.1861)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[13]/CLK (0.5466 0.5536) RiseTrig slew=(0.2169 0.1853)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[12]/CLK (0.5367 0.5441) RiseTrig slew=(0.2169 0.1852)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[15]/CLK (0.5366 0.544) RiseTrig slew=(0.2169 0.1852)

tx_core/tx_crc/crcpkt1/data24_d_reg[7]/CLK (0.5367 0.544) RiseTrig slew=(0.2169 0.1852)

tx_core/tx_crc/crcpkt1/data24_d_reg[0]/CLK (0.5372 0.5446) RiseTrig slew=(0.2169 0.1852)

tx_core/tx_crc/crcpkt1/crc_reg[29]/CLK (0.5354 0.5428) RiseTrig slew=(0.2169 0.1853)

tx_core/tx_crc/crcpkt1/crc_reg[22]/CLK (0.5436 0.5507) RiseTrig slew=(0.2169 0.1859)

tx_core/tx_crc/crcpkt1/crc_reg[11]/CLK (0.5356 0.543) RiseTrig slew=(0.2169 0.1853)

tx_core/tx_crc/crcpkt1/crc_reg[9]/CLK (0.5362 0.5436) RiseTrig slew=(0.2169 0.1853)

tx_core/tx_crc/crcpkt1/crc_reg[25]/CLK (0.5463 0.5534) RiseTrig slew=(0.2169 0.1854)

tx_core/tx_crc/crcpkt1/crc_reg[19]/CLK (0.5468 0.5539) RiseTrig slew=(0.2169 0.1853)

tx_core/tx_crc/crcpkt1/crc_reg[8]/CLK (0.5403 0.5476) RiseTrig slew=(0.2169 0.1861)

tx_core/tx_crc/crcpkt1/crc_reg[15]/CLK (0.5362 0.5436) RiseTrig slew=(0.2169 0.1853)

tx_core/tx_crc/crcpkt1/crc_reg[18]/CLK (0.5468 0.5539) RiseTrig slew=(0.2169 0.1853)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[29]/CLK (0.5454 0.5524) RiseTrig slew=(0.2169 0.1856)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[28]/CLK (0.5356 0.543) RiseTrig slew=(0.2169 0.1853)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[27]/CLK (0.5366 0.5439) RiseTrig slew=(0.2169 0.1859)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[22]/CLK (0.5377 0.545) RiseTrig slew=(0.2169 0.186)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[25]/CLK (0.5476 0.5546) RiseTrig slew=(0.2169 0.1851)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[13]/CLK (0.5368 0.5442) RiseTrig slew=(0.2169 0.1852)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[23]/CLK (0.546 0.553) RiseTrig slew=(0.2169 0.1855)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[12]/CLK (0.5414 0.5486) RiseTrig slew=(0.2169 0.186)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[1]/CLK (0.548 0.555) RiseTrig slew=(0.2169 0.185)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[31]/CLK (0.5366 0.544) RiseTrig slew=(0.2169 0.1852)

tx_core/axi_master/haddr1_d_reg[2]/CLK (0.5543 0.5502) RiseTrig slew=(0.2288 0.1896)

tx_core/axi_master/haddr1_d_reg[9]/CLK (0.5526 0.549) RiseTrig slew=(0.2288 0.1893)

tx_core/axi_master/haddr1_d_reg[24]/CLK (0.5526 0.549) RiseTrig slew=(0.2288 0.1893)

tx_core/axi_master/haddr1_d_reg[29]/CLK (0.5541 0.5501) RiseTrig slew=(0.2288 0.1895)

tx_core/axi_master/haddr0_d_reg[5]/CLK (0.5478 0.5451) RiseTrig slew=(0.2288 0.1876)

tx_core/axi_master/haddr0_d_reg[9]/CLK (0.5512 0.5479) RiseTrig slew=(0.2288 0.1891)

tx_core/axi_master/haddr0_d_reg[29]/CLK (0.5534 0.5496) RiseTrig slew=(0.2288 0.1894)

tx_core/axi_master/haddr2_d_reg[5]/CLK (0.5476 0.5448) RiseTrig slew=(0.2288 0.1875)

tx_core/axi_master/haddr2_d_reg[8]/CLK (0.5474 0.5446) RiseTrig slew=(0.2288 0.1875)

tx_core/axi_master/haddr2_d_reg[9]/CLK (0.548 0.5452) RiseTrig slew=(0.2288 0.1876)

tx_core/axi_master/haddr2_d_reg[24]/CLK (0.548 0.5452) RiseTrig slew=(0.2288 0.1876)

tx_core/axi_master/haddr2_d_reg[29]/CLK (0.5468 0.544) RiseTrig slew=(0.2288 0.1873)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][30]/CLK (0.5477 0.5449) RiseTrig slew=(0.2288 0.1875)

tx_core/tx_crc/crcpkt2/data8_d_reg[5]/CLK (0.548 0.5452) RiseTrig slew=(0.2288 0.1883)

tx_core/tx_crc/crcpkt2/data8_d_reg[3]/CLK (0.5542 0.5502) RiseTrig slew=(0.2288 0.1896)

tx_core/tx_crc/crcpkt2/data8_d_reg[2]/CLK (0.5549 0.5507) RiseTrig slew=(0.2288 0.1896)

tx_core/tx_crc/crcpkt2/data8_d_reg[1]/CLK (0.5535 0.5496) RiseTrig slew=(0.2288 0.1895)

tx_core/tx_crc/crcpkt2/data16_d_reg[13]/CLK (0.5491 0.5463) RiseTrig slew=(0.2288 0.1886)

tx_core/tx_crc/crcpkt2/data16_d_reg[11]/CLK (0.5545 0.5504) RiseTrig slew=(0.2288 0.1896)

tx_core/tx_crc/crcpkt2/data16_d_reg[10]/CLK (0.5517 0.5482) RiseTrig slew=(0.2288 0.189)

tx_core/tx_crc/crcpkt2/data16_d_reg[9]/CLK (0.5533 0.5495) RiseTrig slew=(0.2288 0.1894)

tx_core/tx_crc/crcpkt2/data16_d_reg[7]/CLK (0.5518 0.5483) RiseTrig slew=(0.2288 0.189)

tx_core/tx_crc/crcpkt2/data16_d_reg[1]/CLK (0.5508 0.5476) RiseTrig slew=(0.2288 0.1889)

tx_core/tx_crc/crcpkt2/data16_d_reg[0]/CLK (0.5481 0.5453) RiseTrig slew=(0.2288 0.1876)

tx_core/tx_crc/crcpkt2/data32_d_reg[29]/CLK (0.5444 0.5415) RiseTrig slew=(0.2288 0.1865)

tx_core/tx_crc/crcpkt2/data32_d_reg[27]/CLK (0.5453 0.5425) RiseTrig slew=(0.2288 0.1868)

tx_core/tx_crc/crcpkt2/data32_d_reg[23]/CLK (0.5427 0.5396) RiseTrig slew=(0.2288 0.1858)

tx_core/tx_crc/crcpkt2/data32_d_reg[17]/CLK (0.5426 0.5395) RiseTrig slew=(0.2288 0.1857)

tx_core/tx_crc/crcpkt2/data32_d_reg[12]/CLK (0.5446 0.5417) RiseTrig slew=(0.2288 0.1865)

tx_core/tx_crc/crcpkt2/data32_d_reg[11]/CLK (0.5444 0.5415) RiseTrig slew=(0.2288 0.1865)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[26]/CLK (0.5514 0.548) RiseTrig slew=(0.2288 0.189)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[29]/CLK (0.5473 0.5445) RiseTrig slew=(0.2288 0.1874)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[29]/CLK (0.5471 0.5443) RiseTrig slew=(0.2288 0.1874)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[27]/CLK (0.5534 0.5496) RiseTrig slew=(0.2288 0.1894)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[27]/CLK (0.546 0.5432) RiseTrig slew=(0.2288 0.1871)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[11]/CLK (0.5427 0.5396) RiseTrig slew=(0.2288 0.1858)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[11]/CLK (0.5444 0.5415) RiseTrig slew=(0.2288 0.1865)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[9]/CLK (0.5433 0.5403) RiseTrig slew=(0.2288 0.1862)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[25]/CLK (0.551 0.5478) RiseTrig slew=(0.2288 0.189)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[13]/CLK (0.5429 0.5398) RiseTrig slew=(0.2288 0.1859)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[17]/CLK (0.5436 0.5407) RiseTrig slew=(0.2288 0.1862)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[19]/CLK (0.5549 0.5508) RiseTrig slew=(0.2288 0.1897)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[23]/CLK (0.5518 0.5484) RiseTrig slew=(0.2288 0.189)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[23]/CLK (0.5486 0.5458) RiseTrig slew=(0.2288 0.1884)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[10]/CLK (0.5446 0.5417) RiseTrig slew=(0.2288 0.1865)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[12]/CLK (0.5494 0.5465) RiseTrig slew=(0.2288 0.1886)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[12]/CLK (0.5445 0.5416) RiseTrig slew=(0.2288 0.1865)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[15]/CLK (0.5509 0.5476) RiseTrig slew=(0.2288 0.189)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[16]/CLK (0.5473 0.5446) RiseTrig slew=(0.2288 0.188)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[20]/CLK (0.5484 0.5456) RiseTrig slew=(0.2288 0.1884)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[26]/CLK (0.5517 0.5482) RiseTrig slew=(0.2288 0.189)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[29]/CLK (0.5458 0.5431) RiseTrig slew=(0.2288 0.1875)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[27]/CLK (0.5542 0.5502) RiseTrig slew=(0.2288 0.1896)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[25]/CLK (0.5526 0.549) RiseTrig slew=(0.2288 0.1893)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[23]/CLK (0.5506 0.5474) RiseTrig slew=(0.2288 0.1888)

tx_core/tx_crc/crcpkt2/data8_d_reg[7]/CLK (0.5399 0.538) RiseTrig slew=(0.2496 0.2131)

tx_core/tx_crc/crcpkt2/data16_d_reg[15]/CLK (0.5503 0.5474) RiseTrig slew=(0.2486 0.2147)

tx_core/tx_crc/crcpkt2/data16_d_reg[14]/CLK (0.523 0.5226) RiseTrig slew=(0.244 0.2047)

tx_core/tx_crc/crcpkt2/data16_d_reg[8]/CLK (0.5437 0.5414) RiseTrig slew=(0.2496 0.214)

tx_core/tx_crc/crcpkt2/data16_d_reg[6]/CLK (0.5508 0.5478) RiseTrig slew=(0.2484 0.2147)

tx_core/tx_crc/crcpkt2/data16_d_reg[5]/CLK (0.5504 0.5474) RiseTrig slew=(0.2486 0.2147)

tx_core/tx_crc/crcpkt2/data16_d_reg[4]/CLK (0.5507 0.5478) RiseTrig slew=(0.2484 0.2147)

tx_core/tx_crc/crcpkt2/data16_d_reg[3]/CLK (0.5503 0.5474) RiseTrig slew=(0.2486 0.2147)

tx_core/tx_crc/crcpkt2/data16_d_reg[2]/CLK (0.5163 0.5163) RiseTrig slew=(0.2378 0.2016)

tx_core/tx_crc/crcpkt2/data32_d_reg[31]/CLK (0.5481 0.5453) RiseTrig slew=(0.2486 0.214)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[30]/CLK (0.5365 0.5348) RiseTrig slew=(0.2491 0.2119)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[14]/CLK (0.5504 0.5474) RiseTrig slew=(0.2485 0.2147)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[28]/CLK (0.5472 0.5445) RiseTrig slew=(0.2493 0.2145)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[2]/CLK (0.5505 0.5476) RiseTrig slew=(0.2485 0.2147)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[22]/CLK (0.5491 0.5463) RiseTrig slew=(0.2489 0.2147)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[4]/CLK (0.5464 0.5438) RiseTrig slew=(0.2489 0.2139)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[24]/CLK (0.5434 0.5411) RiseTrig slew=(0.2496 0.2139)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[21]/CLK (0.5469 0.5443) RiseTrig slew=(0.2493 0.2145)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[0]/CLK (0.54 0.538) RiseTrig slew=(0.2496 0.2131)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[17]/CLK (0.5508 0.5478) RiseTrig slew=(0.2484 0.2147)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[8]/CLK (0.5238 0.5233) RiseTrig slew=(0.2445 0.2049)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[5]/CLK (0.5191 0.5189) RiseTrig slew=(0.2407 0.2032)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[3]/CLK (0.5501 0.5471) RiseTrig slew=(0.2486 0.2147)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[10]/CLK (0.5474 0.5447) RiseTrig slew=(0.2492 0.2145)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[1]/CLK (0.5475 0.5448) RiseTrig slew=(0.2492 0.2145)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[6]/CLK (0.5459 0.5434) RiseTrig slew=(0.2495 0.2144)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[18]/CLK (0.547 0.5443) RiseTrig slew=(0.2493 0.2145)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[7]/CLK (0.5482 0.5455) RiseTrig slew=(0.2491 0.2146)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[31]/CLK (0.5474 0.5447) RiseTrig slew=(0.2492 0.2145)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[21]/CLK (0.5455 0.543) RiseTrig slew=(0.249 0.2138)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[13]/CLK (0.547 0.5443) RiseTrig slew=(0.2488 0.214)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[17]/CLK (0.5378 0.536) RiseTrig slew=(0.2492 0.2123)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[8]/CLK (0.5437 0.5414) RiseTrig slew=(0.2493 0.2136)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[3]/CLK (0.5432 0.5409) RiseTrig slew=(0.2493 0.2135)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[1]/CLK (0.5374 0.5357) RiseTrig slew=(0.2492 0.2122)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[6]/CLK (0.5405 0.5385) RiseTrig slew=(0.2494 0.213)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[16]/CLK (0.5323 0.531) RiseTrig slew=(0.2484 0.2104)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[7]/CLK (0.5378 0.536) RiseTrig slew=(0.2494 0.2125)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[31]/CLK (0.5408 0.5388) RiseTrig slew=(0.2496 0.2133)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[20]/CLK (0.5457 0.5432) RiseTrig slew=(0.249 0.2138)

tx_core/axi_master/link_datain_1_d_reg[21]/CLK (0.547 0.5452) RiseTrig slew=(0.2178 0.1854)

tx_core/axi_master/link_datain_2_d_reg[21]/CLK (0.5469 0.5451) RiseTrig slew=(0.2178 0.1855)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][30]/CLK (0.5477 0.5457) RiseTrig slew=(0.218 0.1854)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][30]/CLK (0.5471 0.5452) RiseTrig slew=(0.2178 0.1855)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][21]/CLK (0.5465 0.5447) RiseTrig slew=(0.2178 0.1855)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][25]/CLK (0.5414 0.5403) RiseTrig slew=(0.2178 0.1858)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][16]/CLK (0.543 0.5417) RiseTrig slew=(0.2178 0.1858)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][21]/CLK (0.5468 0.5449) RiseTrig slew=(0.2178 0.1855)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][25]/CLK (0.5431 0.5418) RiseTrig slew=(0.2178 0.1858)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][30]/CLK (0.548 0.546) RiseTrig slew=(0.2181 0.1854)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][16]/CLK (0.5452 0.5436) RiseTrig slew=(0.2178 0.1857)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][21]/CLK (0.5449 0.5433) RiseTrig slew=(0.2178 0.1857)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][25]/CLK (0.5464 0.5446) RiseTrig slew=(0.2178 0.1856)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][16]/CLK (0.5431 0.5418) RiseTrig slew=(0.2178 0.1858)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][21]/CLK (0.5436 0.5422) RiseTrig slew=(0.2178 0.1858)

tx_core/tx_crc/crcpkt2/data32_d_reg[25]/CLK (0.534 0.5328) RiseTrig slew=(0.2178 0.1808)

tx_core/tx_crc/crcpkt2/data32_d_reg[22]/CLK (0.5321 0.531) RiseTrig slew=(0.2178 0.1805)

tx_core/tx_crc/crcpkt2/data32_d_reg[18]/CLK (0.5344 0.5332) RiseTrig slew=(0.2178 0.1809)

tx_core/tx_crc/crcpkt2/data32_d_reg[15]/CLK (0.5471 0.5452) RiseTrig slew=(0.2178 0.1854)

tx_core/tx_crc/crcpkt2/data32_d_reg[1]/CLK (0.5277 0.5268) RiseTrig slew=(0.2178 0.1791)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[30]/CLK (0.5277 0.5268) RiseTrig slew=(0.2178 0.1791)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[2]/CLK (0.5297 0.5287) RiseTrig slew=(0.2178 0.18)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[22]/CLK (0.5312 0.5301) RiseTrig slew=(0.2178 0.1803)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[25]/CLK (0.5332 0.532) RiseTrig slew=(0.2178 0.1807)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[13]/CLK (0.5277 0.5268) RiseTrig slew=(0.2178 0.1791)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[18]/CLK (0.5347 0.5335) RiseTrig slew=(0.2178 0.1809)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[18]/CLK (0.5345 0.5333) RiseTrig slew=(0.2178 0.1809)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[7]/CLK (0.5278 0.5269) RiseTrig slew=(0.2178 0.1791)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[31]/CLK (0.5288 0.5279) RiseTrig slew=(0.2178 0.1797)

tx_core/tx_crc/crcpkt2/data24_d_reg[10]/CLK (0.5347 0.5335) RiseTrig slew=(0.2178 0.1809)

tx_core/tx_crc/crcpkt2/data32_d_reg[30]/CLK (0.5449 0.5468) RiseTrig slew=(0.231 0.1861)

tx_core/tx_crc/crcpkt2/data32_d_reg[28]/CLK (0.5466 0.5486) RiseTrig slew=(0.2308 0.1854)

tx_core/tx_crc/crcpkt2/data32_d_reg[24]/CLK (0.547 0.549) RiseTrig slew=(0.2308 0.1852)

tx_core/tx_crc/crcpkt2/data32_d_reg[21]/CLK (0.5391 0.5404) RiseTrig slew=(0.2305 0.1873)

tx_core/tx_crc/crcpkt2/data32_d_reg[20]/CLK (0.5459 0.5478) RiseTrig slew=(0.2309 0.1857)

tx_core/tx_crc/crcpkt2/data32_d_reg[14]/CLK (0.5257 0.525) RiseTrig slew=(0.2247 0.1835)

tx_core/tx_crc/crcpkt2/data32_d_reg[10]/CLK (0.547 0.5491) RiseTrig slew=(0.2308 0.1852)

tx_core/tx_crc/crcpkt2/data32_d_reg[8]/CLK (0.5439 0.5457) RiseTrig slew=(0.231 0.1864)

tx_core/tx_crc/crcpkt2/data32_d_reg[5]/CLK (0.5397 0.541) RiseTrig slew=(0.2306 0.1873)

tx_core/tx_crc/crcpkt2/data32_d_reg[2]/CLK (0.5464 0.5483) RiseTrig slew=(0.2309 0.1855)

tx_core/tx_crc/crcpkt2/data48_d_reg[34]/CLK (0.5304 0.53) RiseTrig slew=(0.2265 0.1855)

tx_core/tx_crc/crcpkt2/data48_d_reg[33]/CLK (0.5303 0.5299) RiseTrig slew=(0.2265 0.1855)

tx_core/tx_crc/crcpkt2/data48_d_reg[30]/CLK (0.5283 0.5279) RiseTrig slew=(0.2242 0.1829)

tx_core/tx_crc/crcpkt2/data48_d_reg[21]/CLK (0.5305 0.5301) RiseTrig slew=(0.2266 0.1855)

tx_core/tx_crc/crcpkt2/data40_d_reg[35]/CLK (0.5272 0.5266) RiseTrig slew=(0.2246 0.1844)

tx_core/tx_crc/crcpkt2/data40_d_reg[32]/CLK (0.5357 0.5366) RiseTrig slew=(0.2294 0.1871)

tx_core/tx_crc/crcpkt2/data40_d_reg[30]/CLK (0.5394 0.5408) RiseTrig slew=(0.2305 0.1872)

tx_core/tx_crc/crcpkt2/data40_d_reg[26]/CLK (0.5355 0.5363) RiseTrig slew=(0.2294 0.1872)

tx_core/tx_crc/crcpkt2/data40_d_reg[25]/CLK (0.5299 0.5294) RiseTrig slew=(0.2264 0.1855)

tx_core/tx_crc/crcpkt2/data40_d_reg[22]/CLK (0.5353 0.5361) RiseTrig slew=(0.2294 0.1872)

tx_core/tx_crc/crcpkt2/data40_d_reg[19]/CLK (0.5305 0.5301) RiseTrig slew=(0.227 0.186)

tx_core/tx_crc/crcpkt2/data40_d_reg[18]/CLK (0.5372 0.5383) RiseTrig slew=(0.23 0.1874)

tx_core/tx_crc/crcpkt2/data40_d_reg[13]/CLK (0.5337 0.5342) RiseTrig slew=(0.2287 0.187)

tx_core/tx_crc/crcpkt2/load32_d_reg/CLK (0.5276 0.5271) RiseTrig slew=(0.2242 0.1828)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[14]/CLK (0.5283 0.5279) RiseTrig slew=(0.2242 0.1829)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[14]/CLK (0.5304 0.53) RiseTrig slew=(0.2266 0.1855)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[28]/CLK (0.5245 0.5239) RiseTrig slew=(0.2244 0.1822)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[28]/CLK (0.5357 0.5364) RiseTrig slew=(0.2294 0.1871)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[27]/CLK (0.5279 0.5273) RiseTrig slew=(0.2242 0.1828)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[22]/CLK (0.5394 0.5407) RiseTrig slew=(0.2305 0.1872)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[11]/CLK (0.5257 0.5251) RiseTrig slew=(0.2242 0.1825)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[11]/CLK (0.5256 0.5249) RiseTrig slew=(0.2247 0.1835)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[11]/CLK (0.5272 0.5266) RiseTrig slew=(0.2247 0.1844)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[24]/CLK (0.5474 0.5494) RiseTrig slew=(0.2307 0.185)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[24]/CLK (0.5472 0.5492) RiseTrig slew=(0.2308 0.1851)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[17]/CLK (0.5295 0.529) RiseTrig slew=(0.2262 0.1855)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[17]/CLK (0.5283 0.5279) RiseTrig slew=(0.2242 0.1829)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[8]/CLK (0.543 0.5447) RiseTrig slew=(0.231 0.1867)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[5]/CLK (0.5443 0.5461) RiseTrig slew=(0.231 0.1863)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[5]/CLK (0.5421 0.5438) RiseTrig slew=(0.231 0.1869)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[3]/CLK (0.5393 0.5406) RiseTrig slew=(0.2305 0.1873)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[10]/CLK (0.5244 0.5238) RiseTrig slew=(0.2244 0.1822)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[10]/CLK (0.5342 0.5348) RiseTrig slew=(0.2289 0.187)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[12]/CLK (0.53 0.5295) RiseTrig slew=(0.2266 0.1858)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[20]/CLK (0.5413 0.5429) RiseTrig slew=(0.2309 0.1871)

tx_core/tx_crc/crcpkt2/data24_d_reg[16]/CLK (0.5475 0.5495) RiseTrig slew=(0.2307 0.185)

tx_core/tx_crc/crcpkt2/data24_d_reg[14]/CLK (0.5257 0.5251) RiseTrig slew=(0.2242 0.1825)

tx_core/tx_crc/crcpkt2/data24_d_reg[9]/CLK (0.5283 0.5278) RiseTrig slew=(0.2242 0.1829)

tx_core/tx_crc/crcpkt2/data24_d_reg[6]/CLK (0.5271 0.5265) RiseTrig slew=(0.2242 0.1827)

tx_core/tx_crc/crcpkt2/data24_d_reg[3]/CLK (0.5273 0.5268) RiseTrig slew=(0.2242 0.1828)

tx_core/tx_crc/crcpkt2/data24_d_reg[2]/CLK (0.5244 0.5238) RiseTrig slew=(0.2244 0.1822)

tx_core/axi_master/link_datain_0_d_reg[23]/CLK (0.5672 0.5603) RiseTrig slew=(0.2389 0.1846)

tx_core/axi_master/link_datain_0_d_reg[21]/CLK (0.5604 0.5549) RiseTrig slew=(0.2338 0.1846)

tx_core/axi_master/link_datain_1_d_reg[23]/CLK (0.5682 0.5611) RiseTrig slew=(0.2394 0.1846)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[6]/CLK (0.5672 0.5603) RiseTrig slew=(0.2389 0.1846)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][5]/CLK (0.5687 0.5615) RiseTrig slew=(0.2397 0.1846)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][21]/CLK (0.5605 0.555) RiseTrig slew=(0.2338 0.1846)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][5]/CLK (0.5698 0.5623) RiseTrig slew=(0.2402 0.1846)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][21]/CLK (0.5605 0.555) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/data32_d_reg[26]/CLK (0.5609 0.5553) RiseTrig slew=(0.2342 0.1846)

tx_core/tx_crc/crcpkt2/data32_d_reg[19]/CLK (0.5699 0.5624) RiseTrig slew=(0.2403 0.1846)

tx_core/tx_crc/crcpkt2/data32_d_reg[16]/CLK (0.5675 0.5605) RiseTrig slew=(0.2391 0.1846)

tx_core/tx_crc/crcpkt2/data32_d_reg[13]/CLK (0.558 0.5529) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/data32_d_reg[9]/CLK (0.5594 0.5541) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/data32_d_reg[7]/CLK (0.561 0.5554) RiseTrig slew=(0.2342 0.1846)

tx_core/tx_crc/crcpkt2/data32_d_reg[6]/CLK (0.5597 0.5544) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/data32_d_reg[4]/CLK (0.5686 0.5614) RiseTrig slew=(0.2397 0.1846)

tx_core/tx_crc/crcpkt2/data32_d_reg[3]/CLK (0.5639 0.5576) RiseTrig slew=(0.2357 0.1846)

tx_core/tx_crc/crcpkt2/data32_d_reg[0]/CLK (0.5568 0.5516) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/data40_d_reg[39]/CLK (0.5639 0.5576) RiseTrig slew=(0.2357 0.1846)

tx_core/tx_crc/crcpkt2/data40_d_reg[38]/CLK (0.5632 0.5571) RiseTrig slew=(0.2354 0.1846)

tx_core/tx_crc/crcpkt2/data40_d_reg[37]/CLK (0.5641 0.5579) RiseTrig slew=(0.2372 0.1846)

tx_core/tx_crc/crcpkt2/data40_d_reg[34]/CLK (0.5611 0.5554) RiseTrig slew=(0.2343 0.1846)

tx_core/tx_crc/crcpkt2/data40_d_reg[33]/CLK (0.5682 0.5611) RiseTrig slew=(0.2394 0.1846)

tx_core/tx_crc/crcpkt2/data40_d_reg[28]/CLK (0.5613 0.5556) RiseTrig slew=(0.2344 0.1846)

tx_core/tx_crc/crcpkt2/data40_d_reg[24]/CLK (0.5678 0.5608) RiseTrig slew=(0.2393 0.1846)

tx_core/tx_crc/crcpkt2/data40_d_reg[21]/CLK (0.561 0.5555) RiseTrig slew=(0.2352 0.1846)

tx_core/tx_crc/crcpkt2/data40_d_reg[15]/CLK (0.563 0.557) RiseTrig slew=(0.2353 0.1846)

tx_core/tx_crc/crcpkt2/data40_d_reg[14]/CLK (0.56 0.5546) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/data40_d_reg[12]/CLK (0.5594 0.5541) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/data40_d_reg[11]/CLK (0.5625 0.5565) RiseTrig slew=(0.235 0.1846)

tx_core/tx_crc/crcpkt2/data40_d_reg[10]/CLK (0.5681 0.561) RiseTrig slew=(0.2394 0.1846)

tx_core/tx_crc/crcpkt2/data40_d_reg[9]/CLK (0.5562 0.551) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/data40_d_reg[8]/CLK (0.5598 0.5545) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/data40_d_reg[5]/CLK (0.56 0.5546) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[26]/CLK (0.561 0.5554) RiseTrig slew=(0.2342 0.1846)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[26]/CLK (0.5598 0.5545) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[30]/CLK (0.5616 0.5559) RiseTrig slew=(0.2346 0.1846)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[29]/CLK (0.5681 0.561) RiseTrig slew=(0.2394 0.1846)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[14]/CLK (0.5609 0.5553) RiseTrig slew=(0.2342 0.1846)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[14]/CLK (0.5607 0.5552) RiseTrig slew=(0.2341 0.1846)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[9]/CLK (0.5594 0.5541) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[4]/CLK (0.5686 0.5614) RiseTrig slew=(0.2397 0.1846)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[4]/CLK (0.5608 0.5552) RiseTrig slew=(0.2342 0.1846)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[25]/CLK (0.5676 0.5606) RiseTrig slew=(0.2391 0.1846)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[21]/CLK (0.558 0.5529) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[0]/CLK (0.5575 0.5523) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[0]/CLK (0.5589 0.5538) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[13]/CLK (0.5599 0.5546) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[19]/CLK (0.5693 0.5619) RiseTrig slew=(0.24 0.1846)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[3]/CLK (0.5621 0.5562) RiseTrig slew=(0.2348 0.1846)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[1]/CLK (0.5569 0.5517) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[1]/CLK (0.557 0.5518) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[15]/CLK (0.5602 0.5548) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[15]/CLK (0.5603 0.5548) RiseTrig slew=(0.234 0.1846)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[6]/CLK (0.5568 0.5515) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[6]/CLK (0.5583 0.5532) RiseTrig slew=(0.2338 0.1846)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[16]/CLK (0.5684 0.5612) RiseTrig slew=(0.2396 0.1846)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[16]/CLK (0.5656 0.5591) RiseTrig slew=(0.2381 0.1846)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[7]/CLK (0.5615 0.5558) RiseTrig slew=(0.2345 0.1846)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[31]/CLK (0.5636 0.5574) RiseTrig slew=(0.2356 0.1846)

tx_core/tx_crc/crcpkt2/data48_d_reg[43]/CLK (0.5068 0.5126) RiseTrig slew=(0.2271 0.1872)

tx_core/tx_crc/crcpkt2/data48_d_reg[13]/CLK (0.508 0.5137) RiseTrig slew=(0.2274 0.1872)

tx_core/tx_crc/crcpkt2/load8_d_reg/CLK (0.5004 0.5057) RiseTrig slew=(0.226 0.1872)

tx_core/tx_crc/crcpkt2/load16_d_reg/CLK (0.5053 0.5113) RiseTrig slew=(0.2284 0.1884)

tx_core/tx_crc/crcpkt2/load24_d_reg/CLK (0.5053 0.5113) RiseTrig slew=(0.2268 0.1872)

tx_core/tx_crc/crcpkt2/load40_d_reg/CLK (0.5068 0.5126) RiseTrig slew=(0.2271 0.1872)

tx_core/tx_crc/crcpkt2/load48_d_reg/CLK (0.5079 0.5135) RiseTrig slew=(0.2273 0.1872)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[29]/CLK (0.5081 0.5137) RiseTrig slew=(0.2274 0.1872)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[27]/CLK (0.5055 0.5114) RiseTrig slew=(0.2284 0.1884)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[27]/CLK (0.5059 0.5118) RiseTrig slew=(0.2269 0.1872)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[22]/CLK (0.5004 0.5057) RiseTrig slew=(0.225 0.1865)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[4]/CLK (0.5143 0.5192) RiseTrig slew=(0.2308 0.1887)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[25]/CLK (0.4998 0.5049) RiseTrig slew=(0.2256 0.187)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[0]/CLK (0.5055 0.5115) RiseTrig slew=(0.2285 0.1884)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[13]/CLK (0.4994 0.5044) RiseTrig slew=(0.2246 0.1863)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[17]/CLK (0.5069 0.5127) RiseTrig slew=(0.2271 0.1872)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[5]/CLK (0.515 0.5199) RiseTrig slew=(0.2309 0.1886)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[23]/CLK (0.5133 0.5183) RiseTrig slew=(0.2307 0.1888)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[12]/CLK (0.505 0.511) RiseTrig slew=(0.2284 0.1884)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[1]/CLK (0.5003 0.5057) RiseTrig slew=(0.225 0.1865)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[1]/CLK (0.5077 0.5133) RiseTrig slew=(0.2273 0.1872)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[15]/CLK (0.5014 0.507) RiseTrig slew=(0.2255 0.1867)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[6]/CLK (0.5151 0.5199) RiseTrig slew=(0.2309 0.1886)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[6]/CLK (0.5078 0.5135) RiseTrig slew=(0.2273 0.1872)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[16]/CLK (0.509 0.5145) RiseTrig slew=(0.2297 0.1888)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[7]/CLK (0.4969 0.5018) RiseTrig slew=(0.2234 0.1855)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[31]/CLK (0.5121 0.5173) RiseTrig slew=(0.2304 0.1888)

tx_core/tx_crc/crcpkt2/data24_d_reg[23]/CLK (0.5113 0.5165) RiseTrig slew=(0.2302 0.1888)

tx_core/tx_crc/crcpkt2/data24_d_reg[21]/CLK (0.5103 0.5157) RiseTrig slew=(0.23 0.1888)

tx_core/tx_crc/crcpkt2/data24_d_reg[19]/CLK (0.5017 0.5073) RiseTrig slew=(0.2256 0.1868)

tx_core/tx_crc/crcpkt2/data24_d_reg[18]/CLK (0.5106 0.5159) RiseTrig slew=(0.23 0.1888)

tx_core/tx_crc/crcpkt2/data24_d_reg[17]/CLK (0.5023 0.5081) RiseTrig slew=(0.2271 0.1878)

tx_core/tx_crc/crcpkt2/data24_d_reg[15]/CLK (0.5114 0.5166) RiseTrig slew=(0.2302 0.1888)

tx_core/tx_crc/crcpkt2/data24_d_reg[8]/CLK (0.506 0.5119) RiseTrig slew=(0.2288 0.1886)

tx_core/tx_crc/crcpkt2/data24_d_reg[7]/CLK (0.5028 0.5087) RiseTrig slew=(0.226 0.1869)

tx_core/tx_crc/crcpkt2/data24_d_reg[5]/CLK (0.5046 0.5106) RiseTrig slew=(0.2266 0.1871)

tx_core/tx_crc/crcpkt2/data24_d_reg[4]/CLK (0.5025 0.5083) RiseTrig slew=(0.2271 0.1878)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[2]/CLK (0.5188 0.5232) RiseTrig slew=(0.2312 0.1879)

tx_core/tx_crc/crcpkt2/data8_d_reg[4]/CLK (0.514 0.5179) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/data16_d_reg[12]/CLK (0.5138 0.5178) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[9]/CLK (0.5221 0.5259) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[24]/CLK (0.523 0.5268) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[21]/CLK (0.5187 0.5225) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[19]/CLK (0.521 0.5248) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[8]/CLK (0.5208 0.5246) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/data24_d_reg[11]/CLK (0.5215 0.5253) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/data24_d_reg[0]/CLK (0.5227 0.5265) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[26]/CLK (0.5209 0.5247) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[30]/CLK (0.515 0.5189) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[29]/CLK (0.5154 0.5193) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[14]/CLK (0.5143 0.5182) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[28]/CLK (0.523 0.5268) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[27]/CLK (0.5127 0.5167) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[2]/CLK (0.5206 0.5244) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[22]/CLK (0.5192 0.523) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[4]/CLK (0.5208 0.5246) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[24]/CLK (0.5216 0.5254) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[0]/CLK (0.5138 0.5177) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[17]/CLK (0.5209 0.5247) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[19]/CLK (0.5221 0.5259) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[5]/CLK (0.5139 0.5178) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[3]/CLK (0.5194 0.5232) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[1]/CLK (0.5199 0.5237) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[6]/CLK (0.516 0.5199) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[16]/CLK (0.5176 0.5214) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[18]/CLK (0.5168 0.5207) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[7]/CLK (0.5203 0.5241) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[31]/CLK (0.5137 0.5176) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crc_reg[20]/CLK (0.5235 0.5273) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[30]/CLK (0.5248 0.5289) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[14]/CLK (0.517 0.5209) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[22]/CLK (0.5274 0.5318) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[11]/CLK (0.5161 0.52) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[19]/CLK (0.5268 0.5312) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[5]/CLK (0.5285 0.5329) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[10]/CLK (0.5164 0.5203) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[18]/CLK (0.5288 0.5332) RiseTrig slew=(0.2042 0.1655)

tx_core/tx_crc/crcpkt2/data8_d_reg[6]/CLK (0.5156 0.5192) RiseTrig slew=(0.2011 0.1672)

tx_core/tx_crc/crcpkt2/data8_d_reg[0]/CLK (0.5156 0.5193) RiseTrig slew=(0.2012 0.1672)

tx_core/tx_crc/crcpkt2/data56_d_reg[53]/CLK (0.5163 0.5199) RiseTrig slew=(0.2021 0.1674)

tx_core/tx_crc/crcpkt2/data56_d_reg[49]/CLK (0.5163 0.5199) RiseTrig slew=(0.2021 0.1674)

tx_core/tx_crc/crcpkt2/data56_d_reg[46]/CLK (0.5165 0.52) RiseTrig slew=(0.2022 0.1674)

tx_core/tx_crc/crcpkt2/data56_d_reg[43]/CLK (0.5161 0.5197) RiseTrig slew=(0.202 0.1674)

tx_core/tx_crc/crcpkt2/data56_d_reg[41]/CLK (0.5196 0.5232) RiseTrig slew=(0.2047 0.167)

tx_core/tx_crc/crcpkt2/data56_d_reg[10]/CLK (0.5165 0.5201) RiseTrig slew=(0.2023 0.1673)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[26]/CLK (0.5172 0.5208) RiseTrig slew=(0.2028 0.1673)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[30]/CLK (0.5161 0.5197) RiseTrig slew=(0.202 0.1674)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[30]/CLK (0.5191 0.5226) RiseTrig slew=(0.2044 0.1671)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[29]/CLK (0.5173 0.5208) RiseTrig slew=(0.2025 0.1671)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[29]/CLK (0.5143 0.5179) RiseTrig slew=(0.2005 0.1674)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[28]/CLK (0.5147 0.5184) RiseTrig slew=(0.2009 0.1674)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[2]/CLK (0.518 0.5215) RiseTrig slew=(0.2034 0.1672)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[22]/CLK (0.5157 0.5193) RiseTrig slew=(0.2017 0.1674)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[4]/CLK (0.5197 0.5232) RiseTrig slew=(0.2048 0.167)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[25]/CLK (0.516 0.5196) RiseTrig slew=(0.202 0.1674)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[0]/CLK (0.5193 0.5229) RiseTrig slew=(0.2046 0.1671)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[17]/CLK (0.517 0.5205) RiseTrig slew=(0.2028 0.1674)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[19]/CLK (0.5187 0.5221) RiseTrig slew=(0.2041 0.1672)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[3]/CLK (0.5107 0.5145) RiseTrig slew=(0.2004 0.1671)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[3]/CLK (0.5197 0.5232) RiseTrig slew=(0.2048 0.167)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[1]/CLK (0.5157 0.5193) RiseTrig slew=(0.2016 0.1674)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[20]/CLK (0.5177 0.5212) RiseTrig slew=(0.2031 0.1672)

tx_core/tx_crc/crcpkt2/data24_d_reg[22]/CLK (0.5156 0.5192) RiseTrig slew=(0.2016 0.1674)

tx_core/tx_crc/crcpkt2/data24_d_reg[20]/CLK (0.5148 0.5184) RiseTrig slew=(0.201 0.1674)

tx_core/tx_crc/crcpkt2/data24_d_reg[12]/CLK (0.518 0.5215) RiseTrig slew=(0.2034 0.1672)

tx_core/tx_crc/crcpkt2/crc_reg[11]/CLK (0.5158 0.5194) RiseTrig slew=(0.2012 0.1672)

tx_core/tx_crc/crcpkt2/crc_reg[9]/CLK (0.5177 0.5212) RiseTrig slew=(0.2034 0.1673)

tx_core/tx_crc/crcpkt2/crc_reg[25]/CLK (0.5155 0.5191) RiseTrig slew=(0.2011 0.1672)

tx_core/tx_crc/crcpkt2/crc_reg[13]/CLK (0.518 0.5215) RiseTrig slew=(0.2036 0.1672)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[28]/CLK (0.5177 0.5212) RiseTrig slew=(0.2028 0.1671)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[9]/CLK (0.5157 0.5193) RiseTrig slew=(0.2012 0.1672)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[4]/CLK (0.5166 0.5202) RiseTrig slew=(0.202 0.1672)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[24]/CLK (0.5144 0.5181) RiseTrig slew=(0.2004 0.1673)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[0]/CLK (0.5173 0.5209) RiseTrig slew=(0.2025 0.1671)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[12]/CLK (0.5152 0.5188) RiseTrig slew=(0.2009 0.1673)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[15]/CLK (0.5122 0.516) RiseTrig slew=(0.2004 0.1672)

tx_core/tx_crc/crcpkt2/data64_d_reg[63]/CLK (0.5493 0.5472) RiseTrig slew=(0.2237 0.1797)

tx_core/tx_crc/crcpkt2/data64_d_reg[59]/CLK (0.5492 0.547) RiseTrig slew=(0.2237 0.1796)

tx_core/tx_crc/crcpkt2/data64_d_reg[56]/CLK (0.5489 0.5468) RiseTrig slew=(0.2237 0.1795)

tx_core/tx_crc/crcpkt2/data64_d_reg[47]/CLK (0.5491 0.5469) RiseTrig slew=(0.2237 0.1796)

tx_core/tx_crc/crcpkt2/data56_d_reg[55]/CLK (0.5487 0.5465) RiseTrig slew=(0.2237 0.1794)

tx_core/tx_crc/crcpkt2/data56_d_reg[54]/CLK (0.548 0.5458) RiseTrig slew=(0.2237 0.1799)

tx_core/tx_crc/crcpkt2/data56_d_reg[52]/CLK (0.5599 0.5565) RiseTrig slew=(0.2237 0.184)

tx_core/tx_crc/crcpkt2/data56_d_reg[51]/CLK (0.5506 0.5485) RiseTrig slew=(0.2237 0.1807)

tx_core/tx_crc/crcpkt2/data56_d_reg[50]/CLK (0.5512 0.5492) RiseTrig slew=(0.2237 0.181)

tx_core/tx_crc/crcpkt2/data56_d_reg[48]/CLK (0.5594 0.5561) RiseTrig slew=(0.2237 0.1839)

tx_core/tx_crc/crcpkt2/data56_d_reg[45]/CLK (0.5523 0.5503) RiseTrig slew=(0.2237 0.1821)

tx_core/tx_crc/crcpkt2/data56_d_reg[44]/CLK (0.5481 0.5459) RiseTrig slew=(0.2237 0.1792)

tx_core/tx_crc/crcpkt2/data56_d_reg[42]/CLK (0.5497 0.5476) RiseTrig slew=(0.2237 0.1798)

tx_core/tx_crc/crcpkt2/data56_d_reg[40]/CLK (0.5527 0.5507) RiseTrig slew=(0.2237 0.1815)

tx_core/tx_crc/crcpkt2/data56_d_reg[39]/CLK (0.5466 0.5443) RiseTrig slew=(0.2237 0.1789)

tx_core/tx_crc/crcpkt2/data56_d_reg[38]/CLK (0.5491 0.547) RiseTrig slew=(0.2237 0.1796)

tx_core/tx_crc/crcpkt2/data56_d_reg[37]/CLK (0.5488 0.5467) RiseTrig slew=(0.2237 0.1795)

tx_core/tx_crc/crcpkt2/data56_d_reg[36]/CLK (0.5458 0.5436) RiseTrig slew=(0.2237 0.1781)

tx_core/tx_crc/crcpkt2/data56_d_reg[33]/CLK (0.5478 0.5455) RiseTrig slew=(0.2237 0.1796)

tx_core/tx_crc/crcpkt2/data56_d_reg[32]/CLK (0.5603 0.5569) RiseTrig slew=(0.2237 0.1841)

tx_core/tx_crc/crcpkt2/data56_d_reg[31]/CLK (0.5493 0.5472) RiseTrig slew=(0.2237 0.1797)

tx_core/tx_crc/crcpkt2/data56_d_reg[28]/CLK (0.5491 0.5469) RiseTrig slew=(0.2237 0.1805)

tx_core/tx_crc/crcpkt2/data56_d_reg[26]/CLK (0.5477 0.5454) RiseTrig slew=(0.2237 0.179)

tx_core/tx_crc/crcpkt2/data56_d_reg[24]/CLK (0.55 0.5479) RiseTrig slew=(0.2237 0.1811)

tx_core/tx_crc/crcpkt2/data56_d_reg[20]/CLK (0.5491 0.547) RiseTrig slew=(0.2237 0.1796)

tx_core/tx_crc/crcpkt2/data56_d_reg[15]/CLK (0.55 0.5479) RiseTrig slew=(0.2237 0.1799)

tx_core/tx_crc/crcpkt2/data56_d_reg[11]/CLK (0.5493 0.5471) RiseTrig slew=(0.2237 0.1797)

tx_core/tx_crc/crcpkt2/data56_d_reg[9]/CLK (0.5493 0.5472) RiseTrig slew=(0.2237 0.1797)

tx_core/tx_crc/crcpkt2/data56_d_reg[7]/CLK (0.5494 0.5473) RiseTrig slew=(0.2237 0.1797)

tx_core/tx_crc/crcpkt2/data56_d_reg[3]/CLK (0.5433 0.5412) RiseTrig slew=(0.2237 0.1766)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[26]/CLK (0.5504 0.5483) RiseTrig slew=(0.2237 0.1807)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[14]/CLK (0.5498 0.5477) RiseTrig slew=(0.2237 0.1804)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[28]/CLK (0.5584 0.5554) RiseTrig slew=(0.2237 0.1838)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[27]/CLK (0.5499 0.5479) RiseTrig slew=(0.2237 0.1805)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[2]/CLK (0.5516 0.5496) RiseTrig slew=(0.2237 0.1818)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[9]/CLK (0.5517 0.5496) RiseTrig slew=(0.2237 0.1811)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[21]/CLK (0.5565 0.5539) RiseTrig slew=(0.2237 0.1834)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[13]/CLK (0.5508 0.5487) RiseTrig slew=(0.2237 0.1808)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[8]/CLK (0.5586 0.5556) RiseTrig slew=(0.2237 0.1838)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[10]/CLK (0.5533 0.5512) RiseTrig slew=(0.2237 0.1816)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[12]/CLK (0.5529 0.5509) RiseTrig slew=(0.2237 0.1815)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[15]/CLK (0.5604 0.557) RiseTrig slew=(0.2237 0.1841)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[16]/CLK (0.5505 0.5485) RiseTrig slew=(0.2237 0.1807)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[18]/CLK (0.5492 0.547) RiseTrig slew=(0.2237 0.1796)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[7]/CLK (0.551 0.5489) RiseTrig slew=(0.2237 0.1809)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[31]/CLK (0.5602 0.5568) RiseTrig slew=(0.2237 0.1841)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[20]/CLK (0.5533 0.5513) RiseTrig slew=(0.2237 0.1816)

tx_core/tx_crc/crcpkt2/data24_d_reg[13]/CLK (0.5587 0.5556) RiseTrig slew=(0.2237 0.1838)

tx_core/tx_crc/crcpkt2/data24_d_reg[1]/CLK (0.5575 0.5547) RiseTrig slew=(0.2237 0.1836)

tx_core/tx_crc/crcpkt2/crc_reg[21]/CLK (0.5506 0.5485) RiseTrig slew=(0.2237 0.1807)

tx_core/tx_crc/crcpkt2/crc_reg[8]/CLK (0.5533 0.5513) RiseTrig slew=(0.2237 0.1825)

tx_core/tx_crc/crcpkt2/crc_reg[23]/CLK (0.5533 0.5512) RiseTrig slew=(0.2237 0.1816)

tx_core/tx_crc/crcpkt2/crc_reg[10]/CLK (0.5529 0.5508) RiseTrig slew=(0.2237 0.1815)

tx_core/tx_crc/crcpkt2/crc_reg[12]/CLK (0.551 0.5489) RiseTrig slew=(0.2237 0.1809)

tx_core/tx_crc/crcpkt2/crc_reg[15]/CLK (0.553 0.551) RiseTrig slew=(0.2237 0.1815)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[5]/CLK (0.5758 0.5709) RiseTrig slew=(0.2514 0.2161)

tx_core/axi_master/pfifo_datain_2_d_reg[24]/CLK (0.5731 0.5687) RiseTrig slew=(0.2509 0.2158)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[3]/CLK (0.5755 0.5707) RiseTrig slew=(0.2514 0.2161)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[5]/CLK (0.574 0.5694) RiseTrig slew=(0.2511 0.2159)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[2]/CLK (0.5759 0.571) RiseTrig slew=(0.2514 0.2161)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[3]/CLK (0.5656 0.5625) RiseTrig slew=(0.2501 0.213)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[0]/CLK (0.5724 0.5681) RiseTrig slew=(0.2507 0.2157)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[1]/CLK (0.5747 0.57) RiseTrig slew=(0.2512 0.216)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[2]/CLK (0.5703 0.5663) RiseTrig slew=(0.2501 0.2139)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[3]/CLK (0.5657 0.5626) RiseTrig slew=(0.2501 0.2131)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[4]/CLK (0.5759 0.571) RiseTrig slew=(0.2515 0.2161)

tx_core/tx_crc/crcpkt2/data64_d_reg[57]/CLK (0.5585 0.5551) RiseTrig slew=(0.2501 0.2092)

tx_core/tx_crc/crcpkt2/data64_d_reg[51]/CLK (0.5663 0.5631) RiseTrig slew=(0.2501 0.2132)

tx_core/tx_crc/crcpkt2/data64_d_reg[45]/CLK (0.5841 0.5779) RiseTrig slew=(0.2565 0.2176)

tx_core/tx_crc/crcpkt2/data64_d_reg[37]/CLK (0.5667 0.5634) RiseTrig slew=(0.2501 0.2141)

tx_core/tx_crc/crcpkt2/data64_d_reg[33]/CLK (0.5795 0.5741) RiseTrig slew=(0.2539 0.2173)

tx_core/tx_crc/crcpkt2/data64_d_reg[32]/CLK (0.5706 0.5666) RiseTrig slew=(0.2501 0.2139)

tx_core/tx_crc/crcpkt2/data64_d_reg[31]/CLK (0.5813 0.5756) RiseTrig slew=(0.255 0.2175)

tx_core/tx_crc/crcpkt2/data64_d_reg[30]/CLK (0.5566 0.5534) RiseTrig slew=(0.2501 0.2076)

tx_core/tx_crc/crcpkt2/data64_d_reg[29]/CLK (0.5836 0.5775) RiseTrig slew=(0.2562 0.2176)

tx_core/tx_crc/crcpkt2/data64_d_reg[27]/CLK (0.5853 0.5789) RiseTrig slew=(0.2571 0.2176)

tx_core/tx_crc/crcpkt2/data64_d_reg[26]/CLK (0.5702 0.5663) RiseTrig slew=(0.2501 0.2139)

tx_core/tx_crc/crcpkt2/data64_d_reg[25]/CLK (0.5836 0.5775) RiseTrig slew=(0.2562 0.2176)

tx_core/tx_crc/crcpkt2/data64_d_reg[24]/CLK (0.5794 0.5739) RiseTrig slew=(0.2538 0.2173)

tx_core/tx_crc/crcpkt2/data64_d_reg[23]/CLK (0.5536 0.5505) RiseTrig slew=(0.2501 0.2061)

tx_core/tx_crc/crcpkt2/data64_d_reg[22]/CLK (0.5631 0.5595) RiseTrig slew=(0.2501 0.2123)

tx_core/tx_crc/crcpkt2/data64_d_reg[21]/CLK (0.5751 0.5703) RiseTrig slew=(0.2513 0.216)

tx_core/tx_crc/crcpkt2/data64_d_reg[20]/CLK (0.5728 0.5685) RiseTrig slew=(0.2515 0.216)

tx_core/tx_crc/crcpkt2/data64_d_reg[18]/CLK (0.5846 0.5783) RiseTrig slew=(0.2567 0.2176)

tx_core/tx_crc/crcpkt2/data64_d_reg[16]/CLK (0.5708 0.5668) RiseTrig slew=(0.2503 0.2154)

tx_core/tx_crc/crcpkt2/data64_d_reg[15]/CLK (0.5707 0.5667) RiseTrig slew=(0.2501 0.2139)

tx_core/tx_crc/crcpkt2/data64_d_reg[13]/CLK (0.5666 0.5633) RiseTrig slew=(0.2501 0.2132)

tx_core/tx_crc/crcpkt2/data64_d_reg[12]/CLK (0.5705 0.5665) RiseTrig slew=(0.2501 0.2139)

tx_core/tx_crc/crcpkt2/data64_d_reg[10]/CLK (0.5848 0.5785) RiseTrig slew=(0.2568 0.2176)

tx_core/tx_crc/crcpkt2/data64_d_reg[9]/CLK (0.5705 0.5665) RiseTrig slew=(0.2501 0.2139)

tx_core/tx_crc/crcpkt2/data64_d_reg[8]/CLK (0.5695 0.5657) RiseTrig slew=(0.2501 0.2138)

tx_core/tx_crc/crcpkt2/data64_d_reg[7]/CLK (0.5632 0.5597) RiseTrig slew=(0.2501 0.2123)

tx_core/tx_crc/crcpkt2/data64_d_reg[6]/CLK (0.5797 0.5742) RiseTrig slew=(0.254 0.2173)

tx_core/tx_crc/crcpkt2/data64_d_reg[5]/CLK (0.5579 0.5545) RiseTrig slew=(0.2501 0.2087)

tx_core/tx_crc/crcpkt2/data64_d_reg[4]/CLK (0.5684 0.5648) RiseTrig slew=(0.2501 0.2136)

tx_core/tx_crc/crcpkt2/data64_d_reg[3]/CLK (0.5676 0.5641) RiseTrig slew=(0.2501 0.2134)

tx_core/tx_crc/crcpkt2/data64_d_reg[2]/CLK (0.5702 0.5663) RiseTrig slew=(0.2501 0.2139)

tx_core/tx_crc/crcpkt2/data64_d_reg[1]/CLK (0.5796 0.5742) RiseTrig slew=(0.2539 0.2173)

tx_core/tx_crc/crcpkt2/data64_d_reg[0]/CLK (0.5759 0.571) RiseTrig slew=(0.2527 0.2167)

tx_core/tx_crc/crcpkt2/data56_d_reg[22]/CLK (0.5849 0.5786) RiseTrig slew=(0.2569 0.2176)

tx_core/tx_crc/crcpkt2/data56_d_reg[19]/CLK (0.5852 0.5788) RiseTrig slew=(0.257 0.2176)

tx_core/tx_crc/crcpkt2/data56_d_reg[18]/CLK (0.5687 0.565) RiseTrig slew=(0.2501 0.2136)

tx_core/tx_crc/crcpkt2/data56_d_reg[17]/CLK (0.5848 0.5785) RiseTrig slew=(0.2568 0.2176)

tx_core/tx_crc/crcpkt2/data56_d_reg[5]/CLK (0.5848 0.5785) RiseTrig slew=(0.2568 0.2176)

tx_core/tx_crc/crcpkt2/data56_d_reg[4]/CLK (0.5853 0.579) RiseTrig slew=(0.2571 0.2176)

tx_core/tx_crc/crcpkt2/data56_d_reg[2]/CLK (0.585 0.5787) RiseTrig slew=(0.2569 0.2176)

tx_core/tx_crc/crcpkt2/data56_d_reg[1]/CLK (0.5645 0.5612) RiseTrig slew=(0.2501 0.2127)

tx_core/tx_crc/crcpkt2/data56_d_reg[0]/CLK (0.5654 0.5622) RiseTrig slew=(0.2501 0.213)

tx_core/tx_crc/crcpkt2/load64_d_reg/CLK (0.5845 0.5782) RiseTrig slew=(0.2567 0.2176)

tx_core/axi_slave/burst_addr_d_reg[11]/CLK (0.5773 0.5722) RiseTrig slew=(0.2532 0.217)

tx_core/axi_slave/burst_addr_d_reg[20]/CLK (0.5852 0.5788) RiseTrig slew=(0.257 0.2176)

tx_core/axi_slave/burst_addr_d_reg[21]/CLK (0.5773 0.5722) RiseTrig slew=(0.2532 0.217)

tx_core/axi_slave/burst_addr_d_reg[24]/CLK (0.5713 0.5673) RiseTrig slew=(0.2505 0.2155)

tx_core/axi_slave/burst_addr_d_reg[26]/CLK (0.5776 0.5725) RiseTrig slew=(0.2533 0.217)

tx_core/axi_slave/burst_addr_d_reg[27]/CLK (0.585 0.5787) RiseTrig slew=(0.2569 0.2176)

tx_core/axi_slave/burst_addr_d_reg[28]/CLK (0.5776 0.5725) RiseTrig slew=(0.2533 0.217)

tx_core/axi_slave/burst_addr_d_reg[29]/CLK (0.5848 0.5785) RiseTrig slew=(0.2568 0.2176)

tx_core/axi_slave/burst_addr_d_reg[30]/CLK (0.585 0.5787) RiseTrig slew=(0.2569 0.2176)

tx_core/axi_slave/burst_addr_d_reg[31]/CLK (0.5847 0.5784) RiseTrig slew=(0.2568 0.2176)

tx_core/tx_crc/crcpkt2/data64_d_reg[62]/CLK (0.5756 0.5717) RiseTrig slew=(0.2773 0.2324)

tx_core/tx_crc/crcpkt2/data64_d_reg[61]/CLK (0.572 0.5679) RiseTrig slew=(0.2772 0.231)

tx_core/tx_crc/crcpkt2/data64_d_reg[60]/CLK (0.57 0.5655) RiseTrig slew=(0.278 0.2309)

tx_core/tx_crc/crcpkt2/data64_d_reg[58]/CLK (0.5861 0.5822) RiseTrig slew=(0.2773 0.2324)

tx_core/tx_crc/crcpkt2/data64_d_reg[55]/CLK (0.5829 0.5792) RiseTrig slew=(0.2773 0.2324)

tx_core/tx_crc/crcpkt2/data64_d_reg[54]/CLK (0.5844 0.5805) RiseTrig slew=(0.2775 0.2326)

tx_core/tx_crc/crcpkt2/data64_d_reg[53]/CLK (0.5826 0.5789) RiseTrig slew=(0.2773 0.2324)

tx_core/tx_crc/crcpkt2/data64_d_reg[52]/CLK (0.5818 0.578) RiseTrig slew=(0.2776 0.2328)

tx_core/tx_crc/crcpkt2/data64_d_reg[50]/CLK (0.5707 0.5664) RiseTrig slew=(0.2776 0.2308)

tx_core/tx_crc/crcpkt2/data64_d_reg[49]/CLK (0.5717 0.5676) RiseTrig slew=(0.2777 0.2314)

tx_core/tx_crc/crcpkt2/data64_d_reg[48]/CLK (0.5735 0.5695) RiseTrig slew=(0.2773 0.2318)

tx_core/tx_crc/crcpkt2/data64_d_reg[46]/CLK (0.5774 0.5735) RiseTrig slew=(0.2774 0.2327)

tx_core/tx_crc/crcpkt2/data64_d_reg[44]/CLK (0.5721 0.568) RiseTrig slew=(0.2772 0.231)

tx_core/tx_crc/crcpkt2/data64_d_reg[43]/CLK (0.5809 0.5771) RiseTrig slew=(0.2775 0.2328)

tx_core/tx_crc/crcpkt2/data64_d_reg[42]/CLK (0.5668 0.5617) RiseTrig slew=(0.2781 0.2296)

tx_core/tx_crc/crcpkt2/data64_d_reg[41]/CLK (0.5858 0.5818) RiseTrig slew=(0.2774 0.2325)

tx_core/tx_crc/crcpkt2/data64_d_reg[40]/CLK (0.5835 0.5798) RiseTrig slew=(0.2772 0.2323)

tx_core/tx_crc/crcpkt2/data64_d_reg[39]/CLK (0.5809 0.577) RiseTrig slew=(0.2776 0.2329)

tx_core/tx_crc/crcpkt2/data64_d_reg[38]/CLK (0.5692 0.5647) RiseTrig slew=(0.278 0.2306)

tx_core/tx_crc/crcpkt2/data64_d_reg[36]/CLK (0.5713 0.5671) RiseTrig slew=(0.2774 0.2309)

tx_core/tx_crc/crcpkt2/data64_d_reg[35]/CLK (0.5721 0.568) RiseTrig slew=(0.2771 0.231)

tx_core/tx_crc/crcpkt2/data64_d_reg[34]/CLK (0.5819 0.5782) RiseTrig slew=(0.2776 0.2328)

tx_core/tx_crc/crcpkt2/data64_d_reg[28]/CLK (0.5718 0.5677) RiseTrig slew=(0.2773 0.231)

tx_core/tx_crc/crcpkt2/data64_d_reg[19]/CLK (0.5802 0.5764) RiseTrig slew=(0.2776 0.2328)

tx_core/tx_crc/crcpkt2/data64_d_reg[17]/CLK (0.5718 0.5676) RiseTrig slew=(0.2773 0.231)

tx_core/tx_crc/crcpkt2/data64_d_reg[14]/CLK (0.5714 0.5672) RiseTrig slew=(0.2774 0.2309)

tx_core/tx_crc/crcpkt2/data64_d_reg[11]/CLK (0.5806 0.5768) RiseTrig slew=(0.2776 0.2328)

tx_core/tx_crc/crcpkt2/data56_d_reg[34]/CLK (0.57 0.5656) RiseTrig slew=(0.2778 0.2307)

tx_core/tx_crc/crcpkt2/data56_d_reg[30]/CLK (0.581 0.5772) RiseTrig slew=(0.2775 0.2328)

tx_core/tx_crc/crcpkt2/data56_d_reg[27]/CLK (0.572 0.5679) RiseTrig slew=(0.2777 0.2316)

tx_core/tx_crc/crcpkt2/data56_d_reg[6]/CLK (0.5714 0.5672) RiseTrig slew=(0.2774 0.231)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[26]/CLK (0.5829 0.5791) RiseTrig slew=(0.2773 0.2324)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[30]/CLK (0.5828 0.5791) RiseTrig slew=(0.2773 0.2324)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[29]/CLK (0.5703 0.5659) RiseTrig slew=(0.2777 0.2308)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[14]/CLK (0.5802 0.5764) RiseTrig slew=(0.2774 0.2326)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[28]/CLK (0.5785 0.5746) RiseTrig slew=(0.2774 0.2325)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[27]/CLK (0.5836 0.5798) RiseTrig slew=(0.2772 0.2323)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[2]/CLK (0.5833 0.5796) RiseTrig slew=(0.2775 0.2327)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[22]/CLK (0.5823 0.5785) RiseTrig slew=(0.2773 0.2325)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[11]/CLK (0.5809 0.5771) RiseTrig slew=(0.2775 0.2328)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[9]/CLK (0.5829 0.5792) RiseTrig slew=(0.2775 0.2328)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[4]/CLK (0.5731 0.569) RiseTrig slew=(0.2774 0.2317)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[25]/CLK (0.574 0.5699) RiseTrig slew=(0.2774 0.2321)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[24]/CLK (0.5861 0.5821) RiseTrig slew=(0.2773 0.2324)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[21]/CLK (0.5833 0.5795) RiseTrig slew=(0.2773 0.2324)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[0]/CLK (0.577 0.5731) RiseTrig slew=(0.2773 0.2324)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[13]/CLK (0.5856 0.5817) RiseTrig slew=(0.2774 0.2325)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[17]/CLK (0.5682 0.5635) RiseTrig slew=(0.2781 0.2302)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[19]/CLK (0.5608 0.5548) RiseTrig slew=(0.2775 0.2261)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[8]/CLK (0.5859 0.582) RiseTrig slew=(0.2773 0.2324)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[5]/CLK (0.5842 0.5804) RiseTrig slew=(0.2775 0.2327)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[3]/CLK (0.5761 0.5721) RiseTrig slew=(0.2772 0.2323)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[23]/CLK (0.583 0.5792) RiseTrig slew=(0.2773 0.2324)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[10]/CLK (0.5813 0.5775) RiseTrig slew=(0.2774 0.2325)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[12]/CLK (0.5749 0.571) RiseTrig slew=(0.2771 0.2321)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[1]/CLK (0.5858 0.5819) RiseTrig slew=(0.2774 0.2325)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[15]/CLK (0.5837 0.5799) RiseTrig slew=(0.2775 0.2327)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[6]/CLK (0.5856 0.5816) RiseTrig slew=(0.2774 0.2325)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[16]/CLK (0.5717 0.5675) RiseTrig slew=(0.2777 0.2314)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[20]/CLK (0.5527 0.5473) RiseTrig slew=(0.2743 0.2187)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[31]/CLK (0.5807 0.5769) RiseTrig slew=(0.2776 0.2328)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[7]/CLK (0.5828 0.5791) RiseTrig slew=(0.2773 0.2324)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[18]/CLK (0.5554 0.5498) RiseTrig slew=(0.2756 0.2216)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[6]/CLK (0.5829 0.5792) RiseTrig slew=(0.2773 0.2324)

tx_core/tx_crc/crcpkt0/data32_d_reg[16]/CLK (0.537 0.5409) RiseTrig slew=(0.1994 0.1699)

tx_core/tx_crc/crcpkt0/data32_d_reg[14]/CLK (0.542 0.5457) RiseTrig slew=(0.2026 0.1702)

tx_core/tx_crc/crcpkt0/data32_d_reg[13]/CLK (0.5383 0.5421) RiseTrig slew=(0.1999 0.1699)

tx_core/tx_crc/crcpkt0/data32_d_reg[9]/CLK (0.5366 0.5405) RiseTrig slew=(0.1975 0.1691)

tx_core/tx_crc/crcpkt0/data32_d_reg[0]/CLK (0.5421 0.5457) RiseTrig slew=(0.2027 0.1702)

tx_core/tx_crc/crcpkt0/data48_d_reg[45]/CLK (0.5421 0.5458) RiseTrig slew=(0.2027 0.1702)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[26]/CLK (0.5365 0.5404) RiseTrig slew=(0.1975 0.1691)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[30]/CLK (0.5358 0.5398) RiseTrig slew=(0.1972 0.1689)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[14]/CLK (0.5374 0.5413) RiseTrig slew=(0.1998 0.17)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[9]/CLK (0.5366 0.5405) RiseTrig slew=(0.1989 0.1697)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[21]/CLK (0.5362 0.5401) RiseTrig slew=(0.1973 0.169)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[13]/CLK (0.5353 0.5393) RiseTrig slew=(0.1972 0.1688)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[19]/CLK (0.5385 0.5423) RiseTrig slew=(0.2008 0.1702)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[23]/CLK (0.5419 0.5456) RiseTrig slew=(0.2025 0.1702)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[16]/CLK (0.541 0.5447) RiseTrig slew=(0.2029 0.1707)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[18]/CLK (0.5336 0.5376) RiseTrig slew=(0.1972 0.1684)

tx_core/tx_crc/crcpkt0/data24_d_reg[23]/CLK (0.5372 0.5411) RiseTrig slew=(0.199 0.1696)

tx_core/tx_crc/crcpkt0/data24_d_reg[17]/CLK (0.5368 0.5407) RiseTrig slew=(0.1977 0.1691)

tx_core/tx_crc/crcpkt0/data24_d_reg[16]/CLK (0.534 0.538) RiseTrig slew=(0.1972 0.1685)

tx_core/tx_crc/crcpkt0/data24_d_reg[14]/CLK (0.5446 0.5482) RiseTrig slew=(0.2052 0.1708)

tx_core/tx_crc/crcpkt0/data24_d_reg[11]/CLK (0.5413 0.545) RiseTrig slew=(0.2022 0.1702)

tx_core/tx_crc/crcpkt0/data24_d_reg[10]/CLK (0.5367 0.5406) RiseTrig slew=(0.1984 0.1695)

tx_core/tx_crc/crcpkt0/data24_d_reg[8]/CLK (0.5372 0.5411) RiseTrig slew=(0.1988 0.1696)

tx_core/tx_crc/crcpkt0/data24_d_reg[7]/CLK (0.5447 0.5483) RiseTrig slew=(0.2053 0.1708)

tx_core/tx_crc/crcpkt0/data24_d_reg[4]/CLK (0.5393 0.5431) RiseTrig slew=(0.2015 0.1704)

tx_core/tx_crc/crcpkt0/data24_d_reg[3]/CLK (0.5404 0.5441) RiseTrig slew=(0.2015 0.1701)

tx_core/tx_crc/crcpkt0/data24_d_reg[2]/CLK (0.5443 0.5479) RiseTrig slew=(0.205 0.1708)

tx_core/tx_crc/crcpkt0/data24_d_reg[1]/CLK (0.5392 0.543) RiseTrig slew=(0.2006 0.17)

tx_core/tx_crc/crcpkt0/data24_d_reg[0]/CLK (0.5438 0.5475) RiseTrig slew=(0.2048 0.1708)

tx_core/tx_crc/crcpkt0/crc_reg[13]/CLK (0.5364 0.5404) RiseTrig slew=(0.1974 0.169)

tx_core/tx_crc/crcpkt0/crc_reg[12]/CLK (0.5432 0.5468) RiseTrig slew=(0.2044 0.1708)

tx_core/tx_crc/crcfifo2/depth_left_reg[0]/CLK (0.5375 0.5413) RiseTrig slew=(0.199 0.1696)

tx_core/tx_crc/crcfifo2/depth_left_reg[1]/CLK (0.5373 0.5412) RiseTrig slew=(0.1989 0.1696)

tx_core/tx_crc/crcfifo2/depth_left_reg[3]/CLK (0.5375 0.5413) RiseTrig slew=(0.199 0.1696)

tx_core/tx_crc/crcfifo0/depth_left_reg[4]/CLK (0.5367 0.5406) RiseTrig slew=(0.1976 0.1691)

tx_core/tx_crc/crcpkt0/data16_d_reg[6]/CLK (0.563 0.561) RiseTrig slew=(0.2524 0.2087)

tx_core/tx_crc/crcpkt0/data16_d_reg[3]/CLK (0.5744 0.5707) RiseTrig slew=(0.2573 0.2155)

tx_core/tx_crc/crcpkt0/data32_d_reg[19]/CLK (0.5835 0.5782) RiseTrig slew=(0.2621 0.2176)

tx_core/tx_crc/crcpkt0/data32_d_reg[18]/CLK (0.5699 0.567) RiseTrig slew=(0.2524 0.2107)

tx_core/tx_crc/crcpkt0/data32_d_reg[15]/CLK (0.5759 0.5718) RiseTrig slew=(0.253 0.2118)

tx_core/tx_crc/crcpkt0/data32_d_reg[12]/CLK (0.5837 0.5783) RiseTrig slew=(0.2622 0.2176)

tx_core/tx_crc/crcpkt0/data32_d_reg[7]/CLK (0.5793 0.5747) RiseTrig slew=(0.2596 0.2169)

tx_core/tx_crc/crcpkt0/data32_d_reg[5]/CLK (0.558 0.5558) RiseTrig slew=(0.2524 0.2082)

tx_core/tx_crc/crcpkt0/data48_d_reg[35]/CLK (0.576 0.5719) RiseTrig slew=(0.253 0.2118)

tx_core/tx_crc/crcpkt0/data48_d_reg[34]/CLK (0.5781 0.5735) RiseTrig slew=(0.2536 0.212)

tx_core/tx_crc/crcpkt0/data48_d_reg[32]/CLK (0.575 0.5712) RiseTrig slew=(0.2574 0.2156)

tx_core/tx_crc/crcpkt0/data48_d_reg[31]/CLK (0.5779 0.5734) RiseTrig slew=(0.2536 0.212)

tx_core/tx_crc/crcpkt0/data48_d_reg[28]/CLK (0.5567 0.5546) RiseTrig slew=(0.2524 0.2082)

tx_core/tx_crc/crcpkt0/data48_d_reg[25]/CLK (0.5706 0.5676) RiseTrig slew=(0.2559 0.2144)

tx_core/tx_crc/crcpkt0/data48_d_reg[21]/CLK (0.5781 0.5736) RiseTrig slew=(0.2537 0.212)

tx_core/tx_crc/crcpkt0/data48_d_reg[4]/CLK (0.5602 0.5578) RiseTrig slew=(0.2524 0.2092)

tx_core/tx_crc/crcpkt0/data48_d_reg[2]/CLK (0.5567 0.5546) RiseTrig slew=(0.2524 0.2082)

tx_core/tx_crc/crcpkt0/data56_d_reg[42]/CLK (0.5763 0.5722) RiseTrig slew=(0.2532 0.2118)

tx_core/tx_crc/crcpkt0/data56_d_reg[28]/CLK (0.5753 0.5713) RiseTrig slew=(0.2529 0.2117)

tx_core/tx_crc/crcpkt0/load16_d_reg/CLK (0.573 0.5695) RiseTrig slew=(0.2524 0.2113)

tx_core/tx_crc/crcpkt0/load56_d_reg/CLK (0.5731 0.5695) RiseTrig slew=(0.2524 0.2113)

tx_core/tx_crc/crcpkt0/load64_d_reg/CLK (0.5567 0.5545) RiseTrig slew=(0.2524 0.2082)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[22]/CLK (0.5622 0.56) RiseTrig slew=(0.2524 0.2083)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[22]/CLK (0.5771 0.5727) RiseTrig slew=(0.2533 0.2119)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[9]/CLK (0.5656 0.5636) RiseTrig slew=(0.2532 0.2124)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[19]/CLK (0.5809 0.5759) RiseTrig slew=(0.2606 0.2172)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[5]/CLK (0.5763 0.5722) RiseTrig slew=(0.2583 0.2162)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[5]/CLK (0.5782 0.5736) RiseTrig slew=(0.2537 0.212)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[3]/CLK (0.5755 0.5716) RiseTrig slew=(0.2575 0.2157)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[12]/CLK (0.5756 0.5716) RiseTrig slew=(0.258 0.216)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[12]/CLK (0.5564 0.5543) RiseTrig slew=(0.2524 0.2082)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[18]/CLK (0.5775 0.5732) RiseTrig slew=(0.2578 0.2159)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[18]/CLK (0.5738 0.5701) RiseTrig slew=(0.2525 0.2115)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[18]/CLK (0.5758 0.5717) RiseTrig slew=(0.253 0.2117)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[7]/CLK (0.5655 0.5635) RiseTrig slew=(0.2524 0.2096)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[31]/CLK (0.5763 0.5722) RiseTrig slew=(0.2576 0.2158)

tx_core/tx_crc/crcpkt0/crc_reg[25]/CLK (0.5809 0.576) RiseTrig slew=(0.2606 0.2172)

tx_core/tx_crc/crcpkt0/crc_reg[21]/CLK (0.5616 0.5593) RiseTrig slew=(0.2524 0.2098)

tx_core/tx_crc/crcpkt0/crc_reg[7]/CLK (0.5601 0.5577) RiseTrig slew=(0.2524 0.2082)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[14]/CLK (0.59 0.5836) RiseTrig slew=(0.2653 0.2178)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[9]/CLK (0.5898 0.5835) RiseTrig slew=(0.2652 0.2178)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[13]/CLK (0.5905 0.584) RiseTrig slew=(0.2655 0.2177)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[5]/CLK (0.5875 0.5815) RiseTrig slew=(0.2642 0.2179)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[16]/CLK (0.59 0.5836) RiseTrig slew=(0.2653 0.2178)

tx_core/tx_crc/crcpkt0/data32_d_reg[30]/CLK (0.5632 0.5628) RiseTrig slew=(0.243 0.1973)

tx_core/tx_crc/crcpkt0/data32_d_reg[28]/CLK (0.5649 0.5642) RiseTrig slew=(0.243 0.1976)

tx_core/tx_crc/crcpkt0/data32_d_reg[24]/CLK (0.5609 0.5604) RiseTrig slew=(0.243 0.1987)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[26]/CLK (0.5705 0.5687) RiseTrig slew=(0.2441 0.2025)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[30]/CLK (0.5635 0.5631) RiseTrig slew=(0.243 0.1974)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[28]/CLK (0.5655 0.5647) RiseTrig slew=(0.243 0.1977)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[28]/CLK (0.5556 0.5547) RiseTrig slew=(0.243 0.1942)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[11]/CLK (0.5664 0.5655) RiseTrig slew=(0.243 0.2013)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[9]/CLK (0.563 0.5627) RiseTrig slew=(0.243 0.2)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[4]/CLK (0.5761 0.5732) RiseTrig slew=(0.2462 0.2037)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[24]/CLK (0.5747 0.572) RiseTrig slew=(0.2456 0.2034)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[0]/CLK (0.5759 0.573) RiseTrig slew=(0.2462 0.2036)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[5]/CLK (0.5643 0.5637) RiseTrig slew=(0.243 0.1975)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[3]/CLK (0.5743 0.5717) RiseTrig slew=(0.2456 0.2034)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[1]/CLK (0.5645 0.564) RiseTrig slew=(0.243 0.2006)

tx_core/tx_crc/crcpkt0/data24_d_reg[22]/CLK (0.5643 0.5637) RiseTrig slew=(0.243 0.1975)

tx_core/tx_crc/crcpkt0/data24_d_reg[18]/CLK (0.5639 0.5635) RiseTrig slew=(0.243 0.1974)

tx_core/tx_crc/crcpkt0/data24_d_reg[13]/CLK (0.5645 0.5639) RiseTrig slew=(0.243 0.1975)

tx_core/tx_crc/crcpkt0/crc_reg[26]/CLK (0.573 0.5707) RiseTrig slew=(0.2451 0.2031)

tx_core/tx_crc/crcpkt0/crc_reg[30]/CLK (0.5703 0.5685) RiseTrig slew=(0.2438 0.2024)

tx_core/tx_crc/crcpkt0/crc_reg[28]/CLK (0.5561 0.5551) RiseTrig slew=(0.243 0.195)

tx_core/tx_crc/crcpkt0/crc_reg[27]/CLK (0.575 0.5723) RiseTrig slew=(0.2457 0.2034)

tx_core/tx_crc/crcpkt0/crc_reg[11]/CLK (0.57 0.5683) RiseTrig slew=(0.2437 0.2024)

tx_core/tx_crc/crcpkt0/crc_reg[9]/CLK (0.5749 0.5722) RiseTrig slew=(0.2456 0.2034)

tx_core/tx_crc/crcpkt0/crc_reg[4]/CLK (0.5762 0.5733) RiseTrig slew=(0.2462 0.2037)

tx_core/tx_crc/crcpkt0/crc_reg[24]/CLK (0.5746 0.5719) RiseTrig slew=(0.2456 0.2034)

tx_core/tx_crc/crcpkt0/crc_reg[0]/CLK (0.5746 0.572) RiseTrig slew=(0.2456 0.2034)

tx_core/tx_crc/crcpkt0/crc_reg[5]/CLK (0.5649 0.5642) RiseTrig slew=(0.243 0.1976)

tx_core/tx_crc/crcpkt0/crc_reg[3]/CLK (0.5776 0.5744) RiseTrig slew=(0.2468 0.2039)

tx_core/tx_crc/crcpkt0/crc_reg[23]/CLK (0.5624 0.562) RiseTrig slew=(0.243 0.1971)

tx_core/tx_crc/crcpkt0/crc_reg[1]/CLK (0.5643 0.5638) RiseTrig slew=(0.243 0.1975)

tx_core/tx_rs/div2_d_reg/CLK (0.5801 0.5764) RiseTrig slew=(0.2484 0.2042)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[4]/CLK (0.5575 0.5565) RiseTrig slew=(0.243 0.1962)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[0]/CLK (0.5574 0.5564) RiseTrig slew=(0.243 0.1962)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[1]/CLK (0.5792 0.5757) RiseTrig slew=(0.2479 0.2041)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[2]/CLK (0.5805 0.5767) RiseTrig slew=(0.2486 0.2042)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[3]/CLK (0.5582 0.5573) RiseTrig slew=(0.243 0.1968)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[2]/CLK (0.5834 0.5792) RiseTrig slew=(0.2502 0.2042)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[0]/CLK (0.5673 0.5661) RiseTrig slew=(0.243 0.198)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[1]/CLK (0.559 0.5583) RiseTrig slew=(0.243 0.1959)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[2]/CLK (0.5591 0.5583) RiseTrig slew=(0.243 0.1959)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[3]/CLK (0.559 0.5582) RiseTrig slew=(0.243 0.1959)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[0]/CLK (0.5674 0.5661) RiseTrig slew=(0.243 0.198)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[1]/CLK (0.5608 0.5603) RiseTrig slew=(0.243 0.1965)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[2]/CLK (0.5596 0.5589) RiseTrig slew=(0.243 0.1961)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[3]/CLK (0.5824 0.5783) RiseTrig slew=(0.2497 0.2043)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[4]/CLK (0.5834 0.5792) RiseTrig slew=(0.2503 0.2042)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[5]/CLK (0.5823 0.5783) RiseTrig slew=(0.2497 0.2043)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[6]/CLK (0.5824 0.5783) RiseTrig slew=(0.2497 0.2043)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[7]/CLK (0.5578 0.5569) RiseTrig slew=(0.243 0.1953)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[0]/CLK (0.5667 0.5656) RiseTrig slew=(0.243 0.1979)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[1]/CLK (0.5601 0.5595) RiseTrig slew=(0.243 0.1963)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[2]/CLK (0.5584 0.5576) RiseTrig slew=(0.243 0.1956)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[3]/CLK (0.5835 0.5793) RiseTrig slew=(0.2503 0.2042)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[4]/CLK (0.5835 0.5792) RiseTrig slew=(0.2503 0.2042)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[5]/CLK (0.5836 0.5793) RiseTrig slew=(0.2503 0.2042)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[6]/CLK (0.5821 0.5781) RiseTrig slew=(0.2496 0.2043)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[7]/CLK (0.5838 0.5794) RiseTrig slew=(0.2504 0.2042)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[5]/CLK (0.5576 0.5566) RiseTrig slew=(0.243 0.1963)

tx_core/tx_crc/crcpkt0/data8_d_reg[3]/CLK (0.5388 0.5419) RiseTrig slew=(0.2142 0.1751)

tx_core/tx_crc/crcpkt0/data8_d_reg[2]/CLK (0.5377 0.5408) RiseTrig slew=(0.2142 0.1748)

tx_core/tx_crc/crcpkt0/data32_d_reg[29]/CLK (0.5342 0.5372) RiseTrig slew=(0.2142 0.1735)

tx_core/tx_crc/crcpkt0/data32_d_reg[27]/CLK (0.5369 0.5399) RiseTrig slew=(0.2142 0.1745)

tx_core/tx_crc/crcpkt0/data32_d_reg[26]/CLK (0.5383 0.5413) RiseTrig slew=(0.2142 0.1749)

tx_core/tx_crc/crcpkt0/data32_d_reg[21]/CLK (0.539 0.542) RiseTrig slew=(0.2142 0.1751)

tx_core/tx_crc/crcpkt0/data32_d_reg[8]/CLK (0.5381 0.5412) RiseTrig slew=(0.2142 0.175)

tx_core/tx_crc/crcpkt0/data32_d_reg[4]/CLK (0.5348 0.5378) RiseTrig slew=(0.2142 0.1737)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[29]/CLK (0.5416 0.5446) RiseTrig slew=(0.2142 0.1759)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[29]/CLK (0.5397 0.5428) RiseTrig slew=(0.2142 0.1753)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[27]/CLK (0.5419 0.5449) RiseTrig slew=(0.2142 0.1759)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[27]/CLK (0.5386 0.5416) RiseTrig slew=(0.2142 0.175)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[2]/CLK (0.5372 0.5402) RiseTrig slew=(0.2142 0.1746)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[4]/CLK (0.5424 0.5453) RiseTrig slew=(0.2142 0.1759)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[21]/CLK (0.541 0.5441) RiseTrig slew=(0.2142 0.1756)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[8]/CLK (0.536 0.5389) RiseTrig slew=(0.2142 0.1743)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[6]/CLK (0.5382 0.5413) RiseTrig slew=(0.2142 0.1749)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[31]/CLK (0.5421 0.5451) RiseTrig slew=(0.2142 0.176)

tx_core/tx_crc/crcpkt0/crc_reg[29]/CLK (0.5385 0.5416) RiseTrig slew=(0.2142 0.175)

tx_core/tx_crc/crcpkt0/crc_reg[14]/CLK (0.5396 0.5426) RiseTrig slew=(0.2142 0.1752)

tx_core/tx_crc/crcpkt0/crc_reg[2]/CLK (0.539 0.542) RiseTrig slew=(0.2142 0.1751)

tx_core/tx_crc/crcpkt0/crc_reg[22]/CLK (0.5396 0.5426) RiseTrig slew=(0.2142 0.1752)

tx_core/tx_crc/crcpkt0/crc_reg[17]/CLK (0.5409 0.5439) RiseTrig slew=(0.2142 0.1758)

tx_core/tx_crc/crcpkt0/crc_reg[8]/CLK (0.5389 0.5419) RiseTrig slew=(0.2142 0.1751)

tx_core/tx_crc/crcpkt0/crc_reg[15]/CLK (0.5423 0.5453) RiseTrig slew=(0.2142 0.176)

tx_core/tx_crc/crcpkt0/crc_reg[6]/CLK (0.5416 0.5446) RiseTrig slew=(0.2142 0.1759)

tx_core/tx_crc/crcpkt0/crc_reg[16]/CLK (0.5407 0.5437) RiseTrig slew=(0.2142 0.1757)

tx_core/tx_crc/crcpkt0/crc_reg[18]/CLK (0.5421 0.5451) RiseTrig slew=(0.2142 0.176)

tx_core/tx_crc/crcpkt0/crc_reg[31]/CLK (0.5392 0.5422) RiseTrig slew=(0.2142 0.1751)

tx_core/tx_crc/crcpkt0/crc_reg[20]/CLK (0.5389 0.5419) RiseTrig slew=(0.2142 0.1751)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[26]/CLK (0.5359 0.5388) RiseTrig slew=(0.2142 0.1741)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[27]/CLK (0.5388 0.5419) RiseTrig slew=(0.2142 0.1751)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[11]/CLK (0.535 0.538) RiseTrig slew=(0.2142 0.1738)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[24]/CLK (0.5374 0.5404) RiseTrig slew=(0.2142 0.1748)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[17]/CLK (0.5424 0.5453) RiseTrig slew=(0.2142 0.1759)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[19]/CLK (0.5426 0.5456) RiseTrig slew=(0.2142 0.1759)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[8]/CLK (0.541 0.544) RiseTrig slew=(0.2142 0.1758)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[10]/CLK (0.5424 0.5453) RiseTrig slew=(0.2142 0.1759)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[1]/CLK (0.5436 0.5463) RiseTrig slew=(0.2142 0.1762)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[6]/CLK (0.5405 0.5436) RiseTrig slew=(0.2142 0.1757)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[18]/CLK (0.5437 0.5463) RiseTrig slew=(0.2142 0.1762)

tx_core/tx_crc/crcpkt0/data32_d_reg[25]/CLK (0.5552 0.5577) RiseTrig slew=(0.2436 0.2031)

tx_core/tx_crc/crcpkt0/data32_d_reg[22]/CLK (0.5577 0.5607) RiseTrig slew=(0.2445 0.2032)

tx_core/tx_crc/crcpkt0/data32_d_reg[20]/CLK (0.5656 0.5695) RiseTrig slew=(0.2453 0.2065)

tx_core/tx_crc/crcpkt0/data32_d_reg[17]/CLK (0.5721 0.5758) RiseTrig slew=(0.2445 0.2071)

tx_core/tx_crc/crcpkt0/data32_d_reg[10]/CLK (0.5696 0.5734) RiseTrig slew=(0.2446 0.207)

tx_core/tx_crc/crcpkt0/data32_d_reg[3]/CLK (0.5554 0.558) RiseTrig slew=(0.2437 0.2031)

tx_core/tx_crc/crcpkt0/data48_d_reg[43]/CLK (0.5713 0.575) RiseTrig slew=(0.2444 0.2071)

tx_core/tx_crc/crcpkt0/data48_d_reg[41]/CLK (0.5714 0.5752) RiseTrig slew=(0.2444 0.2071)

tx_core/tx_crc/crcpkt0/data48_d_reg[38]/CLK (0.571 0.5748) RiseTrig slew=(0.2444 0.2071)

tx_core/tx_crc/crcpkt0/data48_d_reg[37]/CLK (0.5729 0.5765) RiseTrig slew=(0.2446 0.2071)

tx_core/tx_crc/crcpkt0/data48_d_reg[36]/CLK (0.5714 0.5751) RiseTrig slew=(0.2444 0.2071)

tx_core/tx_crc/crcpkt0/data48_d_reg[33]/CLK (0.572 0.5757) RiseTrig slew=(0.2445 0.2071)

tx_core/tx_crc/crcpkt0/data48_d_reg[26]/CLK (0.5718 0.5755) RiseTrig slew=(0.2445 0.2071)

tx_core/tx_crc/crcpkt0/data48_d_reg[20]/CLK (0.572 0.5757) RiseTrig slew=(0.2445 0.2071)

tx_core/tx_crc/crcpkt0/data48_d_reg[19]/CLK (0.5639 0.5676) RiseTrig slew=(0.2454 0.206)

tx_core/tx_crc/crcpkt0/data48_d_reg[16]/CLK (0.5712 0.5749) RiseTrig slew=(0.2444 0.2071)

tx_core/tx_crc/crcpkt0/data56_d_reg[46]/CLK (0.5718 0.5755) RiseTrig slew=(0.2445 0.2071)

tx_core/tx_crc/crcpkt0/load8_d_reg/CLK (0.5365 0.5393) RiseTrig slew=(0.2307 0.1915)

tx_core/tx_crc/crcpkt0/load24_d_reg/CLK (0.536 0.5388) RiseTrig slew=(0.2301 0.19)

tx_core/tx_crc/crcpkt0/load32_d_reg/CLK (0.5531 0.5554) RiseTrig slew=(0.2427 0.2029)

tx_core/tx_crc/crcpkt0/load48_d_reg/CLK (0.5664 0.5703) RiseTrig slew=(0.2452 0.2066)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[27]/CLK (0.5712 0.5749) RiseTrig slew=(0.2444 0.2071)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[22]/CLK (0.5494 0.5517) RiseTrig slew=(0.2405 0.2019)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[22]/CLK (0.5706 0.5744) RiseTrig slew=(0.2443 0.2071)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[4]/CLK (0.5371 0.5399) RiseTrig slew=(0.23 0.1902)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[4]/CLK (0.5676 0.5716) RiseTrig slew=(0.245 0.2068)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[4]/CLK (0.5729 0.5766) RiseTrig slew=(0.2446 0.2071)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[25]/CLK (0.5453 0.5476) RiseTrig slew=(0.237 0.1998)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[25]/CLK (0.5715 0.5752) RiseTrig slew=(0.2444 0.2071)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[21]/CLK (0.5726 0.5763) RiseTrig slew=(0.2446 0.2071)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[0]/CLK (0.5723 0.576) RiseTrig slew=(0.2445 0.2071)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[17]/CLK (0.5601 0.5634) RiseTrig slew=(0.245 0.2044)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[17]/CLK (0.5698 0.5736) RiseTrig slew=(0.2446 0.2071)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[19]/CLK (0.5696 0.5735) RiseTrig slew=(0.2446 0.207)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[3]/CLK (0.5529 0.5553) RiseTrig slew=(0.2426 0.2029)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[3]/CLK (0.5664 0.5704) RiseTrig slew=(0.2452 0.2066)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[10]/CLK (0.5605 0.5639) RiseTrig slew=(0.2451 0.2047)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[10]/CLK (0.5714 0.5752) RiseTrig slew=(0.2444 0.2071)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[15]/CLK (0.5721 0.5758) RiseTrig slew=(0.2445 0.2071)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[15]/CLK (0.5712 0.5749) RiseTrig slew=(0.2444 0.2071)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[18]/CLK (0.5728 0.5764) RiseTrig slew=(0.2446 0.2071)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[20]/CLK (0.56 0.5633) RiseTrig slew=(0.245 0.2044)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[20]/CLK (0.5702 0.574) RiseTrig slew=(0.2444 0.2071)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[22]/CLK (0.5426 0.5449) RiseTrig slew=(0.234 0.1976)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[4]/CLK (0.5406 0.5432) RiseTrig slew=(0.2298 0.1908)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[21]/CLK (0.5399 0.5424) RiseTrig slew=(0.2322 0.1953)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[7]/CLK (0.5374 0.5402) RiseTrig slew=(0.2311 0.1925)

tx_core/tx_crc/crcpkt0/data8_d_reg[5]/CLK (0.5603 0.5596) RiseTrig slew=(0.2662 0.2108)

tx_core/tx_crc/crcpkt0/data16_d_reg[14]/CLK (0.5603 0.5596) RiseTrig slew=(0.2662 0.2108)

tx_core/tx_crc/crcpkt0/data16_d_reg[12]/CLK (0.557 0.5558) RiseTrig slew=(0.2667 0.2109)

tx_core/tx_crc/crcpkt0/data16_d_reg[11]/CLK (0.5709 0.5717) RiseTrig slew=(0.2661 0.2103)

tx_core/tx_crc/crcpkt0/data16_d_reg[7]/CLK (0.5692 0.5699) RiseTrig slew=(0.2661 0.2109)

tx_core/tx_crc/crcpkt0/data32_d_reg[1]/CLK (0.5699 0.5706) RiseTrig slew=(0.2661 0.2107)

tx_core/tx_crc/crcpkt0/data64_d_reg[62]/CLK (0.5819 0.5827) RiseTrig slew=(0.2661 0.2098)

tx_core/tx_crc/crcpkt0/data64_d_reg[45]/CLK (0.5811 0.582) RiseTrig slew=(0.2661 0.2098)

tx_core/tx_crc/crcpkt0/data64_d_reg[42]/CLK (0.581 0.5818) RiseTrig slew=(0.2661 0.2098)

tx_core/tx_crc/crcpkt0/data64_d_reg[36]/CLK (0.5752 0.5761) RiseTrig slew=(0.2662 0.2099)

tx_core/tx_crc/crcpkt0/data64_d_reg[32]/CLK (0.5748 0.5758) RiseTrig slew=(0.2662 0.2101)

tx_core/tx_crc/crcpkt0/data48_d_reg[42]/CLK (0.5707 0.5715) RiseTrig slew=(0.2661 0.2104)

tx_core/tx_crc/crcpkt0/data48_d_reg[29]/CLK (0.5709 0.5716) RiseTrig slew=(0.2661 0.2103)

tx_core/tx_crc/crcpkt0/data48_d_reg[17]/CLK (0.5702 0.571) RiseTrig slew=(0.2661 0.2105)

tx_core/tx_crc/crcpkt0/data40_d_reg[21]/CLK (0.5801 0.581) RiseTrig slew=(0.2661 0.2098)

tx_core/tx_crc/crcpkt0/data40_d_reg[8]/CLK (0.5782 0.5792) RiseTrig slew=(0.2662 0.2098)

tx_core/tx_crc/crcpkt0/data56_d_reg[54]/CLK (0.5822 0.583) RiseTrig slew=(0.2661 0.2098)

tx_core/tx_crc/crcpkt0/data56_d_reg[53]/CLK (0.5746 0.5756) RiseTrig slew=(0.2662 0.2102)

tx_core/tx_crc/crcpkt0/data56_d_reg[51]/CLK (0.5584 0.5573) RiseTrig slew=(0.2665 0.2109)

tx_core/tx_crc/crcpkt0/data56_d_reg[48]/CLK (0.575 0.576) RiseTrig slew=(0.2662 0.21)

tx_core/tx_crc/crcpkt0/data56_d_reg[44]/CLK (0.5741 0.5751) RiseTrig slew=(0.2663 0.2104)

tx_core/tx_crc/crcpkt0/data56_d_reg[43]/CLK (0.5782 0.5792) RiseTrig slew=(0.2662 0.2098)

tx_core/tx_crc/crcpkt0/data56_d_reg[38]/CLK (0.5604 0.5597) RiseTrig slew=(0.2662 0.2108)

tx_core/tx_crc/crcpkt0/data56_d_reg[37]/CLK (0.5605 0.5598) RiseTrig slew=(0.2662 0.2108)

tx_core/tx_crc/crcpkt0/data56_d_reg[35]/CLK (0.5705 0.5713) RiseTrig slew=(0.2661 0.2114)

tx_core/tx_crc/crcpkt0/data56_d_reg[32]/CLK (0.5811 0.582) RiseTrig slew=(0.2661 0.2098)

tx_core/tx_crc/crcpkt0/data56_d_reg[24]/CLK (0.5771 0.5781) RiseTrig slew=(0.2663 0.2098)

tx_core/tx_crc/crcpkt0/data56_d_reg[21]/CLK (0.5819 0.5827) RiseTrig slew=(0.2661 0.2098)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[26]/CLK (0.56 0.5593) RiseTrig slew=(0.2663 0.2108)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[26]/CLK (0.5689 0.5696) RiseTrig slew=(0.2663 0.2116)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[26]/CLK (0.5595 0.5586) RiseTrig slew=(0.2664 0.2108)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[30]/CLK (0.5705 0.5713) RiseTrig slew=(0.2661 0.2104)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[30]/CLK (0.5819 0.5827) RiseTrig slew=(0.2661 0.2098)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[29]/CLK (0.5689 0.5696) RiseTrig slew=(0.2663 0.2116)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[29]/CLK (0.58 0.5809) RiseTrig slew=(0.2661 0.2098)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[29]/CLK (0.5724 0.5732) RiseTrig slew=(0.2662 0.211)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[14]/CLK (0.5698 0.5705) RiseTrig slew=(0.2661 0.2107)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[14]/CLK (0.5584 0.5573) RiseTrig slew=(0.2665 0.2109)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[28]/CLK (0.5602 0.5595) RiseTrig slew=(0.2663 0.2108)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[27]/CLK (0.5689 0.5696) RiseTrig slew=(0.2661 0.211)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[27]/CLK (0.5817 0.5825) RiseTrig slew=(0.2661 0.2098)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[27]/CLK (0.5641 0.5641) RiseTrig slew=(0.2672 0.212)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[11]/CLK (0.567 0.5675) RiseTrig slew=(0.2669 0.2119)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[4]/CLK (0.5781 0.5791) RiseTrig slew=(0.2662 0.2098)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[4]/CLK (0.5793 0.5802) RiseTrig slew=(0.2661 0.2098)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[24]/CLK (0.5688 0.5695) RiseTrig slew=(0.2664 0.2116)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[0]/CLK (0.5595 0.5587) RiseTrig slew=(0.2664 0.2108)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[0]/CLK (0.5752 0.5762) RiseTrig slew=(0.2662 0.2099)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[0]/CLK (0.5583 0.5572) RiseTrig slew=(0.2665 0.2109)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[13]/CLK (0.58 0.5809) RiseTrig slew=(0.2661 0.2098)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[13]/CLK (0.5687 0.5694) RiseTrig slew=(0.2664 0.2116)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[17]/CLK (0.5668 0.5673) RiseTrig slew=(0.2666 0.2116)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[19]/CLK (0.5771 0.5781) RiseTrig slew=(0.2663 0.2098)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[8]/CLK (0.5679 0.5685) RiseTrig slew=(0.2662 0.2113)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[8]/CLK (0.5601 0.5593) RiseTrig slew=(0.2663 0.2108)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[3]/CLK (0.5823 0.583) RiseTrig slew=(0.2661 0.2098)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[23]/CLK (0.568 0.5686) RiseTrig slew=(0.2662 0.2113)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[23]/CLK (0.5665 0.5669) RiseTrig slew=(0.2667 0.2117)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[23]/CLK (0.5617 0.5612) RiseTrig slew=(0.2674 0.212)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[1]/CLK (0.5598 0.559) RiseTrig slew=(0.2663 0.2108)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[1]/CLK (0.5601 0.5593) RiseTrig slew=(0.2663 0.2108)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[15]/CLK (0.5697 0.5704) RiseTrig slew=(0.2661 0.2107)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[7]/CLK (0.5669 0.5674) RiseTrig slew=(0.2665 0.2116)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[20]/CLK (0.567 0.5675) RiseTrig slew=(0.2665 0.2115)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[20]/CLK (0.566 0.5664) RiseTrig slew=(0.2668 0.2118)

tx_core/tx_crc/crcpkt0/crc_reg[19]/CLK (0.5582 0.5571) RiseTrig slew=(0.2666 0.2109)

tx_core/tx_crc/crcpkt0/crc_reg[10]/CLK (0.569 0.5697) RiseTrig slew=(0.2663 0.2116)

tx_core/tx_crc/crcpkt0/data32_d_reg[31]/CLK (0.5721 0.5718) RiseTrig slew=(0.2405 0.2067)

tx_core/tx_crc/crcpkt0/data48_d_reg[47]/CLK (0.5564 0.5571) RiseTrig slew=(0.2383 0.2008)

tx_core/tx_crc/crcpkt0/data48_d_reg[46]/CLK (0.5697 0.5697) RiseTrig slew=(0.2398 0.2069)

tx_core/tx_crc/crcpkt0/data48_d_reg[23]/CLK (0.5688 0.5689) RiseTrig slew=(0.2395 0.2069)

tx_core/tx_crc/crcpkt0/data48_d_reg[15]/CLK (0.5515 0.5524) RiseTrig slew=(0.2383 0.1997)

tx_core/tx_crc/crcpkt0/data48_d_reg[14]/CLK (0.5566 0.5574) RiseTrig slew=(0.2383 0.2008)

tx_core/tx_crc/crcpkt0/data48_d_reg[13]/CLK (0.5565 0.5572) RiseTrig slew=(0.2383 0.2008)

tx_core/tx_crc/crcpkt0/data48_d_reg[12]/CLK (0.5595 0.5603) RiseTrig slew=(0.2383 0.2014)

tx_core/tx_crc/crcpkt0/data48_d_reg[11]/CLK (0.5664 0.5668) RiseTrig slew=(0.2387 0.2069)

tx_core/tx_crc/crcpkt0/data48_d_reg[10]/CLK (0.5621 0.5631) RiseTrig slew=(0.2383 0.2063)

tx_core/tx_crc/crcpkt0/data48_d_reg[9]/CLK (0.5533 0.5542) RiseTrig slew=(0.2383 0.2002)

tx_core/tx_crc/crcpkt0/data48_d_reg[8]/CLK (0.559 0.5597) RiseTrig slew=(0.2383 0.2014)

tx_core/tx_crc/crcpkt0/data48_d_reg[7]/CLK (0.5542 0.555) RiseTrig slew=(0.2383 0.2004)

tx_core/tx_crc/crcpkt0/data48_d_reg[6]/CLK (0.5685 0.5687) RiseTrig slew=(0.2397 0.207)

tx_core/tx_crc/crcpkt0/data48_d_reg[3]/CLK (0.5549 0.5557) RiseTrig slew=(0.2383 0.2005)

tx_core/tx_crc/crcpkt0/data48_d_reg[1]/CLK (0.5535 0.5544) RiseTrig slew=(0.2383 0.2003)

tx_core/tx_crc/crcpkt0/data48_d_reg[0]/CLK (0.5542 0.5551) RiseTrig slew=(0.2383 0.2005)

tx_core/tx_crc/crcpkt0/data40_d_reg[39]/CLK (0.5767 0.5758) RiseTrig slew=(0.2425 0.2064)

tx_core/tx_crc/crcpkt0/data40_d_reg[33]/CLK (0.5772 0.5762) RiseTrig slew=(0.2428 0.2063)

tx_core/tx_crc/crcpkt0/data40_d_reg[20]/CLK (0.5767 0.5758) RiseTrig slew=(0.2425 0.2064)

tx_core/tx_crc/crcpkt0/data56_d_reg[55]/CLK (0.556 0.5568) RiseTrig slew=(0.2383 0.2007)

tx_core/tx_crc/crcpkt0/data56_d_reg[49]/CLK (0.5748 0.5741) RiseTrig slew=(0.2418 0.2067)

tx_core/tx_crc/crcpkt0/data56_d_reg[40]/CLK (0.5766 0.5757) RiseTrig slew=(0.2424 0.2064)

tx_core/tx_crc/crcpkt0/data56_d_reg[36]/CLK (0.5769 0.5759) RiseTrig slew=(0.2426 0.2063)

tx_core/tx_crc/crcpkt0/data56_d_reg[34]/CLK (0.5594 0.5602) RiseTrig slew=(0.2383 0.2014)

tx_core/tx_crc/crcpkt0/data56_d_reg[33]/CLK (0.5758 0.575) RiseTrig slew=(0.242 0.2065)

tx_core/tx_crc/crcpkt0/data56_d_reg[29]/CLK (0.5748 0.5742) RiseTrig slew=(0.2418 0.2067)

tx_core/tx_crc/crcpkt0/data56_d_reg[27]/CLK (0.5721 0.5718) RiseTrig slew=(0.241 0.207)

tx_core/tx_crc/crcpkt0/data56_d_reg[20]/CLK (0.5596 0.5603) RiseTrig slew=(0.2383 0.2014)

tx_core/tx_crc/crcpkt0/data56_d_reg[19]/CLK (0.5772 0.5762) RiseTrig slew=(0.2428 0.2063)

tx_core/tx_crc/crcpkt0/data56_d_reg[16]/CLK (0.5585 0.559) RiseTrig slew=(0.2383 0.2053)

tx_core/tx_crc/crcpkt0/data56_d_reg[15]/CLK (0.5733 0.5728) RiseTrig slew=(0.2414 0.2069)

tx_core/tx_crc/crcpkt0/data56_d_reg[11]/CLK (0.5697 0.5697) RiseTrig slew=(0.2402 0.207)

tx_core/tx_crc/crcpkt0/data56_d_reg[8]/CLK (0.5567 0.5574) RiseTrig slew=(0.2383 0.201)

tx_core/tx_crc/crcpkt0/data56_d_reg[6]/CLK (0.5771 0.5761) RiseTrig slew=(0.2427 0.2063)

tx_core/tx_crc/crcpkt0/data56_d_reg[3]/CLK (0.5771 0.5762) RiseTrig slew=(0.2427 0.2063)

tx_core/tx_crc/crcpkt0/load40_d_reg/CLK (0.5769 0.576) RiseTrig slew=(0.2426 0.2063)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[30]/CLK (0.5562 0.557) RiseTrig slew=(0.2383 0.2007)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[9]/CLK (0.5723 0.5719) RiseTrig slew=(0.2411 0.2069)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[25]/CLK (0.5671 0.5674) RiseTrig slew=(0.2389 0.2069)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[5]/CLK (0.5752 0.5744) RiseTrig slew=(0.2419 0.2066)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[3]/CLK (0.5708 0.5706) RiseTrig slew=(0.2402 0.2068)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[10]/CLK (0.5591 0.5598) RiseTrig slew=(0.2383 0.2014)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[12]/CLK (0.5685 0.5686) RiseTrig slew=(0.2394 0.2069)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[15]/CLK (0.5772 0.5762) RiseTrig slew=(0.2428 0.2063)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[7]/CLK (0.5565 0.5573) RiseTrig slew=(0.2383 0.2008)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[31]/CLK (0.5724 0.572) RiseTrig slew=(0.2411 0.2069)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[31]/CLK (0.5563 0.5571) RiseTrig slew=(0.2383 0.2008)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[31]/CLK (0.5566 0.5573) RiseTrig slew=(0.2383 0.2008)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[25]/CLK (0.573 0.5726) RiseTrig slew=(0.2407 0.2066)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[15]/CLK (0.573 0.5725) RiseTrig slew=(0.2407 0.2066)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[31]/CLK (0.573 0.5725) RiseTrig slew=(0.2407 0.2066)

tx_core/axi_master/pfifo_datain_0_d_reg[31]/CLK (0.5607 0.5622) RiseTrig slew=(0.2198 0.1836)

tx_core/tx_crc/crcpkt0/crc_vld_2d_reg/CLK (0.5645 0.5658) RiseTrig slew=(0.2198 0.1849)

tx_core/tx_crc/crcpkt0/data16_d_reg[8]/CLK (0.5691 0.5703) RiseTrig slew=(0.2198 0.1861)

tx_core/tx_crc/crcpkt0/data16_d_reg[4]/CLK (0.5693 0.5704) RiseTrig slew=(0.2198 0.1861)

tx_core/tx_crc/crcpkt0/data32_d_reg[11]/CLK (0.5664 0.5678) RiseTrig slew=(0.2198 0.186)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[11]/CLK (0.5646 0.5659) RiseTrig slew=(0.2198 0.1849)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[11]/CLK (0.5704 0.5714) RiseTrig slew=(0.2198 0.1861)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[24]/CLK (0.5688 0.57) RiseTrig slew=(0.2198 0.1861)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[24]/CLK (0.569 0.5701) RiseTrig slew=(0.2198 0.1861)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[13]/CLK (0.5694 0.5705) RiseTrig slew=(0.2198 0.1861)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[13]/CLK (0.568 0.5692) RiseTrig slew=(0.2198 0.1861)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[16]/CLK (0.566 0.5674) RiseTrig slew=(0.2198 0.186)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[20]/CLK (0.5693 0.5704) RiseTrig slew=(0.2198 0.1861)

tx_core/tx_crc/crcpkt0/data24_d_reg[20]/CLK (0.5589 0.5605) RiseTrig slew=(0.2198 0.1833)

tx_core/tx_crc/crcpkt0/data24_d_reg[15]/CLK (0.5705 0.5715) RiseTrig slew=(0.2198 0.1861)

tx_core/tx_crc/crcpkt0/data24_d_reg[12]/CLK (0.5667 0.5681) RiseTrig slew=(0.2198 0.186)

tx_core/tx_crc/crcpkt0/data24_d_reg[9]/CLK (0.5694 0.5705) RiseTrig slew=(0.2198 0.1862)

tx_core/tx_crc/crcpkt0/data24_d_reg[6]/CLK (0.5702 0.5712) RiseTrig slew=(0.2198 0.1861)

tx_core/tx_crc/crcpkt0/data24_d_reg[5]/CLK (0.5671 0.5684) RiseTrig slew=(0.2198 0.186)

tx_core/axi_slave/w_rspch_cur_state_reg[0]/CLK (0.5631 0.5645) RiseTrig slew=(0.2198 0.1847)

tx_core/tx_rs/cur_state_clk_reg[1]/CLK (0.5642 0.5656) RiseTrig slew=(0.2198 0.1858)

tx_core/tx_rs/cur_state_clk_reg[0]/CLK (0.5695 0.5706) RiseTrig slew=(0.2198 0.1861)

tx_core/tx_rs/gclk_en_d_reg/CLK (0.5592 0.5608) RiseTrig slew=(0.2198 0.1839)

tx_core/tx_rs/cnt128_d_reg[0]/CLK (0.564 0.5653) RiseTrig slew=(0.2198 0.1849)

tx_core/tx_rs/cnt128_d_reg[1]/CLK (0.563 0.5644) RiseTrig slew=(0.2198 0.1847)

tx_core/tx_rs/cnt128_d_reg[2]/CLK (0.5616 0.5631) RiseTrig slew=(0.2198 0.1845)

tx_core/tx_rs/cnt128_d_reg[3]/CLK (0.5645 0.5658) RiseTrig slew=(0.2198 0.1849)

tx_core/tx_rs/cnt128_d_reg[4]/CLK (0.5644 0.5657) RiseTrig slew=(0.2198 0.1849)

tx_core/tx_rs/cnt128_d_reg[5]/CLK (0.5598 0.5614) RiseTrig slew=(0.2198 0.1844)

tx_core/tx_rs/cnt128_d_reg[6]/CLK (0.5617 0.5631) RiseTrig slew=(0.2198 0.1851)

tx_core/tx_rs/cur_state_reg[0]/CLK (0.5634 0.5648) RiseTrig slew=(0.2198 0.1848)

tx_core/QOS_selector/qos/queue_gnt_d_reg[2]/CLK (0.5606 0.5621) RiseTrig slew=(0.2198 0.1836)

tx_core/QOS_selector/qos/queue_gnt_d_reg[1]/CLK (0.5604 0.5619) RiseTrig slew=(0.2198 0.1836)

tx_core/QOS_selector/qos/queue_gnt_d_reg[0]/CLK (0.5604 0.5619) RiseTrig slew=(0.2198 0.1836)

tx_core/tx_rs/cur_state_reg[1]/CLK (0.5637 0.5651) RiseTrig slew=(0.2198 0.1848)

tx_core/tx_rs/cur_state_reg[2]/CLK (0.5627 0.5641) RiseTrig slew=(0.2198 0.1847)

tx_core/tx_crc/crcfifo2/depth_left_reg[2]/CLK (0.5627 0.5641) RiseTrig slew=(0.2198 0.1854)

tx_core/tx_crc/crcfifo0/depth_left_reg[0]/CLK (0.5633 0.5647) RiseTrig slew=(0.2198 0.1848)

tx_core/tx_crc/crcfifo0/depth_left_reg[1]/CLK (0.5622 0.5636) RiseTrig slew=(0.2198 0.1846)

tx_core/tx_crc/crcfifo0/depth_left_reg[2]/CLK (0.5597 0.5612) RiseTrig slew=(0.2198 0.1834)

tx_core/tx_crc/crcfifo0/depth_left_reg[3]/CLK (0.5578 0.5595) RiseTrig slew=(0.2198 0.1831)

tx_core/tx_rs/cnt2_d_reg/CLK (0.564 0.5654) RiseTrig slew=(0.2198 0.1848)

tx_core/tx_rs/cur_state_reg[3]/CLK (0.5635 0.5648) RiseTrig slew=(0.2198 0.1848)

tx_core/tx_crc/crcfifo2/depth_left_reg[4]/CLK (0.5569 0.5586) RiseTrig slew=(0.2198 0.1828)

tx_core/tx_rs/idlernd_cnt_d_reg[1]/CLK (0.5641 0.5655) RiseTrig slew=(0.2198 0.1848)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[0]/CLK (0.5853 0.5864) RiseTrig slew=(0.2605 0.2181)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[1]/CLK (0.5893 0.5904) RiseTrig slew=(0.2616 0.2179)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[3]/CLK (0.5895 0.5906) RiseTrig slew=(0.2616 0.2179)

tx_core/tx_crc/crcpkt2/crc_vld_2d_reg/CLK (0.5831 0.5843) RiseTrig slew=(0.2598 0.218)

tx_core/tx_crc/crcpkt1/data40_d_reg[39]/CLK (0.5737 0.5748) RiseTrig slew=(0.2572 0.2151)

tx_core/tx_crc/crcpkt1/data40_d_reg[29]/CLK (0.5737 0.5748) RiseTrig slew=(0.2572 0.2151)

tx_core/tx_crc/crcpkt1/data40_d_reg[22]/CLK (0.5708 0.5719) RiseTrig slew=(0.2563 0.2139)

tx_core/tx_crc/crcpkt1/data40_d_reg[18]/CLK (0.5689 0.5698) RiseTrig slew=(0.2545 0.2117)

tx_core/tx_crc/crcpkt1/data40_d_reg[11]/CLK (0.569 0.57) RiseTrig slew=(0.2546 0.2117)

tx_core/tx_crc/crcpkt1/data40_d_reg[0]/CLK (0.5693 0.5703) RiseTrig slew=(0.2546 0.2118)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[26]/CLK (0.5704 0.5715) RiseTrig slew=(0.2547 0.212)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[14]/CLK (0.5873 0.5885) RiseTrig slew=(0.2611 0.2181)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[4]/CLK (0.5671 0.5676) RiseTrig slew=(0.2553 0.2115)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[24]/CLK (0.5693 0.5703) RiseTrig slew=(0.2546 0.2118)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[21]/CLK (0.569 0.5699) RiseTrig slew=(0.2545 0.2117)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[13]/CLK (0.5702 0.5713) RiseTrig slew=(0.2547 0.212)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[5]/CLK (0.5752 0.5763) RiseTrig slew=(0.2577 0.2158)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[3]/CLK (0.5686 0.5694) RiseTrig slew=(0.2552 0.2125)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[23]/CLK (0.578 0.5791) RiseTrig slew=(0.2583 0.2168)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[10]/CLK (0.5679 0.5686) RiseTrig slew=(0.2549 0.2114)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[15]/CLK (0.5704 0.5715) RiseTrig slew=(0.2547 0.212)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[16]/CLK (0.5812 0.5823) RiseTrig slew=(0.259 0.2176)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[18]/CLK (0.5694 0.5704) RiseTrig slew=(0.2546 0.2118)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[7]/CLK (0.57 0.571) RiseTrig slew=(0.2547 0.2119)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[31]/CLK (0.5734 0.5745) RiseTrig slew=(0.2572 0.2151)

tx_core/tx_crc/crcpkt0/data64_d_reg[60]/CLK (0.5641 0.5645) RiseTrig slew=(0.2541 0.2073)

tx_core/tx_crc/crcpkt0/data64_d_reg[3]/CLK (0.5918 0.5929) RiseTrig slew=(0.262 0.2175)

tx_core/tx_crc/crcpkt0/data40_d_reg[12]/CLK (0.5646 0.565) RiseTrig slew=(0.254 0.2072)

tx_core/tx_crc/crcpkt0/data56_d_reg[52]/CLK (0.5644 0.5648) RiseTrig slew=(0.254 0.2072)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[28]/CLK (0.5645 0.5649) RiseTrig slew=(0.254 0.2072)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[28]/CLK (0.5641 0.5645) RiseTrig slew=(0.2541 0.2073)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[16]/CLK (0.5916 0.5926) RiseTrig slew=(0.262 0.2175)

tx_core/tx_rs/wakeuptimer_d_reg[0]/CLK (0.5911 0.5921) RiseTrig slew=(0.2619 0.2176)

tx_core/tx_rs/wakeuptimer_d_reg[1]/CLK (0.5638 0.5642) RiseTrig slew=(0.2542 0.2073)

tx_core/tx_rs/wakeuptimer_d_reg[2]/CLK (0.5608 0.5612) RiseTrig slew=(0.2551 0.2076)

tx_core/tx_rs/wakeuptimer_d_reg[3]/CLK (0.5905 0.5916) RiseTrig slew=(0.2618 0.2177)

tx_core/tx_rs/wakeuptimer_d_reg[4]/CLK (0.5611 0.5614) RiseTrig slew=(0.255 0.2076)

tx_core/tx_rs/wakeuptimer_d_reg[5]/CLK (0.5622 0.5625) RiseTrig slew=(0.2547 0.2075)

tx_core/tx_rs/wakeuptimer_d_reg[6]/CLK (0.5638 0.5642) RiseTrig slew=(0.2542 0.2073)

tx_core/tx_rs/wakeuptimer_d_reg[7]/CLK (0.5631 0.5635) RiseTrig slew=(0.2544 0.2074)

tx_core/tx_rs/wakeuptimer_d_reg[8]/CLK (0.5892 0.5903) RiseTrig slew=(0.2616 0.2179)

tx_core/tx_rs/wakeuptimer_d_reg[9]/CLK (0.5883 0.5894) RiseTrig slew=(0.2613 0.218)

tx_core/tx_rs/wakeuptimer_d_reg[10]/CLK (0.5884 0.5895) RiseTrig slew=(0.2614 0.218)

tx_core/tx_rs/wakeuptimer_d_reg[11]/CLK (0.5592 0.5595) RiseTrig slew=(0.2554 0.2076)

tx_core/tx_rs/wakeuptimer_d_reg[12]/CLK (0.5679 0.5686) RiseTrig slew=(0.2548 0.2114)

tx_core/tx_rs/wakeuptimer_d_reg[13]/CLK (0.5631 0.5634) RiseTrig slew=(0.2558 0.2092)

tx_core/tx_rs/wakeuptimer_d_reg[14]/CLK (0.5599 0.5602) RiseTrig slew=(0.2553 0.2076)

tx_core/tx_rs/wakeuptimer_d_reg[15]/CLK (0.5616 0.5619) RiseTrig slew=(0.2549 0.2076)

tx_core/tx_rs/wakeuptimer_d_reg[16]/CLK (0.5888 0.5899) RiseTrig slew=(0.2614 0.218)

tx_core/tx_rs/wakeuptimer_d_reg[17]/CLK (0.5886 0.5897) RiseTrig slew=(0.2614 0.218)

tx_core/tx_rs/wakeuptimer_d_reg[18]/CLK (0.5894 0.5905) RiseTrig slew=(0.2616 0.2179)

tx_core/tx_rs/wakeuptimer_d_reg[19]/CLK (0.5899 0.591) RiseTrig slew=(0.2617 0.2178)

tx_core/tx_rs/wakeuptimer_d_reg[21]/CLK (0.5894 0.5905) RiseTrig slew=(0.2616 0.2179)

tx_core/tx_rs/wakeuptimer_d_reg[22]/CLK (0.5901 0.5912) RiseTrig slew=(0.2617 0.2178)

tx_core/tx_rs/wakeuptimer_d_reg[23]/CLK (0.5902 0.5913) RiseTrig slew=(0.2617 0.2177)

tx_core/tx_rs/wakeuptimer_d_reg[27]/CLK (0.5902 0.5913) RiseTrig slew=(0.2617 0.2177)

tx_core/tx_rs/wakeuptimer_d_reg[28]/CLK (0.5901 0.5912) RiseTrig slew=(0.2617 0.2178)

tx_core/tx_rs/wakeuptimer_d_reg[29]/CLK (0.592 0.5931) RiseTrig slew=(0.2621 0.2174)

tx_core/tx_rs/wakeuptimer_d_reg[30]/CLK (0.5919 0.593) RiseTrig slew=(0.2621 0.2175)

tx_core/tx_rs/wakeuptimer_d_reg[31]/CLK (0.5909 0.592) RiseTrig slew=(0.2619 0.2177)

tx_core/tx_crc/crcpkt0/data64_d_reg[54]/CLK (0.5409 0.5433) RiseTrig slew=(0.2478 0.2036)

tx_core/tx_crc/crcpkt0/data64_d_reg[47]/CLK (0.5462 0.5486) RiseTrig slew=(0.2507 0.2073)

tx_core/tx_crc/crcpkt0/data64_d_reg[41]/CLK (0.5722 0.5763) RiseTrig slew=(0.2516 0.2093)

tx_core/tx_crc/crcpkt0/data64_d_reg[37]/CLK (0.5678 0.5716) RiseTrig slew=(0.2519 0.209)

tx_core/tx_crc/crcpkt0/data64_d_reg[30]/CLK (0.5467 0.5491) RiseTrig slew=(0.2507 0.2074)

tx_core/tx_crc/crcpkt0/data64_d_reg[28]/CLK (0.5713 0.5753) RiseTrig slew=(0.2517 0.2091)

tx_core/tx_crc/crcpkt0/data64_d_reg[23]/CLK (0.5474 0.5499) RiseTrig slew=(0.2508 0.2075)

tx_core/tx_crc/crcpkt0/data64_d_reg[21]/CLK (0.5472 0.5497) RiseTrig slew=(0.2508 0.2074)

tx_core/tx_crc/crcpkt0/data64_d_reg[19]/CLK (0.5475 0.55) RiseTrig slew=(0.2508 0.2075)

tx_core/tx_crc/crcpkt0/data64_d_reg[15]/CLK (0.5469 0.5493) RiseTrig slew=(0.2511 0.2079)

tx_core/tx_crc/crcpkt0/data64_d_reg[12]/CLK (0.5396 0.542) RiseTrig slew=(0.2468 0.2025)

tx_core/tx_crc/crcpkt0/data64_d_reg[9]/CLK (0.5468 0.5493) RiseTrig slew=(0.2507 0.2074)

tx_core/tx_crc/crcpkt0/data48_d_reg[5]/CLK (0.5569 0.5598) RiseTrig slew=(0.2526 0.2098)

tx_core/tx_crc/crcpkt0/data40_d_reg[38]/CLK (0.573 0.5771) RiseTrig slew=(0.2516 0.2093)

tx_core/tx_crc/crcpkt0/data40_d_reg[30]/CLK (0.541 0.5433) RiseTrig slew=(0.2478 0.2036)

tx_core/tx_crc/crcpkt0/data40_d_reg[29]/CLK (0.5725 0.5766) RiseTrig slew=(0.2516 0.2093)

tx_core/tx_crc/crcpkt0/data40_d_reg[25]/CLK (0.5712 0.5752) RiseTrig slew=(0.2517 0.2091)

tx_core/tx_crc/crcpkt0/data40_d_reg[23]/CLK (0.556 0.5587) RiseTrig slew=(0.2533 0.2107)

tx_core/tx_crc/crcpkt0/data40_d_reg[19]/CLK (0.573 0.5771) RiseTrig slew=(0.2516 0.2093)

tx_core/tx_crc/crcpkt0/data40_d_reg[18]/CLK (0.5408 0.5432) RiseTrig slew=(0.2477 0.2036)

tx_core/tx_crc/crcpkt0/data40_d_reg[17]/CLK (0.5728 0.5769) RiseTrig slew=(0.2516 0.2093)

tx_core/tx_crc/crcpkt0/data40_d_reg[15]/CLK (0.572 0.5761) RiseTrig slew=(0.2516 0.2092)

tx_core/tx_crc/crcpkt0/data40_d_reg[13]/CLK (0.5676 0.5714) RiseTrig slew=(0.2519 0.209)

tx_core/tx_crc/crcpkt0/data40_d_reg[11]/CLK (0.5679 0.5717) RiseTrig slew=(0.2518 0.2089)

tx_core/tx_crc/crcpkt0/data40_d_reg[7]/CLK (0.5475 0.5499) RiseTrig slew=(0.2508 0.2075)

tx_core/tx_crc/crcpkt0/data40_d_reg[6]/CLK (0.5502 0.5527) RiseTrig slew=(0.2523 0.2094)

tx_core/tx_crc/crcpkt0/data40_d_reg[4]/CLK (0.5566 0.5594) RiseTrig slew=(0.2526 0.2098)

tx_core/tx_crc/crcpkt0/data40_d_reg[2]/CLK (0.5547 0.5573) RiseTrig slew=(0.2528 0.2101)

tx_core/tx_crc/crcpkt0/data40_d_reg[1]/CLK (0.555 0.5576) RiseTrig slew=(0.2528 0.21)

tx_core/tx_crc/crcpkt0/data40_d_reg[0]/CLK (0.5569 0.5598) RiseTrig slew=(0.2526 0.2098)

tx_core/tx_crc/crcpkt0/data56_d_reg[39]/CLK (0.5629 0.5663) RiseTrig slew=(0.253 0.2102)

tx_core/tx_crc/crcpkt0/data56_d_reg[23]/CLK (0.5553 0.5579) RiseTrig slew=(0.2528 0.21)

tx_core/tx_crc/crcpkt0/data56_d_reg[22]/CLK (0.556 0.5586) RiseTrig slew=(0.2527 0.2099)

tx_core/tx_crc/crcpkt0/data56_d_reg[18]/CLK (0.5585 0.5614) RiseTrig slew=(0.2534 0.2108)

tx_core/tx_crc/crcpkt0/data56_d_reg[17]/CLK (0.5626 0.566) RiseTrig slew=(0.253 0.2103)

tx_core/tx_crc/crcpkt0/data56_d_reg[14]/CLK (0.5593 0.5623) RiseTrig slew=(0.2534 0.2107)

tx_core/tx_crc/crcpkt0/data56_d_reg[13]/CLK (0.5572 0.5601) RiseTrig slew=(0.2525 0.2097)

tx_core/tx_crc/crcpkt0/data56_d_reg[12]/CLK (0.5629 0.5664) RiseTrig slew=(0.2529 0.2102)

tx_core/tx_crc/crcpkt0/data56_d_reg[10]/CLK (0.5628 0.5663) RiseTrig slew=(0.253 0.2102)

tx_core/tx_crc/crcpkt0/data56_d_reg[9]/CLK (0.5559 0.5586) RiseTrig slew=(0.2527 0.2099)

tx_core/tx_crc/crcpkt0/data56_d_reg[7]/CLK (0.5626 0.566) RiseTrig slew=(0.2531 0.2104)

tx_core/tx_crc/crcpkt0/data56_d_reg[5]/CLK (0.5536 0.5561) RiseTrig slew=(0.2529 0.2102)

tx_core/tx_crc/crcpkt0/data56_d_reg[4]/CLK (0.5572 0.5601) RiseTrig slew=(0.2525 0.2097)

tx_core/tx_crc/crcpkt0/data56_d_reg[2]/CLK (0.5644 0.5679) RiseTrig slew=(0.2528 0.21)

tx_core/tx_crc/crcpkt0/data56_d_reg[1]/CLK (0.5466 0.549) RiseTrig slew=(0.2507 0.2074)

tx_core/tx_crc/crcpkt0/data56_d_reg[0]/CLK (0.5622 0.5655) RiseTrig slew=(0.2531 0.2104)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[22]/CLK (0.5731 0.5772) RiseTrig slew=(0.2516 0.2093)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[11]/CLK (0.5733 0.5774) RiseTrig slew=(0.2516 0.2094)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[9]/CLK (0.5733 0.5774) RiseTrig slew=(0.2516 0.2094)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[25]/CLK (0.5702 0.5741) RiseTrig slew=(0.2517 0.209)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[21]/CLK (0.572 0.576) RiseTrig slew=(0.2516 0.2092)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[17]/CLK (0.573 0.5771) RiseTrig slew=(0.2516 0.2093)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[5]/CLK (0.5726 0.5766) RiseTrig slew=(0.2516 0.2093)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[3]/CLK (0.5729 0.577) RiseTrig slew=(0.2516 0.2093)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[12]/CLK (0.5685 0.5723) RiseTrig slew=(0.2517 0.2087)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[15]/CLK (0.565 0.5686) RiseTrig slew=(0.2527 0.2099)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[7]/CLK (0.5665 0.5702) RiseTrig slew=(0.2523 0.2094)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[31]/CLK (0.5678 0.5716) RiseTrig slew=(0.2518 0.2089)

tx_core/axi_master/link_datain_0_d_reg[22]/CLK (0.5682 0.5755) RiseTrig slew=(0.2402 0.2035)

tx_core/axi_master/link_datain_0_d_reg[19]/CLK (0.5634 0.5712) RiseTrig slew=(0.2402 0.2035)

tx_core/axi_master/link_datain_1_d_reg[19]/CLK (0.5667 0.5742) RiseTrig slew=(0.2402 0.2036)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][3]/CLK (0.5571 0.5656) RiseTrig slew=(0.2402 0.2022)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][5]/CLK (0.5567 0.5654) RiseTrig slew=(0.2402 0.2001)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][6]/CLK (0.5551 0.5638) RiseTrig slew=(0.2402 0.1998)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[5]/CLK (0.5649 0.5725) RiseTrig slew=(0.2402 0.2035)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[3]/CLK (0.5635 0.5713) RiseTrig slew=(0.2402 0.2035)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[4]/CLK (0.5648 0.5725) RiseTrig slew=(0.2402 0.2035)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][19]/CLK (0.5667 0.5742) RiseTrig slew=(0.2402 0.2036)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][22]/CLK (0.5699 0.5771) RiseTrig slew=(0.2402 0.2034)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][19]/CLK (0.5681 0.5754) RiseTrig slew=(0.2402 0.2035)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][22]/CLK (0.5687 0.576) RiseTrig slew=(0.2402 0.2035)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][19]/CLK (0.5695 0.5767) RiseTrig slew=(0.2402 0.2034)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][19]/CLK (0.5555 0.5642) RiseTrig slew=(0.2402 0.1999)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][16]/CLK (0.5536 0.5624) RiseTrig slew=(0.2402 0.1995)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][12]/CLK (0.5623 0.5702) RiseTrig slew=(0.2402 0.2034)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][9]/CLK (0.5601 0.5682) RiseTrig slew=(0.2402 0.2031)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][6]/CLK (0.5572 0.5658) RiseTrig slew=(0.2402 0.2022)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][0]/CLK (0.5562 0.5649) RiseTrig slew=(0.2402 0.2)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][4]/CLK (0.556 0.5646) RiseTrig slew=(0.2402 0.2)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][0]/CLK (0.5552 0.5638) RiseTrig slew=(0.2402 0.1998)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][28]/CLK (0.557 0.5656) RiseTrig slew=(0.2402 0.2002)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][19]/CLK (0.5561 0.5648) RiseTrig slew=(0.2402 0.2001)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][16]/CLK (0.5555 0.5641) RiseTrig slew=(0.2402 0.1999)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][12]/CLK (0.5624 0.5703) RiseTrig slew=(0.2402 0.2034)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][9]/CLK (0.5516 0.5605) RiseTrig slew=(0.2402 0.1997)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][6]/CLK (0.5573 0.5659) RiseTrig slew=(0.2402 0.2022)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][3]/CLK (0.5574 0.566) RiseTrig slew=(0.2402 0.2003)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][0]/CLK (0.5544 0.5631) RiseTrig slew=(0.2402 0.2013)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][4]/CLK (0.5569 0.5655) RiseTrig slew=(0.2402 0.2002)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][0]/CLK (0.5571 0.5657) RiseTrig slew=(0.2402 0.2002)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][19]/CLK (0.5542 0.563) RiseTrig slew=(0.2402 0.1997)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][16]/CLK (0.5478 0.5568) RiseTrig slew=(0.2402 0.1974)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][12]/CLK (0.5625 0.5703) RiseTrig slew=(0.2402 0.2034)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][9]/CLK (0.5567 0.5653) RiseTrig slew=(0.2402 0.2022)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][6]/CLK (0.5569 0.5654) RiseTrig slew=(0.2402 0.2021)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][0]/CLK (0.5565 0.5651) RiseTrig slew=(0.2402 0.2001)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][4]/CLK (0.5561 0.5648) RiseTrig slew=(0.2402 0.2)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][0]/CLK (0.5539 0.5626) RiseTrig slew=(0.2402 0.1995)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][28]/CLK (0.557 0.5656) RiseTrig slew=(0.2402 0.2002)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][24]/CLK (0.5517 0.5605) RiseTrig slew=(0.2402 0.1997)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][19]/CLK (0.5572 0.5658) RiseTrig slew=(0.2402 0.2002)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][16]/CLK (0.551 0.5599) RiseTrig slew=(0.2402 0.1987)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][12]/CLK (0.5514 0.5603) RiseTrig slew=(0.2402 0.1996)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][11]/CLK (0.5567 0.5653) RiseTrig slew=(0.2402 0.2002)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][9]/CLK (0.5518 0.5606) RiseTrig slew=(0.2402 0.2)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][6]/CLK (0.557 0.5656) RiseTrig slew=(0.2402 0.2021)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][0]/CLK (0.5536 0.5624) RiseTrig slew=(0.2402 0.2009)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][4]/CLK (0.5555 0.5642) RiseTrig slew=(0.2402 0.1999)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][0]/CLK (0.5536 0.5623) RiseTrig slew=(0.2402 0.1995)

tx_core/dma_reg_tx/depth_left_reg[4]/CLK (0.5565 0.5651) RiseTrig slew=(0.2402 0.2001)

tx_core/dma_reg_tx/depth_left_reg[3]/CLK (0.5568 0.5654) RiseTrig slew=(0.2402 0.2001)

tx_core/dma_reg_tx/depth_left_reg[1]/CLK (0.5562 0.5648) RiseTrig slew=(0.2402 0.2)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][28]/CLK (0.5779 0.5856) RiseTrig slew=(0.2618 0.2124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][19]/CLK (0.5855 0.5947) RiseTrig slew=(0.2626 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][11]/CLK (0.5845 0.5936) RiseTrig slew=(0.2624 0.212)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][9]/CLK (0.5891 0.5987) RiseTrig slew=(0.2642 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][7]/CLK (0.5861 0.5954) RiseTrig slew=(0.2629 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][6]/CLK (0.5776 0.5853) RiseTrig slew=(0.2618 0.2124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][5]/CLK (0.5878 0.5972) RiseTrig slew=(0.2638 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][28]/CLK (0.5862 0.5955) RiseTrig slew=(0.2633 0.2122)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][19]/CLK (0.579 0.587) RiseTrig slew=(0.262 0.2124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][13]/CLK (0.584 0.593) RiseTrig slew=(0.2622 0.212)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][11]/CLK (0.5819 0.5906) RiseTrig slew=(0.2623 0.2123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][7]/CLK (0.5815 0.5902) RiseTrig slew=(0.2623 0.2123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][6]/CLK (0.5869 0.5963) RiseTrig slew=(0.2635 0.212)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][5]/CLK (0.5877 0.5971) RiseTrig slew=(0.2637 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][28]/CLK (0.5853 0.5945) RiseTrig slew=(0.2625 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][19]/CLK (0.5889 0.5985) RiseTrig slew=(0.2641 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][11]/CLK (0.583 0.5919) RiseTrig slew=(0.2623 0.2122)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][9]/CLK (0.5888 0.5983) RiseTrig slew=(0.2641 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][7]/CLK (0.5866 0.5959) RiseTrig slew=(0.263 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][6]/CLK (0.5777 0.5854) RiseTrig slew=(0.2618 0.2124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][3]/CLK (0.5844 0.5935) RiseTrig slew=(0.2622 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][28]/CLK (0.5765 0.5841) RiseTrig slew=(0.2615 0.2123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][13]/CLK (0.5829 0.5918) RiseTrig slew=(0.2623 0.2122)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][11]/CLK (0.5764 0.5841) RiseTrig slew=(0.2615 0.2123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][9]/CLK (0.5858 0.595) RiseTrig slew=(0.2628 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][6]/CLK (0.5846 0.5937) RiseTrig slew=(0.2628 0.2125)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][5]/CLK (0.5876 0.5971) RiseTrig slew=(0.2637 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][28]/CLK (0.5778 0.5856) RiseTrig slew=(0.2618 0.2124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][11]/CLK (0.5886 0.5982) RiseTrig slew=(0.2641 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][9]/CLK (0.5892 0.5987) RiseTrig slew=(0.2642 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][7]/CLK (0.5855 0.5947) RiseTrig slew=(0.2627 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][6]/CLK (0.5821 0.5909) RiseTrig slew=(0.2623 0.2123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][5]/CLK (0.5855 0.5947) RiseTrig slew=(0.2626 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][28]/CLK (0.5877 0.5971) RiseTrig slew=(0.2638 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][13]/CLK (0.582 0.5908) RiseTrig slew=(0.2623 0.2123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][11]/CLK (0.5875 0.5969) RiseTrig slew=(0.2637 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][9]/CLK (0.5862 0.5955) RiseTrig slew=(0.2629 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][7]/CLK (0.5864 0.5957) RiseTrig slew=(0.263 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][6]/CLK (0.5875 0.5969) RiseTrig slew=(0.2637 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][5]/CLK (0.5877 0.5971) RiseTrig slew=(0.2637 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][28]/CLK (0.5875 0.5969) RiseTrig slew=(0.2637 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][19]/CLK (0.5876 0.597) RiseTrig slew=(0.2638 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][11]/CLK (0.5873 0.5967) RiseTrig slew=(0.2637 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][9]/CLK (0.5882 0.5976) RiseTrig slew=(0.2639 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][7]/CLK (0.5859 0.5951) RiseTrig slew=(0.2628 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][6]/CLK (0.5836 0.5926) RiseTrig slew=(0.2627 0.2126)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][3]/CLK (0.5849 0.594) RiseTrig slew=(0.2624 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][28]/CLK (0.5855 0.5947) RiseTrig slew=(0.2631 0.2123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][19]/CLK (0.5799 0.5882) RiseTrig slew=(0.2621 0.2124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][13]/CLK (0.585 0.5942) RiseTrig slew=(0.2625 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][12]/CLK (0.5828 0.5916) RiseTrig slew=(0.2623 0.2122)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][9]/CLK (0.5809 0.5894) RiseTrig slew=(0.2623 0.2124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][6]/CLK (0.5875 0.5969) RiseTrig slew=(0.2637 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][9]/CLK (0.5814 0.5901) RiseTrig slew=(0.2623 0.2124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][7]/CLK (0.5865 0.5958) RiseTrig slew=(0.263 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][6]/CLK (0.579 0.587) RiseTrig slew=(0.262 0.2124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][28]/CLK (0.5758 0.5834) RiseTrig slew=(0.2613 0.2121)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][11]/CLK (0.584 0.5931) RiseTrig slew=(0.2627 0.2126)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][9]/CLK (0.5804 0.5889) RiseTrig slew=(0.2622 0.2124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][6]/CLK (0.5815 0.5901) RiseTrig slew=(0.2626 0.2128)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][11]/CLK (0.5864 0.5957) RiseTrig slew=(0.263 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][6]/CLK (0.5795 0.5877) RiseTrig slew=(0.2621 0.2124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][28]/CLK (0.5778 0.5855) RiseTrig slew=(0.262 0.2126)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][11]/CLK (0.5796 0.5878) RiseTrig slew=(0.2624 0.2127)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][9]/CLK (0.5801 0.5885) RiseTrig slew=(0.2622 0.2124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][6]/CLK (0.5861 0.5954) RiseTrig slew=(0.2633 0.2122)

tx_core/tx_crc/crcpkt0/data64_d_reg[13]/CLK (0.5855 0.5947) RiseTrig slew=(0.2631 0.2123)

tx_core/axi_master/link_datain_2_d_reg[29]/CLK (0.5405 0.5524) RiseTrig slew=(0.2064 0.1793)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][0]/CLK (0.5498 0.5611) RiseTrig slew=(0.2064 0.1793)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][4]/CLK (0.55 0.5613) RiseTrig slew=(0.2064 0.1793)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][7]/CLK (0.5291 0.5413) RiseTrig slew=(0.2064 0.1797)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[3]/CLK (0.5495 0.5609) RiseTrig slew=(0.2064 0.1793)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][20]/CLK (0.5427 0.5545) RiseTrig slew=(0.2064 0.1793)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][27]/CLK (0.5376 0.5496) RiseTrig slew=(0.2064 0.1797)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][2]/CLK (0.5417 0.5535) RiseTrig slew=(0.2064 0.1793)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][20]/CLK (0.5392 0.5512) RiseTrig slew=(0.2064 0.1793)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][19]/CLK (0.5425 0.5543) RiseTrig slew=(0.2064 0.1793)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][20]/CLK (0.5405 0.5524) RiseTrig slew=(0.2064 0.1793)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][27]/CLK (0.548 0.5596) RiseTrig slew=(0.2064 0.1793)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][29]/CLK (0.541 0.5528) RiseTrig slew=(0.2064 0.1793)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][19]/CLK (0.5427 0.5545) RiseTrig slew=(0.2064 0.1793)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][20]/CLK (0.541 0.5529) RiseTrig slew=(0.2064 0.1793)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][22]/CLK (0.5422 0.554) RiseTrig slew=(0.2064 0.1793)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][27]/CLK (0.5439 0.5557) RiseTrig slew=(0.2064 0.1793)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][29]/CLK (0.5394 0.5513) RiseTrig slew=(0.2064 0.1795)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][22]/CLK (0.5374 0.5494) RiseTrig slew=(0.2064 0.1796)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][19]/CLK (0.5427 0.5545) RiseTrig slew=(0.2064 0.1793)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][22]/CLK (0.5338 0.5459) RiseTrig slew=(0.2064 0.18)

tx_core/dma_reg_tx/depth_left_reg[2]/CLK (0.5499 0.5612) RiseTrig slew=(0.2064 0.1793)

tx_core/tx_crc/crcpkt0/data64_d_reg[7]/CLK (0.549 0.5605) RiseTrig slew=(0.2064 0.1793)

tx_core/tx_crc/crcpkt0/data64_d_reg[4]/CLK (0.5495 0.5609) RiseTrig slew=(0.2064 0.1793)

tx_core/tx_crc/crcpkt0/data64_d_reg[2]/CLK (0.549 0.5605) RiseTrig slew=(0.2064 0.1793)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[18]/CLK (0.55 0.5613) RiseTrig slew=(0.2064 0.1793)

tx_core/tx_rs/wakeuptimer_d_reg[24]/CLK (0.5468 0.5585) RiseTrig slew=(0.2064 0.1793)

tx_core/tx_rs/wakeuptimer_d_reg[25]/CLK (0.5463 0.5579) RiseTrig slew=(0.2064 0.1793)

tx_core/tx_rs/wakeuptimer_d_reg[26]/CLK (0.5459 0.5576) RiseTrig slew=(0.2064 0.1793)

tx_core/axi_master/link_datain_1_d_reg[29]/CLK (0.5424 0.5547) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/link_datain_1_d_reg[27]/CLK (0.5428 0.5551) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/link_datain_1_d_reg[5]/CLK (0.54 0.5524) RiseTrig slew=(0.2025 0.1755)

tx_core/axi_master/link_datain_2_d_reg[27]/CLK (0.5401 0.5525) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/link_datain_2_d_reg[20]/CLK (0.5428 0.555) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[5]/CLK (0.5489 0.5609) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][28]/CLK (0.547 0.5592) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][29]/CLK (0.5401 0.5525) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][27]/CLK (0.5424 0.5547) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][29]/CLK (0.5408 0.5532) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][5]/CLK (0.5441 0.5564) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][28]/CLK (0.546 0.5582) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][3]/CLK (0.5483 0.5604) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][5]/CLK (0.5451 0.5573) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][28]/CLK (0.5484 0.5605) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][3]/CLK (0.5482 0.5602) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][5]/CLK (0.5384 0.5509) RiseTrig slew=(0.2025 0.1756)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][20]/CLK (0.5388 0.5512) RiseTrig slew=(0.2025 0.1755)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][27]/CLK (0.5444 0.5567) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][29]/CLK (0.5454 0.5576) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][3]/CLK (0.5487 0.5608) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][5]/CLK (0.5472 0.5593) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][20]/CLK (0.5414 0.5538) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][27]/CLK (0.544 0.5563) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][29]/CLK (0.545 0.5572) RiseTrig slew=(0.2025 0.1754)

tx_core/tx_rs/wakeuptimer_d_reg[20]/CLK (0.5453 0.5575) RiseTrig slew=(0.2025 0.1754)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][1]/CLK (0.562 0.5692) RiseTrig slew=(0.2607 0.2125)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][2]/CLK (0.562 0.5692) RiseTrig slew=(0.2607 0.2125)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[0]/CLK (0.5602 0.5672) RiseTrig slew=(0.2605 0.2121)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[1]/CLK (0.5618 0.5689) RiseTrig slew=(0.2606 0.2125)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[2]/CLK (0.5622 0.5694) RiseTrig slew=(0.2607 0.2126)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[4]/CLK (0.5622 0.5694) RiseTrig slew=(0.2607 0.2126)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[5]/CLK (0.5604 0.5674) RiseTrig slew=(0.2605 0.2122)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[6]/CLK (0.5588 0.5659) RiseTrig slew=(0.2603 0.2118)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[7]/CLK (0.5608 0.5678) RiseTrig slew=(0.2606 0.2123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][16]/CLK (0.5815 0.5914) RiseTrig slew=(0.2692 0.2213)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][13]/CLK (0.5733 0.5822) RiseTrig slew=(0.2678 0.2232)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][4]/CLK (0.5566 0.5638) RiseTrig slew=(0.2599 0.2112)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][0]/CLK (0.5569 0.5641) RiseTrig slew=(0.2599 0.2111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][4]/CLK (0.5572 0.5644) RiseTrig slew=(0.26 0.2114)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][13]/CLK (0.5709 0.5794) RiseTrig slew=(0.2671 0.2231)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][5]/CLK (0.577 0.5866) RiseTrig slew=(0.2686 0.2227)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][4]/CLK (0.551 0.5585) RiseTrig slew=(0.2581 0.2091)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][4]/CLK (0.5562 0.5635) RiseTrig slew=(0.2598 0.211)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][19]/CLK (0.5805 0.5903) RiseTrig slew=(0.2691 0.2217)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][16]/CLK (0.5814 0.5912) RiseTrig slew=(0.2691 0.2214)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][13]/CLK (0.5744 0.5836) RiseTrig slew=(0.2681 0.2231)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][4]/CLK (0.5613 0.5683) RiseTrig slew=(0.2652 0.2197)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][4]/CLK (0.5532 0.5606) RiseTrig slew=(0.2589 0.21)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][13]/CLK (0.58 0.5898) RiseTrig slew=(0.269 0.2219)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][5]/CLK (0.578 0.5877) RiseTrig slew=(0.2688 0.2225)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][4]/CLK (0.58 0.5898) RiseTrig slew=(0.269 0.2219)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][5]/CLK (0.5766 0.5861) RiseTrig slew=(0.2685 0.2227)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][4]/CLK (0.5554 0.5627) RiseTrig slew=(0.2621 0.2151)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][4]/CLK (0.5807 0.5905) RiseTrig slew=(0.2691 0.2217)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][5]/CLK (0.581 0.5908) RiseTrig slew=(0.2691 0.2215)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][4]/CLK (0.5804 0.5903) RiseTrig slew=(0.2691 0.2218)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][4]/CLK (0.5796 0.5894) RiseTrig slew=(0.269 0.222)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][4]/CLK (0.5759 0.5853) RiseTrig slew=(0.2684 0.2229)

tx_core/dma_reg_tx/r_ptr_reg[0]/CLK (0.5542 0.5615) RiseTrig slew=(0.2612 0.2138)

tx_core/dma_reg_tx/r_ptr_reg[1]/CLK (0.5816 0.5914) RiseTrig slew=(0.2692 0.2213)

tx_core/dma_reg_tx/r_ptr_reg[2]/CLK (0.5569 0.5642) RiseTrig slew=(0.2599 0.2111)

tx_core/dma_reg_tx/r_ptr_reg[3]/CLK (0.5567 0.5639) RiseTrig slew=(0.2599 0.2111)

tx_core/dma_reg_tx/depth_left_reg[0]/CLK (0.5621 0.5693) RiseTrig slew=(0.2607 0.2126)

tx_core/tx_crc/crcpkt0/data64_d_reg[56]/CLK (0.5624 0.5696) RiseTrig slew=(0.2607 0.2126)

tx_core/tx_crc/crcpkt0/data64_d_reg[31]/CLK (0.5782 0.5879) RiseTrig slew=(0.2687 0.2223)

tx_core/tx_crc/crcpkt0/data64_d_reg[29]/CLK (0.5785 0.5883) RiseTrig slew=(0.2687 0.2222)

tx_core/tx_crc/crcpkt0/data64_d_reg[27]/CLK (0.5669 0.5745) RiseTrig slew=(0.2666 0.2224)

tx_core/tx_crc/crcpkt0/data64_d_reg[26]/CLK (0.5775 0.5872) RiseTrig slew=(0.2686 0.2225)

tx_core/tx_crc/crcpkt0/data64_d_reg[25]/CLK (0.5786 0.5884) RiseTrig slew=(0.2687 0.2221)

tx_core/tx_crc/crcpkt0/data64_d_reg[24]/CLK (0.5783 0.5881) RiseTrig slew=(0.2687 0.2222)

tx_core/tx_crc/crcpkt0/data64_d_reg[22]/CLK (0.5639 0.571) RiseTrig slew=(0.2661 0.2212)

tx_core/tx_crc/crcpkt0/data64_d_reg[20]/CLK (0.5755 0.5848) RiseTrig slew=(0.2683 0.2229)

tx_core/tx_crc/crcpkt0/data64_d_reg[18]/CLK (0.5784 0.5882) RiseTrig slew=(0.2687 0.2222)

tx_core/tx_crc/crcpkt0/data64_d_reg[17]/CLK (0.5753 0.5846) RiseTrig slew=(0.2683 0.223)

tx_core/tx_crc/crcpkt0/data64_d_reg[11]/CLK (0.5783 0.5881) RiseTrig slew=(0.2687 0.2222)

tx_core/tx_crc/crcpkt0/data64_d_reg[10]/CLK (0.5787 0.5885) RiseTrig slew=(0.2688 0.2221)

tx_core/tx_crc/crcpkt0/data64_d_reg[8]/CLK (0.5788 0.5886) RiseTrig slew=(0.2688 0.2221)

tx_core/tx_crc/crcpkt0/data64_d_reg[5]/CLK (0.5786 0.5884) RiseTrig slew=(0.2688 0.2221)

tx_core/tx_crc/crcpkt0/data64_d_reg[0]/CLK (0.5785 0.5883) RiseTrig slew=(0.2687 0.2222)

tx_core/tx_crc/crcpkt0/data40_d_reg[5]/CLK (0.5788 0.5886) RiseTrig slew=(0.2688 0.2221)

tx_core/tx_crc/crcpkt0/data40_d_reg[3]/CLK (0.5784 0.5881) RiseTrig slew=(0.2687 0.2222)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[24]/CLK (0.5623 0.5695) RiseTrig slew=(0.2607 0.2126)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[24]/CLK (0.5586 0.5658) RiseTrig slew=(0.2603 0.2117)

tx_core/tx_crc/crcpkt0/crc_vld_d_reg/CLK (0.5946 0.6042) RiseTrig slew=(0.2574 0.2137)

tx_core/tx_crc/crcpkt0/data64_d_reg[63]/CLK (0.5714 0.58) RiseTrig slew=(0.259 0.2138)

tx_core/tx_crc/crcpkt0/data64_d_reg[61]/CLK (0.5901 0.5996) RiseTrig slew=(0.2574 0.2156)

tx_core/tx_crc/crcpkt0/data64_d_reg[59]/CLK (0.5733 0.582) RiseTrig slew=(0.2589 0.2147)

tx_core/tx_crc/crcpkt0/data64_d_reg[58]/CLK (0.5956 0.6053) RiseTrig slew=(0.2574 0.2131)

tx_core/tx_crc/crcpkt0/data64_d_reg[55]/CLK (0.5889 0.5984) RiseTrig slew=(0.2574 0.2159)

tx_core/tx_crc/crcpkt0/data64_d_reg[52]/CLK (0.5849 0.5943) RiseTrig slew=(0.2574 0.2166)

tx_core/tx_crc/crcpkt0/data64_d_reg[51]/CLK (0.5661 0.5747) RiseTrig slew=(0.2577 0.2082)

tx_core/tx_crc/crcpkt0/data64_d_reg[50]/CLK (0.5637 0.5722) RiseTrig slew=(0.2582 0.2081)

tx_core/tx_crc/crcpkt0/data64_d_reg[48]/CLK (0.5931 0.6027) RiseTrig slew=(0.2574 0.2144)

tx_core/tx_crc/crcpkt0/data64_d_reg[46]/CLK (0.5662 0.5748) RiseTrig slew=(0.2577 0.2082)

tx_core/tx_crc/crcpkt0/data64_d_reg[40]/CLK (0.5637 0.5722) RiseTrig slew=(0.258 0.2077)

tx_core/tx_crc/crcpkt0/data64_d_reg[38]/CLK (0.5885 0.598) RiseTrig slew=(0.2574 0.216)

tx_core/tx_crc/crcpkt0/data64_d_reg[34]/CLK (0.5851 0.5945) RiseTrig slew=(0.2574 0.2165)

tx_core/tx_crc/crcpkt0/data64_d_reg[33]/CLK (0.5669 0.5755) RiseTrig slew=(0.2575 0.2083)

tx_core/tx_crc/crcpkt0/data64_d_reg[14]/CLK (0.5762 0.5851) RiseTrig slew=(0.2574 0.214)

tx_core/tx_crc/crcpkt0/data64_d_reg[6]/CLK (0.5952 0.6049) RiseTrig slew=(0.2574 0.2133)

tx_core/tx_crc/crcpkt0/data64_d_reg[1]/CLK (0.5952 0.6049) RiseTrig slew=(0.2574 0.2134)

tx_core/tx_crc/crcpkt0/data40_d_reg[37]/CLK (0.5918 0.6014) RiseTrig slew=(0.2574 0.215)

tx_core/tx_crc/crcpkt0/data40_d_reg[36]/CLK (0.5942 0.6038) RiseTrig slew=(0.2574 0.2139)

tx_core/tx_crc/crcpkt0/data40_d_reg[34]/CLK (0.5957 0.6054) RiseTrig slew=(0.2574 0.2131)

tx_core/tx_crc/crcpkt0/data40_d_reg[32]/CLK (0.5954 0.6051) RiseTrig slew=(0.2574 0.2133)

tx_core/tx_crc/crcpkt0/data40_d_reg[31]/CLK (0.5933 0.6029) RiseTrig slew=(0.2574 0.2143)

tx_core/tx_crc/crcpkt0/data40_d_reg[28]/CLK (0.5852 0.5946) RiseTrig slew=(0.2574 0.2165)

tx_core/tx_crc/crcpkt0/data40_d_reg[27]/CLK (0.5746 0.5834) RiseTrig slew=(0.2579 0.214)

tx_core/tx_crc/crcpkt0/data40_d_reg[26]/CLK (0.5957 0.6054) RiseTrig slew=(0.2574 0.2131)

tx_core/tx_crc/crcpkt0/data40_d_reg[24]/CLK (0.5633 0.5718) RiseTrig slew=(0.2581 0.2077)

tx_core/tx_crc/crcpkt0/data40_d_reg[22]/CLK (0.5669 0.5755) RiseTrig slew=(0.2575 0.2083)

tx_core/tx_crc/crcpkt0/data40_d_reg[16]/CLK (0.595 0.6047) RiseTrig slew=(0.2574 0.2135)

tx_core/tx_crc/crcpkt0/data40_d_reg[14]/CLK (0.5649 0.5734) RiseTrig slew=(0.2579 0.208)

tx_core/tx_crc/crcpkt0/data40_d_reg[10]/CLK (0.5933 0.603) RiseTrig slew=(0.2574 0.2143)

tx_core/tx_crc/crcpkt0/data40_d_reg[9]/CLK (0.5633 0.5719) RiseTrig slew=(0.2581 0.2077)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[26]/CLK (0.5636 0.5721) RiseTrig slew=(0.258 0.2077)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[26]/CLK (0.5667 0.5753) RiseTrig slew=(0.2576 0.2083)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[29]/CLK (0.5871 0.5965) RiseTrig slew=(0.2574 0.2163)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[14]/CLK (0.567 0.5756) RiseTrig slew=(0.2575 0.2083)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[14]/CLK (0.5663 0.5748) RiseTrig slew=(0.2577 0.2082)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[28]/CLK (0.5936 0.6033) RiseTrig slew=(0.2574 0.2142)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[27]/CLK (0.5817 0.5909) RiseTrig slew=(0.2574 0.2166)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[2]/CLK (0.5638 0.5724) RiseTrig slew=(0.2582 0.2081)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[2]/CLK (0.5821 0.5914) RiseTrig slew=(0.2574 0.2167)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[22]/CLK (0.5722 0.5809) RiseTrig slew=(0.2588 0.2139)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[0]/CLK (0.5818 0.5911) RiseTrig slew=(0.2574 0.2166)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[13]/CLK (0.5734 0.5821) RiseTrig slew=(0.2588 0.2147)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[19]/CLK (0.5759 0.5848) RiseTrig slew=(0.2575 0.214)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[19]/CLK (0.5751 0.584) RiseTrig slew=(0.2577 0.214)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[8]/CLK (0.5951 0.6048) RiseTrig slew=(0.2574 0.2134)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[8]/CLK (0.5639 0.5724) RiseTrig slew=(0.2582 0.2081)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[23]/CLK (0.5929 0.6025) RiseTrig slew=(0.2574 0.2145)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[23]/CLK (0.5869 0.5963) RiseTrig slew=(0.2574 0.2163)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[10]/CLK (0.5761 0.5851) RiseTrig slew=(0.2574 0.214)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[10]/CLK (0.5746 0.5834) RiseTrig slew=(0.2579 0.214)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[1]/CLK (0.5635 0.572) RiseTrig slew=(0.258 0.2077)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[1]/CLK (0.5665 0.5751) RiseTrig slew=(0.2576 0.2083)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[15]/CLK (0.5752 0.5841) RiseTrig slew=(0.2577 0.214)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[6]/CLK (0.5746 0.5834) RiseTrig slew=(0.2579 0.214)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[16]/CLK (0.573 0.5817) RiseTrig slew=(0.2585 0.214)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[20]/CLK (0.5815 0.5907) RiseTrig slew=(0.2574 0.2166)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[20]/CLK (0.5778 0.5868) RiseTrig slew=(0.2581 0.2162)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[31]/CLK (0.5678 0.5763) RiseTrig slew=(0.2591 0.2118)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[18]/CLK (0.564 0.5725) RiseTrig slew=(0.258 0.2078)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[6]/CLK (0.5739 0.5826) RiseTrig slew=(0.2588 0.2151)

tx_core/tx_crc/crcpkt0/data8_d_reg[7]/CLK (0.5793 0.5886) RiseTrig slew=(0.2488 0.2058)

tx_core/tx_crc/crcpkt0/data8_d_reg[1]/CLK (0.5727 0.5809) RiseTrig slew=(0.2487 0.2058)

tx_core/tx_crc/crcpkt0/data16_d_reg[15]/CLK (0.5792 0.5885) RiseTrig slew=(0.2488 0.2058)

tx_core/tx_crc/crcpkt0/data16_d_reg[10]/CLK (0.5712 0.5796) RiseTrig slew=(0.2483 0.2055)

tx_core/tx_crc/crcpkt0/data16_d_reg[9]/CLK (0.571 0.5794) RiseTrig slew=(0.2485 0.2057)

tx_core/tx_crc/crcpkt0/data16_d_reg[5]/CLK (0.5721 0.5804) RiseTrig slew=(0.2486 0.2058)

tx_core/tx_crc/crcpkt0/data16_d_reg[1]/CLK (0.579 0.5882) RiseTrig slew=(0.2488 0.2058)

tx_core/tx_crc/crcpkt0/data16_d_reg[0]/CLK (0.5737 0.5819) RiseTrig slew=(0.2487 0.2058)

tx_core/tx_crc/crcpkt0/data32_d_reg[2]/CLK (0.573 0.5813) RiseTrig slew=(0.2487 0.2059)

tx_core/tx_crc/crcpkt0/data64_d_reg[57]/CLK (0.5734 0.5816) RiseTrig slew=(0.2487 0.2059)

tx_core/tx_crc/crcpkt0/data64_d_reg[53]/CLK (0.5726 0.5808) RiseTrig slew=(0.2492 0.2065)

tx_core/tx_crc/crcpkt0/data64_d_reg[49]/CLK (0.5798 0.5891) RiseTrig slew=(0.2498 0.207)

tx_core/tx_crc/crcpkt0/data64_d_reg[44]/CLK (0.5809 0.5904) RiseTrig slew=(0.2497 0.2069)

tx_core/tx_crc/crcpkt0/data64_d_reg[43]/CLK (0.58 0.5893) RiseTrig slew=(0.2497 0.207)

tx_core/tx_crc/crcpkt0/data64_d_reg[39]/CLK (0.5739 0.5821) RiseTrig slew=(0.2494 0.2067)

tx_core/tx_crc/crcpkt0/data64_d_reg[35]/CLK (0.5771 0.5859) RiseTrig slew=(0.2498 0.2071)

tx_core/tx_crc/crcpkt0/data64_d_reg[16]/CLK (0.5708 0.5792) RiseTrig slew=(0.2485 0.2057)

tx_core/tx_crc/crcpkt0/data48_d_reg[30]/CLK (0.5748 0.5831) RiseTrig slew=(0.2487 0.2058)

tx_core/tx_crc/crcpkt0/data48_d_reg[27]/CLK (0.5759 0.5846) RiseTrig slew=(0.2489 0.206)

tx_core/tx_crc/crcpkt0/data48_d_reg[18]/CLK (0.5795 0.5888) RiseTrig slew=(0.2488 0.2058)

tx_core/tx_crc/crcpkt0/data40_d_reg[35]/CLK (0.5823 0.5919) RiseTrig slew=(0.2499 0.2067)

tx_core/tx_crc/crcpkt0/data56_d_reg[50]/CLK (0.5723 0.5806) RiseTrig slew=(0.2485 0.2056)

tx_core/tx_crc/crcpkt0/data56_d_reg[47]/CLK (0.568 0.5765) RiseTrig slew=(0.2478 0.2051)

tx_core/tx_crc/crcpkt0/data56_d_reg[45]/CLK (0.5717 0.58) RiseTrig slew=(0.249 0.2062)

tx_core/tx_crc/crcpkt0/data56_d_reg[41]/CLK (0.5839 0.5937) RiseTrig slew=(0.2503 0.2064)

tx_core/tx_crc/crcpkt0/data56_d_reg[31]/CLK (0.5735 0.5817) RiseTrig slew=(0.2487 0.2059)

tx_core/tx_crc/crcpkt0/data56_d_reg[30]/CLK (0.5842 0.594) RiseTrig slew=(0.2504 0.2063)

tx_core/tx_crc/crcpkt0/data56_d_reg[26]/CLK (0.5716 0.58) RiseTrig slew=(0.2486 0.2058)

tx_core/tx_crc/crcpkt0/data56_d_reg[25]/CLK (0.5837 0.5935) RiseTrig slew=(0.2503 0.2064)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[30]/CLK (0.5835 0.5933) RiseTrig slew=(0.2502 0.2065)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[30]/CLK (0.5829 0.5926) RiseTrig slew=(0.25 0.2066)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[14]/CLK (0.5746 0.583) RiseTrig slew=(0.2487 0.2058)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[2]/CLK (0.5719 0.5802) RiseTrig slew=(0.2484 0.2056)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[2]/CLK (0.5733 0.5816) RiseTrig slew=(0.2487 0.2059)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[2]/CLK (0.5794 0.5887) RiseTrig slew=(0.2488 0.2058)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[2]/CLK (0.5647 0.5734) RiseTrig slew=(0.2462 0.2035)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[11]/CLK (0.571 0.5794) RiseTrig slew=(0.2485 0.2057)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[11]/CLK (0.5783 0.5874) RiseTrig slew=(0.2498 0.2071)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[9]/CLK (0.5791 0.5883) RiseTrig slew=(0.2488 0.2058)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[9]/CLK (0.5735 0.5817) RiseTrig slew=(0.2487 0.2059)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[25]/CLK (0.5666 0.5752) RiseTrig slew=(0.247 0.2043)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[25]/CLK (0.58 0.5894) RiseTrig slew=(0.2497 0.207)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[21]/CLK (0.5776 0.5866) RiseTrig slew=(0.2489 0.2059)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[21]/CLK (0.5841 0.594) RiseTrig slew=(0.2504 0.2063)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[21]/CLK (0.576 0.5847) RiseTrig slew=(0.2497 0.207)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[0]/CLK (0.5742 0.5825) RiseTrig slew=(0.2488 0.2059)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[17]/CLK (0.5738 0.582) RiseTrig slew=(0.2487 0.2058)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[17]/CLK (0.5771 0.586) RiseTrig slew=(0.2498 0.2071)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[17]/CLK (0.58 0.5894) RiseTrig slew=(0.2497 0.207)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[19]/CLK (0.5793 0.5885) RiseTrig slew=(0.2488 0.2058)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[8]/CLK (0.5746 0.5829) RiseTrig slew=(0.2487 0.2058)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[5]/CLK (0.5699 0.5784) RiseTrig slew=(0.2484 0.2056)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[5]/CLK (0.5837 0.5936) RiseTrig slew=(0.2503 0.2064)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[10]/CLK (0.5762 0.5849) RiseTrig slew=(0.2489 0.206)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[12]/CLK (0.578 0.5871) RiseTrig slew=(0.2498 0.2071)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[1]/CLK (0.5734 0.5817) RiseTrig slew=(0.2487 0.2058)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[15]/CLK (0.578 0.587) RiseTrig slew=(0.2489 0.2059)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[6]/CLK (0.5746 0.5829) RiseTrig slew=(0.2487 0.2058)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[6]/CLK (0.5723 0.5806) RiseTrig slew=(0.2485 0.2056)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[16]/CLK (0.5721 0.5805) RiseTrig slew=(0.2484 0.2056)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[7]/CLK (0.569 0.5775) RiseTrig slew=(0.2478 0.205)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[7]/CLK (0.5841 0.594) RiseTrig slew=(0.2504 0.2063)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[7]/CLK (0.5821 0.5918) RiseTrig slew=(0.2498 0.2068)

tx_core/axi_master/link_datain_0_d_reg[28]/CLK (0.5574 0.5599) RiseTrig slew=(0.2251 0.183)

tx_core/axi_master/link_datain_0_d_reg[27]/CLK (0.5562 0.5588) RiseTrig slew=(0.2251 0.1829)

tx_core/axi_master/link_datain_0_d_reg[20]/CLK (0.5566 0.5592) RiseTrig slew=(0.2251 0.1827)

tx_core/axi_master/link_datain_0_d_reg[3]/CLK (0.5572 0.5598) RiseTrig slew=(0.2251 0.1829)

tx_core/axi_master/link_datain_0_d_reg[2]/CLK (0.5622 0.5646) RiseTrig slew=(0.2251 0.185)

tx_core/axi_master/link_datain_0_d_reg[0]/CLK (0.5618 0.5642) RiseTrig slew=(0.2251 0.185)

tx_core/axi_master/link_datain_1_d_reg[22]/CLK (0.562 0.5644) RiseTrig slew=(0.2251 0.1849)

tx_core/axi_master/link_datain_1_d_reg[20]/CLK (0.5559 0.5585) RiseTrig slew=(0.2251 0.1825)

tx_core/axi_master/link_datain_1_d_reg[3]/CLK (0.5558 0.5584) RiseTrig slew=(0.2251 0.1825)

tx_core/axi_master/link_datain_2_d_reg[22]/CLK (0.5621 0.5645) RiseTrig slew=(0.2251 0.1849)

tx_core/axi_master/link_datain_2_d_reg[19]/CLK (0.5565 0.5591) RiseTrig slew=(0.2251 0.1827)

tx_core/axi_master/link_datain_2_d_reg[17]/CLK (0.5562 0.5588) RiseTrig slew=(0.2251 0.1826)

tx_core/axi_master/link_datain_2_d_reg[5]/CLK (0.5573 0.5598) RiseTrig slew=(0.2251 0.1829)

tx_core/axi_master/link_datain_2_d_reg[3]/CLK (0.5572 0.5598) RiseTrig slew=(0.2251 0.1829)

tx_core/axi_master/link_datain_2_d_reg[0]/CLK (0.5622 0.5645) RiseTrig slew=(0.2251 0.1851)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][5]/CLK (0.5618 0.5641) RiseTrig slew=(0.2251 0.1849)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[3]/CLK (0.5606 0.563) RiseTrig slew=(0.2251 0.1846)

tx_core/axi_master/pfifo_datain_0_d_reg[27]/CLK (0.5637 0.566) RiseTrig slew=(0.2251 0.1854)

tx_core/axi_master/pkt1_fifo/depth_left_reg[5]/CLK (0.559 0.5615) RiseTrig slew=(0.2251 0.1841)

tx_core/axi_master/pkt1_fifo/depth_left_reg[0]/CLK (0.5562 0.5588) RiseTrig slew=(0.2251 0.1826)

tx_core/axi_master/pkt1_fifo/depth_left_reg[1]/CLK (0.5554 0.558) RiseTrig slew=(0.2251 0.1826)

tx_core/axi_master/pkt1_fifo/depth_left_reg[2]/CLK (0.5571 0.5596) RiseTrig slew=(0.2251 0.1829)

tx_core/axi_master/pkt1_fifo/depth_left_reg[3]/CLK (0.5604 0.5628) RiseTrig slew=(0.2251 0.1846)

tx_core/axi_master/pkt1_fifo/depth_left_reg[4]/CLK (0.5629 0.5652) RiseTrig slew=(0.2251 0.1852)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[6]/CLK (0.5618 0.5641) RiseTrig slew=(0.2251 0.1849)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][0]/CLK (0.5581 0.5606) RiseTrig slew=(0.2251 0.1838)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][2]/CLK (0.5573 0.5598) RiseTrig slew=(0.2251 0.1832)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][3]/CLK (0.5575 0.56) RiseTrig slew=(0.2251 0.183)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][23]/CLK (0.5637 0.566) RiseTrig slew=(0.2251 0.1854)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][0]/CLK (0.5604 0.5628) RiseTrig slew=(0.2251 0.1846)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][0]/CLK (0.5589 0.5614) RiseTrig slew=(0.2251 0.1841)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][2]/CLK (0.5573 0.5598) RiseTrig slew=(0.2251 0.1832)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][17]/CLK (0.5564 0.559) RiseTrig slew=(0.2251 0.1827)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][22]/CLK (0.5577 0.5602) RiseTrig slew=(0.2251 0.1833)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][23]/CLK (0.5634 0.5657) RiseTrig slew=(0.2251 0.1853)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][0]/CLK (0.5618 0.5642) RiseTrig slew=(0.2251 0.1849)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][2]/CLK (0.5572 0.5597) RiseTrig slew=(0.2251 0.1832)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][17]/CLK (0.5565 0.5591) RiseTrig slew=(0.2251 0.183)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][12]/CLK (0.5565 0.5573) RiseTrig slew=(0.2621 0.2118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][23]/CLK (0.5658 0.5681) RiseTrig slew=(0.2615 0.2107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][16]/CLK (0.5644 0.5666) RiseTrig slew=(0.2615 0.2108)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][3]/CLK (0.5664 0.5688) RiseTrig slew=(0.2627 0.2122)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][0]/CLK (0.5658 0.5681) RiseTrig slew=(0.2615 0.2107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][18]/CLK (0.5542 0.5546) RiseTrig slew=(0.263 0.2127)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][16]/CLK (0.5604 0.5621) RiseTrig slew=(0.2619 0.2118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][12]/CLK (0.5672 0.5697) RiseTrig slew=(0.2627 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][3]/CLK (0.5515 0.5521) RiseTrig slew=(0.2625 0.212)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][0]/CLK (0.5723 0.5749) RiseTrig slew=(0.2629 0.2107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][18]/CLK (0.5693 0.5719) RiseTrig slew=(0.2629 0.2112)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][16]/CLK (0.5634 0.5654) RiseTrig slew=(0.2615 0.2112)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][12]/CLK (0.567 0.5695) RiseTrig slew=(0.2627 0.212)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][10]/CLK (0.5671 0.5696) RiseTrig slew=(0.2628 0.212)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][0]/CLK (0.5633 0.5653) RiseTrig slew=(0.2615 0.2112)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][12]/CLK (0.5627 0.5647) RiseTrig slew=(0.2627 0.213)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][3]/CLK (0.5669 0.5693) RiseTrig slew=(0.2628 0.2121)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][3]/CLK (0.5594 0.5609) RiseTrig slew=(0.2632 0.2133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][0]/CLK (0.5649 0.5671) RiseTrig slew=(0.2615 0.2107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][24]/CLK (0.5688 0.5713) RiseTrig slew=(0.2629 0.2114)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][23]/CLK (0.5722 0.5748) RiseTrig slew=(0.2629 0.2107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][18]/CLK (0.57 0.5726) RiseTrig slew=(0.2629 0.2109)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][16]/CLK (0.5643 0.5665) RiseTrig slew=(0.2615 0.2109)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][12]/CLK (0.5669 0.5693) RiseTrig slew=(0.2627 0.212)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][10]/CLK (0.5668 0.5693) RiseTrig slew=(0.2627 0.212)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][3]/CLK (0.5718 0.5744) RiseTrig slew=(0.2629 0.2107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][0]/CLK (0.5639 0.566) RiseTrig slew=(0.2615 0.211)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][18]/CLK (0.556 0.5566) RiseTrig slew=(0.2632 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][16]/CLK (0.5624 0.5644) RiseTrig slew=(0.2615 0.2114)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][12]/CLK (0.5653 0.5676) RiseTrig slew=(0.2626 0.2125)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][3]/CLK (0.5714 0.5741) RiseTrig slew=(0.2629 0.2107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][0]/CLK (0.572 0.5746) RiseTrig slew=(0.2629 0.2107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][16]/CLK (0.5639 0.566) RiseTrig slew=(0.2615 0.211)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][3]/CLK (0.5663 0.5686) RiseTrig slew=(0.2627 0.2123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][0]/CLK (0.5656 0.5679) RiseTrig slew=(0.2615 0.2107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][23]/CLK (0.5645 0.5667) RiseTrig slew=(0.2615 0.2108)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][16]/CLK (0.5612 0.563) RiseTrig slew=(0.2617 0.2117)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][13]/CLK (0.5555 0.556) RiseTrig slew=(0.2623 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][12]/CLK (0.5541 0.5546) RiseTrig slew=(0.263 0.2127)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][5]/CLK (0.5528 0.5534) RiseTrig slew=(0.2623 0.2118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][28]/CLK (0.5636 0.5657) RiseTrig slew=(0.2615 0.2111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][11]/CLK (0.5647 0.5669) RiseTrig slew=(0.2615 0.2107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][23]/CLK (0.552 0.5527) RiseTrig slew=(0.2622 0.2116)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][16]/CLK (0.5567 0.5575) RiseTrig slew=(0.2624 0.2121)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][13]/CLK (0.556 0.5566) RiseTrig slew=(0.2622 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][12]/CLK (0.5563 0.557) RiseTrig slew=(0.2621 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][3]/CLK (0.5616 0.5634) RiseTrig slew=(0.2629 0.2132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][0]/CLK (0.5641 0.5662) RiseTrig slew=(0.2615 0.2109)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][11]/CLK (0.5649 0.5671) RiseTrig slew=(0.2615 0.2107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][23]/CLK (0.5587 0.5601) RiseTrig slew=(0.2622 0.212)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][16]/CLK (0.5603 0.562) RiseTrig slew=(0.2619 0.2118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][13]/CLK (0.5568 0.5576) RiseTrig slew=(0.2624 0.2121)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][12]/CLK (0.5705 0.5732) RiseTrig slew=(0.2629 0.2107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][5]/CLK (0.5633 0.5654) RiseTrig slew=(0.2626 0.213)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][28]/CLK (0.5635 0.5656) RiseTrig slew=(0.2615 0.2111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][14]/CLK (0.5649 0.5671) RiseTrig slew=(0.2615 0.2107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][11]/CLK (0.5648 0.5671) RiseTrig slew=(0.2615 0.2107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][23]/CLK (0.5499 0.5506) RiseTrig slew=(0.2621 0.2115)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][16]/CLK (0.5546 0.555) RiseTrig slew=(0.2624 0.2119)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][13]/CLK (0.5566 0.5574) RiseTrig slew=(0.2621 0.2118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][12]/CLK (0.5572 0.5581) RiseTrig slew=(0.2633 0.2132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][5]/CLK (0.5567 0.5575) RiseTrig slew=(0.2621 0.2118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][3]/CLK (0.5684 0.571) RiseTrig slew=(0.2629 0.2115)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][0]/CLK (0.5647 0.5669) RiseTrig slew=(0.2615 0.2107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][20]/CLK (0.5847 0.586) RiseTrig slew=(0.2878 0.2296)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][17]/CLK (0.589 0.5904) RiseTrig slew=(0.2881 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][10]/CLK (0.5787 0.5797) RiseTrig slew=(0.287 0.231)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][0]/CLK (0.5752 0.5759) RiseTrig slew=(0.2853 0.2301)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][17]/CLK (0.5658 0.5648) RiseTrig slew=(0.2851 0.2293)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][12]/CLK (0.5831 0.5843) RiseTrig slew=(0.2863 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][10]/CLK (0.5827 0.5839) RiseTrig slew=(0.2863 0.2283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][9]/CLK (0.5846 0.5859) RiseTrig slew=(0.2864 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][1]/CLK (0.5924 0.5939) RiseTrig slew=(0.288 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][0]/CLK (0.5924 0.5939) RiseTrig slew=(0.288 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][20]/CLK (0.5784 0.5793) RiseTrig slew=(0.2869 0.231)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][17]/CLK (0.5905 0.592) RiseTrig slew=(0.288 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][10]/CLK (0.5804 0.5814) RiseTrig slew=(0.2873 0.2307)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][0]/CLK (0.5769 0.5777) RiseTrig slew=(0.2857 0.2299)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][19]/CLK (0.5827 0.5839) RiseTrig slew=(0.2863 0.2283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][17]/CLK (0.5709 0.5705) RiseTrig slew=(0.286 0.2306)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][7]/CLK (0.5773 0.5782) RiseTrig slew=(0.2855 0.2297)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][3]/CLK (0.5826 0.5838) RiseTrig slew=(0.2863 0.2283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][1]/CLK (0.5925 0.594) RiseTrig slew=(0.288 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][0]/CLK (0.5774 0.5783) RiseTrig slew=(0.2855 0.2297)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][20]/CLK (0.5761 0.5768) RiseTrig slew=(0.2864 0.2311)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][17]/CLK (0.5889 0.5903) RiseTrig slew=(0.288 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][10]/CLK (0.5828 0.5839) RiseTrig slew=(0.2863 0.2283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][0]/CLK (0.5731 0.5734) RiseTrig slew=(0.2855 0.2303)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][19]/CLK (0.5824 0.5835) RiseTrig slew=(0.2863 0.2284)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][17]/CLK (0.5719 0.5718) RiseTrig slew=(0.2856 0.2303)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][3]/CLK (0.5827 0.5839) RiseTrig slew=(0.2863 0.2283)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][0]/CLK (0.5924 0.5939) RiseTrig slew=(0.288 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][24]/CLK (0.5855 0.5868) RiseTrig slew=(0.2878 0.2292)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][20]/CLK (0.5848 0.5861) RiseTrig slew=(0.2878 0.2295)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][17]/CLK (0.5709 0.5704) RiseTrig slew=(0.286 0.2306)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][10]/CLK (0.5844 0.5857) RiseTrig slew=(0.2878 0.2297)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][0]/CLK (0.5693 0.5683) RiseTrig slew=(0.2857 0.2302)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][17]/CLK (0.5876 0.589) RiseTrig slew=(0.288 0.2285)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][11]/CLK (0.5846 0.5859) RiseTrig slew=(0.2864 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][7]/CLK (0.5844 0.5856) RiseTrig slew=(0.2864 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][1]/CLK (0.5919 0.5934) RiseTrig slew=(0.288 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][0]/CLK (0.5917 0.5932) RiseTrig slew=(0.288 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][28]/CLK (0.5766 0.5774) RiseTrig slew=(0.2855 0.2298)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][20]/CLK (0.5893 0.5907) RiseTrig slew=(0.288 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][19]/CLK (0.5797 0.5807) RiseTrig slew=(0.2861 0.2293)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][17]/CLK (0.5897 0.5912) RiseTrig slew=(0.288 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][11]/CLK (0.5773 0.5782) RiseTrig slew=(0.2855 0.2297)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][3]/CLK (0.5851 0.5864) RiseTrig slew=(0.2878 0.2294)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][1]/CLK (0.591 0.5925) RiseTrig slew=(0.288 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][0]/CLK (0.5772 0.578) RiseTrig slew=(0.2855 0.2297)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][3]/CLK (0.5797 0.5807) RiseTrig slew=(0.2861 0.2293)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][20]/CLK (0.5852 0.5865) RiseTrig slew=(0.2878 0.2293)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][19]/CLK (0.5837 0.585) RiseTrig slew=(0.2864 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][17]/CLK (0.5899 0.5914) RiseTrig slew=(0.288 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][10]/CLK (0.5856 0.5869) RiseTrig slew=(0.2878 0.2292)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][7]/CLK (0.584 0.5852) RiseTrig slew=(0.2864 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][1]/CLK (0.5926 0.5941) RiseTrig slew=(0.2879 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][0]/CLK (0.5775 0.5784) RiseTrig slew=(0.2856 0.2296)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][28]/CLK (0.5776 0.5784) RiseTrig slew=(0.2856 0.2296)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][20]/CLK (0.5866 0.5879) RiseTrig slew=(0.288 0.2289)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][19]/CLK (0.5825 0.5836) RiseTrig slew=(0.2863 0.2284)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][9]/CLK (0.5828 0.584) RiseTrig slew=(0.2863 0.2282)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][7]/CLK (0.5765 0.5773) RiseTrig slew=(0.2855 0.2299)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][3]/CLK (0.584 0.5853) RiseTrig slew=(0.2877 0.2298)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][1]/CLK (0.5906 0.592) RiseTrig slew=(0.288 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][0]/CLK (0.5925 0.594) RiseTrig slew=(0.2879 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][3]/CLK (0.5658 0.5648) RiseTrig slew=(0.2851 0.2293)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][20]/CLK (0.583 0.5842) RiseTrig slew=(0.2877 0.2301)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][19]/CLK (0.5818 0.5829) RiseTrig slew=(0.2863 0.2286)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][10]/CLK (0.5897 0.5912) RiseTrig slew=(0.288 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][7]/CLK (0.5787 0.5797) RiseTrig slew=(0.2859 0.2295)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][1]/CLK (0.5927 0.5942) RiseTrig slew=(0.2879 0.2281)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][0]/CLK (0.5772 0.578) RiseTrig slew=(0.2855 0.2297)

tx_core/axi_master/link_datain_0_d_reg[31]/CLK (0.5785 0.5798) RiseTrig slew=(0.2832 0.2251)

tx_core/axi_master/link_datain_0_d_reg[9]/CLK (0.5781 0.5795) RiseTrig slew=(0.2832 0.2251)

tx_core/axi_master/link_datain_0_d_reg[8]/CLK (0.5758 0.577) RiseTrig slew=(0.2831 0.2257)

tx_core/axi_master/link_datain_1_d_reg[11]/CLK (0.5784 0.5798) RiseTrig slew=(0.2832 0.2251)

tx_core/axi_master/link_datain_1_d_reg[9]/CLK (0.5767 0.5779) RiseTrig slew=(0.2831 0.2253)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[1]/CLK (0.5785 0.5799) RiseTrig slew=(0.2832 0.2251)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[2]/CLK (0.5578 0.5568) RiseTrig slew=(0.2809 0.2264)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][23]/CLK (0.5689 0.5698) RiseTrig slew=(0.2822 0.2275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][3]/CLK (0.5827 0.5841) RiseTrig slew=(0.284 0.2251)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][22]/CLK (0.5698 0.5708) RiseTrig slew=(0.2823 0.2273)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][23]/CLK (0.57 0.5709) RiseTrig slew=(0.2823 0.2273)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][22]/CLK (0.577 0.5783) RiseTrig slew=(0.2831 0.2251)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][22]/CLK (0.5826 0.5841) RiseTrig slew=(0.284 0.2251)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][22]/CLK (0.5698 0.5707) RiseTrig slew=(0.2823 0.2273)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][23]/CLK (0.5699 0.5708) RiseTrig slew=(0.2823 0.2273)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][22]/CLK (0.57 0.5709) RiseTrig slew=(0.2823 0.2273)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][23]/CLK (0.5825 0.584) RiseTrig slew=(0.284 0.2251)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][22]/CLK (0.5696 0.5705) RiseTrig slew=(0.2822 0.2274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][31]/CLK (0.5728 0.5739) RiseTrig slew=(0.2828 0.2267)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][24]/CLK (0.5578 0.5568) RiseTrig slew=(0.2809 0.2264)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][23]/CLK (0.5813 0.5828) RiseTrig slew=(0.2841 0.2251)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][8]/CLK (0.5615 0.5609) RiseTrig slew=(0.2817 0.2277)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][5]/CLK (0.5789 0.5803) RiseTrig slew=(0.284 0.2256)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][3]/CLK (0.5822 0.5836) RiseTrig slew=(0.284 0.2251)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][1]/CLK (0.5723 0.5734) RiseTrig slew=(0.2833 0.2278)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][6]/CLK (0.5575 0.5565) RiseTrig slew=(0.2809 0.2264)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][5]/CLK (0.576 0.5772) RiseTrig slew=(0.2831 0.2256)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][3]/CLK (0.5814 0.5829) RiseTrig slew=(0.2841 0.2251)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][31]/CLK (0.5665 0.5672) RiseTrig slew=(0.2817 0.2278)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][25]/CLK (0.5769 0.5781) RiseTrig slew=(0.2831 0.2252)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][24]/CLK (0.5739 0.5751) RiseTrig slew=(0.2836 0.2274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][23]/CLK (0.5822 0.5837) RiseTrig slew=(0.284 0.2251)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][10]/CLK (0.5636 0.5636) RiseTrig slew=(0.282 0.2282)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][8]/CLK (0.5716 0.5726) RiseTrig slew=(0.2826 0.227)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][7]/CLK (0.572 0.573) RiseTrig slew=(0.2833 0.2278)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][5]/CLK (0.5772 0.5785) RiseTrig slew=(0.284 0.2264)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][1]/CLK (0.5616 0.561) RiseTrig slew=(0.2819 0.2279)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][6]/CLK (0.5737 0.5748) RiseTrig slew=(0.2829 0.2264)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][5]/CLK (0.5782 0.5795) RiseTrig slew=(0.2832 0.2251)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][3]/CLK (0.5702 0.5712) RiseTrig slew=(0.2824 0.2273)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][31]/CLK (0.5817 0.5831) RiseTrig slew=(0.2841 0.2251)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][25]/CLK (0.5765 0.5778) RiseTrig slew=(0.2831 0.2254)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][24]/CLK (0.5578 0.5568) RiseTrig slew=(0.2809 0.2264)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][23]/CLK (0.5594 0.5584) RiseTrig slew=(0.2816 0.2273)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][13]/CLK (0.5724 0.5734) RiseTrig slew=(0.2834 0.2278)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][8]/CLK (0.5643 0.5645) RiseTrig slew=(0.2817 0.2279)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][5]/CLK (0.5783 0.5796) RiseTrig slew=(0.284 0.2259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][3]/CLK (0.5698 0.5708) RiseTrig slew=(0.2823 0.2273)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][1]/CLK (0.5701 0.5711) RiseTrig slew=(0.283 0.2282)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][6]/CLK (0.5575 0.5565) RiseTrig slew=(0.2809 0.2264)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][5]/CLK (0.5785 0.5799) RiseTrig slew=(0.2832 0.2251)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][3]/CLK (0.5825 0.584) RiseTrig slew=(0.284 0.2251)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][31]/CLK (0.5661 0.5667) RiseTrig slew=(0.2816 0.2278)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][25]/CLK (0.577 0.5783) RiseTrig slew=(0.2831 0.2251)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][23]/CLK (0.5634 0.5634) RiseTrig slew=(0.282 0.2282)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][13]/CLK (0.5577 0.5567) RiseTrig slew=(0.2809 0.2264)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][10]/CLK (0.567 0.5677) RiseTrig slew=(0.2823 0.2284)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][8]/CLK (0.5806 0.582) RiseTrig slew=(0.2841 0.2251)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][7]/CLK (0.5737 0.5748) RiseTrig slew=(0.2835 0.2275)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][5]/CLK (0.5814 0.5829) RiseTrig slew=(0.2841 0.2251)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][3]/CLK (0.5756 0.5769) RiseTrig slew=(0.2838 0.2269)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][1]/CLK (0.5718 0.5729) RiseTrig slew=(0.2833 0.2279)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][6]/CLK (0.5737 0.5748) RiseTrig slew=(0.2829 0.2264)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][5]/CLK (0.5775 0.5788) RiseTrig slew=(0.2832 0.2251)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][3]/CLK (0.5764 0.5776) RiseTrig slew=(0.2831 0.2254)

tx_core/axi_master/link_datain_0_d_reg[30]/CLK (0.5783 0.5793) RiseTrig slew=(0.2598 0.2088)

tx_core/axi_master/link_datain_0_d_reg[29]/CLK (0.5831 0.5848) RiseTrig slew=(0.2604 0.2087)

tx_core/axi_master/link_datain_0_d_reg[17]/CLK (0.5798 0.5811) RiseTrig slew=(0.2598 0.2087)

tx_core/axi_master/link_datain_0_d_reg[16]/CLK (0.5775 0.5785) RiseTrig slew=(0.2598 0.2089)

tx_core/axi_master/link_datain_0_d_reg[14]/CLK (0.5776 0.5785) RiseTrig slew=(0.2598 0.209)

tx_core/axi_master/link_datain_0_d_reg[5]/CLK (0.5835 0.5852) RiseTrig slew=(0.2605 0.2087)

tx_core/axi_master/link_datain_1_d_reg[26]/CLK (0.5838 0.5855) RiseTrig slew=(0.2606 0.2087)

tx_core/axi_master/link_datain_1_d_reg[18]/CLK (0.582 0.5836) RiseTrig slew=(0.2601 0.2087)

tx_core/axi_master/link_datain_1_d_reg[17]/CLK (0.5803 0.5816) RiseTrig slew=(0.2598 0.2087)

tx_core/axi_master/link_datain_1_d_reg[15]/CLK (0.581 0.5824) RiseTrig slew=(0.2597 0.2087)

tx_core/axi_master/link_datain_1_d_reg[10]/CLK (0.5793 0.5805) RiseTrig slew=(0.2599 0.2087)

tx_core/axi_master/link_datain_2_d_reg[18]/CLK (0.581 0.5825) RiseTrig slew=(0.2597 0.2087)

tx_core/axi_master/link_datain_2_d_reg[14]/CLK (0.5773 0.5782) RiseTrig slew=(0.2599 0.209)

tx_core/axi_master/link_datain_2_d_reg[12]/CLK (0.5807 0.5821) RiseTrig slew=(0.2598 0.2087)

tx_core/axi_master/link_datain_2_d_reg[2]/CLK (0.5826 0.5843) RiseTrig slew=(0.2602 0.2087)

tx_core/axi_master/haddr1_d_reg[0]/CLK (0.5782 0.5792) RiseTrig slew=(0.2602 0.2091)

tx_core/axi_master/haddr1_d_reg[5]/CLK (0.5833 0.585) RiseTrig slew=(0.2604 0.2087)

tx_core/axi_master/haddr1_d_reg[16]/CLK (0.5714 0.5715) RiseTrig slew=(0.2589 0.2092)

tx_core/axi_master/haddr1_d_reg[23]/CLK (0.5829 0.5846) RiseTrig slew=(0.2603 0.2087)

tx_core/axi_master/haddr1_d_reg[28]/CLK (0.5826 0.5842) RiseTrig slew=(0.2602 0.2087)

tx_core/axi_master/haddr0_d_reg[0]/CLK (0.579 0.5802) RiseTrig slew=(0.2602 0.209)

tx_core/axi_master/haddr0_d_reg[12]/CLK (0.5771 0.578) RiseTrig slew=(0.2598 0.209)

tx_core/axi_master/haddr0_d_reg[13]/CLK (0.5781 0.5791) RiseTrig slew=(0.2598 0.2088)

tx_core/axi_master/haddr0_d_reg[16]/CLK (0.5762 0.5769) RiseTrig slew=(0.2598 0.2091)

tx_core/axi_master/haddr0_d_reg[22]/CLK (0.577 0.5779) RiseTrig slew=(0.2598 0.209)

tx_core/axi_master/haddr0_d_reg[23]/CLK (0.5768 0.5776) RiseTrig slew=(0.2598 0.209)

tx_core/axi_master/haddr0_d_reg[28]/CLK (0.583 0.5846) RiseTrig slew=(0.2603 0.2087)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][5]/CLK (0.5759 0.5765) RiseTrig slew=(0.26 0.2093)

tx_core/axi_master/haddr2_d_reg[0]/CLK (0.5806 0.582) RiseTrig slew=(0.2601 0.2087)

tx_core/axi_master/haddr2_d_reg[16]/CLK (0.5791 0.5803) RiseTrig slew=(0.2599 0.2087)

tx_core/axi_master/haddr2_d_reg[23]/CLK (0.5769 0.5777) RiseTrig slew=(0.2598 0.209)

tx_core/axi_master/haddr2_d_reg[28]/CLK (0.5815 0.583) RiseTrig slew=(0.2601 0.2087)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[0]/CLK (0.5841 0.5858) RiseTrig slew=(0.2606 0.2087)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[1]/CLK (0.5832 0.5849) RiseTrig slew=(0.2604 0.2087)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[2]/CLK (0.5836 0.5853) RiseTrig slew=(0.2605 0.2087)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[4]/CLK (0.5843 0.5861) RiseTrig slew=(0.2607 0.2087)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[5]/CLK (0.5844 0.5862) RiseTrig slew=(0.2607 0.2087)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[5]/CLK (0.581 0.5824) RiseTrig slew=(0.2597 0.2087)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[0]/CLK (0.5809 0.5823) RiseTrig slew=(0.2597 0.2087)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[3]/CLK (0.5817 0.5833) RiseTrig slew=(0.26 0.2087)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[4]/CLK (0.5799 0.5812) RiseTrig slew=(0.2598 0.2087)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[0]/CLK (0.5789 0.5801) RiseTrig slew=(0.2602 0.209)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[1]/CLK (0.5827 0.5844) RiseTrig slew=(0.2603 0.2087)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[2]/CLK (0.5794 0.5807) RiseTrig slew=(0.2602 0.2089)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[6]/CLK (0.5802 0.5816) RiseTrig slew=(0.2598 0.2087)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][14]/CLK (0.5809 0.5824) RiseTrig slew=(0.2597 0.2087)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][16]/CLK (0.5775 0.5784) RiseTrig slew=(0.2598 0.2089)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][14]/CLK (0.5776 0.5785) RiseTrig slew=(0.2598 0.2089)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][14]/CLK (0.5776 0.5786) RiseTrig slew=(0.2598 0.2089)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][13]/CLK (0.5818 0.5833) RiseTrig slew=(0.26 0.2087)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][10]/CLK (0.5812 0.5827) RiseTrig slew=(0.26 0.2087)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][7]/CLK (0.5818 0.5833) RiseTrig slew=(0.26 0.2087)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][13]/CLK (0.5817 0.5832) RiseTrig slew=(0.26 0.2087)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][10]/CLK (0.5815 0.583) RiseTrig slew=(0.26 0.2087)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][7]/CLK (0.5816 0.5831) RiseTrig slew=(0.26 0.2087)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][24]/CLK (0.5697 0.5713) RiseTrig slew=(0.2644 0.2133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][22]/CLK (0.575 0.577) RiseTrig slew=(0.2674 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][18]/CLK (0.5667 0.5678) RiseTrig slew=(0.264 0.2139)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][3]/CLK (0.5697 0.5712) RiseTrig slew=(0.2644 0.2133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][24]/CLK (0.5701 0.5717) RiseTrig slew=(0.2645 0.2132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][18]/CLK (0.5685 0.5699) RiseTrig slew=(0.2649 0.2142)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][8]/CLK (0.5762 0.5783) RiseTrig slew=(0.2679 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][3]/CLK (0.5757 0.5778) RiseTrig slew=(0.2676 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][25]/CLK (0.5751 0.5771) RiseTrig slew=(0.2674 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][24]/CLK (0.5694 0.5709) RiseTrig slew=(0.2644 0.2134)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][23]/CLK (0.5757 0.5777) RiseTrig slew=(0.2676 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][20]/CLK (0.5758 0.5779) RiseTrig slew=(0.2677 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][8]/CLK (0.5764 0.5785) RiseTrig slew=(0.2679 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][3]/CLK (0.5757 0.5777) RiseTrig slew=(0.2676 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][23]/CLK (0.5755 0.5776) RiseTrig slew=(0.2676 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][22]/CLK (0.5742 0.5762) RiseTrig slew=(0.267 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][18]/CLK (0.5672 0.5685) RiseTrig slew=(0.2641 0.2138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][25]/CLK (0.5753 0.5773) RiseTrig slew=(0.2675 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][20]/CLK (0.5756 0.5777) RiseTrig slew=(0.2676 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][8]/CLK (0.5732 0.5751) RiseTrig slew=(0.2667 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][8]/CLK (0.5759 0.5779) RiseTrig slew=(0.2677 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][24]/CLK (0.5695 0.571) RiseTrig slew=(0.2644 0.2134)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][18]/CLK (0.5678 0.5692) RiseTrig slew=(0.2648 0.2143)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][10]/CLK (0.5701 0.5717) RiseTrig slew=(0.2645 0.2132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][8]/CLK (0.5764 0.5785) RiseTrig slew=(0.2679 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][3]/CLK (0.5674 0.5686) RiseTrig slew=(0.2641 0.2138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][24]/CLK (0.5697 0.5712) RiseTrig slew=(0.2644 0.2133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][22]/CLK (0.5618 0.5618) RiseTrig slew=(0.2625 0.2142)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][18]/CLK (0.5632 0.5635) RiseTrig slew=(0.2631 0.2142)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][0]/CLK (0.5693 0.5708) RiseTrig slew=(0.2644 0.2134)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][27]/CLK (0.571 0.5726) RiseTrig slew=(0.2654 0.2137)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][25]/CLK (0.5726 0.5744) RiseTrig slew=(0.2663 0.2133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][22]/CLK (0.5728 0.5747) RiseTrig slew=(0.2664 0.2132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][20]/CLK (0.5737 0.5756) RiseTrig slew=(0.2668 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][17]/CLK (0.5704 0.572) RiseTrig slew=(0.2653 0.2139)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][15]/CLK (0.5705 0.5721) RiseTrig slew=(0.2652 0.2138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][14]/CLK (0.5732 0.5751) RiseTrig slew=(0.2666 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][24]/CLK (0.5679 0.5692) RiseTrig slew=(0.2648 0.2143)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][22]/CLK (0.5692 0.5707) RiseTrig slew=(0.2644 0.2134)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][18]/CLK (0.5637 0.564) RiseTrig slew=(0.2635 0.2145)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][3]/CLK (0.5702 0.5718) RiseTrig slew=(0.2645 0.2132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][27]/CLK (0.5709 0.5725) RiseTrig slew=(0.2654 0.2137)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][22]/CLK (0.5728 0.5746) RiseTrig slew=(0.2664 0.2132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][20]/CLK (0.5744 0.5764) RiseTrig slew=(0.2671 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][18]/CLK (0.5722 0.574) RiseTrig slew=(0.2661 0.2134)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][17]/CLK (0.5692 0.5708) RiseTrig slew=(0.265 0.2141)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][7]/CLK (0.5737 0.5756) RiseTrig slew=(0.2669 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][24]/CLK (0.5764 0.5785) RiseTrig slew=(0.2679 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][22]/CLK (0.5655 0.5664) RiseTrig slew=(0.2638 0.2141)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][18]/CLK (0.564 0.5644) RiseTrig slew=(0.2633 0.2142)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][0]/CLK (0.5634 0.5637) RiseTrig slew=(0.2633 0.2145)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][22]/CLK (0.57 0.5716) RiseTrig slew=(0.2651 0.214)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][20]/CLK (0.5699 0.5714) RiseTrig slew=(0.265 0.214)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][18]/CLK (0.5719 0.5736) RiseTrig slew=(0.266 0.2135)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][17]/CLK (0.5719 0.5737) RiseTrig slew=(0.266 0.2135)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][15]/CLK (0.5725 0.5743) RiseTrig slew=(0.2663 0.2133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][7]/CLK (0.5742 0.5762) RiseTrig slew=(0.2671 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][24]/CLK (0.5634 0.5637) RiseTrig slew=(0.2633 0.2145)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][22]/CLK (0.5682 0.5695) RiseTrig slew=(0.2642 0.2137)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][18]/CLK (0.5632 0.5634) RiseTrig slew=(0.2633 0.2145)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][3]/CLK (0.5701 0.5717) RiseTrig slew=(0.2645 0.2132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][22]/CLK (0.5713 0.573) RiseTrig slew=(0.2657 0.2137)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][20]/CLK (0.5756 0.5777) RiseTrig slew=(0.2676 0.2131)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][18]/CLK (0.5723 0.5741) RiseTrig slew=(0.2662 0.2134)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][17]/CLK (0.5679 0.5693) RiseTrig slew=(0.2648 0.2143)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][15]/CLK (0.5706 0.5722) RiseTrig slew=(0.2653 0.2138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][7]/CLK (0.5694 0.5709) RiseTrig slew=(0.265 0.2141)

tx_core/axi_master/dch_cur_state_reg[0]/CLK (0.5103 0.5078) RiseTrig slew=(0.2548 0.2138)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][0]/CLK (0.5319 0.5261) RiseTrig slew=(0.2647 0.221)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][1]/CLK (0.5319 0.526) RiseTrig slew=(0.2647 0.221)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][2]/CLK (0.5315 0.5257) RiseTrig slew=(0.2645 0.221)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][3]/CLK (0.5272 0.5223) RiseTrig slew=(0.2628 0.221)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][4]/CLK (0.5268 0.522) RiseTrig slew=(0.2626 0.2209)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][6]/CLK (0.5316 0.5258) RiseTrig slew=(0.2646 0.221)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][7]/CLK (0.5307 0.5251) RiseTrig slew=(0.2641 0.221)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[3]/CLK (0.5143 0.5119) RiseTrig slew=(0.2548 0.2147)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[6]/CLK (0.5156 0.5129) RiseTrig slew=(0.2548 0.2148)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[0]/CLK (0.5089 0.5061) RiseTrig slew=(0.2548 0.2134)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[1]/CLK (0.5127 0.5104) RiseTrig slew=(0.2548 0.2144)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[2]/CLK (0.5118 0.5094) RiseTrig slew=(0.2548 0.2142)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[3]/CLK (0.5135 0.5113) RiseTrig slew=(0.2548 0.2146)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[4]/CLK (0.5158 0.5131) RiseTrig slew=(0.2548 0.2148)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[6]/CLK (0.5159 0.5132) RiseTrig slew=(0.2548 0.2148)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[7]/CLK (0.5088 0.506) RiseTrig slew=(0.2548 0.2134)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[0]/CLK (0.5388 0.5319) RiseTrig slew=(0.2686 0.2212)

tx_core/axi_master/pfifo_datain_1_d_reg[14]/CLK (0.5126 0.5103) RiseTrig slew=(0.2548 0.2144)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[0]/CLK (0.5327 0.5267) RiseTrig slew=(0.265 0.221)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[1]/CLK (0.5323 0.5264) RiseTrig slew=(0.2648 0.221)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[2]/CLK (0.5326 0.5266) RiseTrig slew=(0.265 0.221)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[3]/CLK (0.5128 0.5106) RiseTrig slew=(0.2561 0.217)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[4]/CLK (0.5095 0.5067) RiseTrig slew=(0.2548 0.2148)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[5]/CLK (0.5325 0.5265) RiseTrig slew=(0.2649 0.221)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[6]/CLK (0.5099 0.5073) RiseTrig slew=(0.2548 0.2137)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[7]/CLK (0.509 0.5062) RiseTrig slew=(0.2548 0.2134)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[0]/CLK (0.5131 0.5109) RiseTrig slew=(0.2548 0.2145)

tx_core/axi_master/pkt0_fifo/depth_left_reg[6]/CLK (0.5291 0.5238) RiseTrig slew=(0.2637 0.2212)

tx_core/tx_crc/crcpkt2/data48_d_reg[15]/CLK (0.5288 0.5236) RiseTrig slew=(0.2633 0.221)

tx_core/tx_crc/crcpkt2/data48_d_reg[7]/CLK (0.528 0.5229) RiseTrig slew=(0.2629 0.221)

tx_core/tx_crc/crcpkt2/data48_d_reg[6]/CLK (0.5051 0.5025) RiseTrig slew=(0.2548 0.2114)

tx_core/tx_crc/crcpkt2/data48_d_reg[4]/CLK (0.5299 0.5245) RiseTrig slew=(0.2638 0.221)

tx_core/tx_crc/crcpkt2/data48_d_reg[3]/CLK (0.5219 0.5181) RiseTrig slew=(0.2611 0.22)

tx_core/tx_crc/crcpkt2/data48_d_reg[2]/CLK (0.5269 0.522) RiseTrig slew=(0.2626 0.2209)

tx_core/tx_crc/crcpkt2/data48_d_reg[1]/CLK (0.5321 0.5262) RiseTrig slew=(0.2647 0.221)

tx_core/tx_crc/crcpkt2/data48_d_reg[0]/CLK (0.5068 0.5041) RiseTrig slew=(0.2548 0.2125)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[7]/CLK (0.5321 0.5262) RiseTrig slew=(0.2648 0.221)

tx_core/tx_crc/crcpkt1/data64_d_reg[7]/CLK (0.5334 0.5273) RiseTrig slew=(0.266 0.2214)

tx_core/tx_crc/crcpkt1/data64_d_reg[4]/CLK (0.5325 0.5266) RiseTrig slew=(0.2655 0.2214)

tx_core/tx_crc/crcpkt1/load24_d_reg/CLK (0.5314 0.5257) RiseTrig slew=(0.265 0.2214)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[30]/CLK (0.5322 0.5263) RiseTrig slew=(0.2654 0.2214)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[4]/CLK (0.5356 0.5292) RiseTrig slew=(0.2672 0.2214)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[0]/CLK (0.5367 0.5301) RiseTrig slew=(0.2677 0.2214)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[1]/CLK (0.5324 0.5265) RiseTrig slew=(0.2655 0.2214)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[6]/CLK (0.534 0.5279) RiseTrig slew=(0.2664 0.2215)

tx_core/tx_crc/crcpkt1/data24_d_reg[22]/CLK (0.5323 0.5264) RiseTrig slew=(0.2654 0.2214)

tx_core/tx_crc/crcpkt1/data24_d_reg[5]/CLK (0.5414 0.5341) RiseTrig slew=(0.2695 0.2207)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[30]/CLK (0.5327 0.5268) RiseTrig slew=(0.2656 0.2214)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[5]/CLK (0.5189 0.5184) RiseTrig slew=(0.2059 0.1712)

tx_core/tx_crc/crcpkt1/data16_d_reg[14]/CLK (0.5121 0.5117) RiseTrig slew=(0.203 0.1687)

tx_core/tx_crc/crcpkt1/data16_d_reg[7]/CLK (0.5144 0.514) RiseTrig slew=(0.2041 0.1696)

tx_core/tx_crc/crcpkt1/data16_d_reg[6]/CLK (0.5092 0.5088) RiseTrig slew=(0.2011 0.1669)

tx_core/tx_crc/crcpkt1/data16_d_reg[3]/CLK (0.5145 0.5141) RiseTrig slew=(0.2041 0.1696)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[26]/CLK (0.5091 0.5087) RiseTrig slew=(0.201 0.1668)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[30]/CLK (0.5132 0.5128) RiseTrig slew=(0.2035 0.1692)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[14]/CLK (0.5128 0.5124) RiseTrig slew=(0.2033 0.169)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[27]/CLK (0.5031 0.5028) RiseTrig slew=(0.2007 0.1636)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[22]/CLK (0.5021 0.5018) RiseTrig slew=(0.2007 0.1636)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[9]/CLK (0.5014 0.5011) RiseTrig slew=(0.2007 0.1636)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[19]/CLK (0.5142 0.5138) RiseTrig slew=(0.2042 0.1697)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[3]/CLK (0.5032 0.5029) RiseTrig slew=(0.2007 0.1636)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[23]/CLK (0.5127 0.5123) RiseTrig slew=(0.2033 0.1689)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[23]/CLK (0.5102 0.5098) RiseTrig slew=(0.2018 0.1675)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[10]/CLK (0.5064 0.5061) RiseTrig slew=(0.2007 0.1636)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[16]/CLK (0.502 0.5018) RiseTrig slew=(0.2007 0.1636)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[7]/CLK (0.513 0.5126) RiseTrig slew=(0.2036 0.1692)

tx_core/tx_crc/crcpkt1/data24_d_reg[19]/CLK (0.5034 0.5031) RiseTrig slew=(0.2007 0.1636)

tx_core/tx_crc/crcpkt1/data24_d_reg[18]/CLK (0.5097 0.5094) RiseTrig slew=(0.2015 0.1672)

tx_core/tx_crc/crcpkt1/data24_d_reg[17]/CLK (0.5029 0.5026) RiseTrig slew=(0.2007 0.1636)

tx_core/tx_crc/crcpkt1/data24_d_reg[15]/CLK (0.514 0.5136) RiseTrig slew=(0.2039 0.1695)

tx_core/tx_crc/crcpkt1/data24_d_reg[8]/CLK (0.5101 0.5098) RiseTrig slew=(0.2007 0.1646)

tx_core/tx_crc/crcpkt1/data24_d_reg[3]/CLK (0.5099 0.5096) RiseTrig slew=(0.2007 0.1645)

tx_core/tx_crc/crcpkt1/data24_d_reg[2]/CLK (0.509 0.5087) RiseTrig slew=(0.2007 0.164)

tx_core/tx_crc/crcpkt1/data24_d_reg[1]/CLK (0.5047 0.5044) RiseTrig slew=(0.2007 0.1636)

tx_core/tx_crc/crcpkt1/crc_reg[28]/CLK (0.5145 0.5141) RiseTrig slew=(0.2041 0.1696)

tx_core/tx_crc/crcpkt1/crc_reg[10]/CLK (0.5141 0.5137) RiseTrig slew=(0.2039 0.1695)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[26]/CLK (0.5101 0.5098) RiseTrig slew=(0.2007 0.1646)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[14]/CLK (0.5059 0.5056) RiseTrig slew=(0.2007 0.1636)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[0]/CLK (0.5292 0.5248) RiseTrig slew=(0.2181 0.1854)

tx_core/axi_master/pfifo_datain_0_d_reg[20]/CLK (0.5267 0.5224) RiseTrig slew=(0.2181 0.1841)

tx_core/axi_master/pfifo_datain_0_d_reg[22]/CLK (0.528 0.5237) RiseTrig slew=(0.2181 0.1847)

tx_core/axi_master/pfifo_datain_0_d_reg[25]/CLK (0.5292 0.5248) RiseTrig slew=(0.2181 0.185)

tx_core/axi_master/pfifo_datain_1_d_reg[4]/CLK (0.5288 0.5244) RiseTrig slew=(0.2181 0.1849)

tx_core/axi_master/pfifo_datain_1_d_reg[20]/CLK (0.5273 0.5229) RiseTrig slew=(0.2181 0.1847)

tx_core/axi_master/pfifo_datain_1_d_reg[22]/CLK (0.5289 0.5245) RiseTrig slew=(0.2181 0.1848)

tx_core/axi_master/pfifo_datain_1_d_reg[24]/CLK (0.5282 0.5238) RiseTrig slew=(0.2181 0.1848)

tx_core/axi_master/pfifo_datain_1_d_reg[25]/CLK (0.5292 0.5247) RiseTrig slew=(0.2181 0.185)

tx_core/tx_crc/crcpkt1/crc_vld_d_reg/CLK (0.5313 0.5271) RiseTrig slew=(0.2181 0.1859)

tx_core/tx_crc/crcpkt1/crc_vld_2d_reg/CLK (0.5272 0.5229) RiseTrig slew=(0.2181 0.1845)

tx_core/tx_crc/crcpkt1/data8_d_reg[6]/CLK (0.5334 0.529) RiseTrig slew=(0.2181 0.1862)

tx_core/tx_crc/crcpkt1/data8_d_reg[4]/CLK (0.5318 0.5276) RiseTrig slew=(0.2181 0.186)

tx_core/tx_crc/crcpkt1/data16_d_reg[12]/CLK (0.5264 0.5221) RiseTrig slew=(0.2181 0.1843)

tx_core/tx_crc/crcpkt1/data16_d_reg[10]/CLK (0.5289 0.5244) RiseTrig slew=(0.2181 0.1847)

tx_core/tx_crc/crcpkt1/data16_d_reg[5]/CLK (0.5267 0.5224) RiseTrig slew=(0.2181 0.1841)

tx_core/tx_crc/crcpkt1/data16_d_reg[2]/CLK (0.5264 0.5221) RiseTrig slew=(0.2181 0.1841)

tx_core/tx_crc/crcpkt1/data16_d_reg[1]/CLK (0.5285 0.5241) RiseTrig slew=(0.2181 0.1847)

tx_core/tx_crc/crcpkt1/data64_d_reg[2]/CLK (0.528 0.5236) RiseTrig slew=(0.2181 0.185)

tx_core/tx_crc/crcpkt1/load16_d_reg/CLK (0.5253 0.5211) RiseTrig slew=(0.2181 0.1839)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[29]/CLK (0.5341 0.5296) RiseTrig slew=(0.2181 0.1863)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[28]/CLK (0.5259 0.5216) RiseTrig slew=(0.2181 0.1839)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[28]/CLK (0.5307 0.5264) RiseTrig slew=(0.2181 0.1858)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[22]/CLK (0.5336 0.5292) RiseTrig slew=(0.2181 0.1863)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[24]/CLK (0.5286 0.5242) RiseTrig slew=(0.2181 0.1847)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[21]/CLK (0.5278 0.5235) RiseTrig slew=(0.2181 0.1845)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[21]/CLK (0.5281 0.5237) RiseTrig slew=(0.2181 0.1846)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[13]/CLK (0.5345 0.53) RiseTrig slew=(0.2181 0.1864)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[13]/CLK (0.5283 0.524) RiseTrig slew=(0.2181 0.1846)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[17]/CLK (0.5281 0.5237) RiseTrig slew=(0.2181 0.1846)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[17]/CLK (0.528 0.5236) RiseTrig slew=(0.2181 0.1847)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[19]/CLK (0.5283 0.5239) RiseTrig slew=(0.2181 0.1846)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[5]/CLK (0.5348 0.5303) RiseTrig slew=(0.2181 0.1864)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[18]/CLK (0.5283 0.5239) RiseTrig slew=(0.2181 0.1846)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[18]/CLK (0.5344 0.5299) RiseTrig slew=(0.2181 0.1864)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[31]/CLK (0.5312 0.5269) RiseTrig slew=(0.2181 0.1859)

tx_core/tx_crc/crcpkt1/data24_d_reg[23]/CLK (0.5256 0.5213) RiseTrig slew=(0.2181 0.1838)

tx_core/tx_crc/crcpkt1/data24_d_reg[21]/CLK (0.5327 0.5284) RiseTrig slew=(0.2181 0.1862)

tx_core/tx_crc/crcpkt1/data24_d_reg[20]/CLK (0.5257 0.5214) RiseTrig slew=(0.2181 0.184)

tx_core/tx_crc/crcpkt1/data24_d_reg[14]/CLK (0.5206 0.5166) RiseTrig slew=(0.2181 0.1812)

tx_core/tx_crc/crcpkt1/data24_d_reg[13]/CLK (0.5267 0.5224) RiseTrig slew=(0.2181 0.1841)

tx_core/tx_crc/crcpkt1/data24_d_reg[12]/CLK (0.5286 0.5242) RiseTrig slew=(0.2181 0.1847)

tx_core/tx_crc/crcpkt1/data24_d_reg[10]/CLK (0.5206 0.5166) RiseTrig slew=(0.2181 0.1812)

tx_core/tx_crc/crcpkt1/data24_d_reg[9]/CLK (0.5266 0.5223) RiseTrig slew=(0.2181 0.1841)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[0]/CLK (0.5618 0.5542) RiseTrig slew=(0.2623 0.2029)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[1]/CLK (0.5683 0.5614) RiseTrig slew=(0.2616 0.2029)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[2]/CLK (0.5675 0.5606) RiseTrig slew=(0.2616 0.2028)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[3]/CLK (0.5688 0.5619) RiseTrig slew=(0.2616 0.2031)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[4]/CLK (0.5687 0.5618) RiseTrig slew=(0.2616 0.203)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[0]/CLK (0.568 0.561) RiseTrig slew=(0.2616 0.2028)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[1]/CLK (0.568 0.5611) RiseTrig slew=(0.2616 0.2028)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[2]/CLK (0.566 0.559) RiseTrig slew=(0.2616 0.2028)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[3]/CLK (0.5682 0.5612) RiseTrig slew=(0.2616 0.2029)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[1]/CLK (0.5745 0.5678) RiseTrig slew=(0.2622 0.2061)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[2]/CLK (0.5738 0.5671) RiseTrig slew=(0.2622 0.206)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[3]/CLK (0.5744 0.5677) RiseTrig slew=(0.2622 0.2061)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[4]/CLK (0.5691 0.5622) RiseTrig slew=(0.2616 0.2032)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[0]/CLK (0.5686 0.5617) RiseTrig slew=(0.2616 0.203)

tx_core/axi_master/pfifo_datain_2_d_reg[0]/CLK (0.5688 0.5619) RiseTrig slew=(0.2616 0.2031)

tx_core/axi_master/pfifo_datain_2_d_reg[1]/CLK (0.575 0.5683) RiseTrig slew=(0.2622 0.2062)

tx_core/axi_master/pfifo_datain_2_d_reg[2]/CLK (0.5624 0.5549) RiseTrig slew=(0.2618 0.2028)

tx_core/axi_master/pfifo_datain_2_d_reg[3]/CLK (0.5624 0.5549) RiseTrig slew=(0.2618 0.2028)

tx_core/axi_master/pfifo_datain_2_d_reg[4]/CLK (0.5618 0.5543) RiseTrig slew=(0.2619 0.2028)

tx_core/axi_master/pfifo_datain_2_d_reg[7]/CLK (0.5614 0.5538) RiseTrig slew=(0.2625 0.2031)

tx_core/axi_master/pfifo_datain_2_d_reg[8]/CLK (0.5616 0.554) RiseTrig slew=(0.2619 0.2028)

tx_core/axi_master/pfifo_datain_2_d_reg[13]/CLK (0.5676 0.5606) RiseTrig slew=(0.2616 0.2028)

tx_core/axi_master/pfifo_datain_2_d_reg[17]/CLK (0.5752 0.5685) RiseTrig slew=(0.2622 0.2062)

tx_core/axi_master/pfifo_datain_2_d_reg[20]/CLK (0.5727 0.566) RiseTrig slew=(0.2622 0.2057)

tx_core/axi_master/pfifo_datain_2_d_reg[21]/CLK (0.5626 0.5552) RiseTrig slew=(0.2625 0.203)

tx_core/axi_master/pfifo_datain_2_d_reg[22]/CLK (0.574 0.5674) RiseTrig slew=(0.2622 0.206)

tx_core/axi_master/pfifo_datain_2_d_reg[25]/CLK (0.5728 0.5661) RiseTrig slew=(0.2622 0.2057)

tx_core/axi_master/pfifo_datain_2_d_reg[26]/CLK (0.56 0.552) RiseTrig slew=(0.2624 0.2031)

tx_core/axi_master/pfifo_datain_2_d_reg[29]/CLK (0.5605 0.5526) RiseTrig slew=(0.2621 0.2029)

tx_core/axi_master/pfifo_datain_2_d_reg[36]/CLK (0.5624 0.5549) RiseTrig slew=(0.2618 0.2028)

tx_core/axi_master/pfifo_datain_2_d_reg[49]/CLK (0.562 0.5545) RiseTrig slew=(0.2618 0.2028)

tx_core/axi_master/pfifo_datain_2_d_reg[55]/CLK (0.5748 0.5681) RiseTrig slew=(0.2622 0.2062)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[0]/CLK (0.562 0.5544) RiseTrig slew=(0.2618 0.2028)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[1]/CLK (0.568 0.5611) RiseTrig slew=(0.2616 0.2028)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[2]/CLK (0.569 0.5621) RiseTrig slew=(0.2616 0.2031)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[3]/CLK (0.5621 0.5546) RiseTrig slew=(0.2618 0.2028)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[1]/CLK (0.5703 0.5635) RiseTrig slew=(0.262 0.2049)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[2]/CLK (0.5686 0.5617) RiseTrig slew=(0.2616 0.203)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[4]/CLK (0.5691 0.5622) RiseTrig slew=(0.2616 0.2032)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[1]/CLK (0.5623 0.5548) RiseTrig slew=(0.2618 0.2028)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[4]/CLK (0.5617 0.5541) RiseTrig slew=(0.2619 0.2028)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[5]/CLK (0.5619 0.5543) RiseTrig slew=(0.2619 0.2028)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[0]/CLK (0.569 0.5621) RiseTrig slew=(0.2616 0.2031)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[1]/CLK (0.562 0.5544) RiseTrig slew=(0.2618 0.2028)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[2]/CLK (0.5624 0.555) RiseTrig slew=(0.2617 0.2028)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[5]/CLK (0.5625 0.555) RiseTrig slew=(0.2617 0.2028)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[0]/CLK (0.5728 0.566) RiseTrig slew=(0.2622 0.2057)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[1]/CLK (0.5752 0.5685) RiseTrig slew=(0.2622 0.2062)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[2]/CLK (0.5583 0.55) RiseTrig slew=(0.2623 0.2032)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[3]/CLK (0.559 0.5508) RiseTrig slew=(0.2623 0.2031)

tx_core/axi_slave/burst_addr_d_reg[4]/CLK (0.5716 0.5648) RiseTrig slew=(0.2621 0.2054)

tx_core/axi_slave/burst_addr_d_reg[5]/CLK (0.5659 0.5589) RiseTrig slew=(0.2621 0.2029)

tx_core/axi_slave/burst_addr_d_reg[6]/CLK (0.5639 0.5568) RiseTrig slew=(0.262 0.2028)

tx_core/axi_slave/burst_addr_d_reg[7]/CLK (0.5639 0.5568) RiseTrig slew=(0.262 0.2028)

tx_core/axi_slave/burst_addr_d_reg[8]/CLK (0.5647 0.5575) RiseTrig slew=(0.2618 0.2028)

tx_core/axi_slave/burst_addr_d_reg[9]/CLK (0.565 0.5578) RiseTrig slew=(0.2617 0.2028)

tx_core/axi_slave/burst_addr_d_reg[10]/CLK (0.5654 0.5583) RiseTrig slew=(0.2616 0.2028)

tx_core/axi_slave/burst_addr_d_reg[12]/CLK (0.5671 0.5602) RiseTrig slew=(0.2619 0.2035)

tx_core/axi_slave/burst_addr_d_reg[13]/CLK (0.5683 0.5614) RiseTrig slew=(0.2618 0.2041)

tx_core/axi_slave/burst_addr_d_reg[14]/CLK (0.5719 0.5652) RiseTrig slew=(0.2622 0.2055)

tx_core/axi_slave/burst_addr_d_reg[15]/CLK (0.572 0.5652) RiseTrig slew=(0.2622 0.2055)

tx_core/axi_slave/burst_addr_d_reg[16]/CLK (0.5657 0.5586) RiseTrig slew=(0.2616 0.2028)

tx_core/axi_slave/burst_addr_d_reg[17]/CLK (0.5659 0.5588) RiseTrig slew=(0.2616 0.2028)

tx_core/axi_slave/burst_addr_d_reg[18]/CLK (0.566 0.5589) RiseTrig slew=(0.2616 0.2028)

tx_core/axi_slave/burst_addr_d_reg[23]/CLK (0.5687 0.5618) RiseTrig slew=(0.2616 0.2031)

tx_core/axi_slave/burst_addr_d_reg[25]/CLK (0.5689 0.562) RiseTrig slew=(0.2616 0.2031)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[1]/CLK (0.5515 0.5444) RiseTrig slew=(0.2416 0.1962)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[2]/CLK (0.5537 0.5468) RiseTrig slew=(0.2416 0.1959)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[3]/CLK (0.5502 0.5429) RiseTrig slew=(0.2416 0.1962)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[4]/CLK (0.5527 0.5457) RiseTrig slew=(0.2416 0.1961)

tx_core/axi_master/pfifo_datain_0_d_reg[0]/CLK (0.5536 0.5468) RiseTrig slew=(0.2416 0.1959)

tx_core/axi_master/pfifo_datain_0_d_reg[5]/CLK (0.5531 0.5462) RiseTrig slew=(0.2416 0.196)

tx_core/axi_master/pfifo_datain_0_d_reg[6]/CLK (0.5679 0.5587) RiseTrig slew=(0.2416 0.1949)

tx_core/axi_master/pfifo_datain_0_d_reg[10]/CLK (0.5585 0.5511) RiseTrig slew=(0.2416 0.1967)

tx_core/axi_master/pfifo_datain_0_d_reg[13]/CLK (0.5517 0.5446) RiseTrig slew=(0.2416 0.1961)

tx_core/axi_master/pfifo_datain_0_d_reg[14]/CLK (0.5529 0.546) RiseTrig slew=(0.2416 0.1971)

tx_core/axi_master/pfifo_datain_0_d_reg[15]/CLK (0.5522 0.5452) RiseTrig slew=(0.2416 0.196)

tx_core/axi_master/pfifo_datain_0_d_reg[17]/CLK (0.5493 0.5419) RiseTrig slew=(0.2416 0.1962)

tx_core/axi_master/pfifo_datain_0_d_reg[18]/CLK (0.548 0.5406) RiseTrig slew=(0.2416 0.1964)

tx_core/axi_master/pfifo_datain_0_d_reg[19]/CLK (0.5528 0.5458) RiseTrig slew=(0.2416 0.196)

tx_core/axi_master/pfifo_datain_0_d_reg[21]/CLK (0.5537 0.5468) RiseTrig slew=(0.2416 0.1959)

tx_core/axi_master/pfifo_datain_0_d_reg[23]/CLK (0.5494 0.5419) RiseTrig slew=(0.2416 0.1967)

tx_core/axi_master/pfifo_datain_0_d_reg[24]/CLK (0.5662 0.5573) RiseTrig slew=(0.2416 0.1953)

tx_core/axi_master/pfifo_datain_0_d_reg[30]/CLK (0.5521 0.5451) RiseTrig slew=(0.2416 0.196)

tx_core/axi_master/pfifo_datain_0_d_reg[37]/CLK (0.5614 0.5535) RiseTrig slew=(0.2416 0.1964)

tx_core/axi_master/pfifo_datain_0_d_reg[38]/CLK (0.5564 0.5495) RiseTrig slew=(0.2416 0.197)

tx_core/axi_master/pfifo_datain_0_d_reg[46]/CLK (0.5586 0.5512) RiseTrig slew=(0.2416 0.1968)

tx_core/axi_master/pfifo_datain_0_d_reg[47]/CLK (0.5601 0.5524) RiseTrig slew=(0.2416 0.1966)

tx_core/axi_master/pfifo_datain_0_d_reg[49]/CLK (0.5584 0.551) RiseTrig slew=(0.2416 0.1968)

tx_core/axi_master/pfifo_datain_0_d_reg[58]/CLK (0.5586 0.5512) RiseTrig slew=(0.2416 0.1967)

tx_core/axi_master/pfifo_datain_2_d_reg[5]/CLK (0.5651 0.5564) RiseTrig slew=(0.2416 0.1956)

tx_core/axi_master/pfifo_datain_2_d_reg[34]/CLK (0.5522 0.5452) RiseTrig slew=(0.2416 0.196)

tx_core/axi_master/pfifo_datain_2_d_reg[35]/CLK (0.5653 0.5566) RiseTrig slew=(0.2416 0.1956)

tx_core/axi_master/pfifo_datain_2_d_reg[39]/CLK (0.5519 0.5449) RiseTrig slew=(0.2416 0.1961)

tx_core/axi_master/pfifo_datain_2_d_reg[42]/CLK (0.5545 0.5476) RiseTrig slew=(0.2416 0.1958)

tx_core/axi_master/pfifo_datain_2_d_reg[50]/CLK (0.5519 0.5448) RiseTrig slew=(0.2416 0.1961)

tx_core/axi_master/pfifo_datain_1_d_reg[1]/CLK (0.5669 0.5579) RiseTrig slew=(0.2416 0.1951)

tx_core/axi_master/pfifo_datain_1_d_reg[17]/CLK (0.5507 0.5435) RiseTrig slew=(0.2416 0.1969)

tx_core/axi_master/pfifo_datain_1_d_reg[21]/CLK (0.5541 0.5473) RiseTrig slew=(0.2416 0.1959)

tx_core/axi_master/pfifo_datain_1_d_reg[27]/CLK (0.5511 0.5439) RiseTrig slew=(0.2416 0.1962)

tx_core/axi_master/pfifo_datain_1_d_reg[31]/CLK (0.5543 0.5475) RiseTrig slew=(0.2416 0.1958)

tx_core/axi_master/pfifo_datain_1_d_reg[35]/CLK (0.5513 0.5441) RiseTrig slew=(0.2416 0.1961)

tx_core/axi_master/pfifo_datain_1_d_reg[38]/CLK (0.5585 0.5511) RiseTrig slew=(0.2416 0.1968)

tx_core/axi_master/pfifo_datain_1_d_reg[41]/CLK (0.5506 0.5434) RiseTrig slew=(0.2416 0.1962)

tx_core/axi_master/pfifo_datain_1_d_reg[45]/CLK (0.5678 0.5587) RiseTrig slew=(0.2416 0.1949)

tx_core/axi_master/pfifo_datain_1_d_reg[47]/CLK (0.558 0.5507) RiseTrig slew=(0.2416 0.1968)

tx_core/axi_master/pfifo_datain_1_d_reg[49]/CLK (0.5585 0.5511) RiseTrig slew=(0.2416 0.1967)

tx_core/axi_master/pfifo_datain_1_d_reg[51]/CLK (0.549 0.5416) RiseTrig slew=(0.2416 0.1962)

tx_core/axi_master/pfifo_datain_1_d_reg[52]/CLK (0.5528 0.5459) RiseTrig slew=(0.2416 0.196)

tx_core/axi_master/pfifo_datain_1_d_reg[53]/CLK (0.5633 0.555) RiseTrig slew=(0.2416 0.1961)

tx_core/axi_master/pfifo_datain_1_d_reg[58]/CLK (0.5581 0.5508) RiseTrig slew=(0.2416 0.1968)

tx_core/axi_master/pfifo_datain_1_d_reg[60]/CLK (0.5625 0.5544) RiseTrig slew=(0.2416 0.1962)

tx_core/axi_master/pfifo_datain_1_d_reg[61]/CLK (0.5527 0.5457) RiseTrig slew=(0.2416 0.196)

tx_core/axi_master/pfifo_datain_1_d_reg[63]/CLK (0.5467 0.5394) RiseTrig slew=(0.2416 0.1961)

tx_core/tx_crc/crcpkt1/data16_d_reg[0]/CLK (0.5545 0.5477) RiseTrig slew=(0.2416 0.1958)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[16]/CLK (0.5545 0.5477) RiseTrig slew=(0.2416 0.1958)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[20]/CLK (0.5546 0.5478) RiseTrig slew=(0.2416 0.1958)

tx_core/tx_crc/crcpkt1/data24_d_reg[16]/CLK (0.5685 0.5592) RiseTrig slew=(0.2416 0.1949)

tx_core/tx_crc/crcpkt1/data24_d_reg[11]/CLK (0.5546 0.5477) RiseTrig slew=(0.2416 0.1958)

tx_core/tx_crc/crcpkt1/crc_reg[30]/CLK (0.5543 0.5475) RiseTrig slew=(0.2416 0.1958)

tx_core/tx_crc/crcpkt1/crc_reg[23]/CLK (0.5543 0.5475) RiseTrig slew=(0.2416 0.1958)

tx_core/tx_crc/crcpkt1/crc_reg[20]/CLK (0.5539 0.547) RiseTrig slew=(0.2416 0.1959)

tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[0]/CLK (0.5529 0.5459) RiseTrig slew=(0.2416 0.196)

tx_core/tx_crc/crcfifo1/depth_left_reg[2]/CLK (0.5678 0.5586) RiseTrig slew=(0.2416 0.1949)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[5]/CLK (0.5578 0.5503) RiseTrig slew=(0.2548 0.2056)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[4]/CLK (0.5587 0.5515) RiseTrig slew=(0.2551 0.2054)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[5]/CLK (0.5576 0.5502) RiseTrig slew=(0.2548 0.2056)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[0]/CLK (0.56 0.553) RiseTrig slew=(0.2569 0.2069)

tx_core/axi_master/pfifo_datain_0_d_reg[1]/CLK (0.5659 0.5594) RiseTrig slew=(0.2584 0.2058)

tx_core/axi_master/pfifo_datain_0_d_reg[2]/CLK (0.5703 0.5639) RiseTrig slew=(0.26 0.2042)

tx_core/axi_master/pfifo_datain_0_d_reg[4]/CLK (0.559 0.5518) RiseTrig slew=(0.2568 0.207)

tx_core/axi_master/pfifo_datain_0_d_reg[7]/CLK (0.5605 0.5536) RiseTrig slew=(0.2572 0.2069)

tx_core/axi_master/pfifo_datain_0_d_reg[8]/CLK (0.5576 0.5501) RiseTrig slew=(0.2548 0.2056)

tx_core/axi_master/pfifo_datain_0_d_reg[11]/CLK (0.5709 0.5644) RiseTrig slew=(0.2602 0.2042)

tx_core/axi_master/pfifo_datain_0_d_reg[26]/CLK (0.561 0.5542) RiseTrig slew=(0.2573 0.2069)

tx_core/axi_master/pfifo_datain_0_d_reg[44]/CLK (0.5673 0.5609) RiseTrig slew=(0.259 0.2054)

tx_core/axi_master/pfifo_datain_0_d_reg[60]/CLK (0.5674 0.5609) RiseTrig slew=(0.259 0.2053)

tx_core/axi_master/pfifo_datain_0_d_reg[63]/CLK (0.5684 0.562) RiseTrig slew=(0.2594 0.205)

tx_core/axi_master/pfifo_datain_2_d_reg[6]/CLK (0.5599 0.5529) RiseTrig slew=(0.2569 0.2069)

tx_core/axi_master/pfifo_datain_2_d_reg[9]/CLK (0.56 0.553) RiseTrig slew=(0.2553 0.2052)

tx_core/axi_master/pfifo_datain_2_d_reg[10]/CLK (0.5574 0.5499) RiseTrig slew=(0.2548 0.2056)

tx_core/axi_master/pfifo_datain_2_d_reg[11]/CLK (0.5609 0.554) RiseTrig slew=(0.2554 0.2049)

tx_core/axi_master/pfifo_datain_2_d_reg[12]/CLK (0.5451 0.5371) RiseTrig slew=(0.2525 0.2042)

tx_core/axi_master/pfifo_datain_2_d_reg[14]/CLK (0.5589 0.5516) RiseTrig slew=(0.2552 0.2054)

tx_core/axi_master/pfifo_datain_2_d_reg[15]/CLK (0.5607 0.5538) RiseTrig slew=(0.2569 0.2067)

tx_core/axi_master/pfifo_datain_2_d_reg[16]/CLK (0.5607 0.5537) RiseTrig slew=(0.2569 0.2067)

tx_core/axi_master/pfifo_datain_2_d_reg[18]/CLK (0.5498 0.5414) RiseTrig slew=(0.2525 0.2058)

tx_core/axi_master/pfifo_datain_2_d_reg[19]/CLK (0.5567 0.5491) RiseTrig slew=(0.256 0.2071)

tx_core/axi_master/pfifo_datain_2_d_reg[23]/CLK (0.5604 0.5534) RiseTrig slew=(0.2553 0.2051)

tx_core/axi_master/pfifo_datain_2_d_reg[27]/CLK (0.5598 0.5528) RiseTrig slew=(0.2569 0.2069)

tx_core/axi_master/pfifo_datain_2_d_reg[28]/CLK (0.5535 0.5454) RiseTrig slew=(0.2546 0.2067)

tx_core/axi_master/pfifo_datain_2_d_reg[30]/CLK (0.5512 0.5428) RiseTrig slew=(0.2533 0.2063)

tx_core/axi_master/pfifo_datain_2_d_reg[31]/CLK (0.561 0.554) RiseTrig slew=(0.2554 0.2049)

tx_core/axi_master/pfifo_datain_2_d_reg[37]/CLK (0.5576 0.5502) RiseTrig slew=(0.2548 0.2056)

tx_core/axi_master/pfifo_datain_2_d_reg[38]/CLK (0.5598 0.5527) RiseTrig slew=(0.2553 0.2052)

tx_core/axi_master/pfifo_datain_2_d_reg[40]/CLK (0.5587 0.5514) RiseTrig slew=(0.2551 0.2055)

tx_core/axi_master/pfifo_datain_2_d_reg[43]/CLK (0.5567 0.549) RiseTrig slew=(0.2547 0.2057)

tx_core/axi_master/pfifo_datain_2_d_reg[44]/CLK (0.5555 0.5477) RiseTrig slew=(0.2544 0.2058)

tx_core/axi_master/pfifo_datain_2_d_reg[45]/CLK (0.561 0.5541) RiseTrig slew=(0.2554 0.2049)

tx_core/axi_master/pfifo_datain_2_d_reg[46]/CLK (0.5708 0.5643) RiseTrig slew=(0.2602 0.2042)

tx_core/axi_master/pfifo_datain_2_d_reg[47]/CLK (0.5522 0.5439) RiseTrig slew=(0.2533 0.2059)

tx_core/axi_master/pfifo_datain_2_d_reg[48]/CLK (0.5578 0.5504) RiseTrig slew=(0.255 0.2056)

tx_core/axi_master/pfifo_datain_2_d_reg[51]/CLK (0.5611 0.5541) RiseTrig slew=(0.2554 0.2049)

tx_core/axi_master/pfifo_datain_2_d_reg[52]/CLK (0.5565 0.5489) RiseTrig slew=(0.2546 0.2057)

tx_core/axi_master/pfifo_datain_2_d_reg[53]/CLK (0.5706 0.5642) RiseTrig slew=(0.2601 0.2042)

tx_core/axi_master/pfifo_datain_2_d_reg[54]/CLK (0.5577 0.5503) RiseTrig slew=(0.2548 0.2056)

tx_core/axi_master/pfifo_datain_2_d_reg[58]/CLK (0.5707 0.5642) RiseTrig slew=(0.2602 0.2042)

tx_core/axi_master/pfifo_datain_2_d_reg[60]/CLK (0.5706 0.5642) RiseTrig slew=(0.2601 0.2042)

tx_core/axi_master/pfifo_datain_2_d_reg[63]/CLK (0.5641 0.5575) RiseTrig slew=(0.2577 0.2063)

tx_core/axi_master/pfifo_datain_1_d_reg[2]/CLK (0.5698 0.5634) RiseTrig slew=(0.2599 0.2044)

tx_core/axi_master/pfifo_datain_1_d_reg[7]/CLK (0.5626 0.5559) RiseTrig slew=(0.2575 0.2067)

tx_core/axi_master/pfifo_datain_1_d_reg[8]/CLK (0.5579 0.5505) RiseTrig slew=(0.2549 0.2055)

tx_core/axi_master/pfifo_datain_1_d_reg[11]/CLK (0.5694 0.563) RiseTrig slew=(0.2598 0.2045)

tx_core/axi_master/pfifo_datain_1_d_reg[26]/CLK (0.5605 0.5536) RiseTrig slew=(0.2569 0.2068)

tx_core/axi_master/pfifo_datain_1_d_reg[36]/CLK (0.5706 0.5642) RiseTrig slew=(0.2601 0.2042)

tx_core/axi_master/pfifo_datain_1_d_reg[44]/CLK (0.558 0.5506) RiseTrig slew=(0.2549 0.2055)

tx_core/axi_master/pfifo_datain_1_d_reg[54]/CLK (0.5708 0.5644) RiseTrig slew=(0.2602 0.2042)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[4]/CLK (0.5577 0.5503) RiseTrig slew=(0.2548 0.2056)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[5]/CLK (0.5578 0.5504) RiseTrig slew=(0.2549 0.2055)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[0]/CLK (0.5594 0.5522) RiseTrig slew=(0.2552 0.2053)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[3]/CLK (0.5597 0.5526) RiseTrig slew=(0.2553 0.2052)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[4]/CLK (0.5573 0.5498) RiseTrig slew=(0.2548 0.2056)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[5]/CLK (0.5577 0.5502) RiseTrig slew=(0.2548 0.2056)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[4]/CLK (0.5598 0.5527) RiseTrig slew=(0.2553 0.2052)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[5]/CLK (0.5596 0.5525) RiseTrig slew=(0.2553 0.2053)

tx_core/tx_crc/crcfifo1/depth_left_reg[0]/CLK (0.566 0.5595) RiseTrig slew=(0.2584 0.2058)

tx_core/tx_crc/crcfifo1/depth_left_reg[1]/CLK (0.566 0.5595) RiseTrig slew=(0.2584 0.2058)

tx_core/tx_crc/crcfifo1/depth_left_reg[3]/CLK (0.5659 0.5594) RiseTrig slew=(0.2584 0.2058)

tx_core/tx_crc/crcfifo1/depth_left_reg[4]/CLK (0.5657 0.5592) RiseTrig slew=(0.2583 0.2059)

tx_core/tx_crc/crcpkt1/data16_d_reg[11]/CLK (0.5353 0.5461) RiseTrig slew=(0.1967 0.1697)

tx_core/tx_crc/crcpkt1/data64_d_reg[3]/CLK (0.5384 0.549) RiseTrig slew=(0.1967 0.1709)

tx_core/tx_crc/crcpkt1/data56_d_reg[54]/CLK (0.5388 0.5494) RiseTrig slew=(0.1967 0.1711)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[26]/CLK (0.5353 0.546) RiseTrig slew=(0.1967 0.1697)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[27]/CLK (0.5321 0.543) RiseTrig slew=(0.1967 0.1697)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[2]/CLK (0.5284 0.5394) RiseTrig slew=(0.1967 0.1699)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[11]/CLK (0.5358 0.5465) RiseTrig slew=(0.1967 0.1697)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[11]/CLK (0.5413 0.5518) RiseTrig slew=(0.1976 0.1727)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[9]/CLK (0.5292 0.5401) RiseTrig slew=(0.1967 0.1697)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[4]/CLK (0.5358 0.5465) RiseTrig slew=(0.1967 0.1697)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[25]/CLK (0.5414 0.5519) RiseTrig slew=(0.1976 0.1728)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[8]/CLK (0.5285 0.5395) RiseTrig slew=(0.1967 0.1698)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[8]/CLK (0.5412 0.5517) RiseTrig slew=(0.1975 0.1727)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[3]/CLK (0.5313 0.5422) RiseTrig slew=(0.1967 0.1697)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[10]/CLK (0.53 0.5409) RiseTrig slew=(0.1967 0.1697)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[15]/CLK (0.5355 0.5463) RiseTrig slew=(0.1967 0.1697)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[6]/CLK (0.5327 0.5435) RiseTrig slew=(0.1967 0.1697)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[7]/CLK (0.5338 0.5446) RiseTrig slew=(0.1967 0.1697)

tx_core/tx_crc/crcpkt1/crc_reg[14]/CLK (0.539 0.5496) RiseTrig slew=(0.1967 0.1712)

tx_core/tx_crc/crcpkt1/crc_reg[13]/CLK (0.5391 0.5497) RiseTrig slew=(0.1967 0.1713)

tx_core/tx_crc/crcpkt1/crc_reg[17]/CLK (0.5349 0.5457) RiseTrig slew=(0.1967 0.1697)

tx_core/tx_crc/crcpkt1/crc_reg[3]/CLK (0.535 0.5457) RiseTrig slew=(0.1967 0.1697)

tx_core/tx_crc/crcpkt1/crc_reg[6]/CLK (0.5343 0.5451) RiseTrig slew=(0.1967 0.1697)

tx_core/tx_crc/crcpkt1/crc_reg[16]/CLK (0.539 0.5496) RiseTrig slew=(0.1967 0.1712)

tx_core/tx_crc/crcpkt1/crc_reg[7]/CLK (0.5386 0.5492) RiseTrig slew=(0.1967 0.171)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[2]/CLK (0.5341 0.5449) RiseTrig slew=(0.1967 0.1697)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[0]/CLK (0.5393 0.5499) RiseTrig slew=(0.1967 0.1716)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[17]/CLK (0.5391 0.5497) RiseTrig slew=(0.1967 0.1715)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[8]/CLK (0.5409 0.5514) RiseTrig slew=(0.1974 0.1725)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[5]/CLK (0.5335 0.5443) RiseTrig slew=(0.1967 0.1697)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[10]/CLK (0.5369 0.5476) RiseTrig slew=(0.1967 0.1701)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[15]/CLK (0.5371 0.5477) RiseTrig slew=(0.1967 0.1701)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[16]/CLK (0.5407 0.5512) RiseTrig slew=(0.1973 0.1724)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[7]/CLK (0.5393 0.5498) RiseTrig slew=(0.1967 0.1717)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[0]/CLK (0.5341 0.5417) RiseTrig slew=(0.2405 0.1964)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[1]/CLK (0.5397 0.5474) RiseTrig slew=(0.2428 0.2024)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[2]/CLK (0.545 0.5529) RiseTrig slew=(0.2434 0.2053)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[3]/CLK (0.5443 0.5521) RiseTrig slew=(0.2435 0.2051)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[4]/CLK (0.5447 0.5526) RiseTrig slew=(0.2434 0.2052)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[5]/CLK (0.5451 0.553) RiseTrig slew=(0.2434 0.2053)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[1]/CLK (0.5434 0.5513) RiseTrig slew=(0.2435 0.205)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[2]/CLK (0.545 0.5529) RiseTrig slew=(0.2434 0.2053)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[3]/CLK (0.5358 0.5434) RiseTrig slew=(0.241 0.1976)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[4]/CLK (0.5368 0.5444) RiseTrig slew=(0.2418 0.1996)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[5]/CLK (0.5356 0.5432) RiseTrig slew=(0.241 0.1975)

tx_core/tx_crc/crcpkt1/data64_d_reg[26]/CLK (0.5604 0.5699) RiseTrig slew=(0.242 0.2079)

tx_core/tx_crc/crcpkt1/data64_d_reg[22]/CLK (0.5557 0.5647) RiseTrig slew=(0.2426 0.2085)

tx_core/tx_crc/crcpkt1/data64_d_reg[18]/CLK (0.5557 0.5646) RiseTrig slew=(0.2427 0.2086)

tx_core/tx_crc/crcpkt1/data64_d_reg[5]/CLK (0.5542 0.5629) RiseTrig slew=(0.2431 0.2086)

tx_core/tx_crc/crcpkt1/data56_d_reg[48]/CLK (0.5606 0.5701) RiseTrig slew=(0.242 0.2079)

tx_core/tx_crc/crcpkt1/data56_d_reg[47]/CLK (0.5561 0.5651) RiseTrig slew=(0.2425 0.2085)

tx_core/tx_crc/crcpkt1/data56_d_reg[27]/CLK (0.5601 0.5696) RiseTrig slew=(0.242 0.208)

tx_core/tx_crc/crcpkt1/data56_d_reg[23]/CLK (0.5598 0.5692) RiseTrig slew=(0.242 0.2081)

tx_core/tx_crc/crcpkt1/data56_d_reg[22]/CLK (0.5353 0.5429) RiseTrig slew=(0.241 0.1975)

tx_core/tx_crc/crcpkt1/data56_d_reg[16]/CLK (0.531 0.5386) RiseTrig slew=(0.2383 0.192)

tx_core/tx_crc/crcpkt1/data56_d_reg[15]/CLK (0.5351 0.5427) RiseTrig slew=(0.2409 0.1974)

tx_core/tx_crc/crcpkt1/data56_d_reg[14]/CLK (0.5594 0.5687) RiseTrig slew=(0.242 0.2082)

tx_core/tx_crc/crcpkt1/data56_d_reg[13]/CLK (0.531 0.5385) RiseTrig slew=(0.2383 0.192)

tx_core/tx_crc/crcpkt1/data56_d_reg[11]/CLK (0.5583 0.5675) RiseTrig slew=(0.242 0.2084)

tx_core/tx_crc/crcpkt1/data56_d_reg[10]/CLK (0.5304 0.538) RiseTrig slew=(0.2382 0.1921)

tx_core/tx_crc/crcpkt1/data56_d_reg[9]/CLK (0.5307 0.5383) RiseTrig slew=(0.2383 0.192)

tx_core/tx_crc/crcpkt1/data56_d_reg[8]/CLK (0.532 0.5395) RiseTrig slew=(0.2392 0.1937)

tx_core/tx_crc/crcpkt1/data56_d_reg[7]/CLK (0.5575 0.5666) RiseTrig slew=(0.2421 0.2085)

tx_core/tx_crc/crcpkt1/data56_d_reg[6]/CLK (0.556 0.5649) RiseTrig slew=(0.2425 0.2085)

tx_core/tx_crc/crcpkt1/data56_d_reg[5]/CLK (0.5607 0.5702) RiseTrig slew=(0.242 0.2078)

tx_core/tx_crc/crcpkt1/data56_d_reg[4]/CLK (0.531 0.5385) RiseTrig slew=(0.2383 0.192)

tx_core/tx_crc/crcpkt1/data56_d_reg[2]/CLK (0.5577 0.5669) RiseTrig slew=(0.242 0.2085)

tx_core/tx_crc/crcpkt1/data56_d_reg[1]/CLK (0.557 0.5661) RiseTrig slew=(0.2422 0.2085)

tx_core/tx_crc/crcpkt1/data56_d_reg[0]/CLK (0.5319 0.5395) RiseTrig slew=(0.2392 0.1937)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[4]/CLK (0.5603 0.5698) RiseTrig slew=(0.242 0.2079)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[24]/CLK (0.5593 0.5687) RiseTrig slew=(0.242 0.2082)

tx_core/axi_slave/w_ach_cur_state_reg[0]/CLK (0.5359 0.5436) RiseTrig slew=(0.241 0.1976)

tx_core/axi_slave/awready_d_reg/CLK (0.5361 0.5437) RiseTrig slew=(0.2411 0.1976)

tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[0]/CLK (0.5451 0.553) RiseTrig slew=(0.2434 0.2053)

tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[1]/CLK (0.5448 0.5527) RiseTrig slew=(0.2434 0.2052)

tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[2]/CLK (0.5445 0.5524) RiseTrig slew=(0.2434 0.2052)

tx_core/tx_rs/bvalid_reg[6]/CLK (0.5563 0.5653) RiseTrig slew=(0.2424 0.2085)

tx_core/tx_rs/bvalid_reg[2]/CLK (0.5559 0.5649) RiseTrig slew=(0.2426 0.2085)

tx_core/tx_rs/crc_left_d_reg[28]/CLK (0.5567 0.5657) RiseTrig slew=(0.2423 0.2084)

tx_core/tx_rs/crc_left_d_reg[30]/CLK (0.5566 0.5657) RiseTrig slew=(0.2423 0.2084)

tx_core/tx_rs/pkt_ctrl_d_reg[5]/CLK (0.5536 0.5623) RiseTrig slew=(0.2432 0.2085)

tx_core/tx_rs/pkt_ctrl_d_reg[6]/CLK (0.5466 0.5544) RiseTrig slew=(0.2438 0.2067)

tx_core/tx_rs/xgmii_tx_hold_reg[28]/CLK (0.5516 0.5598) RiseTrig slew=(0.2436 0.2083)

tx_core/tx_rs/xgmii_tx_hold_reg[37]/CLK (0.5447 0.5526) RiseTrig slew=(0.2437 0.2058)

tx_core/tx_rs/xgmii_txd_d_reg[29]/CLK (0.5453 0.5531) RiseTrig slew=(0.2438 0.2061)

tx_core/tx_rs/xgmii_tx_hold_reg[38]/CLK (0.5502 0.5582) RiseTrig slew=(0.2438 0.208)

tx_core/tx_rs/xgmii_tx_hold_reg[56]/CLK (0.5535 0.5621) RiseTrig slew=(0.2432 0.2085)

tx_core/tx_rs/xgmii_txd_d_reg[4]/CLK (0.5483 0.556) RiseTrig slew=(0.2438 0.2073)

tx_core/tx_rs/xgmii_txd_d_reg[6]/CLK (0.5486 0.5563) RiseTrig slew=(0.2438 0.2073)

tx_core/tx_rs/xgmii_txd_d_reg[0]/CLK (0.5481 0.5558) RiseTrig slew=(0.2438 0.2073)

tx_core/tx_rs/crc_tx_d_reg[6]/CLK (0.545 0.5529) RiseTrig slew=(0.2434 0.2053)

tx_core/tx_rs/crc_tx_d_reg[20]/CLK (0.5486 0.5563) RiseTrig slew=(0.2438 0.2073)

tx_core/tx_rs/crc_tx_d_reg[30]/CLK (0.5449 0.5528) RiseTrig slew=(0.2434 0.2053)

tx_core/tx_crc/crcpkt1/data48_d_reg[45]/CLK (0.5812 0.5856) RiseTrig slew=(0.2367 0.2061)

tx_core/tx_crc/crcpkt1/data48_d_reg[43]/CLK (0.5683 0.5741) RiseTrig slew=(0.2367 0.1953)

tx_core/tx_crc/crcpkt1/data48_d_reg[42]/CLK (0.567 0.5728) RiseTrig slew=(0.2367 0.197)

tx_core/tx_crc/crcpkt1/data48_d_reg[40]/CLK (0.5701 0.5759) RiseTrig slew=(0.2367 0.1961)

tx_core/tx_crc/crcpkt1/data48_d_reg[39]/CLK (0.5631 0.5691) RiseTrig slew=(0.2367 0.1959)

tx_core/tx_crc/crcpkt1/data48_d_reg[38]/CLK (0.5914 0.5954) RiseTrig slew=(0.2367 0.2082)

tx_core/tx_crc/crcpkt1/data48_d_reg[35]/CLK (0.5809 0.5853) RiseTrig slew=(0.2367 0.206)

tx_core/tx_crc/crcpkt1/data48_d_reg[34]/CLK (0.58 0.5846) RiseTrig slew=(0.2367 0.2061)

tx_core/tx_crc/crcpkt1/data48_d_reg[32]/CLK (0.5642 0.5702) RiseTrig slew=(0.2367 0.1954)

tx_core/tx_crc/crcpkt1/data48_d_reg[31]/CLK (0.5755 0.581) RiseTrig slew=(0.2367 0.2039)

tx_core/tx_crc/crcpkt1/data48_d_reg[29]/CLK (0.5829 0.5873) RiseTrig slew=(0.2367 0.207)

tx_core/tx_crc/crcpkt1/data48_d_reg[24]/CLK (0.5914 0.5953) RiseTrig slew=(0.2367 0.2082)

tx_core/tx_crc/crcpkt1/data48_d_reg[23]/CLK (0.5804 0.5849) RiseTrig slew=(0.2367 0.206)

tx_core/tx_crc/crcpkt1/data48_d_reg[20]/CLK (0.5683 0.5742) RiseTrig slew=(0.2367 0.1953)

tx_core/tx_crc/crcpkt1/data48_d_reg[19]/CLK (0.5849 0.5892) RiseTrig slew=(0.2367 0.2074)

tx_core/tx_crc/crcpkt1/data48_d_reg[17]/CLK (0.5849 0.5892) RiseTrig slew=(0.2367 0.2074)

tx_core/tx_crc/crcpkt1/data48_d_reg[16]/CLK (0.58 0.5847) RiseTrig slew=(0.2367 0.2059)

tx_core/tx_crc/crcpkt1/data48_d_reg[13]/CLK (0.5813 0.5857) RiseTrig slew=(0.2367 0.2061)

tx_core/tx_crc/crcpkt1/data48_d_reg[11]/CLK (0.5708 0.5766) RiseTrig slew=(0.2367 0.1964)

tx_core/tx_crc/crcpkt1/data56_d_reg[50]/CLK (0.5754 0.5809) RiseTrig slew=(0.2367 0.2039)

tx_core/tx_crc/crcpkt1/data56_d_reg[46]/CLK (0.5913 0.5952) RiseTrig slew=(0.2367 0.2082)

tx_core/tx_crc/crcpkt1/data56_d_reg[42]/CLK (0.5817 0.586) RiseTrig slew=(0.2367 0.2066)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[26]/CLK (0.5756 0.5811) RiseTrig slew=(0.2367 0.204)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[26]/CLK (0.5743 0.5798) RiseTrig slew=(0.2367 0.2034)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[29]/CLK (0.5851 0.5893) RiseTrig slew=(0.2367 0.2075)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[22]/CLK (0.5912 0.5951) RiseTrig slew=(0.2367 0.2082)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[22]/CLK (0.5898 0.5938) RiseTrig slew=(0.2367 0.2082)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[4]/CLK (0.5657 0.5716) RiseTrig slew=(0.2367 0.1953)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[25]/CLK (0.5808 0.5853) RiseTrig slew=(0.2367 0.206)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[24]/CLK (0.5756 0.5811) RiseTrig slew=(0.2367 0.204)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[13]/CLK (0.5859 0.5901) RiseTrig slew=(0.2367 0.2077)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[19]/CLK (0.564 0.57) RiseTrig slew=(0.2367 0.1959)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[8]/CLK (0.5872 0.5913) RiseTrig slew=(0.2367 0.2079)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[23]/CLK (0.5778 0.583) RiseTrig slew=(0.2367 0.2053)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[10]/CLK (0.5641 0.5701) RiseTrig slew=(0.2367 0.1959)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[16]/CLK (0.5656 0.5715) RiseTrig slew=(0.2367 0.1959)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[18]/CLK (0.5714 0.5771) RiseTrig slew=(0.2367 0.2013)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[18]/CLK (0.5794 0.5842) RiseTrig slew=(0.2367 0.2058)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[7]/CLK (0.5816 0.586) RiseTrig slew=(0.2367 0.2066)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[31]/CLK (0.5885 0.5926) RiseTrig slew=(0.2367 0.2081)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[0]/CLK (0.5738 0.5794) RiseTrig slew=(0.2367 0.1979)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[1]/CLK (0.574 0.5796) RiseTrig slew=(0.2367 0.198)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[3]/CLK (0.5744 0.58) RiseTrig slew=(0.2367 0.1981)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[4]/CLK (0.5743 0.5799) RiseTrig slew=(0.2367 0.1981)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[4]/CLK (0.5723 0.578) RiseTrig slew=(0.2367 0.1972)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[5]/CLK (0.5729 0.5786) RiseTrig slew=(0.2367 0.1975)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[6]/CLK (0.5721 0.5778) RiseTrig slew=(0.2367 0.1971)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[7]/CLK (0.5711 0.5768) RiseTrig slew=(0.2367 0.1966)

tx_core/tx_rs/bvalid_reg[7]/CLK (0.5694 0.5752) RiseTrig slew=(0.2367 0.1956)

tx_core/tx_rs/IDC_cnt_d_reg[0]/CLK (0.5914 0.5953) RiseTrig slew=(0.2367 0.2082)

tx_core/tx_rs/IDC_cnt_d_reg[1]/CLK (0.5912 0.5951) RiseTrig slew=(0.2367 0.2082)

tx_core/tx_rs/idlernd_cnt_d_reg[0]/CLK (0.5915 0.5954) RiseTrig slew=(0.2367 0.2082)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[5]/CLK (0.5735 0.5791) RiseTrig slew=(0.2367 0.1977)

tx_core/tx_crc/crcpkt1/data64_d_reg[48]/CLK (0.5666 0.5724) RiseTrig slew=(0.2319 0.2051)

tx_core/tx_crc/crcpkt1/data48_d_reg[41]/CLK (0.5638 0.5701) RiseTrig slew=(0.2317 0.205)

tx_core/tx_crc/crcpkt1/data48_d_reg[26]/CLK (0.569 0.5747) RiseTrig slew=(0.234 0.2067)

tx_core/tx_crc/crcpkt1/data48_d_reg[22]/CLK (0.5638 0.5701) RiseTrig slew=(0.2317 0.205)

tx_core/tx_crc/crcpkt1/data48_d_reg[15]/CLK (0.5707 0.5764) RiseTrig slew=(0.2346 0.2071)

tx_core/tx_crc/crcpkt1/data48_d_reg[14]/CLK (0.575 0.5807) RiseTrig slew=(0.2355 0.2075)

tx_core/tx_crc/crcpkt1/data48_d_reg[12]/CLK (0.572 0.5777) RiseTrig slew=(0.2349 0.2073)

tx_core/tx_crc/crcpkt1/data48_d_reg[10]/CLK (0.569 0.5747) RiseTrig slew=(0.234 0.2067)

tx_core/tx_crc/crcpkt1/data48_d_reg[9]/CLK (0.573 0.5787) RiseTrig slew=(0.2351 0.2074)

tx_core/tx_crc/crcpkt1/data48_d_reg[8]/CLK (0.5758 0.5814) RiseTrig slew=(0.2355 0.2075)

tx_core/tx_crc/crcpkt1/data48_d_reg[7]/CLK (0.5741 0.5797) RiseTrig slew=(0.2353 0.2074)

tx_core/tx_crc/crcpkt1/data48_d_reg[6]/CLK (0.5745 0.5802) RiseTrig slew=(0.2354 0.2075)

tx_core/tx_crc/crcpkt1/data48_d_reg[5]/CLK (0.5757 0.5813) RiseTrig slew=(0.2355 0.2075)

tx_core/tx_crc/crcpkt1/data48_d_reg[4]/CLK (0.5758 0.5814) RiseTrig slew=(0.2355 0.2075)

tx_core/tx_crc/crcpkt1/data48_d_reg[3]/CLK (0.57 0.5757) RiseTrig slew=(0.2344 0.2069)

tx_core/tx_crc/crcpkt1/data48_d_reg[2]/CLK (0.5754 0.581) RiseTrig slew=(0.2355 0.2075)

tx_core/tx_crc/crcpkt1/data48_d_reg[1]/CLK (0.5758 0.5814) RiseTrig slew=(0.2355 0.2075)

tx_core/tx_crc/crcpkt1/data48_d_reg[0]/CLK (0.5759 0.5815) RiseTrig slew=(0.2355 0.2075)

tx_core/tx_crc/crcpkt1/data56_d_reg[53]/CLK (0.5738 0.5794) RiseTrig slew=(0.2353 0.2074)

tx_core/tx_crc/crcpkt1/data56_d_reg[51]/CLK (0.5562 0.5635) RiseTrig slew=(0.2275 0.2006)

tx_core/tx_crc/crcpkt1/data56_d_reg[49]/CLK (0.5648 0.5709) RiseTrig slew=(0.2314 0.2047)

tx_core/tx_crc/crcpkt1/data56_d_reg[43]/CLK (0.5654 0.5714) RiseTrig slew=(0.2326 0.2057)

tx_core/tx_crc/crcpkt1/data56_d_reg[40]/CLK (0.5452 0.553) RiseTrig slew=(0.2281 0.1943)

tx_core/tx_crc/crcpkt1/data56_d_reg[34]/CLK (0.5695 0.5752) RiseTrig slew=(0.2342 0.2068)

tx_core/tx_crc/crcpkt1/data56_d_reg[31]/CLK (0.5629 0.5694) RiseTrig slew=(0.2306 0.2041)

tx_core/tx_crc/crcpkt1/data56_d_reg[30]/CLK (0.5637 0.5701) RiseTrig slew=(0.2309 0.2043)

tx_core/tx_crc/crcpkt1/data56_d_reg[29]/CLK (0.5686 0.5744) RiseTrig slew=(0.2325 0.2054)

tx_core/tx_crc/crcpkt1/data56_d_reg[28]/CLK (0.5562 0.5636) RiseTrig slew=(0.2275 0.2006)

tx_core/tx_crc/crcpkt1/data56_d_reg[25]/CLK (0.5675 0.5733) RiseTrig slew=(0.2322 0.2052)

tx_core/tx_crc/crcpkt1/data56_d_reg[24]/CLK (0.5636 0.5699) RiseTrig slew=(0.2309 0.2043)

tx_core/tx_crc/crcpkt1/data56_d_reg[21]/CLK (0.574 0.5796) RiseTrig slew=(0.2353 0.2074)

tx_core/tx_crc/crcpkt1/data56_d_reg[20]/CLK (0.5426 0.5506) RiseTrig slew=(0.2275 0.1924)

tx_core/tx_crc/crcpkt1/data56_d_reg[19]/CLK (0.541 0.549) RiseTrig slew=(0.2275 0.1925)

tx_core/tx_crc/crcpkt1/data56_d_reg[18]/CLK (0.5742 0.5798) RiseTrig slew=(0.2353 0.2074)

tx_core/tx_crc/crcpkt1/data56_d_reg[17]/CLK (0.5741 0.5797) RiseTrig slew=(0.2353 0.2074)

tx_core/tx_crc/crcpkt1/data56_d_reg[12]/CLK (0.5427 0.5506) RiseTrig slew=(0.2275 0.1924)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[29]/CLK (0.5534 0.5609) RiseTrig slew=(0.2275 0.198)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[27]/CLK (0.5509 0.5585) RiseTrig slew=(0.2275 0.1952)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[25]/CLK (0.5657 0.5716) RiseTrig slew=(0.2317 0.2049)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[21]/CLK (0.5689 0.5747) RiseTrig slew=(0.2325 0.2055)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[21]/CLK (0.5639 0.5702) RiseTrig slew=(0.231 0.2044)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[0]/CLK (0.5636 0.57) RiseTrig slew=(0.2317 0.205)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[0]/CLK (0.5604 0.5676) RiseTrig slew=(0.23 0.2036)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[13]/CLK (0.5683 0.5741) RiseTrig slew=(0.2324 0.2054)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[19]/CLK (0.5671 0.5728) RiseTrig slew=(0.2333 0.2062)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[23]/CLK (0.5636 0.57) RiseTrig slew=(0.2309 0.2043)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[10]/CLK (0.5745 0.5802) RiseTrig slew=(0.2354 0.2075)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[12]/CLK (0.5689 0.5746) RiseTrig slew=(0.2325 0.2054)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[6]/CLK (0.5639 0.5702) RiseTrig slew=(0.231 0.2044)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[6]/CLK (0.5628 0.5693) RiseTrig slew=(0.2306 0.2041)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[16]/CLK (0.5609 0.5679) RiseTrig slew=(0.2299 0.2036)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[7]/CLK (0.5678 0.5736) RiseTrig slew=(0.2323 0.2053)

tx_core/tx_crc/crcpkt1/crc_reg[21]/CLK (0.5405 0.5485) RiseTrig slew=(0.2275 0.1928)

tx_core/tx_crc/crcpkt1/data64_d_reg[57]/CLK (0.5327 0.5418) RiseTrig slew=(0.2061 0.1791)

tx_core/tx_crc/crcpkt1/data64_d_reg[45]/CLK (0.5273 0.5365) RiseTrig slew=(0.2061 0.176)

tx_core/tx_crc/crcpkt1/data64_d_reg[31]/CLK (0.5281 0.5374) RiseTrig slew=(0.2061 0.176)

tx_core/tx_crc/crcpkt1/data64_d_reg[30]/CLK (0.5268 0.5361) RiseTrig slew=(0.2061 0.176)

tx_core/tx_crc/crcpkt1/data64_d_reg[29]/CLK (0.5314 0.5405) RiseTrig slew=(0.2061 0.176)

tx_core/tx_crc/crcpkt1/data64_d_reg[28]/CLK (0.5251 0.5345) RiseTrig slew=(0.2061 0.176)

tx_core/tx_crc/crcpkt1/data64_d_reg[25]/CLK (0.529 0.5382) RiseTrig slew=(0.2061 0.1762)

tx_core/tx_crc/crcpkt1/data64_d_reg[24]/CLK (0.5313 0.5404) RiseTrig slew=(0.2061 0.176)

tx_core/tx_crc/crcpkt1/data64_d_reg[23]/CLK (0.5254 0.5348) RiseTrig slew=(0.2061 0.176)

tx_core/tx_crc/crcpkt1/data64_d_reg[21]/CLK (0.5314 0.5405) RiseTrig slew=(0.2061 0.176)

tx_core/tx_crc/crcpkt1/data64_d_reg[20]/CLK (0.5233 0.5327) RiseTrig slew=(0.2061 0.1761)

tx_core/tx_crc/crcpkt1/data64_d_reg[19]/CLK (0.531 0.5402) RiseTrig slew=(0.2061 0.176)

tx_core/tx_crc/crcpkt1/data64_d_reg[17]/CLK (0.531 0.5402) RiseTrig slew=(0.2061 0.176)

tx_core/tx_crc/crcpkt1/data64_d_reg[16]/CLK (0.5254 0.5348) RiseTrig slew=(0.2061 0.176)

tx_core/tx_crc/crcpkt1/data64_d_reg[15]/CLK (0.5309 0.5401) RiseTrig slew=(0.2061 0.176)

tx_core/tx_crc/crcpkt1/data64_d_reg[14]/CLK (0.5298 0.539) RiseTrig slew=(0.2061 0.176)

tx_core/tx_crc/crcpkt1/data64_d_reg[13]/CLK (0.5254 0.5348) RiseTrig slew=(0.2061 0.176)

tx_core/tx_crc/crcpkt1/data64_d_reg[12]/CLK (0.5309 0.54) RiseTrig slew=(0.2061 0.176)

tx_core/tx_crc/crcpkt1/data64_d_reg[11]/CLK (0.5315 0.5406) RiseTrig slew=(0.2061 0.1781)

tx_core/tx_crc/crcpkt1/data64_d_reg[10]/CLK (0.5305 0.5397) RiseTrig slew=(0.2061 0.176)

tx_core/tx_crc/crcpkt1/data64_d_reg[9]/CLK (0.5322 0.5413) RiseTrig slew=(0.2061 0.1787)

tx_core/tx_crc/crcpkt1/data64_d_reg[8]/CLK (0.531 0.5401) RiseTrig slew=(0.2061 0.176)

tx_core/tx_crc/crcpkt1/data64_d_reg[6]/CLK (0.5342 0.5432) RiseTrig slew=(0.2061 0.1801)

tx_core/tx_crc/crcpkt1/data64_d_reg[0]/CLK (0.5317 0.5408) RiseTrig slew=(0.2061 0.1782)

tx_core/tx_crc/crcpkt1/data56_d_reg[41]/CLK (0.5363 0.5453) RiseTrig slew=(0.2065 0.1812)

tx_core/tx_crc/crcpkt1/data56_d_reg[3]/CLK (0.5314 0.5406) RiseTrig slew=(0.2061 0.1781)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[30]/CLK (0.5347 0.5437) RiseTrig slew=(0.2061 0.1803)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[9]/CLK (0.5363 0.5452) RiseTrig slew=(0.2065 0.1811)

tx_core/tx_crc/crcpkt1/crc_reg[27]/CLK (0.5318 0.5409) RiseTrig slew=(0.2061 0.1784)

tx_core/tx_crc/crcpkt1/crc_reg[5]/CLK (0.5367 0.5456) RiseTrig slew=(0.2068 0.1814)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[11]/CLK (0.5361 0.545) RiseTrig slew=(0.2064 0.1811)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[9]/CLK (0.5404 0.5486) RiseTrig slew=(0.2083 0.1826)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[4]/CLK (0.5389 0.5474) RiseTrig slew=(0.2078 0.1822)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[3]/CLK (0.5406 0.5488) RiseTrig slew=(0.2084 0.1827)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[6]/CLK (0.5408 0.5489) RiseTrig slew=(0.2084 0.1827)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[18]/CLK (0.5377 0.5464) RiseTrig slew=(0.2073 0.1818)

tx_core/tx_rs/bvalid_reg[0]/CLK (0.5273 0.5366) RiseTrig slew=(0.2061 0.176)

tx_core/tx_rs/bvalid_reg[1]/CLK (0.5317 0.5408) RiseTrig slew=(0.2061 0.1782)

tx_core/tx_rs/bvalid_reg[3]/CLK (0.5299 0.5391) RiseTrig slew=(0.2061 0.176)

tx_core/tx_rs/crc_left_d_reg[16]/CLK (0.53 0.5391) RiseTrig slew=(0.2061 0.176)

tx_core/tx_rs/crc_left_d_reg[17]/CLK (0.5274 0.5367) RiseTrig slew=(0.2061 0.176)

tx_core/tx_rs/crc_left_d_reg[20]/CLK (0.5289 0.5381) RiseTrig slew=(0.2061 0.176)

tx_core/tx_rs/crc_left_d_reg[22]/CLK (0.5299 0.5391) RiseTrig slew=(0.2061 0.176)

tx_core/tx_crc/crcpkt1/data32_d_reg[0]/CLK (0.5664 0.5727) RiseTrig slew=(0.2239 0.1873)

tx_core/tx_crc/crcpkt1/data64_d_reg[53]/CLK (0.5648 0.571) RiseTrig slew=(0.2221 0.1873)

tx_core/tx_crc/crcpkt1/data64_d_reg[33]/CLK (0.5648 0.571) RiseTrig slew=(0.2221 0.1873)

tx_core/tx_crc/crcpkt1/data48_d_reg[47]/CLK (0.5831 0.5901) RiseTrig slew=(0.2293 0.196)

tx_core/tx_crc/crcpkt1/data48_d_reg[46]/CLK (0.5801 0.5866) RiseTrig slew=(0.2294 0.1949)

tx_core/tx_crc/crcpkt1/data48_d_reg[44]/CLK (0.5795 0.586) RiseTrig slew=(0.2293 0.1946)

tx_core/tx_crc/crcpkt1/data48_d_reg[37]/CLK (0.584 0.5912) RiseTrig slew=(0.2292 0.1963)

tx_core/tx_crc/crcpkt1/data48_d_reg[36]/CLK (0.5622 0.5684) RiseTrig slew=(0.2218 0.1873)

tx_core/tx_crc/crcpkt1/data48_d_reg[33]/CLK (0.5638 0.57) RiseTrig slew=(0.2217 0.1873)

tx_core/tx_crc/crcpkt1/data48_d_reg[30]/CLK (0.5644 0.5707) RiseTrig slew=(0.222 0.1873)

tx_core/tx_crc/crcpkt1/data48_d_reg[28]/CLK (0.5841 0.5913) RiseTrig slew=(0.2292 0.1963)

tx_core/tx_crc/crcpkt1/data48_d_reg[27]/CLK (0.5584 0.5647) RiseTrig slew=(0.2218 0.1876)

tx_core/tx_crc/crcpkt1/data48_d_reg[25]/CLK (0.5649 0.5711) RiseTrig slew=(0.2234 0.1877)

tx_core/tx_crc/crcpkt1/data48_d_reg[21]/CLK (0.583 0.59) RiseTrig slew=(0.2293 0.196)

tx_core/tx_crc/crcpkt1/data48_d_reg[18]/CLK (0.5651 0.5713) RiseTrig slew=(0.2233 0.1873)

tx_core/tx_crc/crcpkt1/data40_d_reg[37]/CLK (0.5786 0.5851) RiseTrig slew=(0.2293 0.1942)

tx_core/tx_crc/crcpkt1/data40_d_reg[36]/CLK (0.5773 0.5839) RiseTrig slew=(0.2291 0.1934)

tx_core/tx_crc/crcpkt1/data40_d_reg[34]/CLK (0.5697 0.576) RiseTrig slew=(0.2248 0.1873)

tx_core/tx_crc/crcpkt1/data40_d_reg[25]/CLK (0.5711 0.5774) RiseTrig slew=(0.2273 0.1881)

tx_core/tx_crc/crcpkt1/data40_d_reg[20]/CLK (0.5665 0.5728) RiseTrig slew=(0.2239 0.1873)

tx_core/tx_crc/crcpkt1/data40_d_reg[17]/CLK (0.5697 0.576) RiseTrig slew=(0.2266 0.1874)

tx_core/tx_crc/crcpkt1/data40_d_reg[14]/CLK (0.5731 0.5795) RiseTrig slew=(0.2281 0.1902)

tx_core/tx_crc/crcpkt1/data40_d_reg[10]/CLK (0.5659 0.5721) RiseTrig slew=(0.2237 0.1873)

tx_core/tx_crc/crcpkt1/data40_d_reg[8]/CLK (0.5671 0.5734) RiseTrig slew=(0.2251 0.1876)

tx_core/tx_crc/crcpkt1/data40_d_reg[7]/CLK (0.5697 0.576) RiseTrig slew=(0.2248 0.1873)

tx_core/tx_crc/crcpkt1/data40_d_reg[6]/CLK (0.5782 0.5848) RiseTrig slew=(0.2291 0.1937)

tx_core/tx_crc/crcpkt1/data40_d_reg[5]/CLK (0.5788 0.5853) RiseTrig slew=(0.2291 0.1939)

tx_core/tx_crc/crcpkt1/data40_d_reg[4]/CLK (0.5679 0.5742) RiseTrig slew=(0.2244 0.1873)

tx_core/tx_crc/crcpkt1/data40_d_reg[3]/CLK (0.579 0.5855) RiseTrig slew=(0.2291 0.194)

tx_core/tx_crc/crcpkt1/data40_d_reg[2]/CLK (0.5695 0.5759) RiseTrig slew=(0.2248 0.1873)

tx_core/tx_crc/crcpkt1/data40_d_reg[1]/CLK (0.5789 0.5854) RiseTrig slew=(0.2291 0.194)

tx_core/tx_crc/crcpkt1/data56_d_reg[45]/CLK (0.5658 0.572) RiseTrig slew=(0.2236 0.1873)

tx_core/tx_crc/crcpkt1/data56_d_reg[44]/CLK (0.5814 0.5881) RiseTrig slew=(0.2294 0.1955)

tx_core/tx_crc/crcpkt1/data56_d_reg[37]/CLK (0.582 0.5888) RiseTrig slew=(0.2294 0.1957)

tx_core/tx_crc/crcpkt1/data56_d_reg[36]/CLK (0.584 0.5911) RiseTrig slew=(0.2292 0.1963)

tx_core/tx_crc/crcpkt1/data56_d_reg[26]/CLK (0.565 0.5712) RiseTrig slew=(0.2222 0.1873)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[30]/CLK (0.5828 0.5897) RiseTrig slew=(0.2293 0.1959)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[29]/CLK (0.5737 0.5802) RiseTrig slew=(0.2283 0.1908)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[14]/CLK (0.5846 0.5919) RiseTrig slew=(0.2291 0.1964)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[28]/CLK (0.5773 0.5839) RiseTrig slew=(0.2291 0.1934)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[28]/CLK (0.5832 0.5902) RiseTrig slew=(0.2293 0.196)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[27]/CLK (0.5778 0.5843) RiseTrig slew=(0.2291 0.1936)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[2]/CLK (0.5676 0.5739) RiseTrig slew=(0.2243 0.1873)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[2]/CLK (0.5632 0.5694) RiseTrig slew=(0.2216 0.1873)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[2]/CLK (0.5648 0.571) RiseTrig slew=(0.2221 0.1873)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[11]/CLK (0.5829 0.5898) RiseTrig slew=(0.2293 0.196)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[9]/CLK (0.5696 0.5759) RiseTrig slew=(0.2248 0.1873)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[9]/CLK (0.5618 0.5679) RiseTrig slew=(0.2221 0.1877)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[25]/CLK (0.5679 0.5742) RiseTrig slew=(0.2244 0.1873)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[21]/CLK (0.5647 0.5709) RiseTrig slew=(0.2221 0.1873)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[17]/CLK (0.5651 0.5713) RiseTrig slew=(0.2222 0.1873)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[17]/CLK (0.5755 0.582) RiseTrig slew=(0.2288 0.1922)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[17]/CLK (0.563 0.5691) RiseTrig slew=(0.2217 0.1873)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[17]/CLK (0.5647 0.5709) RiseTrig slew=(0.2221 0.1873)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[5]/CLK (0.5844 0.5916) RiseTrig slew=(0.2291 0.1964)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[5]/CLK (0.5845 0.5918) RiseTrig slew=(0.2291 0.1964)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[3]/CLK (0.5832 0.5902) RiseTrig slew=(0.2293 0.1961)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[1]/CLK (0.5843 0.5915) RiseTrig slew=(0.2291 0.1963)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[1]/CLK (0.5846 0.5918) RiseTrig slew=(0.2291 0.1964)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[15]/CLK (0.5779 0.5845) RiseTrig slew=(0.2291 0.1936)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[6]/CLK (0.5693 0.5756) RiseTrig slew=(0.2248 0.1873)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[20]/CLK (0.5686 0.5749) RiseTrig slew=(0.2246 0.1873)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[20]/CLK (0.5838 0.5909) RiseTrig slew=(0.2292 0.1962)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[20]/CLK (0.5658 0.5721) RiseTrig slew=(0.2237 0.1873)

tx_core/tx_crc/crcpkt1/data32_d_reg[31]/CLK (0.5748 0.584) RiseTrig slew=(0.2362 0.2036)

tx_core/tx_crc/crcpkt1/data32_d_reg[25]/CLK (0.5747 0.5839) RiseTrig slew=(0.2362 0.2037)

tx_core/tx_crc/crcpkt1/data32_d_reg[7]/CLK (0.5748 0.584) RiseTrig slew=(0.2362 0.2036)

tx_core/tx_crc/crcpkt1/data32_d_reg[2]/CLK (0.5535 0.5613) RiseTrig slew=(0.2364 0.1977)

tx_core/tx_crc/crcpkt1/data64_d_reg[63]/CLK (0.5513 0.5589) RiseTrig slew=(0.2381 0.1997)

tx_core/tx_crc/crcpkt1/data64_d_reg[62]/CLK (0.5553 0.5631) RiseTrig slew=(0.2363 0.198)

tx_core/tx_crc/crcpkt1/data64_d_reg[61]/CLK (0.5592 0.567) RiseTrig slew=(0.2394 0.2039)

tx_core/tx_crc/crcpkt1/data64_d_reg[58]/CLK (0.5628 0.571) RiseTrig slew=(0.2393 0.2049)

tx_core/tx_crc/crcpkt1/data64_d_reg[55]/CLK (0.5529 0.5607) RiseTrig slew=(0.2364 0.1976)

tx_core/tx_crc/crcpkt1/data64_d_reg[54]/CLK (0.5744 0.5836) RiseTrig slew=(0.2363 0.2038)

tx_core/tx_crc/crcpkt1/data64_d_reg[51]/CLK (0.5541 0.5619) RiseTrig slew=(0.2364 0.1979)

tx_core/tx_crc/crcpkt1/data64_d_reg[50]/CLK (0.574 0.5832) RiseTrig slew=(0.2363 0.2039)

tx_core/tx_crc/crcpkt1/data64_d_reg[49]/CLK (0.5628 0.571) RiseTrig slew=(0.2393 0.2049)

tx_core/tx_crc/crcpkt1/data64_d_reg[47]/CLK (0.571 0.58) RiseTrig slew=(0.2371 0.2048)

tx_core/tx_crc/crcpkt1/data64_d_reg[46]/CLK (0.5535 0.5613) RiseTrig slew=(0.2364 0.1978)

tx_core/tx_crc/crcpkt1/data64_d_reg[43]/CLK (0.5496 0.5573) RiseTrig slew=(0.2375 0.1983)

tx_core/tx_crc/crcpkt1/data64_d_reg[42]/CLK (0.5751 0.5843) RiseTrig slew=(0.2362 0.2035)

tx_core/tx_crc/crcpkt1/data64_d_reg[41]/CLK (0.5506 0.5583) RiseTrig slew=(0.2364 0.1969)

tx_core/tx_crc/crcpkt1/data64_d_reg[40]/CLK (0.5643 0.5727) RiseTrig slew=(0.2391 0.2051)

tx_core/tx_crc/crcpkt1/data64_d_reg[39]/CLK (0.5532 0.561) RiseTrig slew=(0.2364 0.1976)

tx_core/tx_crc/crcpkt1/data64_d_reg[37]/CLK (0.5744 0.5836) RiseTrig slew=(0.2363 0.2038)

tx_core/tx_crc/crcpkt1/data64_d_reg[35]/CLK (0.559 0.5668) RiseTrig slew=(0.2395 0.2039)

tx_core/tx_crc/crcpkt1/data64_d_reg[34]/CLK (0.563 0.5713) RiseTrig slew=(0.2393 0.2049)

tx_core/tx_crc/crcpkt1/data64_d_reg[32]/CLK (0.561 0.569) RiseTrig slew=(0.2395 0.2046)

tx_core/tx_crc/crcpkt1/data64_d_reg[27]/CLK (0.559 0.5668) RiseTrig slew=(0.2395 0.2039)

tx_core/tx_crc/crcpkt1/data56_d_reg[55]/CLK (0.5563 0.5641) RiseTrig slew=(0.2393 0.203)

tx_core/tx_crc/crcpkt1/data56_d_reg[52]/CLK (0.5542 0.562) RiseTrig slew=(0.2364 0.1979)

tx_core/tx_crc/crcpkt1/data56_d_reg[39]/CLK (0.5541 0.5619) RiseTrig slew=(0.2364 0.1978)

tx_core/tx_crc/crcpkt1/data56_d_reg[38]/CLK (0.5538 0.5616) RiseTrig slew=(0.2364 0.1977)

tx_core/tx_crc/crcpkt1/data56_d_reg[35]/CLK (0.5545 0.5624) RiseTrig slew=(0.2363 0.1979)

tx_core/tx_crc/crcpkt1/data56_d_reg[33]/CLK (0.5523 0.5601) RiseTrig slew=(0.2365 0.1975)

tx_core/tx_crc/crcpkt1/data56_d_reg[32]/CLK (0.5543 0.5622) RiseTrig slew=(0.2364 0.1979)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[26]/CLK (0.5503 0.558) RiseTrig slew=(0.2364 0.1969)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[30]/CLK (0.555 0.5628) RiseTrig slew=(0.2363 0.198)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[14]/CLK (0.5538 0.5616) RiseTrig slew=(0.2364 0.1977)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[14]/CLK (0.5544 0.5621) RiseTrig slew=(0.239 0.2019)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[28]/CLK (0.5537 0.5615) RiseTrig slew=(0.2364 0.1978)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[2]/CLK (0.551 0.5587) RiseTrig slew=(0.2364 0.197)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[11]/CLK (0.5546 0.5624) RiseTrig slew=(0.2363 0.1979)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[11]/CLK (0.5734 0.5826) RiseTrig slew=(0.2364 0.2041)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[9]/CLK (0.5533 0.5611) RiseTrig slew=(0.2364 0.1977)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[25]/CLK (0.575 0.5842) RiseTrig slew=(0.2362 0.2036)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[25]/CLK (0.5737 0.5829) RiseTrig slew=(0.2364 0.204)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[17]/CLK (0.5523 0.56) RiseTrig slew=(0.2365 0.1975)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[19]/CLK (0.5689 0.5777) RiseTrig slew=(0.2379 0.2051)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[8]/CLK (0.5544 0.5622) RiseTrig slew=(0.2364 0.1979)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[8]/CLK (0.5664 0.575) RiseTrig slew=(0.2387 0.2053)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[5]/CLK (0.5742 0.5834) RiseTrig slew=(0.2363 0.2038)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[3]/CLK (0.5553 0.5632) RiseTrig slew=(0.2363 0.198)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[1]/CLK (0.5546 0.5624) RiseTrig slew=(0.2363 0.1979)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[15]/CLK (0.5533 0.5611) RiseTrig slew=(0.2364 0.1977)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[15]/CLK (0.5717 0.5808) RiseTrig slew=(0.2367 0.2046)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[16]/CLK (0.5508 0.5586) RiseTrig slew=(0.2364 0.197)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[31]/CLK (0.5749 0.5841) RiseTrig slew=(0.2362 0.2036)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[31]/CLK (0.5547 0.5625) RiseTrig slew=(0.2363 0.1979)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[31]/CLK (0.5503 0.558) RiseTrig slew=(0.2365 0.1969)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[7]/CLK (0.5501 0.5578) RiseTrig slew=(0.2364 0.1968)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[18]/CLK (0.5724 0.5815) RiseTrig slew=(0.2365 0.2045)

tx_core/tx_crc/crcpkt1/crc_reg[26]/CLK (0.5529 0.5607) RiseTrig slew=(0.2364 0.1976)

tx_core/tx_crc/crcpkt1/crc_reg[2]/CLK (0.5537 0.5615) RiseTrig slew=(0.2364 0.1977)

tx_core/axi_slave/w_dch_cur_state_reg[1]/CLK (0.5265 0.5251) RiseTrig slew=(0.2301 0.1854)

tx_core/axi_slave/wready_d_reg/CLK (0.5183 0.5158) RiseTrig slew=(0.2276 0.1861)

tx_core/tx_rs/pkt_ctrl_d_reg[7]/CLK (0.5205 0.5184) RiseTrig slew=(0.2278 0.1853)

tx_core/tx_rs/crc_bvalid_d_reg[1]/CLK (0.5309 0.5298) RiseTrig slew=(0.2302 0.1837)

tx_core/tx_rs/bvalid_reg[4]/CLK (0.531 0.5299) RiseTrig slew=(0.2302 0.1837)

tx_core/tx_rs/bvalid_reg[5]/CLK (0.5309 0.5298) RiseTrig slew=(0.2302 0.1837)

tx_core/tx_rs/crc_bvalid_d_reg[0]/CLK (0.5308 0.5298) RiseTrig slew=(0.2303 0.1838)

tx_core/tx_rs/crc_left_d_reg[0]/CLK (0.5076 0.5043) RiseTrig slew=(0.2234 0.1803)

tx_core/tx_rs/crc_left_d_reg[1]/CLK (0.5166 0.5135) RiseTrig slew=(0.2264 0.1855)

tx_core/tx_rs/crc_left_d_reg[2]/CLK (0.5186 0.5161) RiseTrig slew=(0.2272 0.1855)

tx_core/tx_rs/crc_left_d_reg[3]/CLK (0.5125 0.509) RiseTrig slew=(0.2246 0.1846)

tx_core/tx_rs/crc_left_d_reg[4]/CLK (0.5076 0.5043) RiseTrig slew=(0.2234 0.1803)

tx_core/tx_rs/crc_left_d_reg[5]/CLK (0.5203 0.5181) RiseTrig slew=(0.2285 0.1862)

tx_core/tx_rs/crc_left_d_reg[6]/CLK (0.5227 0.5209) RiseTrig slew=(0.2283 0.1848)

tx_core/tx_rs/crc_left_d_reg[7]/CLK (0.5224 0.5205) RiseTrig slew=(0.2292 0.1862)

tx_core/tx_rs/crc_left_d_reg[8]/CLK (0.5069 0.5036) RiseTrig slew=(0.2235 0.1802)

tx_core/tx_rs/crc_left_d_reg[9]/CLK (0.5061 0.5028) RiseTrig slew=(0.2236 0.1801)

tx_core/tx_rs/crc_left_d_reg[10]/CLK (0.5075 0.5042) RiseTrig slew=(0.2234 0.1803)

tx_core/tx_rs/crc_left_d_reg[11]/CLK (0.5293 0.5281) RiseTrig slew=(0.2303 0.1845)

tx_core/tx_rs/crc_left_d_reg[12]/CLK (0.5076 0.5042) RiseTrig slew=(0.2234 0.1803)

tx_core/tx_rs/crc_left_d_reg[13]/CLK (0.5308 0.5297) RiseTrig slew=(0.2303 0.1838)

tx_core/tx_rs/crc_left_d_reg[14]/CLK (0.5072 0.5038) RiseTrig slew=(0.2234 0.1802)

tx_core/tx_rs/crc_left_d_reg[15]/CLK (0.5306 0.5296) RiseTrig slew=(0.2303 0.1839)

tx_core/tx_rs/crc_left_d_reg[18]/CLK (0.5063 0.503) RiseTrig slew=(0.224 0.1811)

tx_core/tx_rs/crc_left_d_reg[19]/CLK (0.5258 0.5244) RiseTrig slew=(0.23 0.1856)

tx_core/tx_rs/crc_left_d_reg[21]/CLK (0.5265 0.5251) RiseTrig slew=(0.2301 0.1854)

tx_core/tx_rs/crc_left_d_reg[23]/CLK (0.5289 0.5277) RiseTrig slew=(0.2303 0.1846)

tx_core/tx_rs/crc_left_d_reg[24]/CLK (0.5069 0.5035) RiseTrig slew=(0.2235 0.1802)

tx_core/tx_rs/crc_left_d_reg[25]/CLK (0.5188 0.5164) RiseTrig slew=(0.2273 0.1855)

tx_core/tx_rs/crc_left_d_reg[26]/CLK (0.509 0.5056) RiseTrig slew=(0.2245 0.1829)

tx_core/tx_rs/crc_left_d_reg[27]/CLK (0.5261 0.5247) RiseTrig slew=(0.2301 0.1855)

tx_core/tx_rs/crc_left_d_reg[29]/CLK (0.5269 0.5255) RiseTrig slew=(0.2302 0.1853)

tx_core/tx_rs/crc_left_d_reg[31]/CLK (0.5306 0.5295) RiseTrig slew=(0.2303 0.1839)

tx_core/tx_rs/pkt_ctrl_d_reg[1]/CLK (0.5225 0.5207) RiseTrig slew=(0.2283 0.1849)

tx_core/tx_rs/pkt_ctrl_d_reg[4]/CLK (0.5204 0.5183) RiseTrig slew=(0.2278 0.1853)

tx_core/tx_rs/xgmii_tx_hold_reg[1]/CLK (0.5219 0.52) RiseTrig slew=(0.2282 0.185)

tx_core/tx_rs/xgmii_tx_hold_reg[3]/CLK (0.5205 0.5183) RiseTrig slew=(0.2278 0.1853)

tx_core/tx_rs/xgmii_tx_hold_reg[5]/CLK (0.52 0.5178) RiseTrig slew=(0.2277 0.1853)

tx_core/tx_rs/xgmii_tx_hold_reg[6]/CLK (0.52 0.5178) RiseTrig slew=(0.2277 0.1853)

tx_core/tx_rs/xgmii_tx_hold_reg[15]/CLK (0.5203 0.5181) RiseTrig slew=(0.2277 0.1853)

tx_core/tx_rs/xgmii_tx_hold_reg[20]/CLK (0.5239 0.5223) RiseTrig slew=(0.2297 0.186)

tx_core/tx_rs/xgmii_tx_hold_reg[29]/CLK (0.5223 0.5205) RiseTrig slew=(0.2282 0.1849)

tx_core/tx_rs/xgmii_txd_d_reg[30]/CLK (0.5226 0.5208) RiseTrig slew=(0.2283 0.1848)

tx_core/tx_rs/xgmii_tx_hold_reg[44]/CLK (0.5175 0.5147) RiseTrig slew=(0.2271 0.186)

tx_core/tx_rs/xgmii_txd_d_reg[20]/CLK (0.5193 0.517) RiseTrig slew=(0.2281 0.1862)

tx_core/tx_rs/xgmii_tx_hold_reg[47]/CLK (0.5205 0.5184) RiseTrig slew=(0.2278 0.1853)

tx_core/tx_rs/xgmii_txd_d_reg[23]/CLK (0.521 0.519) RiseTrig slew=(0.2279 0.1852)

tx_core/tx_rs/xgmii_tx_hold_reg[52]/CLK (0.5237 0.522) RiseTrig slew=(0.2296 0.186)

tx_core/tx_rs/xgmii_txc_d_reg[0]/CLK (0.5162 0.5131) RiseTrig slew=(0.2262 0.1855)

tx_core/tx_rs/xgmii_txc_d_reg[3]/CLK (0.5279 0.5267) RiseTrig slew=(0.2303 0.185)

tx_core/tx_rs/xgmii_txc_d_reg[1]/CLK (0.5212 0.5192) RiseTrig slew=(0.228 0.1851)

tx_core/tx_rs/xgmii_txd_d_reg[26]/CLK (0.5214 0.5194) RiseTrig slew=(0.228 0.1851)

tx_core/tx_rs/crc_tx_d_reg[31]/CLK (0.5228 0.521) RiseTrig slew=(0.2294 0.1861)

tx_core/tx_rs/crc_tx_d_reg[4]/CLK (0.5204 0.5183) RiseTrig slew=(0.2278 0.1853)

tx_core/tx_rs/crc_tx_d_reg[12]/CLK (0.5177 0.515) RiseTrig slew=(0.2269 0.1855)

tx_core/tx_rs/crc_tx_d_reg[15]/CLK (0.5224 0.5206) RiseTrig slew=(0.2292 0.1862)

tx_core/tx_rs/crc_tx_d_reg[27]/CLK (0.5211 0.519) RiseTrig slew=(0.2288 0.1862)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[5]/CLK (0.5307 0.529) RiseTrig slew=(0.2071 0.1714)

tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[0]/CLK (0.5225 0.52) RiseTrig slew=(0.2081 0.169)

tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[1]/CLK (0.5268 0.5241) RiseTrig slew=(0.2078 0.1705)

tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[3]/CLK (0.5226 0.5201) RiseTrig slew=(0.2081 0.169)

tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[4]/CLK (0.5228 0.5202) RiseTrig slew=(0.208 0.169)

tx_core/tx_crc/crcfifo0/w_ptr_reg[0]/CLK (0.5166 0.5142) RiseTrig slew=(0.2068 0.164)

tx_core/tx_crc/crcfifo0/w_ptr_reg[1]/CLK (0.5182 0.5158) RiseTrig slew=(0.2068 0.1645)

tx_core/tx_crc/crcfifo0/w_ptr_reg[2]/CLK (0.5181 0.5157) RiseTrig slew=(0.2068 0.1645)

tx_core/tx_crc/crcfifo0/w_ptr_reg[3]/CLK (0.5184 0.5159) RiseTrig slew=(0.2068 0.1645)

tx_core/tx_rs/pkt_ctrl_d_reg[0]/CLK (0.5282 0.5259) RiseTrig slew=(0.2077 0.1711)

tx_core/tx_rs/pkt_ctrl_d_reg[2]/CLK (0.5294 0.5273) RiseTrig slew=(0.2074 0.1713)

tx_core/tx_rs/pkt_ctrl_d_reg[3]/CLK (0.5292 0.5271) RiseTrig slew=(0.2075 0.1713)

tx_core/tx_rs/xgmii_tx_hold_reg[0]/CLK (0.5223 0.5197) RiseTrig slew=(0.2081 0.1689)

tx_core/tx_rs/xgmii_tx_hold_reg[2]/CLK (0.5329 0.5315) RiseTrig slew=(0.2064 0.1714)

tx_core/tx_rs/xgmii_tx_hold_reg[4]/CLK (0.5141 0.5117) RiseTrig slew=(0.2069 0.1635)

tx_core/tx_rs/xgmii_tx_hold_reg[9]/CLK (0.5265 0.5239) RiseTrig slew=(0.2078 0.1705)

tx_core/tx_rs/xgmii_tx_hold_reg[24]/CLK (0.5337 0.5323) RiseTrig slew=(0.2061 0.1713)

tx_core/tx_rs/xgmii_tx_hold_reg[25]/CLK (0.5341 0.5328) RiseTrig slew=(0.2059 0.1712)

tx_core/tx_rs/xgmii_tx_hold_reg[26]/CLK (0.5185 0.516) RiseTrig slew=(0.208 0.1671)

tx_core/tx_rs/xgmii_tx_hold_reg[27]/CLK (0.5253 0.5227) RiseTrig slew=(0.2081 0.1703)

tx_core/tx_rs/xgmii_tx_hold_reg[30]/CLK (0.5274 0.5249) RiseTrig slew=(0.2079 0.171)

tx_core/tx_rs/xgmii_tx_hold_reg[31]/CLK (0.5262 0.5236) RiseTrig slew=(0.208 0.1707)

tx_core/tx_rs/xgmii_tx_hold_reg[33]/CLK (0.5148 0.5124) RiseTrig slew=(0.2071 0.1641)

tx_core/tx_rs/xgmii_tx_hold_reg[34]/CLK (0.5192 0.5168) RiseTrig slew=(0.2068 0.1649)

tx_core/tx_rs/xgmii_tx_hold_reg[35]/CLK (0.5307 0.5289) RiseTrig slew=(0.2071 0.1714)

tx_core/tx_rs/xgmii_txd_d_reg[27]/CLK (0.5307 0.5289) RiseTrig slew=(0.2071 0.1714)

tx_core/tx_rs/xgmii_tx_hold_reg[36]/CLK (0.5217 0.5191) RiseTrig slew=(0.2082 0.1688)

tx_core/tx_rs/xgmii_txd_d_reg[28]/CLK (0.5207 0.5182) RiseTrig slew=(0.2067 0.1653)

tx_core/tx_rs/xgmii_tx_hold_reg[39]/CLK (0.5188 0.5164) RiseTrig slew=(0.2068 0.1647)

tx_core/tx_rs/xgmii_txd_d_reg[31]/CLK (0.5203 0.5178) RiseTrig slew=(0.2067 0.1652)

tx_core/tx_rs/xgmii_tx_hold_reg[46]/CLK (0.5267 0.524) RiseTrig slew=(0.2078 0.1705)

tx_core/tx_rs/xgmii_tx_hold_reg[50]/CLK (0.5238 0.5212) RiseTrig slew=(0.2082 0.1699)

tx_core/tx_rs/xgmii_tx_hold_reg[57]/CLK (0.5189 0.5164) RiseTrig slew=(0.2068 0.1648)

tx_core/tx_rs/xgmii_tx_hold_reg[58]/CLK (0.5187 0.5162) RiseTrig slew=(0.2068 0.1646)

tx_core/tx_rs/xgmii_tx_hold_reg[59]/CLK (0.5188 0.5163) RiseTrig slew=(0.2068 0.1646)

tx_core/tx_rs/xgmii_txd_d_reg[3]/CLK (0.5314 0.5297) RiseTrig slew=(0.2069 0.1714)

tx_core/tx_rs/xgmii_tx_hold_reg[60]/CLK (0.534 0.5327) RiseTrig slew=(0.206 0.1712)

tx_core/tx_rs/xgmii_tx_hold_reg[61]/CLK (0.5341 0.5328) RiseTrig slew=(0.2059 0.1712)

tx_core/tx_rs/xgmii_txd_d_reg[5]/CLK (0.5206 0.5181) RiseTrig slew=(0.2067 0.1653)

tx_core/tx_rs/xgmii_tx_hold_reg[62]/CLK (0.5335 0.5321) RiseTrig slew=(0.2062 0.1713)

tx_core/tx_rs/xgmii_tx_hold_reg[63]/CLK (0.5201 0.5176) RiseTrig slew=(0.2067 0.1651)

tx_core/tx_rs/xgmii_txd_d_reg[7]/CLK (0.5325 0.5311) RiseTrig slew=(0.2065 0.1714)

tx_core/tx_rs/xgmii_txd_d_reg[24]/CLK (0.5334 0.532) RiseTrig slew=(0.2062 0.1713)

tx_core/tx_rs/xgmii_txd_d_reg[25]/CLK (0.5293 0.5273) RiseTrig slew=(0.2074 0.1713)

tx_core/tx_rs/xgmii_txd_d_reg[1]/CLK (0.5209 0.5185) RiseTrig slew=(0.2066 0.1654)

tx_core/tx_rs/xgmii_txd_d_reg[2]/CLK (0.515 0.5126) RiseTrig slew=(0.2067 0.1633)

tx_core/tx_rs/crc_tx_d_reg[0]/CLK (0.5243 0.5217) RiseTrig slew=(0.2082 0.1701)

tx_core/tx_rs/crc_tx_d_reg[2]/CLK (0.5188 0.5164) RiseTrig slew=(0.2068 0.1647)

tx_core/tx_rs/crc_tx_d_reg[3]/CLK (0.5224 0.5199) RiseTrig slew=(0.2081 0.169)

tx_core/tx_rs/crc_tx_d_reg[5]/CLK (0.5224 0.5199) RiseTrig slew=(0.2081 0.169)

tx_core/tx_rs/crc_tx_d_reg[10]/CLK (0.5297 0.5277) RiseTrig slew=(0.2074 0.1713)

tx_core/tx_rs/crc_tx_d_reg[14]/CLK (0.521 0.5185) RiseTrig slew=(0.2066 0.1654)

tx_core/tx_rs/crc_tx_d_reg[16]/CLK (0.5335 0.5321) RiseTrig slew=(0.2062 0.1713)

tx_core/tx_rs/crc_tx_d_reg[17]/CLK (0.5315 0.5299) RiseTrig slew=(0.2069 0.1714)

tx_core/tx_rs/crc_tx_d_reg[18]/CLK (0.5258 0.5232) RiseTrig slew=(0.2081 0.1706)

tx_core/tx_rs/crc_tx_d_reg[21]/CLK (0.5291 0.527) RiseTrig slew=(0.2075 0.1712)

tx_core/tx_rs/crc_tx_d_reg[22]/CLK (0.5338 0.5325) RiseTrig slew=(0.206 0.1713)

tx_core/tx_rs/crc_tx_d_reg[23]/CLK (0.5176 0.5152) RiseTrig slew=(0.2068 0.1643)

tx_core/tx_rs/crc_tx_d_reg[24]/CLK (0.5341 0.5329) RiseTrig slew=(0.2059 0.1712)

tx_core/tx_rs/crc_tx_d_reg[26]/CLK (0.526 0.5234) RiseTrig slew=(0.2079 0.1704)

tx_core/axi_master/pfifo_datain_0_d_reg[3]/CLK (0.5491 0.5446) RiseTrig slew=(0.2148 0.1767)

tx_core/axi_master/pfifo_datain_0_d_reg[9]/CLK (0.5402 0.5347) RiseTrig slew=(0.2148 0.1756)

tx_core/axi_master/pfifo_datain_0_d_reg[12]/CLK (0.5423 0.5369) RiseTrig slew=(0.2148 0.1758)

tx_core/axi_master/pfifo_datain_0_d_reg[16]/CLK (0.5457 0.5408) RiseTrig slew=(0.2148 0.1759)

tx_core/axi_master/pfifo_datain_0_d_reg[28]/CLK (0.5423 0.5368) RiseTrig slew=(0.2148 0.1758)

tx_core/axi_master/pfifo_datain_0_d_reg[39]/CLK (0.5418 0.5364) RiseTrig slew=(0.2148 0.1758)

tx_core/axi_master/pfifo_datain_0_d_reg[40]/CLK (0.5428 0.5374) RiseTrig slew=(0.2148 0.1759)

tx_core/axi_master/pfifo_datain_0_d_reg[50]/CLK (0.5496 0.5451) RiseTrig slew=(0.2148 0.1767)

tx_core/axi_master/pfifo_datain_0_d_reg[51]/CLK (0.5409 0.5354) RiseTrig slew=(0.2148 0.1757)

tx_core/axi_master/pfifo_datain_0_d_reg[52]/CLK (0.5534 0.5482) RiseTrig slew=(0.2158 0.176)

tx_core/axi_master/pfifo_datain_2_d_reg[32]/CLK (0.5507 0.546) RiseTrig slew=(0.2148 0.1765)

tx_core/axi_master/pfifo_datain_2_d_reg[33]/CLK (0.5513 0.5465) RiseTrig slew=(0.215 0.1764)

tx_core/axi_master/pfifo_datain_2_d_reg[41]/CLK (0.5503 0.5456) RiseTrig slew=(0.2148 0.1766)

tx_core/axi_master/pfifo_datain_2_d_reg[56]/CLK (0.5417 0.5362) RiseTrig slew=(0.2148 0.1764)

tx_core/axi_master/pfifo_datain_2_d_reg[57]/CLK (0.5524 0.5474) RiseTrig slew=(0.2154 0.1762)

tx_core/axi_master/pfifo_datain_2_d_reg[59]/CLK (0.5532 0.5481) RiseTrig slew=(0.2157 0.1761)

tx_core/axi_master/pfifo_datain_2_d_reg[61]/CLK (0.5517 0.5468) RiseTrig slew=(0.2151 0.1764)

tx_core/axi_master/pfifo_datain_2_d_reg[62]/CLK (0.5532 0.548) RiseTrig slew=(0.2157 0.1761)

tx_core/axi_master/pfifo_datain_1_d_reg[3]/CLK (0.5394 0.534) RiseTrig slew=(0.2148 0.1758)

tx_core/axi_master/pfifo_datain_1_d_reg[9]/CLK (0.5418 0.5364) RiseTrig slew=(0.2148 0.1758)

tx_core/axi_master/pfifo_datain_1_d_reg[12]/CLK (0.5419 0.5364) RiseTrig slew=(0.2148 0.1758)

tx_core/axi_master/pfifo_datain_1_d_reg[16]/CLK (0.5462 0.5415) RiseTrig slew=(0.2148 0.1758)

tx_core/axi_master/pfifo_datain_1_d_reg[33]/CLK (0.5497 0.5452) RiseTrig slew=(0.2148 0.1766)

tx_core/axi_master/pfifo_datain_1_d_reg[40]/CLK (0.5421 0.5366) RiseTrig slew=(0.2148 0.1758)

tx_core/axi_master/pfifo_datain_1_d_reg[42]/CLK (0.5459 0.5411) RiseTrig slew=(0.2148 0.1769)

tx_core/axi_master/pfifo_datain_1_d_reg[46]/CLK (0.544 0.5389) RiseTrig slew=(0.2148 0.1767)

tx_core/axi_master/pfifo_datain_1_d_reg[50]/CLK (0.5444 0.5394) RiseTrig slew=(0.2148 0.1768)

tx_core/axi_master/pfifo_datain_1_d_reg[57]/CLK (0.5518 0.5469) RiseTrig slew=(0.2152 0.1764)

tx_core/axi_master/pfifo_datain_1_d_reg[59]/CLK (0.548 0.5435) RiseTrig slew=(0.2148 0.1768)

tx_core/axi_master/pfifo_datain_1_d_reg[62]/CLK (0.5517 0.5468) RiseTrig slew=(0.2152 0.1764)

tx_core/tx_crc/crcpkt1/data8_d_reg[0]/CLK (0.5488 0.5443) RiseTrig slew=(0.2148 0.1764)

tx_core/tx_crc/crcpkt1/data16_d_reg[15]/CLK (0.5473 0.5426) RiseTrig slew=(0.2148 0.1766)

tx_core/tx_crc/crcpkt1/data16_d_reg[13]/CLK (0.5475 0.5428) RiseTrig slew=(0.2148 0.1757)

tx_core/tx_crc/crcpkt1/data16_d_reg[9]/CLK (0.545 0.54) RiseTrig slew=(0.2148 0.1767)

tx_core/tx_crc/crcpkt1/data16_d_reg[8]/CLK (0.5456 0.5407) RiseTrig slew=(0.2148 0.1767)

tx_core/tx_crc/crcpkt1/data16_d_reg[4]/CLK (0.5465 0.5417) RiseTrig slew=(0.2148 0.1767)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[29]/CLK (0.545 0.5401) RiseTrig slew=(0.2148 0.1759)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[25]/CLK (0.5436 0.5384) RiseTrig slew=(0.2148 0.1759)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[24]/CLK (0.5467 0.542) RiseTrig slew=(0.2148 0.1767)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[0]/CLK (0.545 0.5401) RiseTrig slew=(0.2148 0.1759)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[5]/CLK (0.5475 0.5428) RiseTrig slew=(0.2148 0.1757)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[12]/CLK (0.5493 0.5448) RiseTrig slew=(0.2148 0.1763)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[1]/CLK (0.5489 0.5443) RiseTrig slew=(0.2148 0.1764)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[31]/CLK (0.5443 0.5393) RiseTrig slew=(0.2148 0.1759)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[20]/CLK (0.549 0.5445) RiseTrig slew=(0.2148 0.1764)

tx_core/tx_crc/crcpkt1/crc_reg[24]/CLK (0.5471 0.5425) RiseTrig slew=(0.2148 0.1757)

tx_core/tx_crc/crcpkt1/crc_reg[0]/CLK (0.547 0.5423) RiseTrig slew=(0.2148 0.1757)

tx_core/tx_crc/crcpkt1/crc_reg[1]/CLK (0.5474 0.5428) RiseTrig slew=(0.2148 0.1757)

tx_core/tx_crc/crcpkt1/crc_reg[31]/CLK (0.545 0.54) RiseTrig slew=(0.2148 0.1759)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[24]/CLK (0.5481 0.5435) RiseTrig slew=(0.2148 0.1765)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[20]/CLK (0.5492 0.5447) RiseTrig slew=(0.2148 0.1763)

tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[1]/CLK (0.5535 0.5483) RiseTrig slew=(0.2158 0.176)

tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[2]/CLK (0.5534 0.5482) RiseTrig slew=(0.2158 0.176)

tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[0]/CLK (0.5531 0.548) RiseTrig slew=(0.2157 0.1761)

tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[1]/CLK (0.5533 0.5482) RiseTrig slew=(0.2158 0.176)

tx_core/tx_rs/xgmii_tx_hold_reg[16]/CLK (0.5466 0.5418) RiseTrig slew=(0.2148 0.1758)

tx_core/axi_master/pfifo_datain_0_d_reg[32]/CLK (0.5511 0.5437) RiseTrig slew=(0.2336 0.1893)

tx_core/axi_master/pfifo_datain_0_d_reg[41]/CLK (0.5528 0.5451) RiseTrig slew=(0.2336 0.1897)

tx_core/axi_master/pfifo_datain_0_d_reg[48]/CLK (0.5523 0.5446) RiseTrig slew=(0.2336 0.1896)

tx_core/axi_master/pfifo_datain_0_d_reg[53]/CLK (0.5479 0.5412) RiseTrig slew=(0.2336 0.1902)

tx_core/axi_master/pfifo_datain_0_d_reg[56]/CLK (0.5412 0.5347) RiseTrig slew=(0.2336 0.1913)

tx_core/axi_master/pfifo_datain_0_d_reg[57]/CLK (0.5443 0.538) RiseTrig slew=(0.2336 0.1909)

tx_core/axi_master/pfifo_datain_1_d_reg[5]/CLK (0.5524 0.5447) RiseTrig slew=(0.2336 0.19)

tx_core/axi_master/pfifo_datain_1_d_reg[10]/CLK (0.542 0.5356) RiseTrig slew=(0.2336 0.191)

tx_core/axi_master/pfifo_datain_1_d_reg[18]/CLK (0.5505 0.5432) RiseTrig slew=(0.2336 0.1896)

tx_core/axi_master/pfifo_datain_1_d_reg[19]/CLK (0.5468 0.5403) RiseTrig slew=(0.2336 0.1905)

tx_core/axi_master/pfifo_datain_1_d_reg[39]/CLK (0.5511 0.5437) RiseTrig slew=(0.2336 0.1896)

tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[4]/CLK (0.5489 0.5419) RiseTrig slew=(0.2336 0.1901)

tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[2]/CLK (0.5455 0.5392) RiseTrig slew=(0.2336 0.1905)

tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[3]/CLK (0.5446 0.5383) RiseTrig slew=(0.2336 0.1907)

tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[4]/CLK (0.553 0.5452) RiseTrig slew=(0.2336 0.1898)

tx_core/tx_crc/crcfifo2/w_ptr_reg[0]/CLK (0.5492 0.5422) RiseTrig slew=(0.2336 0.19)

tx_core/tx_crc/crcfifo2/w_ptr_reg[1]/CLK (0.5472 0.5406) RiseTrig slew=(0.2336 0.1904)

tx_core/tx_crc/crcfifo2/w_ptr_reg[2]/CLK (0.5491 0.5421) RiseTrig slew=(0.2336 0.19)

tx_core/tx_crc/crcfifo2/w_ptr_reg[3]/CLK (0.5478 0.5411) RiseTrig slew=(0.2336 0.1903)

tx_core/tx_crc/crcfifo2/r_ptr_reg[3]/CLK (0.5473 0.5406) RiseTrig slew=(0.2336 0.1904)

tx_core/tx_crc/crcfifo1/w_ptr_reg[0]/CLK (0.5529 0.5451) RiseTrig slew=(0.2336 0.1897)

tx_core/tx_crc/crcfifo1/w_ptr_reg[2]/CLK (0.553 0.5452) RiseTrig slew=(0.2336 0.1898)

tx_core/tx_crc/crcfifo1/w_ptr_reg[3]/CLK (0.5392 0.5324) RiseTrig slew=(0.2336 0.1913)

tx_core/tx_crc/crcfifo1/r_ptr_reg[2]/CLK (0.5482 0.5414) RiseTrig slew=(0.2336 0.1902)

tx_core/tx_crc/crcfifo1/r_ptr_reg[3]/CLK (0.5482 0.5414) RiseTrig slew=(0.2336 0.1902)

tx_core/tx_crc/crcfifo0/r_ptr_reg[0]/CLK (0.5492 0.5421) RiseTrig slew=(0.2336 0.1898)

tx_core/tx_rs/xgmii_tx_hold_reg[7]/CLK (0.5525 0.5448) RiseTrig slew=(0.2336 0.19)

tx_core/tx_rs/xgmii_tx_hold_reg[8]/CLK (0.5494 0.5424) RiseTrig slew=(0.2336 0.1899)

tx_core/tx_rs/xgmii_tx_hold_reg[10]/CLK (0.5527 0.545) RiseTrig slew=(0.2336 0.19)

tx_core/tx_rs/xgmii_tx_hold_reg[11]/CLK (0.5484 0.5415) RiseTrig slew=(0.2336 0.19)

tx_core/tx_rs/xgmii_tx_hold_reg[12]/CLK (0.5428 0.5364) RiseTrig slew=(0.2336 0.1909)

tx_core/tx_rs/xgmii_tx_hold_reg[14]/CLK (0.5444 0.5381) RiseTrig slew=(0.2336 0.1907)

tx_core/tx_rs/xgmii_tx_hold_reg[17]/CLK (0.5487 0.5418) RiseTrig slew=(0.2336 0.1899)

tx_core/tx_rs/xgmii_tx_hold_reg[23]/CLK (0.531 0.5246) RiseTrig slew=(0.2336 0.1898)

tx_core/tx_rs/xgmii_tx_hold_reg[32]/CLK (0.5525 0.5448) RiseTrig slew=(0.2336 0.19)

tx_core/tx_rs/xgmii_tx_hold_reg[40]/CLK (0.5502 0.543) RiseTrig slew=(0.2336 0.1897)

tx_core/tx_rs/xgmii_tx_hold_reg[41]/CLK (0.5472 0.5406) RiseTrig slew=(0.2336 0.1904)

tx_core/tx_rs/xgmii_tx_hold_reg[42]/CLK (0.5527 0.545) RiseTrig slew=(0.2336 0.19)

tx_core/tx_rs/xgmii_tx_hold_reg[43]/CLK (0.5467 0.5402) RiseTrig slew=(0.2336 0.1903)

tx_core/tx_rs/xgmii_txd_d_reg[19]/CLK (0.5487 0.5418) RiseTrig slew=(0.2336 0.1899)

tx_core/tx_rs/xgmii_txd_d_reg[22]/CLK (0.5366 0.5299) RiseTrig slew=(0.2336 0.1911)

tx_core/tx_rs/xgmii_tx_hold_reg[51]/CLK (0.5491 0.5421) RiseTrig slew=(0.2336 0.1898)

tx_core/tx_rs/xgmii_txd_d_reg[12]/CLK (0.5481 0.5413) RiseTrig slew=(0.2336 0.19)

tx_core/tx_rs/xgmii_txd_d_reg[16]/CLK (0.5528 0.5451) RiseTrig slew=(0.2336 0.1901)

tx_core/tx_rs/xgmii_txd_d_reg[17]/CLK (0.5423 0.5359) RiseTrig slew=(0.2336 0.191)

tx_core/tx_rs/xgmii_txd_d_reg[18]/CLK (0.5517 0.5442) RiseTrig slew=(0.2336 0.1898)

tx_core/tx_rs/xgmii_txd_d_reg[9]/CLK (0.549 0.542) RiseTrig slew=(0.2336 0.1898)

tx_core/tx_rs/crc_tx_d_reg[1]/CLK (0.5426 0.5362) RiseTrig slew=(0.2336 0.191)

tx_core/tx_rs/crc_tx_d_reg[7]/CLK (0.5445 0.5383) RiseTrig slew=(0.2336 0.1907)

tx_core/tx_rs/crc_tx_d_reg[8]/CLK (0.5441 0.5378) RiseTrig slew=(0.2336 0.1908)

tx_core/tx_rs/crc_tx_d_reg[9]/CLK (0.5427 0.5363) RiseTrig slew=(0.2336 0.1909)

tx_core/tx_rs/crc_tx_d_reg[11]/CLK (0.5428 0.5364) RiseTrig slew=(0.2336 0.1909)

tx_core/tx_rs/crc_tx_d_reg[13]/CLK (0.5506 0.5433) RiseTrig slew=(0.2336 0.1894)

tx_core/tx_rs/crc_tx_d_reg[19]/CLK (0.5483 0.5415) RiseTrig slew=(0.2336 0.19)

tx_core/tx_rs/crc_tx_d_reg[25]/CLK (0.5414 0.5349) RiseTrig slew=(0.2336 0.1911)

tx_core/tx_rs/crc_tx_d_reg[28]/CLK (0.5375 0.5308) RiseTrig slew=(0.2336 0.1912)

tx_core/tx_rs/crc_tx_d_reg[29]/CLK (0.5419 0.5355) RiseTrig slew=(0.2336 0.1911)

tx_core/axi_master/pfifo_datain_0_d_reg[29]/CLK (0.555 0.5491) RiseTrig slew=(0.2313 0.1904)

tx_core/axi_master/pfifo_datain_0_d_reg[33]/CLK (0.5601 0.5533) RiseTrig slew=(0.2313 0.1901)

tx_core/axi_master/pfifo_datain_0_d_reg[34]/CLK (0.5641 0.5566) RiseTrig slew=(0.2321 0.1897)

tx_core/axi_master/pfifo_datain_0_d_reg[35]/CLK (0.5611 0.5541) RiseTrig slew=(0.2313 0.19)

tx_core/axi_master/pfifo_datain_0_d_reg[36]/CLK (0.5623 0.5551) RiseTrig slew=(0.2313 0.1897)

tx_core/axi_master/pfifo_datain_0_d_reg[42]/CLK (0.5621 0.5549) RiseTrig slew=(0.2313 0.1898)

tx_core/axi_master/pfifo_datain_0_d_reg[43]/CLK (0.5617 0.5546) RiseTrig slew=(0.2313 0.1898)

tx_core/axi_master/pfifo_datain_0_d_reg[45]/CLK (0.56 0.5532) RiseTrig slew=(0.2313 0.1901)

tx_core/axi_master/pfifo_datain_0_d_reg[54]/CLK (0.5621 0.5549) RiseTrig slew=(0.2313 0.1898)

tx_core/axi_master/pfifo_datain_0_d_reg[55]/CLK (0.547 0.54) RiseTrig slew=(0.2313 0.1877)

tx_core/axi_master/pfifo_datain_0_d_reg[59]/CLK (0.5625 0.5552) RiseTrig slew=(0.2313 0.1897)

tx_core/axi_master/pfifo_datain_0_d_reg[61]/CLK (0.5505 0.5443) RiseTrig slew=(0.2313 0.19)

tx_core/axi_master/pfifo_datain_0_d_reg[62]/CLK (0.5461 0.5389) RiseTrig slew=(0.2313 0.1884)

tx_core/axi_master/pfifo_datain_1_d_reg[0]/CLK (0.55 0.5437) RiseTrig slew=(0.2313 0.1879)

tx_core/axi_master/pfifo_datain_1_d_reg[6]/CLK (0.5471 0.5402) RiseTrig slew=(0.2313 0.1877)

tx_core/axi_master/pfifo_datain_1_d_reg[13]/CLK (0.5462 0.5389) RiseTrig slew=(0.2313 0.1884)

tx_core/axi_master/pfifo_datain_1_d_reg[15]/CLK (0.5498 0.5434) RiseTrig slew=(0.2313 0.1879)

tx_core/axi_master/pfifo_datain_1_d_reg[23]/CLK (0.5472 0.5402) RiseTrig slew=(0.2313 0.1877)

tx_core/axi_master/pfifo_datain_1_d_reg[28]/CLK (0.5461 0.5389) RiseTrig slew=(0.2313 0.1884)

tx_core/axi_master/pfifo_datain_1_d_reg[29]/CLK (0.5582 0.5518) RiseTrig slew=(0.2313 0.1903)

tx_core/axi_master/pfifo_datain_1_d_reg[30]/CLK (0.5472 0.5403) RiseTrig slew=(0.2313 0.1877)

tx_core/axi_master/pfifo_datain_1_d_reg[32]/CLK (0.5461 0.5388) RiseTrig slew=(0.2313 0.1884)

tx_core/axi_master/pfifo_datain_1_d_reg[34]/CLK (0.5567 0.5505) RiseTrig slew=(0.2313 0.1904)

tx_core/axi_master/pfifo_datain_1_d_reg[37]/CLK (0.5636 0.5562) RiseTrig slew=(0.232 0.1898)

tx_core/axi_master/pfifo_datain_1_d_reg[43]/CLK (0.56 0.5532) RiseTrig slew=(0.2313 0.1901)

tx_core/axi_master/pfifo_datain_1_d_reg[48]/CLK (0.5598 0.553) RiseTrig slew=(0.2313 0.1901)

tx_core/axi_master/pfifo_datain_1_d_reg[55]/CLK (0.56 0.5532) RiseTrig slew=(0.2313 0.1901)

tx_core/axi_master/pfifo_datain_1_d_reg[56]/CLK (0.5604 0.5535) RiseTrig slew=(0.2313 0.19)

tx_core/axi_slave/w_dch_cur_state_reg[0]/CLK (0.5502 0.5439) RiseTrig slew=(0.2313 0.1879)

tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[3]/CLK (0.5498 0.5434) RiseTrig slew=(0.2313 0.1879)

tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[2]/CLK (0.562 0.5548) RiseTrig slew=(0.2313 0.1898)

tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[3]/CLK (0.5621 0.5549) RiseTrig slew=(0.2313 0.1898)

tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[4]/CLK (0.5572 0.5509) RiseTrig slew=(0.2313 0.1903)

tx_core/tx_crc/crcfifo2/r_ptr_reg[0]/CLK (0.5612 0.5542) RiseTrig slew=(0.2313 0.1902)

tx_core/tx_crc/crcfifo2/r_ptr_reg[1]/CLK (0.5575 0.5512) RiseTrig slew=(0.2313 0.1903)

tx_core/tx_crc/crcfifo2/r_ptr_reg[2]/CLK (0.5625 0.5552) RiseTrig slew=(0.2313 0.1897)

tx_core/tx_crc/crcfifo1/w_ptr_reg[1]/CLK (0.564 0.5565) RiseTrig slew=(0.2321 0.1897)

tx_core/tx_crc/crcfifo1/r_ptr_reg[0]/CLK (0.5521 0.5461) RiseTrig slew=(0.2313 0.1903)

tx_core/tx_crc/crcfifo1/r_ptr_reg[1]/CLK (0.5643 0.5568) RiseTrig slew=(0.2322 0.1897)

tx_core/tx_crc/crcfifo0/r_ptr_reg[1]/CLK (0.5568 0.5505) RiseTrig slew=(0.2313 0.1904)

tx_core/tx_crc/crcfifo0/r_ptr_reg[2]/CLK (0.5626 0.5554) RiseTrig slew=(0.2316 0.19)

tx_core/tx_crc/crcfifo0/r_ptr_reg[3]/CLK (0.5576 0.5512) RiseTrig slew=(0.2313 0.1903)

tx_core/tx_rs/xgmii_tx_hold_reg[13]/CLK (0.5583 0.5518) RiseTrig slew=(0.2313 0.1905)

tx_core/tx_rs/xgmii_tx_hold_reg[18]/CLK (0.5655 0.5577) RiseTrig slew=(0.2325 0.1894)

tx_core/tx_rs/xgmii_tx_hold_reg[19]/CLK (0.5555 0.5495) RiseTrig slew=(0.2313 0.1905)

tx_core/tx_rs/xgmii_tx_hold_reg[21]/CLK (0.5492 0.5427) RiseTrig slew=(0.2313 0.1879)

tx_core/tx_rs/xgmii_tx_hold_reg[22]/CLK (0.5496 0.5432) RiseTrig slew=(0.2313 0.1879)

tx_core/tx_rs/xgmii_tx_hold_reg[45]/CLK (0.5653 0.5576) RiseTrig slew=(0.2325 0.1894)

tx_core/tx_rs/xgmii_txd_d_reg[21]/CLK (0.549 0.5425) RiseTrig slew=(0.2313 0.1879)

tx_core/tx_rs/xgmii_tx_hold_reg[48]/CLK (0.5651 0.5574) RiseTrig slew=(0.2324 0.1895)

tx_core/tx_rs/xgmii_tx_hold_reg[49]/CLK (0.545 0.5377) RiseTrig slew=(0.2313 0.1874)

tx_core/tx_rs/xgmii_txd_d_reg[11]/CLK (0.5566 0.5504) RiseTrig slew=(0.2313 0.1906)

tx_core/tx_rs/xgmii_tx_hold_reg[53]/CLK (0.5625 0.5553) RiseTrig slew=(0.2316 0.19)

tx_core/tx_rs/xgmii_txd_d_reg[13]/CLK (0.5478 0.541) RiseTrig slew=(0.2313 0.1878)

tx_core/tx_rs/xgmii_tx_hold_reg[54]/CLK (0.5502 0.5439) RiseTrig slew=(0.2313 0.1879)

tx_core/tx_rs/xgmii_txd_d_reg[14]/CLK (0.5487 0.5422) RiseTrig slew=(0.2313 0.1878)

tx_core/tx_rs/xgmii_tx_hold_reg[55]/CLK (0.5599 0.5532) RiseTrig slew=(0.2313 0.1904)

tx_core/tx_rs/xgmii_txd_d_reg[15]/CLK (0.5647 0.5571) RiseTrig slew=(0.2323 0.1896)

tx_core/tx_rs/xgmii_txc_d_reg[2]/CLK (0.5465 0.5393) RiseTrig slew=(0.2313 0.1887)

tx_core/tx_rs/xgmii_txd_d_reg[8]/CLK (0.5491 0.5426) RiseTrig slew=(0.2313 0.1879)

tx_core/tx_rs/xgmii_txd_d_reg[10]/CLK (0.5493 0.5428) RiseTrig slew=(0.2313 0.1879)

