Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 57e6ddbdc10642c7af5f35e42ed68b39 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot G_ALU32_TB_behav xil_defaultlib.G_ALU32_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/DigtalLogic/Module/ALU32_GATE/G_Xor32.v:36]
ERROR: [VRFC 10-2865] module 'G_FullAdder32_default' ignored due to previous errors [D:/DigtalLogic/Module/ALU32_GATE/G_FullAdder32.v:22]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/DigtalLogic/Module/ALU32_GATE/G_And32.v:35]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/DigtalLogic/Module/ALU32_GATE/G_Or32.v:36]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/DigtalLogic/Module/ALU32_GATE/G_Not32.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
