
*** Running vivado
    with args -log xorgate_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xorgate_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xorgate_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/toure.o/Desktop/Lab0/basic_elements/basic_elements'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top xorgate_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8816
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1033.215 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xorgate_wrapper' [C:/Users/toure.o/Desktop/Lab0/project_1/project_1.srcs/sources_1/bd/xorgate/hdl/xorgate_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xorgate' [C:/Users/toure.o/Desktop/Lab0/project_1/project_1.srcs/sources_1/bd/xorgate/synth/xorgate.v:49]
INFO: [Synth 8-6157] synthesizing module 'xor_2_imp_1PV4XG0' [C:/Users/toure.o/Desktop/Lab0/project_1/project_1.srcs/sources_1/bd/xorgate/synth/xorgate.v:12]
INFO: [Synth 8-6157] synthesizing module 'xorgate_xup_nand2_0_0' [C:/Users/toure.o/Desktop/Lab0/project_1/project_1.runs/synth_1/.Xil/Vivado-4260-WFXA4BB6DBB7C1B/realtime/xorgate_xup_nand2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xorgate_xup_nand2_0_0' (1#1) [C:/Users/toure.o/Desktop/Lab0/project_1/project_1.runs/synth_1/.Xil/Vivado-4260-WFXA4BB6DBB7C1B/realtime/xorgate_xup_nand2_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'xorgate_xup_nand2_0_1' [C:/Users/toure.o/Desktop/Lab0/project_1/project_1.runs/synth_1/.Xil/Vivado-4260-WFXA4BB6DBB7C1B/realtime/xorgate_xup_nand2_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xorgate_xup_nand2_0_1' (2#1) [C:/Users/toure.o/Desktop/Lab0/project_1/project_1.runs/synth_1/.Xil/Vivado-4260-WFXA4BB6DBB7C1B/realtime/xorgate_xup_nand2_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'xorgate_xup_nand2_0_2' [C:/Users/toure.o/Desktop/Lab0/project_1/project_1.runs/synth_1/.Xil/Vivado-4260-WFXA4BB6DBB7C1B/realtime/xorgate_xup_nand2_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xorgate_xup_nand2_0_2' (3#1) [C:/Users/toure.o/Desktop/Lab0/project_1/project_1.runs/synth_1/.Xil/Vivado-4260-WFXA4BB6DBB7C1B/realtime/xorgate_xup_nand2_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'xorgate_xup_nand2_0_3' [C:/Users/toure.o/Desktop/Lab0/project_1/project_1.runs/synth_1/.Xil/Vivado-4260-WFXA4BB6DBB7C1B/realtime/xorgate_xup_nand2_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xorgate_xup_nand2_0_3' (4#1) [C:/Users/toure.o/Desktop/Lab0/project_1/project_1.runs/synth_1/.Xil/Vivado-4260-WFXA4BB6DBB7C1B/realtime/xorgate_xup_nand2_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xor_2_imp_1PV4XG0' (5#1) [C:/Users/toure.o/Desktop/Lab0/project_1/project_1.srcs/sources_1/bd/xorgate/synth/xorgate.v:12]
INFO: [Synth 8-6155] done synthesizing module 'xorgate' (6#1) [C:/Users/toure.o/Desktop/Lab0/project_1/project_1.srcs/sources_1/bd/xorgate/synth/xorgate.v:49]
INFO: [Synth 8-6155] done synthesizing module 'xorgate_wrapper' (7#1) [C:/Users/toure.o/Desktop/Lab0/project_1/project_1.srcs/sources_1/bd/xorgate/hdl/xorgate_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1076.035 ; gain = 42.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1076.035 ; gain = 42.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1076.035 ; gain = 42.820
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1076.035 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/toure.o/Desktop/Lab0/project_1/project_1.srcs/sources_1/bd/xorgate/ip/xorgate_xup_nand2_0_2/xorgate_xup_nand2_0_2/xorgate_xup_nand2_0_1_in_context.xdc] for cell 'xorgate_i/xor_2/xup_nand2_2'
Finished Parsing XDC File [c:/Users/toure.o/Desktop/Lab0/project_1/project_1.srcs/sources_1/bd/xorgate/ip/xorgate_xup_nand2_0_2/xorgate_xup_nand2_0_2/xorgate_xup_nand2_0_1_in_context.xdc] for cell 'xorgate_i/xor_2/xup_nand2_2'
Parsing XDC File [c:/Users/toure.o/Desktop/Lab0/project_1/project_1.srcs/sources_1/bd/xorgate/ip/xorgate_xup_nand2_0_3/xorgate_xup_nand2_0_3/xorgate_xup_nand2_0_1_in_context.xdc] for cell 'xorgate_i/xor_2/xup_nand2_3'
Finished Parsing XDC File [c:/Users/toure.o/Desktop/Lab0/project_1/project_1.srcs/sources_1/bd/xorgate/ip/xorgate_xup_nand2_0_3/xorgate_xup_nand2_0_3/xorgate_xup_nand2_0_1_in_context.xdc] for cell 'xorgate_i/xor_2/xup_nand2_3'
Parsing XDC File [c:/Users/toure.o/Desktop/Lab0/project_1/project_1.srcs/sources_1/bd/xorgate/ip/xorgate_xup_nand2_0_0/xorgate_xup_nand2_0_0/xorgate_xup_nand2_0_1_in_context.xdc] for cell 'xorgate_i/xor_2/xup_nand2_0'
Finished Parsing XDC File [c:/Users/toure.o/Desktop/Lab0/project_1/project_1.srcs/sources_1/bd/xorgate/ip/xorgate_xup_nand2_0_0/xorgate_xup_nand2_0_0/xorgate_xup_nand2_0_1_in_context.xdc] for cell 'xorgate_i/xor_2/xup_nand2_0'
Parsing XDC File [c:/Users/toure.o/Desktop/Lab0/project_1/project_1.srcs/sources_1/bd/xorgate/ip/xorgate_xup_nand2_0_1/xorgate_xup_nand2_0_1/xorgate_xup_nand2_0_1_in_context.xdc] for cell 'xorgate_i/xor_2/xup_nand2_1'
Finished Parsing XDC File [c:/Users/toure.o/Desktop/Lab0/project_1/project_1.srcs/sources_1/bd/xorgate/ip/xorgate_xup_nand2_0_1/xorgate_xup_nand2_0_1/xorgate_xup_nand2_0_1_in_context.xdc] for cell 'xorgate_i/xor_2/xup_nand2_1'
Parsing XDC File [C:/Users/toure.o/Desktop/Lab0/project_1/project_1.srcs/constrs_1/new/xorgate.xdc]
Finished Parsing XDC File [C:/Users/toure.o/Desktop/Lab0/project_1/project_1.srcs/constrs_1/new/xorgate.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/toure.o/Desktop/Lab0/project_1/project_1.srcs/constrs_1/new/xorgate.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xorgate_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xorgate_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/toure.o/Desktop/Lab0/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/toure.o/Desktop/Lab0/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1125.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1125.184 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1125.184 ; gain = 91.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1125.184 ; gain = 91.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for xorgate_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xorgate_i/xor_2/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xorgate_i/xor_2/xup_nand2_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xorgate_i/xor_2/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xorgate_i/xor_2/xup_nand2_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1125.184 ; gain = 91.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1125.184 ; gain = 91.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1125.184 ; gain = 91.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1161.852 ; gain = 128.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1161.852 ; gain = 128.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1180.910 ; gain = 147.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1186.684 ; gain = 153.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1186.684 ; gain = 153.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1186.684 ; gain = 153.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1186.684 ; gain = 153.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1186.684 ; gain = 153.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1186.684 ; gain = 153.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |xorgate_xup_nand2_0_0 |         1|
|2     |xorgate_xup_nand2_0_1 |         1|
|3     |xorgate_xup_nand2_0_2 |         1|
|4     |xorgate_xup_nand2_0_3 |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |xorgate_xup_nand2_0 |     4|
|5     |IBUF                |     2|
|6     |OBUF                |     1|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1186.684 ; gain = 153.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1186.684 ; gain = 104.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1186.684 ; gain = 153.469
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1198.742 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1202.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1202.668 ; gain = 169.453
INFO: [Common 17-1381] The checkpoint 'C:/Users/toure.o/Desktop/Lab0/project_1/project_1.runs/synth_1/xorgate_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xorgate_wrapper_utilization_synth.rpt -pb xorgate_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul  5 10:38:24 2022...
