{
    "Error Size": 1,
    "Error Specification": [
        {
            "Error Type": "RAMB",
            "Original Code": "#pragma HLS RESOURCE variable=fir2dim_input core=RAM_1P_BRAM",
            "Faulty Code": "#pragma HLS INTERFACE m_axi port=fir2dim_input depth=SIZE"
        }
    ]
}