INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acham/Documents/GitHub/RISCV32-SingleCycle-NonPipelined-Processor/RISCV32I-SingleCycleProcessor.sim/sim_1/synth/func/xsim/RISCV32I_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV32I
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/acham/Documents/GitHub/RISCV32-SingleCycle-NonPipelined-Processor/RISCV32I-SingleCycleProcessor.srcs/sim_1/new/RISCV32I_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV32I_tb
