[RACH] CheckTrxSwitch(RF0): sys_info(%08x) dlul_RFD(%08x) uldl_RFD(%08x) ov_mode(%08x)
[RACH] HALSYST_4G_CheckTrxSwitchingForSaDrds(RF0): sys_info(%08x) dlul_RFD(%08x) uldl_RFD(%08x) ov_mode(%08x), path_sel_nr(%08x)
[SYSTEM] InitSystemTime: RTG offset(%d), rfd_marsync_config0_prv 0x%08X/0x%08X
[SYSTEM] tdd_cfg_valid_scg(rx%d): %d
[SYSTEM] tdd_cfg_valid_scg(rx%d): %d
[SYSTEM] SetDlSystemInfo(RXF%d): sys_info(%08x -> %08x)
[SYSTEM] SetDlSystemInfo(RXF%d RFD%d CC0_HENB): HENB_SYSTEM_INFO(%08x -> %08x)
[SYSTEM] SetDlSystemInfo(RFD%d): sys_info(%08x -> %08x)
[SYSTEM] SetDlSystemInfo(RX%d RF%d): sys_info(%08x -> %08x)
[SYSTEM] SetTrxSwitch(RF%d): rtg(%d), sys_info(%08x) dlul_BB(%08x) uldl_BB(%08x) dlul_RFD(%08x) uldl_RFD(%08x)
[SYSTEM] SetTrxSwitch(RF%d): rtg(%d), sys_info(%08x)
[SYSTEM] SetDrxMode(RX%d): mode(%d)
[SYSTEM] SetDrxStartPos: mode(%d), time(0x%x), drx_counter(0x%x), SFN(%d), TTI(%d), Offset(%d)
[SYSTEM] SetIratTriggerSignal: enable(%d), time(%08x), len(%d)
[SYSTEM] SetRtgLoad : not workaround for AGAP
[SYSTEM] SetRtgLoad [WR](RTG%d, RFD_RTG%d): RTG(%x %x) diff(%d) rfd_path_enable(%x %x)
[SYSTEM] SetRtgLoad(RTG%d, RFD_RTG%d): offset(%d), RFD_CLK_CONFIG(%x)
[SYSTEM] ConfigRtg(DEBUG): rtg_idx(%d), rtg value too high (%d)
[SYSTEM] ConfigRtg(DEBUG): loop_idx(%d), rtg_counter(%d)...
[SYSTEM] ConfigRtg(DEBUG): loop_idx(%d), rtg_counter(%d) found last symbol
[SYSTEM] ConfigRtg(DEBUG): skip the rtg setting.. rtg_counter(%d, %d, %d, %d, %d, %d, %d)
[SYSTEM] ConfigRtg(DEBUG): rtg_counter(%d), gen_counter(%d), general_snap(%d), cur_sfn(%d)
[SYSTEM] ConfigRtg(RTG%d): offset(%d), copy(%x), bw(%d), diff(%d), rtg(%d -> %d)
[SYSTEM] NR RTG counter out of Range(%d)
[L2N_GAP] cur_rtg_counter(%d) gap_rtg_counter(%d) diff_to_gap(%d) nr_rtg_counter(read)(%u)
[L2N_HO] LteRtgCounter(%d) LteGenCounter(%d) LteRtgOffset(%d) SFN(%d) SUBFRAME(%d) OFFSET(%d)
[SYSTEM] RTG%d: bw(%d), diff(%d), rtg(%d -> %d)
[SYSTEM] AlignRtg(RTG%d) : bb_path_enable(%x %x), rfd_path_enable(%x %x)
[SYSTEM] CopyRtg(%d)(RTG%d -> RTG%d)[shift %d]
[SYSTEM] SetSfn(RTG%d) (RFD%d): sfn(%d)
[SYSTEM] EnableSysTimeIntr(%d): mode(0x%x), time(0x%x)
[SYSTEM] CheckSysTimeCommonIntr: en(0x%08x), pend(0x%08x)
[SYSTEM] SetGapMode(CC%d): mode(%d), bw(%d), length(%d), sfn_tti(%d), offset(%d,%d)
[SYSTEM] SetCaMode(CC%d): on(%d, 0x%x), time(%d), tti_config(0x%x)
[SYSTEM] SetSloOn(CC%d): on(%d) DIG_ON(0x%x)
[SYSTEM] SetAgcAntSel(RF%d): rtg(%d), path_enable(%x, %x), path_enable_rfd(%x, %x)
[SYSTEM] HALSYST_4G_CheckCcGroupingInfo(0x%x): RTG0(%d), RTG1(%d), RTG2(%d), RTG3(%d), RTG4(%d), RTG5(%d)
[SYSTEM] HALSYST_4G_CheckCcGroupingInfo : CC0(%d), CC1(%d), CC2(%d), CC3(%d), CC4(%d), CC5(%d)
[RXF] SetTrxOverrideMode(%d):(0x%08x)
[RXF] HALSYST_4G_SetTrxModeToDl(%d): rf(%d), TRX_CFG_ON(0x%08x), TRX_CFG_OFF(0x%08x)
[SYSTEM] PATH_ENABLE_4G : cc(%d), rtg(%d), path_enable(%x, %x)
[SYSTEM] SetRtgLoad [WR](RTG%d, RFD_RTG%d): RTG(%x %x) diff(%d) rfd_path_enable(%x %x)
[RACH] HALSYST_4G_RestoreTrxSwitchAfterSaDrds
[HALSYST_4G][WARNING]NullFunc()!!
