CUS-0004,,,
CID Header,5,000h,
1,FW Revision Field  (8B)-vendor control,A3.1.1,2,008h,0,64,2,1,(null),
1,LS Revision Field (8B)-vendor control,LS-O1204,2,0A8h,0,64,2,1,(null),
1,Vendor Specific Field(64B)-vendor control,VS-0.8,2,0C0h,0,512,2,1,(null),
1,Serial Num Field (20B)-vendor control,111111,2,10Ch,0,160,2,1,(null),
1,Model Num Field (40B)-vendor control,SMI2260,2,128h,0,320,2,1,(null),
Legacy,3,180h,
1,FlashCacheProg,0h,1,001h,1,1,1,2,0h/Controller will use Program Page(0x10) for NAND,1h/ Controller will use Program Page Cache(0x15) for NAND,
1,Spare Pool Difference Threshold,80,0,004h,0,8,2,1,gSpareDiffTH a parameter to adjust erase order sequence.  threshold=  (x/100)*WearLeveling different count,
1,(SMI internal only) Detect Swap Time Out (sec),0,0,008h,0,8,2,1,(null),
PCIe,34,200h,
1,PCI Vendor ID,126Fh,1,000h,0,16,2,1,Indicates the company vendor assigned by the PCI SIG. This field is related to ID.VID,
1,Device ID,2260h,1,002h,0,16,2,1,Indicates the device number assigned by the vendor. This field is related to ID.DID,
1,LTR L0 Entry - Max Snoop LatencyValue of ACTIVE LTR,1h,1,004h,0,10,2,1,Along with the Max No-noop LatencyScale field. this register specifies the maximum no-snoop latency that a device is permitted to request. Software should set this to the platform's maximum supported latency or less.,
1,LTR L0 Entry - Max Snoop LatencyScale of ACTIVE LTR,0h,1,004h,10,3,1,6,0h/Value times 1 ns,1h/Value times 32 ns,2h/Value times 1024 ns,3h/Value times 32768 ns,4h/Value times 1048576 ns,5h/Value times 33554432 ns,
1,LTR L0 Entry - Snoop Latency Requirement,0h,1,004h,15,1,1,2,0h/No Requirement,1h/Requirement,
1,LTR L0 Entry - Max No-Snoop LatencyValue of ACTIVE LTR,1h,1,004h,16,10,2,1,Along with the Max No-noop LatencyScale field. this register specifies the maximum no-snoop latency that a device is permitted to request. Software should set this to the platform's maximum supported latency or less.,
1,LTR L0 Entry - Max No-Snoop LatencyScale of ACTIVE LTR,0h,1,004h,26,3,1,6,0h/Value times 1 ns,1h/Value times 32 ns,2h/Value times 1024 ns,3h/Value times 32768 ns,4h/Value times 1048576 ns,5h/Value times 33554432 ns,
1,LTR L0 Entry - No Snoop Latency Requirement,0h,1,004h,31,1,1,2,0h/No Requirement,1h/Requirement,
1,LTR L1 Entry - Max Snoop LatencyValue of ACTIVE LTR,1h,1,008h,0,10,2,1,Along with the Max No-noop LatencyScale field. this register specifies the maximum no-snoop latency that a device is permitted to request. Software should set this to the platform's maximum supported latency or less.,
1,LTR L1 Entry - Max Snoop LatencyScale of ACTIVE LTR,0h,1,008h,10,3,1,6,0h/Value times 1 ns,1h/Value times 32 ns,2h/Value times 1024 ns,3h/Value times 32768 ns,4h/Value times 1048576 ns,5h/Value times 33554432 ns,
1,LTR L1 Entry - Snoop Latency Requirement,0h,1,008h,15,1,1,2,0h/No Requirement,1h/Requirement,
1,LTR L1 Entry - Max No-Snoop LatencyValue of ACTIVE LTR,1h,1,008h,16,10,2,1,Along with the Max No-noop LatencyScale field. this register specifies the maximum no-snoop latency that a device is permitted to request. Software should set this to the platform's maximum supported latency or less.,
1,LTR L1 Entry - Max N0-Snoop LatencyScale of ACTIVE LTR,0h,1,008h,26,3,1,6,0h/Value times 1 ns,1h/Value times 32 ns,2h/Value times 1024 ns,3h/Value times 32768 ns,4h/Value times 1048576 ns,5h/Value times 33554432 ns,
1,LTR L1 Entry - No Snoop Latency Requirement,0h,1,008h,31,1,1,2,0h/No Requirement,1h/Requirement,
1,LTR L1.2 Entry - Max Snoop LatencyValue of ACTIVE LTR,1h,1,00Ch,0,10,2,1,Along with the Max No-noop LatencyScale field. this register specifies the maximum no-snoop latency that a device is permitted to request. Software should set this to the platform's maximum supported latency or less.,
1,LTR L1.2 Entry - Max Snoop LatencyScale of ACTIVE LTR,0h,1,00Ch,10,3,1,6,0h/Value times 1 ns,1h/Value times 32 ns,2h/Value times 1024 ns,3h/Value times 32768 ns,4h/Value times 1048576 ns,5h/Value times 33554432 ns,
1,LTR L1.2 Entry - Snoop Latency Requirement,0h,1,00Ch,15,1,1,2,0h/No Requirement,1h/Requirement,
1,LTR L1.2 Entry - Max No-Snoop LatencyValue of ACTIVE LTR,1h,1,00Ch,16,10,2,1,Along with the Max No-noop LatencyScale field. this register specifies the maximum no-snoop latency that a device is permitted to request. Software should set this to the platform's maximum supported latency or less.,
1,LTR L1.2 Entry - Max No-Snoop LatencyScale of ACTIVE LTR,0h,1,00Ch,26,3,1,6,0h/Value times 1 ns,1h/Value times 32 ns,2h/Value times 1024 ns,3h/Value times 32768 ns,4h/Value times 1048576 ns,5h/Value times 33554432 ns,
1,LTR L1.2 Entry - No Snoop Latency Requirement,0h,1,00Ch,31,1,1,2,0h/No Requirement,1h/Requirement,
1,UEFI OROM,1h,1,010h,0,1,0,2,0h/UEFI OROM Enabled,1h/UEFI OROM Disable,
1,Multiple Message Capable,3h,1,011h,1,3,1,5,0h/1 of vectors requested,1h/2 of vectors requested,2h/4 of vectors requested,3h/8 of vectors requested,4h/16 of vectors requested,
1,Endpoint L0s Acceptable Latency,7h,1,012h,6,3,1,8,0h/Maximum of 64 ns,1h/Maximum of 128 ns,2h/Maximum of 256 ns,3h/Maximum of 512 ns,4h/Maximum of 1 us,5h/Maximum of 2 us,6h/Maximum of 4 us,7h/No limit,
1,Endpoint L1 Acceptable Latency,7h,1,012h,9,3,1,8,0h/Maximum of 1 us,1h/Maximum of 2 us,2h/Maximum of 4 us,3h/Maximum of 8 us,4h/Maximum of 16 us,5h/Maximum of 32 us,6h/Maximum of 64 us,7h/No limit,
1,Maximum Link Speed,3h,1,014h,0,4,1,7,1h/Supported Link Speeds Vector field bit 0(gen1),2h/Supported Link Speeds Vector field bit 1(gen2),3h/Supported Link Speeds Vector field bit 2(gen3),4h/Supported Link Speeds Vector field bit 3,5h/Supported Link Speeds Vector field bit 4,6h/Supported Link Speeds Vector field bit 5,7h/Supported Link Speeds Vector field bit 6,
1,Maximum Link Width,4h,1,014h,4,6,1,4,0h/Reserved,1h/x1,2h/x2,4h/x4,
1,Active State Power Management Support,3h,1,014h,10,2,1,4,0h/No ASPM Support,1h/L0s Supported,2h/L1 Supported,3h/L0s and L1 Supported,
1,L0s Exit Latency,4h,1,014h,12,3,1,8,0h/Less than 64 ns,1h/64 ns to less than 128 ns,2h/128 ns to less than 256 ns,3h/256 ns to less than 512 ns,4h/512 ns to less than 1 us,5h/1 us to less than 2 us,6h/2 us to less than 4 us,7h/More than 4 us,
1,L1 Exit Latency,3h,1,014h,15,3,1,8,0h/Less than 1us,1h/1 us to less than 2 us,2h/2 us to less than 4 us,3h/4 us to less than 8 us,4h/8 us to less than 16 us,5h/16 us to less than 32 us,6h/32 us to less than 64 us,7h/More than 64 us,
1,MSI-X Table Size(A0 and A0+ max is 7h; A1 max is Fh),7h,1,01Ch,0,11,2,1,MSI-X Table Size N which is encoded as N-1.,
1,LTR L1 LTR MSG TIMER (0.983040 msec/unit),0h,1,028h,0,16,2,0,
1,LTR L1.2 LTR MSG TIMER,0h,1,028h,16,16,2,0,
1,Subsystem Vendor ID (SSVID),126Fh,1,030h,0,16,2,1,Indicates the sub-system vendor identifier,
1,Subsystem ID (SSID),2260h,1,032h,0,16,2,1,Indicates the sub-system identifier.,
NVMe,18,240h,
1,Optional Admin Command Support (OACS) - Format NVM command,1h,1,000h,1,1,0,2,1h/Enable,0h/Disable,
1,Optional Admin Command Support (OACS) - Firmware Commit/Firmware Image Download commands,1h,1,000h,2,1,0,2,1h/Enable,0h/Disable,
1,Optional NVM Command Support (ONCS) - Write Uncorrectable,1h,1,009h,1,1,0,1,1h/Enable,
1,Optional NVM Command Support (ONCS) - Dataset Management command,1h,1,009h,2,1,0,2,1h/Enable,0h/Disable,
1,Optional NVM Command Support (ONCS) - Write Zeroes command,1h,1,009h,3,1,0,2,1h/Enable,0h/Disable,
1,Warning Composite Temperature Threshold (WCTEMP)(in degree K),166h,1,00Ah,0,16,2,1,In degree Kelvin,
1,Critical Composite Temperature Threshold (CCTEMP)(in degree K),170h,1,00Ch,0,16,2,1,In degree Kelvin,
1,AER check,0h,1,00Eh,0,1,0,2,1h/Enable,0h/Disable,
1,Controller Capabilities - Maximum Queue Entries Supported (MQES),FFh,1,010h,0,16,2,0,
1,Controller Capabilities - Timeout (TO),1Ch,1,010h,24,8,2,0,
1,Controller Capabilities - Memory Page Size Minimum,0h,1,010h,48,4,2,0,
1,Controller Capabilities - Memory Page Size Maximum,0h,1,010h,52,4,2,0,
1,Volatile Write Cache (VWC),1h,1,028h,0,1,0,2,1h/Enable,0h/Disable,
1,Recommended Arbitration Burst (RAB),6h,1,029h,0,8,2,0,
1,VID,126Fh,1,02Ah,0,16,2,0,
1,SSVID,126Fh,1,02Ch,0,16,2,0,
1,Maximum Data Transfer Size (MDTS) (2^n * 4KB),5h,1,02Eh,0,8,2,0,
1,Version (VER),00010200h,1,030h,0,32,1,0,
PHY,32,2C0h,
1,G3/2 Normal TxSwing,14h,1,004h,0,5,2,0,
1,G1 Normal TxSwing,14h,1,005h,0,5,2,0,
1,DM0 MANUAL,0h,1,006h,0,1,0,2,1h/Enable,0h/Disable,
1,# DM0,0h,1,007h,0,4,2,0,
1,DM1 MANUAL,0h,1,008h,0,1,0,2,1h/Enable,0h/Disable,
1,# DM1,4h,1,009h,0,5,2,0,
1,DM2 MANUAL,0h,1,00Ah,0,1,0,2,1h/Enable,0h/Disable,
1,# DM2,0Eh,1,00Bh,0,5,2,0,
1,KD MANUAL,1h,1,00Ch,0,1,0,2,1h/Enable,0h/Disable,
1,# KD,0h,1,00Dh,0,4,2,0,
1,KP MANUAL,1h,1,00Eh,0,1,0,2,1h/Enable,0h/Disable,
1,# KP,Eh,1,00Fh,0,8,2,0,
1,# KP for G3 loopback,6h,1,010h,0,8,2,0,
1,KI MANUAL,1h,1,011h,0,1,0,2,1h/Enable,0h/Disable,
1,# KI,0h,1,012h,0,8,2,0,
1,EQR MANUAL,0h,1,013h,0,1,0,2,1h/Enable,0h/Disable,
1,# EQR,0h,1,014h,0,5,2,0,
1,EQC MANUAL,0h,1,015h,0,1,0,2,1h/Enable,0h/Disable,
1,# EQC,Ch,1,016h,0,4,2,0,
1,TAP1 MANUAL,0h,1,017h,0,1,0,2,1h/Enable,0h/Disable,
1,# TAP1,20h,1,018h,0,6,2,0,
1,TAP2 MANUAL,0h,1,019h,0,1,0,2,1h/Enable,0h/Disable,
1,# TAP2,10h,1,01Ah,0,5,2,0,
1,TAP3 MANUAL,0h,1,01Bh,0,1,0,2,1h/Enable,0h/Disable,
1,# TAP3,10h,1,01Ch,0,5,2,0,
1,Normal Mode MAX,01h,1,01Dh,0,4,2,0,
1,SRIS/SRNS MAX,0Bh,1,01Eh,0,4,2,0,
1,SQA_OFFSET,07h,1,01Fh,0,5,2,0,
1,PLL VVCO,08h,1,020h,0,4,2,0,
1,A0+_IPC_workaround(forceDM0=0x8/DM2=0x10),1h,1,021h,0,1,0,2,1h/Enable,0h/Disable,
1,Hang Drive if PHY setting error,0h,1,022h,0,1,0,2,1h/Enable,0h/Disable,
1,delay between PHY reg access(CPU delay count),0,0,024h,0,16,2,0,
VUID,3,4C0h,
1,Enable VU space,0h,1,023h,0,1,0,2,1h/Enable,0h/Disable,
1,Nominal Form Factor,0h,1,020h,0,4,1,4,0h/Nominal form factor not reported,1h/2.5 inch nominal form factor,2h/M.2,3h/HHHL,
1,World Wide Number,8ByteStr,2,026h,0,64,2,0,
VDT,6,500h,
1,VDT40 (auto detect),0h,1,000h,3,1,0,2,1h/Enable,0h/Disable,
1,VDT27&23,0h,1,000h,2,1,0,2,1h/Enable,0h/Disable,
1,VDT27 Level,Fh,1,001h,0,8,1,16,0h/VRR=1.40/VFR=1.31 ,1h/VRR=1.51/VFR=1.42 ,2h/VRR=1.61/VFR=1.52 ,3h/VRR=1.71/VFR=1.61 ,4h/VRR=1.81/VFR=1.72 ,5h/VRR=1.91/VFR=1.81 ,6h/VRR=2.01/VFR=1.91 ,7h/VRR=2.10/VFR=2.00 ,8h/VRR=2.21/VFR=2.11 ,9h/VRR=2.30/VFR=2.21 ,Ah/VRR=2.40/VFR=2.30 ,Bh/VRR=2.50/VFR=2.40 ,Ch/VRR=2.60/VFR=2.50 ,Dh/VRR=2.70/VFR=2.60 ,Eh/VRR=2.80/VFR=2.70 ,Fh/VRR=2.89/VFR=2.80 ,
1,VDT23 Level,Dh,1,002h,0,8,1,16,0h/VRR=1.40/VFR=1.31 ,1h/VRR=1.51/VFR=1.42 ,2h/VRR=1.61/VFR=1.52 ,3h/VRR=1.71/VFR=1.61 ,4h/VRR=1.81/VFR=1.72 ,5h/VRR=1.91/VFR=1.81 ,6h/VRR=2.01/VFR=1.91 ,7h/VRR=2.10/VFR=2.00 ,8h/VRR=2.21/VFR=2.11 ,9h/VRR=2.30/VFR=2.21 ,Ah/VRR=2.40/VFR=2.30 ,Bh/VRR=2.50/VFR=2.40 ,Ch/VRR=2.60/VFR=2.50 ,Dh/VRR=2.70/VFR=2.60 ,Eh/VRR=2.80/VFR=2.70 ,Fh/VRR=2.89/VFR=2.80 ,
1,VDT15,0h,1,000h,0,1,0,2,1h/Enable,0h/Disable,
1,VDT15 Level,4h,1,003h,0,8,1,16,0h/VRR=0.90/VFR=0.80 ,1h/VRR=1.00/VFR=0.90 ,2h/VRR=1.10/VFR=1.00 ,3h/VRR=1.20/VFR=1.10 ,4h/VRR=1.30/VFR=1.20 ,5h/VRR=1.40/VFR=1.30 ,6h/VRR=1.50/VFR=1.40 ,7h/VRR=1.60/VFR=1.50 ,8h/VRR=1.70/VFR=1.60 ,9h/VRR=1.80/VFR=1.70 ,Ah/VRR=1.90/VFR=1.80 ,Bh/VRR=2.00/VFR=1.90 ,Ch/VRR=2.10/VFR=2.00 ,Dh/VRR=2.20/VFR=2.10 ,Eh/VRR=2.30/VFR=2.20 ,Fh/VRR=2.40/VFR=2.30 ,
GEN,24,380h,
1,CE Extend,0h,1,000h,0,1,0,2,1h/Enbale,0h/Disable,
1,Thermal throttle,1h,1,010h,0,1,0,2,1h/Enable,0h/Disable,
1,Idle Sleep,0h,1,010h,1,1,0,2,1h/Enable,0h/Disable,
1,Shutdown hang (auto disable when ShutDown - SysClk < 25MHz),1h,1,010h,2,1,0,2,1h/Enable,0h/Disable,
1,Select ASIC Sensor,1h,1,011h,0,1,0,2,1h/Enable,0h/Disable,
1,Select External Sensor,0h,1,011h,1,1,0,2,1h/Enable,0h/Disable,
1,Light Throttle temperature in degree C (MT1) = WCTEMP,90,0,013h,0,8,2,0,
1,Delta to MT1 fall,7,0,014h,0,8,2,0,
1,Heavy Throttle temperature in degree C (MT2) = CCTEMP,97,0,015h,0,8,2,0,
1,Delta to MT2 fall,7,0,016h,0,8,2,0,
1,Showdown temperature in degree C (MT3),102,0,017h,0,8,2,0,
1,Delta to MT3 fall,7,0,018h,0,8,2,0,
1,Temp sensor polling time,1,0,019h,0,8,1,11,0/Disable,1/1sec,2/2sec,3/3sec,4/4sec,5/5sec,10/10sec,15/15sec,20/20sec,25/25sec,30/30sec,
1,Max Thermal Log in Idle(avoid to flush log space),5,0,01Dh,0,8,1,11,0/No Limit,1/1 log,2/2 log,3/3 log,4/4 log,5/5 log,10/10 log,15/15 log,20/20 log,25/25 log,30/30 log,
1,Sleep Idle Threshold (from 0 to 255 ms),5,0,01Eh,0,8,2,0,
1,PS0 - SysClk,1Ch,1,020h,0,16,1,10,390h/12.5Mhz,190h/25Mhz,1A0h/50Mhz,120h/100Mhz,98h/150Mhz,A0h/200Mhz,14h/250Mhz,18h/300Mhz,1Ch/350Mhz,20h/400Mhz,
1,PS0 - LDPCClk,18h,1,022h,0,16,1,10,390h/12.5Mhz,190h/25Mhz,1A0h/50Mhz,120h/100Mhz,98h/150Mhz,A0h/200Mhz,14h/250Mhz,18h/300Mhz,1Ch/350Mhz,20h/400Mhz,
1,PS1 - SysClk,A0h,1,028h,0,16,1,10,390h/12.5Mhz,190h/25Mhz,1A0h/50Mhz,120h/100Mhz,98h/150Mhz,A0h/200Mhz,14h/250Mhz,18h/300Mhz,1Ch/350Mhz,20h/400Mhz,
1,PS1 - LDPCClk,A0h,1,02Ah,0,16,1,10,390h/12.5Mhz,190h/25Mhz,1A0h/50Mhz,120h/100Mhz,98h/150Mhz,A0h/200Mhz,14h/250Mhz,18h/300Mhz,1Ch/350Mhz,20h/400Mhz,
1,PS2 - SysClk,1A0h,1,030h,0,16,1,10,390h/12.5Mhz,190h/25Mhz,1A0h/50Mhz,120h/100Mhz,98h/150Mhz,A0h/200Mhz,14h/250Mhz,18h/300Mhz,1Ch/350Mhz,20h/400Mhz,
1,PS2 - LDPCClk,1A0h,1,032h,0,16,1,10,390h/12.5Mhz,190h/25Mhz,1A0h/50Mhz,120h/100Mhz,98h/150Mhz,A0h/200Mhz,14h/250Mhz,18h/300Mhz,1Ch/350Mhz,20h/400Mhz,
1,PS2 - FlashClk,190h,1,034h,0,16,1,10,390h/12.5Mhz,190h/25Mhz,1A0h/50Mhz,120h/100Mhz,98h/150Mhz,A0h/200Mhz,14h/250Mhz,18h/300Mhz,1Ch/350Mhz,20h/400Mhz,
1,ShutDown - SysClk,390h,1,038h,0,16,1,10,390h/12.5Mhz,190h/25Mhz,1A0h/50Mhz,120h/100Mhz,98h/150Mhz,A0h/200Mhz,14h/250Mhz,18h/300Mhz,1Ch/350Mhz,20h/400Mhz,
1,ShutDown - LDPCClk,390h,1,03Ah,0,16,1,10,390h/12.5Mhz,190h/25Mhz,1A0h/50Mhz,120h/100Mhz,98h/150Mhz,A0h/200Mhz,14h/250Mhz,18h/300Mhz,1Ch/350Mhz,20h/400Mhz,
BI,9,480h,
1,Loop Count,1,0,002h,0,8,2,1,BI Loop Count,
1,ErrBit TH,40,0,003h,0,8,2,1,Read Error Bit Count Threshold,
1,Read Fail Count,0,0,005h,0,8,2,1,Set BI result as fail if read error block is over this threshold,
1,Erase Fail Count,0,0,006h,0,8,2,1,Set BI result as fail if Erase error block is over this threshold,
1,Program Fail Count,0,0,007h,0,8,2,1,Set BI result as fail if Program error block is over this threshold,
1,SaveRDT Info,1h,1,00Bh,6,1,0,2,1h/Enable ,0h/Disable,
1,Save Error Count,0h,1,00bh,5,1,0,2,1h/Enable ,0h/Disable,
1,Update Orphan Table,1h,1,00Bh,4,1,0,2,1h/Enable ,0h/Disable,
1,Loop Mode,1h,1,00Bh,2,1,0,2,1h/Enable ,0h/Disable,
CRC,9407h,5BABh,
