WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500117 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000945 heartbeat IPC: 3.999 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6251850 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6251850 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 14511302 heartbeat IPC: 1.051 cumulative IPC: 0.6054 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 31365447 heartbeat IPC: 0.5933 cumulative IPC: 0.5973 (Simulation time: 00 hr 02 min 37 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 48052759 heartbeat IPC: 0.5993 cumulative IPC: 0.5981 (Simulation time: 00 hr 03 min 44 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 64761524 heartbeat IPC: 0.5985 cumulative IPC: 0.5982 (Simulation time: 00 hr 04 min 50 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 81436454 heartbeat IPC: 0.5997 cumulative IPC: 0.5985 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 98064627 heartbeat IPC: 0.6014 cumulative IPC: 0.599 (Simulation time: 00 hr 07 min 02 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv744.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 114532034 heartbeat IPC: 0.6073 cumulative IPC: 0.6003 (Simulation time: 00 hr 08 min 08 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 130843983 heartbeat IPC: 0.613 cumulative IPC: 0.602 (Simulation time: 00 hr 09 min 13 sec)
Heartbeat CPU 0 instructions: 110000003 cycles: 147105148 heartbeat IPC: 0.615 cumulative IPC: 0.6035 (Simulation time: 00 hr 10 min 18 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 163426918 heartbeat IPC: 0.6127 cumulative IPC: 0.6044 (Simulation time: 00 hr 11 min 23 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 165474548 cumulative IPC: 0.6043 (Simulation time: 00 hr 11 min 56 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 165474548 cumulative IPC: 0.6043 (Simulation time: 00 hr 11 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv744.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6043 instructions: 100000000 cycles: 165474548
CPU 0 Branch Prediction Accuracy: 72.61% MPKI: 49.49 Average ROB Occupancy at Mispredict: 4.055
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.456
BRANCH_INDIRECT: 34.5
BRANCH_CONDITIONAL: 9.75
BRANCH_DIRECT_CALL: 1.55
BRANCH_INDIRECT_CALL: 2.09
BRANCH_RETURN: 1.19

L1D TOTAL        ACCESS:   33463910 HIT:   29174788 MISS:    4289122
L1D LOAD         ACCESS:   20335468 HIT:   17697834 MISS:    2637634
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13073084 HIT:   11475918 MISS:    1597166
L1D TRANSLATION  ACCESS:      55358 HIT:       1036 MISS:      54322
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 10.61 cycles
L1I TOTAL        ACCESS:   12534036 HIT:    4969712 MISS:    7564324
L1I LOAD         ACCESS:   12534036 HIT:    4969712 MISS:    7564324
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.778 cycles
L2C TOTAL        ACCESS:    9855150 HIT:    9166475 MISS:     688675
L2C LOAD         ACCESS:    8176129 HIT:    7560511 MISS:     615618
L2C RFO          ACCESS:     573130 HIT:     544394 MISS:      28736
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1051604 HIT:    1034963 MISS:      16641
L2C TRANSLATION  ACCESS:      54287 HIT:      26607 MISS:      27680
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 38.3 cycles
LLC TOTAL        ACCESS:     714104 HIT:     637083 MISS:      77021
LLC LOAD         ACCESS:     615618 HIT:     558259 MISS:      57359
LLC RFO          ACCESS:      28736 HIT:      22306 MISS:       6430
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      42070 HIT:      40328 MISS:       1742
LLC TRANSLATION  ACCESS:      27680 HIT:      16190 MISS:      11490
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 166.9 cycles
cpu0_DTLB TOTAL        ACCESS:   26715943 HIT:   25455408 MISS:    1260535
cpu0_DTLB LOAD         ACCESS:   26715943 HIT:   25455408 MISS:    1260535
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.879 cycles
cpu0_ITLB TOTAL        ACCESS:   11104938 HIT:    8977386 MISS:    2127552
cpu0_ITLB LOAD         ACCESS:   11104938 HIT:    8977386 MISS:    2127552
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.107 cycles
cpu0_STLB TOTAL        ACCESS:    2049192 HIT:    2009224 MISS:      39968
cpu0_STLB LOAD         ACCESS:    2049192 HIT:    2009224 MISS:      39968
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 100.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      28961
  ROW_BUFFER_MISS:      46318
 AVG DBUS CONGESTED CYCLE: 3.912
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        430
  FULL:       1328
