
Touch_Sensor and ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000176c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800182c  0800182c  0001182c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800185c  0800185c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800185c  0800185c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800185c  0800185c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800185c  0800185c  0001185c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001860  08001860  00011860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001864  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000040  2000000c  08001870  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000004c  08001870  0002004c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   00002664  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000bca  00000000  00000000  000226db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000358  00000000  00000000  000232a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000026d  00000000  00000000  00023600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017f02  00000000  00000000  0002386d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00003e6f  00000000  00000000  0003b76f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008af4b  00000000  00000000  0003f5de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000acc  00000000  00000000  000ca52c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000caff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001814 	.word	0x08001814

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08001814 	.word	0x08001814

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80003f4:	b590      	push	{r4, r7, lr}
 80003f6:	b083      	sub	sp, #12
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	0002      	movs	r2, r0
 80003fc:	6039      	str	r1, [r7, #0]
 80003fe:	1dfb      	adds	r3, r7, #7
 8000400:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000402:	1dfb      	adds	r3, r7, #7
 8000404:	781b      	ldrb	r3, [r3, #0]
 8000406:	2b7f      	cmp	r3, #127	; 0x7f
 8000408:	d828      	bhi.n	800045c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800040a:	4a2f      	ldr	r2, [pc, #188]	; (80004c8 <__NVIC_SetPriority+0xd4>)
 800040c:	1dfb      	adds	r3, r7, #7
 800040e:	781b      	ldrb	r3, [r3, #0]
 8000410:	b25b      	sxtb	r3, r3
 8000412:	089b      	lsrs	r3, r3, #2
 8000414:	33c0      	adds	r3, #192	; 0xc0
 8000416:	009b      	lsls	r3, r3, #2
 8000418:	589b      	ldr	r3, [r3, r2]
 800041a:	1dfa      	adds	r2, r7, #7
 800041c:	7812      	ldrb	r2, [r2, #0]
 800041e:	0011      	movs	r1, r2
 8000420:	2203      	movs	r2, #3
 8000422:	400a      	ands	r2, r1
 8000424:	00d2      	lsls	r2, r2, #3
 8000426:	21ff      	movs	r1, #255	; 0xff
 8000428:	4091      	lsls	r1, r2
 800042a:	000a      	movs	r2, r1
 800042c:	43d2      	mvns	r2, r2
 800042e:	401a      	ands	r2, r3
 8000430:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000432:	683b      	ldr	r3, [r7, #0]
 8000434:	019b      	lsls	r3, r3, #6
 8000436:	22ff      	movs	r2, #255	; 0xff
 8000438:	401a      	ands	r2, r3
 800043a:	1dfb      	adds	r3, r7, #7
 800043c:	781b      	ldrb	r3, [r3, #0]
 800043e:	0018      	movs	r0, r3
 8000440:	2303      	movs	r3, #3
 8000442:	4003      	ands	r3, r0
 8000444:	00db      	lsls	r3, r3, #3
 8000446:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000448:	481f      	ldr	r0, [pc, #124]	; (80004c8 <__NVIC_SetPriority+0xd4>)
 800044a:	1dfb      	adds	r3, r7, #7
 800044c:	781b      	ldrb	r3, [r3, #0]
 800044e:	b25b      	sxtb	r3, r3
 8000450:	089b      	lsrs	r3, r3, #2
 8000452:	430a      	orrs	r2, r1
 8000454:	33c0      	adds	r3, #192	; 0xc0
 8000456:	009b      	lsls	r3, r3, #2
 8000458:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800045a:	e031      	b.n	80004c0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800045c:	4a1b      	ldr	r2, [pc, #108]	; (80004cc <__NVIC_SetPriority+0xd8>)
 800045e:	1dfb      	adds	r3, r7, #7
 8000460:	781b      	ldrb	r3, [r3, #0]
 8000462:	0019      	movs	r1, r3
 8000464:	230f      	movs	r3, #15
 8000466:	400b      	ands	r3, r1
 8000468:	3b08      	subs	r3, #8
 800046a:	089b      	lsrs	r3, r3, #2
 800046c:	3306      	adds	r3, #6
 800046e:	009b      	lsls	r3, r3, #2
 8000470:	18d3      	adds	r3, r2, r3
 8000472:	3304      	adds	r3, #4
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	1dfa      	adds	r2, r7, #7
 8000478:	7812      	ldrb	r2, [r2, #0]
 800047a:	0011      	movs	r1, r2
 800047c:	2203      	movs	r2, #3
 800047e:	400a      	ands	r2, r1
 8000480:	00d2      	lsls	r2, r2, #3
 8000482:	21ff      	movs	r1, #255	; 0xff
 8000484:	4091      	lsls	r1, r2
 8000486:	000a      	movs	r2, r1
 8000488:	43d2      	mvns	r2, r2
 800048a:	401a      	ands	r2, r3
 800048c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800048e:	683b      	ldr	r3, [r7, #0]
 8000490:	019b      	lsls	r3, r3, #6
 8000492:	22ff      	movs	r2, #255	; 0xff
 8000494:	401a      	ands	r2, r3
 8000496:	1dfb      	adds	r3, r7, #7
 8000498:	781b      	ldrb	r3, [r3, #0]
 800049a:	0018      	movs	r0, r3
 800049c:	2303      	movs	r3, #3
 800049e:	4003      	ands	r3, r0
 80004a0:	00db      	lsls	r3, r3, #3
 80004a2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004a4:	4809      	ldr	r0, [pc, #36]	; (80004cc <__NVIC_SetPriority+0xd8>)
 80004a6:	1dfb      	adds	r3, r7, #7
 80004a8:	781b      	ldrb	r3, [r3, #0]
 80004aa:	001c      	movs	r4, r3
 80004ac:	230f      	movs	r3, #15
 80004ae:	4023      	ands	r3, r4
 80004b0:	3b08      	subs	r3, #8
 80004b2:	089b      	lsrs	r3, r3, #2
 80004b4:	430a      	orrs	r2, r1
 80004b6:	3306      	adds	r3, #6
 80004b8:	009b      	lsls	r3, r3, #2
 80004ba:	18c3      	adds	r3, r0, r3
 80004bc:	3304      	adds	r3, #4
 80004be:	601a      	str	r2, [r3, #0]
}
 80004c0:	46c0      	nop			; (mov r8, r8)
 80004c2:	46bd      	mov	sp, r7
 80004c4:	b003      	add	sp, #12
 80004c6:	bd90      	pop	{r4, r7, pc}
 80004c8:	e000e100 	.word	0xe000e100
 80004cc:	e000ed00 	.word	0xe000ed00

080004d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d4:	f000 f8ca 	bl	800066c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  SysTick_Init(8000);
 80004d8:	23fa      	movs	r3, #250	; 0xfa
 80004da:	015b      	lsls	r3, r3, #5
 80004dc:	0018      	movs	r0, r3
 80004de:	f000 faa9 	bl	8000a34 <SysTick_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */

  LED_Init();
 80004e2:	f000 fad3 	bl	8000a8c <LED_Init>
  UART1_Init();
 80004e6:	f000 fafd 	bl	8000ae4 <UART1_Init>
  adc_init();
 80004ea:	f000 f8ff 	bl	80006ec <adc_init>

  /*------ INIT for TSC -----*/
  RCC->AHBENR |= RCC_AHBENR_GPIOBEN; // Enabling Clock for Port B
 80004ee:	4b57      	ldr	r3, [pc, #348]	; (800064c <main+0x17c>)
 80004f0:	695a      	ldr	r2, [r3, #20]
 80004f2:	4b56      	ldr	r3, [pc, #344]	; (800064c <main+0x17c>)
 80004f4:	2180      	movs	r1, #128	; 0x80
 80004f6:	02c9      	lsls	r1, r1, #11
 80004f8:	430a      	orrs	r2, r1
 80004fa:	615a      	str	r2, [r3, #20]

  RCC->AHBENR |= RCC_AHBENR_TSCEN; //Enabling Clock for Touch Sensor
 80004fc:	4b53      	ldr	r3, [pc, #332]	; (800064c <main+0x17c>)
 80004fe:	695a      	ldr	r2, [r3, #20]
 8000500:	4b52      	ldr	r3, [pc, #328]	; (800064c <main+0x17c>)
 8000502:	2180      	movs	r1, #128	; 0x80
 8000504:	0449      	lsls	r1, r1, #17
 8000506:	430a      	orrs	r2, r1
 8000508:	615a      	str	r2, [r3, #20]

  GPIOB->AFR[0] |= 0x00000033; //Enabling the Alternate Functions for PB0 (Sampling) and PB1 (Channel)
 800050a:	4b51      	ldr	r3, [pc, #324]	; (8000650 <main+0x180>)
 800050c:	6a1a      	ldr	r2, [r3, #32]
 800050e:	4b50      	ldr	r3, [pc, #320]	; (8000650 <main+0x180>)
 8000510:	2133      	movs	r1, #51	; 0x33
 8000512:	430a      	orrs	r2, r1
 8000514:	621a      	str	r2, [r3, #32]
  GPIOB->MODER |= 0x0000000a; // Setting to Alternate Mode
 8000516:	4b4e      	ldr	r3, [pc, #312]	; (8000650 <main+0x180>)
 8000518:	681a      	ldr	r2, [r3, #0]
 800051a:	4b4d      	ldr	r3, [pc, #308]	; (8000650 <main+0x180>)
 800051c:	210a      	movs	r1, #10
 800051e:	430a      	orrs	r2, r1
 8000520:	601a      	str	r2, [r3, #0]
  GPIOB->OTYPER |= 0x00000001; // Setting PB0 as Sampling (Open Drain) and PB1 as Channel {output Push Pull}
 8000522:	4b4b      	ldr	r3, [pc, #300]	; (8000650 <main+0x180>)
 8000524:	685a      	ldr	r2, [r3, #4]
 8000526:	4b4a      	ldr	r3, [pc, #296]	; (8000650 <main+0x180>)
 8000528:	2101      	movs	r1, #1
 800052a:	430a      	orrs	r2, r1
 800052c:	605a      	str	r2, [r3, #4]
  GPIOB->OSPEEDR |= 0x00000003; // Setting as high speed
 800052e:	4b48      	ldr	r3, [pc, #288]	; (8000650 <main+0x180>)
 8000530:	689a      	ldr	r2, [r3, #8]
 8000532:	4b47      	ldr	r3, [pc, #284]	; (8000650 <main+0x180>)
 8000534:	2103      	movs	r1, #3
 8000536:	430a      	orrs	r2, r1
 8000538:	609a      	str	r2, [r3, #8]

  // Configuring TSC

  TSC->CR |= (TSC_CR_PGPSC_2 | TSC_CR_PGPSC_0); // Setting the Pulse Generator frequency as fclk/32
 800053a:	4b46      	ldr	r3, [pc, #280]	; (8000654 <main+0x184>)
 800053c:	681a      	ldr	r2, [r3, #0]
 800053e:	4b45      	ldr	r3, [pc, #276]	; (8000654 <main+0x184>)
 8000540:	21a0      	movs	r1, #160	; 0xa0
 8000542:	01c9      	lsls	r1, r1, #7
 8000544:	430a      	orrs	r2, r1
 8000546:	601a      	str	r2, [r3, #0]
  TSC->CR |=  (TSC_CR_CTPH_0 | TSC_CR_CTPL_0); // Setting the duration of high and low state as 2x tPGCLK
 8000548:	4b42      	ldr	r3, [pc, #264]	; (8000654 <main+0x184>)
 800054a:	681a      	ldr	r2, [r3, #0]
 800054c:	4b41      	ldr	r3, [pc, #260]	; (8000654 <main+0x184>)
 800054e:	2188      	movs	r1, #136	; 0x88
 8000550:	0549      	lsls	r1, r1, #21
 8000552:	430a      	orrs	r2, r1
 8000554:	601a      	str	r2, [r3, #0]
  TSC->CR |= (TSC_CR_MCV_2 | TSC_CR_MCV_1); // Max Count Value is 16383
 8000556:	4b3f      	ldr	r3, [pc, #252]	; (8000654 <main+0x184>)
 8000558:	681a      	ldr	r2, [r3, #0]
 800055a:	4b3e      	ldr	r3, [pc, #248]	; (8000654 <main+0x184>)
 800055c:	21c0      	movs	r1, #192	; 0xc0
 800055e:	430a      	orrs	r2, r1
 8000560:	601a      	str	r2, [r3, #0]


  TSC->IOHCR &= (uint32_t)(~(TSC_IOHCR_G3_IO2 | TSC_IOHCR_G3_IO3)); // Disabling the Hysteresis
 8000562:	4b3c      	ldr	r3, [pc, #240]	; (8000654 <main+0x184>)
 8000564:	691a      	ldr	r2, [r3, #16]
 8000566:	4b3b      	ldr	r3, [pc, #236]	; (8000654 <main+0x184>)
 8000568:	493b      	ldr	r1, [pc, #236]	; (8000658 <main+0x188>)
 800056a:	400a      	ands	r2, r1
 800056c:	611a      	str	r2, [r3, #16]
  TSC->IOASCR |= 0x600; // Enabling the analog switch for G3_IO2 and G3_IO3
 800056e:	4b39      	ldr	r3, [pc, #228]	; (8000654 <main+0x184>)
 8000570:	699a      	ldr	r2, [r3, #24]
 8000572:	4b38      	ldr	r3, [pc, #224]	; (8000654 <main+0x184>)
 8000574:	21c0      	movs	r1, #192	; 0xc0
 8000576:	00c9      	lsls	r1, r1, #3
 8000578:	430a      	orrs	r2, r1
 800057a:	619a      	str	r2, [r3, #24]
  TSC->IER |= TSC_IER_EOAIE; // Enabling End of Acquistion Interrupt
 800057c:	4b35      	ldr	r3, [pc, #212]	; (8000654 <main+0x184>)
 800057e:	685a      	ldr	r2, [r3, #4]
 8000580:	4b34      	ldr	r3, [pc, #208]	; (8000654 <main+0x184>)
 8000582:	2101      	movs	r1, #1
 8000584:	430a      	orrs	r2, r1
 8000586:	605a      	str	r2, [r3, #4]
  TSC->IOSCR |= TSC_IOSCR_G3_IO2; // Sampling enabled for G3IO2
 8000588:	4b32      	ldr	r3, [pc, #200]	; (8000654 <main+0x184>)
 800058a:	6a1a      	ldr	r2, [r3, #32]
 800058c:	4b31      	ldr	r3, [pc, #196]	; (8000654 <main+0x184>)
 800058e:	2180      	movs	r1, #128	; 0x80
 8000590:	0089      	lsls	r1, r1, #2
 8000592:	430a      	orrs	r2, r1
 8000594:	621a      	str	r2, [r3, #32]
  TSC->IOCCR |= TSC_IOCCR_G3_IO3; // Channel Enabled for G3IO3
 8000596:	4b2f      	ldr	r3, [pc, #188]	; (8000654 <main+0x184>)
 8000598:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800059a:	4b2e      	ldr	r3, [pc, #184]	; (8000654 <main+0x184>)
 800059c:	2180      	movs	r1, #128	; 0x80
 800059e:	00c9      	lsls	r1, r1, #3
 80005a0:	430a      	orrs	r2, r1
 80005a2:	629a      	str	r2, [r3, #40]	; 0x28
  TSC->IOGCSR |= TSC_IOGCSR_G3E; // Enable Group 3
 80005a4:	4b2b      	ldr	r3, [pc, #172]	; (8000654 <main+0x184>)
 80005a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005a8:	4b2a      	ldr	r3, [pc, #168]	; (8000654 <main+0x184>)
 80005aa:	2104      	movs	r1, #4
 80005ac:	430a      	orrs	r2, r1
 80005ae:	631a      	str	r2, [r3, #48]	; 0x30

  TSC->CR |= TSC_CR_TSCE; // Enabling TSC
 80005b0:	4b28      	ldr	r3, [pc, #160]	; (8000654 <main+0x184>)
 80005b2:	681a      	ldr	r2, [r3, #0]
 80005b4:	4b27      	ldr	r3, [pc, #156]	; (8000654 <main+0x184>)
 80005b6:	2101      	movs	r1, #1
 80005b8:	430a      	orrs	r2, r1
 80005ba:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
//	  TSC->CR |= TSC_CR_START; // Start the Touch Sensing // Uncomment to start
	  if ((TSC->CR & TSC_CR_START) ==  TSC_CR_START){
 80005bc:	4b25      	ldr	r3, [pc, #148]	; (8000654 <main+0x184>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	2202      	movs	r2, #2
 80005c2:	4013      	ands	r3, r2
 80005c4:	2b02      	cmp	r3, #2
 80005c6:	d120      	bne.n	800060a <main+0x13a>
		  if ((TSC->ISR & TSC_ISR_EOAF) == TSC_ISR_EOAF){
 80005c8:	4b22      	ldr	r3, [pc, #136]	; (8000654 <main+0x184>)
 80005ca:	68db      	ldr	r3, [r3, #12]
 80005cc:	2201      	movs	r2, #1
 80005ce:	4013      	ands	r3, r2
 80005d0:	2b01      	cmp	r3, #1
 80005d2:	d106      	bne.n	80005e2 <main+0x112>
			  acqVal = TSC->IOGXCR[2];  // Get G3 counter value
 80005d4:	4b1f      	ldr	r3, [pc, #124]	; (8000654 <main+0x184>)
 80005d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80005d8:	4b20      	ldr	r3, [pc, #128]	; (800065c <main+0x18c>)
 80005da:	601a      	str	r2, [r3, #0]
			  TSC->ICR = TSC_ICR_EOAIC; // Clear EOAF
 80005dc:	4b1d      	ldr	r3, [pc, #116]	; (8000654 <main+0x184>)
 80005de:	2201      	movs	r2, #1
 80005e0:	609a      	str	r2, [r3, #8]
		  }
		  intToString(acqVal, acqStr);
 80005e2:	4b1e      	ldr	r3, [pc, #120]	; (800065c <main+0x18c>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	4a1e      	ldr	r2, [pc, #120]	; (8000660 <main+0x190>)
 80005e8:	0011      	movs	r1, r2
 80005ea:	0018      	movs	r0, r3
 80005ec:	f000 f90e 	bl	800080c <intToString>
		  UART_Send(acqStr);
 80005f0:	4b1b      	ldr	r3, [pc, #108]	; (8000660 <main+0x190>)
 80005f2:	0018      	movs	r0, r3
 80005f4:	f000 f9e6 	bl	80009c4 <UART_Send>
		  str_empty(acqStr);
 80005f8:	4b19      	ldr	r3, [pc, #100]	; (8000660 <main+0x190>)
 80005fa:	0018      	movs	r0, r3
 80005fc:	f000 f9ad 	bl	800095a <str_empty>
		  DelayMS(1000);
 8000600:	23fa      	movs	r3, #250	; 0xfa
 8000602:	009b      	lsls	r3, r3, #2
 8000604:	0018      	movs	r0, r3
 8000606:	f000 f9f9 	bl	80009fc <DelayMS>
	  }


	  if (adc_check()){
 800060a:	f000 f8c9 	bl	80007a0 <adc_check>
 800060e:	1e03      	subs	r3, r0, #0
 8000610:	d016      	beq.n	8000640 <main+0x170>

		  data = adc_rx();
 8000612:	f000 f8d9 	bl	80007c8 <adc_rx>
 8000616:	0002      	movs	r2, r0
 8000618:	4b12      	ldr	r3, [pc, #72]	; (8000664 <main+0x194>)
 800061a:	601a      	str	r2, [r3, #0]

		  intToStringInt(data, adcStr);
 800061c:	4b11      	ldr	r3, [pc, #68]	; (8000664 <main+0x194>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a11      	ldr	r2, [pc, #68]	; (8000668 <main+0x198>)
 8000622:	0011      	movs	r1, r2
 8000624:	0018      	movs	r0, r3
 8000626:	f000 f92d 	bl	8000884 <intToStringInt>
		  UART_Send(adcStr);
 800062a:	4b0f      	ldr	r3, [pc, #60]	; (8000668 <main+0x198>)
 800062c:	0018      	movs	r0, r3
 800062e:	f000 f9c9 	bl	80009c4 <UART_Send>
		  UART_Tx('\n');
 8000632:	200a      	movs	r0, #10
 8000634:	f000 f9ac 	bl	8000990 <UART_Tx>
		  str_empty(adcStr);
 8000638:	4b0b      	ldr	r3, [pc, #44]	; (8000668 <main+0x198>)
 800063a:	0018      	movs	r0, r3
 800063c:	f000 f98d 	bl	800095a <str_empty>

	  }
	  DelayMS(1000);
 8000640:	23fa      	movs	r3, #250	; 0xfa
 8000642:	009b      	lsls	r3, r3, #2
 8000644:	0018      	movs	r0, r3
 8000646:	f000 f9d9 	bl	80009fc <DelayMS>
	  if ((TSC->CR & TSC_CR_START) ==  TSC_CR_START){
 800064a:	e7b7      	b.n	80005bc <main+0xec>
 800064c:	40021000 	.word	0x40021000
 8000650:	48000400 	.word	0x48000400
 8000654:	40024000 	.word	0x40024000
 8000658:	fffff9ff 	.word	0xfffff9ff
 800065c:	20000028 	.word	0x20000028
 8000660:	2000002c 	.word	0x2000002c
 8000664:	20000044 	.word	0x20000044
 8000668:	20000038 	.word	0x20000038

0800066c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800066c:	b590      	push	{r4, r7, lr}
 800066e:	b093      	sub	sp, #76	; 0x4c
 8000670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000672:	2414      	movs	r4, #20
 8000674:	193b      	adds	r3, r7, r4
 8000676:	0018      	movs	r0, r3
 8000678:	2334      	movs	r3, #52	; 0x34
 800067a:	001a      	movs	r2, r3
 800067c:	2100      	movs	r1, #0
 800067e:	f001 f89d 	bl	80017bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000682:	1d3b      	adds	r3, r7, #4
 8000684:	0018      	movs	r0, r3
 8000686:	2310      	movs	r3, #16
 8000688:	001a      	movs	r2, r3
 800068a:	2100      	movs	r1, #0
 800068c:	f001 f896 	bl	80017bc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000690:	0021      	movs	r1, r4
 8000692:	187b      	adds	r3, r7, r1
 8000694:	2202      	movs	r2, #2
 8000696:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000698:	187b      	adds	r3, r7, r1
 800069a:	2201      	movs	r2, #1
 800069c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800069e:	187b      	adds	r3, r7, r1
 80006a0:	2210      	movs	r2, #16
 80006a2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	2200      	movs	r2, #0
 80006a8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006aa:	187b      	adds	r3, r7, r1
 80006ac:	0018      	movs	r0, r3
 80006ae:	f000 fbb3 	bl	8000e18 <HAL_RCC_OscConfig>
 80006b2:	1e03      	subs	r3, r0, #0
 80006b4:	d001      	beq.n	80006ba <SystemClock_Config+0x4e>
  {
    Error_Handler();
 80006b6:	f000 fa5f 	bl	8000b78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ba:	1d3b      	adds	r3, r7, #4
 80006bc:	2207      	movs	r2, #7
 80006be:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006c0:	1d3b      	adds	r3, r7, #4
 80006c2:	2200      	movs	r2, #0
 80006c4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c6:	1d3b      	adds	r3, r7, #4
 80006c8:	2200      	movs	r2, #0
 80006ca:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006cc:	1d3b      	adds	r3, r7, #4
 80006ce:	2200      	movs	r2, #0
 80006d0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006d2:	1d3b      	adds	r3, r7, #4
 80006d4:	2100      	movs	r1, #0
 80006d6:	0018      	movs	r0, r3
 80006d8:	f000 ff24 	bl	8001524 <HAL_RCC_ClockConfig>
 80006dc:	1e03      	subs	r3, r0, #0
 80006de:	d001      	beq.n	80006e4 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80006e0:	f000 fa4a 	bl	8000b78 <Error_Handler>
  }
}
 80006e4:	46c0      	nop			; (mov r8, r8)
 80006e6:	46bd      	mov	sp, r7
 80006e8:	b013      	add	sp, #76	; 0x4c
 80006ea:	bd90      	pop	{r4, r7, pc}

080006ec <adc_init>:

/* USER CODE BEGIN 4 */


void adc_init(void){
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
	  /*----- ADC INIT -----*/

	  RCC->AHBENR |= RCC_AHBENR_GPIOAEN; // Enabling Clock for GPIOA
 80006f0:	4b29      	ldr	r3, [pc, #164]	; (8000798 <adc_init+0xac>)
 80006f2:	695a      	ldr	r2, [r3, #20]
 80006f4:	4b28      	ldr	r3, [pc, #160]	; (8000798 <adc_init+0xac>)
 80006f6:	2180      	movs	r1, #128	; 0x80
 80006f8:	0289      	lsls	r1, r1, #10
 80006fa:	430a      	orrs	r2, r1
 80006fc:	615a      	str	r2, [r3, #20]
	  GPIOA->MODER |= 0x0c; // Setting PA1(ADC_IN1) in analog input mode.
 80006fe:	2390      	movs	r3, #144	; 0x90
 8000700:	05db      	lsls	r3, r3, #23
 8000702:	681a      	ldr	r2, [r3, #0]
 8000704:	2390      	movs	r3, #144	; 0x90
 8000706:	05db      	lsls	r3, r3, #23
 8000708:	210c      	movs	r1, #12
 800070a:	430a      	orrs	r2, r1
 800070c:	601a      	str	r2, [r3, #0]


	  RCC->APB2ENR |= 0x200; // Enabling Clock for ADC
 800070e:	4b22      	ldr	r3, [pc, #136]	; (8000798 <adc_init+0xac>)
 8000710:	699a      	ldr	r2, [r3, #24]
 8000712:	4b21      	ldr	r3, [pc, #132]	; (8000798 <adc_init+0xac>)
 8000714:	2180      	movs	r1, #128	; 0x80
 8000716:	0089      	lsls	r1, r1, #2
 8000718:	430a      	orrs	r2, r1
 800071a:	619a      	str	r2, [r3, #24]
	  RCC->CR2 |= RCC_CR2_HSI14ON; // Turning on dedicated 14MHz Clock for ADC
 800071c:	4b1e      	ldr	r3, [pc, #120]	; (8000798 <adc_init+0xac>)
 800071e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000720:	4b1d      	ldr	r3, [pc, #116]	; (8000798 <adc_init+0xac>)
 8000722:	2101      	movs	r1, #1
 8000724:	430a      	orrs	r2, r1
 8000726:	635a      	str	r2, [r3, #52]	; 0x34
	  while ((RCC->CR2 & RCC_CR2_HSI14RDY) == 0)
 8000728:	e000      	b.n	800072c <adc_init+0x40>
	  {
		  __NOP();
 800072a:	46c0      	nop			; (mov r8, r8)
	  while ((RCC->CR2 & RCC_CR2_HSI14RDY) == 0)
 800072c:	4b1a      	ldr	r3, [pc, #104]	; (8000798 <adc_init+0xac>)
 800072e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000730:	2202      	movs	r2, #2
 8000732:	4013      	ands	r3, r2
 8000734:	d0f9      	beq.n	800072a <adc_init+0x3e>
	  }
	  ADC1->CFGR2 &= (~ADC_CFGR2_CKMODE); // Choosing the Aschronous CLk
 8000736:	4b19      	ldr	r3, [pc, #100]	; (800079c <adc_init+0xb0>)
 8000738:	691a      	ldr	r2, [r3, #16]
 800073a:	4b18      	ldr	r3, [pc, #96]	; (800079c <adc_init+0xb0>)
 800073c:	0092      	lsls	r2, r2, #2
 800073e:	0892      	lsrs	r2, r2, #2
 8000740:	611a      	str	r2, [r3, #16]


	  ADC1->CFGR1 |= ADC_CFGR1_CONT; // Set ADC to continuous mode
 8000742:	4b16      	ldr	r3, [pc, #88]	; (800079c <adc_init+0xb0>)
 8000744:	68da      	ldr	r2, [r3, #12]
 8000746:	4b15      	ldr	r3, [pc, #84]	; (800079c <adc_init+0xb0>)
 8000748:	2180      	movs	r1, #128	; 0x80
 800074a:	0189      	lsls	r1, r1, #6
 800074c:	430a      	orrs	r2, r1
 800074e:	60da      	str	r2, [r3, #12]

	  ADC1->CHSELR |= 0x02; // Select the ADC channel (PA1)
 8000750:	4b12      	ldr	r3, [pc, #72]	; (800079c <adc_init+0xb0>)
 8000752:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000754:	4b11      	ldr	r3, [pc, #68]	; (800079c <adc_init+0xb0>)
 8000756:	2102      	movs	r1, #2
 8000758:	430a      	orrs	r2, r1
 800075a:	629a      	str	r2, [r3, #40]	; 0x28

	  ADC1->ISR |= ADC_ISR_ADRDY;
 800075c:	4b0f      	ldr	r3, [pc, #60]	; (800079c <adc_init+0xb0>)
 800075e:	681a      	ldr	r2, [r3, #0]
 8000760:	4b0e      	ldr	r3, [pc, #56]	; (800079c <adc_init+0xb0>)
 8000762:	2101      	movs	r1, #1
 8000764:	430a      	orrs	r2, r1
 8000766:	601a      	str	r2, [r3, #0]
	  ADC1->CR |= ADC_CR_ADEN;
 8000768:	4b0c      	ldr	r3, [pc, #48]	; (800079c <adc_init+0xb0>)
 800076a:	689a      	ldr	r2, [r3, #8]
 800076c:	4b0b      	ldr	r3, [pc, #44]	; (800079c <adc_init+0xb0>)
 800076e:	2101      	movs	r1, #1
 8000770:	430a      	orrs	r2, r1
 8000772:	609a      	str	r2, [r3, #8]
	  while ((ADC1->ISR & ADC_ISR_ADRDY) != 0x01)
 8000774:	e000      	b.n	8000778 <adc_init+0x8c>
	  {
		  __NOP();
 8000776:	46c0      	nop			; (mov r8, r8)
	  while ((ADC1->ISR & ADC_ISR_ADRDY) != 0x01)
 8000778:	4b08      	ldr	r3, [pc, #32]	; (800079c <adc_init+0xb0>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	2201      	movs	r2, #1
 800077e:	4013      	ands	r3, r2
 8000780:	2b01      	cmp	r3, #1
 8000782:	d1f8      	bne.n	8000776 <adc_init+0x8a>
	  }

	  ADC1->CR |= ADC_CR_ADSTART; // Start ADC conversion
 8000784:	4b05      	ldr	r3, [pc, #20]	; (800079c <adc_init+0xb0>)
 8000786:	689a      	ldr	r2, [r3, #8]
 8000788:	4b04      	ldr	r3, [pc, #16]	; (800079c <adc_init+0xb0>)
 800078a:	2104      	movs	r1, #4
 800078c:	430a      	orrs	r2, r1
 800078e:	609a      	str	r2, [r3, #8]
}
 8000790:	46c0      	nop			; (mov r8, r8)
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	46c0      	nop			; (mov r8, r8)
 8000798:	40021000 	.word	0x40021000
 800079c:	40012400 	.word	0x40012400

080007a0 <adc_check>:

int adc_check (void){
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
	int check = 0;
 80007a6:	2300      	movs	r3, #0
 80007a8:	607b      	str	r3, [r7, #4]
	if ((ADC1->ISR & ADC_ISR_EOC) == ADC_ISR_EOC){
 80007aa:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <adc_check+0x24>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	2204      	movs	r2, #4
 80007b0:	4013      	ands	r3, r2
 80007b2:	2b04      	cmp	r3, #4
 80007b4:	d101      	bne.n	80007ba <adc_check+0x1a>
		check = 1;
 80007b6:	2301      	movs	r3, #1
 80007b8:	607b      	str	r3, [r7, #4]
	}
	return check;
 80007ba:	687b      	ldr	r3, [r7, #4]
}
 80007bc:	0018      	movs	r0, r3
 80007be:	46bd      	mov	sp, r7
 80007c0:	b002      	add	sp, #8
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	40012400 	.word	0x40012400

080007c8 <adc_rx>:

int adc_rx(void){
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0

	uint16_t adcValue = 0;
 80007ce:	1dbb      	adds	r3, r7, #6
 80007d0:	2200      	movs	r2, #0
 80007d2:	801a      	strh	r2, [r3, #0]
	adcValue = ADC1->DR;
 80007d4:	4b0b      	ldr	r3, [pc, #44]	; (8000804 <adc_rx+0x3c>)
 80007d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007d8:	1dbb      	adds	r3, r7, #6
 80007da:	801a      	strh	r2, [r3, #0]

	int adcData = (adcValue*1000)/0xffff;
 80007dc:	1dbb      	adds	r3, r7, #6
 80007de:	881a      	ldrh	r2, [r3, #0]
 80007e0:	0013      	movs	r3, r2
 80007e2:	015b      	lsls	r3, r3, #5
 80007e4:	1a9b      	subs	r3, r3, r2
 80007e6:	009b      	lsls	r3, r3, #2
 80007e8:	189b      	adds	r3, r3, r2
 80007ea:	00db      	lsls	r3, r3, #3
 80007ec:	4906      	ldr	r1, [pc, #24]	; (8000808 <adc_rx+0x40>)
 80007ee:	0018      	movs	r0, r3
 80007f0:	f7ff fd14 	bl	800021c <__divsi3>
 80007f4:	0003      	movs	r3, r0
 80007f6:	603b      	str	r3, [r7, #0]
	return adcData;
 80007f8:	683b      	ldr	r3, [r7, #0]
}
 80007fa:	0018      	movs	r0, r3
 80007fc:	46bd      	mov	sp, r7
 80007fe:	b002      	add	sp, #8
 8000800:	bd80      	pop	{r7, pc}
 8000802:	46c0      	nop			; (mov r8, r8)
 8000804:	40012400 	.word	0x40012400
 8000808:	0000ffff 	.word	0x0000ffff

0800080c <intToString>:

void intToString(uint32_t value, char str[]) {
 800080c:	b580      	push	{r7, lr}
 800080e:	b084      	sub	sp, #16
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
 8000814:	6039      	str	r1, [r7, #0]
    int i = 0;
 8000816:	2300      	movs	r3, #0
 8000818:	60fb      	str	r3, [r7, #12]

    if (value == 0) {
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d11f      	bne.n	8000860 <intToString+0x54>
        str[i++] = '0';
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	1c5a      	adds	r2, r3, #1
 8000824:	60fa      	str	r2, [r7, #12]
 8000826:	001a      	movs	r2, r3
 8000828:	683b      	ldr	r3, [r7, #0]
 800082a:	189b      	adds	r3, r3, r2
 800082c:	2230      	movs	r2, #48	; 0x30
 800082e:	701a      	strb	r2, [r3, #0]
 8000830:	e019      	b.n	8000866 <intToString+0x5a>
    } else {
        while (value) {
            str[i++] = '0' + (value % 10);  // Convert digit to character
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	210a      	movs	r1, #10
 8000836:	0018      	movs	r0, r3
 8000838:	f7ff fcec 	bl	8000214 <__aeabi_uidivmod>
 800083c:	000b      	movs	r3, r1
 800083e:	b2da      	uxtb	r2, r3
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	1c59      	adds	r1, r3, #1
 8000844:	60f9      	str	r1, [r7, #12]
 8000846:	0019      	movs	r1, r3
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	185b      	adds	r3, r3, r1
 800084c:	3230      	adds	r2, #48	; 0x30
 800084e:	b2d2      	uxtb	r2, r2
 8000850:	701a      	strb	r2, [r3, #0]
            value /= 10;
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	210a      	movs	r1, #10
 8000856:	0018      	movs	r0, r3
 8000858:	f7ff fc56 	bl	8000108 <__udivsi3>
 800085c:	0003      	movs	r3, r0
 800085e:	607b      	str	r3, [r7, #4]
        while (value) {
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d1e5      	bne.n	8000832 <intToString+0x26>
        }
    }

    str[i] = '\0';  // Null-terminate the string
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	683a      	ldr	r2, [r7, #0]
 800086a:	18d3      	adds	r3, r2, r3
 800086c:	2200      	movs	r2, #0
 800086e:	701a      	strb	r2, [r3, #0]
    reverseString(str, i);
 8000870:	68fa      	ldr	r2, [r7, #12]
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	0011      	movs	r1, r2
 8000876:	0018      	movs	r0, r3
 8000878:	f000 f840 	bl	80008fc <reverseString>
}
 800087c:	46c0      	nop			; (mov r8, r8)
 800087e:	46bd      	mov	sp, r7
 8000880:	b004      	add	sp, #16
 8000882:	bd80      	pop	{r7, pc}

08000884 <intToStringInt>:

    str[i] = '\0';  // Null-terminate the string
    reverseString(str, i);
}

void intToStringInt(int value, char str[]) {
 8000884:	b580      	push	{r7, lr}
 8000886:	b084      	sub	sp, #16
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
 800088c:	6039      	str	r1, [r7, #0]
    int i = 0;
 800088e:	2300      	movs	r3, #0
 8000890:	60fb      	str	r3, [r7, #12]

    if (value == 0) {
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d11f      	bne.n	80008d8 <intToStringInt+0x54>
        str[i++] = '0';
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	1c5a      	adds	r2, r3, #1
 800089c:	60fa      	str	r2, [r7, #12]
 800089e:	001a      	movs	r2, r3
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	189b      	adds	r3, r3, r2
 80008a4:	2230      	movs	r2, #48	; 0x30
 80008a6:	701a      	strb	r2, [r3, #0]
 80008a8:	e019      	b.n	80008de <intToStringInt+0x5a>
    } else {
        while (value) {
            str[i++] = '0' + (value % 10);  // Convert digit to character
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	210a      	movs	r1, #10
 80008ae:	0018      	movs	r0, r3
 80008b0:	f7ff fd9a 	bl	80003e8 <__aeabi_idivmod>
 80008b4:	000b      	movs	r3, r1
 80008b6:	b2da      	uxtb	r2, r3
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	1c59      	adds	r1, r3, #1
 80008bc:	60f9      	str	r1, [r7, #12]
 80008be:	0019      	movs	r1, r3
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	185b      	adds	r3, r3, r1
 80008c4:	3230      	adds	r2, #48	; 0x30
 80008c6:	b2d2      	uxtb	r2, r2
 80008c8:	701a      	strb	r2, [r3, #0]
            value /= 10;
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	210a      	movs	r1, #10
 80008ce:	0018      	movs	r0, r3
 80008d0:	f7ff fca4 	bl	800021c <__divsi3>
 80008d4:	0003      	movs	r3, r0
 80008d6:	607b      	str	r3, [r7, #4]
        while (value) {
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d1e5      	bne.n	80008aa <intToStringInt+0x26>
        }
    }

    str[i] = '\0';  // Null-terminate the string
 80008de:	68fb      	ldr	r3, [r7, #12]
 80008e0:	683a      	ldr	r2, [r7, #0]
 80008e2:	18d3      	adds	r3, r2, r3
 80008e4:	2200      	movs	r2, #0
 80008e6:	701a      	strb	r2, [r3, #0]
    reverseString(str, i);
 80008e8:	68fa      	ldr	r2, [r7, #12]
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	0011      	movs	r1, r2
 80008ee:	0018      	movs	r0, r3
 80008f0:	f000 f804 	bl	80008fc <reverseString>
}
 80008f4:	46c0      	nop			; (mov r8, r8)
 80008f6:	46bd      	mov	sp, r7
 80008f8:	b004      	add	sp, #16
 80008fa:	bd80      	pop	{r7, pc}

080008fc <reverseString>:

void reverseString(char str[], int length) {
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b086      	sub	sp, #24
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	6039      	str	r1, [r7, #0]
    int start = 0;
 8000906:	2300      	movs	r3, #0
 8000908:	617b      	str	r3, [r7, #20]
    int end = length - 1;
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	3b01      	subs	r3, #1
 800090e:	613b      	str	r3, [r7, #16]
    while (start < end) {
 8000910:	e01a      	b.n	8000948 <reverseString+0x4c>
        char temp = str[start];
 8000912:	697b      	ldr	r3, [r7, #20]
 8000914:	687a      	ldr	r2, [r7, #4]
 8000916:	18d2      	adds	r2, r2, r3
 8000918:	200f      	movs	r0, #15
 800091a:	183b      	adds	r3, r7, r0
 800091c:	7812      	ldrb	r2, [r2, #0]
 800091e:	701a      	strb	r2, [r3, #0]
        str[start] = str[end];
 8000920:	693b      	ldr	r3, [r7, #16]
 8000922:	687a      	ldr	r2, [r7, #4]
 8000924:	18d2      	adds	r2, r2, r3
 8000926:	697b      	ldr	r3, [r7, #20]
 8000928:	6879      	ldr	r1, [r7, #4]
 800092a:	18cb      	adds	r3, r1, r3
 800092c:	7812      	ldrb	r2, [r2, #0]
 800092e:	701a      	strb	r2, [r3, #0]
        str[end] = temp;
 8000930:	693b      	ldr	r3, [r7, #16]
 8000932:	687a      	ldr	r2, [r7, #4]
 8000934:	18d3      	adds	r3, r2, r3
 8000936:	183a      	adds	r2, r7, r0
 8000938:	7812      	ldrb	r2, [r2, #0]
 800093a:	701a      	strb	r2, [r3, #0]
        start++;
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	3301      	adds	r3, #1
 8000940:	617b      	str	r3, [r7, #20]
        end--;
 8000942:	693b      	ldr	r3, [r7, #16]
 8000944:	3b01      	subs	r3, #1
 8000946:	613b      	str	r3, [r7, #16]
    while (start < end) {
 8000948:	697a      	ldr	r2, [r7, #20]
 800094a:	693b      	ldr	r3, [r7, #16]
 800094c:	429a      	cmp	r2, r3
 800094e:	dbe0      	blt.n	8000912 <reverseString+0x16>
    }
}
 8000950:	46c0      	nop			; (mov r8, r8)
 8000952:	46c0      	nop			; (mov r8, r8)
 8000954:	46bd      	mov	sp, r7
 8000956:	b006      	add	sp, #24
 8000958:	bd80      	pop	{r7, pc}

0800095a <str_empty>:

void str_empty (char str[]){
 800095a:	b580      	push	{r7, lr}
 800095c:	b084      	sub	sp, #16
 800095e:	af00      	add	r7, sp, #0
 8000960:	6078      	str	r0, [r7, #4]
	int i = 0;
 8000962:	2300      	movs	r3, #0
 8000964:	60fb      	str	r3, [r7, #12]
	while (str[i] != '\0'){
 8000966:	e007      	b.n	8000978 <str_empty+0x1e>
		str[i] = '\0';
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	687a      	ldr	r2, [r7, #4]
 800096c:	18d3      	adds	r3, r2, r3
 800096e:	2200      	movs	r2, #0
 8000970:	701a      	strb	r2, [r3, #0]
		i++;
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	3301      	adds	r3, #1
 8000976:	60fb      	str	r3, [r7, #12]
	while (str[i] != '\0'){
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	687a      	ldr	r2, [r7, #4]
 800097c:	18d3      	adds	r3, r2, r3
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d1f1      	bne.n	8000968 <str_empty+0xe>
	}
}
 8000984:	46c0      	nop			; (mov r8, r8)
 8000986:	46c0      	nop			; (mov r8, r8)
 8000988:	46bd      	mov	sp, r7
 800098a:	b004      	add	sp, #16
 800098c:	bd80      	pop	{r7, pc}
	...

08000990 <UART_Tx>:

void UART_Tx(char c){
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	0002      	movs	r2, r0
 8000998:	1dfb      	adds	r3, r7, #7
 800099a:	701a      	strb	r2, [r3, #0]

	while ((USART1->ISR & USART_ISR_TXE) != USART_ISR_TXE){
 800099c:	e000      	b.n	80009a0 <UART_Tx+0x10>
		__NOP();
 800099e:	46c0      	nop			; (mov r8, r8)
	while ((USART1->ISR & USART_ISR_TXE) != USART_ISR_TXE){
 80009a0:	4b07      	ldr	r3, [pc, #28]	; (80009c0 <UART_Tx+0x30>)
 80009a2:	69db      	ldr	r3, [r3, #28]
 80009a4:	2280      	movs	r2, #128	; 0x80
 80009a6:	4013      	ands	r3, r2
 80009a8:	2b80      	cmp	r3, #128	; 0x80
 80009aa:	d1f8      	bne.n	800099e <UART_Tx+0xe>
	}
	USART1->TDR = c;
 80009ac:	4a04      	ldr	r2, [pc, #16]	; (80009c0 <UART_Tx+0x30>)
 80009ae:	1dfb      	adds	r3, r7, #7
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	b29b      	uxth	r3, r3
 80009b4:	8513      	strh	r3, [r2, #40]	; 0x28
}
 80009b6:	46c0      	nop			; (mov r8, r8)
 80009b8:	46bd      	mov	sp, r7
 80009ba:	b002      	add	sp, #8
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	46c0      	nop			; (mov r8, r8)
 80009c0:	40013800 	.word	0x40013800

080009c4 <UART_Send>:
	c = USART1->RDR;

	return c;
}

void UART_Send(char str[]){
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b084      	sub	sp, #16
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
	int i = 0;
 80009cc:	2300      	movs	r3, #0
 80009ce:	60fb      	str	r3, [r7, #12]
	while (str[i] != '\0'){
 80009d0:	e009      	b.n	80009e6 <UART_Send+0x22>
		UART_Tx(str[i]);
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	687a      	ldr	r2, [r7, #4]
 80009d6:	18d3      	adds	r3, r2, r3
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	0018      	movs	r0, r3
 80009dc:	f7ff ffd8 	bl	8000990 <UART_Tx>
		i++;
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	3301      	adds	r3, #1
 80009e4:	60fb      	str	r3, [r7, #12]
	while (str[i] != '\0'){
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	687a      	ldr	r2, [r7, #4]
 80009ea:	18d3      	adds	r3, r2, r3
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d1ef      	bne.n	80009d2 <UART_Send+0xe>
	}
}
 80009f2:	46c0      	nop			; (mov r8, r8)
 80009f4:	46c0      	nop			; (mov r8, r8)
 80009f6:	46bd      	mov	sp, r7
 80009f8:	b004      	add	sp, #16
 80009fa:	bd80      	pop	{r7, pc}

080009fc <DelayMS>:
			counter++;
		}
	}
}

void DelayMS(unsigned int time){
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]

	for(int i=0; i<=time; i++){
 8000a04:	2300      	movs	r3, #0
 8000a06:	60fb      	str	r3, [r7, #12]
 8000a08:	e009      	b.n	8000a1e <DelayMS+0x22>
		while ((SysTick->CTRL & 0x00010000) == 0){
 8000a0a:	46c0      	nop			; (mov r8, r8)
 8000a0c:	4b08      	ldr	r3, [pc, #32]	; (8000a30 <DelayMS+0x34>)
 8000a0e:	681a      	ldr	r2, [r3, #0]
 8000a10:	2380      	movs	r3, #128	; 0x80
 8000a12:	025b      	lsls	r3, r3, #9
 8000a14:	4013      	ands	r3, r2
 8000a16:	d0f9      	beq.n	8000a0c <DelayMS+0x10>
	for(int i=0; i<=time; i++){
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	3301      	adds	r3, #1
 8000a1c:	60fb      	str	r3, [r7, #12]
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	687a      	ldr	r2, [r7, #4]
 8000a22:	429a      	cmp	r2, r3
 8000a24:	d2f1      	bcs.n	8000a0a <DelayMS+0xe>
				//Wait for 1 millisec.
		}
	}
}
 8000a26:	46c0      	nop			; (mov r8, r8)
 8000a28:	46c0      	nop			; (mov r8, r8)
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	b004      	add	sp, #16
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	e000e010 	.word	0xe000e010

08000a34 <SysTick_Init>:

void SysTick_Init(uint32_t ticks){
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]

	SysTick->CTRL = 0; // Disable SysTick
 8000a3c:	4b12      	ldr	r3, [pc, #72]	; (8000a88 <SysTick_Init+0x54>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	601a      	str	r2, [r3, #0]

	SysTick->LOAD = ticks-1; // Set Reload Register
 8000a42:	4b11      	ldr	r3, [pc, #68]	; (8000a88 <SysTick_Init+0x54>)
 8000a44:	687a      	ldr	r2, [r7, #4]
 8000a46:	3a01      	subs	r2, #1
 8000a48:	605a      	str	r2, [r3, #4]

	// Setting Interrupt Priority to the highest
	NVIC_SetPriority(SysTick_IRQn, (1<<__NVIC_PRIO_BITS)-1);
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	425b      	negs	r3, r3
 8000a4e:	2103      	movs	r1, #3
 8000a50:	0018      	movs	r0, r3
 8000a52:	f7ff fccf 	bl	80003f4 <__NVIC_SetPriority>

	SysTick->VAL = 0; // Reset the SysTick counter value
 8000a56:	4b0c      	ldr	r3, [pc, #48]	; (8000a88 <SysTick_Init+0x54>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	609a      	str	r2, [r3, #8]

	SysTick->CTRL |= SysTick_CTRL_CLKSOURCE_Msk; // Selecting internal clock source
 8000a5c:	4b0a      	ldr	r3, [pc, #40]	; (8000a88 <SysTick_Init+0x54>)
 8000a5e:	681a      	ldr	r2, [r3, #0]
 8000a60:	4b09      	ldr	r3, [pc, #36]	; (8000a88 <SysTick_Init+0x54>)
 8000a62:	2104      	movs	r1, #4
 8000a64:	430a      	orrs	r2, r1
 8000a66:	601a      	str	r2, [r3, #0]
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk; // Enabling SysTick exception Request when 0
 8000a68:	4b07      	ldr	r3, [pc, #28]	; (8000a88 <SysTick_Init+0x54>)
 8000a6a:	681a      	ldr	r2, [r3, #0]
 8000a6c:	4b06      	ldr	r3, [pc, #24]	; (8000a88 <SysTick_Init+0x54>)
 8000a6e:	2102      	movs	r1, #2
 8000a70:	430a      	orrs	r2, r1
 8000a72:	601a      	str	r2, [r3, #0]


	SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk; // Enable SysTick
 8000a74:	4b04      	ldr	r3, [pc, #16]	; (8000a88 <SysTick_Init+0x54>)
 8000a76:	681a      	ldr	r2, [r3, #0]
 8000a78:	4b03      	ldr	r3, [pc, #12]	; (8000a88 <SysTick_Init+0x54>)
 8000a7a:	2101      	movs	r1, #1
 8000a7c:	430a      	orrs	r2, r1
 8000a7e:	601a      	str	r2, [r3, #0]
}
 8000a80:	46c0      	nop			; (mov r8, r8)
 8000a82:	46bd      	mov	sp, r7
 8000a84:	b002      	add	sp, #8
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	e000e010 	.word	0xe000e010

08000a8c <LED_Init>:

void LED_Init(void){
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
	/*------ GPIOC INIT for LEDS -----*/

	RCC->AHBENR |= RCC_AHBENR_GPIOCEN; // Enabling Clock for Port C
 8000a90:	4b12      	ldr	r3, [pc, #72]	; (8000adc <LED_Init+0x50>)
 8000a92:	695a      	ldr	r2, [r3, #20]
 8000a94:	4b11      	ldr	r3, [pc, #68]	; (8000adc <LED_Init+0x50>)
 8000a96:	2180      	movs	r1, #128	; 0x80
 8000a98:	0309      	lsls	r1, r1, #12
 8000a9a:	430a      	orrs	r2, r1
 8000a9c:	615a      	str	r2, [r3, #20]

	GPIOC->MODER |= GPIO_MODER_MODER6_0; //Set bit 0 to 1 Red
 8000a9e:	4b10      	ldr	r3, [pc, #64]	; (8000ae0 <LED_Init+0x54>)
 8000aa0:	681a      	ldr	r2, [r3, #0]
 8000aa2:	4b0f      	ldr	r3, [pc, #60]	; (8000ae0 <LED_Init+0x54>)
 8000aa4:	2180      	movs	r1, #128	; 0x80
 8000aa6:	0149      	lsls	r1, r1, #5
 8000aa8:	430a      	orrs	r2, r1
 8000aaa:	601a      	str	r2, [r3, #0]
	GPIOC->MODER |= GPIO_MODER_MODER7_0; //Set bit 0 to 1 Blue
 8000aac:	4b0c      	ldr	r3, [pc, #48]	; (8000ae0 <LED_Init+0x54>)
 8000aae:	681a      	ldr	r2, [r3, #0]
 8000ab0:	4b0b      	ldr	r3, [pc, #44]	; (8000ae0 <LED_Init+0x54>)
 8000ab2:	2180      	movs	r1, #128	; 0x80
 8000ab4:	01c9      	lsls	r1, r1, #7
 8000ab6:	430a      	orrs	r2, r1
 8000ab8:	601a      	str	r2, [r3, #0]
	GPIOC->MODER |= GPIO_MODER_MODER8_0; //Set bit 0 to 1 Orange
 8000aba:	4b09      	ldr	r3, [pc, #36]	; (8000ae0 <LED_Init+0x54>)
 8000abc:	681a      	ldr	r2, [r3, #0]
 8000abe:	4b08      	ldr	r3, [pc, #32]	; (8000ae0 <LED_Init+0x54>)
 8000ac0:	2180      	movs	r1, #128	; 0x80
 8000ac2:	0249      	lsls	r1, r1, #9
 8000ac4:	430a      	orrs	r2, r1
 8000ac6:	601a      	str	r2, [r3, #0]
	GPIOC->MODER |= GPIO_MODER_MODER9_0; //Set bit 0 to 1 Green
 8000ac8:	4b05      	ldr	r3, [pc, #20]	; (8000ae0 <LED_Init+0x54>)
 8000aca:	681a      	ldr	r2, [r3, #0]
 8000acc:	4b04      	ldr	r3, [pc, #16]	; (8000ae0 <LED_Init+0x54>)
 8000ace:	2180      	movs	r1, #128	; 0x80
 8000ad0:	02c9      	lsls	r1, r1, #11
 8000ad2:	430a      	orrs	r2, r1
 8000ad4:	601a      	str	r2, [r3, #0]
}
 8000ad6:	46c0      	nop			; (mov r8, r8)
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	40021000 	.word	0x40021000
 8000ae0:	48000800 	.word	0x48000800

08000ae4 <UART1_Init>:

void UART1_Init(void){
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
	/* ----- USART1 INIT ----- */
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN; 	 // Enabling Clock for Port A
 8000ae8:	4b20      	ldr	r3, [pc, #128]	; (8000b6c <UART1_Init+0x88>)
 8000aea:	695a      	ldr	r2, [r3, #20]
 8000aec:	4b1f      	ldr	r3, [pc, #124]	; (8000b6c <UART1_Init+0x88>)
 8000aee:	2180      	movs	r1, #128	; 0x80
 8000af0:	0289      	lsls	r1, r1, #10
 8000af2:	430a      	orrs	r2, r1
 8000af4:	615a      	str	r2, [r3, #20]

	RCC->APB2ENR |= RCC_APB2ENR_USART1EN; // Enabling Clock for USART1
 8000af6:	4b1d      	ldr	r3, [pc, #116]	; (8000b6c <UART1_Init+0x88>)
 8000af8:	699a      	ldr	r2, [r3, #24]
 8000afa:	4b1c      	ldr	r3, [pc, #112]	; (8000b6c <UART1_Init+0x88>)
 8000afc:	2180      	movs	r1, #128	; 0x80
 8000afe:	01c9      	lsls	r1, r1, #7
 8000b00:	430a      	orrs	r2, r1
 8000b02:	619a      	str	r2, [r3, #24]

	GPIOA->OSPEEDR |= 0x003c0000; // Setting the speed of the PA9 and PA10 to High Speed
 8000b04:	2390      	movs	r3, #144	; 0x90
 8000b06:	05db      	lsls	r3, r3, #23
 8000b08:	689a      	ldr	r2, [r3, #8]
 8000b0a:	2390      	movs	r3, #144	; 0x90
 8000b0c:	05db      	lsls	r3, r3, #23
 8000b0e:	21f0      	movs	r1, #240	; 0xf0
 8000b10:	0389      	lsls	r1, r1, #14
 8000b12:	430a      	orrs	r2, r1
 8000b14:	609a      	str	r2, [r3, #8]
	GPIOA->AFR[1] |= 0x00000110; // PA9 is TX and PA10 is RX
 8000b16:	2390      	movs	r3, #144	; 0x90
 8000b18:	05db      	lsls	r3, r3, #23
 8000b1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b1c:	2390      	movs	r3, #144	; 0x90
 8000b1e:	05db      	lsls	r3, r3, #23
 8000b20:	2188      	movs	r1, #136	; 0x88
 8000b22:	0049      	lsls	r1, r1, #1
 8000b24:	430a      	orrs	r2, r1
 8000b26:	625a      	str	r2, [r3, #36]	; 0x24
	GPIOA->MODER |= 0x00280000; // Setting up Pins PA9 and PA10 for Alternate Function
 8000b28:	2390      	movs	r3, #144	; 0x90
 8000b2a:	05db      	lsls	r3, r3, #23
 8000b2c:	681a      	ldr	r2, [r3, #0]
 8000b2e:	2390      	movs	r3, #144	; 0x90
 8000b30:	05db      	lsls	r3, r3, #23
 8000b32:	21a0      	movs	r1, #160	; 0xa0
 8000b34:	0389      	lsls	r1, r1, #14
 8000b36:	430a      	orrs	r2, r1
 8000b38:	601a      	str	r2, [r3, #0]

	USART1->BRR = 0x0341; // Setting up Baud Rate to 9600 bps, Oversampling by 16;
 8000b3a:	4b0d      	ldr	r3, [pc, #52]	; (8000b70 <UART1_Init+0x8c>)
 8000b3c:	4a0d      	ldr	r2, [pc, #52]	; (8000b74 <UART1_Init+0x90>)
 8000b3e:	60da      	str	r2, [r3, #12]

	USART1->CR1 |= USART_CR1_TE ; // Enabling UART Transmit
 8000b40:	4b0b      	ldr	r3, [pc, #44]	; (8000b70 <UART1_Init+0x8c>)
 8000b42:	681a      	ldr	r2, [r3, #0]
 8000b44:	4b0a      	ldr	r3, [pc, #40]	; (8000b70 <UART1_Init+0x8c>)
 8000b46:	2108      	movs	r1, #8
 8000b48:	430a      	orrs	r2, r1
 8000b4a:	601a      	str	r2, [r3, #0]
	USART1->CR1 |= USART_CR1_RXNEIE | USART_CR1_RE; // Enabling UART Receive
 8000b4c:	4b08      	ldr	r3, [pc, #32]	; (8000b70 <UART1_Init+0x8c>)
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	4b07      	ldr	r3, [pc, #28]	; (8000b70 <UART1_Init+0x8c>)
 8000b52:	2124      	movs	r1, #36	; 0x24
 8000b54:	430a      	orrs	r2, r1
 8000b56:	601a      	str	r2, [r3, #0]
	USART1->CR1 |= USART_CR1_UE; // Enabling UART
 8000b58:	4b05      	ldr	r3, [pc, #20]	; (8000b70 <UART1_Init+0x8c>)
 8000b5a:	681a      	ldr	r2, [r3, #0]
 8000b5c:	4b04      	ldr	r3, [pc, #16]	; (8000b70 <UART1_Init+0x8c>)
 8000b5e:	2101      	movs	r1, #1
 8000b60:	430a      	orrs	r2, r1
 8000b62:	601a      	str	r2, [r3, #0]
}
 8000b64:	46c0      	nop			; (mov r8, r8)
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	46c0      	nop			; (mov r8, r8)
 8000b6c:	40021000 	.word	0x40021000
 8000b70:	40013800 	.word	0x40013800
 8000b74:	00000341 	.word	0x00000341

08000b78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b7c:	b672      	cpsid	i
}
 8000b7e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b80:	e7fe      	b.n	8000b80 <Error_Handler+0x8>

08000b82 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b82:	b580      	push	{r7, lr}
 8000b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b86:	e7fe      	b.n	8000b86 <NMI_Handler+0x4>

08000b88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b8c:	e7fe      	b.n	8000b8c <HardFault_Handler+0x4>

08000b8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b92:	46c0      	nop			; (mov r8, r8)
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}

08000b98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b9c:	46c0      	nop			; (mov r8, r8)
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}

08000ba2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ba2:	b580      	push	{r7, lr}
 8000ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ba6:	f000 f867 	bl	8000c78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000baa:	46c0      	nop			; (mov r8, r8)
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}

08000bb0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000bb4:	46c0      	nop			; (mov r8, r8)
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
	...

08000bbc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bbc:	480d      	ldr	r0, [pc, #52]	; (8000bf4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bbe:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000bc0:	f7ff fff6 	bl	8000bb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bc4:	480c      	ldr	r0, [pc, #48]	; (8000bf8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bc6:	490d      	ldr	r1, [pc, #52]	; (8000bfc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bc8:	4a0d      	ldr	r2, [pc, #52]	; (8000c00 <LoopForever+0xe>)
  movs r3, #0
 8000bca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bcc:	e002      	b.n	8000bd4 <LoopCopyDataInit>

08000bce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bd2:	3304      	adds	r3, #4

08000bd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bd8:	d3f9      	bcc.n	8000bce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bda:	4a0a      	ldr	r2, [pc, #40]	; (8000c04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bdc:	4c0a      	ldr	r4, [pc, #40]	; (8000c08 <LoopForever+0x16>)
  movs r3, #0
 8000bde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000be0:	e001      	b.n	8000be6 <LoopFillZerobss>

08000be2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000be2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000be4:	3204      	adds	r2, #4

08000be6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000be6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000be8:	d3fb      	bcc.n	8000be2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000bea:	f000 fdef 	bl	80017cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000bee:	f7ff fc6f 	bl	80004d0 <main>

08000bf2 <LoopForever>:

LoopForever:
    b LoopForever
 8000bf2:	e7fe      	b.n	8000bf2 <LoopForever>
  ldr   r0, =_estack
 8000bf4:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000bf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bfc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000c00:	08001864 	.word	0x08001864
  ldr r2, =_sbss
 8000c04:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000c08:	2000004c 	.word	0x2000004c

08000c0c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c0c:	e7fe      	b.n	8000c0c <ADC1_COMP_IRQHandler>
	...

08000c10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c10:	b590      	push	{r4, r7, lr}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c18:	4b14      	ldr	r3, [pc, #80]	; (8000c6c <HAL_InitTick+0x5c>)
 8000c1a:	681c      	ldr	r4, [r3, #0]
 8000c1c:	4b14      	ldr	r3, [pc, #80]	; (8000c70 <HAL_InitTick+0x60>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	0019      	movs	r1, r3
 8000c22:	23fa      	movs	r3, #250	; 0xfa
 8000c24:	0098      	lsls	r0, r3, #2
 8000c26:	f7ff fa6f 	bl	8000108 <__udivsi3>
 8000c2a:	0003      	movs	r3, r0
 8000c2c:	0019      	movs	r1, r3
 8000c2e:	0020      	movs	r0, r4
 8000c30:	f7ff fa6a 	bl	8000108 <__udivsi3>
 8000c34:	0003      	movs	r3, r0
 8000c36:	0018      	movs	r0, r3
 8000c38:	f000 f8e1 	bl	8000dfe <HAL_SYSTICK_Config>
 8000c3c:	1e03      	subs	r3, r0, #0
 8000c3e:	d001      	beq.n	8000c44 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000c40:	2301      	movs	r3, #1
 8000c42:	e00f      	b.n	8000c64 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2b03      	cmp	r3, #3
 8000c48:	d80b      	bhi.n	8000c62 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c4a:	6879      	ldr	r1, [r7, #4]
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	425b      	negs	r3, r3
 8000c50:	2200      	movs	r2, #0
 8000c52:	0018      	movs	r0, r3
 8000c54:	f000 f8be 	bl	8000dd4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c58:	4b06      	ldr	r3, [pc, #24]	; (8000c74 <HAL_InitTick+0x64>)
 8000c5a:	687a      	ldr	r2, [r7, #4]
 8000c5c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	e000      	b.n	8000c64 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000c62:	2301      	movs	r3, #1
}
 8000c64:	0018      	movs	r0, r3
 8000c66:	46bd      	mov	sp, r7
 8000c68:	b003      	add	sp, #12
 8000c6a:	bd90      	pop	{r4, r7, pc}
 8000c6c:	20000000 	.word	0x20000000
 8000c70:	20000008 	.word	0x20000008
 8000c74:	20000004 	.word	0x20000004

08000c78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c7c:	4b05      	ldr	r3, [pc, #20]	; (8000c94 <HAL_IncTick+0x1c>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	001a      	movs	r2, r3
 8000c82:	4b05      	ldr	r3, [pc, #20]	; (8000c98 <HAL_IncTick+0x20>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	18d2      	adds	r2, r2, r3
 8000c88:	4b03      	ldr	r3, [pc, #12]	; (8000c98 <HAL_IncTick+0x20>)
 8000c8a:	601a      	str	r2, [r3, #0]
}
 8000c8c:	46c0      	nop			; (mov r8, r8)
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	46c0      	nop			; (mov r8, r8)
 8000c94:	20000008 	.word	0x20000008
 8000c98:	20000048 	.word	0x20000048

08000c9c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000ca0:	4b02      	ldr	r3, [pc, #8]	; (8000cac <HAL_GetTick+0x10>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
}
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	46c0      	nop			; (mov r8, r8)
 8000cac:	20000048 	.word	0x20000048

08000cb0 <__NVIC_SetPriority>:
{
 8000cb0:	b590      	push	{r4, r7, lr}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	0002      	movs	r2, r0
 8000cb8:	6039      	str	r1, [r7, #0]
 8000cba:	1dfb      	adds	r3, r7, #7
 8000cbc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000cbe:	1dfb      	adds	r3, r7, #7
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	2b7f      	cmp	r3, #127	; 0x7f
 8000cc4:	d828      	bhi.n	8000d18 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cc6:	4a2f      	ldr	r2, [pc, #188]	; (8000d84 <__NVIC_SetPriority+0xd4>)
 8000cc8:	1dfb      	adds	r3, r7, #7
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	b25b      	sxtb	r3, r3
 8000cce:	089b      	lsrs	r3, r3, #2
 8000cd0:	33c0      	adds	r3, #192	; 0xc0
 8000cd2:	009b      	lsls	r3, r3, #2
 8000cd4:	589b      	ldr	r3, [r3, r2]
 8000cd6:	1dfa      	adds	r2, r7, #7
 8000cd8:	7812      	ldrb	r2, [r2, #0]
 8000cda:	0011      	movs	r1, r2
 8000cdc:	2203      	movs	r2, #3
 8000cde:	400a      	ands	r2, r1
 8000ce0:	00d2      	lsls	r2, r2, #3
 8000ce2:	21ff      	movs	r1, #255	; 0xff
 8000ce4:	4091      	lsls	r1, r2
 8000ce6:	000a      	movs	r2, r1
 8000ce8:	43d2      	mvns	r2, r2
 8000cea:	401a      	ands	r2, r3
 8000cec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	019b      	lsls	r3, r3, #6
 8000cf2:	22ff      	movs	r2, #255	; 0xff
 8000cf4:	401a      	ands	r2, r3
 8000cf6:	1dfb      	adds	r3, r7, #7
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	0018      	movs	r0, r3
 8000cfc:	2303      	movs	r3, #3
 8000cfe:	4003      	ands	r3, r0
 8000d00:	00db      	lsls	r3, r3, #3
 8000d02:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d04:	481f      	ldr	r0, [pc, #124]	; (8000d84 <__NVIC_SetPriority+0xd4>)
 8000d06:	1dfb      	adds	r3, r7, #7
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	b25b      	sxtb	r3, r3
 8000d0c:	089b      	lsrs	r3, r3, #2
 8000d0e:	430a      	orrs	r2, r1
 8000d10:	33c0      	adds	r3, #192	; 0xc0
 8000d12:	009b      	lsls	r3, r3, #2
 8000d14:	501a      	str	r2, [r3, r0]
}
 8000d16:	e031      	b.n	8000d7c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d18:	4a1b      	ldr	r2, [pc, #108]	; (8000d88 <__NVIC_SetPriority+0xd8>)
 8000d1a:	1dfb      	adds	r3, r7, #7
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	0019      	movs	r1, r3
 8000d20:	230f      	movs	r3, #15
 8000d22:	400b      	ands	r3, r1
 8000d24:	3b08      	subs	r3, #8
 8000d26:	089b      	lsrs	r3, r3, #2
 8000d28:	3306      	adds	r3, #6
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	18d3      	adds	r3, r2, r3
 8000d2e:	3304      	adds	r3, #4
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	1dfa      	adds	r2, r7, #7
 8000d34:	7812      	ldrb	r2, [r2, #0]
 8000d36:	0011      	movs	r1, r2
 8000d38:	2203      	movs	r2, #3
 8000d3a:	400a      	ands	r2, r1
 8000d3c:	00d2      	lsls	r2, r2, #3
 8000d3e:	21ff      	movs	r1, #255	; 0xff
 8000d40:	4091      	lsls	r1, r2
 8000d42:	000a      	movs	r2, r1
 8000d44:	43d2      	mvns	r2, r2
 8000d46:	401a      	ands	r2, r3
 8000d48:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	019b      	lsls	r3, r3, #6
 8000d4e:	22ff      	movs	r2, #255	; 0xff
 8000d50:	401a      	ands	r2, r3
 8000d52:	1dfb      	adds	r3, r7, #7
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	0018      	movs	r0, r3
 8000d58:	2303      	movs	r3, #3
 8000d5a:	4003      	ands	r3, r0
 8000d5c:	00db      	lsls	r3, r3, #3
 8000d5e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d60:	4809      	ldr	r0, [pc, #36]	; (8000d88 <__NVIC_SetPriority+0xd8>)
 8000d62:	1dfb      	adds	r3, r7, #7
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	001c      	movs	r4, r3
 8000d68:	230f      	movs	r3, #15
 8000d6a:	4023      	ands	r3, r4
 8000d6c:	3b08      	subs	r3, #8
 8000d6e:	089b      	lsrs	r3, r3, #2
 8000d70:	430a      	orrs	r2, r1
 8000d72:	3306      	adds	r3, #6
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	18c3      	adds	r3, r0, r3
 8000d78:	3304      	adds	r3, #4
 8000d7a:	601a      	str	r2, [r3, #0]
}
 8000d7c:	46c0      	nop			; (mov r8, r8)
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	b003      	add	sp, #12
 8000d82:	bd90      	pop	{r4, r7, pc}
 8000d84:	e000e100 	.word	0xe000e100
 8000d88:	e000ed00 	.word	0xe000ed00

08000d8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	1e5a      	subs	r2, r3, #1
 8000d98:	2380      	movs	r3, #128	; 0x80
 8000d9a:	045b      	lsls	r3, r3, #17
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	d301      	bcc.n	8000da4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000da0:	2301      	movs	r3, #1
 8000da2:	e010      	b.n	8000dc6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000da4:	4b0a      	ldr	r3, [pc, #40]	; (8000dd0 <SysTick_Config+0x44>)
 8000da6:	687a      	ldr	r2, [r7, #4]
 8000da8:	3a01      	subs	r2, #1
 8000daa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dac:	2301      	movs	r3, #1
 8000dae:	425b      	negs	r3, r3
 8000db0:	2103      	movs	r1, #3
 8000db2:	0018      	movs	r0, r3
 8000db4:	f7ff ff7c 	bl	8000cb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000db8:	4b05      	ldr	r3, [pc, #20]	; (8000dd0 <SysTick_Config+0x44>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dbe:	4b04      	ldr	r3, [pc, #16]	; (8000dd0 <SysTick_Config+0x44>)
 8000dc0:	2207      	movs	r2, #7
 8000dc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dc4:	2300      	movs	r3, #0
}
 8000dc6:	0018      	movs	r0, r3
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	b002      	add	sp, #8
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	46c0      	nop			; (mov r8, r8)
 8000dd0:	e000e010 	.word	0xe000e010

08000dd4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b084      	sub	sp, #16
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	60b9      	str	r1, [r7, #8]
 8000ddc:	607a      	str	r2, [r7, #4]
 8000dde:	210f      	movs	r1, #15
 8000de0:	187b      	adds	r3, r7, r1
 8000de2:	1c02      	adds	r2, r0, #0
 8000de4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000de6:	68ba      	ldr	r2, [r7, #8]
 8000de8:	187b      	adds	r3, r7, r1
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	b25b      	sxtb	r3, r3
 8000dee:	0011      	movs	r1, r2
 8000df0:	0018      	movs	r0, r3
 8000df2:	f7ff ff5d 	bl	8000cb0 <__NVIC_SetPriority>
}
 8000df6:	46c0      	nop			; (mov r8, r8)
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	b004      	add	sp, #16
 8000dfc:	bd80      	pop	{r7, pc}

08000dfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dfe:	b580      	push	{r7, lr}
 8000e00:	b082      	sub	sp, #8
 8000e02:	af00      	add	r7, sp, #0
 8000e04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	0018      	movs	r0, r3
 8000e0a:	f7ff ffbf 	bl	8000d8c <SysTick_Config>
 8000e0e:	0003      	movs	r3, r0
}
 8000e10:	0018      	movs	r0, r3
 8000e12:	46bd      	mov	sp, r7
 8000e14:	b002      	add	sp, #8
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b088      	sub	sp, #32
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d102      	bne.n	8000e2c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000e26:	2301      	movs	r3, #1
 8000e28:	f000 fb76 	bl	8001518 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	2201      	movs	r2, #1
 8000e32:	4013      	ands	r3, r2
 8000e34:	d100      	bne.n	8000e38 <HAL_RCC_OscConfig+0x20>
 8000e36:	e08e      	b.n	8000f56 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000e38:	4bc5      	ldr	r3, [pc, #788]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	220c      	movs	r2, #12
 8000e3e:	4013      	ands	r3, r2
 8000e40:	2b04      	cmp	r3, #4
 8000e42:	d00e      	beq.n	8000e62 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e44:	4bc2      	ldr	r3, [pc, #776]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	220c      	movs	r2, #12
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	2b08      	cmp	r3, #8
 8000e4e:	d117      	bne.n	8000e80 <HAL_RCC_OscConfig+0x68>
 8000e50:	4bbf      	ldr	r3, [pc, #764]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000e52:	685a      	ldr	r2, [r3, #4]
 8000e54:	23c0      	movs	r3, #192	; 0xc0
 8000e56:	025b      	lsls	r3, r3, #9
 8000e58:	401a      	ands	r2, r3
 8000e5a:	2380      	movs	r3, #128	; 0x80
 8000e5c:	025b      	lsls	r3, r3, #9
 8000e5e:	429a      	cmp	r2, r3
 8000e60:	d10e      	bne.n	8000e80 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e62:	4bbb      	ldr	r3, [pc, #748]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	2380      	movs	r3, #128	; 0x80
 8000e68:	029b      	lsls	r3, r3, #10
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	d100      	bne.n	8000e70 <HAL_RCC_OscConfig+0x58>
 8000e6e:	e071      	b.n	8000f54 <HAL_RCC_OscConfig+0x13c>
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d000      	beq.n	8000e7a <HAL_RCC_OscConfig+0x62>
 8000e78:	e06c      	b.n	8000f54 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	f000 fb4c 	bl	8001518 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	d107      	bne.n	8000e98 <HAL_RCC_OscConfig+0x80>
 8000e88:	4bb1      	ldr	r3, [pc, #708]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	4bb0      	ldr	r3, [pc, #704]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000e8e:	2180      	movs	r1, #128	; 0x80
 8000e90:	0249      	lsls	r1, r1, #9
 8000e92:	430a      	orrs	r2, r1
 8000e94:	601a      	str	r2, [r3, #0]
 8000e96:	e02f      	b.n	8000ef8 <HAL_RCC_OscConfig+0xe0>
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d10c      	bne.n	8000eba <HAL_RCC_OscConfig+0xa2>
 8000ea0:	4bab      	ldr	r3, [pc, #684]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000ea2:	681a      	ldr	r2, [r3, #0]
 8000ea4:	4baa      	ldr	r3, [pc, #680]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000ea6:	49ab      	ldr	r1, [pc, #684]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000ea8:	400a      	ands	r2, r1
 8000eaa:	601a      	str	r2, [r3, #0]
 8000eac:	4ba8      	ldr	r3, [pc, #672]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	4ba7      	ldr	r3, [pc, #668]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000eb2:	49a9      	ldr	r1, [pc, #676]	; (8001158 <HAL_RCC_OscConfig+0x340>)
 8000eb4:	400a      	ands	r2, r1
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	e01e      	b.n	8000ef8 <HAL_RCC_OscConfig+0xe0>
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	2b05      	cmp	r3, #5
 8000ec0:	d10e      	bne.n	8000ee0 <HAL_RCC_OscConfig+0xc8>
 8000ec2:	4ba3      	ldr	r3, [pc, #652]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	4ba2      	ldr	r3, [pc, #648]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000ec8:	2180      	movs	r1, #128	; 0x80
 8000eca:	02c9      	lsls	r1, r1, #11
 8000ecc:	430a      	orrs	r2, r1
 8000ece:	601a      	str	r2, [r3, #0]
 8000ed0:	4b9f      	ldr	r3, [pc, #636]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000ed2:	681a      	ldr	r2, [r3, #0]
 8000ed4:	4b9e      	ldr	r3, [pc, #632]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000ed6:	2180      	movs	r1, #128	; 0x80
 8000ed8:	0249      	lsls	r1, r1, #9
 8000eda:	430a      	orrs	r2, r1
 8000edc:	601a      	str	r2, [r3, #0]
 8000ede:	e00b      	b.n	8000ef8 <HAL_RCC_OscConfig+0xe0>
 8000ee0:	4b9b      	ldr	r3, [pc, #620]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	4b9a      	ldr	r3, [pc, #616]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000ee6:	499b      	ldr	r1, [pc, #620]	; (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000ee8:	400a      	ands	r2, r1
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	4b98      	ldr	r3, [pc, #608]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	4b97      	ldr	r3, [pc, #604]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000ef2:	4999      	ldr	r1, [pc, #612]	; (8001158 <HAL_RCC_OscConfig+0x340>)
 8000ef4:	400a      	ands	r2, r1
 8000ef6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d014      	beq.n	8000f2a <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f00:	f7ff fecc 	bl	8000c9c <HAL_GetTick>
 8000f04:	0003      	movs	r3, r0
 8000f06:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f08:	e008      	b.n	8000f1c <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f0a:	f7ff fec7 	bl	8000c9c <HAL_GetTick>
 8000f0e:	0002      	movs	r2, r0
 8000f10:	69bb      	ldr	r3, [r7, #24]
 8000f12:	1ad3      	subs	r3, r2, r3
 8000f14:	2b64      	cmp	r3, #100	; 0x64
 8000f16:	d901      	bls.n	8000f1c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000f18:	2303      	movs	r3, #3
 8000f1a:	e2fd      	b.n	8001518 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f1c:	4b8c      	ldr	r3, [pc, #560]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	2380      	movs	r3, #128	; 0x80
 8000f22:	029b      	lsls	r3, r3, #10
 8000f24:	4013      	ands	r3, r2
 8000f26:	d0f0      	beq.n	8000f0a <HAL_RCC_OscConfig+0xf2>
 8000f28:	e015      	b.n	8000f56 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f2a:	f7ff feb7 	bl	8000c9c <HAL_GetTick>
 8000f2e:	0003      	movs	r3, r0
 8000f30:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f32:	e008      	b.n	8000f46 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f34:	f7ff feb2 	bl	8000c9c <HAL_GetTick>
 8000f38:	0002      	movs	r2, r0
 8000f3a:	69bb      	ldr	r3, [r7, #24]
 8000f3c:	1ad3      	subs	r3, r2, r3
 8000f3e:	2b64      	cmp	r3, #100	; 0x64
 8000f40:	d901      	bls.n	8000f46 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8000f42:	2303      	movs	r3, #3
 8000f44:	e2e8      	b.n	8001518 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f46:	4b82      	ldr	r3, [pc, #520]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000f48:	681a      	ldr	r2, [r3, #0]
 8000f4a:	2380      	movs	r3, #128	; 0x80
 8000f4c:	029b      	lsls	r3, r3, #10
 8000f4e:	4013      	ands	r3, r2
 8000f50:	d1f0      	bne.n	8000f34 <HAL_RCC_OscConfig+0x11c>
 8000f52:	e000      	b.n	8000f56 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f54:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	2202      	movs	r2, #2
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	d100      	bne.n	8000f62 <HAL_RCC_OscConfig+0x14a>
 8000f60:	e06c      	b.n	800103c <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000f62:	4b7b      	ldr	r3, [pc, #492]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	220c      	movs	r2, #12
 8000f68:	4013      	ands	r3, r2
 8000f6a:	d00e      	beq.n	8000f8a <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000f6c:	4b78      	ldr	r3, [pc, #480]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	220c      	movs	r2, #12
 8000f72:	4013      	ands	r3, r2
 8000f74:	2b08      	cmp	r3, #8
 8000f76:	d11f      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x1a0>
 8000f78:	4b75      	ldr	r3, [pc, #468]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000f7a:	685a      	ldr	r2, [r3, #4]
 8000f7c:	23c0      	movs	r3, #192	; 0xc0
 8000f7e:	025b      	lsls	r3, r3, #9
 8000f80:	401a      	ands	r2, r3
 8000f82:	2380      	movs	r3, #128	; 0x80
 8000f84:	021b      	lsls	r3, r3, #8
 8000f86:	429a      	cmp	r2, r3
 8000f88:	d116      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f8a:	4b71      	ldr	r3, [pc, #452]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	2202      	movs	r2, #2
 8000f90:	4013      	ands	r3, r2
 8000f92:	d005      	beq.n	8000fa0 <HAL_RCC_OscConfig+0x188>
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d001      	beq.n	8000fa0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	e2bb      	b.n	8001518 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fa0:	4b6b      	ldr	r3, [pc, #428]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	22f8      	movs	r2, #248	; 0xf8
 8000fa6:	4393      	bics	r3, r2
 8000fa8:	0019      	movs	r1, r3
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	691b      	ldr	r3, [r3, #16]
 8000fae:	00da      	lsls	r2, r3, #3
 8000fb0:	4b67      	ldr	r3, [pc, #412]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000fb2:	430a      	orrs	r2, r1
 8000fb4:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fb6:	e041      	b.n	800103c <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	68db      	ldr	r3, [r3, #12]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d024      	beq.n	800100a <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fc0:	4b63      	ldr	r3, [pc, #396]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	4b62      	ldr	r3, [pc, #392]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000fc6:	2101      	movs	r1, #1
 8000fc8:	430a      	orrs	r2, r1
 8000fca:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fcc:	f7ff fe66 	bl	8000c9c <HAL_GetTick>
 8000fd0:	0003      	movs	r3, r0
 8000fd2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fd4:	e008      	b.n	8000fe8 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fd6:	f7ff fe61 	bl	8000c9c <HAL_GetTick>
 8000fda:	0002      	movs	r2, r0
 8000fdc:	69bb      	ldr	r3, [r7, #24]
 8000fde:	1ad3      	subs	r3, r2, r3
 8000fe0:	2b02      	cmp	r3, #2
 8000fe2:	d901      	bls.n	8000fe8 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8000fe4:	2303      	movs	r3, #3
 8000fe6:	e297      	b.n	8001518 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fe8:	4b59      	ldr	r3, [pc, #356]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	2202      	movs	r2, #2
 8000fee:	4013      	ands	r3, r2
 8000ff0:	d0f1      	beq.n	8000fd6 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ff2:	4b57      	ldr	r3, [pc, #348]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	22f8      	movs	r2, #248	; 0xf8
 8000ff8:	4393      	bics	r3, r2
 8000ffa:	0019      	movs	r1, r3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	691b      	ldr	r3, [r3, #16]
 8001000:	00da      	lsls	r2, r3, #3
 8001002:	4b53      	ldr	r3, [pc, #332]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8001004:	430a      	orrs	r2, r1
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	e018      	b.n	800103c <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800100a:	4b51      	ldr	r3, [pc, #324]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	4b50      	ldr	r3, [pc, #320]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8001010:	2101      	movs	r1, #1
 8001012:	438a      	bics	r2, r1
 8001014:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001016:	f7ff fe41 	bl	8000c9c <HAL_GetTick>
 800101a:	0003      	movs	r3, r0
 800101c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800101e:	e008      	b.n	8001032 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001020:	f7ff fe3c 	bl	8000c9c <HAL_GetTick>
 8001024:	0002      	movs	r2, r0
 8001026:	69bb      	ldr	r3, [r7, #24]
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	2b02      	cmp	r3, #2
 800102c:	d901      	bls.n	8001032 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800102e:	2303      	movs	r3, #3
 8001030:	e272      	b.n	8001518 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001032:	4b47      	ldr	r3, [pc, #284]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	2202      	movs	r2, #2
 8001038:	4013      	ands	r3, r2
 800103a:	d1f1      	bne.n	8001020 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	2208      	movs	r2, #8
 8001042:	4013      	ands	r3, r2
 8001044:	d036      	beq.n	80010b4 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	69db      	ldr	r3, [r3, #28]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d019      	beq.n	8001082 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800104e:	4b40      	ldr	r3, [pc, #256]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8001050:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001052:	4b3f      	ldr	r3, [pc, #252]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8001054:	2101      	movs	r1, #1
 8001056:	430a      	orrs	r2, r1
 8001058:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800105a:	f7ff fe1f 	bl	8000c9c <HAL_GetTick>
 800105e:	0003      	movs	r3, r0
 8001060:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001062:	e008      	b.n	8001076 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001064:	f7ff fe1a 	bl	8000c9c <HAL_GetTick>
 8001068:	0002      	movs	r2, r0
 800106a:	69bb      	ldr	r3, [r7, #24]
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	2b02      	cmp	r3, #2
 8001070:	d901      	bls.n	8001076 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001072:	2303      	movs	r3, #3
 8001074:	e250      	b.n	8001518 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001076:	4b36      	ldr	r3, [pc, #216]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8001078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800107a:	2202      	movs	r2, #2
 800107c:	4013      	ands	r3, r2
 800107e:	d0f1      	beq.n	8001064 <HAL_RCC_OscConfig+0x24c>
 8001080:	e018      	b.n	80010b4 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001082:	4b33      	ldr	r3, [pc, #204]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8001084:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001086:	4b32      	ldr	r3, [pc, #200]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8001088:	2101      	movs	r1, #1
 800108a:	438a      	bics	r2, r1
 800108c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800108e:	f7ff fe05 	bl	8000c9c <HAL_GetTick>
 8001092:	0003      	movs	r3, r0
 8001094:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001096:	e008      	b.n	80010aa <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001098:	f7ff fe00 	bl	8000c9c <HAL_GetTick>
 800109c:	0002      	movs	r2, r0
 800109e:	69bb      	ldr	r3, [r7, #24]
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	2b02      	cmp	r3, #2
 80010a4:	d901      	bls.n	80010aa <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80010a6:	2303      	movs	r3, #3
 80010a8:	e236      	b.n	8001518 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010aa:	4b29      	ldr	r3, [pc, #164]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 80010ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010ae:	2202      	movs	r2, #2
 80010b0:	4013      	ands	r3, r2
 80010b2:	d1f1      	bne.n	8001098 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2204      	movs	r2, #4
 80010ba:	4013      	ands	r3, r2
 80010bc:	d100      	bne.n	80010c0 <HAL_RCC_OscConfig+0x2a8>
 80010be:	e0b5      	b.n	800122c <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010c0:	201f      	movs	r0, #31
 80010c2:	183b      	adds	r3, r7, r0
 80010c4:	2200      	movs	r2, #0
 80010c6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010c8:	4b21      	ldr	r3, [pc, #132]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 80010ca:	69da      	ldr	r2, [r3, #28]
 80010cc:	2380      	movs	r3, #128	; 0x80
 80010ce:	055b      	lsls	r3, r3, #21
 80010d0:	4013      	ands	r3, r2
 80010d2:	d110      	bne.n	80010f6 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010d4:	4b1e      	ldr	r3, [pc, #120]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 80010d6:	69da      	ldr	r2, [r3, #28]
 80010d8:	4b1d      	ldr	r3, [pc, #116]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 80010da:	2180      	movs	r1, #128	; 0x80
 80010dc:	0549      	lsls	r1, r1, #21
 80010de:	430a      	orrs	r2, r1
 80010e0:	61da      	str	r2, [r3, #28]
 80010e2:	4b1b      	ldr	r3, [pc, #108]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 80010e4:	69da      	ldr	r2, [r3, #28]
 80010e6:	2380      	movs	r3, #128	; 0x80
 80010e8:	055b      	lsls	r3, r3, #21
 80010ea:	4013      	ands	r3, r2
 80010ec:	60fb      	str	r3, [r7, #12]
 80010ee:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80010f0:	183b      	adds	r3, r7, r0
 80010f2:	2201      	movs	r2, #1
 80010f4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010f6:	4b19      	ldr	r3, [pc, #100]	; (800115c <HAL_RCC_OscConfig+0x344>)
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	2380      	movs	r3, #128	; 0x80
 80010fc:	005b      	lsls	r3, r3, #1
 80010fe:	4013      	ands	r3, r2
 8001100:	d11a      	bne.n	8001138 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001102:	4b16      	ldr	r3, [pc, #88]	; (800115c <HAL_RCC_OscConfig+0x344>)
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	4b15      	ldr	r3, [pc, #84]	; (800115c <HAL_RCC_OscConfig+0x344>)
 8001108:	2180      	movs	r1, #128	; 0x80
 800110a:	0049      	lsls	r1, r1, #1
 800110c:	430a      	orrs	r2, r1
 800110e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001110:	f7ff fdc4 	bl	8000c9c <HAL_GetTick>
 8001114:	0003      	movs	r3, r0
 8001116:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001118:	e008      	b.n	800112c <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800111a:	f7ff fdbf 	bl	8000c9c <HAL_GetTick>
 800111e:	0002      	movs	r2, r0
 8001120:	69bb      	ldr	r3, [r7, #24]
 8001122:	1ad3      	subs	r3, r2, r3
 8001124:	2b64      	cmp	r3, #100	; 0x64
 8001126:	d901      	bls.n	800112c <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001128:	2303      	movs	r3, #3
 800112a:	e1f5      	b.n	8001518 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800112c:	4b0b      	ldr	r3, [pc, #44]	; (800115c <HAL_RCC_OscConfig+0x344>)
 800112e:	681a      	ldr	r2, [r3, #0]
 8001130:	2380      	movs	r3, #128	; 0x80
 8001132:	005b      	lsls	r3, r3, #1
 8001134:	4013      	ands	r3, r2
 8001136:	d0f0      	beq.n	800111a <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	2b01      	cmp	r3, #1
 800113e:	d10f      	bne.n	8001160 <HAL_RCC_OscConfig+0x348>
 8001140:	4b03      	ldr	r3, [pc, #12]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8001142:	6a1a      	ldr	r2, [r3, #32]
 8001144:	4b02      	ldr	r3, [pc, #8]	; (8001150 <HAL_RCC_OscConfig+0x338>)
 8001146:	2101      	movs	r1, #1
 8001148:	430a      	orrs	r2, r1
 800114a:	621a      	str	r2, [r3, #32]
 800114c:	e036      	b.n	80011bc <HAL_RCC_OscConfig+0x3a4>
 800114e:	46c0      	nop			; (mov r8, r8)
 8001150:	40021000 	.word	0x40021000
 8001154:	fffeffff 	.word	0xfffeffff
 8001158:	fffbffff 	.word	0xfffbffff
 800115c:	40007000 	.word	0x40007000
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d10c      	bne.n	8001182 <HAL_RCC_OscConfig+0x36a>
 8001168:	4bca      	ldr	r3, [pc, #808]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 800116a:	6a1a      	ldr	r2, [r3, #32]
 800116c:	4bc9      	ldr	r3, [pc, #804]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 800116e:	2101      	movs	r1, #1
 8001170:	438a      	bics	r2, r1
 8001172:	621a      	str	r2, [r3, #32]
 8001174:	4bc7      	ldr	r3, [pc, #796]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001176:	6a1a      	ldr	r2, [r3, #32]
 8001178:	4bc6      	ldr	r3, [pc, #792]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 800117a:	2104      	movs	r1, #4
 800117c:	438a      	bics	r2, r1
 800117e:	621a      	str	r2, [r3, #32]
 8001180:	e01c      	b.n	80011bc <HAL_RCC_OscConfig+0x3a4>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	689b      	ldr	r3, [r3, #8]
 8001186:	2b05      	cmp	r3, #5
 8001188:	d10c      	bne.n	80011a4 <HAL_RCC_OscConfig+0x38c>
 800118a:	4bc2      	ldr	r3, [pc, #776]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 800118c:	6a1a      	ldr	r2, [r3, #32]
 800118e:	4bc1      	ldr	r3, [pc, #772]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001190:	2104      	movs	r1, #4
 8001192:	430a      	orrs	r2, r1
 8001194:	621a      	str	r2, [r3, #32]
 8001196:	4bbf      	ldr	r3, [pc, #764]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001198:	6a1a      	ldr	r2, [r3, #32]
 800119a:	4bbe      	ldr	r3, [pc, #760]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 800119c:	2101      	movs	r1, #1
 800119e:	430a      	orrs	r2, r1
 80011a0:	621a      	str	r2, [r3, #32]
 80011a2:	e00b      	b.n	80011bc <HAL_RCC_OscConfig+0x3a4>
 80011a4:	4bbb      	ldr	r3, [pc, #748]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 80011a6:	6a1a      	ldr	r2, [r3, #32]
 80011a8:	4bba      	ldr	r3, [pc, #744]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 80011aa:	2101      	movs	r1, #1
 80011ac:	438a      	bics	r2, r1
 80011ae:	621a      	str	r2, [r3, #32]
 80011b0:	4bb8      	ldr	r3, [pc, #736]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 80011b2:	6a1a      	ldr	r2, [r3, #32]
 80011b4:	4bb7      	ldr	r3, [pc, #732]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 80011b6:	2104      	movs	r1, #4
 80011b8:	438a      	bics	r2, r1
 80011ba:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	689b      	ldr	r3, [r3, #8]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d014      	beq.n	80011ee <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011c4:	f7ff fd6a 	bl	8000c9c <HAL_GetTick>
 80011c8:	0003      	movs	r3, r0
 80011ca:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011cc:	e009      	b.n	80011e2 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011ce:	f7ff fd65 	bl	8000c9c <HAL_GetTick>
 80011d2:	0002      	movs	r2, r0
 80011d4:	69bb      	ldr	r3, [r7, #24]
 80011d6:	1ad3      	subs	r3, r2, r3
 80011d8:	4aaf      	ldr	r2, [pc, #700]	; (8001498 <HAL_RCC_OscConfig+0x680>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d901      	bls.n	80011e2 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80011de:	2303      	movs	r3, #3
 80011e0:	e19a      	b.n	8001518 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011e2:	4bac      	ldr	r3, [pc, #688]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 80011e4:	6a1b      	ldr	r3, [r3, #32]
 80011e6:	2202      	movs	r2, #2
 80011e8:	4013      	ands	r3, r2
 80011ea:	d0f0      	beq.n	80011ce <HAL_RCC_OscConfig+0x3b6>
 80011ec:	e013      	b.n	8001216 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ee:	f7ff fd55 	bl	8000c9c <HAL_GetTick>
 80011f2:	0003      	movs	r3, r0
 80011f4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011f6:	e009      	b.n	800120c <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011f8:	f7ff fd50 	bl	8000c9c <HAL_GetTick>
 80011fc:	0002      	movs	r2, r0
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	4aa5      	ldr	r2, [pc, #660]	; (8001498 <HAL_RCC_OscConfig+0x680>)
 8001204:	4293      	cmp	r3, r2
 8001206:	d901      	bls.n	800120c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001208:	2303      	movs	r3, #3
 800120a:	e185      	b.n	8001518 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800120c:	4ba1      	ldr	r3, [pc, #644]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 800120e:	6a1b      	ldr	r3, [r3, #32]
 8001210:	2202      	movs	r2, #2
 8001212:	4013      	ands	r3, r2
 8001214:	d1f0      	bne.n	80011f8 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001216:	231f      	movs	r3, #31
 8001218:	18fb      	adds	r3, r7, r3
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	2b01      	cmp	r3, #1
 800121e:	d105      	bne.n	800122c <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001220:	4b9c      	ldr	r3, [pc, #624]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001222:	69da      	ldr	r2, [r3, #28]
 8001224:	4b9b      	ldr	r3, [pc, #620]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001226:	499d      	ldr	r1, [pc, #628]	; (800149c <HAL_RCC_OscConfig+0x684>)
 8001228:	400a      	ands	r2, r1
 800122a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2210      	movs	r2, #16
 8001232:	4013      	ands	r3, r2
 8001234:	d063      	beq.n	80012fe <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	695b      	ldr	r3, [r3, #20]
 800123a:	2b01      	cmp	r3, #1
 800123c:	d12a      	bne.n	8001294 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800123e:	4b95      	ldr	r3, [pc, #596]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001240:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001242:	4b94      	ldr	r3, [pc, #592]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001244:	2104      	movs	r1, #4
 8001246:	430a      	orrs	r2, r1
 8001248:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800124a:	4b92      	ldr	r3, [pc, #584]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 800124c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800124e:	4b91      	ldr	r3, [pc, #580]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001250:	2101      	movs	r1, #1
 8001252:	430a      	orrs	r2, r1
 8001254:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001256:	f7ff fd21 	bl	8000c9c <HAL_GetTick>
 800125a:	0003      	movs	r3, r0
 800125c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800125e:	e008      	b.n	8001272 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001260:	f7ff fd1c 	bl	8000c9c <HAL_GetTick>
 8001264:	0002      	movs	r2, r0
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	2b02      	cmp	r3, #2
 800126c:	d901      	bls.n	8001272 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800126e:	2303      	movs	r3, #3
 8001270:	e152      	b.n	8001518 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001272:	4b88      	ldr	r3, [pc, #544]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001274:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001276:	2202      	movs	r2, #2
 8001278:	4013      	ands	r3, r2
 800127a:	d0f1      	beq.n	8001260 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800127c:	4b85      	ldr	r3, [pc, #532]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 800127e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001280:	22f8      	movs	r2, #248	; 0xf8
 8001282:	4393      	bics	r3, r2
 8001284:	0019      	movs	r1, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	699b      	ldr	r3, [r3, #24]
 800128a:	00da      	lsls	r2, r3, #3
 800128c:	4b81      	ldr	r3, [pc, #516]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 800128e:	430a      	orrs	r2, r1
 8001290:	635a      	str	r2, [r3, #52]	; 0x34
 8001292:	e034      	b.n	80012fe <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	695b      	ldr	r3, [r3, #20]
 8001298:	3305      	adds	r3, #5
 800129a:	d111      	bne.n	80012c0 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800129c:	4b7d      	ldr	r3, [pc, #500]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 800129e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012a0:	4b7c      	ldr	r3, [pc, #496]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 80012a2:	2104      	movs	r1, #4
 80012a4:	438a      	bics	r2, r1
 80012a6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80012a8:	4b7a      	ldr	r3, [pc, #488]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 80012aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012ac:	22f8      	movs	r2, #248	; 0xf8
 80012ae:	4393      	bics	r3, r2
 80012b0:	0019      	movs	r1, r3
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	699b      	ldr	r3, [r3, #24]
 80012b6:	00da      	lsls	r2, r3, #3
 80012b8:	4b76      	ldr	r3, [pc, #472]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 80012ba:	430a      	orrs	r2, r1
 80012bc:	635a      	str	r2, [r3, #52]	; 0x34
 80012be:	e01e      	b.n	80012fe <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80012c0:	4b74      	ldr	r3, [pc, #464]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 80012c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012c4:	4b73      	ldr	r3, [pc, #460]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 80012c6:	2104      	movs	r1, #4
 80012c8:	430a      	orrs	r2, r1
 80012ca:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80012cc:	4b71      	ldr	r3, [pc, #452]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 80012ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012d0:	4b70      	ldr	r3, [pc, #448]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 80012d2:	2101      	movs	r1, #1
 80012d4:	438a      	bics	r2, r1
 80012d6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012d8:	f7ff fce0 	bl	8000c9c <HAL_GetTick>
 80012dc:	0003      	movs	r3, r0
 80012de:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80012e0:	e008      	b.n	80012f4 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80012e2:	f7ff fcdb 	bl	8000c9c <HAL_GetTick>
 80012e6:	0002      	movs	r2, r0
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	1ad3      	subs	r3, r2, r3
 80012ec:	2b02      	cmp	r3, #2
 80012ee:	d901      	bls.n	80012f4 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80012f0:	2303      	movs	r3, #3
 80012f2:	e111      	b.n	8001518 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80012f4:	4b67      	ldr	r3, [pc, #412]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 80012f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012f8:	2202      	movs	r2, #2
 80012fa:	4013      	ands	r3, r2
 80012fc:	d1f1      	bne.n	80012e2 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	2220      	movs	r2, #32
 8001304:	4013      	ands	r3, r2
 8001306:	d05c      	beq.n	80013c2 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001308:	4b62      	ldr	r3, [pc, #392]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	220c      	movs	r2, #12
 800130e:	4013      	ands	r3, r2
 8001310:	2b0c      	cmp	r3, #12
 8001312:	d00e      	beq.n	8001332 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001314:	4b5f      	ldr	r3, [pc, #380]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	220c      	movs	r2, #12
 800131a:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800131c:	2b08      	cmp	r3, #8
 800131e:	d114      	bne.n	800134a <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001320:	4b5c      	ldr	r3, [pc, #368]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001322:	685a      	ldr	r2, [r3, #4]
 8001324:	23c0      	movs	r3, #192	; 0xc0
 8001326:	025b      	lsls	r3, r3, #9
 8001328:	401a      	ands	r2, r3
 800132a:	23c0      	movs	r3, #192	; 0xc0
 800132c:	025b      	lsls	r3, r3, #9
 800132e:	429a      	cmp	r2, r3
 8001330:	d10b      	bne.n	800134a <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001332:	4b58      	ldr	r3, [pc, #352]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001334:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001336:	2380      	movs	r3, #128	; 0x80
 8001338:	029b      	lsls	r3, r3, #10
 800133a:	4013      	ands	r3, r2
 800133c:	d040      	beq.n	80013c0 <HAL_RCC_OscConfig+0x5a8>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6a1b      	ldr	r3, [r3, #32]
 8001342:	2b01      	cmp	r3, #1
 8001344:	d03c      	beq.n	80013c0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	e0e6      	b.n	8001518 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6a1b      	ldr	r3, [r3, #32]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d01b      	beq.n	800138a <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001352:	4b50      	ldr	r3, [pc, #320]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001354:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001356:	4b4f      	ldr	r3, [pc, #316]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001358:	2180      	movs	r1, #128	; 0x80
 800135a:	0249      	lsls	r1, r1, #9
 800135c:	430a      	orrs	r2, r1
 800135e:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001360:	f7ff fc9c 	bl	8000c9c <HAL_GetTick>
 8001364:	0003      	movs	r3, r0
 8001366:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001368:	e008      	b.n	800137c <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800136a:	f7ff fc97 	bl	8000c9c <HAL_GetTick>
 800136e:	0002      	movs	r2, r0
 8001370:	69bb      	ldr	r3, [r7, #24]
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	2b02      	cmp	r3, #2
 8001376:	d901      	bls.n	800137c <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001378:	2303      	movs	r3, #3
 800137a:	e0cd      	b.n	8001518 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800137c:	4b45      	ldr	r3, [pc, #276]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 800137e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001380:	2380      	movs	r3, #128	; 0x80
 8001382:	029b      	lsls	r3, r3, #10
 8001384:	4013      	ands	r3, r2
 8001386:	d0f0      	beq.n	800136a <HAL_RCC_OscConfig+0x552>
 8001388:	e01b      	b.n	80013c2 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800138a:	4b42      	ldr	r3, [pc, #264]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 800138c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800138e:	4b41      	ldr	r3, [pc, #260]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001390:	4943      	ldr	r1, [pc, #268]	; (80014a0 <HAL_RCC_OscConfig+0x688>)
 8001392:	400a      	ands	r2, r1
 8001394:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001396:	f7ff fc81 	bl	8000c9c <HAL_GetTick>
 800139a:	0003      	movs	r3, r0
 800139c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800139e:	e008      	b.n	80013b2 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80013a0:	f7ff fc7c 	bl	8000c9c <HAL_GetTick>
 80013a4:	0002      	movs	r2, r0
 80013a6:	69bb      	ldr	r3, [r7, #24]
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	2b02      	cmp	r3, #2
 80013ac:	d901      	bls.n	80013b2 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80013ae:	2303      	movs	r3, #3
 80013b0:	e0b2      	b.n	8001518 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80013b2:	4b38      	ldr	r3, [pc, #224]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 80013b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013b6:	2380      	movs	r3, #128	; 0x80
 80013b8:	029b      	lsls	r3, r3, #10
 80013ba:	4013      	ands	r3, r2
 80013bc:	d1f0      	bne.n	80013a0 <HAL_RCC_OscConfig+0x588>
 80013be:	e000      	b.n	80013c2 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80013c0:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d100      	bne.n	80013cc <HAL_RCC_OscConfig+0x5b4>
 80013ca:	e0a4      	b.n	8001516 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013cc:	4b31      	ldr	r3, [pc, #196]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	220c      	movs	r2, #12
 80013d2:	4013      	ands	r3, r2
 80013d4:	2b08      	cmp	r3, #8
 80013d6:	d100      	bne.n	80013da <HAL_RCC_OscConfig+0x5c2>
 80013d8:	e078      	b.n	80014cc <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013de:	2b02      	cmp	r3, #2
 80013e0:	d14c      	bne.n	800147c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013e2:	4b2c      	ldr	r3, [pc, #176]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	4b2b      	ldr	r3, [pc, #172]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 80013e8:	492e      	ldr	r1, [pc, #184]	; (80014a4 <HAL_RCC_OscConfig+0x68c>)
 80013ea:	400a      	ands	r2, r1
 80013ec:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ee:	f7ff fc55 	bl	8000c9c <HAL_GetTick>
 80013f2:	0003      	movs	r3, r0
 80013f4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013f6:	e008      	b.n	800140a <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013f8:	f7ff fc50 	bl	8000c9c <HAL_GetTick>
 80013fc:	0002      	movs	r2, r0
 80013fe:	69bb      	ldr	r3, [r7, #24]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	2b02      	cmp	r3, #2
 8001404:	d901      	bls.n	800140a <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001406:	2303      	movs	r3, #3
 8001408:	e086      	b.n	8001518 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800140a:	4b22      	ldr	r3, [pc, #136]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	2380      	movs	r3, #128	; 0x80
 8001410:	049b      	lsls	r3, r3, #18
 8001412:	4013      	ands	r3, r2
 8001414:	d1f0      	bne.n	80013f8 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001416:	4b1f      	ldr	r3, [pc, #124]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800141a:	220f      	movs	r2, #15
 800141c:	4393      	bics	r3, r2
 800141e:	0019      	movs	r1, r3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001424:	4b1b      	ldr	r3, [pc, #108]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001426:	430a      	orrs	r2, r1
 8001428:	62da      	str	r2, [r3, #44]	; 0x2c
 800142a:	4b1a      	ldr	r3, [pc, #104]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	4a1e      	ldr	r2, [pc, #120]	; (80014a8 <HAL_RCC_OscConfig+0x690>)
 8001430:	4013      	ands	r3, r2
 8001432:	0019      	movs	r1, r3
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800143c:	431a      	orrs	r2, r3
 800143e:	4b15      	ldr	r3, [pc, #84]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001440:	430a      	orrs	r2, r1
 8001442:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001444:	4b13      	ldr	r3, [pc, #76]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	4b12      	ldr	r3, [pc, #72]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 800144a:	2180      	movs	r1, #128	; 0x80
 800144c:	0449      	lsls	r1, r1, #17
 800144e:	430a      	orrs	r2, r1
 8001450:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001452:	f7ff fc23 	bl	8000c9c <HAL_GetTick>
 8001456:	0003      	movs	r3, r0
 8001458:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800145a:	e008      	b.n	800146e <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800145c:	f7ff fc1e 	bl	8000c9c <HAL_GetTick>
 8001460:	0002      	movs	r2, r0
 8001462:	69bb      	ldr	r3, [r7, #24]
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	2b02      	cmp	r3, #2
 8001468:	d901      	bls.n	800146e <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800146a:	2303      	movs	r3, #3
 800146c:	e054      	b.n	8001518 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800146e:	4b09      	ldr	r3, [pc, #36]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	2380      	movs	r3, #128	; 0x80
 8001474:	049b      	lsls	r3, r3, #18
 8001476:	4013      	ands	r3, r2
 8001478:	d0f0      	beq.n	800145c <HAL_RCC_OscConfig+0x644>
 800147a:	e04c      	b.n	8001516 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800147c:	4b05      	ldr	r3, [pc, #20]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	4b04      	ldr	r3, [pc, #16]	; (8001494 <HAL_RCC_OscConfig+0x67c>)
 8001482:	4908      	ldr	r1, [pc, #32]	; (80014a4 <HAL_RCC_OscConfig+0x68c>)
 8001484:	400a      	ands	r2, r1
 8001486:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001488:	f7ff fc08 	bl	8000c9c <HAL_GetTick>
 800148c:	0003      	movs	r3, r0
 800148e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001490:	e015      	b.n	80014be <HAL_RCC_OscConfig+0x6a6>
 8001492:	46c0      	nop			; (mov r8, r8)
 8001494:	40021000 	.word	0x40021000
 8001498:	00001388 	.word	0x00001388
 800149c:	efffffff 	.word	0xefffffff
 80014a0:	fffeffff 	.word	0xfffeffff
 80014a4:	feffffff 	.word	0xfeffffff
 80014a8:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014ac:	f7ff fbf6 	bl	8000c9c <HAL_GetTick>
 80014b0:	0002      	movs	r2, r0
 80014b2:	69bb      	ldr	r3, [r7, #24]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	2b02      	cmp	r3, #2
 80014b8:	d901      	bls.n	80014be <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80014ba:	2303      	movs	r3, #3
 80014bc:	e02c      	b.n	8001518 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014be:	4b18      	ldr	r3, [pc, #96]	; (8001520 <HAL_RCC_OscConfig+0x708>)
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	2380      	movs	r3, #128	; 0x80
 80014c4:	049b      	lsls	r3, r3, #18
 80014c6:	4013      	ands	r3, r2
 80014c8:	d1f0      	bne.n	80014ac <HAL_RCC_OscConfig+0x694>
 80014ca:	e024      	b.n	8001516 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d101      	bne.n	80014d8 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80014d4:	2301      	movs	r3, #1
 80014d6:	e01f      	b.n	8001518 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80014d8:	4b11      	ldr	r3, [pc, #68]	; (8001520 <HAL_RCC_OscConfig+0x708>)
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80014de:	4b10      	ldr	r3, [pc, #64]	; (8001520 <HAL_RCC_OscConfig+0x708>)
 80014e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014e2:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80014e4:	697a      	ldr	r2, [r7, #20]
 80014e6:	23c0      	movs	r3, #192	; 0xc0
 80014e8:	025b      	lsls	r3, r3, #9
 80014ea:	401a      	ands	r2, r3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d10e      	bne.n	8001512 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	220f      	movs	r2, #15
 80014f8:	401a      	ands	r2, r3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80014fe:	429a      	cmp	r2, r3
 8001500:	d107      	bne.n	8001512 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001502:	697a      	ldr	r2, [r7, #20]
 8001504:	23f0      	movs	r3, #240	; 0xf0
 8001506:	039b      	lsls	r3, r3, #14
 8001508:	401a      	ands	r2, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800150e:	429a      	cmp	r2, r3
 8001510:	d001      	beq.n	8001516 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e000      	b.n	8001518 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001516:	2300      	movs	r3, #0
}
 8001518:	0018      	movs	r0, r3
 800151a:	46bd      	mov	sp, r7
 800151c:	b008      	add	sp, #32
 800151e:	bd80      	pop	{r7, pc}
 8001520:	40021000 	.word	0x40021000

08001524 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d101      	bne.n	8001538 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
 8001536:	e0bf      	b.n	80016b8 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001538:	4b61      	ldr	r3, [pc, #388]	; (80016c0 <HAL_RCC_ClockConfig+0x19c>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2201      	movs	r2, #1
 800153e:	4013      	ands	r3, r2
 8001540:	683a      	ldr	r2, [r7, #0]
 8001542:	429a      	cmp	r2, r3
 8001544:	d911      	bls.n	800156a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001546:	4b5e      	ldr	r3, [pc, #376]	; (80016c0 <HAL_RCC_ClockConfig+0x19c>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	2201      	movs	r2, #1
 800154c:	4393      	bics	r3, r2
 800154e:	0019      	movs	r1, r3
 8001550:	4b5b      	ldr	r3, [pc, #364]	; (80016c0 <HAL_RCC_ClockConfig+0x19c>)
 8001552:	683a      	ldr	r2, [r7, #0]
 8001554:	430a      	orrs	r2, r1
 8001556:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001558:	4b59      	ldr	r3, [pc, #356]	; (80016c0 <HAL_RCC_ClockConfig+0x19c>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	2201      	movs	r2, #1
 800155e:	4013      	ands	r3, r2
 8001560:	683a      	ldr	r2, [r7, #0]
 8001562:	429a      	cmp	r2, r3
 8001564:	d001      	beq.n	800156a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	e0a6      	b.n	80016b8 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	2202      	movs	r2, #2
 8001570:	4013      	ands	r3, r2
 8001572:	d015      	beq.n	80015a0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2204      	movs	r2, #4
 800157a:	4013      	ands	r3, r2
 800157c:	d006      	beq.n	800158c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800157e:	4b51      	ldr	r3, [pc, #324]	; (80016c4 <HAL_RCC_ClockConfig+0x1a0>)
 8001580:	685a      	ldr	r2, [r3, #4]
 8001582:	4b50      	ldr	r3, [pc, #320]	; (80016c4 <HAL_RCC_ClockConfig+0x1a0>)
 8001584:	21e0      	movs	r1, #224	; 0xe0
 8001586:	00c9      	lsls	r1, r1, #3
 8001588:	430a      	orrs	r2, r1
 800158a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800158c:	4b4d      	ldr	r3, [pc, #308]	; (80016c4 <HAL_RCC_ClockConfig+0x1a0>)
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	22f0      	movs	r2, #240	; 0xf0
 8001592:	4393      	bics	r3, r2
 8001594:	0019      	movs	r1, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	689a      	ldr	r2, [r3, #8]
 800159a:	4b4a      	ldr	r3, [pc, #296]	; (80016c4 <HAL_RCC_ClockConfig+0x1a0>)
 800159c:	430a      	orrs	r2, r1
 800159e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	2201      	movs	r2, #1
 80015a6:	4013      	ands	r3, r2
 80015a8:	d04c      	beq.n	8001644 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d107      	bne.n	80015c2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015b2:	4b44      	ldr	r3, [pc, #272]	; (80016c4 <HAL_RCC_ClockConfig+0x1a0>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	2380      	movs	r3, #128	; 0x80
 80015b8:	029b      	lsls	r3, r3, #10
 80015ba:	4013      	ands	r3, r2
 80015bc:	d120      	bne.n	8001600 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e07a      	b.n	80016b8 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	2b02      	cmp	r3, #2
 80015c8:	d107      	bne.n	80015da <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015ca:	4b3e      	ldr	r3, [pc, #248]	; (80016c4 <HAL_RCC_ClockConfig+0x1a0>)
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	2380      	movs	r3, #128	; 0x80
 80015d0:	049b      	lsls	r3, r3, #18
 80015d2:	4013      	ands	r3, r2
 80015d4:	d114      	bne.n	8001600 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e06e      	b.n	80016b8 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	2b03      	cmp	r3, #3
 80015e0:	d107      	bne.n	80015f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80015e2:	4b38      	ldr	r3, [pc, #224]	; (80016c4 <HAL_RCC_ClockConfig+0x1a0>)
 80015e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015e6:	2380      	movs	r3, #128	; 0x80
 80015e8:	029b      	lsls	r3, r3, #10
 80015ea:	4013      	ands	r3, r2
 80015ec:	d108      	bne.n	8001600 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e062      	b.n	80016b8 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015f2:	4b34      	ldr	r3, [pc, #208]	; (80016c4 <HAL_RCC_ClockConfig+0x1a0>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	2202      	movs	r2, #2
 80015f8:	4013      	ands	r3, r2
 80015fa:	d101      	bne.n	8001600 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e05b      	b.n	80016b8 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001600:	4b30      	ldr	r3, [pc, #192]	; (80016c4 <HAL_RCC_ClockConfig+0x1a0>)
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	2203      	movs	r2, #3
 8001606:	4393      	bics	r3, r2
 8001608:	0019      	movs	r1, r3
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685a      	ldr	r2, [r3, #4]
 800160e:	4b2d      	ldr	r3, [pc, #180]	; (80016c4 <HAL_RCC_ClockConfig+0x1a0>)
 8001610:	430a      	orrs	r2, r1
 8001612:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001614:	f7ff fb42 	bl	8000c9c <HAL_GetTick>
 8001618:	0003      	movs	r3, r0
 800161a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800161c:	e009      	b.n	8001632 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800161e:	f7ff fb3d 	bl	8000c9c <HAL_GetTick>
 8001622:	0002      	movs	r2, r0
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	4a27      	ldr	r2, [pc, #156]	; (80016c8 <HAL_RCC_ClockConfig+0x1a4>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d901      	bls.n	8001632 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e042      	b.n	80016b8 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001632:	4b24      	ldr	r3, [pc, #144]	; (80016c4 <HAL_RCC_ClockConfig+0x1a0>)
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	220c      	movs	r2, #12
 8001638:	401a      	ands	r2, r3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	429a      	cmp	r2, r3
 8001642:	d1ec      	bne.n	800161e <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001644:	4b1e      	ldr	r3, [pc, #120]	; (80016c0 <HAL_RCC_ClockConfig+0x19c>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	2201      	movs	r2, #1
 800164a:	4013      	ands	r3, r2
 800164c:	683a      	ldr	r2, [r7, #0]
 800164e:	429a      	cmp	r2, r3
 8001650:	d211      	bcs.n	8001676 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001652:	4b1b      	ldr	r3, [pc, #108]	; (80016c0 <HAL_RCC_ClockConfig+0x19c>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2201      	movs	r2, #1
 8001658:	4393      	bics	r3, r2
 800165a:	0019      	movs	r1, r3
 800165c:	4b18      	ldr	r3, [pc, #96]	; (80016c0 <HAL_RCC_ClockConfig+0x19c>)
 800165e:	683a      	ldr	r2, [r7, #0]
 8001660:	430a      	orrs	r2, r1
 8001662:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001664:	4b16      	ldr	r3, [pc, #88]	; (80016c0 <HAL_RCC_ClockConfig+0x19c>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2201      	movs	r2, #1
 800166a:	4013      	ands	r3, r2
 800166c:	683a      	ldr	r2, [r7, #0]
 800166e:	429a      	cmp	r2, r3
 8001670:	d001      	beq.n	8001676 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e020      	b.n	80016b8 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	2204      	movs	r2, #4
 800167c:	4013      	ands	r3, r2
 800167e:	d009      	beq.n	8001694 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001680:	4b10      	ldr	r3, [pc, #64]	; (80016c4 <HAL_RCC_ClockConfig+0x1a0>)
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	4a11      	ldr	r2, [pc, #68]	; (80016cc <HAL_RCC_ClockConfig+0x1a8>)
 8001686:	4013      	ands	r3, r2
 8001688:	0019      	movs	r1, r3
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	68da      	ldr	r2, [r3, #12]
 800168e:	4b0d      	ldr	r3, [pc, #52]	; (80016c4 <HAL_RCC_ClockConfig+0x1a0>)
 8001690:	430a      	orrs	r2, r1
 8001692:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001694:	f000 f820 	bl	80016d8 <HAL_RCC_GetSysClockFreq>
 8001698:	0001      	movs	r1, r0
 800169a:	4b0a      	ldr	r3, [pc, #40]	; (80016c4 <HAL_RCC_ClockConfig+0x1a0>)
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	091b      	lsrs	r3, r3, #4
 80016a0:	220f      	movs	r2, #15
 80016a2:	4013      	ands	r3, r2
 80016a4:	4a0a      	ldr	r2, [pc, #40]	; (80016d0 <HAL_RCC_ClockConfig+0x1ac>)
 80016a6:	5cd3      	ldrb	r3, [r2, r3]
 80016a8:	000a      	movs	r2, r1
 80016aa:	40da      	lsrs	r2, r3
 80016ac:	4b09      	ldr	r3, [pc, #36]	; (80016d4 <HAL_RCC_ClockConfig+0x1b0>)
 80016ae:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80016b0:	2003      	movs	r0, #3
 80016b2:	f7ff faad 	bl	8000c10 <HAL_InitTick>
  
  return HAL_OK;
 80016b6:	2300      	movs	r3, #0
}
 80016b8:	0018      	movs	r0, r3
 80016ba:	46bd      	mov	sp, r7
 80016bc:	b004      	add	sp, #16
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	40022000 	.word	0x40022000
 80016c4:	40021000 	.word	0x40021000
 80016c8:	00001388 	.word	0x00001388
 80016cc:	fffff8ff 	.word	0xfffff8ff
 80016d0:	0800182c 	.word	0x0800182c
 80016d4:	20000000 	.word	0x20000000

080016d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b086      	sub	sp, #24
 80016dc:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80016de:	2300      	movs	r3, #0
 80016e0:	60fb      	str	r3, [r7, #12]
 80016e2:	2300      	movs	r3, #0
 80016e4:	60bb      	str	r3, [r7, #8]
 80016e6:	2300      	movs	r3, #0
 80016e8:	617b      	str	r3, [r7, #20]
 80016ea:	2300      	movs	r3, #0
 80016ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80016ee:	2300      	movs	r3, #0
 80016f0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80016f2:	4b2d      	ldr	r3, [pc, #180]	; (80017a8 <HAL_RCC_GetSysClockFreq+0xd0>)
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	220c      	movs	r2, #12
 80016fc:	4013      	ands	r3, r2
 80016fe:	2b0c      	cmp	r3, #12
 8001700:	d046      	beq.n	8001790 <HAL_RCC_GetSysClockFreq+0xb8>
 8001702:	d848      	bhi.n	8001796 <HAL_RCC_GetSysClockFreq+0xbe>
 8001704:	2b04      	cmp	r3, #4
 8001706:	d002      	beq.n	800170e <HAL_RCC_GetSysClockFreq+0x36>
 8001708:	2b08      	cmp	r3, #8
 800170a:	d003      	beq.n	8001714 <HAL_RCC_GetSysClockFreq+0x3c>
 800170c:	e043      	b.n	8001796 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800170e:	4b27      	ldr	r3, [pc, #156]	; (80017ac <HAL_RCC_GetSysClockFreq+0xd4>)
 8001710:	613b      	str	r3, [r7, #16]
      break;
 8001712:	e043      	b.n	800179c <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	0c9b      	lsrs	r3, r3, #18
 8001718:	220f      	movs	r2, #15
 800171a:	4013      	ands	r3, r2
 800171c:	4a24      	ldr	r2, [pc, #144]	; (80017b0 <HAL_RCC_GetSysClockFreq+0xd8>)
 800171e:	5cd3      	ldrb	r3, [r2, r3]
 8001720:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001722:	4b21      	ldr	r3, [pc, #132]	; (80017a8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001726:	220f      	movs	r2, #15
 8001728:	4013      	ands	r3, r2
 800172a:	4a22      	ldr	r2, [pc, #136]	; (80017b4 <HAL_RCC_GetSysClockFreq+0xdc>)
 800172c:	5cd3      	ldrb	r3, [r2, r3]
 800172e:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001730:	68fa      	ldr	r2, [r7, #12]
 8001732:	23c0      	movs	r3, #192	; 0xc0
 8001734:	025b      	lsls	r3, r3, #9
 8001736:	401a      	ands	r2, r3
 8001738:	2380      	movs	r3, #128	; 0x80
 800173a:	025b      	lsls	r3, r3, #9
 800173c:	429a      	cmp	r2, r3
 800173e:	d109      	bne.n	8001754 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001740:	68b9      	ldr	r1, [r7, #8]
 8001742:	481a      	ldr	r0, [pc, #104]	; (80017ac <HAL_RCC_GetSysClockFreq+0xd4>)
 8001744:	f7fe fce0 	bl	8000108 <__udivsi3>
 8001748:	0003      	movs	r3, r0
 800174a:	001a      	movs	r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	4353      	muls	r3, r2
 8001750:	617b      	str	r3, [r7, #20]
 8001752:	e01a      	b.n	800178a <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001754:	68fa      	ldr	r2, [r7, #12]
 8001756:	23c0      	movs	r3, #192	; 0xc0
 8001758:	025b      	lsls	r3, r3, #9
 800175a:	401a      	ands	r2, r3
 800175c:	23c0      	movs	r3, #192	; 0xc0
 800175e:	025b      	lsls	r3, r3, #9
 8001760:	429a      	cmp	r2, r3
 8001762:	d109      	bne.n	8001778 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001764:	68b9      	ldr	r1, [r7, #8]
 8001766:	4814      	ldr	r0, [pc, #80]	; (80017b8 <HAL_RCC_GetSysClockFreq+0xe0>)
 8001768:	f7fe fcce 	bl	8000108 <__udivsi3>
 800176c:	0003      	movs	r3, r0
 800176e:	001a      	movs	r2, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	4353      	muls	r3, r2
 8001774:	617b      	str	r3, [r7, #20]
 8001776:	e008      	b.n	800178a <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001778:	68b9      	ldr	r1, [r7, #8]
 800177a:	480c      	ldr	r0, [pc, #48]	; (80017ac <HAL_RCC_GetSysClockFreq+0xd4>)
 800177c:	f7fe fcc4 	bl	8000108 <__udivsi3>
 8001780:	0003      	movs	r3, r0
 8001782:	001a      	movs	r2, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	4353      	muls	r3, r2
 8001788:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	613b      	str	r3, [r7, #16]
      break;
 800178e:	e005      	b.n	800179c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001790:	4b09      	ldr	r3, [pc, #36]	; (80017b8 <HAL_RCC_GetSysClockFreq+0xe0>)
 8001792:	613b      	str	r3, [r7, #16]
      break;
 8001794:	e002      	b.n	800179c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001796:	4b05      	ldr	r3, [pc, #20]	; (80017ac <HAL_RCC_GetSysClockFreq+0xd4>)
 8001798:	613b      	str	r3, [r7, #16]
      break;
 800179a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800179c:	693b      	ldr	r3, [r7, #16]
}
 800179e:	0018      	movs	r0, r3
 80017a0:	46bd      	mov	sp, r7
 80017a2:	b006      	add	sp, #24
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	46c0      	nop			; (mov r8, r8)
 80017a8:	40021000 	.word	0x40021000
 80017ac:	007a1200 	.word	0x007a1200
 80017b0:	0800183c 	.word	0x0800183c
 80017b4:	0800184c 	.word	0x0800184c
 80017b8:	02dc6c00 	.word	0x02dc6c00

080017bc <memset>:
 80017bc:	0003      	movs	r3, r0
 80017be:	1882      	adds	r2, r0, r2
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d100      	bne.n	80017c6 <memset+0xa>
 80017c4:	4770      	bx	lr
 80017c6:	7019      	strb	r1, [r3, #0]
 80017c8:	3301      	adds	r3, #1
 80017ca:	e7f9      	b.n	80017c0 <memset+0x4>

080017cc <__libc_init_array>:
 80017cc:	b570      	push	{r4, r5, r6, lr}
 80017ce:	2600      	movs	r6, #0
 80017d0:	4c0c      	ldr	r4, [pc, #48]	; (8001804 <__libc_init_array+0x38>)
 80017d2:	4d0d      	ldr	r5, [pc, #52]	; (8001808 <__libc_init_array+0x3c>)
 80017d4:	1b64      	subs	r4, r4, r5
 80017d6:	10a4      	asrs	r4, r4, #2
 80017d8:	42a6      	cmp	r6, r4
 80017da:	d109      	bne.n	80017f0 <__libc_init_array+0x24>
 80017dc:	2600      	movs	r6, #0
 80017de:	f000 f819 	bl	8001814 <_init>
 80017e2:	4c0a      	ldr	r4, [pc, #40]	; (800180c <__libc_init_array+0x40>)
 80017e4:	4d0a      	ldr	r5, [pc, #40]	; (8001810 <__libc_init_array+0x44>)
 80017e6:	1b64      	subs	r4, r4, r5
 80017e8:	10a4      	asrs	r4, r4, #2
 80017ea:	42a6      	cmp	r6, r4
 80017ec:	d105      	bne.n	80017fa <__libc_init_array+0x2e>
 80017ee:	bd70      	pop	{r4, r5, r6, pc}
 80017f0:	00b3      	lsls	r3, r6, #2
 80017f2:	58eb      	ldr	r3, [r5, r3]
 80017f4:	4798      	blx	r3
 80017f6:	3601      	adds	r6, #1
 80017f8:	e7ee      	b.n	80017d8 <__libc_init_array+0xc>
 80017fa:	00b3      	lsls	r3, r6, #2
 80017fc:	58eb      	ldr	r3, [r5, r3]
 80017fe:	4798      	blx	r3
 8001800:	3601      	adds	r6, #1
 8001802:	e7f2      	b.n	80017ea <__libc_init_array+0x1e>
 8001804:	0800185c 	.word	0x0800185c
 8001808:	0800185c 	.word	0x0800185c
 800180c:	08001860 	.word	0x08001860
 8001810:	0800185c 	.word	0x0800185c

08001814 <_init>:
 8001814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001816:	46c0      	nop			; (mov r8, r8)
 8001818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800181a:	bc08      	pop	{r3}
 800181c:	469e      	mov	lr, r3
 800181e:	4770      	bx	lr

08001820 <_fini>:
 8001820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001822:	46c0      	nop			; (mov r8, r8)
 8001824:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001826:	bc08      	pop	{r3}
 8001828:	469e      	mov	lr, r3
 800182a:	4770      	bx	lr
