Mridul Agarwal , Bipul C. Paul , Ming Zhang , Subhasish Mitra, Circuit Failure Prediction and Its Application to Transistor Aging, Proceedings of the 25th IEEE VLSI Test Symmposium, p.277-286, May 06-10, 2007[doi>10.1109/VTS.2007.22]
Konstantinos Aisopos , Chia-Hsin Owen Chen , Li-Shiuan Peh, Enabling system-level modeling of variation-induced faults in networks-on-chips, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024931]
Konstantinos Aisopos , Andrew DeOrio , Li-Shiuan Peh , Valeria Bertacco, ARIADNE: Agnostic Reconfiguration in a Disconnected Network Environment, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.298-309, October 10-14, 2011[doi>10.1109/PACT.2011.61]
Armin Alaghi , Naghmeh Karimi , Mahshid Sedghi , Zainalabedin Navabi, Online NoC Switch Fault Detection and Diagnosis Using a High Level Fault Model, Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.21-29, September 26-28, 2007
Alaghi, A., Sedghi, M., Karimi, N., Fathy, M., and Navabi, Z. 2008. Reliable noc architecture utilizing a robust rerouting algorithms. In 9<sup>th</sup> IEEE East-West Design and Test Symposium (EWDTS'08).
Ali, M., Welzl, M., and Hellebrand, S. 2005. A dynamic routing mechanism for network on chip. In Proceedings of the 23<sup>rd</sup> NORCHIP Conference. 70--73.
Ali, M., Welzl, M., and Hessler, S. 2007. And end 2 end reliability protocol to address transient faults in network on chips. In Digest of the Workshop on Diagnostic Services in Network-on-Chips.
Lorena Anghel , Michael Nicolaidis, Cost reduction and evaluation of temporary  faults detecting technique, Proceedings of the conference on Design, automation and test in Europe, p.591-598, March 27-30, 2000, Paris, France[doi>10.1145/343647.343863]
Federico Angiolini , Paolo Meloni , Salvatore Carta , Luca Benini , Luigi Raffo, Contrasting a NoC and a traditional interconnect fabric with layout awareness, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Algirdas Avizienis , Jean-Claude Laprie , Brian Randell , Carl Landwehr, Basic Concepts and Taxonomy of Dependable and Secure Computing, IEEE Transactions on Dependable and Secure Computing, v.1 n.1, p.11-33, January 2004[doi>10.1109/TDSC.2004.2]
Robert Baumann, Soft Errors in Advanced Computer Systems, IEEE Design & Test, v.22 n.3, p.258-266, May 2005[doi>10.1109/MDT.2005.69]
Bell, S., Edwards, B., Amann, J., Conlin, R., Joyce, K., Leung, V., Mackay, J., Reif, M., Bao, L., Brown, J., Mattina, M., Miao, C.-C., Ramey, C., Wentzlaff, D., Anderson, W., Berger, E., Fairbanks, N., Khan, D., Montenegro, F., Stickney, J., and Zook, J. 2008. TILE64 processor: A 64-core SoC with mesh interconnect. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'08). 87--90.
D. Bertozzi , L. Benini , G. de Micheli, Low Power Error Resilient Encoding for On-Chip Data Buses, Proceedings of the conference on Design, automation and test in Europe, p.102, March 04-08, 2002
D. Bertozzi , L. Benini , G. De Micheli, Error control schemes for on-chip communication links: the energy-reliability tradeoff, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.6, p.818-831, November 2006[doi>10.1109/TCAD.2005.847907]
Tobias Bjerregaard , Shankar Mahadevan, A survey of research and practices of Network-on-chip, ACM Computing Surveys (CSUR), v.38 n.1, p.1-es, 2006[doi>http://doi.acm.org/10.1145/1132952.1132953]
Bobda, C., Ahmadinia, A., Majer, M., Teich, J., Fekete, S., and Van Der Veen, J. 2005. Dynoc: A dynamic infrastructure for communication in dynamically reconfigurable devices. In Proceedings of the International Field Programmable Logic and Applications Conference. 153--158.
Bogdan, P., Dumitras, T., and Marculescu, R. 2007. Stochastic communication: A new paradigm for fault-tolerant networks-on-chip. VLSI Des. 2007, 1--17.
Evgeny Bolotin , Israel Cidon , Ran Ginosar , Avinoam Kolodny, Routing table minimization for irregular mesh NoCs, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Andrea Bondavalli , Silvano Chiaradonna , Felicita Di Giandomenico , Fabrizio Grandoni, Threshold-Based Mechanisms to Discriminate Transient from Intermittent Faults, IEEE Transactions on Computers, v.49 n.3, p.230-245, March 2000[doi>10.1109/12.841127]
Suresh Chalasani , Rajendra V. Boppana, Fault-Tolerant Wormhole Routing Algorithms for Mesh Networks, IEEE Transactions on Computers, v.44 n.7, p.848-864, July 1995[doi>10.1109/12.392844]
Shekhar Borkar, Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation, IEEE Micro, v.25 n.6, p.10-16, November 2005[doi>10.1109/MM.2005.110]
Shekhar Borkar, Thousand core chips: a technology perspective, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278667]
Boyan, J. and Littman, M. 1994. Packet routing in dynamically changing networks: A reinforcement learning approach. Adv. Neural Inf. Process. Syst. 6, 671--678.
M. A. Breuer , S. K. Gupta , T. M. Mak, Defect and Error Tolerance in the Presence of Massive Numbers of Defects, IEEE Design & Test, v.21 n.3, p.216-227, May 2004[doi>10.1109/MDT.2004.8]
Chun-Lung Chen , Ge-Ming Chiu, A Fault-Tolerant Routing Scheme for Meshes with Nonconvex Faults, IEEE Transactions on Parallel and Distributed Systems, v.12 n.5, p.467-475, May 2001[doi>10.1109/71.926168]
Caroline Concatto , Debora Matos , Luigi Carro , Fernanda Kastensmidt , Altamiro Susin , Erika Cota , Marcio Kreutz, Fault tolerant mechanism to improve yield in NoCs using a reconfigurable router, Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes, August 31-September 03, 2009, Natal, Brazil[doi>10.1145/1601896.1601929]
Cristian Constantinescu, Trends and Challenges in VLSI Circuit Reliability, IEEE Micro, v.23 n.4, p.14-19, July 2003[doi>10.1109/MM.2003.1225959]
Constantinides, K., Plaza, S., Blome, J., Zhang, B., Bertacco, V., Mahlke, S., Austin, T., and Orshansky, M. 2006. Bulletproof: A defect-tolerant cmp switch architecture. In Proceedings of the 12<sup>th</sup> International High-Performance Computer Architecture Symposium. 5--16.
Érika Cota , Fernanda Lima Kastensmidt , Maico Cassel , Marcos Hervé , Pedro Almeida , Paulo Meirelles , Alexandre Amory , Marcelo Lubaszewski, A High-Fault-Coverage Approach for the Test of Data, Control and Handshake Interconnects in Mesh Networks-on-Chip, IEEE Transactions on Computers, v.57 n.9, p.1202-1215, September 2008[doi>10.1109/TC.2008.62]
Michael Cuviello , Sujit Dey , Xiaoliang Bai , Yi Zhao, Fault modeling and simulation for crosstalk in system-on-chip interconnects, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.297-303, November 07-11, 1999, San Jose, California, USA
Atefe Dalirsani , Stefan Holst , Melanie Elm , Hans-Joachim Wunderlich, Structural Test for Graceful Degradation of NoC Switches, Proceedings of the 2011 Sixteenth IEEE European Test Symposium, p.183-188, May 23-27, 2011[doi>10.1109/ETS.2011.33]
De Micheli, G. and Benini, L. 2006. Networks On Chips: Technology and Tools. Morgan Kaufmann Publishers.
Dodd, P. and Massengill, L. 2003. Basic mechanisms and modeling of single-event upset in digital microelectronics. IEEE Trans. Nuclear Sci. 50, 3, 583--602.
Duan, X., Zhang, D., and Sun, X. 2009. Fault-tolerant routing schemes for wormhole mesh. In Proceedings of the IEEE International Parallel and Distributed Processing with Applications Symposium. 298--301.
Jose Duato , Olav Lysne , Ruoming Pang , Timothy M. Pinkston, Part I: A Theory for Deadlock-Free Dynamic Network Reconfiguration, IEEE Transactions on Parallel and Distributed Systems, v.16 n.5, p.412-427, May 2005[doi>10.1109/TPDS.2005.58]
Elena Dubrova, Fault-Tolerant Design, Springer Publishing Company, Incorporated, 2013
Tudor Dumitras , Radu Marculescu, On-Chip Stochastic Communication, Proceedings of the conference on Design, Automation and Test in Europe, p.10790, March 03-07, 2003
Avijit Dutta , Nur A. Touba, Reliable Network-on-Chip Using a Low Cost Unequal Error Protection Code, Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.3-11, September 26-28, 2007
Eghbal, A., Yaghini, P. M., Pedram, H., and Zarandi, H. R. 2010. Designing fault-tolerant network-on-chip router architecture. Int. J. Electron. 97, 10, 1181--1192.
Alireza Ejlali , Bashir M. Al-Hashimi , Paul Rosinger , Seyed Ghassem Miremadi, Joint consideration of fault-tolerance, energy-efficiency and performance in on-chip networks, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Praveen Elakkumanan , Kishan Prasad , Ramalingam Sridhar, Time Redundancy Based Scan Flip-Flop Reuse To Reduce SER Of Combinational Logic, Proceedings of the 7th International Symposium on Quality Electronic Design, p.617-624, March 27-29, 2006[doi>10.1109/ISQED.2006.137]
Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003
Feng, C., Lu, Z., Jantsch, A., Li, J., and Zhang, M. 2010a. FoN: Fault-on-neighbor aware routing algorithm for networks-onchip. In International SOC Conference.
Chaochao Feng , Zhonghai Lu , Axel Jantsch , Jinwen Li , Minxuan Zhang, A reconfigurable fault-tolerant deflection routing algorithm based on reinforcement learning for network-on-chip, Proceedings of the Third International Workshop on Network on Chip Architectures, December 04-04, 2010, Atlanta, Georgia[doi>10.1145/1921249.1921254]
David Fick , Andrew DeOrio , Gregory Chen , Valeria Bertacco , Dennis Sylvester , David Blaauw, A highly resilient routing algorithm for fault-tolerant NoCs, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
David Fick , Andrew DeOrio , Jin Hu , Valeria Bertacco , David Blaauw , Dennis Sylvester, Vicis: a reliable network for unreliable silicon, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630119]
Leandro Fiorin , Laura Micconi , Mariagiovanna Sami, Design of Fault Tolerant Network Interfaces for NoCs, Proceedings of the 2011 14th Euromicro Conference on Digital System Design, p.393-400, August 31-September 02, 2011[doi>10.1109/DSD.2011.54]
J. Flich , A. Mejia , P. Lopez , J. Duato, Region-Based Routing: An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips, Proceedings of the First International Symposium on Networks-on-Chip, p.183-194, May 07-09, 2007[doi>10.1109/NOCS.2007.39]
Jose Flich , Tor Skeie , Andres Mejia , Olav Lysne , Pedro Lopez , Antonio Robles , Jose Duato , Michihiro Koibuchi , Tomas Rokicki , Jose Carlos Sancho, A Survey and Evaluation of Topology-Agnostic Deterministic Routing Algorithms, IEEE Transactions on Parallel and Distributed Systems, v.23 n.3, p.405-425, March 2012[doi>10.1109/TPDS.2011.190]
Forney, G. D. 1973. The viterbi algorithm. Proc. IEEE 61, 3, 268--278.
Frantz, A., Kastensmidt, F., Carro, L., and Cota, E. 2006a. Dependable network-on-chip router able to simultaneously tolerate soft errors and crosstalk. In Proceedings of the IEEE International Test Conference (ITC'06). 1--9.
Arthur Pereira Frantz , Maico Cassel , Fernanda Lima Kastensmidt , Érika Cota , Luigi Carro, Crosstalk- and SEU-Aware Networks on Chips, IEEE Design & Test, v.24 n.4, p.340-350, July 2007[doi>10.1109/MDT.2007.128]
Arthur Pereira Frantz , Fernanda Lima Kastensmidt , Luigi Carro , Érika Cota, Evaluation of SEU and crosstalk effects in network-on-chip switches, Proceedings of the 19th annual symposium on Integrated circuits and systems design, August 28-September 01, 2006, Ouro Preto, MG, Brazil[doi>10.1145/1150343.1150395]
Bo Fu , Paul Ampadu, On hamming product codes with type-II hybrid ARQ for on-chip interconnects, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.56 n.9, p.2042-2054, September 2009[doi>10.1109/TCSI.2009.2026679]
Yusuke Fukushima , Masaru Fukushi , Susumu Horiguchi, Fault-Tolerant Routing Algorithm for Network on Chip without Virtual Channels, Proceedings of the 2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.313-321, October 07-09, 2009[doi>10.1109/DFT.2009.41]
Steve Furber, Living with Failure: Lessons from Nature?, Proceedings of the Eleventh IEEE European Test Symposium, p.4-8, May 21-21, 2006[doi>10.1109/ETS.2006.28]
Gadlage, M., Ahlbin, J., Narasimham, B., Bhuva, B., Massengill, L., Reed, R., Schrimpf, R., and Vizkelethy, G. 2010. Scaling trends in set pulse widths in sub-100 nm bulk cmos processes. IEEE Trans. Nuclear Sci. 57, 6, 3336--3341.
Amlan Ganguly , Partha Pratim Pande , Benjamin Belzer, Crosstalk-aware channel coding schemes for energy efficient and reliable NOC interconnects, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.11, p.1626-1639, November 2009[doi>10.1109/TVLSI.2008.2005722]
Amlan Ganguly , Partha Pratim Pande , Benjamin Belzer , Cristian Grecu, Addressing Signal Integrity in Networks on Chip Interconnects through Crosstalk-Aware Double Error Correction Coding, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.317-324, March 09-11, 2007[doi>10.1109/ISVLSI.2007.21]
Gizopoulos, D., Psarakis, M., Adve, S. V., Ramachandran, P., Hari, S. K. S., Sorin, D., Biswas, A. M. A., and Vera, X. 2011. Architectures for online error detection and recovery in multicore processors. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'11).
Glass, C. J. and Ni, L. M. 1993. Fault-tolerant wormhole routing in meshes. In Proceedings of the 23<sup>rd</sup> International Fault-Tolerant Computing Digest of Papers Symposium (FTCS'93). 240--249.
Cristian Grecu , Andre Ivanov , Partha Pande , Axel Jantsch , Erno Salminen , Umit Ogras , Radu Marculescu, Towards Open Network-on-Chip Benchmarks, Proceedings of the First International Symposium on Networks-on-Chip, p.205, May 07-09, 2007[doi>10.1109/NOCS.2007.44]
Cristian Grecu , Andre Ivanov , Res Saleh , Partha Pratim Pande, NoC Interconnect Yield Improvement Using Crosspoint Redundancy, Proceedings of the 21st IEEE International Symposium on on Defect and Fault-Tolerance in VLSI Systems, p.457-465, October 04-06, 2006[doi>10.1109/DFT.2006.46]
Cristian Grecu , Andre Ivanov , Res Saleh , Egor S. Sogomonyan , Partha Pratim Pande, On-line Fault Detection and Location for NoC Interconnects, Proceedings of the 12th IEEE International  Symposium on On-Line Testing, p.145-150, July 10-12, 2006[doi>10.1109/IOLTS.2006.44]
Hazucha, P., Karnik, T., Maiz, J., Walstra, S., Bloechel, B., Tschanz, J., Dermer, G., Hareland, S., Armstrong, P., and Borkar, S. 2003. Neutron soft error rate measurements in a 90-nm cmos process and scaling trends in sram from 0.25-mu;m to 90-nm generation. In IEEE International Electron Devices Meeting Technical Digest (IEDM'03). 21.5.1--21.5.4.
Rajamohana Hegde , Naresh R. Shanbhag, Toward achieving energy efficiency in presence of deep submicron noise, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.4, p.379-391, Aug. 2000[doi>10.1109/92.863617]
Carles Hernandez , Federico Silla , Vicente Santonja , Jose Duato, A new mechanism to deal with process variability in NoC links, Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed; Processing, p.1-11, May 23-29, 2009[doi>10.1109/IPDPS.2009.5161048]
Yatin Hoskote , Sriram Vangal , Arvind Singh , Nitin Borkar , Shekhar Borkar, A 5-GHz Mesh Interconnect for a Teraflops Processor, IEEE Micro, v.27 n.5, p.51-61, September 2007[doi>10.1109/MM.2007.77]
Jingcao Hu , Radu Marculescu, DyAD: smart routing for networks-on-chip, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996638]
Huffman, W. C. and Pless, V. 2003. Fundamentals of Error-Correcting Codes. Cambridge University Press.
INTEL LABS. 2010. The scc platform overview. Tech. rep. revision 0.7, Intel Corporation. http://www.intel.la/content/dam/www/public/us/en/documents/technology-briefs/intel-labs-single-chip-platform-overview-paper.pdf.
ITRS. 2009. International technology roadmap for semiconductors. Tech. rep., ITRS Technology Working Group. http://www.itrs.net/Links/2009ITRS/2009Chapters_2009Tables/2009_Interconnect.pdf.
Jantsch, A., Lauter, R., and Vitkowski, A. 2005. Power analysis of link level and end-to-end data protection in networks on chip. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'05). Vol. 2. 1770--1773.
Jovanovic, S., Tanougast, C., Weber, S., and Bobda, C. 2009. A new deadlock-free fault-tolerant routing algorithm for noc interconnections. In Proceedings of the International Conference on Field Programmable Logic (FPL'09). 326--331.
Mohammad Reza Kakoee , Valeria Bertacco , Luca Benini, A distributed and topology-agnostic approach for on-line NoC testing, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999965]
Kakoee, M. R., Bertacco, V., and Benini, L. 2011b. Relinoc: A reliable network for priority-based on-chip communication. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'11).
Keane, J. and Kim, C. 2011. An odometer for cpus. IEEE Spectrum 48, 5, 26--31.
John Keane , Tae-Hyoung Kim , Chris H. Kim, An on-chip NBTI sensor for measuring PMOS threshold voltage degradation, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283821]
Jongman Kim , Chrysostomos Nicopoulos , Dongkook Park , Vijaykrishnan Narayanan , Mazin S. Yousif , Chita R. Das, A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks, Proceedings of the 33rd annual international symposium on Computer Architecture, p.4-15, June 17-21, 2006[doi>10.1109/ISCA.2006.6]
Jongman Kim , Dongkook Park , Chrysostomos Nicopoulos , N. Vijaykrishnan , Chita R. Das, Design and analysis of an NoC architecture from performance, reliability and energy perspective, Proceedings of the 2005 ACM symposium on Architecture for networking and communications systems, October 26-28, 2005, Princeton, NJ, USA[doi>10.1145/1095890.1095915]
Young Bok Kim , Yong-Bin Kim, Fault Tolerant Source Routing for Network-on-chip, Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.12-20, September 26-28, 2007
Adan Kohler , Martin Radetzki, Fault-tolerant architecture and deflection routing for degradable NoC switches, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.22-31, May 10-13, 2009[doi>10.1109/NOCS.2009.5071441]
Adán Kohler , Gert Schley , Martin Radetzki, Fault tolerant network on chip switching with graceful performance degradation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.6, p.883-896, June 2010[doi>10.1109/TCAD.2010.2048399]
Michihiro Koibuchi , Hiroki Matsutani , Hideharu Amano , Timothy Mark Pinkston, A Lightweight Fault-Tolerant Mechanism for Network-on-Chip, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, p.13-22, April 07-10, 2008
Koupaei, F. K., Khademzadeh, A., and Janidarmian, M. 2011. Fault-tolerant application-specific network-on-chip. In Proceedings of the World Congress on Engineering and Computer Science.
Kuhn, K., Kenyon, C., Kornfeld, A., Liu, M., Maheshwari, A., Kai Shih, W., Sivakumar, S., Taylor, G., Vandervoorn, P., and Zawadzki, K. 2008. Managing process variation in Intel's 45nm CMOS technology. Intel Technol. J. 12, 2.
Hyung Gyu Lee , Naehyuck Chang , Umit Y. Ogras , Radu Marculescu, On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.3, p.1-20, August 2007[doi>10.1145/1255456.1255460]
Teijo Lehtonen , Pasi Liljeberg , Juha Plosila, Analysis of forward error correction methods for nanoscale networks-on-chip, Proceedings of the 2nd international conference on Nano-Networks, September 24-26, 2007, Catania, Italy
Lehtonen, T., Liljeberg, P., and Plosila, J. 2007b. Online reconfigurable self-timed links for fault tolerant noc. VLSI Des. 2007, 13.
Teijo Lehtonen , David Wolpert , Pasi Liljeberg , Juha Plosila , Paul Ampadu, Self-adaptive system for addressing permanent errors in on-chip interconnects, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.4, p.527-540, April 2010[doi>10.1109/TVLSI.2009.2013711]
Lin, S.-Y., Shen, W.-C., Hsu, C.-C., Chao, C.-H., and Wu, A.-Y. 2009. Fault-tolerant router with built-in self-test/self-diagnosis and fault-isolation circuits for 2d-mesh based chip multiprocessor systems. In Proceedings of the International Symposium on VLSI Design, Automation and Test (VLSI-DAT'09). 72--75.
Olav Lysne , Timothy Mark Pinkston , Jose Duato, Part II: A Methodology for Developing Deadlock-Free Dynamic Network Reconfiguration Processes, IEEE Transactions on Parallel and Distributed Systems, v.16 n.5, p.428-443, May 2005[doi>10.1109/TPDS.2005.59]
Mateusz Majer , Christophe Bobda , Ali Ahmadinia , Jurgen Teich, Packet Routing in Dynamically Changing Networks on Chip, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3, p.154.2, April 04-08, 2005[doi>10.1109/IPDPS.2005.323]
Gary Scott Malkin , Martha E. Steenstrup, Distance-vector routing, Routing in communications networks, Prentice Hall International (UK) Ltd., Hertfordshire, UK, 1995
Radu Marculescu , Umit Y. Ogras , Li-Shiuan Peh , Natalie Enright Jerger , Yatin Hoskote, Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.3-21, January 2009[doi>10.1109/TCAD.2008.2010691]
J. W. McPherson, Reliability challenges for 45nm and beyond, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146959]
Mediratta, S. D. and Draper, J. 2007. Performance evaluation of probe-send fault-tolerant network-on-chip router. In Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP'07). 69--75.
A. Mejia , J. Flich , J. Duato , Sven-Arne Reinemo , Tor Skeie, Segment-based routing: an efficient fault-tolerant routing algorithm for meshes and Tori, Proceedings of the 20th international conference on Parallel and distributed processing, p.105-105, April 25-29, 2006, Rhodes Island, Greece
Andres Mejia , Maurizio Palesi , José Flich , Shashi Kumar , Pedro López , Rickard Hoismark , José Duato, Region-based routing: a mechanism to support efficient routing algorithms in NoCs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.3, p.356-369, March 2009[doi>10.1109/TVSLSI.2008.2012010]
E. Mintarno , J. Skaf , Rui Zheng , J. B. Velamala , Yu Cao , S. Boyd , R. W. Dutton , S. Mitra, Self-Tuning for Maximized Lifetime Energy-Efficiency in the Presence of Circuit Aging, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.5, p.760-773, May 2011[doi>10.1109/TCAD.2010.2100531]
Miranda, E. and Sune, J. 2004. Electron transport through broken down ultra-thin sio2 layers in mos devices. Microelectron. Reliabil. 44, 1, 1--23.
Mitra, S., Zhang, M., Waqas, S., Seifert, N., Gill, B., and Kim, K. S. 2006. Combinational logic soft error correction. In Proceedings of the IEEE International Test Conference (ITC'06). 1--9.
John Moy, Link-state routing, Routing in communications networks, Prentice Hall International (UK) Ltd., Hertfordshire, UK, 1995
Srinivasan Murali , David Atienza , Luca Benini , Giovanni De Michel, A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147124]
Srinivasan Murali , Theocharis Theocharides , N. Vijaykrishnan , Mary Jane Irwin , Luca Benini , Giovanni De Micheli, Analysis of Error Recovery Schemes for Networks on Chips, IEEE Design & Test, v.22 n.5, p.434-442, September 2005[doi>10.1109/MDT.2005.104]
Michael Nicolaidis, Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.86, April 26-30, 1999
Umit Y. Ogras , Jingcao Hu , Radu Marculescu, Key research problems in NoC design: a holistic perspective, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084856]
John D. Owens , William J. Dally , Ron Ho , D. N.  (Jay) Jayasimha , Stephen W. Keckler , Li-Shiuan Peh, Research Challenges for On-Chip Interconnection Networks, IEEE Micro, v.27 n.5, p.96-108, September 2007[doi>10.1109/MM.2007.91]
Maurizio Palesi , Shashi Kumar , Vincenzo Catania, Leveraging partially faulty links usage for enhancing yield and performance in networks-on-chip, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.3, p.426-440, March 2010[doi>10.1109/TCAD.2010.2041851]
Partha Pratim Pande , Amlan Ganguly , Brett Feero , Benjamin Belzer , Cristian Grecu, Design of Low power & Reliable Networks on Chip through joint crosstalk avoidance and forward error correction coding, Proceedings of the 21st IEEE International Symposium on on Defect and Fault-Tolerance in VLSI Systems, p.466-476, October 04-06, 2006[doi>10.1109/DFT.2006.22]
Ritesh Parikh , Valeria Bertacco, Formally enhanced runtime verification to ensure NoC functional correctness, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155668]
Dongkook Park , Chrysostomos Nicopoulos , Jongman Kim , N. Vijaykrishnan , Chita R. Das, Exploring Fault-Tolerant Network-on-Chip Architectures, Proceedings of the International Conference on Dependable Systems and Networks, p.93-104, June 25-28, 2006[doi>10.1109/DSN.2006.35]
Patooghy, A. and Miremadi, S. G. 2008. Ltr: A low-overhead and reliable routing algorithm for network on chips. In Proceedings of the International SoC Design Conference (ISOCC'08). Vol. 1.
Patooghy, A., Miremadi, S. G., and Shafaei, M. 2010. Crosstalk modeling to predict channel elay in network-on-chips. In Proceedings of the IEEE International Conference on Computer Design (ICCD'10). 396--401.
Pirretti, M., Link, G. M., Brooks, R. R., Vijaykrishnan, N., Kandemir, M. T., and Irwin, M. J. 2004. Fault tolerant algorithms for network-on-chip interconnect. In Proceedings of the International Symposium on VLSI (ISVLSI'04). IEEE Computer Society, Los Alamitos, CA, 46--51.
Valentin Puente , José Angel Gregorio , Fernando Vallejo , Ramoón Beivide, Immunet: Dependable Routing for Interconnection Networks with Arbitrary Topology, IEEE Transactions on Computers, v.57 n.12, p.1676-1689, December 2008[doi>10.1109/TC.2008.95]
Martin Radetzki, Fault-Tolerant Differential Q Routing in Arbitrary NoC Topologies, Proceedings of the 2011 IFIP 9th International Conference on Embedded and Ubiquitous Computing, p.33-40, October 24-26, 2011[doi>10.1109/EUC.2011.36]
Jaan Raik , Raimund Ubar , Vineeth Govind, Test Configurations for Diagnosing Faulty Links in NoC Switches, Proceedings of the 12th IEEE European Test Symposium, p.29-34, May 20-24, 2007[doi>10.1109/ETS.2007.41]
Rantala, V., Lehtonen, T., Liljeberg, P., and Plosila, J. 2009. Multi network interface architectures for fault tolerant network-on-chip. In Proceedings of the International Symposium on Signals, Circuits and Systems. 1--4.
Ravindran, D. K. 2009. Structural fault-tolerance on the noc circuit level. Tech. rep., Institut fur Technische Informatik, Universitat Stuttgart. June.
Samuel Rodrigo , Jose Flich , Jose Duato , Mark Hummel, Efficient unicast and multicast support for CMPs, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.364-375, November 08-12, 2008[doi>10.1109/MICRO.2008.4771805]
S. Rodrigo , J. Flich , A. Roca , S. Medardoni , D. Bertozzi , J. Camacho , F. Silla , J. Duato, Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.25-32, May 03-06, 2010[doi>10.1109/NOCS.2010.12]
Daniele Rossi , Paolo Angelini , Cecilia Metra, Configurable Error Control Scheme for NoC Signal Integrity, Proceedings of the 13th IEEE International On-Line Testing Symposium, p.43-48, July 08-11, 2007[doi>10.1109/IOLTS.2007.24]
Samar K. Saha, Modeling Process Variability in Scaled CMOS Technology, IEEE Design & Test, v.27 n.2, p.8-16, March 2010[doi>10.1109/MDT.2010.50]
Sanyo Semiconductors. 2011. Quality and reliability handbook ver 3. http://semicon.sanyo.com/en/reliability/.
M. D. Schroeder , A. D. Birrell , M. Burrows , H. Murray , R. M. Needham , T. L. Rodeheffer , E. H. Satterthwaite , C. P. Thacker, Autonet: a high-speed, self-configuring local area network using point-to-point links, IEEE Journal on Selected Areas in Communications, v.9 n.8, p.1318-1335, September 2006[doi>10.1109/49.105178]
M. K. F. Schafer , T. Hollstein , H. Zimmer , M. Glesner, Deadlock-free routing and component placement for irregular mesh-based networks-on-chip, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.238-245, November 06-10, 2005, San Jose, CA
Timo Schonwald , Jochen Zimmermann , Oliver Bringmann , Wolfgang Rosenstiel, Fully Adaptive Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures, Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, p.527-534, August 29-31, 2007[doi>10.1109/DSD.2007.62]
Shamshiri, S., Ghofrani, A., and Cheng, K.-T. 2011. End-to-end error correction and online diagnosis for on-chip networks. In Proceedings of the International Test Conference.
Premkishore Shivakumar , Michael Kistler , Stephen W. Keckler , Doug Burger , Lorenzo Alvisi, Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.389-398, June 23-26, 2002
Martin L. Shooman, Reliability of Computer Systems and Networks: Fault Tolerance,Analysis,and Design, John Wiley & Sons, Inc., New York, NY, 2002
Wei Song , Doug Edwards , Jose Luis Nunez-Yanez , Sohini Dasgupta, Adaptive stochastic routing in fault-tolerant on-chip networks, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.32-37, May 10-13, 2009[doi>10.1109/NOCS.2009.5071442]
Srinivasa R. Sridhara , Naresh R. Shanbhag, Coding for system-on-chip networks: a unified framework, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.6, p.655-667, June 2005[doi>10.1109/TVLSI.2005.848816]
Strano, A., Bertozzi, D., Trivino, F., Sanchez, J. L., Alfaro, F. J., and Flich, J. 2012. Osr-lite: Fast and deadlock-free noc reconfiguration framework. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modelling and Simulation.
Takeda, E. and Yang, C. 1995. Hot-Carrier Effects in MOS Devices. Academic Press.
Rutuparna Ramesh Tamhankar , Srinivasan Murali , Giovanni De Micheli, Performance driven reliable link design for networks on chips, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1121009]
Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Iyer, P., Singh, A., Jacob, T., Jain, S., Venkataraman, S., Hoskote, Y., and Borkar, N. 2007. An 80-tile 1.28tflops network-on-chip in 65nm cmos. In Digest of Technical Papers of the IEEE International Solid-State Circuits Conference (ISSCC'07). 98--589.
Viterbi, A. J. 1971. Convolutional codes and their performance in communication systems. IEEE Trans. Comm. Technol. 19, 5, 751--772.
Vitkovski, A., Jantsch, A., Lauter, R., Haukilahti, R., and Nilsson, E. 2008. Low-power and error protection coding for network-on-chip traffic. IET Comput. Digital Techn. 2, 6, 483--492.
Vitkovskiy, A., Soteriou, V., and Nicopoulos, C. 2010. A fine-grained link-level fault-tolerant mechanism for networks-onchip. In Proceedings of the IEEE International Computer Design Conference (ICCD'10). 447--454.
Martin G. Walker, Modeling the wiring of deep submicron ICs, IEEE Spectrum, v.37 n.3, p.65-71, March 2000[doi>10.1109/6.825662]
Wittmann, R., Puchner, H., Hinh, L., Ceric, H., Gehring, A., and Selberherr, S. 2005. Simulation of dynamic nbti degradation for a 90nm cmos technology. In Proceedings of the Nanotechnology Conference.
Wu, E., Lai, W., Nowak, E., Mckenna, J., Vayshenker, A., and Harmon, D. 2001. Interplay of voltage and temperature acceleration of oxide breakdown for ultra-thin oxides. Microelectron. Engin. 59, 25--31.
Jie Wu , Dajin Wang, Fault-Tolerant and Deadlock-Free Routing in 2-D Meshes Using Rectilinear-Monotone Polygonal Fault Blocks, Proceedings of the 2002 International Conference on Parallel Processing, p.247, August 18-21, 2002
Xinming, D. and Xuemei, S. 2010. Fault-tolerant routing in a prdt(2,1)-based noc. In Proceedings of the 2<sup>nd</sup> International Computer Engineering and Technology Conference (ICCET'10).
Pooria M. Yaghini , Ashkan Eghbal , Hossein Pedram , Hamid Reza Zarandi, Investigation of transient fault effects in synchronous and asynchronous Network on Chip router, Journal of Systems Architecture: the EUROMICRO Journal, v.57 n.1, p.61-68, January, 2011[doi>10.1016/j.sysarc.2010.10.003]
Yang, Y. 2010. Issues of esd protection in nano-scale cmso. Ph.D. thesis, George Mason University, Fairfax, Virginia, USA.
Yu, A. J. and Lemieux, G. G. 2005. Fpga defect tolerance: Impact of granularity. In Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT'05). 189--196.
Qiaoyan Yu , Paul Ampadu, Adaptive Error Control for NoC Switch-to-Switch Links in a Variable Noise Environment, Proceedings of the 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, p.352-360, October 01-03, 2008[doi>10.1109/DFT.2008.40]
Qiaoyan Yu , Paul Ampadu, Transient and Permanent Error Co-management Method for Reliable Networks-on-Chip, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.145-154, May 03-06, 2010[doi>10.1109/NOCS.2010.24]
Yu, Q. and Ampadu, P. 2011. A dual-layer method for transient and permanent error co-management in noc links. IEEE Trans. Circ. Syst. II: Express Briefs 58, 1, 36--40.
Qiaoyan Yu , Paul Ampadu, Dual-layer adaptive error control for network-on-chip links, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.7, p.1304-1317, July 2012[doi>10.1109/TVLSI.2011.2156436]
Qiaoyan Yu , Jose Cano , Jose Flich , Paul Ampadu, Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.169-176, May 09-11, 2012[doi>10.1109/NOCS.2012.27]
Yu, Q., Zhang, B., Li, Y., and Ampadu, P. 2010. Error control integration scheme for reliable noc. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'10). 3893--3896.
Qiaoyan Yu , Meilin Zhang , Paul Ampadu, Exploiting inherent information redundancy to manage transient errors in NoC routing arbitration, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999964]
Bin Zhang , Michael Orshansky, Modeling of NBTI-Induced PMOS Degradation under Arbitrary Dynamic Temperature Variation, Proceedings of the 9th international symposium on Quality Electronic Design, p.774-779, March 17-19, 2008
Ming Zhang , N. R. Shanbhag, Soft-Error-Rate-Analysis (SERA) Methodology, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.10, p.2140-2155, October 2006[doi>10.1109/TCAD.2005.862738]
Zhang, Y. and Jiang, J. 2008. Bibliographical review on reconfigurable fault-tolerant control systems. Ann. Rev. Control 32, 229--252.
Zhang, Y., Li, H., and Li, X. 2009. Selected crosstalk avoidance code for reliable network-on-chip. J. Comput. Sci. Technol. 24, 6, 1074--1085.
Zhang, Y., Parikh, D., Sankaranarayanan, K., Skadron, K., and Stan, M. 2003. Hotleakage: A temperature-aware model of subthreshold and gate leakage for architects. Tech. rep. CS-2003--05, University of Virgiania, Department of Computer Science. March.
Zhen Zhang , Alain Greiner , Sami Taktak, A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391584]
Heiko Zimmer , Axel Jantsch, A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA[doi>10.1145/944645.944694]
