macro_line|#if 0&t;&t;/* not filled inaty_vt_reg_init yet */
multiline_comment|/* Register values for 640x870, 75Hz Full Page Display (7) */
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_7
op_assign
(brace
(brace
l_int|0x10
comma
l_int|0x30
comma
l_int|0x68
)brace
comma
(brace
)brace
comma
(brace
)brace
multiline_comment|/* pixel clock = 57.29MHz for V=75.01Hz */
)brace
suffix:semicolon
multiline_comment|/* Register values for 1024x768, 72Hz mode (15) */
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_15
op_assign
(brace
(brace
l_int|0x10
comma
l_int|0x28
comma
l_int|0x50
)brace
comma
(brace
)brace
comma
(brace
)brace
multiline_comment|/* pixel clock = 78.12MHz for V=72.12Hz */
)brace
suffix:semicolon
macro_line|#endif
multiline_comment|/* Register values for 1280x1024, 60Hz mode (20) */
DECL|variable|aty_vt_reg_init_20
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_20
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x2e02a7
comma
l_int|0x2e02a7
comma
l_int|0x2e02a7
)brace
comma
(brace
l_int|0x3070200
comma
l_int|0x3070200
comma
l_int|0x3070200
)brace
comma
(brace
l_int|0xa00cb22
comma
l_int|0xb00cb23
comma
l_int|0xe00cb24
)brace
comma
l_int|0x9f00d2
comma
l_int|0x3ff0429
comma
l_int|0x30400
comma
l_int|0x28000000
comma
(brace
l_int|0x00
comma
l_int|0xaa
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 1152x870, 75Hz mode (18) */
DECL|variable|aty_vt_reg_init_18
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_18
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x300295
comma
l_int|0x300194
comma
l_int|0x300194
)brace
comma
(brace
l_int|0x3060200
comma
l_int|0x30e0300
comma
l_int|0x30e0300
)brace
comma
(brace
l_int|0xa00cb21
comma
l_int|0xb00cb22
comma
l_int|0xe00cb23
)brace
comma
l_int|0x8f00b5
comma
l_int|0x3650392
comma
l_int|0x230368
comma
l_int|0x24000000
comma
(brace
l_int|0x00
comma
l_int|0x9d
)brace
multiline_comment|/* pixel clock = 100.33MHz for V=75.31Hz */
)brace
suffix:semicolon
multiline_comment|/* Register values for 1024x768, 75Hz mode (17) */
DECL|variable|aty_vt_reg_init_17
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_17
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x2c0283
comma
l_int|0x2c0182
comma
l_int|0x2c0182
)brace
comma
(brace
l_int|0x3060200
comma
l_int|0x30a0300
comma
l_int|0x30a0300
)brace
comma
(brace
l_int|0xa00cb21
comma
l_int|0xb00cb22
comma
l_int|0xe00cb23
)brace
comma
l_int|0x7f00a3
comma
l_int|0x2ff031f
comma
l_int|0x30300
comma
l_int|0x20000000
comma
(brace
l_int|0x01
comma
l_int|0xf7
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 1024x768, 72Hz mode (15) */
DECL|variable|aty_vt_reg_init_15
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_15
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x310284
comma
l_int|0x310183
comma
l_int|0x310183
)brace
comma
(brace
l_int|0x3060200
comma
l_int|0x3090300
comma
l_int|0x3090600
)brace
comma
(brace
l_int|0xa00cb21
comma
l_int|0xb00cb22
comma
l_int|0xe00cb23
)brace
comma
l_int|0x7f00a5
comma
l_int|0x2ff0325
comma
l_int|0x260302
comma
l_int|0x20000000
comma
(brace
l_int|0x01
comma
l_int|0xeb
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 1024x768, 60Hz mode (14) */
DECL|variable|aty_vt_reg_init_14
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_14
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x310284
comma
l_int|0x310183
comma
l_int|0x310183
)brace
comma
(brace
l_int|0x3060200
comma
l_int|0x3080300
comma
l_int|0x30f0600
)brace
comma
(brace
l_int|0xa00cb21
comma
l_int|0xb00cb22
comma
l_int|0xe00cb23
)brace
comma
l_int|0x7f00a7
comma
l_int|0x2ff0325
comma
l_int|0x260302
comma
l_int|0x20000000
comma
(brace
l_int|0x01
comma
l_int|0xcc
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 832x624, 75Hz mode (13) */
DECL|variable|aty_vt_reg_init_13
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_13
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x28026d
comma
l_int|0x28016c
comma
l_int|0x28016c
)brace
comma
(brace
l_int|0x3060200
comma
l_int|0x3080300
comma
l_int|0x30f0600
)brace
comma
(brace
l_int|0xa00cb21
comma
l_int|0xb00cb21
comma
l_int|0xe00cb22
)brace
comma
l_int|0x67008f
comma
l_int|0x26f029a
comma
l_int|0x230270
comma
l_int|0x1a000000
comma
(brace
l_int|0x01
comma
l_int|0xb4
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 800x600, 75Hz mode (12) */
DECL|variable|aty_vt_reg_init_12
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_12
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x2a0267
comma
l_int|0x2a0166
comma
l_int|0x2a0565
)brace
comma
(brace
l_int|0x3040200
comma
l_int|0x3060300
comma
l_int|0x30d0600
)brace
comma
(brace
l_int|0xa00cb21
comma
l_int|0xb00cb21
comma
l_int|0xe00cb22
)brace
comma
l_int|0x630083
comma
l_int|0x2570270
comma
l_int|0x30258
comma
l_int|0x19000000
comma
(brace
l_int|0x01
comma
l_int|0x9c
)brace
multiline_comment|/* pixel clock = 49.11MHz for V=74.40Hz */
)brace
suffix:semicolon
multiline_comment|/* Register values for 800x600, 72Hz mode (11) */
DECL|variable|aty_vt_reg_init_11
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_11
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x2f026c
comma
l_int|0x2f016b
comma
l_int|0x2f056a
)brace
comma
(brace
l_int|0x3040200
comma
l_int|0x3060300
comma
l_int|0x30d0600
)brace
comma
(brace
l_int|0xa00cb21
comma
l_int|0xb00cb21
comma
l_int|0xe00cb22
)brace
comma
l_int|0x630081
comma
l_int|0x257029b
comma
l_int|0x6027c
comma
l_int|0x19000000
comma
(brace
l_int|0x01
comma
l_int|0x9d
)brace
multiline_comment|/* pixel clock = 49.63MHz for V=71.66Hz */
)brace
suffix:semicolon
multiline_comment|/* Register values for 800x600, 60Hz mode (10) */
DECL|variable|aty_vt_reg_init_10
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_10
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x30026a
comma
l_int|0x300169
comma
l_int|0x300568
)brace
comma
(brace
l_int|0x3030200
comma
l_int|0x3050300
comma
l_int|0x30b0600
)brace
comma
(brace
l_int|0xa00cb21
comma
l_int|0xb00cb21
comma
l_int|0xe00cb22
)brace
comma
l_int|0x630083
comma
l_int|0x2570273
comma
l_int|0x40258
comma
l_int|0x19000000
comma
(brace
l_int|0x02
comma
l_int|0xfb
)brace
multiline_comment|/* pixel clock = 41.41MHz for V=59.78Hz */
)brace
suffix:semicolon
multiline_comment|/* Register values for 640x480, 67Hz mode (6) */
DECL|variable|aty_vt_reg_init_6
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_6
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x280259
comma
l_int|0x280158
comma
l_int|0x280557
)brace
comma
(brace
l_int|0x3030200
comma
l_int|0x3040300
comma
l_int|0x3080600
)brace
comma
(brace
l_int|0xa00cb21
comma
l_int|0xb00cb21
comma
l_int|0xe00cb22
)brace
comma
l_int|0x4f006b
comma
l_int|0x1df020c
comma
l_int|0x2301e2
comma
l_int|0x14000000
comma
(brace
l_int|0x02
comma
l_int|0xbe
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 640x480, 60Hz mode (5) */
DECL|variable|aty_vt_reg_init_5
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_5
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x2c0253
comma
l_int|0x2c0152
comma
l_int|0x2c0551
)brace
comma
(brace
l_int|0x3030200
comma
l_int|0x3040300
comma
l_int|0x3060600
)brace
comma
(brace
l_int|0xa00cb21
comma
l_int|0xb00cb21
comma
l_int|0xe00cb22
)brace
comma
l_int|0x4f0063
comma
l_int|0x1df020c
comma
l_int|0x2201e9
comma
l_int|0x14000000
comma
(brace
l_int|0x02
comma
l_int|0x9e
)brace
)brace
suffix:semicolon
eof
