
stm32_parametric_eq.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000126ec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b00  08012880  08012880  00022880  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014380  08014380  000301fc  2**0
                  CONTENTS
  4 .ARM          00000008  08014380  08014380  00024380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014388  08014388  000301fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014388  08014388  00024388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801438c  0801438c  0002438c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  08014390  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e74  200001fc  0801458c  000301fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001070  0801458c  00031070  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017ff2  00000000  00000000  0003022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000317f  00000000  00000000  0004821e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001300  00000000  00000000  0004b3a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011a8  00000000  00000000  0004c6a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000236d7  00000000  00000000  0004d848  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011398  00000000  00000000  00070f1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cf227  00000000  00000000  000822b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001514de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006138  00000000  00000000  0015155c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012864 	.word	0x08012864

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	08012864 	.word	0x08012864

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b972 	b.w	8000fa4 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9e08      	ldr	r6, [sp, #32]
 8000cde:	4604      	mov	r4, r0
 8000ce0:	4688      	mov	r8, r1
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d14b      	bne.n	8000d7e <__udivmoddi4+0xa6>
 8000ce6:	428a      	cmp	r2, r1
 8000ce8:	4615      	mov	r5, r2
 8000cea:	d967      	bls.n	8000dbc <__udivmoddi4+0xe4>
 8000cec:	fab2 f282 	clz	r2, r2
 8000cf0:	b14a      	cbz	r2, 8000d06 <__udivmoddi4+0x2e>
 8000cf2:	f1c2 0720 	rsb	r7, r2, #32
 8000cf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000cfe:	4095      	lsls	r5, r2
 8000d00:	ea47 0803 	orr.w	r8, r7, r3
 8000d04:	4094      	lsls	r4, r2
 8000d06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d0a:	0c23      	lsrs	r3, r4, #16
 8000d0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d10:	fa1f fc85 	uxth.w	ip, r5
 8000d14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d20:	4299      	cmp	r1, r3
 8000d22:	d909      	bls.n	8000d38 <__udivmoddi4+0x60>
 8000d24:	18eb      	adds	r3, r5, r3
 8000d26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d2a:	f080 811b 	bcs.w	8000f64 <__udivmoddi4+0x28c>
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	f240 8118 	bls.w	8000f64 <__udivmoddi4+0x28c>
 8000d34:	3f02      	subs	r7, #2
 8000d36:	442b      	add	r3, r5
 8000d38:	1a5b      	subs	r3, r3, r1
 8000d3a:	b2a4      	uxth	r4, r4
 8000d3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d4c:	45a4      	cmp	ip, r4
 8000d4e:	d909      	bls.n	8000d64 <__udivmoddi4+0x8c>
 8000d50:	192c      	adds	r4, r5, r4
 8000d52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d56:	f080 8107 	bcs.w	8000f68 <__udivmoddi4+0x290>
 8000d5a:	45a4      	cmp	ip, r4
 8000d5c:	f240 8104 	bls.w	8000f68 <__udivmoddi4+0x290>
 8000d60:	3802      	subs	r0, #2
 8000d62:	442c      	add	r4, r5
 8000d64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d68:	eba4 040c 	sub.w	r4, r4, ip
 8000d6c:	2700      	movs	r7, #0
 8000d6e:	b11e      	cbz	r6, 8000d78 <__udivmoddi4+0xa0>
 8000d70:	40d4      	lsrs	r4, r2
 8000d72:	2300      	movs	r3, #0
 8000d74:	e9c6 4300 	strd	r4, r3, [r6]
 8000d78:	4639      	mov	r1, r7
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0xbe>
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	f000 80eb 	beq.w	8000f5e <__udivmoddi4+0x286>
 8000d88:	2700      	movs	r7, #0
 8000d8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d8e:	4638      	mov	r0, r7
 8000d90:	4639      	mov	r1, r7
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	fab3 f783 	clz	r7, r3
 8000d9a:	2f00      	cmp	r7, #0
 8000d9c:	d147      	bne.n	8000e2e <__udivmoddi4+0x156>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d302      	bcc.n	8000da8 <__udivmoddi4+0xd0>
 8000da2:	4282      	cmp	r2, r0
 8000da4:	f200 80fa 	bhi.w	8000f9c <__udivmoddi4+0x2c4>
 8000da8:	1a84      	subs	r4, r0, r2
 8000daa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dae:	2001      	movs	r0, #1
 8000db0:	4698      	mov	r8, r3
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	d0e0      	beq.n	8000d78 <__udivmoddi4+0xa0>
 8000db6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dba:	e7dd      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000dbc:	b902      	cbnz	r2, 8000dc0 <__udivmoddi4+0xe8>
 8000dbe:	deff      	udf	#255	; 0xff
 8000dc0:	fab2 f282 	clz	r2, r2
 8000dc4:	2a00      	cmp	r2, #0
 8000dc6:	f040 808f 	bne.w	8000ee8 <__udivmoddi4+0x210>
 8000dca:	1b49      	subs	r1, r1, r5
 8000dcc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dd0:	fa1f f885 	uxth.w	r8, r5
 8000dd4:	2701      	movs	r7, #1
 8000dd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dda:	0c23      	lsrs	r3, r4, #16
 8000ddc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000de0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000de4:	fb08 f10c 	mul.w	r1, r8, ip
 8000de8:	4299      	cmp	r1, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x124>
 8000dec:	18eb      	adds	r3, r5, r3
 8000dee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x122>
 8000df4:	4299      	cmp	r1, r3
 8000df6:	f200 80cd 	bhi.w	8000f94 <__udivmoddi4+0x2bc>
 8000dfa:	4684      	mov	ip, r0
 8000dfc:	1a59      	subs	r1, r3, r1
 8000dfe:	b2a3      	uxth	r3, r4
 8000e00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e0c:	fb08 f800 	mul.w	r8, r8, r0
 8000e10:	45a0      	cmp	r8, r4
 8000e12:	d907      	bls.n	8000e24 <__udivmoddi4+0x14c>
 8000e14:	192c      	adds	r4, r5, r4
 8000e16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x14a>
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	f200 80b6 	bhi.w	8000f8e <__udivmoddi4+0x2b6>
 8000e22:	4618      	mov	r0, r3
 8000e24:	eba4 0408 	sub.w	r4, r4, r8
 8000e28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e2c:	e79f      	b.n	8000d6e <__udivmoddi4+0x96>
 8000e2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e32:	40bb      	lsls	r3, r7
 8000e34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e4c:	4325      	orrs	r5, r4
 8000e4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e52:	0c2c      	lsrs	r4, r5, #16
 8000e54:	fb08 3319 	mls	r3, r8, r9, r3
 8000e58:	fa1f fa8e 	uxth.w	sl, lr
 8000e5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e60:	fb09 f40a 	mul.w	r4, r9, sl
 8000e64:	429c      	cmp	r4, r3
 8000e66:	fa02 f207 	lsl.w	r2, r2, r7
 8000e6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e6e:	d90b      	bls.n	8000e88 <__udivmoddi4+0x1b0>
 8000e70:	eb1e 0303 	adds.w	r3, lr, r3
 8000e74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e78:	f080 8087 	bcs.w	8000f8a <__udivmoddi4+0x2b2>
 8000e7c:	429c      	cmp	r4, r3
 8000e7e:	f240 8084 	bls.w	8000f8a <__udivmoddi4+0x2b2>
 8000e82:	f1a9 0902 	sub.w	r9, r9, #2
 8000e86:	4473      	add	r3, lr
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	b2ad      	uxth	r5, r5
 8000e8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e90:	fb08 3310 	mls	r3, r8, r0, r3
 8000e94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e9c:	45a2      	cmp	sl, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x1da>
 8000ea0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ea4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ea8:	d26b      	bcs.n	8000f82 <__udivmoddi4+0x2aa>
 8000eaa:	45a2      	cmp	sl, r4
 8000eac:	d969      	bls.n	8000f82 <__udivmoddi4+0x2aa>
 8000eae:	3802      	subs	r0, #2
 8000eb0:	4474      	add	r4, lr
 8000eb2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eba:	eba4 040a 	sub.w	r4, r4, sl
 8000ebe:	454c      	cmp	r4, r9
 8000ec0:	46c2      	mov	sl, r8
 8000ec2:	464b      	mov	r3, r9
 8000ec4:	d354      	bcc.n	8000f70 <__udivmoddi4+0x298>
 8000ec6:	d051      	beq.n	8000f6c <__udivmoddi4+0x294>
 8000ec8:	2e00      	cmp	r6, #0
 8000eca:	d069      	beq.n	8000fa0 <__udivmoddi4+0x2c8>
 8000ecc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ed0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ed4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ed8:	40fd      	lsrs	r5, r7
 8000eda:	40fc      	lsrs	r4, r7
 8000edc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ee0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ee4:	2700      	movs	r7, #0
 8000ee6:	e747      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000ee8:	f1c2 0320 	rsb	r3, r2, #32
 8000eec:	fa20 f703 	lsr.w	r7, r0, r3
 8000ef0:	4095      	lsls	r5, r2
 8000ef2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ef6:	fa21 f303 	lsr.w	r3, r1, r3
 8000efa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000efe:	4338      	orrs	r0, r7
 8000f00:	0c01      	lsrs	r1, r0, #16
 8000f02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f06:	fa1f f885 	uxth.w	r8, r5
 8000f0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb07 f308 	mul.w	r3, r7, r8
 8000f16:	428b      	cmp	r3, r1
 8000f18:	fa04 f402 	lsl.w	r4, r4, r2
 8000f1c:	d907      	bls.n	8000f2e <__udivmoddi4+0x256>
 8000f1e:	1869      	adds	r1, r5, r1
 8000f20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f24:	d22f      	bcs.n	8000f86 <__udivmoddi4+0x2ae>
 8000f26:	428b      	cmp	r3, r1
 8000f28:	d92d      	bls.n	8000f86 <__udivmoddi4+0x2ae>
 8000f2a:	3f02      	subs	r7, #2
 8000f2c:	4429      	add	r1, r5
 8000f2e:	1acb      	subs	r3, r1, r3
 8000f30:	b281      	uxth	r1, r0
 8000f32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f3e:	fb00 f308 	mul.w	r3, r0, r8
 8000f42:	428b      	cmp	r3, r1
 8000f44:	d907      	bls.n	8000f56 <__udivmoddi4+0x27e>
 8000f46:	1869      	adds	r1, r5, r1
 8000f48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f4c:	d217      	bcs.n	8000f7e <__udivmoddi4+0x2a6>
 8000f4e:	428b      	cmp	r3, r1
 8000f50:	d915      	bls.n	8000f7e <__udivmoddi4+0x2a6>
 8000f52:	3802      	subs	r0, #2
 8000f54:	4429      	add	r1, r5
 8000f56:	1ac9      	subs	r1, r1, r3
 8000f58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f5c:	e73b      	b.n	8000dd6 <__udivmoddi4+0xfe>
 8000f5e:	4637      	mov	r7, r6
 8000f60:	4630      	mov	r0, r6
 8000f62:	e709      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000f64:	4607      	mov	r7, r0
 8000f66:	e6e7      	b.n	8000d38 <__udivmoddi4+0x60>
 8000f68:	4618      	mov	r0, r3
 8000f6a:	e6fb      	b.n	8000d64 <__udivmoddi4+0x8c>
 8000f6c:	4541      	cmp	r1, r8
 8000f6e:	d2ab      	bcs.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f74:	eb69 020e 	sbc.w	r2, r9, lr
 8000f78:	3801      	subs	r0, #1
 8000f7a:	4613      	mov	r3, r2
 8000f7c:	e7a4      	b.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f7e:	4660      	mov	r0, ip
 8000f80:	e7e9      	b.n	8000f56 <__udivmoddi4+0x27e>
 8000f82:	4618      	mov	r0, r3
 8000f84:	e795      	b.n	8000eb2 <__udivmoddi4+0x1da>
 8000f86:	4667      	mov	r7, ip
 8000f88:	e7d1      	b.n	8000f2e <__udivmoddi4+0x256>
 8000f8a:	4681      	mov	r9, r0
 8000f8c:	e77c      	b.n	8000e88 <__udivmoddi4+0x1b0>
 8000f8e:	3802      	subs	r0, #2
 8000f90:	442c      	add	r4, r5
 8000f92:	e747      	b.n	8000e24 <__udivmoddi4+0x14c>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	442b      	add	r3, r5
 8000f9a:	e72f      	b.n	8000dfc <__udivmoddi4+0x124>
 8000f9c:	4638      	mov	r0, r7
 8000f9e:	e708      	b.n	8000db2 <__udivmoddi4+0xda>
 8000fa0:	4637      	mov	r7, r6
 8000fa2:	e6e9      	b.n	8000d78 <__udivmoddi4+0xa0>

08000fa4 <__aeabi_idiv0>:
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop

08000fa8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0


	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000fae:	f007 f827 	bl	8008000 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000fb2:	f000 f85b 	bl	800106c <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	607b      	str	r3, [r7, #4]
 8000fba:	4b22      	ldr	r3, [pc, #136]	; (8001044 <main+0x9c>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fbe:	4a21      	ldr	r2, [pc, #132]	; (8001044 <main+0x9c>)
 8000fc0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000fc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fc6:	4b1f      	ldr	r3, [pc, #124]	; (8001044 <main+0x9c>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fce:	607b      	str	r3, [r7, #4]
 8000fd0:	687b      	ldr	r3, [r7, #4]

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000fd2:	f000 fa09 	bl	80013e8 <MX_GPIO_Init>
	MX_I2S2_Init();
 8000fd6:	f000 f925 	bl	8001224 <MX_I2S2_Init>
	MX_DMA_Init();
 8000fda:	f000 f9c7 	bl	800136c <MX_DMA_Init>
	MX_I2C1_Init();
 8000fde:	f000 f8c5 	bl	800116c <MX_I2C1_Init>
	MX_I2C3_Init();
 8000fe2:	f000 f8f1 	bl	80011c8 <MX_I2C3_Init>
	MX_TIM2_Init();
 8000fe6:	f000 f94b 	bl	8001280 <MX_TIM2_Init>
	MX_USART1_UART_Init();
 8000fea:	f000 f995 	bl	8001318 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_Delay(20);
 8000fee:	2014      	movs	r0, #20
 8000ff0:	f007 f878 	bl	80080e4 <HAL_Delay>
	Display_Init();
 8000ff4:	f005 fd20 	bl	8006a38 <Display_Init>

	HAL_GPIO_WritePin(L_SIGN_GPIO_Port, L_SIGN_Pin, 1);
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	2102      	movs	r1, #2
 8000ffc:	4812      	ldr	r0, [pc, #72]	; (8001048 <main+0xa0>)
 8000ffe:	f007 feef 	bl	8008de0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R_SIGN_GPIO_Port, R_SIGN_Pin, 1);
 8001002:	2201      	movs	r2, #1
 8001004:	2101      	movs	r1, #1
 8001006:	4810      	ldr	r0, [pc, #64]	; (8001048 <main+0xa0>)
 8001008:	f007 feea 	bl	8008de0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
 800100c:	2201      	movs	r2, #1
 800100e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001012:	480e      	ldr	r0, [pc, #56]	; (800104c <main+0xa4>)
 8001014:	f007 fee4 	bl	8008de0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(I2S_EN_GPIO_Port, I2S_EN_Pin, 1);
 8001018:	2201      	movs	r2, #1
 800101a:	2120      	movs	r1, #32
 800101c:	480c      	ldr	r0, [pc, #48]	; (8001050 <main+0xa8>)
 800101e:	f007 fedf 	bl	8008de0 <HAL_GPIO_WritePin>
	/* DMA I2S dimulai */
	HAL_I2SEx_TransmitReceive_DMA(&hi2s2, I2S_txBuff, I2S_rxBuff, BLOCK_SIZE);
 8001022:	2304      	movs	r3, #4
 8001024:	4a0b      	ldr	r2, [pc, #44]	; (8001054 <main+0xac>)
 8001026:	490c      	ldr	r1, [pc, #48]	; (8001058 <main+0xb0>)
 8001028:	480c      	ldr	r0, [pc, #48]	; (800105c <main+0xb4>)
 800102a:	f009 fb4f 	bl	800a6cc <HAL_I2SEx_TransmitReceive_DMA>
	/* TIM2 dimulai */
	HAL_TIM_Base_Start_IT(&htim2);
 800102e:	480c      	ldr	r0, [pc, #48]	; (8001060 <main+0xb8>)
 8001030:	f00a fd79 	bl	800bb26 <HAL_TIM_Base_Start_IT>

	//  HAL_UART_Receive_IT(&huart1, buff_uart, 1);
	HAL_UART_Receive_DMA(&huart1, buff_uart, 1);
 8001034:	2201      	movs	r2, #1
 8001036:	490b      	ldr	r1, [pc, #44]	; (8001064 <main+0xbc>)
 8001038:	480b      	ldr	r0, [pc, #44]	; (8001068 <main+0xc0>)
 800103a:	f00b f9f9 	bl	800c430 <HAL_UART_Receive_DMA>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		myTask();
 800103e:	f001 fb9b 	bl	8002778 <myTask>
 8001042:	e7fc      	b.n	800103e <main+0x96>
 8001044:	40023800 	.word	0x40023800
 8001048:	40020c00 	.word	0x40020c00
 800104c:	40020400 	.word	0x40020400
 8001050:	40020800 	.word	0x40020800
 8001054:	2000073c 	.word	0x2000073c
 8001058:	20000ea0 	.word	0x20000ea0
 800105c:	20001010 	.word	0x20001010
 8001060:	20000eb0 	.word	0x20000eb0
 8001064:	20000d7c 	.word	0x20000d7c
 8001068:	20000888 	.word	0x20000888

0800106c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b098      	sub	sp, #96	; 0x60
 8001070:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001072:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001076:	2230      	movs	r2, #48	; 0x30
 8001078:	2100      	movs	r1, #0
 800107a:	4618      	mov	r0, r3
 800107c:	f00b ffcf 	bl	800d01e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001080:	f107 031c 	add.w	r3, r7, #28
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	605a      	str	r2, [r3, #4]
 800108a:	609a      	str	r2, [r3, #8]
 800108c:	60da      	str	r2, [r3, #12]
 800108e:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001090:	f107 030c 	add.w	r3, r7, #12
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	60da      	str	r2, [r3, #12]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800109e:	2300      	movs	r3, #0
 80010a0:	60bb      	str	r3, [r7, #8]
 80010a2:	4b30      	ldr	r3, [pc, #192]	; (8001164 <SystemClock_Config+0xf8>)
 80010a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a6:	4a2f      	ldr	r2, [pc, #188]	; (8001164 <SystemClock_Config+0xf8>)
 80010a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ac:	6413      	str	r3, [r2, #64]	; 0x40
 80010ae:	4b2d      	ldr	r3, [pc, #180]	; (8001164 <SystemClock_Config+0xf8>)
 80010b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010b6:	60bb      	str	r3, [r7, #8]
 80010b8:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010ba:	2300      	movs	r3, #0
 80010bc:	607b      	str	r3, [r7, #4]
 80010be:	4b2a      	ldr	r3, [pc, #168]	; (8001168 <SystemClock_Config+0xfc>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4a29      	ldr	r2, [pc, #164]	; (8001168 <SystemClock_Config+0xfc>)
 80010c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010c8:	6013      	str	r3, [r2, #0]
 80010ca:	4b27      	ldr	r3, [pc, #156]	; (8001168 <SystemClock_Config+0xfc>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010d2:	607b      	str	r3, [r7, #4]
 80010d4:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010d6:	2301      	movs	r3, #1
 80010d8:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010de:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010e0:	2302      	movs	r3, #2
 80010e2:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010e4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80010e8:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLM = 4;
 80010ea:	2304      	movs	r3, #4
 80010ec:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLN = 168;
 80010ee:	23a8      	movs	r3, #168	; 0xa8
 80010f0:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010f2:	2302      	movs	r3, #2
 80010f4:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80010f6:	2304      	movs	r3, #4
 80010f8:	65fb      	str	r3, [r7, #92]	; 0x5c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010fa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010fe:	4618      	mov	r0, r3
 8001100:	f009 ff78 	bl	800aff4 <HAL_RCC_OscConfig>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <SystemClock_Config+0xa2>
	{
		Error_Handler();
 800110a:	f004 f879 	bl	8005200 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800110e:	230f      	movs	r3, #15
 8001110:	61fb      	str	r3, [r7, #28]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001112:	2302      	movs	r3, #2
 8001114:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001116:	2300      	movs	r3, #0
 8001118:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800111a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800111e:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001120:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001124:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001126:	f107 031c 	add.w	r3, r7, #28
 800112a:	2105      	movs	r1, #5
 800112c:	4618      	mov	r0, r3
 800112e:	f00a f9a3 	bl	800b478 <HAL_RCC_ClockConfig>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <SystemClock_Config+0xd0>
	{
		Error_Handler();
 8001138:	f004 f862 	bl	8005200 <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800113c:	2301      	movs	r3, #1
 800113e:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 8001140:	2332      	movs	r3, #50	; 0x32
 8001142:	613b      	str	r3, [r7, #16]
	PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001144:	2302      	movs	r3, #2
 8001146:	617b      	str	r3, [r7, #20]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001148:	f107 030c 	add.w	r3, r7, #12
 800114c:	4618      	mov	r0, r3
 800114e:	f00a fb81 	bl	800b854 <HAL_RCCEx_PeriphCLKConfig>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <SystemClock_Config+0xf0>
	{
		Error_Handler();
 8001158:	f004 f852 	bl	8005200 <Error_Handler>
	}
}
 800115c:	bf00      	nop
 800115e:	3760      	adds	r7, #96	; 0x60
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40023800 	.word	0x40023800
 8001168:	40007000 	.word	0x40007000

0800116c <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001170:	4b12      	ldr	r3, [pc, #72]	; (80011bc <MX_I2C1_Init+0x50>)
 8001172:	4a13      	ldr	r2, [pc, #76]	; (80011c0 <MX_I2C1_Init+0x54>)
 8001174:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 8001176:	4b11      	ldr	r3, [pc, #68]	; (80011bc <MX_I2C1_Init+0x50>)
 8001178:	4a12      	ldr	r2, [pc, #72]	; (80011c4 <MX_I2C1_Init+0x58>)
 800117a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800117c:	4b0f      	ldr	r3, [pc, #60]	; (80011bc <MX_I2C1_Init+0x50>)
 800117e:	2200      	movs	r2, #0
 8001180:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8001182:	4b0e      	ldr	r3, [pc, #56]	; (80011bc <MX_I2C1_Init+0x50>)
 8001184:	2200      	movs	r2, #0
 8001186:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001188:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <MX_I2C1_Init+0x50>)
 800118a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800118e:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001190:	4b0a      	ldr	r3, [pc, #40]	; (80011bc <MX_I2C1_Init+0x50>)
 8001192:	2200      	movs	r2, #0
 8001194:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8001196:	4b09      	ldr	r3, [pc, #36]	; (80011bc <MX_I2C1_Init+0x50>)
 8001198:	2200      	movs	r2, #0
 800119a:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800119c:	4b07      	ldr	r3, [pc, #28]	; (80011bc <MX_I2C1_Init+0x50>)
 800119e:	2200      	movs	r2, #0
 80011a0:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011a2:	4b06      	ldr	r3, [pc, #24]	; (80011bc <MX_I2C1_Init+0x50>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011a8:	4804      	ldr	r0, [pc, #16]	; (80011bc <MX_I2C1_Init+0x50>)
 80011aa:	f007 fe33 	bl	8008e14 <HAL_I2C_Init>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 80011b4:	f004 f824 	bl	8005200 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80011b8:	bf00      	nop
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	200006e8 	.word	0x200006e8
 80011c0:	40005400 	.word	0x40005400
 80011c4:	00061a80 	.word	0x00061a80

080011c8 <MX_I2C3_Init>:
 * @brief I2C3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C3_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
	/* USER CODE END I2C3_Init 0 */

	/* USER CODE BEGIN I2C3_Init 1 */

	/* USER CODE END I2C3_Init 1 */
	hi2c3.Instance = I2C3;
 80011cc:	4b12      	ldr	r3, [pc, #72]	; (8001218 <MX_I2C3_Init+0x50>)
 80011ce:	4a13      	ldr	r2, [pc, #76]	; (800121c <MX_I2C3_Init+0x54>)
 80011d0:	601a      	str	r2, [r3, #0]
	hi2c3.Init.ClockSpeed = 400000;
 80011d2:	4b11      	ldr	r3, [pc, #68]	; (8001218 <MX_I2C3_Init+0x50>)
 80011d4:	4a12      	ldr	r2, [pc, #72]	; (8001220 <MX_I2C3_Init+0x58>)
 80011d6:	605a      	str	r2, [r3, #4]
	hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011d8:	4b0f      	ldr	r3, [pc, #60]	; (8001218 <MX_I2C3_Init+0x50>)
 80011da:	2200      	movs	r2, #0
 80011dc:	609a      	str	r2, [r3, #8]
	hi2c3.Init.OwnAddress1 = 0;
 80011de:	4b0e      	ldr	r3, [pc, #56]	; (8001218 <MX_I2C3_Init+0x50>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	60da      	str	r2, [r3, #12]
	hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011e4:	4b0c      	ldr	r3, [pc, #48]	; (8001218 <MX_I2C3_Init+0x50>)
 80011e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011ea:	611a      	str	r2, [r3, #16]
	hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011ec:	4b0a      	ldr	r3, [pc, #40]	; (8001218 <MX_I2C3_Init+0x50>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	615a      	str	r2, [r3, #20]
	hi2c3.Init.OwnAddress2 = 0;
 80011f2:	4b09      	ldr	r3, [pc, #36]	; (8001218 <MX_I2C3_Init+0x50>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	619a      	str	r2, [r3, #24]
	hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011f8:	4b07      	ldr	r3, [pc, #28]	; (8001218 <MX_I2C3_Init+0x50>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	61da      	str	r2, [r3, #28]
	hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011fe:	4b06      	ldr	r3, [pc, #24]	; (8001218 <MX_I2C3_Init+0x50>)
 8001200:	2200      	movs	r2, #0
 8001202:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001204:	4804      	ldr	r0, [pc, #16]	; (8001218 <MX_I2C3_Init+0x50>)
 8001206:	f007 fe05 	bl	8008e14 <HAL_I2C_Init>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_I2C3_Init+0x4c>
	{
		Error_Handler();
 8001210:	f003 fff6 	bl	8005200 <Error_Handler>
	}
	/* USER CODE BEGIN I2C3_Init 2 */

	/* USER CODE END I2C3_Init 2 */

}
 8001214:	bf00      	nop
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20000654 	.word	0x20000654
 800121c:	40005c00 	.word	0x40005c00
 8001220:	00061a80 	.word	0x00061a80

08001224 <MX_I2S2_Init>:
 * @brief I2S2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S2_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
	/* USER CODE END I2S2_Init 0 */

	/* USER CODE BEGIN I2S2_Init 1 */

	/* USER CODE END I2S2_Init 1 */
	hi2s2.Instance = SPI2;
 8001228:	4b13      	ldr	r3, [pc, #76]	; (8001278 <MX_I2S2_Init+0x54>)
 800122a:	4a14      	ldr	r2, [pc, #80]	; (800127c <MX_I2S2_Init+0x58>)
 800122c:	601a      	str	r2, [r3, #0]
	hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 800122e:	4b12      	ldr	r3, [pc, #72]	; (8001278 <MX_I2S2_Init+0x54>)
 8001230:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001234:	605a      	str	r2, [r3, #4]
	hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8001236:	4b10      	ldr	r3, [pc, #64]	; (8001278 <MX_I2S2_Init+0x54>)
 8001238:	2200      	movs	r2, #0
 800123a:	609a      	str	r2, [r3, #8]
	hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 800123c:	4b0e      	ldr	r3, [pc, #56]	; (8001278 <MX_I2S2_Init+0x54>)
 800123e:	2203      	movs	r2, #3
 8001240:	60da      	str	r2, [r3, #12]
	hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001242:	4b0d      	ldr	r3, [pc, #52]	; (8001278 <MX_I2S2_Init+0x54>)
 8001244:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001248:	611a      	str	r2, [r3, #16]
	hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 800124a:	4b0b      	ldr	r3, [pc, #44]	; (8001278 <MX_I2S2_Init+0x54>)
 800124c:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001250:	615a      	str	r2, [r3, #20]
	hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001252:	4b09      	ldr	r3, [pc, #36]	; (8001278 <MX_I2S2_Init+0x54>)
 8001254:	2200      	movs	r2, #0
 8001256:	619a      	str	r2, [r3, #24]
	hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8001258:	4b07      	ldr	r3, [pc, #28]	; (8001278 <MX_I2S2_Init+0x54>)
 800125a:	2200      	movs	r2, #0
 800125c:	61da      	str	r2, [r3, #28]
	hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 800125e:	4b06      	ldr	r3, [pc, #24]	; (8001278 <MX_I2S2_Init+0x54>)
 8001260:	2201      	movs	r2, #1
 8001262:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001264:	4804      	ldr	r0, [pc, #16]	; (8001278 <MX_I2S2_Init+0x54>)
 8001266:	f008 ffeb 	bl	800a240 <HAL_I2S_Init>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_I2S2_Init+0x50>
	{
		Error_Handler();
 8001270:	f003 ffc6 	bl	8005200 <Error_Handler>
	}
	/* USER CODE BEGIN I2S2_Init 2 */

	/* USER CODE END I2S2_Init 2 */

}
 8001274:	bf00      	nop
 8001276:	bd80      	pop	{r7, pc}
 8001278:	20001010 	.word	0x20001010
 800127c:	40003800 	.word	0x40003800

08001280 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b086      	sub	sp, #24
 8001284:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001286:	f107 0308 	add.w	r3, r7, #8
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	605a      	str	r2, [r3, #4]
 8001290:	609a      	str	r2, [r3, #8]
 8001292:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001294:	463b      	mov	r3, r7
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800129c:	4b1d      	ldr	r3, [pc, #116]	; (8001314 <MX_TIM2_Init+0x94>)
 800129e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012a2:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 4199;
 80012a4:	4b1b      	ldr	r3, [pc, #108]	; (8001314 <MX_TIM2_Init+0x94>)
 80012a6:	f241 0267 	movw	r2, #4199	; 0x1067
 80012aa:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ac:	4b19      	ldr	r3, [pc, #100]	; (8001314 <MX_TIM2_Init+0x94>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 9;
 80012b2:	4b18      	ldr	r3, [pc, #96]	; (8001314 <MX_TIM2_Init+0x94>)
 80012b4:	2209      	movs	r2, #9
 80012b6:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012b8:	4b16      	ldr	r3, [pc, #88]	; (8001314 <MX_TIM2_Init+0x94>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012be:	4b15      	ldr	r3, [pc, #84]	; (8001314 <MX_TIM2_Init+0x94>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012c4:	4813      	ldr	r0, [pc, #76]	; (8001314 <MX_TIM2_Init+0x94>)
 80012c6:	f00a fc03 	bl	800bad0 <HAL_TIM_Base_Init>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_TIM2_Init+0x54>
	{
		Error_Handler();
 80012d0:	f003 ff96 	bl	8005200 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012d8:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012da:	f107 0308 	add.w	r3, r7, #8
 80012de:	4619      	mov	r1, r3
 80012e0:	480c      	ldr	r0, [pc, #48]	; (8001314 <MX_TIM2_Init+0x94>)
 80012e2:	f00a fd4c 	bl	800bd7e <HAL_TIM_ConfigClockSource>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <MX_TIM2_Init+0x70>
	{
		Error_Handler();
 80012ec:	f003 ff88 	bl	8005200 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80012f0:	2320      	movs	r3, #32
 80012f2:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012f4:	2300      	movs	r3, #0
 80012f6:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012f8:	463b      	mov	r3, r7
 80012fa:	4619      	mov	r1, r3
 80012fc:	4805      	ldr	r0, [pc, #20]	; (8001314 <MX_TIM2_Init+0x94>)
 80012fe:	f00a ff57 	bl	800c1b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <MX_TIM2_Init+0x8c>
	{
		Error_Handler();
 8001308:	f003 ff7a 	bl	8005200 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 800130c:	bf00      	nop
 800130e:	3718      	adds	r7, #24
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	20000eb0 	.word	0x20000eb0

08001318 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 800131c:	4b11      	ldr	r3, [pc, #68]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 800131e:	4a12      	ldr	r2, [pc, #72]	; (8001368 <MX_USART1_UART_Init+0x50>)
 8001320:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001322:	4b10      	ldr	r3, [pc, #64]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 8001324:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001328:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800132a:	4b0e      	ldr	r3, [pc, #56]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 800132c:	2200      	movs	r2, #0
 800132e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001330:	4b0c      	ldr	r3, [pc, #48]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 8001332:	2200      	movs	r2, #0
 8001334:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001336:	4b0b      	ldr	r3, [pc, #44]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 8001338:	2200      	movs	r2, #0
 800133a:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 800133c:	4b09      	ldr	r3, [pc, #36]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 800133e:	220c      	movs	r2, #12
 8001340:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001342:	4b08      	ldr	r3, [pc, #32]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 8001344:	2200      	movs	r2, #0
 8001346:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001348:	4b06      	ldr	r3, [pc, #24]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 800134a:	2200      	movs	r2, #0
 800134c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK)
 800134e:	4805      	ldr	r0, [pc, #20]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 8001350:	f00a ff87 	bl	800c262 <HAL_UART_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_USART1_UART_Init+0x46>
	{
		Error_Handler();
 800135a:	f003 ff51 	bl	8005200 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000888 	.word	0x20000888
 8001368:	40011000 	.word	0x40011000

0800136c <MX_DMA_Init>:

/** 
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) 
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	607b      	str	r3, [r7, #4]
 8001376:	4b1b      	ldr	r3, [pc, #108]	; (80013e4 <MX_DMA_Init+0x78>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137a:	4a1a      	ldr	r2, [pc, #104]	; (80013e4 <MX_DMA_Init+0x78>)
 800137c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001380:	6313      	str	r3, [r2, #48]	; 0x30
 8001382:	4b18      	ldr	r3, [pc, #96]	; (80013e4 <MX_DMA_Init+0x78>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001386:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800138a:	607b      	str	r3, [r7, #4]
 800138c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA2_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	603b      	str	r3, [r7, #0]
 8001392:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <MX_DMA_Init+0x78>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001396:	4a13      	ldr	r2, [pc, #76]	; (80013e4 <MX_DMA_Init+0x78>)
 8001398:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800139c:	6313      	str	r3, [r2, #48]	; 0x30
 800139e:	4b11      	ldr	r3, [pc, #68]	; (80013e4 <MX_DMA_Init+0x78>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013a6:	603b      	str	r3, [r7, #0]
 80013a8:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80013aa:	2200      	movs	r2, #0
 80013ac:	2100      	movs	r1, #0
 80013ae:	200e      	movs	r0, #14
 80013b0:	f006 ff95 	bl	80082de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80013b4:	200e      	movs	r0, #14
 80013b6:	f006 ffae 	bl	8008316 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80013ba:	2200      	movs	r2, #0
 80013bc:	2100      	movs	r1, #0
 80013be:	200f      	movs	r0, #15
 80013c0:	f006 ff8d 	bl	80082de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80013c4:	200f      	movs	r0, #15
 80013c6:	f006 ffa6 	bl	8008316 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80013ca:	2200      	movs	r2, #0
 80013cc:	2100      	movs	r1, #0
 80013ce:	203a      	movs	r0, #58	; 0x3a
 80013d0:	f006 ff85 	bl	80082de <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80013d4:	203a      	movs	r0, #58	; 0x3a
 80013d6:	f006 ff9e 	bl	8008316 <HAL_NVIC_EnableIRQ>

}
 80013da:	bf00      	nop
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40023800 	.word	0x40023800

080013e8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b08a      	sub	sp, #40	; 0x28
 80013ec:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ee:	f107 0314 	add.w	r3, r7, #20
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	605a      	str	r2, [r3, #4]
 80013f8:	609a      	str	r2, [r3, #8]
 80013fa:	60da      	str	r2, [r3, #12]
 80013fc:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80013fe:	2300      	movs	r3, #0
 8001400:	613b      	str	r3, [r7, #16]
 8001402:	4b4e      	ldr	r3, [pc, #312]	; (800153c <MX_GPIO_Init+0x154>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001406:	4a4d      	ldr	r2, [pc, #308]	; (800153c <MX_GPIO_Init+0x154>)
 8001408:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800140c:	6313      	str	r3, [r2, #48]	; 0x30
 800140e:	4b4b      	ldr	r3, [pc, #300]	; (800153c <MX_GPIO_Init+0x154>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001416:	613b      	str	r3, [r7, #16]
 8001418:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	60fb      	str	r3, [r7, #12]
 800141e:	4b47      	ldr	r3, [pc, #284]	; (800153c <MX_GPIO_Init+0x154>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001422:	4a46      	ldr	r2, [pc, #280]	; (800153c <MX_GPIO_Init+0x154>)
 8001424:	f043 0304 	orr.w	r3, r3, #4
 8001428:	6313      	str	r3, [r2, #48]	; 0x30
 800142a:	4b44      	ldr	r3, [pc, #272]	; (800153c <MX_GPIO_Init+0x154>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	f003 0304 	and.w	r3, r3, #4
 8001432:	60fb      	str	r3, [r7, #12]
 8001434:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001436:	2300      	movs	r3, #0
 8001438:	60bb      	str	r3, [r7, #8]
 800143a:	4b40      	ldr	r3, [pc, #256]	; (800153c <MX_GPIO_Init+0x154>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143e:	4a3f      	ldr	r2, [pc, #252]	; (800153c <MX_GPIO_Init+0x154>)
 8001440:	f043 0302 	orr.w	r3, r3, #2
 8001444:	6313      	str	r3, [r2, #48]	; 0x30
 8001446:	4b3d      	ldr	r3, [pc, #244]	; (800153c <MX_GPIO_Init+0x154>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	f003 0302 	and.w	r3, r3, #2
 800144e:	60bb      	str	r3, [r7, #8]
 8001450:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001452:	2300      	movs	r3, #0
 8001454:	607b      	str	r3, [r7, #4]
 8001456:	4b39      	ldr	r3, [pc, #228]	; (800153c <MX_GPIO_Init+0x154>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145a:	4a38      	ldr	r2, [pc, #224]	; (800153c <MX_GPIO_Init+0x154>)
 800145c:	f043 0308 	orr.w	r3, r3, #8
 8001460:	6313      	str	r3, [r2, #48]	; 0x30
 8001462:	4b36      	ldr	r3, [pc, #216]	; (800153c <MX_GPIO_Init+0x154>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001466:	f003 0308 	and.w	r3, r3, #8
 800146a:	607b      	str	r3, [r7, #4]
 800146c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	603b      	str	r3, [r7, #0]
 8001472:	4b32      	ldr	r3, [pc, #200]	; (800153c <MX_GPIO_Init+0x154>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001476:	4a31      	ldr	r2, [pc, #196]	; (800153c <MX_GPIO_Init+0x154>)
 8001478:	f043 0301 	orr.w	r3, r3, #1
 800147c:	6313      	str	r3, [r2, #48]	; 0x30
 800147e:	4b2f      	ldr	r3, [pc, #188]	; (800153c <MX_GPIO_Init+0x154>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	603b      	str	r3, [r7, #0]
 8001488:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(I2S_EN_GPIO_Port, I2S_EN_Pin, GPIO_PIN_RESET);
 800148a:	2200      	movs	r2, #0
 800148c:	2120      	movs	r1, #32
 800148e:	482c      	ldr	r0, [pc, #176]	; (8001540 <MX_GPIO_Init+0x158>)
 8001490:	f007 fca6 	bl	8008de0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LED_Pin|TP_D_Pin|TP_C_Pin, GPIO_PIN_RESET);
 8001494:	2200      	movs	r2, #0
 8001496:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 800149a:	482a      	ldr	r0, [pc, #168]	; (8001544 <MX_GPIO_Init+0x15c>)
 800149c:	f007 fca0 	bl	8008de0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, TP_B_Pin|TP_A_Pin|R_SIGN_Pin|L_SIGN_Pin, GPIO_PIN_RESET);
 80014a0:	2200      	movs	r2, #0
 80014a2:	f240 3103 	movw	r1, #771	; 0x303
 80014a6:	4828      	ldr	r0, [pc, #160]	; (8001548 <MX_GPIO_Init+0x160>)
 80014a8:	f007 fc9a 	bl	8008de0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : I2S_EN_Pin */
	GPIO_InitStruct.Pin = I2S_EN_Pin;
 80014ac:	2320      	movs	r3, #32
 80014ae:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b0:	2301      	movs	r3, #1
 80014b2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	2300      	movs	r3, #0
 80014b6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b8:	2300      	movs	r3, #0
 80014ba:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(I2S_EN_GPIO_Port, &GPIO_InitStruct);
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	4619      	mov	r1, r3
 80014c2:	481f      	ldr	r0, [pc, #124]	; (8001540 <MX_GPIO_Init+0x158>)
 80014c4:	f007 fada 	bl	8008a7c <HAL_GPIO_Init>

	/*Configure GPIO pins : LED_Pin TP_D_Pin TP_C_Pin */
	GPIO_InitStruct.Pin = LED_Pin|TP_D_Pin|TP_C_Pin;
 80014c8:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80014cc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ce:	2301      	movs	r3, #1
 80014d0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d2:	2300      	movs	r3, #0
 80014d4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d6:	2300      	movs	r3, #0
 80014d8:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014da:	f107 0314 	add.w	r3, r7, #20
 80014de:	4619      	mov	r1, r3
 80014e0:	4818      	ldr	r0, [pc, #96]	; (8001544 <MX_GPIO_Init+0x15c>)
 80014e2:	f007 facb 	bl	8008a7c <HAL_GPIO_Init>

	/*Configure GPIO pins : TP_B_Pin TP_A_Pin R_SIGN_Pin L_SIGN_Pin */
	GPIO_InitStruct.Pin = TP_B_Pin|TP_A_Pin|R_SIGN_Pin|L_SIGN_Pin;
 80014e6:	f240 3303 	movw	r3, #771	; 0x303
 80014ea:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ec:	2301      	movs	r3, #1
 80014ee:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f0:	2300      	movs	r3, #0
 80014f2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f4:	2300      	movs	r3, #0
 80014f6:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014f8:	f107 0314 	add.w	r3, r7, #20
 80014fc:	4619      	mov	r1, r3
 80014fe:	4812      	ldr	r0, [pc, #72]	; (8001548 <MX_GPIO_Init+0x160>)
 8001500:	f007 fabc 	bl	8008a7c <HAL_GPIO_Init>

	/*Configure GPIO pins : SW_UP_Pin SW_DOWN_Pin SW_LEFT_Pin SW_RIGHT_Pin */
	GPIO_InitStruct.Pin = SW_UP_Pin|SW_DOWN_Pin|SW_LEFT_Pin|SW_RIGHT_Pin;
 8001504:	233c      	movs	r3, #60	; 0x3c
 8001506:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001508:	2300      	movs	r3, #0
 800150a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150c:	2300      	movs	r3, #0
 800150e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001510:	f107 0314 	add.w	r3, r7, #20
 8001514:	4619      	mov	r1, r3
 8001516:	480c      	ldr	r0, [pc, #48]	; (8001548 <MX_GPIO_Init+0x160>)
 8001518:	f007 fab0 	bl	8008a7c <HAL_GPIO_Init>

	/*Configure GPIO pins : ENC_SW_Pin ENC_CLK_Pin ENC_DT_Pin */
	GPIO_InitStruct.Pin = ENC_SW_Pin|ENC_CLK_Pin|ENC_DT_Pin;
 800151c:	2338      	movs	r3, #56	; 0x38
 800151e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001520:	2300      	movs	r3, #0
 8001522:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001524:	2300      	movs	r3, #0
 8001526:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001528:	f107 0314 	add.w	r3, r7, #20
 800152c:	4619      	mov	r1, r3
 800152e:	4805      	ldr	r0, [pc, #20]	; (8001544 <MX_GPIO_Init+0x15c>)
 8001530:	f007 faa4 	bl	8008a7c <HAL_GPIO_Init>

}
 8001534:	bf00      	nop
 8001536:	3728      	adds	r7, #40	; 0x28
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40023800 	.word	0x40023800
 8001540:	40020800 	.word	0x40020800
 8001544:	40020400 	.word	0x40020400
 8001548:	40020c00 	.word	0x40020c00
 800154c:	00000000 	.word	0x00000000

08001550 <HAL_I2SEx_TxRxHalfCpltCallback>:

/* USER CODE BEGIN 4 */
/* ------------------------------------- DSP PROCESS ------------------------------------------ */
void HAL_I2SEx_TxRxHalfCpltCallback(I2S_HandleTypeDef *hi2s){
 8001550:	b5b0      	push	{r4, r5, r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
	L_Samplef = I2S_readWord(0,0);
 8001558:	2100      	movs	r1, #0
 800155a:	2000      	movs	r0, #0
 800155c:	f000 fd82 	bl	8002064 <I2S_readWord>
 8001560:	eef0 7a40 	vmov.f32	s15, s0
 8001564:	4b4c      	ldr	r3, [pc, #304]	; (8001698 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 8001566:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = I2S_readWord(1,0);
 800156a:	2100      	movs	r1, #0
 800156c:	2001      	movs	r0, #1
 800156e:	f000 fd79 	bl	8002064 <I2S_readWord>
 8001572:	eef0 7a40 	vmov.f32	s15, s0
 8001576:	4b49      	ldr	r3, [pc, #292]	; (800169c <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 8001578:	edc3 7a00 	vstr	s15, [r3]

	L_input = L_Samplef;
 800157c:	4b46      	ldr	r3, [pc, #280]	; (8001698 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a47      	ldr	r2, [pc, #284]	; (80016a0 <HAL_I2SEx_TxRxHalfCpltCallback+0x150>)
 8001582:	6013      	str	r3, [r2, #0]
	R_input = R_Samplef;
 8001584:	4b45      	ldr	r3, [pc, #276]	; (800169c <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a46      	ldr	r2, [pc, #280]	; (80016a4 <HAL_I2SEx_TxRxHalfCpltCallback+0x154>)
 800158a:	6013      	str	r3, [r2, #0]

	L_Samplef = L_Samplef * (myPreset[EQ_preset].level_L * 0.01);
 800158c:	4b42      	ldr	r3, [pc, #264]	; (8001698 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4618      	mov	r0, r3
 8001592:	f7fe ffe9 	bl	8000568 <__aeabi_f2d>
 8001596:	4604      	mov	r4, r0
 8001598:	460d      	mov	r5, r1
 800159a:	4b43      	ldr	r3, [pc, #268]	; (80016a8 <HAL_I2SEx_TxRxHalfCpltCallback+0x158>)
 800159c:	f993 3000 	ldrsb.w	r3, [r3]
 80015a0:	4619      	mov	r1, r3
 80015a2:	4a42      	ldr	r2, [pc, #264]	; (80016ac <HAL_I2SEx_TxRxHalfCpltCallback+0x15c>)
 80015a4:	235c      	movs	r3, #92	; 0x5c
 80015a6:	fb03 f301 	mul.w	r3, r3, r1
 80015aa:	4413      	add	r3, r2
 80015ac:	3301      	adds	r3, #1
 80015ae:	f993 3000 	ldrsb.w	r3, [r3]
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7fe ffc6 	bl	8000544 <__aeabi_i2d>
 80015b8:	a335      	add	r3, pc, #212	; (adr r3, 8001690 <HAL_I2SEx_TxRxHalfCpltCallback+0x140>)
 80015ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015be:	f7ff f82b 	bl	8000618 <__aeabi_dmul>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	4620      	mov	r0, r4
 80015c8:	4629      	mov	r1, r5
 80015ca:	f7ff f825 	bl	8000618 <__aeabi_dmul>
 80015ce:	4603      	mov	r3, r0
 80015d0:	460c      	mov	r4, r1
 80015d2:	4618      	mov	r0, r3
 80015d4:	4621      	mov	r1, r4
 80015d6:	f7ff fb17 	bl	8000c08 <__aeabi_d2f>
 80015da:	4602      	mov	r2, r0
 80015dc:	4b2e      	ldr	r3, [pc, #184]	; (8001698 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 80015de:	601a      	str	r2, [r3, #0]
	R_Samplef = R_Samplef * (myPreset[EQ_preset].level_R * 0.01);
 80015e0:	4b2e      	ldr	r3, [pc, #184]	; (800169c <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7fe ffbf 	bl	8000568 <__aeabi_f2d>
 80015ea:	4604      	mov	r4, r0
 80015ec:	460d      	mov	r5, r1
 80015ee:	4b2e      	ldr	r3, [pc, #184]	; (80016a8 <HAL_I2SEx_TxRxHalfCpltCallback+0x158>)
 80015f0:	f993 3000 	ldrsb.w	r3, [r3]
 80015f4:	4619      	mov	r1, r3
 80015f6:	4a2d      	ldr	r2, [pc, #180]	; (80016ac <HAL_I2SEx_TxRxHalfCpltCallback+0x15c>)
 80015f8:	235c      	movs	r3, #92	; 0x5c
 80015fa:	fb03 f301 	mul.w	r3, r3, r1
 80015fe:	4413      	add	r3, r2
 8001600:	f993 3000 	ldrsb.w	r3, [r3]
 8001604:	4618      	mov	r0, r3
 8001606:	f7fe ff9d 	bl	8000544 <__aeabi_i2d>
 800160a:	a321      	add	r3, pc, #132	; (adr r3, 8001690 <HAL_I2SEx_TxRxHalfCpltCallback+0x140>)
 800160c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001610:	f7ff f802 	bl	8000618 <__aeabi_dmul>
 8001614:	4602      	mov	r2, r0
 8001616:	460b      	mov	r3, r1
 8001618:	4620      	mov	r0, r4
 800161a:	4629      	mov	r1, r5
 800161c:	f7fe fffc 	bl	8000618 <__aeabi_dmul>
 8001620:	4603      	mov	r3, r0
 8001622:	460c      	mov	r4, r1
 8001624:	4618      	mov	r0, r3
 8001626:	4621      	mov	r1, r4
 8001628:	f7ff faee 	bl	8000c08 <__aeabi_d2f>
 800162c:	4602      	mov	r2, r0
 800162e:	4b1b      	ldr	r3, [pc, #108]	; (800169c <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 8001630:	601a      	str	r2, [r3, #0]

	L_Samplef = IIR_Left(L_Samplef);
 8001632:	4b19      	ldr	r3, [pc, #100]	; (8001698 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 8001634:	edd3 7a00 	vldr	s15, [r3]
 8001638:	eeb0 0a67 	vmov.f32	s0, s15
 800163c:	f005 f85c 	bl	80066f8 <IIR_Left>
 8001640:	eef0 7a40 	vmov.f32	s15, s0
 8001644:	4b14      	ldr	r3, [pc, #80]	; (8001698 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 8001646:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = IIR_Right(R_Samplef);
 800164a:	4b14      	ldr	r3, [pc, #80]	; (800169c <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 800164c:	edd3 7a00 	vldr	s15, [r3]
 8001650:	eeb0 0a67 	vmov.f32	s0, s15
 8001654:	f004 feb0 	bl	80063b8 <IIR_Right>
 8001658:	eef0 7a40 	vmov.f32	s15, s0
 800165c:	4b0f      	ldr	r3, [pc, #60]	; (800169c <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 800165e:	edc3 7a00 	vstr	s15, [r3]

	I2S_writeWord(L_Samplef, 0, 0);
 8001662:	4b0d      	ldr	r3, [pc, #52]	; (8001698 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 8001664:	edd3 7a00 	vldr	s15, [r3]
 8001668:	2100      	movs	r1, #0
 800166a:	2000      	movs	r0, #0
 800166c:	eeb0 0a67 	vmov.f32	s0, s15
 8001670:	f000 fd42 	bl	80020f8 <I2S_writeWord>
	I2S_writeWord(R_Samplef, 1, 0);
 8001674:	4b09      	ldr	r3, [pc, #36]	; (800169c <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 8001676:	edd3 7a00 	vldr	s15, [r3]
 800167a:	2100      	movs	r1, #0
 800167c:	2001      	movs	r0, #1
 800167e:	eeb0 0a67 	vmov.f32	s0, s15
 8001682:	f000 fd39 	bl	80020f8 <I2S_writeWord>
}
 8001686:	bf00      	nop
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bdb0      	pop	{r4, r5, r7, pc}
 800168e:	bf00      	nop
 8001690:	47ae147b 	.word	0x47ae147b
 8001694:	3f847ae1 	.word	0x3f847ae1
 8001698:	200007d0 	.word	0x200007d0
 800169c:	20001004 	.word	0x20001004
 80016a0:	20000780 	.word	0x20000780
 80016a4:	20000fdc 	.word	0x20000fdc
 80016a8:	200006b2 	.word	0x200006b2
 80016ac:	200008dc 	.word	0x200008dc

080016b0 <HAL_I2SEx_TxRxCpltCallback>:
void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s){
 80016b0:	b5b0      	push	{r4, r5, r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
	L_Samplef = I2S_readWord(0,4);
 80016b8:	2104      	movs	r1, #4
 80016ba:	2000      	movs	r0, #0
 80016bc:	f000 fcd2 	bl	8002064 <I2S_readWord>
 80016c0:	eef0 7a40 	vmov.f32	s15, s0
 80016c4:	4b4c      	ldr	r3, [pc, #304]	; (80017f8 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 80016c6:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = I2S_readWord(1,4);
 80016ca:	2104      	movs	r1, #4
 80016cc:	2001      	movs	r0, #1
 80016ce:	f000 fcc9 	bl	8002064 <I2S_readWord>
 80016d2:	eef0 7a40 	vmov.f32	s15, s0
 80016d6:	4b49      	ldr	r3, [pc, #292]	; (80017fc <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 80016d8:	edc3 7a00 	vstr	s15, [r3]

	L_input = L_Samplef;
 80016dc:	4b46      	ldr	r3, [pc, #280]	; (80017f8 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a47      	ldr	r2, [pc, #284]	; (8001800 <HAL_I2SEx_TxRxCpltCallback+0x150>)
 80016e2:	6013      	str	r3, [r2, #0]
	R_input = R_Samplef;
 80016e4:	4b45      	ldr	r3, [pc, #276]	; (80017fc <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a46      	ldr	r2, [pc, #280]	; (8001804 <HAL_I2SEx_TxRxCpltCallback+0x154>)
 80016ea:	6013      	str	r3, [r2, #0]

	L_Samplef = L_Samplef * (myPreset[EQ_preset].level_L * 0.01);
 80016ec:	4b42      	ldr	r3, [pc, #264]	; (80017f8 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7fe ff39 	bl	8000568 <__aeabi_f2d>
 80016f6:	4604      	mov	r4, r0
 80016f8:	460d      	mov	r5, r1
 80016fa:	4b43      	ldr	r3, [pc, #268]	; (8001808 <HAL_I2SEx_TxRxCpltCallback+0x158>)
 80016fc:	f993 3000 	ldrsb.w	r3, [r3]
 8001700:	4619      	mov	r1, r3
 8001702:	4a42      	ldr	r2, [pc, #264]	; (800180c <HAL_I2SEx_TxRxCpltCallback+0x15c>)
 8001704:	235c      	movs	r3, #92	; 0x5c
 8001706:	fb03 f301 	mul.w	r3, r3, r1
 800170a:	4413      	add	r3, r2
 800170c:	3301      	adds	r3, #1
 800170e:	f993 3000 	ldrsb.w	r3, [r3]
 8001712:	4618      	mov	r0, r3
 8001714:	f7fe ff16 	bl	8000544 <__aeabi_i2d>
 8001718:	a335      	add	r3, pc, #212	; (adr r3, 80017f0 <HAL_I2SEx_TxRxCpltCallback+0x140>)
 800171a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171e:	f7fe ff7b 	bl	8000618 <__aeabi_dmul>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	4620      	mov	r0, r4
 8001728:	4629      	mov	r1, r5
 800172a:	f7fe ff75 	bl	8000618 <__aeabi_dmul>
 800172e:	4603      	mov	r3, r0
 8001730:	460c      	mov	r4, r1
 8001732:	4618      	mov	r0, r3
 8001734:	4621      	mov	r1, r4
 8001736:	f7ff fa67 	bl	8000c08 <__aeabi_d2f>
 800173a:	4602      	mov	r2, r0
 800173c:	4b2e      	ldr	r3, [pc, #184]	; (80017f8 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 800173e:	601a      	str	r2, [r3, #0]
	R_Samplef = R_Samplef * (myPreset[EQ_preset].level_R * 0.01);
 8001740:	4b2e      	ldr	r3, [pc, #184]	; (80017fc <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4618      	mov	r0, r3
 8001746:	f7fe ff0f 	bl	8000568 <__aeabi_f2d>
 800174a:	4604      	mov	r4, r0
 800174c:	460d      	mov	r5, r1
 800174e:	4b2e      	ldr	r3, [pc, #184]	; (8001808 <HAL_I2SEx_TxRxCpltCallback+0x158>)
 8001750:	f993 3000 	ldrsb.w	r3, [r3]
 8001754:	4619      	mov	r1, r3
 8001756:	4a2d      	ldr	r2, [pc, #180]	; (800180c <HAL_I2SEx_TxRxCpltCallback+0x15c>)
 8001758:	235c      	movs	r3, #92	; 0x5c
 800175a:	fb03 f301 	mul.w	r3, r3, r1
 800175e:	4413      	add	r3, r2
 8001760:	f993 3000 	ldrsb.w	r3, [r3]
 8001764:	4618      	mov	r0, r3
 8001766:	f7fe feed 	bl	8000544 <__aeabi_i2d>
 800176a:	a321      	add	r3, pc, #132	; (adr r3, 80017f0 <HAL_I2SEx_TxRxCpltCallback+0x140>)
 800176c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001770:	f7fe ff52 	bl	8000618 <__aeabi_dmul>
 8001774:	4602      	mov	r2, r0
 8001776:	460b      	mov	r3, r1
 8001778:	4620      	mov	r0, r4
 800177a:	4629      	mov	r1, r5
 800177c:	f7fe ff4c 	bl	8000618 <__aeabi_dmul>
 8001780:	4603      	mov	r3, r0
 8001782:	460c      	mov	r4, r1
 8001784:	4618      	mov	r0, r3
 8001786:	4621      	mov	r1, r4
 8001788:	f7ff fa3e 	bl	8000c08 <__aeabi_d2f>
 800178c:	4602      	mov	r2, r0
 800178e:	4b1b      	ldr	r3, [pc, #108]	; (80017fc <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 8001790:	601a      	str	r2, [r3, #0]

	L_Samplef = IIR_Left(L_Samplef);
 8001792:	4b19      	ldr	r3, [pc, #100]	; (80017f8 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 8001794:	edd3 7a00 	vldr	s15, [r3]
 8001798:	eeb0 0a67 	vmov.f32	s0, s15
 800179c:	f004 ffac 	bl	80066f8 <IIR_Left>
 80017a0:	eef0 7a40 	vmov.f32	s15, s0
 80017a4:	4b14      	ldr	r3, [pc, #80]	; (80017f8 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 80017a6:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = IIR_Right(R_Samplef);
 80017aa:	4b14      	ldr	r3, [pc, #80]	; (80017fc <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 80017ac:	edd3 7a00 	vldr	s15, [r3]
 80017b0:	eeb0 0a67 	vmov.f32	s0, s15
 80017b4:	f004 fe00 	bl	80063b8 <IIR_Right>
 80017b8:	eef0 7a40 	vmov.f32	s15, s0
 80017bc:	4b0f      	ldr	r3, [pc, #60]	; (80017fc <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 80017be:	edc3 7a00 	vstr	s15, [r3]

	I2S_writeWord(L_Samplef, 0, 4);
 80017c2:	4b0d      	ldr	r3, [pc, #52]	; (80017f8 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 80017c4:	edd3 7a00 	vldr	s15, [r3]
 80017c8:	2104      	movs	r1, #4
 80017ca:	2000      	movs	r0, #0
 80017cc:	eeb0 0a67 	vmov.f32	s0, s15
 80017d0:	f000 fc92 	bl	80020f8 <I2S_writeWord>
	I2S_writeWord(R_Samplef, 1, 4);
 80017d4:	4b09      	ldr	r3, [pc, #36]	; (80017fc <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 80017d6:	edd3 7a00 	vldr	s15, [r3]
 80017da:	2104      	movs	r1, #4
 80017dc:	2001      	movs	r0, #1
 80017de:	eeb0 0a67 	vmov.f32	s0, s15
 80017e2:	f000 fc89 	bl	80020f8 <I2S_writeWord>
}
 80017e6:	bf00      	nop
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bdb0      	pop	{r4, r5, r7, pc}
 80017ee:	bf00      	nop
 80017f0:	47ae147b 	.word	0x47ae147b
 80017f4:	3f847ae1 	.word	0x3f847ae1
 80017f8:	200007d0 	.word	0x200007d0
 80017fc:	20001004 	.word	0x20001004
 8001800:	20000780 	.word	0x20000780
 8001804:	20000fdc 	.word	0x20000fdc
 8001808:	200006b2 	.word	0x200006b2
 800180c:	200008dc 	.word	0x200008dc

08001810 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
	if(R_input > 1000000){
 8001818:	4b16      	ldr	r3, [pc, #88]	; (8001874 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800181a:	edd3 7a00 	vldr	s15, [r3]
 800181e:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8001878 <HAL_TIM_PeriodElapsedCallback+0x68>
 8001822:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800182a:	dd05      	ble.n	8001838 <HAL_TIM_PeriodElapsedCallback+0x28>
		HAL_GPIO_WritePin(R_SIGN_GPIO_Port, R_SIGN_Pin, 0);
 800182c:	2200      	movs	r2, #0
 800182e:	2101      	movs	r1, #1
 8001830:	4812      	ldr	r0, [pc, #72]	; (800187c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001832:	f007 fad5 	bl	8008de0 <HAL_GPIO_WritePin>
 8001836:	e004      	b.n	8001842 <HAL_TIM_PeriodElapsedCallback+0x32>
	}
	else{
		HAL_GPIO_WritePin(R_SIGN_GPIO_Port, R_SIGN_Pin, 1);
 8001838:	2201      	movs	r2, #1
 800183a:	2101      	movs	r1, #1
 800183c:	480f      	ldr	r0, [pc, #60]	; (800187c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800183e:	f007 facf 	bl	8008de0 <HAL_GPIO_WritePin>
	}
	if(L_input > 1000000){
 8001842:	4b0f      	ldr	r3, [pc, #60]	; (8001880 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001844:	edd3 7a00 	vldr	s15, [r3]
 8001848:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8001878 <HAL_TIM_PeriodElapsedCallback+0x68>
 800184c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001854:	dd05      	ble.n	8001862 <HAL_TIM_PeriodElapsedCallback+0x52>
		HAL_GPIO_WritePin(L_SIGN_GPIO_Port, L_SIGN_Pin, 0);
 8001856:	2200      	movs	r2, #0
 8001858:	2102      	movs	r1, #2
 800185a:	4808      	ldr	r0, [pc, #32]	; (800187c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800185c:	f007 fac0 	bl	8008de0 <HAL_GPIO_WritePin>
	}
	else{
		HAL_GPIO_WritePin(L_SIGN_GPIO_Port, L_SIGN_Pin, 1);
	}
}
 8001860:	e004      	b.n	800186c <HAL_TIM_PeriodElapsedCallback+0x5c>
		HAL_GPIO_WritePin(L_SIGN_GPIO_Port, L_SIGN_Pin, 1);
 8001862:	2201      	movs	r2, #1
 8001864:	2102      	movs	r1, #2
 8001866:	4805      	ldr	r0, [pc, #20]	; (800187c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001868:	f007 faba 	bl	8008de0 <HAL_GPIO_WritePin>
}
 800186c:	bf00      	nop
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	20000fdc 	.word	0x20000fdc
 8001878:	49742400 	.word	0x49742400
 800187c:	40020c00 	.word	0x40020c00
 8001880:	20000780 	.word	0x20000780

08001884 <send_preset>:

_Bool pernahMasuk=0;
uint8_t ukuranMasuk;
_Bool enWritePreset=0;

void send_preset(uint8_t nPreset){
 8001884:	b590      	push	{r4, r7, lr}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	71fb      	strb	r3, [r7, #7]
	for(int j=0; j<MAX_BAND; j++){
 800188e:	2300      	movs	r3, #0
 8001890:	60fb      	str	r3, [r7, #12]
 8001892:	e14d      	b.n	8001b30 <send_preset+0x2ac>
		for(int k=0; k<2; k++){
 8001894:	2300      	movs	r3, #0
 8001896:	60bb      	str	r3, [r7, #8]
 8001898:	e143      	b.n	8001b22 <send_preset+0x29e>
			sprintf(str_preset, "%d", nPreset);
 800189a:	79fb      	ldrb	r3, [r7, #7]
 800189c:	461a      	mov	r2, r3
 800189e:	49a8      	ldr	r1, [pc, #672]	; (8001b40 <send_preset+0x2bc>)
 80018a0:	48a8      	ldr	r0, [pc, #672]	; (8001b44 <send_preset+0x2c0>)
 80018a2:	f00c f8d9 	bl	800da58 <siprintf>
			sprintf(str_band, "%d", j);
 80018a6:	68fa      	ldr	r2, [r7, #12]
 80018a8:	49a5      	ldr	r1, [pc, #660]	; (8001b40 <send_preset+0x2bc>)
 80018aa:	48a7      	ldr	r0, [pc, #668]	; (8001b48 <send_preset+0x2c4>)
 80018ac:	f00c f8d4 	bl	800da58 <siprintf>
			sprintf(str_channel, "%d", k);
 80018b0:	68ba      	ldr	r2, [r7, #8]
 80018b2:	49a3      	ldr	r1, [pc, #652]	; (8001b40 <send_preset+0x2bc>)
 80018b4:	48a5      	ldr	r0, [pc, #660]	; (8001b4c <send_preset+0x2c8>)
 80018b6:	f00c f8cf 	bl	800da58 <siprintf>
			/* L CH */
			if(k==0){
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d14e      	bne.n	800195e <send_preset+0xda>
				sprintf(str_level, "%d", myPreset[nPreset].level_L);
 80018c0:	79fb      	ldrb	r3, [r7, #7]
 80018c2:	4aa3      	ldr	r2, [pc, #652]	; (8001b50 <send_preset+0x2cc>)
 80018c4:	215c      	movs	r1, #92	; 0x5c
 80018c6:	fb01 f303 	mul.w	r3, r1, r3
 80018ca:	4413      	add	r3, r2
 80018cc:	3301      	adds	r3, #1
 80018ce:	f993 3000 	ldrsb.w	r3, [r3]
 80018d2:	461a      	mov	r2, r3
 80018d4:	499a      	ldr	r1, [pc, #616]	; (8001b40 <send_preset+0x2bc>)
 80018d6:	489f      	ldr	r0, [pc, #636]	; (8001b54 <send_preset+0x2d0>)
 80018d8:	f00c f8be 	bl	800da58 <siprintf>
				sprintf(str_gain, "%.1f", myPreset[nPreset].gain_L[j]);
 80018dc:	79fa      	ldrb	r2, [r7, #7]
 80018de:	499c      	ldr	r1, [pc, #624]	; (8001b50 <send_preset+0x2cc>)
 80018e0:	4613      	mov	r3, r2
 80018e2:	005b      	lsls	r3, r3, #1
 80018e4:	4413      	add	r3, r2
 80018e6:	00db      	lsls	r3, r3, #3
 80018e8:	1a9b      	subs	r3, r3, r2
 80018ea:	68fa      	ldr	r2, [r7, #12]
 80018ec:	4413      	add	r3, r2
 80018ee:	3306      	adds	r3, #6
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	440b      	add	r3, r1
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7fe fe36 	bl	8000568 <__aeabi_f2d>
 80018fc:	4603      	mov	r3, r0
 80018fe:	460c      	mov	r4, r1
 8001900:	461a      	mov	r2, r3
 8001902:	4623      	mov	r3, r4
 8001904:	4994      	ldr	r1, [pc, #592]	; (8001b58 <send_preset+0x2d4>)
 8001906:	4895      	ldr	r0, [pc, #596]	; (8001b5c <send_preset+0x2d8>)
 8001908:	f00c f8a6 	bl	800da58 <siprintf>
				sprintf(str_fc, "%lu", myPreset[nPreset].fc_L[j]);
 800190c:	79fa      	ldrb	r2, [r7, #7]
 800190e:	4990      	ldr	r1, [pc, #576]	; (8001b50 <send_preset+0x2cc>)
 8001910:	4613      	mov	r3, r2
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	4413      	add	r3, r2
 8001916:	00db      	lsls	r3, r3, #3
 8001918:	1a9b      	subs	r3, r3, r2
 800191a:	68fa      	ldr	r2, [r7, #12]
 800191c:	4413      	add	r3, r2
 800191e:	3310      	adds	r3, #16
 8001920:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001924:	461a      	mov	r2, r3
 8001926:	498e      	ldr	r1, [pc, #568]	; (8001b60 <send_preset+0x2dc>)
 8001928:	488e      	ldr	r0, [pc, #568]	; (8001b64 <send_preset+0x2e0>)
 800192a:	f00c f895 	bl	800da58 <siprintf>
				if(j>0 && j<4){
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	2b00      	cmp	r3, #0
 8001932:	dd62      	ble.n	80019fa <send_preset+0x176>
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	2b03      	cmp	r3, #3
 8001938:	dc5f      	bgt.n	80019fa <send_preset+0x176>
					sprintf(str_bw, "%d", myPreset[nPreset].bw_L[j-1]);
 800193a:	79fa      	ldrb	r2, [r7, #7]
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	3b01      	subs	r3, #1
 8001940:	4983      	ldr	r1, [pc, #524]	; (8001b50 <send_preset+0x2cc>)
 8001942:	205c      	movs	r0, #92	; 0x5c
 8001944:	fb00 f202 	mul.w	r2, r0, r2
 8001948:	440a      	add	r2, r1
 800194a:	4413      	add	r3, r2
 800194c:	3357      	adds	r3, #87	; 0x57
 800194e:	f993 3000 	ldrsb.w	r3, [r3]
 8001952:	461a      	mov	r2, r3
 8001954:	497a      	ldr	r1, [pc, #488]	; (8001b40 <send_preset+0x2bc>)
 8001956:	4884      	ldr	r0, [pc, #528]	; (8001b68 <send_preset+0x2e4>)
 8001958:	f00c f87e 	bl	800da58 <siprintf>
 800195c:	e04d      	b.n	80019fa <send_preset+0x176>
				}
			}
			/* R CH */
			else{
				sprintf(str_level, "%d", myPreset[nPreset].level_R);
 800195e:	79fb      	ldrb	r3, [r7, #7]
 8001960:	4a7b      	ldr	r2, [pc, #492]	; (8001b50 <send_preset+0x2cc>)
 8001962:	215c      	movs	r1, #92	; 0x5c
 8001964:	fb01 f303 	mul.w	r3, r1, r3
 8001968:	4413      	add	r3, r2
 800196a:	f993 3000 	ldrsb.w	r3, [r3]
 800196e:	461a      	mov	r2, r3
 8001970:	4973      	ldr	r1, [pc, #460]	; (8001b40 <send_preset+0x2bc>)
 8001972:	4878      	ldr	r0, [pc, #480]	; (8001b54 <send_preset+0x2d0>)
 8001974:	f00c f870 	bl	800da58 <siprintf>
				sprintf(str_gain, "%.1f", myPreset[nPreset].gain_R[j]);
 8001978:	79fa      	ldrb	r2, [r7, #7]
 800197a:	4975      	ldr	r1, [pc, #468]	; (8001b50 <send_preset+0x2cc>)
 800197c:	4613      	mov	r3, r2
 800197e:	005b      	lsls	r3, r3, #1
 8001980:	4413      	add	r3, r2
 8001982:	00db      	lsls	r3, r3, #3
 8001984:	1a9b      	subs	r3, r3, r2
 8001986:	68fa      	ldr	r2, [r7, #12]
 8001988:	4413      	add	r3, r2
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	440b      	add	r3, r1
 800198e:	3304      	adds	r3, #4
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4618      	mov	r0, r3
 8001994:	f7fe fde8 	bl	8000568 <__aeabi_f2d>
 8001998:	4603      	mov	r3, r0
 800199a:	460c      	mov	r4, r1
 800199c:	461a      	mov	r2, r3
 800199e:	4623      	mov	r3, r4
 80019a0:	496d      	ldr	r1, [pc, #436]	; (8001b58 <send_preset+0x2d4>)
 80019a2:	486e      	ldr	r0, [pc, #440]	; (8001b5c <send_preset+0x2d8>)
 80019a4:	f00c f858 	bl	800da58 <siprintf>
				sprintf(str_fc, "%lu", myPreset[nPreset].fc_R[j]);
 80019a8:	79fa      	ldrb	r2, [r7, #7]
 80019aa:	4969      	ldr	r1, [pc, #420]	; (8001b50 <send_preset+0x2cc>)
 80019ac:	4613      	mov	r3, r2
 80019ae:	005b      	lsls	r3, r3, #1
 80019b0:	4413      	add	r3, r2
 80019b2:	00db      	lsls	r3, r3, #3
 80019b4:	1a9b      	subs	r3, r3, r2
 80019b6:	68fa      	ldr	r2, [r7, #12]
 80019b8:	4413      	add	r3, r2
 80019ba:	330a      	adds	r3, #10
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	440b      	add	r3, r1
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	461a      	mov	r2, r3
 80019c4:	4966      	ldr	r1, [pc, #408]	; (8001b60 <send_preset+0x2dc>)
 80019c6:	4867      	ldr	r0, [pc, #412]	; (8001b64 <send_preset+0x2e0>)
 80019c8:	f00c f846 	bl	800da58 <siprintf>
				if(j>0 && j<4){
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	dd13      	ble.n	80019fa <send_preset+0x176>
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	2b03      	cmp	r3, #3
 80019d6:	dc10      	bgt.n	80019fa <send_preset+0x176>
					sprintf(str_bw, "%d", myPreset[nPreset].bw_R[j-1]);
 80019d8:	79fa      	ldrb	r2, [r7, #7]
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	3b01      	subs	r3, #1
 80019de:	495c      	ldr	r1, [pc, #368]	; (8001b50 <send_preset+0x2cc>)
 80019e0:	205c      	movs	r0, #92	; 0x5c
 80019e2:	fb00 f202 	mul.w	r2, r0, r2
 80019e6:	440a      	add	r2, r1
 80019e8:	4413      	add	r3, r2
 80019ea:	3354      	adds	r3, #84	; 0x54
 80019ec:	f993 3000 	ldrsb.w	r3, [r3]
 80019f0:	461a      	mov	r2, r3
 80019f2:	4953      	ldr	r1, [pc, #332]	; (8001b40 <send_preset+0x2bc>)
 80019f4:	485c      	ldr	r0, [pc, #368]	; (8001b68 <send_preset+0x2e4>)
 80019f6:	f00c f82f 	bl	800da58 <siprintf>
				}
			}

			strcpy(str_temp, str_preset);	strcat(str_temp, "#");
 80019fa:	4952      	ldr	r1, [pc, #328]	; (8001b44 <send_preset+0x2c0>)
 80019fc:	485b      	ldr	r0, [pc, #364]	; (8001b6c <send_preset+0x2e8>)
 80019fe:	f00c f85a 	bl	800dab6 <strcpy>
 8001a02:	485a      	ldr	r0, [pc, #360]	; (8001b6c <send_preset+0x2e8>)
 8001a04:	f7fe fbee 	bl	80001e4 <strlen>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	4b57      	ldr	r3, [pc, #348]	; (8001b6c <send_preset+0x2e8>)
 8001a0e:	4413      	add	r3, r2
 8001a10:	4957      	ldr	r1, [pc, #348]	; (8001b70 <send_preset+0x2ec>)
 8001a12:	461a      	mov	r2, r3
 8001a14:	460b      	mov	r3, r1
 8001a16:	881b      	ldrh	r3, [r3, #0]
 8001a18:	8013      	strh	r3, [r2, #0]
			strcat(str_temp, str_band);		strcat(str_temp, "#");
 8001a1a:	494b      	ldr	r1, [pc, #300]	; (8001b48 <send_preset+0x2c4>)
 8001a1c:	4853      	ldr	r0, [pc, #332]	; (8001b6c <send_preset+0x2e8>)
 8001a1e:	f00c f83b 	bl	800da98 <strcat>
 8001a22:	4852      	ldr	r0, [pc, #328]	; (8001b6c <send_preset+0x2e8>)
 8001a24:	f7fe fbde 	bl	80001e4 <strlen>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	4b4f      	ldr	r3, [pc, #316]	; (8001b6c <send_preset+0x2e8>)
 8001a2e:	4413      	add	r3, r2
 8001a30:	494f      	ldr	r1, [pc, #316]	; (8001b70 <send_preset+0x2ec>)
 8001a32:	461a      	mov	r2, r3
 8001a34:	460b      	mov	r3, r1
 8001a36:	881b      	ldrh	r3, [r3, #0]
 8001a38:	8013      	strh	r3, [r2, #0]
			strcat(str_temp, str_channel);	strcat(str_temp, "#");
 8001a3a:	4944      	ldr	r1, [pc, #272]	; (8001b4c <send_preset+0x2c8>)
 8001a3c:	484b      	ldr	r0, [pc, #300]	; (8001b6c <send_preset+0x2e8>)
 8001a3e:	f00c f82b 	bl	800da98 <strcat>
 8001a42:	484a      	ldr	r0, [pc, #296]	; (8001b6c <send_preset+0x2e8>)
 8001a44:	f7fe fbce 	bl	80001e4 <strlen>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	4b47      	ldr	r3, [pc, #284]	; (8001b6c <send_preset+0x2e8>)
 8001a4e:	4413      	add	r3, r2
 8001a50:	4947      	ldr	r1, [pc, #284]	; (8001b70 <send_preset+0x2ec>)
 8001a52:	461a      	mov	r2, r3
 8001a54:	460b      	mov	r3, r1
 8001a56:	881b      	ldrh	r3, [r3, #0]
 8001a58:	8013      	strh	r3, [r2, #0]
			strcat(str_temp, str_level);	strcat(str_temp, "#");
 8001a5a:	493e      	ldr	r1, [pc, #248]	; (8001b54 <send_preset+0x2d0>)
 8001a5c:	4843      	ldr	r0, [pc, #268]	; (8001b6c <send_preset+0x2e8>)
 8001a5e:	f00c f81b 	bl	800da98 <strcat>
 8001a62:	4842      	ldr	r0, [pc, #264]	; (8001b6c <send_preset+0x2e8>)
 8001a64:	f7fe fbbe 	bl	80001e4 <strlen>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	4b3f      	ldr	r3, [pc, #252]	; (8001b6c <send_preset+0x2e8>)
 8001a6e:	4413      	add	r3, r2
 8001a70:	493f      	ldr	r1, [pc, #252]	; (8001b70 <send_preset+0x2ec>)
 8001a72:	461a      	mov	r2, r3
 8001a74:	460b      	mov	r3, r1
 8001a76:	881b      	ldrh	r3, [r3, #0]
 8001a78:	8013      	strh	r3, [r2, #0]
			strcat(str_temp, str_gain);		strcat(str_temp, "#");
 8001a7a:	4938      	ldr	r1, [pc, #224]	; (8001b5c <send_preset+0x2d8>)
 8001a7c:	483b      	ldr	r0, [pc, #236]	; (8001b6c <send_preset+0x2e8>)
 8001a7e:	f00c f80b 	bl	800da98 <strcat>
 8001a82:	483a      	ldr	r0, [pc, #232]	; (8001b6c <send_preset+0x2e8>)
 8001a84:	f7fe fbae 	bl	80001e4 <strlen>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	4b37      	ldr	r3, [pc, #220]	; (8001b6c <send_preset+0x2e8>)
 8001a8e:	4413      	add	r3, r2
 8001a90:	4937      	ldr	r1, [pc, #220]	; (8001b70 <send_preset+0x2ec>)
 8001a92:	461a      	mov	r2, r3
 8001a94:	460b      	mov	r3, r1
 8001a96:	881b      	ldrh	r3, [r3, #0]
 8001a98:	8013      	strh	r3, [r2, #0]

			if(j>0 && j<4){
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	dd23      	ble.n	8001ae8 <send_preset+0x264>
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	2b03      	cmp	r3, #3
 8001aa4:	dc20      	bgt.n	8001ae8 <send_preset+0x264>
				strcat(str_temp, str_fc);	strcat(str_temp, "#");
 8001aa6:	492f      	ldr	r1, [pc, #188]	; (8001b64 <send_preset+0x2e0>)
 8001aa8:	4830      	ldr	r0, [pc, #192]	; (8001b6c <send_preset+0x2e8>)
 8001aaa:	f00b fff5 	bl	800da98 <strcat>
 8001aae:	482f      	ldr	r0, [pc, #188]	; (8001b6c <send_preset+0x2e8>)
 8001ab0:	f7fe fb98 	bl	80001e4 <strlen>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	4b2c      	ldr	r3, [pc, #176]	; (8001b6c <send_preset+0x2e8>)
 8001aba:	4413      	add	r3, r2
 8001abc:	492c      	ldr	r1, [pc, #176]	; (8001b70 <send_preset+0x2ec>)
 8001abe:	461a      	mov	r2, r3
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	881b      	ldrh	r3, [r3, #0]
 8001ac4:	8013      	strh	r3, [r2, #0]
				strcat(str_temp, str_bw);	strcat(str_temp, "$");
 8001ac6:	4928      	ldr	r1, [pc, #160]	; (8001b68 <send_preset+0x2e4>)
 8001ac8:	4828      	ldr	r0, [pc, #160]	; (8001b6c <send_preset+0x2e8>)
 8001aca:	f00b ffe5 	bl	800da98 <strcat>
 8001ace:	4827      	ldr	r0, [pc, #156]	; (8001b6c <send_preset+0x2e8>)
 8001ad0:	f7fe fb88 	bl	80001e4 <strlen>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	4b24      	ldr	r3, [pc, #144]	; (8001b6c <send_preset+0x2e8>)
 8001ada:	4413      	add	r3, r2
 8001adc:	4925      	ldr	r1, [pc, #148]	; (8001b74 <send_preset+0x2f0>)
 8001ade:	461a      	mov	r2, r3
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	881b      	ldrh	r3, [r3, #0]
 8001ae4:	8013      	strh	r3, [r2, #0]
 8001ae6:	e00f      	b.n	8001b08 <send_preset+0x284>
			}
			else{
				strcat(str_temp, str_fc);	strcat(str_temp, "$");
 8001ae8:	491e      	ldr	r1, [pc, #120]	; (8001b64 <send_preset+0x2e0>)
 8001aea:	4820      	ldr	r0, [pc, #128]	; (8001b6c <send_preset+0x2e8>)
 8001aec:	f00b ffd4 	bl	800da98 <strcat>
 8001af0:	481e      	ldr	r0, [pc, #120]	; (8001b6c <send_preset+0x2e8>)
 8001af2:	f7fe fb77 	bl	80001e4 <strlen>
 8001af6:	4603      	mov	r3, r0
 8001af8:	461a      	mov	r2, r3
 8001afa:	4b1c      	ldr	r3, [pc, #112]	; (8001b6c <send_preset+0x2e8>)
 8001afc:	4413      	add	r3, r2
 8001afe:	491d      	ldr	r1, [pc, #116]	; (8001b74 <send_preset+0x2f0>)
 8001b00:	461a      	mov	r2, r3
 8001b02:	460b      	mov	r3, r1
 8001b04:	881b      	ldrh	r3, [r3, #0]
 8001b06:	8013      	strh	r3, [r2, #0]
			}

			HAL_UART_Transmit(&huart1, (uint8_t*)str_temp, strlen(str_temp),100);
 8001b08:	4818      	ldr	r0, [pc, #96]	; (8001b6c <send_preset+0x2e8>)
 8001b0a:	f7fe fb6b 	bl	80001e4 <strlen>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	b29a      	uxth	r2, r3
 8001b12:	2364      	movs	r3, #100	; 0x64
 8001b14:	4915      	ldr	r1, [pc, #84]	; (8001b6c <send_preset+0x2e8>)
 8001b16:	4818      	ldr	r0, [pc, #96]	; (8001b78 <send_preset+0x2f4>)
 8001b18:	f00a fbf0 	bl	800c2fc <HAL_UART_Transmit>
		for(int k=0; k<2; k++){
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	3301      	adds	r3, #1
 8001b20:	60bb      	str	r3, [r7, #8]
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	f77f aeb8 	ble.w	800189a <send_preset+0x16>
	for(int j=0; j<MAX_BAND; j++){
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	60fb      	str	r3, [r7, #12]
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	2b04      	cmp	r3, #4
 8001b34:	f77f aeae 	ble.w	8001894 <send_preset+0x10>
		}
	}
}
 8001b38:	bf00      	nop
 8001b3a:	3714      	adds	r7, #20
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd90      	pop	{r4, r7, pc}
 8001b40:	08012880 	.word	0x08012880
 8001b44:	200007b4 	.word	0x200007b4
 8001b48:	20000d28 	.word	0x20000d28
 8001b4c:	200006b0 	.word	0x200006b0
 8001b50:	200008dc 	.word	0x200008dc
 8001b54:	20000da0 	.word	0x20000da0
 8001b58:	08012884 	.word	0x08012884
 8001b5c:	20000788 	.word	0x20000788
 8001b60:	0801288c 	.word	0x0801288c
 8001b64:	200007ec 	.word	0x200007ec
 8001b68:	20000784 	.word	0x20000784
 8001b6c:	200007f4 	.word	0x200007f4
 8001b70:	08012890 	.word	0x08012890
 8001b74:	08012894 	.word	0x08012894
 8001b78:	20000888 	.word	0x20000888

08001b7c <HAL_UART_RxCpltCallback>:



//char *token;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001b7c:	b5b0      	push	{r4, r5, r7, lr}
 8001b7e:	b090      	sub	sp, #64	; 0x40
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
	static uint8_t pos;
	char temp[50];
	char *token;
	data_serial_rx[pos] = buff_uart[0];
 8001b84:	4bab      	ldr	r3, [pc, #684]	; (8001e34 <HAL_UART_RxCpltCallback+0x2b8>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	461a      	mov	r2, r3
 8001b8a:	4bab      	ldr	r3, [pc, #684]	; (8001e38 <HAL_UART_RxCpltCallback+0x2bc>)
 8001b8c:	7819      	ldrb	r1, [r3, #0]
 8001b8e:	4bab      	ldr	r3, [pc, #684]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001b90:	5499      	strb	r1, [r3, r2]
	pos++;
 8001b92:	4ba8      	ldr	r3, [pc, #672]	; (8001e34 <HAL_UART_RxCpltCallback+0x2b8>)
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	3301      	adds	r3, #1
 8001b98:	b2da      	uxtb	r2, r3
 8001b9a:	4ba6      	ldr	r3, [pc, #664]	; (8001e34 <HAL_UART_RxCpltCallback+0x2b8>)
 8001b9c:	701a      	strb	r2, [r3, #0]
	if(buff_uart[0]=='$') {
 8001b9e:	4ba6      	ldr	r3, [pc, #664]	; (8001e38 <HAL_UART_RxCpltCallback+0x2bc>)
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	2b24      	cmp	r3, #36	; 0x24
 8001ba4:	f040 81eb 	bne.w	8001f7e <HAL_UART_RxCpltCallback+0x402>
		pos=0;
 8001ba8:	4ba2      	ldr	r3, [pc, #648]	; (8001e34 <HAL_UART_RxCpltCallback+0x2b8>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	701a      	strb	r2, [r3, #0]
		ukuran=strlen(data_serial_rx);
 8001bae:	48a3      	ldr	r0, [pc, #652]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001bb0:	f7fe fb18 	bl	80001e4 <strlen>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	b2da      	uxtb	r2, r3
 8001bb8:	4ba1      	ldr	r3, [pc, #644]	; (8001e40 <HAL_UART_RxCpltCallback+0x2c4>)
 8001bba:	701a      	strb	r2, [r3, #0]
		if(strcmp(data_serial_rx, "RP0$")==0){
 8001bbc:	49a1      	ldr	r1, [pc, #644]	; (8001e44 <HAL_UART_RxCpltCallback+0x2c8>)
 8001bbe:	489f      	ldr	r0, [pc, #636]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001bc0:	f7fe fb06 	bl	80001d0 <strcmp>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d103      	bne.n	8001bd2 <HAL_UART_RxCpltCallback+0x56>
			send_preset(0);
 8001bca:	2000      	movs	r0, #0
 8001bcc:	f7ff fe5a 	bl	8001884 <send_preset>
 8001bd0:	e06c      	b.n	8001cac <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP1$")==0){
 8001bd2:	499d      	ldr	r1, [pc, #628]	; (8001e48 <HAL_UART_RxCpltCallback+0x2cc>)
 8001bd4:	4899      	ldr	r0, [pc, #612]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001bd6:	f7fe fafb 	bl	80001d0 <strcmp>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d103      	bne.n	8001be8 <HAL_UART_RxCpltCallback+0x6c>
			send_preset(1);
 8001be0:	2001      	movs	r0, #1
 8001be2:	f7ff fe4f 	bl	8001884 <send_preset>
 8001be6:	e061      	b.n	8001cac <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP2$")==0){
 8001be8:	4998      	ldr	r1, [pc, #608]	; (8001e4c <HAL_UART_RxCpltCallback+0x2d0>)
 8001bea:	4894      	ldr	r0, [pc, #592]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001bec:	f7fe faf0 	bl	80001d0 <strcmp>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d103      	bne.n	8001bfe <HAL_UART_RxCpltCallback+0x82>
			send_preset(2);
 8001bf6:	2002      	movs	r0, #2
 8001bf8:	f7ff fe44 	bl	8001884 <send_preset>
 8001bfc:	e056      	b.n	8001cac <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP3$")==0){
 8001bfe:	4994      	ldr	r1, [pc, #592]	; (8001e50 <HAL_UART_RxCpltCallback+0x2d4>)
 8001c00:	488e      	ldr	r0, [pc, #568]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001c02:	f7fe fae5 	bl	80001d0 <strcmp>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d103      	bne.n	8001c14 <HAL_UART_RxCpltCallback+0x98>
			send_preset(3);
 8001c0c:	2003      	movs	r0, #3
 8001c0e:	f7ff fe39 	bl	8001884 <send_preset>
 8001c12:	e04b      	b.n	8001cac <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP4$")==0){
 8001c14:	498f      	ldr	r1, [pc, #572]	; (8001e54 <HAL_UART_RxCpltCallback+0x2d8>)
 8001c16:	4889      	ldr	r0, [pc, #548]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001c18:	f7fe fada 	bl	80001d0 <strcmp>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d103      	bne.n	8001c2a <HAL_UART_RxCpltCallback+0xae>
			send_preset(4);
 8001c22:	2004      	movs	r0, #4
 8001c24:	f7ff fe2e 	bl	8001884 <send_preset>
 8001c28:	e040      	b.n	8001cac <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP5$")==0){
 8001c2a:	498b      	ldr	r1, [pc, #556]	; (8001e58 <HAL_UART_RxCpltCallback+0x2dc>)
 8001c2c:	4883      	ldr	r0, [pc, #524]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001c2e:	f7fe facf 	bl	80001d0 <strcmp>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d103      	bne.n	8001c40 <HAL_UART_RxCpltCallback+0xc4>
			send_preset(5);
 8001c38:	2005      	movs	r0, #5
 8001c3a:	f7ff fe23 	bl	8001884 <send_preset>
 8001c3e:	e035      	b.n	8001cac <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP6$")==0){
 8001c40:	4986      	ldr	r1, [pc, #536]	; (8001e5c <HAL_UART_RxCpltCallback+0x2e0>)
 8001c42:	487e      	ldr	r0, [pc, #504]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001c44:	f7fe fac4 	bl	80001d0 <strcmp>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d103      	bne.n	8001c56 <HAL_UART_RxCpltCallback+0xda>
			send_preset(6);
 8001c4e:	2006      	movs	r0, #6
 8001c50:	f7ff fe18 	bl	8001884 <send_preset>
 8001c54:	e02a      	b.n	8001cac <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP7$")==0){
 8001c56:	4982      	ldr	r1, [pc, #520]	; (8001e60 <HAL_UART_RxCpltCallback+0x2e4>)
 8001c58:	4878      	ldr	r0, [pc, #480]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001c5a:	f7fe fab9 	bl	80001d0 <strcmp>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d103      	bne.n	8001c6c <HAL_UART_RxCpltCallback+0xf0>
			send_preset(7);
 8001c64:	2007      	movs	r0, #7
 8001c66:	f7ff fe0d 	bl	8001884 <send_preset>
 8001c6a:	e01f      	b.n	8001cac <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP8$")==0){
 8001c6c:	497d      	ldr	r1, [pc, #500]	; (8001e64 <HAL_UART_RxCpltCallback+0x2e8>)
 8001c6e:	4873      	ldr	r0, [pc, #460]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001c70:	f7fe faae 	bl	80001d0 <strcmp>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d103      	bne.n	8001c82 <HAL_UART_RxCpltCallback+0x106>
			send_preset(8);
 8001c7a:	2008      	movs	r0, #8
 8001c7c:	f7ff fe02 	bl	8001884 <send_preset>
 8001c80:	e014      	b.n	8001cac <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP9$")==0){
 8001c82:	4979      	ldr	r1, [pc, #484]	; (8001e68 <HAL_UART_RxCpltCallback+0x2ec>)
 8001c84:	486d      	ldr	r0, [pc, #436]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001c86:	f7fe faa3 	bl	80001d0 <strcmp>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d103      	bne.n	8001c98 <HAL_UART_RxCpltCallback+0x11c>
			send_preset(9);
 8001c90:	2009      	movs	r0, #9
 8001c92:	f7ff fdf7 	bl	8001884 <send_preset>
 8001c96:	e009      	b.n	8001cac <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "WP$")==0){
 8001c98:	4974      	ldr	r1, [pc, #464]	; (8001e6c <HAL_UART_RxCpltCallback+0x2f0>)
 8001c9a:	4868      	ldr	r0, [pc, #416]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001c9c:	f7fe fa98 	bl	80001d0 <strcmp>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d102      	bne.n	8001cac <HAL_UART_RxCpltCallback+0x130>
			enWritePreset=1;
 8001ca6:	4b72      	ldr	r3, [pc, #456]	; (8001e70 <HAL_UART_RxCpltCallback+0x2f4>)
 8001ca8:	2201      	movs	r2, #1
 8001caa:	701a      	strb	r2, [r3, #0]
		}

		if(enWritePreset==1){
 8001cac:	4b70      	ldr	r3, [pc, #448]	; (8001e70 <HAL_UART_RxCpltCallback+0x2f4>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	f000 815b 	beq.w	8001f6c <HAL_UART_RxCpltCallback+0x3f0>
			if(strcmp(data_serial_rx, "WP$")!=0){
 8001cb6:	496d      	ldr	r1, [pc, #436]	; (8001e6c <HAL_UART_RxCpltCallback+0x2f0>)
 8001cb8:	4860      	ldr	r0, [pc, #384]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001cba:	f7fe fa89 	bl	80001d0 <strcmp>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	f000 8153 	beq.w	8001f6c <HAL_UART_RxCpltCallback+0x3f0>
				strcpy(temp,data_serial_rx);
 8001cc6:	f107 0308 	add.w	r3, r7, #8
 8001cca:	495c      	ldr	r1, [pc, #368]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f00b fef2 	bl	800dab6 <strcpy>
				/* get the first token */
				token = strtok(temp, "#");
 8001cd2:	f107 0308 	add.w	r3, r7, #8
 8001cd6:	4967      	ldr	r1, [pc, #412]	; (8001e74 <HAL_UART_RxCpltCallback+0x2f8>)
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f00c fd19 	bl	800e710 <strtok>
 8001cde:	63f8      	str	r0, [r7, #60]	; 0x3c
				int8_t pPos=0;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
				/* walk through other tokens */
				while( token != NULL ) {
 8001ce6:	e010      	b.n	8001d0a <HAL_UART_RxCpltCallback+0x18e>
					str_param_EQ[pPos++] = token;
 8001ce8:	f997 203b 	ldrsb.w	r2, [r7, #59]	; 0x3b
 8001cec:	b2d3      	uxtb	r3, r2
 8001cee:	3301      	adds	r3, #1
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8001cf6:	4611      	mov	r1, r2
 8001cf8:	4a5f      	ldr	r2, [pc, #380]	; (8001e78 <HAL_UART_RxCpltCallback+0x2fc>)
 8001cfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cfc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
					token = strtok(NULL, "#");
 8001d00:	495c      	ldr	r1, [pc, #368]	; (8001e74 <HAL_UART_RxCpltCallback+0x2f8>)
 8001d02:	2000      	movs	r0, #0
 8001d04:	f00c fd04 	bl	800e710 <strtok>
 8001d08:	63f8      	str	r0, [r7, #60]	; 0x3c
				while( token != NULL ) {
 8001d0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d1eb      	bne.n	8001ce8 <HAL_UART_RxCpltCallback+0x16c>
				}
				EQ_preset = atoi(str_param_EQ[0]);
 8001d10:	4b59      	ldr	r3, [pc, #356]	; (8001e78 <HAL_UART_RxCpltCallback+0x2fc>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4618      	mov	r0, r3
 8001d16:	f00b f940 	bl	800cf9a <atoi>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	b25a      	sxtb	r2, r3
 8001d1e:	4b57      	ldr	r3, [pc, #348]	; (8001e7c <HAL_UART_RxCpltCallback+0x300>)
 8001d20:	701a      	strb	r2, [r3, #0]
				EQ_band = atoi(str_param_EQ[1]);
 8001d22:	4b55      	ldr	r3, [pc, #340]	; (8001e78 <HAL_UART_RxCpltCallback+0x2fc>)
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f00b f937 	bl	800cf9a <atoi>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	b25a      	sxtb	r2, r3
 8001d30:	4b53      	ldr	r3, [pc, #332]	; (8001e80 <HAL_UART_RxCpltCallback+0x304>)
 8001d32:	701a      	strb	r2, [r3, #0]
				EQ_channel = atoi(str_param_EQ[2]);
 8001d34:	4b50      	ldr	r3, [pc, #320]	; (8001e78 <HAL_UART_RxCpltCallback+0x2fc>)
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f00b f92e 	bl	800cf9a <atoi>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	b25a      	sxtb	r2, r3
 8001d42:	4b50      	ldr	r3, [pc, #320]	; (8001e84 <HAL_UART_RxCpltCallback+0x308>)
 8001d44:	701a      	strb	r2, [r3, #0]

				if(EQ_channel==0){
 8001d46:	4b4f      	ldr	r3, [pc, #316]	; (8001e84 <HAL_UART_RxCpltCallback+0x308>)
 8001d48:	f993 3000 	ldrsb.w	r3, [r3]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	f040 809d 	bne.w	8001e8c <HAL_UART_RxCpltCallback+0x310>
					myPreset[EQ_preset].level_L = atoi(str_param_EQ[3]);
 8001d52:	4b49      	ldr	r3, [pc, #292]	; (8001e78 <HAL_UART_RxCpltCallback+0x2fc>)
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f00b f91f 	bl	800cf9a <atoi>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	4b47      	ldr	r3, [pc, #284]	; (8001e7c <HAL_UART_RxCpltCallback+0x300>)
 8001d60:	f993 3000 	ldrsb.w	r3, [r3]
 8001d64:	4618      	mov	r0, r3
 8001d66:	b251      	sxtb	r1, r2
 8001d68:	4a47      	ldr	r2, [pc, #284]	; (8001e88 <HAL_UART_RxCpltCallback+0x30c>)
 8001d6a:	235c      	movs	r3, #92	; 0x5c
 8001d6c:	fb03 f300 	mul.w	r3, r3, r0
 8001d70:	4413      	add	r3, r2
 8001d72:	3301      	adds	r3, #1
 8001d74:	460a      	mov	r2, r1
 8001d76:	701a      	strb	r2, [r3, #0]
					myPreset[EQ_preset].gain_L[EQ_band] = atof(str_param_EQ[4]);
 8001d78:	4b3f      	ldr	r3, [pc, #252]	; (8001e78 <HAL_UART_RxCpltCallback+0x2fc>)
 8001d7a:	691b      	ldr	r3, [r3, #16]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f00b f909 	bl	800cf94 <atof>
 8001d82:	ec52 1b10 	vmov	r1, r2, d0
 8001d86:	4b3d      	ldr	r3, [pc, #244]	; (8001e7c <HAL_UART_RxCpltCallback+0x300>)
 8001d88:	f993 3000 	ldrsb.w	r3, [r3]
 8001d8c:	461c      	mov	r4, r3
 8001d8e:	4b3c      	ldr	r3, [pc, #240]	; (8001e80 <HAL_UART_RxCpltCallback+0x304>)
 8001d90:	f993 3000 	ldrsb.w	r3, [r3]
 8001d94:	461d      	mov	r5, r3
 8001d96:	4608      	mov	r0, r1
 8001d98:	4611      	mov	r1, r2
 8001d9a:	f7fe ff35 	bl	8000c08 <__aeabi_d2f>
 8001d9e:	4601      	mov	r1, r0
 8001da0:	4a39      	ldr	r2, [pc, #228]	; (8001e88 <HAL_UART_RxCpltCallback+0x30c>)
 8001da2:	4623      	mov	r3, r4
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	4423      	add	r3, r4
 8001da8:	00db      	lsls	r3, r3, #3
 8001daa:	1b1b      	subs	r3, r3, r4
 8001dac:	442b      	add	r3, r5
 8001dae:	3306      	adds	r3, #6
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	4413      	add	r3, r2
 8001db4:	6019      	str	r1, [r3, #0]
					myPreset[EQ_preset].fc_L[EQ_band] = atoi(str_param_EQ[5]);
 8001db6:	4b30      	ldr	r3, [pc, #192]	; (8001e78 <HAL_UART_RxCpltCallback+0x2fc>)
 8001db8:	695b      	ldr	r3, [r3, #20]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f00b f8ed 	bl	800cf9a <atoi>
 8001dc0:	4601      	mov	r1, r0
 8001dc2:	4b2e      	ldr	r3, [pc, #184]	; (8001e7c <HAL_UART_RxCpltCallback+0x300>)
 8001dc4:	f993 3000 	ldrsb.w	r3, [r3]
 8001dc8:	461a      	mov	r2, r3
 8001dca:	4b2d      	ldr	r3, [pc, #180]	; (8001e80 <HAL_UART_RxCpltCallback+0x304>)
 8001dcc:	f993 3000 	ldrsb.w	r3, [r3]
 8001dd0:	461c      	mov	r4, r3
 8001dd2:	4608      	mov	r0, r1
 8001dd4:	492c      	ldr	r1, [pc, #176]	; (8001e88 <HAL_UART_RxCpltCallback+0x30c>)
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	005b      	lsls	r3, r3, #1
 8001dda:	4413      	add	r3, r2
 8001ddc:	00db      	lsls	r3, r3, #3
 8001dde:	1a9b      	subs	r3, r3, r2
 8001de0:	4423      	add	r3, r4
 8001de2:	3310      	adds	r3, #16
 8001de4:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
					if(EQ_band>0 && EQ_band<4){
 8001de8:	4b25      	ldr	r3, [pc, #148]	; (8001e80 <HAL_UART_RxCpltCallback+0x304>)
 8001dea:	f993 3000 	ldrsb.w	r3, [r3]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	f340 80b9 	ble.w	8001f66 <HAL_UART_RxCpltCallback+0x3ea>
 8001df4:	4b22      	ldr	r3, [pc, #136]	; (8001e80 <HAL_UART_RxCpltCallback+0x304>)
 8001df6:	f993 3000 	ldrsb.w	r3, [r3]
 8001dfa:	2b03      	cmp	r3, #3
 8001dfc:	f300 80b3 	bgt.w	8001f66 <HAL_UART_RxCpltCallback+0x3ea>
						myPreset[EQ_preset].bw_L[EQ_band-1] = atoi(str_param_EQ[6]);
 8001e00:	4b1d      	ldr	r3, [pc, #116]	; (8001e78 <HAL_UART_RxCpltCallback+0x2fc>)
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f00b f8c8 	bl	800cf9a <atoi>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	4b1b      	ldr	r3, [pc, #108]	; (8001e7c <HAL_UART_RxCpltCallback+0x300>)
 8001e0e:	f993 3000 	ldrsb.w	r3, [r3]
 8001e12:	461c      	mov	r4, r3
 8001e14:	4b1a      	ldr	r3, [pc, #104]	; (8001e80 <HAL_UART_RxCpltCallback+0x304>)
 8001e16:	f993 3000 	ldrsb.w	r3, [r3]
 8001e1a:	3b01      	subs	r3, #1
 8001e1c:	b250      	sxtb	r0, r2
 8001e1e:	491a      	ldr	r1, [pc, #104]	; (8001e88 <HAL_UART_RxCpltCallback+0x30c>)
 8001e20:	225c      	movs	r2, #92	; 0x5c
 8001e22:	fb02 f204 	mul.w	r2, r2, r4
 8001e26:	440a      	add	r2, r1
 8001e28:	4413      	add	r3, r2
 8001e2a:	3357      	adds	r3, #87	; 0x57
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	701a      	strb	r2, [r3, #0]
 8001e30:	e099      	b.n	8001f66 <HAL_UART_RxCpltCallback+0x3ea>
 8001e32:	bf00      	nop
 8001e34:	2000021a 	.word	0x2000021a
 8001e38:	20000d7c 	.word	0x20000d7c
 8001e3c:	20000d44 	.word	0x20000d44
 8001e40:	20000fe0 	.word	0x20000fe0
 8001e44:	08012898 	.word	0x08012898
 8001e48:	080128a0 	.word	0x080128a0
 8001e4c:	080128a8 	.word	0x080128a8
 8001e50:	080128b0 	.word	0x080128b0
 8001e54:	080128b8 	.word	0x080128b8
 8001e58:	080128c0 	.word	0x080128c0
 8001e5c:	080128c8 	.word	0x080128c8
 8001e60:	080128d0 	.word	0x080128d0
 8001e64:	080128d8 	.word	0x080128d8
 8001e68:	080128e0 	.word	0x080128e0
 8001e6c:	080128e8 	.word	0x080128e8
 8001e70:	20000219 	.word	0x20000219
 8001e74:	08012890 	.word	0x08012890
 8001e78:	20000cd8 	.word	0x20000cd8
 8001e7c:	200006b2 	.word	0x200006b2
 8001e80:	20000d04 	.word	0x20000d04
 8001e84:	200006ac 	.word	0x200006ac
 8001e88:	200008dc 	.word	0x200008dc
					}
				}
				else{
					myPreset[EQ_preset].level_R = atoi(str_param_EQ[3]);
 8001e8c:	4b3e      	ldr	r3, [pc, #248]	; (8001f88 <HAL_UART_RxCpltCallback+0x40c>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f00b f882 	bl	800cf9a <atoi>
 8001e96:	4602      	mov	r2, r0
 8001e98:	4b3c      	ldr	r3, [pc, #240]	; (8001f8c <HAL_UART_RxCpltCallback+0x410>)
 8001e9a:	f993 3000 	ldrsb.w	r3, [r3]
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	b251      	sxtb	r1, r2
 8001ea2:	4a3b      	ldr	r2, [pc, #236]	; (8001f90 <HAL_UART_RxCpltCallback+0x414>)
 8001ea4:	235c      	movs	r3, #92	; 0x5c
 8001ea6:	fb03 f300 	mul.w	r3, r3, r0
 8001eaa:	4413      	add	r3, r2
 8001eac:	460a      	mov	r2, r1
 8001eae:	701a      	strb	r2, [r3, #0]
					myPreset[EQ_preset].gain_R[EQ_band] = atof(str_param_EQ[4]);
 8001eb0:	4b35      	ldr	r3, [pc, #212]	; (8001f88 <HAL_UART_RxCpltCallback+0x40c>)
 8001eb2:	691b      	ldr	r3, [r3, #16]
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f00b f86d 	bl	800cf94 <atof>
 8001eba:	ec52 1b10 	vmov	r1, r2, d0
 8001ebe:	4b33      	ldr	r3, [pc, #204]	; (8001f8c <HAL_UART_RxCpltCallback+0x410>)
 8001ec0:	f993 3000 	ldrsb.w	r3, [r3]
 8001ec4:	461c      	mov	r4, r3
 8001ec6:	4b33      	ldr	r3, [pc, #204]	; (8001f94 <HAL_UART_RxCpltCallback+0x418>)
 8001ec8:	f993 3000 	ldrsb.w	r3, [r3]
 8001ecc:	461d      	mov	r5, r3
 8001ece:	4608      	mov	r0, r1
 8001ed0:	4611      	mov	r1, r2
 8001ed2:	f7fe fe99 	bl	8000c08 <__aeabi_d2f>
 8001ed6:	4601      	mov	r1, r0
 8001ed8:	4a2d      	ldr	r2, [pc, #180]	; (8001f90 <HAL_UART_RxCpltCallback+0x414>)
 8001eda:	4623      	mov	r3, r4
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	4423      	add	r3, r4
 8001ee0:	00db      	lsls	r3, r3, #3
 8001ee2:	1b1b      	subs	r3, r3, r4
 8001ee4:	442b      	add	r3, r5
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	4413      	add	r3, r2
 8001eea:	3304      	adds	r3, #4
 8001eec:	6019      	str	r1, [r3, #0]
					myPreset[EQ_preset].fc_R[EQ_band] = atoi(str_param_EQ[5]);
 8001eee:	4b26      	ldr	r3, [pc, #152]	; (8001f88 <HAL_UART_RxCpltCallback+0x40c>)
 8001ef0:	695b      	ldr	r3, [r3, #20]
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f00b f851 	bl	800cf9a <atoi>
 8001ef8:	4601      	mov	r1, r0
 8001efa:	4b24      	ldr	r3, [pc, #144]	; (8001f8c <HAL_UART_RxCpltCallback+0x410>)
 8001efc:	f993 3000 	ldrsb.w	r3, [r3]
 8001f00:	461a      	mov	r2, r3
 8001f02:	4b24      	ldr	r3, [pc, #144]	; (8001f94 <HAL_UART_RxCpltCallback+0x418>)
 8001f04:	f993 3000 	ldrsb.w	r3, [r3]
 8001f08:	461c      	mov	r4, r3
 8001f0a:	4608      	mov	r0, r1
 8001f0c:	4920      	ldr	r1, [pc, #128]	; (8001f90 <HAL_UART_RxCpltCallback+0x414>)
 8001f0e:	4613      	mov	r3, r2
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	4413      	add	r3, r2
 8001f14:	00db      	lsls	r3, r3, #3
 8001f16:	1a9b      	subs	r3, r3, r2
 8001f18:	4423      	add	r3, r4
 8001f1a:	330a      	adds	r3, #10
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	440b      	add	r3, r1
 8001f20:	6058      	str	r0, [r3, #4]
					if(EQ_band>0 && EQ_band<4){
 8001f22:	4b1c      	ldr	r3, [pc, #112]	; (8001f94 <HAL_UART_RxCpltCallback+0x418>)
 8001f24:	f993 3000 	ldrsb.w	r3, [r3]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	dd1c      	ble.n	8001f66 <HAL_UART_RxCpltCallback+0x3ea>
 8001f2c:	4b19      	ldr	r3, [pc, #100]	; (8001f94 <HAL_UART_RxCpltCallback+0x418>)
 8001f2e:	f993 3000 	ldrsb.w	r3, [r3]
 8001f32:	2b03      	cmp	r3, #3
 8001f34:	dc17      	bgt.n	8001f66 <HAL_UART_RxCpltCallback+0x3ea>
						myPreset[EQ_preset].bw_R[EQ_band-1] = atoi(str_param_EQ[6]);
 8001f36:	4b14      	ldr	r3, [pc, #80]	; (8001f88 <HAL_UART_RxCpltCallback+0x40c>)
 8001f38:	699b      	ldr	r3, [r3, #24]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f00b f82d 	bl	800cf9a <atoi>
 8001f40:	4602      	mov	r2, r0
 8001f42:	4b12      	ldr	r3, [pc, #72]	; (8001f8c <HAL_UART_RxCpltCallback+0x410>)
 8001f44:	f993 3000 	ldrsb.w	r3, [r3]
 8001f48:	461c      	mov	r4, r3
 8001f4a:	4b12      	ldr	r3, [pc, #72]	; (8001f94 <HAL_UART_RxCpltCallback+0x418>)
 8001f4c:	f993 3000 	ldrsb.w	r3, [r3]
 8001f50:	3b01      	subs	r3, #1
 8001f52:	b250      	sxtb	r0, r2
 8001f54:	490e      	ldr	r1, [pc, #56]	; (8001f90 <HAL_UART_RxCpltCallback+0x414>)
 8001f56:	225c      	movs	r2, #92	; 0x5c
 8001f58:	fb02 f204 	mul.w	r2, r2, r4
 8001f5c:	440a      	add	r2, r1
 8001f5e:	4413      	add	r3, r2
 8001f60:	3354      	adds	r3, #84	; 0x54
 8001f62:	4602      	mov	r2, r0
 8001f64:	701a      	strb	r2, [r3, #0]
					}
				}
				enWritePreset=0;
 8001f66:	4b0c      	ldr	r3, [pc, #48]	; (8001f98 <HAL_UART_RxCpltCallback+0x41c>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	701a      	strb	r2, [r3, #0]
			}
		}
		memset(data_serial_rx,0,strlen(data_serial_rx));
 8001f6c:	480b      	ldr	r0, [pc, #44]	; (8001f9c <HAL_UART_RxCpltCallback+0x420>)
 8001f6e:	f7fe f939 	bl	80001e4 <strlen>
 8001f72:	4603      	mov	r3, r0
 8001f74:	461a      	mov	r2, r3
 8001f76:	2100      	movs	r1, #0
 8001f78:	4808      	ldr	r0, [pc, #32]	; (8001f9c <HAL_UART_RxCpltCallback+0x420>)
 8001f7a:	f00b f850 	bl	800d01e <memset>
	}
}
 8001f7e:	bf00      	nop
 8001f80:	3740      	adds	r7, #64	; 0x40
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bdb0      	pop	{r4, r5, r7, pc}
 8001f86:	bf00      	nop
 8001f88:	20000cd8 	.word	0x20000cd8
 8001f8c:	200006b2 	.word	0x200006b2
 8001f90:	200008dc 	.word	0x200008dc
 8001f94:	20000d04 	.word	0x20000d04
 8001f98:	20000219 	.word	0x20000219
 8001f9c:	20000d44 	.word	0x20000d44

08001fa0 <saveToEeprom>:
/* ------------------------------------------ EEPROM ------------------------------------------ */
void saveToEeprom(void){
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
	/* Baca preset terakhir */
	EEPROM_WriteByte(0, 0, (uint8_t*)&EQ_preset);
 8001fa6:	4a0a      	ldr	r2, [pc, #40]	; (8001fd0 <saveToEeprom+0x30>)
 8001fa8:	2100      	movs	r1, #0
 8001faa:	2000      	movs	r0, #0
 8001fac:	f003 fa0e 	bl	80053cc <EEPROM_WriteByte>
	/* Baca semua preset */
	uint8_t* addrOfStruct = (uint8_t*)&myPreset;
 8001fb0:	4b08      	ldr	r3, [pc, #32]	; (8001fd4 <saveToEeprom+0x34>)
 8001fb2:	607b      	str	r3, [r7, #4]
	uint16_t sizeOfStruct = sizeof(myPreset);
 8001fb4:	f44f 737d 	mov.w	r3, #1012	; 0x3f4
 8001fb8:	807b      	strh	r3, [r7, #2]
	EEPROM_Write(1, 0, addrOfStruct, sizeOfStruct);
 8001fba:	887b      	ldrh	r3, [r7, #2]
 8001fbc:	687a      	ldr	r2, [r7, #4]
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	2001      	movs	r0, #1
 8001fc2:	f003 f93d 	bl	8005240 <EEPROM_Write>
}
 8001fc6:	bf00      	nop
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	200006b2 	.word	0x200006b2
 8001fd4:	200008dc 	.word	0x200008dc

08001fd8 <LoadFromEeprom>:
void LoadFromEeprom(void){
 8001fd8:	b5b0      	push	{r4, r5, r7, lr}
 8001fda:	b084      	sub	sp, #16
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	466b      	mov	r3, sp
 8001fe0:	461d      	mov	r5, r3
	/* Tulis preset terakhir */
	EEPROM_ReadByte(0, 0, (uint8_t*)&EQ_preset);
 8001fe2:	4a1e      	ldr	r2, [pc, #120]	; (800205c <LoadFromEeprom+0x84>)
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	2000      	movs	r0, #0
 8001fe8:	f003 fa16 	bl	8005418 <EEPROM_ReadByte>
	/* Tulis semua prset */
	uint16_t sizeOfBuff = sizeof(myPreset);
 8001fec:	f44f 737d 	mov.w	r3, #1012	; 0x3f4
 8001ff0:	81fb      	strh	r3, [r7, #14]
	uint8_t reciveBuff[sizeOfBuff];
 8001ff2:	89f8      	ldrh	r0, [r7, #14]
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	3b01      	subs	r3, #1
 8001ff8:	60bb      	str	r3, [r7, #8]
 8001ffa:	b281      	uxth	r1, r0
 8001ffc:	f04f 0200 	mov.w	r2, #0
 8002000:	f04f 0300 	mov.w	r3, #0
 8002004:	f04f 0400 	mov.w	r4, #0
 8002008:	00d4      	lsls	r4, r2, #3
 800200a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800200e:	00cb      	lsls	r3, r1, #3
 8002010:	b281      	uxth	r1, r0
 8002012:	f04f 0200 	mov.w	r2, #0
 8002016:	f04f 0300 	mov.w	r3, #0
 800201a:	f04f 0400 	mov.w	r4, #0
 800201e:	00d4      	lsls	r4, r2, #3
 8002020:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8002024:	00cb      	lsls	r3, r1, #3
 8002026:	4603      	mov	r3, r0
 8002028:	3307      	adds	r3, #7
 800202a:	08db      	lsrs	r3, r3, #3
 800202c:	00db      	lsls	r3, r3, #3
 800202e:	ebad 0d03 	sub.w	sp, sp, r3
 8002032:	466b      	mov	r3, sp
 8002034:	3300      	adds	r3, #0
 8002036:	607b      	str	r3, [r7, #4]
	EEPROM_Read(1, 0, reciveBuff, sizeOfBuff);
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	89fb      	ldrh	r3, [r7, #14]
 800203c:	2100      	movs	r1, #0
 800203e:	2001      	movs	r0, #1
 8002040:	f003 f962 	bl	8005308 <EEPROM_Read>
	memcpy(&myPreset, reciveBuff, sizeof(myPreset));
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	f44f 727d 	mov.w	r2, #1012	; 0x3f4
 800204a:	4619      	mov	r1, r3
 800204c:	4804      	ldr	r0, [pc, #16]	; (8002060 <LoadFromEeprom+0x88>)
 800204e:	f00a ffdb 	bl	800d008 <memcpy>
 8002052:	46ad      	mov	sp, r5
}
 8002054:	bf00      	nop
 8002056:	3710      	adds	r7, #16
 8002058:	46bd      	mov	sp, r7
 800205a:	bdb0      	pop	{r4, r5, r7, pc}
 800205c:	200006b2 	.word	0x200006b2
 8002060:	200008dc 	.word	0x200008dc

08002064 <I2S_readWord>:

/* -------------------------------------- I2S [AK4556] ---------------------------------------- */
float I2S_readWord(_Bool ch, uint8_t buffer){
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	4603      	mov	r3, r0
 800206c:	460a      	mov	r2, r1
 800206e:	71fb      	strb	r3, [r7, #7]
 8002070:	4613      	mov	r3, r2
 8002072:	71bb      	strb	r3, [r7, #6]
	int32_t result_int32 = 0;
 8002074:	2300      	movs	r3, #0
 8002076:	60fb      	str	r3, [r7, #12]
	uint32_t result_uint32 = 0;
 8002078:	2300      	movs	r3, #0
 800207a:	60bb      	str	r3, [r7, #8]
	if(!ch){
 800207c:	79fb      	ldrb	r3, [r7, #7]
 800207e:	f083 0301 	eor.w	r3, r3, #1
 8002082:	b2db      	uxtb	r3, r3
 8002084:	2b00      	cmp	r3, #0
 8002086:	d00e      	beq.n	80020a6 <I2S_readWord+0x42>
		/* read L ch */
		result_uint32 = (I2S_rxBuff[0+buffer]<<8) | (I2S_rxBuff[1+buffer]>>8);
 8002088:	79bb      	ldrb	r3, [r7, #6]
 800208a:	4a1a      	ldr	r2, [pc, #104]	; (80020f4 <I2S_readWord+0x90>)
 800208c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002090:	021b      	lsls	r3, r3, #8
 8002092:	79ba      	ldrb	r2, [r7, #6]
 8002094:	3201      	adds	r2, #1
 8002096:	4917      	ldr	r1, [pc, #92]	; (80020f4 <I2S_readWord+0x90>)
 8002098:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800209c:	0a12      	lsrs	r2, r2, #8
 800209e:	b292      	uxth	r2, r2
 80020a0:	4313      	orrs	r3, r2
 80020a2:	60bb      	str	r3, [r7, #8]
 80020a4:	e00e      	b.n	80020c4 <I2S_readWord+0x60>
	}
	else{
		/* write L ch */
		result_uint32 = (I2S_rxBuff[2+buffer]<<8) | (I2S_rxBuff[3+buffer]>>8);
 80020a6:	79bb      	ldrb	r3, [r7, #6]
 80020a8:	3302      	adds	r3, #2
 80020aa:	4a12      	ldr	r2, [pc, #72]	; (80020f4 <I2S_readWord+0x90>)
 80020ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80020b0:	021b      	lsls	r3, r3, #8
 80020b2:	79ba      	ldrb	r2, [r7, #6]
 80020b4:	3203      	adds	r2, #3
 80020b6:	490f      	ldr	r1, [pc, #60]	; (80020f4 <I2S_readWord+0x90>)
 80020b8:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80020bc:	0a12      	lsrs	r2, r2, #8
 80020be:	b292      	uxth	r2, r2
 80020c0:	4313      	orrs	r3, r2
 80020c2:	60bb      	str	r3, [r7, #8]
	}

	/* ubah 24bit 2's comp ke int 32 bit */
	if((result_uint32&(1<<23)) != 0){
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d004      	beq.n	80020d8 <I2S_readWord+0x74>
		result_int32 = result_uint32 | ~((1<<24)-1);
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80020d4:	60fb      	str	r3, [r7, #12]
 80020d6:	e001      	b.n	80020dc <I2S_readWord+0x78>
	}
	else{
		result_int32 = result_uint32;
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	60fb      	str	r3, [r7, #12]
	}
	return (float)result_int32;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	ee07 3a90 	vmov	s15, r3
 80020e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 80020e6:	eeb0 0a67 	vmov.f32	s0, s15
 80020ea:	3714      	adds	r7, #20
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr
 80020f4:	2000073c 	.word	0x2000073c

080020f8 <I2S_writeWord>:
void I2S_writeWord(float dataf, _Bool ch, uint8_t buffer){
 80020f8:	b480      	push	{r7}
 80020fa:	b085      	sub	sp, #20
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	ed87 0a01 	vstr	s0, [r7, #4]
 8002102:	4603      	mov	r3, r0
 8002104:	460a      	mov	r2, r1
 8002106:	70fb      	strb	r3, [r7, #3]
 8002108:	4613      	mov	r3, r2
 800210a:	70bb      	strb	r3, [r7, #2]
	uint32_t result_uint32 = 0;
 800210c:	2300      	movs	r3, #0
 800210e:	60fb      	str	r3, [r7, #12]
	/* ubah int 32bit ke 24bit 2's comp */
	if(dataf < 0){
 8002110:	edd7 7a01 	vldr	s15, [r7, #4]
 8002114:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800211c:	d50b      	bpl.n	8002136 <I2S_writeWord+0x3e>
		result_uint32 |= (1<<24) | (int32_t)dataf;
 800211e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002122:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002126:	ee17 2a90 	vmov	r2, s15
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	4313      	orrs	r3, r2
 800212e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002132:	60fb      	str	r3, [r7, #12]
 8002134:	e006      	b.n	8002144 <I2S_writeWord+0x4c>
	}
	else{
		result_uint32 = (int32_t)dataf;
 8002136:	edd7 7a01 	vldr	s15, [r7, #4]
 800213a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800213e:	ee17 3a90 	vmov	r3, s15
 8002142:	60fb      	str	r3, [r7, #12]
	}

	if(!ch){
 8002144:	78fb      	ldrb	r3, [r7, #3]
 8002146:	f083 0301 	eor.w	r3, r3, #1
 800214a:	b2db      	uxtb	r3, r3
 800214c:	2b00      	cmp	r3, #0
 800214e:	d010      	beq.n	8002172 <I2S_writeWord+0x7a>
		/* write L ch */
		I2S_txBuff[0+buffer] = (result_uint32>>8) & 0x0000FFFF;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	0a1a      	lsrs	r2, r3, #8
 8002154:	78bb      	ldrb	r3, [r7, #2]
 8002156:	b291      	uxth	r1, r2
 8002158:	4a11      	ldr	r2, [pc, #68]	; (80021a0 <I2S_writeWord+0xa8>)
 800215a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		I2S_txBuff[1+buffer] = (result_uint32<<8) & 0x0000FF00;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	b29a      	uxth	r2, r3
 8002162:	78bb      	ldrb	r3, [r7, #2]
 8002164:	3301      	adds	r3, #1
 8002166:	0212      	lsls	r2, r2, #8
 8002168:	b291      	uxth	r1, r2
 800216a:	4a0d      	ldr	r2, [pc, #52]	; (80021a0 <I2S_writeWord+0xa8>)
 800216c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	else{
		/* write L ch */
		I2S_txBuff[2+buffer] = (result_uint32>>8) & 0x0000FFFF;
		I2S_txBuff[3+buffer] = (result_uint32<<8) & 0x0000FF00;
	}
}
 8002170:	e010      	b.n	8002194 <I2S_writeWord+0x9c>
		I2S_txBuff[2+buffer] = (result_uint32>>8) & 0x0000FFFF;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	0a1a      	lsrs	r2, r3, #8
 8002176:	78bb      	ldrb	r3, [r7, #2]
 8002178:	3302      	adds	r3, #2
 800217a:	b291      	uxth	r1, r2
 800217c:	4a08      	ldr	r2, [pc, #32]	; (80021a0 <I2S_writeWord+0xa8>)
 800217e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		I2S_txBuff[3+buffer] = (result_uint32<<8) & 0x0000FF00;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	b29a      	uxth	r2, r3
 8002186:	78bb      	ldrb	r3, [r7, #2]
 8002188:	3303      	adds	r3, #3
 800218a:	0212      	lsls	r2, r2, #8
 800218c:	b291      	uxth	r1, r2
 800218e:	4a04      	ldr	r2, [pc, #16]	; (80021a0 <I2S_writeWord+0xa8>)
 8002190:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 8002194:	bf00      	nop
 8002196:	3714      	adds	r7, #20
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr
 80021a0:	20000ea0 	.word	0x20000ea0

080021a4 <Calc_Coeff_Filter>:


/* --------------------------------------- EQ PRESET ------------------------------------------ */
void Calc_Coeff_Filter(void){
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
	/* Hitung koefisien filter Kanan */
	shelv(&R_cS1[0], 0, myPreset[EQ_preset].gain_R[0], myPreset[EQ_preset].fc_R[0], FREQSAMPLING);
 80021a8:	4bdb      	ldr	r3, [pc, #876]	; (8002518 <Calc_Coeff_Filter+0x374>)
 80021aa:	f993 3000 	ldrsb.w	r3, [r3]
 80021ae:	4619      	mov	r1, r3
 80021b0:	4ada      	ldr	r2, [pc, #872]	; (800251c <Calc_Coeff_Filter+0x378>)
 80021b2:	235c      	movs	r3, #92	; 0x5c
 80021b4:	fb03 f301 	mul.w	r3, r3, r1
 80021b8:	4413      	add	r3, r2
 80021ba:	3304      	adds	r3, #4
 80021bc:	edd3 7a00 	vldr	s15, [r3]
 80021c0:	4bd5      	ldr	r3, [pc, #852]	; (8002518 <Calc_Coeff_Filter+0x374>)
 80021c2:	f993 3000 	ldrsb.w	r3, [r3]
 80021c6:	4619      	mov	r1, r3
 80021c8:	4ad4      	ldr	r2, [pc, #848]	; (800251c <Calc_Coeff_Filter+0x378>)
 80021ca:	235c      	movs	r3, #92	; 0x5c
 80021cc:	fb03 f301 	mul.w	r3, r3, r1
 80021d0:	4413      	add	r3, r2
 80021d2:	332c      	adds	r3, #44	; 0x2c
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	ee07 3a10 	vmov	s14, r3
 80021da:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80021de:	ed9f 1ad0 	vldr	s2, [pc, #832]	; 8002520 <Calc_Coeff_Filter+0x37c>
 80021e2:	eef0 0a47 	vmov.f32	s1, s14
 80021e6:	eeb0 0a67 	vmov.f32	s0, s15
 80021ea:	2100      	movs	r1, #0
 80021ec:	48cd      	ldr	r0, [pc, #820]	; (8002524 <Calc_Coeff_Filter+0x380>)
 80021ee:	f003 f937 	bl	8005460 <shelv>
	peak(&R_cS2[0], myPreset[EQ_preset].gain_R[1], myPreset[EQ_preset].fc_R[1], myPreset[EQ_preset].bw_R[0], FREQSAMPLING);
 80021f2:	4bc9      	ldr	r3, [pc, #804]	; (8002518 <Calc_Coeff_Filter+0x374>)
 80021f4:	f993 3000 	ldrsb.w	r3, [r3]
 80021f8:	4619      	mov	r1, r3
 80021fa:	4ac8      	ldr	r2, [pc, #800]	; (800251c <Calc_Coeff_Filter+0x378>)
 80021fc:	235c      	movs	r3, #92	; 0x5c
 80021fe:	fb03 f301 	mul.w	r3, r3, r1
 8002202:	4413      	add	r3, r2
 8002204:	3308      	adds	r3, #8
 8002206:	edd3 7a00 	vldr	s15, [r3]
 800220a:	4bc3      	ldr	r3, [pc, #780]	; (8002518 <Calc_Coeff_Filter+0x374>)
 800220c:	f993 3000 	ldrsb.w	r3, [r3]
 8002210:	4619      	mov	r1, r3
 8002212:	4ac2      	ldr	r2, [pc, #776]	; (800251c <Calc_Coeff_Filter+0x378>)
 8002214:	235c      	movs	r3, #92	; 0x5c
 8002216:	fb03 f301 	mul.w	r3, r3, r1
 800221a:	4413      	add	r3, r2
 800221c:	3330      	adds	r3, #48	; 0x30
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	ee07 3a10 	vmov	s14, r3
 8002224:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002228:	4bbb      	ldr	r3, [pc, #748]	; (8002518 <Calc_Coeff_Filter+0x374>)
 800222a:	f993 3000 	ldrsb.w	r3, [r3]
 800222e:	4619      	mov	r1, r3
 8002230:	4aba      	ldr	r2, [pc, #744]	; (800251c <Calc_Coeff_Filter+0x378>)
 8002232:	235c      	movs	r3, #92	; 0x5c
 8002234:	fb03 f301 	mul.w	r3, r3, r1
 8002238:	4413      	add	r3, r2
 800223a:	3354      	adds	r3, #84	; 0x54
 800223c:	f993 3000 	ldrsb.w	r3, [r3]
 8002240:	ee06 3a90 	vmov	s13, r3
 8002244:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8002248:	eddf 1ab5 	vldr	s3, [pc, #724]	; 8002520 <Calc_Coeff_Filter+0x37c>
 800224c:	eeb0 1a66 	vmov.f32	s2, s13
 8002250:	eef0 0a47 	vmov.f32	s1, s14
 8002254:	eeb0 0a67 	vmov.f32	s0, s15
 8002258:	48b3      	ldr	r0, [pc, #716]	; (8002528 <Calc_Coeff_Filter+0x384>)
 800225a:	f003 fefd 	bl	8006058 <peak>
	peak(&R_cS3[0], myPreset[EQ_preset].gain_R[2], myPreset[EQ_preset].fc_R[2], myPreset[EQ_preset].bw_R[1], FREQSAMPLING);
 800225e:	4bae      	ldr	r3, [pc, #696]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002260:	f993 3000 	ldrsb.w	r3, [r3]
 8002264:	4619      	mov	r1, r3
 8002266:	4aad      	ldr	r2, [pc, #692]	; (800251c <Calc_Coeff_Filter+0x378>)
 8002268:	235c      	movs	r3, #92	; 0x5c
 800226a:	fb03 f301 	mul.w	r3, r3, r1
 800226e:	4413      	add	r3, r2
 8002270:	330c      	adds	r3, #12
 8002272:	edd3 7a00 	vldr	s15, [r3]
 8002276:	4ba8      	ldr	r3, [pc, #672]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002278:	f993 3000 	ldrsb.w	r3, [r3]
 800227c:	4619      	mov	r1, r3
 800227e:	4aa7      	ldr	r2, [pc, #668]	; (800251c <Calc_Coeff_Filter+0x378>)
 8002280:	235c      	movs	r3, #92	; 0x5c
 8002282:	fb03 f301 	mul.w	r3, r3, r1
 8002286:	4413      	add	r3, r2
 8002288:	3334      	adds	r3, #52	; 0x34
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	ee07 3a10 	vmov	s14, r3
 8002290:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002294:	4ba0      	ldr	r3, [pc, #640]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002296:	f993 3000 	ldrsb.w	r3, [r3]
 800229a:	4619      	mov	r1, r3
 800229c:	4a9f      	ldr	r2, [pc, #636]	; (800251c <Calc_Coeff_Filter+0x378>)
 800229e:	235c      	movs	r3, #92	; 0x5c
 80022a0:	fb03 f301 	mul.w	r3, r3, r1
 80022a4:	4413      	add	r3, r2
 80022a6:	3355      	adds	r3, #85	; 0x55
 80022a8:	f993 3000 	ldrsb.w	r3, [r3]
 80022ac:	ee06 3a90 	vmov	s13, r3
 80022b0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80022b4:	eddf 1a9a 	vldr	s3, [pc, #616]	; 8002520 <Calc_Coeff_Filter+0x37c>
 80022b8:	eeb0 1a66 	vmov.f32	s2, s13
 80022bc:	eef0 0a47 	vmov.f32	s1, s14
 80022c0:	eeb0 0a67 	vmov.f32	s0, s15
 80022c4:	4899      	ldr	r0, [pc, #612]	; (800252c <Calc_Coeff_Filter+0x388>)
 80022c6:	f003 fec7 	bl	8006058 <peak>
	peak(&R_cS4[0], myPreset[EQ_preset].gain_R[3], myPreset[EQ_preset].fc_R[3], myPreset[EQ_preset].bw_R[2], FREQSAMPLING);
 80022ca:	4b93      	ldr	r3, [pc, #588]	; (8002518 <Calc_Coeff_Filter+0x374>)
 80022cc:	f993 3000 	ldrsb.w	r3, [r3]
 80022d0:	4619      	mov	r1, r3
 80022d2:	4a92      	ldr	r2, [pc, #584]	; (800251c <Calc_Coeff_Filter+0x378>)
 80022d4:	235c      	movs	r3, #92	; 0x5c
 80022d6:	fb03 f301 	mul.w	r3, r3, r1
 80022da:	4413      	add	r3, r2
 80022dc:	3310      	adds	r3, #16
 80022de:	edd3 7a00 	vldr	s15, [r3]
 80022e2:	4b8d      	ldr	r3, [pc, #564]	; (8002518 <Calc_Coeff_Filter+0x374>)
 80022e4:	f993 3000 	ldrsb.w	r3, [r3]
 80022e8:	4619      	mov	r1, r3
 80022ea:	4a8c      	ldr	r2, [pc, #560]	; (800251c <Calc_Coeff_Filter+0x378>)
 80022ec:	235c      	movs	r3, #92	; 0x5c
 80022ee:	fb03 f301 	mul.w	r3, r3, r1
 80022f2:	4413      	add	r3, r2
 80022f4:	3338      	adds	r3, #56	; 0x38
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	ee07 3a10 	vmov	s14, r3
 80022fc:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002300:	4b85      	ldr	r3, [pc, #532]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002302:	f993 3000 	ldrsb.w	r3, [r3]
 8002306:	4619      	mov	r1, r3
 8002308:	4a84      	ldr	r2, [pc, #528]	; (800251c <Calc_Coeff_Filter+0x378>)
 800230a:	235c      	movs	r3, #92	; 0x5c
 800230c:	fb03 f301 	mul.w	r3, r3, r1
 8002310:	4413      	add	r3, r2
 8002312:	3356      	adds	r3, #86	; 0x56
 8002314:	f993 3000 	ldrsb.w	r3, [r3]
 8002318:	ee06 3a90 	vmov	s13, r3
 800231c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8002320:	eddf 1a7f 	vldr	s3, [pc, #508]	; 8002520 <Calc_Coeff_Filter+0x37c>
 8002324:	eeb0 1a66 	vmov.f32	s2, s13
 8002328:	eef0 0a47 	vmov.f32	s1, s14
 800232c:	eeb0 0a67 	vmov.f32	s0, s15
 8002330:	487f      	ldr	r0, [pc, #508]	; (8002530 <Calc_Coeff_Filter+0x38c>)
 8002332:	f003 fe91 	bl	8006058 <peak>
	shelv(&R_cS5[0], 1, myPreset[EQ_preset].gain_R[4], myPreset[EQ_preset].fc_R[4], FREQSAMPLING);
 8002336:	4b78      	ldr	r3, [pc, #480]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002338:	f993 3000 	ldrsb.w	r3, [r3]
 800233c:	4619      	mov	r1, r3
 800233e:	4a77      	ldr	r2, [pc, #476]	; (800251c <Calc_Coeff_Filter+0x378>)
 8002340:	235c      	movs	r3, #92	; 0x5c
 8002342:	fb03 f301 	mul.w	r3, r3, r1
 8002346:	4413      	add	r3, r2
 8002348:	3314      	adds	r3, #20
 800234a:	edd3 7a00 	vldr	s15, [r3]
 800234e:	4b72      	ldr	r3, [pc, #456]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002350:	f993 3000 	ldrsb.w	r3, [r3]
 8002354:	4619      	mov	r1, r3
 8002356:	4a71      	ldr	r2, [pc, #452]	; (800251c <Calc_Coeff_Filter+0x378>)
 8002358:	235c      	movs	r3, #92	; 0x5c
 800235a:	fb03 f301 	mul.w	r3, r3, r1
 800235e:	4413      	add	r3, r2
 8002360:	333c      	adds	r3, #60	; 0x3c
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	ee07 3a10 	vmov	s14, r3
 8002368:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800236c:	ed9f 1a6c 	vldr	s2, [pc, #432]	; 8002520 <Calc_Coeff_Filter+0x37c>
 8002370:	eef0 0a47 	vmov.f32	s1, s14
 8002374:	eeb0 0a67 	vmov.f32	s0, s15
 8002378:	2101      	movs	r1, #1
 800237a:	486e      	ldr	r0, [pc, #440]	; (8002534 <Calc_Coeff_Filter+0x390>)
 800237c:	f003 f870 	bl	8005460 <shelv>

	/* Hitung koefisien filter kiri */
	shelv(&L_cS1[0], 0, myPreset[EQ_preset].gain_L[0], myPreset[EQ_preset].fc_L[0], FREQSAMPLING);
 8002380:	4b65      	ldr	r3, [pc, #404]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002382:	f993 3000 	ldrsb.w	r3, [r3]
 8002386:	4619      	mov	r1, r3
 8002388:	4a64      	ldr	r2, [pc, #400]	; (800251c <Calc_Coeff_Filter+0x378>)
 800238a:	235c      	movs	r3, #92	; 0x5c
 800238c:	fb03 f301 	mul.w	r3, r3, r1
 8002390:	4413      	add	r3, r2
 8002392:	3318      	adds	r3, #24
 8002394:	edd3 7a00 	vldr	s15, [r3]
 8002398:	4b5f      	ldr	r3, [pc, #380]	; (8002518 <Calc_Coeff_Filter+0x374>)
 800239a:	f993 3000 	ldrsb.w	r3, [r3]
 800239e:	4619      	mov	r1, r3
 80023a0:	4a5e      	ldr	r2, [pc, #376]	; (800251c <Calc_Coeff_Filter+0x378>)
 80023a2:	235c      	movs	r3, #92	; 0x5c
 80023a4:	fb03 f301 	mul.w	r3, r3, r1
 80023a8:	4413      	add	r3, r2
 80023aa:	3340      	adds	r3, #64	; 0x40
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	ee07 3a10 	vmov	s14, r3
 80023b2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80023b6:	ed9f 1a5a 	vldr	s2, [pc, #360]	; 8002520 <Calc_Coeff_Filter+0x37c>
 80023ba:	eef0 0a47 	vmov.f32	s1, s14
 80023be:	eeb0 0a67 	vmov.f32	s0, s15
 80023c2:	2100      	movs	r1, #0
 80023c4:	485c      	ldr	r0, [pc, #368]	; (8002538 <Calc_Coeff_Filter+0x394>)
 80023c6:	f003 f84b 	bl	8005460 <shelv>
	peak(&L_cS2[0], myPreset[EQ_preset].gain_L[1], myPreset[EQ_preset].fc_L[1], myPreset[EQ_preset].bw_L[0], FREQSAMPLING);
 80023ca:	4b53      	ldr	r3, [pc, #332]	; (8002518 <Calc_Coeff_Filter+0x374>)
 80023cc:	f993 3000 	ldrsb.w	r3, [r3]
 80023d0:	4619      	mov	r1, r3
 80023d2:	4a52      	ldr	r2, [pc, #328]	; (800251c <Calc_Coeff_Filter+0x378>)
 80023d4:	235c      	movs	r3, #92	; 0x5c
 80023d6:	fb03 f301 	mul.w	r3, r3, r1
 80023da:	4413      	add	r3, r2
 80023dc:	331c      	adds	r3, #28
 80023de:	edd3 7a00 	vldr	s15, [r3]
 80023e2:	4b4d      	ldr	r3, [pc, #308]	; (8002518 <Calc_Coeff_Filter+0x374>)
 80023e4:	f993 3000 	ldrsb.w	r3, [r3]
 80023e8:	4619      	mov	r1, r3
 80023ea:	4a4c      	ldr	r2, [pc, #304]	; (800251c <Calc_Coeff_Filter+0x378>)
 80023ec:	235c      	movs	r3, #92	; 0x5c
 80023ee:	fb03 f301 	mul.w	r3, r3, r1
 80023f2:	4413      	add	r3, r2
 80023f4:	3344      	adds	r3, #68	; 0x44
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	ee07 3a10 	vmov	s14, r3
 80023fc:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002400:	4b45      	ldr	r3, [pc, #276]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002402:	f993 3000 	ldrsb.w	r3, [r3]
 8002406:	4619      	mov	r1, r3
 8002408:	4a44      	ldr	r2, [pc, #272]	; (800251c <Calc_Coeff_Filter+0x378>)
 800240a:	235c      	movs	r3, #92	; 0x5c
 800240c:	fb03 f301 	mul.w	r3, r3, r1
 8002410:	4413      	add	r3, r2
 8002412:	3357      	adds	r3, #87	; 0x57
 8002414:	f993 3000 	ldrsb.w	r3, [r3]
 8002418:	ee06 3a90 	vmov	s13, r3
 800241c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8002420:	eddf 1a3f 	vldr	s3, [pc, #252]	; 8002520 <Calc_Coeff_Filter+0x37c>
 8002424:	eeb0 1a66 	vmov.f32	s2, s13
 8002428:	eef0 0a47 	vmov.f32	s1, s14
 800242c:	eeb0 0a67 	vmov.f32	s0, s15
 8002430:	4842      	ldr	r0, [pc, #264]	; (800253c <Calc_Coeff_Filter+0x398>)
 8002432:	f003 fe11 	bl	8006058 <peak>
	peak(&L_cS3[0], myPreset[EQ_preset].gain_L[2], myPreset[EQ_preset].fc_L[2], myPreset[EQ_preset].bw_L[1], FREQSAMPLING);
 8002436:	4b38      	ldr	r3, [pc, #224]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002438:	f993 3000 	ldrsb.w	r3, [r3]
 800243c:	4619      	mov	r1, r3
 800243e:	4a37      	ldr	r2, [pc, #220]	; (800251c <Calc_Coeff_Filter+0x378>)
 8002440:	235c      	movs	r3, #92	; 0x5c
 8002442:	fb03 f301 	mul.w	r3, r3, r1
 8002446:	4413      	add	r3, r2
 8002448:	3320      	adds	r3, #32
 800244a:	edd3 7a00 	vldr	s15, [r3]
 800244e:	4b32      	ldr	r3, [pc, #200]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002450:	f993 3000 	ldrsb.w	r3, [r3]
 8002454:	4619      	mov	r1, r3
 8002456:	4a31      	ldr	r2, [pc, #196]	; (800251c <Calc_Coeff_Filter+0x378>)
 8002458:	235c      	movs	r3, #92	; 0x5c
 800245a:	fb03 f301 	mul.w	r3, r3, r1
 800245e:	4413      	add	r3, r2
 8002460:	3348      	adds	r3, #72	; 0x48
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	ee07 3a10 	vmov	s14, r3
 8002468:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800246c:	4b2a      	ldr	r3, [pc, #168]	; (8002518 <Calc_Coeff_Filter+0x374>)
 800246e:	f993 3000 	ldrsb.w	r3, [r3]
 8002472:	4619      	mov	r1, r3
 8002474:	4a29      	ldr	r2, [pc, #164]	; (800251c <Calc_Coeff_Filter+0x378>)
 8002476:	235c      	movs	r3, #92	; 0x5c
 8002478:	fb03 f301 	mul.w	r3, r3, r1
 800247c:	4413      	add	r3, r2
 800247e:	3358      	adds	r3, #88	; 0x58
 8002480:	f993 3000 	ldrsb.w	r3, [r3]
 8002484:	ee06 3a90 	vmov	s13, r3
 8002488:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800248c:	eddf 1a24 	vldr	s3, [pc, #144]	; 8002520 <Calc_Coeff_Filter+0x37c>
 8002490:	eeb0 1a66 	vmov.f32	s2, s13
 8002494:	eef0 0a47 	vmov.f32	s1, s14
 8002498:	eeb0 0a67 	vmov.f32	s0, s15
 800249c:	4828      	ldr	r0, [pc, #160]	; (8002540 <Calc_Coeff_Filter+0x39c>)
 800249e:	f003 fddb 	bl	8006058 <peak>
	peak(&L_cS4[0], myPreset[EQ_preset].gain_L[3], myPreset[EQ_preset].fc_L[3], myPreset[EQ_preset].bw_L[2], FREQSAMPLING);
 80024a2:	4b1d      	ldr	r3, [pc, #116]	; (8002518 <Calc_Coeff_Filter+0x374>)
 80024a4:	f993 3000 	ldrsb.w	r3, [r3]
 80024a8:	4619      	mov	r1, r3
 80024aa:	4a1c      	ldr	r2, [pc, #112]	; (800251c <Calc_Coeff_Filter+0x378>)
 80024ac:	235c      	movs	r3, #92	; 0x5c
 80024ae:	fb03 f301 	mul.w	r3, r3, r1
 80024b2:	4413      	add	r3, r2
 80024b4:	3324      	adds	r3, #36	; 0x24
 80024b6:	edd3 7a00 	vldr	s15, [r3]
 80024ba:	4b17      	ldr	r3, [pc, #92]	; (8002518 <Calc_Coeff_Filter+0x374>)
 80024bc:	f993 3000 	ldrsb.w	r3, [r3]
 80024c0:	4619      	mov	r1, r3
 80024c2:	4a16      	ldr	r2, [pc, #88]	; (800251c <Calc_Coeff_Filter+0x378>)
 80024c4:	235c      	movs	r3, #92	; 0x5c
 80024c6:	fb03 f301 	mul.w	r3, r3, r1
 80024ca:	4413      	add	r3, r2
 80024cc:	334c      	adds	r3, #76	; 0x4c
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	ee07 3a10 	vmov	s14, r3
 80024d4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80024d8:	4b0f      	ldr	r3, [pc, #60]	; (8002518 <Calc_Coeff_Filter+0x374>)
 80024da:	f993 3000 	ldrsb.w	r3, [r3]
 80024de:	4619      	mov	r1, r3
 80024e0:	4a0e      	ldr	r2, [pc, #56]	; (800251c <Calc_Coeff_Filter+0x378>)
 80024e2:	235c      	movs	r3, #92	; 0x5c
 80024e4:	fb03 f301 	mul.w	r3, r3, r1
 80024e8:	4413      	add	r3, r2
 80024ea:	3359      	adds	r3, #89	; 0x59
 80024ec:	f993 3000 	ldrsb.w	r3, [r3]
 80024f0:	ee06 3a90 	vmov	s13, r3
 80024f4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80024f8:	eddf 1a09 	vldr	s3, [pc, #36]	; 8002520 <Calc_Coeff_Filter+0x37c>
 80024fc:	eeb0 1a66 	vmov.f32	s2, s13
 8002500:	eef0 0a47 	vmov.f32	s1, s14
 8002504:	eeb0 0a67 	vmov.f32	s0, s15
 8002508:	480e      	ldr	r0, [pc, #56]	; (8002544 <Calc_Coeff_Filter+0x3a0>)
 800250a:	f003 fda5 	bl	8006058 <peak>
	shelv(&L_cS5[0], 1, myPreset[EQ_preset].gain_L[4], myPreset[EQ_preset].fc_L[4], FREQSAMPLING);
 800250e:	4b02      	ldr	r3, [pc, #8]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002510:	f993 3000 	ldrsb.w	r3, [r3]
 8002514:	4619      	mov	r1, r3
 8002516:	e017      	b.n	8002548 <Calc_Coeff_Filter+0x3a4>
 8002518:	200006b2 	.word	0x200006b2
 800251c:	200008dc 	.word	0x200008dc
 8002520:	473b8000 	.word	0x473b8000
 8002524:	20000da4 	.word	0x20000da4
 8002528:	200006d0 	.word	0x200006d0
 800252c:	20000d08 	.word	0x20000d08
 8002530:	20000870 	.word	0x20000870
 8002534:	20000db8 	.word	0x20000db8
 8002538:	20000fe4 	.word	0x20000fe4
 800253c:	20000fc4 	.word	0x20000fc4
 8002540:	20000d8c 	.word	0x20000d8c
 8002544:	20000758 	.word	0x20000758
 8002548:	4a11      	ldr	r2, [pc, #68]	; (8002590 <Calc_Coeff_Filter+0x3ec>)
 800254a:	235c      	movs	r3, #92	; 0x5c
 800254c:	fb03 f301 	mul.w	r3, r3, r1
 8002550:	4413      	add	r3, r2
 8002552:	3328      	adds	r3, #40	; 0x28
 8002554:	edd3 7a00 	vldr	s15, [r3]
 8002558:	4b0e      	ldr	r3, [pc, #56]	; (8002594 <Calc_Coeff_Filter+0x3f0>)
 800255a:	f993 3000 	ldrsb.w	r3, [r3]
 800255e:	4619      	mov	r1, r3
 8002560:	4a0b      	ldr	r2, [pc, #44]	; (8002590 <Calc_Coeff_Filter+0x3ec>)
 8002562:	235c      	movs	r3, #92	; 0x5c
 8002564:	fb03 f301 	mul.w	r3, r3, r1
 8002568:	4413      	add	r3, r2
 800256a:	3350      	adds	r3, #80	; 0x50
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	ee07 3a10 	vmov	s14, r3
 8002572:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002576:	ed9f 1a08 	vldr	s2, [pc, #32]	; 8002598 <Calc_Coeff_Filter+0x3f4>
 800257a:	eef0 0a47 	vmov.f32	s1, s14
 800257e:	eeb0 0a67 	vmov.f32	s0, s15
 8002582:	2101      	movs	r1, #1
 8002584:	4805      	ldr	r0, [pc, #20]	; (800259c <Calc_Coeff_Filter+0x3f8>)
 8002586:	f002 ff6b 	bl	8005460 <shelv>
}
 800258a:	bf00      	nop
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	200008dc 	.word	0x200008dc
 8002594:	200006b2 	.word	0x200006b2
 8002598:	473b8000 	.word	0x473b8000
 800259c:	20000794 	.word	0x20000794

080025a0 <Default_Setting>:
void Default_Setting(void){
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
	int8_t i = 0;
 80025a6:	2300      	movs	r3, #0
 80025a8:	71fb      	strb	r3, [r7, #7]
	int8_t j = 0;
 80025aa:	2300      	movs	r3, #0
 80025ac:	71bb      	strb	r3, [r7, #6]

	for(i=0; i<MAX_PRESET; i++){
 80025ae:	2300      	movs	r3, #0
 80025b0:	71fb      	strb	r3, [r7, #7]
 80025b2:	e0d2      	b.n	800275a <Default_Setting+0x1ba>
		myPreset[i].level_R = 100;
 80025b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b8:	4a6d      	ldr	r2, [pc, #436]	; (8002770 <Default_Setting+0x1d0>)
 80025ba:	215c      	movs	r1, #92	; 0x5c
 80025bc:	fb01 f303 	mul.w	r3, r1, r3
 80025c0:	4413      	add	r3, r2
 80025c2:	2264      	movs	r2, #100	; 0x64
 80025c4:	701a      	strb	r2, [r3, #0]
		myPreset[i].level_L = 100;
 80025c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ca:	4a69      	ldr	r2, [pc, #420]	; (8002770 <Default_Setting+0x1d0>)
 80025cc:	215c      	movs	r1, #92	; 0x5c
 80025ce:	fb01 f303 	mul.w	r3, r1, r3
 80025d2:	4413      	add	r3, r2
 80025d4:	3301      	adds	r3, #1
 80025d6:	2264      	movs	r2, #100	; 0x64
 80025d8:	701a      	strb	r2, [r3, #0]

		for(j=0; j<MAX_BAND; j++){
 80025da:	2300      	movs	r3, #0
 80025dc:	71bb      	strb	r3, [r7, #6]
 80025de:	e046      	b.n	800266e <Default_Setting+0xce>
			myPreset[i].gain_R[j] = 0;
 80025e0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80025e4:	f997 1006 	ldrsb.w	r1, [r7, #6]
 80025e8:	4861      	ldr	r0, [pc, #388]	; (8002770 <Default_Setting+0x1d0>)
 80025ea:	4613      	mov	r3, r2
 80025ec:	005b      	lsls	r3, r3, #1
 80025ee:	4413      	add	r3, r2
 80025f0:	00db      	lsls	r3, r3, #3
 80025f2:	1a9b      	subs	r3, r3, r2
 80025f4:	440b      	add	r3, r1
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	4403      	add	r3, r0
 80025fa:	3304      	adds	r3, #4
 80025fc:	f04f 0200 	mov.w	r2, #0
 8002600:	601a      	str	r2, [r3, #0]
			myPreset[i].gain_L[j] = 0;
 8002602:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002606:	f997 1006 	ldrsb.w	r1, [r7, #6]
 800260a:	4859      	ldr	r0, [pc, #356]	; (8002770 <Default_Setting+0x1d0>)
 800260c:	4613      	mov	r3, r2
 800260e:	005b      	lsls	r3, r3, #1
 8002610:	4413      	add	r3, r2
 8002612:	00db      	lsls	r3, r3, #3
 8002614:	1a9b      	subs	r3, r3, r2
 8002616:	440b      	add	r3, r1
 8002618:	3306      	adds	r3, #6
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	4403      	add	r3, r0
 800261e:	f04f 0200 	mov.w	r2, #0
 8002622:	601a      	str	r2, [r3, #0]

			if(EQ_band<3){
 8002624:	4b53      	ldr	r3, [pc, #332]	; (8002774 <Default_Setting+0x1d4>)
 8002626:	f993 3000 	ldrsb.w	r3, [r3]
 800262a:	2b02      	cmp	r3, #2
 800262c:	dc19      	bgt.n	8002662 <Default_Setting+0xc2>
				myPreset[i].bw_R[j] = 100;
 800262e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002632:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002636:	494e      	ldr	r1, [pc, #312]	; (8002770 <Default_Setting+0x1d0>)
 8002638:	205c      	movs	r0, #92	; 0x5c
 800263a:	fb00 f202 	mul.w	r2, r0, r2
 800263e:	440a      	add	r2, r1
 8002640:	4413      	add	r3, r2
 8002642:	3354      	adds	r3, #84	; 0x54
 8002644:	2264      	movs	r2, #100	; 0x64
 8002646:	701a      	strb	r2, [r3, #0]
				myPreset[i].bw_L[j] = 100;
 8002648:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800264c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002650:	4947      	ldr	r1, [pc, #284]	; (8002770 <Default_Setting+0x1d0>)
 8002652:	205c      	movs	r0, #92	; 0x5c
 8002654:	fb00 f202 	mul.w	r2, r0, r2
 8002658:	440a      	add	r2, r1
 800265a:	4413      	add	r3, r2
 800265c:	3357      	adds	r3, #87	; 0x57
 800265e:	2264      	movs	r2, #100	; 0x64
 8002660:	701a      	strb	r2, [r3, #0]
		for(j=0; j<MAX_BAND; j++){
 8002662:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002666:	b2db      	uxtb	r3, r3
 8002668:	3301      	adds	r3, #1
 800266a:	b2db      	uxtb	r3, r3
 800266c:	71bb      	strb	r3, [r7, #6]
 800266e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002672:	2b04      	cmp	r3, #4
 8002674:	ddb4      	ble.n	80025e0 <Default_Setting+0x40>
			}

		}

		myPreset[i].fc_R[0] = 70;
 8002676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267a:	4a3d      	ldr	r2, [pc, #244]	; (8002770 <Default_Setting+0x1d0>)
 800267c:	215c      	movs	r1, #92	; 0x5c
 800267e:	fb01 f303 	mul.w	r3, r1, r3
 8002682:	4413      	add	r3, r2
 8002684:	332c      	adds	r3, #44	; 0x2c
 8002686:	2246      	movs	r2, #70	; 0x46
 8002688:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_R[1] = 300;
 800268a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268e:	4a38      	ldr	r2, [pc, #224]	; (8002770 <Default_Setting+0x1d0>)
 8002690:	215c      	movs	r1, #92	; 0x5c
 8002692:	fb01 f303 	mul.w	r3, r1, r3
 8002696:	4413      	add	r3, r2
 8002698:	3330      	adds	r3, #48	; 0x30
 800269a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800269e:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_R[2] = 1000;
 80026a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a4:	4a32      	ldr	r2, [pc, #200]	; (8002770 <Default_Setting+0x1d0>)
 80026a6:	215c      	movs	r1, #92	; 0x5c
 80026a8:	fb01 f303 	mul.w	r3, r1, r3
 80026ac:	4413      	add	r3, r2
 80026ae:	3334      	adds	r3, #52	; 0x34
 80026b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80026b4:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_R[3] = 3000;
 80026b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ba:	4a2d      	ldr	r2, [pc, #180]	; (8002770 <Default_Setting+0x1d0>)
 80026bc:	215c      	movs	r1, #92	; 0x5c
 80026be:	fb01 f303 	mul.w	r3, r1, r3
 80026c2:	4413      	add	r3, r2
 80026c4:	3338      	adds	r3, #56	; 0x38
 80026c6:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80026ca:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_R[4] = 12000;
 80026cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d0:	4a27      	ldr	r2, [pc, #156]	; (8002770 <Default_Setting+0x1d0>)
 80026d2:	215c      	movs	r1, #92	; 0x5c
 80026d4:	fb01 f303 	mul.w	r3, r1, r3
 80026d8:	4413      	add	r3, r2
 80026da:	333c      	adds	r3, #60	; 0x3c
 80026dc:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 80026e0:	601a      	str	r2, [r3, #0]

		myPreset[i].fc_L[0] = 70;
 80026e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e6:	4a22      	ldr	r2, [pc, #136]	; (8002770 <Default_Setting+0x1d0>)
 80026e8:	215c      	movs	r1, #92	; 0x5c
 80026ea:	fb01 f303 	mul.w	r3, r1, r3
 80026ee:	4413      	add	r3, r2
 80026f0:	3340      	adds	r3, #64	; 0x40
 80026f2:	2246      	movs	r2, #70	; 0x46
 80026f4:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_L[1] = 300;
 80026f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fa:	4a1d      	ldr	r2, [pc, #116]	; (8002770 <Default_Setting+0x1d0>)
 80026fc:	215c      	movs	r1, #92	; 0x5c
 80026fe:	fb01 f303 	mul.w	r3, r1, r3
 8002702:	4413      	add	r3, r2
 8002704:	3344      	adds	r3, #68	; 0x44
 8002706:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800270a:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_L[2] = 1000;
 800270c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002710:	4a17      	ldr	r2, [pc, #92]	; (8002770 <Default_Setting+0x1d0>)
 8002712:	215c      	movs	r1, #92	; 0x5c
 8002714:	fb01 f303 	mul.w	r3, r1, r3
 8002718:	4413      	add	r3, r2
 800271a:	3348      	adds	r3, #72	; 0x48
 800271c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002720:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_L[3] = 3000;
 8002722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002726:	4a12      	ldr	r2, [pc, #72]	; (8002770 <Default_Setting+0x1d0>)
 8002728:	215c      	movs	r1, #92	; 0x5c
 800272a:	fb01 f303 	mul.w	r3, r1, r3
 800272e:	4413      	add	r3, r2
 8002730:	334c      	adds	r3, #76	; 0x4c
 8002732:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002736:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_L[4] = 12000;
 8002738:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273c:	4a0c      	ldr	r2, [pc, #48]	; (8002770 <Default_Setting+0x1d0>)
 800273e:	215c      	movs	r1, #92	; 0x5c
 8002740:	fb01 f303 	mul.w	r3, r1, r3
 8002744:	4413      	add	r3, r2
 8002746:	3350      	adds	r3, #80	; 0x50
 8002748:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 800274c:	601a      	str	r2, [r3, #0]
	for(i=0; i<MAX_PRESET; i++){
 800274e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002752:	b2db      	uxtb	r3, r3
 8002754:	3301      	adds	r3, #1
 8002756:	b2db      	uxtb	r3, r3
 8002758:	71fb      	strb	r3, [r7, #7]
 800275a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800275e:	2b0a      	cmp	r3, #10
 8002760:	f77f af28 	ble.w	80025b4 <Default_Setting+0x14>
	}
}
 8002764:	bf00      	nop
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr
 8002770:	200008dc 	.word	0x200008dc
 8002774:	20000d04 	.word	0x20000d04

08002778 <myTask>:
////	HAL_UART_Transmit(&huart1, (uint8_t*)data_serial_rx, 8,100);
////	HAL_UART_Receive_IT(&huart1, (uint8_t*)data_serial_rx, LEN_SERIAL);
//	HAL_UART_Receive_IT(&huart1, (uint8_t*)data_serial_rx, 8);
//}

void myTask(void){
 8002778:	b590      	push	{r4, r7, lr}
 800277a:	b083      	sub	sp, #12
 800277c:	af02      	add	r7, sp, #8
	static _Bool r_bw_selected = 0;

	static uint8_t last_state = preset;


	switch(state_home){
 800277e:	4bc2      	ldr	r3, [pc, #776]	; (8002a88 <myTask+0x310>)
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	2b11      	cmp	r3, #17
 8002784:	f202 851f 	bhi.w	80051c6 <myTask+0x2a4e>
 8002788:	a201      	add	r2, pc, #4	; (adr r2, 8002790 <myTask+0x18>)
 800278a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800278e:	bf00      	nop
 8002790:	080027d9 	.word	0x080027d9
 8002794:	08002809 	.word	0x08002809
 8002798:	08002af3 	.word	0x08002af3
 800279c:	08002c0b 	.word	0x08002c0b
 80027a0:	08002d9d 	.word	0x08002d9d
 80027a4:	0800316b 	.word	0x0800316b
 80027a8:	0800318d 	.word	0x0800318d
 80027ac:	08003203 	.word	0x08003203
 80027b0:	08003ce1 	.word	0x08003ce1
 80027b4:	08003df5 	.word	0x08003df5
 80027b8:	0800409d 	.word	0x0800409d
 80027bc:	0800430d 	.word	0x0800430d
 80027c0:	08004843 	.word	0x08004843
 80027c4:	08004d1f 	.word	0x08004d1f
 80027c8:	08004f75 	.word	0x08004f75
 80027cc:	080031af 	.word	0x080031af
 80027d0:	08002f0b 	.word	0x08002f0b
 80027d4:	08002ffb 	.word	0x08002ffb
	case start:
		Display_GotoXY(6, 2);
 80027d8:	2102      	movs	r1, #2
 80027da:	2006      	movs	r0, #6
 80027dc:	f004 fa96 	bl	8006d0c <Display_GotoXY>
		Display_Puts("Selamat Datang ", &Font_7x10, 1);
 80027e0:	2201      	movs	r2, #1
 80027e2:	49aa      	ldr	r1, [pc, #680]	; (8002a8c <myTask+0x314>)
 80027e4:	48aa      	ldr	r0, [pc, #680]	; (8002a90 <myTask+0x318>)
 80027e6:	f004 fb27 	bl	8006e38 <Display_Puts>
		Display_UpdateScreen();
 80027ea:	f004 f9e9 	bl	8006bc0 <Display_UpdateScreen>
		/* Baca preset dari EEPROM */
		LoadFromEeprom();
 80027ee:	f7ff fbf3 	bl	8001fd8 <LoadFromEeprom>
		/* Hitung koefisien filter untuk pertama kaili on */
		Calc_Coeff_Filter();
 80027f2:	f7ff fcd7 	bl	80021a4 <Calc_Coeff_Filter>
		HAL_Delay(1000);
 80027f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80027fa:	f005 fc73 	bl	80080e4 <HAL_Delay>
		state_home = display_home;
 80027fe:	4ba2      	ldr	r3, [pc, #648]	; (8002a88 <myTask+0x310>)
 8002800:	2201      	movs	r2, #1
 8002802:	701a      	strb	r2, [r3, #0]
		break;
 8002804:	f002 bcdf 	b.w	80051c6 <myTask+0x2a4e>

	case display_home:
		/* clear baris 1 */
		Display_DrawFilledRectangle(0, 0, 128, 12, 0);
 8002808:	2300      	movs	r3, #0
 800280a:	9300      	str	r3, [sp, #0]
 800280c:	230c      	movs	r3, #12
 800280e:	2280      	movs	r2, #128	; 0x80
 8002810:	2100      	movs	r1, #0
 8002812:	2000      	movs	r0, #0
 8002814:	f004 fe6d 	bl	80074f2 <Display_DrawFilledRectangle>
		/* tampilan preset */
		preset_selected? Display_DrawFilledRectangle(0, 0, 128, 12, 1) : Display_DrawRectangle(0, 0, 128, 12, 1);
 8002818:	4b9e      	ldr	r3, [pc, #632]	; (8002a94 <myTask+0x31c>)
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d008      	beq.n	8002832 <myTask+0xba>
 8002820:	2301      	movs	r3, #1
 8002822:	9300      	str	r3, [sp, #0]
 8002824:	230c      	movs	r3, #12
 8002826:	2280      	movs	r2, #128	; 0x80
 8002828:	2100      	movs	r1, #0
 800282a:	2000      	movs	r0, #0
 800282c:	f004 fe61 	bl	80074f2 <Display_DrawFilledRectangle>
 8002830:	e007      	b.n	8002842 <myTask+0xca>
 8002832:	2301      	movs	r3, #1
 8002834:	9300      	str	r3, [sp, #0]
 8002836:	230c      	movs	r3, #12
 8002838:	2280      	movs	r2, #128	; 0x80
 800283a:	2100      	movs	r1, #0
 800283c:	2000      	movs	r0, #0
 800283e:	f004 fdee 	bl	800741e <Display_DrawRectangle>
		Display_GotoXY((128-(8*7))/2, 2);
 8002842:	2102      	movs	r1, #2
 8002844:	2024      	movs	r0, #36	; 0x24
 8002846:	f004 fa61 	bl	8006d0c <Display_GotoXY>
		Display_Puts("PRESET ", &Font_7x10, !preset_selected);
 800284a:	4b92      	ldr	r3, [pc, #584]	; (8002a94 <myTask+0x31c>)
 800284c:	781b      	ldrb	r3, [r3, #0]
 800284e:	f083 0301 	eor.w	r3, r3, #1
 8002852:	b2db      	uxtb	r3, r3
 8002854:	461a      	mov	r2, r3
 8002856:	498d      	ldr	r1, [pc, #564]	; (8002a8c <myTask+0x314>)
 8002858:	488f      	ldr	r0, [pc, #572]	; (8002a98 <myTask+0x320>)
 800285a:	f004 faed 	bl	8006e38 <Display_Puts>
		Display_PutUint(EQ_preset,&Font_7x10 , !preset_selected);
 800285e:	4b8f      	ldr	r3, [pc, #572]	; (8002a9c <myTask+0x324>)
 8002860:	f993 3000 	ldrsb.w	r3, [r3]
 8002864:	b298      	uxth	r0, r3
 8002866:	4b8b      	ldr	r3, [pc, #556]	; (8002a94 <myTask+0x31c>)
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	f083 0301 	eor.w	r3, r3, #1
 800286e:	b2db      	uxtb	r3, r3
 8002870:	461a      	mov	r2, r3
 8002872:	4986      	ldr	r1, [pc, #536]	; (8002a8c <myTask+0x314>)
 8002874:	f004 fb9a 	bl	8006fac <Display_PutUint>
		/* clear baris 2 */
		Display_DrawFilledRectangle(0, 17, 128, 21, 0);
 8002878:	2300      	movs	r3, #0
 800287a:	9300      	str	r3, [sp, #0]
 800287c:	2315      	movs	r3, #21
 800287e:	2280      	movs	r2, #128	; 0x80
 8002880:	2111      	movs	r1, #17
 8002882:	2000      	movs	r0, #0
 8002884:	f004 fe35 	bl	80074f2 <Display_DrawFilledRectangle>

		/* tampilan L level */
		l_selected? Display_DrawFilledRectangle(0, 17, 61, 21, 1) : Display_DrawRectangle(0, 17, 61, 21, 1);
 8002888:	4b85      	ldr	r3, [pc, #532]	; (8002aa0 <myTask+0x328>)
 800288a:	781b      	ldrb	r3, [r3, #0]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d008      	beq.n	80028a2 <myTask+0x12a>
 8002890:	2301      	movs	r3, #1
 8002892:	9300      	str	r3, [sp, #0]
 8002894:	2315      	movs	r3, #21
 8002896:	223d      	movs	r2, #61	; 0x3d
 8002898:	2111      	movs	r1, #17
 800289a:	2000      	movs	r0, #0
 800289c:	f004 fe29 	bl	80074f2 <Display_DrawFilledRectangle>
 80028a0:	e007      	b.n	80028b2 <myTask+0x13a>
 80028a2:	2301      	movs	r3, #1
 80028a4:	9300      	str	r3, [sp, #0]
 80028a6:	2315      	movs	r3, #21
 80028a8:	223d      	movs	r2, #61	; 0x3d
 80028aa:	2111      	movs	r1, #17
 80028ac:	2000      	movs	r0, #0
 80028ae:	f004 fdb6 	bl	800741e <Display_DrawRectangle>
		if(myPreset[EQ_preset].level_L >= 100)	Display_GotoXY((61-(11*4))/2, 19);
 80028b2:	4b7a      	ldr	r3, [pc, #488]	; (8002a9c <myTask+0x324>)
 80028b4:	f993 3000 	ldrsb.w	r3, [r3]
 80028b8:	4619      	mov	r1, r3
 80028ba:	4a7a      	ldr	r2, [pc, #488]	; (8002aa4 <myTask+0x32c>)
 80028bc:	235c      	movs	r3, #92	; 0x5c
 80028be:	fb03 f301 	mul.w	r3, r3, r1
 80028c2:	4413      	add	r3, r2
 80028c4:	3301      	adds	r3, #1
 80028c6:	f993 3000 	ldrsb.w	r3, [r3]
 80028ca:	2b63      	cmp	r3, #99	; 0x63
 80028cc:	dd04      	ble.n	80028d8 <myTask+0x160>
 80028ce:	2113      	movs	r1, #19
 80028d0:	2008      	movs	r0, #8
 80028d2:	f004 fa1b 	bl	8006d0c <Display_GotoXY>
 80028d6:	e016      	b.n	8002906 <myTask+0x18e>
		else if(myPreset[EQ_preset].level_L >= 10)	Display_GotoXY((61-(11*3))/2, 19);
 80028d8:	4b70      	ldr	r3, [pc, #448]	; (8002a9c <myTask+0x324>)
 80028da:	f993 3000 	ldrsb.w	r3, [r3]
 80028de:	4619      	mov	r1, r3
 80028e0:	4a70      	ldr	r2, [pc, #448]	; (8002aa4 <myTask+0x32c>)
 80028e2:	235c      	movs	r3, #92	; 0x5c
 80028e4:	fb03 f301 	mul.w	r3, r3, r1
 80028e8:	4413      	add	r3, r2
 80028ea:	3301      	adds	r3, #1
 80028ec:	f993 3000 	ldrsb.w	r3, [r3]
 80028f0:	2b09      	cmp	r3, #9
 80028f2:	dd04      	ble.n	80028fe <myTask+0x186>
 80028f4:	2113      	movs	r1, #19
 80028f6:	200e      	movs	r0, #14
 80028f8:	f004 fa08 	bl	8006d0c <Display_GotoXY>
 80028fc:	e003      	b.n	8002906 <myTask+0x18e>
		else Display_GotoXY((61-(11*2))/2, 19);
 80028fe:	2113      	movs	r1, #19
 8002900:	2013      	movs	r0, #19
 8002902:	f004 fa03 	bl	8006d0c <Display_GotoXY>
		Display_PutUint(myPreset[EQ_preset].level_L, &Font_11x18, !l_selected);
 8002906:	4b65      	ldr	r3, [pc, #404]	; (8002a9c <myTask+0x324>)
 8002908:	f993 3000 	ldrsb.w	r3, [r3]
 800290c:	4619      	mov	r1, r3
 800290e:	4a65      	ldr	r2, [pc, #404]	; (8002aa4 <myTask+0x32c>)
 8002910:	235c      	movs	r3, #92	; 0x5c
 8002912:	fb03 f301 	mul.w	r3, r3, r1
 8002916:	4413      	add	r3, r2
 8002918:	3301      	adds	r3, #1
 800291a:	f993 3000 	ldrsb.w	r3, [r3]
 800291e:	b298      	uxth	r0, r3
 8002920:	4b5f      	ldr	r3, [pc, #380]	; (8002aa0 <myTask+0x328>)
 8002922:	781b      	ldrb	r3, [r3, #0]
 8002924:	f083 0301 	eor.w	r3, r3, #1
 8002928:	b2db      	uxtb	r3, r3
 800292a:	461a      	mov	r2, r3
 800292c:	495e      	ldr	r1, [pc, #376]	; (8002aa8 <myTask+0x330>)
 800292e:	f004 fb3d 	bl	8006fac <Display_PutUint>
		Display_Putc('%', &Font_11x18, !l_selected);
 8002932:	4b5b      	ldr	r3, [pc, #364]	; (8002aa0 <myTask+0x328>)
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	f083 0301 	eor.w	r3, r3, #1
 800293a:	b2db      	uxtb	r3, r3
 800293c:	461a      	mov	r2, r3
 800293e:	495a      	ldr	r1, [pc, #360]	; (8002aa8 <myTask+0x330>)
 8002940:	2025      	movs	r0, #37	; 0x25
 8002942:	f004 f9f9 	bl	8006d38 <Display_Putc>

		/* tampilan R level */
		r_selected? Display_DrawFilledRectangle(66, 17, 61, 21, 1) : Display_DrawRectangle(66, 17, 61, 21, 1);
 8002946:	4b59      	ldr	r3, [pc, #356]	; (8002aac <myTask+0x334>)
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d008      	beq.n	8002960 <myTask+0x1e8>
 800294e:	2301      	movs	r3, #1
 8002950:	9300      	str	r3, [sp, #0]
 8002952:	2315      	movs	r3, #21
 8002954:	223d      	movs	r2, #61	; 0x3d
 8002956:	2111      	movs	r1, #17
 8002958:	2042      	movs	r0, #66	; 0x42
 800295a:	f004 fdca 	bl	80074f2 <Display_DrawFilledRectangle>
 800295e:	e007      	b.n	8002970 <myTask+0x1f8>
 8002960:	2301      	movs	r3, #1
 8002962:	9300      	str	r3, [sp, #0]
 8002964:	2315      	movs	r3, #21
 8002966:	223d      	movs	r2, #61	; 0x3d
 8002968:	2111      	movs	r1, #17
 800296a:	2042      	movs	r0, #66	; 0x42
 800296c:	f004 fd57 	bl	800741e <Display_DrawRectangle>
		if(myPreset[EQ_preset].level_R >= 100)	Display_GotoXY(66+(61-(11*4))/2, 19);
 8002970:	4b4a      	ldr	r3, [pc, #296]	; (8002a9c <myTask+0x324>)
 8002972:	f993 3000 	ldrsb.w	r3, [r3]
 8002976:	4619      	mov	r1, r3
 8002978:	4a4a      	ldr	r2, [pc, #296]	; (8002aa4 <myTask+0x32c>)
 800297a:	235c      	movs	r3, #92	; 0x5c
 800297c:	fb03 f301 	mul.w	r3, r3, r1
 8002980:	4413      	add	r3, r2
 8002982:	f993 3000 	ldrsb.w	r3, [r3]
 8002986:	2b63      	cmp	r3, #99	; 0x63
 8002988:	dd04      	ble.n	8002994 <myTask+0x21c>
 800298a:	2113      	movs	r1, #19
 800298c:	204a      	movs	r0, #74	; 0x4a
 800298e:	f004 f9bd 	bl	8006d0c <Display_GotoXY>
 8002992:	e015      	b.n	80029c0 <myTask+0x248>
		else if(myPreset[EQ_preset].level_R >= 10)	Display_GotoXY(66+(61-(11*3))/2, 19);
 8002994:	4b41      	ldr	r3, [pc, #260]	; (8002a9c <myTask+0x324>)
 8002996:	f993 3000 	ldrsb.w	r3, [r3]
 800299a:	4619      	mov	r1, r3
 800299c:	4a41      	ldr	r2, [pc, #260]	; (8002aa4 <myTask+0x32c>)
 800299e:	235c      	movs	r3, #92	; 0x5c
 80029a0:	fb03 f301 	mul.w	r3, r3, r1
 80029a4:	4413      	add	r3, r2
 80029a6:	f993 3000 	ldrsb.w	r3, [r3]
 80029aa:	2b09      	cmp	r3, #9
 80029ac:	dd04      	ble.n	80029b8 <myTask+0x240>
 80029ae:	2113      	movs	r1, #19
 80029b0:	2050      	movs	r0, #80	; 0x50
 80029b2:	f004 f9ab 	bl	8006d0c <Display_GotoXY>
 80029b6:	e003      	b.n	80029c0 <myTask+0x248>
		else Display_GotoXY(66+(61-(11*2))/2, 19);
 80029b8:	2113      	movs	r1, #19
 80029ba:	2055      	movs	r0, #85	; 0x55
 80029bc:	f004 f9a6 	bl	8006d0c <Display_GotoXY>
		Display_PutUint(myPreset[EQ_preset].level_R, &Font_11x18, !r_selected);
 80029c0:	4b36      	ldr	r3, [pc, #216]	; (8002a9c <myTask+0x324>)
 80029c2:	f993 3000 	ldrsb.w	r3, [r3]
 80029c6:	4619      	mov	r1, r3
 80029c8:	4a36      	ldr	r2, [pc, #216]	; (8002aa4 <myTask+0x32c>)
 80029ca:	235c      	movs	r3, #92	; 0x5c
 80029cc:	fb03 f301 	mul.w	r3, r3, r1
 80029d0:	4413      	add	r3, r2
 80029d2:	f993 3000 	ldrsb.w	r3, [r3]
 80029d6:	b298      	uxth	r0, r3
 80029d8:	4b34      	ldr	r3, [pc, #208]	; (8002aac <myTask+0x334>)
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	f083 0301 	eor.w	r3, r3, #1
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	461a      	mov	r2, r3
 80029e4:	4930      	ldr	r1, [pc, #192]	; (8002aa8 <myTask+0x330>)
 80029e6:	f004 fae1 	bl	8006fac <Display_PutUint>
		Display_Putc('%', &Font_11x18, !r_selected);
 80029ea:	4b30      	ldr	r3, [pc, #192]	; (8002aac <myTask+0x334>)
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	f083 0301 	eor.w	r3, r3, #1
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	461a      	mov	r2, r3
 80029f6:	492c      	ldr	r1, [pc, #176]	; (8002aa8 <myTask+0x330>)
 80029f8:	2025      	movs	r0, #37	; 0x25
 80029fa:	f004 f99d 	bl	8006d38 <Display_Putc>

		/* clear baris 3 */
		Display_DrawFilledRectangle(0, 50, 128, 12, 0);
 80029fe:	2300      	movs	r3, #0
 8002a00:	9300      	str	r3, [sp, #0]
 8002a02:	230c      	movs	r3, #12
 8002a04:	2280      	movs	r2, #128	; 0x80
 8002a06:	2132      	movs	r1, #50	; 0x32
 8002a08:	2000      	movs	r0, #0
 8002a0a:	f004 fd72 	bl	80074f2 <Display_DrawFilledRectangle>
		/* tampilan setting wireless */
		con_selected? Display_DrawFilledRectangle(0, 50, 128, 12, 1) : Display_DrawRectangle(0, 50, 128, 12, 1);
 8002a0e:	4b28      	ldr	r3, [pc, #160]	; (8002ab0 <myTask+0x338>)
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d008      	beq.n	8002a28 <myTask+0x2b0>
 8002a16:	2301      	movs	r3, #1
 8002a18:	9300      	str	r3, [sp, #0]
 8002a1a:	230c      	movs	r3, #12
 8002a1c:	2280      	movs	r2, #128	; 0x80
 8002a1e:	2132      	movs	r1, #50	; 0x32
 8002a20:	2000      	movs	r0, #0
 8002a22:	f004 fd66 	bl	80074f2 <Display_DrawFilledRectangle>
 8002a26:	e007      	b.n	8002a38 <myTask+0x2c0>
 8002a28:	2301      	movs	r3, #1
 8002a2a:	9300      	str	r3, [sp, #0]
 8002a2c:	230c      	movs	r3, #12
 8002a2e:	2280      	movs	r2, #128	; 0x80
 8002a30:	2132      	movs	r1, #50	; 0x32
 8002a32:	2000      	movs	r0, #0
 8002a34:	f004 fcf3 	bl	800741e <Display_DrawRectangle>
		//		Display_GotoXY(0, 50);
		//		Display_Puts("Connectivity:", &Font_7x10, 1);
		switch(EQ_Con){
 8002a38:	4b1e      	ldr	r3, [pc, #120]	; (8002ab4 <myTask+0x33c>)
 8002a3a:	f993 3000 	ldrsb.w	r3, [r3]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d012      	beq.n	8002a68 <myTask+0x2f0>
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d03c      	beq.n	8002ac0 <myTask+0x348>
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d149      	bne.n	8002ade <myTask+0x366>
		case 0:
			Display_GotoXY((128-(13*7))/2, 52);
 8002a4a:	2134      	movs	r1, #52	; 0x34
 8002a4c:	2012      	movs	r0, #18
 8002a4e:	f004 f95d 	bl	8006d0c <Display_GotoXY>
			Display_Puts("No Connection", &Font_7x10, !con_selected);
 8002a52:	4b17      	ldr	r3, [pc, #92]	; (8002ab0 <myTask+0x338>)
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	f083 0301 	eor.w	r3, r3, #1
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	461a      	mov	r2, r3
 8002a5e:	490b      	ldr	r1, [pc, #44]	; (8002a8c <myTask+0x314>)
 8002a60:	4815      	ldr	r0, [pc, #84]	; (8002ab8 <myTask+0x340>)
 8002a62:	f004 f9e9 	bl	8006e38 <Display_Puts>
			break;
 8002a66:	e03a      	b.n	8002ade <myTask+0x366>
		case 1:
			Display_GotoXY((128-(9*7))/2, 52);
 8002a68:	2134      	movs	r1, #52	; 0x34
 8002a6a:	2020      	movs	r0, #32
 8002a6c:	f004 f94e 	bl	8006d0c <Display_GotoXY>
			Display_Puts("Bluetooth", &Font_7x10, !con_selected);
 8002a70:	4b0f      	ldr	r3, [pc, #60]	; (8002ab0 <myTask+0x338>)
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	f083 0301 	eor.w	r3, r3, #1
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	4903      	ldr	r1, [pc, #12]	; (8002a8c <myTask+0x314>)
 8002a7e:	480f      	ldr	r0, [pc, #60]	; (8002abc <myTask+0x344>)
 8002a80:	f004 f9da 	bl	8006e38 <Display_Puts>
			break;
 8002a84:	e02b      	b.n	8002ade <myTask+0x366>
 8002a86:	bf00      	nop
 8002a88:	2000064c 	.word	0x2000064c
 8002a8c:	20000004 	.word	0x20000004
 8002a90:	080128ec 	.word	0x080128ec
 8002a94:	20000000 	.word	0x20000000
 8002a98:	080128fc 	.word	0x080128fc
 8002a9c:	200006b2 	.word	0x200006b2
 8002aa0:	2000021b 	.word	0x2000021b
 8002aa4:	200008dc 	.word	0x200008dc
 8002aa8:	2000000c 	.word	0x2000000c
 8002aac:	2000021c 	.word	0x2000021c
 8002ab0:	2000021d 	.word	0x2000021d
 8002ab4:	20000d3c 	.word	0x20000d3c
 8002ab8:	08012904 	.word	0x08012904
 8002abc:	08012914 	.word	0x08012914
		case 2:
			Display_GotoXY((128-(4*7))/2, 52);
 8002ac0:	2134      	movs	r1, #52	; 0x34
 8002ac2:	2032      	movs	r0, #50	; 0x32
 8002ac4:	f004 f922 	bl	8006d0c <Display_GotoXY>
			Display_Puts("WiFi", &Font_7x10, !con_selected);
 8002ac8:	4baa      	ldr	r3, [pc, #680]	; (8002d74 <myTask+0x5fc>)
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	f083 0301 	eor.w	r3, r3, #1
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	461a      	mov	r2, r3
 8002ad4:	49a8      	ldr	r1, [pc, #672]	; (8002d78 <myTask+0x600>)
 8002ad6:	48a9      	ldr	r0, [pc, #676]	; (8002d7c <myTask+0x604>)
 8002ad8:	f004 f9ae 	bl	8006e38 <Display_Puts>
			break;
 8002adc:	bf00      	nop
		}

		/* Update semua layar */
		Display_UpdateScreen();
 8002ade:	f004 f86f 	bl	8006bc0 <Display_UpdateScreen>

		/* Hitung koefisien filter setiap pergantian parameter */
		Calc_Coeff_Filter();
 8002ae2:	f7ff fb5f 	bl	80021a4 <Calc_Coeff_Filter>

		state_home = last_state;
 8002ae6:	4ba6      	ldr	r3, [pc, #664]	; (8002d80 <myTask+0x608>)
 8002ae8:	781a      	ldrb	r2, [r3, #0]
 8002aea:	4ba6      	ldr	r3, [pc, #664]	; (8002d84 <myTask+0x60c>)
 8002aec:	701a      	strb	r2, [r3, #0]

		break;
 8002aee:	f002 bb6a 	b.w	80051c6 <myTask+0x2a4e>

		case preset:
			if(switchUp()==2){
 8002af2:	f004 fee7 	bl	80078c4 <switchUp>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	d102      	bne.n	8002b02 <myTask+0x38a>
				state_home = set_default;
 8002afc:	4ba1      	ldr	r3, [pc, #644]	; (8002d84 <myTask+0x60c>)
 8002afe:	220f      	movs	r2, #15
 8002b00:	701a      	strb	r2, [r3, #0]

			}
			if(switchRight()){
 8002b02:	f004 feb3 	bl	800786c <switchRight>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d00e      	beq.n	8002b2a <myTask+0x3b2>
				preset_selected = 0;
 8002b0c:	4b9e      	ldr	r3, [pc, #632]	; (8002d88 <myTask+0x610>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002b12:	4b9e      	ldr	r3, [pc, #632]	; (8002d8c <myTask+0x614>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	701a      	strb	r2, [r3, #0]
				r_selected = 1;
 8002b18:	4b9d      	ldr	r3, [pc, #628]	; (8002d90 <myTask+0x618>)
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8002b1e:	4b99      	ldr	r3, [pc, #612]	; (8002d84 <myTask+0x60c>)
 8002b20:	2205      	movs	r2, #5
 8002b22:	701a      	strb	r2, [r3, #0]
				last_state = r_level;
 8002b24:	4b96      	ldr	r3, [pc, #600]	; (8002d80 <myTask+0x608>)
 8002b26:	2204      	movs	r2, #4
 8002b28:	701a      	strb	r2, [r3, #0]
			}
			if(switchLeft()){
 8002b2a:	f004 fe73 	bl	8007814 <switchLeft>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d00e      	beq.n	8002b52 <myTask+0x3da>
				preset_selected = 0;
 8002b34:	4b94      	ldr	r3, [pc, #592]	; (8002d88 <myTask+0x610>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	701a      	strb	r2, [r3, #0]
				l_selected = 1;
 8002b3a:	4b94      	ldr	r3, [pc, #592]	; (8002d8c <myTask+0x614>)
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002b40:	4b93      	ldr	r3, [pc, #588]	; (8002d90 <myTask+0x618>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8002b46:	4b8f      	ldr	r3, [pc, #572]	; (8002d84 <myTask+0x60c>)
 8002b48:	2205      	movs	r2, #5
 8002b4a:	701a      	strb	r2, [r3, #0]
				last_state = l_level;
 8002b4c:	4b8c      	ldr	r3, [pc, #560]	; (8002d80 <myTask+0x608>)
 8002b4e:	2203      	movs	r2, #3
 8002b50:	701a      	strb	r2, [r3, #0]
			}
			if(encoderCW()){
 8002b52:	f004 fdcb 	bl	80076ec <encoderCW>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d01f      	beq.n	8002b9c <myTask+0x424>
				EQ_preset++;
 8002b5c:	4b8d      	ldr	r3, [pc, #564]	; (8002d94 <myTask+0x61c>)
 8002b5e:	f993 3000 	ldrsb.w	r3, [r3]
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	3301      	adds	r3, #1
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	b25a      	sxtb	r2, r3
 8002b6a:	4b8a      	ldr	r3, [pc, #552]	; (8002d94 <myTask+0x61c>)
 8002b6c:	701a      	strb	r2, [r3, #0]
				if(EQ_preset>MAX_PRESET-1) EQ_preset=0;
 8002b6e:	4b89      	ldr	r3, [pc, #548]	; (8002d94 <myTask+0x61c>)
 8002b70:	f993 3000 	ldrsb.w	r3, [r3]
 8002b74:	2b0a      	cmp	r3, #10
 8002b76:	dd02      	ble.n	8002b7e <myTask+0x406>
 8002b78:	4b86      	ldr	r3, [pc, #536]	; (8002d94 <myTask+0x61c>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	701a      	strb	r2, [r3, #0]
				preset_selected = 1;
 8002b7e:	4b82      	ldr	r3, [pc, #520]	; (8002d88 <myTask+0x610>)
 8002b80:	2201      	movs	r2, #1
 8002b82:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002b84:	4b81      	ldr	r3, [pc, #516]	; (8002d8c <myTask+0x614>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002b8a:	4b81      	ldr	r3, [pc, #516]	; (8002d90 <myTask+0x618>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	701a      	strb	r2, [r3, #0]
				state_home = display_home;
 8002b90:	4b7c      	ldr	r3, [pc, #496]	; (8002d84 <myTask+0x60c>)
 8002b92:	2201      	movs	r2, #1
 8002b94:	701a      	strb	r2, [r3, #0]
				last_state = preset;
 8002b96:	4b7a      	ldr	r3, [pc, #488]	; (8002d80 <myTask+0x608>)
 8002b98:	2202      	movs	r2, #2
 8002b9a:	701a      	strb	r2, [r3, #0]
			}
			if(encoderCCW()){
 8002b9c:	f004 fdda 	bl	8007754 <encoderCCW>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d021      	beq.n	8002bea <myTask+0x472>
				EQ_preset--;
 8002ba6:	4b7b      	ldr	r3, [pc, #492]	; (8002d94 <myTask+0x61c>)
 8002ba8:	f993 3000 	ldrsb.w	r3, [r3]
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	b25a      	sxtb	r2, r3
 8002bb4:	4b77      	ldr	r3, [pc, #476]	; (8002d94 <myTask+0x61c>)
 8002bb6:	701a      	strb	r2, [r3, #0]
				if(EQ_preset<0) EQ_preset=MAX_PRESET-1;
 8002bb8:	4b76      	ldr	r3, [pc, #472]	; (8002d94 <myTask+0x61c>)
 8002bba:	f993 3000 	ldrsb.w	r3, [r3]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	da02      	bge.n	8002bc8 <myTask+0x450>
 8002bc2:	4b74      	ldr	r3, [pc, #464]	; (8002d94 <myTask+0x61c>)
 8002bc4:	220a      	movs	r2, #10
 8002bc6:	701a      	strb	r2, [r3, #0]
				preset_selected = 1;
 8002bc8:	4b6f      	ldr	r3, [pc, #444]	; (8002d88 <myTask+0x610>)
 8002bca:	2201      	movs	r2, #1
 8002bcc:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002bce:	4b6f      	ldr	r3, [pc, #444]	; (8002d8c <myTask+0x614>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002bd4:	4b6e      	ldr	r3, [pc, #440]	; (8002d90 <myTask+0x618>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	701a      	strb	r2, [r3, #0]
				state_home = display_home;
 8002bda:	4b6a      	ldr	r3, [pc, #424]	; (8002d84 <myTask+0x60c>)
 8002bdc:	2201      	movs	r2, #1
 8002bde:	701a      	strb	r2, [r3, #0]
				last_state = preset;
 8002be0:	4b67      	ldr	r3, [pc, #412]	; (8002d80 <myTask+0x608>)
 8002be2:	2202      	movs	r2, #2
 8002be4:	701a      	strb	r2, [r3, #0]
			else if(switchEncoder()){
				state_home = display_setting;
				last_state = band;
				Display_Clear();
			}
			break;
 8002be6:	f002 bad7 	b.w	8005198 <myTask+0x2a20>
			else if(switchEncoder()){
 8002bea:	f004 fd53 	bl	8007694 <switchEncoder>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	f002 82d1 	beq.w	8005198 <myTask+0x2a20>
				state_home = display_setting;
 8002bf6:	4b63      	ldr	r3, [pc, #396]	; (8002d84 <myTask+0x60c>)
 8002bf8:	2207      	movs	r2, #7
 8002bfa:	701a      	strb	r2, [r3, #0]
				last_state = band;
 8002bfc:	4b60      	ldr	r3, [pc, #384]	; (8002d80 <myTask+0x608>)
 8002bfe:	2208      	movs	r2, #8
 8002c00:	701a      	strb	r2, [r3, #0]
				Display_Clear();
 8002c02:	f004 fcc3 	bl	800758c <Display_Clear>
			break;
 8002c06:	f002 bac7 	b.w	8005198 <myTask+0x2a20>

		case l_level:
			if(encoderCW()){
 8002c0a:	f004 fd6f 	bl	80076ec <encoderCW>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d03b      	beq.n	8002c8c <myTask+0x514>
				myPreset[EQ_preset].level_L += 5;
 8002c14:	4b5f      	ldr	r3, [pc, #380]	; (8002d94 <myTask+0x61c>)
 8002c16:	f993 3000 	ldrsb.w	r3, [r3]
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	4a5e      	ldr	r2, [pc, #376]	; (8002d98 <myTask+0x620>)
 8002c1e:	235c      	movs	r3, #92	; 0x5c
 8002c20:	fb03 f301 	mul.w	r3, r3, r1
 8002c24:	4413      	add	r3, r2
 8002c26:	3301      	adds	r3, #1
 8002c28:	f993 3000 	ldrsb.w	r3, [r3]
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	3305      	adds	r3, #5
 8002c30:	b2da      	uxtb	r2, r3
 8002c32:	4b58      	ldr	r3, [pc, #352]	; (8002d94 <myTask+0x61c>)
 8002c34:	f993 3000 	ldrsb.w	r3, [r3]
 8002c38:	4618      	mov	r0, r3
 8002c3a:	b251      	sxtb	r1, r2
 8002c3c:	4a56      	ldr	r2, [pc, #344]	; (8002d98 <myTask+0x620>)
 8002c3e:	235c      	movs	r3, #92	; 0x5c
 8002c40:	fb03 f300 	mul.w	r3, r3, r0
 8002c44:	4413      	add	r3, r2
 8002c46:	3301      	adds	r3, #1
 8002c48:	460a      	mov	r2, r1
 8002c4a:	701a      	strb	r2, [r3, #0]
				if(myPreset[EQ_preset].level_L >= 100) myPreset[EQ_preset].level_L=0;
 8002c4c:	4b51      	ldr	r3, [pc, #324]	; (8002d94 <myTask+0x61c>)
 8002c4e:	f993 3000 	ldrsb.w	r3, [r3]
 8002c52:	4619      	mov	r1, r3
 8002c54:	4a50      	ldr	r2, [pc, #320]	; (8002d98 <myTask+0x620>)
 8002c56:	235c      	movs	r3, #92	; 0x5c
 8002c58:	fb03 f301 	mul.w	r3, r3, r1
 8002c5c:	4413      	add	r3, r2
 8002c5e:	3301      	adds	r3, #1
 8002c60:	f993 3000 	ldrsb.w	r3, [r3]
 8002c64:	2b63      	cmp	r3, #99	; 0x63
 8002c66:	dd0b      	ble.n	8002c80 <myTask+0x508>
 8002c68:	4b4a      	ldr	r3, [pc, #296]	; (8002d94 <myTask+0x61c>)
 8002c6a:	f993 3000 	ldrsb.w	r3, [r3]
 8002c6e:	4619      	mov	r1, r3
 8002c70:	4a49      	ldr	r2, [pc, #292]	; (8002d98 <myTask+0x620>)
 8002c72:	235c      	movs	r3, #92	; 0x5c
 8002c74:	fb03 f301 	mul.w	r3, r3, r1
 8002c78:	4413      	add	r3, r2
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	701a      	strb	r2, [r3, #0]
				state_home = display_home;
 8002c80:	4b40      	ldr	r3, [pc, #256]	; (8002d84 <myTask+0x60c>)
 8002c82:	2201      	movs	r2, #1
 8002c84:	701a      	strb	r2, [r3, #0]
				last_state = l_level;
 8002c86:	4b3e      	ldr	r3, [pc, #248]	; (8002d80 <myTask+0x608>)
 8002c88:	2203      	movs	r2, #3
 8002c8a:	701a      	strb	r2, [r3, #0]
			}
			if(encoderCCW()){
 8002c8c:	f004 fd62 	bl	8007754 <encoderCCW>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d03b      	beq.n	8002d0e <myTask+0x596>
				myPreset[EQ_preset].level_L -= 5;
 8002c96:	4b3f      	ldr	r3, [pc, #252]	; (8002d94 <myTask+0x61c>)
 8002c98:	f993 3000 	ldrsb.w	r3, [r3]
 8002c9c:	4619      	mov	r1, r3
 8002c9e:	4a3e      	ldr	r2, [pc, #248]	; (8002d98 <myTask+0x620>)
 8002ca0:	235c      	movs	r3, #92	; 0x5c
 8002ca2:	fb03 f301 	mul.w	r3, r3, r1
 8002ca6:	4413      	add	r3, r2
 8002ca8:	3301      	adds	r3, #1
 8002caa:	f993 3000 	ldrsb.w	r3, [r3]
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	3b05      	subs	r3, #5
 8002cb2:	b2da      	uxtb	r2, r3
 8002cb4:	4b37      	ldr	r3, [pc, #220]	; (8002d94 <myTask+0x61c>)
 8002cb6:	f993 3000 	ldrsb.w	r3, [r3]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	b251      	sxtb	r1, r2
 8002cbe:	4a36      	ldr	r2, [pc, #216]	; (8002d98 <myTask+0x620>)
 8002cc0:	235c      	movs	r3, #92	; 0x5c
 8002cc2:	fb03 f300 	mul.w	r3, r3, r0
 8002cc6:	4413      	add	r3, r2
 8002cc8:	3301      	adds	r3, #1
 8002cca:	460a      	mov	r2, r1
 8002ccc:	701a      	strb	r2, [r3, #0]
				if(myPreset[EQ_preset].level_L < 0) myPreset[EQ_preset].level_L=100;
 8002cce:	4b31      	ldr	r3, [pc, #196]	; (8002d94 <myTask+0x61c>)
 8002cd0:	f993 3000 	ldrsb.w	r3, [r3]
 8002cd4:	4619      	mov	r1, r3
 8002cd6:	4a30      	ldr	r2, [pc, #192]	; (8002d98 <myTask+0x620>)
 8002cd8:	235c      	movs	r3, #92	; 0x5c
 8002cda:	fb03 f301 	mul.w	r3, r3, r1
 8002cde:	4413      	add	r3, r2
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	f993 3000 	ldrsb.w	r3, [r3]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	da0b      	bge.n	8002d02 <myTask+0x58a>
 8002cea:	4b2a      	ldr	r3, [pc, #168]	; (8002d94 <myTask+0x61c>)
 8002cec:	f993 3000 	ldrsb.w	r3, [r3]
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	4a29      	ldr	r2, [pc, #164]	; (8002d98 <myTask+0x620>)
 8002cf4:	235c      	movs	r3, #92	; 0x5c
 8002cf6:	fb03 f301 	mul.w	r3, r3, r1
 8002cfa:	4413      	add	r3, r2
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	2264      	movs	r2, #100	; 0x64
 8002d00:	701a      	strb	r2, [r3, #0]
				state_home = display_home;
 8002d02:	4b20      	ldr	r3, [pc, #128]	; (8002d84 <myTask+0x60c>)
 8002d04:	2201      	movs	r2, #1
 8002d06:	701a      	strb	r2, [r3, #0]
				last_state = l_level;
 8002d08:	4b1d      	ldr	r3, [pc, #116]	; (8002d80 <myTask+0x608>)
 8002d0a:	2203      	movs	r2, #3
 8002d0c:	701a      	strb	r2, [r3, #0]
			}
			if(switchLeft()){
 8002d0e:	f004 fd81 	bl	8007814 <switchLeft>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d013      	beq.n	8002d40 <myTask+0x5c8>
				preset_selected = 0;
 8002d18:	4b1b      	ldr	r3, [pc, #108]	; (8002d88 <myTask+0x610>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002d1e:	4b1b      	ldr	r3, [pc, #108]	; (8002d8c <myTask+0x614>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002d24:	4b1a      	ldr	r3, [pc, #104]	; (8002d90 <myTask+0x618>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	701a      	strb	r2, [r3, #0]
				con_selected = 1;
 8002d2a:	4b12      	ldr	r3, [pc, #72]	; (8002d74 <myTask+0x5fc>)
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8002d30:	4b14      	ldr	r3, [pc, #80]	; (8002d84 <myTask+0x60c>)
 8002d32:	2205      	movs	r2, #5
 8002d34:	701a      	strb	r2, [r3, #0]
				last_state = setting_wireless;
 8002d36:	4b12      	ldr	r3, [pc, #72]	; (8002d80 <myTask+0x608>)
 8002d38:	2210      	movs	r2, #16
 8002d3a:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
				con_selected = 0;
				state_home = save;
				last_state = preset;
			}
			break;
 8002d3c:	f002 ba2e 	b.w	800519c <myTask+0x2a24>
			else if(switchRight()){
 8002d40:	f004 fd94 	bl	800786c <switchRight>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	f002 8228 	beq.w	800519c <myTask+0x2a24>
				preset_selected = 1;
 8002d4c:	4b0e      	ldr	r3, [pc, #56]	; (8002d88 <myTask+0x610>)
 8002d4e:	2201      	movs	r2, #1
 8002d50:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002d52:	4b0e      	ldr	r3, [pc, #56]	; (8002d8c <myTask+0x614>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002d58:	4b0d      	ldr	r3, [pc, #52]	; (8002d90 <myTask+0x618>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	701a      	strb	r2, [r3, #0]
				con_selected = 0;
 8002d5e:	4b05      	ldr	r3, [pc, #20]	; (8002d74 <myTask+0x5fc>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8002d64:	4b07      	ldr	r3, [pc, #28]	; (8002d84 <myTask+0x60c>)
 8002d66:	2205      	movs	r2, #5
 8002d68:	701a      	strb	r2, [r3, #0]
				last_state = preset;
 8002d6a:	4b05      	ldr	r3, [pc, #20]	; (8002d80 <myTask+0x608>)
 8002d6c:	2202      	movs	r2, #2
 8002d6e:	701a      	strb	r2, [r3, #0]
			break;
 8002d70:	f002 ba14 	b.w	800519c <myTask+0x2a24>
 8002d74:	2000021d 	.word	0x2000021d
 8002d78:	20000004 	.word	0x20000004
 8002d7c:	08012920 	.word	0x08012920
 8002d80:	20000001 	.word	0x20000001
 8002d84:	2000064c 	.word	0x2000064c
 8002d88:	20000000 	.word	0x20000000
 8002d8c:	2000021b 	.word	0x2000021b
 8002d90:	2000021c 	.word	0x2000021c
 8002d94:	200006b2 	.word	0x200006b2
 8002d98:	200008dc 	.word	0x200008dc

		case r_level:
			if(encoderCW()){
 8002d9c:	f004 fca6 	bl	80076ec <encoderCW>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d037      	beq.n	8002e16 <myTask+0x69e>
				myPreset[EQ_preset].level_R += 5;
 8002da6:	4bad      	ldr	r3, [pc, #692]	; (800305c <myTask+0x8e4>)
 8002da8:	f993 3000 	ldrsb.w	r3, [r3]
 8002dac:	4619      	mov	r1, r3
 8002dae:	4aac      	ldr	r2, [pc, #688]	; (8003060 <myTask+0x8e8>)
 8002db0:	235c      	movs	r3, #92	; 0x5c
 8002db2:	fb03 f301 	mul.w	r3, r3, r1
 8002db6:	4413      	add	r3, r2
 8002db8:	f993 3000 	ldrsb.w	r3, [r3]
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	3305      	adds	r3, #5
 8002dc0:	b2da      	uxtb	r2, r3
 8002dc2:	4ba6      	ldr	r3, [pc, #664]	; (800305c <myTask+0x8e4>)
 8002dc4:	f993 3000 	ldrsb.w	r3, [r3]
 8002dc8:	4618      	mov	r0, r3
 8002dca:	b251      	sxtb	r1, r2
 8002dcc:	4aa4      	ldr	r2, [pc, #656]	; (8003060 <myTask+0x8e8>)
 8002dce:	235c      	movs	r3, #92	; 0x5c
 8002dd0:	fb03 f300 	mul.w	r3, r3, r0
 8002dd4:	4413      	add	r3, r2
 8002dd6:	460a      	mov	r2, r1
 8002dd8:	701a      	strb	r2, [r3, #0]
				if(myPreset[EQ_preset].level_R >= 100) myPreset[EQ_preset].level_R=0;
 8002dda:	4ba0      	ldr	r3, [pc, #640]	; (800305c <myTask+0x8e4>)
 8002ddc:	f993 3000 	ldrsb.w	r3, [r3]
 8002de0:	4619      	mov	r1, r3
 8002de2:	4a9f      	ldr	r2, [pc, #636]	; (8003060 <myTask+0x8e8>)
 8002de4:	235c      	movs	r3, #92	; 0x5c
 8002de6:	fb03 f301 	mul.w	r3, r3, r1
 8002dea:	4413      	add	r3, r2
 8002dec:	f993 3000 	ldrsb.w	r3, [r3]
 8002df0:	2b63      	cmp	r3, #99	; 0x63
 8002df2:	dd0a      	ble.n	8002e0a <myTask+0x692>
 8002df4:	4b99      	ldr	r3, [pc, #612]	; (800305c <myTask+0x8e4>)
 8002df6:	f993 3000 	ldrsb.w	r3, [r3]
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	4a98      	ldr	r2, [pc, #608]	; (8003060 <myTask+0x8e8>)
 8002dfe:	235c      	movs	r3, #92	; 0x5c
 8002e00:	fb03 f301 	mul.w	r3, r3, r1
 8002e04:	4413      	add	r3, r2
 8002e06:	2200      	movs	r2, #0
 8002e08:	701a      	strb	r2, [r3, #0]
				state_home = display_home;
 8002e0a:	4b96      	ldr	r3, [pc, #600]	; (8003064 <myTask+0x8ec>)
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	701a      	strb	r2, [r3, #0]
				last_state = r_level;
 8002e10:	4b95      	ldr	r3, [pc, #596]	; (8003068 <myTask+0x8f0>)
 8002e12:	2204      	movs	r2, #4
 8002e14:	701a      	strb	r2, [r3, #0]
			}
			if(encoderCCW()){
 8002e16:	f004 fc9d 	bl	8007754 <encoderCCW>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d037      	beq.n	8002e90 <myTask+0x718>
				myPreset[EQ_preset].level_R -= 5;
 8002e20:	4b8e      	ldr	r3, [pc, #568]	; (800305c <myTask+0x8e4>)
 8002e22:	f993 3000 	ldrsb.w	r3, [r3]
 8002e26:	4619      	mov	r1, r3
 8002e28:	4a8d      	ldr	r2, [pc, #564]	; (8003060 <myTask+0x8e8>)
 8002e2a:	235c      	movs	r3, #92	; 0x5c
 8002e2c:	fb03 f301 	mul.w	r3, r3, r1
 8002e30:	4413      	add	r3, r2
 8002e32:	f993 3000 	ldrsb.w	r3, [r3]
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	3b05      	subs	r3, #5
 8002e3a:	b2da      	uxtb	r2, r3
 8002e3c:	4b87      	ldr	r3, [pc, #540]	; (800305c <myTask+0x8e4>)
 8002e3e:	f993 3000 	ldrsb.w	r3, [r3]
 8002e42:	4618      	mov	r0, r3
 8002e44:	b251      	sxtb	r1, r2
 8002e46:	4a86      	ldr	r2, [pc, #536]	; (8003060 <myTask+0x8e8>)
 8002e48:	235c      	movs	r3, #92	; 0x5c
 8002e4a:	fb03 f300 	mul.w	r3, r3, r0
 8002e4e:	4413      	add	r3, r2
 8002e50:	460a      	mov	r2, r1
 8002e52:	701a      	strb	r2, [r3, #0]
				if(myPreset[EQ_preset].level_R < 0) myPreset[EQ_preset].level_R=100;
 8002e54:	4b81      	ldr	r3, [pc, #516]	; (800305c <myTask+0x8e4>)
 8002e56:	f993 3000 	ldrsb.w	r3, [r3]
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	4a80      	ldr	r2, [pc, #512]	; (8003060 <myTask+0x8e8>)
 8002e5e:	235c      	movs	r3, #92	; 0x5c
 8002e60:	fb03 f301 	mul.w	r3, r3, r1
 8002e64:	4413      	add	r3, r2
 8002e66:	f993 3000 	ldrsb.w	r3, [r3]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	da0a      	bge.n	8002e84 <myTask+0x70c>
 8002e6e:	4b7b      	ldr	r3, [pc, #492]	; (800305c <myTask+0x8e4>)
 8002e70:	f993 3000 	ldrsb.w	r3, [r3]
 8002e74:	4619      	mov	r1, r3
 8002e76:	4a7a      	ldr	r2, [pc, #488]	; (8003060 <myTask+0x8e8>)
 8002e78:	235c      	movs	r3, #92	; 0x5c
 8002e7a:	fb03 f301 	mul.w	r3, r3, r1
 8002e7e:	4413      	add	r3, r2
 8002e80:	2264      	movs	r2, #100	; 0x64
 8002e82:	701a      	strb	r2, [r3, #0]
				state_home = display_home;
 8002e84:	4b77      	ldr	r3, [pc, #476]	; (8003064 <myTask+0x8ec>)
 8002e86:	2201      	movs	r2, #1
 8002e88:	701a      	strb	r2, [r3, #0]
				last_state = r_level;
 8002e8a:	4b77      	ldr	r3, [pc, #476]	; (8003068 <myTask+0x8f0>)
 8002e8c:	2204      	movs	r2, #4
 8002e8e:	701a      	strb	r2, [r3, #0]
			}
			if(switchLeft()){
 8002e90:	f004 fcc0 	bl	8007814 <switchLeft>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d012      	beq.n	8002ec0 <myTask+0x748>
				preset_selected = 1;
 8002e9a:	4b74      	ldr	r3, [pc, #464]	; (800306c <myTask+0x8f4>)
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002ea0:	4b73      	ldr	r3, [pc, #460]	; (8003070 <myTask+0x8f8>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002ea6:	4b73      	ldr	r3, [pc, #460]	; (8003074 <myTask+0x8fc>)
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	701a      	strb	r2, [r3, #0]
				con_selected = 0;
 8002eac:	4b72      	ldr	r3, [pc, #456]	; (8003078 <myTask+0x900>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8002eb2:	4b6c      	ldr	r3, [pc, #432]	; (8003064 <myTask+0x8ec>)
 8002eb4:	2205      	movs	r2, #5
 8002eb6:	701a      	strb	r2, [r3, #0]
				last_state = preset;
 8002eb8:	4b6b      	ldr	r3, [pc, #428]	; (8003068 <myTask+0x8f0>)
 8002eba:	2202      	movs	r2, #2
 8002ebc:	701a      	strb	r2, [r3, #0]
 8002ebe:	e016      	b.n	8002eee <myTask+0x776>
			}
			else if(switchRight()){
 8002ec0:	f004 fcd4 	bl	800786c <switchRight>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d011      	beq.n	8002eee <myTask+0x776>
				preset_selected = 0;
 8002eca:	4b68      	ldr	r3, [pc, #416]	; (800306c <myTask+0x8f4>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002ed0:	4b67      	ldr	r3, [pc, #412]	; (8003070 <myTask+0x8f8>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002ed6:	4b67      	ldr	r3, [pc, #412]	; (8003074 <myTask+0x8fc>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	701a      	strb	r2, [r3, #0]
				con_selected = 1;
 8002edc:	4b66      	ldr	r3, [pc, #408]	; (8003078 <myTask+0x900>)
 8002ede:	2201      	movs	r2, #1
 8002ee0:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8002ee2:	4b60      	ldr	r3, [pc, #384]	; (8003064 <myTask+0x8ec>)
 8002ee4:	2205      	movs	r2, #5
 8002ee6:	701a      	strb	r2, [r3, #0]
				last_state = setting_wireless;
 8002ee8:	4b5f      	ldr	r3, [pc, #380]	; (8003068 <myTask+0x8f0>)
 8002eea:	2210      	movs	r2, #16
 8002eec:	701a      	strb	r2, [r3, #0]
			}
			if(switchEncoder()==1){
 8002eee:	f004 fbd1 	bl	8007694 <switchEncoder>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	f002 8153 	beq.w	80051a0 <myTask+0x2a28>
				state_home = save;
 8002efa:	4b5a      	ldr	r3, [pc, #360]	; (8003064 <myTask+0x8ec>)
 8002efc:	2205      	movs	r2, #5
 8002efe:	701a      	strb	r2, [r3, #0]
				last_state = preset;
 8002f00:	4b59      	ldr	r3, [pc, #356]	; (8003068 <myTask+0x8f0>)
 8002f02:	2202      	movs	r2, #2
 8002f04:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002f06:	f002 b94b 	b.w	80051a0 <myTask+0x2a28>
		case setting_wireless:
			if(encoderCW()){
 8002f0a:	f004 fbef 	bl	80076ec <encoderCW>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d016      	beq.n	8002f42 <myTask+0x7ca>
				state_home = display_home;
 8002f14:	4b53      	ldr	r3, [pc, #332]	; (8003064 <myTask+0x8ec>)
 8002f16:	2201      	movs	r2, #1
 8002f18:	701a      	strb	r2, [r3, #0]
				EQ_Con++; if(EQ_Con>2) EQ_Con=0;
 8002f1a:	4b58      	ldr	r3, [pc, #352]	; (800307c <myTask+0x904>)
 8002f1c:	f993 3000 	ldrsb.w	r3, [r3]
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	3301      	adds	r3, #1
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	b25a      	sxtb	r2, r3
 8002f28:	4b54      	ldr	r3, [pc, #336]	; (800307c <myTask+0x904>)
 8002f2a:	701a      	strb	r2, [r3, #0]
 8002f2c:	4b53      	ldr	r3, [pc, #332]	; (800307c <myTask+0x904>)
 8002f2e:	f993 3000 	ldrsb.w	r3, [r3]
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	dd02      	ble.n	8002f3c <myTask+0x7c4>
 8002f36:	4b51      	ldr	r3, [pc, #324]	; (800307c <myTask+0x904>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	701a      	strb	r2, [r3, #0]
				last_state = setting_wireless;
 8002f3c:	4b4a      	ldr	r3, [pc, #296]	; (8003068 <myTask+0x8f0>)
 8002f3e:	2210      	movs	r2, #16
 8002f40:	701a      	strb	r2, [r3, #0]
			}
			if(encoderCCW()){
 8002f42:	f004 fc07 	bl	8007754 <encoderCCW>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d016      	beq.n	8002f7a <myTask+0x802>
				state_home = display_home;
 8002f4c:	4b45      	ldr	r3, [pc, #276]	; (8003064 <myTask+0x8ec>)
 8002f4e:	2201      	movs	r2, #1
 8002f50:	701a      	strb	r2, [r3, #0]
				EQ_Con--; if(EQ_Con<0) EQ_Con=2;
 8002f52:	4b4a      	ldr	r3, [pc, #296]	; (800307c <myTask+0x904>)
 8002f54:	f993 3000 	ldrsb.w	r3, [r3]
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	3b01      	subs	r3, #1
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	b25a      	sxtb	r2, r3
 8002f60:	4b46      	ldr	r3, [pc, #280]	; (800307c <myTask+0x904>)
 8002f62:	701a      	strb	r2, [r3, #0]
 8002f64:	4b45      	ldr	r3, [pc, #276]	; (800307c <myTask+0x904>)
 8002f66:	f993 3000 	ldrsb.w	r3, [r3]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	da02      	bge.n	8002f74 <myTask+0x7fc>
 8002f6e:	4b43      	ldr	r3, [pc, #268]	; (800307c <myTask+0x904>)
 8002f70:	2202      	movs	r2, #2
 8002f72:	701a      	strb	r2, [r3, #0]
				last_state = setting_wireless;
 8002f74:	4b3c      	ldr	r3, [pc, #240]	; (8003068 <myTask+0x8f0>)
 8002f76:	2210      	movs	r2, #16
 8002f78:	701a      	strb	r2, [r3, #0]
			}
			if(switchLeft()){
 8002f7a:	f004 fc4b 	bl	8007814 <switchLeft>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d012      	beq.n	8002faa <myTask+0x832>
				preset_selected = 0;
 8002f84:	4b39      	ldr	r3, [pc, #228]	; (800306c <myTask+0x8f4>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002f8a:	4b39      	ldr	r3, [pc, #228]	; (8003070 <myTask+0x8f8>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	701a      	strb	r2, [r3, #0]
				r_selected = 1;
 8002f90:	4b38      	ldr	r3, [pc, #224]	; (8003074 <myTask+0x8fc>)
 8002f92:	2201      	movs	r2, #1
 8002f94:	701a      	strb	r2, [r3, #0]
				con_selected = 0;
 8002f96:	4b38      	ldr	r3, [pc, #224]	; (8003078 <myTask+0x900>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8002f9c:	4b31      	ldr	r3, [pc, #196]	; (8003064 <myTask+0x8ec>)
 8002f9e:	2205      	movs	r2, #5
 8002fa0:	701a      	strb	r2, [r3, #0]
				last_state = r_level;
 8002fa2:	4b31      	ldr	r3, [pc, #196]	; (8003068 <myTask+0x8f0>)
 8002fa4:	2204      	movs	r2, #4
 8002fa6:	701a      	strb	r2, [r3, #0]
 8002fa8:	e013      	b.n	8002fd2 <myTask+0x85a>
			}
			else if(switchRight()){
 8002faa:	f004 fc5f 	bl	800786c <switchRight>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d00e      	beq.n	8002fd2 <myTask+0x85a>
				preset_selected = 0;
 8002fb4:	4b2d      	ldr	r3, [pc, #180]	; (800306c <myTask+0x8f4>)
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	701a      	strb	r2, [r3, #0]
				l_selected = 1;
 8002fba:	4b2d      	ldr	r3, [pc, #180]	; (8003070 <myTask+0x8f8>)
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002fc0:	4b2c      	ldr	r3, [pc, #176]	; (8003074 <myTask+0x8fc>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8002fc6:	4b27      	ldr	r3, [pc, #156]	; (8003064 <myTask+0x8ec>)
 8002fc8:	2205      	movs	r2, #5
 8002fca:	701a      	strb	r2, [r3, #0]
				last_state = l_level;
 8002fcc:	4b26      	ldr	r3, [pc, #152]	; (8003068 <myTask+0x8f0>)
 8002fce:	2203      	movs	r2, #3
 8002fd0:	701a      	strb	r2, [r3, #0]
			}
			if(switchEncoder()){
 8002fd2:	f004 fb5f 	bl	8007694 <switchEncoder>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	f002 80e3 	beq.w	80051a4 <myTask+0x2a2c>
				if(EQ_Con!=0){
 8002fde:	4b27      	ldr	r3, [pc, #156]	; (800307c <myTask+0x904>)
 8002fe0:	f993 3000 	ldrsb.w	r3, [r3]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	f002 80dd 	beq.w	80051a4 <myTask+0x2a2c>
					oneTime=1;
 8002fea:	4b25      	ldr	r3, [pc, #148]	; (8003080 <myTask+0x908>)
 8002fec:	2201      	movs	r2, #1
 8002fee:	701a      	strb	r2, [r3, #0]
					state_home = connected;
 8002ff0:	4b1c      	ldr	r3, [pc, #112]	; (8003064 <myTask+0x8ec>)
 8002ff2:	2211      	movs	r2, #17
 8002ff4:	701a      	strb	r2, [r3, #0]
				}
			}
			break;
 8002ff6:	f002 b8d5 	b.w	80051a4 <myTask+0x2a2c>

		case connected:
			if(oneTime){
 8002ffa:	4b21      	ldr	r3, [pc, #132]	; (8003080 <myTask+0x908>)
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d06c      	beq.n	80030dc <myTask+0x964>
				oneTime=0;
 8003002:	4b1f      	ldr	r3, [pc, #124]	; (8003080 <myTask+0x908>)
 8003004:	2200      	movs	r2, #0
 8003006:	701a      	strb	r2, [r3, #0]
				Display_Clear();
 8003008:	f004 fac0 	bl	800758c <Display_Clear>
				switch(EQ_Con){
 800300c:	4b1b      	ldr	r3, [pc, #108]	; (800307c <myTask+0x904>)
 800300e:	f993 3000 	ldrsb.w	r3, [r3]
 8003012:	2b01      	cmp	r3, #1
 8003014:	d002      	beq.n	800301c <myTask+0x8a4>
 8003016:	2b02      	cmp	r3, #2
 8003018:	d040      	beq.n	800309c <myTask+0x924>
 800301a:	e05d      	b.n	80030d8 <myTask+0x960>
				case 1:
					Display_GotoXY((128-(12*7))/2, 0);
 800301c:	2100      	movs	r1, #0
 800301e:	2016      	movs	r0, #22
 8003020:	f003 fe74 	bl	8006d0c <Display_GotoXY>
					Display_Puts("Bluetooth On", &Font_7x10, 1);
 8003024:	2201      	movs	r2, #1
 8003026:	4917      	ldr	r1, [pc, #92]	; (8003084 <myTask+0x90c>)
 8003028:	4817      	ldr	r0, [pc, #92]	; (8003088 <myTask+0x910>)
 800302a:	f003 ff05 	bl	8006e38 <Display_Puts>

					strcpy(str_send, "BTON$");
 800302e:	4b17      	ldr	r3, [pc, #92]	; (800308c <myTask+0x914>)
 8003030:	4a17      	ldr	r2, [pc, #92]	; (8003090 <myTask+0x918>)
 8003032:	6810      	ldr	r0, [r2, #0]
 8003034:	6018      	str	r0, [r3, #0]
 8003036:	8892      	ldrh	r2, [r2, #4]
 8003038:	809a      	strh	r2, [r3, #4]
					strLength = strlen(str_send);
 800303a:	4814      	ldr	r0, [pc, #80]	; (800308c <myTask+0x914>)
 800303c:	f7fd f8d2 	bl	80001e4 <strlen>
 8003040:	4603      	mov	r3, r0
 8003042:	b2da      	uxtb	r2, r3
 8003044:	4b13      	ldr	r3, [pc, #76]	; (8003094 <myTask+0x91c>)
 8003046:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart1, (uint8_t*)str_send,strLength , 100);
 8003048:	4b12      	ldr	r3, [pc, #72]	; (8003094 <myTask+0x91c>)
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	b29a      	uxth	r2, r3
 800304e:	2364      	movs	r3, #100	; 0x64
 8003050:	490e      	ldr	r1, [pc, #56]	; (800308c <myTask+0x914>)
 8003052:	4811      	ldr	r0, [pc, #68]	; (8003098 <myTask+0x920>)
 8003054:	f009 f952 	bl	800c2fc <HAL_UART_Transmit>
					break;
 8003058:	e03e      	b.n	80030d8 <myTask+0x960>
 800305a:	bf00      	nop
 800305c:	200006b2 	.word	0x200006b2
 8003060:	200008dc 	.word	0x200008dc
 8003064:	2000064c 	.word	0x2000064c
 8003068:	20000001 	.word	0x20000001
 800306c:	20000000 	.word	0x20000000
 8003070:	2000021b 	.word	0x2000021b
 8003074:	2000021c 	.word	0x2000021c
 8003078:	2000021d 	.word	0x2000021d
 800307c:	20000d3c 	.word	0x20000d3c
 8003080:	2000021e 	.word	0x2000021e
 8003084:	20000004 	.word	0x20000004
 8003088:	08012928 	.word	0x08012928
 800308c:	20000dd4 	.word	0x20000dd4
 8003090:	08012938 	.word	0x08012938
 8003094:	20000218 	.word	0x20000218
 8003098:	20000888 	.word	0x20000888
				case 2:

					Display_GotoXY((128-(7*7))/2, 0);
 800309c:	2100      	movs	r1, #0
 800309e:	2027      	movs	r0, #39	; 0x27
 80030a0:	f003 fe34 	bl	8006d0c <Display_GotoXY>
					Display_Puts("WiFi On", &Font_7x10, 1);
 80030a4:	2201      	movs	r2, #1
 80030a6:	49c1      	ldr	r1, [pc, #772]	; (80033ac <myTask+0xc34>)
 80030a8:	48c1      	ldr	r0, [pc, #772]	; (80033b0 <myTask+0xc38>)
 80030aa:	f003 fec5 	bl	8006e38 <Display_Puts>

					strcpy(str_send, "WIFION$");
 80030ae:	4ac1      	ldr	r2, [pc, #772]	; (80033b4 <myTask+0xc3c>)
 80030b0:	4bc1      	ldr	r3, [pc, #772]	; (80033b8 <myTask+0xc40>)
 80030b2:	cb03      	ldmia	r3!, {r0, r1}
 80030b4:	6010      	str	r0, [r2, #0]
 80030b6:	6051      	str	r1, [r2, #4]
					strLength = strlen(str_send);
 80030b8:	48be      	ldr	r0, [pc, #760]	; (80033b4 <myTask+0xc3c>)
 80030ba:	f7fd f893 	bl	80001e4 <strlen>
 80030be:	4603      	mov	r3, r0
 80030c0:	b2da      	uxtb	r2, r3
 80030c2:	4bbe      	ldr	r3, [pc, #760]	; (80033bc <myTask+0xc44>)
 80030c4:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart1, (uint8_t*)str_send,strLength , 100);
 80030c6:	4bbd      	ldr	r3, [pc, #756]	; (80033bc <myTask+0xc44>)
 80030c8:	781b      	ldrb	r3, [r3, #0]
 80030ca:	b29a      	uxth	r2, r3
 80030cc:	2364      	movs	r3, #100	; 0x64
 80030ce:	49b9      	ldr	r1, [pc, #740]	; (80033b4 <myTask+0xc3c>)
 80030d0:	48bb      	ldr	r0, [pc, #748]	; (80033c0 <myTask+0xc48>)
 80030d2:	f009 f913 	bl	800c2fc <HAL_UART_Transmit>
					break;
 80030d6:	bf00      	nop
				}
				Display_UpdateScreen();
 80030d8:	f003 fd72 	bl	8006bc0 <Display_UpdateScreen>
			}

			if(switchEncoder()){
 80030dc:	f004 fada 	bl	8007694 <switchEncoder>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	f002 8060 	beq.w	80051a8 <myTask+0x2a30>
				switch(EQ_Con){
 80030e8:	4bb6      	ldr	r3, [pc, #728]	; (80033c4 <myTask+0xc4c>)
 80030ea:	f993 3000 	ldrsb.w	r3, [r3]
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d002      	beq.n	80030f8 <myTask+0x980>
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d018      	beq.n	8003128 <myTask+0x9b0>
 80030f6:	e02e      	b.n	8003156 <myTask+0x9de>
				case 1:
					strcpy(str_send, "BTOFF$");
 80030f8:	4bae      	ldr	r3, [pc, #696]	; (80033b4 <myTask+0xc3c>)
 80030fa:	4ab3      	ldr	r2, [pc, #716]	; (80033c8 <myTask+0xc50>)
 80030fc:	6810      	ldr	r0, [r2, #0]
 80030fe:	6018      	str	r0, [r3, #0]
 8003100:	8891      	ldrh	r1, [r2, #4]
 8003102:	7992      	ldrb	r2, [r2, #6]
 8003104:	8099      	strh	r1, [r3, #4]
 8003106:	719a      	strb	r2, [r3, #6]
					strLength = strlen(str_send);
 8003108:	48aa      	ldr	r0, [pc, #680]	; (80033b4 <myTask+0xc3c>)
 800310a:	f7fd f86b 	bl	80001e4 <strlen>
 800310e:	4603      	mov	r3, r0
 8003110:	b2da      	uxtb	r2, r3
 8003112:	4baa      	ldr	r3, [pc, #680]	; (80033bc <myTask+0xc44>)
 8003114:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart1, (uint8_t*)str_send,strLength , 100);
 8003116:	4ba9      	ldr	r3, [pc, #676]	; (80033bc <myTask+0xc44>)
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	b29a      	uxth	r2, r3
 800311c:	2364      	movs	r3, #100	; 0x64
 800311e:	49a5      	ldr	r1, [pc, #660]	; (80033b4 <myTask+0xc3c>)
 8003120:	48a7      	ldr	r0, [pc, #668]	; (80033c0 <myTask+0xc48>)
 8003122:	f009 f8eb 	bl	800c2fc <HAL_UART_Transmit>
					break;
 8003126:	e016      	b.n	8003156 <myTask+0x9de>
				case 2:
					strcpy(str_send, "WIFIOFF$");
 8003128:	4aa2      	ldr	r2, [pc, #648]	; (80033b4 <myTask+0xc3c>)
 800312a:	4ba8      	ldr	r3, [pc, #672]	; (80033cc <myTask+0xc54>)
 800312c:	cb03      	ldmia	r3!, {r0, r1}
 800312e:	6010      	str	r0, [r2, #0]
 8003130:	6051      	str	r1, [r2, #4]
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	7213      	strb	r3, [r2, #8]
					strLength = strlen(str_send);
 8003136:	489f      	ldr	r0, [pc, #636]	; (80033b4 <myTask+0xc3c>)
 8003138:	f7fd f854 	bl	80001e4 <strlen>
 800313c:	4603      	mov	r3, r0
 800313e:	b2da      	uxtb	r2, r3
 8003140:	4b9e      	ldr	r3, [pc, #632]	; (80033bc <myTask+0xc44>)
 8003142:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart1, (uint8_t*)str_send,strLength , 100);
 8003144:	4b9d      	ldr	r3, [pc, #628]	; (80033bc <myTask+0xc44>)
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	b29a      	uxth	r2, r3
 800314a:	2364      	movs	r3, #100	; 0x64
 800314c:	4999      	ldr	r1, [pc, #612]	; (80033b4 <myTask+0xc3c>)
 800314e:	489c      	ldr	r0, [pc, #624]	; (80033c0 <myTask+0xc48>)
 8003150:	f009 f8d4 	bl	800c2fc <HAL_UART_Transmit>
					break;
 8003154:	bf00      	nop
				}
				state_home = display_home;
 8003156:	4b9e      	ldr	r3, [pc, #632]	; (80033d0 <myTask+0xc58>)
 8003158:	2201      	movs	r2, #1
 800315a:	701a      	strb	r2, [r3, #0]
				last_state = setting_wireless;
 800315c:	4b9d      	ldr	r3, [pc, #628]	; (80033d4 <myTask+0xc5c>)
 800315e:	2210      	movs	r2, #16
 8003160:	701a      	strb	r2, [r3, #0]
				Display_Clear();
 8003162:	f004 fa13 	bl	800758c <Display_Clear>
			}
			break;
 8003166:	f002 b81f 	b.w	80051a8 <myTask+0x2a30>
			//		Display_GotoXY(3, 50);
			//		Display_Puts("Saved !", &Font_7x10, 1);
			//		/* Update semua layar */
			//		Display_UpdateScreen();
			/* Simpan data di EEPROM */
			saveToEeprom();
 800316a:	f7fe ff19 	bl	8001fa0 <saveToEeprom>
			/* clear baris 3 */
			Display_DrawFilledRectangle(0, 49, 128, 12, 0);
 800316e:	2300      	movs	r3, #0
 8003170:	9300      	str	r3, [sp, #0]
 8003172:	230c      	movs	r3, #12
 8003174:	2280      	movs	r2, #128	; 0x80
 8003176:	2131      	movs	r1, #49	; 0x31
 8003178:	2000      	movs	r0, #0
 800317a:	f004 f9ba 	bl	80074f2 <Display_DrawFilledRectangle>
			Display_UpdateScreen();
 800317e:	f003 fd1f 	bl	8006bc0 <Display_UpdateScreen>
			state_home = display_home;
 8003182:	4b93      	ldr	r3, [pc, #588]	; (80033d0 <myTask+0xc58>)
 8003184:	2201      	movs	r2, #1
 8003186:	701a      	strb	r2, [r3, #0]
			break;
 8003188:	f002 b81d 	b.w	80051c6 <myTask+0x2a4e>

		case save2:
			/* Simpan data di EEPROM */
			saveToEeprom();
 800318c:	f7fe ff08 	bl	8001fa0 <saveToEeprom>
			/* clear baris 3 */
			Display_DrawFilledRectangle(0, 49, 128, 12, 0);
 8003190:	2300      	movs	r3, #0
 8003192:	9300      	str	r3, [sp, #0]
 8003194:	230c      	movs	r3, #12
 8003196:	2280      	movs	r2, #128	; 0x80
 8003198:	2131      	movs	r1, #49	; 0x31
 800319a:	2000      	movs	r0, #0
 800319c:	f004 f9a9 	bl	80074f2 <Display_DrawFilledRectangle>
			Display_UpdateScreen();
 80031a0:	f003 fd0e 	bl	8006bc0 <Display_UpdateScreen>
			state_home = display_setting;
 80031a4:	4b8a      	ldr	r3, [pc, #552]	; (80033d0 <myTask+0xc58>)
 80031a6:	2207      	movs	r2, #7
 80031a8:	701a      	strb	r2, [r3, #0]
			break;
 80031aa:	f002 b80c 	b.w	80051c6 <myTask+0x2a4e>

		case set_default:
			Display_DrawFilledRectangle(0, 50, 128, 12, 0);
 80031ae:	2300      	movs	r3, #0
 80031b0:	9300      	str	r3, [sp, #0]
 80031b2:	230c      	movs	r3, #12
 80031b4:	2280      	movs	r2, #128	; 0x80
 80031b6:	2132      	movs	r1, #50	; 0x32
 80031b8:	2000      	movs	r0, #0
 80031ba:	f004 f99a 	bl	80074f2 <Display_DrawFilledRectangle>
			Display_GotoXY(3, 50);
 80031be:	2132      	movs	r1, #50	; 0x32
 80031c0:	2003      	movs	r0, #3
 80031c2:	f003 fda3 	bl	8006d0c <Display_GotoXY>
			Display_Puts("Set to Default !", &Font_7x10, 1);
 80031c6:	2201      	movs	r2, #1
 80031c8:	4978      	ldr	r1, [pc, #480]	; (80033ac <myTask+0xc34>)
 80031ca:	4883      	ldr	r0, [pc, #524]	; (80033d8 <myTask+0xc60>)
 80031cc:	f003 fe34 	bl	8006e38 <Display_Puts>
			/* Update semua layar */
			Display_UpdateScreen();
 80031d0:	f003 fcf6 	bl	8006bc0 <Display_UpdateScreen>
			/* panggil fungsi default */
			Default_Setting();
 80031d4:	f7ff f9e4 	bl	80025a0 <Default_Setting>
			/* Simpan data di EEPROM */
			saveToEeprom();
 80031d8:	f7fe fee2 	bl	8001fa0 <saveToEeprom>
			/* clear baris 3 */
			HAL_Delay(1000);
 80031dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80031e0:	f004 ff80 	bl	80080e4 <HAL_Delay>
			Display_DrawFilledRectangle(0, 49, 128, 12, 0);
 80031e4:	2300      	movs	r3, #0
 80031e6:	9300      	str	r3, [sp, #0]
 80031e8:	230c      	movs	r3, #12
 80031ea:	2280      	movs	r2, #128	; 0x80
 80031ec:	2131      	movs	r1, #49	; 0x31
 80031ee:	2000      	movs	r0, #0
 80031f0:	f004 f97f 	bl	80074f2 <Display_DrawFilledRectangle>
			Display_UpdateScreen();
 80031f4:	f003 fce4 	bl	8006bc0 <Display_UpdateScreen>
			state_home = display_home;
 80031f8:	4b75      	ldr	r3, [pc, #468]	; (80033d0 <myTask+0xc58>)
 80031fa:	2201      	movs	r2, #1
 80031fc:	701a      	strb	r2, [r3, #0]

			break;
 80031fe:	f001 bfe2 	b.w	80051c6 <myTask+0x2a4e>

		case display_setting:
			/* clear baris 1 */
			Display_DrawFilledRectangle(0, 0, 128, 12, 0);
 8003202:	2300      	movs	r3, #0
 8003204:	9300      	str	r3, [sp, #0]
 8003206:	230c      	movs	r3, #12
 8003208:	2280      	movs	r2, #128	; 0x80
 800320a:	2100      	movs	r1, #0
 800320c:	2000      	movs	r0, #0
 800320e:	f004 f970 	bl	80074f2 <Display_DrawFilledRectangle>
			/* tampilan band */
			band_selected? Display_DrawFilledRectangle(0, 0, 128, 12, 1) : Display_DrawRectangle(0, 0, 128, 12, 1);
 8003212:	4b72      	ldr	r3, [pc, #456]	; (80033dc <myTask+0xc64>)
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d008      	beq.n	800322c <myTask+0xab4>
 800321a:	2301      	movs	r3, #1
 800321c:	9300      	str	r3, [sp, #0]
 800321e:	230c      	movs	r3, #12
 8003220:	2280      	movs	r2, #128	; 0x80
 8003222:	2100      	movs	r1, #0
 8003224:	2000      	movs	r0, #0
 8003226:	f004 f964 	bl	80074f2 <Display_DrawFilledRectangle>
 800322a:	e007      	b.n	800323c <myTask+0xac4>
 800322c:	2301      	movs	r3, #1
 800322e:	9300      	str	r3, [sp, #0]
 8003230:	230c      	movs	r3, #12
 8003232:	2280      	movs	r2, #128	; 0x80
 8003234:	2100      	movs	r1, #0
 8003236:	2000      	movs	r0, #0
 8003238:	f004 f8f1 	bl	800741e <Display_DrawRectangle>
			switch(EQ_band){
 800323c:	4b68      	ldr	r3, [pc, #416]	; (80033e0 <myTask+0xc68>)
 800323e:	f993 3000 	ldrsb.w	r3, [r3]
 8003242:	2b04      	cmp	r3, #4
 8003244:	d857      	bhi.n	80032f6 <myTask+0xb7e>
 8003246:	a201      	add	r2, pc, #4	; (adr r2, 800324c <myTask+0xad4>)
 8003248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800324c:	08003261 	.word	0x08003261
 8003250:	0800327f 	.word	0x0800327f
 8003254:	0800329d 	.word	0x0800329d
 8003258:	080032bb 	.word	0x080032bb
 800325c:	080032d9 	.word	0x080032d9
			case 0:
				Display_GotoXY((128-7*8)/2, 2);
 8003260:	2102      	movs	r1, #2
 8003262:	2024      	movs	r0, #36	; 0x24
 8003264:	f003 fd52 	bl	8006d0c <Display_GotoXY>
				Display_Puts("LOW FREQ", &Font_7x10, !band_selected); break;
 8003268:	4b5c      	ldr	r3, [pc, #368]	; (80033dc <myTask+0xc64>)
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	f083 0301 	eor.w	r3, r3, #1
 8003270:	b2db      	uxtb	r3, r3
 8003272:	461a      	mov	r2, r3
 8003274:	494d      	ldr	r1, [pc, #308]	; (80033ac <myTask+0xc34>)
 8003276:	485b      	ldr	r0, [pc, #364]	; (80033e4 <myTask+0xc6c>)
 8003278:	f003 fdde 	bl	8006e38 <Display_Puts>
 800327c:	e03b      	b.n	80032f6 <myTask+0xb7e>
			case 1:
				Display_GotoXY((128-7*12)/2, 2);
 800327e:	2102      	movs	r1, #2
 8003280:	2016      	movs	r0, #22
 8003282:	f003 fd43 	bl	8006d0c <Display_GotoXY>
				Display_Puts("LOW-MID FREQ", &Font_7x10, !band_selected); break;
 8003286:	4b55      	ldr	r3, [pc, #340]	; (80033dc <myTask+0xc64>)
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	f083 0301 	eor.w	r3, r3, #1
 800328e:	b2db      	uxtb	r3, r3
 8003290:	461a      	mov	r2, r3
 8003292:	4946      	ldr	r1, [pc, #280]	; (80033ac <myTask+0xc34>)
 8003294:	4854      	ldr	r0, [pc, #336]	; (80033e8 <myTask+0xc70>)
 8003296:	f003 fdcf 	bl	8006e38 <Display_Puts>
 800329a:	e02c      	b.n	80032f6 <myTask+0xb7e>
			case 2:
				Display_GotoXY((128-7*8)/2, 2);
 800329c:	2102      	movs	r1, #2
 800329e:	2024      	movs	r0, #36	; 0x24
 80032a0:	f003 fd34 	bl	8006d0c <Display_GotoXY>
				Display_Puts("MID FREQ", &Font_7x10, !band_selected); break;
 80032a4:	4b4d      	ldr	r3, [pc, #308]	; (80033dc <myTask+0xc64>)
 80032a6:	781b      	ldrb	r3, [r3, #0]
 80032a8:	f083 0301 	eor.w	r3, r3, #1
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	461a      	mov	r2, r3
 80032b0:	493e      	ldr	r1, [pc, #248]	; (80033ac <myTask+0xc34>)
 80032b2:	484e      	ldr	r0, [pc, #312]	; (80033ec <myTask+0xc74>)
 80032b4:	f003 fdc0 	bl	8006e38 <Display_Puts>
 80032b8:	e01d      	b.n	80032f6 <myTask+0xb7e>
			case 3:
				Display_GotoXY((128-7*13)/2, 2);
 80032ba:	2102      	movs	r1, #2
 80032bc:	2012      	movs	r0, #18
 80032be:	f003 fd25 	bl	8006d0c <Display_GotoXY>
				Display_Puts("MID-HIGH FREQ", &Font_7x10, !band_selected); break;
 80032c2:	4b46      	ldr	r3, [pc, #280]	; (80033dc <myTask+0xc64>)
 80032c4:	781b      	ldrb	r3, [r3, #0]
 80032c6:	f083 0301 	eor.w	r3, r3, #1
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	461a      	mov	r2, r3
 80032ce:	4937      	ldr	r1, [pc, #220]	; (80033ac <myTask+0xc34>)
 80032d0:	4847      	ldr	r0, [pc, #284]	; (80033f0 <myTask+0xc78>)
 80032d2:	f003 fdb1 	bl	8006e38 <Display_Puts>
 80032d6:	e00e      	b.n	80032f6 <myTask+0xb7e>
			case 4:
				Display_GotoXY((128-7*9)/2, 2);
 80032d8:	2102      	movs	r1, #2
 80032da:	2020      	movs	r0, #32
 80032dc:	f003 fd16 	bl	8006d0c <Display_GotoXY>
				Display_Puts("HIGH FREQ", &Font_7x10, !band_selected); break;
 80032e0:	4b3e      	ldr	r3, [pc, #248]	; (80033dc <myTask+0xc64>)
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	f083 0301 	eor.w	r3, r3, #1
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	461a      	mov	r2, r3
 80032ec:	492f      	ldr	r1, [pc, #188]	; (80033ac <myTask+0xc34>)
 80032ee:	4841      	ldr	r0, [pc, #260]	; (80033f4 <myTask+0xc7c>)
 80032f0:	f003 fda2 	bl	8006e38 <Display_Puts>
 80032f4:	bf00      	nop
			}

			/* clear baris 2 */
			Display_DrawFilledRectangle(0, 17, 128, 12, 0);
 80032f6:	2300      	movs	r3, #0
 80032f8:	9300      	str	r3, [sp, #0]
 80032fa:	230c      	movs	r3, #12
 80032fc:	2280      	movs	r2, #128	; 0x80
 80032fe:	2111      	movs	r1, #17
 8003300:	2000      	movs	r0, #0
 8003302:	f004 f8f6 	bl	80074f2 <Display_DrawFilledRectangle>
			/* tampilan gain L */
			l_gain_selected? Display_DrawFilledRectangle(0, 17, 61, 12, 1) : Display_DrawRectangle(0, 17, 61, 12, 1);
 8003306:	4b3c      	ldr	r3, [pc, #240]	; (80033f8 <myTask+0xc80>)
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d008      	beq.n	8003320 <myTask+0xba8>
 800330e:	2301      	movs	r3, #1
 8003310:	9300      	str	r3, [sp, #0]
 8003312:	230c      	movs	r3, #12
 8003314:	223d      	movs	r2, #61	; 0x3d
 8003316:	2111      	movs	r1, #17
 8003318:	2000      	movs	r0, #0
 800331a:	f004 f8ea 	bl	80074f2 <Display_DrawFilledRectangle>
 800331e:	e007      	b.n	8003330 <myTask+0xbb8>
 8003320:	2301      	movs	r3, #1
 8003322:	9300      	str	r3, [sp, #0]
 8003324:	230c      	movs	r3, #12
 8003326:	223d      	movs	r2, #61	; 0x3d
 8003328:	2111      	movs	r1, #17
 800332a:	2000      	movs	r0, #0
 800332c:	f004 f877 	bl	800741e <Display_DrawRectangle>
			if(myPreset[EQ_preset].gain_L[EQ_band]>=10) Display_GotoXY((61-7*6)/2, 19);
 8003330:	4b32      	ldr	r3, [pc, #200]	; (80033fc <myTask+0xc84>)
 8003332:	f993 3000 	ldrsb.w	r3, [r3]
 8003336:	461a      	mov	r2, r3
 8003338:	4b29      	ldr	r3, [pc, #164]	; (80033e0 <myTask+0xc68>)
 800333a:	f993 3000 	ldrsb.w	r3, [r3]
 800333e:	4618      	mov	r0, r3
 8003340:	492f      	ldr	r1, [pc, #188]	; (8003400 <myTask+0xc88>)
 8003342:	4613      	mov	r3, r2
 8003344:	005b      	lsls	r3, r3, #1
 8003346:	4413      	add	r3, r2
 8003348:	00db      	lsls	r3, r3, #3
 800334a:	1a9b      	subs	r3, r3, r2
 800334c:	4403      	add	r3, r0
 800334e:	3306      	adds	r3, #6
 8003350:	009b      	lsls	r3, r3, #2
 8003352:	440b      	add	r3, r1
 8003354:	edd3 7a00 	vldr	s15, [r3]
 8003358:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800335c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003364:	db04      	blt.n	8003370 <myTask+0xbf8>
 8003366:	2113      	movs	r1, #19
 8003368:	2009      	movs	r0, #9
 800336a:	f003 fccf 	bl	8006d0c <Display_GotoXY>
 800336e:	e06d      	b.n	800344c <myTask+0xcd4>
			else if(myPreset[EQ_preset].gain_L[EQ_band]>=0) Display_GotoXY((61-7*5)/2, 19);
 8003370:	4b22      	ldr	r3, [pc, #136]	; (80033fc <myTask+0xc84>)
 8003372:	f993 3000 	ldrsb.w	r3, [r3]
 8003376:	461a      	mov	r2, r3
 8003378:	4b19      	ldr	r3, [pc, #100]	; (80033e0 <myTask+0xc68>)
 800337a:	f993 3000 	ldrsb.w	r3, [r3]
 800337e:	4618      	mov	r0, r3
 8003380:	491f      	ldr	r1, [pc, #124]	; (8003400 <myTask+0xc88>)
 8003382:	4613      	mov	r3, r2
 8003384:	005b      	lsls	r3, r3, #1
 8003386:	4413      	add	r3, r2
 8003388:	00db      	lsls	r3, r3, #3
 800338a:	1a9b      	subs	r3, r3, r2
 800338c:	4403      	add	r3, r0
 800338e:	3306      	adds	r3, #6
 8003390:	009b      	lsls	r3, r3, #2
 8003392:	440b      	add	r3, r1
 8003394:	edd3 7a00 	vldr	s15, [r3]
 8003398:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800339c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033a0:	db30      	blt.n	8003404 <myTask+0xc8c>
 80033a2:	2113      	movs	r1, #19
 80033a4:	200d      	movs	r0, #13
 80033a6:	f003 fcb1 	bl	8006d0c <Display_GotoXY>
 80033aa:	e04f      	b.n	800344c <myTask+0xcd4>
 80033ac:	20000004 	.word	0x20000004
 80033b0:	08012940 	.word	0x08012940
 80033b4:	20000dd4 	.word	0x20000dd4
 80033b8:	08012948 	.word	0x08012948
 80033bc:	20000218 	.word	0x20000218
 80033c0:	20000888 	.word	0x20000888
 80033c4:	20000d3c 	.word	0x20000d3c
 80033c8:	08012950 	.word	0x08012950
 80033cc:	08012958 	.word	0x08012958
 80033d0:	2000064c 	.word	0x2000064c
 80033d4:	20000001 	.word	0x20000001
 80033d8:	08012964 	.word	0x08012964
 80033dc:	20000002 	.word	0x20000002
 80033e0:	20000d04 	.word	0x20000d04
 80033e4:	08012978 	.word	0x08012978
 80033e8:	08012984 	.word	0x08012984
 80033ec:	08012994 	.word	0x08012994
 80033f0:	080129a0 	.word	0x080129a0
 80033f4:	080129b0 	.word	0x080129b0
 80033f8:	2000021f 	.word	0x2000021f
 80033fc:	200006b2 	.word	0x200006b2
 8003400:	200008dc 	.word	0x200008dc
			else if(myPreset[EQ_preset].gain_L[EQ_band]>= -10) Display_GotoXY((61-7*6)/2, 19);
 8003404:	4bd0      	ldr	r3, [pc, #832]	; (8003748 <myTask+0xfd0>)
 8003406:	f993 3000 	ldrsb.w	r3, [r3]
 800340a:	461a      	mov	r2, r3
 800340c:	4bcf      	ldr	r3, [pc, #828]	; (800374c <myTask+0xfd4>)
 800340e:	f993 3000 	ldrsb.w	r3, [r3]
 8003412:	4618      	mov	r0, r3
 8003414:	49ce      	ldr	r1, [pc, #824]	; (8003750 <myTask+0xfd8>)
 8003416:	4613      	mov	r3, r2
 8003418:	005b      	lsls	r3, r3, #1
 800341a:	4413      	add	r3, r2
 800341c:	00db      	lsls	r3, r3, #3
 800341e:	1a9b      	subs	r3, r3, r2
 8003420:	4403      	add	r3, r0
 8003422:	3306      	adds	r3, #6
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	440b      	add	r3, r1
 8003428:	edd3 7a00 	vldr	s15, [r3]
 800342c:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 8003430:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003438:	db04      	blt.n	8003444 <myTask+0xccc>
 800343a:	2113      	movs	r1, #19
 800343c:	2009      	movs	r0, #9
 800343e:	f003 fc65 	bl	8006d0c <Display_GotoXY>
 8003442:	e003      	b.n	800344c <myTask+0xcd4>
			else Display_GotoXY((61-7*7)/2, 19);
 8003444:	2113      	movs	r1, #19
 8003446:	2006      	movs	r0, #6
 8003448:	f003 fc60 	bl	8006d0c <Display_GotoXY>
			Display_PutFloat(myPreset[EQ_preset].gain_L[EQ_band], 1, &Font_7x10, !l_gain_selected);
 800344c:	4bbe      	ldr	r3, [pc, #760]	; (8003748 <myTask+0xfd0>)
 800344e:	f993 3000 	ldrsb.w	r3, [r3]
 8003452:	461a      	mov	r2, r3
 8003454:	4bbd      	ldr	r3, [pc, #756]	; (800374c <myTask+0xfd4>)
 8003456:	f993 3000 	ldrsb.w	r3, [r3]
 800345a:	4618      	mov	r0, r3
 800345c:	49bc      	ldr	r1, [pc, #752]	; (8003750 <myTask+0xfd8>)
 800345e:	4613      	mov	r3, r2
 8003460:	005b      	lsls	r3, r3, #1
 8003462:	4413      	add	r3, r2
 8003464:	00db      	lsls	r3, r3, #3
 8003466:	1a9b      	subs	r3, r3, r2
 8003468:	4403      	add	r3, r0
 800346a:	3306      	adds	r3, #6
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	440b      	add	r3, r1
 8003470:	edd3 7a00 	vldr	s15, [r3]
 8003474:	4bb7      	ldr	r3, [pc, #732]	; (8003754 <myTask+0xfdc>)
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	f083 0301 	eor.w	r3, r3, #1
 800347c:	b2db      	uxtb	r3, r3
 800347e:	461a      	mov	r2, r3
 8003480:	49b5      	ldr	r1, [pc, #724]	; (8003758 <myTask+0xfe0>)
 8003482:	2001      	movs	r0, #1
 8003484:	eeb0 0a67 	vmov.f32	s0, s15
 8003488:	f003 fe5a 	bl	8007140 <Display_PutFloat>
			Display_Puts("dB", &Font_7x10, !l_gain_selected);
 800348c:	4bb1      	ldr	r3, [pc, #708]	; (8003754 <myTask+0xfdc>)
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	f083 0301 	eor.w	r3, r3, #1
 8003494:	b2db      	uxtb	r3, r3
 8003496:	461a      	mov	r2, r3
 8003498:	49af      	ldr	r1, [pc, #700]	; (8003758 <myTask+0xfe0>)
 800349a:	48b0      	ldr	r0, [pc, #704]	; (800375c <myTask+0xfe4>)
 800349c:	f003 fccc 	bl	8006e38 <Display_Puts>

			/* tampilan gain R */
			r_gain_selected? Display_DrawFilledRectangle(66, 17, 61, 12, 1) : Display_DrawRectangle(66, 17, 61, 12, 1);
 80034a0:	4baf      	ldr	r3, [pc, #700]	; (8003760 <myTask+0xfe8>)
 80034a2:	781b      	ldrb	r3, [r3, #0]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d008      	beq.n	80034ba <myTask+0xd42>
 80034a8:	2301      	movs	r3, #1
 80034aa:	9300      	str	r3, [sp, #0]
 80034ac:	230c      	movs	r3, #12
 80034ae:	223d      	movs	r2, #61	; 0x3d
 80034b0:	2111      	movs	r1, #17
 80034b2:	2042      	movs	r0, #66	; 0x42
 80034b4:	f004 f81d 	bl	80074f2 <Display_DrawFilledRectangle>
 80034b8:	e007      	b.n	80034ca <myTask+0xd52>
 80034ba:	2301      	movs	r3, #1
 80034bc:	9300      	str	r3, [sp, #0]
 80034be:	230c      	movs	r3, #12
 80034c0:	223d      	movs	r2, #61	; 0x3d
 80034c2:	2111      	movs	r1, #17
 80034c4:	2042      	movs	r0, #66	; 0x42
 80034c6:	f003 ffaa 	bl	800741e <Display_DrawRectangle>
			if(myPreset[EQ_preset].gain_R[EQ_band]>=10) Display_GotoXY(66+(61-7*6)/2, 19);
 80034ca:	4b9f      	ldr	r3, [pc, #636]	; (8003748 <myTask+0xfd0>)
 80034cc:	f993 3000 	ldrsb.w	r3, [r3]
 80034d0:	461a      	mov	r2, r3
 80034d2:	4b9e      	ldr	r3, [pc, #632]	; (800374c <myTask+0xfd4>)
 80034d4:	f993 3000 	ldrsb.w	r3, [r3]
 80034d8:	4618      	mov	r0, r3
 80034da:	499d      	ldr	r1, [pc, #628]	; (8003750 <myTask+0xfd8>)
 80034dc:	4613      	mov	r3, r2
 80034de:	005b      	lsls	r3, r3, #1
 80034e0:	4413      	add	r3, r2
 80034e2:	00db      	lsls	r3, r3, #3
 80034e4:	1a9b      	subs	r3, r3, r2
 80034e6:	4403      	add	r3, r0
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	440b      	add	r3, r1
 80034ec:	3304      	adds	r3, #4
 80034ee:	edd3 7a00 	vldr	s15, [r3]
 80034f2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80034f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034fe:	db04      	blt.n	800350a <myTask+0xd92>
 8003500:	2113      	movs	r1, #19
 8003502:	204b      	movs	r0, #75	; 0x4b
 8003504:	f003 fc02 	bl	8006d0c <Display_GotoXY>
 8003508:	e041      	b.n	800358e <myTask+0xe16>
			else if(myPreset[EQ_preset].gain_R[EQ_band]>=0) Display_GotoXY(66+(61-7*5)/2, 19);
 800350a:	4b8f      	ldr	r3, [pc, #572]	; (8003748 <myTask+0xfd0>)
 800350c:	f993 3000 	ldrsb.w	r3, [r3]
 8003510:	461a      	mov	r2, r3
 8003512:	4b8e      	ldr	r3, [pc, #568]	; (800374c <myTask+0xfd4>)
 8003514:	f993 3000 	ldrsb.w	r3, [r3]
 8003518:	4618      	mov	r0, r3
 800351a:	498d      	ldr	r1, [pc, #564]	; (8003750 <myTask+0xfd8>)
 800351c:	4613      	mov	r3, r2
 800351e:	005b      	lsls	r3, r3, #1
 8003520:	4413      	add	r3, r2
 8003522:	00db      	lsls	r3, r3, #3
 8003524:	1a9b      	subs	r3, r3, r2
 8003526:	4403      	add	r3, r0
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	440b      	add	r3, r1
 800352c:	3304      	adds	r3, #4
 800352e:	edd3 7a00 	vldr	s15, [r3]
 8003532:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800353a:	db04      	blt.n	8003546 <myTask+0xdce>
 800353c:	2113      	movs	r1, #19
 800353e:	204f      	movs	r0, #79	; 0x4f
 8003540:	f003 fbe4 	bl	8006d0c <Display_GotoXY>
 8003544:	e023      	b.n	800358e <myTask+0xe16>
			else if(myPreset[EQ_preset].gain_R[EQ_band]>= -10) Display_GotoXY(66+(61-7*6)/2, 19);
 8003546:	4b80      	ldr	r3, [pc, #512]	; (8003748 <myTask+0xfd0>)
 8003548:	f993 3000 	ldrsb.w	r3, [r3]
 800354c:	461a      	mov	r2, r3
 800354e:	4b7f      	ldr	r3, [pc, #508]	; (800374c <myTask+0xfd4>)
 8003550:	f993 3000 	ldrsb.w	r3, [r3]
 8003554:	4618      	mov	r0, r3
 8003556:	497e      	ldr	r1, [pc, #504]	; (8003750 <myTask+0xfd8>)
 8003558:	4613      	mov	r3, r2
 800355a:	005b      	lsls	r3, r3, #1
 800355c:	4413      	add	r3, r2
 800355e:	00db      	lsls	r3, r3, #3
 8003560:	1a9b      	subs	r3, r3, r2
 8003562:	4403      	add	r3, r0
 8003564:	009b      	lsls	r3, r3, #2
 8003566:	440b      	add	r3, r1
 8003568:	3304      	adds	r3, #4
 800356a:	edd3 7a00 	vldr	s15, [r3]
 800356e:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 8003572:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800357a:	db04      	blt.n	8003586 <myTask+0xe0e>
 800357c:	2113      	movs	r1, #19
 800357e:	204b      	movs	r0, #75	; 0x4b
 8003580:	f003 fbc4 	bl	8006d0c <Display_GotoXY>
 8003584:	e003      	b.n	800358e <myTask+0xe16>
			else Display_GotoXY(66+(61-7*7)/2, 19);
 8003586:	2113      	movs	r1, #19
 8003588:	2048      	movs	r0, #72	; 0x48
 800358a:	f003 fbbf 	bl	8006d0c <Display_GotoXY>
			Display_PutFloat(myPreset[EQ_preset].gain_R[EQ_band], 1, &Font_7x10, !r_gain_selected);
 800358e:	4b6e      	ldr	r3, [pc, #440]	; (8003748 <myTask+0xfd0>)
 8003590:	f993 3000 	ldrsb.w	r3, [r3]
 8003594:	461a      	mov	r2, r3
 8003596:	4b6d      	ldr	r3, [pc, #436]	; (800374c <myTask+0xfd4>)
 8003598:	f993 3000 	ldrsb.w	r3, [r3]
 800359c:	4618      	mov	r0, r3
 800359e:	496c      	ldr	r1, [pc, #432]	; (8003750 <myTask+0xfd8>)
 80035a0:	4613      	mov	r3, r2
 80035a2:	005b      	lsls	r3, r3, #1
 80035a4:	4413      	add	r3, r2
 80035a6:	00db      	lsls	r3, r3, #3
 80035a8:	1a9b      	subs	r3, r3, r2
 80035aa:	4403      	add	r3, r0
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	440b      	add	r3, r1
 80035b0:	3304      	adds	r3, #4
 80035b2:	edd3 7a00 	vldr	s15, [r3]
 80035b6:	4b6a      	ldr	r3, [pc, #424]	; (8003760 <myTask+0xfe8>)
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	f083 0301 	eor.w	r3, r3, #1
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	461a      	mov	r2, r3
 80035c2:	4965      	ldr	r1, [pc, #404]	; (8003758 <myTask+0xfe0>)
 80035c4:	2001      	movs	r0, #1
 80035c6:	eeb0 0a67 	vmov.f32	s0, s15
 80035ca:	f003 fdb9 	bl	8007140 <Display_PutFloat>
			Display_Puts("dB", &Font_7x10, !r_gain_selected);
 80035ce:	4b64      	ldr	r3, [pc, #400]	; (8003760 <myTask+0xfe8>)
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	f083 0301 	eor.w	r3, r3, #1
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	461a      	mov	r2, r3
 80035da:	495f      	ldr	r1, [pc, #380]	; (8003758 <myTask+0xfe0>)
 80035dc:	485f      	ldr	r0, [pc, #380]	; (800375c <myTask+0xfe4>)
 80035de:	f003 fc2b 	bl	8006e38 <Display_Puts>

			/* clear baris 3 */
			Display_DrawFilledRectangle(0, 34, 128, 12, 0);
 80035e2:	2300      	movs	r3, #0
 80035e4:	9300      	str	r3, [sp, #0]
 80035e6:	230c      	movs	r3, #12
 80035e8:	2280      	movs	r2, #128	; 0x80
 80035ea:	2122      	movs	r1, #34	; 0x22
 80035ec:	2000      	movs	r0, #0
 80035ee:	f003 ff80 	bl	80074f2 <Display_DrawFilledRectangle>
			/* tampilan fc L */
			l_fc_selected? Display_DrawFilledRectangle(0, 34, 61, 12, 1) : Display_DrawRectangle(0, 34, 61, 12, 1);
 80035f2:	4b5c      	ldr	r3, [pc, #368]	; (8003764 <myTask+0xfec>)
 80035f4:	781b      	ldrb	r3, [r3, #0]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d008      	beq.n	800360c <myTask+0xe94>
 80035fa:	2301      	movs	r3, #1
 80035fc:	9300      	str	r3, [sp, #0]
 80035fe:	230c      	movs	r3, #12
 8003600:	223d      	movs	r2, #61	; 0x3d
 8003602:	2122      	movs	r1, #34	; 0x22
 8003604:	2000      	movs	r0, #0
 8003606:	f003 ff74 	bl	80074f2 <Display_DrawFilledRectangle>
 800360a:	e007      	b.n	800361c <myTask+0xea4>
 800360c:	2301      	movs	r3, #1
 800360e:	9300      	str	r3, [sp, #0]
 8003610:	230c      	movs	r3, #12
 8003612:	223d      	movs	r2, #61	; 0x3d
 8003614:	2122      	movs	r1, #34	; 0x22
 8003616:	2000      	movs	r0, #0
 8003618:	f003 ff01 	bl	800741e <Display_DrawRectangle>
			if(myPreset[EQ_preset].fc_L[EQ_band] >= 10000){
 800361c:	4b4a      	ldr	r3, [pc, #296]	; (8003748 <myTask+0xfd0>)
 800361e:	f993 3000 	ldrsb.w	r3, [r3]
 8003622:	461a      	mov	r2, r3
 8003624:	4b49      	ldr	r3, [pc, #292]	; (800374c <myTask+0xfd4>)
 8003626:	f993 3000 	ldrsb.w	r3, [r3]
 800362a:	4618      	mov	r0, r3
 800362c:	4948      	ldr	r1, [pc, #288]	; (8003750 <myTask+0xfd8>)
 800362e:	4613      	mov	r3, r2
 8003630:	005b      	lsls	r3, r3, #1
 8003632:	4413      	add	r3, r2
 8003634:	00db      	lsls	r3, r3, #3
 8003636:	1a9b      	subs	r3, r3, r2
 8003638:	4403      	add	r3, r0
 800363a:	3310      	adds	r3, #16
 800363c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003640:	f242 720f 	movw	r2, #9999	; 0x270f
 8003644:	4293      	cmp	r3, r2
 8003646:	d934      	bls.n	80036b2 <myTask+0xf3a>
				Display_GotoXY((61-7*8)/2, 36);
 8003648:	2124      	movs	r1, #36	; 0x24
 800364a:	2002      	movs	r0, #2
 800364c:	f003 fb5e 	bl	8006d0c <Display_GotoXY>
				Display_PutFloatDigit((float)myPreset[EQ_preset].fc_L[EQ_band]/1000.0f, 2, 2, &Font_7x10, !l_fc_selected);
 8003650:	4b3d      	ldr	r3, [pc, #244]	; (8003748 <myTask+0xfd0>)
 8003652:	f993 3000 	ldrsb.w	r3, [r3]
 8003656:	461a      	mov	r2, r3
 8003658:	4b3c      	ldr	r3, [pc, #240]	; (800374c <myTask+0xfd4>)
 800365a:	f993 3000 	ldrsb.w	r3, [r3]
 800365e:	4618      	mov	r0, r3
 8003660:	493b      	ldr	r1, [pc, #236]	; (8003750 <myTask+0xfd8>)
 8003662:	4613      	mov	r3, r2
 8003664:	005b      	lsls	r3, r3, #1
 8003666:	4413      	add	r3, r2
 8003668:	00db      	lsls	r3, r3, #3
 800366a:	1a9b      	subs	r3, r3, r2
 800366c:	4403      	add	r3, r0
 800366e:	3310      	adds	r3, #16
 8003670:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003674:	ee07 3a90 	vmov	s15, r3
 8003678:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800367c:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8003768 <myTask+0xff0>
 8003680:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003684:	4b37      	ldr	r3, [pc, #220]	; (8003764 <myTask+0xfec>)
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	f083 0301 	eor.w	r3, r3, #1
 800368c:	b2db      	uxtb	r3, r3
 800368e:	4a32      	ldr	r2, [pc, #200]	; (8003758 <myTask+0xfe0>)
 8003690:	2102      	movs	r1, #2
 8003692:	2002      	movs	r0, #2
 8003694:	eeb0 0a66 	vmov.f32	s0, s13
 8003698:	f003 fcda 	bl	8007050 <Display_PutFloatDigit>
				Display_Puts("kHz", &Font_7x10, !l_fc_selected);
 800369c:	4b31      	ldr	r3, [pc, #196]	; (8003764 <myTask+0xfec>)
 800369e:	781b      	ldrb	r3, [r3, #0]
 80036a0:	f083 0301 	eor.w	r3, r3, #1
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	461a      	mov	r2, r3
 80036a8:	492b      	ldr	r1, [pc, #172]	; (8003758 <myTask+0xfe0>)
 80036aa:	4830      	ldr	r0, [pc, #192]	; (800376c <myTask+0xff4>)
 80036ac:	f003 fbc4 	bl	8006e38 <Display_Puts>
 80036b0:	e0cb      	b.n	800384a <myTask+0x10d2>
			}
			else if(myPreset[EQ_preset].fc_L[EQ_band] >= 1000){
 80036b2:	4b25      	ldr	r3, [pc, #148]	; (8003748 <myTask+0xfd0>)
 80036b4:	f993 3000 	ldrsb.w	r3, [r3]
 80036b8:	461a      	mov	r2, r3
 80036ba:	4b24      	ldr	r3, [pc, #144]	; (800374c <myTask+0xfd4>)
 80036bc:	f993 3000 	ldrsb.w	r3, [r3]
 80036c0:	4618      	mov	r0, r3
 80036c2:	4923      	ldr	r1, [pc, #140]	; (8003750 <myTask+0xfd8>)
 80036c4:	4613      	mov	r3, r2
 80036c6:	005b      	lsls	r3, r3, #1
 80036c8:	4413      	add	r3, r2
 80036ca:	00db      	lsls	r3, r3, #3
 80036cc:	1a9b      	subs	r3, r3, r2
 80036ce:	4403      	add	r3, r0
 80036d0:	3310      	adds	r3, #16
 80036d2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80036d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80036da:	d349      	bcc.n	8003770 <myTask+0xff8>
				Display_GotoXY((61-7*7)/2, 36);
 80036dc:	2124      	movs	r1, #36	; 0x24
 80036de:	2006      	movs	r0, #6
 80036e0:	f003 fb14 	bl	8006d0c <Display_GotoXY>
				Display_PutFloatDigit((float)myPreset[EQ_preset].fc_L[EQ_band]/1000.0f, 1, 2, &Font_7x10, !l_fc_selected);
 80036e4:	4b18      	ldr	r3, [pc, #96]	; (8003748 <myTask+0xfd0>)
 80036e6:	f993 3000 	ldrsb.w	r3, [r3]
 80036ea:	461a      	mov	r2, r3
 80036ec:	4b17      	ldr	r3, [pc, #92]	; (800374c <myTask+0xfd4>)
 80036ee:	f993 3000 	ldrsb.w	r3, [r3]
 80036f2:	4618      	mov	r0, r3
 80036f4:	4916      	ldr	r1, [pc, #88]	; (8003750 <myTask+0xfd8>)
 80036f6:	4613      	mov	r3, r2
 80036f8:	005b      	lsls	r3, r3, #1
 80036fa:	4413      	add	r3, r2
 80036fc:	00db      	lsls	r3, r3, #3
 80036fe:	1a9b      	subs	r3, r3, r2
 8003700:	4403      	add	r3, r0
 8003702:	3310      	adds	r3, #16
 8003704:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003708:	ee07 3a90 	vmov	s15, r3
 800370c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003710:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8003768 <myTask+0xff0>
 8003714:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003718:	4b12      	ldr	r3, [pc, #72]	; (8003764 <myTask+0xfec>)
 800371a:	781b      	ldrb	r3, [r3, #0]
 800371c:	f083 0301 	eor.w	r3, r3, #1
 8003720:	b2db      	uxtb	r3, r3
 8003722:	4a0d      	ldr	r2, [pc, #52]	; (8003758 <myTask+0xfe0>)
 8003724:	2102      	movs	r1, #2
 8003726:	2001      	movs	r0, #1
 8003728:	eeb0 0a66 	vmov.f32	s0, s13
 800372c:	f003 fc90 	bl	8007050 <Display_PutFloatDigit>
				Display_Puts("kHz", &Font_7x10, !l_fc_selected);
 8003730:	4b0c      	ldr	r3, [pc, #48]	; (8003764 <myTask+0xfec>)
 8003732:	781b      	ldrb	r3, [r3, #0]
 8003734:	f083 0301 	eor.w	r3, r3, #1
 8003738:	b2db      	uxtb	r3, r3
 800373a:	461a      	mov	r2, r3
 800373c:	4906      	ldr	r1, [pc, #24]	; (8003758 <myTask+0xfe0>)
 800373e:	480b      	ldr	r0, [pc, #44]	; (800376c <myTask+0xff4>)
 8003740:	f003 fb7a 	bl	8006e38 <Display_Puts>
 8003744:	e081      	b.n	800384a <myTask+0x10d2>
 8003746:	bf00      	nop
 8003748:	200006b2 	.word	0x200006b2
 800374c:	20000d04 	.word	0x20000d04
 8003750:	200008dc 	.word	0x200008dc
 8003754:	2000021f 	.word	0x2000021f
 8003758:	20000004 	.word	0x20000004
 800375c:	080129bc 	.word	0x080129bc
 8003760:	20000220 	.word	0x20000220
 8003764:	20000221 	.word	0x20000221
 8003768:	447a0000 	.word	0x447a0000
 800376c:	080129c0 	.word	0x080129c0
			}
			else if(myPreset[EQ_preset].fc_L[EQ_band] >= 100){
 8003770:	4bb0      	ldr	r3, [pc, #704]	; (8003a34 <myTask+0x12bc>)
 8003772:	f993 3000 	ldrsb.w	r3, [r3]
 8003776:	461a      	mov	r2, r3
 8003778:	4baf      	ldr	r3, [pc, #700]	; (8003a38 <myTask+0x12c0>)
 800377a:	f993 3000 	ldrsb.w	r3, [r3]
 800377e:	4618      	mov	r0, r3
 8003780:	49ae      	ldr	r1, [pc, #696]	; (8003a3c <myTask+0x12c4>)
 8003782:	4613      	mov	r3, r2
 8003784:	005b      	lsls	r3, r3, #1
 8003786:	4413      	add	r3, r2
 8003788:	00db      	lsls	r3, r3, #3
 800378a:	1a9b      	subs	r3, r3, r2
 800378c:	4403      	add	r3, r0
 800378e:	3310      	adds	r3, #16
 8003790:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003794:	2b63      	cmp	r3, #99	; 0x63
 8003796:	d92c      	bls.n	80037f2 <myTask+0x107a>
				Display_GotoXY((61-7*5)/2, 36);
 8003798:	2124      	movs	r1, #36	; 0x24
 800379a:	200d      	movs	r0, #13
 800379c:	f003 fab6 	bl	8006d0c <Display_GotoXY>
				Display_PutInt(myPreset[EQ_preset].fc_L[EQ_band], 3,0, &Font_7x10, !l_fc_selected);
 80037a0:	4ba4      	ldr	r3, [pc, #656]	; (8003a34 <myTask+0x12bc>)
 80037a2:	f993 3000 	ldrsb.w	r3, [r3]
 80037a6:	461a      	mov	r2, r3
 80037a8:	4ba3      	ldr	r3, [pc, #652]	; (8003a38 <myTask+0x12c0>)
 80037aa:	f993 3000 	ldrsb.w	r3, [r3]
 80037ae:	4618      	mov	r0, r3
 80037b0:	49a2      	ldr	r1, [pc, #648]	; (8003a3c <myTask+0x12c4>)
 80037b2:	4613      	mov	r3, r2
 80037b4:	005b      	lsls	r3, r3, #1
 80037b6:	4413      	add	r3, r2
 80037b8:	00db      	lsls	r3, r3, #3
 80037ba:	1a9b      	subs	r3, r3, r2
 80037bc:	4403      	add	r3, r0
 80037be:	3310      	adds	r3, #16
 80037c0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80037c4:	b218      	sxth	r0, r3
 80037c6:	4b9e      	ldr	r3, [pc, #632]	; (8003a40 <myTask+0x12c8>)
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	f083 0301 	eor.w	r3, r3, #1
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	9300      	str	r3, [sp, #0]
 80037d2:	4b9c      	ldr	r3, [pc, #624]	; (8003a44 <myTask+0x12cc>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	2103      	movs	r1, #3
 80037d8:	f003 fc0e 	bl	8006ff8 <Display_PutInt>
				Display_Puts("Hz", &Font_7x10, !l_fc_selected);
 80037dc:	4b98      	ldr	r3, [pc, #608]	; (8003a40 <myTask+0x12c8>)
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	f083 0301 	eor.w	r3, r3, #1
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	461a      	mov	r2, r3
 80037e8:	4996      	ldr	r1, [pc, #600]	; (8003a44 <myTask+0x12cc>)
 80037ea:	4897      	ldr	r0, [pc, #604]	; (8003a48 <myTask+0x12d0>)
 80037ec:	f003 fb24 	bl	8006e38 <Display_Puts>
 80037f0:	e02b      	b.n	800384a <myTask+0x10d2>
			}
			else{
				Display_GotoXY((61-7*4)/2, 36);
 80037f2:	2124      	movs	r1, #36	; 0x24
 80037f4:	2010      	movs	r0, #16
 80037f6:	f003 fa89 	bl	8006d0c <Display_GotoXY>
				Display_PutInt(myPreset[EQ_preset].fc_L[EQ_band], 2,0, &Font_7x10, !l_fc_selected);
 80037fa:	4b8e      	ldr	r3, [pc, #568]	; (8003a34 <myTask+0x12bc>)
 80037fc:	f993 3000 	ldrsb.w	r3, [r3]
 8003800:	461a      	mov	r2, r3
 8003802:	4b8d      	ldr	r3, [pc, #564]	; (8003a38 <myTask+0x12c0>)
 8003804:	f993 3000 	ldrsb.w	r3, [r3]
 8003808:	4618      	mov	r0, r3
 800380a:	498c      	ldr	r1, [pc, #560]	; (8003a3c <myTask+0x12c4>)
 800380c:	4613      	mov	r3, r2
 800380e:	005b      	lsls	r3, r3, #1
 8003810:	4413      	add	r3, r2
 8003812:	00db      	lsls	r3, r3, #3
 8003814:	1a9b      	subs	r3, r3, r2
 8003816:	4403      	add	r3, r0
 8003818:	3310      	adds	r3, #16
 800381a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800381e:	b218      	sxth	r0, r3
 8003820:	4b87      	ldr	r3, [pc, #540]	; (8003a40 <myTask+0x12c8>)
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	f083 0301 	eor.w	r3, r3, #1
 8003828:	b2db      	uxtb	r3, r3
 800382a:	9300      	str	r3, [sp, #0]
 800382c:	4b85      	ldr	r3, [pc, #532]	; (8003a44 <myTask+0x12cc>)
 800382e:	2200      	movs	r2, #0
 8003830:	2102      	movs	r1, #2
 8003832:	f003 fbe1 	bl	8006ff8 <Display_PutInt>
				Display_Puts("Hz", &Font_7x10, !l_fc_selected);
 8003836:	4b82      	ldr	r3, [pc, #520]	; (8003a40 <myTask+0x12c8>)
 8003838:	781b      	ldrb	r3, [r3, #0]
 800383a:	f083 0301 	eor.w	r3, r3, #1
 800383e:	b2db      	uxtb	r3, r3
 8003840:	461a      	mov	r2, r3
 8003842:	4980      	ldr	r1, [pc, #512]	; (8003a44 <myTask+0x12cc>)
 8003844:	4880      	ldr	r0, [pc, #512]	; (8003a48 <myTask+0x12d0>)
 8003846:	f003 faf7 	bl	8006e38 <Display_Puts>
			}

			/* tampilan fc R */
			r_fc_selected? Display_DrawFilledRectangle(66, 34, 61, 12, 1) : Display_DrawRectangle(66, 34, 61, 12, 1);
 800384a:	4b80      	ldr	r3, [pc, #512]	; (8003a4c <myTask+0x12d4>)
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d008      	beq.n	8003864 <myTask+0x10ec>
 8003852:	2301      	movs	r3, #1
 8003854:	9300      	str	r3, [sp, #0]
 8003856:	230c      	movs	r3, #12
 8003858:	223d      	movs	r2, #61	; 0x3d
 800385a:	2122      	movs	r1, #34	; 0x22
 800385c:	2042      	movs	r0, #66	; 0x42
 800385e:	f003 fe48 	bl	80074f2 <Display_DrawFilledRectangle>
 8003862:	e007      	b.n	8003874 <myTask+0x10fc>
 8003864:	2301      	movs	r3, #1
 8003866:	9300      	str	r3, [sp, #0]
 8003868:	230c      	movs	r3, #12
 800386a:	223d      	movs	r2, #61	; 0x3d
 800386c:	2122      	movs	r1, #34	; 0x22
 800386e:	2042      	movs	r0, #66	; 0x42
 8003870:	f003 fdd5 	bl	800741e <Display_DrawRectangle>
			Display_GotoXY(69, 36);
 8003874:	2124      	movs	r1, #36	; 0x24
 8003876:	2045      	movs	r0, #69	; 0x45
 8003878:	f003 fa48 	bl	8006d0c <Display_GotoXY>
			if(myPreset[EQ_preset].fc_R[EQ_band] >= 10000){
 800387c:	4b6d      	ldr	r3, [pc, #436]	; (8003a34 <myTask+0x12bc>)
 800387e:	f993 3000 	ldrsb.w	r3, [r3]
 8003882:	461a      	mov	r2, r3
 8003884:	4b6c      	ldr	r3, [pc, #432]	; (8003a38 <myTask+0x12c0>)
 8003886:	f993 3000 	ldrsb.w	r3, [r3]
 800388a:	4618      	mov	r0, r3
 800388c:	496b      	ldr	r1, [pc, #428]	; (8003a3c <myTask+0x12c4>)
 800388e:	4613      	mov	r3, r2
 8003890:	005b      	lsls	r3, r3, #1
 8003892:	4413      	add	r3, r2
 8003894:	00db      	lsls	r3, r3, #3
 8003896:	1a9b      	subs	r3, r3, r2
 8003898:	4403      	add	r3, r0
 800389a:	330a      	adds	r3, #10
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	440b      	add	r3, r1
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	f242 720f 	movw	r2, #9999	; 0x270f
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d935      	bls.n	8003916 <myTask+0x119e>
				Display_GotoXY(66+(61-7*8)/2, 36);
 80038aa:	2124      	movs	r1, #36	; 0x24
 80038ac:	2044      	movs	r0, #68	; 0x44
 80038ae:	f003 fa2d 	bl	8006d0c <Display_GotoXY>
				Display_PutFloatDigit((float)myPreset[EQ_preset].fc_R[EQ_band]/1000.0f, 2, 2, &Font_7x10, !r_fc_selected);
 80038b2:	4b60      	ldr	r3, [pc, #384]	; (8003a34 <myTask+0x12bc>)
 80038b4:	f993 3000 	ldrsb.w	r3, [r3]
 80038b8:	461a      	mov	r2, r3
 80038ba:	4b5f      	ldr	r3, [pc, #380]	; (8003a38 <myTask+0x12c0>)
 80038bc:	f993 3000 	ldrsb.w	r3, [r3]
 80038c0:	4618      	mov	r0, r3
 80038c2:	495e      	ldr	r1, [pc, #376]	; (8003a3c <myTask+0x12c4>)
 80038c4:	4613      	mov	r3, r2
 80038c6:	005b      	lsls	r3, r3, #1
 80038c8:	4413      	add	r3, r2
 80038ca:	00db      	lsls	r3, r3, #3
 80038cc:	1a9b      	subs	r3, r3, r2
 80038ce:	4403      	add	r3, r0
 80038d0:	330a      	adds	r3, #10
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	440b      	add	r3, r1
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	ee07 3a90 	vmov	s15, r3
 80038dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038e0:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8003a50 <myTask+0x12d8>
 80038e4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80038e8:	4b58      	ldr	r3, [pc, #352]	; (8003a4c <myTask+0x12d4>)
 80038ea:	781b      	ldrb	r3, [r3, #0]
 80038ec:	f083 0301 	eor.w	r3, r3, #1
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	4a54      	ldr	r2, [pc, #336]	; (8003a44 <myTask+0x12cc>)
 80038f4:	2102      	movs	r1, #2
 80038f6:	2002      	movs	r0, #2
 80038f8:	eeb0 0a66 	vmov.f32	s0, s13
 80038fc:	f003 fba8 	bl	8007050 <Display_PutFloatDigit>
				Display_Puts("kHz", &Font_7x10, !r_fc_selected);
 8003900:	4b52      	ldr	r3, [pc, #328]	; (8003a4c <myTask+0x12d4>)
 8003902:	781b      	ldrb	r3, [r3, #0]
 8003904:	f083 0301 	eor.w	r3, r3, #1
 8003908:	b2db      	uxtb	r3, r3
 800390a:	461a      	mov	r2, r3
 800390c:	494d      	ldr	r1, [pc, #308]	; (8003a44 <myTask+0x12cc>)
 800390e:	4851      	ldr	r0, [pc, #324]	; (8003a54 <myTask+0x12dc>)
 8003910:	f003 fa92 	bl	8006e38 <Display_Puts>
 8003914:	e0cd      	b.n	8003ab2 <myTask+0x133a>
			}
			else if(myPreset[EQ_preset].fc_R[EQ_band] >= 1000){
 8003916:	4b47      	ldr	r3, [pc, #284]	; (8003a34 <myTask+0x12bc>)
 8003918:	f993 3000 	ldrsb.w	r3, [r3]
 800391c:	461a      	mov	r2, r3
 800391e:	4b46      	ldr	r3, [pc, #280]	; (8003a38 <myTask+0x12c0>)
 8003920:	f993 3000 	ldrsb.w	r3, [r3]
 8003924:	4618      	mov	r0, r3
 8003926:	4945      	ldr	r1, [pc, #276]	; (8003a3c <myTask+0x12c4>)
 8003928:	4613      	mov	r3, r2
 800392a:	005b      	lsls	r3, r3, #1
 800392c:	4413      	add	r3, r2
 800392e:	00db      	lsls	r3, r3, #3
 8003930:	1a9b      	subs	r3, r3, r2
 8003932:	4403      	add	r3, r0
 8003934:	330a      	adds	r3, #10
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	440b      	add	r3, r1
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003940:	d335      	bcc.n	80039ae <myTask+0x1236>
				Display_GotoXY(66+(61-7*7)/2, 36);
 8003942:	2124      	movs	r1, #36	; 0x24
 8003944:	2048      	movs	r0, #72	; 0x48
 8003946:	f003 f9e1 	bl	8006d0c <Display_GotoXY>
				Display_PutFloatDigit((float)myPreset[EQ_preset].fc_R[EQ_band]/1000.0f, 1, 2, &Font_7x10, !r_fc_selected);
 800394a:	4b3a      	ldr	r3, [pc, #232]	; (8003a34 <myTask+0x12bc>)
 800394c:	f993 3000 	ldrsb.w	r3, [r3]
 8003950:	461a      	mov	r2, r3
 8003952:	4b39      	ldr	r3, [pc, #228]	; (8003a38 <myTask+0x12c0>)
 8003954:	f993 3000 	ldrsb.w	r3, [r3]
 8003958:	4618      	mov	r0, r3
 800395a:	4938      	ldr	r1, [pc, #224]	; (8003a3c <myTask+0x12c4>)
 800395c:	4613      	mov	r3, r2
 800395e:	005b      	lsls	r3, r3, #1
 8003960:	4413      	add	r3, r2
 8003962:	00db      	lsls	r3, r3, #3
 8003964:	1a9b      	subs	r3, r3, r2
 8003966:	4403      	add	r3, r0
 8003968:	330a      	adds	r3, #10
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	440b      	add	r3, r1
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	ee07 3a90 	vmov	s15, r3
 8003974:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003978:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8003a50 <myTask+0x12d8>
 800397c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003980:	4b32      	ldr	r3, [pc, #200]	; (8003a4c <myTask+0x12d4>)
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	f083 0301 	eor.w	r3, r3, #1
 8003988:	b2db      	uxtb	r3, r3
 800398a:	4a2e      	ldr	r2, [pc, #184]	; (8003a44 <myTask+0x12cc>)
 800398c:	2102      	movs	r1, #2
 800398e:	2001      	movs	r0, #1
 8003990:	eeb0 0a66 	vmov.f32	s0, s13
 8003994:	f003 fb5c 	bl	8007050 <Display_PutFloatDigit>
				Display_Puts("kHz", &Font_7x10, !r_fc_selected);
 8003998:	4b2c      	ldr	r3, [pc, #176]	; (8003a4c <myTask+0x12d4>)
 800399a:	781b      	ldrb	r3, [r3, #0]
 800399c:	f083 0301 	eor.w	r3, r3, #1
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	461a      	mov	r2, r3
 80039a4:	4927      	ldr	r1, [pc, #156]	; (8003a44 <myTask+0x12cc>)
 80039a6:	482b      	ldr	r0, [pc, #172]	; (8003a54 <myTask+0x12dc>)
 80039a8:	f003 fa46 	bl	8006e38 <Display_Puts>
 80039ac:	e081      	b.n	8003ab2 <myTask+0x133a>
			}
			else if(myPreset[EQ_preset].fc_R[EQ_band] >= 100){
 80039ae:	4b21      	ldr	r3, [pc, #132]	; (8003a34 <myTask+0x12bc>)
 80039b0:	f993 3000 	ldrsb.w	r3, [r3]
 80039b4:	461a      	mov	r2, r3
 80039b6:	4b20      	ldr	r3, [pc, #128]	; (8003a38 <myTask+0x12c0>)
 80039b8:	f993 3000 	ldrsb.w	r3, [r3]
 80039bc:	4618      	mov	r0, r3
 80039be:	491f      	ldr	r1, [pc, #124]	; (8003a3c <myTask+0x12c4>)
 80039c0:	4613      	mov	r3, r2
 80039c2:	005b      	lsls	r3, r3, #1
 80039c4:	4413      	add	r3, r2
 80039c6:	00db      	lsls	r3, r3, #3
 80039c8:	1a9b      	subs	r3, r3, r2
 80039ca:	4403      	add	r3, r0
 80039cc:	330a      	adds	r3, #10
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	440b      	add	r3, r1
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	2b63      	cmp	r3, #99	; 0x63
 80039d6:	d93f      	bls.n	8003a58 <myTask+0x12e0>
				Display_GotoXY(66+(61-7*5)/2, 36);
 80039d8:	2124      	movs	r1, #36	; 0x24
 80039da:	204f      	movs	r0, #79	; 0x4f
 80039dc:	f003 f996 	bl	8006d0c <Display_GotoXY>
				Display_PutInt(myPreset[EQ_preset].fc_R[EQ_band], 3,0, &Font_7x10, !r_fc_selected);
 80039e0:	4b14      	ldr	r3, [pc, #80]	; (8003a34 <myTask+0x12bc>)
 80039e2:	f993 3000 	ldrsb.w	r3, [r3]
 80039e6:	461a      	mov	r2, r3
 80039e8:	4b13      	ldr	r3, [pc, #76]	; (8003a38 <myTask+0x12c0>)
 80039ea:	f993 3000 	ldrsb.w	r3, [r3]
 80039ee:	4618      	mov	r0, r3
 80039f0:	4912      	ldr	r1, [pc, #72]	; (8003a3c <myTask+0x12c4>)
 80039f2:	4613      	mov	r3, r2
 80039f4:	005b      	lsls	r3, r3, #1
 80039f6:	4413      	add	r3, r2
 80039f8:	00db      	lsls	r3, r3, #3
 80039fa:	1a9b      	subs	r3, r3, r2
 80039fc:	4403      	add	r3, r0
 80039fe:	330a      	adds	r3, #10
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	440b      	add	r3, r1
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	b218      	sxth	r0, r3
 8003a08:	4b10      	ldr	r3, [pc, #64]	; (8003a4c <myTask+0x12d4>)
 8003a0a:	781b      	ldrb	r3, [r3, #0]
 8003a0c:	f083 0301 	eor.w	r3, r3, #1
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	9300      	str	r3, [sp, #0]
 8003a14:	4b0b      	ldr	r3, [pc, #44]	; (8003a44 <myTask+0x12cc>)
 8003a16:	2200      	movs	r2, #0
 8003a18:	2103      	movs	r1, #3
 8003a1a:	f003 faed 	bl	8006ff8 <Display_PutInt>
				Display_Puts("Hz", &Font_7x10, !r_fc_selected);
 8003a1e:	4b0b      	ldr	r3, [pc, #44]	; (8003a4c <myTask+0x12d4>)
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	f083 0301 	eor.w	r3, r3, #1
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	461a      	mov	r2, r3
 8003a2a:	4906      	ldr	r1, [pc, #24]	; (8003a44 <myTask+0x12cc>)
 8003a2c:	4806      	ldr	r0, [pc, #24]	; (8003a48 <myTask+0x12d0>)
 8003a2e:	f003 fa03 	bl	8006e38 <Display_Puts>
 8003a32:	e03e      	b.n	8003ab2 <myTask+0x133a>
 8003a34:	200006b2 	.word	0x200006b2
 8003a38:	20000d04 	.word	0x20000d04
 8003a3c:	200008dc 	.word	0x200008dc
 8003a40:	20000221 	.word	0x20000221
 8003a44:	20000004 	.word	0x20000004
 8003a48:	080129c4 	.word	0x080129c4
 8003a4c:	20000222 	.word	0x20000222
 8003a50:	447a0000 	.word	0x447a0000
 8003a54:	080129c0 	.word	0x080129c0
			}
			else{
				Display_GotoXY(66+(61-7*4)/2, 36);
 8003a58:	2124      	movs	r1, #36	; 0x24
 8003a5a:	2052      	movs	r0, #82	; 0x52
 8003a5c:	f003 f956 	bl	8006d0c <Display_GotoXY>
				Display_PutInt(myPreset[EQ_preset].fc_R[EQ_band], 2,0, &Font_7x10, !r_fc_selected);
 8003a60:	4b94      	ldr	r3, [pc, #592]	; (8003cb4 <myTask+0x153c>)
 8003a62:	f993 3000 	ldrsb.w	r3, [r3]
 8003a66:	461a      	mov	r2, r3
 8003a68:	4b93      	ldr	r3, [pc, #588]	; (8003cb8 <myTask+0x1540>)
 8003a6a:	f993 3000 	ldrsb.w	r3, [r3]
 8003a6e:	4618      	mov	r0, r3
 8003a70:	4992      	ldr	r1, [pc, #584]	; (8003cbc <myTask+0x1544>)
 8003a72:	4613      	mov	r3, r2
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	4413      	add	r3, r2
 8003a78:	00db      	lsls	r3, r3, #3
 8003a7a:	1a9b      	subs	r3, r3, r2
 8003a7c:	4403      	add	r3, r0
 8003a7e:	330a      	adds	r3, #10
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	440b      	add	r3, r1
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	b218      	sxth	r0, r3
 8003a88:	4b8d      	ldr	r3, [pc, #564]	; (8003cc0 <myTask+0x1548>)
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	f083 0301 	eor.w	r3, r3, #1
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	9300      	str	r3, [sp, #0]
 8003a94:	4b8b      	ldr	r3, [pc, #556]	; (8003cc4 <myTask+0x154c>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	2102      	movs	r1, #2
 8003a9a:	f003 faad 	bl	8006ff8 <Display_PutInt>
				Display_Puts("Hz", &Font_7x10, !r_fc_selected);
 8003a9e:	4b88      	ldr	r3, [pc, #544]	; (8003cc0 <myTask+0x1548>)
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	f083 0301 	eor.w	r3, r3, #1
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	461a      	mov	r2, r3
 8003aaa:	4986      	ldr	r1, [pc, #536]	; (8003cc4 <myTask+0x154c>)
 8003aac:	4886      	ldr	r0, [pc, #536]	; (8003cc8 <myTask+0x1550>)
 8003aae:	f003 f9c3 	bl	8006e38 <Display_Puts>
			}

			/* clear baris 3 */
			Display_DrawFilledRectangle(0, 51, 128, 12, 0);
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	9300      	str	r3, [sp, #0]
 8003ab6:	230c      	movs	r3, #12
 8003ab8:	2280      	movs	r2, #128	; 0x80
 8003aba:	2133      	movs	r1, #51	; 0x33
 8003abc:	2000      	movs	r0, #0
 8003abe:	f003 fd18 	bl	80074f2 <Display_DrawFilledRectangle>
			/* tampilan bw L */
			l_bw_selected? Display_DrawFilledRectangle(0, 51, 61, 12, 1) : Display_DrawRectangle(0, 51, 61, 12, 1);
 8003ac2:	4b82      	ldr	r3, [pc, #520]	; (8003ccc <myTask+0x1554>)
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d008      	beq.n	8003adc <myTask+0x1364>
 8003aca:	2301      	movs	r3, #1
 8003acc:	9300      	str	r3, [sp, #0]
 8003ace:	230c      	movs	r3, #12
 8003ad0:	223d      	movs	r2, #61	; 0x3d
 8003ad2:	2133      	movs	r1, #51	; 0x33
 8003ad4:	2000      	movs	r0, #0
 8003ad6:	f003 fd0c 	bl	80074f2 <Display_DrawFilledRectangle>
 8003ada:	e007      	b.n	8003aec <myTask+0x1374>
 8003adc:	2301      	movs	r3, #1
 8003ade:	9300      	str	r3, [sp, #0]
 8003ae0:	230c      	movs	r3, #12
 8003ae2:	223d      	movs	r2, #61	; 0x3d
 8003ae4:	2133      	movs	r1, #51	; 0x33
 8003ae6:	2000      	movs	r0, #0
 8003ae8:	f003 fc99 	bl	800741e <Display_DrawRectangle>
			if(myPreset[EQ_preset].bw_L[EQ_band-1] >= 100)	Display_GotoXY((61-(7*4))/2, 53);
 8003aec:	4b71      	ldr	r3, [pc, #452]	; (8003cb4 <myTask+0x153c>)
 8003aee:	f993 3000 	ldrsb.w	r3, [r3]
 8003af2:	4618      	mov	r0, r3
 8003af4:	4b70      	ldr	r3, [pc, #448]	; (8003cb8 <myTask+0x1540>)
 8003af6:	f993 3000 	ldrsb.w	r3, [r3]
 8003afa:	3b01      	subs	r3, #1
 8003afc:	496f      	ldr	r1, [pc, #444]	; (8003cbc <myTask+0x1544>)
 8003afe:	225c      	movs	r2, #92	; 0x5c
 8003b00:	fb02 f200 	mul.w	r2, r2, r0
 8003b04:	440a      	add	r2, r1
 8003b06:	4413      	add	r3, r2
 8003b08:	3357      	adds	r3, #87	; 0x57
 8003b0a:	f993 3000 	ldrsb.w	r3, [r3]
 8003b0e:	2b63      	cmp	r3, #99	; 0x63
 8003b10:	dd04      	ble.n	8003b1c <myTask+0x13a4>
 8003b12:	2135      	movs	r1, #53	; 0x35
 8003b14:	2010      	movs	r0, #16
 8003b16:	f003 f8f9 	bl	8006d0c <Display_GotoXY>
 8003b1a:	e01b      	b.n	8003b54 <myTask+0x13dc>
			else if(myPreset[EQ_preset].bw_L[EQ_band-1] >= 10)	Display_GotoXY((61-(7*3))/2, 53);
 8003b1c:	4b65      	ldr	r3, [pc, #404]	; (8003cb4 <myTask+0x153c>)
 8003b1e:	f993 3000 	ldrsb.w	r3, [r3]
 8003b22:	4618      	mov	r0, r3
 8003b24:	4b64      	ldr	r3, [pc, #400]	; (8003cb8 <myTask+0x1540>)
 8003b26:	f993 3000 	ldrsb.w	r3, [r3]
 8003b2a:	3b01      	subs	r3, #1
 8003b2c:	4963      	ldr	r1, [pc, #396]	; (8003cbc <myTask+0x1544>)
 8003b2e:	225c      	movs	r2, #92	; 0x5c
 8003b30:	fb02 f200 	mul.w	r2, r2, r0
 8003b34:	440a      	add	r2, r1
 8003b36:	4413      	add	r3, r2
 8003b38:	3357      	adds	r3, #87	; 0x57
 8003b3a:	f993 3000 	ldrsb.w	r3, [r3]
 8003b3e:	2b09      	cmp	r3, #9
 8003b40:	dd04      	ble.n	8003b4c <myTask+0x13d4>
 8003b42:	2135      	movs	r1, #53	; 0x35
 8003b44:	2014      	movs	r0, #20
 8003b46:	f003 f8e1 	bl	8006d0c <Display_GotoXY>
 8003b4a:	e003      	b.n	8003b54 <myTask+0x13dc>
			else Display_GotoXY((61-(7*2))/2, 53);
 8003b4c:	2135      	movs	r1, #53	; 0x35
 8003b4e:	2017      	movs	r0, #23
 8003b50:	f003 f8dc 	bl	8006d0c <Display_GotoXY>
			Display_PutUint(myPreset[EQ_preset].bw_L[EQ_band-1], &Font_7x10, !l_bw_selected);
 8003b54:	4b57      	ldr	r3, [pc, #348]	; (8003cb4 <myTask+0x153c>)
 8003b56:	f993 3000 	ldrsb.w	r3, [r3]
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	4b56      	ldr	r3, [pc, #344]	; (8003cb8 <myTask+0x1540>)
 8003b5e:	f993 3000 	ldrsb.w	r3, [r3]
 8003b62:	3b01      	subs	r3, #1
 8003b64:	4955      	ldr	r1, [pc, #340]	; (8003cbc <myTask+0x1544>)
 8003b66:	225c      	movs	r2, #92	; 0x5c
 8003b68:	fb02 f200 	mul.w	r2, r2, r0
 8003b6c:	440a      	add	r2, r1
 8003b6e:	4413      	add	r3, r2
 8003b70:	3357      	adds	r3, #87	; 0x57
 8003b72:	f993 3000 	ldrsb.w	r3, [r3]
 8003b76:	b298      	uxth	r0, r3
 8003b78:	4b54      	ldr	r3, [pc, #336]	; (8003ccc <myTask+0x1554>)
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	f083 0301 	eor.w	r3, r3, #1
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	461a      	mov	r2, r3
 8003b84:	494f      	ldr	r1, [pc, #316]	; (8003cc4 <myTask+0x154c>)
 8003b86:	f003 fa11 	bl	8006fac <Display_PutUint>
			Display_Puts("%", &Font_7x10, !l_bw_selected);
 8003b8a:	4b50      	ldr	r3, [pc, #320]	; (8003ccc <myTask+0x1554>)
 8003b8c:	781b      	ldrb	r3, [r3, #0]
 8003b8e:	f083 0301 	eor.w	r3, r3, #1
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	461a      	mov	r2, r3
 8003b96:	494b      	ldr	r1, [pc, #300]	; (8003cc4 <myTask+0x154c>)
 8003b98:	484d      	ldr	r0, [pc, #308]	; (8003cd0 <myTask+0x1558>)
 8003b9a:	f003 f94d 	bl	8006e38 <Display_Puts>

			/* tampilan bw R */
			r_bw_selected? Display_DrawFilledRectangle(66, 51, 61, 12, 1) : Display_DrawRectangle(66, 51, 61, 12, 1);
 8003b9e:	4b4d      	ldr	r3, [pc, #308]	; (8003cd4 <myTask+0x155c>)
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d008      	beq.n	8003bb8 <myTask+0x1440>
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	9300      	str	r3, [sp, #0]
 8003baa:	230c      	movs	r3, #12
 8003bac:	223d      	movs	r2, #61	; 0x3d
 8003bae:	2133      	movs	r1, #51	; 0x33
 8003bb0:	2042      	movs	r0, #66	; 0x42
 8003bb2:	f003 fc9e 	bl	80074f2 <Display_DrawFilledRectangle>
 8003bb6:	e007      	b.n	8003bc8 <myTask+0x1450>
 8003bb8:	2301      	movs	r3, #1
 8003bba:	9300      	str	r3, [sp, #0]
 8003bbc:	230c      	movs	r3, #12
 8003bbe:	223d      	movs	r2, #61	; 0x3d
 8003bc0:	2133      	movs	r1, #51	; 0x33
 8003bc2:	2042      	movs	r0, #66	; 0x42
 8003bc4:	f003 fc2b 	bl	800741e <Display_DrawRectangle>
			if(myPreset[EQ_preset].bw_R[EQ_band-1] >= 100)	Display_GotoXY(66+(61-(7*4))/2, 53);
 8003bc8:	4b3a      	ldr	r3, [pc, #232]	; (8003cb4 <myTask+0x153c>)
 8003bca:	f993 3000 	ldrsb.w	r3, [r3]
 8003bce:	4618      	mov	r0, r3
 8003bd0:	4b39      	ldr	r3, [pc, #228]	; (8003cb8 <myTask+0x1540>)
 8003bd2:	f993 3000 	ldrsb.w	r3, [r3]
 8003bd6:	3b01      	subs	r3, #1
 8003bd8:	4938      	ldr	r1, [pc, #224]	; (8003cbc <myTask+0x1544>)
 8003bda:	225c      	movs	r2, #92	; 0x5c
 8003bdc:	fb02 f200 	mul.w	r2, r2, r0
 8003be0:	440a      	add	r2, r1
 8003be2:	4413      	add	r3, r2
 8003be4:	3354      	adds	r3, #84	; 0x54
 8003be6:	f993 3000 	ldrsb.w	r3, [r3]
 8003bea:	2b63      	cmp	r3, #99	; 0x63
 8003bec:	dd04      	ble.n	8003bf8 <myTask+0x1480>
 8003bee:	2135      	movs	r1, #53	; 0x35
 8003bf0:	2052      	movs	r0, #82	; 0x52
 8003bf2:	f003 f88b 	bl	8006d0c <Display_GotoXY>
 8003bf6:	e01b      	b.n	8003c30 <myTask+0x14b8>
			else if(myPreset[EQ_preset].bw_R[EQ_band-1] >= 10)	Display_GotoXY(66+(61-(7*3))/2, 53);
 8003bf8:	4b2e      	ldr	r3, [pc, #184]	; (8003cb4 <myTask+0x153c>)
 8003bfa:	f993 3000 	ldrsb.w	r3, [r3]
 8003bfe:	4618      	mov	r0, r3
 8003c00:	4b2d      	ldr	r3, [pc, #180]	; (8003cb8 <myTask+0x1540>)
 8003c02:	f993 3000 	ldrsb.w	r3, [r3]
 8003c06:	3b01      	subs	r3, #1
 8003c08:	492c      	ldr	r1, [pc, #176]	; (8003cbc <myTask+0x1544>)
 8003c0a:	225c      	movs	r2, #92	; 0x5c
 8003c0c:	fb02 f200 	mul.w	r2, r2, r0
 8003c10:	440a      	add	r2, r1
 8003c12:	4413      	add	r3, r2
 8003c14:	3354      	adds	r3, #84	; 0x54
 8003c16:	f993 3000 	ldrsb.w	r3, [r3]
 8003c1a:	2b09      	cmp	r3, #9
 8003c1c:	dd04      	ble.n	8003c28 <myTask+0x14b0>
 8003c1e:	2135      	movs	r1, #53	; 0x35
 8003c20:	2056      	movs	r0, #86	; 0x56
 8003c22:	f003 f873 	bl	8006d0c <Display_GotoXY>
 8003c26:	e003      	b.n	8003c30 <myTask+0x14b8>
			else Display_GotoXY(66+(61-(7*2))/2, 53);
 8003c28:	2135      	movs	r1, #53	; 0x35
 8003c2a:	2059      	movs	r0, #89	; 0x59
 8003c2c:	f003 f86e 	bl	8006d0c <Display_GotoXY>
			Display_PutUint(myPreset[EQ_preset].bw_R[EQ_band-1], &Font_7x10, !r_bw_selected);
 8003c30:	4b20      	ldr	r3, [pc, #128]	; (8003cb4 <myTask+0x153c>)
 8003c32:	f993 3000 	ldrsb.w	r3, [r3]
 8003c36:	4618      	mov	r0, r3
 8003c38:	4b1f      	ldr	r3, [pc, #124]	; (8003cb8 <myTask+0x1540>)
 8003c3a:	f993 3000 	ldrsb.w	r3, [r3]
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	491e      	ldr	r1, [pc, #120]	; (8003cbc <myTask+0x1544>)
 8003c42:	225c      	movs	r2, #92	; 0x5c
 8003c44:	fb02 f200 	mul.w	r2, r2, r0
 8003c48:	440a      	add	r2, r1
 8003c4a:	4413      	add	r3, r2
 8003c4c:	3354      	adds	r3, #84	; 0x54
 8003c4e:	f993 3000 	ldrsb.w	r3, [r3]
 8003c52:	b298      	uxth	r0, r3
 8003c54:	4b1f      	ldr	r3, [pc, #124]	; (8003cd4 <myTask+0x155c>)
 8003c56:	781b      	ldrb	r3, [r3, #0]
 8003c58:	f083 0301 	eor.w	r3, r3, #1
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	461a      	mov	r2, r3
 8003c60:	4918      	ldr	r1, [pc, #96]	; (8003cc4 <myTask+0x154c>)
 8003c62:	f003 f9a3 	bl	8006fac <Display_PutUint>
			Display_Puts("%", &Font_7x10, !r_bw_selected);
 8003c66:	4b1b      	ldr	r3, [pc, #108]	; (8003cd4 <myTask+0x155c>)
 8003c68:	781b      	ldrb	r3, [r3, #0]
 8003c6a:	f083 0301 	eor.w	r3, r3, #1
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	461a      	mov	r2, r3
 8003c72:	4914      	ldr	r1, [pc, #80]	; (8003cc4 <myTask+0x154c>)
 8003c74:	4816      	ldr	r0, [pc, #88]	; (8003cd0 <myTask+0x1558>)
 8003c76:	f003 f8df 	bl	8006e38 <Display_Puts>

			if(EQ_band<1 || EQ_band>3) Display_DrawFilledRectangle(0, 51, 128, 12, 0);
 8003c7a:	4b0f      	ldr	r3, [pc, #60]	; (8003cb8 <myTask+0x1540>)
 8003c7c:	f993 3000 	ldrsb.w	r3, [r3]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	dd04      	ble.n	8003c8e <myTask+0x1516>
 8003c84:	4b0c      	ldr	r3, [pc, #48]	; (8003cb8 <myTask+0x1540>)
 8003c86:	f993 3000 	ldrsb.w	r3, [r3]
 8003c8a:	2b03      	cmp	r3, #3
 8003c8c:	dd07      	ble.n	8003c9e <myTask+0x1526>
 8003c8e:	2300      	movs	r3, #0
 8003c90:	9300      	str	r3, [sp, #0]
 8003c92:	230c      	movs	r3, #12
 8003c94:	2280      	movs	r2, #128	; 0x80
 8003c96:	2133      	movs	r1, #51	; 0x33
 8003c98:	2000      	movs	r0, #0
 8003c9a:	f003 fc2a 	bl	80074f2 <Display_DrawFilledRectangle>

			/* Hitung koefisien filter setiap pergantian parameter */
			Calc_Coeff_Filter();
 8003c9e:	f7fe fa81 	bl	80021a4 <Calc_Coeff_Filter>

			/* update screen */
			Display_UpdateScreen();
 8003ca2:	f002 ff8d 	bl	8006bc0 <Display_UpdateScreen>
			state_home = last_state;
 8003ca6:	4b0c      	ldr	r3, [pc, #48]	; (8003cd8 <myTask+0x1560>)
 8003ca8:	781a      	ldrb	r2, [r3, #0]
 8003caa:	4b0c      	ldr	r3, [pc, #48]	; (8003cdc <myTask+0x1564>)
 8003cac:	701a      	strb	r2, [r3, #0]
			break;
 8003cae:	f001 ba8a 	b.w	80051c6 <myTask+0x2a4e>
 8003cb2:	bf00      	nop
 8003cb4:	200006b2 	.word	0x200006b2
 8003cb8:	20000d04 	.word	0x20000d04
 8003cbc:	200008dc 	.word	0x200008dc
 8003cc0:	20000222 	.word	0x20000222
 8003cc4:	20000004 	.word	0x20000004
 8003cc8:	080129c4 	.word	0x080129c4
 8003ccc:	20000223 	.word	0x20000223
 8003cd0:	080129c8 	.word	0x080129c8
 8003cd4:	20000224 	.word	0x20000224
 8003cd8:	20000001 	.word	0x20000001
 8003cdc:	2000064c 	.word	0x2000064c

			case band:
				if(encoderCW()){
 8003ce0:	f003 fd04 	bl	80076ec <encoderCW>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d016      	beq.n	8003d18 <myTask+0x15a0>
					EQ_band++;
 8003cea:	4bca      	ldr	r3, [pc, #808]	; (8004014 <myTask+0x189c>)
 8003cec:	f993 3000 	ldrsb.w	r3, [r3]
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	3301      	adds	r3, #1
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	b25a      	sxtb	r2, r3
 8003cf8:	4bc6      	ldr	r3, [pc, #792]	; (8004014 <myTask+0x189c>)
 8003cfa:	701a      	strb	r2, [r3, #0]
					if(EQ_band>4) EQ_band = 0;
 8003cfc:	4bc5      	ldr	r3, [pc, #788]	; (8004014 <myTask+0x189c>)
 8003cfe:	f993 3000 	ldrsb.w	r3, [r3]
 8003d02:	2b04      	cmp	r3, #4
 8003d04:	dd02      	ble.n	8003d0c <myTask+0x1594>
 8003d06:	4bc3      	ldr	r3, [pc, #780]	; (8004014 <myTask+0x189c>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	701a      	strb	r2, [r3, #0]
					state_home = display_setting;
 8003d0c:	4bc2      	ldr	r3, [pc, #776]	; (8004018 <myTask+0x18a0>)
 8003d0e:	2207      	movs	r2, #7
 8003d10:	701a      	strb	r2, [r3, #0]
					last_state = band;
 8003d12:	4bc2      	ldr	r3, [pc, #776]	; (800401c <myTask+0x18a4>)
 8003d14:	2208      	movs	r2, #8
 8003d16:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 8003d18:	f003 fd1c 	bl	8007754 <encoderCCW>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d016      	beq.n	8003d50 <myTask+0x15d8>
					EQ_band--;
 8003d22:	4bbc      	ldr	r3, [pc, #752]	; (8004014 <myTask+0x189c>)
 8003d24:	f993 3000 	ldrsb.w	r3, [r3]
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	3b01      	subs	r3, #1
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	b25a      	sxtb	r2, r3
 8003d30:	4bb8      	ldr	r3, [pc, #736]	; (8004014 <myTask+0x189c>)
 8003d32:	701a      	strb	r2, [r3, #0]
					if(EQ_band<0) EQ_band = 4;
 8003d34:	4bb7      	ldr	r3, [pc, #732]	; (8004014 <myTask+0x189c>)
 8003d36:	f993 3000 	ldrsb.w	r3, [r3]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	da02      	bge.n	8003d44 <myTask+0x15cc>
 8003d3e:	4bb5      	ldr	r3, [pc, #724]	; (8004014 <myTask+0x189c>)
 8003d40:	2204      	movs	r2, #4
 8003d42:	701a      	strb	r2, [r3, #0]
					state_home = display_setting;
 8003d44:	4bb4      	ldr	r3, [pc, #720]	; (8004018 <myTask+0x18a0>)
 8003d46:	2207      	movs	r2, #7
 8003d48:	701a      	strb	r2, [r3, #0]
					last_state = band;
 8003d4a:	4bb4      	ldr	r3, [pc, #720]	; (800401c <myTask+0x18a4>)
 8003d4c:	2208      	movs	r2, #8
 8003d4e:	701a      	strb	r2, [r3, #0]
				}
				if(switchEncoder()){
 8003d50:	f003 fca0 	bl	8007694 <switchEncoder>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d007      	beq.n	8003d6a <myTask+0x15f2>
					state_home = display_home;
 8003d5a:	4baf      	ldr	r3, [pc, #700]	; (8004018 <myTask+0x18a0>)
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	701a      	strb	r2, [r3, #0]
					last_state = preset;
 8003d60:	4bae      	ldr	r3, [pc, #696]	; (800401c <myTask+0x18a4>)
 8003d62:	2202      	movs	r2, #2
 8003d64:	701a      	strb	r2, [r3, #0]
					Display_Clear();
 8003d66:	f003 fc11 	bl	800758c <Display_Clear>
				}
				if(switchLeft()){
 8003d6a:	f003 fd53 	bl	8007814 <switchLeft>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d01c      	beq.n	8003dae <myTask+0x1636>
					band_selected = 0;
 8003d74:	4baa      	ldr	r3, [pc, #680]	; (8004020 <myTask+0x18a8>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 1;
 8003d7a:	4baa      	ldr	r3, [pc, #680]	; (8004024 <myTask+0x18ac>)
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8003d80:	4ba9      	ldr	r3, [pc, #676]	; (8004028 <myTask+0x18b0>)
 8003d82:	2200      	movs	r2, #0
 8003d84:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8003d86:	4ba9      	ldr	r3, [pc, #676]	; (800402c <myTask+0x18b4>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8003d8c:	4ba8      	ldr	r3, [pc, #672]	; (8004030 <myTask+0x18b8>)
 8003d8e:	2200      	movs	r2, #0
 8003d90:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8003d92:	4ba8      	ldr	r3, [pc, #672]	; (8004034 <myTask+0x18bc>)
 8003d94:	2200      	movs	r2, #0
 8003d96:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8003d98:	4ba7      	ldr	r3, [pc, #668]	; (8004038 <myTask+0x18c0>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 8003d9e:	4b9e      	ldr	r3, [pc, #632]	; (8004018 <myTask+0x18a0>)
 8003da0:	2206      	movs	r2, #6
 8003da2:	701a      	strb	r2, [r3, #0]
					last_state = l_gain;
 8003da4:	4b9d      	ldr	r3, [pc, #628]	; (800401c <myTask+0x18a4>)
 8003da6:	2209      	movs	r2, #9
 8003da8:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;

					state_home = save2;
					last_state = r_gain;
				}
				break;
 8003daa:	f001 b9ff 	b.w	80051ac <myTask+0x2a34>
				else if(switchRight()){
 8003dae:	f003 fd5d 	bl	800786c <switchRight>
 8003db2:	4603      	mov	r3, r0
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	f001 81f9 	beq.w	80051ac <myTask+0x2a34>
					band_selected = 0;
 8003dba:	4b99      	ldr	r3, [pc, #612]	; (8004020 <myTask+0x18a8>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8003dc0:	4b98      	ldr	r3, [pc, #608]	; (8004024 <myTask+0x18ac>)
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 1;
 8003dc6:	4b98      	ldr	r3, [pc, #608]	; (8004028 <myTask+0x18b0>)
 8003dc8:	2201      	movs	r2, #1
 8003dca:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8003dcc:	4b97      	ldr	r3, [pc, #604]	; (800402c <myTask+0x18b4>)
 8003dce:	2200      	movs	r2, #0
 8003dd0:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8003dd2:	4b97      	ldr	r3, [pc, #604]	; (8004030 <myTask+0x18b8>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8003dd8:	4b96      	ldr	r3, [pc, #600]	; (8004034 <myTask+0x18bc>)
 8003dda:	2200      	movs	r2, #0
 8003ddc:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8003dde:	4b96      	ldr	r3, [pc, #600]	; (8004038 <myTask+0x18c0>)
 8003de0:	2200      	movs	r2, #0
 8003de2:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8003de4:	4b8c      	ldr	r3, [pc, #560]	; (8004018 <myTask+0x18a0>)
 8003de6:	2206      	movs	r2, #6
 8003de8:	701a      	strb	r2, [r3, #0]
					last_state = r_gain;
 8003dea:	4b8c      	ldr	r3, [pc, #560]	; (800401c <myTask+0x18a4>)
 8003dec:	220a      	movs	r2, #10
 8003dee:	701a      	strb	r2, [r3, #0]
				break;
 8003df0:	f001 b9dc 	b.w	80051ac <myTask+0x2a34>

			case l_gain:
				if(encoderCW()){
 8003df4:	f003 fc7a 	bl	80076ec <encoderCW>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d060      	beq.n	8003ec0 <myTask+0x1748>
					myPreset[EQ_preset].gain_L[EQ_band] += 0.5;
 8003dfe:	4b8f      	ldr	r3, [pc, #572]	; (800403c <myTask+0x18c4>)
 8003e00:	f993 3000 	ldrsb.w	r3, [r3]
 8003e04:	461a      	mov	r2, r3
 8003e06:	4b83      	ldr	r3, [pc, #524]	; (8004014 <myTask+0x189c>)
 8003e08:	f993 3000 	ldrsb.w	r3, [r3]
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	498c      	ldr	r1, [pc, #560]	; (8004040 <myTask+0x18c8>)
 8003e10:	4613      	mov	r3, r2
 8003e12:	005b      	lsls	r3, r3, #1
 8003e14:	4413      	add	r3, r2
 8003e16:	00db      	lsls	r3, r3, #3
 8003e18:	1a9b      	subs	r3, r3, r2
 8003e1a:	4403      	add	r3, r0
 8003e1c:	3306      	adds	r3, #6
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	440b      	add	r3, r1
 8003e22:	edd3 7a00 	vldr	s15, [r3]
 8003e26:	4b85      	ldr	r3, [pc, #532]	; (800403c <myTask+0x18c4>)
 8003e28:	f993 3000 	ldrsb.w	r3, [r3]
 8003e2c:	461a      	mov	r2, r3
 8003e2e:	4b79      	ldr	r3, [pc, #484]	; (8004014 <myTask+0x189c>)
 8003e30:	f993 3000 	ldrsb.w	r3, [r3]
 8003e34:	4618      	mov	r0, r3
 8003e36:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003e3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003e3e:	4980      	ldr	r1, [pc, #512]	; (8004040 <myTask+0x18c8>)
 8003e40:	4613      	mov	r3, r2
 8003e42:	005b      	lsls	r3, r3, #1
 8003e44:	4413      	add	r3, r2
 8003e46:	00db      	lsls	r3, r3, #3
 8003e48:	1a9b      	subs	r3, r3, r2
 8003e4a:	4403      	add	r3, r0
 8003e4c:	3306      	adds	r3, #6
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	440b      	add	r3, r1
 8003e52:	edc3 7a00 	vstr	s15, [r3]
					if(myPreset[EQ_preset].gain_L[EQ_band] > 24.0){
 8003e56:	4b79      	ldr	r3, [pc, #484]	; (800403c <myTask+0x18c4>)
 8003e58:	f993 3000 	ldrsb.w	r3, [r3]
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	4b6d      	ldr	r3, [pc, #436]	; (8004014 <myTask+0x189c>)
 8003e60:	f993 3000 	ldrsb.w	r3, [r3]
 8003e64:	4618      	mov	r0, r3
 8003e66:	4976      	ldr	r1, [pc, #472]	; (8004040 <myTask+0x18c8>)
 8003e68:	4613      	mov	r3, r2
 8003e6a:	005b      	lsls	r3, r3, #1
 8003e6c:	4413      	add	r3, r2
 8003e6e:	00db      	lsls	r3, r3, #3
 8003e70:	1a9b      	subs	r3, r3, r2
 8003e72:	4403      	add	r3, r0
 8003e74:	3306      	adds	r3, #6
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	440b      	add	r3, r1
 8003e7a:	edd3 7a00 	vldr	s15, [r3]
 8003e7e:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 8003e82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e8a:	dd13      	ble.n	8003eb4 <myTask+0x173c>
						myPreset[EQ_preset].gain_L[EQ_band] = -24.0;
 8003e8c:	4b6b      	ldr	r3, [pc, #428]	; (800403c <myTask+0x18c4>)
 8003e8e:	f993 3000 	ldrsb.w	r3, [r3]
 8003e92:	461a      	mov	r2, r3
 8003e94:	4b5f      	ldr	r3, [pc, #380]	; (8004014 <myTask+0x189c>)
 8003e96:	f993 3000 	ldrsb.w	r3, [r3]
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	4968      	ldr	r1, [pc, #416]	; (8004040 <myTask+0x18c8>)
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	005b      	lsls	r3, r3, #1
 8003ea2:	4413      	add	r3, r2
 8003ea4:	00db      	lsls	r3, r3, #3
 8003ea6:	1a9b      	subs	r3, r3, r2
 8003ea8:	4403      	add	r3, r0
 8003eaa:	3306      	adds	r3, #6
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	440b      	add	r3, r1
 8003eb0:	4a64      	ldr	r2, [pc, #400]	; (8004044 <myTask+0x18cc>)
 8003eb2:	601a      	str	r2, [r3, #0]
					}
					state_home = display_setting;
 8003eb4:	4b58      	ldr	r3, [pc, #352]	; (8004018 <myTask+0x18a0>)
 8003eb6:	2207      	movs	r2, #7
 8003eb8:	701a      	strb	r2, [r3, #0]
					last_state = l_gain;
 8003eba:	4b58      	ldr	r3, [pc, #352]	; (800401c <myTask+0x18a4>)
 8003ebc:	2209      	movs	r2, #9
 8003ebe:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 8003ec0:	f003 fc48 	bl	8007754 <encoderCCW>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d060      	beq.n	8003f8c <myTask+0x1814>
					myPreset[EQ_preset].gain_L[EQ_band] -= 0.5;
 8003eca:	4b5c      	ldr	r3, [pc, #368]	; (800403c <myTask+0x18c4>)
 8003ecc:	f993 3000 	ldrsb.w	r3, [r3]
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	4b50      	ldr	r3, [pc, #320]	; (8004014 <myTask+0x189c>)
 8003ed4:	f993 3000 	ldrsb.w	r3, [r3]
 8003ed8:	4618      	mov	r0, r3
 8003eda:	4959      	ldr	r1, [pc, #356]	; (8004040 <myTask+0x18c8>)
 8003edc:	4613      	mov	r3, r2
 8003ede:	005b      	lsls	r3, r3, #1
 8003ee0:	4413      	add	r3, r2
 8003ee2:	00db      	lsls	r3, r3, #3
 8003ee4:	1a9b      	subs	r3, r3, r2
 8003ee6:	4403      	add	r3, r0
 8003ee8:	3306      	adds	r3, #6
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	440b      	add	r3, r1
 8003eee:	edd3 7a00 	vldr	s15, [r3]
 8003ef2:	4b52      	ldr	r3, [pc, #328]	; (800403c <myTask+0x18c4>)
 8003ef4:	f993 3000 	ldrsb.w	r3, [r3]
 8003ef8:	461a      	mov	r2, r3
 8003efa:	4b46      	ldr	r3, [pc, #280]	; (8004014 <myTask+0x189c>)
 8003efc:	f993 3000 	ldrsb.w	r3, [r3]
 8003f00:	4618      	mov	r0, r3
 8003f02:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003f06:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003f0a:	494d      	ldr	r1, [pc, #308]	; (8004040 <myTask+0x18c8>)
 8003f0c:	4613      	mov	r3, r2
 8003f0e:	005b      	lsls	r3, r3, #1
 8003f10:	4413      	add	r3, r2
 8003f12:	00db      	lsls	r3, r3, #3
 8003f14:	1a9b      	subs	r3, r3, r2
 8003f16:	4403      	add	r3, r0
 8003f18:	3306      	adds	r3, #6
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	440b      	add	r3, r1
 8003f1e:	edc3 7a00 	vstr	s15, [r3]
					if(myPreset[EQ_preset].gain_L[EQ_band] < -24.0){
 8003f22:	4b46      	ldr	r3, [pc, #280]	; (800403c <myTask+0x18c4>)
 8003f24:	f993 3000 	ldrsb.w	r3, [r3]
 8003f28:	461a      	mov	r2, r3
 8003f2a:	4b3a      	ldr	r3, [pc, #232]	; (8004014 <myTask+0x189c>)
 8003f2c:	f993 3000 	ldrsb.w	r3, [r3]
 8003f30:	4618      	mov	r0, r3
 8003f32:	4943      	ldr	r1, [pc, #268]	; (8004040 <myTask+0x18c8>)
 8003f34:	4613      	mov	r3, r2
 8003f36:	005b      	lsls	r3, r3, #1
 8003f38:	4413      	add	r3, r2
 8003f3a:	00db      	lsls	r3, r3, #3
 8003f3c:	1a9b      	subs	r3, r3, r2
 8003f3e:	4403      	add	r3, r0
 8003f40:	3306      	adds	r3, #6
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	440b      	add	r3, r1
 8003f46:	edd3 7a00 	vldr	s15, [r3]
 8003f4a:	eebb 7a08 	vmov.f32	s14, #184	; 0xc1c00000 -24.0
 8003f4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f56:	d513      	bpl.n	8003f80 <myTask+0x1808>
						myPreset[EQ_preset].gain_L[EQ_band] = 24.0;
 8003f58:	4b38      	ldr	r3, [pc, #224]	; (800403c <myTask+0x18c4>)
 8003f5a:	f993 3000 	ldrsb.w	r3, [r3]
 8003f5e:	461a      	mov	r2, r3
 8003f60:	4b2c      	ldr	r3, [pc, #176]	; (8004014 <myTask+0x189c>)
 8003f62:	f993 3000 	ldrsb.w	r3, [r3]
 8003f66:	4618      	mov	r0, r3
 8003f68:	4935      	ldr	r1, [pc, #212]	; (8004040 <myTask+0x18c8>)
 8003f6a:	4613      	mov	r3, r2
 8003f6c:	005b      	lsls	r3, r3, #1
 8003f6e:	4413      	add	r3, r2
 8003f70:	00db      	lsls	r3, r3, #3
 8003f72:	1a9b      	subs	r3, r3, r2
 8003f74:	4403      	add	r3, r0
 8003f76:	3306      	adds	r3, #6
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	440b      	add	r3, r1
 8003f7c:	4a32      	ldr	r2, [pc, #200]	; (8004048 <myTask+0x18d0>)
 8003f7e:	601a      	str	r2, [r3, #0]
					}
					state_home = display_setting;
 8003f80:	4b25      	ldr	r3, [pc, #148]	; (8004018 <myTask+0x18a0>)
 8003f82:	2207      	movs	r2, #7
 8003f84:	701a      	strb	r2, [r3, #0]
					last_state = l_gain;
 8003f86:	4b25      	ldr	r3, [pc, #148]	; (800401c <myTask+0x18a4>)
 8003f88:	2209      	movs	r2, #9
 8003f8a:	701a      	strb	r2, [r3, #0]
				}

				if(switchUp()){
 8003f8c:	f003 fc9a 	bl	80078c4 <switchUp>
 8003f90:	4603      	mov	r3, r0
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d01c      	beq.n	8003fd0 <myTask+0x1858>
					band_selected = 1;
 8003f96:	4b22      	ldr	r3, [pc, #136]	; (8004020 <myTask+0x18a8>)
 8003f98:	2201      	movs	r2, #1
 8003f9a:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8003f9c:	4b21      	ldr	r3, [pc, #132]	; (8004024 <myTask+0x18ac>)
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8003fa2:	4b21      	ldr	r3, [pc, #132]	; (8004028 <myTask+0x18b0>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8003fa8:	4b20      	ldr	r3, [pc, #128]	; (800402c <myTask+0x18b4>)
 8003faa:	2200      	movs	r2, #0
 8003fac:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8003fae:	4b20      	ldr	r3, [pc, #128]	; (8004030 <myTask+0x18b8>)
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8003fb4:	4b1f      	ldr	r3, [pc, #124]	; (8004034 <myTask+0x18bc>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8003fba:	4b1f      	ldr	r3, [pc, #124]	; (8004038 <myTask+0x18c0>)
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 8003fc0:	4b15      	ldr	r3, [pc, #84]	; (8004018 <myTask+0x18a0>)
 8003fc2:	2206      	movs	r2, #6
 8003fc4:	701a      	strb	r2, [r3, #0]
					last_state = band;
 8003fc6:	4b15      	ldr	r3, [pc, #84]	; (800401c <myTask+0x18a4>)
 8003fc8:	2208      	movs	r2, #8
 8003fca:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;

					state_home = save2;
					last_state = r_gain;
				}
				break;
 8003fcc:	f001 b8f0 	b.w	80051b0 <myTask+0x2a38>
				else if(switchDown()){
 8003fd0:	f003 fbf4 	bl	80077bc <switchDown>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d038      	beq.n	800404c <myTask+0x18d4>
					band_selected = 0;
 8003fda:	4b11      	ldr	r3, [pc, #68]	; (8004020 <myTask+0x18a8>)
 8003fdc:	2200      	movs	r2, #0
 8003fde:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8003fe0:	4b10      	ldr	r3, [pc, #64]	; (8004024 <myTask+0x18ac>)
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8003fe6:	4b10      	ldr	r3, [pc, #64]	; (8004028 <myTask+0x18b0>)
 8003fe8:	2200      	movs	r2, #0
 8003fea:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 1;
 8003fec:	4b0f      	ldr	r3, [pc, #60]	; (800402c <myTask+0x18b4>)
 8003fee:	2201      	movs	r2, #1
 8003ff0:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8003ff2:	4b0f      	ldr	r3, [pc, #60]	; (8004030 <myTask+0x18b8>)
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8003ff8:	4b0e      	ldr	r3, [pc, #56]	; (8004034 <myTask+0x18bc>)
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8003ffe:	4b0e      	ldr	r3, [pc, #56]	; (8004038 <myTask+0x18c0>)
 8004000:	2200      	movs	r2, #0
 8004002:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8004004:	4b04      	ldr	r3, [pc, #16]	; (8004018 <myTask+0x18a0>)
 8004006:	2206      	movs	r2, #6
 8004008:	701a      	strb	r2, [r3, #0]
					last_state = l_fc;
 800400a:	4b04      	ldr	r3, [pc, #16]	; (800401c <myTask+0x18a4>)
 800400c:	220b      	movs	r2, #11
 800400e:	701a      	strb	r2, [r3, #0]
				break;
 8004010:	f001 b8ce 	b.w	80051b0 <myTask+0x2a38>
 8004014:	20000d04 	.word	0x20000d04
 8004018:	2000064c 	.word	0x2000064c
 800401c:	20000001 	.word	0x20000001
 8004020:	20000002 	.word	0x20000002
 8004024:	2000021f 	.word	0x2000021f
 8004028:	20000220 	.word	0x20000220
 800402c:	20000221 	.word	0x20000221
 8004030:	20000222 	.word	0x20000222
 8004034:	20000223 	.word	0x20000223
 8004038:	20000224 	.word	0x20000224
 800403c:	200006b2 	.word	0x200006b2
 8004040:	200008dc 	.word	0x200008dc
 8004044:	c1c00000 	.word	0xc1c00000
 8004048:	41c00000 	.word	0x41c00000
				else if(switchLeft() || switchRight()){
 800404c:	f003 fbe2 	bl	8007814 <switchLeft>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d105      	bne.n	8004062 <myTask+0x18ea>
 8004056:	f003 fc09 	bl	800786c <switchRight>
 800405a:	4603      	mov	r3, r0
 800405c:	2b00      	cmp	r3, #0
 800405e:	f001 80a7 	beq.w	80051b0 <myTask+0x2a38>
					band_selected = 0;
 8004062:	4bd0      	ldr	r3, [pc, #832]	; (80043a4 <myTask+0x1c2c>)
 8004064:	2200      	movs	r2, #0
 8004066:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004068:	4bcf      	ldr	r3, [pc, #828]	; (80043a8 <myTask+0x1c30>)
 800406a:	2200      	movs	r2, #0
 800406c:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 1;
 800406e:	4bcf      	ldr	r3, [pc, #828]	; (80043ac <myTask+0x1c34>)
 8004070:	2201      	movs	r2, #1
 8004072:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8004074:	4bce      	ldr	r3, [pc, #824]	; (80043b0 <myTask+0x1c38>)
 8004076:	2200      	movs	r2, #0
 8004078:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 800407a:	4bce      	ldr	r3, [pc, #824]	; (80043b4 <myTask+0x1c3c>)
 800407c:	2200      	movs	r2, #0
 800407e:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004080:	4bcd      	ldr	r3, [pc, #820]	; (80043b8 <myTask+0x1c40>)
 8004082:	2200      	movs	r2, #0
 8004084:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8004086:	4bcd      	ldr	r3, [pc, #820]	; (80043bc <myTask+0x1c44>)
 8004088:	2200      	movs	r2, #0
 800408a:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 800408c:	4bcc      	ldr	r3, [pc, #816]	; (80043c0 <myTask+0x1c48>)
 800408e:	2206      	movs	r2, #6
 8004090:	701a      	strb	r2, [r3, #0]
					last_state = r_gain;
 8004092:	4bcc      	ldr	r3, [pc, #816]	; (80043c4 <myTask+0x1c4c>)
 8004094:	220a      	movs	r2, #10
 8004096:	701a      	strb	r2, [r3, #0]
				break;
 8004098:	f001 b88a 	b.w	80051b0 <myTask+0x2a38>

			case r_gain:
				if(encoderCW()){
 800409c:	f003 fb26 	bl	80076ec <encoderCW>
 80040a0:	4603      	mov	r3, r0
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d060      	beq.n	8004168 <myTask+0x19f0>
					myPreset[EQ_preset].gain_R[EQ_band] += 0.5;
 80040a6:	4bc8      	ldr	r3, [pc, #800]	; (80043c8 <myTask+0x1c50>)
 80040a8:	f993 3000 	ldrsb.w	r3, [r3]
 80040ac:	461a      	mov	r2, r3
 80040ae:	4bc7      	ldr	r3, [pc, #796]	; (80043cc <myTask+0x1c54>)
 80040b0:	f993 3000 	ldrsb.w	r3, [r3]
 80040b4:	4618      	mov	r0, r3
 80040b6:	49c6      	ldr	r1, [pc, #792]	; (80043d0 <myTask+0x1c58>)
 80040b8:	4613      	mov	r3, r2
 80040ba:	005b      	lsls	r3, r3, #1
 80040bc:	4413      	add	r3, r2
 80040be:	00db      	lsls	r3, r3, #3
 80040c0:	1a9b      	subs	r3, r3, r2
 80040c2:	4403      	add	r3, r0
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	440b      	add	r3, r1
 80040c8:	3304      	adds	r3, #4
 80040ca:	edd3 7a00 	vldr	s15, [r3]
 80040ce:	4bbe      	ldr	r3, [pc, #760]	; (80043c8 <myTask+0x1c50>)
 80040d0:	f993 3000 	ldrsb.w	r3, [r3]
 80040d4:	461a      	mov	r2, r3
 80040d6:	4bbd      	ldr	r3, [pc, #756]	; (80043cc <myTask+0x1c54>)
 80040d8:	f993 3000 	ldrsb.w	r3, [r3]
 80040dc:	4618      	mov	r0, r3
 80040de:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80040e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80040e6:	49ba      	ldr	r1, [pc, #744]	; (80043d0 <myTask+0x1c58>)
 80040e8:	4613      	mov	r3, r2
 80040ea:	005b      	lsls	r3, r3, #1
 80040ec:	4413      	add	r3, r2
 80040ee:	00db      	lsls	r3, r3, #3
 80040f0:	1a9b      	subs	r3, r3, r2
 80040f2:	4403      	add	r3, r0
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	440b      	add	r3, r1
 80040f8:	3304      	adds	r3, #4
 80040fa:	edc3 7a00 	vstr	s15, [r3]
					if(myPreset[EQ_preset].gain_R[EQ_band] > 24.0){
 80040fe:	4bb2      	ldr	r3, [pc, #712]	; (80043c8 <myTask+0x1c50>)
 8004100:	f993 3000 	ldrsb.w	r3, [r3]
 8004104:	461a      	mov	r2, r3
 8004106:	4bb1      	ldr	r3, [pc, #708]	; (80043cc <myTask+0x1c54>)
 8004108:	f993 3000 	ldrsb.w	r3, [r3]
 800410c:	4618      	mov	r0, r3
 800410e:	49b0      	ldr	r1, [pc, #704]	; (80043d0 <myTask+0x1c58>)
 8004110:	4613      	mov	r3, r2
 8004112:	005b      	lsls	r3, r3, #1
 8004114:	4413      	add	r3, r2
 8004116:	00db      	lsls	r3, r3, #3
 8004118:	1a9b      	subs	r3, r3, r2
 800411a:	4403      	add	r3, r0
 800411c:	009b      	lsls	r3, r3, #2
 800411e:	440b      	add	r3, r1
 8004120:	3304      	adds	r3, #4
 8004122:	edd3 7a00 	vldr	s15, [r3]
 8004126:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 800412a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800412e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004132:	dd13      	ble.n	800415c <myTask+0x19e4>
						myPreset[EQ_preset].gain_R[EQ_band] = -24.0;
 8004134:	4ba4      	ldr	r3, [pc, #656]	; (80043c8 <myTask+0x1c50>)
 8004136:	f993 3000 	ldrsb.w	r3, [r3]
 800413a:	461a      	mov	r2, r3
 800413c:	4ba3      	ldr	r3, [pc, #652]	; (80043cc <myTask+0x1c54>)
 800413e:	f993 3000 	ldrsb.w	r3, [r3]
 8004142:	4618      	mov	r0, r3
 8004144:	49a2      	ldr	r1, [pc, #648]	; (80043d0 <myTask+0x1c58>)
 8004146:	4613      	mov	r3, r2
 8004148:	005b      	lsls	r3, r3, #1
 800414a:	4413      	add	r3, r2
 800414c:	00db      	lsls	r3, r3, #3
 800414e:	1a9b      	subs	r3, r3, r2
 8004150:	4403      	add	r3, r0
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	440b      	add	r3, r1
 8004156:	3304      	adds	r3, #4
 8004158:	4a9e      	ldr	r2, [pc, #632]	; (80043d4 <myTask+0x1c5c>)
 800415a:	601a      	str	r2, [r3, #0]
					}
					state_home = display_setting;
 800415c:	4b98      	ldr	r3, [pc, #608]	; (80043c0 <myTask+0x1c48>)
 800415e:	2207      	movs	r2, #7
 8004160:	701a      	strb	r2, [r3, #0]
					last_state = r_gain;
 8004162:	4b98      	ldr	r3, [pc, #608]	; (80043c4 <myTask+0x1c4c>)
 8004164:	220a      	movs	r2, #10
 8004166:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 8004168:	f003 faf4 	bl	8007754 <encoderCCW>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d060      	beq.n	8004234 <myTask+0x1abc>
					myPreset[EQ_preset].gain_R[EQ_band] -= 0.5;
 8004172:	4b95      	ldr	r3, [pc, #596]	; (80043c8 <myTask+0x1c50>)
 8004174:	f993 3000 	ldrsb.w	r3, [r3]
 8004178:	461a      	mov	r2, r3
 800417a:	4b94      	ldr	r3, [pc, #592]	; (80043cc <myTask+0x1c54>)
 800417c:	f993 3000 	ldrsb.w	r3, [r3]
 8004180:	4618      	mov	r0, r3
 8004182:	4993      	ldr	r1, [pc, #588]	; (80043d0 <myTask+0x1c58>)
 8004184:	4613      	mov	r3, r2
 8004186:	005b      	lsls	r3, r3, #1
 8004188:	4413      	add	r3, r2
 800418a:	00db      	lsls	r3, r3, #3
 800418c:	1a9b      	subs	r3, r3, r2
 800418e:	4403      	add	r3, r0
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	440b      	add	r3, r1
 8004194:	3304      	adds	r3, #4
 8004196:	edd3 7a00 	vldr	s15, [r3]
 800419a:	4b8b      	ldr	r3, [pc, #556]	; (80043c8 <myTask+0x1c50>)
 800419c:	f993 3000 	ldrsb.w	r3, [r3]
 80041a0:	461a      	mov	r2, r3
 80041a2:	4b8a      	ldr	r3, [pc, #552]	; (80043cc <myTask+0x1c54>)
 80041a4:	f993 3000 	ldrsb.w	r3, [r3]
 80041a8:	4618      	mov	r0, r3
 80041aa:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80041ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80041b2:	4987      	ldr	r1, [pc, #540]	; (80043d0 <myTask+0x1c58>)
 80041b4:	4613      	mov	r3, r2
 80041b6:	005b      	lsls	r3, r3, #1
 80041b8:	4413      	add	r3, r2
 80041ba:	00db      	lsls	r3, r3, #3
 80041bc:	1a9b      	subs	r3, r3, r2
 80041be:	4403      	add	r3, r0
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	440b      	add	r3, r1
 80041c4:	3304      	adds	r3, #4
 80041c6:	edc3 7a00 	vstr	s15, [r3]
					if(myPreset[EQ_preset].gain_R[EQ_band] < -24.0){
 80041ca:	4b7f      	ldr	r3, [pc, #508]	; (80043c8 <myTask+0x1c50>)
 80041cc:	f993 3000 	ldrsb.w	r3, [r3]
 80041d0:	461a      	mov	r2, r3
 80041d2:	4b7e      	ldr	r3, [pc, #504]	; (80043cc <myTask+0x1c54>)
 80041d4:	f993 3000 	ldrsb.w	r3, [r3]
 80041d8:	4618      	mov	r0, r3
 80041da:	497d      	ldr	r1, [pc, #500]	; (80043d0 <myTask+0x1c58>)
 80041dc:	4613      	mov	r3, r2
 80041de:	005b      	lsls	r3, r3, #1
 80041e0:	4413      	add	r3, r2
 80041e2:	00db      	lsls	r3, r3, #3
 80041e4:	1a9b      	subs	r3, r3, r2
 80041e6:	4403      	add	r3, r0
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	440b      	add	r3, r1
 80041ec:	3304      	adds	r3, #4
 80041ee:	edd3 7a00 	vldr	s15, [r3]
 80041f2:	eebb 7a08 	vmov.f32	s14, #184	; 0xc1c00000 -24.0
 80041f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041fe:	d513      	bpl.n	8004228 <myTask+0x1ab0>
						myPreset[EQ_preset].gain_R[EQ_band] = 24.0;
 8004200:	4b71      	ldr	r3, [pc, #452]	; (80043c8 <myTask+0x1c50>)
 8004202:	f993 3000 	ldrsb.w	r3, [r3]
 8004206:	461a      	mov	r2, r3
 8004208:	4b70      	ldr	r3, [pc, #448]	; (80043cc <myTask+0x1c54>)
 800420a:	f993 3000 	ldrsb.w	r3, [r3]
 800420e:	4618      	mov	r0, r3
 8004210:	496f      	ldr	r1, [pc, #444]	; (80043d0 <myTask+0x1c58>)
 8004212:	4613      	mov	r3, r2
 8004214:	005b      	lsls	r3, r3, #1
 8004216:	4413      	add	r3, r2
 8004218:	00db      	lsls	r3, r3, #3
 800421a:	1a9b      	subs	r3, r3, r2
 800421c:	4403      	add	r3, r0
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	440b      	add	r3, r1
 8004222:	3304      	adds	r3, #4
 8004224:	4a6c      	ldr	r2, [pc, #432]	; (80043d8 <myTask+0x1c60>)
 8004226:	601a      	str	r2, [r3, #0]
					}
					state_home = display_setting;
 8004228:	4b65      	ldr	r3, [pc, #404]	; (80043c0 <myTask+0x1c48>)
 800422a:	2207      	movs	r2, #7
 800422c:	701a      	strb	r2, [r3, #0]
					last_state = r_gain;
 800422e:	4b65      	ldr	r3, [pc, #404]	; (80043c4 <myTask+0x1c4c>)
 8004230:	220a      	movs	r2, #10
 8004232:	701a      	strb	r2, [r3, #0]
				}
				if(switchUp()){
 8004234:	f003 fb46 	bl	80078c4 <switchUp>
 8004238:	4603      	mov	r3, r0
 800423a:	2b00      	cmp	r3, #0
 800423c:	d01c      	beq.n	8004278 <myTask+0x1b00>
					band_selected = 1;
 800423e:	4b59      	ldr	r3, [pc, #356]	; (80043a4 <myTask+0x1c2c>)
 8004240:	2201      	movs	r2, #1
 8004242:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004244:	4b58      	ldr	r3, [pc, #352]	; (80043a8 <myTask+0x1c30>)
 8004246:	2200      	movs	r2, #0
 8004248:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 800424a:	4b58      	ldr	r3, [pc, #352]	; (80043ac <myTask+0x1c34>)
 800424c:	2200      	movs	r2, #0
 800424e:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8004250:	4b57      	ldr	r3, [pc, #348]	; (80043b0 <myTask+0x1c38>)
 8004252:	2200      	movs	r2, #0
 8004254:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8004256:	4b57      	ldr	r3, [pc, #348]	; (80043b4 <myTask+0x1c3c>)
 8004258:	2200      	movs	r2, #0
 800425a:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 800425c:	4b56      	ldr	r3, [pc, #344]	; (80043b8 <myTask+0x1c40>)
 800425e:	2200      	movs	r2, #0
 8004260:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8004262:	4b56      	ldr	r3, [pc, #344]	; (80043bc <myTask+0x1c44>)
 8004264:	2200      	movs	r2, #0
 8004266:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 8004268:	4b55      	ldr	r3, [pc, #340]	; (80043c0 <myTask+0x1c48>)
 800426a:	2206      	movs	r2, #6
 800426c:	701a      	strb	r2, [r3, #0]
					last_state = band;
 800426e:	4b55      	ldr	r3, [pc, #340]	; (80043c4 <myTask+0x1c4c>)
 8004270:	2208      	movs	r2, #8
 8004272:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;

					state_home = save2;
					last_state = l_gain;
				}
				break;
 8004274:	f000 bf9e 	b.w	80051b4 <myTask+0x2a3c>
				else if(switchDown()){
 8004278:	f003 faa0 	bl	80077bc <switchDown>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d01c      	beq.n	80042bc <myTask+0x1b44>
					band_selected = 0;
 8004282:	4b48      	ldr	r3, [pc, #288]	; (80043a4 <myTask+0x1c2c>)
 8004284:	2200      	movs	r2, #0
 8004286:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004288:	4b47      	ldr	r3, [pc, #284]	; (80043a8 <myTask+0x1c30>)
 800428a:	2200      	movs	r2, #0
 800428c:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 800428e:	4b47      	ldr	r3, [pc, #284]	; (80043ac <myTask+0x1c34>)
 8004290:	2200      	movs	r2, #0
 8004292:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8004294:	4b46      	ldr	r3, [pc, #280]	; (80043b0 <myTask+0x1c38>)
 8004296:	2200      	movs	r2, #0
 8004298:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 1;
 800429a:	4b46      	ldr	r3, [pc, #280]	; (80043b4 <myTask+0x1c3c>)
 800429c:	2201      	movs	r2, #1
 800429e:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 80042a0:	4b45      	ldr	r3, [pc, #276]	; (80043b8 <myTask+0x1c40>)
 80042a2:	2200      	movs	r2, #0
 80042a4:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 80042a6:	4b45      	ldr	r3, [pc, #276]	; (80043bc <myTask+0x1c44>)
 80042a8:	2200      	movs	r2, #0
 80042aa:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 80042ac:	4b44      	ldr	r3, [pc, #272]	; (80043c0 <myTask+0x1c48>)
 80042ae:	2206      	movs	r2, #6
 80042b0:	701a      	strb	r2, [r3, #0]
					last_state = r_fc;
 80042b2:	4b44      	ldr	r3, [pc, #272]	; (80043c4 <myTask+0x1c4c>)
 80042b4:	220c      	movs	r2, #12
 80042b6:	701a      	strb	r2, [r3, #0]
				break;
 80042b8:	f000 bf7c 	b.w	80051b4 <myTask+0x2a3c>
				else if(switchLeft() || switchRight()){
 80042bc:	f003 faaa 	bl	8007814 <switchLeft>
 80042c0:	4603      	mov	r3, r0
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d105      	bne.n	80042d2 <myTask+0x1b5a>
 80042c6:	f003 fad1 	bl	800786c <switchRight>
 80042ca:	4603      	mov	r3, r0
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	f000 8771 	beq.w	80051b4 <myTask+0x2a3c>
					band_selected = 0;
 80042d2:	4b34      	ldr	r3, [pc, #208]	; (80043a4 <myTask+0x1c2c>)
 80042d4:	2200      	movs	r2, #0
 80042d6:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 1;
 80042d8:	4b33      	ldr	r3, [pc, #204]	; (80043a8 <myTask+0x1c30>)
 80042da:	2201      	movs	r2, #1
 80042dc:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 80042de:	4b33      	ldr	r3, [pc, #204]	; (80043ac <myTask+0x1c34>)
 80042e0:	2200      	movs	r2, #0
 80042e2:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 80042e4:	4b32      	ldr	r3, [pc, #200]	; (80043b0 <myTask+0x1c38>)
 80042e6:	2200      	movs	r2, #0
 80042e8:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 80042ea:	4b32      	ldr	r3, [pc, #200]	; (80043b4 <myTask+0x1c3c>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 80042f0:	4b31      	ldr	r3, [pc, #196]	; (80043b8 <myTask+0x1c40>)
 80042f2:	2200      	movs	r2, #0
 80042f4:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 80042f6:	4b31      	ldr	r3, [pc, #196]	; (80043bc <myTask+0x1c44>)
 80042f8:	2200      	movs	r2, #0
 80042fa:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 80042fc:	4b30      	ldr	r3, [pc, #192]	; (80043c0 <myTask+0x1c48>)
 80042fe:	2206      	movs	r2, #6
 8004300:	701a      	strb	r2, [r3, #0]
					last_state = l_gain;
 8004302:	4b30      	ldr	r3, [pc, #192]	; (80043c4 <myTask+0x1c4c>)
 8004304:	2209      	movs	r2, #9
 8004306:	701a      	strb	r2, [r3, #0]
				break;
 8004308:	f000 bf54 	b.w	80051b4 <myTask+0x2a3c>

			case l_fc:
				if(encoderCW()){
 800430c:	f003 f9ee 	bl	80076ec <encoderCW>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	f000 8107 	beq.w	8004526 <myTask+0x1dae>
					if(myPreset[EQ_preset].fc_L[EQ_band] >= 1000){
 8004318:	4b2b      	ldr	r3, [pc, #172]	; (80043c8 <myTask+0x1c50>)
 800431a:	f993 3000 	ldrsb.w	r3, [r3]
 800431e:	461a      	mov	r2, r3
 8004320:	4b2a      	ldr	r3, [pc, #168]	; (80043cc <myTask+0x1c54>)
 8004322:	f993 3000 	ldrsb.w	r3, [r3]
 8004326:	4618      	mov	r0, r3
 8004328:	4929      	ldr	r1, [pc, #164]	; (80043d0 <myTask+0x1c58>)
 800432a:	4613      	mov	r3, r2
 800432c:	005b      	lsls	r3, r3, #1
 800432e:	4413      	add	r3, r2
 8004330:	00db      	lsls	r3, r3, #3
 8004332:	1a9b      	subs	r3, r3, r2
 8004334:	4403      	add	r3, r0
 8004336:	3310      	adds	r3, #16
 8004338:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800433c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004340:	d34e      	bcc.n	80043e0 <myTask+0x1c68>
						myPreset[EQ_preset].fc_L[EQ_band] += 100.0000000f;
 8004342:	4b21      	ldr	r3, [pc, #132]	; (80043c8 <myTask+0x1c50>)
 8004344:	f993 3000 	ldrsb.w	r3, [r3]
 8004348:	461a      	mov	r2, r3
 800434a:	4b20      	ldr	r3, [pc, #128]	; (80043cc <myTask+0x1c54>)
 800434c:	f993 3000 	ldrsb.w	r3, [r3]
 8004350:	4618      	mov	r0, r3
 8004352:	491f      	ldr	r1, [pc, #124]	; (80043d0 <myTask+0x1c58>)
 8004354:	4613      	mov	r3, r2
 8004356:	005b      	lsls	r3, r3, #1
 8004358:	4413      	add	r3, r2
 800435a:	00db      	lsls	r3, r3, #3
 800435c:	1a9b      	subs	r3, r3, r2
 800435e:	4403      	add	r3, r0
 8004360:	3310      	adds	r3, #16
 8004362:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004366:	ee07 3a90 	vmov	s15, r3
 800436a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800436e:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80043dc <myTask+0x1c64>
 8004372:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004376:	4b14      	ldr	r3, [pc, #80]	; (80043c8 <myTask+0x1c50>)
 8004378:	f993 3000 	ldrsb.w	r3, [r3]
 800437c:	461a      	mov	r2, r3
 800437e:	4b13      	ldr	r3, [pc, #76]	; (80043cc <myTask+0x1c54>)
 8004380:	f993 3000 	ldrsb.w	r3, [r3]
 8004384:	4618      	mov	r0, r3
 8004386:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800438a:	ee17 4a90 	vmov	r4, s15
 800438e:	4910      	ldr	r1, [pc, #64]	; (80043d0 <myTask+0x1c58>)
 8004390:	4613      	mov	r3, r2
 8004392:	005b      	lsls	r3, r3, #1
 8004394:	4413      	add	r3, r2
 8004396:	00db      	lsls	r3, r3, #3
 8004398:	1a9b      	subs	r3, r3, r2
 800439a:	4403      	add	r3, r0
 800439c:	3310      	adds	r3, #16
 800439e:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 80043a2:	e092      	b.n	80044ca <myTask+0x1d52>
 80043a4:	20000002 	.word	0x20000002
 80043a8:	2000021f 	.word	0x2000021f
 80043ac:	20000220 	.word	0x20000220
 80043b0:	20000221 	.word	0x20000221
 80043b4:	20000222 	.word	0x20000222
 80043b8:	20000223 	.word	0x20000223
 80043bc:	20000224 	.word	0x20000224
 80043c0:	2000064c 	.word	0x2000064c
 80043c4:	20000001 	.word	0x20000001
 80043c8:	200006b2 	.word	0x200006b2
 80043cc:	20000d04 	.word	0x20000d04
 80043d0:	200008dc 	.word	0x200008dc
 80043d4:	c1c00000 	.word	0xc1c00000
 80043d8:	41c00000 	.word	0x41c00000
 80043dc:	42c80000 	.word	0x42c80000
					}
					else if(myPreset[EQ_preset].fc_L[EQ_band] >= 100){
 80043e0:	4b99      	ldr	r3, [pc, #612]	; (8004648 <myTask+0x1ed0>)
 80043e2:	f993 3000 	ldrsb.w	r3, [r3]
 80043e6:	461a      	mov	r2, r3
 80043e8:	4b98      	ldr	r3, [pc, #608]	; (800464c <myTask+0x1ed4>)
 80043ea:	f993 3000 	ldrsb.w	r3, [r3]
 80043ee:	4618      	mov	r0, r3
 80043f0:	4997      	ldr	r1, [pc, #604]	; (8004650 <myTask+0x1ed8>)
 80043f2:	4613      	mov	r3, r2
 80043f4:	005b      	lsls	r3, r3, #1
 80043f6:	4413      	add	r3, r2
 80043f8:	00db      	lsls	r3, r3, #3
 80043fa:	1a9b      	subs	r3, r3, r2
 80043fc:	4403      	add	r3, r0
 80043fe:	3310      	adds	r3, #16
 8004400:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004404:	2b63      	cmp	r3, #99	; 0x63
 8004406:	d930      	bls.n	800446a <myTask+0x1cf2>
						myPreset[EQ_preset].fc_L[EQ_band] += 10.0000000f;
 8004408:	4b8f      	ldr	r3, [pc, #572]	; (8004648 <myTask+0x1ed0>)
 800440a:	f993 3000 	ldrsb.w	r3, [r3]
 800440e:	461a      	mov	r2, r3
 8004410:	4b8e      	ldr	r3, [pc, #568]	; (800464c <myTask+0x1ed4>)
 8004412:	f993 3000 	ldrsb.w	r3, [r3]
 8004416:	4618      	mov	r0, r3
 8004418:	498d      	ldr	r1, [pc, #564]	; (8004650 <myTask+0x1ed8>)
 800441a:	4613      	mov	r3, r2
 800441c:	005b      	lsls	r3, r3, #1
 800441e:	4413      	add	r3, r2
 8004420:	00db      	lsls	r3, r3, #3
 8004422:	1a9b      	subs	r3, r3, r2
 8004424:	4403      	add	r3, r0
 8004426:	3310      	adds	r3, #16
 8004428:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800442c:	ee07 3a90 	vmov	s15, r3
 8004430:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004434:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004438:	ee77 7a87 	vadd.f32	s15, s15, s14
 800443c:	4b82      	ldr	r3, [pc, #520]	; (8004648 <myTask+0x1ed0>)
 800443e:	f993 3000 	ldrsb.w	r3, [r3]
 8004442:	461a      	mov	r2, r3
 8004444:	4b81      	ldr	r3, [pc, #516]	; (800464c <myTask+0x1ed4>)
 8004446:	f993 3000 	ldrsb.w	r3, [r3]
 800444a:	4618      	mov	r0, r3
 800444c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004450:	ee17 4a90 	vmov	r4, s15
 8004454:	497e      	ldr	r1, [pc, #504]	; (8004650 <myTask+0x1ed8>)
 8004456:	4613      	mov	r3, r2
 8004458:	005b      	lsls	r3, r3, #1
 800445a:	4413      	add	r3, r2
 800445c:	00db      	lsls	r3, r3, #3
 800445e:	1a9b      	subs	r3, r3, r2
 8004460:	4403      	add	r3, r0
 8004462:	3310      	adds	r3, #16
 8004464:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 8004468:	e02f      	b.n	80044ca <myTask+0x1d52>
					}
					else{
						myPreset[EQ_preset].fc_L[EQ_band] += 1.0000000f;
 800446a:	4b77      	ldr	r3, [pc, #476]	; (8004648 <myTask+0x1ed0>)
 800446c:	f993 3000 	ldrsb.w	r3, [r3]
 8004470:	461a      	mov	r2, r3
 8004472:	4b76      	ldr	r3, [pc, #472]	; (800464c <myTask+0x1ed4>)
 8004474:	f993 3000 	ldrsb.w	r3, [r3]
 8004478:	4618      	mov	r0, r3
 800447a:	4975      	ldr	r1, [pc, #468]	; (8004650 <myTask+0x1ed8>)
 800447c:	4613      	mov	r3, r2
 800447e:	005b      	lsls	r3, r3, #1
 8004480:	4413      	add	r3, r2
 8004482:	00db      	lsls	r3, r3, #3
 8004484:	1a9b      	subs	r3, r3, r2
 8004486:	4403      	add	r3, r0
 8004488:	3310      	adds	r3, #16
 800448a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800448e:	ee07 3a90 	vmov	s15, r3
 8004492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004496:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800449a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800449e:	4b6a      	ldr	r3, [pc, #424]	; (8004648 <myTask+0x1ed0>)
 80044a0:	f993 3000 	ldrsb.w	r3, [r3]
 80044a4:	461a      	mov	r2, r3
 80044a6:	4b69      	ldr	r3, [pc, #420]	; (800464c <myTask+0x1ed4>)
 80044a8:	f993 3000 	ldrsb.w	r3, [r3]
 80044ac:	4618      	mov	r0, r3
 80044ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044b2:	ee17 4a90 	vmov	r4, s15
 80044b6:	4966      	ldr	r1, [pc, #408]	; (8004650 <myTask+0x1ed8>)
 80044b8:	4613      	mov	r3, r2
 80044ba:	005b      	lsls	r3, r3, #1
 80044bc:	4413      	add	r3, r2
 80044be:	00db      	lsls	r3, r3, #3
 80044c0:	1a9b      	subs	r3, r3, r2
 80044c2:	4403      	add	r3, r0
 80044c4:	3310      	adds	r3, #16
 80044c6:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
					}

					if(myPreset[EQ_preset].fc_L[EQ_band] > 16000){
 80044ca:	4b5f      	ldr	r3, [pc, #380]	; (8004648 <myTask+0x1ed0>)
 80044cc:	f993 3000 	ldrsb.w	r3, [r3]
 80044d0:	461a      	mov	r2, r3
 80044d2:	4b5e      	ldr	r3, [pc, #376]	; (800464c <myTask+0x1ed4>)
 80044d4:	f993 3000 	ldrsb.w	r3, [r3]
 80044d8:	4618      	mov	r0, r3
 80044da:	495d      	ldr	r1, [pc, #372]	; (8004650 <myTask+0x1ed8>)
 80044dc:	4613      	mov	r3, r2
 80044de:	005b      	lsls	r3, r3, #1
 80044e0:	4413      	add	r3, r2
 80044e2:	00db      	lsls	r3, r3, #3
 80044e4:	1a9b      	subs	r3, r3, r2
 80044e6:	4403      	add	r3, r0
 80044e8:	3310      	adds	r3, #16
 80044ea:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80044ee:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80044f2:	d912      	bls.n	800451a <myTask+0x1da2>
						myPreset[EQ_preset].fc_L[EQ_band] = 50;
 80044f4:	4b54      	ldr	r3, [pc, #336]	; (8004648 <myTask+0x1ed0>)
 80044f6:	f993 3000 	ldrsb.w	r3, [r3]
 80044fa:	461a      	mov	r2, r3
 80044fc:	4b53      	ldr	r3, [pc, #332]	; (800464c <myTask+0x1ed4>)
 80044fe:	f993 3000 	ldrsb.w	r3, [r3]
 8004502:	4618      	mov	r0, r3
 8004504:	4952      	ldr	r1, [pc, #328]	; (8004650 <myTask+0x1ed8>)
 8004506:	4613      	mov	r3, r2
 8004508:	005b      	lsls	r3, r3, #1
 800450a:	4413      	add	r3, r2
 800450c:	00db      	lsls	r3, r3, #3
 800450e:	1a9b      	subs	r3, r3, r2
 8004510:	4403      	add	r3, r0
 8004512:	3310      	adds	r3, #16
 8004514:	2232      	movs	r2, #50	; 0x32
 8004516:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					}

					state_home = display_setting;
 800451a:	4b4e      	ldr	r3, [pc, #312]	; (8004654 <myTask+0x1edc>)
 800451c:	2207      	movs	r2, #7
 800451e:	701a      	strb	r2, [r3, #0]
					last_state = l_fc;
 8004520:	4b4d      	ldr	r3, [pc, #308]	; (8004658 <myTask+0x1ee0>)
 8004522:	220b      	movs	r2, #11
 8004524:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 8004526:	f003 f915 	bl	8007754 <encoderCCW>
 800452a:	4603      	mov	r3, r0
 800452c:	2b00      	cmp	r3, #0
 800452e:	f000 80f5 	beq.w	800471c <myTask+0x1fa4>
					if(myPreset[EQ_preset].fc_L[EQ_band] >= 1000){
 8004532:	4b45      	ldr	r3, [pc, #276]	; (8004648 <myTask+0x1ed0>)
 8004534:	f993 3000 	ldrsb.w	r3, [r3]
 8004538:	461a      	mov	r2, r3
 800453a:	4b44      	ldr	r3, [pc, #272]	; (800464c <myTask+0x1ed4>)
 800453c:	f993 3000 	ldrsb.w	r3, [r3]
 8004540:	4618      	mov	r0, r3
 8004542:	4943      	ldr	r1, [pc, #268]	; (8004650 <myTask+0x1ed8>)
 8004544:	4613      	mov	r3, r2
 8004546:	005b      	lsls	r3, r3, #1
 8004548:	4413      	add	r3, r2
 800454a:	00db      	lsls	r3, r3, #3
 800454c:	1a9b      	subs	r3, r3, r2
 800454e:	4403      	add	r3, r0
 8004550:	3310      	adds	r3, #16
 8004552:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004556:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800455a:	d330      	bcc.n	80045be <myTask+0x1e46>
						myPreset[EQ_preset].fc_L[EQ_band] -= 100.0000000f;
 800455c:	4b3a      	ldr	r3, [pc, #232]	; (8004648 <myTask+0x1ed0>)
 800455e:	f993 3000 	ldrsb.w	r3, [r3]
 8004562:	461a      	mov	r2, r3
 8004564:	4b39      	ldr	r3, [pc, #228]	; (800464c <myTask+0x1ed4>)
 8004566:	f993 3000 	ldrsb.w	r3, [r3]
 800456a:	4618      	mov	r0, r3
 800456c:	4938      	ldr	r1, [pc, #224]	; (8004650 <myTask+0x1ed8>)
 800456e:	4613      	mov	r3, r2
 8004570:	005b      	lsls	r3, r3, #1
 8004572:	4413      	add	r3, r2
 8004574:	00db      	lsls	r3, r3, #3
 8004576:	1a9b      	subs	r3, r3, r2
 8004578:	4403      	add	r3, r0
 800457a:	3310      	adds	r3, #16
 800457c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004580:	ee07 3a90 	vmov	s15, r3
 8004584:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004588:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800465c <myTask+0x1ee4>
 800458c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004590:	4b2d      	ldr	r3, [pc, #180]	; (8004648 <myTask+0x1ed0>)
 8004592:	f993 3000 	ldrsb.w	r3, [r3]
 8004596:	461a      	mov	r2, r3
 8004598:	4b2c      	ldr	r3, [pc, #176]	; (800464c <myTask+0x1ed4>)
 800459a:	f993 3000 	ldrsb.w	r3, [r3]
 800459e:	4618      	mov	r0, r3
 80045a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80045a4:	ee17 4a90 	vmov	r4, s15
 80045a8:	4929      	ldr	r1, [pc, #164]	; (8004650 <myTask+0x1ed8>)
 80045aa:	4613      	mov	r3, r2
 80045ac:	005b      	lsls	r3, r3, #1
 80045ae:	4413      	add	r3, r2
 80045b0:	00db      	lsls	r3, r3, #3
 80045b2:	1a9b      	subs	r3, r3, r2
 80045b4:	4403      	add	r3, r0
 80045b6:	3310      	adds	r3, #16
 80045b8:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 80045bc:	e080      	b.n	80046c0 <myTask+0x1f48>
					}
					else if(myPreset[EQ_preset].fc_L[EQ_band] >= 100){
 80045be:	4b22      	ldr	r3, [pc, #136]	; (8004648 <myTask+0x1ed0>)
 80045c0:	f993 3000 	ldrsb.w	r3, [r3]
 80045c4:	461a      	mov	r2, r3
 80045c6:	4b21      	ldr	r3, [pc, #132]	; (800464c <myTask+0x1ed4>)
 80045c8:	f993 3000 	ldrsb.w	r3, [r3]
 80045cc:	4618      	mov	r0, r3
 80045ce:	4920      	ldr	r1, [pc, #128]	; (8004650 <myTask+0x1ed8>)
 80045d0:	4613      	mov	r3, r2
 80045d2:	005b      	lsls	r3, r3, #1
 80045d4:	4413      	add	r3, r2
 80045d6:	00db      	lsls	r3, r3, #3
 80045d8:	1a9b      	subs	r3, r3, r2
 80045da:	4403      	add	r3, r0
 80045dc:	3310      	adds	r3, #16
 80045de:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80045e2:	2b63      	cmp	r3, #99	; 0x63
 80045e4:	d93c      	bls.n	8004660 <myTask+0x1ee8>
						myPreset[EQ_preset].fc_L[EQ_band] -= 10.0000000f;
 80045e6:	4b18      	ldr	r3, [pc, #96]	; (8004648 <myTask+0x1ed0>)
 80045e8:	f993 3000 	ldrsb.w	r3, [r3]
 80045ec:	461a      	mov	r2, r3
 80045ee:	4b17      	ldr	r3, [pc, #92]	; (800464c <myTask+0x1ed4>)
 80045f0:	f993 3000 	ldrsb.w	r3, [r3]
 80045f4:	4618      	mov	r0, r3
 80045f6:	4916      	ldr	r1, [pc, #88]	; (8004650 <myTask+0x1ed8>)
 80045f8:	4613      	mov	r3, r2
 80045fa:	005b      	lsls	r3, r3, #1
 80045fc:	4413      	add	r3, r2
 80045fe:	00db      	lsls	r3, r3, #3
 8004600:	1a9b      	subs	r3, r3, r2
 8004602:	4403      	add	r3, r0
 8004604:	3310      	adds	r3, #16
 8004606:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800460a:	ee07 3a90 	vmov	s15, r3
 800460e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004612:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004616:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800461a:	4b0b      	ldr	r3, [pc, #44]	; (8004648 <myTask+0x1ed0>)
 800461c:	f993 3000 	ldrsb.w	r3, [r3]
 8004620:	461a      	mov	r2, r3
 8004622:	4b0a      	ldr	r3, [pc, #40]	; (800464c <myTask+0x1ed4>)
 8004624:	f993 3000 	ldrsb.w	r3, [r3]
 8004628:	4618      	mov	r0, r3
 800462a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800462e:	ee17 4a90 	vmov	r4, s15
 8004632:	4907      	ldr	r1, [pc, #28]	; (8004650 <myTask+0x1ed8>)
 8004634:	4613      	mov	r3, r2
 8004636:	005b      	lsls	r3, r3, #1
 8004638:	4413      	add	r3, r2
 800463a:	00db      	lsls	r3, r3, #3
 800463c:	1a9b      	subs	r3, r3, r2
 800463e:	4403      	add	r3, r0
 8004640:	3310      	adds	r3, #16
 8004642:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 8004646:	e03b      	b.n	80046c0 <myTask+0x1f48>
 8004648:	200006b2 	.word	0x200006b2
 800464c:	20000d04 	.word	0x20000d04
 8004650:	200008dc 	.word	0x200008dc
 8004654:	2000064c 	.word	0x2000064c
 8004658:	20000001 	.word	0x20000001
 800465c:	42c80000 	.word	0x42c80000
					}
					else{
						myPreset[EQ_preset].fc_L[EQ_band] -= 1.0000000f;
 8004660:	4bb8      	ldr	r3, [pc, #736]	; (8004944 <myTask+0x21cc>)
 8004662:	f993 3000 	ldrsb.w	r3, [r3]
 8004666:	461a      	mov	r2, r3
 8004668:	4bb7      	ldr	r3, [pc, #732]	; (8004948 <myTask+0x21d0>)
 800466a:	f993 3000 	ldrsb.w	r3, [r3]
 800466e:	4618      	mov	r0, r3
 8004670:	49b6      	ldr	r1, [pc, #728]	; (800494c <myTask+0x21d4>)
 8004672:	4613      	mov	r3, r2
 8004674:	005b      	lsls	r3, r3, #1
 8004676:	4413      	add	r3, r2
 8004678:	00db      	lsls	r3, r3, #3
 800467a:	1a9b      	subs	r3, r3, r2
 800467c:	4403      	add	r3, r0
 800467e:	3310      	adds	r3, #16
 8004680:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004684:	ee07 3a90 	vmov	s15, r3
 8004688:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800468c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004690:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004694:	4bab      	ldr	r3, [pc, #684]	; (8004944 <myTask+0x21cc>)
 8004696:	f993 3000 	ldrsb.w	r3, [r3]
 800469a:	461a      	mov	r2, r3
 800469c:	4baa      	ldr	r3, [pc, #680]	; (8004948 <myTask+0x21d0>)
 800469e:	f993 3000 	ldrsb.w	r3, [r3]
 80046a2:	4618      	mov	r0, r3
 80046a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046a8:	ee17 4a90 	vmov	r4, s15
 80046ac:	49a7      	ldr	r1, [pc, #668]	; (800494c <myTask+0x21d4>)
 80046ae:	4613      	mov	r3, r2
 80046b0:	005b      	lsls	r3, r3, #1
 80046b2:	4413      	add	r3, r2
 80046b4:	00db      	lsls	r3, r3, #3
 80046b6:	1a9b      	subs	r3, r3, r2
 80046b8:	4403      	add	r3, r0
 80046ba:	3310      	adds	r3, #16
 80046bc:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
					}

					if(myPreset[EQ_preset].fc_L[EQ_band] < 50){
 80046c0:	4ba0      	ldr	r3, [pc, #640]	; (8004944 <myTask+0x21cc>)
 80046c2:	f993 3000 	ldrsb.w	r3, [r3]
 80046c6:	461a      	mov	r2, r3
 80046c8:	4b9f      	ldr	r3, [pc, #636]	; (8004948 <myTask+0x21d0>)
 80046ca:	f993 3000 	ldrsb.w	r3, [r3]
 80046ce:	4618      	mov	r0, r3
 80046d0:	499e      	ldr	r1, [pc, #632]	; (800494c <myTask+0x21d4>)
 80046d2:	4613      	mov	r3, r2
 80046d4:	005b      	lsls	r3, r3, #1
 80046d6:	4413      	add	r3, r2
 80046d8:	00db      	lsls	r3, r3, #3
 80046da:	1a9b      	subs	r3, r3, r2
 80046dc:	4403      	add	r3, r0
 80046de:	3310      	adds	r3, #16
 80046e0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80046e4:	2b31      	cmp	r3, #49	; 0x31
 80046e6:	d813      	bhi.n	8004710 <myTask+0x1f98>
						myPreset[EQ_preset].fc_L[EQ_band] = 16000;
 80046e8:	4b96      	ldr	r3, [pc, #600]	; (8004944 <myTask+0x21cc>)
 80046ea:	f993 3000 	ldrsb.w	r3, [r3]
 80046ee:	461a      	mov	r2, r3
 80046f0:	4b95      	ldr	r3, [pc, #596]	; (8004948 <myTask+0x21d0>)
 80046f2:	f993 3000 	ldrsb.w	r3, [r3]
 80046f6:	4618      	mov	r0, r3
 80046f8:	4994      	ldr	r1, [pc, #592]	; (800494c <myTask+0x21d4>)
 80046fa:	4613      	mov	r3, r2
 80046fc:	005b      	lsls	r3, r3, #1
 80046fe:	4413      	add	r3, r2
 8004700:	00db      	lsls	r3, r3, #3
 8004702:	1a9b      	subs	r3, r3, r2
 8004704:	4403      	add	r3, r0
 8004706:	3310      	adds	r3, #16
 8004708:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 800470c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					}
					state_home = display_setting;
 8004710:	4b8f      	ldr	r3, [pc, #572]	; (8004950 <myTask+0x21d8>)
 8004712:	2207      	movs	r2, #7
 8004714:	701a      	strb	r2, [r3, #0]
					last_state = l_fc;
 8004716:	4b8f      	ldr	r3, [pc, #572]	; (8004954 <myTask+0x21dc>)
 8004718:	220b      	movs	r2, #11
 800471a:	701a      	strb	r2, [r3, #0]
				}
				if(switchUp()){
 800471c:	f003 f8d2 	bl	80078c4 <switchUp>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d01c      	beq.n	8004760 <myTask+0x1fe8>
					band_selected = 0;
 8004726:	4b8c      	ldr	r3, [pc, #560]	; (8004958 <myTask+0x21e0>)
 8004728:	2200      	movs	r2, #0
 800472a:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 1;
 800472c:	4b8b      	ldr	r3, [pc, #556]	; (800495c <myTask+0x21e4>)
 800472e:	2201      	movs	r2, #1
 8004730:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004732:	4b8b      	ldr	r3, [pc, #556]	; (8004960 <myTask+0x21e8>)
 8004734:	2200      	movs	r2, #0
 8004736:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8004738:	4b8a      	ldr	r3, [pc, #552]	; (8004964 <myTask+0x21ec>)
 800473a:	2200      	movs	r2, #0
 800473c:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 800473e:	4b8a      	ldr	r3, [pc, #552]	; (8004968 <myTask+0x21f0>)
 8004740:	2200      	movs	r2, #0
 8004742:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004744:	4b89      	ldr	r3, [pc, #548]	; (800496c <myTask+0x21f4>)
 8004746:	2200      	movs	r2, #0
 8004748:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 800474a:	4b89      	ldr	r3, [pc, #548]	; (8004970 <myTask+0x21f8>)
 800474c:	2200      	movs	r2, #0
 800474e:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 8004750:	4b7f      	ldr	r3, [pc, #508]	; (8004950 <myTask+0x21d8>)
 8004752:	2206      	movs	r2, #6
 8004754:	701a      	strb	r2, [r3, #0]
					last_state = l_gain;
 8004756:	4b7f      	ldr	r3, [pc, #508]	; (8004954 <myTask+0x21dc>)
 8004758:	2209      	movs	r2, #9
 800475a:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;

					state_home = save2;
					last_state = r_fc;
				}
				break;
 800475c:	f000 bd2c 	b.w	80051b8 <myTask+0x2a40>
				else if(switchDown()){
 8004760:	f003 f82c 	bl	80077bc <switchDown>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d043      	beq.n	80047f2 <myTask+0x207a>
					if((EQ_band > 0) && (EQ_band <4)){
 800476a:	4b77      	ldr	r3, [pc, #476]	; (8004948 <myTask+0x21d0>)
 800476c:	f993 3000 	ldrsb.w	r3, [r3]
 8004770:	2b00      	cmp	r3, #0
 8004772:	dd21      	ble.n	80047b8 <myTask+0x2040>
 8004774:	4b74      	ldr	r3, [pc, #464]	; (8004948 <myTask+0x21d0>)
 8004776:	f993 3000 	ldrsb.w	r3, [r3]
 800477a:	2b03      	cmp	r3, #3
 800477c:	dc1c      	bgt.n	80047b8 <myTask+0x2040>
						band_selected = 0;
 800477e:	4b76      	ldr	r3, [pc, #472]	; (8004958 <myTask+0x21e0>)
 8004780:	2200      	movs	r2, #0
 8004782:	701a      	strb	r2, [r3, #0]
						l_gain_selected = 0;
 8004784:	4b75      	ldr	r3, [pc, #468]	; (800495c <myTask+0x21e4>)
 8004786:	2200      	movs	r2, #0
 8004788:	701a      	strb	r2, [r3, #0]
						r_gain_selected = 0;
 800478a:	4b75      	ldr	r3, [pc, #468]	; (8004960 <myTask+0x21e8>)
 800478c:	2200      	movs	r2, #0
 800478e:	701a      	strb	r2, [r3, #0]
						l_fc_selected = 0;
 8004790:	4b74      	ldr	r3, [pc, #464]	; (8004964 <myTask+0x21ec>)
 8004792:	2200      	movs	r2, #0
 8004794:	701a      	strb	r2, [r3, #0]
						r_fc_selected = 0;
 8004796:	4b74      	ldr	r3, [pc, #464]	; (8004968 <myTask+0x21f0>)
 8004798:	2200      	movs	r2, #0
 800479a:	701a      	strb	r2, [r3, #0]
						l_bw_selected = 1;
 800479c:	4b73      	ldr	r3, [pc, #460]	; (800496c <myTask+0x21f4>)
 800479e:	2201      	movs	r2, #1
 80047a0:	701a      	strb	r2, [r3, #0]
						r_bw_selected = 0;
 80047a2:	4b73      	ldr	r3, [pc, #460]	; (8004970 <myTask+0x21f8>)
 80047a4:	2200      	movs	r2, #0
 80047a6:	701a      	strb	r2, [r3, #0]
						state_home = save2;
 80047a8:	4b69      	ldr	r3, [pc, #420]	; (8004950 <myTask+0x21d8>)
 80047aa:	2206      	movs	r2, #6
 80047ac:	701a      	strb	r2, [r3, #0]
						last_state = l_bw;
 80047ae:	4b69      	ldr	r3, [pc, #420]	; (8004954 <myTask+0x21dc>)
 80047b0:	220d      	movs	r2, #13
 80047b2:	701a      	strb	r2, [r3, #0]
				break;
 80047b4:	f000 bd00 	b.w	80051b8 <myTask+0x2a40>
						band_selected = 1;
 80047b8:	4b67      	ldr	r3, [pc, #412]	; (8004958 <myTask+0x21e0>)
 80047ba:	2201      	movs	r2, #1
 80047bc:	701a      	strb	r2, [r3, #0]
						l_gain_selected = 0;
 80047be:	4b67      	ldr	r3, [pc, #412]	; (800495c <myTask+0x21e4>)
 80047c0:	2200      	movs	r2, #0
 80047c2:	701a      	strb	r2, [r3, #0]
						r_gain_selected = 0;
 80047c4:	4b66      	ldr	r3, [pc, #408]	; (8004960 <myTask+0x21e8>)
 80047c6:	2200      	movs	r2, #0
 80047c8:	701a      	strb	r2, [r3, #0]
						l_fc_selected = 0;
 80047ca:	4b66      	ldr	r3, [pc, #408]	; (8004964 <myTask+0x21ec>)
 80047cc:	2200      	movs	r2, #0
 80047ce:	701a      	strb	r2, [r3, #0]
						r_fc_selected = 0;
 80047d0:	4b65      	ldr	r3, [pc, #404]	; (8004968 <myTask+0x21f0>)
 80047d2:	2200      	movs	r2, #0
 80047d4:	701a      	strb	r2, [r3, #0]
						l_bw_selected = 0;
 80047d6:	4b65      	ldr	r3, [pc, #404]	; (800496c <myTask+0x21f4>)
 80047d8:	2200      	movs	r2, #0
 80047da:	701a      	strb	r2, [r3, #0]
						r_bw_selected = 0;
 80047dc:	4b64      	ldr	r3, [pc, #400]	; (8004970 <myTask+0x21f8>)
 80047de:	2200      	movs	r2, #0
 80047e0:	701a      	strb	r2, [r3, #0]
						state_home = save2;
 80047e2:	4b5b      	ldr	r3, [pc, #364]	; (8004950 <myTask+0x21d8>)
 80047e4:	2206      	movs	r2, #6
 80047e6:	701a      	strb	r2, [r3, #0]
						last_state = band;
 80047e8:	4b5a      	ldr	r3, [pc, #360]	; (8004954 <myTask+0x21dc>)
 80047ea:	2208      	movs	r2, #8
 80047ec:	701a      	strb	r2, [r3, #0]
				break;
 80047ee:	f000 bce3 	b.w	80051b8 <myTask+0x2a40>
				else if(switchLeft() || switchRight()){
 80047f2:	f003 f80f 	bl	8007814 <switchLeft>
 80047f6:	4603      	mov	r3, r0
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d105      	bne.n	8004808 <myTask+0x2090>
 80047fc:	f003 f836 	bl	800786c <switchRight>
 8004800:	4603      	mov	r3, r0
 8004802:	2b00      	cmp	r3, #0
 8004804:	f000 84d8 	beq.w	80051b8 <myTask+0x2a40>
					band_selected = 0;
 8004808:	4b53      	ldr	r3, [pc, #332]	; (8004958 <myTask+0x21e0>)
 800480a:	2200      	movs	r2, #0
 800480c:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 800480e:	4b53      	ldr	r3, [pc, #332]	; (800495c <myTask+0x21e4>)
 8004810:	2200      	movs	r2, #0
 8004812:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004814:	4b52      	ldr	r3, [pc, #328]	; (8004960 <myTask+0x21e8>)
 8004816:	2200      	movs	r2, #0
 8004818:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 800481a:	4b52      	ldr	r3, [pc, #328]	; (8004964 <myTask+0x21ec>)
 800481c:	2200      	movs	r2, #0
 800481e:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 1;
 8004820:	4b51      	ldr	r3, [pc, #324]	; (8004968 <myTask+0x21f0>)
 8004822:	2201      	movs	r2, #1
 8004824:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004826:	4b51      	ldr	r3, [pc, #324]	; (800496c <myTask+0x21f4>)
 8004828:	2200      	movs	r2, #0
 800482a:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 800482c:	4b50      	ldr	r3, [pc, #320]	; (8004970 <myTask+0x21f8>)
 800482e:	2200      	movs	r2, #0
 8004830:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8004832:	4b47      	ldr	r3, [pc, #284]	; (8004950 <myTask+0x21d8>)
 8004834:	2206      	movs	r2, #6
 8004836:	701a      	strb	r2, [r3, #0]
					last_state = r_fc;
 8004838:	4b46      	ldr	r3, [pc, #280]	; (8004954 <myTask+0x21dc>)
 800483a:	220c      	movs	r2, #12
 800483c:	701a      	strb	r2, [r3, #0]
				break;
 800483e:	f000 bcbb 	b.w	80051b8 <myTask+0x2a40>

			case r_fc:
				if(encoderCW()){
 8004842:	f002 ff53 	bl	80076ec <encoderCW>
 8004846:	4603      	mov	r3, r0
 8004848:	2b00      	cmp	r3, #0
 800484a:	f000 80e9 	beq.w	8004a20 <myTask+0x22a8>
					if(myPreset[EQ_preset].fc_R[EQ_band] >= 1000){
 800484e:	4b3d      	ldr	r3, [pc, #244]	; (8004944 <myTask+0x21cc>)
 8004850:	f993 3000 	ldrsb.w	r3, [r3]
 8004854:	461a      	mov	r2, r3
 8004856:	4b3c      	ldr	r3, [pc, #240]	; (8004948 <myTask+0x21d0>)
 8004858:	f993 3000 	ldrsb.w	r3, [r3]
 800485c:	4618      	mov	r0, r3
 800485e:	493b      	ldr	r1, [pc, #236]	; (800494c <myTask+0x21d4>)
 8004860:	4613      	mov	r3, r2
 8004862:	005b      	lsls	r3, r3, #1
 8004864:	4413      	add	r3, r2
 8004866:	00db      	lsls	r3, r3, #3
 8004868:	1a9b      	subs	r3, r3, r2
 800486a:	4403      	add	r3, r0
 800486c:	330a      	adds	r3, #10
 800486e:	009b      	lsls	r3, r3, #2
 8004870:	440b      	add	r3, r1
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004878:	d327      	bcc.n	80048ca <myTask+0x2152>
						myPreset[EQ_preset].fc_R[EQ_band] += 100;
 800487a:	4b32      	ldr	r3, [pc, #200]	; (8004944 <myTask+0x21cc>)
 800487c:	f993 3000 	ldrsb.w	r3, [r3]
 8004880:	461a      	mov	r2, r3
 8004882:	4b31      	ldr	r3, [pc, #196]	; (8004948 <myTask+0x21d0>)
 8004884:	f993 3000 	ldrsb.w	r3, [r3]
 8004888:	4618      	mov	r0, r3
 800488a:	4930      	ldr	r1, [pc, #192]	; (800494c <myTask+0x21d4>)
 800488c:	4613      	mov	r3, r2
 800488e:	005b      	lsls	r3, r3, #1
 8004890:	4413      	add	r3, r2
 8004892:	00db      	lsls	r3, r3, #3
 8004894:	1a9b      	subs	r3, r3, r2
 8004896:	4403      	add	r3, r0
 8004898:	330a      	adds	r3, #10
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	440b      	add	r3, r1
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	4a28      	ldr	r2, [pc, #160]	; (8004944 <myTask+0x21cc>)
 80048a2:	f992 2000 	ldrsb.w	r2, [r2]
 80048a6:	4928      	ldr	r1, [pc, #160]	; (8004948 <myTask+0x21d0>)
 80048a8:	f991 1000 	ldrsb.w	r1, [r1]
 80048ac:	460c      	mov	r4, r1
 80048ae:	f103 0164 	add.w	r1, r3, #100	; 0x64
 80048b2:	4826      	ldr	r0, [pc, #152]	; (800494c <myTask+0x21d4>)
 80048b4:	4613      	mov	r3, r2
 80048b6:	005b      	lsls	r3, r3, #1
 80048b8:	4413      	add	r3, r2
 80048ba:	00db      	lsls	r3, r3, #3
 80048bc:	1a9b      	subs	r3, r3, r2
 80048be:	4423      	add	r3, r4
 80048c0:	330a      	adds	r3, #10
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	4403      	add	r3, r0
 80048c6:	6059      	str	r1, [r3, #4]
 80048c8:	e07a      	b.n	80049c0 <myTask+0x2248>
					}
					else if(myPreset[EQ_preset].fc_R[EQ_band] >= 100){
 80048ca:	4b1e      	ldr	r3, [pc, #120]	; (8004944 <myTask+0x21cc>)
 80048cc:	f993 3000 	ldrsb.w	r3, [r3]
 80048d0:	461a      	mov	r2, r3
 80048d2:	4b1d      	ldr	r3, [pc, #116]	; (8004948 <myTask+0x21d0>)
 80048d4:	f993 3000 	ldrsb.w	r3, [r3]
 80048d8:	4618      	mov	r0, r3
 80048da:	491c      	ldr	r1, [pc, #112]	; (800494c <myTask+0x21d4>)
 80048dc:	4613      	mov	r3, r2
 80048de:	005b      	lsls	r3, r3, #1
 80048e0:	4413      	add	r3, r2
 80048e2:	00db      	lsls	r3, r3, #3
 80048e4:	1a9b      	subs	r3, r3, r2
 80048e6:	4403      	add	r3, r0
 80048e8:	330a      	adds	r3, #10
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	440b      	add	r3, r1
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	2b63      	cmp	r3, #99	; 0x63
 80048f2:	d93f      	bls.n	8004974 <myTask+0x21fc>
						myPreset[EQ_preset].fc_R[EQ_band] += 10;
 80048f4:	4b13      	ldr	r3, [pc, #76]	; (8004944 <myTask+0x21cc>)
 80048f6:	f993 3000 	ldrsb.w	r3, [r3]
 80048fa:	461a      	mov	r2, r3
 80048fc:	4b12      	ldr	r3, [pc, #72]	; (8004948 <myTask+0x21d0>)
 80048fe:	f993 3000 	ldrsb.w	r3, [r3]
 8004902:	4618      	mov	r0, r3
 8004904:	4911      	ldr	r1, [pc, #68]	; (800494c <myTask+0x21d4>)
 8004906:	4613      	mov	r3, r2
 8004908:	005b      	lsls	r3, r3, #1
 800490a:	4413      	add	r3, r2
 800490c:	00db      	lsls	r3, r3, #3
 800490e:	1a9b      	subs	r3, r3, r2
 8004910:	4403      	add	r3, r0
 8004912:	330a      	adds	r3, #10
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	440b      	add	r3, r1
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	4a0a      	ldr	r2, [pc, #40]	; (8004944 <myTask+0x21cc>)
 800491c:	f992 2000 	ldrsb.w	r2, [r2]
 8004920:	4909      	ldr	r1, [pc, #36]	; (8004948 <myTask+0x21d0>)
 8004922:	f991 1000 	ldrsb.w	r1, [r1]
 8004926:	460c      	mov	r4, r1
 8004928:	f103 010a 	add.w	r1, r3, #10
 800492c:	4807      	ldr	r0, [pc, #28]	; (800494c <myTask+0x21d4>)
 800492e:	4613      	mov	r3, r2
 8004930:	005b      	lsls	r3, r3, #1
 8004932:	4413      	add	r3, r2
 8004934:	00db      	lsls	r3, r3, #3
 8004936:	1a9b      	subs	r3, r3, r2
 8004938:	4423      	add	r3, r4
 800493a:	330a      	adds	r3, #10
 800493c:	009b      	lsls	r3, r3, #2
 800493e:	4403      	add	r3, r0
 8004940:	6059      	str	r1, [r3, #4]
 8004942:	e03d      	b.n	80049c0 <myTask+0x2248>
 8004944:	200006b2 	.word	0x200006b2
 8004948:	20000d04 	.word	0x20000d04
 800494c:	200008dc 	.word	0x200008dc
 8004950:	2000064c 	.word	0x2000064c
 8004954:	20000001 	.word	0x20000001
 8004958:	20000002 	.word	0x20000002
 800495c:	2000021f 	.word	0x2000021f
 8004960:	20000220 	.word	0x20000220
 8004964:	20000221 	.word	0x20000221
 8004968:	20000222 	.word	0x20000222
 800496c:	20000223 	.word	0x20000223
 8004970:	20000224 	.word	0x20000224
					}
					else{
						myPreset[EQ_preset].fc_R[EQ_band] += 1;
 8004974:	4bca      	ldr	r3, [pc, #808]	; (8004ca0 <myTask+0x2528>)
 8004976:	f993 3000 	ldrsb.w	r3, [r3]
 800497a:	461a      	mov	r2, r3
 800497c:	4bc9      	ldr	r3, [pc, #804]	; (8004ca4 <myTask+0x252c>)
 800497e:	f993 3000 	ldrsb.w	r3, [r3]
 8004982:	4618      	mov	r0, r3
 8004984:	49c8      	ldr	r1, [pc, #800]	; (8004ca8 <myTask+0x2530>)
 8004986:	4613      	mov	r3, r2
 8004988:	005b      	lsls	r3, r3, #1
 800498a:	4413      	add	r3, r2
 800498c:	00db      	lsls	r3, r3, #3
 800498e:	1a9b      	subs	r3, r3, r2
 8004990:	4403      	add	r3, r0
 8004992:	330a      	adds	r3, #10
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	440b      	add	r3, r1
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	4ac1      	ldr	r2, [pc, #772]	; (8004ca0 <myTask+0x2528>)
 800499c:	f992 2000 	ldrsb.w	r2, [r2]
 80049a0:	49c0      	ldr	r1, [pc, #768]	; (8004ca4 <myTask+0x252c>)
 80049a2:	f991 1000 	ldrsb.w	r1, [r1]
 80049a6:	460c      	mov	r4, r1
 80049a8:	1c59      	adds	r1, r3, #1
 80049aa:	48bf      	ldr	r0, [pc, #764]	; (8004ca8 <myTask+0x2530>)
 80049ac:	4613      	mov	r3, r2
 80049ae:	005b      	lsls	r3, r3, #1
 80049b0:	4413      	add	r3, r2
 80049b2:	00db      	lsls	r3, r3, #3
 80049b4:	1a9b      	subs	r3, r3, r2
 80049b6:	4423      	add	r3, r4
 80049b8:	330a      	adds	r3, #10
 80049ba:	009b      	lsls	r3, r3, #2
 80049bc:	4403      	add	r3, r0
 80049be:	6059      	str	r1, [r3, #4]
					}

					if(myPreset[EQ_preset].fc_R[EQ_band] > 16000){
 80049c0:	4bb7      	ldr	r3, [pc, #732]	; (8004ca0 <myTask+0x2528>)
 80049c2:	f993 3000 	ldrsb.w	r3, [r3]
 80049c6:	461a      	mov	r2, r3
 80049c8:	4bb6      	ldr	r3, [pc, #728]	; (8004ca4 <myTask+0x252c>)
 80049ca:	f993 3000 	ldrsb.w	r3, [r3]
 80049ce:	4618      	mov	r0, r3
 80049d0:	49b5      	ldr	r1, [pc, #724]	; (8004ca8 <myTask+0x2530>)
 80049d2:	4613      	mov	r3, r2
 80049d4:	005b      	lsls	r3, r3, #1
 80049d6:	4413      	add	r3, r2
 80049d8:	00db      	lsls	r3, r3, #3
 80049da:	1a9b      	subs	r3, r3, r2
 80049dc:	4403      	add	r3, r0
 80049de:	330a      	adds	r3, #10
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	440b      	add	r3, r1
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80049ea:	d913      	bls.n	8004a14 <myTask+0x229c>
						myPreset[EQ_preset].fc_R[EQ_band] = 50;
 80049ec:	4bac      	ldr	r3, [pc, #688]	; (8004ca0 <myTask+0x2528>)
 80049ee:	f993 3000 	ldrsb.w	r3, [r3]
 80049f2:	461a      	mov	r2, r3
 80049f4:	4bab      	ldr	r3, [pc, #684]	; (8004ca4 <myTask+0x252c>)
 80049f6:	f993 3000 	ldrsb.w	r3, [r3]
 80049fa:	4618      	mov	r0, r3
 80049fc:	49aa      	ldr	r1, [pc, #680]	; (8004ca8 <myTask+0x2530>)
 80049fe:	4613      	mov	r3, r2
 8004a00:	005b      	lsls	r3, r3, #1
 8004a02:	4413      	add	r3, r2
 8004a04:	00db      	lsls	r3, r3, #3
 8004a06:	1a9b      	subs	r3, r3, r2
 8004a08:	4403      	add	r3, r0
 8004a0a:	330a      	adds	r3, #10
 8004a0c:	009b      	lsls	r3, r3, #2
 8004a0e:	440b      	add	r3, r1
 8004a10:	2232      	movs	r2, #50	; 0x32
 8004a12:	605a      	str	r2, [r3, #4]
					}

					state_home = display_setting;
 8004a14:	4ba5      	ldr	r3, [pc, #660]	; (8004cac <myTask+0x2534>)
 8004a16:	2207      	movs	r2, #7
 8004a18:	701a      	strb	r2, [r3, #0]
					last_state = r_fc;
 8004a1a:	4ba5      	ldr	r3, [pc, #660]	; (8004cb0 <myTask+0x2538>)
 8004a1c:	220c      	movs	r2, #12
 8004a1e:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 8004a20:	f002 fe98 	bl	8007754 <encoderCCW>
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	f000 80d1 	beq.w	8004bce <myTask+0x2456>
					if(myPreset[EQ_preset].fc_R[EQ_band] >= 1000){
 8004a2c:	4b9c      	ldr	r3, [pc, #624]	; (8004ca0 <myTask+0x2528>)
 8004a2e:	f993 3000 	ldrsb.w	r3, [r3]
 8004a32:	461a      	mov	r2, r3
 8004a34:	4b9b      	ldr	r3, [pc, #620]	; (8004ca4 <myTask+0x252c>)
 8004a36:	f993 3000 	ldrsb.w	r3, [r3]
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	499a      	ldr	r1, [pc, #616]	; (8004ca8 <myTask+0x2530>)
 8004a3e:	4613      	mov	r3, r2
 8004a40:	005b      	lsls	r3, r3, #1
 8004a42:	4413      	add	r3, r2
 8004a44:	00db      	lsls	r3, r3, #3
 8004a46:	1a9b      	subs	r3, r3, r2
 8004a48:	4403      	add	r3, r0
 8004a4a:	330a      	adds	r3, #10
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	440b      	add	r3, r1
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a56:	d327      	bcc.n	8004aa8 <myTask+0x2330>
						myPreset[EQ_preset].fc_R[EQ_band] -= 100;
 8004a58:	4b91      	ldr	r3, [pc, #580]	; (8004ca0 <myTask+0x2528>)
 8004a5a:	f993 3000 	ldrsb.w	r3, [r3]
 8004a5e:	461a      	mov	r2, r3
 8004a60:	4b90      	ldr	r3, [pc, #576]	; (8004ca4 <myTask+0x252c>)
 8004a62:	f993 3000 	ldrsb.w	r3, [r3]
 8004a66:	4618      	mov	r0, r3
 8004a68:	498f      	ldr	r1, [pc, #572]	; (8004ca8 <myTask+0x2530>)
 8004a6a:	4613      	mov	r3, r2
 8004a6c:	005b      	lsls	r3, r3, #1
 8004a6e:	4413      	add	r3, r2
 8004a70:	00db      	lsls	r3, r3, #3
 8004a72:	1a9b      	subs	r3, r3, r2
 8004a74:	4403      	add	r3, r0
 8004a76:	330a      	adds	r3, #10
 8004a78:	009b      	lsls	r3, r3, #2
 8004a7a:	440b      	add	r3, r1
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	4a88      	ldr	r2, [pc, #544]	; (8004ca0 <myTask+0x2528>)
 8004a80:	f992 2000 	ldrsb.w	r2, [r2]
 8004a84:	4987      	ldr	r1, [pc, #540]	; (8004ca4 <myTask+0x252c>)
 8004a86:	f991 1000 	ldrsb.w	r1, [r1]
 8004a8a:	460c      	mov	r4, r1
 8004a8c:	f1a3 0164 	sub.w	r1, r3, #100	; 0x64
 8004a90:	4885      	ldr	r0, [pc, #532]	; (8004ca8 <myTask+0x2530>)
 8004a92:	4613      	mov	r3, r2
 8004a94:	005b      	lsls	r3, r3, #1
 8004a96:	4413      	add	r3, r2
 8004a98:	00db      	lsls	r3, r3, #3
 8004a9a:	1a9b      	subs	r3, r3, r2
 8004a9c:	4423      	add	r3, r4
 8004a9e:	330a      	adds	r3, #10
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	4403      	add	r3, r0
 8004aa4:	6059      	str	r1, [r3, #4]
 8004aa6:	e062      	b.n	8004b6e <myTask+0x23f6>
					}
					else if(myPreset[EQ_preset].fc_R[EQ_band] >= 100){
 8004aa8:	4b7d      	ldr	r3, [pc, #500]	; (8004ca0 <myTask+0x2528>)
 8004aaa:	f993 3000 	ldrsb.w	r3, [r3]
 8004aae:	461a      	mov	r2, r3
 8004ab0:	4b7c      	ldr	r3, [pc, #496]	; (8004ca4 <myTask+0x252c>)
 8004ab2:	f993 3000 	ldrsb.w	r3, [r3]
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	497b      	ldr	r1, [pc, #492]	; (8004ca8 <myTask+0x2530>)
 8004aba:	4613      	mov	r3, r2
 8004abc:	005b      	lsls	r3, r3, #1
 8004abe:	4413      	add	r3, r2
 8004ac0:	00db      	lsls	r3, r3, #3
 8004ac2:	1a9b      	subs	r3, r3, r2
 8004ac4:	4403      	add	r3, r0
 8004ac6:	330a      	adds	r3, #10
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	440b      	add	r3, r1
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	2b63      	cmp	r3, #99	; 0x63
 8004ad0:	d927      	bls.n	8004b22 <myTask+0x23aa>
						myPreset[EQ_preset].fc_R[EQ_band] -= 10;
 8004ad2:	4b73      	ldr	r3, [pc, #460]	; (8004ca0 <myTask+0x2528>)
 8004ad4:	f993 3000 	ldrsb.w	r3, [r3]
 8004ad8:	461a      	mov	r2, r3
 8004ada:	4b72      	ldr	r3, [pc, #456]	; (8004ca4 <myTask+0x252c>)
 8004adc:	f993 3000 	ldrsb.w	r3, [r3]
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	4971      	ldr	r1, [pc, #452]	; (8004ca8 <myTask+0x2530>)
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	005b      	lsls	r3, r3, #1
 8004ae8:	4413      	add	r3, r2
 8004aea:	00db      	lsls	r3, r3, #3
 8004aec:	1a9b      	subs	r3, r3, r2
 8004aee:	4403      	add	r3, r0
 8004af0:	330a      	adds	r3, #10
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	440b      	add	r3, r1
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	4a69      	ldr	r2, [pc, #420]	; (8004ca0 <myTask+0x2528>)
 8004afa:	f992 2000 	ldrsb.w	r2, [r2]
 8004afe:	4969      	ldr	r1, [pc, #420]	; (8004ca4 <myTask+0x252c>)
 8004b00:	f991 1000 	ldrsb.w	r1, [r1]
 8004b04:	460c      	mov	r4, r1
 8004b06:	f1a3 010a 	sub.w	r1, r3, #10
 8004b0a:	4867      	ldr	r0, [pc, #412]	; (8004ca8 <myTask+0x2530>)
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	005b      	lsls	r3, r3, #1
 8004b10:	4413      	add	r3, r2
 8004b12:	00db      	lsls	r3, r3, #3
 8004b14:	1a9b      	subs	r3, r3, r2
 8004b16:	4423      	add	r3, r4
 8004b18:	330a      	adds	r3, #10
 8004b1a:	009b      	lsls	r3, r3, #2
 8004b1c:	4403      	add	r3, r0
 8004b1e:	6059      	str	r1, [r3, #4]
 8004b20:	e025      	b.n	8004b6e <myTask+0x23f6>
					}
					else{
						myPreset[EQ_preset].fc_R[EQ_band] -= 1;
 8004b22:	4b5f      	ldr	r3, [pc, #380]	; (8004ca0 <myTask+0x2528>)
 8004b24:	f993 3000 	ldrsb.w	r3, [r3]
 8004b28:	461a      	mov	r2, r3
 8004b2a:	4b5e      	ldr	r3, [pc, #376]	; (8004ca4 <myTask+0x252c>)
 8004b2c:	f993 3000 	ldrsb.w	r3, [r3]
 8004b30:	4618      	mov	r0, r3
 8004b32:	495d      	ldr	r1, [pc, #372]	; (8004ca8 <myTask+0x2530>)
 8004b34:	4613      	mov	r3, r2
 8004b36:	005b      	lsls	r3, r3, #1
 8004b38:	4413      	add	r3, r2
 8004b3a:	00db      	lsls	r3, r3, #3
 8004b3c:	1a9b      	subs	r3, r3, r2
 8004b3e:	4403      	add	r3, r0
 8004b40:	330a      	adds	r3, #10
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	440b      	add	r3, r1
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	4a55      	ldr	r2, [pc, #340]	; (8004ca0 <myTask+0x2528>)
 8004b4a:	f992 2000 	ldrsb.w	r2, [r2]
 8004b4e:	4955      	ldr	r1, [pc, #340]	; (8004ca4 <myTask+0x252c>)
 8004b50:	f991 1000 	ldrsb.w	r1, [r1]
 8004b54:	460c      	mov	r4, r1
 8004b56:	1e59      	subs	r1, r3, #1
 8004b58:	4853      	ldr	r0, [pc, #332]	; (8004ca8 <myTask+0x2530>)
 8004b5a:	4613      	mov	r3, r2
 8004b5c:	005b      	lsls	r3, r3, #1
 8004b5e:	4413      	add	r3, r2
 8004b60:	00db      	lsls	r3, r3, #3
 8004b62:	1a9b      	subs	r3, r3, r2
 8004b64:	4423      	add	r3, r4
 8004b66:	330a      	adds	r3, #10
 8004b68:	009b      	lsls	r3, r3, #2
 8004b6a:	4403      	add	r3, r0
 8004b6c:	6059      	str	r1, [r3, #4]
					}

					if(myPreset[EQ_preset].fc_R[EQ_band] < 50){
 8004b6e:	4b4c      	ldr	r3, [pc, #304]	; (8004ca0 <myTask+0x2528>)
 8004b70:	f993 3000 	ldrsb.w	r3, [r3]
 8004b74:	461a      	mov	r2, r3
 8004b76:	4b4b      	ldr	r3, [pc, #300]	; (8004ca4 <myTask+0x252c>)
 8004b78:	f993 3000 	ldrsb.w	r3, [r3]
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	494a      	ldr	r1, [pc, #296]	; (8004ca8 <myTask+0x2530>)
 8004b80:	4613      	mov	r3, r2
 8004b82:	005b      	lsls	r3, r3, #1
 8004b84:	4413      	add	r3, r2
 8004b86:	00db      	lsls	r3, r3, #3
 8004b88:	1a9b      	subs	r3, r3, r2
 8004b8a:	4403      	add	r3, r0
 8004b8c:	330a      	adds	r3, #10
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	440b      	add	r3, r1
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	2b31      	cmp	r3, #49	; 0x31
 8004b96:	d814      	bhi.n	8004bc2 <myTask+0x244a>
						myPreset[EQ_preset].fc_R[EQ_band] = 16000;
 8004b98:	4b41      	ldr	r3, [pc, #260]	; (8004ca0 <myTask+0x2528>)
 8004b9a:	f993 3000 	ldrsb.w	r3, [r3]
 8004b9e:	461a      	mov	r2, r3
 8004ba0:	4b40      	ldr	r3, [pc, #256]	; (8004ca4 <myTask+0x252c>)
 8004ba2:	f993 3000 	ldrsb.w	r3, [r3]
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	493f      	ldr	r1, [pc, #252]	; (8004ca8 <myTask+0x2530>)
 8004baa:	4613      	mov	r3, r2
 8004bac:	005b      	lsls	r3, r3, #1
 8004bae:	4413      	add	r3, r2
 8004bb0:	00db      	lsls	r3, r3, #3
 8004bb2:	1a9b      	subs	r3, r3, r2
 8004bb4:	4403      	add	r3, r0
 8004bb6:	330a      	adds	r3, #10
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	440b      	add	r3, r1
 8004bbc:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8004bc0:	605a      	str	r2, [r3, #4]
					}
					state_home = display_setting;
 8004bc2:	4b3a      	ldr	r3, [pc, #232]	; (8004cac <myTask+0x2534>)
 8004bc4:	2207      	movs	r2, #7
 8004bc6:	701a      	strb	r2, [r3, #0]
					last_state = r_fc;
 8004bc8:	4b39      	ldr	r3, [pc, #228]	; (8004cb0 <myTask+0x2538>)
 8004bca:	220c      	movs	r2, #12
 8004bcc:	701a      	strb	r2, [r3, #0]
				}
				if(switchUp()){
 8004bce:	f002 fe79 	bl	80078c4 <switchUp>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d01b      	beq.n	8004c10 <myTask+0x2498>
					band_selected = 0;
 8004bd8:	4b36      	ldr	r3, [pc, #216]	; (8004cb4 <myTask+0x253c>)
 8004bda:	2200      	movs	r2, #0
 8004bdc:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004bde:	4b36      	ldr	r3, [pc, #216]	; (8004cb8 <myTask+0x2540>)
 8004be0:	2200      	movs	r2, #0
 8004be2:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 1;
 8004be4:	4b35      	ldr	r3, [pc, #212]	; (8004cbc <myTask+0x2544>)
 8004be6:	2201      	movs	r2, #1
 8004be8:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8004bea:	4b35      	ldr	r3, [pc, #212]	; (8004cc0 <myTask+0x2548>)
 8004bec:	2200      	movs	r2, #0
 8004bee:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8004bf0:	4b34      	ldr	r3, [pc, #208]	; (8004cc4 <myTask+0x254c>)
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004bf6:	4b34      	ldr	r3, [pc, #208]	; (8004cc8 <myTask+0x2550>)
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8004bfc:	4b33      	ldr	r3, [pc, #204]	; (8004ccc <myTask+0x2554>)
 8004bfe:	2200      	movs	r2, #0
 8004c00:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 8004c02:	4b2a      	ldr	r3, [pc, #168]	; (8004cac <myTask+0x2534>)
 8004c04:	2206      	movs	r2, #6
 8004c06:	701a      	strb	r2, [r3, #0]
					last_state = r_gain;
 8004c08:	4b29      	ldr	r3, [pc, #164]	; (8004cb0 <myTask+0x2538>)
 8004c0a:	220a      	movs	r2, #10
 8004c0c:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;

					state_home = save2;
					last_state = l_fc;
				}
				break;
 8004c0e:	e2d5      	b.n	80051bc <myTask+0x2a44>
				else if(switchDown()){
 8004c10:	f002 fdd4 	bl	80077bc <switchDown>
 8004c14:	4603      	mov	r3, r0
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d05a      	beq.n	8004cd0 <myTask+0x2558>
					if((EQ_band > 0) && (EQ_band <4)){
 8004c1a:	4b22      	ldr	r3, [pc, #136]	; (8004ca4 <myTask+0x252c>)
 8004c1c:	f993 3000 	ldrsb.w	r3, [r3]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	dd20      	ble.n	8004c66 <myTask+0x24ee>
 8004c24:	4b1f      	ldr	r3, [pc, #124]	; (8004ca4 <myTask+0x252c>)
 8004c26:	f993 3000 	ldrsb.w	r3, [r3]
 8004c2a:	2b03      	cmp	r3, #3
 8004c2c:	dc1b      	bgt.n	8004c66 <myTask+0x24ee>
						band_selected = 0;
 8004c2e:	4b21      	ldr	r3, [pc, #132]	; (8004cb4 <myTask+0x253c>)
 8004c30:	2200      	movs	r2, #0
 8004c32:	701a      	strb	r2, [r3, #0]
						l_gain_selected = 0;
 8004c34:	4b20      	ldr	r3, [pc, #128]	; (8004cb8 <myTask+0x2540>)
 8004c36:	2200      	movs	r2, #0
 8004c38:	701a      	strb	r2, [r3, #0]
						r_gain_selected = 0;
 8004c3a:	4b20      	ldr	r3, [pc, #128]	; (8004cbc <myTask+0x2544>)
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	701a      	strb	r2, [r3, #0]
						l_fc_selected = 0;
 8004c40:	4b1f      	ldr	r3, [pc, #124]	; (8004cc0 <myTask+0x2548>)
 8004c42:	2200      	movs	r2, #0
 8004c44:	701a      	strb	r2, [r3, #0]
						r_fc_selected = 0;
 8004c46:	4b1f      	ldr	r3, [pc, #124]	; (8004cc4 <myTask+0x254c>)
 8004c48:	2200      	movs	r2, #0
 8004c4a:	701a      	strb	r2, [r3, #0]
						l_bw_selected = 0;
 8004c4c:	4b1e      	ldr	r3, [pc, #120]	; (8004cc8 <myTask+0x2550>)
 8004c4e:	2200      	movs	r2, #0
 8004c50:	701a      	strb	r2, [r3, #0]
						r_bw_selected = 1;
 8004c52:	4b1e      	ldr	r3, [pc, #120]	; (8004ccc <myTask+0x2554>)
 8004c54:	2201      	movs	r2, #1
 8004c56:	701a      	strb	r2, [r3, #0]
						state_home = save2;
 8004c58:	4b14      	ldr	r3, [pc, #80]	; (8004cac <myTask+0x2534>)
 8004c5a:	2206      	movs	r2, #6
 8004c5c:	701a      	strb	r2, [r3, #0]
						last_state = r_bw;
 8004c5e:	4b14      	ldr	r3, [pc, #80]	; (8004cb0 <myTask+0x2538>)
 8004c60:	220e      	movs	r2, #14
 8004c62:	701a      	strb	r2, [r3, #0]
				break;
 8004c64:	e2aa      	b.n	80051bc <myTask+0x2a44>
						band_selected = 1;
 8004c66:	4b13      	ldr	r3, [pc, #76]	; (8004cb4 <myTask+0x253c>)
 8004c68:	2201      	movs	r2, #1
 8004c6a:	701a      	strb	r2, [r3, #0]
						l_gain_selected = 0;
 8004c6c:	4b12      	ldr	r3, [pc, #72]	; (8004cb8 <myTask+0x2540>)
 8004c6e:	2200      	movs	r2, #0
 8004c70:	701a      	strb	r2, [r3, #0]
						r_gain_selected = 0;
 8004c72:	4b12      	ldr	r3, [pc, #72]	; (8004cbc <myTask+0x2544>)
 8004c74:	2200      	movs	r2, #0
 8004c76:	701a      	strb	r2, [r3, #0]
						l_fc_selected = 0;
 8004c78:	4b11      	ldr	r3, [pc, #68]	; (8004cc0 <myTask+0x2548>)
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	701a      	strb	r2, [r3, #0]
						r_fc_selected = 0;
 8004c7e:	4b11      	ldr	r3, [pc, #68]	; (8004cc4 <myTask+0x254c>)
 8004c80:	2200      	movs	r2, #0
 8004c82:	701a      	strb	r2, [r3, #0]
						l_bw_selected = 0;
 8004c84:	4b10      	ldr	r3, [pc, #64]	; (8004cc8 <myTask+0x2550>)
 8004c86:	2200      	movs	r2, #0
 8004c88:	701a      	strb	r2, [r3, #0]
						r_bw_selected = 0;
 8004c8a:	4b10      	ldr	r3, [pc, #64]	; (8004ccc <myTask+0x2554>)
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	701a      	strb	r2, [r3, #0]
						state_home = save2;
 8004c90:	4b06      	ldr	r3, [pc, #24]	; (8004cac <myTask+0x2534>)
 8004c92:	2206      	movs	r2, #6
 8004c94:	701a      	strb	r2, [r3, #0]
						last_state = band;
 8004c96:	4b06      	ldr	r3, [pc, #24]	; (8004cb0 <myTask+0x2538>)
 8004c98:	2208      	movs	r2, #8
 8004c9a:	701a      	strb	r2, [r3, #0]
				break;
 8004c9c:	e28e      	b.n	80051bc <myTask+0x2a44>
 8004c9e:	bf00      	nop
 8004ca0:	200006b2 	.word	0x200006b2
 8004ca4:	20000d04 	.word	0x20000d04
 8004ca8:	200008dc 	.word	0x200008dc
 8004cac:	2000064c 	.word	0x2000064c
 8004cb0:	20000001 	.word	0x20000001
 8004cb4:	20000002 	.word	0x20000002
 8004cb8:	2000021f 	.word	0x2000021f
 8004cbc:	20000220 	.word	0x20000220
 8004cc0:	20000221 	.word	0x20000221
 8004cc4:	20000222 	.word	0x20000222
 8004cc8:	20000223 	.word	0x20000223
 8004ccc:	20000224 	.word	0x20000224
				else if(switchLeft() || switchRight()){
 8004cd0:	f002 fda0 	bl	8007814 <switchLeft>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d105      	bne.n	8004ce6 <myTask+0x256e>
 8004cda:	f002 fdc7 	bl	800786c <switchRight>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	f000 826b 	beq.w	80051bc <myTask+0x2a44>
					band_selected = 0;
 8004ce6:	4b97      	ldr	r3, [pc, #604]	; (8004f44 <myTask+0x27cc>)
 8004ce8:	2200      	movs	r2, #0
 8004cea:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004cec:	4b96      	ldr	r3, [pc, #600]	; (8004f48 <myTask+0x27d0>)
 8004cee:	2200      	movs	r2, #0
 8004cf0:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004cf2:	4b96      	ldr	r3, [pc, #600]	; (8004f4c <myTask+0x27d4>)
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 1;
 8004cf8:	4b95      	ldr	r3, [pc, #596]	; (8004f50 <myTask+0x27d8>)
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8004cfe:	4b95      	ldr	r3, [pc, #596]	; (8004f54 <myTask+0x27dc>)
 8004d00:	2200      	movs	r2, #0
 8004d02:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004d04:	4b94      	ldr	r3, [pc, #592]	; (8004f58 <myTask+0x27e0>)
 8004d06:	2200      	movs	r2, #0
 8004d08:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8004d0a:	4b94      	ldr	r3, [pc, #592]	; (8004f5c <myTask+0x27e4>)
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8004d10:	4b93      	ldr	r3, [pc, #588]	; (8004f60 <myTask+0x27e8>)
 8004d12:	2206      	movs	r2, #6
 8004d14:	701a      	strb	r2, [r3, #0]
					last_state = l_fc;
 8004d16:	4b93      	ldr	r3, [pc, #588]	; (8004f64 <myTask+0x27ec>)
 8004d18:	220b      	movs	r2, #11
 8004d1a:	701a      	strb	r2, [r3, #0]
				break;
 8004d1c:	e24e      	b.n	80051bc <myTask+0x2a44>

			case l_bw:
				if(encoderCW()){
 8004d1e:	f002 fce5 	bl	80076ec <encoderCW>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d04f      	beq.n	8004dc8 <myTask+0x2650>
					myPreset[EQ_preset].bw_L[EQ_band-1] += 1;
 8004d28:	4b8f      	ldr	r3, [pc, #572]	; (8004f68 <myTask+0x27f0>)
 8004d2a:	f993 3000 	ldrsb.w	r3, [r3]
 8004d2e:	4618      	mov	r0, r3
 8004d30:	4b8e      	ldr	r3, [pc, #568]	; (8004f6c <myTask+0x27f4>)
 8004d32:	f993 3000 	ldrsb.w	r3, [r3]
 8004d36:	3b01      	subs	r3, #1
 8004d38:	498d      	ldr	r1, [pc, #564]	; (8004f70 <myTask+0x27f8>)
 8004d3a:	225c      	movs	r2, #92	; 0x5c
 8004d3c:	fb02 f200 	mul.w	r2, r2, r0
 8004d40:	440a      	add	r2, r1
 8004d42:	4413      	add	r3, r2
 8004d44:	3357      	adds	r3, #87	; 0x57
 8004d46:	f993 3000 	ldrsb.w	r3, [r3]
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	3301      	adds	r3, #1
 8004d4e:	b2da      	uxtb	r2, r3
 8004d50:	4b85      	ldr	r3, [pc, #532]	; (8004f68 <myTask+0x27f0>)
 8004d52:	f993 3000 	ldrsb.w	r3, [r3]
 8004d56:	461c      	mov	r4, r3
 8004d58:	4b84      	ldr	r3, [pc, #528]	; (8004f6c <myTask+0x27f4>)
 8004d5a:	f993 3000 	ldrsb.w	r3, [r3]
 8004d5e:	3b01      	subs	r3, #1
 8004d60:	b250      	sxtb	r0, r2
 8004d62:	4983      	ldr	r1, [pc, #524]	; (8004f70 <myTask+0x27f8>)
 8004d64:	225c      	movs	r2, #92	; 0x5c
 8004d66:	fb02 f204 	mul.w	r2, r2, r4
 8004d6a:	440a      	add	r2, r1
 8004d6c:	4413      	add	r3, r2
 8004d6e:	3357      	adds	r3, #87	; 0x57
 8004d70:	4602      	mov	r2, r0
 8004d72:	701a      	strb	r2, [r3, #0]
					if(myPreset[EQ_preset].bw_L[EQ_band-1] > 100){
 8004d74:	4b7c      	ldr	r3, [pc, #496]	; (8004f68 <myTask+0x27f0>)
 8004d76:	f993 3000 	ldrsb.w	r3, [r3]
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	4b7b      	ldr	r3, [pc, #492]	; (8004f6c <myTask+0x27f4>)
 8004d7e:	f993 3000 	ldrsb.w	r3, [r3]
 8004d82:	3b01      	subs	r3, #1
 8004d84:	497a      	ldr	r1, [pc, #488]	; (8004f70 <myTask+0x27f8>)
 8004d86:	225c      	movs	r2, #92	; 0x5c
 8004d88:	fb02 f200 	mul.w	r2, r2, r0
 8004d8c:	440a      	add	r2, r1
 8004d8e:	4413      	add	r3, r2
 8004d90:	3357      	adds	r3, #87	; 0x57
 8004d92:	f993 3000 	ldrsb.w	r3, [r3]
 8004d96:	2b64      	cmp	r3, #100	; 0x64
 8004d98:	dd10      	ble.n	8004dbc <myTask+0x2644>
						myPreset[EQ_preset].bw_L[EQ_band-1] = 0;
 8004d9a:	4b73      	ldr	r3, [pc, #460]	; (8004f68 <myTask+0x27f0>)
 8004d9c:	f993 3000 	ldrsb.w	r3, [r3]
 8004da0:	4618      	mov	r0, r3
 8004da2:	4b72      	ldr	r3, [pc, #456]	; (8004f6c <myTask+0x27f4>)
 8004da4:	f993 3000 	ldrsb.w	r3, [r3]
 8004da8:	3b01      	subs	r3, #1
 8004daa:	4971      	ldr	r1, [pc, #452]	; (8004f70 <myTask+0x27f8>)
 8004dac:	225c      	movs	r2, #92	; 0x5c
 8004dae:	fb02 f200 	mul.w	r2, r2, r0
 8004db2:	440a      	add	r2, r1
 8004db4:	4413      	add	r3, r2
 8004db6:	3357      	adds	r3, #87	; 0x57
 8004db8:	2200      	movs	r2, #0
 8004dba:	701a      	strb	r2, [r3, #0]
					}
					state_home = display_setting;
 8004dbc:	4b68      	ldr	r3, [pc, #416]	; (8004f60 <myTask+0x27e8>)
 8004dbe:	2207      	movs	r2, #7
 8004dc0:	701a      	strb	r2, [r3, #0]
					last_state = l_bw;
 8004dc2:	4b68      	ldr	r3, [pc, #416]	; (8004f64 <myTask+0x27ec>)
 8004dc4:	220d      	movs	r2, #13
 8004dc6:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 8004dc8:	f002 fcc4 	bl	8007754 <encoderCCW>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d04f      	beq.n	8004e72 <myTask+0x26fa>
					myPreset[EQ_preset].bw_L[EQ_band-1] -= 1;
 8004dd2:	4b65      	ldr	r3, [pc, #404]	; (8004f68 <myTask+0x27f0>)
 8004dd4:	f993 3000 	ldrsb.w	r3, [r3]
 8004dd8:	4618      	mov	r0, r3
 8004dda:	4b64      	ldr	r3, [pc, #400]	; (8004f6c <myTask+0x27f4>)
 8004ddc:	f993 3000 	ldrsb.w	r3, [r3]
 8004de0:	3b01      	subs	r3, #1
 8004de2:	4963      	ldr	r1, [pc, #396]	; (8004f70 <myTask+0x27f8>)
 8004de4:	225c      	movs	r2, #92	; 0x5c
 8004de6:	fb02 f200 	mul.w	r2, r2, r0
 8004dea:	440a      	add	r2, r1
 8004dec:	4413      	add	r3, r2
 8004dee:	3357      	adds	r3, #87	; 0x57
 8004df0:	f993 3000 	ldrsb.w	r3, [r3]
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	3b01      	subs	r3, #1
 8004df8:	b2da      	uxtb	r2, r3
 8004dfa:	4b5b      	ldr	r3, [pc, #364]	; (8004f68 <myTask+0x27f0>)
 8004dfc:	f993 3000 	ldrsb.w	r3, [r3]
 8004e00:	461c      	mov	r4, r3
 8004e02:	4b5a      	ldr	r3, [pc, #360]	; (8004f6c <myTask+0x27f4>)
 8004e04:	f993 3000 	ldrsb.w	r3, [r3]
 8004e08:	3b01      	subs	r3, #1
 8004e0a:	b250      	sxtb	r0, r2
 8004e0c:	4958      	ldr	r1, [pc, #352]	; (8004f70 <myTask+0x27f8>)
 8004e0e:	225c      	movs	r2, #92	; 0x5c
 8004e10:	fb02 f204 	mul.w	r2, r2, r4
 8004e14:	440a      	add	r2, r1
 8004e16:	4413      	add	r3, r2
 8004e18:	3357      	adds	r3, #87	; 0x57
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	701a      	strb	r2, [r3, #0]
					if(myPreset[EQ_preset].bw_L[EQ_band-1] < 0){
 8004e1e:	4b52      	ldr	r3, [pc, #328]	; (8004f68 <myTask+0x27f0>)
 8004e20:	f993 3000 	ldrsb.w	r3, [r3]
 8004e24:	4618      	mov	r0, r3
 8004e26:	4b51      	ldr	r3, [pc, #324]	; (8004f6c <myTask+0x27f4>)
 8004e28:	f993 3000 	ldrsb.w	r3, [r3]
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	4950      	ldr	r1, [pc, #320]	; (8004f70 <myTask+0x27f8>)
 8004e30:	225c      	movs	r2, #92	; 0x5c
 8004e32:	fb02 f200 	mul.w	r2, r2, r0
 8004e36:	440a      	add	r2, r1
 8004e38:	4413      	add	r3, r2
 8004e3a:	3357      	adds	r3, #87	; 0x57
 8004e3c:	f993 3000 	ldrsb.w	r3, [r3]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	da10      	bge.n	8004e66 <myTask+0x26ee>
						myPreset[EQ_preset].bw_L[EQ_band-1] = 100;
 8004e44:	4b48      	ldr	r3, [pc, #288]	; (8004f68 <myTask+0x27f0>)
 8004e46:	f993 3000 	ldrsb.w	r3, [r3]
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	4b47      	ldr	r3, [pc, #284]	; (8004f6c <myTask+0x27f4>)
 8004e4e:	f993 3000 	ldrsb.w	r3, [r3]
 8004e52:	3b01      	subs	r3, #1
 8004e54:	4946      	ldr	r1, [pc, #280]	; (8004f70 <myTask+0x27f8>)
 8004e56:	225c      	movs	r2, #92	; 0x5c
 8004e58:	fb02 f200 	mul.w	r2, r2, r0
 8004e5c:	440a      	add	r2, r1
 8004e5e:	4413      	add	r3, r2
 8004e60:	3357      	adds	r3, #87	; 0x57
 8004e62:	2264      	movs	r2, #100	; 0x64
 8004e64:	701a      	strb	r2, [r3, #0]
					}
					state_home = display_setting;
 8004e66:	4b3e      	ldr	r3, [pc, #248]	; (8004f60 <myTask+0x27e8>)
 8004e68:	2207      	movs	r2, #7
 8004e6a:	701a      	strb	r2, [r3, #0]
					last_state = l_bw;
 8004e6c:	4b3d      	ldr	r3, [pc, #244]	; (8004f64 <myTask+0x27ec>)
 8004e6e:	220d      	movs	r2, #13
 8004e70:	701a      	strb	r2, [r3, #0]
				}
				if(switchUp()){
 8004e72:	f002 fd27 	bl	80078c4 <switchUp>
 8004e76:	4603      	mov	r3, r0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d01b      	beq.n	8004eb4 <myTask+0x273c>
					band_selected = 0;
 8004e7c:	4b31      	ldr	r3, [pc, #196]	; (8004f44 <myTask+0x27cc>)
 8004e7e:	2200      	movs	r2, #0
 8004e80:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004e82:	4b31      	ldr	r3, [pc, #196]	; (8004f48 <myTask+0x27d0>)
 8004e84:	2200      	movs	r2, #0
 8004e86:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004e88:	4b30      	ldr	r3, [pc, #192]	; (8004f4c <myTask+0x27d4>)
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 1;
 8004e8e:	4b30      	ldr	r3, [pc, #192]	; (8004f50 <myTask+0x27d8>)
 8004e90:	2201      	movs	r2, #1
 8004e92:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8004e94:	4b2f      	ldr	r3, [pc, #188]	; (8004f54 <myTask+0x27dc>)
 8004e96:	2200      	movs	r2, #0
 8004e98:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004e9a:	4b2f      	ldr	r3, [pc, #188]	; (8004f58 <myTask+0x27e0>)
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8004ea0:	4b2e      	ldr	r3, [pc, #184]	; (8004f5c <myTask+0x27e4>)
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 8004ea6:	4b2e      	ldr	r3, [pc, #184]	; (8004f60 <myTask+0x27e8>)
 8004ea8:	2206      	movs	r2, #6
 8004eaa:	701a      	strb	r2, [r3, #0]
					last_state = l_fc;
 8004eac:	4b2d      	ldr	r3, [pc, #180]	; (8004f64 <myTask+0x27ec>)
 8004eae:	220b      	movs	r2, #11
 8004eb0:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 1;

					state_home = save2;
					last_state = r_bw;
				}
				break;
 8004eb2:	e185      	b.n	80051c0 <myTask+0x2a48>
				else if(switchDown()){
 8004eb4:	f002 fc82 	bl	80077bc <switchDown>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d01b      	beq.n	8004ef6 <myTask+0x277e>
					band_selected = 1;
 8004ebe:	4b21      	ldr	r3, [pc, #132]	; (8004f44 <myTask+0x27cc>)
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004ec4:	4b20      	ldr	r3, [pc, #128]	; (8004f48 <myTask+0x27d0>)
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004eca:	4b20      	ldr	r3, [pc, #128]	; (8004f4c <myTask+0x27d4>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8004ed0:	4b1f      	ldr	r3, [pc, #124]	; (8004f50 <myTask+0x27d8>)
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8004ed6:	4b1f      	ldr	r3, [pc, #124]	; (8004f54 <myTask+0x27dc>)
 8004ed8:	2200      	movs	r2, #0
 8004eda:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004edc:	4b1e      	ldr	r3, [pc, #120]	; (8004f58 <myTask+0x27e0>)
 8004ede:	2200      	movs	r2, #0
 8004ee0:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8004ee2:	4b1e      	ldr	r3, [pc, #120]	; (8004f5c <myTask+0x27e4>)
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8004ee8:	4b1d      	ldr	r3, [pc, #116]	; (8004f60 <myTask+0x27e8>)
 8004eea:	2206      	movs	r2, #6
 8004eec:	701a      	strb	r2, [r3, #0]
					last_state = band;
 8004eee:	4b1d      	ldr	r3, [pc, #116]	; (8004f64 <myTask+0x27ec>)
 8004ef0:	2208      	movs	r2, #8
 8004ef2:	701a      	strb	r2, [r3, #0]
				break;
 8004ef4:	e164      	b.n	80051c0 <myTask+0x2a48>
				else if(switchLeft() || switchRight()){
 8004ef6:	f002 fc8d 	bl	8007814 <switchLeft>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d105      	bne.n	8004f0c <myTask+0x2794>
 8004f00:	f002 fcb4 	bl	800786c <switchRight>
 8004f04:	4603      	mov	r3, r0
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	f000 815a 	beq.w	80051c0 <myTask+0x2a48>
					band_selected = 0;
 8004f0c:	4b0d      	ldr	r3, [pc, #52]	; (8004f44 <myTask+0x27cc>)
 8004f0e:	2200      	movs	r2, #0
 8004f10:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004f12:	4b0d      	ldr	r3, [pc, #52]	; (8004f48 <myTask+0x27d0>)
 8004f14:	2200      	movs	r2, #0
 8004f16:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004f18:	4b0c      	ldr	r3, [pc, #48]	; (8004f4c <myTask+0x27d4>)
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8004f1e:	4b0c      	ldr	r3, [pc, #48]	; (8004f50 <myTask+0x27d8>)
 8004f20:	2200      	movs	r2, #0
 8004f22:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8004f24:	4b0b      	ldr	r3, [pc, #44]	; (8004f54 <myTask+0x27dc>)
 8004f26:	2200      	movs	r2, #0
 8004f28:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004f2a:	4b0b      	ldr	r3, [pc, #44]	; (8004f58 <myTask+0x27e0>)
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 1;
 8004f30:	4b0a      	ldr	r3, [pc, #40]	; (8004f5c <myTask+0x27e4>)
 8004f32:	2201      	movs	r2, #1
 8004f34:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8004f36:	4b0a      	ldr	r3, [pc, #40]	; (8004f60 <myTask+0x27e8>)
 8004f38:	2206      	movs	r2, #6
 8004f3a:	701a      	strb	r2, [r3, #0]
					last_state = r_bw;
 8004f3c:	4b09      	ldr	r3, [pc, #36]	; (8004f64 <myTask+0x27ec>)
 8004f3e:	220e      	movs	r2, #14
 8004f40:	701a      	strb	r2, [r3, #0]
				break;
 8004f42:	e13d      	b.n	80051c0 <myTask+0x2a48>
 8004f44:	20000002 	.word	0x20000002
 8004f48:	2000021f 	.word	0x2000021f
 8004f4c:	20000220 	.word	0x20000220
 8004f50:	20000221 	.word	0x20000221
 8004f54:	20000222 	.word	0x20000222
 8004f58:	20000223 	.word	0x20000223
 8004f5c:	20000224 	.word	0x20000224
 8004f60:	2000064c 	.word	0x2000064c
 8004f64:	20000001 	.word	0x20000001
 8004f68:	200006b2 	.word	0x200006b2
 8004f6c:	20000d04 	.word	0x20000d04
 8004f70:	200008dc 	.word	0x200008dc

			case r_bw:
				if(encoderCW()){
 8004f74:	f002 fbba 	bl	80076ec <encoderCW>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d04f      	beq.n	800501e <myTask+0x28a6>
					myPreset[EQ_preset].bw_R[EQ_band-1] += 1;
 8004f7e:	4b94      	ldr	r3, [pc, #592]	; (80051d0 <myTask+0x2a58>)
 8004f80:	f993 3000 	ldrsb.w	r3, [r3]
 8004f84:	4618      	mov	r0, r3
 8004f86:	4b93      	ldr	r3, [pc, #588]	; (80051d4 <myTask+0x2a5c>)
 8004f88:	f993 3000 	ldrsb.w	r3, [r3]
 8004f8c:	3b01      	subs	r3, #1
 8004f8e:	4992      	ldr	r1, [pc, #584]	; (80051d8 <myTask+0x2a60>)
 8004f90:	225c      	movs	r2, #92	; 0x5c
 8004f92:	fb02 f200 	mul.w	r2, r2, r0
 8004f96:	440a      	add	r2, r1
 8004f98:	4413      	add	r3, r2
 8004f9a:	3354      	adds	r3, #84	; 0x54
 8004f9c:	f993 3000 	ldrsb.w	r3, [r3]
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	3301      	adds	r3, #1
 8004fa4:	b2da      	uxtb	r2, r3
 8004fa6:	4b8a      	ldr	r3, [pc, #552]	; (80051d0 <myTask+0x2a58>)
 8004fa8:	f993 3000 	ldrsb.w	r3, [r3]
 8004fac:	461c      	mov	r4, r3
 8004fae:	4b89      	ldr	r3, [pc, #548]	; (80051d4 <myTask+0x2a5c>)
 8004fb0:	f993 3000 	ldrsb.w	r3, [r3]
 8004fb4:	3b01      	subs	r3, #1
 8004fb6:	b250      	sxtb	r0, r2
 8004fb8:	4987      	ldr	r1, [pc, #540]	; (80051d8 <myTask+0x2a60>)
 8004fba:	225c      	movs	r2, #92	; 0x5c
 8004fbc:	fb02 f204 	mul.w	r2, r2, r4
 8004fc0:	440a      	add	r2, r1
 8004fc2:	4413      	add	r3, r2
 8004fc4:	3354      	adds	r3, #84	; 0x54
 8004fc6:	4602      	mov	r2, r0
 8004fc8:	701a      	strb	r2, [r3, #0]
					if(myPreset[EQ_preset].bw_R[EQ_band-1] > 100){
 8004fca:	4b81      	ldr	r3, [pc, #516]	; (80051d0 <myTask+0x2a58>)
 8004fcc:	f993 3000 	ldrsb.w	r3, [r3]
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	4b80      	ldr	r3, [pc, #512]	; (80051d4 <myTask+0x2a5c>)
 8004fd4:	f993 3000 	ldrsb.w	r3, [r3]
 8004fd8:	3b01      	subs	r3, #1
 8004fda:	497f      	ldr	r1, [pc, #508]	; (80051d8 <myTask+0x2a60>)
 8004fdc:	225c      	movs	r2, #92	; 0x5c
 8004fde:	fb02 f200 	mul.w	r2, r2, r0
 8004fe2:	440a      	add	r2, r1
 8004fe4:	4413      	add	r3, r2
 8004fe6:	3354      	adds	r3, #84	; 0x54
 8004fe8:	f993 3000 	ldrsb.w	r3, [r3]
 8004fec:	2b64      	cmp	r3, #100	; 0x64
 8004fee:	dd10      	ble.n	8005012 <myTask+0x289a>
						myPreset[EQ_preset].bw_R[EQ_band-1] = 0;
 8004ff0:	4b77      	ldr	r3, [pc, #476]	; (80051d0 <myTask+0x2a58>)
 8004ff2:	f993 3000 	ldrsb.w	r3, [r3]
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	4b76      	ldr	r3, [pc, #472]	; (80051d4 <myTask+0x2a5c>)
 8004ffa:	f993 3000 	ldrsb.w	r3, [r3]
 8004ffe:	3b01      	subs	r3, #1
 8005000:	4975      	ldr	r1, [pc, #468]	; (80051d8 <myTask+0x2a60>)
 8005002:	225c      	movs	r2, #92	; 0x5c
 8005004:	fb02 f200 	mul.w	r2, r2, r0
 8005008:	440a      	add	r2, r1
 800500a:	4413      	add	r3, r2
 800500c:	3354      	adds	r3, #84	; 0x54
 800500e:	2200      	movs	r2, #0
 8005010:	701a      	strb	r2, [r3, #0]
					}
					state_home = display_setting;
 8005012:	4b72      	ldr	r3, [pc, #456]	; (80051dc <myTask+0x2a64>)
 8005014:	2207      	movs	r2, #7
 8005016:	701a      	strb	r2, [r3, #0]
					last_state = r_bw;
 8005018:	4b71      	ldr	r3, [pc, #452]	; (80051e0 <myTask+0x2a68>)
 800501a:	220e      	movs	r2, #14
 800501c:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 800501e:	f002 fb99 	bl	8007754 <encoderCCW>
 8005022:	4603      	mov	r3, r0
 8005024:	2b00      	cmp	r3, #0
 8005026:	d04f      	beq.n	80050c8 <myTask+0x2950>
					myPreset[EQ_preset].bw_R[EQ_band-1] -= 1;
 8005028:	4b69      	ldr	r3, [pc, #420]	; (80051d0 <myTask+0x2a58>)
 800502a:	f993 3000 	ldrsb.w	r3, [r3]
 800502e:	4618      	mov	r0, r3
 8005030:	4b68      	ldr	r3, [pc, #416]	; (80051d4 <myTask+0x2a5c>)
 8005032:	f993 3000 	ldrsb.w	r3, [r3]
 8005036:	3b01      	subs	r3, #1
 8005038:	4967      	ldr	r1, [pc, #412]	; (80051d8 <myTask+0x2a60>)
 800503a:	225c      	movs	r2, #92	; 0x5c
 800503c:	fb02 f200 	mul.w	r2, r2, r0
 8005040:	440a      	add	r2, r1
 8005042:	4413      	add	r3, r2
 8005044:	3354      	adds	r3, #84	; 0x54
 8005046:	f993 3000 	ldrsb.w	r3, [r3]
 800504a:	b2db      	uxtb	r3, r3
 800504c:	3b01      	subs	r3, #1
 800504e:	b2da      	uxtb	r2, r3
 8005050:	4b5f      	ldr	r3, [pc, #380]	; (80051d0 <myTask+0x2a58>)
 8005052:	f993 3000 	ldrsb.w	r3, [r3]
 8005056:	461c      	mov	r4, r3
 8005058:	4b5e      	ldr	r3, [pc, #376]	; (80051d4 <myTask+0x2a5c>)
 800505a:	f993 3000 	ldrsb.w	r3, [r3]
 800505e:	3b01      	subs	r3, #1
 8005060:	b250      	sxtb	r0, r2
 8005062:	495d      	ldr	r1, [pc, #372]	; (80051d8 <myTask+0x2a60>)
 8005064:	225c      	movs	r2, #92	; 0x5c
 8005066:	fb02 f204 	mul.w	r2, r2, r4
 800506a:	440a      	add	r2, r1
 800506c:	4413      	add	r3, r2
 800506e:	3354      	adds	r3, #84	; 0x54
 8005070:	4602      	mov	r2, r0
 8005072:	701a      	strb	r2, [r3, #0]
					if(myPreset[EQ_preset].bw_R[EQ_band-1] < 0){
 8005074:	4b56      	ldr	r3, [pc, #344]	; (80051d0 <myTask+0x2a58>)
 8005076:	f993 3000 	ldrsb.w	r3, [r3]
 800507a:	4618      	mov	r0, r3
 800507c:	4b55      	ldr	r3, [pc, #340]	; (80051d4 <myTask+0x2a5c>)
 800507e:	f993 3000 	ldrsb.w	r3, [r3]
 8005082:	3b01      	subs	r3, #1
 8005084:	4954      	ldr	r1, [pc, #336]	; (80051d8 <myTask+0x2a60>)
 8005086:	225c      	movs	r2, #92	; 0x5c
 8005088:	fb02 f200 	mul.w	r2, r2, r0
 800508c:	440a      	add	r2, r1
 800508e:	4413      	add	r3, r2
 8005090:	3354      	adds	r3, #84	; 0x54
 8005092:	f993 3000 	ldrsb.w	r3, [r3]
 8005096:	2b00      	cmp	r3, #0
 8005098:	da10      	bge.n	80050bc <myTask+0x2944>
						myPreset[EQ_preset].bw_R[EQ_band-1] = 100;
 800509a:	4b4d      	ldr	r3, [pc, #308]	; (80051d0 <myTask+0x2a58>)
 800509c:	f993 3000 	ldrsb.w	r3, [r3]
 80050a0:	4618      	mov	r0, r3
 80050a2:	4b4c      	ldr	r3, [pc, #304]	; (80051d4 <myTask+0x2a5c>)
 80050a4:	f993 3000 	ldrsb.w	r3, [r3]
 80050a8:	3b01      	subs	r3, #1
 80050aa:	494b      	ldr	r1, [pc, #300]	; (80051d8 <myTask+0x2a60>)
 80050ac:	225c      	movs	r2, #92	; 0x5c
 80050ae:	fb02 f200 	mul.w	r2, r2, r0
 80050b2:	440a      	add	r2, r1
 80050b4:	4413      	add	r3, r2
 80050b6:	3354      	adds	r3, #84	; 0x54
 80050b8:	2264      	movs	r2, #100	; 0x64
 80050ba:	701a      	strb	r2, [r3, #0]
					}
					state_home = display_setting;
 80050bc:	4b47      	ldr	r3, [pc, #284]	; (80051dc <myTask+0x2a64>)
 80050be:	2207      	movs	r2, #7
 80050c0:	701a      	strb	r2, [r3, #0]
					last_state = r_bw;
 80050c2:	4b47      	ldr	r3, [pc, #284]	; (80051e0 <myTask+0x2a68>)
 80050c4:	220e      	movs	r2, #14
 80050c6:	701a      	strb	r2, [r3, #0]
				}
				if(switchUp()){
 80050c8:	f002 fbfc 	bl	80078c4 <switchUp>
 80050cc:	4603      	mov	r3, r0
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d01b      	beq.n	800510a <myTask+0x2992>
					band_selected = 0;
 80050d2:	4b44      	ldr	r3, [pc, #272]	; (80051e4 <myTask+0x2a6c>)
 80050d4:	2200      	movs	r2, #0
 80050d6:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 80050d8:	4b43      	ldr	r3, [pc, #268]	; (80051e8 <myTask+0x2a70>)
 80050da:	2200      	movs	r2, #0
 80050dc:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 80050de:	4b43      	ldr	r3, [pc, #268]	; (80051ec <myTask+0x2a74>)
 80050e0:	2200      	movs	r2, #0
 80050e2:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 80050e4:	4b42      	ldr	r3, [pc, #264]	; (80051f0 <myTask+0x2a78>)
 80050e6:	2200      	movs	r2, #0
 80050e8:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 1;
 80050ea:	4b42      	ldr	r3, [pc, #264]	; (80051f4 <myTask+0x2a7c>)
 80050ec:	2201      	movs	r2, #1
 80050ee:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 80050f0:	4b41      	ldr	r3, [pc, #260]	; (80051f8 <myTask+0x2a80>)
 80050f2:	2200      	movs	r2, #0
 80050f4:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 80050f6:	4b41      	ldr	r3, [pc, #260]	; (80051fc <myTask+0x2a84>)
 80050f8:	2200      	movs	r2, #0
 80050fa:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 80050fc:	4b37      	ldr	r3, [pc, #220]	; (80051dc <myTask+0x2a64>)
 80050fe:	2206      	movs	r2, #6
 8005100:	701a      	strb	r2, [r3, #0]
					last_state = r_fc;
 8005102:	4b37      	ldr	r3, [pc, #220]	; (80051e0 <myTask+0x2a68>)
 8005104:	220c      	movs	r2, #12
 8005106:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;

					state_home = save2;
					last_state = l_bw;
				}
				break;
 8005108:	e05c      	b.n	80051c4 <myTask+0x2a4c>
				else if(switchDown()){
 800510a:	f002 fb57 	bl	80077bc <switchDown>
 800510e:	4603      	mov	r3, r0
 8005110:	2b00      	cmp	r3, #0
 8005112:	d01b      	beq.n	800514c <myTask+0x29d4>
					band_selected = 1;
 8005114:	4b33      	ldr	r3, [pc, #204]	; (80051e4 <myTask+0x2a6c>)
 8005116:	2201      	movs	r2, #1
 8005118:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 800511a:	4b33      	ldr	r3, [pc, #204]	; (80051e8 <myTask+0x2a70>)
 800511c:	2200      	movs	r2, #0
 800511e:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8005120:	4b32      	ldr	r3, [pc, #200]	; (80051ec <myTask+0x2a74>)
 8005122:	2200      	movs	r2, #0
 8005124:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8005126:	4b32      	ldr	r3, [pc, #200]	; (80051f0 <myTask+0x2a78>)
 8005128:	2200      	movs	r2, #0
 800512a:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 800512c:	4b31      	ldr	r3, [pc, #196]	; (80051f4 <myTask+0x2a7c>)
 800512e:	2200      	movs	r2, #0
 8005130:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8005132:	4b31      	ldr	r3, [pc, #196]	; (80051f8 <myTask+0x2a80>)
 8005134:	2200      	movs	r2, #0
 8005136:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8005138:	4b30      	ldr	r3, [pc, #192]	; (80051fc <myTask+0x2a84>)
 800513a:	2200      	movs	r2, #0
 800513c:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 800513e:	4b27      	ldr	r3, [pc, #156]	; (80051dc <myTask+0x2a64>)
 8005140:	2206      	movs	r2, #6
 8005142:	701a      	strb	r2, [r3, #0]
					last_state = band;
 8005144:	4b26      	ldr	r3, [pc, #152]	; (80051e0 <myTask+0x2a68>)
 8005146:	2208      	movs	r2, #8
 8005148:	701a      	strb	r2, [r3, #0]
				break;
 800514a:	e03b      	b.n	80051c4 <myTask+0x2a4c>
				else if(switchLeft() || switchRight()){
 800514c:	f002 fb62 	bl	8007814 <switchLeft>
 8005150:	4603      	mov	r3, r0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d104      	bne.n	8005160 <myTask+0x29e8>
 8005156:	f002 fb89 	bl	800786c <switchRight>
 800515a:	4603      	mov	r3, r0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d031      	beq.n	80051c4 <myTask+0x2a4c>
					band_selected = 0;
 8005160:	4b20      	ldr	r3, [pc, #128]	; (80051e4 <myTask+0x2a6c>)
 8005162:	2200      	movs	r2, #0
 8005164:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8005166:	4b20      	ldr	r3, [pc, #128]	; (80051e8 <myTask+0x2a70>)
 8005168:	2200      	movs	r2, #0
 800516a:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 800516c:	4b1f      	ldr	r3, [pc, #124]	; (80051ec <myTask+0x2a74>)
 800516e:	2200      	movs	r2, #0
 8005170:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8005172:	4b1f      	ldr	r3, [pc, #124]	; (80051f0 <myTask+0x2a78>)
 8005174:	2200      	movs	r2, #0
 8005176:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8005178:	4b1e      	ldr	r3, [pc, #120]	; (80051f4 <myTask+0x2a7c>)
 800517a:	2200      	movs	r2, #0
 800517c:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 1;
 800517e:	4b1e      	ldr	r3, [pc, #120]	; (80051f8 <myTask+0x2a80>)
 8005180:	2201      	movs	r2, #1
 8005182:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8005184:	4b1d      	ldr	r3, [pc, #116]	; (80051fc <myTask+0x2a84>)
 8005186:	2200      	movs	r2, #0
 8005188:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 800518a:	4b14      	ldr	r3, [pc, #80]	; (80051dc <myTask+0x2a64>)
 800518c:	2206      	movs	r2, #6
 800518e:	701a      	strb	r2, [r3, #0]
					last_state = l_bw;
 8005190:	4b13      	ldr	r3, [pc, #76]	; (80051e0 <myTask+0x2a68>)
 8005192:	220d      	movs	r2, #13
 8005194:	701a      	strb	r2, [r3, #0]
				break;
 8005196:	e015      	b.n	80051c4 <myTask+0x2a4c>
			break;
 8005198:	bf00      	nop
 800519a:	e014      	b.n	80051c6 <myTask+0x2a4e>
			break;
 800519c:	bf00      	nop
 800519e:	e012      	b.n	80051c6 <myTask+0x2a4e>
			break;
 80051a0:	bf00      	nop
 80051a2:	e010      	b.n	80051c6 <myTask+0x2a4e>
			break;
 80051a4:	bf00      	nop
 80051a6:	e00e      	b.n	80051c6 <myTask+0x2a4e>
			break;
 80051a8:	bf00      	nop
 80051aa:	e00c      	b.n	80051c6 <myTask+0x2a4e>
				break;
 80051ac:	bf00      	nop
 80051ae:	e00a      	b.n	80051c6 <myTask+0x2a4e>
				break;
 80051b0:	bf00      	nop
 80051b2:	e008      	b.n	80051c6 <myTask+0x2a4e>
				break;
 80051b4:	bf00      	nop
 80051b6:	e006      	b.n	80051c6 <myTask+0x2a4e>
				break;
 80051b8:	bf00      	nop
 80051ba:	e004      	b.n	80051c6 <myTask+0x2a4e>
				break;
 80051bc:	bf00      	nop
 80051be:	e002      	b.n	80051c6 <myTask+0x2a4e>
				break;
 80051c0:	bf00      	nop
 80051c2:	e000      	b.n	80051c6 <myTask+0x2a4e>
				break;
 80051c4:	bf00      	nop
	}
}
 80051c6:	bf00      	nop
 80051c8:	3704      	adds	r7, #4
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd90      	pop	{r4, r7, pc}
 80051ce:	bf00      	nop
 80051d0:	200006b2 	.word	0x200006b2
 80051d4:	20000d04 	.word	0x20000d04
 80051d8:	200008dc 	.word	0x200008dc
 80051dc:	2000064c 	.word	0x2000064c
 80051e0:	20000001 	.word	0x20000001
 80051e4:	20000002 	.word	0x20000002
 80051e8:	2000021f 	.word	0x2000021f
 80051ec:	20000220 	.word	0x20000220
 80051f0:	20000221 	.word	0x20000221
 80051f4:	20000222 	.word	0x20000222
 80051f8:	20000223 	.word	0x20000223
 80051fc:	20000224 	.word	0x20000224

08005200 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8005200:	b480      	push	{r7}
 8005202:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8005204:	bf00      	nop
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr

0800520e <bytesToWrite>:
 *  Created on: Mar 11, 2021
 *      Author: Andi
 */
#include "myEEPROM.h"

uint16_t bytesToWrite(uint16_t size, uint16_t offset){
 800520e:	b480      	push	{r7}
 8005210:	b083      	sub	sp, #12
 8005212:	af00      	add	r7, sp, #0
 8005214:	4603      	mov	r3, r0
 8005216:	460a      	mov	r2, r1
 8005218:	80fb      	strh	r3, [r7, #6]
 800521a:	4613      	mov	r3, r2
 800521c:	80bb      	strh	r3, [r7, #4]
	if((size+offset)<32){
 800521e:	88fa      	ldrh	r2, [r7, #6]
 8005220:	88bb      	ldrh	r3, [r7, #4]
 8005222:	4413      	add	r3, r2
 8005224:	2b1f      	cmp	r3, #31
 8005226:	dc01      	bgt.n	800522c <bytesToWrite+0x1e>
		return size;
 8005228:	88fb      	ldrh	r3, [r7, #6]
 800522a:	e003      	b.n	8005234 <bytesToWrite+0x26>
	} else{
		return 32 - offset;
 800522c:	88bb      	ldrh	r3, [r7, #4]
 800522e:	f1c3 0320 	rsb	r3, r3, #32
 8005232:	b29b      	uxth	r3, r3
	}
}
 8005234:	4618      	mov	r0, r3
 8005236:	370c      	adds	r7, #12
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr

08005240 <EEPROM_Write>:

void EEPROM_Write(uint16_t page, uint16_t offset, uint8_t *pData, uint16_t size){
 8005240:	b580      	push	{r7, lr}
 8005242:	b08e      	sub	sp, #56	; 0x38
 8005244:	af04      	add	r7, sp, #16
 8005246:	60ba      	str	r2, [r7, #8]
 8005248:	461a      	mov	r2, r3
 800524a:	4603      	mov	r3, r0
 800524c:	81fb      	strh	r3, [r7, #14]
 800524e:	460b      	mov	r3, r1
 8005250:	81bb      	strh	r3, [r7, #12]
 8005252:	4613      	mov	r3, r2
 8005254:	80fb      	strh	r3, [r7, #6]
	int pAddrPos = log(32)/log(2);
 8005256:	2305      	movs	r3, #5
 8005258:	61fb      	str	r3, [r7, #28]

	uint16_t startPage = page;
 800525a:	89fb      	ldrh	r3, [r7, #14]
 800525c:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t endPage = page + ((size+offset)/32);
 800525e:	88fa      	ldrh	r2, [r7, #6]
 8005260:	89bb      	ldrh	r3, [r7, #12]
 8005262:	4413      	add	r3, r2
 8005264:	2b00      	cmp	r3, #0
 8005266:	da00      	bge.n	800526a <EEPROM_Write+0x2a>
 8005268:	331f      	adds	r3, #31
 800526a:	115b      	asrs	r3, r3, #5
 800526c:	b29a      	uxth	r2, r3
 800526e:	89fb      	ldrh	r3, [r7, #14]
 8005270:	4413      	add	r3, r2
 8005272:	837b      	strh	r3, [r7, #26]

	uint16_t numOfPages = endPage - startPage;
 8005274:	8b7a      	ldrh	r2, [r7, #26]
 8005276:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005278:	1ad3      	subs	r3, r2, r3
 800527a:	833b      	strh	r3, [r7, #24]
	uint16_t pos = 0;
 800527c:	2300      	movs	r3, #0
 800527e:	84bb      	strh	r3, [r7, #36]	; 0x24

	for(int16_t i=0; i<numOfPages; i++){
 8005280:	2300      	movs	r3, #0
 8005282:	847b      	strh	r3, [r7, #34]	; 0x22
 8005284:	e034      	b.n	80052f0 <EEPROM_Write+0xb0>
		uint16_t MemAddress = startPage << (pAddrPos | offset);
 8005286:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005288:	89b9      	ldrh	r1, [r7, #12]
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	430b      	orrs	r3, r1
 800528e:	fa02 f303 	lsl.w	r3, r2, r3
 8005292:	82fb      	strh	r3, [r7, #22]
		uint16_t bytesRemaining = bytesToWrite(size, offset);
 8005294:	89ba      	ldrh	r2, [r7, #12]
 8005296:	88fb      	ldrh	r3, [r7, #6]
 8005298:	4611      	mov	r1, r2
 800529a:	4618      	mov	r0, r3
 800529c:	f7ff ffb7 	bl	800520e <bytesToWrite>
 80052a0:	4603      	mov	r3, r0
 80052a2:	82bb      	strh	r3, [r7, #20]

		HAL_I2C_Mem_Write(&hi2c3, 0xA0, MemAddress, I2C_MEMADD_SIZE_16BIT, &pData[pos], bytesRemaining, 1000);
 80052a4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80052a6:	68ba      	ldr	r2, [r7, #8]
 80052a8:	4413      	add	r3, r2
 80052aa:	8af9      	ldrh	r1, [r7, #22]
 80052ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80052b0:	9202      	str	r2, [sp, #8]
 80052b2:	8aba      	ldrh	r2, [r7, #20]
 80052b4:	9201      	str	r2, [sp, #4]
 80052b6:	9300      	str	r3, [sp, #0]
 80052b8:	2310      	movs	r3, #16
 80052ba:	460a      	mov	r2, r1
 80052bc:	21a0      	movs	r1, #160	; 0xa0
 80052be:	4811      	ldr	r0, [pc, #68]	; (8005304 <EEPROM_Write+0xc4>)
 80052c0:	f003 ffce 	bl	8009260 <HAL_I2C_Mem_Write>

		startPage += 1;
 80052c4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80052c6:	3301      	adds	r3, #1
 80052c8:	84fb      	strh	r3, [r7, #38]	; 0x26
		offset = 0;
 80052ca:	2300      	movs	r3, #0
 80052cc:	81bb      	strh	r3, [r7, #12]

		size = size - bytesRemaining;
 80052ce:	88fa      	ldrh	r2, [r7, #6]
 80052d0:	8abb      	ldrh	r3, [r7, #20]
 80052d2:	1ad3      	subs	r3, r2, r3
 80052d4:	80fb      	strh	r3, [r7, #6]
		pos += bytesRemaining;
 80052d6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80052d8:	8abb      	ldrh	r3, [r7, #20]
 80052da:	4413      	add	r3, r2
 80052dc:	84bb      	strh	r3, [r7, #36]	; 0x24

		HAL_Delay(5);
 80052de:	2005      	movs	r0, #5
 80052e0:	f002 ff00 	bl	80080e4 <HAL_Delay>
	for(int16_t i=0; i<numOfPages; i++){
 80052e4:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80052e8:	b29b      	uxth	r3, r3
 80052ea:	3301      	adds	r3, #1
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	847b      	strh	r3, [r7, #34]	; 0x22
 80052f0:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 80052f4:	8b3b      	ldrh	r3, [r7, #24]
 80052f6:	429a      	cmp	r2, r3
 80052f8:	dbc5      	blt.n	8005286 <EEPROM_Write+0x46>
	}
}
 80052fa:	bf00      	nop
 80052fc:	3728      	adds	r7, #40	; 0x28
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}
 8005302:	bf00      	nop
 8005304:	20000654 	.word	0x20000654

08005308 <EEPROM_Read>:

void EEPROM_Read(uint16_t page, uint16_t offset, uint8_t *pData, uint16_t size){
 8005308:	b580      	push	{r7, lr}
 800530a:	b08c      	sub	sp, #48	; 0x30
 800530c:	af04      	add	r7, sp, #16
 800530e:	60ba      	str	r2, [r7, #8]
 8005310:	461a      	mov	r2, r3
 8005312:	4603      	mov	r3, r0
 8005314:	81fb      	strh	r3, [r7, #14]
 8005316:	460b      	mov	r3, r1
 8005318:	81bb      	strh	r3, [r7, #12]
 800531a:	4613      	mov	r3, r2
 800531c:	80fb      	strh	r3, [r7, #6]
	int16_t pAddrPos = log(PAGE_SIZE)/log(2);
 800531e:	2305      	movs	r3, #5
 8005320:	833b      	strh	r3, [r7, #24]

	uint16_t startPage = page;
 8005322:	89fb      	ldrh	r3, [r7, #14]
 8005324:	83fb      	strh	r3, [r7, #30]
	uint16_t endPage = page + ((size+offset)/PAGE_SIZE);
 8005326:	88fa      	ldrh	r2, [r7, #6]
 8005328:	89bb      	ldrh	r3, [r7, #12]
 800532a:	4413      	add	r3, r2
 800532c:	2b00      	cmp	r3, #0
 800532e:	da00      	bge.n	8005332 <EEPROM_Read+0x2a>
 8005330:	331f      	adds	r3, #31
 8005332:	115b      	asrs	r3, r3, #5
 8005334:	b29a      	uxth	r2, r3
 8005336:	89fb      	ldrh	r3, [r7, #14]
 8005338:	4413      	add	r3, r2
 800533a:	82fb      	strh	r3, [r7, #22]

	uint16_t numOfPages = endPage - startPage;
 800533c:	8afa      	ldrh	r2, [r7, #22]
 800533e:	8bfb      	ldrh	r3, [r7, #30]
 8005340:	1ad3      	subs	r3, r2, r3
 8005342:	82bb      	strh	r3, [r7, #20]
	uint16_t pos = 0;
 8005344:	2300      	movs	r3, #0
 8005346:	83bb      	strh	r3, [r7, #28]

	for(int16_t i=0; i<numOfPages; i++){
 8005348:	2300      	movs	r3, #0
 800534a:	837b      	strh	r3, [r7, #26]
 800534c:	e032      	b.n	80053b4 <EEPROM_Read+0xac>
		uint16_t MemAddress = startPage << (pAddrPos | offset);
 800534e:	8bfa      	ldrh	r2, [r7, #30]
 8005350:	f9b7 1018 	ldrsh.w	r1, [r7, #24]
 8005354:	89bb      	ldrh	r3, [r7, #12]
 8005356:	430b      	orrs	r3, r1
 8005358:	fa02 f303 	lsl.w	r3, r2, r3
 800535c:	827b      	strh	r3, [r7, #18]
		uint16_t bytesRemaining = bytesToWrite(size, offset);
 800535e:	89ba      	ldrh	r2, [r7, #12]
 8005360:	88fb      	ldrh	r3, [r7, #6]
 8005362:	4611      	mov	r1, r2
 8005364:	4618      	mov	r0, r3
 8005366:	f7ff ff52 	bl	800520e <bytesToWrite>
 800536a:	4603      	mov	r3, r0
 800536c:	823b      	strh	r3, [r7, #16]

		HAL_I2C_Mem_Read(&hi2c3, EEPROM_ADDR, MemAddress, I2C_MEMADD_SIZE_16BIT, &pData[pos], bytesRemaining, 1000);
 800536e:	8bbb      	ldrh	r3, [r7, #28]
 8005370:	68ba      	ldr	r2, [r7, #8]
 8005372:	4413      	add	r3, r2
 8005374:	8a79      	ldrh	r1, [r7, #18]
 8005376:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800537a:	9202      	str	r2, [sp, #8]
 800537c:	8a3a      	ldrh	r2, [r7, #16]
 800537e:	9201      	str	r2, [sp, #4]
 8005380:	9300      	str	r3, [sp, #0]
 8005382:	2310      	movs	r3, #16
 8005384:	460a      	mov	r2, r1
 8005386:	21a0      	movs	r1, #160	; 0xa0
 8005388:	480f      	ldr	r0, [pc, #60]	; (80053c8 <EEPROM_Read+0xc0>)
 800538a:	f004 f863 	bl	8009454 <HAL_I2C_Mem_Read>

		startPage += 1;
 800538e:	8bfb      	ldrh	r3, [r7, #30]
 8005390:	3301      	adds	r3, #1
 8005392:	83fb      	strh	r3, [r7, #30]
		offset = 0;
 8005394:	2300      	movs	r3, #0
 8005396:	81bb      	strh	r3, [r7, #12]
		size = size - bytesRemaining;
 8005398:	88fa      	ldrh	r2, [r7, #6]
 800539a:	8a3b      	ldrh	r3, [r7, #16]
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	80fb      	strh	r3, [r7, #6]
		pos  = pos + bytesRemaining;
 80053a0:	8bba      	ldrh	r2, [r7, #28]
 80053a2:	8a3b      	ldrh	r3, [r7, #16]
 80053a4:	4413      	add	r3, r2
 80053a6:	83bb      	strh	r3, [r7, #28]
	for(int16_t i=0; i<numOfPages; i++){
 80053a8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80053ac:	b29b      	uxth	r3, r3
 80053ae:	3301      	adds	r3, #1
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	837b      	strh	r3, [r7, #26]
 80053b4:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 80053b8:	8abb      	ldrh	r3, [r7, #20]
 80053ba:	429a      	cmp	r2, r3
 80053bc:	dbc7      	blt.n	800534e <EEPROM_Read+0x46>
	}
}
 80053be:	bf00      	nop
 80053c0:	3720      	adds	r7, #32
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	bf00      	nop
 80053c8:	20000654 	.word	0x20000654

080053cc <EEPROM_WriteByte>:

void EEPROM_WriteByte(uint16_t page, uint16_t address, uint8_t *pData){
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b088      	sub	sp, #32
 80053d0:	af04      	add	r7, sp, #16
 80053d2:	4603      	mov	r3, r0
 80053d4:	603a      	str	r2, [r7, #0]
 80053d6:	80fb      	strh	r3, [r7, #6]
 80053d8:	460b      	mov	r3, r1
 80053da:	80bb      	strh	r3, [r7, #4]
	int16_t pAddrPos = log(PAGE_SIZE)/log(2);
 80053dc:	2305      	movs	r3, #5
 80053de:	81fb      	strh	r3, [r7, #14]

	uint16_t MemAddress = page << pAddrPos;
 80053e0:	88fa      	ldrh	r2, [r7, #6]
 80053e2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80053e6:	fa02 f303 	lsl.w	r3, r2, r3
 80053ea:	81bb      	strh	r3, [r7, #12]

	HAL_I2C_Mem_Write(&hi2c3, EEPROM_ADDR, MemAddress, I2C_MEMADD_SIZE_16BIT, pData, 1, 1000);
 80053ec:	89ba      	ldrh	r2, [r7, #12]
 80053ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80053f2:	9302      	str	r3, [sp, #8]
 80053f4:	2301      	movs	r3, #1
 80053f6:	9301      	str	r3, [sp, #4]
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	9300      	str	r3, [sp, #0]
 80053fc:	2310      	movs	r3, #16
 80053fe:	21a0      	movs	r1, #160	; 0xa0
 8005400:	4804      	ldr	r0, [pc, #16]	; (8005414 <EEPROM_WriteByte+0x48>)
 8005402:	f003 ff2d 	bl	8009260 <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 8005406:	2005      	movs	r0, #5
 8005408:	f002 fe6c 	bl	80080e4 <HAL_Delay>
}
 800540c:	bf00      	nop
 800540e:	3710      	adds	r7, #16
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}
 8005414:	20000654 	.word	0x20000654

08005418 <EEPROM_ReadByte>:

void EEPROM_ReadByte(uint16_t page, uint16_t address, uint8_t *pData){
 8005418:	b580      	push	{r7, lr}
 800541a:	b088      	sub	sp, #32
 800541c:	af04      	add	r7, sp, #16
 800541e:	4603      	mov	r3, r0
 8005420:	603a      	str	r2, [r7, #0]
 8005422:	80fb      	strh	r3, [r7, #6]
 8005424:	460b      	mov	r3, r1
 8005426:	80bb      	strh	r3, [r7, #4]
	int16_t pAddrPos = log(PAGE_SIZE)/log(2);
 8005428:	2305      	movs	r3, #5
 800542a:	81fb      	strh	r3, [r7, #14]

	uint16_t MemAddress = page << pAddrPos;
 800542c:	88fa      	ldrh	r2, [r7, #6]
 800542e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005432:	fa02 f303 	lsl.w	r3, r2, r3
 8005436:	81bb      	strh	r3, [r7, #12]

	HAL_I2C_Mem_Read(&hi2c3, EEPROM_ADDR, MemAddress, I2C_MEMADD_SIZE_16BIT, pData, 1, 1000);
 8005438:	89ba      	ldrh	r2, [r7, #12]
 800543a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800543e:	9302      	str	r3, [sp, #8]
 8005440:	2301      	movs	r3, #1
 8005442:	9301      	str	r3, [sp, #4]
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	9300      	str	r3, [sp, #0]
 8005448:	2310      	movs	r3, #16
 800544a:	21a0      	movs	r1, #160	; 0xa0
 800544c:	4803      	ldr	r0, [pc, #12]	; (800545c <EEPROM_ReadByte+0x44>)
 800544e:	f004 f801 	bl	8009454 <HAL_I2C_Mem_Read>
}
 8005452:	bf00      	nop
 8005454:	3710      	adds	r7, #16
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}
 800545a:	bf00      	nop
 800545c:	20000654 	.word	0x20000654

08005460 <shelv>:
 */

#include "myFilter.h"


void shelv(float *pCoeffs, _Bool type, float gain, float fc, float fs){
 8005460:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005464:	b08b      	sub	sp, #44	; 0x2c
 8005466:	af00      	add	r7, sp, #0
 8005468:	6178      	str	r0, [r7, #20]
 800546a:	460b      	mov	r3, r1
 800546c:	ed87 0a03 	vstr	s0, [r7, #12]
 8005470:	edc7 0a02 	vstr	s1, [r7, #8]
 8005474:	ed87 1a01 	vstr	s2, [r7, #4]
 8005478:	74fb      	strb	r3, [r7, #19]
	float cf_PI = 3.14159265359;
 800547a:	4bcf      	ldr	r3, [pc, #828]	; (80057b8 <shelv+0x358>)
 800547c:	627b      	str	r3, [r7, #36]	; 0x24
	float V = pow(10,gain/20.0);
 800547e:	68f8      	ldr	r0, [r7, #12]
 8005480:	f7fb f872 	bl	8000568 <__aeabi_f2d>
 8005484:	f04f 0200 	mov.w	r2, #0
 8005488:	4bcc      	ldr	r3, [pc, #816]	; (80057bc <shelv+0x35c>)
 800548a:	f7fb f9ef 	bl	800086c <__aeabi_ddiv>
 800548e:	4603      	mov	r3, r0
 8005490:	460c      	mov	r4, r1
 8005492:	ec44 3b17 	vmov	d7, r3, r4
 8005496:	eeb0 1a47 	vmov.f32	s2, s14
 800549a:	eef0 1a67 	vmov.f32	s3, s15
 800549e:	ed9f 0bc2 	vldr	d0, [pc, #776]	; 80057a8 <shelv+0x348>
 80054a2:	f00b f9a5 	bl	80107f0 <pow>
 80054a6:	ec54 3b10 	vmov	r3, r4, d0
 80054aa:	4618      	mov	r0, r3
 80054ac:	4621      	mov	r1, r4
 80054ae:	f7fb fbab 	bl	8000c08 <__aeabi_d2f>
 80054b2:	4603      	mov	r3, r0
 80054b4:	623b      	str	r3, [r7, #32]
	float K = tan(cf_PI*fc/fs);
 80054b6:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80054ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80054be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80054c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80054c6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80054ca:	ee16 0a90 	vmov	r0, s13
 80054ce:	f7fb f84b 	bl	8000568 <__aeabi_f2d>
 80054d2:	4603      	mov	r3, r0
 80054d4:	460c      	mov	r4, r1
 80054d6:	ec44 3b10 	vmov	d0, r3, r4
 80054da:	f00b f959 	bl	8010790 <tan>
 80054de:	ec54 3b10 	vmov	r3, r4, d0
 80054e2:	4618      	mov	r0, r3
 80054e4:	4621      	mov	r1, r4
 80054e6:	f7fb fb8f 	bl	8000c08 <__aeabi_d2f>
 80054ea:	4603      	mov	r3, r0
 80054ec:	61fb      	str	r3, [r7, #28]
	float norm = 0;
 80054ee:	f04f 0300 	mov.w	r3, #0
 80054f2:	61bb      	str	r3, [r7, #24]

	/* Low Shelving Filter*/
	if(!type){
 80054f4:	7cfb      	ldrb	r3, [r7, #19]
 80054f6:	f083 0301 	eor.w	r3, r3, #1
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	f000 82dd 	beq.w	8005abc <shelv+0x65c>
		/* Boost*/
		if(gain > 0){
 8005502:	edd7 7a03 	vldr	s15, [r7, #12]
 8005506:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800550a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800550e:	f340 8159 	ble.w	80057c4 <shelv+0x364>
			norm = 1.0f / (1 + sqrt(2) * K + K * K);
 8005512:	69f8      	ldr	r0, [r7, #28]
 8005514:	f7fb f828 	bl	8000568 <__aeabi_f2d>
 8005518:	a3a5      	add	r3, pc, #660	; (adr r3, 80057b0 <shelv+0x350>)
 800551a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800551e:	f7fb f87b 	bl	8000618 <__aeabi_dmul>
 8005522:	4603      	mov	r3, r0
 8005524:	460c      	mov	r4, r1
 8005526:	4618      	mov	r0, r3
 8005528:	4621      	mov	r1, r4
 800552a:	f04f 0200 	mov.w	r2, #0
 800552e:	4ba4      	ldr	r3, [pc, #656]	; (80057c0 <shelv+0x360>)
 8005530:	f7fa febc 	bl	80002ac <__adddf3>
 8005534:	4603      	mov	r3, r0
 8005536:	460c      	mov	r4, r1
 8005538:	4625      	mov	r5, r4
 800553a:	461c      	mov	r4, r3
 800553c:	ed97 7a07 	vldr	s14, [r7, #28]
 8005540:	edd7 7a07 	vldr	s15, [r7, #28]
 8005544:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005548:	ee17 0a90 	vmov	r0, s15
 800554c:	f7fb f80c 	bl	8000568 <__aeabi_f2d>
 8005550:	4602      	mov	r2, r0
 8005552:	460b      	mov	r3, r1
 8005554:	4620      	mov	r0, r4
 8005556:	4629      	mov	r1, r5
 8005558:	f7fa fea8 	bl	80002ac <__adddf3>
 800555c:	4603      	mov	r3, r0
 800555e:	460c      	mov	r4, r1
 8005560:	461a      	mov	r2, r3
 8005562:	4623      	mov	r3, r4
 8005564:	f04f 0000 	mov.w	r0, #0
 8005568:	4995      	ldr	r1, [pc, #596]	; (80057c0 <shelv+0x360>)
 800556a:	f7fb f97f 	bl	800086c <__aeabi_ddiv>
 800556e:	4603      	mov	r3, r0
 8005570:	460c      	mov	r4, r1
 8005572:	4618      	mov	r0, r3
 8005574:	4621      	mov	r1, r4
 8005576:	f7fb fb47 	bl	8000c08 <__aeabi_d2f>
 800557a:	4603      	mov	r3, r0
 800557c:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (1 + sqrt(2*V)*K + V * K * K) * norm;
 800557e:	edd7 7a08 	vldr	s15, [r7, #32]
 8005582:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005586:	ee17 0a90 	vmov	r0, s15
 800558a:	f7fa ffed 	bl	8000568 <__aeabi_f2d>
 800558e:	4603      	mov	r3, r0
 8005590:	460c      	mov	r4, r1
 8005592:	ec44 3b10 	vmov	d0, r3, r4
 8005596:	f00b fa9b 	bl	8010ad0 <sqrt>
 800559a:	ec56 5b10 	vmov	r5, r6, d0
 800559e:	69f8      	ldr	r0, [r7, #28]
 80055a0:	f7fa ffe2 	bl	8000568 <__aeabi_f2d>
 80055a4:	4603      	mov	r3, r0
 80055a6:	460c      	mov	r4, r1
 80055a8:	461a      	mov	r2, r3
 80055aa:	4623      	mov	r3, r4
 80055ac:	4628      	mov	r0, r5
 80055ae:	4631      	mov	r1, r6
 80055b0:	f7fb f832 	bl	8000618 <__aeabi_dmul>
 80055b4:	4603      	mov	r3, r0
 80055b6:	460c      	mov	r4, r1
 80055b8:	4618      	mov	r0, r3
 80055ba:	4621      	mov	r1, r4
 80055bc:	f04f 0200 	mov.w	r2, #0
 80055c0:	4b7f      	ldr	r3, [pc, #508]	; (80057c0 <shelv+0x360>)
 80055c2:	f7fa fe73 	bl	80002ac <__adddf3>
 80055c6:	4603      	mov	r3, r0
 80055c8:	460c      	mov	r4, r1
 80055ca:	4625      	mov	r5, r4
 80055cc:	461c      	mov	r4, r3
 80055ce:	ed97 7a08 	vldr	s14, [r7, #32]
 80055d2:	edd7 7a07 	vldr	s15, [r7, #28]
 80055d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80055da:	edd7 7a07 	vldr	s15, [r7, #28]
 80055de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055e2:	ee17 0a90 	vmov	r0, s15
 80055e6:	f7fa ffbf 	bl	8000568 <__aeabi_f2d>
 80055ea:	4602      	mov	r2, r0
 80055ec:	460b      	mov	r3, r1
 80055ee:	4620      	mov	r0, r4
 80055f0:	4629      	mov	r1, r5
 80055f2:	f7fa fe5b 	bl	80002ac <__adddf3>
 80055f6:	4603      	mov	r3, r0
 80055f8:	460c      	mov	r4, r1
 80055fa:	4625      	mov	r5, r4
 80055fc:	461c      	mov	r4, r3
 80055fe:	69b8      	ldr	r0, [r7, #24]
 8005600:	f7fa ffb2 	bl	8000568 <__aeabi_f2d>
 8005604:	4602      	mov	r2, r0
 8005606:	460b      	mov	r3, r1
 8005608:	4620      	mov	r0, r4
 800560a:	4629      	mov	r1, r5
 800560c:	f7fb f804 	bl	8000618 <__aeabi_dmul>
 8005610:	4603      	mov	r3, r0
 8005612:	460c      	mov	r4, r1
 8005614:	4618      	mov	r0, r3
 8005616:	4621      	mov	r1, r4
 8005618:	f7fb faf6 	bl	8000c08 <__aeabi_d2f>
 800561c:	4602      	mov	r2, r0
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * (V * K * K - 1)) * norm;
 8005622:	ed97 7a08 	vldr	s14, [r7, #32]
 8005626:	edd7 7a07 	vldr	s15, [r7, #28]
 800562a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800562e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005632:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005636:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800563a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800563e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	3304      	adds	r3, #4
 8005646:	edd7 7a06 	vldr	s15, [r7, #24]
 800564a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800564e:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (1 - sqrt(2*V)*K + V * K * K) * norm;
 8005652:	edd7 7a08 	vldr	s15, [r7, #32]
 8005656:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800565a:	ee17 0a90 	vmov	r0, s15
 800565e:	f7fa ff83 	bl	8000568 <__aeabi_f2d>
 8005662:	4603      	mov	r3, r0
 8005664:	460c      	mov	r4, r1
 8005666:	ec44 3b10 	vmov	d0, r3, r4
 800566a:	f00b fa31 	bl	8010ad0 <sqrt>
 800566e:	ec56 5b10 	vmov	r5, r6, d0
 8005672:	69f8      	ldr	r0, [r7, #28]
 8005674:	f7fa ff78 	bl	8000568 <__aeabi_f2d>
 8005678:	4603      	mov	r3, r0
 800567a:	460c      	mov	r4, r1
 800567c:	461a      	mov	r2, r3
 800567e:	4623      	mov	r3, r4
 8005680:	4628      	mov	r0, r5
 8005682:	4631      	mov	r1, r6
 8005684:	f7fa ffc8 	bl	8000618 <__aeabi_dmul>
 8005688:	4603      	mov	r3, r0
 800568a:	460c      	mov	r4, r1
 800568c:	461a      	mov	r2, r3
 800568e:	4623      	mov	r3, r4
 8005690:	f04f 0000 	mov.w	r0, #0
 8005694:	494a      	ldr	r1, [pc, #296]	; (80057c0 <shelv+0x360>)
 8005696:	f7fa fe07 	bl	80002a8 <__aeabi_dsub>
 800569a:	4603      	mov	r3, r0
 800569c:	460c      	mov	r4, r1
 800569e:	4625      	mov	r5, r4
 80056a0:	461c      	mov	r4, r3
 80056a2:	ed97 7a08 	vldr	s14, [r7, #32]
 80056a6:	edd7 7a07 	vldr	s15, [r7, #28]
 80056aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80056ae:	edd7 7a07 	vldr	s15, [r7, #28]
 80056b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056b6:	ee17 0a90 	vmov	r0, s15
 80056ba:	f7fa ff55 	bl	8000568 <__aeabi_f2d>
 80056be:	4602      	mov	r2, r0
 80056c0:	460b      	mov	r3, r1
 80056c2:	4620      	mov	r0, r4
 80056c4:	4629      	mov	r1, r5
 80056c6:	f7fa fdf1 	bl	80002ac <__adddf3>
 80056ca:	4603      	mov	r3, r0
 80056cc:	460c      	mov	r4, r1
 80056ce:	4625      	mov	r5, r4
 80056d0:	461c      	mov	r4, r3
 80056d2:	69b8      	ldr	r0, [r7, #24]
 80056d4:	f7fa ff48 	bl	8000568 <__aeabi_f2d>
 80056d8:	4602      	mov	r2, r0
 80056da:	460b      	mov	r3, r1
 80056dc:	4620      	mov	r0, r4
 80056de:	4629      	mov	r1, r5
 80056e0:	f7fa ff9a 	bl	8000618 <__aeabi_dmul>
 80056e4:	4603      	mov	r3, r0
 80056e6:	460c      	mov	r4, r1
 80056e8:	4619      	mov	r1, r3
 80056ea:	4622      	mov	r2, r4
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	f103 0408 	add.w	r4, r3, #8
 80056f2:	4608      	mov	r0, r1
 80056f4:	4611      	mov	r1, r2
 80056f6:	f7fb fa87 	bl	8000c08 <__aeabi_d2f>
 80056fa:	4603      	mov	r3, r0
 80056fc:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (K * K - 1)) * norm;
 80056fe:	ed97 7a07 	vldr	s14, [r7, #28]
 8005702:	edd7 7a07 	vldr	s15, [r7, #28]
 8005706:	ee67 7a27 	vmul.f32	s15, s14, s15
 800570a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800570e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005712:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	330c      	adds	r3, #12
 800571a:	edd7 7a06 	vldr	s15, [r7, #24]
 800571e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005722:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (1 - sqrt(2) * K + K * K) * norm;
 8005726:	69f8      	ldr	r0, [r7, #28]
 8005728:	f7fa ff1e 	bl	8000568 <__aeabi_f2d>
 800572c:	a320      	add	r3, pc, #128	; (adr r3, 80057b0 <shelv+0x350>)
 800572e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005732:	f7fa ff71 	bl	8000618 <__aeabi_dmul>
 8005736:	4603      	mov	r3, r0
 8005738:	460c      	mov	r4, r1
 800573a:	461a      	mov	r2, r3
 800573c:	4623      	mov	r3, r4
 800573e:	f04f 0000 	mov.w	r0, #0
 8005742:	491f      	ldr	r1, [pc, #124]	; (80057c0 <shelv+0x360>)
 8005744:	f7fa fdb0 	bl	80002a8 <__aeabi_dsub>
 8005748:	4603      	mov	r3, r0
 800574a:	460c      	mov	r4, r1
 800574c:	4625      	mov	r5, r4
 800574e:	461c      	mov	r4, r3
 8005750:	ed97 7a07 	vldr	s14, [r7, #28]
 8005754:	edd7 7a07 	vldr	s15, [r7, #28]
 8005758:	ee67 7a27 	vmul.f32	s15, s14, s15
 800575c:	ee17 0a90 	vmov	r0, s15
 8005760:	f7fa ff02 	bl	8000568 <__aeabi_f2d>
 8005764:	4602      	mov	r2, r0
 8005766:	460b      	mov	r3, r1
 8005768:	4620      	mov	r0, r4
 800576a:	4629      	mov	r1, r5
 800576c:	f7fa fd9e 	bl	80002ac <__adddf3>
 8005770:	4603      	mov	r3, r0
 8005772:	460c      	mov	r4, r1
 8005774:	4625      	mov	r5, r4
 8005776:	461c      	mov	r4, r3
 8005778:	69b8      	ldr	r0, [r7, #24]
 800577a:	f7fa fef5 	bl	8000568 <__aeabi_f2d>
 800577e:	4602      	mov	r2, r0
 8005780:	460b      	mov	r3, r1
 8005782:	4620      	mov	r0, r4
 8005784:	4629      	mov	r1, r5
 8005786:	f7fa ff47 	bl	8000618 <__aeabi_dmul>
 800578a:	4603      	mov	r3, r0
 800578c:	460c      	mov	r4, r1
 800578e:	4619      	mov	r1, r3
 8005790:	4622      	mov	r2, r4
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	f103 0410 	add.w	r4, r3, #16
 8005798:	4608      	mov	r0, r1
 800579a:	4611      	mov	r1, r2
 800579c:	f7fb fa34 	bl	8000c08 <__aeabi_d2f>
 80057a0:	4603      	mov	r3, r0
 80057a2:	6023      	str	r3, [r4, #0]
			pCoeffs[2] = 0.0f;
			pCoeffs[3] = 0.0f;
			pCoeffs[4] = 0.0f;
		}
	}
}
 80057a4:	f000 bc4a 	b.w	800603c <shelv+0xbdc>
 80057a8:	00000000 	.word	0x00000000
 80057ac:	40240000 	.word	0x40240000
 80057b0:	667f3bcd 	.word	0x667f3bcd
 80057b4:	3ff6a09e 	.word	0x3ff6a09e
 80057b8:	40490fdb 	.word	0x40490fdb
 80057bc:	40340000 	.word	0x40340000
 80057c0:	3ff00000 	.word	0x3ff00000
		else if(gain < 0){
 80057c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80057c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80057cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057d0:	f140 8156 	bpl.w	8005a80 <shelv+0x620>
			norm = 1.0f / (V + sqrt(2*V) * K + K * K);
 80057d4:	6a38      	ldr	r0, [r7, #32]
 80057d6:	f7fa fec7 	bl	8000568 <__aeabi_f2d>
 80057da:	4604      	mov	r4, r0
 80057dc:	460d      	mov	r5, r1
 80057de:	edd7 7a08 	vldr	s15, [r7, #32]
 80057e2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80057e6:	ee17 0a90 	vmov	r0, s15
 80057ea:	f7fa febd 	bl	8000568 <__aeabi_f2d>
 80057ee:	4602      	mov	r2, r0
 80057f0:	460b      	mov	r3, r1
 80057f2:	ec43 2b10 	vmov	d0, r2, r3
 80057f6:	f00b f96b 	bl	8010ad0 <sqrt>
 80057fa:	ec59 8b10 	vmov	r8, r9, d0
 80057fe:	69f8      	ldr	r0, [r7, #28]
 8005800:	f7fa feb2 	bl	8000568 <__aeabi_f2d>
 8005804:	4602      	mov	r2, r0
 8005806:	460b      	mov	r3, r1
 8005808:	4640      	mov	r0, r8
 800580a:	4649      	mov	r1, r9
 800580c:	f7fa ff04 	bl	8000618 <__aeabi_dmul>
 8005810:	4602      	mov	r2, r0
 8005812:	460b      	mov	r3, r1
 8005814:	4620      	mov	r0, r4
 8005816:	4629      	mov	r1, r5
 8005818:	f7fa fd48 	bl	80002ac <__adddf3>
 800581c:	4603      	mov	r3, r0
 800581e:	460c      	mov	r4, r1
 8005820:	4625      	mov	r5, r4
 8005822:	461c      	mov	r4, r3
 8005824:	ed97 7a07 	vldr	s14, [r7, #28]
 8005828:	edd7 7a07 	vldr	s15, [r7, #28]
 800582c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005830:	ee17 0a90 	vmov	r0, s15
 8005834:	f7fa fe98 	bl	8000568 <__aeabi_f2d>
 8005838:	4602      	mov	r2, r0
 800583a:	460b      	mov	r3, r1
 800583c:	4620      	mov	r0, r4
 800583e:	4629      	mov	r1, r5
 8005840:	f7fa fd34 	bl	80002ac <__adddf3>
 8005844:	4603      	mov	r3, r0
 8005846:	460c      	mov	r4, r1
 8005848:	461a      	mov	r2, r3
 800584a:	4623      	mov	r3, r4
 800584c:	f04f 0000 	mov.w	r0, #0
 8005850:	4999      	ldr	r1, [pc, #612]	; (8005ab8 <shelv+0x658>)
 8005852:	f7fb f80b 	bl	800086c <__aeabi_ddiv>
 8005856:	4603      	mov	r3, r0
 8005858:	460c      	mov	r4, r1
 800585a:	4618      	mov	r0, r3
 800585c:	4621      	mov	r1, r4
 800585e:	f7fb f9d3 	bl	8000c08 <__aeabi_d2f>
 8005862:	4603      	mov	r3, r0
 8005864:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (V * (1 + sqrt(2) * K + K * K)) * norm;
 8005866:	6a38      	ldr	r0, [r7, #32]
 8005868:	f7fa fe7e 	bl	8000568 <__aeabi_f2d>
 800586c:	4604      	mov	r4, r0
 800586e:	460d      	mov	r5, r1
 8005870:	69f8      	ldr	r0, [r7, #28]
 8005872:	f7fa fe79 	bl	8000568 <__aeabi_f2d>
 8005876:	a38e      	add	r3, pc, #568	; (adr r3, 8005ab0 <shelv+0x650>)
 8005878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800587c:	f7fa fecc 	bl	8000618 <__aeabi_dmul>
 8005880:	4602      	mov	r2, r0
 8005882:	460b      	mov	r3, r1
 8005884:	4610      	mov	r0, r2
 8005886:	4619      	mov	r1, r3
 8005888:	f04f 0200 	mov.w	r2, #0
 800588c:	4b8a      	ldr	r3, [pc, #552]	; (8005ab8 <shelv+0x658>)
 800588e:	f7fa fd0d 	bl	80002ac <__adddf3>
 8005892:	4602      	mov	r2, r0
 8005894:	460b      	mov	r3, r1
 8005896:	4690      	mov	r8, r2
 8005898:	4699      	mov	r9, r3
 800589a:	ed97 7a07 	vldr	s14, [r7, #28]
 800589e:	edd7 7a07 	vldr	s15, [r7, #28]
 80058a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058a6:	ee17 0a90 	vmov	r0, s15
 80058aa:	f7fa fe5d 	bl	8000568 <__aeabi_f2d>
 80058ae:	4602      	mov	r2, r0
 80058b0:	460b      	mov	r3, r1
 80058b2:	4640      	mov	r0, r8
 80058b4:	4649      	mov	r1, r9
 80058b6:	f7fa fcf9 	bl	80002ac <__adddf3>
 80058ba:	4602      	mov	r2, r0
 80058bc:	460b      	mov	r3, r1
 80058be:	4620      	mov	r0, r4
 80058c0:	4629      	mov	r1, r5
 80058c2:	f7fa fea9 	bl	8000618 <__aeabi_dmul>
 80058c6:	4603      	mov	r3, r0
 80058c8:	460c      	mov	r4, r1
 80058ca:	4625      	mov	r5, r4
 80058cc:	461c      	mov	r4, r3
 80058ce:	69b8      	ldr	r0, [r7, #24]
 80058d0:	f7fa fe4a 	bl	8000568 <__aeabi_f2d>
 80058d4:	4602      	mov	r2, r0
 80058d6:	460b      	mov	r3, r1
 80058d8:	4620      	mov	r0, r4
 80058da:	4629      	mov	r1, r5
 80058dc:	f7fa fe9c 	bl	8000618 <__aeabi_dmul>
 80058e0:	4603      	mov	r3, r0
 80058e2:	460c      	mov	r4, r1
 80058e4:	4618      	mov	r0, r3
 80058e6:	4621      	mov	r1, r4
 80058e8:	f7fb f98e 	bl	8000c08 <__aeabi_d2f>
 80058ec:	4602      	mov	r2, r0
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * V * (K * K - 1)) * norm;
 80058f2:	edd7 7a08 	vldr	s15, [r7, #32]
 80058f6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80058fa:	edd7 6a07 	vldr	s13, [r7, #28]
 80058fe:	edd7 7a07 	vldr	s15, [r7, #28]
 8005902:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005906:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800590a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800590e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	3304      	adds	r3, #4
 8005916:	edd7 7a06 	vldr	s15, [r7, #24]
 800591a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800591e:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (V * (1 - sqrt(2) * K + K * K)) * norm;
 8005922:	6a38      	ldr	r0, [r7, #32]
 8005924:	f7fa fe20 	bl	8000568 <__aeabi_f2d>
 8005928:	4604      	mov	r4, r0
 800592a:	460d      	mov	r5, r1
 800592c:	69f8      	ldr	r0, [r7, #28]
 800592e:	f7fa fe1b 	bl	8000568 <__aeabi_f2d>
 8005932:	a35f      	add	r3, pc, #380	; (adr r3, 8005ab0 <shelv+0x650>)
 8005934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005938:	f7fa fe6e 	bl	8000618 <__aeabi_dmul>
 800593c:	4602      	mov	r2, r0
 800593e:	460b      	mov	r3, r1
 8005940:	f04f 0000 	mov.w	r0, #0
 8005944:	495c      	ldr	r1, [pc, #368]	; (8005ab8 <shelv+0x658>)
 8005946:	f7fa fcaf 	bl	80002a8 <__aeabi_dsub>
 800594a:	4602      	mov	r2, r0
 800594c:	460b      	mov	r3, r1
 800594e:	4690      	mov	r8, r2
 8005950:	4699      	mov	r9, r3
 8005952:	ed97 7a07 	vldr	s14, [r7, #28]
 8005956:	edd7 7a07 	vldr	s15, [r7, #28]
 800595a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800595e:	ee17 0a90 	vmov	r0, s15
 8005962:	f7fa fe01 	bl	8000568 <__aeabi_f2d>
 8005966:	4602      	mov	r2, r0
 8005968:	460b      	mov	r3, r1
 800596a:	4640      	mov	r0, r8
 800596c:	4649      	mov	r1, r9
 800596e:	f7fa fc9d 	bl	80002ac <__adddf3>
 8005972:	4602      	mov	r2, r0
 8005974:	460b      	mov	r3, r1
 8005976:	4620      	mov	r0, r4
 8005978:	4629      	mov	r1, r5
 800597a:	f7fa fe4d 	bl	8000618 <__aeabi_dmul>
 800597e:	4603      	mov	r3, r0
 8005980:	460c      	mov	r4, r1
 8005982:	4625      	mov	r5, r4
 8005984:	461c      	mov	r4, r3
 8005986:	69b8      	ldr	r0, [r7, #24]
 8005988:	f7fa fdee 	bl	8000568 <__aeabi_f2d>
 800598c:	4602      	mov	r2, r0
 800598e:	460b      	mov	r3, r1
 8005990:	4620      	mov	r0, r4
 8005992:	4629      	mov	r1, r5
 8005994:	f7fa fe40 	bl	8000618 <__aeabi_dmul>
 8005998:	4603      	mov	r3, r0
 800599a:	460c      	mov	r4, r1
 800599c:	4619      	mov	r1, r3
 800599e:	4622      	mov	r2, r4
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	f103 0408 	add.w	r4, r3, #8
 80059a6:	4608      	mov	r0, r1
 80059a8:	4611      	mov	r1, r2
 80059aa:	f7fb f92d 	bl	8000c08 <__aeabi_d2f>
 80059ae:	4603      	mov	r3, r0
 80059b0:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (K * K - V) ) * norm;
 80059b2:	ed97 7a07 	vldr	s14, [r7, #28]
 80059b6:	edd7 7a07 	vldr	s15, [r7, #28]
 80059ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80059be:	edd7 7a08 	vldr	s15, [r7, #32]
 80059c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80059c6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	330c      	adds	r3, #12
 80059ce:	edd7 7a06 	vldr	s15, [r7, #24]
 80059d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059d6:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (V - sqrt(2 * V) * K + K * K) * norm;
 80059da:	6a38      	ldr	r0, [r7, #32]
 80059dc:	f7fa fdc4 	bl	8000568 <__aeabi_f2d>
 80059e0:	4604      	mov	r4, r0
 80059e2:	460d      	mov	r5, r1
 80059e4:	edd7 7a08 	vldr	s15, [r7, #32]
 80059e8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80059ec:	ee17 0a90 	vmov	r0, s15
 80059f0:	f7fa fdba 	bl	8000568 <__aeabi_f2d>
 80059f4:	4602      	mov	r2, r0
 80059f6:	460b      	mov	r3, r1
 80059f8:	ec43 2b10 	vmov	d0, r2, r3
 80059fc:	f00b f868 	bl	8010ad0 <sqrt>
 8005a00:	ec59 8b10 	vmov	r8, r9, d0
 8005a04:	69f8      	ldr	r0, [r7, #28]
 8005a06:	f7fa fdaf 	bl	8000568 <__aeabi_f2d>
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	460b      	mov	r3, r1
 8005a0e:	4640      	mov	r0, r8
 8005a10:	4649      	mov	r1, r9
 8005a12:	f7fa fe01 	bl	8000618 <__aeabi_dmul>
 8005a16:	4602      	mov	r2, r0
 8005a18:	460b      	mov	r3, r1
 8005a1a:	4620      	mov	r0, r4
 8005a1c:	4629      	mov	r1, r5
 8005a1e:	f7fa fc43 	bl	80002a8 <__aeabi_dsub>
 8005a22:	4603      	mov	r3, r0
 8005a24:	460c      	mov	r4, r1
 8005a26:	4625      	mov	r5, r4
 8005a28:	461c      	mov	r4, r3
 8005a2a:	ed97 7a07 	vldr	s14, [r7, #28]
 8005a2e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005a32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a36:	ee17 0a90 	vmov	r0, s15
 8005a3a:	f7fa fd95 	bl	8000568 <__aeabi_f2d>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	460b      	mov	r3, r1
 8005a42:	4620      	mov	r0, r4
 8005a44:	4629      	mov	r1, r5
 8005a46:	f7fa fc31 	bl	80002ac <__adddf3>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	460c      	mov	r4, r1
 8005a4e:	4625      	mov	r5, r4
 8005a50:	461c      	mov	r4, r3
 8005a52:	69b8      	ldr	r0, [r7, #24]
 8005a54:	f7fa fd88 	bl	8000568 <__aeabi_f2d>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	460b      	mov	r3, r1
 8005a5c:	4620      	mov	r0, r4
 8005a5e:	4629      	mov	r1, r5
 8005a60:	f7fa fdda 	bl	8000618 <__aeabi_dmul>
 8005a64:	4603      	mov	r3, r0
 8005a66:	460c      	mov	r4, r1
 8005a68:	4619      	mov	r1, r3
 8005a6a:	4622      	mov	r2, r4
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	f103 0410 	add.w	r4, r3, #16
 8005a72:	4608      	mov	r0, r1
 8005a74:	4611      	mov	r1, r2
 8005a76:	f7fb f8c7 	bl	8000c08 <__aeabi_d2f>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	6023      	str	r3, [r4, #0]
}
 8005a7e:	e2dd      	b.n	800603c <shelv+0xbdc>
			pCoeffs[0] = V;
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	6a3a      	ldr	r2, [r7, #32]
 8005a84:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = 0.0f;
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	3304      	adds	r3, #4
 8005a8a:	f04f 0200 	mov.w	r2, #0
 8005a8e:	601a      	str	r2, [r3, #0]
			pCoeffs[2] = 0.0f;
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	3308      	adds	r3, #8
 8005a94:	f04f 0200 	mov.w	r2, #0
 8005a98:	601a      	str	r2, [r3, #0]
			pCoeffs[3] = 0.0f;
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	330c      	adds	r3, #12
 8005a9e:	f04f 0200 	mov.w	r2, #0
 8005aa2:	601a      	str	r2, [r3, #0]
			pCoeffs[4] = 0.0f;
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	3310      	adds	r3, #16
 8005aa8:	f04f 0200 	mov.w	r2, #0
 8005aac:	601a      	str	r2, [r3, #0]
}
 8005aae:	e2c5      	b.n	800603c <shelv+0xbdc>
 8005ab0:	667f3bcd 	.word	0x667f3bcd
 8005ab4:	3ff6a09e 	.word	0x3ff6a09e
 8005ab8:	3ff00000 	.word	0x3ff00000
		if(gain > 0){
 8005abc:	edd7 7a03 	vldr	s15, [r7, #12]
 8005ac0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ac8:	f340 8130 	ble.w	8005d2c <shelv+0x8cc>
			norm = 1.0f / (1 + sqrt(2) * K + K * K);
 8005acc:	69f8      	ldr	r0, [r7, #28]
 8005ace:	f7fa fd4b 	bl	8000568 <__aeabi_f2d>
 8005ad2:	a3ed      	add	r3, pc, #948	; (adr r3, 8005e88 <shelv+0xa28>)
 8005ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ad8:	f7fa fd9e 	bl	8000618 <__aeabi_dmul>
 8005adc:	4603      	mov	r3, r0
 8005ade:	460c      	mov	r4, r1
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	4621      	mov	r1, r4
 8005ae4:	f04f 0200 	mov.w	r2, #0
 8005ae8:	4be9      	ldr	r3, [pc, #932]	; (8005e90 <shelv+0xa30>)
 8005aea:	f7fa fbdf 	bl	80002ac <__adddf3>
 8005aee:	4603      	mov	r3, r0
 8005af0:	460c      	mov	r4, r1
 8005af2:	4625      	mov	r5, r4
 8005af4:	461c      	mov	r4, r3
 8005af6:	ed97 7a07 	vldr	s14, [r7, #28]
 8005afa:	edd7 7a07 	vldr	s15, [r7, #28]
 8005afe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b02:	ee17 0a90 	vmov	r0, s15
 8005b06:	f7fa fd2f 	bl	8000568 <__aeabi_f2d>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	460b      	mov	r3, r1
 8005b0e:	4620      	mov	r0, r4
 8005b10:	4629      	mov	r1, r5
 8005b12:	f7fa fbcb 	bl	80002ac <__adddf3>
 8005b16:	4603      	mov	r3, r0
 8005b18:	460c      	mov	r4, r1
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	4623      	mov	r3, r4
 8005b1e:	f04f 0000 	mov.w	r0, #0
 8005b22:	49db      	ldr	r1, [pc, #876]	; (8005e90 <shelv+0xa30>)
 8005b24:	f7fa fea2 	bl	800086c <__aeabi_ddiv>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	460c      	mov	r4, r1
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	4621      	mov	r1, r4
 8005b30:	f7fb f86a 	bl	8000c08 <__aeabi_d2f>
 8005b34:	4603      	mov	r3, r0
 8005b36:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (V + sqrt(2 * V) * K + K * K) * norm;
 8005b38:	6a38      	ldr	r0, [r7, #32]
 8005b3a:	f7fa fd15 	bl	8000568 <__aeabi_f2d>
 8005b3e:	4604      	mov	r4, r0
 8005b40:	460d      	mov	r5, r1
 8005b42:	edd7 7a08 	vldr	s15, [r7, #32]
 8005b46:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005b4a:	ee17 0a90 	vmov	r0, s15
 8005b4e:	f7fa fd0b 	bl	8000568 <__aeabi_f2d>
 8005b52:	4602      	mov	r2, r0
 8005b54:	460b      	mov	r3, r1
 8005b56:	ec43 2b10 	vmov	d0, r2, r3
 8005b5a:	f00a ffb9 	bl	8010ad0 <sqrt>
 8005b5e:	ec59 8b10 	vmov	r8, r9, d0
 8005b62:	69f8      	ldr	r0, [r7, #28]
 8005b64:	f7fa fd00 	bl	8000568 <__aeabi_f2d>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	460b      	mov	r3, r1
 8005b6c:	4640      	mov	r0, r8
 8005b6e:	4649      	mov	r1, r9
 8005b70:	f7fa fd52 	bl	8000618 <__aeabi_dmul>
 8005b74:	4602      	mov	r2, r0
 8005b76:	460b      	mov	r3, r1
 8005b78:	4620      	mov	r0, r4
 8005b7a:	4629      	mov	r1, r5
 8005b7c:	f7fa fb96 	bl	80002ac <__adddf3>
 8005b80:	4603      	mov	r3, r0
 8005b82:	460c      	mov	r4, r1
 8005b84:	4625      	mov	r5, r4
 8005b86:	461c      	mov	r4, r3
 8005b88:	ed97 7a07 	vldr	s14, [r7, #28]
 8005b8c:	edd7 7a07 	vldr	s15, [r7, #28]
 8005b90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b94:	ee17 0a90 	vmov	r0, s15
 8005b98:	f7fa fce6 	bl	8000568 <__aeabi_f2d>
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	460b      	mov	r3, r1
 8005ba0:	4620      	mov	r0, r4
 8005ba2:	4629      	mov	r1, r5
 8005ba4:	f7fa fb82 	bl	80002ac <__adddf3>
 8005ba8:	4603      	mov	r3, r0
 8005baa:	460c      	mov	r4, r1
 8005bac:	4625      	mov	r5, r4
 8005bae:	461c      	mov	r4, r3
 8005bb0:	69b8      	ldr	r0, [r7, #24]
 8005bb2:	f7fa fcd9 	bl	8000568 <__aeabi_f2d>
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	460b      	mov	r3, r1
 8005bba:	4620      	mov	r0, r4
 8005bbc:	4629      	mov	r1, r5
 8005bbe:	f7fa fd2b 	bl	8000618 <__aeabi_dmul>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	460c      	mov	r4, r1
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	4621      	mov	r1, r4
 8005bca:	f7fb f81d 	bl	8000c08 <__aeabi_d2f>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * (K * K - V)) * norm;
 8005bd4:	ed97 7a07 	vldr	s14, [r7, #28]
 8005bd8:	edd7 7a07 	vldr	s15, [r7, #28]
 8005bdc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005be0:	edd7 7a08 	vldr	s15, [r7, #32]
 8005be4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005be8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	3304      	adds	r3, #4
 8005bf0:	edd7 7a06 	vldr	s15, [r7, #24]
 8005bf4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bf8:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (V - sqrt(2 * V) * K + K * K) * norm;
 8005bfc:	6a38      	ldr	r0, [r7, #32]
 8005bfe:	f7fa fcb3 	bl	8000568 <__aeabi_f2d>
 8005c02:	4604      	mov	r4, r0
 8005c04:	460d      	mov	r5, r1
 8005c06:	edd7 7a08 	vldr	s15, [r7, #32]
 8005c0a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005c0e:	ee17 0a90 	vmov	r0, s15
 8005c12:	f7fa fca9 	bl	8000568 <__aeabi_f2d>
 8005c16:	4602      	mov	r2, r0
 8005c18:	460b      	mov	r3, r1
 8005c1a:	ec43 2b10 	vmov	d0, r2, r3
 8005c1e:	f00a ff57 	bl	8010ad0 <sqrt>
 8005c22:	ec59 8b10 	vmov	r8, r9, d0
 8005c26:	69f8      	ldr	r0, [r7, #28]
 8005c28:	f7fa fc9e 	bl	8000568 <__aeabi_f2d>
 8005c2c:	4602      	mov	r2, r0
 8005c2e:	460b      	mov	r3, r1
 8005c30:	4640      	mov	r0, r8
 8005c32:	4649      	mov	r1, r9
 8005c34:	f7fa fcf0 	bl	8000618 <__aeabi_dmul>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	460b      	mov	r3, r1
 8005c3c:	4620      	mov	r0, r4
 8005c3e:	4629      	mov	r1, r5
 8005c40:	f7fa fb32 	bl	80002a8 <__aeabi_dsub>
 8005c44:	4603      	mov	r3, r0
 8005c46:	460c      	mov	r4, r1
 8005c48:	4625      	mov	r5, r4
 8005c4a:	461c      	mov	r4, r3
 8005c4c:	ed97 7a07 	vldr	s14, [r7, #28]
 8005c50:	edd7 7a07 	vldr	s15, [r7, #28]
 8005c54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c58:	ee17 0a90 	vmov	r0, s15
 8005c5c:	f7fa fc84 	bl	8000568 <__aeabi_f2d>
 8005c60:	4602      	mov	r2, r0
 8005c62:	460b      	mov	r3, r1
 8005c64:	4620      	mov	r0, r4
 8005c66:	4629      	mov	r1, r5
 8005c68:	f7fa fb20 	bl	80002ac <__adddf3>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	460c      	mov	r4, r1
 8005c70:	4625      	mov	r5, r4
 8005c72:	461c      	mov	r4, r3
 8005c74:	69b8      	ldr	r0, [r7, #24]
 8005c76:	f7fa fc77 	bl	8000568 <__aeabi_f2d>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	460b      	mov	r3, r1
 8005c7e:	4620      	mov	r0, r4
 8005c80:	4629      	mov	r1, r5
 8005c82:	f7fa fcc9 	bl	8000618 <__aeabi_dmul>
 8005c86:	4603      	mov	r3, r0
 8005c88:	460c      	mov	r4, r1
 8005c8a:	4619      	mov	r1, r3
 8005c8c:	4622      	mov	r2, r4
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	f103 0408 	add.w	r4, r3, #8
 8005c94:	4608      	mov	r0, r1
 8005c96:	4611      	mov	r1, r2
 8005c98:	f7fa ffb6 	bl	8000c08 <__aeabi_d2f>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (K * K - 1)) * norm;
 8005ca0:	ed97 7a07 	vldr	s14, [r7, #28]
 8005ca4:	edd7 7a07 	vldr	s15, [r7, #28]
 8005ca8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005cb0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005cb4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	330c      	adds	r3, #12
 8005cbc:	edd7 7a06 	vldr	s15, [r7, #24]
 8005cc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cc4:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (1 - sqrt(2) * K + K * K);
 8005cc8:	69f8      	ldr	r0, [r7, #28]
 8005cca:	f7fa fc4d 	bl	8000568 <__aeabi_f2d>
 8005cce:	a36e      	add	r3, pc, #440	; (adr r3, 8005e88 <shelv+0xa28>)
 8005cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cd4:	f7fa fca0 	bl	8000618 <__aeabi_dmul>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	460c      	mov	r4, r1
 8005cdc:	461a      	mov	r2, r3
 8005cde:	4623      	mov	r3, r4
 8005ce0:	f04f 0000 	mov.w	r0, #0
 8005ce4:	496a      	ldr	r1, [pc, #424]	; (8005e90 <shelv+0xa30>)
 8005ce6:	f7fa fadf 	bl	80002a8 <__aeabi_dsub>
 8005cea:	4603      	mov	r3, r0
 8005cec:	460c      	mov	r4, r1
 8005cee:	4625      	mov	r5, r4
 8005cf0:	461c      	mov	r4, r3
 8005cf2:	ed97 7a07 	vldr	s14, [r7, #28]
 8005cf6:	edd7 7a07 	vldr	s15, [r7, #28]
 8005cfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cfe:	ee17 0a90 	vmov	r0, s15
 8005d02:	f7fa fc31 	bl	8000568 <__aeabi_f2d>
 8005d06:	4602      	mov	r2, r0
 8005d08:	460b      	mov	r3, r1
 8005d0a:	4620      	mov	r0, r4
 8005d0c:	4629      	mov	r1, r5
 8005d0e:	f7fa facd 	bl	80002ac <__adddf3>
 8005d12:	4603      	mov	r3, r0
 8005d14:	460c      	mov	r4, r1
 8005d16:	4619      	mov	r1, r3
 8005d18:	4622      	mov	r2, r4
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	f103 0410 	add.w	r4, r3, #16
 8005d20:	4608      	mov	r0, r1
 8005d22:	4611      	mov	r1, r2
 8005d24:	f7fa ff70 	bl	8000c08 <__aeabi_d2f>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	6023      	str	r3, [r4, #0]
		if(gain < 0){
 8005d2c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005d30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005d34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d38:	f140 8169 	bpl.w	800600e <shelv+0xbae>
			norm = 1.0f / (1 + sqrt(2*V) * K + V * K * K);
 8005d3c:	edd7 7a08 	vldr	s15, [r7, #32]
 8005d40:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005d44:	ee17 0a90 	vmov	r0, s15
 8005d48:	f7fa fc0e 	bl	8000568 <__aeabi_f2d>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	460c      	mov	r4, r1
 8005d50:	ec44 3b10 	vmov	d0, r3, r4
 8005d54:	f00a febc 	bl	8010ad0 <sqrt>
 8005d58:	ec56 5b10 	vmov	r5, r6, d0
 8005d5c:	69f8      	ldr	r0, [r7, #28]
 8005d5e:	f7fa fc03 	bl	8000568 <__aeabi_f2d>
 8005d62:	4603      	mov	r3, r0
 8005d64:	460c      	mov	r4, r1
 8005d66:	461a      	mov	r2, r3
 8005d68:	4623      	mov	r3, r4
 8005d6a:	4628      	mov	r0, r5
 8005d6c:	4631      	mov	r1, r6
 8005d6e:	f7fa fc53 	bl	8000618 <__aeabi_dmul>
 8005d72:	4603      	mov	r3, r0
 8005d74:	460c      	mov	r4, r1
 8005d76:	4618      	mov	r0, r3
 8005d78:	4621      	mov	r1, r4
 8005d7a:	f04f 0200 	mov.w	r2, #0
 8005d7e:	4b44      	ldr	r3, [pc, #272]	; (8005e90 <shelv+0xa30>)
 8005d80:	f7fa fa94 	bl	80002ac <__adddf3>
 8005d84:	4603      	mov	r3, r0
 8005d86:	460c      	mov	r4, r1
 8005d88:	4625      	mov	r5, r4
 8005d8a:	461c      	mov	r4, r3
 8005d8c:	ed97 7a08 	vldr	s14, [r7, #32]
 8005d90:	edd7 7a07 	vldr	s15, [r7, #28]
 8005d94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d98:	edd7 7a07 	vldr	s15, [r7, #28]
 8005d9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005da0:	ee17 0a90 	vmov	r0, s15
 8005da4:	f7fa fbe0 	bl	8000568 <__aeabi_f2d>
 8005da8:	4602      	mov	r2, r0
 8005daa:	460b      	mov	r3, r1
 8005dac:	4620      	mov	r0, r4
 8005dae:	4629      	mov	r1, r5
 8005db0:	f7fa fa7c 	bl	80002ac <__adddf3>
 8005db4:	4603      	mov	r3, r0
 8005db6:	460c      	mov	r4, r1
 8005db8:	461a      	mov	r2, r3
 8005dba:	4623      	mov	r3, r4
 8005dbc:	f04f 0000 	mov.w	r0, #0
 8005dc0:	4933      	ldr	r1, [pc, #204]	; (8005e90 <shelv+0xa30>)
 8005dc2:	f7fa fd53 	bl	800086c <__aeabi_ddiv>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	460c      	mov	r4, r1
 8005dca:	4618      	mov	r0, r3
 8005dcc:	4621      	mov	r1, r4
 8005dce:	f7fa ff1b 	bl	8000c08 <__aeabi_d2f>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (V * (1 + sqrt(2) * K + K * K)) * norm;
 8005dd6:	6a38      	ldr	r0, [r7, #32]
 8005dd8:	f7fa fbc6 	bl	8000568 <__aeabi_f2d>
 8005ddc:	4604      	mov	r4, r0
 8005dde:	460d      	mov	r5, r1
 8005de0:	69f8      	ldr	r0, [r7, #28]
 8005de2:	f7fa fbc1 	bl	8000568 <__aeabi_f2d>
 8005de6:	a328      	add	r3, pc, #160	; (adr r3, 8005e88 <shelv+0xa28>)
 8005de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dec:	f7fa fc14 	bl	8000618 <__aeabi_dmul>
 8005df0:	4602      	mov	r2, r0
 8005df2:	460b      	mov	r3, r1
 8005df4:	4610      	mov	r0, r2
 8005df6:	4619      	mov	r1, r3
 8005df8:	f04f 0200 	mov.w	r2, #0
 8005dfc:	4b24      	ldr	r3, [pc, #144]	; (8005e90 <shelv+0xa30>)
 8005dfe:	f7fa fa55 	bl	80002ac <__adddf3>
 8005e02:	4602      	mov	r2, r0
 8005e04:	460b      	mov	r3, r1
 8005e06:	4690      	mov	r8, r2
 8005e08:	4699      	mov	r9, r3
 8005e0a:	ed97 7a07 	vldr	s14, [r7, #28]
 8005e0e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005e12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e16:	ee17 0a90 	vmov	r0, s15
 8005e1a:	f7fa fba5 	bl	8000568 <__aeabi_f2d>
 8005e1e:	4602      	mov	r2, r0
 8005e20:	460b      	mov	r3, r1
 8005e22:	4640      	mov	r0, r8
 8005e24:	4649      	mov	r1, r9
 8005e26:	f7fa fa41 	bl	80002ac <__adddf3>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	460b      	mov	r3, r1
 8005e2e:	4620      	mov	r0, r4
 8005e30:	4629      	mov	r1, r5
 8005e32:	f7fa fbf1 	bl	8000618 <__aeabi_dmul>
 8005e36:	4603      	mov	r3, r0
 8005e38:	460c      	mov	r4, r1
 8005e3a:	4625      	mov	r5, r4
 8005e3c:	461c      	mov	r4, r3
 8005e3e:	69b8      	ldr	r0, [r7, #24]
 8005e40:	f7fa fb92 	bl	8000568 <__aeabi_f2d>
 8005e44:	4602      	mov	r2, r0
 8005e46:	460b      	mov	r3, r1
 8005e48:	4620      	mov	r0, r4
 8005e4a:	4629      	mov	r1, r5
 8005e4c:	f7fa fbe4 	bl	8000618 <__aeabi_dmul>
 8005e50:	4603      	mov	r3, r0
 8005e52:	460c      	mov	r4, r1
 8005e54:	4618      	mov	r0, r3
 8005e56:	4621      	mov	r1, r4
 8005e58:	f7fa fed6 	bl	8000c08 <__aeabi_d2f>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * V * (K * K - 1)) * norm;
 8005e62:	edd7 7a08 	vldr	s15, [r7, #32]
 8005e66:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005e6a:	edd7 6a07 	vldr	s13, [r7, #28]
 8005e6e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005e72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005e76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005e7a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005e7e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	3304      	adds	r3, #4
 8005e86:	e005      	b.n	8005e94 <shelv+0xa34>
 8005e88:	667f3bcd 	.word	0x667f3bcd
 8005e8c:	3ff6a09e 	.word	0x3ff6a09e
 8005e90:	3ff00000 	.word	0x3ff00000
 8005e94:	edd7 7a06 	vldr	s15, [r7, #24]
 8005e98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e9c:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (V * (1 - sqrt(2) * K + K * K)) * norm;
 8005ea0:	6a38      	ldr	r0, [r7, #32]
 8005ea2:	f7fa fb61 	bl	8000568 <__aeabi_f2d>
 8005ea6:	4604      	mov	r4, r0
 8005ea8:	460d      	mov	r5, r1
 8005eaa:	69f8      	ldr	r0, [r7, #28]
 8005eac:	f7fa fb5c 	bl	8000568 <__aeabi_f2d>
 8005eb0:	a366      	add	r3, pc, #408	; (adr r3, 800604c <shelv+0xbec>)
 8005eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb6:	f7fa fbaf 	bl	8000618 <__aeabi_dmul>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	460b      	mov	r3, r1
 8005ebe:	f04f 0000 	mov.w	r0, #0
 8005ec2:	4961      	ldr	r1, [pc, #388]	; (8006048 <shelv+0xbe8>)
 8005ec4:	f7fa f9f0 	bl	80002a8 <__aeabi_dsub>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	460b      	mov	r3, r1
 8005ecc:	4690      	mov	r8, r2
 8005ece:	4699      	mov	r9, r3
 8005ed0:	ed97 7a07 	vldr	s14, [r7, #28]
 8005ed4:	edd7 7a07 	vldr	s15, [r7, #28]
 8005ed8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005edc:	ee17 0a90 	vmov	r0, s15
 8005ee0:	f7fa fb42 	bl	8000568 <__aeabi_f2d>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	460b      	mov	r3, r1
 8005ee8:	4640      	mov	r0, r8
 8005eea:	4649      	mov	r1, r9
 8005eec:	f7fa f9de 	bl	80002ac <__adddf3>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	460b      	mov	r3, r1
 8005ef4:	4620      	mov	r0, r4
 8005ef6:	4629      	mov	r1, r5
 8005ef8:	f7fa fb8e 	bl	8000618 <__aeabi_dmul>
 8005efc:	4603      	mov	r3, r0
 8005efe:	460c      	mov	r4, r1
 8005f00:	4625      	mov	r5, r4
 8005f02:	461c      	mov	r4, r3
 8005f04:	69b8      	ldr	r0, [r7, #24]
 8005f06:	f7fa fb2f 	bl	8000568 <__aeabi_f2d>
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	460b      	mov	r3, r1
 8005f0e:	4620      	mov	r0, r4
 8005f10:	4629      	mov	r1, r5
 8005f12:	f7fa fb81 	bl	8000618 <__aeabi_dmul>
 8005f16:	4603      	mov	r3, r0
 8005f18:	460c      	mov	r4, r1
 8005f1a:	4619      	mov	r1, r3
 8005f1c:	4622      	mov	r2, r4
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	f103 0408 	add.w	r4, r3, #8
 8005f24:	4608      	mov	r0, r1
 8005f26:	4611      	mov	r1, r2
 8005f28:	f7fa fe6e 	bl	8000c08 <__aeabi_d2f>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (V * K * K - 1)) * norm;
 8005f30:	ed97 7a08 	vldr	s14, [r7, #32]
 8005f34:	edd7 7a07 	vldr	s15, [r7, #28]
 8005f38:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f3c:	edd7 7a07 	vldr	s15, [r7, #28]
 8005f40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f44:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005f48:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005f4c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	330c      	adds	r3, #12
 8005f54:	edd7 7a06 	vldr	s15, [r7, #24]
 8005f58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f5c:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (1 - sqrt(2 * V) * K + V * K * K) * norm;
 8005f60:	edd7 7a08 	vldr	s15, [r7, #32]
 8005f64:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005f68:	ee17 0a90 	vmov	r0, s15
 8005f6c:	f7fa fafc 	bl	8000568 <__aeabi_f2d>
 8005f70:	4603      	mov	r3, r0
 8005f72:	460c      	mov	r4, r1
 8005f74:	ec44 3b10 	vmov	d0, r3, r4
 8005f78:	f00a fdaa 	bl	8010ad0 <sqrt>
 8005f7c:	ec56 5b10 	vmov	r5, r6, d0
 8005f80:	69f8      	ldr	r0, [r7, #28]
 8005f82:	f7fa faf1 	bl	8000568 <__aeabi_f2d>
 8005f86:	4603      	mov	r3, r0
 8005f88:	460c      	mov	r4, r1
 8005f8a:	461a      	mov	r2, r3
 8005f8c:	4623      	mov	r3, r4
 8005f8e:	4628      	mov	r0, r5
 8005f90:	4631      	mov	r1, r6
 8005f92:	f7fa fb41 	bl	8000618 <__aeabi_dmul>
 8005f96:	4603      	mov	r3, r0
 8005f98:	460c      	mov	r4, r1
 8005f9a:	461a      	mov	r2, r3
 8005f9c:	4623      	mov	r3, r4
 8005f9e:	f04f 0000 	mov.w	r0, #0
 8005fa2:	4929      	ldr	r1, [pc, #164]	; (8006048 <shelv+0xbe8>)
 8005fa4:	f7fa f980 	bl	80002a8 <__aeabi_dsub>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	460c      	mov	r4, r1
 8005fac:	4625      	mov	r5, r4
 8005fae:	461c      	mov	r4, r3
 8005fb0:	ed97 7a08 	vldr	s14, [r7, #32]
 8005fb4:	edd7 7a07 	vldr	s15, [r7, #28]
 8005fb8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005fbc:	edd7 7a07 	vldr	s15, [r7, #28]
 8005fc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fc4:	ee17 0a90 	vmov	r0, s15
 8005fc8:	f7fa face 	bl	8000568 <__aeabi_f2d>
 8005fcc:	4602      	mov	r2, r0
 8005fce:	460b      	mov	r3, r1
 8005fd0:	4620      	mov	r0, r4
 8005fd2:	4629      	mov	r1, r5
 8005fd4:	f7fa f96a 	bl	80002ac <__adddf3>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	460c      	mov	r4, r1
 8005fdc:	4625      	mov	r5, r4
 8005fde:	461c      	mov	r4, r3
 8005fe0:	69b8      	ldr	r0, [r7, #24]
 8005fe2:	f7fa fac1 	bl	8000568 <__aeabi_f2d>
 8005fe6:	4602      	mov	r2, r0
 8005fe8:	460b      	mov	r3, r1
 8005fea:	4620      	mov	r0, r4
 8005fec:	4629      	mov	r1, r5
 8005fee:	f7fa fb13 	bl	8000618 <__aeabi_dmul>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	460c      	mov	r4, r1
 8005ff6:	4619      	mov	r1, r3
 8005ff8:	4622      	mov	r2, r4
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	f103 0410 	add.w	r4, r3, #16
 8006000:	4608      	mov	r0, r1
 8006002:	4611      	mov	r1, r2
 8006004:	f7fa fe00 	bl	8000c08 <__aeabi_d2f>
 8006008:	4603      	mov	r3, r0
 800600a:	6023      	str	r3, [r4, #0]
}
 800600c:	e016      	b.n	800603c <shelv+0xbdc>
			pCoeffs[0] = V;
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	6a3a      	ldr	r2, [r7, #32]
 8006012:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = 0.0f;
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	3304      	adds	r3, #4
 8006018:	f04f 0200 	mov.w	r2, #0
 800601c:	601a      	str	r2, [r3, #0]
			pCoeffs[2] = 0.0f;
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	3308      	adds	r3, #8
 8006022:	f04f 0200 	mov.w	r2, #0
 8006026:	601a      	str	r2, [r3, #0]
			pCoeffs[3] = 0.0f;
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	330c      	adds	r3, #12
 800602c:	f04f 0200 	mov.w	r2, #0
 8006030:	601a      	str	r2, [r3, #0]
			pCoeffs[4] = 0.0f;
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	3310      	adds	r3, #16
 8006036:	f04f 0200 	mov.w	r2, #0
 800603a:	601a      	str	r2, [r3, #0]
}
 800603c:	bf00      	nop
 800603e:	372c      	adds	r7, #44	; 0x2c
 8006040:	46bd      	mov	sp, r7
 8006042:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006046:	bf00      	nop
 8006048:	3ff00000 	.word	0x3ff00000
 800604c:	667f3bcd 	.word	0x667f3bcd
 8006050:	3ff6a09e 	.word	0x3ff6a09e
 8006054:	00000000 	.word	0x00000000

08006058 <peak>:


void peak(float *pCoeffs, float gain, float fc, float bw, float fs){
 8006058:	b590      	push	{r4, r7, lr}
 800605a:	b08d      	sub	sp, #52	; 0x34
 800605c:	af00      	add	r7, sp, #0
 800605e:	6178      	str	r0, [r7, #20]
 8006060:	ed87 0a04 	vstr	s0, [r7, #16]
 8006064:	edc7 0a03 	vstr	s1, [r7, #12]
 8006068:	ed87 1a02 	vstr	s2, [r7, #8]
 800606c:	edc7 1a01 	vstr	s3, [r7, #4]
	float cf_PI = 3.14159265359;
 8006070:	4bcf      	ldr	r3, [pc, #828]	; (80063b0 <peak+0x358>)
 8006072:	62fb      	str	r3, [r7, #44]	; 0x2c
	float V = pow(10,gain/20.0);
 8006074:	6938      	ldr	r0, [r7, #16]
 8006076:	f7fa fa77 	bl	8000568 <__aeabi_f2d>
 800607a:	f04f 0200 	mov.w	r2, #0
 800607e:	4bcd      	ldr	r3, [pc, #820]	; (80063b4 <peak+0x35c>)
 8006080:	f7fa fbf4 	bl	800086c <__aeabi_ddiv>
 8006084:	4603      	mov	r3, r0
 8006086:	460c      	mov	r4, r1
 8006088:	ec44 3b17 	vmov	d7, r3, r4
 800608c:	eeb0 1a47 	vmov.f32	s2, s14
 8006090:	eef0 1a67 	vmov.f32	s3, s15
 8006094:	ed9f 0bc4 	vldr	d0, [pc, #784]	; 80063a8 <peak+0x350>
 8006098:	f00a fbaa 	bl	80107f0 <pow>
 800609c:	ec54 3b10 	vmov	r3, r4, d0
 80060a0:	4618      	mov	r0, r3
 80060a2:	4621      	mov	r1, r4
 80060a4:	f7fa fdb0 	bl	8000c08 <__aeabi_d2f>
 80060a8:	4603      	mov	r3, r0
 80060aa:	62bb      	str	r3, [r7, #40]	; 0x28
	float K = tan(cf_PI*fc/fs);
 80060ac:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80060b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80060b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80060b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80060bc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80060c0:	ee16 0a90 	vmov	r0, s13
 80060c4:	f7fa fa50 	bl	8000568 <__aeabi_f2d>
 80060c8:	4603      	mov	r3, r0
 80060ca:	460c      	mov	r4, r1
 80060cc:	ec44 3b10 	vmov	d0, r3, r4
 80060d0:	f00a fb5e 	bl	8010790 <tan>
 80060d4:	ec54 3b10 	vmov	r3, r4, d0
 80060d8:	4618      	mov	r0, r3
 80060da:	4621      	mov	r1, r4
 80060dc:	f7fa fd94 	bl	8000c08 <__aeabi_d2f>
 80060e0:	4603      	mov	r3, r0
 80060e2:	627b      	str	r3, [r7, #36]	; 0x24
	float Q = fc / bw;
 80060e4:	edd7 6a03 	vldr	s13, [r7, #12]
 80060e8:	ed97 7a02 	vldr	s14, [r7, #8]
 80060ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060f0:	edc7 7a08 	vstr	s15, [r7, #32]
	float norm = 0;
 80060f4:	f04f 0300 	mov.w	r3, #0
 80060f8:	61fb      	str	r3, [r7, #28]

	/* Boost */
	if(gain > 0){
 80060fa:	edd7 7a04 	vldr	s15, [r7, #16]
 80060fe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006106:	f340 8096 	ble.w	8006236 <peak+0x1de>
		norm = 1.0f / (1 + K / Q + K * K);
 800610a:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800610e:	ed97 7a08 	vldr	s14, [r7, #32]
 8006112:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006116:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800611a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800611e:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8006122:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8006126:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800612a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800612e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006132:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006136:	edc7 7a07 	vstr	s15, [r7, #28]
		pCoeffs[0] = (1 + (V / Q) * K + K * K) * norm;
 800613a:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800613e:	edd7 7a08 	vldr	s15, [r7, #32]
 8006142:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006146:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800614a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800614e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006152:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006156:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800615a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800615e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006162:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006166:	edd7 7a07 	vldr	s15, [r7, #28]
 800616a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[1] = (2 * (K * K - 1)) * norm;
 8006174:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8006178:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800617c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006180:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006184:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006188:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	3304      	adds	r3, #4
 8006190:	edd7 7a07 	vldr	s15, [r7, #28]
 8006194:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006198:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[2] = (1 - (V / Q) * K + K * K) * norm;
 800619c:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80061a0:	edd7 7a08 	vldr	s15, [r7, #32]
 80061a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061a8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80061ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061b0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80061b4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80061b8:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80061bc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80061c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80061c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	3308      	adds	r3, #8
 80061cc:	edd7 7a07 	vldr	s15, [r7, #28]
 80061d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061d4:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[3] = (2 * (K * K - 1)) * norm;
 80061d8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80061dc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80061e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061e4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80061e8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80061ec:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	330c      	adds	r3, #12
 80061f4:	edd7 7a07 	vldr	s15, [r7, #28]
 80061f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061fc:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[4] = (1 - K / Q + K * K) * norm;
 8006200:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8006204:	ed97 7a08 	vldr	s14, [r7, #32]
 8006208:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800620c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006210:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006214:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8006218:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800621c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006220:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	3310      	adds	r3, #16
 8006228:	edd7 7a07 	vldr	s15, [r7, #28]
 800622c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006230:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[1] = 0;
		pCoeffs[2] = 0;
		pCoeffs[3] = 0;
		pCoeffs[4] = 0;
	}
}
 8006234:	e0b4      	b.n	80063a0 <peak+0x348>
	else if(gain < 0){
 8006236:	edd7 7a04 	vldr	s15, [r7, #16]
 800623a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800623e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006242:	f140 8096 	bpl.w	8006372 <peak+0x31a>
		norm = 1.0f / (1 + K / (V * Q) + K * K);
 8006246:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800624a:	edd7 7a08 	vldr	s15, [r7, #32]
 800624e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006252:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8006256:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800625a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800625e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006262:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8006266:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800626a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800626e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006272:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006276:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800627a:	edc7 7a07 	vstr	s15, [r7, #28]
		pCoeffs[0] = (1 + K / Q + K * K) * norm;
 800627e:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8006282:	ed97 7a08 	vldr	s14, [r7, #32]
 8006286:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800628a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800628e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006292:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8006296:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800629a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800629e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80062a2:	edd7 7a07 	vldr	s15, [r7, #28]
 80062a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[1] = (2 * (K * K - 1)) * norm;
 80062b0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80062b4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80062b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062bc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80062c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80062c4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	3304      	adds	r3, #4
 80062cc:	edd7 7a07 	vldr	s15, [r7, #28]
 80062d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062d4:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[2] = (1 - K / Q + K * K) * norm;
 80062d8:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80062dc:	ed97 7a08 	vldr	s14, [r7, #32]
 80062e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062e4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80062e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80062ec:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80062f0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80062f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80062f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	3308      	adds	r3, #8
 8006300:	edd7 7a07 	vldr	s15, [r7, #28]
 8006304:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006308:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[3] = (2 * (K * K - 1)) * norm;
 800630c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8006310:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8006314:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006318:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800631c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006320:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	330c      	adds	r3, #12
 8006328:	edd7 7a07 	vldr	s15, [r7, #28]
 800632c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006330:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[4] = (1 - K / (V * Q) + K * K) * norm;
 8006334:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8006338:	edd7 7a08 	vldr	s15, [r7, #32]
 800633c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006340:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8006344:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006348:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800634c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006350:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8006354:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8006358:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800635c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	3310      	adds	r3, #16
 8006364:	edd7 7a07 	vldr	s15, [r7, #28]
 8006368:	ee67 7a27 	vmul.f32	s15, s14, s15
 800636c:	edc3 7a00 	vstr	s15, [r3]
}
 8006370:	e016      	b.n	80063a0 <peak+0x348>
		pCoeffs[0] = V;
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006376:	601a      	str	r2, [r3, #0]
		pCoeffs[1] = 0;
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	3304      	adds	r3, #4
 800637c:	f04f 0200 	mov.w	r2, #0
 8006380:	601a      	str	r2, [r3, #0]
		pCoeffs[2] = 0;
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	3308      	adds	r3, #8
 8006386:	f04f 0200 	mov.w	r2, #0
 800638a:	601a      	str	r2, [r3, #0]
		pCoeffs[3] = 0;
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	330c      	adds	r3, #12
 8006390:	f04f 0200 	mov.w	r2, #0
 8006394:	601a      	str	r2, [r3, #0]
		pCoeffs[4] = 0;
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	3310      	adds	r3, #16
 800639a:	f04f 0200 	mov.w	r2, #0
 800639e:	601a      	str	r2, [r3, #0]
}
 80063a0:	bf00      	nop
 80063a2:	3734      	adds	r7, #52	; 0x34
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd90      	pop	{r4, r7, pc}
 80063a8:	00000000 	.word	0x00000000
 80063ac:	40240000 	.word	0x40240000
 80063b0:	40490fdb 	.word	0x40490fdb
 80063b4:	40340000 	.word	0x40340000

080063b8 <IIR_Right>:
//	}
//
//	return L_sample_out;
//}

float IIR_Right(float data){
 80063b8:	b480      	push	{r7}
 80063ba:	b083      	sub	sp, #12
 80063bc:	af00      	add	r7, sp, #0
 80063be:	ed87 0a01 	vstr	s0, [r7, #4]

	R_x = data;
 80063c2:	4aae      	ldr	r2, [pc, #696]	; (800667c <IIR_Right+0x2c4>)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6013      	str	r3, [r2, #0]
	/* stage 1 */
	R_y1 = R_cS1[0] * data  + R_cS1[1] * R_xZ11 + R_cS1[2] * R_xZ12 - R_cS1[3] * R_yZ11 - R_cS1[4] * R_yZ12;
 80063c8:	4bad      	ldr	r3, [pc, #692]	; (8006680 <IIR_Right+0x2c8>)
 80063ca:	ed93 7a00 	vldr	s14, [r3]
 80063ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80063d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80063d6:	4baa      	ldr	r3, [pc, #680]	; (8006680 <IIR_Right+0x2c8>)
 80063d8:	edd3 6a01 	vldr	s13, [r3, #4]
 80063dc:	4ba9      	ldr	r3, [pc, #676]	; (8006684 <IIR_Right+0x2cc>)
 80063de:	edd3 7a00 	vldr	s15, [r3]
 80063e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80063e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80063ea:	4ba5      	ldr	r3, [pc, #660]	; (8006680 <IIR_Right+0x2c8>)
 80063ec:	edd3 6a02 	vldr	s13, [r3, #8]
 80063f0:	4ba5      	ldr	r3, [pc, #660]	; (8006688 <IIR_Right+0x2d0>)
 80063f2:	edd3 7a00 	vldr	s15, [r3]
 80063f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80063fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80063fe:	4ba0      	ldr	r3, [pc, #640]	; (8006680 <IIR_Right+0x2c8>)
 8006400:	edd3 6a03 	vldr	s13, [r3, #12]
 8006404:	4ba1      	ldr	r3, [pc, #644]	; (800668c <IIR_Right+0x2d4>)
 8006406:	edd3 7a00 	vldr	s15, [r3]
 800640a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800640e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006412:	4b9b      	ldr	r3, [pc, #620]	; (8006680 <IIR_Right+0x2c8>)
 8006414:	edd3 6a04 	vldr	s13, [r3, #16]
 8006418:	4b9d      	ldr	r3, [pc, #628]	; (8006690 <IIR_Right+0x2d8>)
 800641a:	edd3 7a00 	vldr	s15, [r3]
 800641e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006422:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006426:	4b9b      	ldr	r3, [pc, #620]	; (8006694 <IIR_Right+0x2dc>)
 8006428:	edc3 7a00 	vstr	s15, [r3]
	/* stage 1 */
	R_xZ12 = R_xZ11;
 800642c:	4b95      	ldr	r3, [pc, #596]	; (8006684 <IIR_Right+0x2cc>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a95      	ldr	r2, [pc, #596]	; (8006688 <IIR_Right+0x2d0>)
 8006432:	6013      	str	r3, [r2, #0]
	R_xZ11 = R_x;
 8006434:	4b91      	ldr	r3, [pc, #580]	; (800667c <IIR_Right+0x2c4>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4a92      	ldr	r2, [pc, #584]	; (8006684 <IIR_Right+0x2cc>)
 800643a:	6013      	str	r3, [r2, #0]
	R_yZ12 = R_yZ11;
 800643c:	4b93      	ldr	r3, [pc, #588]	; (800668c <IIR_Right+0x2d4>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a93      	ldr	r2, [pc, #588]	; (8006690 <IIR_Right+0x2d8>)
 8006442:	6013      	str	r3, [r2, #0]
	R_yZ11 = R_y1;
 8006444:	4b93      	ldr	r3, [pc, #588]	; (8006694 <IIR_Right+0x2dc>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a90      	ldr	r2, [pc, #576]	; (800668c <IIR_Right+0x2d4>)
 800644a:	6013      	str	r3, [r2, #0]
	/* stage 2 */
	R_y2 = R_cS2[0] * R_y1 + R_cS2[1] * R_xZ21 + R_cS2[2] * R_xZ22 - R_cS2[3] * R_yZ21 - R_cS2[4] * R_yZ22;
 800644c:	4b92      	ldr	r3, [pc, #584]	; (8006698 <IIR_Right+0x2e0>)
 800644e:	ed93 7a00 	vldr	s14, [r3]
 8006452:	4b90      	ldr	r3, [pc, #576]	; (8006694 <IIR_Right+0x2dc>)
 8006454:	edd3 7a00 	vldr	s15, [r3]
 8006458:	ee27 7a27 	vmul.f32	s14, s14, s15
 800645c:	4b8e      	ldr	r3, [pc, #568]	; (8006698 <IIR_Right+0x2e0>)
 800645e:	edd3 6a01 	vldr	s13, [r3, #4]
 8006462:	4b8e      	ldr	r3, [pc, #568]	; (800669c <IIR_Right+0x2e4>)
 8006464:	edd3 7a00 	vldr	s15, [r3]
 8006468:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800646c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006470:	4b89      	ldr	r3, [pc, #548]	; (8006698 <IIR_Right+0x2e0>)
 8006472:	edd3 6a02 	vldr	s13, [r3, #8]
 8006476:	4b8a      	ldr	r3, [pc, #552]	; (80066a0 <IIR_Right+0x2e8>)
 8006478:	edd3 7a00 	vldr	s15, [r3]
 800647c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006480:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006484:	4b84      	ldr	r3, [pc, #528]	; (8006698 <IIR_Right+0x2e0>)
 8006486:	edd3 6a03 	vldr	s13, [r3, #12]
 800648a:	4b86      	ldr	r3, [pc, #536]	; (80066a4 <IIR_Right+0x2ec>)
 800648c:	edd3 7a00 	vldr	s15, [r3]
 8006490:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006494:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006498:	4b7f      	ldr	r3, [pc, #508]	; (8006698 <IIR_Right+0x2e0>)
 800649a:	edd3 6a04 	vldr	s13, [r3, #16]
 800649e:	4b82      	ldr	r3, [pc, #520]	; (80066a8 <IIR_Right+0x2f0>)
 80064a0:	edd3 7a00 	vldr	s15, [r3]
 80064a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80064a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80064ac:	4b7f      	ldr	r3, [pc, #508]	; (80066ac <IIR_Right+0x2f4>)
 80064ae:	edc3 7a00 	vstr	s15, [r3]
	/* stage 2 */
	R_xZ22 = R_xZ21;
 80064b2:	4b7a      	ldr	r3, [pc, #488]	; (800669c <IIR_Right+0x2e4>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a7a      	ldr	r2, [pc, #488]	; (80066a0 <IIR_Right+0x2e8>)
 80064b8:	6013      	str	r3, [r2, #0]
	R_xZ21 = R_y1;
 80064ba:	4b76      	ldr	r3, [pc, #472]	; (8006694 <IIR_Right+0x2dc>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a77      	ldr	r2, [pc, #476]	; (800669c <IIR_Right+0x2e4>)
 80064c0:	6013      	str	r3, [r2, #0]
	R_yZ22 = R_yZ21;
 80064c2:	4b78      	ldr	r3, [pc, #480]	; (80066a4 <IIR_Right+0x2ec>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a78      	ldr	r2, [pc, #480]	; (80066a8 <IIR_Right+0x2f0>)
 80064c8:	6013      	str	r3, [r2, #0]
	R_yZ21 = R_y2;
 80064ca:	4b78      	ldr	r3, [pc, #480]	; (80066ac <IIR_Right+0x2f4>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a75      	ldr	r2, [pc, #468]	; (80066a4 <IIR_Right+0x2ec>)
 80064d0:	6013      	str	r3, [r2, #0]
	/* stage 3 */
	R_y3 = R_cS3[0] * R_y2 + R_cS3[1] * R_xZ31 + R_cS3[2] * R_xZ32 - R_cS3[3] * R_yZ31 - R_cS3[4] * R_yZ32;
 80064d2:	4b77      	ldr	r3, [pc, #476]	; (80066b0 <IIR_Right+0x2f8>)
 80064d4:	ed93 7a00 	vldr	s14, [r3]
 80064d8:	4b74      	ldr	r3, [pc, #464]	; (80066ac <IIR_Right+0x2f4>)
 80064da:	edd3 7a00 	vldr	s15, [r3]
 80064de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80064e2:	4b73      	ldr	r3, [pc, #460]	; (80066b0 <IIR_Right+0x2f8>)
 80064e4:	edd3 6a01 	vldr	s13, [r3, #4]
 80064e8:	4b72      	ldr	r3, [pc, #456]	; (80066b4 <IIR_Right+0x2fc>)
 80064ea:	edd3 7a00 	vldr	s15, [r3]
 80064ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80064f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80064f6:	4b6e      	ldr	r3, [pc, #440]	; (80066b0 <IIR_Right+0x2f8>)
 80064f8:	edd3 6a02 	vldr	s13, [r3, #8]
 80064fc:	4b6e      	ldr	r3, [pc, #440]	; (80066b8 <IIR_Right+0x300>)
 80064fe:	edd3 7a00 	vldr	s15, [r3]
 8006502:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006506:	ee37 7a27 	vadd.f32	s14, s14, s15
 800650a:	4b69      	ldr	r3, [pc, #420]	; (80066b0 <IIR_Right+0x2f8>)
 800650c:	edd3 6a03 	vldr	s13, [r3, #12]
 8006510:	4b6a      	ldr	r3, [pc, #424]	; (80066bc <IIR_Right+0x304>)
 8006512:	edd3 7a00 	vldr	s15, [r3]
 8006516:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800651a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800651e:	4b64      	ldr	r3, [pc, #400]	; (80066b0 <IIR_Right+0x2f8>)
 8006520:	edd3 6a04 	vldr	s13, [r3, #16]
 8006524:	4b66      	ldr	r3, [pc, #408]	; (80066c0 <IIR_Right+0x308>)
 8006526:	edd3 7a00 	vldr	s15, [r3]
 800652a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800652e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006532:	4b64      	ldr	r3, [pc, #400]	; (80066c4 <IIR_Right+0x30c>)
 8006534:	edc3 7a00 	vstr	s15, [r3]
	/* stage 3 */
	R_xZ32 = R_xZ31;
 8006538:	4b5e      	ldr	r3, [pc, #376]	; (80066b4 <IIR_Right+0x2fc>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a5e      	ldr	r2, [pc, #376]	; (80066b8 <IIR_Right+0x300>)
 800653e:	6013      	str	r3, [r2, #0]
	R_xZ31 = R_y2;
 8006540:	4b5a      	ldr	r3, [pc, #360]	; (80066ac <IIR_Right+0x2f4>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a5b      	ldr	r2, [pc, #364]	; (80066b4 <IIR_Right+0x2fc>)
 8006546:	6013      	str	r3, [r2, #0]
	R_yZ32 = R_yZ31;
 8006548:	4b5c      	ldr	r3, [pc, #368]	; (80066bc <IIR_Right+0x304>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a5c      	ldr	r2, [pc, #368]	; (80066c0 <IIR_Right+0x308>)
 800654e:	6013      	str	r3, [r2, #0]
	R_yZ31 = R_y3;
 8006550:	4b5c      	ldr	r3, [pc, #368]	; (80066c4 <IIR_Right+0x30c>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a59      	ldr	r2, [pc, #356]	; (80066bc <IIR_Right+0x304>)
 8006556:	6013      	str	r3, [r2, #0]
	/* stage 4 */
	R_y4 = R_cS4[0] * R_y3 + R_cS4[1] * R_xZ41 + R_cS4[2] * R_xZ42 - R_cS4[3] * R_yZ41 - R_cS4[4] * R_yZ42;
 8006558:	4b5b      	ldr	r3, [pc, #364]	; (80066c8 <IIR_Right+0x310>)
 800655a:	ed93 7a00 	vldr	s14, [r3]
 800655e:	4b59      	ldr	r3, [pc, #356]	; (80066c4 <IIR_Right+0x30c>)
 8006560:	edd3 7a00 	vldr	s15, [r3]
 8006564:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006568:	4b57      	ldr	r3, [pc, #348]	; (80066c8 <IIR_Right+0x310>)
 800656a:	edd3 6a01 	vldr	s13, [r3, #4]
 800656e:	4b57      	ldr	r3, [pc, #348]	; (80066cc <IIR_Right+0x314>)
 8006570:	edd3 7a00 	vldr	s15, [r3]
 8006574:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006578:	ee37 7a27 	vadd.f32	s14, s14, s15
 800657c:	4b52      	ldr	r3, [pc, #328]	; (80066c8 <IIR_Right+0x310>)
 800657e:	edd3 6a02 	vldr	s13, [r3, #8]
 8006582:	4b53      	ldr	r3, [pc, #332]	; (80066d0 <IIR_Right+0x318>)
 8006584:	edd3 7a00 	vldr	s15, [r3]
 8006588:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800658c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006590:	4b4d      	ldr	r3, [pc, #308]	; (80066c8 <IIR_Right+0x310>)
 8006592:	edd3 6a03 	vldr	s13, [r3, #12]
 8006596:	4b4f      	ldr	r3, [pc, #316]	; (80066d4 <IIR_Right+0x31c>)
 8006598:	edd3 7a00 	vldr	s15, [r3]
 800659c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80065a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80065a4:	4b48      	ldr	r3, [pc, #288]	; (80066c8 <IIR_Right+0x310>)
 80065a6:	edd3 6a04 	vldr	s13, [r3, #16]
 80065aa:	4b4b      	ldr	r3, [pc, #300]	; (80066d8 <IIR_Right+0x320>)
 80065ac:	edd3 7a00 	vldr	s15, [r3]
 80065b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80065b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065b8:	4b48      	ldr	r3, [pc, #288]	; (80066dc <IIR_Right+0x324>)
 80065ba:	edc3 7a00 	vstr	s15, [r3]
	/* stage 4 */
	R_xZ42 = R_xZ41;
 80065be:	4b43      	ldr	r3, [pc, #268]	; (80066cc <IIR_Right+0x314>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a43      	ldr	r2, [pc, #268]	; (80066d0 <IIR_Right+0x318>)
 80065c4:	6013      	str	r3, [r2, #0]
	R_xZ41 = R_y3;
 80065c6:	4b3f      	ldr	r3, [pc, #252]	; (80066c4 <IIR_Right+0x30c>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a40      	ldr	r2, [pc, #256]	; (80066cc <IIR_Right+0x314>)
 80065cc:	6013      	str	r3, [r2, #0]
	R_yZ42 = R_yZ41;
 80065ce:	4b41      	ldr	r3, [pc, #260]	; (80066d4 <IIR_Right+0x31c>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	4a41      	ldr	r2, [pc, #260]	; (80066d8 <IIR_Right+0x320>)
 80065d4:	6013      	str	r3, [r2, #0]
	R_yZ41 = R_y4;
 80065d6:	4b41      	ldr	r3, [pc, #260]	; (80066dc <IIR_Right+0x324>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a3e      	ldr	r2, [pc, #248]	; (80066d4 <IIR_Right+0x31c>)
 80065dc:	6013      	str	r3, [r2, #0]
	/* stage 5 */
	R_y5 = R_cS5[0] * R_y4 + R_cS5[1] * R_xZ51 + R_cS5[2] * R_xZ52 - R_cS5[3] * R_yZ51 - R_cS5[4] * R_yZ52;
 80065de:	4b40      	ldr	r3, [pc, #256]	; (80066e0 <IIR_Right+0x328>)
 80065e0:	ed93 7a00 	vldr	s14, [r3]
 80065e4:	4b3d      	ldr	r3, [pc, #244]	; (80066dc <IIR_Right+0x324>)
 80065e6:	edd3 7a00 	vldr	s15, [r3]
 80065ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80065ee:	4b3c      	ldr	r3, [pc, #240]	; (80066e0 <IIR_Right+0x328>)
 80065f0:	edd3 6a01 	vldr	s13, [r3, #4]
 80065f4:	4b3b      	ldr	r3, [pc, #236]	; (80066e4 <IIR_Right+0x32c>)
 80065f6:	edd3 7a00 	vldr	s15, [r3]
 80065fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80065fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006602:	4b37      	ldr	r3, [pc, #220]	; (80066e0 <IIR_Right+0x328>)
 8006604:	edd3 6a02 	vldr	s13, [r3, #8]
 8006608:	4b37      	ldr	r3, [pc, #220]	; (80066e8 <IIR_Right+0x330>)
 800660a:	edd3 7a00 	vldr	s15, [r3]
 800660e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006612:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006616:	4b32      	ldr	r3, [pc, #200]	; (80066e0 <IIR_Right+0x328>)
 8006618:	edd3 6a03 	vldr	s13, [r3, #12]
 800661c:	4b33      	ldr	r3, [pc, #204]	; (80066ec <IIR_Right+0x334>)
 800661e:	edd3 7a00 	vldr	s15, [r3]
 8006622:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006626:	ee37 7a67 	vsub.f32	s14, s14, s15
 800662a:	4b2d      	ldr	r3, [pc, #180]	; (80066e0 <IIR_Right+0x328>)
 800662c:	edd3 6a04 	vldr	s13, [r3, #16]
 8006630:	4b2f      	ldr	r3, [pc, #188]	; (80066f0 <IIR_Right+0x338>)
 8006632:	edd3 7a00 	vldr	s15, [r3]
 8006636:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800663a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800663e:	4b2d      	ldr	r3, [pc, #180]	; (80066f4 <IIR_Right+0x33c>)
 8006640:	edc3 7a00 	vstr	s15, [r3]
	/* stage 5 */
	R_xZ52 = R_xZ51;
 8006644:	4b27      	ldr	r3, [pc, #156]	; (80066e4 <IIR_Right+0x32c>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	4a27      	ldr	r2, [pc, #156]	; (80066e8 <IIR_Right+0x330>)
 800664a:	6013      	str	r3, [r2, #0]
	R_xZ51 = R_y4;
 800664c:	4b23      	ldr	r3, [pc, #140]	; (80066dc <IIR_Right+0x324>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a24      	ldr	r2, [pc, #144]	; (80066e4 <IIR_Right+0x32c>)
 8006652:	6013      	str	r3, [r2, #0]
	R_yZ52 = R_yZ51;
 8006654:	4b25      	ldr	r3, [pc, #148]	; (80066ec <IIR_Right+0x334>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a25      	ldr	r2, [pc, #148]	; (80066f0 <IIR_Right+0x338>)
 800665a:	6013      	str	r3, [r2, #0]
	R_yZ51 = R_y5;
 800665c:	4b25      	ldr	r3, [pc, #148]	; (80066f4 <IIR_Right+0x33c>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4a22      	ldr	r2, [pc, #136]	; (80066ec <IIR_Right+0x334>)
 8006662:	6013      	str	r3, [r2, #0]

	return R_y5;
 8006664:	4b23      	ldr	r3, [pc, #140]	; (80066f4 <IIR_Right+0x33c>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	ee07 3a90 	vmov	s15, r3
}
 800666c:	eeb0 0a67 	vmov.f32	s0, s15
 8006670:	370c      	adds	r7, #12
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr
 800667a:	bf00      	nop
 800667c:	200007dc 	.word	0x200007dc
 8006680:	20000da4 	.word	0x20000da4
 8006684:	20000efc 	.word	0x20000efc
 8006688:	2000076c 	.word	0x2000076c
 800668c:	20000754 	.word	0x20000754
 8006690:	200007bc 	.word	0x200007bc
 8006694:	20000648 	.word	0x20000648
 8006698:	200006d0 	.word	0x200006d0
 800669c:	20000d00 	.word	0x20000d00
 80066a0:	20000d2c 	.word	0x20000d2c
 80066a4:	20000ffc 	.word	0x20000ffc
 80066a8:	200008d0 	.word	0x200008d0
 80066ac:	20000644 	.word	0x20000644
 80066b0:	20000d08 	.word	0x20000d08
 80066b4:	20000770 	.word	0x20000770
 80066b8:	20000fd8 	.word	0x20000fd8
 80066bc:	200007d8 	.word	0x200007d8
 80066c0:	20000640 	.word	0x20000640
 80066c4:	200007cc 	.word	0x200007cc
 80066c8:	20000870 	.word	0x20000870
 80066cc:	20000d78 	.word	0x20000d78
 80066d0:	200007d4 	.word	0x200007d4
 80066d4:	20000750 	.word	0x20000750
 80066d8:	2000105c 	.word	0x2000105c
 80066dc:	200007b0 	.word	0x200007b0
 80066e0:	20000db8 	.word	0x20000db8
 80066e4:	200008d8 	.word	0x200008d8
 80066e8:	200007a8 	.word	0x200007a8
 80066ec:	20001060 	.word	0x20001060
 80066f0:	20000d20 	.word	0x20000d20
 80066f4:	20000d24 	.word	0x20000d24

080066f8 <IIR_Left>:

float IIR_Left(float data){
 80066f8:	b480      	push	{r7}
 80066fa:	b083      	sub	sp, #12
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	ed87 0a01 	vstr	s0, [r7, #4]
	L_x = data;
 8006702:	4aae      	ldr	r2, [pc, #696]	; (80069bc <IIR_Left+0x2c4>)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6013      	str	r3, [r2, #0]
	/* stage 1 */
	L_y1 = L_cS1[0] * L_x  + L_cS1[1] * L_xZ11 + L_cS1[2] * L_xZ12 - L_cS1[3] * L_yZ11 - L_cS1[4] * L_yZ12;
 8006708:	4bad      	ldr	r3, [pc, #692]	; (80069c0 <IIR_Left+0x2c8>)
 800670a:	ed93 7a00 	vldr	s14, [r3]
 800670e:	4bab      	ldr	r3, [pc, #684]	; (80069bc <IIR_Left+0x2c4>)
 8006710:	edd3 7a00 	vldr	s15, [r3]
 8006714:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006718:	4ba9      	ldr	r3, [pc, #676]	; (80069c0 <IIR_Left+0x2c8>)
 800671a:	edd3 6a01 	vldr	s13, [r3, #4]
 800671e:	4ba9      	ldr	r3, [pc, #676]	; (80069c4 <IIR_Left+0x2cc>)
 8006720:	edd3 7a00 	vldr	s15, [r3]
 8006724:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006728:	ee37 7a27 	vadd.f32	s14, s14, s15
 800672c:	4ba4      	ldr	r3, [pc, #656]	; (80069c0 <IIR_Left+0x2c8>)
 800672e:	edd3 6a02 	vldr	s13, [r3, #8]
 8006732:	4ba5      	ldr	r3, [pc, #660]	; (80069c8 <IIR_Left+0x2d0>)
 8006734:	edd3 7a00 	vldr	s15, [r3]
 8006738:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800673c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006740:	4b9f      	ldr	r3, [pc, #636]	; (80069c0 <IIR_Left+0x2c8>)
 8006742:	edd3 6a03 	vldr	s13, [r3, #12]
 8006746:	4ba1      	ldr	r3, [pc, #644]	; (80069cc <IIR_Left+0x2d4>)
 8006748:	edd3 7a00 	vldr	s15, [r3]
 800674c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006750:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006754:	4b9a      	ldr	r3, [pc, #616]	; (80069c0 <IIR_Left+0x2c8>)
 8006756:	edd3 6a04 	vldr	s13, [r3, #16]
 800675a:	4b9d      	ldr	r3, [pc, #628]	; (80069d0 <IIR_Left+0x2d8>)
 800675c:	edd3 7a00 	vldr	s15, [r3]
 8006760:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006764:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006768:	4b9a      	ldr	r3, [pc, #616]	; (80069d4 <IIR_Left+0x2dc>)
 800676a:	edc3 7a00 	vstr	s15, [r3]
	/* stage 1 */
	L_xZ12 = L_xZ11;
 800676e:	4b95      	ldr	r3, [pc, #596]	; (80069c4 <IIR_Left+0x2cc>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a95      	ldr	r2, [pc, #596]	; (80069c8 <IIR_Left+0x2d0>)
 8006774:	6013      	str	r3, [r2, #0]
	L_xZ11 = L_x;
 8006776:	4b91      	ldr	r3, [pc, #580]	; (80069bc <IIR_Left+0x2c4>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a92      	ldr	r2, [pc, #584]	; (80069c4 <IIR_Left+0x2cc>)
 800677c:	6013      	str	r3, [r2, #0]
	L_yZ12 = L_yZ11;
 800677e:	4b93      	ldr	r3, [pc, #588]	; (80069cc <IIR_Left+0x2d4>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a93      	ldr	r2, [pc, #588]	; (80069d0 <IIR_Left+0x2d8>)
 8006784:	6013      	str	r3, [r2, #0]
	L_yZ11 = L_y1;
 8006786:	4b93      	ldr	r3, [pc, #588]	; (80069d4 <IIR_Left+0x2dc>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a90      	ldr	r2, [pc, #576]	; (80069cc <IIR_Left+0x2d4>)
 800678c:	6013      	str	r3, [r2, #0]
	/* stage 2 */
	L_y2 = L_cS2[0] * L_y1 + L_cS2[1] * L_xZ21 + L_cS2[2] * L_xZ22 - L_cS2[3] * L_yZ21 - L_cS2[4] * L_yZ22;
 800678e:	4b92      	ldr	r3, [pc, #584]	; (80069d8 <IIR_Left+0x2e0>)
 8006790:	ed93 7a00 	vldr	s14, [r3]
 8006794:	4b8f      	ldr	r3, [pc, #572]	; (80069d4 <IIR_Left+0x2dc>)
 8006796:	edd3 7a00 	vldr	s15, [r3]
 800679a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800679e:	4b8e      	ldr	r3, [pc, #568]	; (80069d8 <IIR_Left+0x2e0>)
 80067a0:	edd3 6a01 	vldr	s13, [r3, #4]
 80067a4:	4b8d      	ldr	r3, [pc, #564]	; (80069dc <IIR_Left+0x2e4>)
 80067a6:	edd3 7a00 	vldr	s15, [r3]
 80067aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80067ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80067b2:	4b89      	ldr	r3, [pc, #548]	; (80069d8 <IIR_Left+0x2e0>)
 80067b4:	edd3 6a02 	vldr	s13, [r3, #8]
 80067b8:	4b89      	ldr	r3, [pc, #548]	; (80069e0 <IIR_Left+0x2e8>)
 80067ba:	edd3 7a00 	vldr	s15, [r3]
 80067be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80067c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80067c6:	4b84      	ldr	r3, [pc, #528]	; (80069d8 <IIR_Left+0x2e0>)
 80067c8:	edd3 6a03 	vldr	s13, [r3, #12]
 80067cc:	4b85      	ldr	r3, [pc, #532]	; (80069e4 <IIR_Left+0x2ec>)
 80067ce:	edd3 7a00 	vldr	s15, [r3]
 80067d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80067d6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80067da:	4b7f      	ldr	r3, [pc, #508]	; (80069d8 <IIR_Left+0x2e0>)
 80067dc:	edd3 6a04 	vldr	s13, [r3, #16]
 80067e0:	4b81      	ldr	r3, [pc, #516]	; (80069e8 <IIR_Left+0x2f0>)
 80067e2:	edd3 7a00 	vldr	s15, [r3]
 80067e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80067ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80067ee:	4b7f      	ldr	r3, [pc, #508]	; (80069ec <IIR_Left+0x2f4>)
 80067f0:	edc3 7a00 	vstr	s15, [r3]
	/* stage 2 */
	L_xZ22 = L_xZ21;
 80067f4:	4b79      	ldr	r3, [pc, #484]	; (80069dc <IIR_Left+0x2e4>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a79      	ldr	r2, [pc, #484]	; (80069e0 <IIR_Left+0x2e8>)
 80067fa:	6013      	str	r3, [r2, #0]
	L_xZ21 = L_y1;
 80067fc:	4b75      	ldr	r3, [pc, #468]	; (80069d4 <IIR_Left+0x2dc>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a76      	ldr	r2, [pc, #472]	; (80069dc <IIR_Left+0x2e4>)
 8006802:	6013      	str	r3, [r2, #0]
	L_yZ22 = L_yZ21;
 8006804:	4b77      	ldr	r3, [pc, #476]	; (80069e4 <IIR_Left+0x2ec>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4a77      	ldr	r2, [pc, #476]	; (80069e8 <IIR_Left+0x2f0>)
 800680a:	6013      	str	r3, [r2, #0]
	L_yZ21 = L_y2;
 800680c:	4b77      	ldr	r3, [pc, #476]	; (80069ec <IIR_Left+0x2f4>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a74      	ldr	r2, [pc, #464]	; (80069e4 <IIR_Left+0x2ec>)
 8006812:	6013      	str	r3, [r2, #0]
	/* stage 3 */
	L_y3 = L_cS3[0] * L_y2 + L_cS3[1] * L_xZ31 + L_cS3[2] * L_xZ32 - L_cS3[3] * L_yZ31 - L_cS3[4] * L_yZ32;
 8006814:	4b76      	ldr	r3, [pc, #472]	; (80069f0 <IIR_Left+0x2f8>)
 8006816:	ed93 7a00 	vldr	s14, [r3]
 800681a:	4b74      	ldr	r3, [pc, #464]	; (80069ec <IIR_Left+0x2f4>)
 800681c:	edd3 7a00 	vldr	s15, [r3]
 8006820:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006824:	4b72      	ldr	r3, [pc, #456]	; (80069f0 <IIR_Left+0x2f8>)
 8006826:	edd3 6a01 	vldr	s13, [r3, #4]
 800682a:	4b72      	ldr	r3, [pc, #456]	; (80069f4 <IIR_Left+0x2fc>)
 800682c:	edd3 7a00 	vldr	s15, [r3]
 8006830:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006834:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006838:	4b6d      	ldr	r3, [pc, #436]	; (80069f0 <IIR_Left+0x2f8>)
 800683a:	edd3 6a02 	vldr	s13, [r3, #8]
 800683e:	4b6e      	ldr	r3, [pc, #440]	; (80069f8 <IIR_Left+0x300>)
 8006840:	edd3 7a00 	vldr	s15, [r3]
 8006844:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006848:	ee37 7a27 	vadd.f32	s14, s14, s15
 800684c:	4b68      	ldr	r3, [pc, #416]	; (80069f0 <IIR_Left+0x2f8>)
 800684e:	edd3 6a03 	vldr	s13, [r3, #12]
 8006852:	4b6a      	ldr	r3, [pc, #424]	; (80069fc <IIR_Left+0x304>)
 8006854:	edd3 7a00 	vldr	s15, [r3]
 8006858:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800685c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006860:	4b63      	ldr	r3, [pc, #396]	; (80069f0 <IIR_Left+0x2f8>)
 8006862:	edd3 6a04 	vldr	s13, [r3, #16]
 8006866:	4b66      	ldr	r3, [pc, #408]	; (8006a00 <IIR_Left+0x308>)
 8006868:	edd3 7a00 	vldr	s15, [r3]
 800686c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006870:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006874:	4b63      	ldr	r3, [pc, #396]	; (8006a04 <IIR_Left+0x30c>)
 8006876:	edc3 7a00 	vstr	s15, [r3]
	/* stage 3 */
	L_xZ32 = L_xZ31;
 800687a:	4b5e      	ldr	r3, [pc, #376]	; (80069f4 <IIR_Left+0x2fc>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4a5e      	ldr	r2, [pc, #376]	; (80069f8 <IIR_Left+0x300>)
 8006880:	6013      	str	r3, [r2, #0]
	L_xZ31 = L_y2;
 8006882:	4b5a      	ldr	r3, [pc, #360]	; (80069ec <IIR_Left+0x2f4>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4a5b      	ldr	r2, [pc, #364]	; (80069f4 <IIR_Left+0x2fc>)
 8006888:	6013      	str	r3, [r2, #0]
	L_yZ32 = L_yZ31;
 800688a:	4b5c      	ldr	r3, [pc, #368]	; (80069fc <IIR_Left+0x304>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a5c      	ldr	r2, [pc, #368]	; (8006a00 <IIR_Left+0x308>)
 8006890:	6013      	str	r3, [r2, #0]
	L_yZ31 = L_y3;
 8006892:	4b5c      	ldr	r3, [pc, #368]	; (8006a04 <IIR_Left+0x30c>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a59      	ldr	r2, [pc, #356]	; (80069fc <IIR_Left+0x304>)
 8006898:	6013      	str	r3, [r2, #0]
	/* stage 4 */
	L_y4 = L_cS4[0] * L_y3 + L_cS4[1] * L_xZ41 + L_cS4[2] * L_xZ42 - L_cS4[3] * L_yZ41 - L_cS4[4] * L_yZ42;
 800689a:	4b5b      	ldr	r3, [pc, #364]	; (8006a08 <IIR_Left+0x310>)
 800689c:	ed93 7a00 	vldr	s14, [r3]
 80068a0:	4b58      	ldr	r3, [pc, #352]	; (8006a04 <IIR_Left+0x30c>)
 80068a2:	edd3 7a00 	vldr	s15, [r3]
 80068a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80068aa:	4b57      	ldr	r3, [pc, #348]	; (8006a08 <IIR_Left+0x310>)
 80068ac:	edd3 6a01 	vldr	s13, [r3, #4]
 80068b0:	4b56      	ldr	r3, [pc, #344]	; (8006a0c <IIR_Left+0x314>)
 80068b2:	edd3 7a00 	vldr	s15, [r3]
 80068b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80068be:	4b52      	ldr	r3, [pc, #328]	; (8006a08 <IIR_Left+0x310>)
 80068c0:	edd3 6a02 	vldr	s13, [r3, #8]
 80068c4:	4b52      	ldr	r3, [pc, #328]	; (8006a10 <IIR_Left+0x318>)
 80068c6:	edd3 7a00 	vldr	s15, [r3]
 80068ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80068d2:	4b4d      	ldr	r3, [pc, #308]	; (8006a08 <IIR_Left+0x310>)
 80068d4:	edd3 6a03 	vldr	s13, [r3, #12]
 80068d8:	4b4e      	ldr	r3, [pc, #312]	; (8006a14 <IIR_Left+0x31c>)
 80068da:	edd3 7a00 	vldr	s15, [r3]
 80068de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80068e6:	4b48      	ldr	r3, [pc, #288]	; (8006a08 <IIR_Left+0x310>)
 80068e8:	edd3 6a04 	vldr	s13, [r3, #16]
 80068ec:	4b4a      	ldr	r3, [pc, #296]	; (8006a18 <IIR_Left+0x320>)
 80068ee:	edd3 7a00 	vldr	s15, [r3]
 80068f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80068fa:	4b48      	ldr	r3, [pc, #288]	; (8006a1c <IIR_Left+0x324>)
 80068fc:	edc3 7a00 	vstr	s15, [r3]
	/* stage 4 */
	L_xZ42 = L_xZ41;
 8006900:	4b42      	ldr	r3, [pc, #264]	; (8006a0c <IIR_Left+0x314>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a42      	ldr	r2, [pc, #264]	; (8006a10 <IIR_Left+0x318>)
 8006906:	6013      	str	r3, [r2, #0]
	L_xZ41 = L_y3;
 8006908:	4b3e      	ldr	r3, [pc, #248]	; (8006a04 <IIR_Left+0x30c>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a3f      	ldr	r2, [pc, #252]	; (8006a0c <IIR_Left+0x314>)
 800690e:	6013      	str	r3, [r2, #0]
	L_yZ42 = L_yZ41;
 8006910:	4b40      	ldr	r3, [pc, #256]	; (8006a14 <IIR_Left+0x31c>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a40      	ldr	r2, [pc, #256]	; (8006a18 <IIR_Left+0x320>)
 8006916:	6013      	str	r3, [r2, #0]
	L_yZ41 = L_y4;
 8006918:	4b40      	ldr	r3, [pc, #256]	; (8006a1c <IIR_Left+0x324>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a3d      	ldr	r2, [pc, #244]	; (8006a14 <IIR_Left+0x31c>)
 800691e:	6013      	str	r3, [r2, #0]
	/* stage 5 */
	L_y5 = L_cS5[0] * L_y4 + L_cS5[1] * L_xZ51 + L_cS5[2] * L_xZ52 - L_cS5[3] * L_yZ51 - L_cS5[4] * L_yZ52;
 8006920:	4b3f      	ldr	r3, [pc, #252]	; (8006a20 <IIR_Left+0x328>)
 8006922:	ed93 7a00 	vldr	s14, [r3]
 8006926:	4b3d      	ldr	r3, [pc, #244]	; (8006a1c <IIR_Left+0x324>)
 8006928:	edd3 7a00 	vldr	s15, [r3]
 800692c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006930:	4b3b      	ldr	r3, [pc, #236]	; (8006a20 <IIR_Left+0x328>)
 8006932:	edd3 6a01 	vldr	s13, [r3, #4]
 8006936:	4b3b      	ldr	r3, [pc, #236]	; (8006a24 <IIR_Left+0x32c>)
 8006938:	edd3 7a00 	vldr	s15, [r3]
 800693c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006940:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006944:	4b36      	ldr	r3, [pc, #216]	; (8006a20 <IIR_Left+0x328>)
 8006946:	edd3 6a02 	vldr	s13, [r3, #8]
 800694a:	4b37      	ldr	r3, [pc, #220]	; (8006a28 <IIR_Left+0x330>)
 800694c:	edd3 7a00 	vldr	s15, [r3]
 8006950:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006954:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006958:	4b31      	ldr	r3, [pc, #196]	; (8006a20 <IIR_Left+0x328>)
 800695a:	edd3 6a03 	vldr	s13, [r3, #12]
 800695e:	4b33      	ldr	r3, [pc, #204]	; (8006a2c <IIR_Left+0x334>)
 8006960:	edd3 7a00 	vldr	s15, [r3]
 8006964:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006968:	ee37 7a67 	vsub.f32	s14, s14, s15
 800696c:	4b2c      	ldr	r3, [pc, #176]	; (8006a20 <IIR_Left+0x328>)
 800696e:	edd3 6a04 	vldr	s13, [r3, #16]
 8006972:	4b2f      	ldr	r3, [pc, #188]	; (8006a30 <IIR_Left+0x338>)
 8006974:	edd3 7a00 	vldr	s15, [r3]
 8006978:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800697c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006980:	4b2c      	ldr	r3, [pc, #176]	; (8006a34 <IIR_Left+0x33c>)
 8006982:	edc3 7a00 	vstr	s15, [r3]
	/* stage 5 */
	L_xZ52 = L_xZ51;
 8006986:	4b27      	ldr	r3, [pc, #156]	; (8006a24 <IIR_Left+0x32c>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4a27      	ldr	r2, [pc, #156]	; (8006a28 <IIR_Left+0x330>)
 800698c:	6013      	str	r3, [r2, #0]
	L_xZ51 = L_y4;
 800698e:	4b23      	ldr	r3, [pc, #140]	; (8006a1c <IIR_Left+0x324>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a24      	ldr	r2, [pc, #144]	; (8006a24 <IIR_Left+0x32c>)
 8006994:	6013      	str	r3, [r2, #0]
	L_yZ52 = L_yZ51;
 8006996:	4b25      	ldr	r3, [pc, #148]	; (8006a2c <IIR_Left+0x334>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a25      	ldr	r2, [pc, #148]	; (8006a30 <IIR_Left+0x338>)
 800699c:	6013      	str	r3, [r2, #0]
	L_yZ51 = L_y5;
 800699e:	4b25      	ldr	r3, [pc, #148]	; (8006a34 <IIR_Left+0x33c>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a22      	ldr	r2, [pc, #136]	; (8006a2c <IIR_Left+0x334>)
 80069a4:	6013      	str	r3, [r2, #0]

	return L_y5;
 80069a6:	4b23      	ldr	r3, [pc, #140]	; (8006a34 <IIR_Left+0x33c>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	ee07 3a90 	vmov	s15, r3
}
 80069ae:	eeb0 0a67 	vmov.f32	s0, s15
 80069b2:	370c      	adds	r7, #12
 80069b4:	46bd      	mov	sp, r7
 80069b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ba:	4770      	bx	lr
 80069bc:	200008cc 	.word	0x200008cc
 80069c0:	20000fe4 	.word	0x20000fe4
 80069c4:	20000d38 	.word	0x20000d38
 80069c8:	20001000 	.word	0x20001000
 80069cc:	20000884 	.word	0x20000884
 80069d0:	200006e4 	.word	0x200006e4
 80069d4:	20000650 	.word	0x20000650
 80069d8:	20000fc4 	.word	0x20000fc4
 80069dc:	20000d34 	.word	0x20000d34
 80069e0:	200007ac 	.word	0x200007ac
 80069e4:	2000074c 	.word	0x2000074c
 80069e8:	20000cd4 	.word	0x20000cd4
 80069ec:	200007c8 	.word	0x200007c8
 80069f0:	20000d8c 	.word	0x20000d8c
 80069f4:	20000cd0 	.word	0x20000cd0
 80069f8:	20000774 	.word	0x20000774
 80069fc:	200008c8 	.word	0x200008c8
 8006a00:	20000d1c 	.word	0x20000d1c
 8006a04:	20000d88 	.word	0x20000d88
 8006a08:	20000758 	.word	0x20000758
 8006a0c:	200007e8 	.word	0x200007e8
 8006a10:	200006b4 	.word	0x200006b4
 8006a14:	200007e0 	.word	0x200007e0
 8006a18:	200006a8 	.word	0x200006a8
 8006a1c:	20000dcc 	.word	0x20000dcc
 8006a20:	20000794 	.word	0x20000794
 8006a24:	20000d40 	.word	0x20000d40
 8006a28:	200007b8 	.word	0x200007b8
 8006a2c:	20000778 	.word	0x20000778
 8006a30:	20001064 	.word	0x20001064
 8006a34:	200006cc 	.word	0x200006cc

08006a38 <Display_Init>:
		}
	}
}


uint8_t Display_Init(void) {
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b082      	sub	sp, #8
 8006a3c:	af00      	add	r7, sp, #0

	/* Init I2C */
	SSD1306_I2C_Init();
 8006a3e:	f000 fdaf 	bl	80075a0 <SSD1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8006a42:	f644 6320 	movw	r3, #20000	; 0x4e20
 8006a46:	2201      	movs	r2, #1
 8006a48:	2178      	movs	r1, #120	; 0x78
 8006a4a:	485b      	ldr	r0, [pc, #364]	; (8006bb8 <Display_Init+0x180>)
 8006a4c:	f002 ff28 	bl	80098a0 <HAL_I2C_IsDeviceReady>
 8006a50:	4603      	mov	r3, r0
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d001      	beq.n	8006a5a <Display_Init+0x22>
		/* Return false */
		return 0;
 8006a56:	2300      	movs	r3, #0
 8006a58:	e0a9      	b.n	8006bae <Display_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 3500;
 8006a5a:	f640 53ac 	movw	r3, #3500	; 0xdac
 8006a5e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8006a60:	e002      	b.n	8006a68 <Display_Init+0x30>
		p--;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	3b01      	subs	r3, #1
 8006a66:	607b      	str	r3, [r7, #4]
	while(p>0)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d1f9      	bne.n	8006a62 <Display_Init+0x2a>
//	HAL_Delay(100);

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8006a6e:	22ae      	movs	r2, #174	; 0xae
 8006a70:	2100      	movs	r1, #0
 8006a72:	2078      	movs	r0, #120	; 0x78
 8006a74:	f000 fdf0 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8006a78:	2220      	movs	r2, #32
 8006a7a:	2100      	movs	r1, #0
 8006a7c:	2078      	movs	r0, #120	; 0x78
 8006a7e:	f000 fdeb 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8006a82:	2210      	movs	r2, #16
 8006a84:	2100      	movs	r1, #0
 8006a86:	2078      	movs	r0, #120	; 0x78
 8006a88:	f000 fde6 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8006a8c:	22b0      	movs	r2, #176	; 0xb0
 8006a8e:	2100      	movs	r1, #0
 8006a90:	2078      	movs	r0, #120	; 0x78
 8006a92:	f000 fde1 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8006a96:	22c8      	movs	r2, #200	; 0xc8
 8006a98:	2100      	movs	r1, #0
 8006a9a:	2078      	movs	r0, #120	; 0x78
 8006a9c:	f000 fddc 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	2100      	movs	r1, #0
 8006aa4:	2078      	movs	r0, #120	; 0x78
 8006aa6:	f000 fdd7 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8006aaa:	2210      	movs	r2, #16
 8006aac:	2100      	movs	r1, #0
 8006aae:	2078      	movs	r0, #120	; 0x78
 8006ab0:	f000 fdd2 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8006ab4:	2240      	movs	r2, #64	; 0x40
 8006ab6:	2100      	movs	r1, #0
 8006ab8:	2078      	movs	r0, #120	; 0x78
 8006aba:	f000 fdcd 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8006abe:	2281      	movs	r2, #129	; 0x81
 8006ac0:	2100      	movs	r1, #0
 8006ac2:	2078      	movs	r0, #120	; 0x78
 8006ac4:	f000 fdc8 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8006ac8:	22ff      	movs	r2, #255	; 0xff
 8006aca:	2100      	movs	r1, #0
 8006acc:	2078      	movs	r0, #120	; 0x78
 8006ace:	f000 fdc3 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8006ad2:	22a1      	movs	r2, #161	; 0xa1
 8006ad4:	2100      	movs	r1, #0
 8006ad6:	2078      	movs	r0, #120	; 0x78
 8006ad8:	f000 fdbe 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8006adc:	22a6      	movs	r2, #166	; 0xa6
 8006ade:	2100      	movs	r1, #0
 8006ae0:	2078      	movs	r0, #120	; 0x78
 8006ae2:	f000 fdb9 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8006ae6:	22a8      	movs	r2, #168	; 0xa8
 8006ae8:	2100      	movs	r1, #0
 8006aea:	2078      	movs	r0, #120	; 0x78
 8006aec:	f000 fdb4 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8006af0:	223f      	movs	r2, #63	; 0x3f
 8006af2:	2100      	movs	r1, #0
 8006af4:	2078      	movs	r0, #120	; 0x78
 8006af6:	f000 fdaf 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8006afa:	22a4      	movs	r2, #164	; 0xa4
 8006afc:	2100      	movs	r1, #0
 8006afe:	2078      	movs	r0, #120	; 0x78
 8006b00:	f000 fdaa 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8006b04:	22d3      	movs	r2, #211	; 0xd3
 8006b06:	2100      	movs	r1, #0
 8006b08:	2078      	movs	r0, #120	; 0x78
 8006b0a:	f000 fda5 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8006b0e:	2200      	movs	r2, #0
 8006b10:	2100      	movs	r1, #0
 8006b12:	2078      	movs	r0, #120	; 0x78
 8006b14:	f000 fda0 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8006b18:	22d5      	movs	r2, #213	; 0xd5
 8006b1a:	2100      	movs	r1, #0
 8006b1c:	2078      	movs	r0, #120	; 0x78
 8006b1e:	f000 fd9b 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8006b22:	22f0      	movs	r2, #240	; 0xf0
 8006b24:	2100      	movs	r1, #0
 8006b26:	2078      	movs	r0, #120	; 0x78
 8006b28:	f000 fd96 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8006b2c:	22d9      	movs	r2, #217	; 0xd9
 8006b2e:	2100      	movs	r1, #0
 8006b30:	2078      	movs	r0, #120	; 0x78
 8006b32:	f000 fd91 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8006b36:	2222      	movs	r2, #34	; 0x22
 8006b38:	2100      	movs	r1, #0
 8006b3a:	2078      	movs	r0, #120	; 0x78
 8006b3c:	f000 fd8c 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8006b40:	22da      	movs	r2, #218	; 0xda
 8006b42:	2100      	movs	r1, #0
 8006b44:	2078      	movs	r0, #120	; 0x78
 8006b46:	f000 fd87 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8006b4a:	2212      	movs	r2, #18
 8006b4c:	2100      	movs	r1, #0
 8006b4e:	2078      	movs	r0, #120	; 0x78
 8006b50:	f000 fd82 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8006b54:	22db      	movs	r2, #219	; 0xdb
 8006b56:	2100      	movs	r1, #0
 8006b58:	2078      	movs	r0, #120	; 0x78
 8006b5a:	f000 fd7d 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8006b5e:	2220      	movs	r2, #32
 8006b60:	2100      	movs	r1, #0
 8006b62:	2078      	movs	r0, #120	; 0x78
 8006b64:	f000 fd78 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8006b68:	228d      	movs	r2, #141	; 0x8d
 8006b6a:	2100      	movs	r1, #0
 8006b6c:	2078      	movs	r0, #120	; 0x78
 8006b6e:	f000 fd73 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8006b72:	2214      	movs	r2, #20
 8006b74:	2100      	movs	r1, #0
 8006b76:	2078      	movs	r0, #120	; 0x78
 8006b78:	f000 fd6e 	bl	8007658 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8006b7c:	22af      	movs	r2, #175	; 0xaf
 8006b7e:	2100      	movs	r1, #0
 8006b80:	2078      	movs	r0, #120	; 0x78
 8006b82:	f000 fd69 	bl	8007658 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8006b86:	222e      	movs	r2, #46	; 0x2e
 8006b88:	2100      	movs	r1, #0
 8006b8a:	2078      	movs	r0, #120	; 0x78
 8006b8c:	f000 fd64 	bl	8007658 <ssd1306_I2C_Write>

	/* Clear screen */
	Display_Fill(SSD1306_COLOR_BLACK);
 8006b90:	2000      	movs	r0, #0
 8006b92:	f000 f843 	bl	8006c1c <Display_Fill>

	/* Update screen */
	Display_UpdateScreen();
 8006b96:	f000 f813 	bl	8006bc0 <Display_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8006b9a:	4b08      	ldr	r3, [pc, #32]	; (8006bbc <Display_Init+0x184>)
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8006ba0:	4b06      	ldr	r3, [pc, #24]	; (8006bbc <Display_Init+0x184>)
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8006ba6:	4b05      	ldr	r3, [pc, #20]	; (8006bbc <Display_Init+0x184>)
 8006ba8:	2201      	movs	r2, #1
 8006baa:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8006bac:	2301      	movs	r3, #1
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3708      	adds	r7, #8
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}
 8006bb6:	bf00      	nop
 8006bb8:	200006e8 	.word	0x200006e8
 8006bbc:	20000628 	.word	0x20000628

08006bc0 <Display_UpdateScreen>:

void Display_UpdateScreen(void) {
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b082      	sub	sp, #8
 8006bc4:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	71fb      	strb	r3, [r7, #7]
 8006bca:	e01d      	b.n	8006c08 <Display_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8006bcc:	79fb      	ldrb	r3, [r7, #7]
 8006bce:	3b50      	subs	r3, #80	; 0x50
 8006bd0:	b2db      	uxtb	r3, r3
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	2100      	movs	r1, #0
 8006bd6:	2078      	movs	r0, #120	; 0x78
 8006bd8:	f000 fd3e 	bl	8007658 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8006bdc:	2200      	movs	r2, #0
 8006bde:	2100      	movs	r1, #0
 8006be0:	2078      	movs	r0, #120	; 0x78
 8006be2:	f000 fd39 	bl	8007658 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8006be6:	2210      	movs	r2, #16
 8006be8:	2100      	movs	r1, #0
 8006bea:	2078      	movs	r0, #120	; 0x78
 8006bec:	f000 fd34 	bl	8007658 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8006bf0:	79fb      	ldrb	r3, [r7, #7]
 8006bf2:	01db      	lsls	r3, r3, #7
 8006bf4:	4a08      	ldr	r2, [pc, #32]	; (8006c18 <Display_UpdateScreen+0x58>)
 8006bf6:	441a      	add	r2, r3
 8006bf8:	2380      	movs	r3, #128	; 0x80
 8006bfa:	2140      	movs	r1, #64	; 0x40
 8006bfc:	2078      	movs	r0, #120	; 0x78
 8006bfe:	f000 fce3 	bl	80075c8 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8006c02:	79fb      	ldrb	r3, [r7, #7]
 8006c04:	3301      	adds	r3, #1
 8006c06:	71fb      	strb	r3, [r7, #7]
 8006c08:	79fb      	ldrb	r3, [r7, #7]
 8006c0a:	2b07      	cmp	r3, #7
 8006c0c:	d9de      	bls.n	8006bcc <Display_UpdateScreen+0xc>
	}
}
 8006c0e:	bf00      	nop
 8006c10:	3708      	adds	r7, #8
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}
 8006c16:	bf00      	nop
 8006c18:	20000228 	.word	0x20000228

08006c1c <Display_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void Display_Fill(SSD1306_COLOR_t color) {
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b082      	sub	sp, #8
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	4603      	mov	r3, r0
 8006c24:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8006c26:	79fb      	ldrb	r3, [r7, #7]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d101      	bne.n	8006c30 <Display_Fill+0x14>
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	e000      	b.n	8006c32 <Display_Fill+0x16>
 8006c30:	23ff      	movs	r3, #255	; 0xff
 8006c32:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006c36:	4619      	mov	r1, r3
 8006c38:	4803      	ldr	r0, [pc, #12]	; (8006c48 <Display_Fill+0x2c>)
 8006c3a:	f006 f9f0 	bl	800d01e <memset>
}
 8006c3e:	bf00      	nop
 8006c40:	3708      	adds	r7, #8
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}
 8006c46:	bf00      	nop
 8006c48:	20000228 	.word	0x20000228

08006c4c <Display_DrawPixel>:

void Display_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8006c4c:	b480      	push	{r7}
 8006c4e:	b083      	sub	sp, #12
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	4603      	mov	r3, r0
 8006c54:	80fb      	strh	r3, [r7, #6]
 8006c56:	460b      	mov	r3, r1
 8006c58:	80bb      	strh	r3, [r7, #4]
 8006c5a:	4613      	mov	r3, r2
 8006c5c:	70fb      	strb	r3, [r7, #3]
	if (
 8006c5e:	88fb      	ldrh	r3, [r7, #6]
 8006c60:	2b7f      	cmp	r3, #127	; 0x7f
 8006c62:	d848      	bhi.n	8006cf6 <Display_DrawPixel+0xaa>
			x >= SSD1306_WIDTH ||
 8006c64:	88bb      	ldrh	r3, [r7, #4]
 8006c66:	2b3f      	cmp	r3, #63	; 0x3f
 8006c68:	d845      	bhi.n	8006cf6 <Display_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8006c6a:	4b26      	ldr	r3, [pc, #152]	; (8006d04 <Display_DrawPixel+0xb8>)
 8006c6c:	791b      	ldrb	r3, [r3, #4]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d006      	beq.n	8006c80 <Display_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8006c72:	78fb      	ldrb	r3, [r7, #3]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	bf0c      	ite	eq
 8006c78:	2301      	moveq	r3, #1
 8006c7a:	2300      	movne	r3, #0
 8006c7c:	b2db      	uxtb	r3, r3
 8006c7e:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8006c80:	78fb      	ldrb	r3, [r7, #3]
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d11a      	bne.n	8006cbc <Display_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8006c86:	88fa      	ldrh	r2, [r7, #6]
 8006c88:	88bb      	ldrh	r3, [r7, #4]
 8006c8a:	08db      	lsrs	r3, r3, #3
 8006c8c:	b298      	uxth	r0, r3
 8006c8e:	4603      	mov	r3, r0
 8006c90:	01db      	lsls	r3, r3, #7
 8006c92:	4413      	add	r3, r2
 8006c94:	4a1c      	ldr	r2, [pc, #112]	; (8006d08 <Display_DrawPixel+0xbc>)
 8006c96:	5cd3      	ldrb	r3, [r2, r3]
 8006c98:	b25a      	sxtb	r2, r3
 8006c9a:	88bb      	ldrh	r3, [r7, #4]
 8006c9c:	f003 0307 	and.w	r3, r3, #7
 8006ca0:	2101      	movs	r1, #1
 8006ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8006ca6:	b25b      	sxtb	r3, r3
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	b259      	sxtb	r1, r3
 8006cac:	88fa      	ldrh	r2, [r7, #6]
 8006cae:	4603      	mov	r3, r0
 8006cb0:	01db      	lsls	r3, r3, #7
 8006cb2:	4413      	add	r3, r2
 8006cb4:	b2c9      	uxtb	r1, r1
 8006cb6:	4a14      	ldr	r2, [pc, #80]	; (8006d08 <Display_DrawPixel+0xbc>)
 8006cb8:	54d1      	strb	r1, [r2, r3]
 8006cba:	e01d      	b.n	8006cf8 <Display_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8006cbc:	88fa      	ldrh	r2, [r7, #6]
 8006cbe:	88bb      	ldrh	r3, [r7, #4]
 8006cc0:	08db      	lsrs	r3, r3, #3
 8006cc2:	b298      	uxth	r0, r3
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	01db      	lsls	r3, r3, #7
 8006cc8:	4413      	add	r3, r2
 8006cca:	4a0f      	ldr	r2, [pc, #60]	; (8006d08 <Display_DrawPixel+0xbc>)
 8006ccc:	5cd3      	ldrb	r3, [r2, r3]
 8006cce:	b25a      	sxtb	r2, r3
 8006cd0:	88bb      	ldrh	r3, [r7, #4]
 8006cd2:	f003 0307 	and.w	r3, r3, #7
 8006cd6:	2101      	movs	r1, #1
 8006cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8006cdc:	b25b      	sxtb	r3, r3
 8006cde:	43db      	mvns	r3, r3
 8006ce0:	b25b      	sxtb	r3, r3
 8006ce2:	4013      	ands	r3, r2
 8006ce4:	b259      	sxtb	r1, r3
 8006ce6:	88fa      	ldrh	r2, [r7, #6]
 8006ce8:	4603      	mov	r3, r0
 8006cea:	01db      	lsls	r3, r3, #7
 8006cec:	4413      	add	r3, r2
 8006cee:	b2c9      	uxtb	r1, r1
 8006cf0:	4a05      	ldr	r2, [pc, #20]	; (8006d08 <Display_DrawPixel+0xbc>)
 8006cf2:	54d1      	strb	r1, [r2, r3]
 8006cf4:	e000      	b.n	8006cf8 <Display_DrawPixel+0xac>
		return;
 8006cf6:	bf00      	nop
	}
}
 8006cf8:	370c      	adds	r7, #12
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d00:	4770      	bx	lr
 8006d02:	bf00      	nop
 8006d04:	20000628 	.word	0x20000628
 8006d08:	20000228 	.word	0x20000228

08006d0c <Display_GotoXY>:

void Display_GotoXY(uint16_t x, uint16_t y) {
 8006d0c:	b480      	push	{r7}
 8006d0e:	b083      	sub	sp, #12
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	4603      	mov	r3, r0
 8006d14:	460a      	mov	r2, r1
 8006d16:	80fb      	strh	r3, [r7, #6]
 8006d18:	4613      	mov	r3, r2
 8006d1a:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8006d1c:	4a05      	ldr	r2, [pc, #20]	; (8006d34 <Display_GotoXY+0x28>)
 8006d1e:	88fb      	ldrh	r3, [r7, #6]
 8006d20:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8006d22:	4a04      	ldr	r2, [pc, #16]	; (8006d34 <Display_GotoXY+0x28>)
 8006d24:	88bb      	ldrh	r3, [r7, #4]
 8006d26:	8053      	strh	r3, [r2, #2]
}
 8006d28:	bf00      	nop
 8006d2a:	370c      	adds	r7, #12
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d32:	4770      	bx	lr
 8006d34:	20000628 	.word	0x20000628

08006d38 <Display_Putc>:

char Display_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b086      	sub	sp, #24
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	4603      	mov	r3, r0
 8006d40:	6039      	str	r1, [r7, #0]
 8006d42:	71fb      	strb	r3, [r7, #7]
 8006d44:	4613      	mov	r3, r2
 8006d46:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
			SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8006d48:	4b3a      	ldr	r3, [pc, #232]	; (8006e34 <Display_Putc+0xfc>)
 8006d4a:	881b      	ldrh	r3, [r3, #0]
 8006d4c:	461a      	mov	r2, r3
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	781b      	ldrb	r3, [r3, #0]
 8006d52:	4413      	add	r3, r2
	if (
 8006d54:	2b7f      	cmp	r3, #127	; 0x7f
 8006d56:	dc07      	bgt.n	8006d68 <Display_Putc+0x30>
			SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8006d58:	4b36      	ldr	r3, [pc, #216]	; (8006e34 <Display_Putc+0xfc>)
 8006d5a:	885b      	ldrh	r3, [r3, #2]
 8006d5c:	461a      	mov	r2, r3
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	785b      	ldrb	r3, [r3, #1]
 8006d62:	4413      	add	r3, r2
			SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8006d64:	2b3f      	cmp	r3, #63	; 0x3f
 8006d66:	dd01      	ble.n	8006d6c <Display_Putc+0x34>
	) {
		/* Error */
		return 0;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	e05e      	b.n	8006e2a <Display_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	617b      	str	r3, [r7, #20]
 8006d70:	e04b      	b.n	8006e0a <Display_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	685a      	ldr	r2, [r3, #4]
 8006d76:	79fb      	ldrb	r3, [r7, #7]
 8006d78:	3b20      	subs	r3, #32
 8006d7a:	6839      	ldr	r1, [r7, #0]
 8006d7c:	7849      	ldrb	r1, [r1, #1]
 8006d7e:	fb01 f303 	mul.w	r3, r1, r3
 8006d82:	4619      	mov	r1, r3
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	440b      	add	r3, r1
 8006d88:	005b      	lsls	r3, r3, #1
 8006d8a:	4413      	add	r3, r2
 8006d8c:	881b      	ldrh	r3, [r3, #0]
 8006d8e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8006d90:	2300      	movs	r3, #0
 8006d92:	613b      	str	r3, [r7, #16]
 8006d94:	e030      	b.n	8006df8 <Display_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8006d96:	68fa      	ldr	r2, [r7, #12]
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d010      	beq.n	8006dc8 <Display_Putc+0x90>
				Display_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8006da6:	4b23      	ldr	r3, [pc, #140]	; (8006e34 <Display_Putc+0xfc>)
 8006da8:	881a      	ldrh	r2, [r3, #0]
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	b29b      	uxth	r3, r3
 8006dae:	4413      	add	r3, r2
 8006db0:	b298      	uxth	r0, r3
 8006db2:	4b20      	ldr	r3, [pc, #128]	; (8006e34 <Display_Putc+0xfc>)
 8006db4:	885a      	ldrh	r2, [r3, #2]
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	b29b      	uxth	r3, r3
 8006dba:	4413      	add	r3, r2
 8006dbc:	b29b      	uxth	r3, r3
 8006dbe:	79ba      	ldrb	r2, [r7, #6]
 8006dc0:	4619      	mov	r1, r3
 8006dc2:	f7ff ff43 	bl	8006c4c <Display_DrawPixel>
 8006dc6:	e014      	b.n	8006df2 <Display_Putc+0xba>
			} else {
				Display_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8006dc8:	4b1a      	ldr	r3, [pc, #104]	; (8006e34 <Display_Putc+0xfc>)
 8006dca:	881a      	ldrh	r2, [r3, #0]
 8006dcc:	693b      	ldr	r3, [r7, #16]
 8006dce:	b29b      	uxth	r3, r3
 8006dd0:	4413      	add	r3, r2
 8006dd2:	b298      	uxth	r0, r3
 8006dd4:	4b17      	ldr	r3, [pc, #92]	; (8006e34 <Display_Putc+0xfc>)
 8006dd6:	885a      	ldrh	r2, [r3, #2]
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	4413      	add	r3, r2
 8006dde:	b299      	uxth	r1, r3
 8006de0:	79bb      	ldrb	r3, [r7, #6]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	bf0c      	ite	eq
 8006de6:	2301      	moveq	r3, #1
 8006de8:	2300      	movne	r3, #0
 8006dea:	b2db      	uxtb	r3, r3
 8006dec:	461a      	mov	r2, r3
 8006dee:	f7ff ff2d 	bl	8006c4c <Display_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8006df2:	693b      	ldr	r3, [r7, #16]
 8006df4:	3301      	adds	r3, #1
 8006df6:	613b      	str	r3, [r7, #16]
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	781b      	ldrb	r3, [r3, #0]
 8006dfc:	461a      	mov	r2, r3
 8006dfe:	693b      	ldr	r3, [r7, #16]
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d3c8      	bcc.n	8006d96 <Display_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	3301      	adds	r3, #1
 8006e08:	617b      	str	r3, [r7, #20]
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	785b      	ldrb	r3, [r3, #1]
 8006e0e:	461a      	mov	r2, r3
 8006e10:	697b      	ldr	r3, [r7, #20]
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d3ad      	bcc.n	8006d72 <Display_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8006e16:	4b07      	ldr	r3, [pc, #28]	; (8006e34 <Display_Putc+0xfc>)
 8006e18:	881a      	ldrh	r2, [r3, #0]
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	781b      	ldrb	r3, [r3, #0]
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	4413      	add	r3, r2
 8006e22:	b29a      	uxth	r2, r3
 8006e24:	4b03      	ldr	r3, [pc, #12]	; (8006e34 <Display_Putc+0xfc>)
 8006e26:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8006e28:	79fb      	ldrb	r3, [r7, #7]
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3718      	adds	r7, #24
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
 8006e32:	bf00      	nop
 8006e34:	20000628 	.word	0x20000628

08006e38 <Display_Puts>:

char Display_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b084      	sub	sp, #16
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	60f8      	str	r0, [r7, #12]
 8006e40:	60b9      	str	r1, [r7, #8]
 8006e42:	4613      	mov	r3, r2
 8006e44:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8006e46:	e012      	b.n	8006e6e <Display_Puts+0x36>
		/* Write character by character */
		if (Display_Putc(*str, Font, color) != *str) {
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	781b      	ldrb	r3, [r3, #0]
 8006e4c:	79fa      	ldrb	r2, [r7, #7]
 8006e4e:	68b9      	ldr	r1, [r7, #8]
 8006e50:	4618      	mov	r0, r3
 8006e52:	f7ff ff71 	bl	8006d38 <Display_Putc>
 8006e56:	4603      	mov	r3, r0
 8006e58:	461a      	mov	r2, r3
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	781b      	ldrb	r3, [r3, #0]
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d002      	beq.n	8006e68 <Display_Puts+0x30>
			/* Return error */
			return *str;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	781b      	ldrb	r3, [r3, #0]
 8006e66:	e008      	b.n	8006e7a <Display_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	3301      	adds	r3, #1
 8006e6c:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	781b      	ldrb	r3, [r3, #0]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d1e8      	bne.n	8006e48 <Display_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	781b      	ldrb	r3, [r3, #0]
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3710      	adds	r7, #16
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}
	...

08006e84 <Display_PutUintDigit>:

void Display_PutUintDigit(uint16_t data, uint8_t digit, FontDef_t* Font, SSD1306_COLOR_t color){
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b082      	sub	sp, #8
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	603a      	str	r2, [r7, #0]
 8006e8c:	461a      	mov	r2, r3
 8006e8e:	4603      	mov	r3, r0
 8006e90:	80fb      	strh	r3, [r7, #6]
 8006e92:	460b      	mov	r3, r1
 8006e94:	717b      	strb	r3, [r7, #5]
 8006e96:	4613      	mov	r3, r2
 8006e98:	713b      	strb	r3, [r7, #4]
	switch(digit){
 8006e9a:	797b      	ldrb	r3, [r7, #5]
 8006e9c:	2b02      	cmp	r3, #2
 8006e9e:	d018      	beq.n	8006ed2 <Display_PutUintDigit+0x4e>
 8006ea0:	2b03      	cmp	r3, #3
 8006ea2:	d041      	beq.n	8006f28 <Display_PutUintDigit+0xa4>
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d000      	beq.n	8006eaa <Display_PutUintDigit+0x26>
		Display_Putc(data/100+0x30, Font, color); 		// ratusan
		Display_Putc(data%100/10+0x30, Font, color); 	// puluhan
		Display_Putc(data%10+0x30, Font, color); 		// satuan
		break;
	}
}
 8006ea8:	e077      	b.n	8006f9a <Display_PutUintDigit+0x116>
		Display_Putc(data%10+0x30, Font, color); 		// satuan
 8006eaa:	88fa      	ldrh	r2, [r7, #6]
 8006eac:	4b3d      	ldr	r3, [pc, #244]	; (8006fa4 <Display_PutUintDigit+0x120>)
 8006eae:	fba3 1302 	umull	r1, r3, r3, r2
 8006eb2:	08d9      	lsrs	r1, r3, #3
 8006eb4:	460b      	mov	r3, r1
 8006eb6:	009b      	lsls	r3, r3, #2
 8006eb8:	440b      	add	r3, r1
 8006eba:	005b      	lsls	r3, r3, #1
 8006ebc:	1ad3      	subs	r3, r2, r3
 8006ebe:	b29b      	uxth	r3, r3
 8006ec0:	b2db      	uxtb	r3, r3
 8006ec2:	3330      	adds	r3, #48	; 0x30
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	793a      	ldrb	r2, [r7, #4]
 8006ec8:	6839      	ldr	r1, [r7, #0]
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f7ff ff34 	bl	8006d38 <Display_Putc>
		break;
 8006ed0:	e063      	b.n	8006f9a <Display_PutUintDigit+0x116>
		Display_Putc(data%100/10+0x30, Font, color); 	// puluhan
 8006ed2:	88fb      	ldrh	r3, [r7, #6]
 8006ed4:	4a34      	ldr	r2, [pc, #208]	; (8006fa8 <Display_PutUintDigit+0x124>)
 8006ed6:	fba2 1203 	umull	r1, r2, r2, r3
 8006eda:	0952      	lsrs	r2, r2, #5
 8006edc:	2164      	movs	r1, #100	; 0x64
 8006ede:	fb01 f202 	mul.w	r2, r1, r2
 8006ee2:	1a9b      	subs	r3, r3, r2
 8006ee4:	b29b      	uxth	r3, r3
 8006ee6:	4a2f      	ldr	r2, [pc, #188]	; (8006fa4 <Display_PutUintDigit+0x120>)
 8006ee8:	fba2 2303 	umull	r2, r3, r2, r3
 8006eec:	08db      	lsrs	r3, r3, #3
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	b2db      	uxtb	r3, r3
 8006ef2:	3330      	adds	r3, #48	; 0x30
 8006ef4:	b2db      	uxtb	r3, r3
 8006ef6:	793a      	ldrb	r2, [r7, #4]
 8006ef8:	6839      	ldr	r1, [r7, #0]
 8006efa:	4618      	mov	r0, r3
 8006efc:	f7ff ff1c 	bl	8006d38 <Display_Putc>
		Display_Putc(data%10+0x30, Font, color); 		// satuan
 8006f00:	88fa      	ldrh	r2, [r7, #6]
 8006f02:	4b28      	ldr	r3, [pc, #160]	; (8006fa4 <Display_PutUintDigit+0x120>)
 8006f04:	fba3 1302 	umull	r1, r3, r3, r2
 8006f08:	08d9      	lsrs	r1, r3, #3
 8006f0a:	460b      	mov	r3, r1
 8006f0c:	009b      	lsls	r3, r3, #2
 8006f0e:	440b      	add	r3, r1
 8006f10:	005b      	lsls	r3, r3, #1
 8006f12:	1ad3      	subs	r3, r2, r3
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	b2db      	uxtb	r3, r3
 8006f18:	3330      	adds	r3, #48	; 0x30
 8006f1a:	b2db      	uxtb	r3, r3
 8006f1c:	793a      	ldrb	r2, [r7, #4]
 8006f1e:	6839      	ldr	r1, [r7, #0]
 8006f20:	4618      	mov	r0, r3
 8006f22:	f7ff ff09 	bl	8006d38 <Display_Putc>
		break;
 8006f26:	e038      	b.n	8006f9a <Display_PutUintDigit+0x116>
		Display_Putc(data/100+0x30, Font, color); 		// ratusan
 8006f28:	88fb      	ldrh	r3, [r7, #6]
 8006f2a:	4a1f      	ldr	r2, [pc, #124]	; (8006fa8 <Display_PutUintDigit+0x124>)
 8006f2c:	fba2 2303 	umull	r2, r3, r2, r3
 8006f30:	095b      	lsrs	r3, r3, #5
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	b2db      	uxtb	r3, r3
 8006f36:	3330      	adds	r3, #48	; 0x30
 8006f38:	b2db      	uxtb	r3, r3
 8006f3a:	793a      	ldrb	r2, [r7, #4]
 8006f3c:	6839      	ldr	r1, [r7, #0]
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f7ff fefa 	bl	8006d38 <Display_Putc>
		Display_Putc(data%100/10+0x30, Font, color); 	// puluhan
 8006f44:	88fb      	ldrh	r3, [r7, #6]
 8006f46:	4a18      	ldr	r2, [pc, #96]	; (8006fa8 <Display_PutUintDigit+0x124>)
 8006f48:	fba2 1203 	umull	r1, r2, r2, r3
 8006f4c:	0952      	lsrs	r2, r2, #5
 8006f4e:	2164      	movs	r1, #100	; 0x64
 8006f50:	fb01 f202 	mul.w	r2, r1, r2
 8006f54:	1a9b      	subs	r3, r3, r2
 8006f56:	b29b      	uxth	r3, r3
 8006f58:	4a12      	ldr	r2, [pc, #72]	; (8006fa4 <Display_PutUintDigit+0x120>)
 8006f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8006f5e:	08db      	lsrs	r3, r3, #3
 8006f60:	b29b      	uxth	r3, r3
 8006f62:	b2db      	uxtb	r3, r3
 8006f64:	3330      	adds	r3, #48	; 0x30
 8006f66:	b2db      	uxtb	r3, r3
 8006f68:	793a      	ldrb	r2, [r7, #4]
 8006f6a:	6839      	ldr	r1, [r7, #0]
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f7ff fee3 	bl	8006d38 <Display_Putc>
		Display_Putc(data%10+0x30, Font, color); 		// satuan
 8006f72:	88fa      	ldrh	r2, [r7, #6]
 8006f74:	4b0b      	ldr	r3, [pc, #44]	; (8006fa4 <Display_PutUintDigit+0x120>)
 8006f76:	fba3 1302 	umull	r1, r3, r3, r2
 8006f7a:	08d9      	lsrs	r1, r3, #3
 8006f7c:	460b      	mov	r3, r1
 8006f7e:	009b      	lsls	r3, r3, #2
 8006f80:	440b      	add	r3, r1
 8006f82:	005b      	lsls	r3, r3, #1
 8006f84:	1ad3      	subs	r3, r2, r3
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	b2db      	uxtb	r3, r3
 8006f8a:	3330      	adds	r3, #48	; 0x30
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	793a      	ldrb	r2, [r7, #4]
 8006f90:	6839      	ldr	r1, [r7, #0]
 8006f92:	4618      	mov	r0, r3
 8006f94:	f7ff fed0 	bl	8006d38 <Display_Putc>
		break;
 8006f98:	bf00      	nop
}
 8006f9a:	bf00      	nop
 8006f9c:	3708      	adds	r7, #8
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bd80      	pop	{r7, pc}
 8006fa2:	bf00      	nop
 8006fa4:	cccccccd 	.word	0xcccccccd
 8006fa8:	51eb851f 	.word	0x51eb851f

08006fac <Display_PutUint>:

void Display_PutUint(uint16_t data, FontDef_t* Font, SSD1306_COLOR_t color){
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b082      	sub	sp, #8
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	6039      	str	r1, [r7, #0]
 8006fb6:	80fb      	strh	r3, [r7, #6]
 8006fb8:	4613      	mov	r3, r2
 8006fba:	717b      	strb	r3, [r7, #5]
	if(data>=100){
 8006fbc:	88fb      	ldrh	r3, [r7, #6]
 8006fbe:	2b63      	cmp	r3, #99	; 0x63
 8006fc0:	d906      	bls.n	8006fd0 <Display_PutUint+0x24>
		Display_PutUintDigit(data, 3, Font, color);
 8006fc2:	797b      	ldrb	r3, [r7, #5]
 8006fc4:	88f8      	ldrh	r0, [r7, #6]
 8006fc6:	683a      	ldr	r2, [r7, #0]
 8006fc8:	2103      	movs	r1, #3
 8006fca:	f7ff ff5b 	bl	8006e84 <Display_PutUintDigit>
		Display_PutUintDigit(data, 2, Font, color);
	}
	else{
		Display_PutUintDigit(data, 1, Font, color);
	}
}
 8006fce:	e00f      	b.n	8006ff0 <Display_PutUint+0x44>
	else if (data>=10){
 8006fd0:	88fb      	ldrh	r3, [r7, #6]
 8006fd2:	2b09      	cmp	r3, #9
 8006fd4:	d906      	bls.n	8006fe4 <Display_PutUint+0x38>
		Display_PutUintDigit(data, 2, Font, color);
 8006fd6:	797b      	ldrb	r3, [r7, #5]
 8006fd8:	88f8      	ldrh	r0, [r7, #6]
 8006fda:	683a      	ldr	r2, [r7, #0]
 8006fdc:	2102      	movs	r1, #2
 8006fde:	f7ff ff51 	bl	8006e84 <Display_PutUintDigit>
}
 8006fe2:	e005      	b.n	8006ff0 <Display_PutUint+0x44>
		Display_PutUintDigit(data, 1, Font, color);
 8006fe4:	797b      	ldrb	r3, [r7, #5]
 8006fe6:	88f8      	ldrh	r0, [r7, #6]
 8006fe8:	683a      	ldr	r2, [r7, #0]
 8006fea:	2101      	movs	r1, #1
 8006fec:	f7ff ff4a 	bl	8006e84 <Display_PutUintDigit>
}
 8006ff0:	bf00      	nop
 8006ff2:	3708      	adds	r7, #8
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}

08006ff8 <Display_PutInt>:

void Display_PutInt(int16_t data, uint8_t digit, _Bool plus, FontDef_t* Font, SSD1306_COLOR_t color){
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b082      	sub	sp, #8
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	603b      	str	r3, [r7, #0]
 8007000:	4603      	mov	r3, r0
 8007002:	80fb      	strh	r3, [r7, #6]
 8007004:	460b      	mov	r3, r1
 8007006:	717b      	strb	r3, [r7, #5]
 8007008:	4613      	mov	r3, r2
 800700a:	713b      	strb	r3, [r7, #4]
	if(data < 0){
 800700c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007010:	2b00      	cmp	r3, #0
 8007012:	da0a      	bge.n	800702a <Display_PutInt+0x32>
		data = -data; Display_Putc('-', Font, color);
 8007014:	88fb      	ldrh	r3, [r7, #6]
 8007016:	425b      	negs	r3, r3
 8007018:	b29b      	uxth	r3, r3
 800701a:	80fb      	strh	r3, [r7, #6]
 800701c:	7c3b      	ldrb	r3, [r7, #16]
 800701e:	461a      	mov	r2, r3
 8007020:	6839      	ldr	r1, [r7, #0]
 8007022:	202d      	movs	r0, #45	; 0x2d
 8007024:	f7ff fe88 	bl	8006d38 <Display_Putc>
 8007028:	e008      	b.n	800703c <Display_PutInt+0x44>
	}
	else{
		if(plus)
 800702a:	793b      	ldrb	r3, [r7, #4]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d005      	beq.n	800703c <Display_PutInt+0x44>
			Display_Putc('+', Font, color);
 8007030:	7c3b      	ldrb	r3, [r7, #16]
 8007032:	461a      	mov	r2, r3
 8007034:	6839      	ldr	r1, [r7, #0]
 8007036:	202b      	movs	r0, #43	; 0x2b
 8007038:	f7ff fe7e 	bl	8006d38 <Display_Putc>
	}
	Display_PutUintDigit(data, digit, Font, color);
 800703c:	88f8      	ldrh	r0, [r7, #6]
 800703e:	7c3b      	ldrb	r3, [r7, #16]
 8007040:	7979      	ldrb	r1, [r7, #5]
 8007042:	683a      	ldr	r2, [r7, #0]
 8007044:	f7ff ff1e 	bl	8006e84 <Display_PutUintDigit>
}
 8007048:	bf00      	nop
 800704a:	3708      	adds	r7, #8
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}

08007050 <Display_PutFloatDigit>:

void Display_PutFloatDigit(float data, uint8_t digit, uint8_t precision, FontDef_t* Font, SSD1306_COLOR_t color){
 8007050:	b590      	push	{r4, r7, lr}
 8007052:	b087      	sub	sp, #28
 8007054:	af00      	add	r7, sp, #0
 8007056:	ed87 0a03 	vstr	s0, [r7, #12]
 800705a:	607a      	str	r2, [r7, #4]
 800705c:	461a      	mov	r2, r3
 800705e:	4603      	mov	r3, r0
 8007060:	72fb      	strb	r3, [r7, #11]
 8007062:	460b      	mov	r3, r1
 8007064:	72bb      	strb	r3, [r7, #10]
 8007066:	4613      	mov	r3, r2
 8007068:	727b      	strb	r3, [r7, #9]
	int32_t y = (int32_t)data;
 800706a:	edd7 7a03 	vldr	s15, [r7, #12]
 800706e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007072:	ee17 3a90 	vmov	r3, s15
 8007076:	617b      	str	r3, [r7, #20]
	uint16_t precision_factor = pow(10, precision);
 8007078:	7abb      	ldrb	r3, [r7, #10]
 800707a:	4618      	mov	r0, r3
 800707c:	f7f9 fa52 	bl	8000524 <__aeabi_ui2d>
 8007080:	4603      	mov	r3, r0
 8007082:	460c      	mov	r4, r1
 8007084:	ec44 3b11 	vmov	d1, r3, r4
 8007088:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 8007138 <Display_PutFloatDigit+0xe8>
 800708c:	f009 fbb0 	bl	80107f0 <pow>
 8007090:	ec54 3b10 	vmov	r3, r4, d0
 8007094:	4618      	mov	r0, r3
 8007096:	4621      	mov	r1, r4
 8007098:	f7f9 fd96 	bl	8000bc8 <__aeabi_d2uiz>
 800709c:	4603      	mov	r3, r0
 800709e:	827b      	strh	r3, [r7, #18]

	if(data < 0){
 80070a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80070a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80070a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070ac:	d50e      	bpl.n	80070cc <Display_PutFloatDigit+0x7c>
		Display_Putc('-', Font, color);
 80070ae:	7a7b      	ldrb	r3, [r7, #9]
 80070b0:	461a      	mov	r2, r3
 80070b2:	6879      	ldr	r1, [r7, #4]
 80070b4:	202d      	movs	r0, #45	; 0x2d
 80070b6:	f7ff fe3f 	bl	8006d38 <Display_Putc>
		y = -y;
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	425b      	negs	r3, r3
 80070be:	617b      	str	r3, [r7, #20]
		data = -data;
 80070c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80070c4:	eef1 7a67 	vneg.f32	s15, s15
 80070c8:	edc7 7a03 	vstr	s15, [r7, #12]
	}
//	else{ Display_Putc('+', Font, color);}
	data = data - y;
 80070cc:	697b      	ldr	r3, [r7, #20]
 80070ce:	ee07 3a90 	vmov	s15, r3
 80070d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80070d6:	ed97 7a03 	vldr	s14, [r7, #12]
 80070da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80070de:	edc7 7a03 	vstr	s15, [r7, #12]
	data = data * precision_factor;
 80070e2:	8a7b      	ldrh	r3, [r7, #18]
 80070e4:	ee07 3a90 	vmov	s15, r3
 80070e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80070ec:	ed97 7a03 	vldr	s14, [r7, #12]
 80070f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070f4:	edc7 7a03 	vstr	s15, [r7, #12]
	Display_PutUintDigit((uint16_t)y, digit, Font, color);
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	b298      	uxth	r0, r3
 80070fc:	7a7b      	ldrb	r3, [r7, #9]
 80070fe:	7af9      	ldrb	r1, [r7, #11]
 8007100:	687a      	ldr	r2, [r7, #4]
 8007102:	f7ff febf 	bl	8006e84 <Display_PutUintDigit>
	Display_Putc('.', Font, color);
 8007106:	7a7b      	ldrb	r3, [r7, #9]
 8007108:	461a      	mov	r2, r3
 800710a:	6879      	ldr	r1, [r7, #4]
 800710c:	202e      	movs	r0, #46	; 0x2e
 800710e:	f7ff fe13 	bl	8006d38 <Display_Putc>
	Display_PutUintDigit((uint16_t)data, precision, Font, color);
 8007112:	edd7 7a03 	vldr	s15, [r7, #12]
 8007116:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800711a:	ee17 3a90 	vmov	r3, s15
 800711e:	b298      	uxth	r0, r3
 8007120:	7a7b      	ldrb	r3, [r7, #9]
 8007122:	7ab9      	ldrb	r1, [r7, #10]
 8007124:	687a      	ldr	r2, [r7, #4]
 8007126:	f7ff fead 	bl	8006e84 <Display_PutUintDigit>

}
 800712a:	bf00      	nop
 800712c:	371c      	adds	r7, #28
 800712e:	46bd      	mov	sp, r7
 8007130:	bd90      	pop	{r4, r7, pc}
 8007132:	bf00      	nop
 8007134:	f3af 8000 	nop.w
 8007138:	00000000 	.word	0x00000000
 800713c:	40240000 	.word	0x40240000

08007140 <Display_PutFloat>:

void Display_PutFloat(float data, uint8_t precision, FontDef_t* Font, SSD1306_COLOR_t color){
 8007140:	b590      	push	{r4, r7, lr}
 8007142:	b087      	sub	sp, #28
 8007144:	af00      	add	r7, sp, #0
 8007146:	ed87 0a03 	vstr	s0, [r7, #12]
 800714a:	4603      	mov	r3, r0
 800714c:	6079      	str	r1, [r7, #4]
 800714e:	72fb      	strb	r3, [r7, #11]
 8007150:	4613      	mov	r3, r2
 8007152:	72bb      	strb	r3, [r7, #10]
	int32_t y = (int32_t)data;
 8007154:	edd7 7a03 	vldr	s15, [r7, #12]
 8007158:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800715c:	ee17 3a90 	vmov	r3, s15
 8007160:	617b      	str	r3, [r7, #20]
	uint16_t precision_factor = pow(10, precision);
 8007162:	7afb      	ldrb	r3, [r7, #11]
 8007164:	4618      	mov	r0, r3
 8007166:	f7f9 f9dd 	bl	8000524 <__aeabi_ui2d>
 800716a:	4603      	mov	r3, r0
 800716c:	460c      	mov	r4, r1
 800716e:	ec44 3b11 	vmov	d1, r3, r4
 8007172:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 8007220 <Display_PutFloat+0xe0>
 8007176:	f009 fb3b 	bl	80107f0 <pow>
 800717a:	ec54 3b10 	vmov	r3, r4, d0
 800717e:	4618      	mov	r0, r3
 8007180:	4621      	mov	r1, r4
 8007182:	f7f9 fd21 	bl	8000bc8 <__aeabi_d2uiz>
 8007186:	4603      	mov	r3, r0
 8007188:	827b      	strh	r3, [r7, #18]

	if(data < 0){
 800718a:	edd7 7a03 	vldr	s15, [r7, #12]
 800718e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007196:	d50e      	bpl.n	80071b6 <Display_PutFloat+0x76>
		Display_Putc('-', Font, color);
 8007198:	7abb      	ldrb	r3, [r7, #10]
 800719a:	461a      	mov	r2, r3
 800719c:	6879      	ldr	r1, [r7, #4]
 800719e:	202d      	movs	r0, #45	; 0x2d
 80071a0:	f7ff fdca 	bl	8006d38 <Display_Putc>
		y = -y;
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	425b      	negs	r3, r3
 80071a8:	617b      	str	r3, [r7, #20]
		data = -data;
 80071aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80071ae:	eef1 7a67 	vneg.f32	s15, s15
 80071b2:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	//	else{ Display_Putc('+', Font, color);}
	data = data - y;
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	ee07 3a90 	vmov	s15, r3
 80071bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80071c0:	ed97 7a03 	vldr	s14, [r7, #12]
 80071c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80071c8:	edc7 7a03 	vstr	s15, [r7, #12]
	data = data * precision_factor;
 80071cc:	8a7b      	ldrh	r3, [r7, #18]
 80071ce:	ee07 3a90 	vmov	s15, r3
 80071d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80071d6:	ed97 7a03 	vldr	s14, [r7, #12]
 80071da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071de:	edc7 7a03 	vstr	s15, [r7, #12]
	Display_PutUint((uint16_t)y, Font, color);
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	b29b      	uxth	r3, r3
 80071e6:	7aba      	ldrb	r2, [r7, #10]
 80071e8:	6879      	ldr	r1, [r7, #4]
 80071ea:	4618      	mov	r0, r3
 80071ec:	f7ff fede 	bl	8006fac <Display_PutUint>
	Display_Putc('.', Font, color);
 80071f0:	7abb      	ldrb	r3, [r7, #10]
 80071f2:	461a      	mov	r2, r3
 80071f4:	6879      	ldr	r1, [r7, #4]
 80071f6:	202e      	movs	r0, #46	; 0x2e
 80071f8:	f7ff fd9e 	bl	8006d38 <Display_Putc>
	Display_PutUintDigit((uint16_t)data, precision, Font, color);
 80071fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8007200:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007204:	ee17 3a90 	vmov	r3, s15
 8007208:	b298      	uxth	r0, r3
 800720a:	7abb      	ldrb	r3, [r7, #10]
 800720c:	7af9      	ldrb	r1, [r7, #11]
 800720e:	687a      	ldr	r2, [r7, #4]
 8007210:	f7ff fe38 	bl	8006e84 <Display_PutUintDigit>
}
 8007214:	bf00      	nop
 8007216:	371c      	adds	r7, #28
 8007218:	46bd      	mov	sp, r7
 800721a:	bd90      	pop	{r4, r7, pc}
 800721c:	f3af 8000 	nop.w
 8007220:	00000000 	.word	0x00000000
 8007224:	40240000 	.word	0x40240000

08007228 <Display_DrawLine>:

void Display_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 8007228:	b590      	push	{r4, r7, lr}
 800722a:	b087      	sub	sp, #28
 800722c:	af00      	add	r7, sp, #0
 800722e:	4604      	mov	r4, r0
 8007230:	4608      	mov	r0, r1
 8007232:	4611      	mov	r1, r2
 8007234:	461a      	mov	r2, r3
 8007236:	4623      	mov	r3, r4
 8007238:	80fb      	strh	r3, [r7, #6]
 800723a:	4603      	mov	r3, r0
 800723c:	80bb      	strh	r3, [r7, #4]
 800723e:	460b      	mov	r3, r1
 8007240:	807b      	strh	r3, [r7, #2]
 8007242:	4613      	mov	r3, r2
 8007244:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp;

	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 8007246:	88fb      	ldrh	r3, [r7, #6]
 8007248:	2b7f      	cmp	r3, #127	; 0x7f
 800724a:	d901      	bls.n	8007250 <Display_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 800724c:	237f      	movs	r3, #127	; 0x7f
 800724e:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 8007250:	887b      	ldrh	r3, [r7, #2]
 8007252:	2b7f      	cmp	r3, #127	; 0x7f
 8007254:	d901      	bls.n	800725a <Display_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 8007256:	237f      	movs	r3, #127	; 0x7f
 8007258:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 800725a:	88bb      	ldrh	r3, [r7, #4]
 800725c:	2b3f      	cmp	r3, #63	; 0x3f
 800725e:	d901      	bls.n	8007264 <Display_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 8007260:	233f      	movs	r3, #63	; 0x3f
 8007262:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 8007264:	883b      	ldrh	r3, [r7, #0]
 8007266:	2b3f      	cmp	r3, #63	; 0x3f
 8007268:	d901      	bls.n	800726e <Display_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 800726a:	233f      	movs	r3, #63	; 0x3f
 800726c:	803b      	strh	r3, [r7, #0]
	}

	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 800726e:	88fa      	ldrh	r2, [r7, #6]
 8007270:	887b      	ldrh	r3, [r7, #2]
 8007272:	429a      	cmp	r2, r3
 8007274:	d205      	bcs.n	8007282 <Display_DrawLine+0x5a>
 8007276:	887a      	ldrh	r2, [r7, #2]
 8007278:	88fb      	ldrh	r3, [r7, #6]
 800727a:	1ad3      	subs	r3, r2, r3
 800727c:	b29b      	uxth	r3, r3
 800727e:	b21b      	sxth	r3, r3
 8007280:	e004      	b.n	800728c <Display_DrawLine+0x64>
 8007282:	88fa      	ldrh	r2, [r7, #6]
 8007284:	887b      	ldrh	r3, [r7, #2]
 8007286:	1ad3      	subs	r3, r2, r3
 8007288:	b29b      	uxth	r3, r3
 800728a:	b21b      	sxth	r3, r3
 800728c:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 800728e:	88ba      	ldrh	r2, [r7, #4]
 8007290:	883b      	ldrh	r3, [r7, #0]
 8007292:	429a      	cmp	r2, r3
 8007294:	d205      	bcs.n	80072a2 <Display_DrawLine+0x7a>
 8007296:	883a      	ldrh	r2, [r7, #0]
 8007298:	88bb      	ldrh	r3, [r7, #4]
 800729a:	1ad3      	subs	r3, r2, r3
 800729c:	b29b      	uxth	r3, r3
 800729e:	b21b      	sxth	r3, r3
 80072a0:	e004      	b.n	80072ac <Display_DrawLine+0x84>
 80072a2:	88ba      	ldrh	r2, [r7, #4]
 80072a4:	883b      	ldrh	r3, [r7, #0]
 80072a6:	1ad3      	subs	r3, r2, r3
 80072a8:	b29b      	uxth	r3, r3
 80072aa:	b21b      	sxth	r3, r3
 80072ac:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1;
 80072ae:	88fa      	ldrh	r2, [r7, #6]
 80072b0:	887b      	ldrh	r3, [r7, #2]
 80072b2:	429a      	cmp	r2, r3
 80072b4:	d201      	bcs.n	80072ba <Display_DrawLine+0x92>
 80072b6:	2301      	movs	r3, #1
 80072b8:	e001      	b.n	80072be <Display_DrawLine+0x96>
 80072ba:	f04f 33ff 	mov.w	r3, #4294967295
 80072be:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1;
 80072c0:	88ba      	ldrh	r2, [r7, #4]
 80072c2:	883b      	ldrh	r3, [r7, #0]
 80072c4:	429a      	cmp	r2, r3
 80072c6:	d201      	bcs.n	80072cc <Display_DrawLine+0xa4>
 80072c8:	2301      	movs	r3, #1
 80072ca:	e001      	b.n	80072d0 <Display_DrawLine+0xa8>
 80072cc:	f04f 33ff 	mov.w	r3, #4294967295
 80072d0:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2;
 80072d2:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80072d6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80072da:	429a      	cmp	r2, r3
 80072dc:	dd06      	ble.n	80072ec <Display_DrawLine+0xc4>
 80072de:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80072e2:	0fda      	lsrs	r2, r3, #31
 80072e4:	4413      	add	r3, r2
 80072e6:	105b      	asrs	r3, r3, #1
 80072e8:	b21b      	sxth	r3, r3
 80072ea:	e006      	b.n	80072fa <Display_DrawLine+0xd2>
 80072ec:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80072f0:	425b      	negs	r3, r3
 80072f2:	0fda      	lsrs	r2, r3, #31
 80072f4:	4413      	add	r3, r2
 80072f6:	105b      	asrs	r3, r3, #1
 80072f8:	b21b      	sxth	r3, r3
 80072fa:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 80072fc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d129      	bne.n	8007358 <Display_DrawLine+0x130>
		if (y1 < y0) {
 8007304:	883a      	ldrh	r2, [r7, #0]
 8007306:	88bb      	ldrh	r3, [r7, #4]
 8007308:	429a      	cmp	r2, r3
 800730a:	d205      	bcs.n	8007318 <Display_DrawLine+0xf0>
			tmp = y1;
 800730c:	883b      	ldrh	r3, [r7, #0]
 800730e:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8007310:	88bb      	ldrh	r3, [r7, #4]
 8007312:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8007314:	893b      	ldrh	r3, [r7, #8]
 8007316:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8007318:	887a      	ldrh	r2, [r7, #2]
 800731a:	88fb      	ldrh	r3, [r7, #6]
 800731c:	429a      	cmp	r2, r3
 800731e:	d205      	bcs.n	800732c <Display_DrawLine+0x104>
			tmp = x1;
 8007320:	887b      	ldrh	r3, [r7, #2]
 8007322:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8007324:	88fb      	ldrh	r3, [r7, #6]
 8007326:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8007328:	893b      	ldrh	r3, [r7, #8]
 800732a:	80fb      	strh	r3, [r7, #6]
		}

		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 800732c:	88bb      	ldrh	r3, [r7, #4]
 800732e:	82bb      	strh	r3, [r7, #20]
 8007330:	e00c      	b.n	800734c <Display_DrawLine+0x124>
			Display_DrawPixel(x0, i, c);
 8007332:	8ab9      	ldrh	r1, [r7, #20]
 8007334:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8007338:	88fb      	ldrh	r3, [r7, #6]
 800733a:	4618      	mov	r0, r3
 800733c:	f7ff fc86 	bl	8006c4c <Display_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8007340:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8007344:	b29b      	uxth	r3, r3
 8007346:	3301      	adds	r3, #1
 8007348:	b29b      	uxth	r3, r3
 800734a:	82bb      	strh	r3, [r7, #20]
 800734c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8007350:	883b      	ldrh	r3, [r7, #0]
 8007352:	429a      	cmp	r2, r3
 8007354:	dded      	ble.n	8007332 <Display_DrawLine+0x10a>
		}

		/* Return from function */
		return;
 8007356:	e05f      	b.n	8007418 <Display_DrawLine+0x1f0>
	}

	if (dy == 0) {
 8007358:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d129      	bne.n	80073b4 <Display_DrawLine+0x18c>
		if (y1 < y0) {
 8007360:	883a      	ldrh	r2, [r7, #0]
 8007362:	88bb      	ldrh	r3, [r7, #4]
 8007364:	429a      	cmp	r2, r3
 8007366:	d205      	bcs.n	8007374 <Display_DrawLine+0x14c>
			tmp = y1;
 8007368:	883b      	ldrh	r3, [r7, #0]
 800736a:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 800736c:	88bb      	ldrh	r3, [r7, #4]
 800736e:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8007370:	893b      	ldrh	r3, [r7, #8]
 8007372:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8007374:	887a      	ldrh	r2, [r7, #2]
 8007376:	88fb      	ldrh	r3, [r7, #6]
 8007378:	429a      	cmp	r2, r3
 800737a:	d205      	bcs.n	8007388 <Display_DrawLine+0x160>
			tmp = x1;
 800737c:	887b      	ldrh	r3, [r7, #2]
 800737e:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8007380:	88fb      	ldrh	r3, [r7, #6]
 8007382:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8007384:	893b      	ldrh	r3, [r7, #8]
 8007386:	80fb      	strh	r3, [r7, #6]
		}

		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 8007388:	88fb      	ldrh	r3, [r7, #6]
 800738a:	82bb      	strh	r3, [r7, #20]
 800738c:	e00c      	b.n	80073a8 <Display_DrawLine+0x180>
			Display_DrawPixel(i, y0, c);
 800738e:	8abb      	ldrh	r3, [r7, #20]
 8007390:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8007394:	88b9      	ldrh	r1, [r7, #4]
 8007396:	4618      	mov	r0, r3
 8007398:	f7ff fc58 	bl	8006c4c <Display_DrawPixel>
		for (i = x0; i <= x1; i++) {
 800739c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80073a0:	b29b      	uxth	r3, r3
 80073a2:	3301      	adds	r3, #1
 80073a4:	b29b      	uxth	r3, r3
 80073a6:	82bb      	strh	r3, [r7, #20]
 80073a8:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80073ac:	887b      	ldrh	r3, [r7, #2]
 80073ae:	429a      	cmp	r2, r3
 80073b0:	dded      	ble.n	800738e <Display_DrawLine+0x166>
		}

		/* Return from function */
		return;
 80073b2:	e031      	b.n	8007418 <Display_DrawLine+0x1f0>
	}

	while (1) {
		Display_DrawPixel(x0, y0, c);
 80073b4:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80073b8:	88b9      	ldrh	r1, [r7, #4]
 80073ba:	88fb      	ldrh	r3, [r7, #6]
 80073bc:	4618      	mov	r0, r3
 80073be:	f7ff fc45 	bl	8006c4c <Display_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 80073c2:	88fa      	ldrh	r2, [r7, #6]
 80073c4:	887b      	ldrh	r3, [r7, #2]
 80073c6:	429a      	cmp	r2, r3
 80073c8:	d103      	bne.n	80073d2 <Display_DrawLine+0x1aa>
 80073ca:	88ba      	ldrh	r2, [r7, #4]
 80073cc:	883b      	ldrh	r3, [r7, #0]
 80073ce:	429a      	cmp	r2, r3
 80073d0:	d021      	beq.n	8007416 <Display_DrawLine+0x1ee>
			break;
		}
		e2 = err;
 80073d2:	8afb      	ldrh	r3, [r7, #22]
 80073d4:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 80073d6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80073da:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80073de:	425b      	negs	r3, r3
 80073e0:	429a      	cmp	r2, r3
 80073e2:	dd08      	ble.n	80073f6 <Display_DrawLine+0x1ce>
			err -= dy;
 80073e4:	8afa      	ldrh	r2, [r7, #22]
 80073e6:	8a3b      	ldrh	r3, [r7, #16]
 80073e8:	1ad3      	subs	r3, r2, r3
 80073ea:	b29b      	uxth	r3, r3
 80073ec:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 80073ee:	89fa      	ldrh	r2, [r7, #14]
 80073f0:	88fb      	ldrh	r3, [r7, #6]
 80073f2:	4413      	add	r3, r2
 80073f4:	80fb      	strh	r3, [r7, #6]
		}
		if (e2 < dy) {
 80073f6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80073fa:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80073fe:	429a      	cmp	r2, r3
 8007400:	dad8      	bge.n	80073b4 <Display_DrawLine+0x18c>
			err += dx;
 8007402:	8afa      	ldrh	r2, [r7, #22]
 8007404:	8a7b      	ldrh	r3, [r7, #18]
 8007406:	4413      	add	r3, r2
 8007408:	b29b      	uxth	r3, r3
 800740a:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 800740c:	89ba      	ldrh	r2, [r7, #12]
 800740e:	88bb      	ldrh	r3, [r7, #4]
 8007410:	4413      	add	r3, r2
 8007412:	80bb      	strh	r3, [r7, #4]
		Display_DrawPixel(x0, y0, c);
 8007414:	e7ce      	b.n	80073b4 <Display_DrawLine+0x18c>
			break;
 8007416:	bf00      	nop
		}
	}
}
 8007418:	371c      	adds	r7, #28
 800741a:	46bd      	mov	sp, r7
 800741c:	bd90      	pop	{r4, r7, pc}

0800741e <Display_DrawRectangle>:

void Display_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 800741e:	b590      	push	{r4, r7, lr}
 8007420:	b085      	sub	sp, #20
 8007422:	af02      	add	r7, sp, #8
 8007424:	4604      	mov	r4, r0
 8007426:	4608      	mov	r0, r1
 8007428:	4611      	mov	r1, r2
 800742a:	461a      	mov	r2, r3
 800742c:	4623      	mov	r3, r4
 800742e:	80fb      	strh	r3, [r7, #6]
 8007430:	4603      	mov	r3, r0
 8007432:	80bb      	strh	r3, [r7, #4]
 8007434:	460b      	mov	r3, r1
 8007436:	807b      	strh	r3, [r7, #2]
 8007438:	4613      	mov	r3, r2
 800743a:	803b      	strh	r3, [r7, #0]
	/* Check input parameters */
	if (
 800743c:	88fb      	ldrh	r3, [r7, #6]
 800743e:	2b7f      	cmp	r3, #127	; 0x7f
 8007440:	d853      	bhi.n	80074ea <Display_DrawRectangle+0xcc>
			x >= SSD1306_WIDTH ||
 8007442:	88bb      	ldrh	r3, [r7, #4]
 8007444:	2b3f      	cmp	r3, #63	; 0x3f
 8007446:	d850      	bhi.n	80074ea <Display_DrawRectangle+0xcc>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 8007448:	88fa      	ldrh	r2, [r7, #6]
 800744a:	887b      	ldrh	r3, [r7, #2]
 800744c:	4413      	add	r3, r2
 800744e:	2b7f      	cmp	r3, #127	; 0x7f
 8007450:	dd03      	ble.n	800745a <Display_DrawRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 8007452:	88fb      	ldrh	r3, [r7, #6]
 8007454:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8007458:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 800745a:	88ba      	ldrh	r2, [r7, #4]
 800745c:	883b      	ldrh	r3, [r7, #0]
 800745e:	4413      	add	r3, r2
 8007460:	2b3f      	cmp	r3, #63	; 0x3f
 8007462:	dd03      	ble.n	800746c <Display_DrawRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 8007464:	88bb      	ldrh	r3, [r7, #4]
 8007466:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800746a:	803b      	strh	r3, [r7, #0]
	}

	/* Draw 4 lines */
	Display_DrawLine(x, y, x + w, y, c);         /* Top line */
 800746c:	88fa      	ldrh	r2, [r7, #6]
 800746e:	887b      	ldrh	r3, [r7, #2]
 8007470:	4413      	add	r3, r2
 8007472:	b29a      	uxth	r2, r3
 8007474:	88bc      	ldrh	r4, [r7, #4]
 8007476:	88b9      	ldrh	r1, [r7, #4]
 8007478:	88f8      	ldrh	r0, [r7, #6]
 800747a:	7e3b      	ldrb	r3, [r7, #24]
 800747c:	9300      	str	r3, [sp, #0]
 800747e:	4623      	mov	r3, r4
 8007480:	f7ff fed2 	bl	8007228 <Display_DrawLine>
	Display_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
 8007484:	88ba      	ldrh	r2, [r7, #4]
 8007486:	883b      	ldrh	r3, [r7, #0]
 8007488:	4413      	add	r3, r2
 800748a:	b299      	uxth	r1, r3
 800748c:	88fa      	ldrh	r2, [r7, #6]
 800748e:	887b      	ldrh	r3, [r7, #2]
 8007490:	4413      	add	r3, r2
 8007492:	b29c      	uxth	r4, r3
 8007494:	88ba      	ldrh	r2, [r7, #4]
 8007496:	883b      	ldrh	r3, [r7, #0]
 8007498:	4413      	add	r3, r2
 800749a:	b29a      	uxth	r2, r3
 800749c:	88f8      	ldrh	r0, [r7, #6]
 800749e:	7e3b      	ldrb	r3, [r7, #24]
 80074a0:	9300      	str	r3, [sp, #0]
 80074a2:	4613      	mov	r3, r2
 80074a4:	4622      	mov	r2, r4
 80074a6:	f7ff febf 	bl	8007228 <Display_DrawLine>
	Display_DrawLine(x, y, x, y + h, c);         /* Left line */
 80074aa:	88ba      	ldrh	r2, [r7, #4]
 80074ac:	883b      	ldrh	r3, [r7, #0]
 80074ae:	4413      	add	r3, r2
 80074b0:	b29c      	uxth	r4, r3
 80074b2:	88fa      	ldrh	r2, [r7, #6]
 80074b4:	88b9      	ldrh	r1, [r7, #4]
 80074b6:	88f8      	ldrh	r0, [r7, #6]
 80074b8:	7e3b      	ldrb	r3, [r7, #24]
 80074ba:	9300      	str	r3, [sp, #0]
 80074bc:	4623      	mov	r3, r4
 80074be:	f7ff feb3 	bl	8007228 <Display_DrawLine>
	Display_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
 80074c2:	88fa      	ldrh	r2, [r7, #6]
 80074c4:	887b      	ldrh	r3, [r7, #2]
 80074c6:	4413      	add	r3, r2
 80074c8:	b298      	uxth	r0, r3
 80074ca:	88fa      	ldrh	r2, [r7, #6]
 80074cc:	887b      	ldrh	r3, [r7, #2]
 80074ce:	4413      	add	r3, r2
 80074d0:	b29c      	uxth	r4, r3
 80074d2:	88ba      	ldrh	r2, [r7, #4]
 80074d4:	883b      	ldrh	r3, [r7, #0]
 80074d6:	4413      	add	r3, r2
 80074d8:	b29a      	uxth	r2, r3
 80074da:	88b9      	ldrh	r1, [r7, #4]
 80074dc:	7e3b      	ldrb	r3, [r7, #24]
 80074de:	9300      	str	r3, [sp, #0]
 80074e0:	4613      	mov	r3, r2
 80074e2:	4622      	mov	r2, r4
 80074e4:	f7ff fea0 	bl	8007228 <Display_DrawLine>
 80074e8:	e000      	b.n	80074ec <Display_DrawRectangle+0xce>
		return;
 80074ea:	bf00      	nop
}
 80074ec:	370c      	adds	r7, #12
 80074ee:	46bd      	mov	sp, r7
 80074f0:	bd90      	pop	{r4, r7, pc}

080074f2 <Display_DrawFilledRectangle>:

void Display_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 80074f2:	b590      	push	{r4, r7, lr}
 80074f4:	b087      	sub	sp, #28
 80074f6:	af02      	add	r7, sp, #8
 80074f8:	4604      	mov	r4, r0
 80074fa:	4608      	mov	r0, r1
 80074fc:	4611      	mov	r1, r2
 80074fe:	461a      	mov	r2, r3
 8007500:	4623      	mov	r3, r4
 8007502:	80fb      	strh	r3, [r7, #6]
 8007504:	4603      	mov	r3, r0
 8007506:	80bb      	strh	r3, [r7, #4]
 8007508:	460b      	mov	r3, r1
 800750a:	807b      	strh	r3, [r7, #2]
 800750c:	4613      	mov	r3, r2
 800750e:	803b      	strh	r3, [r7, #0]
	uint8_t i;

	/* Check input parameters */
	if (
 8007510:	88fb      	ldrh	r3, [r7, #6]
 8007512:	2b7f      	cmp	r3, #127	; 0x7f
 8007514:	d836      	bhi.n	8007584 <Display_DrawFilledRectangle+0x92>
			x >= SSD1306_WIDTH ||
 8007516:	88bb      	ldrh	r3, [r7, #4]
 8007518:	2b3f      	cmp	r3, #63	; 0x3f
 800751a:	d833      	bhi.n	8007584 <Display_DrawFilledRectangle+0x92>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 800751c:	88fa      	ldrh	r2, [r7, #6]
 800751e:	887b      	ldrh	r3, [r7, #2]
 8007520:	4413      	add	r3, r2
 8007522:	2b7f      	cmp	r3, #127	; 0x7f
 8007524:	dd03      	ble.n	800752e <Display_DrawFilledRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 8007526:	88fb      	ldrh	r3, [r7, #6]
 8007528:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800752c:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 800752e:	88ba      	ldrh	r2, [r7, #4]
 8007530:	883b      	ldrh	r3, [r7, #0]
 8007532:	4413      	add	r3, r2
 8007534:	2b3f      	cmp	r3, #63	; 0x3f
 8007536:	dd03      	ble.n	8007540 <Display_DrawFilledRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 8007538:	88bb      	ldrh	r3, [r7, #4]
 800753a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800753e:	803b      	strh	r3, [r7, #0]
	}

	/* Draw lines */
	for (i = 0; i <= h; i++) {
 8007540:	2300      	movs	r3, #0
 8007542:	73fb      	strb	r3, [r7, #15]
 8007544:	e018      	b.n	8007578 <Display_DrawFilledRectangle+0x86>
		/* Draw lines */
		Display_DrawLine(x, y + i, x + w, y + i, c);
 8007546:	7bfb      	ldrb	r3, [r7, #15]
 8007548:	b29a      	uxth	r2, r3
 800754a:	88bb      	ldrh	r3, [r7, #4]
 800754c:	4413      	add	r3, r2
 800754e:	b299      	uxth	r1, r3
 8007550:	88fa      	ldrh	r2, [r7, #6]
 8007552:	887b      	ldrh	r3, [r7, #2]
 8007554:	4413      	add	r3, r2
 8007556:	b29c      	uxth	r4, r3
 8007558:	7bfb      	ldrb	r3, [r7, #15]
 800755a:	b29a      	uxth	r2, r3
 800755c:	88bb      	ldrh	r3, [r7, #4]
 800755e:	4413      	add	r3, r2
 8007560:	b29a      	uxth	r2, r3
 8007562:	88f8      	ldrh	r0, [r7, #6]
 8007564:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007568:	9300      	str	r3, [sp, #0]
 800756a:	4613      	mov	r3, r2
 800756c:	4622      	mov	r2, r4
 800756e:	f7ff fe5b 	bl	8007228 <Display_DrawLine>
	for (i = 0; i <= h; i++) {
 8007572:	7bfb      	ldrb	r3, [r7, #15]
 8007574:	3301      	adds	r3, #1
 8007576:	73fb      	strb	r3, [r7, #15]
 8007578:	7bfb      	ldrb	r3, [r7, #15]
 800757a:	b29b      	uxth	r3, r3
 800757c:	883a      	ldrh	r2, [r7, #0]
 800757e:	429a      	cmp	r2, r3
 8007580:	d2e1      	bcs.n	8007546 <Display_DrawFilledRectangle+0x54>
 8007582:	e000      	b.n	8007586 <Display_DrawFilledRectangle+0x94>
		return;
 8007584:	bf00      	nop
	}
}
 8007586:	3714      	adds	r7, #20
 8007588:	46bd      	mov	sp, r7
 800758a:	bd90      	pop	{r4, r7, pc}

0800758c <Display_Clear>:
}



void Display_Clear(void)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	af00      	add	r7, sp, #0
	Display_Fill (0);
 8007590:	2000      	movs	r0, #0
 8007592:	f7ff fb43 	bl	8006c1c <Display_Fill>
	Display_UpdateScreen();
 8007596:	f7ff fb13 	bl	8006bc0 <Display_UpdateScreen>
}
 800759a:	bf00      	nop
 800759c:	bd80      	pop	{r7, pc}
	...

080075a0 <SSD1306_I2C_Init>:
	SSD1306_WRITECOMMAND(0x10);
	SSD1306_WRITECOMMAND(0xAE);
}

/* ------- I2C ------- */
void SSD1306_I2C_Init() {
 80075a0:	b480      	push	{r7}
 80075a2:	b083      	sub	sp, #12
 80075a4:	af00      	add	r7, sp, #0
	uint32_t p = 250000;
 80075a6:	4b07      	ldr	r3, [pc, #28]	; (80075c4 <SSD1306_I2C_Init+0x24>)
 80075a8:	607b      	str	r3, [r7, #4]
	while(p>0)
 80075aa:	e002      	b.n	80075b2 <SSD1306_I2C_Init+0x12>
		p--;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	3b01      	subs	r3, #1
 80075b0:	607b      	str	r3, [r7, #4]
	while(p>0)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d1f9      	bne.n	80075ac <SSD1306_I2C_Init+0xc>
}
 80075b8:	bf00      	nop
 80075ba:	370c      	adds	r7, #12
 80075bc:	46bd      	mov	sp, r7
 80075be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c2:	4770      	bx	lr
 80075c4:	0003d090 	.word	0x0003d090

080075c8 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80075c8:	b590      	push	{r4, r7, lr}
 80075ca:	b0c7      	sub	sp, #284	; 0x11c
 80075cc:	af02      	add	r7, sp, #8
 80075ce:	4604      	mov	r4, r0
 80075d0:	4608      	mov	r0, r1
 80075d2:	4639      	mov	r1, r7
 80075d4:	600a      	str	r2, [r1, #0]
 80075d6:	4619      	mov	r1, r3
 80075d8:	1dfb      	adds	r3, r7, #7
 80075da:	4622      	mov	r2, r4
 80075dc:	701a      	strb	r2, [r3, #0]
 80075de:	1dbb      	adds	r3, r7, #6
 80075e0:	4602      	mov	r2, r0
 80075e2:	701a      	strb	r2, [r3, #0]
 80075e4:	1d3b      	adds	r3, r7, #4
 80075e6:	460a      	mov	r2, r1
 80075e8:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 80075ea:	f107 030c 	add.w	r3, r7, #12
 80075ee:	1dba      	adds	r2, r7, #6
 80075f0:	7812      	ldrb	r2, [r2, #0]
 80075f2:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 80075f4:	2300      	movs	r3, #0
 80075f6:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80075fa:	e010      	b.n	800761e <ssd1306_I2C_WriteMulti+0x56>
		dt[i+1] = data[i];
 80075fc:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8007600:	463a      	mov	r2, r7
 8007602:	6812      	ldr	r2, [r2, #0]
 8007604:	441a      	add	r2, r3
 8007606:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800760a:	3301      	adds	r3, #1
 800760c:	7811      	ldrb	r1, [r2, #0]
 800760e:	f107 020c 	add.w	r2, r7, #12
 8007612:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 8007614:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8007618:	3301      	adds	r3, #1
 800761a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800761e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8007622:	b29b      	uxth	r3, r3
 8007624:	1d3a      	adds	r2, r7, #4
 8007626:	8812      	ldrh	r2, [r2, #0]
 8007628:	429a      	cmp	r2, r3
 800762a:	d8e7      	bhi.n	80075fc <ssd1306_I2C_WriteMulti+0x34>
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 800762c:	1dfb      	adds	r3, r7, #7
 800762e:	781b      	ldrb	r3, [r3, #0]
 8007630:	b299      	uxth	r1, r3
 8007632:	1d3b      	adds	r3, r7, #4
 8007634:	881b      	ldrh	r3, [r3, #0]
 8007636:	3301      	adds	r3, #1
 8007638:	b298      	uxth	r0, r3
 800763a:	f107 020c 	add.w	r2, r7, #12
 800763e:	230a      	movs	r3, #10
 8007640:	9300      	str	r3, [sp, #0]
 8007642:	4603      	mov	r3, r0
 8007644:	4803      	ldr	r0, [pc, #12]	; (8007654 <ssd1306_I2C_WriteMulti+0x8c>)
 8007646:	f001 fd0d 	bl	8009064 <HAL_I2C_Master_Transmit>
}
 800764a:	bf00      	nop
 800764c:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8007650:	46bd      	mov	sp, r7
 8007652:	bd90      	pop	{r4, r7, pc}
 8007654:	200006e8 	.word	0x200006e8

08007658 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8007658:	b580      	push	{r7, lr}
 800765a:	b086      	sub	sp, #24
 800765c:	af02      	add	r7, sp, #8
 800765e:	4603      	mov	r3, r0
 8007660:	71fb      	strb	r3, [r7, #7]
 8007662:	460b      	mov	r3, r1
 8007664:	71bb      	strb	r3, [r7, #6]
 8007666:	4613      	mov	r3, r2
 8007668:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 800766a:	79bb      	ldrb	r3, [r7, #6]
 800766c:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800766e:	797b      	ldrb	r3, [r7, #5]
 8007670:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8007672:	79fb      	ldrb	r3, [r7, #7]
 8007674:	b299      	uxth	r1, r3
 8007676:	f107 020c 	add.w	r2, r7, #12
 800767a:	230a      	movs	r3, #10
 800767c:	9300      	str	r3, [sp, #0]
 800767e:	2302      	movs	r3, #2
 8007680:	4803      	ldr	r0, [pc, #12]	; (8007690 <ssd1306_I2C_Write+0x38>)
 8007682:	f001 fcef 	bl	8009064 <HAL_I2C_Master_Transmit>
}
 8007686:	bf00      	nop
 8007688:	3710      	adds	r7, #16
 800768a:	46bd      	mov	sp, r7
 800768c:	bd80      	pop	{r7, pc}
 800768e:	bf00      	nop
 8007690:	200006e8 	.word	0x200006e8

08007694 <switchEncoder>:
		dir = 2;
	}
	return dir;
}

_Bool switchEncoder(void){
 8007694:	b580      	push	{r7, lr}
 8007696:	b082      	sub	sp, #8
 8007698:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 800769a:	2300      	movs	r3, #0
 800769c:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(ENC_SW_GPIO_Port, ENC_SW_Pin)){
 800769e:	2108      	movs	r1, #8
 80076a0:	4810      	ldr	r0, [pc, #64]	; (80076e4 <switchEncoder+0x50>)
 80076a2:	f001 fb85 	bl	8008db0 <HAL_GPIO_ReadPin>
 80076a6:	4603      	mov	r3, r0
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d106      	bne.n	80076ba <switchEncoder+0x26>
		debounce = debounce << 1;
 80076ac:	4b0e      	ldr	r3, [pc, #56]	; (80076e8 <switchEncoder+0x54>)
 80076ae:	781b      	ldrb	r3, [r3, #0]
 80076b0:	005b      	lsls	r3, r3, #1
 80076b2:	b2da      	uxtb	r2, r3
 80076b4:	4b0c      	ldr	r3, [pc, #48]	; (80076e8 <switchEncoder+0x54>)
 80076b6:	701a      	strb	r2, [r3, #0]
 80076b8:	e009      	b.n	80076ce <switchEncoder+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 80076ba:	4b0b      	ldr	r3, [pc, #44]	; (80076e8 <switchEncoder+0x54>)
 80076bc:	781b      	ldrb	r3, [r3, #0]
 80076be:	005b      	lsls	r3, r3, #1
 80076c0:	b25b      	sxtb	r3, r3
 80076c2:	f043 0301 	orr.w	r3, r3, #1
 80076c6:	b25b      	sxtb	r3, r3
 80076c8:	b2da      	uxtb	r2, r3
 80076ca:	4b07      	ldr	r3, [pc, #28]	; (80076e8 <switchEncoder+0x54>)
 80076cc:	701a      	strb	r2, [r3, #0]
	}
	if(debounce==0x03){
 80076ce:	4b06      	ldr	r3, [pc, #24]	; (80076e8 <switchEncoder+0x54>)
 80076d0:	781b      	ldrb	r3, [r3, #0]
 80076d2:	2b03      	cmp	r3, #3
 80076d4:	d101      	bne.n	80076da <switchEncoder+0x46>
		detect = 1;
 80076d6:	2301      	movs	r3, #1
 80076d8:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 80076da:	79fb      	ldrb	r3, [r7, #7]
}
 80076dc:	4618      	mov	r0, r3
 80076de:	3708      	adds	r7, #8
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}
 80076e4:	40020400 	.word	0x40020400
 80076e8:	20000014 	.word	0x20000014

080076ec <encoderCW>:

_Bool encoderCW(void){
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b082      	sub	sp, #8
 80076f0:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 80076f2:	2300      	movs	r3, #0
 80076f4:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(ENC_CLK_GPIO_Port, ENC_CLK_Pin)){
 80076f6:	2110      	movs	r1, #16
 80076f8:	4814      	ldr	r0, [pc, #80]	; (800774c <encoderCW+0x60>)
 80076fa:	f001 fb59 	bl	8008db0 <HAL_GPIO_ReadPin>
 80076fe:	4603      	mov	r3, r0
 8007700:	2b00      	cmp	r3, #0
 8007702:	d106      	bne.n	8007712 <encoderCW+0x26>
		debounce = debounce << 1;
 8007704:	4b12      	ldr	r3, [pc, #72]	; (8007750 <encoderCW+0x64>)
 8007706:	781b      	ldrb	r3, [r3, #0]
 8007708:	005b      	lsls	r3, r3, #1
 800770a:	b2da      	uxtb	r2, r3
 800770c:	4b10      	ldr	r3, [pc, #64]	; (8007750 <encoderCW+0x64>)
 800770e:	701a      	strb	r2, [r3, #0]
 8007710:	e009      	b.n	8007726 <encoderCW+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8007712:	4b0f      	ldr	r3, [pc, #60]	; (8007750 <encoderCW+0x64>)
 8007714:	781b      	ldrb	r3, [r3, #0]
 8007716:	005b      	lsls	r3, r3, #1
 8007718:	b25b      	sxtb	r3, r3
 800771a:	f043 0301 	orr.w	r3, r3, #1
 800771e:	b25b      	sxtb	r3, r3
 8007720:	b2da      	uxtb	r2, r3
 8007722:	4b0b      	ldr	r3, [pc, #44]	; (8007750 <encoderCW+0x64>)
 8007724:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03 && !HAL_GPIO_ReadPin(ENC_DT_GPIO_Port, ENC_DT_Pin)){
 8007726:	4b0a      	ldr	r3, [pc, #40]	; (8007750 <encoderCW+0x64>)
 8007728:	781b      	ldrb	r3, [r3, #0]
 800772a:	2b03      	cmp	r3, #3
 800772c:	d108      	bne.n	8007740 <encoderCW+0x54>
 800772e:	2120      	movs	r1, #32
 8007730:	4806      	ldr	r0, [pc, #24]	; (800774c <encoderCW+0x60>)
 8007732:	f001 fb3d 	bl	8008db0 <HAL_GPIO_ReadPin>
 8007736:	4603      	mov	r3, r0
 8007738:	2b00      	cmp	r3, #0
 800773a:	d101      	bne.n	8007740 <encoderCW+0x54>
		detect = 1;
 800773c:	2301      	movs	r3, #1
 800773e:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8007740:	79fb      	ldrb	r3, [r7, #7]
}
 8007742:	4618      	mov	r0, r3
 8007744:	3708      	adds	r7, #8
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}
 800774a:	bf00      	nop
 800774c:	40020400 	.word	0x40020400
 8007750:	20000015 	.word	0x20000015

08007754 <encoderCCW>:

_Bool encoderCCW(void){
 8007754:	b580      	push	{r7, lr}
 8007756:	b082      	sub	sp, #8
 8007758:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 800775a:	2300      	movs	r3, #0
 800775c:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(ENC_CLK_GPIO_Port, ENC_CLK_Pin)){
 800775e:	2110      	movs	r1, #16
 8007760:	4814      	ldr	r0, [pc, #80]	; (80077b4 <encoderCCW+0x60>)
 8007762:	f001 fb25 	bl	8008db0 <HAL_GPIO_ReadPin>
 8007766:	4603      	mov	r3, r0
 8007768:	2b00      	cmp	r3, #0
 800776a:	d106      	bne.n	800777a <encoderCCW+0x26>
		debounce = debounce << 1;
 800776c:	4b12      	ldr	r3, [pc, #72]	; (80077b8 <encoderCCW+0x64>)
 800776e:	781b      	ldrb	r3, [r3, #0]
 8007770:	005b      	lsls	r3, r3, #1
 8007772:	b2da      	uxtb	r2, r3
 8007774:	4b10      	ldr	r3, [pc, #64]	; (80077b8 <encoderCCW+0x64>)
 8007776:	701a      	strb	r2, [r3, #0]
 8007778:	e009      	b.n	800778e <encoderCCW+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 800777a:	4b0f      	ldr	r3, [pc, #60]	; (80077b8 <encoderCCW+0x64>)
 800777c:	781b      	ldrb	r3, [r3, #0]
 800777e:	005b      	lsls	r3, r3, #1
 8007780:	b25b      	sxtb	r3, r3
 8007782:	f043 0301 	orr.w	r3, r3, #1
 8007786:	b25b      	sxtb	r3, r3
 8007788:	b2da      	uxtb	r2, r3
 800778a:	4b0b      	ldr	r3, [pc, #44]	; (80077b8 <encoderCCW+0x64>)
 800778c:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03 && HAL_GPIO_ReadPin(ENC_DT_GPIO_Port, ENC_DT_Pin)){
 800778e:	4b0a      	ldr	r3, [pc, #40]	; (80077b8 <encoderCCW+0x64>)
 8007790:	781b      	ldrb	r3, [r3, #0]
 8007792:	2b03      	cmp	r3, #3
 8007794:	d108      	bne.n	80077a8 <encoderCCW+0x54>
 8007796:	2120      	movs	r1, #32
 8007798:	4806      	ldr	r0, [pc, #24]	; (80077b4 <encoderCCW+0x60>)
 800779a:	f001 fb09 	bl	8008db0 <HAL_GPIO_ReadPin>
 800779e:	4603      	mov	r3, r0
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d001      	beq.n	80077a8 <encoderCCW+0x54>
		detect = 1;
 80077a4:	2301      	movs	r3, #1
 80077a6:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 80077a8:	79fb      	ldrb	r3, [r7, #7]
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	3708      	adds	r7, #8
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}
 80077b2:	bf00      	nop
 80077b4:	40020400 	.word	0x40020400
 80077b8:	20000016 	.word	0x20000016

080077bc <switchDown>:
//		detect = 1;
//	}
//	return detect;
//}

_Bool switchDown(void){
 80077bc:	b580      	push	{r7, lr}
 80077be:	b082      	sub	sp, #8
 80077c0:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 80077c2:	2300      	movs	r3, #0
 80077c4:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_DOWN_GPIO_Port, SW_DOWN_Pin)){
 80077c6:	2108      	movs	r1, #8
 80077c8:	4810      	ldr	r0, [pc, #64]	; (800780c <switchDown+0x50>)
 80077ca:	f001 faf1 	bl	8008db0 <HAL_GPIO_ReadPin>
 80077ce:	4603      	mov	r3, r0
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d106      	bne.n	80077e2 <switchDown+0x26>
		debounce = debounce << 1;
 80077d4:	4b0e      	ldr	r3, [pc, #56]	; (8007810 <switchDown+0x54>)
 80077d6:	781b      	ldrb	r3, [r3, #0]
 80077d8:	005b      	lsls	r3, r3, #1
 80077da:	b2da      	uxtb	r2, r3
 80077dc:	4b0c      	ldr	r3, [pc, #48]	; (8007810 <switchDown+0x54>)
 80077de:	701a      	strb	r2, [r3, #0]
 80077e0:	e009      	b.n	80077f6 <switchDown+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 80077e2:	4b0b      	ldr	r3, [pc, #44]	; (8007810 <switchDown+0x54>)
 80077e4:	781b      	ldrb	r3, [r3, #0]
 80077e6:	005b      	lsls	r3, r3, #1
 80077e8:	b25b      	sxtb	r3, r3
 80077ea:	f043 0301 	orr.w	r3, r3, #1
 80077ee:	b25b      	sxtb	r3, r3
 80077f0:	b2da      	uxtb	r2, r3
 80077f2:	4b07      	ldr	r3, [pc, #28]	; (8007810 <switchDown+0x54>)
 80077f4:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03){
 80077f6:	4b06      	ldr	r3, [pc, #24]	; (8007810 <switchDown+0x54>)
 80077f8:	781b      	ldrb	r3, [r3, #0]
 80077fa:	2b03      	cmp	r3, #3
 80077fc:	d101      	bne.n	8007802 <switchDown+0x46>
		detect = 1;
 80077fe:	2301      	movs	r3, #1
 8007800:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8007802:	79fb      	ldrb	r3, [r7, #7]
}
 8007804:	4618      	mov	r0, r3
 8007806:	3708      	adds	r7, #8
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}
 800780c:	40020c00 	.word	0x40020c00
 8007810:	20000017 	.word	0x20000017

08007814 <switchLeft>:

_Bool switchLeft(void){
 8007814:	b580      	push	{r7, lr}
 8007816:	b082      	sub	sp, #8
 8007818:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 800781a:	2300      	movs	r3, #0
 800781c:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_LEFT_GPIO_Port, SW_LEFT_Pin)){
 800781e:	2110      	movs	r1, #16
 8007820:	4810      	ldr	r0, [pc, #64]	; (8007864 <switchLeft+0x50>)
 8007822:	f001 fac5 	bl	8008db0 <HAL_GPIO_ReadPin>
 8007826:	4603      	mov	r3, r0
 8007828:	2b00      	cmp	r3, #0
 800782a:	d106      	bne.n	800783a <switchLeft+0x26>
		debounce = debounce << 1;
 800782c:	4b0e      	ldr	r3, [pc, #56]	; (8007868 <switchLeft+0x54>)
 800782e:	781b      	ldrb	r3, [r3, #0]
 8007830:	005b      	lsls	r3, r3, #1
 8007832:	b2da      	uxtb	r2, r3
 8007834:	4b0c      	ldr	r3, [pc, #48]	; (8007868 <switchLeft+0x54>)
 8007836:	701a      	strb	r2, [r3, #0]
 8007838:	e009      	b.n	800784e <switchLeft+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 800783a:	4b0b      	ldr	r3, [pc, #44]	; (8007868 <switchLeft+0x54>)
 800783c:	781b      	ldrb	r3, [r3, #0]
 800783e:	005b      	lsls	r3, r3, #1
 8007840:	b25b      	sxtb	r3, r3
 8007842:	f043 0301 	orr.w	r3, r3, #1
 8007846:	b25b      	sxtb	r3, r3
 8007848:	b2da      	uxtb	r2, r3
 800784a:	4b07      	ldr	r3, [pc, #28]	; (8007868 <switchLeft+0x54>)
 800784c:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03){
 800784e:	4b06      	ldr	r3, [pc, #24]	; (8007868 <switchLeft+0x54>)
 8007850:	781b      	ldrb	r3, [r3, #0]
 8007852:	2b03      	cmp	r3, #3
 8007854:	d101      	bne.n	800785a <switchLeft+0x46>
		detect = 1;
 8007856:	2301      	movs	r3, #1
 8007858:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 800785a:	79fb      	ldrb	r3, [r7, #7]
}
 800785c:	4618      	mov	r0, r3
 800785e:	3708      	adds	r7, #8
 8007860:	46bd      	mov	sp, r7
 8007862:	bd80      	pop	{r7, pc}
 8007864:	40020c00 	.word	0x40020c00
 8007868:	20000018 	.word	0x20000018

0800786c <switchRight>:

_Bool switchRight(void){
 800786c:	b580      	push	{r7, lr}
 800786e:	b082      	sub	sp, #8
 8007870:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8007872:	2300      	movs	r3, #0
 8007874:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_RIGHT_GPIO_Port, SW_RIGHT_Pin)){
 8007876:	2120      	movs	r1, #32
 8007878:	4810      	ldr	r0, [pc, #64]	; (80078bc <switchRight+0x50>)
 800787a:	f001 fa99 	bl	8008db0 <HAL_GPIO_ReadPin>
 800787e:	4603      	mov	r3, r0
 8007880:	2b00      	cmp	r3, #0
 8007882:	d106      	bne.n	8007892 <switchRight+0x26>
		debounce = debounce << 1;
 8007884:	4b0e      	ldr	r3, [pc, #56]	; (80078c0 <switchRight+0x54>)
 8007886:	781b      	ldrb	r3, [r3, #0]
 8007888:	005b      	lsls	r3, r3, #1
 800788a:	b2da      	uxtb	r2, r3
 800788c:	4b0c      	ldr	r3, [pc, #48]	; (80078c0 <switchRight+0x54>)
 800788e:	701a      	strb	r2, [r3, #0]
 8007890:	e009      	b.n	80078a6 <switchRight+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8007892:	4b0b      	ldr	r3, [pc, #44]	; (80078c0 <switchRight+0x54>)
 8007894:	781b      	ldrb	r3, [r3, #0]
 8007896:	005b      	lsls	r3, r3, #1
 8007898:	b25b      	sxtb	r3, r3
 800789a:	f043 0301 	orr.w	r3, r3, #1
 800789e:	b25b      	sxtb	r3, r3
 80078a0:	b2da      	uxtb	r2, r3
 80078a2:	4b07      	ldr	r3, [pc, #28]	; (80078c0 <switchRight+0x54>)
 80078a4:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03){
 80078a6:	4b06      	ldr	r3, [pc, #24]	; (80078c0 <switchRight+0x54>)
 80078a8:	781b      	ldrb	r3, [r3, #0]
 80078aa:	2b03      	cmp	r3, #3
 80078ac:	d101      	bne.n	80078b2 <switchRight+0x46>
		detect = 1;
 80078ae:	2301      	movs	r3, #1
 80078b0:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 80078b2:	79fb      	ldrb	r3, [r7, #7]
}
 80078b4:	4618      	mov	r0, r3
 80078b6:	3708      	adds	r7, #8
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bd80      	pop	{r7, pc}
 80078bc:	40020c00 	.word	0x40020c00
 80078c0:	20000019 	.word	0x20000019

080078c4 <switchUp>:
//_Bool pernahNol=0;
//uint32_t press;
_Bool longPress = 0;
_Bool flag = 0;

uint8_t switchUp(void){
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b082      	sub	sp, #8
 80078c8:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	static uint32_t press;
	uint8_t detect = 0;
 80078ca:	2300      	movs	r3, #0
 80078cc:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_UP_GPIO_Port, SW_UP_Pin)){
 80078ce:	2104      	movs	r1, #4
 80078d0:	4826      	ldr	r0, [pc, #152]	; (800796c <switchUp+0xa8>)
 80078d2:	f001 fa6d 	bl	8008db0 <HAL_GPIO_ReadPin>
 80078d6:	4603      	mov	r3, r0
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d11e      	bne.n	800791a <switchUp+0x56>
		debounce = debounce << 1;
 80078dc:	4b24      	ldr	r3, [pc, #144]	; (8007970 <switchUp+0xac>)
 80078de:	781b      	ldrb	r3, [r3, #0]
 80078e0:	005b      	lsls	r3, r3, #1
 80078e2:	b2da      	uxtb	r2, r3
 80078e4:	4b22      	ldr	r3, [pc, #136]	; (8007970 <switchUp+0xac>)
 80078e6:	701a      	strb	r2, [r3, #0]
		detect = 0;
 80078e8:	2300      	movs	r3, #0
 80078ea:	71fb      	strb	r3, [r7, #7]
		if(!longPress){
 80078ec:	4b21      	ldr	r3, [pc, #132]	; (8007974 <switchUp+0xb0>)
 80078ee:	781b      	ldrb	r3, [r3, #0]
 80078f0:	f083 0301 	eor.w	r3, r3, #1
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d025      	beq.n	8007946 <switchUp+0x82>
			press++;
 80078fa:	4b1f      	ldr	r3, [pc, #124]	; (8007978 <switchUp+0xb4>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	3301      	adds	r3, #1
 8007900:	4a1d      	ldr	r2, [pc, #116]	; (8007978 <switchUp+0xb4>)
 8007902:	6013      	str	r3, [r2, #0]
			if(press > 100000){
 8007904:	4b1c      	ldr	r3, [pc, #112]	; (8007978 <switchUp+0xb4>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a1c      	ldr	r2, [pc, #112]	; (800797c <switchUp+0xb8>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d91b      	bls.n	8007946 <switchUp+0x82>
				longPress = 1;
 800790e:	4b19      	ldr	r3, [pc, #100]	; (8007974 <switchUp+0xb0>)
 8007910:	2201      	movs	r2, #1
 8007912:	701a      	strb	r2, [r3, #0]
				detect = 2;
 8007914:	2302      	movs	r3, #2
 8007916:	71fb      	strb	r3, [r7, #7]
 8007918:	e015      	b.n	8007946 <switchUp+0x82>
			}
		}

	}
	else{
		debounce = (debounce << 1) | 1;
 800791a:	4b15      	ldr	r3, [pc, #84]	; (8007970 <switchUp+0xac>)
 800791c:	781b      	ldrb	r3, [r3, #0]
 800791e:	005b      	lsls	r3, r3, #1
 8007920:	b25b      	sxtb	r3, r3
 8007922:	f043 0301 	orr.w	r3, r3, #1
 8007926:	b25b      	sxtb	r3, r3
 8007928:	b2da      	uxtb	r2, r3
 800792a:	4b11      	ldr	r3, [pc, #68]	; (8007970 <switchUp+0xac>)
 800792c:	701a      	strb	r2, [r3, #0]
		if(debounce==0xFF){
 800792e:	4b10      	ldr	r3, [pc, #64]	; (8007970 <switchUp+0xac>)
 8007930:	781b      	ldrb	r3, [r3, #0]
 8007932:	2bff      	cmp	r3, #255	; 0xff
 8007934:	d102      	bne.n	800793c <switchUp+0x78>
			longPress = 0;
 8007936:	4b0f      	ldr	r3, [pc, #60]	; (8007974 <switchUp+0xb0>)
 8007938:	2200      	movs	r2, #0
 800793a:	701a      	strb	r2, [r3, #0]
		}
		detect = 0;
 800793c:	2300      	movs	r3, #0
 800793e:	71fb      	strb	r3, [r7, #7]
		press = 0;
 8007940:	4b0d      	ldr	r3, [pc, #52]	; (8007978 <switchUp+0xb4>)
 8007942:	2200      	movs	r2, #0
 8007944:	601a      	str	r2, [r3, #0]
	}

	if((debounce==0x03) && (!longPress)){
 8007946:	4b0a      	ldr	r3, [pc, #40]	; (8007970 <switchUp+0xac>)
 8007948:	781b      	ldrb	r3, [r3, #0]
 800794a:	2b03      	cmp	r3, #3
 800794c:	d108      	bne.n	8007960 <switchUp+0x9c>
 800794e:	4b09      	ldr	r3, [pc, #36]	; (8007974 <switchUp+0xb0>)
 8007950:	781b      	ldrb	r3, [r3, #0]
 8007952:	f083 0301 	eor.w	r3, r3, #1
 8007956:	b2db      	uxtb	r3, r3
 8007958:	2b00      	cmp	r3, #0
 800795a:	d001      	beq.n	8007960 <switchUp+0x9c>
		detect = 1;
 800795c:	2301      	movs	r3, #1
 800795e:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8007960:	79fb      	ldrb	r3, [r7, #7]
}
 8007962:	4618      	mov	r0, r3
 8007964:	3708      	adds	r7, #8
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}
 800796a:	bf00      	nop
 800796c:	40020c00 	.word	0x40020c00
 8007970:	2000001a 	.word	0x2000001a
 8007974:	2000062e 	.word	0x2000062e
 8007978:	20000630 	.word	0x20000630
 800797c:	000186a0 	.word	0x000186a0

08007980 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007980:	b480      	push	{r7}
 8007982:	b083      	sub	sp, #12
 8007984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007986:	2300      	movs	r3, #0
 8007988:	607b      	str	r3, [r7, #4]
 800798a:	4b10      	ldr	r3, [pc, #64]	; (80079cc <HAL_MspInit+0x4c>)
 800798c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800798e:	4a0f      	ldr	r2, [pc, #60]	; (80079cc <HAL_MspInit+0x4c>)
 8007990:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007994:	6453      	str	r3, [r2, #68]	; 0x44
 8007996:	4b0d      	ldr	r3, [pc, #52]	; (80079cc <HAL_MspInit+0x4c>)
 8007998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800799a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800799e:	607b      	str	r3, [r7, #4]
 80079a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80079a2:	2300      	movs	r3, #0
 80079a4:	603b      	str	r3, [r7, #0]
 80079a6:	4b09      	ldr	r3, [pc, #36]	; (80079cc <HAL_MspInit+0x4c>)
 80079a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079aa:	4a08      	ldr	r2, [pc, #32]	; (80079cc <HAL_MspInit+0x4c>)
 80079ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80079b0:	6413      	str	r3, [r2, #64]	; 0x40
 80079b2:	4b06      	ldr	r3, [pc, #24]	; (80079cc <HAL_MspInit+0x4c>)
 80079b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079ba:	603b      	str	r3, [r7, #0]
 80079bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80079be:	bf00      	nop
 80079c0:	370c      	adds	r7, #12
 80079c2:	46bd      	mov	sp, r7
 80079c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c8:	4770      	bx	lr
 80079ca:	bf00      	nop
 80079cc:	40023800 	.word	0x40023800

080079d0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b08c      	sub	sp, #48	; 0x30
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80079d8:	f107 031c 	add.w	r3, r7, #28
 80079dc:	2200      	movs	r2, #0
 80079de:	601a      	str	r2, [r3, #0]
 80079e0:	605a      	str	r2, [r3, #4]
 80079e2:	609a      	str	r2, [r3, #8]
 80079e4:	60da      	str	r2, [r3, #12]
 80079e6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4a42      	ldr	r2, [pc, #264]	; (8007af8 <HAL_I2C_MspInit+0x128>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d12c      	bne.n	8007a4c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80079f2:	2300      	movs	r3, #0
 80079f4:	61bb      	str	r3, [r7, #24]
 80079f6:	4b41      	ldr	r3, [pc, #260]	; (8007afc <HAL_I2C_MspInit+0x12c>)
 80079f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079fa:	4a40      	ldr	r2, [pc, #256]	; (8007afc <HAL_I2C_MspInit+0x12c>)
 80079fc:	f043 0302 	orr.w	r3, r3, #2
 8007a00:	6313      	str	r3, [r2, #48]	; 0x30
 8007a02:	4b3e      	ldr	r3, [pc, #248]	; (8007afc <HAL_I2C_MspInit+0x12c>)
 8007a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a06:	f003 0302 	and.w	r3, r3, #2
 8007a0a:	61bb      	str	r3, [r7, #24]
 8007a0c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007a0e:	23c0      	movs	r3, #192	; 0xc0
 8007a10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007a12:	2312      	movs	r3, #18
 8007a14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007a16:	2301      	movs	r3, #1
 8007a18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007a1a:	2303      	movs	r3, #3
 8007a1c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8007a1e:	2304      	movs	r3, #4
 8007a20:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007a22:	f107 031c 	add.w	r3, r7, #28
 8007a26:	4619      	mov	r1, r3
 8007a28:	4835      	ldr	r0, [pc, #212]	; (8007b00 <HAL_I2C_MspInit+0x130>)
 8007a2a:	f001 f827 	bl	8008a7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007a2e:	2300      	movs	r3, #0
 8007a30:	617b      	str	r3, [r7, #20]
 8007a32:	4b32      	ldr	r3, [pc, #200]	; (8007afc <HAL_I2C_MspInit+0x12c>)
 8007a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a36:	4a31      	ldr	r2, [pc, #196]	; (8007afc <HAL_I2C_MspInit+0x12c>)
 8007a38:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007a3c:	6413      	str	r3, [r2, #64]	; 0x40
 8007a3e:	4b2f      	ldr	r3, [pc, #188]	; (8007afc <HAL_I2C_MspInit+0x12c>)
 8007a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007a46:	617b      	str	r3, [r7, #20]
 8007a48:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8007a4a:	e050      	b.n	8007aee <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C3)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a2c      	ldr	r2, [pc, #176]	; (8007b04 <HAL_I2C_MspInit+0x134>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d14b      	bne.n	8007aee <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007a56:	2300      	movs	r3, #0
 8007a58:	613b      	str	r3, [r7, #16]
 8007a5a:	4b28      	ldr	r3, [pc, #160]	; (8007afc <HAL_I2C_MspInit+0x12c>)
 8007a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a5e:	4a27      	ldr	r2, [pc, #156]	; (8007afc <HAL_I2C_MspInit+0x12c>)
 8007a60:	f043 0304 	orr.w	r3, r3, #4
 8007a64:	6313      	str	r3, [r2, #48]	; 0x30
 8007a66:	4b25      	ldr	r3, [pc, #148]	; (8007afc <HAL_I2C_MspInit+0x12c>)
 8007a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a6a:	f003 0304 	and.w	r3, r3, #4
 8007a6e:	613b      	str	r3, [r7, #16]
 8007a70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007a72:	2300      	movs	r3, #0
 8007a74:	60fb      	str	r3, [r7, #12]
 8007a76:	4b21      	ldr	r3, [pc, #132]	; (8007afc <HAL_I2C_MspInit+0x12c>)
 8007a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a7a:	4a20      	ldr	r2, [pc, #128]	; (8007afc <HAL_I2C_MspInit+0x12c>)
 8007a7c:	f043 0301 	orr.w	r3, r3, #1
 8007a80:	6313      	str	r3, [r2, #48]	; 0x30
 8007a82:	4b1e      	ldr	r3, [pc, #120]	; (8007afc <HAL_I2C_MspInit+0x12c>)
 8007a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a86:	f003 0301 	and.w	r3, r3, #1
 8007a8a:	60fb      	str	r3, [r7, #12]
 8007a8c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8007a8e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007a92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007a94:	2312      	movs	r3, #18
 8007a96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007a98:	2301      	movs	r3, #1
 8007a9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007a9c:	2303      	movs	r3, #3
 8007a9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8007aa0:	2304      	movs	r3, #4
 8007aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007aa4:	f107 031c 	add.w	r3, r7, #28
 8007aa8:	4619      	mov	r1, r3
 8007aaa:	4817      	ldr	r0, [pc, #92]	; (8007b08 <HAL_I2C_MspInit+0x138>)
 8007aac:	f000 ffe6 	bl	8008a7c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8007ab0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007ab4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007ab6:	2312      	movs	r3, #18
 8007ab8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007aba:	2301      	movs	r3, #1
 8007abc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007abe:	2303      	movs	r3, #3
 8007ac0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8007ac2:	2304      	movs	r3, #4
 8007ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007ac6:	f107 031c 	add.w	r3, r7, #28
 8007aca:	4619      	mov	r1, r3
 8007acc:	480f      	ldr	r0, [pc, #60]	; (8007b0c <HAL_I2C_MspInit+0x13c>)
 8007ace:	f000 ffd5 	bl	8008a7c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	60bb      	str	r3, [r7, #8]
 8007ad6:	4b09      	ldr	r3, [pc, #36]	; (8007afc <HAL_I2C_MspInit+0x12c>)
 8007ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ada:	4a08      	ldr	r2, [pc, #32]	; (8007afc <HAL_I2C_MspInit+0x12c>)
 8007adc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007ae0:	6413      	str	r3, [r2, #64]	; 0x40
 8007ae2:	4b06      	ldr	r3, [pc, #24]	; (8007afc <HAL_I2C_MspInit+0x12c>)
 8007ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ae6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007aea:	60bb      	str	r3, [r7, #8]
 8007aec:	68bb      	ldr	r3, [r7, #8]
}
 8007aee:	bf00      	nop
 8007af0:	3730      	adds	r7, #48	; 0x30
 8007af2:	46bd      	mov	sp, r7
 8007af4:	bd80      	pop	{r7, pc}
 8007af6:	bf00      	nop
 8007af8:	40005400 	.word	0x40005400
 8007afc:	40023800 	.word	0x40023800
 8007b00:	40020400 	.word	0x40020400
 8007b04:	40005c00 	.word	0x40005c00
 8007b08:	40020800 	.word	0x40020800
 8007b0c:	40020000 	.word	0x40020000

08007b10 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b08a      	sub	sp, #40	; 0x28
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007b18:	f107 0314 	add.w	r3, r7, #20
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	601a      	str	r2, [r3, #0]
 8007b20:	605a      	str	r2, [r3, #4]
 8007b22:	609a      	str	r2, [r3, #8]
 8007b24:	60da      	str	r2, [r3, #12]
 8007b26:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4a61      	ldr	r2, [pc, #388]	; (8007cb4 <HAL_I2S_MspInit+0x1a4>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	f040 80bc 	bne.w	8007cac <HAL_I2S_MspInit+0x19c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007b34:	2300      	movs	r3, #0
 8007b36:	613b      	str	r3, [r7, #16]
 8007b38:	4b5f      	ldr	r3, [pc, #380]	; (8007cb8 <HAL_I2S_MspInit+0x1a8>)
 8007b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b3c:	4a5e      	ldr	r2, [pc, #376]	; (8007cb8 <HAL_I2S_MspInit+0x1a8>)
 8007b3e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007b42:	6413      	str	r3, [r2, #64]	; 0x40
 8007b44:	4b5c      	ldr	r3, [pc, #368]	; (8007cb8 <HAL_I2S_MspInit+0x1a8>)
 8007b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007b4c:	613b      	str	r3, [r7, #16]
 8007b4e:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007b50:	2300      	movs	r3, #0
 8007b52:	60fb      	str	r3, [r7, #12]
 8007b54:	4b58      	ldr	r3, [pc, #352]	; (8007cb8 <HAL_I2S_MspInit+0x1a8>)
 8007b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b58:	4a57      	ldr	r2, [pc, #348]	; (8007cb8 <HAL_I2S_MspInit+0x1a8>)
 8007b5a:	f043 0304 	orr.w	r3, r3, #4
 8007b5e:	6313      	str	r3, [r2, #48]	; 0x30
 8007b60:	4b55      	ldr	r3, [pc, #340]	; (8007cb8 <HAL_I2S_MspInit+0x1a8>)
 8007b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b64:	f003 0304 	and.w	r3, r3, #4
 8007b68:	60fb      	str	r3, [r7, #12]
 8007b6a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	60bb      	str	r3, [r7, #8]
 8007b70:	4b51      	ldr	r3, [pc, #324]	; (8007cb8 <HAL_I2S_MspInit+0x1a8>)
 8007b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b74:	4a50      	ldr	r2, [pc, #320]	; (8007cb8 <HAL_I2S_MspInit+0x1a8>)
 8007b76:	f043 0302 	orr.w	r3, r3, #2
 8007b7a:	6313      	str	r3, [r2, #48]	; 0x30
 8007b7c:	4b4e      	ldr	r3, [pc, #312]	; (8007cb8 <HAL_I2S_MspInit+0x1a8>)
 8007b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b80:	f003 0302 	and.w	r3, r3, #2
 8007b84:	60bb      	str	r3, [r7, #8]
 8007b86:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    PC6     ------> I2S2_MCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8007b88:	2304      	movs	r3, #4
 8007b8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b8c:	2302      	movs	r3, #2
 8007b8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b90:	2300      	movs	r3, #0
 8007b92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007b94:	2300      	movs	r3, #0
 8007b96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8007b98:	2306      	movs	r3, #6
 8007b9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007b9c:	f107 0314 	add.w	r3, r7, #20
 8007ba0:	4619      	mov	r1, r3
 8007ba2:	4846      	ldr	r0, [pc, #280]	; (8007cbc <HAL_I2S_MspInit+0x1ac>)
 8007ba4:	f000 ff6a 	bl	8008a7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8007ba8:	2348      	movs	r3, #72	; 0x48
 8007baa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007bac:	2302      	movs	r3, #2
 8007bae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007bb8:	2305      	movs	r3, #5
 8007bba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007bbc:	f107 0314 	add.w	r3, r7, #20
 8007bc0:	4619      	mov	r1, r3
 8007bc2:	483e      	ldr	r0, [pc, #248]	; (8007cbc <HAL_I2S_MspInit+0x1ac>)
 8007bc4:	f000 ff5a 	bl	8008a7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8007bc8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8007bcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007bce:	2302      	movs	r3, #2
 8007bd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007bda:	2305      	movs	r3, #5
 8007bdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007bde:	f107 0314 	add.w	r3, r7, #20
 8007be2:	4619      	mov	r1, r3
 8007be4:	4836      	ldr	r0, [pc, #216]	; (8007cc0 <HAL_I2S_MspInit+0x1b0>)
 8007be6:	f000 ff49 	bl	8008a7c <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8007bea:	4b36      	ldr	r3, [pc, #216]	; (8007cc4 <HAL_I2S_MspInit+0x1b4>)
 8007bec:	4a36      	ldr	r2, [pc, #216]	; (8007cc8 <HAL_I2S_MspInit+0x1b8>)
 8007bee:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8007bf0:	4b34      	ldr	r3, [pc, #208]	; (8007cc4 <HAL_I2S_MspInit+0x1b4>)
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007bf6:	4b33      	ldr	r3, [pc, #204]	; (8007cc4 <HAL_I2S_MspInit+0x1b4>)
 8007bf8:	2240      	movs	r2, #64	; 0x40
 8007bfa:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007bfc:	4b31      	ldr	r3, [pc, #196]	; (8007cc4 <HAL_I2S_MspInit+0x1b4>)
 8007bfe:	2200      	movs	r2, #0
 8007c00:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007c02:	4b30      	ldr	r3, [pc, #192]	; (8007cc4 <HAL_I2S_MspInit+0x1b4>)
 8007c04:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007c08:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007c0a:	4b2e      	ldr	r3, [pc, #184]	; (8007cc4 <HAL_I2S_MspInit+0x1b4>)
 8007c0c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007c10:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007c12:	4b2c      	ldr	r3, [pc, #176]	; (8007cc4 <HAL_I2S_MspInit+0x1b4>)
 8007c14:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007c18:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8007c1a:	4b2a      	ldr	r3, [pc, #168]	; (8007cc4 <HAL_I2S_MspInit+0x1b4>)
 8007c1c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007c20:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007c22:	4b28      	ldr	r3, [pc, #160]	; (8007cc4 <HAL_I2S_MspInit+0x1b4>)
 8007c24:	2200      	movs	r2, #0
 8007c26:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007c28:	4b26      	ldr	r3, [pc, #152]	; (8007cc4 <HAL_I2S_MspInit+0x1b4>)
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8007c2e:	4825      	ldr	r0, [pc, #148]	; (8007cc4 <HAL_I2S_MspInit+0x1b4>)
 8007c30:	f000 fb8c 	bl	800834c <HAL_DMA_Init>
 8007c34:	4603      	mov	r3, r0
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d001      	beq.n	8007c3e <HAL_I2S_MspInit+0x12e>
    {
      Error_Handler();
 8007c3a:	f7fd fae1 	bl	8005200 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	4a20      	ldr	r2, [pc, #128]	; (8007cc4 <HAL_I2S_MspInit+0x1b4>)
 8007c42:	639a      	str	r2, [r3, #56]	; 0x38
 8007c44:	4a1f      	ldr	r2, [pc, #124]	; (8007cc4 <HAL_I2S_MspInit+0x1b4>)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2S2_EXT_RX Init */
    hdma_i2s2_ext_rx.Instance = DMA1_Stream3;
 8007c4a:	4b20      	ldr	r3, [pc, #128]	; (8007ccc <HAL_I2S_MspInit+0x1bc>)
 8007c4c:	4a20      	ldr	r2, [pc, #128]	; (8007cd0 <HAL_I2S_MspInit+0x1c0>)
 8007c4e:	601a      	str	r2, [r3, #0]
    hdma_i2s2_ext_rx.Init.Channel = DMA_CHANNEL_3;
 8007c50:	4b1e      	ldr	r3, [pc, #120]	; (8007ccc <HAL_I2S_MspInit+0x1bc>)
 8007c52:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8007c56:	605a      	str	r2, [r3, #4]
    hdma_i2s2_ext_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007c58:	4b1c      	ldr	r3, [pc, #112]	; (8007ccc <HAL_I2S_MspInit+0x1bc>)
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	609a      	str	r2, [r3, #8]
    hdma_i2s2_ext_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007c5e:	4b1b      	ldr	r3, [pc, #108]	; (8007ccc <HAL_I2S_MspInit+0x1bc>)
 8007c60:	2200      	movs	r2, #0
 8007c62:	60da      	str	r2, [r3, #12]
    hdma_i2s2_ext_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007c64:	4b19      	ldr	r3, [pc, #100]	; (8007ccc <HAL_I2S_MspInit+0x1bc>)
 8007c66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007c6a:	611a      	str	r2, [r3, #16]
    hdma_i2s2_ext_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007c6c:	4b17      	ldr	r3, [pc, #92]	; (8007ccc <HAL_I2S_MspInit+0x1bc>)
 8007c6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007c72:	615a      	str	r2, [r3, #20]
    hdma_i2s2_ext_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007c74:	4b15      	ldr	r3, [pc, #84]	; (8007ccc <HAL_I2S_MspInit+0x1bc>)
 8007c76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007c7a:	619a      	str	r2, [r3, #24]
    hdma_i2s2_ext_rx.Init.Mode = DMA_CIRCULAR;
 8007c7c:	4b13      	ldr	r3, [pc, #76]	; (8007ccc <HAL_I2S_MspInit+0x1bc>)
 8007c7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007c82:	61da      	str	r2, [r3, #28]
    hdma_i2s2_ext_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007c84:	4b11      	ldr	r3, [pc, #68]	; (8007ccc <HAL_I2S_MspInit+0x1bc>)
 8007c86:	2200      	movs	r2, #0
 8007c88:	621a      	str	r2, [r3, #32]
    hdma_i2s2_ext_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007c8a:	4b10      	ldr	r3, [pc, #64]	; (8007ccc <HAL_I2S_MspInit+0x1bc>)
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2s2_ext_rx) != HAL_OK)
 8007c90:	480e      	ldr	r0, [pc, #56]	; (8007ccc <HAL_I2S_MspInit+0x1bc>)
 8007c92:	f000 fb5b 	bl	800834c <HAL_DMA_Init>
 8007c96:	4603      	mov	r3, r0
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d001      	beq.n	8007ca0 <HAL_I2S_MspInit+0x190>
    {
      Error_Handler();
 8007c9c:	f7fd fab0 	bl	8005200 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_i2s2_ext_rx);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	4a0a      	ldr	r2, [pc, #40]	; (8007ccc <HAL_I2S_MspInit+0x1bc>)
 8007ca4:	63da      	str	r2, [r3, #60]	; 0x3c
 8007ca6:	4a09      	ldr	r2, [pc, #36]	; (8007ccc <HAL_I2S_MspInit+0x1bc>)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8007cac:	bf00      	nop
 8007cae:	3728      	adds	r7, #40	; 0x28
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}
 8007cb4:	40003800 	.word	0x40003800
 8007cb8:	40023800 	.word	0x40023800
 8007cbc:	40020800 	.word	0x40020800
 8007cc0:	40020400 	.word	0x40020400
 8007cc4:	20000f64 	.word	0x20000f64
 8007cc8:	40026070 	.word	0x40026070
 8007ccc:	20000f04 	.word	0x20000f04
 8007cd0:	40026058 	.word	0x40026058

08007cd4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b084      	sub	sp, #16
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ce4:	d115      	bne.n	8007d12 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	60fb      	str	r3, [r7, #12]
 8007cea:	4b0c      	ldr	r3, [pc, #48]	; (8007d1c <HAL_TIM_Base_MspInit+0x48>)
 8007cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cee:	4a0b      	ldr	r2, [pc, #44]	; (8007d1c <HAL_TIM_Base_MspInit+0x48>)
 8007cf0:	f043 0301 	orr.w	r3, r3, #1
 8007cf4:	6413      	str	r3, [r2, #64]	; 0x40
 8007cf6:	4b09      	ldr	r3, [pc, #36]	; (8007d1c <HAL_TIM_Base_MspInit+0x48>)
 8007cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cfa:	f003 0301 	and.w	r3, r3, #1
 8007cfe:	60fb      	str	r3, [r7, #12]
 8007d00:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8007d02:	2200      	movs	r2, #0
 8007d04:	2100      	movs	r1, #0
 8007d06:	201c      	movs	r0, #28
 8007d08:	f000 fae9 	bl	80082de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8007d0c:	201c      	movs	r0, #28
 8007d0e:	f000 fb02 	bl	8008316 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8007d12:	bf00      	nop
 8007d14:	3710      	adds	r7, #16
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}
 8007d1a:	bf00      	nop
 8007d1c:	40023800 	.word	0x40023800

08007d20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b08a      	sub	sp, #40	; 0x28
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007d28:	f107 0314 	add.w	r3, r7, #20
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	601a      	str	r2, [r3, #0]
 8007d30:	605a      	str	r2, [r3, #4]
 8007d32:	609a      	str	r2, [r3, #8]
 8007d34:	60da      	str	r2, [r3, #12]
 8007d36:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a35      	ldr	r2, [pc, #212]	; (8007e14 <HAL_UART_MspInit+0xf4>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d163      	bne.n	8007e0a <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007d42:	2300      	movs	r3, #0
 8007d44:	613b      	str	r3, [r7, #16]
 8007d46:	4b34      	ldr	r3, [pc, #208]	; (8007e18 <HAL_UART_MspInit+0xf8>)
 8007d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d4a:	4a33      	ldr	r2, [pc, #204]	; (8007e18 <HAL_UART_MspInit+0xf8>)
 8007d4c:	f043 0310 	orr.w	r3, r3, #16
 8007d50:	6453      	str	r3, [r2, #68]	; 0x44
 8007d52:	4b31      	ldr	r3, [pc, #196]	; (8007e18 <HAL_UART_MspInit+0xf8>)
 8007d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d56:	f003 0310 	and.w	r3, r3, #16
 8007d5a:	613b      	str	r3, [r7, #16]
 8007d5c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007d5e:	2300      	movs	r3, #0
 8007d60:	60fb      	str	r3, [r7, #12]
 8007d62:	4b2d      	ldr	r3, [pc, #180]	; (8007e18 <HAL_UART_MspInit+0xf8>)
 8007d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d66:	4a2c      	ldr	r2, [pc, #176]	; (8007e18 <HAL_UART_MspInit+0xf8>)
 8007d68:	f043 0301 	orr.w	r3, r3, #1
 8007d6c:	6313      	str	r3, [r2, #48]	; 0x30
 8007d6e:	4b2a      	ldr	r3, [pc, #168]	; (8007e18 <HAL_UART_MspInit+0xf8>)
 8007d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d72:	f003 0301 	and.w	r3, r3, #1
 8007d76:	60fb      	str	r3, [r7, #12]
 8007d78:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8007d7a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8007d7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007d80:	2302      	movs	r3, #2
 8007d82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007d84:	2301      	movs	r3, #1
 8007d86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007d88:	2303      	movs	r3, #3
 8007d8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8007d8c:	2307      	movs	r3, #7
 8007d8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007d90:	f107 0314 	add.w	r3, r7, #20
 8007d94:	4619      	mov	r1, r3
 8007d96:	4821      	ldr	r0, [pc, #132]	; (8007e1c <HAL_UART_MspInit+0xfc>)
 8007d98:	f000 fe70 	bl	8008a7c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8007d9c:	4b20      	ldr	r3, [pc, #128]	; (8007e20 <HAL_UART_MspInit+0x100>)
 8007d9e:	4a21      	ldr	r2, [pc, #132]	; (8007e24 <HAL_UART_MspInit+0x104>)
 8007da0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8007da2:	4b1f      	ldr	r3, [pc, #124]	; (8007e20 <HAL_UART_MspInit+0x100>)
 8007da4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007da8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007daa:	4b1d      	ldr	r3, [pc, #116]	; (8007e20 <HAL_UART_MspInit+0x100>)
 8007dac:	2200      	movs	r2, #0
 8007dae:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007db0:	4b1b      	ldr	r3, [pc, #108]	; (8007e20 <HAL_UART_MspInit+0x100>)
 8007db2:	2200      	movs	r2, #0
 8007db4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007db6:	4b1a      	ldr	r3, [pc, #104]	; (8007e20 <HAL_UART_MspInit+0x100>)
 8007db8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007dbc:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007dbe:	4b18      	ldr	r3, [pc, #96]	; (8007e20 <HAL_UART_MspInit+0x100>)
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007dc4:	4b16      	ldr	r3, [pc, #88]	; (8007e20 <HAL_UART_MspInit+0x100>)
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8007dca:	4b15      	ldr	r3, [pc, #84]	; (8007e20 <HAL_UART_MspInit+0x100>)
 8007dcc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007dd0:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007dd2:	4b13      	ldr	r3, [pc, #76]	; (8007e20 <HAL_UART_MspInit+0x100>)
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007dd8:	4b11      	ldr	r3, [pc, #68]	; (8007e20 <HAL_UART_MspInit+0x100>)
 8007dda:	2200      	movs	r2, #0
 8007ddc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8007dde:	4810      	ldr	r0, [pc, #64]	; (8007e20 <HAL_UART_MspInit+0x100>)
 8007de0:	f000 fab4 	bl	800834c <HAL_DMA_Init>
 8007de4:	4603      	mov	r3, r0
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d001      	beq.n	8007dee <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8007dea:	f7fd fa09 	bl	8005200 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	4a0b      	ldr	r2, [pc, #44]	; (8007e20 <HAL_UART_MspInit+0x100>)
 8007df2:	635a      	str	r2, [r3, #52]	; 0x34
 8007df4:	4a0a      	ldr	r2, [pc, #40]	; (8007e20 <HAL_UART_MspInit+0x100>)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	2100      	movs	r1, #0
 8007dfe:	2025      	movs	r0, #37	; 0x25
 8007e00:	f000 fa6d 	bl	80082de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8007e04:	2025      	movs	r0, #37	; 0x25
 8007e06:	f000 fa86 	bl	8008316 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8007e0a:	bf00      	nop
 8007e0c:	3728      	adds	r7, #40	; 0x28
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd80      	pop	{r7, pc}
 8007e12:	bf00      	nop
 8007e14:	40011000 	.word	0x40011000
 8007e18:	40023800 	.word	0x40023800
 8007e1c:	40020000 	.word	0x40020000
 8007e20:	20000810 	.word	0x20000810
 8007e24:	40026440 	.word	0x40026440

08007e28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007e2c:	bf00      	nop
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e34:	4770      	bx	lr

08007e36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007e36:	b480      	push	{r7}
 8007e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007e3a:	e7fe      	b.n	8007e3a <HardFault_Handler+0x4>

08007e3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007e3c:	b480      	push	{r7}
 8007e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007e40:	e7fe      	b.n	8007e40 <MemManage_Handler+0x4>

08007e42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007e42:	b480      	push	{r7}
 8007e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007e46:	e7fe      	b.n	8007e46 <BusFault_Handler+0x4>

08007e48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007e4c:	e7fe      	b.n	8007e4c <UsageFault_Handler+0x4>

08007e4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007e4e:	b480      	push	{r7}
 8007e50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007e52:	bf00      	nop
 8007e54:	46bd      	mov	sp, r7
 8007e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5a:	4770      	bx	lr

08007e5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007e60:	bf00      	nop
 8007e62:	46bd      	mov	sp, r7
 8007e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e68:	4770      	bx	lr

08007e6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007e6a:	b480      	push	{r7}
 8007e6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007e6e:	bf00      	nop
 8007e70:	46bd      	mov	sp, r7
 8007e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e76:	4770      	bx	lr

08007e78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007e7c:	f000 f912 	bl	80080a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007e80:	bf00      	nop
 8007e82:	bd80      	pop	{r7, pc}

08007e84 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2s2_ext_rx);
 8007e88:	4802      	ldr	r0, [pc, #8]	; (8007e94 <DMA1_Stream3_IRQHandler+0x10>)
 8007e8a:	f000 fb8f 	bl	80085ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8007e8e:	bf00      	nop
 8007e90:	bd80      	pop	{r7, pc}
 8007e92:	bf00      	nop
 8007e94:	20000f04 	.word	0x20000f04

08007e98 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8007e9c:	4802      	ldr	r0, [pc, #8]	; (8007ea8 <DMA1_Stream4_IRQHandler+0x10>)
 8007e9e:	f000 fb85 	bl	80085ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8007ea2:	bf00      	nop
 8007ea4:	bd80      	pop	{r7, pc}
 8007ea6:	bf00      	nop
 8007ea8:	20000f64 	.word	0x20000f64

08007eac <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8007eb0:	4802      	ldr	r0, [pc, #8]	; (8007ebc <TIM2_IRQHandler+0x10>)
 8007eb2:	f003 fe5c 	bl	800bb6e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8007eb6:	bf00      	nop
 8007eb8:	bd80      	pop	{r7, pc}
 8007eba:	bf00      	nop
 8007ebc:	20000eb0 	.word	0x20000eb0

08007ec0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8007ec4:	4802      	ldr	r0, [pc, #8]	; (8007ed0 <USART1_IRQHandler+0x10>)
 8007ec6:	f004 fb33 	bl	800c530 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8007eca:	bf00      	nop
 8007ecc:	bd80      	pop	{r7, pc}
 8007ece:	bf00      	nop
 8007ed0:	20000888 	.word	0x20000888

08007ed4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8007ed8:	4802      	ldr	r0, [pc, #8]	; (8007ee4 <DMA2_Stream2_IRQHandler+0x10>)
 8007eda:	f000 fb67 	bl	80085ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8007ede:	bf00      	nop
 8007ee0:	bd80      	pop	{r7, pc}
 8007ee2:	bf00      	nop
 8007ee4:	20000810 	.word	0x20000810

08007ee8 <_sbrk>:
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b084      	sub	sp, #16
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
 8007ef0:	4b11      	ldr	r3, [pc, #68]	; (8007f38 <_sbrk+0x50>)
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d102      	bne.n	8007efe <_sbrk+0x16>
 8007ef8:	4b0f      	ldr	r3, [pc, #60]	; (8007f38 <_sbrk+0x50>)
 8007efa:	4a10      	ldr	r2, [pc, #64]	; (8007f3c <_sbrk+0x54>)
 8007efc:	601a      	str	r2, [r3, #0]
 8007efe:	4b0e      	ldr	r3, [pc, #56]	; (8007f38 <_sbrk+0x50>)
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	60fb      	str	r3, [r7, #12]
 8007f04:	4b0c      	ldr	r3, [pc, #48]	; (8007f38 <_sbrk+0x50>)
 8007f06:	681a      	ldr	r2, [r3, #0]
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	4413      	add	r3, r2
 8007f0c:	466a      	mov	r2, sp
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d907      	bls.n	8007f22 <_sbrk+0x3a>
 8007f12:	f005 f847 	bl	800cfa4 <__errno>
 8007f16:	4602      	mov	r2, r0
 8007f18:	230c      	movs	r3, #12
 8007f1a:	6013      	str	r3, [r2, #0]
 8007f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8007f20:	e006      	b.n	8007f30 <_sbrk+0x48>
 8007f22:	4b05      	ldr	r3, [pc, #20]	; (8007f38 <_sbrk+0x50>)
 8007f24:	681a      	ldr	r2, [r3, #0]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	4413      	add	r3, r2
 8007f2a:	4a03      	ldr	r2, [pc, #12]	; (8007f38 <_sbrk+0x50>)
 8007f2c:	6013      	str	r3, [r2, #0]
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	4618      	mov	r0, r3
 8007f32:	3710      	adds	r7, #16
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}
 8007f38:	20000634 	.word	0x20000634
 8007f3c:	20001070 	.word	0x20001070

08007f40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007f40:	b480      	push	{r7}
 8007f42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007f44:	4b16      	ldr	r3, [pc, #88]	; (8007fa0 <SystemInit+0x60>)
 8007f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f4a:	4a15      	ldr	r2, [pc, #84]	; (8007fa0 <SystemInit+0x60>)
 8007f4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007f50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8007f54:	4b13      	ldr	r3, [pc, #76]	; (8007fa4 <SystemInit+0x64>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	4a12      	ldr	r2, [pc, #72]	; (8007fa4 <SystemInit+0x64>)
 8007f5a:	f043 0301 	orr.w	r3, r3, #1
 8007f5e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007f60:	4b10      	ldr	r3, [pc, #64]	; (8007fa4 <SystemInit+0x64>)
 8007f62:	2200      	movs	r2, #0
 8007f64:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8007f66:	4b0f      	ldr	r3, [pc, #60]	; (8007fa4 <SystemInit+0x64>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	4a0e      	ldr	r2, [pc, #56]	; (8007fa4 <SystemInit+0x64>)
 8007f6c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8007f70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007f74:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8007f76:	4b0b      	ldr	r3, [pc, #44]	; (8007fa4 <SystemInit+0x64>)
 8007f78:	4a0b      	ldr	r2, [pc, #44]	; (8007fa8 <SystemInit+0x68>)
 8007f7a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8007f7c:	4b09      	ldr	r3, [pc, #36]	; (8007fa4 <SystemInit+0x64>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	4a08      	ldr	r2, [pc, #32]	; (8007fa4 <SystemInit+0x64>)
 8007f82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007f86:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8007f88:	4b06      	ldr	r3, [pc, #24]	; (8007fa4 <SystemInit+0x64>)
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007f8e:	4b04      	ldr	r3, [pc, #16]	; (8007fa0 <SystemInit+0x60>)
 8007f90:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007f94:	609a      	str	r2, [r3, #8]
#endif
}
 8007f96:	bf00      	nop
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr
 8007fa0:	e000ed00 	.word	0xe000ed00
 8007fa4:	40023800 	.word	0x40023800
 8007fa8:	24003010 	.word	0x24003010

08007fac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8007fac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007fe4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007fb0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8007fb2:	e003      	b.n	8007fbc <LoopCopyDataInit>

08007fb4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007fb4:	4b0c      	ldr	r3, [pc, #48]	; (8007fe8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007fb6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007fb8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007fba:	3104      	adds	r1, #4

08007fbc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007fbc:	480b      	ldr	r0, [pc, #44]	; (8007fec <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007fbe:	4b0c      	ldr	r3, [pc, #48]	; (8007ff0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007fc0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007fc2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007fc4:	d3f6      	bcc.n	8007fb4 <CopyDataInit>
  ldr  r2, =_sbss
 8007fc6:	4a0b      	ldr	r2, [pc, #44]	; (8007ff4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007fc8:	e002      	b.n	8007fd0 <LoopFillZerobss>

08007fca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007fca:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007fcc:	f842 3b04 	str.w	r3, [r2], #4

08007fd0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007fd0:	4b09      	ldr	r3, [pc, #36]	; (8007ff8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8007fd2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007fd4:	d3f9      	bcc.n	8007fca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007fd6:	f7ff ffb3 	bl	8007f40 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007fda:	f004 ffe9 	bl	800cfb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007fde:	f7f8 ffe3 	bl	8000fa8 <main>
  bx  lr    
 8007fe2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8007fe4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8007fe8:	08014390 	.word	0x08014390
  ldr  r0, =_sdata
 8007fec:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007ff0:	200001fc 	.word	0x200001fc
  ldr  r2, =_sbss
 8007ff4:	200001fc 	.word	0x200001fc
  ldr  r3, = _ebss
 8007ff8:	20001070 	.word	0x20001070

08007ffc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007ffc:	e7fe      	b.n	8007ffc <ADC_IRQHandler>
	...

08008000 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008004:	4b0e      	ldr	r3, [pc, #56]	; (8008040 <HAL_Init+0x40>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4a0d      	ldr	r2, [pc, #52]	; (8008040 <HAL_Init+0x40>)
 800800a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800800e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8008010:	4b0b      	ldr	r3, [pc, #44]	; (8008040 <HAL_Init+0x40>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4a0a      	ldr	r2, [pc, #40]	; (8008040 <HAL_Init+0x40>)
 8008016:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800801a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800801c:	4b08      	ldr	r3, [pc, #32]	; (8008040 <HAL_Init+0x40>)
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a07      	ldr	r2, [pc, #28]	; (8008040 <HAL_Init+0x40>)
 8008022:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008026:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008028:	2003      	movs	r0, #3
 800802a:	f000 f94d 	bl	80082c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800802e:	2000      	movs	r0, #0
 8008030:	f000 f808 	bl	8008044 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8008034:	f7ff fca4 	bl	8007980 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8008038:	2300      	movs	r3, #0
}
 800803a:	4618      	mov	r0, r3
 800803c:	bd80      	pop	{r7, pc}
 800803e:	bf00      	nop
 8008040:	40023c00 	.word	0x40023c00

08008044 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b082      	sub	sp, #8
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800804c:	4b12      	ldr	r3, [pc, #72]	; (8008098 <HAL_InitTick+0x54>)
 800804e:	681a      	ldr	r2, [r3, #0]
 8008050:	4b12      	ldr	r3, [pc, #72]	; (800809c <HAL_InitTick+0x58>)
 8008052:	781b      	ldrb	r3, [r3, #0]
 8008054:	4619      	mov	r1, r3
 8008056:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800805a:	fbb3 f3f1 	udiv	r3, r3, r1
 800805e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008062:	4618      	mov	r0, r3
 8008064:	f000 f965 	bl	8008332 <HAL_SYSTICK_Config>
 8008068:	4603      	mov	r3, r0
 800806a:	2b00      	cmp	r3, #0
 800806c:	d001      	beq.n	8008072 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800806e:	2301      	movs	r3, #1
 8008070:	e00e      	b.n	8008090 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2b0f      	cmp	r3, #15
 8008076:	d80a      	bhi.n	800808e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008078:	2200      	movs	r2, #0
 800807a:	6879      	ldr	r1, [r7, #4]
 800807c:	f04f 30ff 	mov.w	r0, #4294967295
 8008080:	f000 f92d 	bl	80082de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8008084:	4a06      	ldr	r2, [pc, #24]	; (80080a0 <HAL_InitTick+0x5c>)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800808a:	2300      	movs	r3, #0
 800808c:	e000      	b.n	8008090 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800808e:	2301      	movs	r3, #1
}
 8008090:	4618      	mov	r0, r3
 8008092:	3708      	adds	r7, #8
 8008094:	46bd      	mov	sp, r7
 8008096:	bd80      	pop	{r7, pc}
 8008098:	2000001c 	.word	0x2000001c
 800809c:	20000024 	.word	0x20000024
 80080a0:	20000020 	.word	0x20000020

080080a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80080a4:	b480      	push	{r7}
 80080a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80080a8:	4b06      	ldr	r3, [pc, #24]	; (80080c4 <HAL_IncTick+0x20>)
 80080aa:	781b      	ldrb	r3, [r3, #0]
 80080ac:	461a      	mov	r2, r3
 80080ae:	4b06      	ldr	r3, [pc, #24]	; (80080c8 <HAL_IncTick+0x24>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4413      	add	r3, r2
 80080b4:	4a04      	ldr	r2, [pc, #16]	; (80080c8 <HAL_IncTick+0x24>)
 80080b6:	6013      	str	r3, [r2, #0]
}
 80080b8:	bf00      	nop
 80080ba:	46bd      	mov	sp, r7
 80080bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c0:	4770      	bx	lr
 80080c2:	bf00      	nop
 80080c4:	20000024 	.word	0x20000024
 80080c8:	20001068 	.word	0x20001068

080080cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80080cc:	b480      	push	{r7}
 80080ce:	af00      	add	r7, sp, #0
  return uwTick;
 80080d0:	4b03      	ldr	r3, [pc, #12]	; (80080e0 <HAL_GetTick+0x14>)
 80080d2:	681b      	ldr	r3, [r3, #0]
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	46bd      	mov	sp, r7
 80080d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080dc:	4770      	bx	lr
 80080de:	bf00      	nop
 80080e0:	20001068 	.word	0x20001068

080080e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b084      	sub	sp, #16
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80080ec:	f7ff ffee 	bl	80080cc <HAL_GetTick>
 80080f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080fc:	d005      	beq.n	800810a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80080fe:	4b09      	ldr	r3, [pc, #36]	; (8008124 <HAL_Delay+0x40>)
 8008100:	781b      	ldrb	r3, [r3, #0]
 8008102:	461a      	mov	r2, r3
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	4413      	add	r3, r2
 8008108:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800810a:	bf00      	nop
 800810c:	f7ff ffde 	bl	80080cc <HAL_GetTick>
 8008110:	4602      	mov	r2, r0
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	1ad3      	subs	r3, r2, r3
 8008116:	68fa      	ldr	r2, [r7, #12]
 8008118:	429a      	cmp	r2, r3
 800811a:	d8f7      	bhi.n	800810c <HAL_Delay+0x28>
  {
  }
}
 800811c:	bf00      	nop
 800811e:	3710      	adds	r7, #16
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}
 8008124:	20000024 	.word	0x20000024

08008128 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008128:	b480      	push	{r7}
 800812a:	b085      	sub	sp, #20
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f003 0307 	and.w	r3, r3, #7
 8008136:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008138:	4b0c      	ldr	r3, [pc, #48]	; (800816c <__NVIC_SetPriorityGrouping+0x44>)
 800813a:	68db      	ldr	r3, [r3, #12]
 800813c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800813e:	68ba      	ldr	r2, [r7, #8]
 8008140:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8008144:	4013      	ands	r3, r2
 8008146:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008150:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008154:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008158:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800815a:	4a04      	ldr	r2, [pc, #16]	; (800816c <__NVIC_SetPriorityGrouping+0x44>)
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	60d3      	str	r3, [r2, #12]
}
 8008160:	bf00      	nop
 8008162:	3714      	adds	r7, #20
 8008164:	46bd      	mov	sp, r7
 8008166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816a:	4770      	bx	lr
 800816c:	e000ed00 	.word	0xe000ed00

08008170 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008170:	b480      	push	{r7}
 8008172:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008174:	4b04      	ldr	r3, [pc, #16]	; (8008188 <__NVIC_GetPriorityGrouping+0x18>)
 8008176:	68db      	ldr	r3, [r3, #12]
 8008178:	0a1b      	lsrs	r3, r3, #8
 800817a:	f003 0307 	and.w	r3, r3, #7
}
 800817e:	4618      	mov	r0, r3
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr
 8008188:	e000ed00 	.word	0xe000ed00

0800818c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800818c:	b480      	push	{r7}
 800818e:	b083      	sub	sp, #12
 8008190:	af00      	add	r7, sp, #0
 8008192:	4603      	mov	r3, r0
 8008194:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800819a:	2b00      	cmp	r3, #0
 800819c:	db0b      	blt.n	80081b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800819e:	79fb      	ldrb	r3, [r7, #7]
 80081a0:	f003 021f 	and.w	r2, r3, #31
 80081a4:	4907      	ldr	r1, [pc, #28]	; (80081c4 <__NVIC_EnableIRQ+0x38>)
 80081a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80081aa:	095b      	lsrs	r3, r3, #5
 80081ac:	2001      	movs	r0, #1
 80081ae:	fa00 f202 	lsl.w	r2, r0, r2
 80081b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80081b6:	bf00      	nop
 80081b8:	370c      	adds	r7, #12
 80081ba:	46bd      	mov	sp, r7
 80081bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c0:	4770      	bx	lr
 80081c2:	bf00      	nop
 80081c4:	e000e100 	.word	0xe000e100

080081c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80081c8:	b480      	push	{r7}
 80081ca:	b083      	sub	sp, #12
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	4603      	mov	r3, r0
 80081d0:	6039      	str	r1, [r7, #0]
 80081d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80081d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	db0a      	blt.n	80081f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	b2da      	uxtb	r2, r3
 80081e0:	490c      	ldr	r1, [pc, #48]	; (8008214 <__NVIC_SetPriority+0x4c>)
 80081e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80081e6:	0112      	lsls	r2, r2, #4
 80081e8:	b2d2      	uxtb	r2, r2
 80081ea:	440b      	add	r3, r1
 80081ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80081f0:	e00a      	b.n	8008208 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	b2da      	uxtb	r2, r3
 80081f6:	4908      	ldr	r1, [pc, #32]	; (8008218 <__NVIC_SetPriority+0x50>)
 80081f8:	79fb      	ldrb	r3, [r7, #7]
 80081fa:	f003 030f 	and.w	r3, r3, #15
 80081fe:	3b04      	subs	r3, #4
 8008200:	0112      	lsls	r2, r2, #4
 8008202:	b2d2      	uxtb	r2, r2
 8008204:	440b      	add	r3, r1
 8008206:	761a      	strb	r2, [r3, #24]
}
 8008208:	bf00      	nop
 800820a:	370c      	adds	r7, #12
 800820c:	46bd      	mov	sp, r7
 800820e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008212:	4770      	bx	lr
 8008214:	e000e100 	.word	0xe000e100
 8008218:	e000ed00 	.word	0xe000ed00

0800821c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800821c:	b480      	push	{r7}
 800821e:	b089      	sub	sp, #36	; 0x24
 8008220:	af00      	add	r7, sp, #0
 8008222:	60f8      	str	r0, [r7, #12]
 8008224:	60b9      	str	r1, [r7, #8]
 8008226:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	f003 0307 	and.w	r3, r3, #7
 800822e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008230:	69fb      	ldr	r3, [r7, #28]
 8008232:	f1c3 0307 	rsb	r3, r3, #7
 8008236:	2b04      	cmp	r3, #4
 8008238:	bf28      	it	cs
 800823a:	2304      	movcs	r3, #4
 800823c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800823e:	69fb      	ldr	r3, [r7, #28]
 8008240:	3304      	adds	r3, #4
 8008242:	2b06      	cmp	r3, #6
 8008244:	d902      	bls.n	800824c <NVIC_EncodePriority+0x30>
 8008246:	69fb      	ldr	r3, [r7, #28]
 8008248:	3b03      	subs	r3, #3
 800824a:	e000      	b.n	800824e <NVIC_EncodePriority+0x32>
 800824c:	2300      	movs	r3, #0
 800824e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008250:	f04f 32ff 	mov.w	r2, #4294967295
 8008254:	69bb      	ldr	r3, [r7, #24]
 8008256:	fa02 f303 	lsl.w	r3, r2, r3
 800825a:	43da      	mvns	r2, r3
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	401a      	ands	r2, r3
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008264:	f04f 31ff 	mov.w	r1, #4294967295
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	fa01 f303 	lsl.w	r3, r1, r3
 800826e:	43d9      	mvns	r1, r3
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008274:	4313      	orrs	r3, r2
         );
}
 8008276:	4618      	mov	r0, r3
 8008278:	3724      	adds	r7, #36	; 0x24
 800827a:	46bd      	mov	sp, r7
 800827c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008280:	4770      	bx	lr
	...

08008284 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b082      	sub	sp, #8
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	3b01      	subs	r3, #1
 8008290:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008294:	d301      	bcc.n	800829a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008296:	2301      	movs	r3, #1
 8008298:	e00f      	b.n	80082ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800829a:	4a0a      	ldr	r2, [pc, #40]	; (80082c4 <SysTick_Config+0x40>)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	3b01      	subs	r3, #1
 80082a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80082a2:	210f      	movs	r1, #15
 80082a4:	f04f 30ff 	mov.w	r0, #4294967295
 80082a8:	f7ff ff8e 	bl	80081c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80082ac:	4b05      	ldr	r3, [pc, #20]	; (80082c4 <SysTick_Config+0x40>)
 80082ae:	2200      	movs	r2, #0
 80082b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80082b2:	4b04      	ldr	r3, [pc, #16]	; (80082c4 <SysTick_Config+0x40>)
 80082b4:	2207      	movs	r2, #7
 80082b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80082b8:	2300      	movs	r3, #0
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	3708      	adds	r7, #8
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}
 80082c2:	bf00      	nop
 80082c4:	e000e010 	.word	0xe000e010

080082c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b082      	sub	sp, #8
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	f7ff ff29 	bl	8008128 <__NVIC_SetPriorityGrouping>
}
 80082d6:	bf00      	nop
 80082d8:	3708      	adds	r7, #8
 80082da:	46bd      	mov	sp, r7
 80082dc:	bd80      	pop	{r7, pc}

080082de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80082de:	b580      	push	{r7, lr}
 80082e0:	b086      	sub	sp, #24
 80082e2:	af00      	add	r7, sp, #0
 80082e4:	4603      	mov	r3, r0
 80082e6:	60b9      	str	r1, [r7, #8]
 80082e8:	607a      	str	r2, [r7, #4]
 80082ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80082ec:	2300      	movs	r3, #0
 80082ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80082f0:	f7ff ff3e 	bl	8008170 <__NVIC_GetPriorityGrouping>
 80082f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80082f6:	687a      	ldr	r2, [r7, #4]
 80082f8:	68b9      	ldr	r1, [r7, #8]
 80082fa:	6978      	ldr	r0, [r7, #20]
 80082fc:	f7ff ff8e 	bl	800821c <NVIC_EncodePriority>
 8008300:	4602      	mov	r2, r0
 8008302:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008306:	4611      	mov	r1, r2
 8008308:	4618      	mov	r0, r3
 800830a:	f7ff ff5d 	bl	80081c8 <__NVIC_SetPriority>
}
 800830e:	bf00      	nop
 8008310:	3718      	adds	r7, #24
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}

08008316 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008316:	b580      	push	{r7, lr}
 8008318:	b082      	sub	sp, #8
 800831a:	af00      	add	r7, sp, #0
 800831c:	4603      	mov	r3, r0
 800831e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008320:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008324:	4618      	mov	r0, r3
 8008326:	f7ff ff31 	bl	800818c <__NVIC_EnableIRQ>
}
 800832a:	bf00      	nop
 800832c:	3708      	adds	r7, #8
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}

08008332 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008332:	b580      	push	{r7, lr}
 8008334:	b082      	sub	sp, #8
 8008336:	af00      	add	r7, sp, #0
 8008338:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f7ff ffa2 	bl	8008284 <SysTick_Config>
 8008340:	4603      	mov	r3, r0
}
 8008342:	4618      	mov	r0, r3
 8008344:	3708      	adds	r7, #8
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}
	...

0800834c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b086      	sub	sp, #24
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008354:	2300      	movs	r3, #0
 8008356:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8008358:	f7ff feb8 	bl	80080cc <HAL_GetTick>
 800835c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d101      	bne.n	8008368 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008364:	2301      	movs	r3, #1
 8008366:	e099      	b.n	800849c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2200      	movs	r2, #0
 800836c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2202      	movs	r2, #2
 8008374:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	681a      	ldr	r2, [r3, #0]
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f022 0201 	bic.w	r2, r2, #1
 8008386:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008388:	e00f      	b.n	80083aa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800838a:	f7ff fe9f 	bl	80080cc <HAL_GetTick>
 800838e:	4602      	mov	r2, r0
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	1ad3      	subs	r3, r2, r3
 8008394:	2b05      	cmp	r3, #5
 8008396:	d908      	bls.n	80083aa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2220      	movs	r2, #32
 800839c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2203      	movs	r2, #3
 80083a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80083a6:	2303      	movs	r3, #3
 80083a8:	e078      	b.n	800849c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f003 0301 	and.w	r3, r3, #1
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d1e8      	bne.n	800838a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80083c0:	697a      	ldr	r2, [r7, #20]
 80083c2:	4b38      	ldr	r3, [pc, #224]	; (80084a4 <HAL_DMA_Init+0x158>)
 80083c4:	4013      	ands	r3, r2
 80083c6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	685a      	ldr	r2, [r3, #4]
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	689b      	ldr	r3, [r3, #8]
 80083d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80083d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	691b      	ldr	r3, [r3, #16]
 80083dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80083e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	699b      	ldr	r3, [r3, #24]
 80083e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80083ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6a1b      	ldr	r3, [r3, #32]
 80083f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80083f6:	697a      	ldr	r2, [r7, #20]
 80083f8:	4313      	orrs	r3, r2
 80083fa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008400:	2b04      	cmp	r3, #4
 8008402:	d107      	bne.n	8008414 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800840c:	4313      	orrs	r3, r2
 800840e:	697a      	ldr	r2, [r7, #20]
 8008410:	4313      	orrs	r3, r2
 8008412:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	697a      	ldr	r2, [r7, #20]
 800841a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	695b      	ldr	r3, [r3, #20]
 8008422:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008424:	697b      	ldr	r3, [r7, #20]
 8008426:	f023 0307 	bic.w	r3, r3, #7
 800842a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008430:	697a      	ldr	r2, [r7, #20]
 8008432:	4313      	orrs	r3, r2
 8008434:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800843a:	2b04      	cmp	r3, #4
 800843c:	d117      	bne.n	800846e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008442:	697a      	ldr	r2, [r7, #20]
 8008444:	4313      	orrs	r3, r2
 8008446:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800844c:	2b00      	cmp	r3, #0
 800844e:	d00e      	beq.n	800846e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	f000 fa99 	bl	8008988 <DMA_CheckFifoParam>
 8008456:	4603      	mov	r3, r0
 8008458:	2b00      	cmp	r3, #0
 800845a:	d008      	beq.n	800846e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2240      	movs	r2, #64	; 0x40
 8008460:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2201      	movs	r2, #1
 8008466:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800846a:	2301      	movs	r3, #1
 800846c:	e016      	b.n	800849c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	697a      	ldr	r2, [r7, #20]
 8008474:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f000 fa50 	bl	800891c <DMA_CalcBaseAndBitshift>
 800847c:	4603      	mov	r3, r0
 800847e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008484:	223f      	movs	r2, #63	; 0x3f
 8008486:	409a      	lsls	r2, r3
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2200      	movs	r2, #0
 8008490:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2201      	movs	r2, #1
 8008496:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800849a:	2300      	movs	r3, #0
}
 800849c:	4618      	mov	r0, r3
 800849e:	3718      	adds	r7, #24
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}
 80084a4:	f010803f 	.word	0xf010803f

080084a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b086      	sub	sp, #24
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	60f8      	str	r0, [r7, #12]
 80084b0:	60b9      	str	r1, [r7, #8]
 80084b2:	607a      	str	r2, [r7, #4]
 80084b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80084b6:	2300      	movs	r3, #0
 80084b8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084be:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80084c6:	2b01      	cmp	r3, #1
 80084c8:	d101      	bne.n	80084ce <HAL_DMA_Start_IT+0x26>
 80084ca:	2302      	movs	r3, #2
 80084cc:	e048      	b.n	8008560 <HAL_DMA_Start_IT+0xb8>
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	2201      	movs	r2, #1
 80084d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80084dc:	b2db      	uxtb	r3, r3
 80084de:	2b01      	cmp	r3, #1
 80084e0:	d137      	bne.n	8008552 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	2202      	movs	r2, #2
 80084e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	2200      	movs	r2, #0
 80084ee:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	687a      	ldr	r2, [r7, #4]
 80084f4:	68b9      	ldr	r1, [r7, #8]
 80084f6:	68f8      	ldr	r0, [r7, #12]
 80084f8:	f000 f9e2 	bl	80088c0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008500:	223f      	movs	r2, #63	; 0x3f
 8008502:	409a      	lsls	r2, r3
 8008504:	693b      	ldr	r3, [r7, #16]
 8008506:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	681a      	ldr	r2, [r3, #0]
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f042 0216 	orr.w	r2, r2, #22
 8008516:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	695a      	ldr	r2, [r3, #20]
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008526:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800852c:	2b00      	cmp	r3, #0
 800852e:	d007      	beq.n	8008540 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	681a      	ldr	r2, [r3, #0]
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f042 0208 	orr.w	r2, r2, #8
 800853e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	681a      	ldr	r2, [r3, #0]
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f042 0201 	orr.w	r2, r2, #1
 800854e:	601a      	str	r2, [r3, #0]
 8008550:	e005      	b.n	800855e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	2200      	movs	r2, #0
 8008556:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800855a:	2302      	movs	r3, #2
 800855c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800855e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008560:	4618      	mov	r0, r3
 8008562:	3718      	adds	r7, #24
 8008564:	46bd      	mov	sp, r7
 8008566:	bd80      	pop	{r7, pc}

08008568 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008568:	b480      	push	{r7}
 800856a:	b083      	sub	sp, #12
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008576:	b2db      	uxtb	r3, r3
 8008578:	2b02      	cmp	r3, #2
 800857a:	d004      	beq.n	8008586 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2280      	movs	r2, #128	; 0x80
 8008580:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008582:	2301      	movs	r3, #1
 8008584:	e00c      	b.n	80085a0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2205      	movs	r2, #5
 800858a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	681a      	ldr	r2, [r3, #0]
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f022 0201 	bic.w	r2, r2, #1
 800859c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800859e:	2300      	movs	r3, #0
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	370c      	adds	r7, #12
 80085a4:	46bd      	mov	sp, r7
 80085a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085aa:	4770      	bx	lr

080085ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b086      	sub	sp, #24
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80085b4:	2300      	movs	r3, #0
 80085b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80085b8:	4b92      	ldr	r3, [pc, #584]	; (8008804 <HAL_DMA_IRQHandler+0x258>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4a92      	ldr	r2, [pc, #584]	; (8008808 <HAL_DMA_IRQHandler+0x25c>)
 80085be:	fba2 2303 	umull	r2, r3, r2, r3
 80085c2:	0a9b      	lsrs	r3, r3, #10
 80085c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80085cc:	693b      	ldr	r3, [r7, #16]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085d6:	2208      	movs	r2, #8
 80085d8:	409a      	lsls	r2, r3
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	4013      	ands	r3, r2
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d01a      	beq.n	8008618 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f003 0304 	and.w	r3, r3, #4
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d013      	beq.n	8008618 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	681a      	ldr	r2, [r3, #0]
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f022 0204 	bic.w	r2, r2, #4
 80085fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008604:	2208      	movs	r2, #8
 8008606:	409a      	lsls	r2, r3
 8008608:	693b      	ldr	r3, [r7, #16]
 800860a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008610:	f043 0201 	orr.w	r2, r3, #1
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800861c:	2201      	movs	r2, #1
 800861e:	409a      	lsls	r2, r3
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	4013      	ands	r3, r2
 8008624:	2b00      	cmp	r3, #0
 8008626:	d012      	beq.n	800864e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	695b      	ldr	r3, [r3, #20]
 800862e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008632:	2b00      	cmp	r3, #0
 8008634:	d00b      	beq.n	800864e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800863a:	2201      	movs	r2, #1
 800863c:	409a      	lsls	r2, r3
 800863e:	693b      	ldr	r3, [r7, #16]
 8008640:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008646:	f043 0202 	orr.w	r2, r3, #2
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008652:	2204      	movs	r2, #4
 8008654:	409a      	lsls	r2, r3
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	4013      	ands	r3, r2
 800865a:	2b00      	cmp	r3, #0
 800865c:	d012      	beq.n	8008684 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f003 0302 	and.w	r3, r3, #2
 8008668:	2b00      	cmp	r3, #0
 800866a:	d00b      	beq.n	8008684 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008670:	2204      	movs	r2, #4
 8008672:	409a      	lsls	r2, r3
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800867c:	f043 0204 	orr.w	r2, r3, #4
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008688:	2210      	movs	r2, #16
 800868a:	409a      	lsls	r2, r3
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	4013      	ands	r3, r2
 8008690:	2b00      	cmp	r3, #0
 8008692:	d043      	beq.n	800871c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f003 0308 	and.w	r3, r3, #8
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d03c      	beq.n	800871c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086a6:	2210      	movs	r2, #16
 80086a8:	409a      	lsls	r2, r3
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d018      	beq.n	80086ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d108      	bne.n	80086dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d024      	beq.n	800871c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	4798      	blx	r3
 80086da:	e01f      	b.n	800871c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d01b      	beq.n	800871c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80086e8:	6878      	ldr	r0, [r7, #4]
 80086ea:	4798      	blx	r3
 80086ec:	e016      	b.n	800871c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d107      	bne.n	800870c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	681a      	ldr	r2, [r3, #0]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f022 0208 	bic.w	r2, r2, #8
 800870a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008710:	2b00      	cmp	r3, #0
 8008712:	d003      	beq.n	800871c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008718:	6878      	ldr	r0, [r7, #4]
 800871a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008720:	2220      	movs	r2, #32
 8008722:	409a      	lsls	r2, r3
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	4013      	ands	r3, r2
 8008728:	2b00      	cmp	r3, #0
 800872a:	f000 808e 	beq.w	800884a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f003 0310 	and.w	r3, r3, #16
 8008738:	2b00      	cmp	r3, #0
 800873a:	f000 8086 	beq.w	800884a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008742:	2220      	movs	r2, #32
 8008744:	409a      	lsls	r2, r3
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008750:	b2db      	uxtb	r3, r3
 8008752:	2b05      	cmp	r3, #5
 8008754:	d136      	bne.n	80087c4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	681a      	ldr	r2, [r3, #0]
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f022 0216 	bic.w	r2, r2, #22
 8008764:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	695a      	ldr	r2, [r3, #20]
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008774:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800877a:	2b00      	cmp	r3, #0
 800877c:	d103      	bne.n	8008786 <HAL_DMA_IRQHandler+0x1da>
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008782:	2b00      	cmp	r3, #0
 8008784:	d007      	beq.n	8008796 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	681a      	ldr	r2, [r3, #0]
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f022 0208 	bic.w	r2, r2, #8
 8008794:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800879a:	223f      	movs	r2, #63	; 0x3f
 800879c:	409a      	lsls	r2, r3
 800879e:	693b      	ldr	r3, [r7, #16]
 80087a0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2200      	movs	r2, #0
 80087a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2201      	movs	r2, #1
 80087ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d07d      	beq.n	80088b6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	4798      	blx	r3
        }
        return;
 80087c2:	e078      	b.n	80088b6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d01c      	beq.n	800880c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d108      	bne.n	80087f2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d030      	beq.n	800884a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087ec:	6878      	ldr	r0, [r7, #4]
 80087ee:	4798      	blx	r3
 80087f0:	e02b      	b.n	800884a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d027      	beq.n	800884a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	4798      	blx	r3
 8008802:	e022      	b.n	800884a <HAL_DMA_IRQHandler+0x29e>
 8008804:	2000001c 	.word	0x2000001c
 8008808:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008816:	2b00      	cmp	r3, #0
 8008818:	d10f      	bne.n	800883a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	681a      	ldr	r2, [r3, #0]
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f022 0210 	bic.w	r2, r2, #16
 8008828:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2200      	movs	r2, #0
 800882e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2201      	movs	r2, #1
 8008836:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800883e:	2b00      	cmp	r3, #0
 8008840:	d003      	beq.n	800884a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800884e:	2b00      	cmp	r3, #0
 8008850:	d032      	beq.n	80088b8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008856:	f003 0301 	and.w	r3, r3, #1
 800885a:	2b00      	cmp	r3, #0
 800885c:	d022      	beq.n	80088a4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2205      	movs	r2, #5
 8008862:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	681a      	ldr	r2, [r3, #0]
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f022 0201 	bic.w	r2, r2, #1
 8008874:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	3301      	adds	r3, #1
 800887a:	60bb      	str	r3, [r7, #8]
 800887c:	697a      	ldr	r2, [r7, #20]
 800887e:	429a      	cmp	r2, r3
 8008880:	d307      	bcc.n	8008892 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f003 0301 	and.w	r3, r3, #1
 800888c:	2b00      	cmp	r3, #0
 800888e:	d1f2      	bne.n	8008876 <HAL_DMA_IRQHandler+0x2ca>
 8008890:	e000      	b.n	8008894 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8008892:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2200      	movs	r2, #0
 8008898:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2201      	movs	r2, #1
 80088a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d005      	beq.n	80088b8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80088b0:	6878      	ldr	r0, [r7, #4]
 80088b2:	4798      	blx	r3
 80088b4:	e000      	b.n	80088b8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80088b6:	bf00      	nop
    }
  }
}
 80088b8:	3718      	adds	r7, #24
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}
 80088be:	bf00      	nop

080088c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80088c0:	b480      	push	{r7}
 80088c2:	b085      	sub	sp, #20
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	60f8      	str	r0, [r7, #12]
 80088c8:	60b9      	str	r1, [r7, #8]
 80088ca:	607a      	str	r2, [r7, #4]
 80088cc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	681a      	ldr	r2, [r3, #0]
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80088dc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	683a      	ldr	r2, [r7, #0]
 80088e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	689b      	ldr	r3, [r3, #8]
 80088ea:	2b40      	cmp	r3, #64	; 0x40
 80088ec:	d108      	bne.n	8008900 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	687a      	ldr	r2, [r7, #4]
 80088f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	68ba      	ldr	r2, [r7, #8]
 80088fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80088fe:	e007      	b.n	8008910 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	68ba      	ldr	r2, [r7, #8]
 8008906:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	687a      	ldr	r2, [r7, #4]
 800890e:	60da      	str	r2, [r3, #12]
}
 8008910:	bf00      	nop
 8008912:	3714      	adds	r7, #20
 8008914:	46bd      	mov	sp, r7
 8008916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891a:	4770      	bx	lr

0800891c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800891c:	b480      	push	{r7}
 800891e:	b085      	sub	sp, #20
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	b2db      	uxtb	r3, r3
 800892a:	3b10      	subs	r3, #16
 800892c:	4a14      	ldr	r2, [pc, #80]	; (8008980 <DMA_CalcBaseAndBitshift+0x64>)
 800892e:	fba2 2303 	umull	r2, r3, r2, r3
 8008932:	091b      	lsrs	r3, r3, #4
 8008934:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8008936:	4a13      	ldr	r2, [pc, #76]	; (8008984 <DMA_CalcBaseAndBitshift+0x68>)
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	4413      	add	r3, r2
 800893c:	781b      	ldrb	r3, [r3, #0]
 800893e:	461a      	mov	r2, r3
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	2b03      	cmp	r3, #3
 8008948:	d909      	bls.n	800895e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008952:	f023 0303 	bic.w	r3, r3, #3
 8008956:	1d1a      	adds	r2, r3, #4
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	659a      	str	r2, [r3, #88]	; 0x58
 800895c:	e007      	b.n	800896e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008966:	f023 0303 	bic.w	r3, r3, #3
 800896a:	687a      	ldr	r2, [r7, #4]
 800896c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8008972:	4618      	mov	r0, r3
 8008974:	3714      	adds	r7, #20
 8008976:	46bd      	mov	sp, r7
 8008978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897c:	4770      	bx	lr
 800897e:	bf00      	nop
 8008980:	aaaaaaab 	.word	0xaaaaaaab
 8008984:	08013eac 	.word	0x08013eac

08008988 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008988:	b480      	push	{r7}
 800898a:	b085      	sub	sp, #20
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008990:	2300      	movs	r3, #0
 8008992:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008998:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	699b      	ldr	r3, [r3, #24]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d11f      	bne.n	80089e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	2b03      	cmp	r3, #3
 80089a6:	d855      	bhi.n	8008a54 <DMA_CheckFifoParam+0xcc>
 80089a8:	a201      	add	r2, pc, #4	; (adr r2, 80089b0 <DMA_CheckFifoParam+0x28>)
 80089aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089ae:	bf00      	nop
 80089b0:	080089c1 	.word	0x080089c1
 80089b4:	080089d3 	.word	0x080089d3
 80089b8:	080089c1 	.word	0x080089c1
 80089bc:	08008a55 	.word	0x08008a55
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d045      	beq.n	8008a58 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80089cc:	2301      	movs	r3, #1
 80089ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80089d0:	e042      	b.n	8008a58 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089d6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80089da:	d13f      	bne.n	8008a5c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80089dc:	2301      	movs	r3, #1
 80089de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80089e0:	e03c      	b.n	8008a5c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	699b      	ldr	r3, [r3, #24]
 80089e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80089ea:	d121      	bne.n	8008a30 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	2b03      	cmp	r3, #3
 80089f0:	d836      	bhi.n	8008a60 <DMA_CheckFifoParam+0xd8>
 80089f2:	a201      	add	r2, pc, #4	; (adr r2, 80089f8 <DMA_CheckFifoParam+0x70>)
 80089f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089f8:	08008a09 	.word	0x08008a09
 80089fc:	08008a0f 	.word	0x08008a0f
 8008a00:	08008a09 	.word	0x08008a09
 8008a04:	08008a21 	.word	0x08008a21
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008a08:	2301      	movs	r3, #1
 8008a0a:	73fb      	strb	r3, [r7, #15]
      break;
 8008a0c:	e02f      	b.n	8008a6e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a12:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d024      	beq.n	8008a64 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008a1e:	e021      	b.n	8008a64 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a24:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008a28:	d11e      	bne.n	8008a68 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8008a2e:	e01b      	b.n	8008a68 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008a30:	68bb      	ldr	r3, [r7, #8]
 8008a32:	2b02      	cmp	r3, #2
 8008a34:	d902      	bls.n	8008a3c <DMA_CheckFifoParam+0xb4>
 8008a36:	2b03      	cmp	r3, #3
 8008a38:	d003      	beq.n	8008a42 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008a3a:	e018      	b.n	8008a6e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	73fb      	strb	r3, [r7, #15]
      break;
 8008a40:	e015      	b.n	8008a6e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a46:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d00e      	beq.n	8008a6c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8008a4e:	2301      	movs	r3, #1
 8008a50:	73fb      	strb	r3, [r7, #15]
      break;
 8008a52:	e00b      	b.n	8008a6c <DMA_CheckFifoParam+0xe4>
      break;
 8008a54:	bf00      	nop
 8008a56:	e00a      	b.n	8008a6e <DMA_CheckFifoParam+0xe6>
      break;
 8008a58:	bf00      	nop
 8008a5a:	e008      	b.n	8008a6e <DMA_CheckFifoParam+0xe6>
      break;
 8008a5c:	bf00      	nop
 8008a5e:	e006      	b.n	8008a6e <DMA_CheckFifoParam+0xe6>
      break;
 8008a60:	bf00      	nop
 8008a62:	e004      	b.n	8008a6e <DMA_CheckFifoParam+0xe6>
      break;
 8008a64:	bf00      	nop
 8008a66:	e002      	b.n	8008a6e <DMA_CheckFifoParam+0xe6>
      break;   
 8008a68:	bf00      	nop
 8008a6a:	e000      	b.n	8008a6e <DMA_CheckFifoParam+0xe6>
      break;
 8008a6c:	bf00      	nop
    }
  } 
  
  return status; 
 8008a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	3714      	adds	r7, #20
 8008a74:	46bd      	mov	sp, r7
 8008a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7a:	4770      	bx	lr

08008a7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008a7c:	b480      	push	{r7}
 8008a7e:	b089      	sub	sp, #36	; 0x24
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
 8008a84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008a86:	2300      	movs	r3, #0
 8008a88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008a8e:	2300      	movs	r3, #0
 8008a90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008a92:	2300      	movs	r3, #0
 8008a94:	61fb      	str	r3, [r7, #28]
 8008a96:	e16b      	b.n	8008d70 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008a98:	2201      	movs	r2, #1
 8008a9a:	69fb      	ldr	r3, [r7, #28]
 8008a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8008aa0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	697a      	ldr	r2, [r7, #20]
 8008aa8:	4013      	ands	r3, r2
 8008aaa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008aac:	693a      	ldr	r2, [r7, #16]
 8008aae:	697b      	ldr	r3, [r7, #20]
 8008ab0:	429a      	cmp	r2, r3
 8008ab2:	f040 815a 	bne.w	8008d6a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	685b      	ldr	r3, [r3, #4]
 8008aba:	2b02      	cmp	r3, #2
 8008abc:	d003      	beq.n	8008ac6 <HAL_GPIO_Init+0x4a>
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	685b      	ldr	r3, [r3, #4]
 8008ac2:	2b12      	cmp	r3, #18
 8008ac4:	d123      	bne.n	8008b0e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008ac6:	69fb      	ldr	r3, [r7, #28]
 8008ac8:	08da      	lsrs	r2, r3, #3
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	3208      	adds	r2, #8
 8008ace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008ad4:	69fb      	ldr	r3, [r7, #28]
 8008ad6:	f003 0307 	and.w	r3, r3, #7
 8008ada:	009b      	lsls	r3, r3, #2
 8008adc:	220f      	movs	r2, #15
 8008ade:	fa02 f303 	lsl.w	r3, r2, r3
 8008ae2:	43db      	mvns	r3, r3
 8008ae4:	69ba      	ldr	r2, [r7, #24]
 8008ae6:	4013      	ands	r3, r2
 8008ae8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	691a      	ldr	r2, [r3, #16]
 8008aee:	69fb      	ldr	r3, [r7, #28]
 8008af0:	f003 0307 	and.w	r3, r3, #7
 8008af4:	009b      	lsls	r3, r3, #2
 8008af6:	fa02 f303 	lsl.w	r3, r2, r3
 8008afa:	69ba      	ldr	r2, [r7, #24]
 8008afc:	4313      	orrs	r3, r2
 8008afe:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008b00:	69fb      	ldr	r3, [r7, #28]
 8008b02:	08da      	lsrs	r2, r3, #3
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	3208      	adds	r2, #8
 8008b08:	69b9      	ldr	r1, [r7, #24]
 8008b0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008b14:	69fb      	ldr	r3, [r7, #28]
 8008b16:	005b      	lsls	r3, r3, #1
 8008b18:	2203      	movs	r2, #3
 8008b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b1e:	43db      	mvns	r3, r3
 8008b20:	69ba      	ldr	r2, [r7, #24]
 8008b22:	4013      	ands	r3, r2
 8008b24:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	685b      	ldr	r3, [r3, #4]
 8008b2a:	f003 0203 	and.w	r2, r3, #3
 8008b2e:	69fb      	ldr	r3, [r7, #28]
 8008b30:	005b      	lsls	r3, r3, #1
 8008b32:	fa02 f303 	lsl.w	r3, r2, r3
 8008b36:	69ba      	ldr	r2, [r7, #24]
 8008b38:	4313      	orrs	r3, r2
 8008b3a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	69ba      	ldr	r2, [r7, #24]
 8008b40:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	685b      	ldr	r3, [r3, #4]
 8008b46:	2b01      	cmp	r3, #1
 8008b48:	d00b      	beq.n	8008b62 <HAL_GPIO_Init+0xe6>
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	685b      	ldr	r3, [r3, #4]
 8008b4e:	2b02      	cmp	r3, #2
 8008b50:	d007      	beq.n	8008b62 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008b56:	2b11      	cmp	r3, #17
 8008b58:	d003      	beq.n	8008b62 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	685b      	ldr	r3, [r3, #4]
 8008b5e:	2b12      	cmp	r3, #18
 8008b60:	d130      	bne.n	8008bc4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	689b      	ldr	r3, [r3, #8]
 8008b66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008b68:	69fb      	ldr	r3, [r7, #28]
 8008b6a:	005b      	lsls	r3, r3, #1
 8008b6c:	2203      	movs	r2, #3
 8008b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b72:	43db      	mvns	r3, r3
 8008b74:	69ba      	ldr	r2, [r7, #24]
 8008b76:	4013      	ands	r3, r2
 8008b78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	68da      	ldr	r2, [r3, #12]
 8008b7e:	69fb      	ldr	r3, [r7, #28]
 8008b80:	005b      	lsls	r3, r3, #1
 8008b82:	fa02 f303 	lsl.w	r3, r2, r3
 8008b86:	69ba      	ldr	r2, [r7, #24]
 8008b88:	4313      	orrs	r3, r2
 8008b8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	69ba      	ldr	r2, [r7, #24]
 8008b90:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	685b      	ldr	r3, [r3, #4]
 8008b96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008b98:	2201      	movs	r2, #1
 8008b9a:	69fb      	ldr	r3, [r7, #28]
 8008b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8008ba0:	43db      	mvns	r3, r3
 8008ba2:	69ba      	ldr	r2, [r7, #24]
 8008ba4:	4013      	ands	r3, r2
 8008ba6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	685b      	ldr	r3, [r3, #4]
 8008bac:	091b      	lsrs	r3, r3, #4
 8008bae:	f003 0201 	and.w	r2, r3, #1
 8008bb2:	69fb      	ldr	r3, [r7, #28]
 8008bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8008bb8:	69ba      	ldr	r2, [r7, #24]
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	69ba      	ldr	r2, [r7, #24]
 8008bc2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	68db      	ldr	r3, [r3, #12]
 8008bc8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008bca:	69fb      	ldr	r3, [r7, #28]
 8008bcc:	005b      	lsls	r3, r3, #1
 8008bce:	2203      	movs	r2, #3
 8008bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8008bd4:	43db      	mvns	r3, r3
 8008bd6:	69ba      	ldr	r2, [r7, #24]
 8008bd8:	4013      	ands	r3, r2
 8008bda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	689a      	ldr	r2, [r3, #8]
 8008be0:	69fb      	ldr	r3, [r7, #28]
 8008be2:	005b      	lsls	r3, r3, #1
 8008be4:	fa02 f303 	lsl.w	r3, r2, r3
 8008be8:	69ba      	ldr	r2, [r7, #24]
 8008bea:	4313      	orrs	r3, r2
 8008bec:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	69ba      	ldr	r2, [r7, #24]
 8008bf2:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	685b      	ldr	r3, [r3, #4]
 8008bf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	f000 80b4 	beq.w	8008d6a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008c02:	2300      	movs	r3, #0
 8008c04:	60fb      	str	r3, [r7, #12]
 8008c06:	4b5f      	ldr	r3, [pc, #380]	; (8008d84 <HAL_GPIO_Init+0x308>)
 8008c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c0a:	4a5e      	ldr	r2, [pc, #376]	; (8008d84 <HAL_GPIO_Init+0x308>)
 8008c0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008c10:	6453      	str	r3, [r2, #68]	; 0x44
 8008c12:	4b5c      	ldr	r3, [pc, #368]	; (8008d84 <HAL_GPIO_Init+0x308>)
 8008c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008c1a:	60fb      	str	r3, [r7, #12]
 8008c1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008c1e:	4a5a      	ldr	r2, [pc, #360]	; (8008d88 <HAL_GPIO_Init+0x30c>)
 8008c20:	69fb      	ldr	r3, [r7, #28]
 8008c22:	089b      	lsrs	r3, r3, #2
 8008c24:	3302      	adds	r3, #2
 8008c26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008c2c:	69fb      	ldr	r3, [r7, #28]
 8008c2e:	f003 0303 	and.w	r3, r3, #3
 8008c32:	009b      	lsls	r3, r3, #2
 8008c34:	220f      	movs	r2, #15
 8008c36:	fa02 f303 	lsl.w	r3, r2, r3
 8008c3a:	43db      	mvns	r3, r3
 8008c3c:	69ba      	ldr	r2, [r7, #24]
 8008c3e:	4013      	ands	r3, r2
 8008c40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	4a51      	ldr	r2, [pc, #324]	; (8008d8c <HAL_GPIO_Init+0x310>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d02b      	beq.n	8008ca2 <HAL_GPIO_Init+0x226>
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	4a50      	ldr	r2, [pc, #320]	; (8008d90 <HAL_GPIO_Init+0x314>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d025      	beq.n	8008c9e <HAL_GPIO_Init+0x222>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	4a4f      	ldr	r2, [pc, #316]	; (8008d94 <HAL_GPIO_Init+0x318>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d01f      	beq.n	8008c9a <HAL_GPIO_Init+0x21e>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	4a4e      	ldr	r2, [pc, #312]	; (8008d98 <HAL_GPIO_Init+0x31c>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d019      	beq.n	8008c96 <HAL_GPIO_Init+0x21a>
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	4a4d      	ldr	r2, [pc, #308]	; (8008d9c <HAL_GPIO_Init+0x320>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d013      	beq.n	8008c92 <HAL_GPIO_Init+0x216>
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	4a4c      	ldr	r2, [pc, #304]	; (8008da0 <HAL_GPIO_Init+0x324>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d00d      	beq.n	8008c8e <HAL_GPIO_Init+0x212>
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	4a4b      	ldr	r2, [pc, #300]	; (8008da4 <HAL_GPIO_Init+0x328>)
 8008c76:	4293      	cmp	r3, r2
 8008c78:	d007      	beq.n	8008c8a <HAL_GPIO_Init+0x20e>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	4a4a      	ldr	r2, [pc, #296]	; (8008da8 <HAL_GPIO_Init+0x32c>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d101      	bne.n	8008c86 <HAL_GPIO_Init+0x20a>
 8008c82:	2307      	movs	r3, #7
 8008c84:	e00e      	b.n	8008ca4 <HAL_GPIO_Init+0x228>
 8008c86:	2308      	movs	r3, #8
 8008c88:	e00c      	b.n	8008ca4 <HAL_GPIO_Init+0x228>
 8008c8a:	2306      	movs	r3, #6
 8008c8c:	e00a      	b.n	8008ca4 <HAL_GPIO_Init+0x228>
 8008c8e:	2305      	movs	r3, #5
 8008c90:	e008      	b.n	8008ca4 <HAL_GPIO_Init+0x228>
 8008c92:	2304      	movs	r3, #4
 8008c94:	e006      	b.n	8008ca4 <HAL_GPIO_Init+0x228>
 8008c96:	2303      	movs	r3, #3
 8008c98:	e004      	b.n	8008ca4 <HAL_GPIO_Init+0x228>
 8008c9a:	2302      	movs	r3, #2
 8008c9c:	e002      	b.n	8008ca4 <HAL_GPIO_Init+0x228>
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	e000      	b.n	8008ca4 <HAL_GPIO_Init+0x228>
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	69fa      	ldr	r2, [r7, #28]
 8008ca6:	f002 0203 	and.w	r2, r2, #3
 8008caa:	0092      	lsls	r2, r2, #2
 8008cac:	4093      	lsls	r3, r2
 8008cae:	69ba      	ldr	r2, [r7, #24]
 8008cb0:	4313      	orrs	r3, r2
 8008cb2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008cb4:	4934      	ldr	r1, [pc, #208]	; (8008d88 <HAL_GPIO_Init+0x30c>)
 8008cb6:	69fb      	ldr	r3, [r7, #28]
 8008cb8:	089b      	lsrs	r3, r3, #2
 8008cba:	3302      	adds	r3, #2
 8008cbc:	69ba      	ldr	r2, [r7, #24]
 8008cbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008cc2:	4b3a      	ldr	r3, [pc, #232]	; (8008dac <HAL_GPIO_Init+0x330>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008cc8:	693b      	ldr	r3, [r7, #16]
 8008cca:	43db      	mvns	r3, r3
 8008ccc:	69ba      	ldr	r2, [r7, #24]
 8008cce:	4013      	ands	r3, r2
 8008cd0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	685b      	ldr	r3, [r3, #4]
 8008cd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d003      	beq.n	8008ce6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8008cde:	69ba      	ldr	r2, [r7, #24]
 8008ce0:	693b      	ldr	r3, [r7, #16]
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008ce6:	4a31      	ldr	r2, [pc, #196]	; (8008dac <HAL_GPIO_Init+0x330>)
 8008ce8:	69bb      	ldr	r3, [r7, #24]
 8008cea:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008cec:	4b2f      	ldr	r3, [pc, #188]	; (8008dac <HAL_GPIO_Init+0x330>)
 8008cee:	685b      	ldr	r3, [r3, #4]
 8008cf0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008cf2:	693b      	ldr	r3, [r7, #16]
 8008cf4:	43db      	mvns	r3, r3
 8008cf6:	69ba      	ldr	r2, [r7, #24]
 8008cf8:	4013      	ands	r3, r2
 8008cfa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	685b      	ldr	r3, [r3, #4]
 8008d00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d003      	beq.n	8008d10 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8008d08:	69ba      	ldr	r2, [r7, #24]
 8008d0a:	693b      	ldr	r3, [r7, #16]
 8008d0c:	4313      	orrs	r3, r2
 8008d0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008d10:	4a26      	ldr	r2, [pc, #152]	; (8008dac <HAL_GPIO_Init+0x330>)
 8008d12:	69bb      	ldr	r3, [r7, #24]
 8008d14:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008d16:	4b25      	ldr	r3, [pc, #148]	; (8008dac <HAL_GPIO_Init+0x330>)
 8008d18:	689b      	ldr	r3, [r3, #8]
 8008d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008d1c:	693b      	ldr	r3, [r7, #16]
 8008d1e:	43db      	mvns	r3, r3
 8008d20:	69ba      	ldr	r2, [r7, #24]
 8008d22:	4013      	ands	r3, r2
 8008d24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	685b      	ldr	r3, [r3, #4]
 8008d2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d003      	beq.n	8008d3a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8008d32:	69ba      	ldr	r2, [r7, #24]
 8008d34:	693b      	ldr	r3, [r7, #16]
 8008d36:	4313      	orrs	r3, r2
 8008d38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008d3a:	4a1c      	ldr	r2, [pc, #112]	; (8008dac <HAL_GPIO_Init+0x330>)
 8008d3c:	69bb      	ldr	r3, [r7, #24]
 8008d3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008d40:	4b1a      	ldr	r3, [pc, #104]	; (8008dac <HAL_GPIO_Init+0x330>)
 8008d42:	68db      	ldr	r3, [r3, #12]
 8008d44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008d46:	693b      	ldr	r3, [r7, #16]
 8008d48:	43db      	mvns	r3, r3
 8008d4a:	69ba      	ldr	r2, [r7, #24]
 8008d4c:	4013      	ands	r3, r2
 8008d4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	685b      	ldr	r3, [r3, #4]
 8008d54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d003      	beq.n	8008d64 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8008d5c:	69ba      	ldr	r2, [r7, #24]
 8008d5e:	693b      	ldr	r3, [r7, #16]
 8008d60:	4313      	orrs	r3, r2
 8008d62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008d64:	4a11      	ldr	r2, [pc, #68]	; (8008dac <HAL_GPIO_Init+0x330>)
 8008d66:	69bb      	ldr	r3, [r7, #24]
 8008d68:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008d6a:	69fb      	ldr	r3, [r7, #28]
 8008d6c:	3301      	adds	r3, #1
 8008d6e:	61fb      	str	r3, [r7, #28]
 8008d70:	69fb      	ldr	r3, [r7, #28]
 8008d72:	2b0f      	cmp	r3, #15
 8008d74:	f67f ae90 	bls.w	8008a98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008d78:	bf00      	nop
 8008d7a:	3724      	adds	r7, #36	; 0x24
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d82:	4770      	bx	lr
 8008d84:	40023800 	.word	0x40023800
 8008d88:	40013800 	.word	0x40013800
 8008d8c:	40020000 	.word	0x40020000
 8008d90:	40020400 	.word	0x40020400
 8008d94:	40020800 	.word	0x40020800
 8008d98:	40020c00 	.word	0x40020c00
 8008d9c:	40021000 	.word	0x40021000
 8008da0:	40021400 	.word	0x40021400
 8008da4:	40021800 	.word	0x40021800
 8008da8:	40021c00 	.word	0x40021c00
 8008dac:	40013c00 	.word	0x40013c00

08008db0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008db0:	b480      	push	{r7}
 8008db2:	b085      	sub	sp, #20
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
 8008db8:	460b      	mov	r3, r1
 8008dba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	691a      	ldr	r2, [r3, #16]
 8008dc0:	887b      	ldrh	r3, [r7, #2]
 8008dc2:	4013      	ands	r3, r2
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d002      	beq.n	8008dce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008dc8:	2301      	movs	r3, #1
 8008dca:	73fb      	strb	r3, [r7, #15]
 8008dcc:	e001      	b.n	8008dd2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008dd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	3714      	adds	r7, #20
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dde:	4770      	bx	lr

08008de0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008de0:	b480      	push	{r7}
 8008de2:	b083      	sub	sp, #12
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
 8008de8:	460b      	mov	r3, r1
 8008dea:	807b      	strh	r3, [r7, #2]
 8008dec:	4613      	mov	r3, r2
 8008dee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008df0:	787b      	ldrb	r3, [r7, #1]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d003      	beq.n	8008dfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008df6:	887a      	ldrh	r2, [r7, #2]
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008dfc:	e003      	b.n	8008e06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008dfe:	887b      	ldrh	r3, [r7, #2]
 8008e00:	041a      	lsls	r2, r3, #16
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	619a      	str	r2, [r3, #24]
}
 8008e06:	bf00      	nop
 8008e08:	370c      	adds	r7, #12
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e10:	4770      	bx	lr
	...

08008e14 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b084      	sub	sp, #16
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d101      	bne.n	8008e26 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008e22:	2301      	movs	r3, #1
 8008e24:	e10f      	b.n	8009046 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e2c:	b2db      	uxtb	r3, r3
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d106      	bne.n	8008e40 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2200      	movs	r2, #0
 8008e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	f7fe fdc8 	bl	80079d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2224      	movs	r2, #36	; 0x24
 8008e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	681a      	ldr	r2, [r3, #0]
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f022 0201 	bic.w	r2, r2, #1
 8008e56:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008e58:	f002 fcd4 	bl	800b804 <HAL_RCC_GetPCLK1Freq>
 8008e5c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	685b      	ldr	r3, [r3, #4]
 8008e62:	4a7b      	ldr	r2, [pc, #492]	; (8009050 <HAL_I2C_Init+0x23c>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d807      	bhi.n	8008e78 <HAL_I2C_Init+0x64>
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	4a7a      	ldr	r2, [pc, #488]	; (8009054 <HAL_I2C_Init+0x240>)
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	bf94      	ite	ls
 8008e70:	2301      	movls	r3, #1
 8008e72:	2300      	movhi	r3, #0
 8008e74:	b2db      	uxtb	r3, r3
 8008e76:	e006      	b.n	8008e86 <HAL_I2C_Init+0x72>
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	4a77      	ldr	r2, [pc, #476]	; (8009058 <HAL_I2C_Init+0x244>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	bf94      	ite	ls
 8008e80:	2301      	movls	r3, #1
 8008e82:	2300      	movhi	r3, #0
 8008e84:	b2db      	uxtb	r3, r3
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d001      	beq.n	8008e8e <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8008e8a:	2301      	movs	r3, #1
 8008e8c:	e0db      	b.n	8009046 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	4a72      	ldr	r2, [pc, #456]	; (800905c <HAL_I2C_Init+0x248>)
 8008e92:	fba2 2303 	umull	r2, r3, r2, r3
 8008e96:	0c9b      	lsrs	r3, r3, #18
 8008e98:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	68ba      	ldr	r2, [r7, #8]
 8008eaa:	430a      	orrs	r2, r1
 8008eac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	6a1b      	ldr	r3, [r3, #32]
 8008eb4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	685b      	ldr	r3, [r3, #4]
 8008ebc:	4a64      	ldr	r2, [pc, #400]	; (8009050 <HAL_I2C_Init+0x23c>)
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	d802      	bhi.n	8008ec8 <HAL_I2C_Init+0xb4>
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	3301      	adds	r3, #1
 8008ec6:	e009      	b.n	8008edc <HAL_I2C_Init+0xc8>
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008ece:	fb02 f303 	mul.w	r3, r2, r3
 8008ed2:	4a63      	ldr	r2, [pc, #396]	; (8009060 <HAL_I2C_Init+0x24c>)
 8008ed4:	fba2 2303 	umull	r2, r3, r2, r3
 8008ed8:	099b      	lsrs	r3, r3, #6
 8008eda:	3301      	adds	r3, #1
 8008edc:	687a      	ldr	r2, [r7, #4]
 8008ede:	6812      	ldr	r2, [r2, #0]
 8008ee0:	430b      	orrs	r3, r1
 8008ee2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	69db      	ldr	r3, [r3, #28]
 8008eea:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8008eee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	685b      	ldr	r3, [r3, #4]
 8008ef6:	4956      	ldr	r1, [pc, #344]	; (8009050 <HAL_I2C_Init+0x23c>)
 8008ef8:	428b      	cmp	r3, r1
 8008efa:	d80d      	bhi.n	8008f18 <HAL_I2C_Init+0x104>
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	1e59      	subs	r1, r3, #1
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	685b      	ldr	r3, [r3, #4]
 8008f04:	005b      	lsls	r3, r3, #1
 8008f06:	fbb1 f3f3 	udiv	r3, r1, r3
 8008f0a:	3301      	adds	r3, #1
 8008f0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f10:	2b04      	cmp	r3, #4
 8008f12:	bf38      	it	cc
 8008f14:	2304      	movcc	r3, #4
 8008f16:	e04f      	b.n	8008fb8 <HAL_I2C_Init+0x1a4>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	689b      	ldr	r3, [r3, #8]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d111      	bne.n	8008f44 <HAL_I2C_Init+0x130>
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	1e58      	subs	r0, r3, #1
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	6859      	ldr	r1, [r3, #4]
 8008f28:	460b      	mov	r3, r1
 8008f2a:	005b      	lsls	r3, r3, #1
 8008f2c:	440b      	add	r3, r1
 8008f2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8008f32:	3301      	adds	r3, #1
 8008f34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	bf0c      	ite	eq
 8008f3c:	2301      	moveq	r3, #1
 8008f3e:	2300      	movne	r3, #0
 8008f40:	b2db      	uxtb	r3, r3
 8008f42:	e012      	b.n	8008f6a <HAL_I2C_Init+0x156>
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	1e58      	subs	r0, r3, #1
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	6859      	ldr	r1, [r3, #4]
 8008f4c:	460b      	mov	r3, r1
 8008f4e:	009b      	lsls	r3, r3, #2
 8008f50:	440b      	add	r3, r1
 8008f52:	0099      	lsls	r1, r3, #2
 8008f54:	440b      	add	r3, r1
 8008f56:	fbb0 f3f3 	udiv	r3, r0, r3
 8008f5a:	3301      	adds	r3, #1
 8008f5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	bf0c      	ite	eq
 8008f64:	2301      	moveq	r3, #1
 8008f66:	2300      	movne	r3, #0
 8008f68:	b2db      	uxtb	r3, r3
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d001      	beq.n	8008f72 <HAL_I2C_Init+0x15e>
 8008f6e:	2301      	movs	r3, #1
 8008f70:	e022      	b.n	8008fb8 <HAL_I2C_Init+0x1a4>
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	689b      	ldr	r3, [r3, #8]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d10e      	bne.n	8008f98 <HAL_I2C_Init+0x184>
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	1e58      	subs	r0, r3, #1
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6859      	ldr	r1, [r3, #4]
 8008f82:	460b      	mov	r3, r1
 8008f84:	005b      	lsls	r3, r3, #1
 8008f86:	440b      	add	r3, r1
 8008f88:	fbb0 f3f3 	udiv	r3, r0, r3
 8008f8c:	3301      	adds	r3, #1
 8008f8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008f96:	e00f      	b.n	8008fb8 <HAL_I2C_Init+0x1a4>
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	1e58      	subs	r0, r3, #1
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	6859      	ldr	r1, [r3, #4]
 8008fa0:	460b      	mov	r3, r1
 8008fa2:	009b      	lsls	r3, r3, #2
 8008fa4:	440b      	add	r3, r1
 8008fa6:	0099      	lsls	r1, r3, #2
 8008fa8:	440b      	add	r3, r1
 8008faa:	fbb0 f3f3 	udiv	r3, r0, r3
 8008fae:	3301      	adds	r3, #1
 8008fb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008fb4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008fb8:	6879      	ldr	r1, [r7, #4]
 8008fba:	6809      	ldr	r1, [r1, #0]
 8008fbc:	4313      	orrs	r3, r2
 8008fbe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	69da      	ldr	r2, [r3, #28]
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6a1b      	ldr	r3, [r3, #32]
 8008fd2:	431a      	orrs	r2, r3
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	430a      	orrs	r2, r1
 8008fda:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	689b      	ldr	r3, [r3, #8]
 8008fe2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8008fe6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008fea:	687a      	ldr	r2, [r7, #4]
 8008fec:	6911      	ldr	r1, [r2, #16]
 8008fee:	687a      	ldr	r2, [r7, #4]
 8008ff0:	68d2      	ldr	r2, [r2, #12]
 8008ff2:	4311      	orrs	r1, r2
 8008ff4:	687a      	ldr	r2, [r7, #4]
 8008ff6:	6812      	ldr	r2, [r2, #0]
 8008ff8:	430b      	orrs	r3, r1
 8008ffa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	68db      	ldr	r3, [r3, #12]
 8009002:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	695a      	ldr	r2, [r3, #20]
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	699b      	ldr	r3, [r3, #24]
 800900e:	431a      	orrs	r2, r3
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	430a      	orrs	r2, r1
 8009016:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	681a      	ldr	r2, [r3, #0]
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f042 0201 	orr.w	r2, r2, #1
 8009026:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2200      	movs	r2, #0
 800902c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2220      	movs	r2, #32
 8009032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2200      	movs	r2, #0
 800903a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2200      	movs	r2, #0
 8009040:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009044:	2300      	movs	r3, #0
}
 8009046:	4618      	mov	r0, r3
 8009048:	3710      	adds	r7, #16
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}
 800904e:	bf00      	nop
 8009050:	000186a0 	.word	0x000186a0
 8009054:	001e847f 	.word	0x001e847f
 8009058:	003d08ff 	.word	0x003d08ff
 800905c:	431bde83 	.word	0x431bde83
 8009060:	10624dd3 	.word	0x10624dd3

08009064 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b088      	sub	sp, #32
 8009068:	af02      	add	r7, sp, #8
 800906a:	60f8      	str	r0, [r7, #12]
 800906c:	607a      	str	r2, [r7, #4]
 800906e:	461a      	mov	r2, r3
 8009070:	460b      	mov	r3, r1
 8009072:	817b      	strh	r3, [r7, #10]
 8009074:	4613      	mov	r3, r2
 8009076:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009078:	f7ff f828 	bl	80080cc <HAL_GetTick>
 800907c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009084:	b2db      	uxtb	r3, r3
 8009086:	2b20      	cmp	r3, #32
 8009088:	f040 80e0 	bne.w	800924c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	9300      	str	r3, [sp, #0]
 8009090:	2319      	movs	r3, #25
 8009092:	2201      	movs	r2, #1
 8009094:	4970      	ldr	r1, [pc, #448]	; (8009258 <HAL_I2C_Master_Transmit+0x1f4>)
 8009096:	68f8      	ldr	r0, [r7, #12]
 8009098:	f000 fef4 	bl	8009e84 <I2C_WaitOnFlagUntilTimeout>
 800909c:	4603      	mov	r3, r0
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d001      	beq.n	80090a6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80090a2:	2302      	movs	r3, #2
 80090a4:	e0d3      	b.n	800924e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80090ac:	2b01      	cmp	r3, #1
 80090ae:	d101      	bne.n	80090b4 <HAL_I2C_Master_Transmit+0x50>
 80090b0:	2302      	movs	r3, #2
 80090b2:	e0cc      	b.n	800924e <HAL_I2C_Master_Transmit+0x1ea>
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2201      	movs	r2, #1
 80090b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f003 0301 	and.w	r3, r3, #1
 80090c6:	2b01      	cmp	r3, #1
 80090c8:	d007      	beq.n	80090da <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	681a      	ldr	r2, [r3, #0]
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f042 0201 	orr.w	r2, r2, #1
 80090d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	681a      	ldr	r2, [r3, #0]
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80090e8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	2221      	movs	r2, #33	; 0x21
 80090ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2210      	movs	r2, #16
 80090f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	2200      	movs	r2, #0
 80090fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	687a      	ldr	r2, [r7, #4]
 8009104:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	893a      	ldrh	r2, [r7, #8]
 800910a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009110:	b29a      	uxth	r2, r3
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	4a50      	ldr	r2, [pc, #320]	; (800925c <HAL_I2C_Master_Transmit+0x1f8>)
 800911a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800911c:	8979      	ldrh	r1, [r7, #10]
 800911e:	697b      	ldr	r3, [r7, #20]
 8009120:	6a3a      	ldr	r2, [r7, #32]
 8009122:	68f8      	ldr	r0, [r7, #12]
 8009124:	f000 fcde 	bl	8009ae4 <I2C_MasterRequestWrite>
 8009128:	4603      	mov	r3, r0
 800912a:	2b00      	cmp	r3, #0
 800912c:	d001      	beq.n	8009132 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800912e:	2301      	movs	r3, #1
 8009130:	e08d      	b.n	800924e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009132:	2300      	movs	r3, #0
 8009134:	613b      	str	r3, [r7, #16]
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	695b      	ldr	r3, [r3, #20]
 800913c:	613b      	str	r3, [r7, #16]
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	699b      	ldr	r3, [r3, #24]
 8009144:	613b      	str	r3, [r7, #16]
 8009146:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8009148:	e066      	b.n	8009218 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800914a:	697a      	ldr	r2, [r7, #20]
 800914c:	6a39      	ldr	r1, [r7, #32]
 800914e:	68f8      	ldr	r0, [r7, #12]
 8009150:	f000 ff6e 	bl	800a030 <I2C_WaitOnTXEFlagUntilTimeout>
 8009154:	4603      	mov	r3, r0
 8009156:	2b00      	cmp	r3, #0
 8009158:	d00d      	beq.n	8009176 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800915e:	2b04      	cmp	r3, #4
 8009160:	d107      	bne.n	8009172 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	681a      	ldr	r2, [r3, #0]
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009170:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009172:	2301      	movs	r3, #1
 8009174:	e06b      	b.n	800924e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800917a:	781a      	ldrb	r2, [r3, #0]
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009186:	1c5a      	adds	r2, r3, #1
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009190:	b29b      	uxth	r3, r3
 8009192:	3b01      	subs	r3, #1
 8009194:	b29a      	uxth	r2, r3
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800919e:	3b01      	subs	r3, #1
 80091a0:	b29a      	uxth	r2, r3
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	695b      	ldr	r3, [r3, #20]
 80091ac:	f003 0304 	and.w	r3, r3, #4
 80091b0:	2b04      	cmp	r3, #4
 80091b2:	d11b      	bne.n	80091ec <HAL_I2C_Master_Transmit+0x188>
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d017      	beq.n	80091ec <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c0:	781a      	ldrb	r2, [r3, #0]
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091cc:	1c5a      	adds	r2, r3, #1
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091d6:	b29b      	uxth	r3, r3
 80091d8:	3b01      	subs	r3, #1
 80091da:	b29a      	uxth	r2, r3
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091e4:	3b01      	subs	r3, #1
 80091e6:	b29a      	uxth	r2, r3
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80091ec:	697a      	ldr	r2, [r7, #20]
 80091ee:	6a39      	ldr	r1, [r7, #32]
 80091f0:	68f8      	ldr	r0, [r7, #12]
 80091f2:	f000 ff5e 	bl	800a0b2 <I2C_WaitOnBTFFlagUntilTimeout>
 80091f6:	4603      	mov	r3, r0
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d00d      	beq.n	8009218 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009200:	2b04      	cmp	r3, #4
 8009202:	d107      	bne.n	8009214 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	681a      	ldr	r2, [r3, #0]
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009212:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009214:	2301      	movs	r3, #1
 8009216:	e01a      	b.n	800924e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800921c:	2b00      	cmp	r3, #0
 800921e:	d194      	bne.n	800914a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	681a      	ldr	r2, [r3, #0]
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800922e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	2220      	movs	r2, #32
 8009234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	2200      	movs	r2, #0
 800923c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	2200      	movs	r2, #0
 8009244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009248:	2300      	movs	r3, #0
 800924a:	e000      	b.n	800924e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800924c:	2302      	movs	r3, #2
  }
}
 800924e:	4618      	mov	r0, r3
 8009250:	3718      	adds	r7, #24
 8009252:	46bd      	mov	sp, r7
 8009254:	bd80      	pop	{r7, pc}
 8009256:	bf00      	nop
 8009258:	00100002 	.word	0x00100002
 800925c:	ffff0000 	.word	0xffff0000

08009260 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b088      	sub	sp, #32
 8009264:	af02      	add	r7, sp, #8
 8009266:	60f8      	str	r0, [r7, #12]
 8009268:	4608      	mov	r0, r1
 800926a:	4611      	mov	r1, r2
 800926c:	461a      	mov	r2, r3
 800926e:	4603      	mov	r3, r0
 8009270:	817b      	strh	r3, [r7, #10]
 8009272:	460b      	mov	r3, r1
 8009274:	813b      	strh	r3, [r7, #8]
 8009276:	4613      	mov	r3, r2
 8009278:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800927a:	f7fe ff27 	bl	80080cc <HAL_GetTick>
 800927e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009286:	b2db      	uxtb	r3, r3
 8009288:	2b20      	cmp	r3, #32
 800928a:	f040 80d9 	bne.w	8009440 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800928e:	697b      	ldr	r3, [r7, #20]
 8009290:	9300      	str	r3, [sp, #0]
 8009292:	2319      	movs	r3, #25
 8009294:	2201      	movs	r2, #1
 8009296:	496d      	ldr	r1, [pc, #436]	; (800944c <HAL_I2C_Mem_Write+0x1ec>)
 8009298:	68f8      	ldr	r0, [r7, #12]
 800929a:	f000 fdf3 	bl	8009e84 <I2C_WaitOnFlagUntilTimeout>
 800929e:	4603      	mov	r3, r0
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d001      	beq.n	80092a8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80092a4:	2302      	movs	r3, #2
 80092a6:	e0cc      	b.n	8009442 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80092ae:	2b01      	cmp	r3, #1
 80092b0:	d101      	bne.n	80092b6 <HAL_I2C_Mem_Write+0x56>
 80092b2:	2302      	movs	r3, #2
 80092b4:	e0c5      	b.n	8009442 <HAL_I2C_Mem_Write+0x1e2>
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	2201      	movs	r2, #1
 80092ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	f003 0301 	and.w	r3, r3, #1
 80092c8:	2b01      	cmp	r3, #1
 80092ca:	d007      	beq.n	80092dc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	681a      	ldr	r2, [r3, #0]
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f042 0201 	orr.w	r2, r2, #1
 80092da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	681a      	ldr	r2, [r3, #0]
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80092ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	2221      	movs	r2, #33	; 0x21
 80092f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	2240      	movs	r2, #64	; 0x40
 80092f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	2200      	movs	r2, #0
 8009300:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	6a3a      	ldr	r2, [r7, #32]
 8009306:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800930c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009312:	b29a      	uxth	r2, r3
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	4a4d      	ldr	r2, [pc, #308]	; (8009450 <HAL_I2C_Mem_Write+0x1f0>)
 800931c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800931e:	88f8      	ldrh	r0, [r7, #6]
 8009320:	893a      	ldrh	r2, [r7, #8]
 8009322:	8979      	ldrh	r1, [r7, #10]
 8009324:	697b      	ldr	r3, [r7, #20]
 8009326:	9301      	str	r3, [sp, #4]
 8009328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800932a:	9300      	str	r3, [sp, #0]
 800932c:	4603      	mov	r3, r0
 800932e:	68f8      	ldr	r0, [r7, #12]
 8009330:	f000 fc4e 	bl	8009bd0 <I2C_RequestMemoryWrite>
 8009334:	4603      	mov	r3, r0
 8009336:	2b00      	cmp	r3, #0
 8009338:	d052      	beq.n	80093e0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800933a:	2301      	movs	r3, #1
 800933c:	e081      	b.n	8009442 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800933e:	697a      	ldr	r2, [r7, #20]
 8009340:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009342:	68f8      	ldr	r0, [r7, #12]
 8009344:	f000 fe74 	bl	800a030 <I2C_WaitOnTXEFlagUntilTimeout>
 8009348:	4603      	mov	r3, r0
 800934a:	2b00      	cmp	r3, #0
 800934c:	d00d      	beq.n	800936a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009352:	2b04      	cmp	r3, #4
 8009354:	d107      	bne.n	8009366 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	681a      	ldr	r2, [r3, #0]
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009364:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009366:	2301      	movs	r3, #1
 8009368:	e06b      	b.n	8009442 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800936e:	781a      	ldrb	r2, [r3, #0]
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800937a:	1c5a      	adds	r2, r3, #1
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009384:	3b01      	subs	r3, #1
 8009386:	b29a      	uxth	r2, r3
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009390:	b29b      	uxth	r3, r3
 8009392:	3b01      	subs	r3, #1
 8009394:	b29a      	uxth	r2, r3
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	695b      	ldr	r3, [r3, #20]
 80093a0:	f003 0304 	and.w	r3, r3, #4
 80093a4:	2b04      	cmp	r3, #4
 80093a6:	d11b      	bne.n	80093e0 <HAL_I2C_Mem_Write+0x180>
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d017      	beq.n	80093e0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093b4:	781a      	ldrb	r2, [r3, #0]
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093c0:	1c5a      	adds	r2, r3, #1
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093ca:	3b01      	subs	r3, #1
 80093cc:	b29a      	uxth	r2, r3
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093d6:	b29b      	uxth	r3, r3
 80093d8:	3b01      	subs	r3, #1
 80093da:	b29a      	uxth	r2, r3
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d1aa      	bne.n	800933e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80093e8:	697a      	ldr	r2, [r7, #20]
 80093ea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80093ec:	68f8      	ldr	r0, [r7, #12]
 80093ee:	f000 fe60 	bl	800a0b2 <I2C_WaitOnBTFFlagUntilTimeout>
 80093f2:	4603      	mov	r3, r0
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d00d      	beq.n	8009414 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093fc:	2b04      	cmp	r3, #4
 80093fe:	d107      	bne.n	8009410 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	681a      	ldr	r2, [r3, #0]
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800940e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009410:	2301      	movs	r3, #1
 8009412:	e016      	b.n	8009442 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	681a      	ldr	r2, [r3, #0]
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009422:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	2220      	movs	r2, #32
 8009428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	2200      	movs	r2, #0
 8009430:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2200      	movs	r2, #0
 8009438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800943c:	2300      	movs	r3, #0
 800943e:	e000      	b.n	8009442 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8009440:	2302      	movs	r3, #2
  }
}
 8009442:	4618      	mov	r0, r3
 8009444:	3718      	adds	r7, #24
 8009446:	46bd      	mov	sp, r7
 8009448:	bd80      	pop	{r7, pc}
 800944a:	bf00      	nop
 800944c:	00100002 	.word	0x00100002
 8009450:	ffff0000 	.word	0xffff0000

08009454 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b08c      	sub	sp, #48	; 0x30
 8009458:	af02      	add	r7, sp, #8
 800945a:	60f8      	str	r0, [r7, #12]
 800945c:	4608      	mov	r0, r1
 800945e:	4611      	mov	r1, r2
 8009460:	461a      	mov	r2, r3
 8009462:	4603      	mov	r3, r0
 8009464:	817b      	strh	r3, [r7, #10]
 8009466:	460b      	mov	r3, r1
 8009468:	813b      	strh	r3, [r7, #8]
 800946a:	4613      	mov	r3, r2
 800946c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800946e:	f7fe fe2d 	bl	80080cc <HAL_GetTick>
 8009472:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800947a:	b2db      	uxtb	r3, r3
 800947c:	2b20      	cmp	r3, #32
 800947e:	f040 8208 	bne.w	8009892 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009484:	9300      	str	r3, [sp, #0]
 8009486:	2319      	movs	r3, #25
 8009488:	2201      	movs	r2, #1
 800948a:	497b      	ldr	r1, [pc, #492]	; (8009678 <HAL_I2C_Mem_Read+0x224>)
 800948c:	68f8      	ldr	r0, [r7, #12]
 800948e:	f000 fcf9 	bl	8009e84 <I2C_WaitOnFlagUntilTimeout>
 8009492:	4603      	mov	r3, r0
 8009494:	2b00      	cmp	r3, #0
 8009496:	d001      	beq.n	800949c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8009498:	2302      	movs	r3, #2
 800949a:	e1fb      	b.n	8009894 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80094a2:	2b01      	cmp	r3, #1
 80094a4:	d101      	bne.n	80094aa <HAL_I2C_Mem_Read+0x56>
 80094a6:	2302      	movs	r3, #2
 80094a8:	e1f4      	b.n	8009894 <HAL_I2C_Mem_Read+0x440>
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	2201      	movs	r2, #1
 80094ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f003 0301 	and.w	r3, r3, #1
 80094bc:	2b01      	cmp	r3, #1
 80094be:	d007      	beq.n	80094d0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	681a      	ldr	r2, [r3, #0]
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f042 0201 	orr.w	r2, r2, #1
 80094ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	681a      	ldr	r2, [r3, #0]
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80094de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	2222      	movs	r2, #34	; 0x22
 80094e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	2240      	movs	r2, #64	; 0x40
 80094ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	2200      	movs	r2, #0
 80094f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80094fa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8009500:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009506:	b29a      	uxth	r2, r3
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	4a5b      	ldr	r2, [pc, #364]	; (800967c <HAL_I2C_Mem_Read+0x228>)
 8009510:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009512:	88f8      	ldrh	r0, [r7, #6]
 8009514:	893a      	ldrh	r2, [r7, #8]
 8009516:	8979      	ldrh	r1, [r7, #10]
 8009518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800951a:	9301      	str	r3, [sp, #4]
 800951c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800951e:	9300      	str	r3, [sp, #0]
 8009520:	4603      	mov	r3, r0
 8009522:	68f8      	ldr	r0, [r7, #12]
 8009524:	f000 fbde 	bl	8009ce4 <I2C_RequestMemoryRead>
 8009528:	4603      	mov	r3, r0
 800952a:	2b00      	cmp	r3, #0
 800952c:	d001      	beq.n	8009532 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800952e:	2301      	movs	r3, #1
 8009530:	e1b0      	b.n	8009894 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009536:	2b00      	cmp	r3, #0
 8009538:	d113      	bne.n	8009562 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800953a:	2300      	movs	r3, #0
 800953c:	623b      	str	r3, [r7, #32]
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	695b      	ldr	r3, [r3, #20]
 8009544:	623b      	str	r3, [r7, #32]
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	699b      	ldr	r3, [r3, #24]
 800954c:	623b      	str	r3, [r7, #32]
 800954e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	681a      	ldr	r2, [r3, #0]
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800955e:	601a      	str	r2, [r3, #0]
 8009560:	e184      	b.n	800986c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009566:	2b01      	cmp	r3, #1
 8009568:	d11b      	bne.n	80095a2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	681a      	ldr	r2, [r3, #0]
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009578:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800957a:	2300      	movs	r3, #0
 800957c:	61fb      	str	r3, [r7, #28]
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	695b      	ldr	r3, [r3, #20]
 8009584:	61fb      	str	r3, [r7, #28]
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	699b      	ldr	r3, [r3, #24]
 800958c:	61fb      	str	r3, [r7, #28]
 800958e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	681a      	ldr	r2, [r3, #0]
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800959e:	601a      	str	r2, [r3, #0]
 80095a0:	e164      	b.n	800986c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095a6:	2b02      	cmp	r3, #2
 80095a8:	d11b      	bne.n	80095e2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	681a      	ldr	r2, [r3, #0]
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80095b8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	681a      	ldr	r2, [r3, #0]
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80095c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80095ca:	2300      	movs	r3, #0
 80095cc:	61bb      	str	r3, [r7, #24]
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	695b      	ldr	r3, [r3, #20]
 80095d4:	61bb      	str	r3, [r7, #24]
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	699b      	ldr	r3, [r3, #24]
 80095dc:	61bb      	str	r3, [r7, #24]
 80095de:	69bb      	ldr	r3, [r7, #24]
 80095e0:	e144      	b.n	800986c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80095e2:	2300      	movs	r3, #0
 80095e4:	617b      	str	r3, [r7, #20]
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	695b      	ldr	r3, [r3, #20]
 80095ec:	617b      	str	r3, [r7, #20]
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	699b      	ldr	r3, [r3, #24]
 80095f4:	617b      	str	r3, [r7, #20]
 80095f6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80095f8:	e138      	b.n	800986c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095fe:	2b03      	cmp	r3, #3
 8009600:	f200 80f1 	bhi.w	80097e6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009608:	2b01      	cmp	r3, #1
 800960a:	d123      	bne.n	8009654 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800960c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800960e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009610:	68f8      	ldr	r0, [r7, #12]
 8009612:	f000 fd8f 	bl	800a134 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009616:	4603      	mov	r3, r0
 8009618:	2b00      	cmp	r3, #0
 800961a:	d001      	beq.n	8009620 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800961c:	2301      	movs	r3, #1
 800961e:	e139      	b.n	8009894 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	691a      	ldr	r2, [r3, #16]
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800962a:	b2d2      	uxtb	r2, r2
 800962c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009632:	1c5a      	adds	r2, r3, #1
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800963c:	3b01      	subs	r3, #1
 800963e:	b29a      	uxth	r2, r3
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009648:	b29b      	uxth	r3, r3
 800964a:	3b01      	subs	r3, #1
 800964c:	b29a      	uxth	r2, r3
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009652:	e10b      	b.n	800986c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009658:	2b02      	cmp	r3, #2
 800965a:	d14e      	bne.n	80096fa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800965c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800965e:	9300      	str	r3, [sp, #0]
 8009660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009662:	2200      	movs	r2, #0
 8009664:	4906      	ldr	r1, [pc, #24]	; (8009680 <HAL_I2C_Mem_Read+0x22c>)
 8009666:	68f8      	ldr	r0, [r7, #12]
 8009668:	f000 fc0c 	bl	8009e84 <I2C_WaitOnFlagUntilTimeout>
 800966c:	4603      	mov	r3, r0
 800966e:	2b00      	cmp	r3, #0
 8009670:	d008      	beq.n	8009684 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8009672:	2301      	movs	r3, #1
 8009674:	e10e      	b.n	8009894 <HAL_I2C_Mem_Read+0x440>
 8009676:	bf00      	nop
 8009678:	00100002 	.word	0x00100002
 800967c:	ffff0000 	.word	0xffff0000
 8009680:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	681a      	ldr	r2, [r3, #0]
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009692:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	691a      	ldr	r2, [r3, #16]
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800969e:	b2d2      	uxtb	r2, r2
 80096a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096a6:	1c5a      	adds	r2, r3, #1
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80096b0:	3b01      	subs	r3, #1
 80096b2:	b29a      	uxth	r2, r3
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096bc:	b29b      	uxth	r3, r3
 80096be:	3b01      	subs	r3, #1
 80096c0:	b29a      	uxth	r2, r3
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	691a      	ldr	r2, [r3, #16]
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096d0:	b2d2      	uxtb	r2, r2
 80096d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096d8:	1c5a      	adds	r2, r3, #1
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80096e2:	3b01      	subs	r3, #1
 80096e4:	b29a      	uxth	r2, r3
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096ee:	b29b      	uxth	r3, r3
 80096f0:	3b01      	subs	r3, #1
 80096f2:	b29a      	uxth	r2, r3
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80096f8:	e0b8      	b.n	800986c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80096fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096fc:	9300      	str	r3, [sp, #0]
 80096fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009700:	2200      	movs	r2, #0
 8009702:	4966      	ldr	r1, [pc, #408]	; (800989c <HAL_I2C_Mem_Read+0x448>)
 8009704:	68f8      	ldr	r0, [r7, #12]
 8009706:	f000 fbbd 	bl	8009e84 <I2C_WaitOnFlagUntilTimeout>
 800970a:	4603      	mov	r3, r0
 800970c:	2b00      	cmp	r3, #0
 800970e:	d001      	beq.n	8009714 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8009710:	2301      	movs	r3, #1
 8009712:	e0bf      	b.n	8009894 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	681a      	ldr	r2, [r3, #0]
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009722:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	691a      	ldr	r2, [r3, #16]
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800972e:	b2d2      	uxtb	r2, r2
 8009730:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009736:	1c5a      	adds	r2, r3, #1
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009740:	3b01      	subs	r3, #1
 8009742:	b29a      	uxth	r2, r3
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800974c:	b29b      	uxth	r3, r3
 800974e:	3b01      	subs	r3, #1
 8009750:	b29a      	uxth	r2, r3
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009758:	9300      	str	r3, [sp, #0]
 800975a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800975c:	2200      	movs	r2, #0
 800975e:	494f      	ldr	r1, [pc, #316]	; (800989c <HAL_I2C_Mem_Read+0x448>)
 8009760:	68f8      	ldr	r0, [r7, #12]
 8009762:	f000 fb8f 	bl	8009e84 <I2C_WaitOnFlagUntilTimeout>
 8009766:	4603      	mov	r3, r0
 8009768:	2b00      	cmp	r3, #0
 800976a:	d001      	beq.n	8009770 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800976c:	2301      	movs	r3, #1
 800976e:	e091      	b.n	8009894 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	681a      	ldr	r2, [r3, #0]
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800977e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	691a      	ldr	r2, [r3, #16]
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800978a:	b2d2      	uxtb	r2, r2
 800978c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009792:	1c5a      	adds	r2, r3, #1
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800979c:	3b01      	subs	r3, #1
 800979e:	b29a      	uxth	r2, r3
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097a8:	b29b      	uxth	r3, r3
 80097aa:	3b01      	subs	r3, #1
 80097ac:	b29a      	uxth	r2, r3
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	691a      	ldr	r2, [r3, #16]
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097bc:	b2d2      	uxtb	r2, r2
 80097be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097c4:	1c5a      	adds	r2, r3, #1
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80097ce:	3b01      	subs	r3, #1
 80097d0:	b29a      	uxth	r2, r3
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097da:	b29b      	uxth	r3, r3
 80097dc:	3b01      	subs	r3, #1
 80097de:	b29a      	uxth	r2, r3
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80097e4:	e042      	b.n	800986c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80097e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80097e8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80097ea:	68f8      	ldr	r0, [r7, #12]
 80097ec:	f000 fca2 	bl	800a134 <I2C_WaitOnRXNEFlagUntilTimeout>
 80097f0:	4603      	mov	r3, r0
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d001      	beq.n	80097fa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80097f6:	2301      	movs	r3, #1
 80097f8:	e04c      	b.n	8009894 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	691a      	ldr	r2, [r3, #16]
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009804:	b2d2      	uxtb	r2, r2
 8009806:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800980c:	1c5a      	adds	r2, r3, #1
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009816:	3b01      	subs	r3, #1
 8009818:	b29a      	uxth	r2, r3
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009822:	b29b      	uxth	r3, r3
 8009824:	3b01      	subs	r3, #1
 8009826:	b29a      	uxth	r2, r3
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	695b      	ldr	r3, [r3, #20]
 8009832:	f003 0304 	and.w	r3, r3, #4
 8009836:	2b04      	cmp	r3, #4
 8009838:	d118      	bne.n	800986c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	691a      	ldr	r2, [r3, #16]
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009844:	b2d2      	uxtb	r2, r2
 8009846:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800984c:	1c5a      	adds	r2, r3, #1
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009856:	3b01      	subs	r3, #1
 8009858:	b29a      	uxth	r2, r3
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009862:	b29b      	uxth	r3, r3
 8009864:	3b01      	subs	r3, #1
 8009866:	b29a      	uxth	r2, r3
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009870:	2b00      	cmp	r3, #0
 8009872:	f47f aec2 	bne.w	80095fa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	2220      	movs	r2, #32
 800987a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	2200      	movs	r2, #0
 8009882:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	2200      	movs	r2, #0
 800988a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800988e:	2300      	movs	r3, #0
 8009890:	e000      	b.n	8009894 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8009892:	2302      	movs	r3, #2
  }
}
 8009894:	4618      	mov	r0, r3
 8009896:	3728      	adds	r7, #40	; 0x28
 8009898:	46bd      	mov	sp, r7
 800989a:	bd80      	pop	{r7, pc}
 800989c:	00010004 	.word	0x00010004

080098a0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b08a      	sub	sp, #40	; 0x28
 80098a4:	af02      	add	r7, sp, #8
 80098a6:	60f8      	str	r0, [r7, #12]
 80098a8:	607a      	str	r2, [r7, #4]
 80098aa:	603b      	str	r3, [r7, #0]
 80098ac:	460b      	mov	r3, r1
 80098ae:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80098b0:	f7fe fc0c 	bl	80080cc <HAL_GetTick>
 80098b4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80098b6:	2301      	movs	r3, #1
 80098b8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098c0:	b2db      	uxtb	r3, r3
 80098c2:	2b20      	cmp	r3, #32
 80098c4:	f040 8105 	bne.w	8009ad2 <HAL_I2C_IsDeviceReady+0x232>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80098c8:	69fb      	ldr	r3, [r7, #28]
 80098ca:	9300      	str	r3, [sp, #0]
 80098cc:	2319      	movs	r3, #25
 80098ce:	2201      	movs	r2, #1
 80098d0:	4982      	ldr	r1, [pc, #520]	; (8009adc <HAL_I2C_IsDeviceReady+0x23c>)
 80098d2:	68f8      	ldr	r0, [r7, #12]
 80098d4:	f000 fad6 	bl	8009e84 <I2C_WaitOnFlagUntilTimeout>
 80098d8:	4603      	mov	r3, r0
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d001      	beq.n	80098e2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80098de:	2302      	movs	r3, #2
 80098e0:	e0f8      	b.n	8009ad4 <HAL_I2C_IsDeviceReady+0x234>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80098e8:	2b01      	cmp	r3, #1
 80098ea:	d101      	bne.n	80098f0 <HAL_I2C_IsDeviceReady+0x50>
 80098ec:	2302      	movs	r3, #2
 80098ee:	e0f1      	b.n	8009ad4 <HAL_I2C_IsDeviceReady+0x234>
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	2201      	movs	r2, #1
 80098f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f003 0301 	and.w	r3, r3, #1
 8009902:	2b01      	cmp	r3, #1
 8009904:	d007      	beq.n	8009916 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	681a      	ldr	r2, [r3, #0]
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f042 0201 	orr.w	r2, r2, #1
 8009914:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	681a      	ldr	r2, [r3, #0]
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009924:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	2224      	movs	r2, #36	; 0x24
 800992a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	2200      	movs	r2, #0
 8009932:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	4a6a      	ldr	r2, [pc, #424]	; (8009ae0 <HAL_I2C_IsDeviceReady+0x240>)
 8009938:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	681a      	ldr	r2, [r3, #0]
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009948:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800994a:	69fb      	ldr	r3, [r7, #28]
 800994c:	9300      	str	r3, [sp, #0]
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	2200      	movs	r2, #0
 8009952:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009956:	68f8      	ldr	r0, [r7, #12]
 8009958:	f000 fa94 	bl	8009e84 <I2C_WaitOnFlagUntilTimeout>
 800995c:	4603      	mov	r3, r0
 800995e:	2b00      	cmp	r3, #0
 8009960:	d001      	beq.n	8009966 <HAL_I2C_IsDeviceReady+0xc6>
      {
        return HAL_ERROR;
 8009962:	2301      	movs	r3, #1
 8009964:	e0b6      	b.n	8009ad4 <HAL_I2C_IsDeviceReady+0x234>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009966:	897b      	ldrh	r3, [r7, #10]
 8009968:	b2db      	uxtb	r3, r3
 800996a:	461a      	mov	r2, r3
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009974:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8009976:	f7fe fba9 	bl	80080cc <HAL_GetTick>
 800997a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	695b      	ldr	r3, [r3, #20]
 8009982:	f003 0302 	and.w	r3, r3, #2
 8009986:	2b02      	cmp	r3, #2
 8009988:	bf0c      	ite	eq
 800998a:	2301      	moveq	r3, #1
 800998c:	2300      	movne	r3, #0
 800998e:	b2db      	uxtb	r3, r3
 8009990:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	695b      	ldr	r3, [r3, #20]
 8009998:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800999c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80099a0:	bf0c      	ite	eq
 80099a2:	2301      	moveq	r3, #1
 80099a4:	2300      	movne	r3, #0
 80099a6:	b2db      	uxtb	r3, r3
 80099a8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80099aa:	e025      	b.n	80099f8 <HAL_I2C_IsDeviceReady+0x158>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80099ac:	f7fe fb8e 	bl	80080cc <HAL_GetTick>
 80099b0:	4602      	mov	r2, r0
 80099b2:	69fb      	ldr	r3, [r7, #28]
 80099b4:	1ad3      	subs	r3, r2, r3
 80099b6:	683a      	ldr	r2, [r7, #0]
 80099b8:	429a      	cmp	r2, r3
 80099ba:	d302      	bcc.n	80099c2 <HAL_I2C_IsDeviceReady+0x122>
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d103      	bne.n	80099ca <HAL_I2C_IsDeviceReady+0x12a>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	22a0      	movs	r2, #160	; 0xa0
 80099c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	695b      	ldr	r3, [r3, #20]
 80099d0:	f003 0302 	and.w	r3, r3, #2
 80099d4:	2b02      	cmp	r3, #2
 80099d6:	bf0c      	ite	eq
 80099d8:	2301      	moveq	r3, #1
 80099da:	2300      	movne	r3, #0
 80099dc:	b2db      	uxtb	r3, r3
 80099de:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	695b      	ldr	r3, [r3, #20]
 80099e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80099ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80099ee:	bf0c      	ite	eq
 80099f0:	2301      	moveq	r3, #1
 80099f2:	2300      	movne	r3, #0
 80099f4:	b2db      	uxtb	r3, r3
 80099f6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099fe:	b2db      	uxtb	r3, r3
 8009a00:	2ba0      	cmp	r3, #160	; 0xa0
 8009a02:	d005      	beq.n	8009a10 <HAL_I2C_IsDeviceReady+0x170>
 8009a04:	7dfb      	ldrb	r3, [r7, #23]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d102      	bne.n	8009a10 <HAL_I2C_IsDeviceReady+0x170>
 8009a0a:	7dbb      	ldrb	r3, [r7, #22]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d0cd      	beq.n	80099ac <HAL_I2C_IsDeviceReady+0x10c>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	2220      	movs	r2, #32
 8009a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	695b      	ldr	r3, [r3, #20]
 8009a1e:	f003 0302 	and.w	r3, r3, #2
 8009a22:	2b02      	cmp	r3, #2
 8009a24:	d129      	bne.n	8009a7a <HAL_I2C_IsDeviceReady+0x1da>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	681a      	ldr	r2, [r3, #0]
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009a34:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009a36:	2300      	movs	r3, #0
 8009a38:	613b      	str	r3, [r7, #16]
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	695b      	ldr	r3, [r3, #20]
 8009a40:	613b      	str	r3, [r7, #16]
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	699b      	ldr	r3, [r3, #24]
 8009a48:	613b      	str	r3, [r7, #16]
 8009a4a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009a4c:	69fb      	ldr	r3, [r7, #28]
 8009a4e:	9300      	str	r3, [sp, #0]
 8009a50:	2319      	movs	r3, #25
 8009a52:	2201      	movs	r2, #1
 8009a54:	4921      	ldr	r1, [pc, #132]	; (8009adc <HAL_I2C_IsDeviceReady+0x23c>)
 8009a56:	68f8      	ldr	r0, [r7, #12]
 8009a58:	f000 fa14 	bl	8009e84 <I2C_WaitOnFlagUntilTimeout>
 8009a5c:	4603      	mov	r3, r0
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d001      	beq.n	8009a66 <HAL_I2C_IsDeviceReady+0x1c6>
        {
          return HAL_ERROR;
 8009a62:	2301      	movs	r3, #1
 8009a64:	e036      	b.n	8009ad4 <HAL_I2C_IsDeviceReady+0x234>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	2220      	movs	r2, #32
 8009a6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2200      	movs	r2, #0
 8009a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8009a76:	2300      	movs	r3, #0
 8009a78:	e02c      	b.n	8009ad4 <HAL_I2C_IsDeviceReady+0x234>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	681a      	ldr	r2, [r3, #0]
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009a88:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009a92:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009a94:	69fb      	ldr	r3, [r7, #28]
 8009a96:	9300      	str	r3, [sp, #0]
 8009a98:	2319      	movs	r3, #25
 8009a9a:	2201      	movs	r2, #1
 8009a9c:	490f      	ldr	r1, [pc, #60]	; (8009adc <HAL_I2C_IsDeviceReady+0x23c>)
 8009a9e:	68f8      	ldr	r0, [r7, #12]
 8009aa0:	f000 f9f0 	bl	8009e84 <I2C_WaitOnFlagUntilTimeout>
 8009aa4:	4603      	mov	r3, r0
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d001      	beq.n	8009aae <HAL_I2C_IsDeviceReady+0x20e>
        {
          return HAL_ERROR;
 8009aaa:	2301      	movs	r3, #1
 8009aac:	e012      	b.n	8009ad4 <HAL_I2C_IsDeviceReady+0x234>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8009aae:	69bb      	ldr	r3, [r7, #24]
 8009ab0:	3301      	adds	r3, #1
 8009ab2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8009ab4:	69ba      	ldr	r2, [r7, #24]
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	429a      	cmp	r2, r3
 8009aba:	f4ff af3e 	bcc.w	800993a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	2220      	movs	r2, #32
 8009ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	2200      	movs	r2, #0
 8009aca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009ace:	2301      	movs	r3, #1
 8009ad0:	e000      	b.n	8009ad4 <HAL_I2C_IsDeviceReady+0x234>
  }
  else
  {
    return HAL_BUSY;
 8009ad2:	2302      	movs	r3, #2
  }
}
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	3720      	adds	r7, #32
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	bd80      	pop	{r7, pc}
 8009adc:	00100002 	.word	0x00100002
 8009ae0:	ffff0000 	.word	0xffff0000

08009ae4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b088      	sub	sp, #32
 8009ae8:	af02      	add	r7, sp, #8
 8009aea:	60f8      	str	r0, [r7, #12]
 8009aec:	607a      	str	r2, [r7, #4]
 8009aee:	603b      	str	r3, [r7, #0]
 8009af0:	460b      	mov	r3, r1
 8009af2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009af8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009afa:	697b      	ldr	r3, [r7, #20]
 8009afc:	2b08      	cmp	r3, #8
 8009afe:	d006      	beq.n	8009b0e <I2C_MasterRequestWrite+0x2a>
 8009b00:	697b      	ldr	r3, [r7, #20]
 8009b02:	2b01      	cmp	r3, #1
 8009b04:	d003      	beq.n	8009b0e <I2C_MasterRequestWrite+0x2a>
 8009b06:	697b      	ldr	r3, [r7, #20]
 8009b08:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009b0c:	d108      	bne.n	8009b20 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	681a      	ldr	r2, [r3, #0]
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009b1c:	601a      	str	r2, [r3, #0]
 8009b1e:	e00b      	b.n	8009b38 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b24:	2b12      	cmp	r3, #18
 8009b26:	d107      	bne.n	8009b38 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	681a      	ldr	r2, [r3, #0]
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009b36:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	9300      	str	r3, [sp, #0]
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	2200      	movs	r2, #0
 8009b40:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009b44:	68f8      	ldr	r0, [r7, #12]
 8009b46:	f000 f99d 	bl	8009e84 <I2C_WaitOnFlagUntilTimeout>
 8009b4a:	4603      	mov	r3, r0
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d001      	beq.n	8009b54 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8009b50:	2301      	movs	r3, #1
 8009b52:	e035      	b.n	8009bc0 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	691b      	ldr	r3, [r3, #16]
 8009b58:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009b5c:	d108      	bne.n	8009b70 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009b5e:	897b      	ldrh	r3, [r7, #10]
 8009b60:	b2db      	uxtb	r3, r3
 8009b62:	461a      	mov	r2, r3
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009b6c:	611a      	str	r2, [r3, #16]
 8009b6e:	e01b      	b.n	8009ba8 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009b70:	897b      	ldrh	r3, [r7, #10]
 8009b72:	11db      	asrs	r3, r3, #7
 8009b74:	b2db      	uxtb	r3, r3
 8009b76:	f003 0306 	and.w	r3, r3, #6
 8009b7a:	b2db      	uxtb	r3, r3
 8009b7c:	f063 030f 	orn	r3, r3, #15
 8009b80:	b2da      	uxtb	r2, r3
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009b88:	683b      	ldr	r3, [r7, #0]
 8009b8a:	687a      	ldr	r2, [r7, #4]
 8009b8c:	490e      	ldr	r1, [pc, #56]	; (8009bc8 <I2C_MasterRequestWrite+0xe4>)
 8009b8e:	68f8      	ldr	r0, [r7, #12]
 8009b90:	f000 f9cf 	bl	8009f32 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009b94:	4603      	mov	r3, r0
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d001      	beq.n	8009b9e <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	e010      	b.n	8009bc0 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009b9e:	897b      	ldrh	r3, [r7, #10]
 8009ba0:	b2da      	uxtb	r2, r3
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009ba8:	683b      	ldr	r3, [r7, #0]
 8009baa:	687a      	ldr	r2, [r7, #4]
 8009bac:	4907      	ldr	r1, [pc, #28]	; (8009bcc <I2C_MasterRequestWrite+0xe8>)
 8009bae:	68f8      	ldr	r0, [r7, #12]
 8009bb0:	f000 f9bf 	bl	8009f32 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009bb4:	4603      	mov	r3, r0
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d001      	beq.n	8009bbe <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 8009bba:	2301      	movs	r3, #1
 8009bbc:	e000      	b.n	8009bc0 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 8009bbe:	2300      	movs	r3, #0
}
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	3718      	adds	r7, #24
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bd80      	pop	{r7, pc}
 8009bc8:	00010008 	.word	0x00010008
 8009bcc:	00010002 	.word	0x00010002

08009bd0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b088      	sub	sp, #32
 8009bd4:	af02      	add	r7, sp, #8
 8009bd6:	60f8      	str	r0, [r7, #12]
 8009bd8:	4608      	mov	r0, r1
 8009bda:	4611      	mov	r1, r2
 8009bdc:	461a      	mov	r2, r3
 8009bde:	4603      	mov	r3, r0
 8009be0:	817b      	strh	r3, [r7, #10]
 8009be2:	460b      	mov	r3, r1
 8009be4:	813b      	strh	r3, [r7, #8]
 8009be6:	4613      	mov	r3, r2
 8009be8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	681a      	ldr	r2, [r3, #0]
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009bf8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bfc:	9300      	str	r3, [sp, #0]
 8009bfe:	6a3b      	ldr	r3, [r7, #32]
 8009c00:	2200      	movs	r2, #0
 8009c02:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009c06:	68f8      	ldr	r0, [r7, #12]
 8009c08:	f000 f93c 	bl	8009e84 <I2C_WaitOnFlagUntilTimeout>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d001      	beq.n	8009c16 <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_ERROR;
 8009c12:	2301      	movs	r3, #1
 8009c14:	e05f      	b.n	8009cd6 <I2C_RequestMemoryWrite+0x106>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009c16:	897b      	ldrh	r3, [r7, #10]
 8009c18:	b2db      	uxtb	r3, r3
 8009c1a:	461a      	mov	r2, r3
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009c24:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c28:	6a3a      	ldr	r2, [r7, #32]
 8009c2a:	492d      	ldr	r1, [pc, #180]	; (8009ce0 <I2C_RequestMemoryWrite+0x110>)
 8009c2c:	68f8      	ldr	r0, [r7, #12]
 8009c2e:	f000 f980 	bl	8009f32 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009c32:	4603      	mov	r3, r0
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d001      	beq.n	8009c3c <I2C_RequestMemoryWrite+0x6c>
  {
    return HAL_ERROR;
 8009c38:	2301      	movs	r3, #1
 8009c3a:	e04c      	b.n	8009cd6 <I2C_RequestMemoryWrite+0x106>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	617b      	str	r3, [r7, #20]
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	695b      	ldr	r3, [r3, #20]
 8009c46:	617b      	str	r3, [r7, #20]
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	699b      	ldr	r3, [r3, #24]
 8009c4e:	617b      	str	r3, [r7, #20]
 8009c50:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009c52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c54:	6a39      	ldr	r1, [r7, #32]
 8009c56:	68f8      	ldr	r0, [r7, #12]
 8009c58:	f000 f9ea 	bl	800a030 <I2C_WaitOnTXEFlagUntilTimeout>
 8009c5c:	4603      	mov	r3, r0
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d00d      	beq.n	8009c7e <I2C_RequestMemoryWrite+0xae>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c66:	2b04      	cmp	r3, #4
 8009c68:	d107      	bne.n	8009c7a <I2C_RequestMemoryWrite+0xaa>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	681a      	ldr	r2, [r3, #0]
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009c78:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	e02b      	b.n	8009cd6 <I2C_RequestMemoryWrite+0x106>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009c7e:	88fb      	ldrh	r3, [r7, #6]
 8009c80:	2b01      	cmp	r3, #1
 8009c82:	d105      	bne.n	8009c90 <I2C_RequestMemoryWrite+0xc0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009c84:	893b      	ldrh	r3, [r7, #8]
 8009c86:	b2da      	uxtb	r2, r3
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	611a      	str	r2, [r3, #16]
 8009c8e:	e021      	b.n	8009cd4 <I2C_RequestMemoryWrite+0x104>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009c90:	893b      	ldrh	r3, [r7, #8]
 8009c92:	0a1b      	lsrs	r3, r3, #8
 8009c94:	b29b      	uxth	r3, r3
 8009c96:	b2da      	uxtb	r2, r3
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009c9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ca0:	6a39      	ldr	r1, [r7, #32]
 8009ca2:	68f8      	ldr	r0, [r7, #12]
 8009ca4:	f000 f9c4 	bl	800a030 <I2C_WaitOnTXEFlagUntilTimeout>
 8009ca8:	4603      	mov	r3, r0
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d00d      	beq.n	8009cca <I2C_RequestMemoryWrite+0xfa>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cb2:	2b04      	cmp	r3, #4
 8009cb4:	d107      	bne.n	8009cc6 <I2C_RequestMemoryWrite+0xf6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	681a      	ldr	r2, [r3, #0]
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009cc4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009cc6:	2301      	movs	r3, #1
 8009cc8:	e005      	b.n	8009cd6 <I2C_RequestMemoryWrite+0x106>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009cca:	893b      	ldrh	r3, [r7, #8]
 8009ccc:	b2da      	uxtb	r2, r3
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8009cd4:	2300      	movs	r3, #0
}
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	3718      	adds	r7, #24
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	bd80      	pop	{r7, pc}
 8009cde:	bf00      	nop
 8009ce0:	00010002 	.word	0x00010002

08009ce4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b088      	sub	sp, #32
 8009ce8:	af02      	add	r7, sp, #8
 8009cea:	60f8      	str	r0, [r7, #12]
 8009cec:	4608      	mov	r0, r1
 8009cee:	4611      	mov	r1, r2
 8009cf0:	461a      	mov	r2, r3
 8009cf2:	4603      	mov	r3, r0
 8009cf4:	817b      	strh	r3, [r7, #10]
 8009cf6:	460b      	mov	r3, r1
 8009cf8:	813b      	strh	r3, [r7, #8]
 8009cfa:	4613      	mov	r3, r2
 8009cfc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	681a      	ldr	r2, [r3, #0]
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009d0c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	681a      	ldr	r2, [r3, #0]
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009d1c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d20:	9300      	str	r3, [sp, #0]
 8009d22:	6a3b      	ldr	r3, [r7, #32]
 8009d24:	2200      	movs	r2, #0
 8009d26:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009d2a:	68f8      	ldr	r0, [r7, #12]
 8009d2c:	f000 f8aa 	bl	8009e84 <I2C_WaitOnFlagUntilTimeout>
 8009d30:	4603      	mov	r3, r0
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d001      	beq.n	8009d3a <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 8009d36:	2301      	movs	r3, #1
 8009d38:	e09e      	b.n	8009e78 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009d3a:	897b      	ldrh	r3, [r7, #10]
 8009d3c:	b2db      	uxtb	r3, r3
 8009d3e:	461a      	mov	r2, r3
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009d48:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d4c:	6a3a      	ldr	r2, [r7, #32]
 8009d4e:	494c      	ldr	r1, [pc, #304]	; (8009e80 <I2C_RequestMemoryRead+0x19c>)
 8009d50:	68f8      	ldr	r0, [r7, #12]
 8009d52:	f000 f8ee 	bl	8009f32 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009d56:	4603      	mov	r3, r0
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d001      	beq.n	8009d60 <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 8009d5c:	2301      	movs	r3, #1
 8009d5e:	e08b      	b.n	8009e78 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009d60:	2300      	movs	r3, #0
 8009d62:	617b      	str	r3, [r7, #20]
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	695b      	ldr	r3, [r3, #20]
 8009d6a:	617b      	str	r3, [r7, #20]
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	699b      	ldr	r3, [r3, #24]
 8009d72:	617b      	str	r3, [r7, #20]
 8009d74:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009d76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d78:	6a39      	ldr	r1, [r7, #32]
 8009d7a:	68f8      	ldr	r0, [r7, #12]
 8009d7c:	f000 f958 	bl	800a030 <I2C_WaitOnTXEFlagUntilTimeout>
 8009d80:	4603      	mov	r3, r0
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d00d      	beq.n	8009da2 <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d8a:	2b04      	cmp	r3, #4
 8009d8c:	d107      	bne.n	8009d9e <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	681a      	ldr	r2, [r3, #0]
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009d9c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009d9e:	2301      	movs	r3, #1
 8009da0:	e06a      	b.n	8009e78 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009da2:	88fb      	ldrh	r3, [r7, #6]
 8009da4:	2b01      	cmp	r3, #1
 8009da6:	d105      	bne.n	8009db4 <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009da8:	893b      	ldrh	r3, [r7, #8]
 8009daa:	b2da      	uxtb	r2, r3
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	611a      	str	r2, [r3, #16]
 8009db2:	e021      	b.n	8009df8 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009db4:	893b      	ldrh	r3, [r7, #8]
 8009db6:	0a1b      	lsrs	r3, r3, #8
 8009db8:	b29b      	uxth	r3, r3
 8009dba:	b2da      	uxtb	r2, r3
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009dc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009dc4:	6a39      	ldr	r1, [r7, #32]
 8009dc6:	68f8      	ldr	r0, [r7, #12]
 8009dc8:	f000 f932 	bl	800a030 <I2C_WaitOnTXEFlagUntilTimeout>
 8009dcc:	4603      	mov	r3, r0
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d00d      	beq.n	8009dee <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dd6:	2b04      	cmp	r3, #4
 8009dd8:	d107      	bne.n	8009dea <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	681a      	ldr	r2, [r3, #0]
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009de8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009dea:	2301      	movs	r3, #1
 8009dec:	e044      	b.n	8009e78 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009dee:	893b      	ldrh	r3, [r7, #8]
 8009df0:	b2da      	uxtb	r2, r3
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009df8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009dfa:	6a39      	ldr	r1, [r7, #32]
 8009dfc:	68f8      	ldr	r0, [r7, #12]
 8009dfe:	f000 f917 	bl	800a030 <I2C_WaitOnTXEFlagUntilTimeout>
 8009e02:	4603      	mov	r3, r0
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d00d      	beq.n	8009e24 <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e0c:	2b04      	cmp	r3, #4
 8009e0e:	d107      	bne.n	8009e20 <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	681a      	ldr	r2, [r3, #0]
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009e1e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009e20:	2301      	movs	r3, #1
 8009e22:	e029      	b.n	8009e78 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	681a      	ldr	r2, [r3, #0]
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009e32:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e36:	9300      	str	r3, [sp, #0]
 8009e38:	6a3b      	ldr	r3, [r7, #32]
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009e40:	68f8      	ldr	r0, [r7, #12]
 8009e42:	f000 f81f 	bl	8009e84 <I2C_WaitOnFlagUntilTimeout>
 8009e46:	4603      	mov	r3, r0
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d001      	beq.n	8009e50 <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 8009e4c:	2301      	movs	r3, #1
 8009e4e:	e013      	b.n	8009e78 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009e50:	897b      	ldrh	r3, [r7, #10]
 8009e52:	b2db      	uxtb	r3, r3
 8009e54:	f043 0301 	orr.w	r3, r3, #1
 8009e58:	b2da      	uxtb	r2, r3
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e62:	6a3a      	ldr	r2, [r7, #32]
 8009e64:	4906      	ldr	r1, [pc, #24]	; (8009e80 <I2C_RequestMemoryRead+0x19c>)
 8009e66:	68f8      	ldr	r0, [r7, #12]
 8009e68:	f000 f863 	bl	8009f32 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009e6c:	4603      	mov	r3, r0
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d001      	beq.n	8009e76 <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 8009e72:	2301      	movs	r3, #1
 8009e74:	e000      	b.n	8009e78 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 8009e76:	2300      	movs	r3, #0
}
 8009e78:	4618      	mov	r0, r3
 8009e7a:	3718      	adds	r7, #24
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	bd80      	pop	{r7, pc}
 8009e80:	00010002 	.word	0x00010002

08009e84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b084      	sub	sp, #16
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	60f8      	str	r0, [r7, #12]
 8009e8c:	60b9      	str	r1, [r7, #8]
 8009e8e:	603b      	str	r3, [r7, #0]
 8009e90:	4613      	mov	r3, r2
 8009e92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009e94:	e025      	b.n	8009ee2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e9c:	d021      	beq.n	8009ee2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e9e:	f7fe f915 	bl	80080cc <HAL_GetTick>
 8009ea2:	4602      	mov	r2, r0
 8009ea4:	69bb      	ldr	r3, [r7, #24]
 8009ea6:	1ad3      	subs	r3, r2, r3
 8009ea8:	683a      	ldr	r2, [r7, #0]
 8009eaa:	429a      	cmp	r2, r3
 8009eac:	d302      	bcc.n	8009eb4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009eae:	683b      	ldr	r3, [r7, #0]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d116      	bne.n	8009ee2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	2200      	movs	r2, #0
 8009eb8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	2220      	movs	r2, #32
 8009ebe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ece:	f043 0220 	orr.w	r2, r3, #32
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	2200      	movs	r2, #0
 8009eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009ede:	2301      	movs	r3, #1
 8009ee0:	e023      	b.n	8009f2a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009ee2:	68bb      	ldr	r3, [r7, #8]
 8009ee4:	0c1b      	lsrs	r3, r3, #16
 8009ee6:	b2db      	uxtb	r3, r3
 8009ee8:	2b01      	cmp	r3, #1
 8009eea:	d10d      	bne.n	8009f08 <I2C_WaitOnFlagUntilTimeout+0x84>
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	695b      	ldr	r3, [r3, #20]
 8009ef2:	43da      	mvns	r2, r3
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	4013      	ands	r3, r2
 8009ef8:	b29b      	uxth	r3, r3
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	bf0c      	ite	eq
 8009efe:	2301      	moveq	r3, #1
 8009f00:	2300      	movne	r3, #0
 8009f02:	b2db      	uxtb	r3, r3
 8009f04:	461a      	mov	r2, r3
 8009f06:	e00c      	b.n	8009f22 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	699b      	ldr	r3, [r3, #24]
 8009f0e:	43da      	mvns	r2, r3
 8009f10:	68bb      	ldr	r3, [r7, #8]
 8009f12:	4013      	ands	r3, r2
 8009f14:	b29b      	uxth	r3, r3
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	bf0c      	ite	eq
 8009f1a:	2301      	moveq	r3, #1
 8009f1c:	2300      	movne	r3, #0
 8009f1e:	b2db      	uxtb	r3, r3
 8009f20:	461a      	mov	r2, r3
 8009f22:	79fb      	ldrb	r3, [r7, #7]
 8009f24:	429a      	cmp	r2, r3
 8009f26:	d0b6      	beq.n	8009e96 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009f28:	2300      	movs	r3, #0
}
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	3710      	adds	r7, #16
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	bd80      	pop	{r7, pc}

08009f32 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009f32:	b580      	push	{r7, lr}
 8009f34:	b084      	sub	sp, #16
 8009f36:	af00      	add	r7, sp, #0
 8009f38:	60f8      	str	r0, [r7, #12]
 8009f3a:	60b9      	str	r1, [r7, #8]
 8009f3c:	607a      	str	r2, [r7, #4]
 8009f3e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009f40:	e051      	b.n	8009fe6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	695b      	ldr	r3, [r3, #20]
 8009f48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009f4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f50:	d123      	bne.n	8009f9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	681a      	ldr	r2, [r3, #0]
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009f60:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009f6a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	2200      	movs	r2, #0
 8009f70:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	2220      	movs	r2, #32
 8009f76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f86:	f043 0204 	orr.w	r2, r3, #4
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	2200      	movs	r2, #0
 8009f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009f96:	2301      	movs	r3, #1
 8009f98:	e046      	b.n	800a028 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fa0:	d021      	beq.n	8009fe6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009fa2:	f7fe f893 	bl	80080cc <HAL_GetTick>
 8009fa6:	4602      	mov	r2, r0
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	1ad3      	subs	r3, r2, r3
 8009fac:	687a      	ldr	r2, [r7, #4]
 8009fae:	429a      	cmp	r2, r3
 8009fb0:	d302      	bcc.n	8009fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d116      	bne.n	8009fe6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	2200      	movs	r2, #0
 8009fbc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	2220      	movs	r2, #32
 8009fc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fd2:	f043 0220 	orr.w	r2, r3, #32
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	2200      	movs	r2, #0
 8009fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009fe2:	2301      	movs	r3, #1
 8009fe4:	e020      	b.n	800a028 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	0c1b      	lsrs	r3, r3, #16
 8009fea:	b2db      	uxtb	r3, r3
 8009fec:	2b01      	cmp	r3, #1
 8009fee:	d10c      	bne.n	800a00a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	695b      	ldr	r3, [r3, #20]
 8009ff6:	43da      	mvns	r2, r3
 8009ff8:	68bb      	ldr	r3, [r7, #8]
 8009ffa:	4013      	ands	r3, r2
 8009ffc:	b29b      	uxth	r3, r3
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	bf14      	ite	ne
 800a002:	2301      	movne	r3, #1
 800a004:	2300      	moveq	r3, #0
 800a006:	b2db      	uxtb	r3, r3
 800a008:	e00b      	b.n	800a022 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	699b      	ldr	r3, [r3, #24]
 800a010:	43da      	mvns	r2, r3
 800a012:	68bb      	ldr	r3, [r7, #8]
 800a014:	4013      	ands	r3, r2
 800a016:	b29b      	uxth	r3, r3
 800a018:	2b00      	cmp	r3, #0
 800a01a:	bf14      	ite	ne
 800a01c:	2301      	movne	r3, #1
 800a01e:	2300      	moveq	r3, #0
 800a020:	b2db      	uxtb	r3, r3
 800a022:	2b00      	cmp	r3, #0
 800a024:	d18d      	bne.n	8009f42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800a026:	2300      	movs	r3, #0
}
 800a028:	4618      	mov	r0, r3
 800a02a:	3710      	adds	r7, #16
 800a02c:	46bd      	mov	sp, r7
 800a02e:	bd80      	pop	{r7, pc}

0800a030 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b084      	sub	sp, #16
 800a034:	af00      	add	r7, sp, #0
 800a036:	60f8      	str	r0, [r7, #12]
 800a038:	60b9      	str	r1, [r7, #8]
 800a03a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a03c:	e02d      	b.n	800a09a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a03e:	68f8      	ldr	r0, [r7, #12]
 800a040:	f000 f8ce 	bl	800a1e0 <I2C_IsAcknowledgeFailed>
 800a044:	4603      	mov	r3, r0
 800a046:	2b00      	cmp	r3, #0
 800a048:	d001      	beq.n	800a04e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a04a:	2301      	movs	r3, #1
 800a04c:	e02d      	b.n	800a0aa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a04e:	68bb      	ldr	r3, [r7, #8]
 800a050:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a054:	d021      	beq.n	800a09a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a056:	f7fe f839 	bl	80080cc <HAL_GetTick>
 800a05a:	4602      	mov	r2, r0
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	1ad3      	subs	r3, r2, r3
 800a060:	68ba      	ldr	r2, [r7, #8]
 800a062:	429a      	cmp	r2, r3
 800a064:	d302      	bcc.n	800a06c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800a066:	68bb      	ldr	r3, [r7, #8]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d116      	bne.n	800a09a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	2200      	movs	r2, #0
 800a070:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	2220      	movs	r2, #32
 800a076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	2200      	movs	r2, #0
 800a07e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a086:	f043 0220 	orr.w	r2, r3, #32
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	2200      	movs	r2, #0
 800a092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a096:	2301      	movs	r3, #1
 800a098:	e007      	b.n	800a0aa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	695b      	ldr	r3, [r3, #20]
 800a0a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0a4:	2b80      	cmp	r3, #128	; 0x80
 800a0a6:	d1ca      	bne.n	800a03e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a0a8:	2300      	movs	r3, #0
}
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	3710      	adds	r7, #16
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	bd80      	pop	{r7, pc}

0800a0b2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a0b2:	b580      	push	{r7, lr}
 800a0b4:	b084      	sub	sp, #16
 800a0b6:	af00      	add	r7, sp, #0
 800a0b8:	60f8      	str	r0, [r7, #12]
 800a0ba:	60b9      	str	r1, [r7, #8]
 800a0bc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a0be:	e02d      	b.n	800a11c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a0c0:	68f8      	ldr	r0, [r7, #12]
 800a0c2:	f000 f88d 	bl	800a1e0 <I2C_IsAcknowledgeFailed>
 800a0c6:	4603      	mov	r3, r0
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d001      	beq.n	800a0d0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	e02d      	b.n	800a12c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a0d0:	68bb      	ldr	r3, [r7, #8]
 800a0d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0d6:	d021      	beq.n	800a11c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a0d8:	f7fd fff8 	bl	80080cc <HAL_GetTick>
 800a0dc:	4602      	mov	r2, r0
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	1ad3      	subs	r3, r2, r3
 800a0e2:	68ba      	ldr	r2, [r7, #8]
 800a0e4:	429a      	cmp	r2, r3
 800a0e6:	d302      	bcc.n	800a0ee <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800a0e8:	68bb      	ldr	r3, [r7, #8]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d116      	bne.n	800a11c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	2220      	movs	r2, #32
 800a0f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	2200      	movs	r2, #0
 800a100:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a108:	f043 0220 	orr.w	r2, r3, #32
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	2200      	movs	r2, #0
 800a114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a118:	2301      	movs	r3, #1
 800a11a:	e007      	b.n	800a12c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	695b      	ldr	r3, [r3, #20]
 800a122:	f003 0304 	and.w	r3, r3, #4
 800a126:	2b04      	cmp	r3, #4
 800a128:	d1ca      	bne.n	800a0c0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a12a:	2300      	movs	r3, #0
}
 800a12c:	4618      	mov	r0, r3
 800a12e:	3710      	adds	r7, #16
 800a130:	46bd      	mov	sp, r7
 800a132:	bd80      	pop	{r7, pc}

0800a134 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b084      	sub	sp, #16
 800a138:	af00      	add	r7, sp, #0
 800a13a:	60f8      	str	r0, [r7, #12]
 800a13c:	60b9      	str	r1, [r7, #8]
 800a13e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a140:	e042      	b.n	800a1c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	695b      	ldr	r3, [r3, #20]
 800a148:	f003 0310 	and.w	r3, r3, #16
 800a14c:	2b10      	cmp	r3, #16
 800a14e:	d119      	bne.n	800a184 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	f06f 0210 	mvn.w	r2, #16
 800a158:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	2200      	movs	r2, #0
 800a15e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	2220      	movs	r2, #32
 800a164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	2200      	movs	r2, #0
 800a16c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	2200      	movs	r2, #0
 800a17c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a180:	2301      	movs	r3, #1
 800a182:	e029      	b.n	800a1d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a184:	f7fd ffa2 	bl	80080cc <HAL_GetTick>
 800a188:	4602      	mov	r2, r0
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	1ad3      	subs	r3, r2, r3
 800a18e:	68ba      	ldr	r2, [r7, #8]
 800a190:	429a      	cmp	r2, r3
 800a192:	d302      	bcc.n	800a19a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800a194:	68bb      	ldr	r3, [r7, #8]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d116      	bne.n	800a1c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	2200      	movs	r2, #0
 800a19e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	2220      	movs	r2, #32
 800a1a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1b4:	f043 0220 	orr.w	r2, r3, #32
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a1c4:	2301      	movs	r3, #1
 800a1c6:	e007      	b.n	800a1d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	695b      	ldr	r3, [r3, #20]
 800a1ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1d2:	2b40      	cmp	r3, #64	; 0x40
 800a1d4:	d1b5      	bne.n	800a142 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800a1d6:	2300      	movs	r3, #0
}
 800a1d8:	4618      	mov	r0, r3
 800a1da:	3710      	adds	r7, #16
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	bd80      	pop	{r7, pc}

0800a1e0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800a1e0:	b480      	push	{r7}
 800a1e2:	b083      	sub	sp, #12
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	695b      	ldr	r3, [r3, #20]
 800a1ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a1f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a1f6:	d11b      	bne.n	800a230 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a200:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2200      	movs	r2, #0
 800a206:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2220      	movs	r2, #32
 800a20c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2200      	movs	r2, #0
 800a214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a21c:	f043 0204 	orr.w	r2, r3, #4
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	2200      	movs	r2, #0
 800a228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800a22c:	2301      	movs	r3, #1
 800a22e:	e000      	b.n	800a232 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800a230:	2300      	movs	r3, #0
}
 800a232:	4618      	mov	r0, r3
 800a234:	370c      	adds	r7, #12
 800a236:	46bd      	mov	sp, r7
 800a238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23c:	4770      	bx	lr
	...

0800a240 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800a240:	b580      	push	{r7, lr}
 800a242:	b088      	sub	sp, #32
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d101      	bne.n	800a252 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800a24e:	2301      	movs	r3, #1
 800a250:	e128      	b.n	800a4a4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a258:	b2db      	uxtb	r3, r3
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d109      	bne.n	800a272 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	2200      	movs	r2, #0
 800a262:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	4a90      	ldr	r2, [pc, #576]	; (800a4ac <HAL_I2S_Init+0x26c>)
 800a26a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800a26c:	6878      	ldr	r0, [r7, #4]
 800a26e:	f7fd fc4f 	bl	8007b10 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2202      	movs	r2, #2
 800a276:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	69db      	ldr	r3, [r3, #28]
 800a280:	687a      	ldr	r2, [r7, #4]
 800a282:	6812      	ldr	r2, [r2, #0]
 800a284:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800a288:	f023 030f 	bic.w	r3, r3, #15
 800a28c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	2202      	movs	r2, #2
 800a294:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	695b      	ldr	r3, [r3, #20]
 800a29a:	2b02      	cmp	r3, #2
 800a29c:	d060      	beq.n	800a360 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	68db      	ldr	r3, [r3, #12]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d102      	bne.n	800a2ac <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800a2a6:	2310      	movs	r3, #16
 800a2a8:	617b      	str	r3, [r7, #20]
 800a2aa:	e001      	b.n	800a2b0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800a2ac:	2320      	movs	r3, #32
 800a2ae:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	689b      	ldr	r3, [r3, #8]
 800a2b4:	2b20      	cmp	r3, #32
 800a2b6:	d802      	bhi.n	800a2be <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 800a2b8:	697b      	ldr	r3, [r7, #20]
 800a2ba:	005b      	lsls	r3, r3, #1
 800a2bc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800a2be:	2001      	movs	r0, #1
 800a2c0:	f001 fbaa 	bl	800ba18 <HAL_RCCEx_GetPeriphCLKFreq>
 800a2c4:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	691b      	ldr	r3, [r3, #16]
 800a2ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a2ce:	d125      	bne.n	800a31c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	68db      	ldr	r3, [r3, #12]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d010      	beq.n	800a2fa <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800a2d8:	697b      	ldr	r3, [r7, #20]
 800a2da:	009b      	lsls	r3, r3, #2
 800a2dc:	68fa      	ldr	r2, [r7, #12]
 800a2de:	fbb2 f2f3 	udiv	r2, r2, r3
 800a2e2:	4613      	mov	r3, r2
 800a2e4:	009b      	lsls	r3, r3, #2
 800a2e6:	4413      	add	r3, r2
 800a2e8:	005b      	lsls	r3, r3, #1
 800a2ea:	461a      	mov	r2, r3
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	695b      	ldr	r3, [r3, #20]
 800a2f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2f4:	3305      	adds	r3, #5
 800a2f6:	613b      	str	r3, [r7, #16]
 800a2f8:	e01f      	b.n	800a33a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800a2fa:	697b      	ldr	r3, [r7, #20]
 800a2fc:	00db      	lsls	r3, r3, #3
 800a2fe:	68fa      	ldr	r2, [r7, #12]
 800a300:	fbb2 f2f3 	udiv	r2, r2, r3
 800a304:	4613      	mov	r3, r2
 800a306:	009b      	lsls	r3, r3, #2
 800a308:	4413      	add	r3, r2
 800a30a:	005b      	lsls	r3, r3, #1
 800a30c:	461a      	mov	r2, r3
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	695b      	ldr	r3, [r3, #20]
 800a312:	fbb2 f3f3 	udiv	r3, r2, r3
 800a316:	3305      	adds	r3, #5
 800a318:	613b      	str	r3, [r7, #16]
 800a31a:	e00e      	b.n	800a33a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800a31c:	68fa      	ldr	r2, [r7, #12]
 800a31e:	697b      	ldr	r3, [r7, #20]
 800a320:	fbb2 f2f3 	udiv	r2, r2, r3
 800a324:	4613      	mov	r3, r2
 800a326:	009b      	lsls	r3, r3, #2
 800a328:	4413      	add	r3, r2
 800a32a:	005b      	lsls	r3, r3, #1
 800a32c:	461a      	mov	r2, r3
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	695b      	ldr	r3, [r3, #20]
 800a332:	fbb2 f3f3 	udiv	r3, r2, r3
 800a336:	3305      	adds	r3, #5
 800a338:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800a33a:	693b      	ldr	r3, [r7, #16]
 800a33c:	4a5c      	ldr	r2, [pc, #368]	; (800a4b0 <HAL_I2S_Init+0x270>)
 800a33e:	fba2 2303 	umull	r2, r3, r2, r3
 800a342:	08db      	lsrs	r3, r3, #3
 800a344:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800a346:	693b      	ldr	r3, [r7, #16]
 800a348:	f003 0301 	and.w	r3, r3, #1
 800a34c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800a34e:	693a      	ldr	r2, [r7, #16]
 800a350:	69bb      	ldr	r3, [r7, #24]
 800a352:	1ad3      	subs	r3, r2, r3
 800a354:	085b      	lsrs	r3, r3, #1
 800a356:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800a358:	69bb      	ldr	r3, [r7, #24]
 800a35a:	021b      	lsls	r3, r3, #8
 800a35c:	61bb      	str	r3, [r7, #24]
 800a35e:	e003      	b.n	800a368 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800a360:	2302      	movs	r3, #2
 800a362:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800a364:	2300      	movs	r3, #0
 800a366:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800a368:	69fb      	ldr	r3, [r7, #28]
 800a36a:	2b01      	cmp	r3, #1
 800a36c:	d902      	bls.n	800a374 <HAL_I2S_Init+0x134>
 800a36e:	69fb      	ldr	r3, [r7, #28]
 800a370:	2bff      	cmp	r3, #255	; 0xff
 800a372:	d907      	bls.n	800a384 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a378:	f043 0210 	orr.w	r2, r3, #16
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800a380:	2301      	movs	r3, #1
 800a382:	e08f      	b.n	800a4a4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	691a      	ldr	r2, [r3, #16]
 800a388:	69bb      	ldr	r3, [r7, #24]
 800a38a:	ea42 0103 	orr.w	r1, r2, r3
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	69fa      	ldr	r2, [r7, #28]
 800a394:	430a      	orrs	r2, r1
 800a396:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	69db      	ldr	r3, [r3, #28]
 800a39e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800a3a2:	f023 030f 	bic.w	r3, r3, #15
 800a3a6:	687a      	ldr	r2, [r7, #4]
 800a3a8:	6851      	ldr	r1, [r2, #4]
 800a3aa:	687a      	ldr	r2, [r7, #4]
 800a3ac:	6892      	ldr	r2, [r2, #8]
 800a3ae:	4311      	orrs	r1, r2
 800a3b0:	687a      	ldr	r2, [r7, #4]
 800a3b2:	68d2      	ldr	r2, [r2, #12]
 800a3b4:	4311      	orrs	r1, r2
 800a3b6:	687a      	ldr	r2, [r7, #4]
 800a3b8:	6992      	ldr	r2, [r2, #24]
 800a3ba:	430a      	orrs	r2, r1
 800a3bc:	431a      	orrs	r2, r3
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a3c6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	6a1b      	ldr	r3, [r3, #32]
 800a3cc:	2b01      	cmp	r3, #1
 800a3ce:	d161      	bne.n	800a494 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	4a38      	ldr	r2, [pc, #224]	; (800a4b4 <HAL_I2S_Init+0x274>)
 800a3d4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	4a37      	ldr	r2, [pc, #220]	; (800a4b8 <HAL_I2S_Init+0x278>)
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d101      	bne.n	800a3e4 <HAL_I2S_Init+0x1a4>
 800a3e0:	4b36      	ldr	r3, [pc, #216]	; (800a4bc <HAL_I2S_Init+0x27c>)
 800a3e2:	e001      	b.n	800a3e8 <HAL_I2S_Init+0x1a8>
 800a3e4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a3e8:	69db      	ldr	r3, [r3, #28]
 800a3ea:	687a      	ldr	r2, [r7, #4]
 800a3ec:	6812      	ldr	r2, [r2, #0]
 800a3ee:	4932      	ldr	r1, [pc, #200]	; (800a4b8 <HAL_I2S_Init+0x278>)
 800a3f0:	428a      	cmp	r2, r1
 800a3f2:	d101      	bne.n	800a3f8 <HAL_I2S_Init+0x1b8>
 800a3f4:	4a31      	ldr	r2, [pc, #196]	; (800a4bc <HAL_I2S_Init+0x27c>)
 800a3f6:	e001      	b.n	800a3fc <HAL_I2S_Init+0x1bc>
 800a3f8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800a3fc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800a400:	f023 030f 	bic.w	r3, r3, #15
 800a404:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	4a2b      	ldr	r2, [pc, #172]	; (800a4b8 <HAL_I2S_Init+0x278>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d101      	bne.n	800a414 <HAL_I2S_Init+0x1d4>
 800a410:	4b2a      	ldr	r3, [pc, #168]	; (800a4bc <HAL_I2S_Init+0x27c>)
 800a412:	e001      	b.n	800a418 <HAL_I2S_Init+0x1d8>
 800a414:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a418:	2202      	movs	r2, #2
 800a41a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	4a25      	ldr	r2, [pc, #148]	; (800a4b8 <HAL_I2S_Init+0x278>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d101      	bne.n	800a42a <HAL_I2S_Init+0x1ea>
 800a426:	4b25      	ldr	r3, [pc, #148]	; (800a4bc <HAL_I2S_Init+0x27c>)
 800a428:	e001      	b.n	800a42e <HAL_I2S_Init+0x1ee>
 800a42a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a42e:	69db      	ldr	r3, [r3, #28]
 800a430:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	685b      	ldr	r3, [r3, #4]
 800a436:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a43a:	d003      	beq.n	800a444 <HAL_I2S_Init+0x204>
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	685b      	ldr	r3, [r3, #4]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d103      	bne.n	800a44c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800a444:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a448:	613b      	str	r3, [r7, #16]
 800a44a:	e001      	b.n	800a450 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800a44c:	2300      	movs	r3, #0
 800a44e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 800a450:	693b      	ldr	r3, [r7, #16]
 800a452:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	689b      	ldr	r3, [r3, #8]
 800a458:	b299      	uxth	r1, r3
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	68db      	ldr	r3, [r3, #12]
 800a45e:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	699b      	ldr	r3, [r3, #24]
 800a464:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800a466:	4303      	orrs	r3, r0
 800a468:	b29b      	uxth	r3, r3
 800a46a:	430b      	orrs	r3, r1
 800a46c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 800a46e:	4313      	orrs	r3, r2
 800a470:	b29a      	uxth	r2, r3
 800a472:	897b      	ldrh	r3, [r7, #10]
 800a474:	4313      	orrs	r3, r2
 800a476:	b29b      	uxth	r3, r3
 800a478:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a47c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	4a0d      	ldr	r2, [pc, #52]	; (800a4b8 <HAL_I2S_Init+0x278>)
 800a484:	4293      	cmp	r3, r2
 800a486:	d101      	bne.n	800a48c <HAL_I2S_Init+0x24c>
 800a488:	4b0c      	ldr	r3, [pc, #48]	; (800a4bc <HAL_I2S_Init+0x27c>)
 800a48a:	e001      	b.n	800a490 <HAL_I2S_Init+0x250>
 800a48c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a490:	897a      	ldrh	r2, [r7, #10]
 800a492:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2200      	movs	r2, #0
 800a498:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	2201      	movs	r2, #1
 800a49e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800a4a2:	2300      	movs	r3, #0
}
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	3720      	adds	r7, #32
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	bd80      	pop	{r7, pc}
 800a4ac:	0800a5b7 	.word	0x0800a5b7
 800a4b0:	cccccccd 	.word	0xcccccccd
 800a4b4:	0800a9e1 	.word	0x0800a9e1
 800a4b8:	40003800 	.word	0x40003800
 800a4bc:	40003400 	.word	0x40003400

0800a4c0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800a4c0:	b480      	push	{r7}
 800a4c2:	b083      	sub	sp, #12
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800a4c8:	bf00      	nop
 800a4ca:	370c      	adds	r7, #12
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d2:	4770      	bx	lr

0800a4d4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800a4d4:	b480      	push	{r7}
 800a4d6:	b083      	sub	sp, #12
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800a4dc:	bf00      	nop
 800a4de:	370c      	adds	r7, #12
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e6:	4770      	bx	lr

0800a4e8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800a4e8:	b480      	push	{r7}
 800a4ea:	b083      	sub	sp, #12
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800a4f0:	bf00      	nop
 800a4f2:	370c      	adds	r7, #12
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fa:	4770      	bx	lr

0800a4fc <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b082      	sub	sp, #8
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a508:	881a      	ldrh	r2, [r3, #0]
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a514:	1c9a      	adds	r2, r3, #2
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a51e:	b29b      	uxth	r3, r3
 800a520:	3b01      	subs	r3, #1
 800a522:	b29a      	uxth	r2, r3
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a52c:	b29b      	uxth	r3, r3
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d10e      	bne.n	800a550 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	685a      	ldr	r2, [r3, #4]
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a540:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2201      	movs	r2, #1
 800a546:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800a54a:	6878      	ldr	r0, [r7, #4]
 800a54c:	f7ff ffb8 	bl	800a4c0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800a550:	bf00      	nop
 800a552:	3708      	adds	r7, #8
 800a554:	46bd      	mov	sp, r7
 800a556:	bd80      	pop	{r7, pc}

0800a558 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b082      	sub	sp, #8
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	68da      	ldr	r2, [r3, #12]
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a56a:	b292      	uxth	r2, r2
 800a56c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a572:	1c9a      	adds	r2, r3, #2
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a57c:	b29b      	uxth	r3, r3
 800a57e:	3b01      	subs	r3, #1
 800a580:	b29a      	uxth	r2, r3
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a58a:	b29b      	uxth	r3, r3
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d10e      	bne.n	800a5ae <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	685a      	ldr	r2, [r3, #4]
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a59e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2201      	movs	r2, #1
 800a5a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800a5a8:	6878      	ldr	r0, [r7, #4]
 800a5aa:	f7ff ff93 	bl	800a4d4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800a5ae:	bf00      	nop
 800a5b0:	3708      	adds	r7, #8
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	bd80      	pop	{r7, pc}

0800a5b6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800a5b6:	b580      	push	{r7, lr}
 800a5b8:	b086      	sub	sp, #24
 800a5ba:	af00      	add	r7, sp, #0
 800a5bc:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	689b      	ldr	r3, [r3, #8]
 800a5c4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a5cc:	b2db      	uxtb	r3, r3
 800a5ce:	2b04      	cmp	r3, #4
 800a5d0:	d13a      	bne.n	800a648 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800a5d2:	697b      	ldr	r3, [r7, #20]
 800a5d4:	f003 0301 	and.w	r3, r3, #1
 800a5d8:	2b01      	cmp	r3, #1
 800a5da:	d109      	bne.n	800a5f0 <I2S_IRQHandler+0x3a>
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	685b      	ldr	r3, [r3, #4]
 800a5e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5e6:	2b40      	cmp	r3, #64	; 0x40
 800a5e8:	d102      	bne.n	800a5f0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800a5ea:	6878      	ldr	r0, [r7, #4]
 800a5ec:	f7ff ffb4 	bl	800a558 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800a5f0:	697b      	ldr	r3, [r7, #20]
 800a5f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5f6:	2b40      	cmp	r3, #64	; 0x40
 800a5f8:	d126      	bne.n	800a648 <I2S_IRQHandler+0x92>
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	685b      	ldr	r3, [r3, #4]
 800a600:	f003 0320 	and.w	r3, r3, #32
 800a604:	2b20      	cmp	r3, #32
 800a606:	d11f      	bne.n	800a648 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	685a      	ldr	r2, [r3, #4]
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a616:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800a618:	2300      	movs	r3, #0
 800a61a:	613b      	str	r3, [r7, #16]
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	68db      	ldr	r3, [r3, #12]
 800a622:	613b      	str	r3, [r7, #16]
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	689b      	ldr	r3, [r3, #8]
 800a62a:	613b      	str	r3, [r7, #16]
 800a62c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	2201      	movs	r2, #1
 800a632:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a63a:	f043 0202 	orr.w	r2, r3, #2
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a642:	6878      	ldr	r0, [r7, #4]
 800a644:	f7ff ff50 	bl	800a4e8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a64e:	b2db      	uxtb	r3, r3
 800a650:	2b03      	cmp	r3, #3
 800a652:	d136      	bne.n	800a6c2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800a654:	697b      	ldr	r3, [r7, #20]
 800a656:	f003 0302 	and.w	r3, r3, #2
 800a65a:	2b02      	cmp	r3, #2
 800a65c:	d109      	bne.n	800a672 <I2S_IRQHandler+0xbc>
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	685b      	ldr	r3, [r3, #4]
 800a664:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a668:	2b80      	cmp	r3, #128	; 0x80
 800a66a:	d102      	bne.n	800a672 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800a66c:	6878      	ldr	r0, [r7, #4]
 800a66e:	f7ff ff45 	bl	800a4fc <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800a672:	697b      	ldr	r3, [r7, #20]
 800a674:	f003 0308 	and.w	r3, r3, #8
 800a678:	2b08      	cmp	r3, #8
 800a67a:	d122      	bne.n	800a6c2 <I2S_IRQHandler+0x10c>
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	685b      	ldr	r3, [r3, #4]
 800a682:	f003 0320 	and.w	r3, r3, #32
 800a686:	2b20      	cmp	r3, #32
 800a688:	d11b      	bne.n	800a6c2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	685a      	ldr	r2, [r3, #4]
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a698:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800a69a:	2300      	movs	r3, #0
 800a69c:	60fb      	str	r3, [r7, #12]
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	689b      	ldr	r3, [r3, #8]
 800a6a4:	60fb      	str	r3, [r7, #12]
 800a6a6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2201      	movs	r2, #1
 800a6ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6b4:	f043 0204 	orr.w	r2, r3, #4
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a6bc:	6878      	ldr	r0, [r7, #4]
 800a6be:	f7ff ff13 	bl	800a4e8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a6c2:	bf00      	nop
 800a6c4:	3718      	adds	r7, #24
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	bd80      	pop	{r7, pc}
	...

0800a6cc <HAL_I2SEx_TransmitReceive_DMA>:
  */
HAL_StatusTypeDef HAL_I2SEx_TransmitReceive_DMA(I2S_HandleTypeDef *hi2s,
                                                uint16_t *pTxData,
                                                uint16_t *pRxData,
                                                uint16_t Size)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b088      	sub	sp, #32
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	60f8      	str	r0, [r7, #12]
 800a6d4:	60b9      	str	r1, [r7, #8]
 800a6d6:	607a      	str	r2, [r7, #4]
 800a6d8:	807b      	strh	r3, [r7, #2]
  uint32_t *tmp = NULL;
 800a6da:	2300      	movs	r3, #0
 800a6dc:	61bb      	str	r3, [r7, #24]
  uint32_t tmp1 = 0U;
 800a6de:	2300      	movs	r3, #0
 800a6e0:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	77fb      	strb	r3, [r7, #31]

  if (hi2s->State != HAL_I2S_STATE_READY)
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a6ec:	b2db      	uxtb	r3, r3
 800a6ee:	2b01      	cmp	r3, #1
 800a6f0:	d002      	beq.n	800a6f8 <HAL_I2SEx_TransmitReceive_DMA+0x2c>
  {
    errorcode = HAL_BUSY;
 800a6f2:	2302      	movs	r3, #2
 800a6f4:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a6f6:	e160      	b.n	800a9ba <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a6f8:	68bb      	ldr	r3, [r7, #8]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d005      	beq.n	800a70a <HAL_I2SEx_TransmitReceive_DMA+0x3e>
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d002      	beq.n	800a70a <HAL_I2SEx_TransmitReceive_DMA+0x3e>
 800a704:	887b      	ldrh	r3, [r7, #2]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d101      	bne.n	800a70e <HAL_I2SEx_TransmitReceive_DMA+0x42>
  {
    return  HAL_ERROR;
 800a70a:	2301      	movs	r3, #1
 800a70c:	e15a      	b.n	800a9c4 <HAL_I2SEx_TransmitReceive_DMA+0x2f8>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a714:	b2db      	uxtb	r3, r3
 800a716:	2b01      	cmp	r3, #1
 800a718:	d101      	bne.n	800a71e <HAL_I2SEx_TransmitReceive_DMA+0x52>
 800a71a:	2302      	movs	r3, #2
 800a71c:	e152      	b.n	800a9c4 <HAL_I2SEx_TransmitReceive_DMA+0x2f8>
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	2201      	movs	r2, #1
 800a722:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  hi2s->pTxBuffPtr = pTxData;
 800a726:	68ba      	ldr	r2, [r7, #8]
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->pRxBuffPtr = pRxData;
 800a72c:	687a      	ldr	r2, [r7, #4]
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	62da      	str	r2, [r3, #44]	; 0x2c

  tmp1 = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	69db      	ldr	r3, [r3, #28]
 800a738:	f003 0307 	and.w	r3, r3, #7
 800a73c:	617b      	str	r3, [r7, #20]
  /* Check the Data format: When a 16-bit data frame or a 16-bit data frame extended
  is selected during the I2S configuration phase, the Size parameter means the number
  of 16-bit data length in the transaction and when a 24-bit data frame or a 32-bit data
  frame is selected the Size parameter means the number of 16-bit data length. */
  if ((tmp1 == I2S_DATAFORMAT_24B) || (tmp1 == I2S_DATAFORMAT_32B))
 800a73e:	697b      	ldr	r3, [r7, #20]
 800a740:	2b03      	cmp	r3, #3
 800a742:	d002      	beq.n	800a74a <HAL_I2SEx_TransmitReceive_DMA+0x7e>
 800a744:	697b      	ldr	r3, [r7, #20]
 800a746:	2b05      	cmp	r3, #5
 800a748:	d114      	bne.n	800a774 <HAL_I2SEx_TransmitReceive_DMA+0xa8>
  {
    hi2s->TxXferSize  = (Size << 1U);
 800a74a:	887b      	ldrh	r3, [r7, #2]
 800a74c:	005b      	lsls	r3, r3, #1
 800a74e:	b29a      	uxth	r2, r3
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 800a754:	887b      	ldrh	r3, [r7, #2]
 800a756:	005b      	lsls	r3, r3, #1
 800a758:	b29a      	uxth	r2, r3
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->RxXferSize  = (Size << 1U);
 800a75e:	887b      	ldrh	r3, [r7, #2]
 800a760:	005b      	lsls	r3, r3, #1
 800a762:	b29a      	uxth	r2, r3
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 800a768:	887b      	ldrh	r3, [r7, #2]
 800a76a:	005b      	lsls	r3, r3, #1
 800a76c:	b29a      	uxth	r2, r3
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	865a      	strh	r2, [r3, #50]	; 0x32
 800a772:	e00b      	b.n	800a78c <HAL_I2SEx_TransmitReceive_DMA+0xc0>
  }
  else
  {
    hi2s->TxXferSize  = Size;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	887a      	ldrh	r2, [r7, #2]
 800a778:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	887a      	ldrh	r2, [r7, #2]
 800a77e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->RxXferSize  = Size;
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	887a      	ldrh	r2, [r7, #2]
 800a784:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	887a      	ldrh	r2, [r7, #2]
 800a78a:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	2200      	movs	r2, #0
 800a790:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_BUSY_TX_RX;
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	2205      	movs	r2, #5
 800a796:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2SEx_TxRxDMAHalfCplt;
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a79e:	4a8b      	ldr	r2, [pc, #556]	; (800a9cc <HAL_I2SEx_TransmitReceive_DMA+0x300>)
 800a7a0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback  = I2SEx_TxRxDMACplt;
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7a6:	4a8a      	ldr	r2, [pc, #552]	; (800a9d0 <HAL_I2SEx_TransmitReceive_DMA+0x304>)
 800a7a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the I2S Rx DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2SEx_TxRxDMAError;
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7ae:	4a89      	ldr	r2, [pc, #548]	; (800a9d4 <HAL_I2SEx_TransmitReceive_DMA+0x308>)
 800a7b0:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the I2S Tx DMA Half transfer complete callback as NULL */
  hi2s->hdmatx->XferHalfCpltCallback  = NULL;
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback as NULL */
  hi2s->hdmatx->XferCpltCallback  = NULL;
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7be:	2200      	movs	r2, #0
 800a7c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the I2S Tx DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2SEx_TxRxDMAError;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7c6:	4a83      	ldr	r2, [pc, #524]	; (800a9d4 <HAL_I2SEx_TransmitReceive_DMA+0x308>)
 800a7c8:	64da      	str	r2, [r3, #76]	; 0x4c

  tmp1 = hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG;
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	69db      	ldr	r3, [r3, #28]
 800a7d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a7d4:	617b      	str	r3, [r7, #20]
  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((tmp1 == I2S_MODE_MASTER_TX) || (tmp1 == I2S_MODE_SLAVE_TX))
 800a7d6:	697b      	ldr	r3, [r7, #20]
 800a7d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a7dc:	d002      	beq.n	800a7e4 <HAL_I2SEx_TransmitReceive_DMA+0x118>
 800a7de:	697b      	ldr	r3, [r7, #20]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d16b      	bne.n	800a8bc <HAL_I2SEx_TransmitReceive_DMA+0x1f0>
  {
    /* Enable the Rx DMA Stream */
    tmp = (uint32_t *)&pRxData;
 800a7e4:	1d3b      	adds	r3, r7, #4
 800a7e6:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	4a79      	ldr	r2, [pc, #484]	; (800a9d8 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a7f2:	4293      	cmp	r3, r2
 800a7f4:	d101      	bne.n	800a7fa <HAL_I2SEx_TransmitReceive_DMA+0x12e>
 800a7f6:	4b79      	ldr	r3, [pc, #484]	; (800a9dc <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a7f8:	e001      	b.n	800a7fe <HAL_I2SEx_TransmitReceive_DMA+0x132>
 800a7fa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a7fe:	330c      	adds	r3, #12
 800a800:	4619      	mov	r1, r3
 800a802:	69bb      	ldr	r3, [r7, #24]
 800a804:	681a      	ldr	r2, [r3, #0]
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800a80a:	b29b      	uxth	r3, r3
 800a80c:	f7fd fe4c 	bl	80084a8 <HAL_DMA_Start_IT>

    /* Enable Rx DMA Request */
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	4a70      	ldr	r2, [pc, #448]	; (800a9d8 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a816:	4293      	cmp	r3, r2
 800a818:	d101      	bne.n	800a81e <HAL_I2SEx_TransmitReceive_DMA+0x152>
 800a81a:	4b70      	ldr	r3, [pc, #448]	; (800a9dc <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a81c:	e001      	b.n	800a822 <HAL_I2SEx_TransmitReceive_DMA+0x156>
 800a81e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a822:	685a      	ldr	r2, [r3, #4]
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	496b      	ldr	r1, [pc, #428]	; (800a9d8 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a82a:	428b      	cmp	r3, r1
 800a82c:	d101      	bne.n	800a832 <HAL_I2SEx_TransmitReceive_DMA+0x166>
 800a82e:	4b6b      	ldr	r3, [pc, #428]	; (800a9dc <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a830:	e001      	b.n	800a836 <HAL_I2SEx_TransmitReceive_DMA+0x16a>
 800a832:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a836:	f042 0201 	orr.w	r2, r2, #1
 800a83a:	605a      	str	r2, [r3, #4]

    /* Enable the Tx DMA Stream */
    tmp = (uint32_t *)&pTxData;
 800a83c:	f107 0308 	add.w	r3, r7, #8
 800a840:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize);
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800a846:	69bb      	ldr	r3, [r7, #24]
 800a848:	6819      	ldr	r1, [r3, #0]
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	330c      	adds	r3, #12
 800a850:	461a      	mov	r2, r3
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a856:	b29b      	uxth	r3, r3
 800a858:	f7fd fe26 	bl	80084a8 <HAL_DMA_Start_IT>

    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	685a      	ldr	r2, [r3, #4]
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	f042 0202 	orr.w	r2, r2, #2
 800a86a:	605a      	str	r2, [r3, #4]

    /* Check if the I2S is already enabled */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	69db      	ldr	r3, [r3, #28]
 800a872:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a876:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a87a:	f000 809e 	beq.w	800a9ba <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    {
      /* Enable I2Sext(receiver) before enabling I2Sx peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	4a55      	ldr	r2, [pc, #340]	; (800a9d8 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a884:	4293      	cmp	r3, r2
 800a886:	d101      	bne.n	800a88c <HAL_I2SEx_TransmitReceive_DMA+0x1c0>
 800a888:	4b54      	ldr	r3, [pc, #336]	; (800a9dc <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a88a:	e001      	b.n	800a890 <HAL_I2SEx_TransmitReceive_DMA+0x1c4>
 800a88c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a890:	69da      	ldr	r2, [r3, #28]
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	4950      	ldr	r1, [pc, #320]	; (800a9d8 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a898:	428b      	cmp	r3, r1
 800a89a:	d101      	bne.n	800a8a0 <HAL_I2SEx_TransmitReceive_DMA+0x1d4>
 800a89c:	4b4f      	ldr	r3, [pc, #316]	; (800a9dc <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a89e:	e001      	b.n	800a8a4 <HAL_I2SEx_TransmitReceive_DMA+0x1d8>
 800a8a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a8a4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a8a8:	61da      	str	r2, [r3, #28]

      /* Enable I2S peripheral after the I2Sext */
      __HAL_I2S_ENABLE(hi2s);
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	69da      	ldr	r2, [r3, #28]
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a8b8:	61da      	str	r2, [r3, #28]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 800a8ba:	e07e      	b.n	800a9ba <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    }
  }
  else
  {
    /* Check if Master Receiver mode is selected */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	69db      	ldr	r3, [r3, #28]
 800a8c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a8c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a8ca:	d10a      	bne.n	800a8e2 <HAL_I2SEx_TransmitReceive_DMA+0x216>
    {
      /* Clear the Overrun Flag by a read operation on the SPI_DR register followed by a read
      access to the SPI_SR register. */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	613b      	str	r3, [r7, #16]
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	68db      	ldr	r3, [r3, #12]
 800a8d6:	613b      	str	r3, [r7, #16]
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	689b      	ldr	r3, [r3, #8]
 800a8de:	613b      	str	r3, [r7, #16]
 800a8e0:	693b      	ldr	r3, [r7, #16]
    }
    /* Enable the Tx DMA Stream */
    tmp = (uint32_t *)&pTxData;
 800a8e2:	f107 0308 	add.w	r3, r7, #8
 800a8e6:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, hi2s->TxXferSize);
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800a8ec:	69bb      	ldr	r3, [r7, #24]
 800a8ee:	6819      	ldr	r1, [r3, #0]
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	4a38      	ldr	r2, [pc, #224]	; (800a9d8 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a8f6:	4293      	cmp	r3, r2
 800a8f8:	d101      	bne.n	800a8fe <HAL_I2SEx_TransmitReceive_DMA+0x232>
 800a8fa:	4b38      	ldr	r3, [pc, #224]	; (800a9dc <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a8fc:	e001      	b.n	800a902 <HAL_I2SEx_TransmitReceive_DMA+0x236>
 800a8fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a902:	330c      	adds	r3, #12
 800a904:	461a      	mov	r2, r3
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a90a:	b29b      	uxth	r3, r3
 800a90c:	f7fd fdcc 	bl	80084a8 <HAL_DMA_Start_IT>

    /* Enable Tx DMA Request */
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	4a30      	ldr	r2, [pc, #192]	; (800a9d8 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a916:	4293      	cmp	r3, r2
 800a918:	d101      	bne.n	800a91e <HAL_I2SEx_TransmitReceive_DMA+0x252>
 800a91a:	4b30      	ldr	r3, [pc, #192]	; (800a9dc <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a91c:	e001      	b.n	800a922 <HAL_I2SEx_TransmitReceive_DMA+0x256>
 800a91e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a922:	685a      	ldr	r2, [r3, #4]
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	492b      	ldr	r1, [pc, #172]	; (800a9d8 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a92a:	428b      	cmp	r3, r1
 800a92c:	d101      	bne.n	800a932 <HAL_I2SEx_TransmitReceive_DMA+0x266>
 800a92e:	4b2b      	ldr	r3, [pc, #172]	; (800a9dc <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a930:	e001      	b.n	800a936 <HAL_I2SEx_TransmitReceive_DMA+0x26a>
 800a932:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a936:	f042 0202 	orr.w	r2, r2, #2
 800a93a:	605a      	str	r2, [r3, #4]

    /* Enable the Rx DMA Stream */
    tmp = (uint32_t *)&pRxData;
 800a93c:	1d3b      	adds	r3, r7, #4
 800a93e:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	330c      	adds	r3, #12
 800a94a:	4619      	mov	r1, r3
 800a94c:	69bb      	ldr	r3, [r7, #24]
 800a94e:	681a      	ldr	r2, [r3, #0]
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800a954:	b29b      	uxth	r3, r3
 800a956:	f7fd fda7 	bl	80084a8 <HAL_DMA_Start_IT>

    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	685a      	ldr	r2, [r3, #4]
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	f042 0201 	orr.w	r2, r2, #1
 800a968:	605a      	str	r2, [r3, #4]

    /* Check if the I2S is already enabled */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	69db      	ldr	r3, [r3, #28]
 800a970:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a974:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a978:	d01e      	beq.n	800a9b8 <HAL_I2SEx_TransmitReceive_DMA+0x2ec>
    {
      /* Enable I2Sext(transmitter) before enabling I2Sx peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	4a16      	ldr	r2, [pc, #88]	; (800a9d8 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a980:	4293      	cmp	r3, r2
 800a982:	d101      	bne.n	800a988 <HAL_I2SEx_TransmitReceive_DMA+0x2bc>
 800a984:	4b15      	ldr	r3, [pc, #84]	; (800a9dc <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a986:	e001      	b.n	800a98c <HAL_I2SEx_TransmitReceive_DMA+0x2c0>
 800a988:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a98c:	69da      	ldr	r2, [r3, #28]
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	4911      	ldr	r1, [pc, #68]	; (800a9d8 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a994:	428b      	cmp	r3, r1
 800a996:	d101      	bne.n	800a99c <HAL_I2SEx_TransmitReceive_DMA+0x2d0>
 800a998:	4b10      	ldr	r3, [pc, #64]	; (800a9dc <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a99a:	e001      	b.n	800a9a0 <HAL_I2SEx_TransmitReceive_DMA+0x2d4>
 800a99c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a9a0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a9a4:	61da      	str	r2, [r3, #28]
      /* Enable I2S peripheral before the I2Sext */
      __HAL_I2S_ENABLE(hi2s);
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	69da      	ldr	r2, [r3, #28]
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a9b4:	61da      	str	r2, [r3, #28]
 800a9b6:	e000      	b.n	800a9ba <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    }
  }

error :
 800a9b8:	bf00      	nop
  __HAL_UNLOCK(hi2s);
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	2200      	movs	r2, #0
 800a9be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return errorcode;
 800a9c2:	7ffb      	ldrb	r3, [r7, #31]
}
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	3720      	adds	r7, #32
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	bd80      	pop	{r7, pc}
 800a9cc:	0800ac89 	.word	0x0800ac89
 800a9d0:	0800aca5 	.word	0x0800aca5
 800a9d4:	0800ad7d 	.word	0x0800ad7d
 800a9d8:	40003800 	.word	0x40003800
 800a9dc:	40003400 	.word	0x40003400

0800a9e0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800a9e0:	b580      	push	{r7, lr}
 800a9e2:	b088      	sub	sp, #32
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	689b      	ldr	r3, [r3, #8]
 800a9ee:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	4aa2      	ldr	r2, [pc, #648]	; (800ac80 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a9f6:	4293      	cmp	r3, r2
 800a9f8:	d101      	bne.n	800a9fe <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800a9fa:	4ba2      	ldr	r3, [pc, #648]	; (800ac84 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a9fc:	e001      	b.n	800aa02 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800a9fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aa02:	689b      	ldr	r3, [r3, #8]
 800aa04:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	685b      	ldr	r3, [r3, #4]
 800aa0c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	4a9b      	ldr	r2, [pc, #620]	; (800ac80 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800aa14:	4293      	cmp	r3, r2
 800aa16:	d101      	bne.n	800aa1c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800aa18:	4b9a      	ldr	r3, [pc, #616]	; (800ac84 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800aa1a:	e001      	b.n	800aa20 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800aa1c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aa20:	685b      	ldr	r3, [r3, #4]
 800aa22:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	685b      	ldr	r3, [r3, #4]
 800aa28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aa2c:	d004      	beq.n	800aa38 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	685b      	ldr	r3, [r3, #4]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	f040 8099 	bne.w	800ab6a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800aa38:	69fb      	ldr	r3, [r7, #28]
 800aa3a:	f003 0302 	and.w	r3, r3, #2
 800aa3e:	2b02      	cmp	r3, #2
 800aa40:	d107      	bne.n	800aa52 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800aa42:	697b      	ldr	r3, [r7, #20]
 800aa44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d002      	beq.n	800aa52 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800aa4c:	6878      	ldr	r0, [r7, #4]
 800aa4e:	f000 f9d5 	bl	800adfc <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800aa52:	69bb      	ldr	r3, [r7, #24]
 800aa54:	f003 0301 	and.w	r3, r3, #1
 800aa58:	2b01      	cmp	r3, #1
 800aa5a:	d107      	bne.n	800aa6c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800aa5c:	693b      	ldr	r3, [r7, #16]
 800aa5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d002      	beq.n	800aa6c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800aa66:	6878      	ldr	r0, [r7, #4]
 800aa68:	f000 fa78 	bl	800af5c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800aa6c:	69bb      	ldr	r3, [r7, #24]
 800aa6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa72:	2b40      	cmp	r3, #64	; 0x40
 800aa74:	d13a      	bne.n	800aaec <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800aa76:	693b      	ldr	r3, [r7, #16]
 800aa78:	f003 0320 	and.w	r3, r3, #32
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d035      	beq.n	800aaec <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	4a7e      	ldr	r2, [pc, #504]	; (800ac80 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800aa86:	4293      	cmp	r3, r2
 800aa88:	d101      	bne.n	800aa8e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800aa8a:	4b7e      	ldr	r3, [pc, #504]	; (800ac84 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800aa8c:	e001      	b.n	800aa92 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800aa8e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aa92:	685a      	ldr	r2, [r3, #4]
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	4979      	ldr	r1, [pc, #484]	; (800ac80 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800aa9a:	428b      	cmp	r3, r1
 800aa9c:	d101      	bne.n	800aaa2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800aa9e:	4b79      	ldr	r3, [pc, #484]	; (800ac84 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800aaa0:	e001      	b.n	800aaa6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800aaa2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aaa6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800aaaa:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	685a      	ldr	r2, [r3, #4]
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800aaba:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800aabc:	2300      	movs	r3, #0
 800aabe:	60fb      	str	r3, [r7, #12]
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	68db      	ldr	r3, [r3, #12]
 800aac6:	60fb      	str	r3, [r7, #12]
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	689b      	ldr	r3, [r3, #8]
 800aace:	60fb      	str	r3, [r7, #12]
 800aad0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	2201      	movs	r2, #1
 800aad6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aade:	f043 0202 	orr.w	r2, r3, #2
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	f7ff fcfe 	bl	800a4e8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800aaec:	69fb      	ldr	r3, [r7, #28]
 800aaee:	f003 0308 	and.w	r3, r3, #8
 800aaf2:	2b08      	cmp	r3, #8
 800aaf4:	f040 80be 	bne.w	800ac74 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 800aaf8:	697b      	ldr	r3, [r7, #20]
 800aafa:	f003 0320 	and.w	r3, r3, #32
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	f000 80b8 	beq.w	800ac74 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	685a      	ldr	r2, [r3, #4]
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ab12:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	4a59      	ldr	r2, [pc, #356]	; (800ac80 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800ab1a:	4293      	cmp	r3, r2
 800ab1c:	d101      	bne.n	800ab22 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800ab1e:	4b59      	ldr	r3, [pc, #356]	; (800ac84 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800ab20:	e001      	b.n	800ab26 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800ab22:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ab26:	685a      	ldr	r2, [r3, #4]
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	4954      	ldr	r1, [pc, #336]	; (800ac80 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800ab2e:	428b      	cmp	r3, r1
 800ab30:	d101      	bne.n	800ab36 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800ab32:	4b54      	ldr	r3, [pc, #336]	; (800ac84 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800ab34:	e001      	b.n	800ab3a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800ab36:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ab3a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800ab3e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800ab40:	2300      	movs	r3, #0
 800ab42:	60bb      	str	r3, [r7, #8]
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	689b      	ldr	r3, [r3, #8]
 800ab4a:	60bb      	str	r3, [r7, #8]
 800ab4c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	2201      	movs	r2, #1
 800ab52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab5a:	f043 0204 	orr.w	r2, r3, #4
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800ab62:	6878      	ldr	r0, [r7, #4]
 800ab64:	f7ff fcc0 	bl	800a4e8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800ab68:	e084      	b.n	800ac74 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800ab6a:	69bb      	ldr	r3, [r7, #24]
 800ab6c:	f003 0302 	and.w	r3, r3, #2
 800ab70:	2b02      	cmp	r3, #2
 800ab72:	d107      	bne.n	800ab84 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800ab74:	693b      	ldr	r3, [r7, #16]
 800ab76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d002      	beq.n	800ab84 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800ab7e:	6878      	ldr	r0, [r7, #4]
 800ab80:	f000 f96e 	bl	800ae60 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800ab84:	69fb      	ldr	r3, [r7, #28]
 800ab86:	f003 0301 	and.w	r3, r3, #1
 800ab8a:	2b01      	cmp	r3, #1
 800ab8c:	d107      	bne.n	800ab9e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800ab8e:	697b      	ldr	r3, [r7, #20]
 800ab90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d002      	beq.n	800ab9e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800ab98:	6878      	ldr	r0, [r7, #4]
 800ab9a:	f000 f9ad 	bl	800aef8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800ab9e:	69fb      	ldr	r3, [r7, #28]
 800aba0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aba4:	2b40      	cmp	r3, #64	; 0x40
 800aba6:	d12f      	bne.n	800ac08 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800aba8:	697b      	ldr	r3, [r7, #20]
 800abaa:	f003 0320 	and.w	r3, r3, #32
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d02a      	beq.n	800ac08 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	685a      	ldr	r2, [r3, #4]
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800abc0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	4a2e      	ldr	r2, [pc, #184]	; (800ac80 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800abc8:	4293      	cmp	r3, r2
 800abca:	d101      	bne.n	800abd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800abcc:	4b2d      	ldr	r3, [pc, #180]	; (800ac84 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800abce:	e001      	b.n	800abd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800abd0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800abd4:	685a      	ldr	r2, [r3, #4]
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	4929      	ldr	r1, [pc, #164]	; (800ac80 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800abdc:	428b      	cmp	r3, r1
 800abde:	d101      	bne.n	800abe4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800abe0:	4b28      	ldr	r3, [pc, #160]	; (800ac84 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800abe2:	e001      	b.n	800abe8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800abe4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800abe8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800abec:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	2201      	movs	r2, #1
 800abf2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800abfa:	f043 0202 	orr.w	r2, r3, #2
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800ac02:	6878      	ldr	r0, [r7, #4]
 800ac04:	f7ff fc70 	bl	800a4e8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800ac08:	69bb      	ldr	r3, [r7, #24]
 800ac0a:	f003 0308 	and.w	r3, r3, #8
 800ac0e:	2b08      	cmp	r3, #8
 800ac10:	d131      	bne.n	800ac76 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 800ac12:	693b      	ldr	r3, [r7, #16]
 800ac14:	f003 0320 	and.w	r3, r3, #32
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d02c      	beq.n	800ac76 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	4a17      	ldr	r2, [pc, #92]	; (800ac80 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800ac22:	4293      	cmp	r3, r2
 800ac24:	d101      	bne.n	800ac2a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800ac26:	4b17      	ldr	r3, [pc, #92]	; (800ac84 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800ac28:	e001      	b.n	800ac2e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800ac2a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ac2e:	685a      	ldr	r2, [r3, #4]
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	4912      	ldr	r1, [pc, #72]	; (800ac80 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800ac36:	428b      	cmp	r3, r1
 800ac38:	d101      	bne.n	800ac3e <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800ac3a:	4b12      	ldr	r3, [pc, #72]	; (800ac84 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800ac3c:	e001      	b.n	800ac42 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800ac3e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ac42:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ac46:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	685a      	ldr	r2, [r3, #4]
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800ac56:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2201      	movs	r2, #1
 800ac5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac64:	f043 0204 	orr.w	r2, r3, #4
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800ac6c:	6878      	ldr	r0, [r7, #4]
 800ac6e:	f7ff fc3b 	bl	800a4e8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800ac72:	e000      	b.n	800ac76 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800ac74:	bf00      	nop
}
 800ac76:	bf00      	nop
 800ac78:	3720      	adds	r7, #32
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	bd80      	pop	{r7, pc}
 800ac7e:	bf00      	nop
 800ac80:	40003800 	.word	0x40003800
 800ac84:	40003400 	.word	0x40003400

0800ac88 <I2SEx_TxRxDMAHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_TxRxDMAHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b084      	sub	sp, #16
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac94:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx Half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxRxHalfCpltCallback(hi2s);
#else
  HAL_I2SEx_TxRxHalfCpltCallback(hi2s);
 800ac96:	68f8      	ldr	r0, [r7, #12]
 800ac98:	f7f6 fc5a 	bl	8001550 <HAL_I2SEx_TxRxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800ac9c:	bf00      	nop
 800ac9e:	3710      	adds	r7, #16
 800aca0:	46bd      	mov	sp, r7
 800aca2:	bd80      	pop	{r7, pc}

0800aca4 <I2SEx_TxRxDMACplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_TxRxDMACplt(DMA_HandleTypeDef *hdma)
{
 800aca4:	b580      	push	{r7, lr}
 800aca6:	b084      	sub	sp, #16
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acb0:	60fb      	str	r3, [r7, #12]

  /* If DMA is configured in DMA_NORMAL mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	69db      	ldr	r3, [r3, #28]
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d155      	bne.n	800ad66 <I2SEx_TxRxDMACplt+0xc2>
  {
    if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	69db      	ldr	r3, [r3, #28]
 800acc0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800acc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800acc8:	d006      	beq.n	800acd8 <I2SEx_TxRxDMACplt+0x34>
        ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	69db      	ldr	r3, [r3, #28]
 800acd0:	f403 7340 	and.w	r3, r3, #768	; 0x300
    if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d11e      	bne.n	800ad16 <I2SEx_TxRxDMACplt+0x72>
    /* Disable Tx & Rx DMA Requests */
    {
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	4a25      	ldr	r2, [pc, #148]	; (800ad74 <I2SEx_TxRxDMACplt+0xd0>)
 800acde:	4293      	cmp	r3, r2
 800ace0:	d101      	bne.n	800ace6 <I2SEx_TxRxDMACplt+0x42>
 800ace2:	4b25      	ldr	r3, [pc, #148]	; (800ad78 <I2SEx_TxRxDMACplt+0xd4>)
 800ace4:	e001      	b.n	800acea <I2SEx_TxRxDMACplt+0x46>
 800ace6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800acea:	685a      	ldr	r2, [r3, #4]
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	4920      	ldr	r1, [pc, #128]	; (800ad74 <I2SEx_TxRxDMACplt+0xd0>)
 800acf2:	428b      	cmp	r3, r1
 800acf4:	d101      	bne.n	800acfa <I2SEx_TxRxDMACplt+0x56>
 800acf6:	4b20      	ldr	r3, [pc, #128]	; (800ad78 <I2SEx_TxRxDMACplt+0xd4>)
 800acf8:	e001      	b.n	800acfe <I2SEx_TxRxDMACplt+0x5a>
 800acfa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800acfe:	f022 0201 	bic.w	r2, r2, #1
 800ad02:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	685a      	ldr	r2, [r3, #4]
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	f022 0202 	bic.w	r2, r2, #2
 800ad12:	605a      	str	r2, [r3, #4]
 800ad14:	e01d      	b.n	800ad52 <I2SEx_TxRxDMACplt+0xae>
    }
    else
    {
      CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	685a      	ldr	r2, [r3, #4]
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	f022 0201 	bic.w	r2, r2, #1
 800ad24:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	4a12      	ldr	r2, [pc, #72]	; (800ad74 <I2SEx_TxRxDMACplt+0xd0>)
 800ad2c:	4293      	cmp	r3, r2
 800ad2e:	d101      	bne.n	800ad34 <I2SEx_TxRxDMACplt+0x90>
 800ad30:	4b11      	ldr	r3, [pc, #68]	; (800ad78 <I2SEx_TxRxDMACplt+0xd4>)
 800ad32:	e001      	b.n	800ad38 <I2SEx_TxRxDMACplt+0x94>
 800ad34:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ad38:	685a      	ldr	r2, [r3, #4]
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	490d      	ldr	r1, [pc, #52]	; (800ad74 <I2SEx_TxRxDMACplt+0xd0>)
 800ad40:	428b      	cmp	r3, r1
 800ad42:	d101      	bne.n	800ad48 <I2SEx_TxRxDMACplt+0xa4>
 800ad44:	4b0c      	ldr	r3, [pc, #48]	; (800ad78 <I2SEx_TxRxDMACplt+0xd4>)
 800ad46:	e001      	b.n	800ad4c <I2SEx_TxRxDMACplt+0xa8>
 800ad48:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ad4c:	f022 0202 	bic.w	r2, r2, #2
 800ad50:	605a      	str	r2, [r3, #4]
    }

    hi2s->RxXferCount = 0U;
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	2200      	movs	r2, #0
 800ad56:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->TxXferCount = 0U;
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	2200      	movs	r2, #0
 800ad5c:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2s->State = HAL_I2S_STATE_READY;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	2201      	movs	r2, #1
 800ad62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxRxCpltCallback(hi2s);
#else
  HAL_I2SEx_TxRxCpltCallback(hi2s);
 800ad66:	68f8      	ldr	r0, [r7, #12]
 800ad68:	f7f6 fca2 	bl	80016b0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800ad6c:	bf00      	nop
 800ad6e:	3710      	adds	r7, #16
 800ad70:	46bd      	mov	sp, r7
 800ad72:	bd80      	pop	{r7, pc}
 800ad74:	40003800 	.word	0x40003800
 800ad78:	40003400 	.word	0x40003400

0800ad7c <I2SEx_TxRxDMAError>:
  * @brief  DMA I2S communication error callback
  * @param  hdma DMA handle
  * @retval None
  */
static void I2SEx_TxRxDMAError(DMA_HandleTypeDef *hdma)
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b084      	sub	sp, #16
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad88:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	685a      	ldr	r2, [r3, #4]
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	f022 0203 	bic.w	r2, r2, #3
 800ad98:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	4a15      	ldr	r2, [pc, #84]	; (800adf4 <I2SEx_TxRxDMAError+0x78>)
 800ada0:	4293      	cmp	r3, r2
 800ada2:	d101      	bne.n	800ada8 <I2SEx_TxRxDMAError+0x2c>
 800ada4:	4b14      	ldr	r3, [pc, #80]	; (800adf8 <I2SEx_TxRxDMAError+0x7c>)
 800ada6:	e001      	b.n	800adac <I2SEx_TxRxDMAError+0x30>
 800ada8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800adac:	685a      	ldr	r2, [r3, #4]
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	4910      	ldr	r1, [pc, #64]	; (800adf4 <I2SEx_TxRxDMAError+0x78>)
 800adb4:	428b      	cmp	r3, r1
 800adb6:	d101      	bne.n	800adbc <I2SEx_TxRxDMAError+0x40>
 800adb8:	4b0f      	ldr	r3, [pc, #60]	; (800adf8 <I2SEx_TxRxDMAError+0x7c>)
 800adba:	e001      	b.n	800adc0 <I2SEx_TxRxDMAError+0x44>
 800adbc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800adc0:	f022 0203 	bic.w	r2, r2, #3
 800adc4:	605a      	str	r2, [r3, #4]

  hi2s->TxXferCount = 0U;
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	2200      	movs	r2, #0
 800adca:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	2200      	movs	r2, #0
 800add0:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	2201      	movs	r2, #1
 800add6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800adde:	f043 0208 	orr.w	r2, r3, #8
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800ade6:	68f8      	ldr	r0, [r7, #12]
 800ade8:	f7ff fb7e 	bl	800a4e8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800adec:	bf00      	nop
 800adee:	3710      	adds	r7, #16
 800adf0:	46bd      	mov	sp, r7
 800adf2:	bd80      	pop	{r7, pc}
 800adf4:	40003800 	.word	0x40003800
 800adf8:	40003400 	.word	0x40003400

0800adfc <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b082      	sub	sp, #8
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae08:	1c99      	adds	r1, r3, #2
 800ae0a:	687a      	ldr	r2, [r7, #4]
 800ae0c:	6251      	str	r1, [r2, #36]	; 0x24
 800ae0e:	881a      	ldrh	r2, [r3, #0]
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ae1a:	b29b      	uxth	r3, r3
 800ae1c:	3b01      	subs	r3, #1
 800ae1e:	b29a      	uxth	r2, r3
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ae28:	b29b      	uxth	r3, r3
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d113      	bne.n	800ae56 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	685a      	ldr	r2, [r3, #4]
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ae3c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ae42:	b29b      	uxth	r3, r3
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d106      	bne.n	800ae56 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	2201      	movs	r2, #1
 800ae4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800ae50:	6878      	ldr	r0, [r7, #4]
 800ae52:	f7f6 fc2d 	bl	80016b0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800ae56:	bf00      	nop
 800ae58:	3708      	adds	r7, #8
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
	...

0800ae60 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800ae60:	b580      	push	{r7, lr}
 800ae62:	b082      	sub	sp, #8
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae6c:	1c99      	adds	r1, r3, #2
 800ae6e:	687a      	ldr	r2, [r7, #4]
 800ae70:	6251      	str	r1, [r2, #36]	; 0x24
 800ae72:	8819      	ldrh	r1, [r3, #0]
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	4a1d      	ldr	r2, [pc, #116]	; (800aef0 <I2SEx_TxISR_I2SExt+0x90>)
 800ae7a:	4293      	cmp	r3, r2
 800ae7c:	d101      	bne.n	800ae82 <I2SEx_TxISR_I2SExt+0x22>
 800ae7e:	4b1d      	ldr	r3, [pc, #116]	; (800aef4 <I2SEx_TxISR_I2SExt+0x94>)
 800ae80:	e001      	b.n	800ae86 <I2SEx_TxISR_I2SExt+0x26>
 800ae82:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ae86:	460a      	mov	r2, r1
 800ae88:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ae8e:	b29b      	uxth	r3, r3
 800ae90:	3b01      	subs	r3, #1
 800ae92:	b29a      	uxth	r2, r3
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ae9c:	b29b      	uxth	r3, r3
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d121      	bne.n	800aee6 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	4a12      	ldr	r2, [pc, #72]	; (800aef0 <I2SEx_TxISR_I2SExt+0x90>)
 800aea8:	4293      	cmp	r3, r2
 800aeaa:	d101      	bne.n	800aeb0 <I2SEx_TxISR_I2SExt+0x50>
 800aeac:	4b11      	ldr	r3, [pc, #68]	; (800aef4 <I2SEx_TxISR_I2SExt+0x94>)
 800aeae:	e001      	b.n	800aeb4 <I2SEx_TxISR_I2SExt+0x54>
 800aeb0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aeb4:	685a      	ldr	r2, [r3, #4]
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	490d      	ldr	r1, [pc, #52]	; (800aef0 <I2SEx_TxISR_I2SExt+0x90>)
 800aebc:	428b      	cmp	r3, r1
 800aebe:	d101      	bne.n	800aec4 <I2SEx_TxISR_I2SExt+0x64>
 800aec0:	4b0c      	ldr	r3, [pc, #48]	; (800aef4 <I2SEx_TxISR_I2SExt+0x94>)
 800aec2:	e001      	b.n	800aec8 <I2SEx_TxISR_I2SExt+0x68>
 800aec4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aec8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800aecc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800aed2:	b29b      	uxth	r3, r3
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d106      	bne.n	800aee6 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	2201      	movs	r2, #1
 800aedc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800aee0:	6878      	ldr	r0, [r7, #4]
 800aee2:	f7f6 fbe5 	bl	80016b0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800aee6:	bf00      	nop
 800aee8:	3708      	adds	r7, #8
 800aeea:	46bd      	mov	sp, r7
 800aeec:	bd80      	pop	{r7, pc}
 800aeee:	bf00      	nop
 800aef0:	40003800 	.word	0x40003800
 800aef4:	40003400 	.word	0x40003400

0800aef8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b082      	sub	sp, #8
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	68d8      	ldr	r0, [r3, #12]
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af0a:	1c99      	adds	r1, r3, #2
 800af0c:	687a      	ldr	r2, [r7, #4]
 800af0e:	62d1      	str	r1, [r2, #44]	; 0x2c
 800af10:	b282      	uxth	r2, r0
 800af12:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800af18:	b29b      	uxth	r3, r3
 800af1a:	3b01      	subs	r3, #1
 800af1c:	b29a      	uxth	r2, r3
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800af26:	b29b      	uxth	r3, r3
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d113      	bne.n	800af54 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	685a      	ldr	r2, [r3, #4]
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800af3a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800af40:	b29b      	uxth	r3, r3
 800af42:	2b00      	cmp	r3, #0
 800af44:	d106      	bne.n	800af54 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	2201      	movs	r2, #1
 800af4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800af4e:	6878      	ldr	r0, [r7, #4]
 800af50:	f7f6 fbae 	bl	80016b0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800af54:	bf00      	nop
 800af56:	3708      	adds	r7, #8
 800af58:	46bd      	mov	sp, r7
 800af5a:	bd80      	pop	{r7, pc}

0800af5c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b082      	sub	sp, #8
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	4a20      	ldr	r2, [pc, #128]	; (800afec <I2SEx_RxISR_I2SExt+0x90>)
 800af6a:	4293      	cmp	r3, r2
 800af6c:	d101      	bne.n	800af72 <I2SEx_RxISR_I2SExt+0x16>
 800af6e:	4b20      	ldr	r3, [pc, #128]	; (800aff0 <I2SEx_RxISR_I2SExt+0x94>)
 800af70:	e001      	b.n	800af76 <I2SEx_RxISR_I2SExt+0x1a>
 800af72:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800af76:	68d8      	ldr	r0, [r3, #12]
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af7c:	1c99      	adds	r1, r3, #2
 800af7e:	687a      	ldr	r2, [r7, #4]
 800af80:	62d1      	str	r1, [r2, #44]	; 0x2c
 800af82:	b282      	uxth	r2, r0
 800af84:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800af8a:	b29b      	uxth	r3, r3
 800af8c:	3b01      	subs	r3, #1
 800af8e:	b29a      	uxth	r2, r3
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800af98:	b29b      	uxth	r3, r3
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d121      	bne.n	800afe2 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	4a12      	ldr	r2, [pc, #72]	; (800afec <I2SEx_RxISR_I2SExt+0x90>)
 800afa4:	4293      	cmp	r3, r2
 800afa6:	d101      	bne.n	800afac <I2SEx_RxISR_I2SExt+0x50>
 800afa8:	4b11      	ldr	r3, [pc, #68]	; (800aff0 <I2SEx_RxISR_I2SExt+0x94>)
 800afaa:	e001      	b.n	800afb0 <I2SEx_RxISR_I2SExt+0x54>
 800afac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800afb0:	685a      	ldr	r2, [r3, #4]
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	490d      	ldr	r1, [pc, #52]	; (800afec <I2SEx_RxISR_I2SExt+0x90>)
 800afb8:	428b      	cmp	r3, r1
 800afba:	d101      	bne.n	800afc0 <I2SEx_RxISR_I2SExt+0x64>
 800afbc:	4b0c      	ldr	r3, [pc, #48]	; (800aff0 <I2SEx_RxISR_I2SExt+0x94>)
 800afbe:	e001      	b.n	800afc4 <I2SEx_RxISR_I2SExt+0x68>
 800afc0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800afc4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800afc8:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800afce:	b29b      	uxth	r3, r3
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d106      	bne.n	800afe2 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	2201      	movs	r2, #1
 800afd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800afdc:	6878      	ldr	r0, [r7, #4]
 800afde:	f7f6 fb67 	bl	80016b0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800afe2:	bf00      	nop
 800afe4:	3708      	adds	r7, #8
 800afe6:	46bd      	mov	sp, r7
 800afe8:	bd80      	pop	{r7, pc}
 800afea:	bf00      	nop
 800afec:	40003800 	.word	0x40003800
 800aff0:	40003400 	.word	0x40003400

0800aff4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b086      	sub	sp, #24
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d101      	bne.n	800b006 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b002:	2301      	movs	r3, #1
 800b004:	e22d      	b.n	800b462 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	f003 0301 	and.w	r3, r3, #1
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d075      	beq.n	800b0fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800b012:	4ba3      	ldr	r3, [pc, #652]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b014:	689b      	ldr	r3, [r3, #8]
 800b016:	f003 030c 	and.w	r3, r3, #12
 800b01a:	2b04      	cmp	r3, #4
 800b01c:	d00c      	beq.n	800b038 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b01e:	4ba0      	ldr	r3, [pc, #640]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b020:	689b      	ldr	r3, [r3, #8]
 800b022:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800b026:	2b08      	cmp	r3, #8
 800b028:	d112      	bne.n	800b050 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b02a:	4b9d      	ldr	r3, [pc, #628]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b02c:	685b      	ldr	r3, [r3, #4]
 800b02e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b032:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b036:	d10b      	bne.n	800b050 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b038:	4b99      	ldr	r3, [pc, #612]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b040:	2b00      	cmp	r3, #0
 800b042:	d05b      	beq.n	800b0fc <HAL_RCC_OscConfig+0x108>
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	685b      	ldr	r3, [r3, #4]
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d157      	bne.n	800b0fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b04c:	2301      	movs	r3, #1
 800b04e:	e208      	b.n	800b462 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	685b      	ldr	r3, [r3, #4]
 800b054:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b058:	d106      	bne.n	800b068 <HAL_RCC_OscConfig+0x74>
 800b05a:	4b91      	ldr	r3, [pc, #580]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	4a90      	ldr	r2, [pc, #576]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b060:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b064:	6013      	str	r3, [r2, #0]
 800b066:	e01d      	b.n	800b0a4 <HAL_RCC_OscConfig+0xb0>
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	685b      	ldr	r3, [r3, #4]
 800b06c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b070:	d10c      	bne.n	800b08c <HAL_RCC_OscConfig+0x98>
 800b072:	4b8b      	ldr	r3, [pc, #556]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	4a8a      	ldr	r2, [pc, #552]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b078:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b07c:	6013      	str	r3, [r2, #0]
 800b07e:	4b88      	ldr	r3, [pc, #544]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	4a87      	ldr	r2, [pc, #540]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b084:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b088:	6013      	str	r3, [r2, #0]
 800b08a:	e00b      	b.n	800b0a4 <HAL_RCC_OscConfig+0xb0>
 800b08c:	4b84      	ldr	r3, [pc, #528]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	4a83      	ldr	r2, [pc, #524]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b092:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b096:	6013      	str	r3, [r2, #0]
 800b098:	4b81      	ldr	r3, [pc, #516]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	4a80      	ldr	r2, [pc, #512]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b09e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b0a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	685b      	ldr	r3, [r3, #4]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d013      	beq.n	800b0d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b0ac:	f7fd f80e 	bl	80080cc <HAL_GetTick>
 800b0b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b0b2:	e008      	b.n	800b0c6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b0b4:	f7fd f80a 	bl	80080cc <HAL_GetTick>
 800b0b8:	4602      	mov	r2, r0
 800b0ba:	693b      	ldr	r3, [r7, #16]
 800b0bc:	1ad3      	subs	r3, r2, r3
 800b0be:	2b64      	cmp	r3, #100	; 0x64
 800b0c0:	d901      	bls.n	800b0c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b0c2:	2303      	movs	r3, #3
 800b0c4:	e1cd      	b.n	800b462 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b0c6:	4b76      	ldr	r3, [pc, #472]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d0f0      	beq.n	800b0b4 <HAL_RCC_OscConfig+0xc0>
 800b0d2:	e014      	b.n	800b0fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b0d4:	f7fc fffa 	bl	80080cc <HAL_GetTick>
 800b0d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b0da:	e008      	b.n	800b0ee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b0dc:	f7fc fff6 	bl	80080cc <HAL_GetTick>
 800b0e0:	4602      	mov	r2, r0
 800b0e2:	693b      	ldr	r3, [r7, #16]
 800b0e4:	1ad3      	subs	r3, r2, r3
 800b0e6:	2b64      	cmp	r3, #100	; 0x64
 800b0e8:	d901      	bls.n	800b0ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b0ea:	2303      	movs	r3, #3
 800b0ec:	e1b9      	b.n	800b462 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b0ee:	4b6c      	ldr	r3, [pc, #432]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d1f0      	bne.n	800b0dc <HAL_RCC_OscConfig+0xe8>
 800b0fa:	e000      	b.n	800b0fe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b0fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	f003 0302 	and.w	r3, r3, #2
 800b106:	2b00      	cmp	r3, #0
 800b108:	d063      	beq.n	800b1d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800b10a:	4b65      	ldr	r3, [pc, #404]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b10c:	689b      	ldr	r3, [r3, #8]
 800b10e:	f003 030c 	and.w	r3, r3, #12
 800b112:	2b00      	cmp	r3, #0
 800b114:	d00b      	beq.n	800b12e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b116:	4b62      	ldr	r3, [pc, #392]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b118:	689b      	ldr	r3, [r3, #8]
 800b11a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800b11e:	2b08      	cmp	r3, #8
 800b120:	d11c      	bne.n	800b15c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b122:	4b5f      	ldr	r3, [pc, #380]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b124:	685b      	ldr	r3, [r3, #4]
 800b126:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d116      	bne.n	800b15c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b12e:	4b5c      	ldr	r3, [pc, #368]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	f003 0302 	and.w	r3, r3, #2
 800b136:	2b00      	cmp	r3, #0
 800b138:	d005      	beq.n	800b146 <HAL_RCC_OscConfig+0x152>
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	68db      	ldr	r3, [r3, #12]
 800b13e:	2b01      	cmp	r3, #1
 800b140:	d001      	beq.n	800b146 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800b142:	2301      	movs	r3, #1
 800b144:	e18d      	b.n	800b462 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b146:	4b56      	ldr	r3, [pc, #344]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	691b      	ldr	r3, [r3, #16]
 800b152:	00db      	lsls	r3, r3, #3
 800b154:	4952      	ldr	r1, [pc, #328]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b156:	4313      	orrs	r3, r2
 800b158:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b15a:	e03a      	b.n	800b1d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	68db      	ldr	r3, [r3, #12]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d020      	beq.n	800b1a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b164:	4b4f      	ldr	r3, [pc, #316]	; (800b2a4 <HAL_RCC_OscConfig+0x2b0>)
 800b166:	2201      	movs	r2, #1
 800b168:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b16a:	f7fc ffaf 	bl	80080cc <HAL_GetTick>
 800b16e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b170:	e008      	b.n	800b184 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b172:	f7fc ffab 	bl	80080cc <HAL_GetTick>
 800b176:	4602      	mov	r2, r0
 800b178:	693b      	ldr	r3, [r7, #16]
 800b17a:	1ad3      	subs	r3, r2, r3
 800b17c:	2b02      	cmp	r3, #2
 800b17e:	d901      	bls.n	800b184 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800b180:	2303      	movs	r3, #3
 800b182:	e16e      	b.n	800b462 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b184:	4b46      	ldr	r3, [pc, #280]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	f003 0302 	and.w	r3, r3, #2
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d0f0      	beq.n	800b172 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b190:	4b43      	ldr	r3, [pc, #268]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	691b      	ldr	r3, [r3, #16]
 800b19c:	00db      	lsls	r3, r3, #3
 800b19e:	4940      	ldr	r1, [pc, #256]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b1a0:	4313      	orrs	r3, r2
 800b1a2:	600b      	str	r3, [r1, #0]
 800b1a4:	e015      	b.n	800b1d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b1a6:	4b3f      	ldr	r3, [pc, #252]	; (800b2a4 <HAL_RCC_OscConfig+0x2b0>)
 800b1a8:	2200      	movs	r2, #0
 800b1aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1ac:	f7fc ff8e 	bl	80080cc <HAL_GetTick>
 800b1b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b1b2:	e008      	b.n	800b1c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b1b4:	f7fc ff8a 	bl	80080cc <HAL_GetTick>
 800b1b8:	4602      	mov	r2, r0
 800b1ba:	693b      	ldr	r3, [r7, #16]
 800b1bc:	1ad3      	subs	r3, r2, r3
 800b1be:	2b02      	cmp	r3, #2
 800b1c0:	d901      	bls.n	800b1c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800b1c2:	2303      	movs	r3, #3
 800b1c4:	e14d      	b.n	800b462 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b1c6:	4b36      	ldr	r3, [pc, #216]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	f003 0302 	and.w	r3, r3, #2
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d1f0      	bne.n	800b1b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	f003 0308 	and.w	r3, r3, #8
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d030      	beq.n	800b240 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	695b      	ldr	r3, [r3, #20]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d016      	beq.n	800b214 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b1e6:	4b30      	ldr	r3, [pc, #192]	; (800b2a8 <HAL_RCC_OscConfig+0x2b4>)
 800b1e8:	2201      	movs	r2, #1
 800b1ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b1ec:	f7fc ff6e 	bl	80080cc <HAL_GetTick>
 800b1f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b1f2:	e008      	b.n	800b206 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b1f4:	f7fc ff6a 	bl	80080cc <HAL_GetTick>
 800b1f8:	4602      	mov	r2, r0
 800b1fa:	693b      	ldr	r3, [r7, #16]
 800b1fc:	1ad3      	subs	r3, r2, r3
 800b1fe:	2b02      	cmp	r3, #2
 800b200:	d901      	bls.n	800b206 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800b202:	2303      	movs	r3, #3
 800b204:	e12d      	b.n	800b462 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b206:	4b26      	ldr	r3, [pc, #152]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b208:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b20a:	f003 0302 	and.w	r3, r3, #2
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d0f0      	beq.n	800b1f4 <HAL_RCC_OscConfig+0x200>
 800b212:	e015      	b.n	800b240 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b214:	4b24      	ldr	r3, [pc, #144]	; (800b2a8 <HAL_RCC_OscConfig+0x2b4>)
 800b216:	2200      	movs	r2, #0
 800b218:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b21a:	f7fc ff57 	bl	80080cc <HAL_GetTick>
 800b21e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b220:	e008      	b.n	800b234 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b222:	f7fc ff53 	bl	80080cc <HAL_GetTick>
 800b226:	4602      	mov	r2, r0
 800b228:	693b      	ldr	r3, [r7, #16]
 800b22a:	1ad3      	subs	r3, r2, r3
 800b22c:	2b02      	cmp	r3, #2
 800b22e:	d901      	bls.n	800b234 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800b230:	2303      	movs	r3, #3
 800b232:	e116      	b.n	800b462 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b234:	4b1a      	ldr	r3, [pc, #104]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b236:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b238:	f003 0302 	and.w	r3, r3, #2
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d1f0      	bne.n	800b222 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	f003 0304 	and.w	r3, r3, #4
 800b248:	2b00      	cmp	r3, #0
 800b24a:	f000 80a0 	beq.w	800b38e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b24e:	2300      	movs	r3, #0
 800b250:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b252:	4b13      	ldr	r3, [pc, #76]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d10f      	bne.n	800b27e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b25e:	2300      	movs	r3, #0
 800b260:	60fb      	str	r3, [r7, #12]
 800b262:	4b0f      	ldr	r3, [pc, #60]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b266:	4a0e      	ldr	r2, [pc, #56]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b268:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b26c:	6413      	str	r3, [r2, #64]	; 0x40
 800b26e:	4b0c      	ldr	r3, [pc, #48]	; (800b2a0 <HAL_RCC_OscConfig+0x2ac>)
 800b270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b272:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b276:	60fb      	str	r3, [r7, #12]
 800b278:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800b27a:	2301      	movs	r3, #1
 800b27c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b27e:	4b0b      	ldr	r3, [pc, #44]	; (800b2ac <HAL_RCC_OscConfig+0x2b8>)
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b286:	2b00      	cmp	r3, #0
 800b288:	d121      	bne.n	800b2ce <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800b28a:	4b08      	ldr	r3, [pc, #32]	; (800b2ac <HAL_RCC_OscConfig+0x2b8>)
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	4a07      	ldr	r2, [pc, #28]	; (800b2ac <HAL_RCC_OscConfig+0x2b8>)
 800b290:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b294:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b296:	f7fc ff19 	bl	80080cc <HAL_GetTick>
 800b29a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b29c:	e011      	b.n	800b2c2 <HAL_RCC_OscConfig+0x2ce>
 800b29e:	bf00      	nop
 800b2a0:	40023800 	.word	0x40023800
 800b2a4:	42470000 	.word	0x42470000
 800b2a8:	42470e80 	.word	0x42470e80
 800b2ac:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b2b0:	f7fc ff0c 	bl	80080cc <HAL_GetTick>
 800b2b4:	4602      	mov	r2, r0
 800b2b6:	693b      	ldr	r3, [r7, #16]
 800b2b8:	1ad3      	subs	r3, r2, r3
 800b2ba:	2b02      	cmp	r3, #2
 800b2bc:	d901      	bls.n	800b2c2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800b2be:	2303      	movs	r3, #3
 800b2c0:	e0cf      	b.n	800b462 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b2c2:	4b6a      	ldr	r3, [pc, #424]	; (800b46c <HAL_RCC_OscConfig+0x478>)
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d0f0      	beq.n	800b2b0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	689b      	ldr	r3, [r3, #8]
 800b2d2:	2b01      	cmp	r3, #1
 800b2d4:	d106      	bne.n	800b2e4 <HAL_RCC_OscConfig+0x2f0>
 800b2d6:	4b66      	ldr	r3, [pc, #408]	; (800b470 <HAL_RCC_OscConfig+0x47c>)
 800b2d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b2da:	4a65      	ldr	r2, [pc, #404]	; (800b470 <HAL_RCC_OscConfig+0x47c>)
 800b2dc:	f043 0301 	orr.w	r3, r3, #1
 800b2e0:	6713      	str	r3, [r2, #112]	; 0x70
 800b2e2:	e01c      	b.n	800b31e <HAL_RCC_OscConfig+0x32a>
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	689b      	ldr	r3, [r3, #8]
 800b2e8:	2b05      	cmp	r3, #5
 800b2ea:	d10c      	bne.n	800b306 <HAL_RCC_OscConfig+0x312>
 800b2ec:	4b60      	ldr	r3, [pc, #384]	; (800b470 <HAL_RCC_OscConfig+0x47c>)
 800b2ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b2f0:	4a5f      	ldr	r2, [pc, #380]	; (800b470 <HAL_RCC_OscConfig+0x47c>)
 800b2f2:	f043 0304 	orr.w	r3, r3, #4
 800b2f6:	6713      	str	r3, [r2, #112]	; 0x70
 800b2f8:	4b5d      	ldr	r3, [pc, #372]	; (800b470 <HAL_RCC_OscConfig+0x47c>)
 800b2fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b2fc:	4a5c      	ldr	r2, [pc, #368]	; (800b470 <HAL_RCC_OscConfig+0x47c>)
 800b2fe:	f043 0301 	orr.w	r3, r3, #1
 800b302:	6713      	str	r3, [r2, #112]	; 0x70
 800b304:	e00b      	b.n	800b31e <HAL_RCC_OscConfig+0x32a>
 800b306:	4b5a      	ldr	r3, [pc, #360]	; (800b470 <HAL_RCC_OscConfig+0x47c>)
 800b308:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b30a:	4a59      	ldr	r2, [pc, #356]	; (800b470 <HAL_RCC_OscConfig+0x47c>)
 800b30c:	f023 0301 	bic.w	r3, r3, #1
 800b310:	6713      	str	r3, [r2, #112]	; 0x70
 800b312:	4b57      	ldr	r3, [pc, #348]	; (800b470 <HAL_RCC_OscConfig+0x47c>)
 800b314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b316:	4a56      	ldr	r2, [pc, #344]	; (800b470 <HAL_RCC_OscConfig+0x47c>)
 800b318:	f023 0304 	bic.w	r3, r3, #4
 800b31c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	689b      	ldr	r3, [r3, #8]
 800b322:	2b00      	cmp	r3, #0
 800b324:	d015      	beq.n	800b352 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b326:	f7fc fed1 	bl	80080cc <HAL_GetTick>
 800b32a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b32c:	e00a      	b.n	800b344 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b32e:	f7fc fecd 	bl	80080cc <HAL_GetTick>
 800b332:	4602      	mov	r2, r0
 800b334:	693b      	ldr	r3, [r7, #16]
 800b336:	1ad3      	subs	r3, r2, r3
 800b338:	f241 3288 	movw	r2, #5000	; 0x1388
 800b33c:	4293      	cmp	r3, r2
 800b33e:	d901      	bls.n	800b344 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800b340:	2303      	movs	r3, #3
 800b342:	e08e      	b.n	800b462 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b344:	4b4a      	ldr	r3, [pc, #296]	; (800b470 <HAL_RCC_OscConfig+0x47c>)
 800b346:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b348:	f003 0302 	and.w	r3, r3, #2
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d0ee      	beq.n	800b32e <HAL_RCC_OscConfig+0x33a>
 800b350:	e014      	b.n	800b37c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b352:	f7fc febb 	bl	80080cc <HAL_GetTick>
 800b356:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b358:	e00a      	b.n	800b370 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b35a:	f7fc feb7 	bl	80080cc <HAL_GetTick>
 800b35e:	4602      	mov	r2, r0
 800b360:	693b      	ldr	r3, [r7, #16]
 800b362:	1ad3      	subs	r3, r2, r3
 800b364:	f241 3288 	movw	r2, #5000	; 0x1388
 800b368:	4293      	cmp	r3, r2
 800b36a:	d901      	bls.n	800b370 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800b36c:	2303      	movs	r3, #3
 800b36e:	e078      	b.n	800b462 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b370:	4b3f      	ldr	r3, [pc, #252]	; (800b470 <HAL_RCC_OscConfig+0x47c>)
 800b372:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b374:	f003 0302 	and.w	r3, r3, #2
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d1ee      	bne.n	800b35a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b37c:	7dfb      	ldrb	r3, [r7, #23]
 800b37e:	2b01      	cmp	r3, #1
 800b380:	d105      	bne.n	800b38e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b382:	4b3b      	ldr	r3, [pc, #236]	; (800b470 <HAL_RCC_OscConfig+0x47c>)
 800b384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b386:	4a3a      	ldr	r2, [pc, #232]	; (800b470 <HAL_RCC_OscConfig+0x47c>)
 800b388:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b38c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	699b      	ldr	r3, [r3, #24]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d064      	beq.n	800b460 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b396:	4b36      	ldr	r3, [pc, #216]	; (800b470 <HAL_RCC_OscConfig+0x47c>)
 800b398:	689b      	ldr	r3, [r3, #8]
 800b39a:	f003 030c 	and.w	r3, r3, #12
 800b39e:	2b08      	cmp	r3, #8
 800b3a0:	d05c      	beq.n	800b45c <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	699b      	ldr	r3, [r3, #24]
 800b3a6:	2b02      	cmp	r3, #2
 800b3a8:	d141      	bne.n	800b42e <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b3aa:	4b32      	ldr	r3, [pc, #200]	; (800b474 <HAL_RCC_OscConfig+0x480>)
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b3b0:	f7fc fe8c 	bl	80080cc <HAL_GetTick>
 800b3b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b3b6:	e008      	b.n	800b3ca <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b3b8:	f7fc fe88 	bl	80080cc <HAL_GetTick>
 800b3bc:	4602      	mov	r2, r0
 800b3be:	693b      	ldr	r3, [r7, #16]
 800b3c0:	1ad3      	subs	r3, r2, r3
 800b3c2:	2b02      	cmp	r3, #2
 800b3c4:	d901      	bls.n	800b3ca <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 800b3c6:	2303      	movs	r3, #3
 800b3c8:	e04b      	b.n	800b462 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b3ca:	4b29      	ldr	r3, [pc, #164]	; (800b470 <HAL_RCC_OscConfig+0x47c>)
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d1f0      	bne.n	800b3b8 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	69da      	ldr	r2, [r3, #28]
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	6a1b      	ldr	r3, [r3, #32]
 800b3de:	431a      	orrs	r2, r3
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3e4:	019b      	lsls	r3, r3, #6
 800b3e6:	431a      	orrs	r2, r3
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3ec:	085b      	lsrs	r3, r3, #1
 800b3ee:	3b01      	subs	r3, #1
 800b3f0:	041b      	lsls	r3, r3, #16
 800b3f2:	431a      	orrs	r2, r3
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3f8:	061b      	lsls	r3, r3, #24
 800b3fa:	491d      	ldr	r1, [pc, #116]	; (800b470 <HAL_RCC_OscConfig+0x47c>)
 800b3fc:	4313      	orrs	r3, r2
 800b3fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b400:	4b1c      	ldr	r3, [pc, #112]	; (800b474 <HAL_RCC_OscConfig+0x480>)
 800b402:	2201      	movs	r2, #1
 800b404:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b406:	f7fc fe61 	bl	80080cc <HAL_GetTick>
 800b40a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b40c:	e008      	b.n	800b420 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b40e:	f7fc fe5d 	bl	80080cc <HAL_GetTick>
 800b412:	4602      	mov	r2, r0
 800b414:	693b      	ldr	r3, [r7, #16]
 800b416:	1ad3      	subs	r3, r2, r3
 800b418:	2b02      	cmp	r3, #2
 800b41a:	d901      	bls.n	800b420 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800b41c:	2303      	movs	r3, #3
 800b41e:	e020      	b.n	800b462 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b420:	4b13      	ldr	r3, [pc, #76]	; (800b470 <HAL_RCC_OscConfig+0x47c>)
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d0f0      	beq.n	800b40e <HAL_RCC_OscConfig+0x41a>
 800b42c:	e018      	b.n	800b460 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b42e:	4b11      	ldr	r3, [pc, #68]	; (800b474 <HAL_RCC_OscConfig+0x480>)
 800b430:	2200      	movs	r2, #0
 800b432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b434:	f7fc fe4a 	bl	80080cc <HAL_GetTick>
 800b438:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b43a:	e008      	b.n	800b44e <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b43c:	f7fc fe46 	bl	80080cc <HAL_GetTick>
 800b440:	4602      	mov	r2, r0
 800b442:	693b      	ldr	r3, [r7, #16]
 800b444:	1ad3      	subs	r3, r2, r3
 800b446:	2b02      	cmp	r3, #2
 800b448:	d901      	bls.n	800b44e <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800b44a:	2303      	movs	r3, #3
 800b44c:	e009      	b.n	800b462 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b44e:	4b08      	ldr	r3, [pc, #32]	; (800b470 <HAL_RCC_OscConfig+0x47c>)
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b456:	2b00      	cmp	r3, #0
 800b458:	d1f0      	bne.n	800b43c <HAL_RCC_OscConfig+0x448>
 800b45a:	e001      	b.n	800b460 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800b45c:	2301      	movs	r3, #1
 800b45e:	e000      	b.n	800b462 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800b460:	2300      	movs	r3, #0
}
 800b462:	4618      	mov	r0, r3
 800b464:	3718      	adds	r7, #24
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}
 800b46a:	bf00      	nop
 800b46c:	40007000 	.word	0x40007000
 800b470:	40023800 	.word	0x40023800
 800b474:	42470060 	.word	0x42470060

0800b478 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b084      	sub	sp, #16
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
 800b480:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d101      	bne.n	800b48c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b488:	2301      	movs	r3, #1
 800b48a:	e0ca      	b.n	800b622 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b48c:	4b67      	ldr	r3, [pc, #412]	; (800b62c <HAL_RCC_ClockConfig+0x1b4>)
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	f003 030f 	and.w	r3, r3, #15
 800b494:	683a      	ldr	r2, [r7, #0]
 800b496:	429a      	cmp	r2, r3
 800b498:	d90c      	bls.n	800b4b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b49a:	4b64      	ldr	r3, [pc, #400]	; (800b62c <HAL_RCC_ClockConfig+0x1b4>)
 800b49c:	683a      	ldr	r2, [r7, #0]
 800b49e:	b2d2      	uxtb	r2, r2
 800b4a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b4a2:	4b62      	ldr	r3, [pc, #392]	; (800b62c <HAL_RCC_ClockConfig+0x1b4>)
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	f003 030f 	and.w	r3, r3, #15
 800b4aa:	683a      	ldr	r2, [r7, #0]
 800b4ac:	429a      	cmp	r2, r3
 800b4ae:	d001      	beq.n	800b4b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800b4b0:	2301      	movs	r3, #1
 800b4b2:	e0b6      	b.n	800b622 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	f003 0302 	and.w	r3, r3, #2
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d020      	beq.n	800b502 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	f003 0304 	and.w	r3, r3, #4
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d005      	beq.n	800b4d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b4cc:	4b58      	ldr	r3, [pc, #352]	; (800b630 <HAL_RCC_ClockConfig+0x1b8>)
 800b4ce:	689b      	ldr	r3, [r3, #8]
 800b4d0:	4a57      	ldr	r2, [pc, #348]	; (800b630 <HAL_RCC_ClockConfig+0x1b8>)
 800b4d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800b4d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	f003 0308 	and.w	r3, r3, #8
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d005      	beq.n	800b4f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b4e4:	4b52      	ldr	r3, [pc, #328]	; (800b630 <HAL_RCC_ClockConfig+0x1b8>)
 800b4e6:	689b      	ldr	r3, [r3, #8]
 800b4e8:	4a51      	ldr	r2, [pc, #324]	; (800b630 <HAL_RCC_ClockConfig+0x1b8>)
 800b4ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800b4ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b4f0:	4b4f      	ldr	r3, [pc, #316]	; (800b630 <HAL_RCC_ClockConfig+0x1b8>)
 800b4f2:	689b      	ldr	r3, [r3, #8]
 800b4f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	689b      	ldr	r3, [r3, #8]
 800b4fc:	494c      	ldr	r1, [pc, #304]	; (800b630 <HAL_RCC_ClockConfig+0x1b8>)
 800b4fe:	4313      	orrs	r3, r2
 800b500:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	f003 0301 	and.w	r3, r3, #1
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d044      	beq.n	800b598 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	685b      	ldr	r3, [r3, #4]
 800b512:	2b01      	cmp	r3, #1
 800b514:	d107      	bne.n	800b526 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b516:	4b46      	ldr	r3, [pc, #280]	; (800b630 <HAL_RCC_ClockConfig+0x1b8>)
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d119      	bne.n	800b556 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b522:	2301      	movs	r3, #1
 800b524:	e07d      	b.n	800b622 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	685b      	ldr	r3, [r3, #4]
 800b52a:	2b02      	cmp	r3, #2
 800b52c:	d003      	beq.n	800b536 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b532:	2b03      	cmp	r3, #3
 800b534:	d107      	bne.n	800b546 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b536:	4b3e      	ldr	r3, [pc, #248]	; (800b630 <HAL_RCC_ClockConfig+0x1b8>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d109      	bne.n	800b556 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b542:	2301      	movs	r3, #1
 800b544:	e06d      	b.n	800b622 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b546:	4b3a      	ldr	r3, [pc, #232]	; (800b630 <HAL_RCC_ClockConfig+0x1b8>)
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	f003 0302 	and.w	r3, r3, #2
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d101      	bne.n	800b556 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b552:	2301      	movs	r3, #1
 800b554:	e065      	b.n	800b622 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b556:	4b36      	ldr	r3, [pc, #216]	; (800b630 <HAL_RCC_ClockConfig+0x1b8>)
 800b558:	689b      	ldr	r3, [r3, #8]
 800b55a:	f023 0203 	bic.w	r2, r3, #3
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	685b      	ldr	r3, [r3, #4]
 800b562:	4933      	ldr	r1, [pc, #204]	; (800b630 <HAL_RCC_ClockConfig+0x1b8>)
 800b564:	4313      	orrs	r3, r2
 800b566:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b568:	f7fc fdb0 	bl	80080cc <HAL_GetTick>
 800b56c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b56e:	e00a      	b.n	800b586 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b570:	f7fc fdac 	bl	80080cc <HAL_GetTick>
 800b574:	4602      	mov	r2, r0
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	1ad3      	subs	r3, r2, r3
 800b57a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b57e:	4293      	cmp	r3, r2
 800b580:	d901      	bls.n	800b586 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800b582:	2303      	movs	r3, #3
 800b584:	e04d      	b.n	800b622 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b586:	4b2a      	ldr	r3, [pc, #168]	; (800b630 <HAL_RCC_ClockConfig+0x1b8>)
 800b588:	689b      	ldr	r3, [r3, #8]
 800b58a:	f003 020c 	and.w	r2, r3, #12
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	685b      	ldr	r3, [r3, #4]
 800b592:	009b      	lsls	r3, r3, #2
 800b594:	429a      	cmp	r2, r3
 800b596:	d1eb      	bne.n	800b570 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b598:	4b24      	ldr	r3, [pc, #144]	; (800b62c <HAL_RCC_ClockConfig+0x1b4>)
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	f003 030f 	and.w	r3, r3, #15
 800b5a0:	683a      	ldr	r2, [r7, #0]
 800b5a2:	429a      	cmp	r2, r3
 800b5a4:	d20c      	bcs.n	800b5c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b5a6:	4b21      	ldr	r3, [pc, #132]	; (800b62c <HAL_RCC_ClockConfig+0x1b4>)
 800b5a8:	683a      	ldr	r2, [r7, #0]
 800b5aa:	b2d2      	uxtb	r2, r2
 800b5ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b5ae:	4b1f      	ldr	r3, [pc, #124]	; (800b62c <HAL_RCC_ClockConfig+0x1b4>)
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	f003 030f 	and.w	r3, r3, #15
 800b5b6:	683a      	ldr	r2, [r7, #0]
 800b5b8:	429a      	cmp	r2, r3
 800b5ba:	d001      	beq.n	800b5c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800b5bc:	2301      	movs	r3, #1
 800b5be:	e030      	b.n	800b622 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	f003 0304 	and.w	r3, r3, #4
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d008      	beq.n	800b5de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b5cc:	4b18      	ldr	r3, [pc, #96]	; (800b630 <HAL_RCC_ClockConfig+0x1b8>)
 800b5ce:	689b      	ldr	r3, [r3, #8]
 800b5d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	68db      	ldr	r3, [r3, #12]
 800b5d8:	4915      	ldr	r1, [pc, #84]	; (800b630 <HAL_RCC_ClockConfig+0x1b8>)
 800b5da:	4313      	orrs	r3, r2
 800b5dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	f003 0308 	and.w	r3, r3, #8
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d009      	beq.n	800b5fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b5ea:	4b11      	ldr	r3, [pc, #68]	; (800b630 <HAL_RCC_ClockConfig+0x1b8>)
 800b5ec:	689b      	ldr	r3, [r3, #8]
 800b5ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	691b      	ldr	r3, [r3, #16]
 800b5f6:	00db      	lsls	r3, r3, #3
 800b5f8:	490d      	ldr	r1, [pc, #52]	; (800b630 <HAL_RCC_ClockConfig+0x1b8>)
 800b5fa:	4313      	orrs	r3, r2
 800b5fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800b5fe:	f000 f81d 	bl	800b63c <HAL_RCC_GetSysClockFreq>
 800b602:	4601      	mov	r1, r0
 800b604:	4b0a      	ldr	r3, [pc, #40]	; (800b630 <HAL_RCC_ClockConfig+0x1b8>)
 800b606:	689b      	ldr	r3, [r3, #8]
 800b608:	091b      	lsrs	r3, r3, #4
 800b60a:	f003 030f 	and.w	r3, r3, #15
 800b60e:	4a09      	ldr	r2, [pc, #36]	; (800b634 <HAL_RCC_ClockConfig+0x1bc>)
 800b610:	5cd3      	ldrb	r3, [r2, r3]
 800b612:	fa21 f303 	lsr.w	r3, r1, r3
 800b616:	4a08      	ldr	r2, [pc, #32]	; (800b638 <HAL_RCC_ClockConfig+0x1c0>)
 800b618:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800b61a:	2000      	movs	r0, #0
 800b61c:	f7fc fd12 	bl	8008044 <HAL_InitTick>

  return HAL_OK;
 800b620:	2300      	movs	r3, #0
}
 800b622:	4618      	mov	r0, r3
 800b624:	3710      	adds	r7, #16
 800b626:	46bd      	mov	sp, r7
 800b628:	bd80      	pop	{r7, pc}
 800b62a:	bf00      	nop
 800b62c:	40023c00 	.word	0x40023c00
 800b630:	40023800 	.word	0x40023800
 800b634:	08013e94 	.word	0x08013e94
 800b638:	2000001c 	.word	0x2000001c

0800b63c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b63c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b63e:	b085      	sub	sp, #20
 800b640:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800b642:	2300      	movs	r3, #0
 800b644:	607b      	str	r3, [r7, #4]
 800b646:	2300      	movs	r3, #0
 800b648:	60fb      	str	r3, [r7, #12]
 800b64a:	2300      	movs	r3, #0
 800b64c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800b64e:	2300      	movs	r3, #0
 800b650:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b652:	4b63      	ldr	r3, [pc, #396]	; (800b7e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800b654:	689b      	ldr	r3, [r3, #8]
 800b656:	f003 030c 	and.w	r3, r3, #12
 800b65a:	2b04      	cmp	r3, #4
 800b65c:	d007      	beq.n	800b66e <HAL_RCC_GetSysClockFreq+0x32>
 800b65e:	2b08      	cmp	r3, #8
 800b660:	d008      	beq.n	800b674 <HAL_RCC_GetSysClockFreq+0x38>
 800b662:	2b00      	cmp	r3, #0
 800b664:	f040 80b4 	bne.w	800b7d0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b668:	4b5e      	ldr	r3, [pc, #376]	; (800b7e4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800b66a:	60bb      	str	r3, [r7, #8]
       break;
 800b66c:	e0b3      	b.n	800b7d6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b66e:	4b5e      	ldr	r3, [pc, #376]	; (800b7e8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800b670:	60bb      	str	r3, [r7, #8]
      break;
 800b672:	e0b0      	b.n	800b7d6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b674:	4b5a      	ldr	r3, [pc, #360]	; (800b7e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800b676:	685b      	ldr	r3, [r3, #4]
 800b678:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b67c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b67e:	4b58      	ldr	r3, [pc, #352]	; (800b7e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800b680:	685b      	ldr	r3, [r3, #4]
 800b682:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b686:	2b00      	cmp	r3, #0
 800b688:	d04a      	beq.n	800b720 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b68a:	4b55      	ldr	r3, [pc, #340]	; (800b7e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800b68c:	685b      	ldr	r3, [r3, #4]
 800b68e:	099b      	lsrs	r3, r3, #6
 800b690:	f04f 0400 	mov.w	r4, #0
 800b694:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b698:	f04f 0200 	mov.w	r2, #0
 800b69c:	ea03 0501 	and.w	r5, r3, r1
 800b6a0:	ea04 0602 	and.w	r6, r4, r2
 800b6a4:	4629      	mov	r1, r5
 800b6a6:	4632      	mov	r2, r6
 800b6a8:	f04f 0300 	mov.w	r3, #0
 800b6ac:	f04f 0400 	mov.w	r4, #0
 800b6b0:	0154      	lsls	r4, r2, #5
 800b6b2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b6b6:	014b      	lsls	r3, r1, #5
 800b6b8:	4619      	mov	r1, r3
 800b6ba:	4622      	mov	r2, r4
 800b6bc:	1b49      	subs	r1, r1, r5
 800b6be:	eb62 0206 	sbc.w	r2, r2, r6
 800b6c2:	f04f 0300 	mov.w	r3, #0
 800b6c6:	f04f 0400 	mov.w	r4, #0
 800b6ca:	0194      	lsls	r4, r2, #6
 800b6cc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b6d0:	018b      	lsls	r3, r1, #6
 800b6d2:	1a5b      	subs	r3, r3, r1
 800b6d4:	eb64 0402 	sbc.w	r4, r4, r2
 800b6d8:	f04f 0100 	mov.w	r1, #0
 800b6dc:	f04f 0200 	mov.w	r2, #0
 800b6e0:	00e2      	lsls	r2, r4, #3
 800b6e2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b6e6:	00d9      	lsls	r1, r3, #3
 800b6e8:	460b      	mov	r3, r1
 800b6ea:	4614      	mov	r4, r2
 800b6ec:	195b      	adds	r3, r3, r5
 800b6ee:	eb44 0406 	adc.w	r4, r4, r6
 800b6f2:	f04f 0100 	mov.w	r1, #0
 800b6f6:	f04f 0200 	mov.w	r2, #0
 800b6fa:	0262      	lsls	r2, r4, #9
 800b6fc:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800b700:	0259      	lsls	r1, r3, #9
 800b702:	460b      	mov	r3, r1
 800b704:	4614      	mov	r4, r2
 800b706:	4618      	mov	r0, r3
 800b708:	4621      	mov	r1, r4
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	f04f 0400 	mov.w	r4, #0
 800b710:	461a      	mov	r2, r3
 800b712:	4623      	mov	r3, r4
 800b714:	f7f5 fac8 	bl	8000ca8 <__aeabi_uldivmod>
 800b718:	4603      	mov	r3, r0
 800b71a:	460c      	mov	r4, r1
 800b71c:	60fb      	str	r3, [r7, #12]
 800b71e:	e049      	b.n	800b7b4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b720:	4b2f      	ldr	r3, [pc, #188]	; (800b7e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800b722:	685b      	ldr	r3, [r3, #4]
 800b724:	099b      	lsrs	r3, r3, #6
 800b726:	f04f 0400 	mov.w	r4, #0
 800b72a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b72e:	f04f 0200 	mov.w	r2, #0
 800b732:	ea03 0501 	and.w	r5, r3, r1
 800b736:	ea04 0602 	and.w	r6, r4, r2
 800b73a:	4629      	mov	r1, r5
 800b73c:	4632      	mov	r2, r6
 800b73e:	f04f 0300 	mov.w	r3, #0
 800b742:	f04f 0400 	mov.w	r4, #0
 800b746:	0154      	lsls	r4, r2, #5
 800b748:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b74c:	014b      	lsls	r3, r1, #5
 800b74e:	4619      	mov	r1, r3
 800b750:	4622      	mov	r2, r4
 800b752:	1b49      	subs	r1, r1, r5
 800b754:	eb62 0206 	sbc.w	r2, r2, r6
 800b758:	f04f 0300 	mov.w	r3, #0
 800b75c:	f04f 0400 	mov.w	r4, #0
 800b760:	0194      	lsls	r4, r2, #6
 800b762:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b766:	018b      	lsls	r3, r1, #6
 800b768:	1a5b      	subs	r3, r3, r1
 800b76a:	eb64 0402 	sbc.w	r4, r4, r2
 800b76e:	f04f 0100 	mov.w	r1, #0
 800b772:	f04f 0200 	mov.w	r2, #0
 800b776:	00e2      	lsls	r2, r4, #3
 800b778:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b77c:	00d9      	lsls	r1, r3, #3
 800b77e:	460b      	mov	r3, r1
 800b780:	4614      	mov	r4, r2
 800b782:	195b      	adds	r3, r3, r5
 800b784:	eb44 0406 	adc.w	r4, r4, r6
 800b788:	f04f 0100 	mov.w	r1, #0
 800b78c:	f04f 0200 	mov.w	r2, #0
 800b790:	02a2      	lsls	r2, r4, #10
 800b792:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800b796:	0299      	lsls	r1, r3, #10
 800b798:	460b      	mov	r3, r1
 800b79a:	4614      	mov	r4, r2
 800b79c:	4618      	mov	r0, r3
 800b79e:	4621      	mov	r1, r4
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	f04f 0400 	mov.w	r4, #0
 800b7a6:	461a      	mov	r2, r3
 800b7a8:	4623      	mov	r3, r4
 800b7aa:	f7f5 fa7d 	bl	8000ca8 <__aeabi_uldivmod>
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	460c      	mov	r4, r1
 800b7b2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800b7b4:	4b0a      	ldr	r3, [pc, #40]	; (800b7e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800b7b6:	685b      	ldr	r3, [r3, #4]
 800b7b8:	0c1b      	lsrs	r3, r3, #16
 800b7ba:	f003 0303 	and.w	r3, r3, #3
 800b7be:	3301      	adds	r3, #1
 800b7c0:	005b      	lsls	r3, r3, #1
 800b7c2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800b7c4:	68fa      	ldr	r2, [r7, #12]
 800b7c6:	683b      	ldr	r3, [r7, #0]
 800b7c8:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7cc:	60bb      	str	r3, [r7, #8]
      break;
 800b7ce:	e002      	b.n	800b7d6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b7d0:	4b04      	ldr	r3, [pc, #16]	; (800b7e4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800b7d2:	60bb      	str	r3, [r7, #8]
      break;
 800b7d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b7d6:	68bb      	ldr	r3, [r7, #8]
}
 800b7d8:	4618      	mov	r0, r3
 800b7da:	3714      	adds	r7, #20
 800b7dc:	46bd      	mov	sp, r7
 800b7de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7e0:	40023800 	.word	0x40023800
 800b7e4:	00f42400 	.word	0x00f42400
 800b7e8:	007a1200 	.word	0x007a1200

0800b7ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b7ec:	b480      	push	{r7}
 800b7ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b7f0:	4b03      	ldr	r3, [pc, #12]	; (800b800 <HAL_RCC_GetHCLKFreq+0x14>)
 800b7f2:	681b      	ldr	r3, [r3, #0]
}
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fc:	4770      	bx	lr
 800b7fe:	bf00      	nop
 800b800:	2000001c 	.word	0x2000001c

0800b804 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b804:	b580      	push	{r7, lr}
 800b806:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b808:	f7ff fff0 	bl	800b7ec <HAL_RCC_GetHCLKFreq>
 800b80c:	4601      	mov	r1, r0
 800b80e:	4b05      	ldr	r3, [pc, #20]	; (800b824 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b810:	689b      	ldr	r3, [r3, #8]
 800b812:	0a9b      	lsrs	r3, r3, #10
 800b814:	f003 0307 	and.w	r3, r3, #7
 800b818:	4a03      	ldr	r2, [pc, #12]	; (800b828 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b81a:	5cd3      	ldrb	r3, [r2, r3]
 800b81c:	fa21 f303 	lsr.w	r3, r1, r3
}
 800b820:	4618      	mov	r0, r3
 800b822:	bd80      	pop	{r7, pc}
 800b824:	40023800 	.word	0x40023800
 800b828:	08013ea4 	.word	0x08013ea4

0800b82c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800b830:	f7ff ffdc 	bl	800b7ec <HAL_RCC_GetHCLKFreq>
 800b834:	4601      	mov	r1, r0
 800b836:	4b05      	ldr	r3, [pc, #20]	; (800b84c <HAL_RCC_GetPCLK2Freq+0x20>)
 800b838:	689b      	ldr	r3, [r3, #8]
 800b83a:	0b5b      	lsrs	r3, r3, #13
 800b83c:	f003 0307 	and.w	r3, r3, #7
 800b840:	4a03      	ldr	r2, [pc, #12]	; (800b850 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b842:	5cd3      	ldrb	r3, [r2, r3]
 800b844:	fa21 f303 	lsr.w	r3, r1, r3
}
 800b848:	4618      	mov	r0, r3
 800b84a:	bd80      	pop	{r7, pc}
 800b84c:	40023800 	.word	0x40023800
 800b850:	08013ea4 	.word	0x08013ea4

0800b854 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b854:	b580      	push	{r7, lr}
 800b856:	b086      	sub	sp, #24
 800b858:	af00      	add	r7, sp, #0
 800b85a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b85c:	2300      	movs	r3, #0
 800b85e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800b860:	2300      	movs	r3, #0
 800b862:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	f003 0301 	and.w	r3, r3, #1
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d105      	bne.n	800b87c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d035      	beq.n	800b8e8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800b87c:	4b62      	ldr	r3, [pc, #392]	; (800ba08 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b87e:	2200      	movs	r2, #0
 800b880:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b882:	f7fc fc23 	bl	80080cc <HAL_GetTick>
 800b886:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b888:	e008      	b.n	800b89c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b88a:	f7fc fc1f 	bl	80080cc <HAL_GetTick>
 800b88e:	4602      	mov	r2, r0
 800b890:	697b      	ldr	r3, [r7, #20]
 800b892:	1ad3      	subs	r3, r2, r3
 800b894:	2b02      	cmp	r3, #2
 800b896:	d901      	bls.n	800b89c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b898:	2303      	movs	r3, #3
 800b89a:	e0b0      	b.n	800b9fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b89c:	4b5b      	ldr	r3, [pc, #364]	; (800ba0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d1f0      	bne.n	800b88a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	685b      	ldr	r3, [r3, #4]
 800b8ac:	019a      	lsls	r2, r3, #6
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	689b      	ldr	r3, [r3, #8]
 800b8b2:	071b      	lsls	r3, r3, #28
 800b8b4:	4955      	ldr	r1, [pc, #340]	; (800ba0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b8b6:	4313      	orrs	r3, r2
 800b8b8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800b8bc:	4b52      	ldr	r3, [pc, #328]	; (800ba08 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b8be:	2201      	movs	r2, #1
 800b8c0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b8c2:	f7fc fc03 	bl	80080cc <HAL_GetTick>
 800b8c6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b8c8:	e008      	b.n	800b8dc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b8ca:	f7fc fbff 	bl	80080cc <HAL_GetTick>
 800b8ce:	4602      	mov	r2, r0
 800b8d0:	697b      	ldr	r3, [r7, #20]
 800b8d2:	1ad3      	subs	r3, r2, r3
 800b8d4:	2b02      	cmp	r3, #2
 800b8d6:	d901      	bls.n	800b8dc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b8d8:	2303      	movs	r3, #3
 800b8da:	e090      	b.n	800b9fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b8dc:	4b4b      	ldr	r3, [pc, #300]	; (800ba0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d0f0      	beq.n	800b8ca <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	f003 0302 	and.w	r3, r3, #2
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	f000 8083 	beq.w	800b9fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	60fb      	str	r3, [r7, #12]
 800b8fa:	4b44      	ldr	r3, [pc, #272]	; (800ba0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b8fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8fe:	4a43      	ldr	r2, [pc, #268]	; (800ba0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b900:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b904:	6413      	str	r3, [r2, #64]	; 0x40
 800b906:	4b41      	ldr	r3, [pc, #260]	; (800ba0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b90a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b90e:	60fb      	str	r3, [r7, #12]
 800b910:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800b912:	4b3f      	ldr	r3, [pc, #252]	; (800ba10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	4a3e      	ldr	r2, [pc, #248]	; (800ba10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b918:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b91c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b91e:	f7fc fbd5 	bl	80080cc <HAL_GetTick>
 800b922:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b924:	e008      	b.n	800b938 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800b926:	f7fc fbd1 	bl	80080cc <HAL_GetTick>
 800b92a:	4602      	mov	r2, r0
 800b92c:	697b      	ldr	r3, [r7, #20]
 800b92e:	1ad3      	subs	r3, r2, r3
 800b930:	2b02      	cmp	r3, #2
 800b932:	d901      	bls.n	800b938 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800b934:	2303      	movs	r3, #3
 800b936:	e062      	b.n	800b9fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b938:	4b35      	ldr	r3, [pc, #212]	; (800ba10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b940:	2b00      	cmp	r3, #0
 800b942:	d0f0      	beq.n	800b926 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b944:	4b31      	ldr	r3, [pc, #196]	; (800ba0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b946:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b948:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b94c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b94e:	693b      	ldr	r3, [r7, #16]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d02f      	beq.n	800b9b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	68db      	ldr	r3, [r3, #12]
 800b958:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b95c:	693a      	ldr	r2, [r7, #16]
 800b95e:	429a      	cmp	r2, r3
 800b960:	d028      	beq.n	800b9b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b962:	4b2a      	ldr	r3, [pc, #168]	; (800ba0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b964:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b966:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b96a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b96c:	4b29      	ldr	r3, [pc, #164]	; (800ba14 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b96e:	2201      	movs	r2, #1
 800b970:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b972:	4b28      	ldr	r3, [pc, #160]	; (800ba14 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b974:	2200      	movs	r2, #0
 800b976:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800b978:	4a24      	ldr	r2, [pc, #144]	; (800ba0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b97a:	693b      	ldr	r3, [r7, #16]
 800b97c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b97e:	4b23      	ldr	r3, [pc, #140]	; (800ba0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b980:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b982:	f003 0301 	and.w	r3, r3, #1
 800b986:	2b01      	cmp	r3, #1
 800b988:	d114      	bne.n	800b9b4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800b98a:	f7fc fb9f 	bl	80080cc <HAL_GetTick>
 800b98e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b990:	e00a      	b.n	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b992:	f7fc fb9b 	bl	80080cc <HAL_GetTick>
 800b996:	4602      	mov	r2, r0
 800b998:	697b      	ldr	r3, [r7, #20]
 800b99a:	1ad3      	subs	r3, r2, r3
 800b99c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b9a0:	4293      	cmp	r3, r2
 800b9a2:	d901      	bls.n	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800b9a4:	2303      	movs	r3, #3
 800b9a6:	e02a      	b.n	800b9fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b9a8:	4b18      	ldr	r3, [pc, #96]	; (800ba0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b9aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b9ac:	f003 0302 	and.w	r3, r3, #2
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d0ee      	beq.n	800b992 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	68db      	ldr	r3, [r3, #12]
 800b9b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b9bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b9c0:	d10d      	bne.n	800b9de <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800b9c2:	4b12      	ldr	r3, [pc, #72]	; (800ba0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b9c4:	689b      	ldr	r3, [r3, #8]
 800b9c6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	68db      	ldr	r3, [r3, #12]
 800b9ce:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800b9d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b9d6:	490d      	ldr	r1, [pc, #52]	; (800ba0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b9d8:	4313      	orrs	r3, r2
 800b9da:	608b      	str	r3, [r1, #8]
 800b9dc:	e005      	b.n	800b9ea <HAL_RCCEx_PeriphCLKConfig+0x196>
 800b9de:	4b0b      	ldr	r3, [pc, #44]	; (800ba0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b9e0:	689b      	ldr	r3, [r3, #8]
 800b9e2:	4a0a      	ldr	r2, [pc, #40]	; (800ba0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b9e4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800b9e8:	6093      	str	r3, [r2, #8]
 800b9ea:	4b08      	ldr	r3, [pc, #32]	; (800ba0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b9ec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	68db      	ldr	r3, [r3, #12]
 800b9f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b9f6:	4905      	ldr	r1, [pc, #20]	; (800ba0c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b9f8:	4313      	orrs	r3, r2
 800b9fa:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800b9fc:	2300      	movs	r3, #0
}
 800b9fe:	4618      	mov	r0, r3
 800ba00:	3718      	adds	r7, #24
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}
 800ba06:	bf00      	nop
 800ba08:	42470068 	.word	0x42470068
 800ba0c:	40023800 	.word	0x40023800
 800ba10:	40007000 	.word	0x40007000
 800ba14:	42470e40 	.word	0x42470e40

0800ba18 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800ba18:	b480      	push	{r7}
 800ba1a:	b087      	sub	sp, #28
 800ba1c:	af00      	add	r7, sp, #0
 800ba1e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800ba20:	2300      	movs	r3, #0
 800ba22:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800ba24:	2300      	movs	r3, #0
 800ba26:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800ba28:	2300      	movs	r3, #0
 800ba2a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800ba2c:	2300      	movs	r3, #0
 800ba2e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2b01      	cmp	r3, #1
 800ba34:	d13d      	bne.n	800bab2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800ba36:	4b22      	ldr	r3, [pc, #136]	; (800bac0 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800ba38:	689b      	ldr	r3, [r3, #8]
 800ba3a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ba3e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d004      	beq.n	800ba50 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800ba46:	2b01      	cmp	r3, #1
 800ba48:	d12f      	bne.n	800baaa <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800ba4a:	4b1e      	ldr	r3, [pc, #120]	; (800bac4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800ba4c:	617b      	str	r3, [r7, #20]
          break;
 800ba4e:	e02f      	b.n	800bab0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800ba50:	4b1b      	ldr	r3, [pc, #108]	; (800bac0 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800ba52:	685b      	ldr	r3, [r3, #4]
 800ba54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ba58:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ba5c:	d108      	bne.n	800ba70 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800ba5e:	4b18      	ldr	r3, [pc, #96]	; (800bac0 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800ba60:	685b      	ldr	r3, [r3, #4]
 800ba62:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ba66:	4a18      	ldr	r2, [pc, #96]	; (800bac8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800ba68:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba6c:	613b      	str	r3, [r7, #16]
 800ba6e:	e007      	b.n	800ba80 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800ba70:	4b13      	ldr	r3, [pc, #76]	; (800bac0 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800ba72:	685b      	ldr	r3, [r3, #4]
 800ba74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ba78:	4a14      	ldr	r2, [pc, #80]	; (800bacc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800ba7a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba7e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800ba80:	4b0f      	ldr	r3, [pc, #60]	; (800bac0 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800ba82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ba86:	099b      	lsrs	r3, r3, #6
 800ba88:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ba8c:	693b      	ldr	r3, [r7, #16]
 800ba8e:	fb02 f303 	mul.w	r3, r2, r3
 800ba92:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800ba94:	4b0a      	ldr	r3, [pc, #40]	; (800bac0 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800ba96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ba9a:	0f1b      	lsrs	r3, r3, #28
 800ba9c:	f003 0307 	and.w	r3, r3, #7
 800baa0:	68ba      	ldr	r2, [r7, #8]
 800baa2:	fbb2 f3f3 	udiv	r3, r2, r3
 800baa6:	617b      	str	r3, [r7, #20]
          break;
 800baa8:	e002      	b.n	800bab0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800baaa:	2300      	movs	r3, #0
 800baac:	617b      	str	r3, [r7, #20]
          break;
 800baae:	bf00      	nop
        }
      }
      break;
 800bab0:	bf00      	nop
    }
  }
  return frequency;
 800bab2:	697b      	ldr	r3, [r7, #20]
}
 800bab4:	4618      	mov	r0, r3
 800bab6:	371c      	adds	r7, #28
 800bab8:	46bd      	mov	sp, r7
 800baba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800babe:	4770      	bx	lr
 800bac0:	40023800 	.word	0x40023800
 800bac4:	00bb8000 	.word	0x00bb8000
 800bac8:	007a1200 	.word	0x007a1200
 800bacc:	00f42400 	.word	0x00f42400

0800bad0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b082      	sub	sp, #8
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d101      	bne.n	800bae2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bade:	2301      	movs	r3, #1
 800bae0:	e01d      	b.n	800bb1e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bae8:	b2db      	uxtb	r3, r3
 800baea:	2b00      	cmp	r3, #0
 800baec:	d106      	bne.n	800bafc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	2200      	movs	r2, #0
 800baf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800baf6:	6878      	ldr	r0, [r7, #4]
 800baf8:	f7fc f8ec 	bl	8007cd4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	2202      	movs	r2, #2
 800bb00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681a      	ldr	r2, [r3, #0]
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	3304      	adds	r3, #4
 800bb0c:	4619      	mov	r1, r3
 800bb0e:	4610      	mov	r0, r2
 800bb10:	f000 fa14 	bl	800bf3c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	2201      	movs	r2, #1
 800bb18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bb1c:	2300      	movs	r3, #0
}
 800bb1e:	4618      	mov	r0, r3
 800bb20:	3708      	adds	r7, #8
 800bb22:	46bd      	mov	sp, r7
 800bb24:	bd80      	pop	{r7, pc}

0800bb26 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bb26:	b480      	push	{r7}
 800bb28:	b085      	sub	sp, #20
 800bb2a:	af00      	add	r7, sp, #0
 800bb2c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	68da      	ldr	r2, [r3, #12]
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	f042 0201 	orr.w	r2, r2, #1
 800bb3c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	689b      	ldr	r3, [r3, #8]
 800bb44:	f003 0307 	and.w	r3, r3, #7
 800bb48:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	2b06      	cmp	r3, #6
 800bb4e:	d007      	beq.n	800bb60 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	681a      	ldr	r2, [r3, #0]
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	f042 0201 	orr.w	r2, r2, #1
 800bb5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bb60:	2300      	movs	r3, #0
}
 800bb62:	4618      	mov	r0, r3
 800bb64:	3714      	adds	r7, #20
 800bb66:	46bd      	mov	sp, r7
 800bb68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6c:	4770      	bx	lr

0800bb6e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bb6e:	b580      	push	{r7, lr}
 800bb70:	b082      	sub	sp, #8
 800bb72:	af00      	add	r7, sp, #0
 800bb74:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	691b      	ldr	r3, [r3, #16]
 800bb7c:	f003 0302 	and.w	r3, r3, #2
 800bb80:	2b02      	cmp	r3, #2
 800bb82:	d122      	bne.n	800bbca <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	68db      	ldr	r3, [r3, #12]
 800bb8a:	f003 0302 	and.w	r3, r3, #2
 800bb8e:	2b02      	cmp	r3, #2
 800bb90:	d11b      	bne.n	800bbca <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	f06f 0202 	mvn.w	r2, #2
 800bb9a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	2201      	movs	r2, #1
 800bba0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	699b      	ldr	r3, [r3, #24]
 800bba8:	f003 0303 	and.w	r3, r3, #3
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d003      	beq.n	800bbb8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bbb0:	6878      	ldr	r0, [r7, #4]
 800bbb2:	f000 f9a5 	bl	800bf00 <HAL_TIM_IC_CaptureCallback>
 800bbb6:	e005      	b.n	800bbc4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bbb8:	6878      	ldr	r0, [r7, #4]
 800bbba:	f000 f997 	bl	800beec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bbbe:	6878      	ldr	r0, [r7, #4]
 800bbc0:	f000 f9a8 	bl	800bf14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	691b      	ldr	r3, [r3, #16]
 800bbd0:	f003 0304 	and.w	r3, r3, #4
 800bbd4:	2b04      	cmp	r3, #4
 800bbd6:	d122      	bne.n	800bc1e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	68db      	ldr	r3, [r3, #12]
 800bbde:	f003 0304 	and.w	r3, r3, #4
 800bbe2:	2b04      	cmp	r3, #4
 800bbe4:	d11b      	bne.n	800bc1e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	f06f 0204 	mvn.w	r2, #4
 800bbee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	2202      	movs	r2, #2
 800bbf4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	699b      	ldr	r3, [r3, #24]
 800bbfc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d003      	beq.n	800bc0c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bc04:	6878      	ldr	r0, [r7, #4]
 800bc06:	f000 f97b 	bl	800bf00 <HAL_TIM_IC_CaptureCallback>
 800bc0a:	e005      	b.n	800bc18 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bc0c:	6878      	ldr	r0, [r7, #4]
 800bc0e:	f000 f96d 	bl	800beec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bc12:	6878      	ldr	r0, [r7, #4]
 800bc14:	f000 f97e 	bl	800bf14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	691b      	ldr	r3, [r3, #16]
 800bc24:	f003 0308 	and.w	r3, r3, #8
 800bc28:	2b08      	cmp	r3, #8
 800bc2a:	d122      	bne.n	800bc72 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	68db      	ldr	r3, [r3, #12]
 800bc32:	f003 0308 	and.w	r3, r3, #8
 800bc36:	2b08      	cmp	r3, #8
 800bc38:	d11b      	bne.n	800bc72 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	f06f 0208 	mvn.w	r2, #8
 800bc42:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	2204      	movs	r2, #4
 800bc48:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	69db      	ldr	r3, [r3, #28]
 800bc50:	f003 0303 	and.w	r3, r3, #3
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d003      	beq.n	800bc60 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bc58:	6878      	ldr	r0, [r7, #4]
 800bc5a:	f000 f951 	bl	800bf00 <HAL_TIM_IC_CaptureCallback>
 800bc5e:	e005      	b.n	800bc6c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bc60:	6878      	ldr	r0, [r7, #4]
 800bc62:	f000 f943 	bl	800beec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bc66:	6878      	ldr	r0, [r7, #4]
 800bc68:	f000 f954 	bl	800bf14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	2200      	movs	r2, #0
 800bc70:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	691b      	ldr	r3, [r3, #16]
 800bc78:	f003 0310 	and.w	r3, r3, #16
 800bc7c:	2b10      	cmp	r3, #16
 800bc7e:	d122      	bne.n	800bcc6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	68db      	ldr	r3, [r3, #12]
 800bc86:	f003 0310 	and.w	r3, r3, #16
 800bc8a:	2b10      	cmp	r3, #16
 800bc8c:	d11b      	bne.n	800bcc6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	f06f 0210 	mvn.w	r2, #16
 800bc96:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	2208      	movs	r2, #8
 800bc9c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	69db      	ldr	r3, [r3, #28]
 800bca4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d003      	beq.n	800bcb4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bcac:	6878      	ldr	r0, [r7, #4]
 800bcae:	f000 f927 	bl	800bf00 <HAL_TIM_IC_CaptureCallback>
 800bcb2:	e005      	b.n	800bcc0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bcb4:	6878      	ldr	r0, [r7, #4]
 800bcb6:	f000 f919 	bl	800beec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bcba:	6878      	ldr	r0, [r7, #4]
 800bcbc:	f000 f92a 	bl	800bf14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	2200      	movs	r2, #0
 800bcc4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	691b      	ldr	r3, [r3, #16]
 800bccc:	f003 0301 	and.w	r3, r3, #1
 800bcd0:	2b01      	cmp	r3, #1
 800bcd2:	d10e      	bne.n	800bcf2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	68db      	ldr	r3, [r3, #12]
 800bcda:	f003 0301 	and.w	r3, r3, #1
 800bcde:	2b01      	cmp	r3, #1
 800bce0:	d107      	bne.n	800bcf2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	f06f 0201 	mvn.w	r2, #1
 800bcea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bcec:	6878      	ldr	r0, [r7, #4]
 800bcee:	f7f5 fd8f 	bl	8001810 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	691b      	ldr	r3, [r3, #16]
 800bcf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bcfc:	2b80      	cmp	r3, #128	; 0x80
 800bcfe:	d10e      	bne.n	800bd1e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	68db      	ldr	r3, [r3, #12]
 800bd06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bd0a:	2b80      	cmp	r3, #128	; 0x80
 800bd0c:	d107      	bne.n	800bd1e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800bd16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bd18:	6878      	ldr	r0, [r7, #4]
 800bd1a:	f000 fa98 	bl	800c24e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	691b      	ldr	r3, [r3, #16]
 800bd24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd28:	2b40      	cmp	r3, #64	; 0x40
 800bd2a:	d10e      	bne.n	800bd4a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	68db      	ldr	r3, [r3, #12]
 800bd32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd36:	2b40      	cmp	r3, #64	; 0x40
 800bd38:	d107      	bne.n	800bd4a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800bd42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bd44:	6878      	ldr	r0, [r7, #4]
 800bd46:	f000 f8ef 	bl	800bf28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	691b      	ldr	r3, [r3, #16]
 800bd50:	f003 0320 	and.w	r3, r3, #32
 800bd54:	2b20      	cmp	r3, #32
 800bd56:	d10e      	bne.n	800bd76 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	68db      	ldr	r3, [r3, #12]
 800bd5e:	f003 0320 	and.w	r3, r3, #32
 800bd62:	2b20      	cmp	r3, #32
 800bd64:	d107      	bne.n	800bd76 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	f06f 0220 	mvn.w	r2, #32
 800bd6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bd70:	6878      	ldr	r0, [r7, #4]
 800bd72:	f000 fa62 	bl	800c23a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bd76:	bf00      	nop
 800bd78:	3708      	adds	r7, #8
 800bd7a:	46bd      	mov	sp, r7
 800bd7c:	bd80      	pop	{r7, pc}

0800bd7e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bd7e:	b580      	push	{r7, lr}
 800bd80:	b084      	sub	sp, #16
 800bd82:	af00      	add	r7, sp, #0
 800bd84:	6078      	str	r0, [r7, #4]
 800bd86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bd8e:	2b01      	cmp	r3, #1
 800bd90:	d101      	bne.n	800bd96 <HAL_TIM_ConfigClockSource+0x18>
 800bd92:	2302      	movs	r3, #2
 800bd94:	e0a6      	b.n	800bee4 <HAL_TIM_ConfigClockSource+0x166>
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	2201      	movs	r2, #1
 800bd9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	2202      	movs	r2, #2
 800bda2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	689b      	ldr	r3, [r3, #8]
 800bdac:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800bdb4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bdbc:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	68fa      	ldr	r2, [r7, #12]
 800bdc4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bdc6:	683b      	ldr	r3, [r7, #0]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	2b40      	cmp	r3, #64	; 0x40
 800bdcc:	d067      	beq.n	800be9e <HAL_TIM_ConfigClockSource+0x120>
 800bdce:	2b40      	cmp	r3, #64	; 0x40
 800bdd0:	d80b      	bhi.n	800bdea <HAL_TIM_ConfigClockSource+0x6c>
 800bdd2:	2b10      	cmp	r3, #16
 800bdd4:	d073      	beq.n	800bebe <HAL_TIM_ConfigClockSource+0x140>
 800bdd6:	2b10      	cmp	r3, #16
 800bdd8:	d802      	bhi.n	800bde0 <HAL_TIM_ConfigClockSource+0x62>
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d06f      	beq.n	800bebe <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800bdde:	e078      	b.n	800bed2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800bde0:	2b20      	cmp	r3, #32
 800bde2:	d06c      	beq.n	800bebe <HAL_TIM_ConfigClockSource+0x140>
 800bde4:	2b30      	cmp	r3, #48	; 0x30
 800bde6:	d06a      	beq.n	800bebe <HAL_TIM_ConfigClockSource+0x140>
      break;
 800bde8:	e073      	b.n	800bed2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800bdea:	2b70      	cmp	r3, #112	; 0x70
 800bdec:	d00d      	beq.n	800be0a <HAL_TIM_ConfigClockSource+0x8c>
 800bdee:	2b70      	cmp	r3, #112	; 0x70
 800bdf0:	d804      	bhi.n	800bdfc <HAL_TIM_ConfigClockSource+0x7e>
 800bdf2:	2b50      	cmp	r3, #80	; 0x50
 800bdf4:	d033      	beq.n	800be5e <HAL_TIM_ConfigClockSource+0xe0>
 800bdf6:	2b60      	cmp	r3, #96	; 0x60
 800bdf8:	d041      	beq.n	800be7e <HAL_TIM_ConfigClockSource+0x100>
      break;
 800bdfa:	e06a      	b.n	800bed2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800bdfc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800be00:	d066      	beq.n	800bed0 <HAL_TIM_ConfigClockSource+0x152>
 800be02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800be06:	d017      	beq.n	800be38 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800be08:	e063      	b.n	800bed2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	6818      	ldr	r0, [r3, #0]
 800be0e:	683b      	ldr	r3, [r7, #0]
 800be10:	6899      	ldr	r1, [r3, #8]
 800be12:	683b      	ldr	r3, [r7, #0]
 800be14:	685a      	ldr	r2, [r3, #4]
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	68db      	ldr	r3, [r3, #12]
 800be1a:	f000 f9a9 	bl	800c170 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	689b      	ldr	r3, [r3, #8]
 800be24:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800be2c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	68fa      	ldr	r2, [r7, #12]
 800be34:	609a      	str	r2, [r3, #8]
      break;
 800be36:	e04c      	b.n	800bed2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	6818      	ldr	r0, [r3, #0]
 800be3c:	683b      	ldr	r3, [r7, #0]
 800be3e:	6899      	ldr	r1, [r3, #8]
 800be40:	683b      	ldr	r3, [r7, #0]
 800be42:	685a      	ldr	r2, [r3, #4]
 800be44:	683b      	ldr	r3, [r7, #0]
 800be46:	68db      	ldr	r3, [r3, #12]
 800be48:	f000 f992 	bl	800c170 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	689a      	ldr	r2, [r3, #8]
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800be5a:	609a      	str	r2, [r3, #8]
      break;
 800be5c:	e039      	b.n	800bed2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	6818      	ldr	r0, [r3, #0]
 800be62:	683b      	ldr	r3, [r7, #0]
 800be64:	6859      	ldr	r1, [r3, #4]
 800be66:	683b      	ldr	r3, [r7, #0]
 800be68:	68db      	ldr	r3, [r3, #12]
 800be6a:	461a      	mov	r2, r3
 800be6c:	f000 f906 	bl	800c07c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	2150      	movs	r1, #80	; 0x50
 800be76:	4618      	mov	r0, r3
 800be78:	f000 f95f 	bl	800c13a <TIM_ITRx_SetConfig>
      break;
 800be7c:	e029      	b.n	800bed2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	6818      	ldr	r0, [r3, #0]
 800be82:	683b      	ldr	r3, [r7, #0]
 800be84:	6859      	ldr	r1, [r3, #4]
 800be86:	683b      	ldr	r3, [r7, #0]
 800be88:	68db      	ldr	r3, [r3, #12]
 800be8a:	461a      	mov	r2, r3
 800be8c:	f000 f925 	bl	800c0da <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	2160      	movs	r1, #96	; 0x60
 800be96:	4618      	mov	r0, r3
 800be98:	f000 f94f 	bl	800c13a <TIM_ITRx_SetConfig>
      break;
 800be9c:	e019      	b.n	800bed2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	6818      	ldr	r0, [r3, #0]
 800bea2:	683b      	ldr	r3, [r7, #0]
 800bea4:	6859      	ldr	r1, [r3, #4]
 800bea6:	683b      	ldr	r3, [r7, #0]
 800bea8:	68db      	ldr	r3, [r3, #12]
 800beaa:	461a      	mov	r2, r3
 800beac:	f000 f8e6 	bl	800c07c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	2140      	movs	r1, #64	; 0x40
 800beb6:	4618      	mov	r0, r3
 800beb8:	f000 f93f 	bl	800c13a <TIM_ITRx_SetConfig>
      break;
 800bebc:	e009      	b.n	800bed2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	681a      	ldr	r2, [r3, #0]
 800bec2:	683b      	ldr	r3, [r7, #0]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	4619      	mov	r1, r3
 800bec8:	4610      	mov	r0, r2
 800beca:	f000 f936 	bl	800c13a <TIM_ITRx_SetConfig>
      break;
 800bece:	e000      	b.n	800bed2 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800bed0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	2201      	movs	r2, #1
 800bed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	2200      	movs	r2, #0
 800bede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bee2:	2300      	movs	r3, #0
}
 800bee4:	4618      	mov	r0, r3
 800bee6:	3710      	adds	r7, #16
 800bee8:	46bd      	mov	sp, r7
 800beea:	bd80      	pop	{r7, pc}

0800beec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800beec:	b480      	push	{r7}
 800beee:	b083      	sub	sp, #12
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bef4:	bf00      	nop
 800bef6:	370c      	adds	r7, #12
 800bef8:	46bd      	mov	sp, r7
 800befa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800befe:	4770      	bx	lr

0800bf00 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bf00:	b480      	push	{r7}
 800bf02:	b083      	sub	sp, #12
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bf08:	bf00      	nop
 800bf0a:	370c      	adds	r7, #12
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf12:	4770      	bx	lr

0800bf14 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bf14:	b480      	push	{r7}
 800bf16:	b083      	sub	sp, #12
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bf1c:	bf00      	nop
 800bf1e:	370c      	adds	r7, #12
 800bf20:	46bd      	mov	sp, r7
 800bf22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf26:	4770      	bx	lr

0800bf28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bf28:	b480      	push	{r7}
 800bf2a:	b083      	sub	sp, #12
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bf30:	bf00      	nop
 800bf32:	370c      	adds	r7, #12
 800bf34:	46bd      	mov	sp, r7
 800bf36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3a:	4770      	bx	lr

0800bf3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800bf3c:	b480      	push	{r7}
 800bf3e:	b085      	sub	sp, #20
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	6078      	str	r0, [r7, #4]
 800bf44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	4a40      	ldr	r2, [pc, #256]	; (800c050 <TIM_Base_SetConfig+0x114>)
 800bf50:	4293      	cmp	r3, r2
 800bf52:	d013      	beq.n	800bf7c <TIM_Base_SetConfig+0x40>
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bf5a:	d00f      	beq.n	800bf7c <TIM_Base_SetConfig+0x40>
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	4a3d      	ldr	r2, [pc, #244]	; (800c054 <TIM_Base_SetConfig+0x118>)
 800bf60:	4293      	cmp	r3, r2
 800bf62:	d00b      	beq.n	800bf7c <TIM_Base_SetConfig+0x40>
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	4a3c      	ldr	r2, [pc, #240]	; (800c058 <TIM_Base_SetConfig+0x11c>)
 800bf68:	4293      	cmp	r3, r2
 800bf6a:	d007      	beq.n	800bf7c <TIM_Base_SetConfig+0x40>
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	4a3b      	ldr	r2, [pc, #236]	; (800c05c <TIM_Base_SetConfig+0x120>)
 800bf70:	4293      	cmp	r3, r2
 800bf72:	d003      	beq.n	800bf7c <TIM_Base_SetConfig+0x40>
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	4a3a      	ldr	r2, [pc, #232]	; (800c060 <TIM_Base_SetConfig+0x124>)
 800bf78:	4293      	cmp	r3, r2
 800bf7a:	d108      	bne.n	800bf8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bf82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bf84:	683b      	ldr	r3, [r7, #0]
 800bf86:	685b      	ldr	r3, [r3, #4]
 800bf88:	68fa      	ldr	r2, [r7, #12]
 800bf8a:	4313      	orrs	r3, r2
 800bf8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	4a2f      	ldr	r2, [pc, #188]	; (800c050 <TIM_Base_SetConfig+0x114>)
 800bf92:	4293      	cmp	r3, r2
 800bf94:	d02b      	beq.n	800bfee <TIM_Base_SetConfig+0xb2>
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bf9c:	d027      	beq.n	800bfee <TIM_Base_SetConfig+0xb2>
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	4a2c      	ldr	r2, [pc, #176]	; (800c054 <TIM_Base_SetConfig+0x118>)
 800bfa2:	4293      	cmp	r3, r2
 800bfa4:	d023      	beq.n	800bfee <TIM_Base_SetConfig+0xb2>
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	4a2b      	ldr	r2, [pc, #172]	; (800c058 <TIM_Base_SetConfig+0x11c>)
 800bfaa:	4293      	cmp	r3, r2
 800bfac:	d01f      	beq.n	800bfee <TIM_Base_SetConfig+0xb2>
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	4a2a      	ldr	r2, [pc, #168]	; (800c05c <TIM_Base_SetConfig+0x120>)
 800bfb2:	4293      	cmp	r3, r2
 800bfb4:	d01b      	beq.n	800bfee <TIM_Base_SetConfig+0xb2>
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	4a29      	ldr	r2, [pc, #164]	; (800c060 <TIM_Base_SetConfig+0x124>)
 800bfba:	4293      	cmp	r3, r2
 800bfbc:	d017      	beq.n	800bfee <TIM_Base_SetConfig+0xb2>
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	4a28      	ldr	r2, [pc, #160]	; (800c064 <TIM_Base_SetConfig+0x128>)
 800bfc2:	4293      	cmp	r3, r2
 800bfc4:	d013      	beq.n	800bfee <TIM_Base_SetConfig+0xb2>
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	4a27      	ldr	r2, [pc, #156]	; (800c068 <TIM_Base_SetConfig+0x12c>)
 800bfca:	4293      	cmp	r3, r2
 800bfcc:	d00f      	beq.n	800bfee <TIM_Base_SetConfig+0xb2>
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	4a26      	ldr	r2, [pc, #152]	; (800c06c <TIM_Base_SetConfig+0x130>)
 800bfd2:	4293      	cmp	r3, r2
 800bfd4:	d00b      	beq.n	800bfee <TIM_Base_SetConfig+0xb2>
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	4a25      	ldr	r2, [pc, #148]	; (800c070 <TIM_Base_SetConfig+0x134>)
 800bfda:	4293      	cmp	r3, r2
 800bfdc:	d007      	beq.n	800bfee <TIM_Base_SetConfig+0xb2>
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	4a24      	ldr	r2, [pc, #144]	; (800c074 <TIM_Base_SetConfig+0x138>)
 800bfe2:	4293      	cmp	r3, r2
 800bfe4:	d003      	beq.n	800bfee <TIM_Base_SetConfig+0xb2>
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	4a23      	ldr	r2, [pc, #140]	; (800c078 <TIM_Base_SetConfig+0x13c>)
 800bfea:	4293      	cmp	r3, r2
 800bfec:	d108      	bne.n	800c000 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bff4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bff6:	683b      	ldr	r3, [r7, #0]
 800bff8:	68db      	ldr	r3, [r3, #12]
 800bffa:	68fa      	ldr	r2, [r7, #12]
 800bffc:	4313      	orrs	r3, r2
 800bffe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c006:	683b      	ldr	r3, [r7, #0]
 800c008:	695b      	ldr	r3, [r3, #20]
 800c00a:	4313      	orrs	r3, r2
 800c00c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	68fa      	ldr	r2, [r7, #12]
 800c012:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c014:	683b      	ldr	r3, [r7, #0]
 800c016:	689a      	ldr	r2, [r3, #8]
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c01c:	683b      	ldr	r3, [r7, #0]
 800c01e:	681a      	ldr	r2, [r3, #0]
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	4a0a      	ldr	r2, [pc, #40]	; (800c050 <TIM_Base_SetConfig+0x114>)
 800c028:	4293      	cmp	r3, r2
 800c02a:	d003      	beq.n	800c034 <TIM_Base_SetConfig+0xf8>
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	4a0c      	ldr	r2, [pc, #48]	; (800c060 <TIM_Base_SetConfig+0x124>)
 800c030:	4293      	cmp	r3, r2
 800c032:	d103      	bne.n	800c03c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c034:	683b      	ldr	r3, [r7, #0]
 800c036:	691a      	ldr	r2, [r3, #16]
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	2201      	movs	r2, #1
 800c040:	615a      	str	r2, [r3, #20]
}
 800c042:	bf00      	nop
 800c044:	3714      	adds	r7, #20
 800c046:	46bd      	mov	sp, r7
 800c048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04c:	4770      	bx	lr
 800c04e:	bf00      	nop
 800c050:	40010000 	.word	0x40010000
 800c054:	40000400 	.word	0x40000400
 800c058:	40000800 	.word	0x40000800
 800c05c:	40000c00 	.word	0x40000c00
 800c060:	40010400 	.word	0x40010400
 800c064:	40014000 	.word	0x40014000
 800c068:	40014400 	.word	0x40014400
 800c06c:	40014800 	.word	0x40014800
 800c070:	40001800 	.word	0x40001800
 800c074:	40001c00 	.word	0x40001c00
 800c078:	40002000 	.word	0x40002000

0800c07c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c07c:	b480      	push	{r7}
 800c07e:	b087      	sub	sp, #28
 800c080:	af00      	add	r7, sp, #0
 800c082:	60f8      	str	r0, [r7, #12]
 800c084:	60b9      	str	r1, [r7, #8]
 800c086:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	6a1b      	ldr	r3, [r3, #32]
 800c08c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	6a1b      	ldr	r3, [r3, #32]
 800c092:	f023 0201 	bic.w	r2, r3, #1
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	699b      	ldr	r3, [r3, #24]
 800c09e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c0a0:	693b      	ldr	r3, [r7, #16]
 800c0a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c0a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	011b      	lsls	r3, r3, #4
 800c0ac:	693a      	ldr	r2, [r7, #16]
 800c0ae:	4313      	orrs	r3, r2
 800c0b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c0b2:	697b      	ldr	r3, [r7, #20]
 800c0b4:	f023 030a 	bic.w	r3, r3, #10
 800c0b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c0ba:	697a      	ldr	r2, [r7, #20]
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	4313      	orrs	r3, r2
 800c0c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	693a      	ldr	r2, [r7, #16]
 800c0c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	697a      	ldr	r2, [r7, #20]
 800c0cc:	621a      	str	r2, [r3, #32]
}
 800c0ce:	bf00      	nop
 800c0d0:	371c      	adds	r7, #28
 800c0d2:	46bd      	mov	sp, r7
 800c0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d8:	4770      	bx	lr

0800c0da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c0da:	b480      	push	{r7}
 800c0dc:	b087      	sub	sp, #28
 800c0de:	af00      	add	r7, sp, #0
 800c0e0:	60f8      	str	r0, [r7, #12]
 800c0e2:	60b9      	str	r1, [r7, #8]
 800c0e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	6a1b      	ldr	r3, [r3, #32]
 800c0ea:	f023 0210 	bic.w	r2, r3, #16
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	699b      	ldr	r3, [r3, #24]
 800c0f6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	6a1b      	ldr	r3, [r3, #32]
 800c0fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c0fe:	697b      	ldr	r3, [r7, #20]
 800c100:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c104:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	031b      	lsls	r3, r3, #12
 800c10a:	697a      	ldr	r2, [r7, #20]
 800c10c:	4313      	orrs	r3, r2
 800c10e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c110:	693b      	ldr	r3, [r7, #16]
 800c112:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c116:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c118:	68bb      	ldr	r3, [r7, #8]
 800c11a:	011b      	lsls	r3, r3, #4
 800c11c:	693a      	ldr	r2, [r7, #16]
 800c11e:	4313      	orrs	r3, r2
 800c120:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	697a      	ldr	r2, [r7, #20]
 800c126:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	693a      	ldr	r2, [r7, #16]
 800c12c:	621a      	str	r2, [r3, #32]
}
 800c12e:	bf00      	nop
 800c130:	371c      	adds	r7, #28
 800c132:	46bd      	mov	sp, r7
 800c134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c138:	4770      	bx	lr

0800c13a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c13a:	b480      	push	{r7}
 800c13c:	b085      	sub	sp, #20
 800c13e:	af00      	add	r7, sp, #0
 800c140:	6078      	str	r0, [r7, #4]
 800c142:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	689b      	ldr	r3, [r3, #8]
 800c148:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c150:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c152:	683a      	ldr	r2, [r7, #0]
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	4313      	orrs	r3, r2
 800c158:	f043 0307 	orr.w	r3, r3, #7
 800c15c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	68fa      	ldr	r2, [r7, #12]
 800c162:	609a      	str	r2, [r3, #8]
}
 800c164:	bf00      	nop
 800c166:	3714      	adds	r7, #20
 800c168:	46bd      	mov	sp, r7
 800c16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16e:	4770      	bx	lr

0800c170 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c170:	b480      	push	{r7}
 800c172:	b087      	sub	sp, #28
 800c174:	af00      	add	r7, sp, #0
 800c176:	60f8      	str	r0, [r7, #12]
 800c178:	60b9      	str	r1, [r7, #8]
 800c17a:	607a      	str	r2, [r7, #4]
 800c17c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	689b      	ldr	r3, [r3, #8]
 800c182:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c184:	697b      	ldr	r3, [r7, #20]
 800c186:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c18a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c18c:	683b      	ldr	r3, [r7, #0]
 800c18e:	021a      	lsls	r2, r3, #8
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	431a      	orrs	r2, r3
 800c194:	68bb      	ldr	r3, [r7, #8]
 800c196:	4313      	orrs	r3, r2
 800c198:	697a      	ldr	r2, [r7, #20]
 800c19a:	4313      	orrs	r3, r2
 800c19c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	697a      	ldr	r2, [r7, #20]
 800c1a2:	609a      	str	r2, [r3, #8]
}
 800c1a4:	bf00      	nop
 800c1a6:	371c      	adds	r7, #28
 800c1a8:	46bd      	mov	sp, r7
 800c1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ae:	4770      	bx	lr

0800c1b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c1b0:	b480      	push	{r7}
 800c1b2:	b085      	sub	sp, #20
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
 800c1b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c1c0:	2b01      	cmp	r3, #1
 800c1c2:	d101      	bne.n	800c1c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c1c4:	2302      	movs	r3, #2
 800c1c6:	e032      	b.n	800c22e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	2201      	movs	r2, #1
 800c1cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	2202      	movs	r2, #2
 800c1d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	685b      	ldr	r3, [r3, #4]
 800c1de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	689b      	ldr	r3, [r3, #8]
 800c1e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c1ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c1f0:	683b      	ldr	r3, [r7, #0]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	68fa      	ldr	r2, [r7, #12]
 800c1f6:	4313      	orrs	r3, r2
 800c1f8:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800c1fa:	68bb      	ldr	r3, [r7, #8]
 800c1fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c200:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c202:	683b      	ldr	r3, [r7, #0]
 800c204:	685b      	ldr	r3, [r3, #4]
 800c206:	68ba      	ldr	r2, [r7, #8]
 800c208:	4313      	orrs	r3, r2
 800c20a:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	68fa      	ldr	r2, [r7, #12]
 800c212:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	68ba      	ldr	r2, [r7, #8]
 800c21a:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	2201      	movs	r2, #1
 800c220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	2200      	movs	r2, #0
 800c228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c22c:	2300      	movs	r3, #0
}
 800c22e:	4618      	mov	r0, r3
 800c230:	3714      	adds	r7, #20
 800c232:	46bd      	mov	sp, r7
 800c234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c238:	4770      	bx	lr

0800c23a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c23a:	b480      	push	{r7}
 800c23c:	b083      	sub	sp, #12
 800c23e:	af00      	add	r7, sp, #0
 800c240:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c242:	bf00      	nop
 800c244:	370c      	adds	r7, #12
 800c246:	46bd      	mov	sp, r7
 800c248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24c:	4770      	bx	lr

0800c24e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c24e:	b480      	push	{r7}
 800c250:	b083      	sub	sp, #12
 800c252:	af00      	add	r7, sp, #0
 800c254:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c256:	bf00      	nop
 800c258:	370c      	adds	r7, #12
 800c25a:	46bd      	mov	sp, r7
 800c25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c260:	4770      	bx	lr

0800c262 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c262:	b580      	push	{r7, lr}
 800c264:	b082      	sub	sp, #8
 800c266:	af00      	add	r7, sp, #0
 800c268:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d101      	bne.n	800c274 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c270:	2301      	movs	r3, #1
 800c272:	e03f      	b.n	800c2f4 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c27a:	b2db      	uxtb	r3, r3
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d106      	bne.n	800c28e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	2200      	movs	r2, #0
 800c284:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c288:	6878      	ldr	r0, [r7, #4]
 800c28a:	f7fb fd49 	bl	8007d20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	2224      	movs	r2, #36	; 0x24
 800c292:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	68da      	ldr	r2, [r3, #12]
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c2a4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c2a6:	6878      	ldr	r0, [r7, #4]
 800c2a8:	f000 fc6a 	bl	800cb80 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	691a      	ldr	r2, [r3, #16]
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c2ba:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	695a      	ldr	r2, [r3, #20]
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c2ca:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	68da      	ldr	r2, [r3, #12]
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c2da:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	2200      	movs	r2, #0
 800c2e0:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	2220      	movs	r2, #32
 800c2e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	2220      	movs	r2, #32
 800c2ee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800c2f2:	2300      	movs	r3, #0
}
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	3708      	adds	r7, #8
 800c2f8:	46bd      	mov	sp, r7
 800c2fa:	bd80      	pop	{r7, pc}

0800c2fc <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	b088      	sub	sp, #32
 800c300:	af02      	add	r7, sp, #8
 800c302:	60f8      	str	r0, [r7, #12]
 800c304:	60b9      	str	r1, [r7, #8]
 800c306:	603b      	str	r3, [r7, #0]
 800c308:	4613      	mov	r3, r2
 800c30a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800c30c:	2300      	movs	r3, #0
 800c30e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c316:	b2db      	uxtb	r3, r3
 800c318:	2b20      	cmp	r3, #32
 800c31a:	f040 8083 	bne.w	800c424 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800c31e:	68bb      	ldr	r3, [r7, #8]
 800c320:	2b00      	cmp	r3, #0
 800c322:	d002      	beq.n	800c32a <HAL_UART_Transmit+0x2e>
 800c324:	88fb      	ldrh	r3, [r7, #6]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d101      	bne.n	800c32e <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800c32a:	2301      	movs	r3, #1
 800c32c:	e07b      	b.n	800c426 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c334:	2b01      	cmp	r3, #1
 800c336:	d101      	bne.n	800c33c <HAL_UART_Transmit+0x40>
 800c338:	2302      	movs	r3, #2
 800c33a:	e074      	b.n	800c426 <HAL_UART_Transmit+0x12a>
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	2201      	movs	r2, #1
 800c340:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	2200      	movs	r2, #0
 800c348:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	2221      	movs	r2, #33	; 0x21
 800c34e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800c352:	f7fb febb 	bl	80080cc <HAL_GetTick>
 800c356:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	88fa      	ldrh	r2, [r7, #6]
 800c35c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	88fa      	ldrh	r2, [r7, #6]
 800c362:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800c364:	e042      	b.n	800c3ec <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c36a:	b29b      	uxth	r3, r3
 800c36c:	3b01      	subs	r3, #1
 800c36e:	b29a      	uxth	r2, r3
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	689b      	ldr	r3, [r3, #8]
 800c378:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c37c:	d122      	bne.n	800c3c4 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c37e:	683b      	ldr	r3, [r7, #0]
 800c380:	9300      	str	r3, [sp, #0]
 800c382:	697b      	ldr	r3, [r7, #20]
 800c384:	2200      	movs	r2, #0
 800c386:	2180      	movs	r1, #128	; 0x80
 800c388:	68f8      	ldr	r0, [r7, #12]
 800c38a:	f000 fa77 	bl	800c87c <UART_WaitOnFlagUntilTimeout>
 800c38e:	4603      	mov	r3, r0
 800c390:	2b00      	cmp	r3, #0
 800c392:	d001      	beq.n	800c398 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800c394:	2303      	movs	r3, #3
 800c396:	e046      	b.n	800c426 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800c398:	68bb      	ldr	r3, [r7, #8]
 800c39a:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800c39c:	693b      	ldr	r3, [r7, #16]
 800c39e:	881b      	ldrh	r3, [r3, #0]
 800c3a0:	461a      	mov	r2, r3
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c3aa:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	691b      	ldr	r3, [r3, #16]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d103      	bne.n	800c3bc <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 800c3b4:	68bb      	ldr	r3, [r7, #8]
 800c3b6:	3302      	adds	r3, #2
 800c3b8:	60bb      	str	r3, [r7, #8]
 800c3ba:	e017      	b.n	800c3ec <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 800c3bc:	68bb      	ldr	r3, [r7, #8]
 800c3be:	3301      	adds	r3, #1
 800c3c0:	60bb      	str	r3, [r7, #8]
 800c3c2:	e013      	b.n	800c3ec <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c3c4:	683b      	ldr	r3, [r7, #0]
 800c3c6:	9300      	str	r3, [sp, #0]
 800c3c8:	697b      	ldr	r3, [r7, #20]
 800c3ca:	2200      	movs	r2, #0
 800c3cc:	2180      	movs	r1, #128	; 0x80
 800c3ce:	68f8      	ldr	r0, [r7, #12]
 800c3d0:	f000 fa54 	bl	800c87c <UART_WaitOnFlagUntilTimeout>
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d001      	beq.n	800c3de <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 800c3da:	2303      	movs	r3, #3
 800c3dc:	e023      	b.n	800c426 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800c3de:	68bb      	ldr	r3, [r7, #8]
 800c3e0:	1c5a      	adds	r2, r3, #1
 800c3e2:	60ba      	str	r2, [r7, #8]
 800c3e4:	781a      	ldrb	r2, [r3, #0]
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c3f0:	b29b      	uxth	r3, r3
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d1b7      	bne.n	800c366 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c3f6:	683b      	ldr	r3, [r7, #0]
 800c3f8:	9300      	str	r3, [sp, #0]
 800c3fa:	697b      	ldr	r3, [r7, #20]
 800c3fc:	2200      	movs	r2, #0
 800c3fe:	2140      	movs	r1, #64	; 0x40
 800c400:	68f8      	ldr	r0, [r7, #12]
 800c402:	f000 fa3b 	bl	800c87c <UART_WaitOnFlagUntilTimeout>
 800c406:	4603      	mov	r3, r0
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d001      	beq.n	800c410 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800c40c:	2303      	movs	r3, #3
 800c40e:	e00a      	b.n	800c426 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	2220      	movs	r2, #32
 800c414:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	2200      	movs	r2, #0
 800c41c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800c420:	2300      	movs	r3, #0
 800c422:	e000      	b.n	800c426 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800c424:	2302      	movs	r3, #2
  }
}
 800c426:	4618      	mov	r0, r3
 800c428:	3718      	adds	r7, #24
 800c42a:	46bd      	mov	sp, r7
 800c42c:	bd80      	pop	{r7, pc}
	...

0800c430 <HAL_UART_Receive_DMA>:
  * @param  Size Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c430:	b580      	push	{r7, lr}
 800c432:	b086      	sub	sp, #24
 800c434:	af00      	add	r7, sp, #0
 800c436:	60f8      	str	r0, [r7, #12]
 800c438:	60b9      	str	r1, [r7, #8]
 800c43a:	4613      	mov	r3, r2
 800c43c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800c444:	b2db      	uxtb	r3, r3
 800c446:	2b20      	cmp	r3, #32
 800c448:	d166      	bne.n	800c518 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800c44a:	68bb      	ldr	r3, [r7, #8]
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d002      	beq.n	800c456 <HAL_UART_Receive_DMA+0x26>
 800c450:	88fb      	ldrh	r3, [r7, #6]
 800c452:	2b00      	cmp	r3, #0
 800c454:	d101      	bne.n	800c45a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800c456:	2301      	movs	r3, #1
 800c458:	e05f      	b.n	800c51a <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c460:	2b01      	cmp	r3, #1
 800c462:	d101      	bne.n	800c468 <HAL_UART_Receive_DMA+0x38>
 800c464:	2302      	movs	r3, #2
 800c466:	e058      	b.n	800c51a <HAL_UART_Receive_DMA+0xea>
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	2201      	movs	r2, #1
 800c46c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800c470:	68ba      	ldr	r2, [r7, #8]
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	88fa      	ldrh	r2, [r7, #6]
 800c47a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	2200      	movs	r2, #0
 800c480:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	2222      	movs	r2, #34	; 0x22
 800c486:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c48e:	4a25      	ldr	r2, [pc, #148]	; (800c524 <HAL_UART_Receive_DMA+0xf4>)
 800c490:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c496:	4a24      	ldr	r2, [pc, #144]	; (800c528 <HAL_UART_Receive_DMA+0xf8>)
 800c498:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c49e:	4a23      	ldr	r2, [pc, #140]	; (800c52c <HAL_UART_Receive_DMA+0xfc>)
 800c4a0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c4a6:	2200      	movs	r2, #0
 800c4a8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800c4aa:	f107 0308 	add.w	r3, r7, #8
 800c4ae:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	3304      	adds	r3, #4
 800c4ba:	4619      	mov	r1, r3
 800c4bc:	697b      	ldr	r3, [r7, #20]
 800c4be:	681a      	ldr	r2, [r3, #0]
 800c4c0:	88fb      	ldrh	r3, [r7, #6]
 800c4c2:	f7fb fff1 	bl	80084a8 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800c4c6:	2300      	movs	r3, #0
 800c4c8:	613b      	str	r3, [r7, #16]
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	613b      	str	r3, [r7, #16]
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	685b      	ldr	r3, [r3, #4]
 800c4d8:	613b      	str	r3, [r7, #16]
 800c4da:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	2200      	movs	r2, #0
 800c4e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	68da      	ldr	r2, [r3, #12]
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c4f2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	695a      	ldr	r2, [r3, #20]
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	f042 0201 	orr.w	r2, r2, #1
 800c502:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	695a      	ldr	r2, [r3, #20]
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c512:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800c514:	2300      	movs	r3, #0
 800c516:	e000      	b.n	800c51a <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800c518:	2302      	movs	r3, #2
  }
}
 800c51a:	4618      	mov	r0, r3
 800c51c:	3718      	adds	r7, #24
 800c51e:	46bd      	mov	sp, r7
 800c520:	bd80      	pop	{r7, pc}
 800c522:	bf00      	nop
 800c524:	0800c765 	.word	0x0800c765
 800c528:	0800c7cd 	.word	0x0800c7cd
 800c52c:	0800c7e9 	.word	0x0800c7e9

0800c530 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c530:	b580      	push	{r7, lr}
 800c532:	b088      	sub	sp, #32
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	68db      	ldr	r3, [r3, #12]
 800c546:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	695b      	ldr	r3, [r3, #20]
 800c54e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800c550:	2300      	movs	r3, #0
 800c552:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800c554:	2300      	movs	r3, #0
 800c556:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800c558:	69fb      	ldr	r3, [r7, #28]
 800c55a:	f003 030f 	and.w	r3, r3, #15
 800c55e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800c560:	693b      	ldr	r3, [r7, #16]
 800c562:	2b00      	cmp	r3, #0
 800c564:	d10d      	bne.n	800c582 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c566:	69fb      	ldr	r3, [r7, #28]
 800c568:	f003 0320 	and.w	r3, r3, #32
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d008      	beq.n	800c582 <HAL_UART_IRQHandler+0x52>
 800c570:	69bb      	ldr	r3, [r7, #24]
 800c572:	f003 0320 	and.w	r3, r3, #32
 800c576:	2b00      	cmp	r3, #0
 800c578:	d003      	beq.n	800c582 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800c57a:	6878      	ldr	r0, [r7, #4]
 800c57c:	f000 fa7e 	bl	800ca7c <UART_Receive_IT>
      return;
 800c580:	e0cc      	b.n	800c71c <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800c582:	693b      	ldr	r3, [r7, #16]
 800c584:	2b00      	cmp	r3, #0
 800c586:	f000 80ab 	beq.w	800c6e0 <HAL_UART_IRQHandler+0x1b0>
 800c58a:	697b      	ldr	r3, [r7, #20]
 800c58c:	f003 0301 	and.w	r3, r3, #1
 800c590:	2b00      	cmp	r3, #0
 800c592:	d105      	bne.n	800c5a0 <HAL_UART_IRQHandler+0x70>
 800c594:	69bb      	ldr	r3, [r7, #24]
 800c596:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	f000 80a0 	beq.w	800c6e0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800c5a0:	69fb      	ldr	r3, [r7, #28]
 800c5a2:	f003 0301 	and.w	r3, r3, #1
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d00a      	beq.n	800c5c0 <HAL_UART_IRQHandler+0x90>
 800c5aa:	69bb      	ldr	r3, [r7, #24]
 800c5ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d005      	beq.n	800c5c0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5b8:	f043 0201 	orr.w	r2, r3, #1
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c5c0:	69fb      	ldr	r3, [r7, #28]
 800c5c2:	f003 0304 	and.w	r3, r3, #4
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d00a      	beq.n	800c5e0 <HAL_UART_IRQHandler+0xb0>
 800c5ca:	697b      	ldr	r3, [r7, #20]
 800c5cc:	f003 0301 	and.w	r3, r3, #1
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d005      	beq.n	800c5e0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5d8:	f043 0202 	orr.w	r2, r3, #2
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c5e0:	69fb      	ldr	r3, [r7, #28]
 800c5e2:	f003 0302 	and.w	r3, r3, #2
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d00a      	beq.n	800c600 <HAL_UART_IRQHandler+0xd0>
 800c5ea:	697b      	ldr	r3, [r7, #20]
 800c5ec:	f003 0301 	and.w	r3, r3, #1
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d005      	beq.n	800c600 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5f8:	f043 0204 	orr.w	r2, r3, #4
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c600:	69fb      	ldr	r3, [r7, #28]
 800c602:	f003 0308 	and.w	r3, r3, #8
 800c606:	2b00      	cmp	r3, #0
 800c608:	d00a      	beq.n	800c620 <HAL_UART_IRQHandler+0xf0>
 800c60a:	697b      	ldr	r3, [r7, #20]
 800c60c:	f003 0301 	and.w	r3, r3, #1
 800c610:	2b00      	cmp	r3, #0
 800c612:	d005      	beq.n	800c620 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c618:	f043 0208 	orr.w	r2, r3, #8
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c624:	2b00      	cmp	r3, #0
 800c626:	d078      	beq.n	800c71a <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c628:	69fb      	ldr	r3, [r7, #28]
 800c62a:	f003 0320 	and.w	r3, r3, #32
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d007      	beq.n	800c642 <HAL_UART_IRQHandler+0x112>
 800c632:	69bb      	ldr	r3, [r7, #24]
 800c634:	f003 0320 	and.w	r3, r3, #32
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d002      	beq.n	800c642 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800c63c:	6878      	ldr	r0, [r7, #4]
 800c63e:	f000 fa1d 	bl	800ca7c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	695b      	ldr	r3, [r3, #20]
 800c648:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c64c:	2b40      	cmp	r3, #64	; 0x40
 800c64e:	bf0c      	ite	eq
 800c650:	2301      	moveq	r3, #1
 800c652:	2300      	movne	r3, #0
 800c654:	b2db      	uxtb	r3, r3
 800c656:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c65c:	f003 0308 	and.w	r3, r3, #8
 800c660:	2b00      	cmp	r3, #0
 800c662:	d102      	bne.n	800c66a <HAL_UART_IRQHandler+0x13a>
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	2b00      	cmp	r3, #0
 800c668:	d031      	beq.n	800c6ce <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c66a:	6878      	ldr	r0, [r7, #4]
 800c66c:	f000 f966 	bl	800c93c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	695b      	ldr	r3, [r3, #20]
 800c676:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c67a:	2b40      	cmp	r3, #64	; 0x40
 800c67c:	d123      	bne.n	800c6c6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	695a      	ldr	r2, [r3, #20]
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c68c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c692:	2b00      	cmp	r3, #0
 800c694:	d013      	beq.n	800c6be <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c69a:	4a22      	ldr	r2, [pc, #136]	; (800c724 <HAL_UART_IRQHandler+0x1f4>)
 800c69c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c6a2:	4618      	mov	r0, r3
 800c6a4:	f7fb ff60 	bl	8008568 <HAL_DMA_Abort_IT>
 800c6a8:	4603      	mov	r3, r0
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d016      	beq.n	800c6dc <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c6b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c6b4:	687a      	ldr	r2, [r7, #4]
 800c6b6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800c6b8:	4610      	mov	r0, r2
 800c6ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c6bc:	e00e      	b.n	800c6dc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c6be:	6878      	ldr	r0, [r7, #4]
 800c6c0:	f000 f846 	bl	800c750 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c6c4:	e00a      	b.n	800c6dc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c6c6:	6878      	ldr	r0, [r7, #4]
 800c6c8:	f000 f842 	bl	800c750 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c6cc:	e006      	b.n	800c6dc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c6ce:	6878      	ldr	r0, [r7, #4]
 800c6d0:	f000 f83e 	bl	800c750 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	2200      	movs	r2, #0
 800c6d8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800c6da:	e01e      	b.n	800c71a <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c6dc:	bf00      	nop
    return;
 800c6de:	e01c      	b.n	800c71a <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800c6e0:	69fb      	ldr	r3, [r7, #28]
 800c6e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d008      	beq.n	800c6fc <HAL_UART_IRQHandler+0x1cc>
 800c6ea:	69bb      	ldr	r3, [r7, #24]
 800c6ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d003      	beq.n	800c6fc <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800c6f4:	6878      	ldr	r0, [r7, #4]
 800c6f6:	f000 f953 	bl	800c9a0 <UART_Transmit_IT>
    return;
 800c6fa:	e00f      	b.n	800c71c <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800c6fc:	69fb      	ldr	r3, [r7, #28]
 800c6fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c702:	2b00      	cmp	r3, #0
 800c704:	d00a      	beq.n	800c71c <HAL_UART_IRQHandler+0x1ec>
 800c706:	69bb      	ldr	r3, [r7, #24]
 800c708:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d005      	beq.n	800c71c <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 800c710:	6878      	ldr	r0, [r7, #4]
 800c712:	f000 f99b 	bl	800ca4c <UART_EndTransmit_IT>
    return;
 800c716:	bf00      	nop
 800c718:	e000      	b.n	800c71c <HAL_UART_IRQHandler+0x1ec>
    return;
 800c71a:	bf00      	nop
  }
}
 800c71c:	3720      	adds	r7, #32
 800c71e:	46bd      	mov	sp, r7
 800c720:	bd80      	pop	{r7, pc}
 800c722:	bf00      	nop
 800c724:	0800c979 	.word	0x0800c979

0800c728 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c728:	b480      	push	{r7}
 800c72a:	b083      	sub	sp, #12
 800c72c:	af00      	add	r7, sp, #0
 800c72e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800c730:	bf00      	nop
 800c732:	370c      	adds	r7, #12
 800c734:	46bd      	mov	sp, r7
 800c736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c73a:	4770      	bx	lr

0800c73c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c73c:	b480      	push	{r7}
 800c73e:	b083      	sub	sp, #12
 800c740:	af00      	add	r7, sp, #0
 800c742:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800c744:	bf00      	nop
 800c746:	370c      	adds	r7, #12
 800c748:	46bd      	mov	sp, r7
 800c74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c74e:	4770      	bx	lr

0800c750 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c750:	b480      	push	{r7}
 800c752:	b083      	sub	sp, #12
 800c754:	af00      	add	r7, sp, #0
 800c756:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800c758:	bf00      	nop
 800c75a:	370c      	adds	r7, #12
 800c75c:	46bd      	mov	sp, r7
 800c75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c762:	4770      	bx	lr

0800c764 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c764:	b580      	push	{r7, lr}
 800c766:	b084      	sub	sp, #16
 800c768:	af00      	add	r7, sp, #0
 800c76a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c770:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d11e      	bne.n	800c7be <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	2200      	movs	r2, #0
 800c784:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	68da      	ldr	r2, [r3, #12]
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c794:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	695a      	ldr	r2, [r3, #20]
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	f022 0201 	bic.w	r2, r2, #1
 800c7a4:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	695a      	ldr	r2, [r3, #20]
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c7b4:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	2220      	movs	r2, #32
 800c7ba:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800c7be:	68f8      	ldr	r0, [r7, #12]
 800c7c0:	f7f5 f9dc 	bl	8001b7c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c7c4:	bf00      	nop
 800c7c6:	3710      	adds	r7, #16
 800c7c8:	46bd      	mov	sp, r7
 800c7ca:	bd80      	pop	{r7, pc}

0800c7cc <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c7cc:	b580      	push	{r7, lr}
 800c7ce:	b084      	sub	sp, #16
 800c7d0:	af00      	add	r7, sp, #0
 800c7d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7d8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800c7da:	68f8      	ldr	r0, [r7, #12]
 800c7dc:	f7ff ffae 	bl	800c73c <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c7e0:	bf00      	nop
 800c7e2:	3710      	adds	r7, #16
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	bd80      	pop	{r7, pc}

0800c7e8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c7e8:	b580      	push	{r7, lr}
 800c7ea:	b084      	sub	sp, #16
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7f8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800c7fa:	68bb      	ldr	r3, [r7, #8]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	695b      	ldr	r3, [r3, #20]
 800c800:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c804:	2b80      	cmp	r3, #128	; 0x80
 800c806:	bf0c      	ite	eq
 800c808:	2301      	moveq	r3, #1
 800c80a:	2300      	movne	r3, #0
 800c80c:	b2db      	uxtb	r3, r3
 800c80e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800c810:	68bb      	ldr	r3, [r7, #8]
 800c812:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c816:	b2db      	uxtb	r3, r3
 800c818:	2b21      	cmp	r3, #33	; 0x21
 800c81a:	d108      	bne.n	800c82e <UART_DMAError+0x46>
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d005      	beq.n	800c82e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800c822:	68bb      	ldr	r3, [r7, #8]
 800c824:	2200      	movs	r2, #0
 800c826:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800c828:	68b8      	ldr	r0, [r7, #8]
 800c82a:	f000 f871 	bl	800c910 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c82e:	68bb      	ldr	r3, [r7, #8]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	695b      	ldr	r3, [r3, #20]
 800c834:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c838:	2b40      	cmp	r3, #64	; 0x40
 800c83a:	bf0c      	ite	eq
 800c83c:	2301      	moveq	r3, #1
 800c83e:	2300      	movne	r3, #0
 800c840:	b2db      	uxtb	r3, r3
 800c842:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800c844:	68bb      	ldr	r3, [r7, #8]
 800c846:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800c84a:	b2db      	uxtb	r3, r3
 800c84c:	2b22      	cmp	r3, #34	; 0x22
 800c84e:	d108      	bne.n	800c862 <UART_DMAError+0x7a>
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	2b00      	cmp	r3, #0
 800c854:	d005      	beq.n	800c862 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800c856:	68bb      	ldr	r3, [r7, #8]
 800c858:	2200      	movs	r2, #0
 800c85a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800c85c:	68b8      	ldr	r0, [r7, #8]
 800c85e:	f000 f86d 	bl	800c93c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c862:	68bb      	ldr	r3, [r7, #8]
 800c864:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c866:	f043 0210 	orr.w	r2, r3, #16
 800c86a:	68bb      	ldr	r3, [r7, #8]
 800c86c:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c86e:	68b8      	ldr	r0, [r7, #8]
 800c870:	f7ff ff6e 	bl	800c750 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c874:	bf00      	nop
 800c876:	3710      	adds	r7, #16
 800c878:	46bd      	mov	sp, r7
 800c87a:	bd80      	pop	{r7, pc}

0800c87c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800c87c:	b580      	push	{r7, lr}
 800c87e:	b084      	sub	sp, #16
 800c880:	af00      	add	r7, sp, #0
 800c882:	60f8      	str	r0, [r7, #12]
 800c884:	60b9      	str	r1, [r7, #8]
 800c886:	603b      	str	r3, [r7, #0]
 800c888:	4613      	mov	r3, r2
 800c88a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c88c:	e02c      	b.n	800c8e8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c88e:	69bb      	ldr	r3, [r7, #24]
 800c890:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c894:	d028      	beq.n	800c8e8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800c896:	69bb      	ldr	r3, [r7, #24]
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d007      	beq.n	800c8ac <UART_WaitOnFlagUntilTimeout+0x30>
 800c89c:	f7fb fc16 	bl	80080cc <HAL_GetTick>
 800c8a0:	4602      	mov	r2, r0
 800c8a2:	683b      	ldr	r3, [r7, #0]
 800c8a4:	1ad3      	subs	r3, r2, r3
 800c8a6:	69ba      	ldr	r2, [r7, #24]
 800c8a8:	429a      	cmp	r2, r3
 800c8aa:	d21d      	bcs.n	800c8e8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	68da      	ldr	r2, [r3, #12]
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800c8ba:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	695a      	ldr	r2, [r3, #20]
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	f022 0201 	bic.w	r2, r2, #1
 800c8ca:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	2220      	movs	r2, #32
 800c8d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	2220      	movs	r2, #32
 800c8d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	2200      	movs	r2, #0
 800c8e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800c8e4:	2303      	movs	r3, #3
 800c8e6:	e00f      	b.n	800c908 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	681a      	ldr	r2, [r3, #0]
 800c8ee:	68bb      	ldr	r3, [r7, #8]
 800c8f0:	4013      	ands	r3, r2
 800c8f2:	68ba      	ldr	r2, [r7, #8]
 800c8f4:	429a      	cmp	r2, r3
 800c8f6:	bf0c      	ite	eq
 800c8f8:	2301      	moveq	r3, #1
 800c8fa:	2300      	movne	r3, #0
 800c8fc:	b2db      	uxtb	r3, r3
 800c8fe:	461a      	mov	r2, r3
 800c900:	79fb      	ldrb	r3, [r7, #7]
 800c902:	429a      	cmp	r2, r3
 800c904:	d0c3      	beq.n	800c88e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c906:	2300      	movs	r3, #0
}
 800c908:	4618      	mov	r0, r3
 800c90a:	3710      	adds	r7, #16
 800c90c:	46bd      	mov	sp, r7
 800c90e:	bd80      	pop	{r7, pc}

0800c910 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c910:	b480      	push	{r7}
 800c912:	b083      	sub	sp, #12
 800c914:	af00      	add	r7, sp, #0
 800c916:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	68da      	ldr	r2, [r3, #12]
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800c926:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	2220      	movs	r2, #32
 800c92c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800c930:	bf00      	nop
 800c932:	370c      	adds	r7, #12
 800c934:	46bd      	mov	sp, r7
 800c936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c93a:	4770      	bx	lr

0800c93c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c93c:	b480      	push	{r7}
 800c93e:	b083      	sub	sp, #12
 800c940:	af00      	add	r7, sp, #0
 800c942:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	68da      	ldr	r2, [r3, #12]
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800c952:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	695a      	ldr	r2, [r3, #20]
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	f022 0201 	bic.w	r2, r2, #1
 800c962:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	2220      	movs	r2, #32
 800c968:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800c96c:	bf00      	nop
 800c96e:	370c      	adds	r7, #12
 800c970:	46bd      	mov	sp, r7
 800c972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c976:	4770      	bx	lr

0800c978 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c978:	b580      	push	{r7, lr}
 800c97a:	b084      	sub	sp, #16
 800c97c:	af00      	add	r7, sp, #0
 800c97e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c984:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	2200      	movs	r2, #0
 800c98a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	2200      	movs	r2, #0
 800c990:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c992:	68f8      	ldr	r0, [r7, #12]
 800c994:	f7ff fedc 	bl	800c750 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c998:	bf00      	nop
 800c99a:	3710      	adds	r7, #16
 800c99c:	46bd      	mov	sp, r7
 800c99e:	bd80      	pop	{r7, pc}

0800c9a0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c9a0:	b480      	push	{r7}
 800c9a2:	b085      	sub	sp, #20
 800c9a4:	af00      	add	r7, sp, #0
 800c9a6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c9ae:	b2db      	uxtb	r3, r3
 800c9b0:	2b21      	cmp	r3, #33	; 0x21
 800c9b2:	d144      	bne.n	800ca3e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	689b      	ldr	r3, [r3, #8]
 800c9b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c9bc:	d11a      	bne.n	800c9f4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	6a1b      	ldr	r3, [r3, #32]
 800c9c2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	881b      	ldrh	r3, [r3, #0]
 800c9c8:	461a      	mov	r2, r3
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c9d2:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	691b      	ldr	r3, [r3, #16]
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d105      	bne.n	800c9e8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	6a1b      	ldr	r3, [r3, #32]
 800c9e0:	1c9a      	adds	r2, r3, #2
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	621a      	str	r2, [r3, #32]
 800c9e6:	e00e      	b.n	800ca06 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	6a1b      	ldr	r3, [r3, #32]
 800c9ec:	1c5a      	adds	r2, r3, #1
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	621a      	str	r2, [r3, #32]
 800c9f2:	e008      	b.n	800ca06 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	6a1b      	ldr	r3, [r3, #32]
 800c9f8:	1c59      	adds	r1, r3, #1
 800c9fa:	687a      	ldr	r2, [r7, #4]
 800c9fc:	6211      	str	r1, [r2, #32]
 800c9fe:	781a      	ldrb	r2, [r3, #0]
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ca0a:	b29b      	uxth	r3, r3
 800ca0c:	3b01      	subs	r3, #1
 800ca0e:	b29b      	uxth	r3, r3
 800ca10:	687a      	ldr	r2, [r7, #4]
 800ca12:	4619      	mov	r1, r3
 800ca14:	84d1      	strh	r1, [r2, #38]	; 0x26
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d10f      	bne.n	800ca3a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	68da      	ldr	r2, [r3, #12]
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ca28:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	68da      	ldr	r2, [r3, #12]
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ca38:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ca3a:	2300      	movs	r3, #0
 800ca3c:	e000      	b.n	800ca40 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800ca3e:	2302      	movs	r3, #2
  }
}
 800ca40:	4618      	mov	r0, r3
 800ca42:	3714      	adds	r7, #20
 800ca44:	46bd      	mov	sp, r7
 800ca46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca4a:	4770      	bx	lr

0800ca4c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ca4c:	b580      	push	{r7, lr}
 800ca4e:	b082      	sub	sp, #8
 800ca50:	af00      	add	r7, sp, #0
 800ca52:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	68da      	ldr	r2, [r3, #12]
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ca62:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	2220      	movs	r2, #32
 800ca68:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ca6c:	6878      	ldr	r0, [r7, #4]
 800ca6e:	f7ff fe5b 	bl	800c728 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ca72:	2300      	movs	r3, #0
}
 800ca74:	4618      	mov	r0, r3
 800ca76:	3708      	adds	r7, #8
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	bd80      	pop	{r7, pc}

0800ca7c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ca7c:	b580      	push	{r7, lr}
 800ca7e:	b084      	sub	sp, #16
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ca8a:	b2db      	uxtb	r3, r3
 800ca8c:	2b22      	cmp	r3, #34	; 0x22
 800ca8e:	d171      	bne.n	800cb74 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	689b      	ldr	r3, [r3, #8]
 800ca94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ca98:	d123      	bne.n	800cae2 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca9e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	691b      	ldr	r3, [r3, #16]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d10e      	bne.n	800cac6 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	685b      	ldr	r3, [r3, #4]
 800caae:	b29b      	uxth	r3, r3
 800cab0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cab4:	b29a      	uxth	r2, r3
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cabe:	1c9a      	adds	r2, r3, #2
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	629a      	str	r2, [r3, #40]	; 0x28
 800cac4:	e029      	b.n	800cb1a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	685b      	ldr	r3, [r3, #4]
 800cacc:	b29b      	uxth	r3, r3
 800cace:	b2db      	uxtb	r3, r3
 800cad0:	b29a      	uxth	r2, r3
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cada:	1c5a      	adds	r2, r3, #1
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	629a      	str	r2, [r3, #40]	; 0x28
 800cae0:	e01b      	b.n	800cb1a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	691b      	ldr	r3, [r3, #16]
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d10a      	bne.n	800cb00 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	6858      	ldr	r0, [r3, #4]
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800caf4:	1c59      	adds	r1, r3, #1
 800caf6:	687a      	ldr	r2, [r7, #4]
 800caf8:	6291      	str	r1, [r2, #40]	; 0x28
 800cafa:	b2c2      	uxtb	r2, r0
 800cafc:	701a      	strb	r2, [r3, #0]
 800cafe:	e00c      	b.n	800cb1a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	685b      	ldr	r3, [r3, #4]
 800cb06:	b2da      	uxtb	r2, r3
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb0c:	1c58      	adds	r0, r3, #1
 800cb0e:	6879      	ldr	r1, [r7, #4]
 800cb10:	6288      	str	r0, [r1, #40]	; 0x28
 800cb12:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800cb16:	b2d2      	uxtb	r2, r2
 800cb18:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800cb1e:	b29b      	uxth	r3, r3
 800cb20:	3b01      	subs	r3, #1
 800cb22:	b29b      	uxth	r3, r3
 800cb24:	687a      	ldr	r2, [r7, #4]
 800cb26:	4619      	mov	r1, r3
 800cb28:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d120      	bne.n	800cb70 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	68da      	ldr	r2, [r3, #12]
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	f022 0220 	bic.w	r2, r2, #32
 800cb3c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	68da      	ldr	r2, [r3, #12]
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800cb4c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	695a      	ldr	r2, [r3, #20]
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	f022 0201 	bic.w	r2, r2, #1
 800cb5c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	2220      	movs	r2, #32
 800cb62:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800cb66:	6878      	ldr	r0, [r7, #4]
 800cb68:	f7f5 f808 	bl	8001b7c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800cb6c:	2300      	movs	r3, #0
 800cb6e:	e002      	b.n	800cb76 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800cb70:	2300      	movs	r3, #0
 800cb72:	e000      	b.n	800cb76 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800cb74:	2302      	movs	r3, #2
  }
}
 800cb76:	4618      	mov	r0, r3
 800cb78:	3710      	adds	r7, #16
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	bd80      	pop	{r7, pc}
	...

0800cb80 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cb80:	b5b0      	push	{r4, r5, r7, lr}
 800cb82:	b084      	sub	sp, #16
 800cb84:	af00      	add	r7, sp, #0
 800cb86:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	691b      	ldr	r3, [r3, #16]
 800cb8e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	68da      	ldr	r2, [r3, #12]
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	430a      	orrs	r2, r1
 800cb9c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	689a      	ldr	r2, [r3, #8]
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	691b      	ldr	r3, [r3, #16]
 800cba6:	431a      	orrs	r2, r3
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	695b      	ldr	r3, [r3, #20]
 800cbac:	431a      	orrs	r2, r3
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	69db      	ldr	r3, [r3, #28]
 800cbb2:	4313      	orrs	r3, r2
 800cbb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	68db      	ldr	r3, [r3, #12]
 800cbbc:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800cbc0:	f023 030c 	bic.w	r3, r3, #12
 800cbc4:	687a      	ldr	r2, [r7, #4]
 800cbc6:	6812      	ldr	r2, [r2, #0]
 800cbc8:	68f9      	ldr	r1, [r7, #12]
 800cbca:	430b      	orrs	r3, r1
 800cbcc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	695b      	ldr	r3, [r3, #20]
 800cbd4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	699a      	ldr	r2, [r3, #24]
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	430a      	orrs	r2, r1
 800cbe2:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	69db      	ldr	r3, [r3, #28]
 800cbe8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cbec:	f040 80e4 	bne.w	800cdb8 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	4aab      	ldr	r2, [pc, #684]	; (800cea4 <UART_SetConfig+0x324>)
 800cbf6:	4293      	cmp	r3, r2
 800cbf8:	d004      	beq.n	800cc04 <UART_SetConfig+0x84>
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	4aaa      	ldr	r2, [pc, #680]	; (800cea8 <UART_SetConfig+0x328>)
 800cc00:	4293      	cmp	r3, r2
 800cc02:	d16c      	bne.n	800ccde <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800cc04:	f7fe fe12 	bl	800b82c <HAL_RCC_GetPCLK2Freq>
 800cc08:	4602      	mov	r2, r0
 800cc0a:	4613      	mov	r3, r2
 800cc0c:	009b      	lsls	r3, r3, #2
 800cc0e:	4413      	add	r3, r2
 800cc10:	009a      	lsls	r2, r3, #2
 800cc12:	441a      	add	r2, r3
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	685b      	ldr	r3, [r3, #4]
 800cc18:	005b      	lsls	r3, r3, #1
 800cc1a:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc1e:	4aa3      	ldr	r2, [pc, #652]	; (800ceac <UART_SetConfig+0x32c>)
 800cc20:	fba2 2303 	umull	r2, r3, r2, r3
 800cc24:	095b      	lsrs	r3, r3, #5
 800cc26:	011c      	lsls	r4, r3, #4
 800cc28:	f7fe fe00 	bl	800b82c <HAL_RCC_GetPCLK2Freq>
 800cc2c:	4602      	mov	r2, r0
 800cc2e:	4613      	mov	r3, r2
 800cc30:	009b      	lsls	r3, r3, #2
 800cc32:	4413      	add	r3, r2
 800cc34:	009a      	lsls	r2, r3, #2
 800cc36:	441a      	add	r2, r3
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	685b      	ldr	r3, [r3, #4]
 800cc3c:	005b      	lsls	r3, r3, #1
 800cc3e:	fbb2 f5f3 	udiv	r5, r2, r3
 800cc42:	f7fe fdf3 	bl	800b82c <HAL_RCC_GetPCLK2Freq>
 800cc46:	4602      	mov	r2, r0
 800cc48:	4613      	mov	r3, r2
 800cc4a:	009b      	lsls	r3, r3, #2
 800cc4c:	4413      	add	r3, r2
 800cc4e:	009a      	lsls	r2, r3, #2
 800cc50:	441a      	add	r2, r3
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	685b      	ldr	r3, [r3, #4]
 800cc56:	005b      	lsls	r3, r3, #1
 800cc58:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc5c:	4a93      	ldr	r2, [pc, #588]	; (800ceac <UART_SetConfig+0x32c>)
 800cc5e:	fba2 2303 	umull	r2, r3, r2, r3
 800cc62:	095b      	lsrs	r3, r3, #5
 800cc64:	2264      	movs	r2, #100	; 0x64
 800cc66:	fb02 f303 	mul.w	r3, r2, r3
 800cc6a:	1aeb      	subs	r3, r5, r3
 800cc6c:	00db      	lsls	r3, r3, #3
 800cc6e:	3332      	adds	r3, #50	; 0x32
 800cc70:	4a8e      	ldr	r2, [pc, #568]	; (800ceac <UART_SetConfig+0x32c>)
 800cc72:	fba2 2303 	umull	r2, r3, r2, r3
 800cc76:	095b      	lsrs	r3, r3, #5
 800cc78:	005b      	lsls	r3, r3, #1
 800cc7a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800cc7e:	441c      	add	r4, r3
 800cc80:	f7fe fdd4 	bl	800b82c <HAL_RCC_GetPCLK2Freq>
 800cc84:	4602      	mov	r2, r0
 800cc86:	4613      	mov	r3, r2
 800cc88:	009b      	lsls	r3, r3, #2
 800cc8a:	4413      	add	r3, r2
 800cc8c:	009a      	lsls	r2, r3, #2
 800cc8e:	441a      	add	r2, r3
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	685b      	ldr	r3, [r3, #4]
 800cc94:	005b      	lsls	r3, r3, #1
 800cc96:	fbb2 f5f3 	udiv	r5, r2, r3
 800cc9a:	f7fe fdc7 	bl	800b82c <HAL_RCC_GetPCLK2Freq>
 800cc9e:	4602      	mov	r2, r0
 800cca0:	4613      	mov	r3, r2
 800cca2:	009b      	lsls	r3, r3, #2
 800cca4:	4413      	add	r3, r2
 800cca6:	009a      	lsls	r2, r3, #2
 800cca8:	441a      	add	r2, r3
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	685b      	ldr	r3, [r3, #4]
 800ccae:	005b      	lsls	r3, r3, #1
 800ccb0:	fbb2 f3f3 	udiv	r3, r2, r3
 800ccb4:	4a7d      	ldr	r2, [pc, #500]	; (800ceac <UART_SetConfig+0x32c>)
 800ccb6:	fba2 2303 	umull	r2, r3, r2, r3
 800ccba:	095b      	lsrs	r3, r3, #5
 800ccbc:	2264      	movs	r2, #100	; 0x64
 800ccbe:	fb02 f303 	mul.w	r3, r2, r3
 800ccc2:	1aeb      	subs	r3, r5, r3
 800ccc4:	00db      	lsls	r3, r3, #3
 800ccc6:	3332      	adds	r3, #50	; 0x32
 800ccc8:	4a78      	ldr	r2, [pc, #480]	; (800ceac <UART_SetConfig+0x32c>)
 800ccca:	fba2 2303 	umull	r2, r3, r2, r3
 800ccce:	095b      	lsrs	r3, r3, #5
 800ccd0:	f003 0207 	and.w	r2, r3, #7
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	4422      	add	r2, r4
 800ccda:	609a      	str	r2, [r3, #8]
 800ccdc:	e154      	b.n	800cf88 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800ccde:	f7fe fd91 	bl	800b804 <HAL_RCC_GetPCLK1Freq>
 800cce2:	4602      	mov	r2, r0
 800cce4:	4613      	mov	r3, r2
 800cce6:	009b      	lsls	r3, r3, #2
 800cce8:	4413      	add	r3, r2
 800ccea:	009a      	lsls	r2, r3, #2
 800ccec:	441a      	add	r2, r3
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	685b      	ldr	r3, [r3, #4]
 800ccf2:	005b      	lsls	r3, r3, #1
 800ccf4:	fbb2 f3f3 	udiv	r3, r2, r3
 800ccf8:	4a6c      	ldr	r2, [pc, #432]	; (800ceac <UART_SetConfig+0x32c>)
 800ccfa:	fba2 2303 	umull	r2, r3, r2, r3
 800ccfe:	095b      	lsrs	r3, r3, #5
 800cd00:	011c      	lsls	r4, r3, #4
 800cd02:	f7fe fd7f 	bl	800b804 <HAL_RCC_GetPCLK1Freq>
 800cd06:	4602      	mov	r2, r0
 800cd08:	4613      	mov	r3, r2
 800cd0a:	009b      	lsls	r3, r3, #2
 800cd0c:	4413      	add	r3, r2
 800cd0e:	009a      	lsls	r2, r3, #2
 800cd10:	441a      	add	r2, r3
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	685b      	ldr	r3, [r3, #4]
 800cd16:	005b      	lsls	r3, r3, #1
 800cd18:	fbb2 f5f3 	udiv	r5, r2, r3
 800cd1c:	f7fe fd72 	bl	800b804 <HAL_RCC_GetPCLK1Freq>
 800cd20:	4602      	mov	r2, r0
 800cd22:	4613      	mov	r3, r2
 800cd24:	009b      	lsls	r3, r3, #2
 800cd26:	4413      	add	r3, r2
 800cd28:	009a      	lsls	r2, r3, #2
 800cd2a:	441a      	add	r2, r3
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	685b      	ldr	r3, [r3, #4]
 800cd30:	005b      	lsls	r3, r3, #1
 800cd32:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd36:	4a5d      	ldr	r2, [pc, #372]	; (800ceac <UART_SetConfig+0x32c>)
 800cd38:	fba2 2303 	umull	r2, r3, r2, r3
 800cd3c:	095b      	lsrs	r3, r3, #5
 800cd3e:	2264      	movs	r2, #100	; 0x64
 800cd40:	fb02 f303 	mul.w	r3, r2, r3
 800cd44:	1aeb      	subs	r3, r5, r3
 800cd46:	00db      	lsls	r3, r3, #3
 800cd48:	3332      	adds	r3, #50	; 0x32
 800cd4a:	4a58      	ldr	r2, [pc, #352]	; (800ceac <UART_SetConfig+0x32c>)
 800cd4c:	fba2 2303 	umull	r2, r3, r2, r3
 800cd50:	095b      	lsrs	r3, r3, #5
 800cd52:	005b      	lsls	r3, r3, #1
 800cd54:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800cd58:	441c      	add	r4, r3
 800cd5a:	f7fe fd53 	bl	800b804 <HAL_RCC_GetPCLK1Freq>
 800cd5e:	4602      	mov	r2, r0
 800cd60:	4613      	mov	r3, r2
 800cd62:	009b      	lsls	r3, r3, #2
 800cd64:	4413      	add	r3, r2
 800cd66:	009a      	lsls	r2, r3, #2
 800cd68:	441a      	add	r2, r3
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	685b      	ldr	r3, [r3, #4]
 800cd6e:	005b      	lsls	r3, r3, #1
 800cd70:	fbb2 f5f3 	udiv	r5, r2, r3
 800cd74:	f7fe fd46 	bl	800b804 <HAL_RCC_GetPCLK1Freq>
 800cd78:	4602      	mov	r2, r0
 800cd7a:	4613      	mov	r3, r2
 800cd7c:	009b      	lsls	r3, r3, #2
 800cd7e:	4413      	add	r3, r2
 800cd80:	009a      	lsls	r2, r3, #2
 800cd82:	441a      	add	r2, r3
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	685b      	ldr	r3, [r3, #4]
 800cd88:	005b      	lsls	r3, r3, #1
 800cd8a:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd8e:	4a47      	ldr	r2, [pc, #284]	; (800ceac <UART_SetConfig+0x32c>)
 800cd90:	fba2 2303 	umull	r2, r3, r2, r3
 800cd94:	095b      	lsrs	r3, r3, #5
 800cd96:	2264      	movs	r2, #100	; 0x64
 800cd98:	fb02 f303 	mul.w	r3, r2, r3
 800cd9c:	1aeb      	subs	r3, r5, r3
 800cd9e:	00db      	lsls	r3, r3, #3
 800cda0:	3332      	adds	r3, #50	; 0x32
 800cda2:	4a42      	ldr	r2, [pc, #264]	; (800ceac <UART_SetConfig+0x32c>)
 800cda4:	fba2 2303 	umull	r2, r3, r2, r3
 800cda8:	095b      	lsrs	r3, r3, #5
 800cdaa:	f003 0207 	and.w	r2, r3, #7
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	4422      	add	r2, r4
 800cdb4:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 800cdb6:	e0e7      	b.n	800cf88 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	4a39      	ldr	r2, [pc, #228]	; (800cea4 <UART_SetConfig+0x324>)
 800cdbe:	4293      	cmp	r3, r2
 800cdc0:	d004      	beq.n	800cdcc <UART_SetConfig+0x24c>
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	4a38      	ldr	r2, [pc, #224]	; (800cea8 <UART_SetConfig+0x328>)
 800cdc8:	4293      	cmp	r3, r2
 800cdca:	d171      	bne.n	800ceb0 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800cdcc:	f7fe fd2e 	bl	800b82c <HAL_RCC_GetPCLK2Freq>
 800cdd0:	4602      	mov	r2, r0
 800cdd2:	4613      	mov	r3, r2
 800cdd4:	009b      	lsls	r3, r3, #2
 800cdd6:	4413      	add	r3, r2
 800cdd8:	009a      	lsls	r2, r3, #2
 800cdda:	441a      	add	r2, r3
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	685b      	ldr	r3, [r3, #4]
 800cde0:	009b      	lsls	r3, r3, #2
 800cde2:	fbb2 f3f3 	udiv	r3, r2, r3
 800cde6:	4a31      	ldr	r2, [pc, #196]	; (800ceac <UART_SetConfig+0x32c>)
 800cde8:	fba2 2303 	umull	r2, r3, r2, r3
 800cdec:	095b      	lsrs	r3, r3, #5
 800cdee:	011c      	lsls	r4, r3, #4
 800cdf0:	f7fe fd1c 	bl	800b82c <HAL_RCC_GetPCLK2Freq>
 800cdf4:	4602      	mov	r2, r0
 800cdf6:	4613      	mov	r3, r2
 800cdf8:	009b      	lsls	r3, r3, #2
 800cdfa:	4413      	add	r3, r2
 800cdfc:	009a      	lsls	r2, r3, #2
 800cdfe:	441a      	add	r2, r3
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	685b      	ldr	r3, [r3, #4]
 800ce04:	009b      	lsls	r3, r3, #2
 800ce06:	fbb2 f5f3 	udiv	r5, r2, r3
 800ce0a:	f7fe fd0f 	bl	800b82c <HAL_RCC_GetPCLK2Freq>
 800ce0e:	4602      	mov	r2, r0
 800ce10:	4613      	mov	r3, r2
 800ce12:	009b      	lsls	r3, r3, #2
 800ce14:	4413      	add	r3, r2
 800ce16:	009a      	lsls	r2, r3, #2
 800ce18:	441a      	add	r2, r3
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	685b      	ldr	r3, [r3, #4]
 800ce1e:	009b      	lsls	r3, r3, #2
 800ce20:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce24:	4a21      	ldr	r2, [pc, #132]	; (800ceac <UART_SetConfig+0x32c>)
 800ce26:	fba2 2303 	umull	r2, r3, r2, r3
 800ce2a:	095b      	lsrs	r3, r3, #5
 800ce2c:	2264      	movs	r2, #100	; 0x64
 800ce2e:	fb02 f303 	mul.w	r3, r2, r3
 800ce32:	1aeb      	subs	r3, r5, r3
 800ce34:	011b      	lsls	r3, r3, #4
 800ce36:	3332      	adds	r3, #50	; 0x32
 800ce38:	4a1c      	ldr	r2, [pc, #112]	; (800ceac <UART_SetConfig+0x32c>)
 800ce3a:	fba2 2303 	umull	r2, r3, r2, r3
 800ce3e:	095b      	lsrs	r3, r3, #5
 800ce40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ce44:	441c      	add	r4, r3
 800ce46:	f7fe fcf1 	bl	800b82c <HAL_RCC_GetPCLK2Freq>
 800ce4a:	4602      	mov	r2, r0
 800ce4c:	4613      	mov	r3, r2
 800ce4e:	009b      	lsls	r3, r3, #2
 800ce50:	4413      	add	r3, r2
 800ce52:	009a      	lsls	r2, r3, #2
 800ce54:	441a      	add	r2, r3
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	685b      	ldr	r3, [r3, #4]
 800ce5a:	009b      	lsls	r3, r3, #2
 800ce5c:	fbb2 f5f3 	udiv	r5, r2, r3
 800ce60:	f7fe fce4 	bl	800b82c <HAL_RCC_GetPCLK2Freq>
 800ce64:	4602      	mov	r2, r0
 800ce66:	4613      	mov	r3, r2
 800ce68:	009b      	lsls	r3, r3, #2
 800ce6a:	4413      	add	r3, r2
 800ce6c:	009a      	lsls	r2, r3, #2
 800ce6e:	441a      	add	r2, r3
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	685b      	ldr	r3, [r3, #4]
 800ce74:	009b      	lsls	r3, r3, #2
 800ce76:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce7a:	4a0c      	ldr	r2, [pc, #48]	; (800ceac <UART_SetConfig+0x32c>)
 800ce7c:	fba2 2303 	umull	r2, r3, r2, r3
 800ce80:	095b      	lsrs	r3, r3, #5
 800ce82:	2264      	movs	r2, #100	; 0x64
 800ce84:	fb02 f303 	mul.w	r3, r2, r3
 800ce88:	1aeb      	subs	r3, r5, r3
 800ce8a:	011b      	lsls	r3, r3, #4
 800ce8c:	3332      	adds	r3, #50	; 0x32
 800ce8e:	4a07      	ldr	r2, [pc, #28]	; (800ceac <UART_SetConfig+0x32c>)
 800ce90:	fba2 2303 	umull	r2, r3, r2, r3
 800ce94:	095b      	lsrs	r3, r3, #5
 800ce96:	f003 020f 	and.w	r2, r3, #15
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	4422      	add	r2, r4
 800cea0:	609a      	str	r2, [r3, #8]
 800cea2:	e071      	b.n	800cf88 <UART_SetConfig+0x408>
 800cea4:	40011000 	.word	0x40011000
 800cea8:	40011400 	.word	0x40011400
 800ceac:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800ceb0:	f7fe fca8 	bl	800b804 <HAL_RCC_GetPCLK1Freq>
 800ceb4:	4602      	mov	r2, r0
 800ceb6:	4613      	mov	r3, r2
 800ceb8:	009b      	lsls	r3, r3, #2
 800ceba:	4413      	add	r3, r2
 800cebc:	009a      	lsls	r2, r3, #2
 800cebe:	441a      	add	r2, r3
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	685b      	ldr	r3, [r3, #4]
 800cec4:	009b      	lsls	r3, r3, #2
 800cec6:	fbb2 f3f3 	udiv	r3, r2, r3
 800ceca:	4a31      	ldr	r2, [pc, #196]	; (800cf90 <UART_SetConfig+0x410>)
 800cecc:	fba2 2303 	umull	r2, r3, r2, r3
 800ced0:	095b      	lsrs	r3, r3, #5
 800ced2:	011c      	lsls	r4, r3, #4
 800ced4:	f7fe fc96 	bl	800b804 <HAL_RCC_GetPCLK1Freq>
 800ced8:	4602      	mov	r2, r0
 800ceda:	4613      	mov	r3, r2
 800cedc:	009b      	lsls	r3, r3, #2
 800cede:	4413      	add	r3, r2
 800cee0:	009a      	lsls	r2, r3, #2
 800cee2:	441a      	add	r2, r3
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	685b      	ldr	r3, [r3, #4]
 800cee8:	009b      	lsls	r3, r3, #2
 800ceea:	fbb2 f5f3 	udiv	r5, r2, r3
 800ceee:	f7fe fc89 	bl	800b804 <HAL_RCC_GetPCLK1Freq>
 800cef2:	4602      	mov	r2, r0
 800cef4:	4613      	mov	r3, r2
 800cef6:	009b      	lsls	r3, r3, #2
 800cef8:	4413      	add	r3, r2
 800cefa:	009a      	lsls	r2, r3, #2
 800cefc:	441a      	add	r2, r3
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	685b      	ldr	r3, [r3, #4]
 800cf02:	009b      	lsls	r3, r3, #2
 800cf04:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf08:	4a21      	ldr	r2, [pc, #132]	; (800cf90 <UART_SetConfig+0x410>)
 800cf0a:	fba2 2303 	umull	r2, r3, r2, r3
 800cf0e:	095b      	lsrs	r3, r3, #5
 800cf10:	2264      	movs	r2, #100	; 0x64
 800cf12:	fb02 f303 	mul.w	r3, r2, r3
 800cf16:	1aeb      	subs	r3, r5, r3
 800cf18:	011b      	lsls	r3, r3, #4
 800cf1a:	3332      	adds	r3, #50	; 0x32
 800cf1c:	4a1c      	ldr	r2, [pc, #112]	; (800cf90 <UART_SetConfig+0x410>)
 800cf1e:	fba2 2303 	umull	r2, r3, r2, r3
 800cf22:	095b      	lsrs	r3, r3, #5
 800cf24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cf28:	441c      	add	r4, r3
 800cf2a:	f7fe fc6b 	bl	800b804 <HAL_RCC_GetPCLK1Freq>
 800cf2e:	4602      	mov	r2, r0
 800cf30:	4613      	mov	r3, r2
 800cf32:	009b      	lsls	r3, r3, #2
 800cf34:	4413      	add	r3, r2
 800cf36:	009a      	lsls	r2, r3, #2
 800cf38:	441a      	add	r2, r3
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	685b      	ldr	r3, [r3, #4]
 800cf3e:	009b      	lsls	r3, r3, #2
 800cf40:	fbb2 f5f3 	udiv	r5, r2, r3
 800cf44:	f7fe fc5e 	bl	800b804 <HAL_RCC_GetPCLK1Freq>
 800cf48:	4602      	mov	r2, r0
 800cf4a:	4613      	mov	r3, r2
 800cf4c:	009b      	lsls	r3, r3, #2
 800cf4e:	4413      	add	r3, r2
 800cf50:	009a      	lsls	r2, r3, #2
 800cf52:	441a      	add	r2, r3
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	685b      	ldr	r3, [r3, #4]
 800cf58:	009b      	lsls	r3, r3, #2
 800cf5a:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf5e:	4a0c      	ldr	r2, [pc, #48]	; (800cf90 <UART_SetConfig+0x410>)
 800cf60:	fba2 2303 	umull	r2, r3, r2, r3
 800cf64:	095b      	lsrs	r3, r3, #5
 800cf66:	2264      	movs	r2, #100	; 0x64
 800cf68:	fb02 f303 	mul.w	r3, r2, r3
 800cf6c:	1aeb      	subs	r3, r5, r3
 800cf6e:	011b      	lsls	r3, r3, #4
 800cf70:	3332      	adds	r3, #50	; 0x32
 800cf72:	4a07      	ldr	r2, [pc, #28]	; (800cf90 <UART_SetConfig+0x410>)
 800cf74:	fba2 2303 	umull	r2, r3, r2, r3
 800cf78:	095b      	lsrs	r3, r3, #5
 800cf7a:	f003 020f 	and.w	r2, r3, #15
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	4422      	add	r2, r4
 800cf84:	609a      	str	r2, [r3, #8]
}
 800cf86:	e7ff      	b.n	800cf88 <UART_SetConfig+0x408>
 800cf88:	bf00      	nop
 800cf8a:	3710      	adds	r7, #16
 800cf8c:	46bd      	mov	sp, r7
 800cf8e:	bdb0      	pop	{r4, r5, r7, pc}
 800cf90:	51eb851f 	.word	0x51eb851f

0800cf94 <atof>:
 800cf94:	2100      	movs	r1, #0
 800cf96:	f001 bba7 	b.w	800e6e8 <strtod>

0800cf9a <atoi>:
 800cf9a:	220a      	movs	r2, #10
 800cf9c:	2100      	movs	r1, #0
 800cf9e:	f001 bc87 	b.w	800e8b0 <strtol>
	...

0800cfa4 <__errno>:
 800cfa4:	4b01      	ldr	r3, [pc, #4]	; (800cfac <__errno+0x8>)
 800cfa6:	6818      	ldr	r0, [r3, #0]
 800cfa8:	4770      	bx	lr
 800cfaa:	bf00      	nop
 800cfac:	20000028 	.word	0x20000028

0800cfb0 <__libc_init_array>:
 800cfb0:	b570      	push	{r4, r5, r6, lr}
 800cfb2:	4e0d      	ldr	r6, [pc, #52]	; (800cfe8 <__libc_init_array+0x38>)
 800cfb4:	4c0d      	ldr	r4, [pc, #52]	; (800cfec <__libc_init_array+0x3c>)
 800cfb6:	1ba4      	subs	r4, r4, r6
 800cfb8:	10a4      	asrs	r4, r4, #2
 800cfba:	2500      	movs	r5, #0
 800cfbc:	42a5      	cmp	r5, r4
 800cfbe:	d109      	bne.n	800cfd4 <__libc_init_array+0x24>
 800cfc0:	4e0b      	ldr	r6, [pc, #44]	; (800cff0 <__libc_init_array+0x40>)
 800cfc2:	4c0c      	ldr	r4, [pc, #48]	; (800cff4 <__libc_init_array+0x44>)
 800cfc4:	f005 fc4e 	bl	8012864 <_init>
 800cfc8:	1ba4      	subs	r4, r4, r6
 800cfca:	10a4      	asrs	r4, r4, #2
 800cfcc:	2500      	movs	r5, #0
 800cfce:	42a5      	cmp	r5, r4
 800cfd0:	d105      	bne.n	800cfde <__libc_init_array+0x2e>
 800cfd2:	bd70      	pop	{r4, r5, r6, pc}
 800cfd4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800cfd8:	4798      	blx	r3
 800cfda:	3501      	adds	r5, #1
 800cfdc:	e7ee      	b.n	800cfbc <__libc_init_array+0xc>
 800cfde:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800cfe2:	4798      	blx	r3
 800cfe4:	3501      	adds	r5, #1
 800cfe6:	e7f2      	b.n	800cfce <__libc_init_array+0x1e>
 800cfe8:	08014388 	.word	0x08014388
 800cfec:	08014388 	.word	0x08014388
 800cff0:	08014388 	.word	0x08014388
 800cff4:	0801438c 	.word	0x0801438c

0800cff8 <malloc>:
 800cff8:	4b02      	ldr	r3, [pc, #8]	; (800d004 <malloc+0xc>)
 800cffa:	4601      	mov	r1, r0
 800cffc:	6818      	ldr	r0, [r3, #0]
 800cffe:	f000 b865 	b.w	800d0cc <_malloc_r>
 800d002:	bf00      	nop
 800d004:	20000028 	.word	0x20000028

0800d008 <memcpy>:
 800d008:	b510      	push	{r4, lr}
 800d00a:	1e43      	subs	r3, r0, #1
 800d00c:	440a      	add	r2, r1
 800d00e:	4291      	cmp	r1, r2
 800d010:	d100      	bne.n	800d014 <memcpy+0xc>
 800d012:	bd10      	pop	{r4, pc}
 800d014:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d018:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d01c:	e7f7      	b.n	800d00e <memcpy+0x6>

0800d01e <memset>:
 800d01e:	4402      	add	r2, r0
 800d020:	4603      	mov	r3, r0
 800d022:	4293      	cmp	r3, r2
 800d024:	d100      	bne.n	800d028 <memset+0xa>
 800d026:	4770      	bx	lr
 800d028:	f803 1b01 	strb.w	r1, [r3], #1
 800d02c:	e7f9      	b.n	800d022 <memset+0x4>
	...

0800d030 <_free_r>:
 800d030:	b538      	push	{r3, r4, r5, lr}
 800d032:	4605      	mov	r5, r0
 800d034:	2900      	cmp	r1, #0
 800d036:	d045      	beq.n	800d0c4 <_free_r+0x94>
 800d038:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d03c:	1f0c      	subs	r4, r1, #4
 800d03e:	2b00      	cmp	r3, #0
 800d040:	bfb8      	it	lt
 800d042:	18e4      	addlt	r4, r4, r3
 800d044:	f002 fddc 	bl	800fc00 <__malloc_lock>
 800d048:	4a1f      	ldr	r2, [pc, #124]	; (800d0c8 <_free_r+0x98>)
 800d04a:	6813      	ldr	r3, [r2, #0]
 800d04c:	4610      	mov	r0, r2
 800d04e:	b933      	cbnz	r3, 800d05e <_free_r+0x2e>
 800d050:	6063      	str	r3, [r4, #4]
 800d052:	6014      	str	r4, [r2, #0]
 800d054:	4628      	mov	r0, r5
 800d056:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d05a:	f002 bdd2 	b.w	800fc02 <__malloc_unlock>
 800d05e:	42a3      	cmp	r3, r4
 800d060:	d90c      	bls.n	800d07c <_free_r+0x4c>
 800d062:	6821      	ldr	r1, [r4, #0]
 800d064:	1862      	adds	r2, r4, r1
 800d066:	4293      	cmp	r3, r2
 800d068:	bf04      	itt	eq
 800d06a:	681a      	ldreq	r2, [r3, #0]
 800d06c:	685b      	ldreq	r3, [r3, #4]
 800d06e:	6063      	str	r3, [r4, #4]
 800d070:	bf04      	itt	eq
 800d072:	1852      	addeq	r2, r2, r1
 800d074:	6022      	streq	r2, [r4, #0]
 800d076:	6004      	str	r4, [r0, #0]
 800d078:	e7ec      	b.n	800d054 <_free_r+0x24>
 800d07a:	4613      	mov	r3, r2
 800d07c:	685a      	ldr	r2, [r3, #4]
 800d07e:	b10a      	cbz	r2, 800d084 <_free_r+0x54>
 800d080:	42a2      	cmp	r2, r4
 800d082:	d9fa      	bls.n	800d07a <_free_r+0x4a>
 800d084:	6819      	ldr	r1, [r3, #0]
 800d086:	1858      	adds	r0, r3, r1
 800d088:	42a0      	cmp	r0, r4
 800d08a:	d10b      	bne.n	800d0a4 <_free_r+0x74>
 800d08c:	6820      	ldr	r0, [r4, #0]
 800d08e:	4401      	add	r1, r0
 800d090:	1858      	adds	r0, r3, r1
 800d092:	4282      	cmp	r2, r0
 800d094:	6019      	str	r1, [r3, #0]
 800d096:	d1dd      	bne.n	800d054 <_free_r+0x24>
 800d098:	6810      	ldr	r0, [r2, #0]
 800d09a:	6852      	ldr	r2, [r2, #4]
 800d09c:	605a      	str	r2, [r3, #4]
 800d09e:	4401      	add	r1, r0
 800d0a0:	6019      	str	r1, [r3, #0]
 800d0a2:	e7d7      	b.n	800d054 <_free_r+0x24>
 800d0a4:	d902      	bls.n	800d0ac <_free_r+0x7c>
 800d0a6:	230c      	movs	r3, #12
 800d0a8:	602b      	str	r3, [r5, #0]
 800d0aa:	e7d3      	b.n	800d054 <_free_r+0x24>
 800d0ac:	6820      	ldr	r0, [r4, #0]
 800d0ae:	1821      	adds	r1, r4, r0
 800d0b0:	428a      	cmp	r2, r1
 800d0b2:	bf04      	itt	eq
 800d0b4:	6811      	ldreq	r1, [r2, #0]
 800d0b6:	6852      	ldreq	r2, [r2, #4]
 800d0b8:	6062      	str	r2, [r4, #4]
 800d0ba:	bf04      	itt	eq
 800d0bc:	1809      	addeq	r1, r1, r0
 800d0be:	6021      	streq	r1, [r4, #0]
 800d0c0:	605c      	str	r4, [r3, #4]
 800d0c2:	e7c7      	b.n	800d054 <_free_r+0x24>
 800d0c4:	bd38      	pop	{r3, r4, r5, pc}
 800d0c6:	bf00      	nop
 800d0c8:	20000638 	.word	0x20000638

0800d0cc <_malloc_r>:
 800d0cc:	b570      	push	{r4, r5, r6, lr}
 800d0ce:	1ccd      	adds	r5, r1, #3
 800d0d0:	f025 0503 	bic.w	r5, r5, #3
 800d0d4:	3508      	adds	r5, #8
 800d0d6:	2d0c      	cmp	r5, #12
 800d0d8:	bf38      	it	cc
 800d0da:	250c      	movcc	r5, #12
 800d0dc:	2d00      	cmp	r5, #0
 800d0de:	4606      	mov	r6, r0
 800d0e0:	db01      	blt.n	800d0e6 <_malloc_r+0x1a>
 800d0e2:	42a9      	cmp	r1, r5
 800d0e4:	d903      	bls.n	800d0ee <_malloc_r+0x22>
 800d0e6:	230c      	movs	r3, #12
 800d0e8:	6033      	str	r3, [r6, #0]
 800d0ea:	2000      	movs	r0, #0
 800d0ec:	bd70      	pop	{r4, r5, r6, pc}
 800d0ee:	f002 fd87 	bl	800fc00 <__malloc_lock>
 800d0f2:	4a21      	ldr	r2, [pc, #132]	; (800d178 <_malloc_r+0xac>)
 800d0f4:	6814      	ldr	r4, [r2, #0]
 800d0f6:	4621      	mov	r1, r4
 800d0f8:	b991      	cbnz	r1, 800d120 <_malloc_r+0x54>
 800d0fa:	4c20      	ldr	r4, [pc, #128]	; (800d17c <_malloc_r+0xb0>)
 800d0fc:	6823      	ldr	r3, [r4, #0]
 800d0fe:	b91b      	cbnz	r3, 800d108 <_malloc_r+0x3c>
 800d100:	4630      	mov	r0, r6
 800d102:	f000 fc99 	bl	800da38 <_sbrk_r>
 800d106:	6020      	str	r0, [r4, #0]
 800d108:	4629      	mov	r1, r5
 800d10a:	4630      	mov	r0, r6
 800d10c:	f000 fc94 	bl	800da38 <_sbrk_r>
 800d110:	1c43      	adds	r3, r0, #1
 800d112:	d124      	bne.n	800d15e <_malloc_r+0x92>
 800d114:	230c      	movs	r3, #12
 800d116:	6033      	str	r3, [r6, #0]
 800d118:	4630      	mov	r0, r6
 800d11a:	f002 fd72 	bl	800fc02 <__malloc_unlock>
 800d11e:	e7e4      	b.n	800d0ea <_malloc_r+0x1e>
 800d120:	680b      	ldr	r3, [r1, #0]
 800d122:	1b5b      	subs	r3, r3, r5
 800d124:	d418      	bmi.n	800d158 <_malloc_r+0x8c>
 800d126:	2b0b      	cmp	r3, #11
 800d128:	d90f      	bls.n	800d14a <_malloc_r+0x7e>
 800d12a:	600b      	str	r3, [r1, #0]
 800d12c:	50cd      	str	r5, [r1, r3]
 800d12e:	18cc      	adds	r4, r1, r3
 800d130:	4630      	mov	r0, r6
 800d132:	f002 fd66 	bl	800fc02 <__malloc_unlock>
 800d136:	f104 000b 	add.w	r0, r4, #11
 800d13a:	1d23      	adds	r3, r4, #4
 800d13c:	f020 0007 	bic.w	r0, r0, #7
 800d140:	1ac3      	subs	r3, r0, r3
 800d142:	d0d3      	beq.n	800d0ec <_malloc_r+0x20>
 800d144:	425a      	negs	r2, r3
 800d146:	50e2      	str	r2, [r4, r3]
 800d148:	e7d0      	b.n	800d0ec <_malloc_r+0x20>
 800d14a:	428c      	cmp	r4, r1
 800d14c:	684b      	ldr	r3, [r1, #4]
 800d14e:	bf16      	itet	ne
 800d150:	6063      	strne	r3, [r4, #4]
 800d152:	6013      	streq	r3, [r2, #0]
 800d154:	460c      	movne	r4, r1
 800d156:	e7eb      	b.n	800d130 <_malloc_r+0x64>
 800d158:	460c      	mov	r4, r1
 800d15a:	6849      	ldr	r1, [r1, #4]
 800d15c:	e7cc      	b.n	800d0f8 <_malloc_r+0x2c>
 800d15e:	1cc4      	adds	r4, r0, #3
 800d160:	f024 0403 	bic.w	r4, r4, #3
 800d164:	42a0      	cmp	r0, r4
 800d166:	d005      	beq.n	800d174 <_malloc_r+0xa8>
 800d168:	1a21      	subs	r1, r4, r0
 800d16a:	4630      	mov	r0, r6
 800d16c:	f000 fc64 	bl	800da38 <_sbrk_r>
 800d170:	3001      	adds	r0, #1
 800d172:	d0cf      	beq.n	800d114 <_malloc_r+0x48>
 800d174:	6025      	str	r5, [r4, #0]
 800d176:	e7db      	b.n	800d130 <_malloc_r+0x64>
 800d178:	20000638 	.word	0x20000638
 800d17c:	2000063c 	.word	0x2000063c

0800d180 <__cvt>:
 800d180:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d184:	ec55 4b10 	vmov	r4, r5, d0
 800d188:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800d18a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d18e:	2d00      	cmp	r5, #0
 800d190:	460e      	mov	r6, r1
 800d192:	4691      	mov	r9, r2
 800d194:	4619      	mov	r1, r3
 800d196:	bfb8      	it	lt
 800d198:	4622      	movlt	r2, r4
 800d19a:	462b      	mov	r3, r5
 800d19c:	f027 0720 	bic.w	r7, r7, #32
 800d1a0:	bfbb      	ittet	lt
 800d1a2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d1a6:	461d      	movlt	r5, r3
 800d1a8:	2300      	movge	r3, #0
 800d1aa:	232d      	movlt	r3, #45	; 0x2d
 800d1ac:	bfb8      	it	lt
 800d1ae:	4614      	movlt	r4, r2
 800d1b0:	2f46      	cmp	r7, #70	; 0x46
 800d1b2:	700b      	strb	r3, [r1, #0]
 800d1b4:	d004      	beq.n	800d1c0 <__cvt+0x40>
 800d1b6:	2f45      	cmp	r7, #69	; 0x45
 800d1b8:	d100      	bne.n	800d1bc <__cvt+0x3c>
 800d1ba:	3601      	adds	r6, #1
 800d1bc:	2102      	movs	r1, #2
 800d1be:	e000      	b.n	800d1c2 <__cvt+0x42>
 800d1c0:	2103      	movs	r1, #3
 800d1c2:	ab03      	add	r3, sp, #12
 800d1c4:	9301      	str	r3, [sp, #4]
 800d1c6:	ab02      	add	r3, sp, #8
 800d1c8:	9300      	str	r3, [sp, #0]
 800d1ca:	4632      	mov	r2, r6
 800d1cc:	4653      	mov	r3, sl
 800d1ce:	ec45 4b10 	vmov	d0, r4, r5
 800d1d2:	f001 fc11 	bl	800e9f8 <_dtoa_r>
 800d1d6:	2f47      	cmp	r7, #71	; 0x47
 800d1d8:	4680      	mov	r8, r0
 800d1da:	d102      	bne.n	800d1e2 <__cvt+0x62>
 800d1dc:	f019 0f01 	tst.w	r9, #1
 800d1e0:	d026      	beq.n	800d230 <__cvt+0xb0>
 800d1e2:	2f46      	cmp	r7, #70	; 0x46
 800d1e4:	eb08 0906 	add.w	r9, r8, r6
 800d1e8:	d111      	bne.n	800d20e <__cvt+0x8e>
 800d1ea:	f898 3000 	ldrb.w	r3, [r8]
 800d1ee:	2b30      	cmp	r3, #48	; 0x30
 800d1f0:	d10a      	bne.n	800d208 <__cvt+0x88>
 800d1f2:	2200      	movs	r2, #0
 800d1f4:	2300      	movs	r3, #0
 800d1f6:	4620      	mov	r0, r4
 800d1f8:	4629      	mov	r1, r5
 800d1fa:	f7f3 fc75 	bl	8000ae8 <__aeabi_dcmpeq>
 800d1fe:	b918      	cbnz	r0, 800d208 <__cvt+0x88>
 800d200:	f1c6 0601 	rsb	r6, r6, #1
 800d204:	f8ca 6000 	str.w	r6, [sl]
 800d208:	f8da 3000 	ldr.w	r3, [sl]
 800d20c:	4499      	add	r9, r3
 800d20e:	2200      	movs	r2, #0
 800d210:	2300      	movs	r3, #0
 800d212:	4620      	mov	r0, r4
 800d214:	4629      	mov	r1, r5
 800d216:	f7f3 fc67 	bl	8000ae8 <__aeabi_dcmpeq>
 800d21a:	b938      	cbnz	r0, 800d22c <__cvt+0xac>
 800d21c:	2230      	movs	r2, #48	; 0x30
 800d21e:	9b03      	ldr	r3, [sp, #12]
 800d220:	454b      	cmp	r3, r9
 800d222:	d205      	bcs.n	800d230 <__cvt+0xb0>
 800d224:	1c59      	adds	r1, r3, #1
 800d226:	9103      	str	r1, [sp, #12]
 800d228:	701a      	strb	r2, [r3, #0]
 800d22a:	e7f8      	b.n	800d21e <__cvt+0x9e>
 800d22c:	f8cd 900c 	str.w	r9, [sp, #12]
 800d230:	9b03      	ldr	r3, [sp, #12]
 800d232:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d234:	eba3 0308 	sub.w	r3, r3, r8
 800d238:	4640      	mov	r0, r8
 800d23a:	6013      	str	r3, [r2, #0]
 800d23c:	b004      	add	sp, #16
 800d23e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800d242 <__exponent>:
 800d242:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d244:	2900      	cmp	r1, #0
 800d246:	4604      	mov	r4, r0
 800d248:	bfba      	itte	lt
 800d24a:	4249      	neglt	r1, r1
 800d24c:	232d      	movlt	r3, #45	; 0x2d
 800d24e:	232b      	movge	r3, #43	; 0x2b
 800d250:	2909      	cmp	r1, #9
 800d252:	f804 2b02 	strb.w	r2, [r4], #2
 800d256:	7043      	strb	r3, [r0, #1]
 800d258:	dd20      	ble.n	800d29c <__exponent+0x5a>
 800d25a:	f10d 0307 	add.w	r3, sp, #7
 800d25e:	461f      	mov	r7, r3
 800d260:	260a      	movs	r6, #10
 800d262:	fb91 f5f6 	sdiv	r5, r1, r6
 800d266:	fb06 1115 	mls	r1, r6, r5, r1
 800d26a:	3130      	adds	r1, #48	; 0x30
 800d26c:	2d09      	cmp	r5, #9
 800d26e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d272:	f103 32ff 	add.w	r2, r3, #4294967295
 800d276:	4629      	mov	r1, r5
 800d278:	dc09      	bgt.n	800d28e <__exponent+0x4c>
 800d27a:	3130      	adds	r1, #48	; 0x30
 800d27c:	3b02      	subs	r3, #2
 800d27e:	f802 1c01 	strb.w	r1, [r2, #-1]
 800d282:	42bb      	cmp	r3, r7
 800d284:	4622      	mov	r2, r4
 800d286:	d304      	bcc.n	800d292 <__exponent+0x50>
 800d288:	1a10      	subs	r0, r2, r0
 800d28a:	b003      	add	sp, #12
 800d28c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d28e:	4613      	mov	r3, r2
 800d290:	e7e7      	b.n	800d262 <__exponent+0x20>
 800d292:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d296:	f804 2b01 	strb.w	r2, [r4], #1
 800d29a:	e7f2      	b.n	800d282 <__exponent+0x40>
 800d29c:	2330      	movs	r3, #48	; 0x30
 800d29e:	4419      	add	r1, r3
 800d2a0:	7083      	strb	r3, [r0, #2]
 800d2a2:	1d02      	adds	r2, r0, #4
 800d2a4:	70c1      	strb	r1, [r0, #3]
 800d2a6:	e7ef      	b.n	800d288 <__exponent+0x46>

0800d2a8 <_printf_float>:
 800d2a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2ac:	b08d      	sub	sp, #52	; 0x34
 800d2ae:	460c      	mov	r4, r1
 800d2b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800d2b4:	4616      	mov	r6, r2
 800d2b6:	461f      	mov	r7, r3
 800d2b8:	4605      	mov	r5, r0
 800d2ba:	f002 fc81 	bl	800fbc0 <_localeconv_r>
 800d2be:	6803      	ldr	r3, [r0, #0]
 800d2c0:	9304      	str	r3, [sp, #16]
 800d2c2:	4618      	mov	r0, r3
 800d2c4:	f7f2 ff8e 	bl	80001e4 <strlen>
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	930a      	str	r3, [sp, #40]	; 0x28
 800d2cc:	f8d8 3000 	ldr.w	r3, [r8]
 800d2d0:	9005      	str	r0, [sp, #20]
 800d2d2:	3307      	adds	r3, #7
 800d2d4:	f023 0307 	bic.w	r3, r3, #7
 800d2d8:	f103 0208 	add.w	r2, r3, #8
 800d2dc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d2e0:	f8d4 b000 	ldr.w	fp, [r4]
 800d2e4:	f8c8 2000 	str.w	r2, [r8]
 800d2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2ec:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800d2f0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800d2f4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d2f8:	9307      	str	r3, [sp, #28]
 800d2fa:	f8cd 8018 	str.w	r8, [sp, #24]
 800d2fe:	f04f 32ff 	mov.w	r2, #4294967295
 800d302:	4ba7      	ldr	r3, [pc, #668]	; (800d5a0 <_printf_float+0x2f8>)
 800d304:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d308:	f7f3 fc20 	bl	8000b4c <__aeabi_dcmpun>
 800d30c:	bb70      	cbnz	r0, 800d36c <_printf_float+0xc4>
 800d30e:	f04f 32ff 	mov.w	r2, #4294967295
 800d312:	4ba3      	ldr	r3, [pc, #652]	; (800d5a0 <_printf_float+0x2f8>)
 800d314:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d318:	f7f3 fbfa 	bl	8000b10 <__aeabi_dcmple>
 800d31c:	bb30      	cbnz	r0, 800d36c <_printf_float+0xc4>
 800d31e:	2200      	movs	r2, #0
 800d320:	2300      	movs	r3, #0
 800d322:	4640      	mov	r0, r8
 800d324:	4649      	mov	r1, r9
 800d326:	f7f3 fbe9 	bl	8000afc <__aeabi_dcmplt>
 800d32a:	b110      	cbz	r0, 800d332 <_printf_float+0x8a>
 800d32c:	232d      	movs	r3, #45	; 0x2d
 800d32e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d332:	4a9c      	ldr	r2, [pc, #624]	; (800d5a4 <_printf_float+0x2fc>)
 800d334:	4b9c      	ldr	r3, [pc, #624]	; (800d5a8 <_printf_float+0x300>)
 800d336:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800d33a:	bf8c      	ite	hi
 800d33c:	4690      	movhi	r8, r2
 800d33e:	4698      	movls	r8, r3
 800d340:	2303      	movs	r3, #3
 800d342:	f02b 0204 	bic.w	r2, fp, #4
 800d346:	6123      	str	r3, [r4, #16]
 800d348:	6022      	str	r2, [r4, #0]
 800d34a:	f04f 0900 	mov.w	r9, #0
 800d34e:	9700      	str	r7, [sp, #0]
 800d350:	4633      	mov	r3, r6
 800d352:	aa0b      	add	r2, sp, #44	; 0x2c
 800d354:	4621      	mov	r1, r4
 800d356:	4628      	mov	r0, r5
 800d358:	f000 f9e6 	bl	800d728 <_printf_common>
 800d35c:	3001      	adds	r0, #1
 800d35e:	f040 808d 	bne.w	800d47c <_printf_float+0x1d4>
 800d362:	f04f 30ff 	mov.w	r0, #4294967295
 800d366:	b00d      	add	sp, #52	; 0x34
 800d368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d36c:	4642      	mov	r2, r8
 800d36e:	464b      	mov	r3, r9
 800d370:	4640      	mov	r0, r8
 800d372:	4649      	mov	r1, r9
 800d374:	f7f3 fbea 	bl	8000b4c <__aeabi_dcmpun>
 800d378:	b110      	cbz	r0, 800d380 <_printf_float+0xd8>
 800d37a:	4a8c      	ldr	r2, [pc, #560]	; (800d5ac <_printf_float+0x304>)
 800d37c:	4b8c      	ldr	r3, [pc, #560]	; (800d5b0 <_printf_float+0x308>)
 800d37e:	e7da      	b.n	800d336 <_printf_float+0x8e>
 800d380:	6861      	ldr	r1, [r4, #4]
 800d382:	1c4b      	adds	r3, r1, #1
 800d384:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800d388:	a80a      	add	r0, sp, #40	; 0x28
 800d38a:	d13e      	bne.n	800d40a <_printf_float+0x162>
 800d38c:	2306      	movs	r3, #6
 800d38e:	6063      	str	r3, [r4, #4]
 800d390:	2300      	movs	r3, #0
 800d392:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800d396:	ab09      	add	r3, sp, #36	; 0x24
 800d398:	9300      	str	r3, [sp, #0]
 800d39a:	ec49 8b10 	vmov	d0, r8, r9
 800d39e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d3a2:	6022      	str	r2, [r4, #0]
 800d3a4:	f8cd a004 	str.w	sl, [sp, #4]
 800d3a8:	6861      	ldr	r1, [r4, #4]
 800d3aa:	4628      	mov	r0, r5
 800d3ac:	f7ff fee8 	bl	800d180 <__cvt>
 800d3b0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800d3b4:	2b47      	cmp	r3, #71	; 0x47
 800d3b6:	4680      	mov	r8, r0
 800d3b8:	d109      	bne.n	800d3ce <_printf_float+0x126>
 800d3ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3bc:	1cd8      	adds	r0, r3, #3
 800d3be:	db02      	blt.n	800d3c6 <_printf_float+0x11e>
 800d3c0:	6862      	ldr	r2, [r4, #4]
 800d3c2:	4293      	cmp	r3, r2
 800d3c4:	dd47      	ble.n	800d456 <_printf_float+0x1ae>
 800d3c6:	f1aa 0a02 	sub.w	sl, sl, #2
 800d3ca:	fa5f fa8a 	uxtb.w	sl, sl
 800d3ce:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800d3d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d3d4:	d824      	bhi.n	800d420 <_printf_float+0x178>
 800d3d6:	3901      	subs	r1, #1
 800d3d8:	4652      	mov	r2, sl
 800d3da:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d3de:	9109      	str	r1, [sp, #36]	; 0x24
 800d3e0:	f7ff ff2f 	bl	800d242 <__exponent>
 800d3e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d3e6:	1813      	adds	r3, r2, r0
 800d3e8:	2a01      	cmp	r2, #1
 800d3ea:	4681      	mov	r9, r0
 800d3ec:	6123      	str	r3, [r4, #16]
 800d3ee:	dc02      	bgt.n	800d3f6 <_printf_float+0x14e>
 800d3f0:	6822      	ldr	r2, [r4, #0]
 800d3f2:	07d1      	lsls	r1, r2, #31
 800d3f4:	d501      	bpl.n	800d3fa <_printf_float+0x152>
 800d3f6:	3301      	adds	r3, #1
 800d3f8:	6123      	str	r3, [r4, #16]
 800d3fa:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d0a5      	beq.n	800d34e <_printf_float+0xa6>
 800d402:	232d      	movs	r3, #45	; 0x2d
 800d404:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d408:	e7a1      	b.n	800d34e <_printf_float+0xa6>
 800d40a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800d40e:	f000 8177 	beq.w	800d700 <_printf_float+0x458>
 800d412:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800d416:	d1bb      	bne.n	800d390 <_printf_float+0xe8>
 800d418:	2900      	cmp	r1, #0
 800d41a:	d1b9      	bne.n	800d390 <_printf_float+0xe8>
 800d41c:	2301      	movs	r3, #1
 800d41e:	e7b6      	b.n	800d38e <_printf_float+0xe6>
 800d420:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800d424:	d119      	bne.n	800d45a <_printf_float+0x1b2>
 800d426:	2900      	cmp	r1, #0
 800d428:	6863      	ldr	r3, [r4, #4]
 800d42a:	dd0c      	ble.n	800d446 <_printf_float+0x19e>
 800d42c:	6121      	str	r1, [r4, #16]
 800d42e:	b913      	cbnz	r3, 800d436 <_printf_float+0x18e>
 800d430:	6822      	ldr	r2, [r4, #0]
 800d432:	07d2      	lsls	r2, r2, #31
 800d434:	d502      	bpl.n	800d43c <_printf_float+0x194>
 800d436:	3301      	adds	r3, #1
 800d438:	440b      	add	r3, r1
 800d43a:	6123      	str	r3, [r4, #16]
 800d43c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d43e:	65a3      	str	r3, [r4, #88]	; 0x58
 800d440:	f04f 0900 	mov.w	r9, #0
 800d444:	e7d9      	b.n	800d3fa <_printf_float+0x152>
 800d446:	b913      	cbnz	r3, 800d44e <_printf_float+0x1a6>
 800d448:	6822      	ldr	r2, [r4, #0]
 800d44a:	07d0      	lsls	r0, r2, #31
 800d44c:	d501      	bpl.n	800d452 <_printf_float+0x1aa>
 800d44e:	3302      	adds	r3, #2
 800d450:	e7f3      	b.n	800d43a <_printf_float+0x192>
 800d452:	2301      	movs	r3, #1
 800d454:	e7f1      	b.n	800d43a <_printf_float+0x192>
 800d456:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800d45a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800d45e:	4293      	cmp	r3, r2
 800d460:	db05      	blt.n	800d46e <_printf_float+0x1c6>
 800d462:	6822      	ldr	r2, [r4, #0]
 800d464:	6123      	str	r3, [r4, #16]
 800d466:	07d1      	lsls	r1, r2, #31
 800d468:	d5e8      	bpl.n	800d43c <_printf_float+0x194>
 800d46a:	3301      	adds	r3, #1
 800d46c:	e7e5      	b.n	800d43a <_printf_float+0x192>
 800d46e:	2b00      	cmp	r3, #0
 800d470:	bfd4      	ite	le
 800d472:	f1c3 0302 	rsble	r3, r3, #2
 800d476:	2301      	movgt	r3, #1
 800d478:	4413      	add	r3, r2
 800d47a:	e7de      	b.n	800d43a <_printf_float+0x192>
 800d47c:	6823      	ldr	r3, [r4, #0]
 800d47e:	055a      	lsls	r2, r3, #21
 800d480:	d407      	bmi.n	800d492 <_printf_float+0x1ea>
 800d482:	6923      	ldr	r3, [r4, #16]
 800d484:	4642      	mov	r2, r8
 800d486:	4631      	mov	r1, r6
 800d488:	4628      	mov	r0, r5
 800d48a:	47b8      	blx	r7
 800d48c:	3001      	adds	r0, #1
 800d48e:	d12b      	bne.n	800d4e8 <_printf_float+0x240>
 800d490:	e767      	b.n	800d362 <_printf_float+0xba>
 800d492:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800d496:	f240 80dc 	bls.w	800d652 <_printf_float+0x3aa>
 800d49a:	2200      	movs	r2, #0
 800d49c:	2300      	movs	r3, #0
 800d49e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d4a2:	f7f3 fb21 	bl	8000ae8 <__aeabi_dcmpeq>
 800d4a6:	2800      	cmp	r0, #0
 800d4a8:	d033      	beq.n	800d512 <_printf_float+0x26a>
 800d4aa:	2301      	movs	r3, #1
 800d4ac:	4a41      	ldr	r2, [pc, #260]	; (800d5b4 <_printf_float+0x30c>)
 800d4ae:	4631      	mov	r1, r6
 800d4b0:	4628      	mov	r0, r5
 800d4b2:	47b8      	blx	r7
 800d4b4:	3001      	adds	r0, #1
 800d4b6:	f43f af54 	beq.w	800d362 <_printf_float+0xba>
 800d4ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d4be:	429a      	cmp	r2, r3
 800d4c0:	db02      	blt.n	800d4c8 <_printf_float+0x220>
 800d4c2:	6823      	ldr	r3, [r4, #0]
 800d4c4:	07d8      	lsls	r0, r3, #31
 800d4c6:	d50f      	bpl.n	800d4e8 <_printf_float+0x240>
 800d4c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4cc:	4631      	mov	r1, r6
 800d4ce:	4628      	mov	r0, r5
 800d4d0:	47b8      	blx	r7
 800d4d2:	3001      	adds	r0, #1
 800d4d4:	f43f af45 	beq.w	800d362 <_printf_float+0xba>
 800d4d8:	f04f 0800 	mov.w	r8, #0
 800d4dc:	f104 091a 	add.w	r9, r4, #26
 800d4e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d4e2:	3b01      	subs	r3, #1
 800d4e4:	4543      	cmp	r3, r8
 800d4e6:	dc09      	bgt.n	800d4fc <_printf_float+0x254>
 800d4e8:	6823      	ldr	r3, [r4, #0]
 800d4ea:	079b      	lsls	r3, r3, #30
 800d4ec:	f100 8103 	bmi.w	800d6f6 <_printf_float+0x44e>
 800d4f0:	68e0      	ldr	r0, [r4, #12]
 800d4f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d4f4:	4298      	cmp	r0, r3
 800d4f6:	bfb8      	it	lt
 800d4f8:	4618      	movlt	r0, r3
 800d4fa:	e734      	b.n	800d366 <_printf_float+0xbe>
 800d4fc:	2301      	movs	r3, #1
 800d4fe:	464a      	mov	r2, r9
 800d500:	4631      	mov	r1, r6
 800d502:	4628      	mov	r0, r5
 800d504:	47b8      	blx	r7
 800d506:	3001      	adds	r0, #1
 800d508:	f43f af2b 	beq.w	800d362 <_printf_float+0xba>
 800d50c:	f108 0801 	add.w	r8, r8, #1
 800d510:	e7e6      	b.n	800d4e0 <_printf_float+0x238>
 800d512:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d514:	2b00      	cmp	r3, #0
 800d516:	dc2b      	bgt.n	800d570 <_printf_float+0x2c8>
 800d518:	2301      	movs	r3, #1
 800d51a:	4a26      	ldr	r2, [pc, #152]	; (800d5b4 <_printf_float+0x30c>)
 800d51c:	4631      	mov	r1, r6
 800d51e:	4628      	mov	r0, r5
 800d520:	47b8      	blx	r7
 800d522:	3001      	adds	r0, #1
 800d524:	f43f af1d 	beq.w	800d362 <_printf_float+0xba>
 800d528:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d52a:	b923      	cbnz	r3, 800d536 <_printf_float+0x28e>
 800d52c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d52e:	b913      	cbnz	r3, 800d536 <_printf_float+0x28e>
 800d530:	6823      	ldr	r3, [r4, #0]
 800d532:	07d9      	lsls	r1, r3, #31
 800d534:	d5d8      	bpl.n	800d4e8 <_printf_float+0x240>
 800d536:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d53a:	4631      	mov	r1, r6
 800d53c:	4628      	mov	r0, r5
 800d53e:	47b8      	blx	r7
 800d540:	3001      	adds	r0, #1
 800d542:	f43f af0e 	beq.w	800d362 <_printf_float+0xba>
 800d546:	f04f 0900 	mov.w	r9, #0
 800d54a:	f104 0a1a 	add.w	sl, r4, #26
 800d54e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d550:	425b      	negs	r3, r3
 800d552:	454b      	cmp	r3, r9
 800d554:	dc01      	bgt.n	800d55a <_printf_float+0x2b2>
 800d556:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d558:	e794      	b.n	800d484 <_printf_float+0x1dc>
 800d55a:	2301      	movs	r3, #1
 800d55c:	4652      	mov	r2, sl
 800d55e:	4631      	mov	r1, r6
 800d560:	4628      	mov	r0, r5
 800d562:	47b8      	blx	r7
 800d564:	3001      	adds	r0, #1
 800d566:	f43f aefc 	beq.w	800d362 <_printf_float+0xba>
 800d56a:	f109 0901 	add.w	r9, r9, #1
 800d56e:	e7ee      	b.n	800d54e <_printf_float+0x2a6>
 800d570:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d572:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d574:	429a      	cmp	r2, r3
 800d576:	bfa8      	it	ge
 800d578:	461a      	movge	r2, r3
 800d57a:	2a00      	cmp	r2, #0
 800d57c:	4691      	mov	r9, r2
 800d57e:	dd07      	ble.n	800d590 <_printf_float+0x2e8>
 800d580:	4613      	mov	r3, r2
 800d582:	4631      	mov	r1, r6
 800d584:	4642      	mov	r2, r8
 800d586:	4628      	mov	r0, r5
 800d588:	47b8      	blx	r7
 800d58a:	3001      	adds	r0, #1
 800d58c:	f43f aee9 	beq.w	800d362 <_printf_float+0xba>
 800d590:	f104 031a 	add.w	r3, r4, #26
 800d594:	f04f 0b00 	mov.w	fp, #0
 800d598:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d59c:	9306      	str	r3, [sp, #24]
 800d59e:	e015      	b.n	800d5cc <_printf_float+0x324>
 800d5a0:	7fefffff 	.word	0x7fefffff
 800d5a4:	08013eb8 	.word	0x08013eb8
 800d5a8:	08013eb4 	.word	0x08013eb4
 800d5ac:	08013ec0 	.word	0x08013ec0
 800d5b0:	08013ebc 	.word	0x08013ebc
 800d5b4:	08013ec4 	.word	0x08013ec4
 800d5b8:	2301      	movs	r3, #1
 800d5ba:	9a06      	ldr	r2, [sp, #24]
 800d5bc:	4631      	mov	r1, r6
 800d5be:	4628      	mov	r0, r5
 800d5c0:	47b8      	blx	r7
 800d5c2:	3001      	adds	r0, #1
 800d5c4:	f43f aecd 	beq.w	800d362 <_printf_float+0xba>
 800d5c8:	f10b 0b01 	add.w	fp, fp, #1
 800d5cc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800d5d0:	ebaa 0309 	sub.w	r3, sl, r9
 800d5d4:	455b      	cmp	r3, fp
 800d5d6:	dcef      	bgt.n	800d5b8 <_printf_float+0x310>
 800d5d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d5dc:	429a      	cmp	r2, r3
 800d5de:	44d0      	add	r8, sl
 800d5e0:	db15      	blt.n	800d60e <_printf_float+0x366>
 800d5e2:	6823      	ldr	r3, [r4, #0]
 800d5e4:	07da      	lsls	r2, r3, #31
 800d5e6:	d412      	bmi.n	800d60e <_printf_float+0x366>
 800d5e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d5ec:	eba3 020a 	sub.w	r2, r3, sl
 800d5f0:	eba3 0a01 	sub.w	sl, r3, r1
 800d5f4:	4592      	cmp	sl, r2
 800d5f6:	bfa8      	it	ge
 800d5f8:	4692      	movge	sl, r2
 800d5fa:	f1ba 0f00 	cmp.w	sl, #0
 800d5fe:	dc0e      	bgt.n	800d61e <_printf_float+0x376>
 800d600:	f04f 0800 	mov.w	r8, #0
 800d604:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d608:	f104 091a 	add.w	r9, r4, #26
 800d60c:	e019      	b.n	800d642 <_printf_float+0x39a>
 800d60e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d612:	4631      	mov	r1, r6
 800d614:	4628      	mov	r0, r5
 800d616:	47b8      	blx	r7
 800d618:	3001      	adds	r0, #1
 800d61a:	d1e5      	bne.n	800d5e8 <_printf_float+0x340>
 800d61c:	e6a1      	b.n	800d362 <_printf_float+0xba>
 800d61e:	4653      	mov	r3, sl
 800d620:	4642      	mov	r2, r8
 800d622:	4631      	mov	r1, r6
 800d624:	4628      	mov	r0, r5
 800d626:	47b8      	blx	r7
 800d628:	3001      	adds	r0, #1
 800d62a:	d1e9      	bne.n	800d600 <_printf_float+0x358>
 800d62c:	e699      	b.n	800d362 <_printf_float+0xba>
 800d62e:	2301      	movs	r3, #1
 800d630:	464a      	mov	r2, r9
 800d632:	4631      	mov	r1, r6
 800d634:	4628      	mov	r0, r5
 800d636:	47b8      	blx	r7
 800d638:	3001      	adds	r0, #1
 800d63a:	f43f ae92 	beq.w	800d362 <_printf_float+0xba>
 800d63e:	f108 0801 	add.w	r8, r8, #1
 800d642:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d646:	1a9b      	subs	r3, r3, r2
 800d648:	eba3 030a 	sub.w	r3, r3, sl
 800d64c:	4543      	cmp	r3, r8
 800d64e:	dcee      	bgt.n	800d62e <_printf_float+0x386>
 800d650:	e74a      	b.n	800d4e8 <_printf_float+0x240>
 800d652:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d654:	2a01      	cmp	r2, #1
 800d656:	dc01      	bgt.n	800d65c <_printf_float+0x3b4>
 800d658:	07db      	lsls	r3, r3, #31
 800d65a:	d53a      	bpl.n	800d6d2 <_printf_float+0x42a>
 800d65c:	2301      	movs	r3, #1
 800d65e:	4642      	mov	r2, r8
 800d660:	4631      	mov	r1, r6
 800d662:	4628      	mov	r0, r5
 800d664:	47b8      	blx	r7
 800d666:	3001      	adds	r0, #1
 800d668:	f43f ae7b 	beq.w	800d362 <_printf_float+0xba>
 800d66c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d670:	4631      	mov	r1, r6
 800d672:	4628      	mov	r0, r5
 800d674:	47b8      	blx	r7
 800d676:	3001      	adds	r0, #1
 800d678:	f108 0801 	add.w	r8, r8, #1
 800d67c:	f43f ae71 	beq.w	800d362 <_printf_float+0xba>
 800d680:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d682:	2200      	movs	r2, #0
 800d684:	f103 3aff 	add.w	sl, r3, #4294967295
 800d688:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d68c:	2300      	movs	r3, #0
 800d68e:	f7f3 fa2b 	bl	8000ae8 <__aeabi_dcmpeq>
 800d692:	b9c8      	cbnz	r0, 800d6c8 <_printf_float+0x420>
 800d694:	4653      	mov	r3, sl
 800d696:	4642      	mov	r2, r8
 800d698:	4631      	mov	r1, r6
 800d69a:	4628      	mov	r0, r5
 800d69c:	47b8      	blx	r7
 800d69e:	3001      	adds	r0, #1
 800d6a0:	d10e      	bne.n	800d6c0 <_printf_float+0x418>
 800d6a2:	e65e      	b.n	800d362 <_printf_float+0xba>
 800d6a4:	2301      	movs	r3, #1
 800d6a6:	4652      	mov	r2, sl
 800d6a8:	4631      	mov	r1, r6
 800d6aa:	4628      	mov	r0, r5
 800d6ac:	47b8      	blx	r7
 800d6ae:	3001      	adds	r0, #1
 800d6b0:	f43f ae57 	beq.w	800d362 <_printf_float+0xba>
 800d6b4:	f108 0801 	add.w	r8, r8, #1
 800d6b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d6ba:	3b01      	subs	r3, #1
 800d6bc:	4543      	cmp	r3, r8
 800d6be:	dcf1      	bgt.n	800d6a4 <_printf_float+0x3fc>
 800d6c0:	464b      	mov	r3, r9
 800d6c2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d6c6:	e6de      	b.n	800d486 <_printf_float+0x1de>
 800d6c8:	f04f 0800 	mov.w	r8, #0
 800d6cc:	f104 0a1a 	add.w	sl, r4, #26
 800d6d0:	e7f2      	b.n	800d6b8 <_printf_float+0x410>
 800d6d2:	2301      	movs	r3, #1
 800d6d4:	e7df      	b.n	800d696 <_printf_float+0x3ee>
 800d6d6:	2301      	movs	r3, #1
 800d6d8:	464a      	mov	r2, r9
 800d6da:	4631      	mov	r1, r6
 800d6dc:	4628      	mov	r0, r5
 800d6de:	47b8      	blx	r7
 800d6e0:	3001      	adds	r0, #1
 800d6e2:	f43f ae3e 	beq.w	800d362 <_printf_float+0xba>
 800d6e6:	f108 0801 	add.w	r8, r8, #1
 800d6ea:	68e3      	ldr	r3, [r4, #12]
 800d6ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d6ee:	1a9b      	subs	r3, r3, r2
 800d6f0:	4543      	cmp	r3, r8
 800d6f2:	dcf0      	bgt.n	800d6d6 <_printf_float+0x42e>
 800d6f4:	e6fc      	b.n	800d4f0 <_printf_float+0x248>
 800d6f6:	f04f 0800 	mov.w	r8, #0
 800d6fa:	f104 0919 	add.w	r9, r4, #25
 800d6fe:	e7f4      	b.n	800d6ea <_printf_float+0x442>
 800d700:	2900      	cmp	r1, #0
 800d702:	f43f ae8b 	beq.w	800d41c <_printf_float+0x174>
 800d706:	2300      	movs	r3, #0
 800d708:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800d70c:	ab09      	add	r3, sp, #36	; 0x24
 800d70e:	9300      	str	r3, [sp, #0]
 800d710:	ec49 8b10 	vmov	d0, r8, r9
 800d714:	6022      	str	r2, [r4, #0]
 800d716:	f8cd a004 	str.w	sl, [sp, #4]
 800d71a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d71e:	4628      	mov	r0, r5
 800d720:	f7ff fd2e 	bl	800d180 <__cvt>
 800d724:	4680      	mov	r8, r0
 800d726:	e648      	b.n	800d3ba <_printf_float+0x112>

0800d728 <_printf_common>:
 800d728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d72c:	4691      	mov	r9, r2
 800d72e:	461f      	mov	r7, r3
 800d730:	688a      	ldr	r2, [r1, #8]
 800d732:	690b      	ldr	r3, [r1, #16]
 800d734:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d738:	4293      	cmp	r3, r2
 800d73a:	bfb8      	it	lt
 800d73c:	4613      	movlt	r3, r2
 800d73e:	f8c9 3000 	str.w	r3, [r9]
 800d742:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d746:	4606      	mov	r6, r0
 800d748:	460c      	mov	r4, r1
 800d74a:	b112      	cbz	r2, 800d752 <_printf_common+0x2a>
 800d74c:	3301      	adds	r3, #1
 800d74e:	f8c9 3000 	str.w	r3, [r9]
 800d752:	6823      	ldr	r3, [r4, #0]
 800d754:	0699      	lsls	r1, r3, #26
 800d756:	bf42      	ittt	mi
 800d758:	f8d9 3000 	ldrmi.w	r3, [r9]
 800d75c:	3302      	addmi	r3, #2
 800d75e:	f8c9 3000 	strmi.w	r3, [r9]
 800d762:	6825      	ldr	r5, [r4, #0]
 800d764:	f015 0506 	ands.w	r5, r5, #6
 800d768:	d107      	bne.n	800d77a <_printf_common+0x52>
 800d76a:	f104 0a19 	add.w	sl, r4, #25
 800d76e:	68e3      	ldr	r3, [r4, #12]
 800d770:	f8d9 2000 	ldr.w	r2, [r9]
 800d774:	1a9b      	subs	r3, r3, r2
 800d776:	42ab      	cmp	r3, r5
 800d778:	dc28      	bgt.n	800d7cc <_printf_common+0xa4>
 800d77a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800d77e:	6822      	ldr	r2, [r4, #0]
 800d780:	3300      	adds	r3, #0
 800d782:	bf18      	it	ne
 800d784:	2301      	movne	r3, #1
 800d786:	0692      	lsls	r2, r2, #26
 800d788:	d42d      	bmi.n	800d7e6 <_printf_common+0xbe>
 800d78a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d78e:	4639      	mov	r1, r7
 800d790:	4630      	mov	r0, r6
 800d792:	47c0      	blx	r8
 800d794:	3001      	adds	r0, #1
 800d796:	d020      	beq.n	800d7da <_printf_common+0xb2>
 800d798:	6823      	ldr	r3, [r4, #0]
 800d79a:	68e5      	ldr	r5, [r4, #12]
 800d79c:	f8d9 2000 	ldr.w	r2, [r9]
 800d7a0:	f003 0306 	and.w	r3, r3, #6
 800d7a4:	2b04      	cmp	r3, #4
 800d7a6:	bf08      	it	eq
 800d7a8:	1aad      	subeq	r5, r5, r2
 800d7aa:	68a3      	ldr	r3, [r4, #8]
 800d7ac:	6922      	ldr	r2, [r4, #16]
 800d7ae:	bf0c      	ite	eq
 800d7b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d7b4:	2500      	movne	r5, #0
 800d7b6:	4293      	cmp	r3, r2
 800d7b8:	bfc4      	itt	gt
 800d7ba:	1a9b      	subgt	r3, r3, r2
 800d7bc:	18ed      	addgt	r5, r5, r3
 800d7be:	f04f 0900 	mov.w	r9, #0
 800d7c2:	341a      	adds	r4, #26
 800d7c4:	454d      	cmp	r5, r9
 800d7c6:	d11a      	bne.n	800d7fe <_printf_common+0xd6>
 800d7c8:	2000      	movs	r0, #0
 800d7ca:	e008      	b.n	800d7de <_printf_common+0xb6>
 800d7cc:	2301      	movs	r3, #1
 800d7ce:	4652      	mov	r2, sl
 800d7d0:	4639      	mov	r1, r7
 800d7d2:	4630      	mov	r0, r6
 800d7d4:	47c0      	blx	r8
 800d7d6:	3001      	adds	r0, #1
 800d7d8:	d103      	bne.n	800d7e2 <_printf_common+0xba>
 800d7da:	f04f 30ff 	mov.w	r0, #4294967295
 800d7de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7e2:	3501      	adds	r5, #1
 800d7e4:	e7c3      	b.n	800d76e <_printf_common+0x46>
 800d7e6:	18e1      	adds	r1, r4, r3
 800d7e8:	1c5a      	adds	r2, r3, #1
 800d7ea:	2030      	movs	r0, #48	; 0x30
 800d7ec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d7f0:	4422      	add	r2, r4
 800d7f2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d7f6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d7fa:	3302      	adds	r3, #2
 800d7fc:	e7c5      	b.n	800d78a <_printf_common+0x62>
 800d7fe:	2301      	movs	r3, #1
 800d800:	4622      	mov	r2, r4
 800d802:	4639      	mov	r1, r7
 800d804:	4630      	mov	r0, r6
 800d806:	47c0      	blx	r8
 800d808:	3001      	adds	r0, #1
 800d80a:	d0e6      	beq.n	800d7da <_printf_common+0xb2>
 800d80c:	f109 0901 	add.w	r9, r9, #1
 800d810:	e7d8      	b.n	800d7c4 <_printf_common+0x9c>
	...

0800d814 <_printf_i>:
 800d814:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d818:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800d81c:	460c      	mov	r4, r1
 800d81e:	7e09      	ldrb	r1, [r1, #24]
 800d820:	b085      	sub	sp, #20
 800d822:	296e      	cmp	r1, #110	; 0x6e
 800d824:	4617      	mov	r7, r2
 800d826:	4606      	mov	r6, r0
 800d828:	4698      	mov	r8, r3
 800d82a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d82c:	f000 80b3 	beq.w	800d996 <_printf_i+0x182>
 800d830:	d822      	bhi.n	800d878 <_printf_i+0x64>
 800d832:	2963      	cmp	r1, #99	; 0x63
 800d834:	d036      	beq.n	800d8a4 <_printf_i+0x90>
 800d836:	d80a      	bhi.n	800d84e <_printf_i+0x3a>
 800d838:	2900      	cmp	r1, #0
 800d83a:	f000 80b9 	beq.w	800d9b0 <_printf_i+0x19c>
 800d83e:	2958      	cmp	r1, #88	; 0x58
 800d840:	f000 8083 	beq.w	800d94a <_printf_i+0x136>
 800d844:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d848:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800d84c:	e032      	b.n	800d8b4 <_printf_i+0xa0>
 800d84e:	2964      	cmp	r1, #100	; 0x64
 800d850:	d001      	beq.n	800d856 <_printf_i+0x42>
 800d852:	2969      	cmp	r1, #105	; 0x69
 800d854:	d1f6      	bne.n	800d844 <_printf_i+0x30>
 800d856:	6820      	ldr	r0, [r4, #0]
 800d858:	6813      	ldr	r3, [r2, #0]
 800d85a:	0605      	lsls	r5, r0, #24
 800d85c:	f103 0104 	add.w	r1, r3, #4
 800d860:	d52a      	bpl.n	800d8b8 <_printf_i+0xa4>
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	6011      	str	r1, [r2, #0]
 800d866:	2b00      	cmp	r3, #0
 800d868:	da03      	bge.n	800d872 <_printf_i+0x5e>
 800d86a:	222d      	movs	r2, #45	; 0x2d
 800d86c:	425b      	negs	r3, r3
 800d86e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800d872:	486f      	ldr	r0, [pc, #444]	; (800da30 <_printf_i+0x21c>)
 800d874:	220a      	movs	r2, #10
 800d876:	e039      	b.n	800d8ec <_printf_i+0xd8>
 800d878:	2973      	cmp	r1, #115	; 0x73
 800d87a:	f000 809d 	beq.w	800d9b8 <_printf_i+0x1a4>
 800d87e:	d808      	bhi.n	800d892 <_printf_i+0x7e>
 800d880:	296f      	cmp	r1, #111	; 0x6f
 800d882:	d020      	beq.n	800d8c6 <_printf_i+0xb2>
 800d884:	2970      	cmp	r1, #112	; 0x70
 800d886:	d1dd      	bne.n	800d844 <_printf_i+0x30>
 800d888:	6823      	ldr	r3, [r4, #0]
 800d88a:	f043 0320 	orr.w	r3, r3, #32
 800d88e:	6023      	str	r3, [r4, #0]
 800d890:	e003      	b.n	800d89a <_printf_i+0x86>
 800d892:	2975      	cmp	r1, #117	; 0x75
 800d894:	d017      	beq.n	800d8c6 <_printf_i+0xb2>
 800d896:	2978      	cmp	r1, #120	; 0x78
 800d898:	d1d4      	bne.n	800d844 <_printf_i+0x30>
 800d89a:	2378      	movs	r3, #120	; 0x78
 800d89c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d8a0:	4864      	ldr	r0, [pc, #400]	; (800da34 <_printf_i+0x220>)
 800d8a2:	e055      	b.n	800d950 <_printf_i+0x13c>
 800d8a4:	6813      	ldr	r3, [r2, #0]
 800d8a6:	1d19      	adds	r1, r3, #4
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	6011      	str	r1, [r2, #0]
 800d8ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d8b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d8b4:	2301      	movs	r3, #1
 800d8b6:	e08c      	b.n	800d9d2 <_printf_i+0x1be>
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	6011      	str	r1, [r2, #0]
 800d8bc:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d8c0:	bf18      	it	ne
 800d8c2:	b21b      	sxthne	r3, r3
 800d8c4:	e7cf      	b.n	800d866 <_printf_i+0x52>
 800d8c6:	6813      	ldr	r3, [r2, #0]
 800d8c8:	6825      	ldr	r5, [r4, #0]
 800d8ca:	1d18      	adds	r0, r3, #4
 800d8cc:	6010      	str	r0, [r2, #0]
 800d8ce:	0628      	lsls	r0, r5, #24
 800d8d0:	d501      	bpl.n	800d8d6 <_printf_i+0xc2>
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	e002      	b.n	800d8dc <_printf_i+0xc8>
 800d8d6:	0668      	lsls	r0, r5, #25
 800d8d8:	d5fb      	bpl.n	800d8d2 <_printf_i+0xbe>
 800d8da:	881b      	ldrh	r3, [r3, #0]
 800d8dc:	4854      	ldr	r0, [pc, #336]	; (800da30 <_printf_i+0x21c>)
 800d8de:	296f      	cmp	r1, #111	; 0x6f
 800d8e0:	bf14      	ite	ne
 800d8e2:	220a      	movne	r2, #10
 800d8e4:	2208      	moveq	r2, #8
 800d8e6:	2100      	movs	r1, #0
 800d8e8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d8ec:	6865      	ldr	r5, [r4, #4]
 800d8ee:	60a5      	str	r5, [r4, #8]
 800d8f0:	2d00      	cmp	r5, #0
 800d8f2:	f2c0 8095 	blt.w	800da20 <_printf_i+0x20c>
 800d8f6:	6821      	ldr	r1, [r4, #0]
 800d8f8:	f021 0104 	bic.w	r1, r1, #4
 800d8fc:	6021      	str	r1, [r4, #0]
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d13d      	bne.n	800d97e <_printf_i+0x16a>
 800d902:	2d00      	cmp	r5, #0
 800d904:	f040 808e 	bne.w	800da24 <_printf_i+0x210>
 800d908:	4665      	mov	r5, ip
 800d90a:	2a08      	cmp	r2, #8
 800d90c:	d10b      	bne.n	800d926 <_printf_i+0x112>
 800d90e:	6823      	ldr	r3, [r4, #0]
 800d910:	07db      	lsls	r3, r3, #31
 800d912:	d508      	bpl.n	800d926 <_printf_i+0x112>
 800d914:	6923      	ldr	r3, [r4, #16]
 800d916:	6862      	ldr	r2, [r4, #4]
 800d918:	429a      	cmp	r2, r3
 800d91a:	bfde      	ittt	le
 800d91c:	2330      	movle	r3, #48	; 0x30
 800d91e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d922:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d926:	ebac 0305 	sub.w	r3, ip, r5
 800d92a:	6123      	str	r3, [r4, #16]
 800d92c:	f8cd 8000 	str.w	r8, [sp]
 800d930:	463b      	mov	r3, r7
 800d932:	aa03      	add	r2, sp, #12
 800d934:	4621      	mov	r1, r4
 800d936:	4630      	mov	r0, r6
 800d938:	f7ff fef6 	bl	800d728 <_printf_common>
 800d93c:	3001      	adds	r0, #1
 800d93e:	d14d      	bne.n	800d9dc <_printf_i+0x1c8>
 800d940:	f04f 30ff 	mov.w	r0, #4294967295
 800d944:	b005      	add	sp, #20
 800d946:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d94a:	4839      	ldr	r0, [pc, #228]	; (800da30 <_printf_i+0x21c>)
 800d94c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800d950:	6813      	ldr	r3, [r2, #0]
 800d952:	6821      	ldr	r1, [r4, #0]
 800d954:	1d1d      	adds	r5, r3, #4
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	6015      	str	r5, [r2, #0]
 800d95a:	060a      	lsls	r2, r1, #24
 800d95c:	d50b      	bpl.n	800d976 <_printf_i+0x162>
 800d95e:	07ca      	lsls	r2, r1, #31
 800d960:	bf44      	itt	mi
 800d962:	f041 0120 	orrmi.w	r1, r1, #32
 800d966:	6021      	strmi	r1, [r4, #0]
 800d968:	b91b      	cbnz	r3, 800d972 <_printf_i+0x15e>
 800d96a:	6822      	ldr	r2, [r4, #0]
 800d96c:	f022 0220 	bic.w	r2, r2, #32
 800d970:	6022      	str	r2, [r4, #0]
 800d972:	2210      	movs	r2, #16
 800d974:	e7b7      	b.n	800d8e6 <_printf_i+0xd2>
 800d976:	064d      	lsls	r5, r1, #25
 800d978:	bf48      	it	mi
 800d97a:	b29b      	uxthmi	r3, r3
 800d97c:	e7ef      	b.n	800d95e <_printf_i+0x14a>
 800d97e:	4665      	mov	r5, ip
 800d980:	fbb3 f1f2 	udiv	r1, r3, r2
 800d984:	fb02 3311 	mls	r3, r2, r1, r3
 800d988:	5cc3      	ldrb	r3, [r0, r3]
 800d98a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800d98e:	460b      	mov	r3, r1
 800d990:	2900      	cmp	r1, #0
 800d992:	d1f5      	bne.n	800d980 <_printf_i+0x16c>
 800d994:	e7b9      	b.n	800d90a <_printf_i+0xf6>
 800d996:	6813      	ldr	r3, [r2, #0]
 800d998:	6825      	ldr	r5, [r4, #0]
 800d99a:	6961      	ldr	r1, [r4, #20]
 800d99c:	1d18      	adds	r0, r3, #4
 800d99e:	6010      	str	r0, [r2, #0]
 800d9a0:	0628      	lsls	r0, r5, #24
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	d501      	bpl.n	800d9aa <_printf_i+0x196>
 800d9a6:	6019      	str	r1, [r3, #0]
 800d9a8:	e002      	b.n	800d9b0 <_printf_i+0x19c>
 800d9aa:	066a      	lsls	r2, r5, #25
 800d9ac:	d5fb      	bpl.n	800d9a6 <_printf_i+0x192>
 800d9ae:	8019      	strh	r1, [r3, #0]
 800d9b0:	2300      	movs	r3, #0
 800d9b2:	6123      	str	r3, [r4, #16]
 800d9b4:	4665      	mov	r5, ip
 800d9b6:	e7b9      	b.n	800d92c <_printf_i+0x118>
 800d9b8:	6813      	ldr	r3, [r2, #0]
 800d9ba:	1d19      	adds	r1, r3, #4
 800d9bc:	6011      	str	r1, [r2, #0]
 800d9be:	681d      	ldr	r5, [r3, #0]
 800d9c0:	6862      	ldr	r2, [r4, #4]
 800d9c2:	2100      	movs	r1, #0
 800d9c4:	4628      	mov	r0, r5
 800d9c6:	f7f2 fc1b 	bl	8000200 <memchr>
 800d9ca:	b108      	cbz	r0, 800d9d0 <_printf_i+0x1bc>
 800d9cc:	1b40      	subs	r0, r0, r5
 800d9ce:	6060      	str	r0, [r4, #4]
 800d9d0:	6863      	ldr	r3, [r4, #4]
 800d9d2:	6123      	str	r3, [r4, #16]
 800d9d4:	2300      	movs	r3, #0
 800d9d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d9da:	e7a7      	b.n	800d92c <_printf_i+0x118>
 800d9dc:	6923      	ldr	r3, [r4, #16]
 800d9de:	462a      	mov	r2, r5
 800d9e0:	4639      	mov	r1, r7
 800d9e2:	4630      	mov	r0, r6
 800d9e4:	47c0      	blx	r8
 800d9e6:	3001      	adds	r0, #1
 800d9e8:	d0aa      	beq.n	800d940 <_printf_i+0x12c>
 800d9ea:	6823      	ldr	r3, [r4, #0]
 800d9ec:	079b      	lsls	r3, r3, #30
 800d9ee:	d413      	bmi.n	800da18 <_printf_i+0x204>
 800d9f0:	68e0      	ldr	r0, [r4, #12]
 800d9f2:	9b03      	ldr	r3, [sp, #12]
 800d9f4:	4298      	cmp	r0, r3
 800d9f6:	bfb8      	it	lt
 800d9f8:	4618      	movlt	r0, r3
 800d9fa:	e7a3      	b.n	800d944 <_printf_i+0x130>
 800d9fc:	2301      	movs	r3, #1
 800d9fe:	464a      	mov	r2, r9
 800da00:	4639      	mov	r1, r7
 800da02:	4630      	mov	r0, r6
 800da04:	47c0      	blx	r8
 800da06:	3001      	adds	r0, #1
 800da08:	d09a      	beq.n	800d940 <_printf_i+0x12c>
 800da0a:	3501      	adds	r5, #1
 800da0c:	68e3      	ldr	r3, [r4, #12]
 800da0e:	9a03      	ldr	r2, [sp, #12]
 800da10:	1a9b      	subs	r3, r3, r2
 800da12:	42ab      	cmp	r3, r5
 800da14:	dcf2      	bgt.n	800d9fc <_printf_i+0x1e8>
 800da16:	e7eb      	b.n	800d9f0 <_printf_i+0x1dc>
 800da18:	2500      	movs	r5, #0
 800da1a:	f104 0919 	add.w	r9, r4, #25
 800da1e:	e7f5      	b.n	800da0c <_printf_i+0x1f8>
 800da20:	2b00      	cmp	r3, #0
 800da22:	d1ac      	bne.n	800d97e <_printf_i+0x16a>
 800da24:	7803      	ldrb	r3, [r0, #0]
 800da26:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800da2a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800da2e:	e76c      	b.n	800d90a <_printf_i+0xf6>
 800da30:	08013ec6 	.word	0x08013ec6
 800da34:	08013ed7 	.word	0x08013ed7

0800da38 <_sbrk_r>:
 800da38:	b538      	push	{r3, r4, r5, lr}
 800da3a:	4c06      	ldr	r4, [pc, #24]	; (800da54 <_sbrk_r+0x1c>)
 800da3c:	2300      	movs	r3, #0
 800da3e:	4605      	mov	r5, r0
 800da40:	4608      	mov	r0, r1
 800da42:	6023      	str	r3, [r4, #0]
 800da44:	f7fa fa50 	bl	8007ee8 <_sbrk>
 800da48:	1c43      	adds	r3, r0, #1
 800da4a:	d102      	bne.n	800da52 <_sbrk_r+0x1a>
 800da4c:	6823      	ldr	r3, [r4, #0]
 800da4e:	b103      	cbz	r3, 800da52 <_sbrk_r+0x1a>
 800da50:	602b      	str	r3, [r5, #0]
 800da52:	bd38      	pop	{r3, r4, r5, pc}
 800da54:	2000106c 	.word	0x2000106c

0800da58 <siprintf>:
 800da58:	b40e      	push	{r1, r2, r3}
 800da5a:	b500      	push	{lr}
 800da5c:	b09c      	sub	sp, #112	; 0x70
 800da5e:	ab1d      	add	r3, sp, #116	; 0x74
 800da60:	9002      	str	r0, [sp, #8]
 800da62:	9006      	str	r0, [sp, #24]
 800da64:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800da68:	4809      	ldr	r0, [pc, #36]	; (800da90 <siprintf+0x38>)
 800da6a:	9107      	str	r1, [sp, #28]
 800da6c:	9104      	str	r1, [sp, #16]
 800da6e:	4909      	ldr	r1, [pc, #36]	; (800da94 <siprintf+0x3c>)
 800da70:	f853 2b04 	ldr.w	r2, [r3], #4
 800da74:	9105      	str	r1, [sp, #20]
 800da76:	6800      	ldr	r0, [r0, #0]
 800da78:	9301      	str	r3, [sp, #4]
 800da7a:	a902      	add	r1, sp, #8
 800da7c:	f002 fd2a 	bl	80104d4 <_svfiprintf_r>
 800da80:	9b02      	ldr	r3, [sp, #8]
 800da82:	2200      	movs	r2, #0
 800da84:	701a      	strb	r2, [r3, #0]
 800da86:	b01c      	add	sp, #112	; 0x70
 800da88:	f85d eb04 	ldr.w	lr, [sp], #4
 800da8c:	b003      	add	sp, #12
 800da8e:	4770      	bx	lr
 800da90:	20000028 	.word	0x20000028
 800da94:	ffff0208 	.word	0xffff0208

0800da98 <strcat>:
 800da98:	b510      	push	{r4, lr}
 800da9a:	4603      	mov	r3, r0
 800da9c:	781a      	ldrb	r2, [r3, #0]
 800da9e:	1c5c      	adds	r4, r3, #1
 800daa0:	b93a      	cbnz	r2, 800dab2 <strcat+0x1a>
 800daa2:	3b01      	subs	r3, #1
 800daa4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800daa8:	f803 2f01 	strb.w	r2, [r3, #1]!
 800daac:	2a00      	cmp	r2, #0
 800daae:	d1f9      	bne.n	800daa4 <strcat+0xc>
 800dab0:	bd10      	pop	{r4, pc}
 800dab2:	4623      	mov	r3, r4
 800dab4:	e7f2      	b.n	800da9c <strcat+0x4>

0800dab6 <strcpy>:
 800dab6:	4603      	mov	r3, r0
 800dab8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dabc:	f803 2b01 	strb.w	r2, [r3], #1
 800dac0:	2a00      	cmp	r2, #0
 800dac2:	d1f9      	bne.n	800dab8 <strcpy+0x2>
 800dac4:	4770      	bx	lr

0800dac6 <sulp>:
 800dac6:	b570      	push	{r4, r5, r6, lr}
 800dac8:	4604      	mov	r4, r0
 800daca:	460d      	mov	r5, r1
 800dacc:	ec45 4b10 	vmov	d0, r4, r5
 800dad0:	4616      	mov	r6, r2
 800dad2:	f002 fb63 	bl	801019c <__ulp>
 800dad6:	ec51 0b10 	vmov	r0, r1, d0
 800dada:	b17e      	cbz	r6, 800dafc <sulp+0x36>
 800dadc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800dae0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	dd09      	ble.n	800dafc <sulp+0x36>
 800dae8:	051b      	lsls	r3, r3, #20
 800daea:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800daee:	2400      	movs	r4, #0
 800daf0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800daf4:	4622      	mov	r2, r4
 800daf6:	462b      	mov	r3, r5
 800daf8:	f7f2 fd8e 	bl	8000618 <__aeabi_dmul>
 800dafc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800db00 <_strtod_l>:
 800db00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db04:	461f      	mov	r7, r3
 800db06:	b0a1      	sub	sp, #132	; 0x84
 800db08:	2300      	movs	r3, #0
 800db0a:	4681      	mov	r9, r0
 800db0c:	4638      	mov	r0, r7
 800db0e:	460e      	mov	r6, r1
 800db10:	9217      	str	r2, [sp, #92]	; 0x5c
 800db12:	931c      	str	r3, [sp, #112]	; 0x70
 800db14:	f002 f851 	bl	800fbba <__localeconv_l>
 800db18:	4680      	mov	r8, r0
 800db1a:	6800      	ldr	r0, [r0, #0]
 800db1c:	f7f2 fb62 	bl	80001e4 <strlen>
 800db20:	f04f 0a00 	mov.w	sl, #0
 800db24:	4604      	mov	r4, r0
 800db26:	f04f 0b00 	mov.w	fp, #0
 800db2a:	961b      	str	r6, [sp, #108]	; 0x6c
 800db2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800db2e:	781a      	ldrb	r2, [r3, #0]
 800db30:	2a0d      	cmp	r2, #13
 800db32:	d832      	bhi.n	800db9a <_strtod_l+0x9a>
 800db34:	2a09      	cmp	r2, #9
 800db36:	d236      	bcs.n	800dba6 <_strtod_l+0xa6>
 800db38:	2a00      	cmp	r2, #0
 800db3a:	d03e      	beq.n	800dbba <_strtod_l+0xba>
 800db3c:	2300      	movs	r3, #0
 800db3e:	930d      	str	r3, [sp, #52]	; 0x34
 800db40:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800db42:	782b      	ldrb	r3, [r5, #0]
 800db44:	2b30      	cmp	r3, #48	; 0x30
 800db46:	f040 80ac 	bne.w	800dca2 <_strtod_l+0x1a2>
 800db4a:	786b      	ldrb	r3, [r5, #1]
 800db4c:	2b58      	cmp	r3, #88	; 0x58
 800db4e:	d001      	beq.n	800db54 <_strtod_l+0x54>
 800db50:	2b78      	cmp	r3, #120	; 0x78
 800db52:	d167      	bne.n	800dc24 <_strtod_l+0x124>
 800db54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800db56:	9301      	str	r3, [sp, #4]
 800db58:	ab1c      	add	r3, sp, #112	; 0x70
 800db5a:	9300      	str	r3, [sp, #0]
 800db5c:	9702      	str	r7, [sp, #8]
 800db5e:	ab1d      	add	r3, sp, #116	; 0x74
 800db60:	4a88      	ldr	r2, [pc, #544]	; (800dd84 <_strtod_l+0x284>)
 800db62:	a91b      	add	r1, sp, #108	; 0x6c
 800db64:	4648      	mov	r0, r9
 800db66:	f001 fd4e 	bl	800f606 <__gethex>
 800db6a:	f010 0407 	ands.w	r4, r0, #7
 800db6e:	4606      	mov	r6, r0
 800db70:	d005      	beq.n	800db7e <_strtod_l+0x7e>
 800db72:	2c06      	cmp	r4, #6
 800db74:	d12b      	bne.n	800dbce <_strtod_l+0xce>
 800db76:	3501      	adds	r5, #1
 800db78:	2300      	movs	r3, #0
 800db7a:	951b      	str	r5, [sp, #108]	; 0x6c
 800db7c:	930d      	str	r3, [sp, #52]	; 0x34
 800db7e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800db80:	2b00      	cmp	r3, #0
 800db82:	f040 859a 	bne.w	800e6ba <_strtod_l+0xbba>
 800db86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800db88:	b1e3      	cbz	r3, 800dbc4 <_strtod_l+0xc4>
 800db8a:	4652      	mov	r2, sl
 800db8c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800db90:	ec43 2b10 	vmov	d0, r2, r3
 800db94:	b021      	add	sp, #132	; 0x84
 800db96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db9a:	2a2b      	cmp	r2, #43	; 0x2b
 800db9c:	d015      	beq.n	800dbca <_strtod_l+0xca>
 800db9e:	2a2d      	cmp	r2, #45	; 0x2d
 800dba0:	d004      	beq.n	800dbac <_strtod_l+0xac>
 800dba2:	2a20      	cmp	r2, #32
 800dba4:	d1ca      	bne.n	800db3c <_strtod_l+0x3c>
 800dba6:	3301      	adds	r3, #1
 800dba8:	931b      	str	r3, [sp, #108]	; 0x6c
 800dbaa:	e7bf      	b.n	800db2c <_strtod_l+0x2c>
 800dbac:	2201      	movs	r2, #1
 800dbae:	920d      	str	r2, [sp, #52]	; 0x34
 800dbb0:	1c5a      	adds	r2, r3, #1
 800dbb2:	921b      	str	r2, [sp, #108]	; 0x6c
 800dbb4:	785b      	ldrb	r3, [r3, #1]
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d1c2      	bne.n	800db40 <_strtod_l+0x40>
 800dbba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dbbc:	961b      	str	r6, [sp, #108]	; 0x6c
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	f040 8579 	bne.w	800e6b6 <_strtod_l+0xbb6>
 800dbc4:	4652      	mov	r2, sl
 800dbc6:	465b      	mov	r3, fp
 800dbc8:	e7e2      	b.n	800db90 <_strtod_l+0x90>
 800dbca:	2200      	movs	r2, #0
 800dbcc:	e7ef      	b.n	800dbae <_strtod_l+0xae>
 800dbce:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800dbd0:	b13a      	cbz	r2, 800dbe2 <_strtod_l+0xe2>
 800dbd2:	2135      	movs	r1, #53	; 0x35
 800dbd4:	a81e      	add	r0, sp, #120	; 0x78
 800dbd6:	f002 fbd9 	bl	801038c <__copybits>
 800dbda:	991c      	ldr	r1, [sp, #112]	; 0x70
 800dbdc:	4648      	mov	r0, r9
 800dbde:	f002 f845 	bl	800fc6c <_Bfree>
 800dbe2:	3c01      	subs	r4, #1
 800dbe4:	2c04      	cmp	r4, #4
 800dbe6:	d806      	bhi.n	800dbf6 <_strtod_l+0xf6>
 800dbe8:	e8df f004 	tbb	[pc, r4]
 800dbec:	1714030a 	.word	0x1714030a
 800dbf0:	0a          	.byte	0x0a
 800dbf1:	00          	.byte	0x00
 800dbf2:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800dbf6:	0730      	lsls	r0, r6, #28
 800dbf8:	d5c1      	bpl.n	800db7e <_strtod_l+0x7e>
 800dbfa:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800dbfe:	e7be      	b.n	800db7e <_strtod_l+0x7e>
 800dc00:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800dc04:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800dc06:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800dc0a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800dc0e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800dc12:	e7f0      	b.n	800dbf6 <_strtod_l+0xf6>
 800dc14:	f8df b170 	ldr.w	fp, [pc, #368]	; 800dd88 <_strtod_l+0x288>
 800dc18:	e7ed      	b.n	800dbf6 <_strtod_l+0xf6>
 800dc1a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800dc1e:	f04f 3aff 	mov.w	sl, #4294967295
 800dc22:	e7e8      	b.n	800dbf6 <_strtod_l+0xf6>
 800dc24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dc26:	1c5a      	adds	r2, r3, #1
 800dc28:	921b      	str	r2, [sp, #108]	; 0x6c
 800dc2a:	785b      	ldrb	r3, [r3, #1]
 800dc2c:	2b30      	cmp	r3, #48	; 0x30
 800dc2e:	d0f9      	beq.n	800dc24 <_strtod_l+0x124>
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d0a4      	beq.n	800db7e <_strtod_l+0x7e>
 800dc34:	2301      	movs	r3, #1
 800dc36:	2500      	movs	r5, #0
 800dc38:	9306      	str	r3, [sp, #24]
 800dc3a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dc3c:	9308      	str	r3, [sp, #32]
 800dc3e:	9507      	str	r5, [sp, #28]
 800dc40:	9505      	str	r5, [sp, #20]
 800dc42:	220a      	movs	r2, #10
 800dc44:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800dc46:	7807      	ldrb	r7, [r0, #0]
 800dc48:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800dc4c:	b2d9      	uxtb	r1, r3
 800dc4e:	2909      	cmp	r1, #9
 800dc50:	d929      	bls.n	800dca6 <_strtod_l+0x1a6>
 800dc52:	4622      	mov	r2, r4
 800dc54:	f8d8 1000 	ldr.w	r1, [r8]
 800dc58:	f002 fd34 	bl	80106c4 <strncmp>
 800dc5c:	2800      	cmp	r0, #0
 800dc5e:	d031      	beq.n	800dcc4 <_strtod_l+0x1c4>
 800dc60:	2000      	movs	r0, #0
 800dc62:	9c05      	ldr	r4, [sp, #20]
 800dc64:	9004      	str	r0, [sp, #16]
 800dc66:	463b      	mov	r3, r7
 800dc68:	4602      	mov	r2, r0
 800dc6a:	2b65      	cmp	r3, #101	; 0x65
 800dc6c:	d001      	beq.n	800dc72 <_strtod_l+0x172>
 800dc6e:	2b45      	cmp	r3, #69	; 0x45
 800dc70:	d114      	bne.n	800dc9c <_strtod_l+0x19c>
 800dc72:	b924      	cbnz	r4, 800dc7e <_strtod_l+0x17e>
 800dc74:	b910      	cbnz	r0, 800dc7c <_strtod_l+0x17c>
 800dc76:	9b06      	ldr	r3, [sp, #24]
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d09e      	beq.n	800dbba <_strtod_l+0xba>
 800dc7c:	2400      	movs	r4, #0
 800dc7e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800dc80:	1c73      	adds	r3, r6, #1
 800dc82:	931b      	str	r3, [sp, #108]	; 0x6c
 800dc84:	7873      	ldrb	r3, [r6, #1]
 800dc86:	2b2b      	cmp	r3, #43	; 0x2b
 800dc88:	d078      	beq.n	800dd7c <_strtod_l+0x27c>
 800dc8a:	2b2d      	cmp	r3, #45	; 0x2d
 800dc8c:	d070      	beq.n	800dd70 <_strtod_l+0x270>
 800dc8e:	f04f 0c00 	mov.w	ip, #0
 800dc92:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800dc96:	2f09      	cmp	r7, #9
 800dc98:	d97c      	bls.n	800dd94 <_strtod_l+0x294>
 800dc9a:	961b      	str	r6, [sp, #108]	; 0x6c
 800dc9c:	f04f 0e00 	mov.w	lr, #0
 800dca0:	e09a      	b.n	800ddd8 <_strtod_l+0x2d8>
 800dca2:	2300      	movs	r3, #0
 800dca4:	e7c7      	b.n	800dc36 <_strtod_l+0x136>
 800dca6:	9905      	ldr	r1, [sp, #20]
 800dca8:	2908      	cmp	r1, #8
 800dcaa:	bfdd      	ittte	le
 800dcac:	9907      	ldrle	r1, [sp, #28]
 800dcae:	fb02 3301 	mlale	r3, r2, r1, r3
 800dcb2:	9307      	strle	r3, [sp, #28]
 800dcb4:	fb02 3505 	mlagt	r5, r2, r5, r3
 800dcb8:	9b05      	ldr	r3, [sp, #20]
 800dcba:	3001      	adds	r0, #1
 800dcbc:	3301      	adds	r3, #1
 800dcbe:	9305      	str	r3, [sp, #20]
 800dcc0:	901b      	str	r0, [sp, #108]	; 0x6c
 800dcc2:	e7bf      	b.n	800dc44 <_strtod_l+0x144>
 800dcc4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dcc6:	191a      	adds	r2, r3, r4
 800dcc8:	921b      	str	r2, [sp, #108]	; 0x6c
 800dcca:	9a05      	ldr	r2, [sp, #20]
 800dccc:	5d1b      	ldrb	r3, [r3, r4]
 800dcce:	2a00      	cmp	r2, #0
 800dcd0:	d037      	beq.n	800dd42 <_strtod_l+0x242>
 800dcd2:	9c05      	ldr	r4, [sp, #20]
 800dcd4:	4602      	mov	r2, r0
 800dcd6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800dcda:	2909      	cmp	r1, #9
 800dcdc:	d913      	bls.n	800dd06 <_strtod_l+0x206>
 800dcde:	2101      	movs	r1, #1
 800dce0:	9104      	str	r1, [sp, #16]
 800dce2:	e7c2      	b.n	800dc6a <_strtod_l+0x16a>
 800dce4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dce6:	1c5a      	adds	r2, r3, #1
 800dce8:	921b      	str	r2, [sp, #108]	; 0x6c
 800dcea:	785b      	ldrb	r3, [r3, #1]
 800dcec:	3001      	adds	r0, #1
 800dcee:	2b30      	cmp	r3, #48	; 0x30
 800dcf0:	d0f8      	beq.n	800dce4 <_strtod_l+0x1e4>
 800dcf2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800dcf6:	2a08      	cmp	r2, #8
 800dcf8:	f200 84e4 	bhi.w	800e6c4 <_strtod_l+0xbc4>
 800dcfc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800dcfe:	9208      	str	r2, [sp, #32]
 800dd00:	4602      	mov	r2, r0
 800dd02:	2000      	movs	r0, #0
 800dd04:	4604      	mov	r4, r0
 800dd06:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800dd0a:	f100 0101 	add.w	r1, r0, #1
 800dd0e:	d012      	beq.n	800dd36 <_strtod_l+0x236>
 800dd10:	440a      	add	r2, r1
 800dd12:	eb00 0c04 	add.w	ip, r0, r4
 800dd16:	4621      	mov	r1, r4
 800dd18:	270a      	movs	r7, #10
 800dd1a:	458c      	cmp	ip, r1
 800dd1c:	d113      	bne.n	800dd46 <_strtod_l+0x246>
 800dd1e:	1821      	adds	r1, r4, r0
 800dd20:	2908      	cmp	r1, #8
 800dd22:	f104 0401 	add.w	r4, r4, #1
 800dd26:	4404      	add	r4, r0
 800dd28:	dc19      	bgt.n	800dd5e <_strtod_l+0x25e>
 800dd2a:	9b07      	ldr	r3, [sp, #28]
 800dd2c:	210a      	movs	r1, #10
 800dd2e:	fb01 e303 	mla	r3, r1, r3, lr
 800dd32:	9307      	str	r3, [sp, #28]
 800dd34:	2100      	movs	r1, #0
 800dd36:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dd38:	1c58      	adds	r0, r3, #1
 800dd3a:	901b      	str	r0, [sp, #108]	; 0x6c
 800dd3c:	785b      	ldrb	r3, [r3, #1]
 800dd3e:	4608      	mov	r0, r1
 800dd40:	e7c9      	b.n	800dcd6 <_strtod_l+0x1d6>
 800dd42:	9805      	ldr	r0, [sp, #20]
 800dd44:	e7d3      	b.n	800dcee <_strtod_l+0x1ee>
 800dd46:	2908      	cmp	r1, #8
 800dd48:	f101 0101 	add.w	r1, r1, #1
 800dd4c:	dc03      	bgt.n	800dd56 <_strtod_l+0x256>
 800dd4e:	9b07      	ldr	r3, [sp, #28]
 800dd50:	437b      	muls	r3, r7
 800dd52:	9307      	str	r3, [sp, #28]
 800dd54:	e7e1      	b.n	800dd1a <_strtod_l+0x21a>
 800dd56:	2910      	cmp	r1, #16
 800dd58:	bfd8      	it	le
 800dd5a:	437d      	mulle	r5, r7
 800dd5c:	e7dd      	b.n	800dd1a <_strtod_l+0x21a>
 800dd5e:	2c10      	cmp	r4, #16
 800dd60:	bfdc      	itt	le
 800dd62:	210a      	movle	r1, #10
 800dd64:	fb01 e505 	mlale	r5, r1, r5, lr
 800dd68:	e7e4      	b.n	800dd34 <_strtod_l+0x234>
 800dd6a:	2301      	movs	r3, #1
 800dd6c:	9304      	str	r3, [sp, #16]
 800dd6e:	e781      	b.n	800dc74 <_strtod_l+0x174>
 800dd70:	f04f 0c01 	mov.w	ip, #1
 800dd74:	1cb3      	adds	r3, r6, #2
 800dd76:	931b      	str	r3, [sp, #108]	; 0x6c
 800dd78:	78b3      	ldrb	r3, [r6, #2]
 800dd7a:	e78a      	b.n	800dc92 <_strtod_l+0x192>
 800dd7c:	f04f 0c00 	mov.w	ip, #0
 800dd80:	e7f8      	b.n	800dd74 <_strtod_l+0x274>
 800dd82:	bf00      	nop
 800dd84:	08013ee8 	.word	0x08013ee8
 800dd88:	7ff00000 	.word	0x7ff00000
 800dd8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dd8e:	1c5f      	adds	r7, r3, #1
 800dd90:	971b      	str	r7, [sp, #108]	; 0x6c
 800dd92:	785b      	ldrb	r3, [r3, #1]
 800dd94:	2b30      	cmp	r3, #48	; 0x30
 800dd96:	d0f9      	beq.n	800dd8c <_strtod_l+0x28c>
 800dd98:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800dd9c:	2f08      	cmp	r7, #8
 800dd9e:	f63f af7d 	bhi.w	800dc9c <_strtod_l+0x19c>
 800dda2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800dda6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dda8:	930a      	str	r3, [sp, #40]	; 0x28
 800ddaa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ddac:	1c5f      	adds	r7, r3, #1
 800ddae:	971b      	str	r7, [sp, #108]	; 0x6c
 800ddb0:	785b      	ldrb	r3, [r3, #1]
 800ddb2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800ddb6:	f1b8 0f09 	cmp.w	r8, #9
 800ddba:	d937      	bls.n	800de2c <_strtod_l+0x32c>
 800ddbc:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ddbe:	1a7f      	subs	r7, r7, r1
 800ddc0:	2f08      	cmp	r7, #8
 800ddc2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800ddc6:	dc37      	bgt.n	800de38 <_strtod_l+0x338>
 800ddc8:	45be      	cmp	lr, r7
 800ddca:	bfa8      	it	ge
 800ddcc:	46be      	movge	lr, r7
 800ddce:	f1bc 0f00 	cmp.w	ip, #0
 800ddd2:	d001      	beq.n	800ddd8 <_strtod_l+0x2d8>
 800ddd4:	f1ce 0e00 	rsb	lr, lr, #0
 800ddd8:	2c00      	cmp	r4, #0
 800ddda:	d151      	bne.n	800de80 <_strtod_l+0x380>
 800dddc:	2800      	cmp	r0, #0
 800ddde:	f47f aece 	bne.w	800db7e <_strtod_l+0x7e>
 800dde2:	9a06      	ldr	r2, [sp, #24]
 800dde4:	2a00      	cmp	r2, #0
 800dde6:	f47f aeca 	bne.w	800db7e <_strtod_l+0x7e>
 800ddea:	9a04      	ldr	r2, [sp, #16]
 800ddec:	2a00      	cmp	r2, #0
 800ddee:	f47f aee4 	bne.w	800dbba <_strtod_l+0xba>
 800ddf2:	2b4e      	cmp	r3, #78	; 0x4e
 800ddf4:	d027      	beq.n	800de46 <_strtod_l+0x346>
 800ddf6:	dc21      	bgt.n	800de3c <_strtod_l+0x33c>
 800ddf8:	2b49      	cmp	r3, #73	; 0x49
 800ddfa:	f47f aede 	bne.w	800dbba <_strtod_l+0xba>
 800ddfe:	49a0      	ldr	r1, [pc, #640]	; (800e080 <_strtod_l+0x580>)
 800de00:	a81b      	add	r0, sp, #108	; 0x6c
 800de02:	f001 fe33 	bl	800fa6c <__match>
 800de06:	2800      	cmp	r0, #0
 800de08:	f43f aed7 	beq.w	800dbba <_strtod_l+0xba>
 800de0c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800de0e:	499d      	ldr	r1, [pc, #628]	; (800e084 <_strtod_l+0x584>)
 800de10:	3b01      	subs	r3, #1
 800de12:	a81b      	add	r0, sp, #108	; 0x6c
 800de14:	931b      	str	r3, [sp, #108]	; 0x6c
 800de16:	f001 fe29 	bl	800fa6c <__match>
 800de1a:	b910      	cbnz	r0, 800de22 <_strtod_l+0x322>
 800de1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800de1e:	3301      	adds	r3, #1
 800de20:	931b      	str	r3, [sp, #108]	; 0x6c
 800de22:	f8df b274 	ldr.w	fp, [pc, #628]	; 800e098 <_strtod_l+0x598>
 800de26:	f04f 0a00 	mov.w	sl, #0
 800de2a:	e6a8      	b.n	800db7e <_strtod_l+0x7e>
 800de2c:	210a      	movs	r1, #10
 800de2e:	fb01 3e0e 	mla	lr, r1, lr, r3
 800de32:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800de36:	e7b8      	b.n	800ddaa <_strtod_l+0x2aa>
 800de38:	46be      	mov	lr, r7
 800de3a:	e7c8      	b.n	800ddce <_strtod_l+0x2ce>
 800de3c:	2b69      	cmp	r3, #105	; 0x69
 800de3e:	d0de      	beq.n	800ddfe <_strtod_l+0x2fe>
 800de40:	2b6e      	cmp	r3, #110	; 0x6e
 800de42:	f47f aeba 	bne.w	800dbba <_strtod_l+0xba>
 800de46:	4990      	ldr	r1, [pc, #576]	; (800e088 <_strtod_l+0x588>)
 800de48:	a81b      	add	r0, sp, #108	; 0x6c
 800de4a:	f001 fe0f 	bl	800fa6c <__match>
 800de4e:	2800      	cmp	r0, #0
 800de50:	f43f aeb3 	beq.w	800dbba <_strtod_l+0xba>
 800de54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800de56:	781b      	ldrb	r3, [r3, #0]
 800de58:	2b28      	cmp	r3, #40	; 0x28
 800de5a:	d10e      	bne.n	800de7a <_strtod_l+0x37a>
 800de5c:	aa1e      	add	r2, sp, #120	; 0x78
 800de5e:	498b      	ldr	r1, [pc, #556]	; (800e08c <_strtod_l+0x58c>)
 800de60:	a81b      	add	r0, sp, #108	; 0x6c
 800de62:	f001 fe17 	bl	800fa94 <__hexnan>
 800de66:	2805      	cmp	r0, #5
 800de68:	d107      	bne.n	800de7a <_strtod_l+0x37a>
 800de6a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800de6c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800de70:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800de74:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800de78:	e681      	b.n	800db7e <_strtod_l+0x7e>
 800de7a:	f8df b224 	ldr.w	fp, [pc, #548]	; 800e0a0 <_strtod_l+0x5a0>
 800de7e:	e7d2      	b.n	800de26 <_strtod_l+0x326>
 800de80:	ebae 0302 	sub.w	r3, lr, r2
 800de84:	9306      	str	r3, [sp, #24]
 800de86:	9b05      	ldr	r3, [sp, #20]
 800de88:	9807      	ldr	r0, [sp, #28]
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	bf08      	it	eq
 800de8e:	4623      	moveq	r3, r4
 800de90:	2c10      	cmp	r4, #16
 800de92:	9305      	str	r3, [sp, #20]
 800de94:	46a0      	mov	r8, r4
 800de96:	bfa8      	it	ge
 800de98:	f04f 0810 	movge.w	r8, #16
 800de9c:	f7f2 fb42 	bl	8000524 <__aeabi_ui2d>
 800dea0:	2c09      	cmp	r4, #9
 800dea2:	4682      	mov	sl, r0
 800dea4:	468b      	mov	fp, r1
 800dea6:	dc13      	bgt.n	800ded0 <_strtod_l+0x3d0>
 800dea8:	9b06      	ldr	r3, [sp, #24]
 800deaa:	2b00      	cmp	r3, #0
 800deac:	f43f ae67 	beq.w	800db7e <_strtod_l+0x7e>
 800deb0:	9b06      	ldr	r3, [sp, #24]
 800deb2:	dd7a      	ble.n	800dfaa <_strtod_l+0x4aa>
 800deb4:	2b16      	cmp	r3, #22
 800deb6:	dc61      	bgt.n	800df7c <_strtod_l+0x47c>
 800deb8:	4a75      	ldr	r2, [pc, #468]	; (800e090 <_strtod_l+0x590>)
 800deba:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800debe:	e9de 0100 	ldrd	r0, r1, [lr]
 800dec2:	4652      	mov	r2, sl
 800dec4:	465b      	mov	r3, fp
 800dec6:	f7f2 fba7 	bl	8000618 <__aeabi_dmul>
 800deca:	4682      	mov	sl, r0
 800decc:	468b      	mov	fp, r1
 800dece:	e656      	b.n	800db7e <_strtod_l+0x7e>
 800ded0:	4b6f      	ldr	r3, [pc, #444]	; (800e090 <_strtod_l+0x590>)
 800ded2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ded6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800deda:	f7f2 fb9d 	bl	8000618 <__aeabi_dmul>
 800dede:	4606      	mov	r6, r0
 800dee0:	4628      	mov	r0, r5
 800dee2:	460f      	mov	r7, r1
 800dee4:	f7f2 fb1e 	bl	8000524 <__aeabi_ui2d>
 800dee8:	4602      	mov	r2, r0
 800deea:	460b      	mov	r3, r1
 800deec:	4630      	mov	r0, r6
 800deee:	4639      	mov	r1, r7
 800def0:	f7f2 f9dc 	bl	80002ac <__adddf3>
 800def4:	2c0f      	cmp	r4, #15
 800def6:	4682      	mov	sl, r0
 800def8:	468b      	mov	fp, r1
 800defa:	ddd5      	ble.n	800dea8 <_strtod_l+0x3a8>
 800defc:	9b06      	ldr	r3, [sp, #24]
 800defe:	eba4 0808 	sub.w	r8, r4, r8
 800df02:	4498      	add	r8, r3
 800df04:	f1b8 0f00 	cmp.w	r8, #0
 800df08:	f340 8096 	ble.w	800e038 <_strtod_l+0x538>
 800df0c:	f018 030f 	ands.w	r3, r8, #15
 800df10:	d00a      	beq.n	800df28 <_strtod_l+0x428>
 800df12:	495f      	ldr	r1, [pc, #380]	; (800e090 <_strtod_l+0x590>)
 800df14:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800df18:	4652      	mov	r2, sl
 800df1a:	465b      	mov	r3, fp
 800df1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800df20:	f7f2 fb7a 	bl	8000618 <__aeabi_dmul>
 800df24:	4682      	mov	sl, r0
 800df26:	468b      	mov	fp, r1
 800df28:	f038 080f 	bics.w	r8, r8, #15
 800df2c:	d073      	beq.n	800e016 <_strtod_l+0x516>
 800df2e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800df32:	dd47      	ble.n	800dfc4 <_strtod_l+0x4c4>
 800df34:	2400      	movs	r4, #0
 800df36:	46a0      	mov	r8, r4
 800df38:	9407      	str	r4, [sp, #28]
 800df3a:	9405      	str	r4, [sp, #20]
 800df3c:	2322      	movs	r3, #34	; 0x22
 800df3e:	f8df b158 	ldr.w	fp, [pc, #344]	; 800e098 <_strtod_l+0x598>
 800df42:	f8c9 3000 	str.w	r3, [r9]
 800df46:	f04f 0a00 	mov.w	sl, #0
 800df4a:	9b07      	ldr	r3, [sp, #28]
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	f43f ae16 	beq.w	800db7e <_strtod_l+0x7e>
 800df52:	991c      	ldr	r1, [sp, #112]	; 0x70
 800df54:	4648      	mov	r0, r9
 800df56:	f001 fe89 	bl	800fc6c <_Bfree>
 800df5a:	9905      	ldr	r1, [sp, #20]
 800df5c:	4648      	mov	r0, r9
 800df5e:	f001 fe85 	bl	800fc6c <_Bfree>
 800df62:	4641      	mov	r1, r8
 800df64:	4648      	mov	r0, r9
 800df66:	f001 fe81 	bl	800fc6c <_Bfree>
 800df6a:	9907      	ldr	r1, [sp, #28]
 800df6c:	4648      	mov	r0, r9
 800df6e:	f001 fe7d 	bl	800fc6c <_Bfree>
 800df72:	4621      	mov	r1, r4
 800df74:	4648      	mov	r0, r9
 800df76:	f001 fe79 	bl	800fc6c <_Bfree>
 800df7a:	e600      	b.n	800db7e <_strtod_l+0x7e>
 800df7c:	9a06      	ldr	r2, [sp, #24]
 800df7e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800df82:	4293      	cmp	r3, r2
 800df84:	dbba      	blt.n	800defc <_strtod_l+0x3fc>
 800df86:	4d42      	ldr	r5, [pc, #264]	; (800e090 <_strtod_l+0x590>)
 800df88:	f1c4 040f 	rsb	r4, r4, #15
 800df8c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800df90:	4652      	mov	r2, sl
 800df92:	465b      	mov	r3, fp
 800df94:	e9d1 0100 	ldrd	r0, r1, [r1]
 800df98:	f7f2 fb3e 	bl	8000618 <__aeabi_dmul>
 800df9c:	9b06      	ldr	r3, [sp, #24]
 800df9e:	1b1c      	subs	r4, r3, r4
 800dfa0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800dfa4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dfa8:	e78d      	b.n	800dec6 <_strtod_l+0x3c6>
 800dfaa:	f113 0f16 	cmn.w	r3, #22
 800dfae:	dba5      	blt.n	800defc <_strtod_l+0x3fc>
 800dfb0:	4a37      	ldr	r2, [pc, #220]	; (800e090 <_strtod_l+0x590>)
 800dfb2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800dfb6:	e9d2 2300 	ldrd	r2, r3, [r2]
 800dfba:	4650      	mov	r0, sl
 800dfbc:	4659      	mov	r1, fp
 800dfbe:	f7f2 fc55 	bl	800086c <__aeabi_ddiv>
 800dfc2:	e782      	b.n	800deca <_strtod_l+0x3ca>
 800dfc4:	2300      	movs	r3, #0
 800dfc6:	4e33      	ldr	r6, [pc, #204]	; (800e094 <_strtod_l+0x594>)
 800dfc8:	ea4f 1828 	mov.w	r8, r8, asr #4
 800dfcc:	4650      	mov	r0, sl
 800dfce:	4659      	mov	r1, fp
 800dfd0:	461d      	mov	r5, r3
 800dfd2:	f1b8 0f01 	cmp.w	r8, #1
 800dfd6:	dc21      	bgt.n	800e01c <_strtod_l+0x51c>
 800dfd8:	b10b      	cbz	r3, 800dfde <_strtod_l+0x4de>
 800dfda:	4682      	mov	sl, r0
 800dfdc:	468b      	mov	fp, r1
 800dfde:	4b2d      	ldr	r3, [pc, #180]	; (800e094 <_strtod_l+0x594>)
 800dfe0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800dfe4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800dfe8:	4652      	mov	r2, sl
 800dfea:	465b      	mov	r3, fp
 800dfec:	e9d5 0100 	ldrd	r0, r1, [r5]
 800dff0:	f7f2 fb12 	bl	8000618 <__aeabi_dmul>
 800dff4:	4b28      	ldr	r3, [pc, #160]	; (800e098 <_strtod_l+0x598>)
 800dff6:	460a      	mov	r2, r1
 800dff8:	400b      	ands	r3, r1
 800dffa:	4928      	ldr	r1, [pc, #160]	; (800e09c <_strtod_l+0x59c>)
 800dffc:	428b      	cmp	r3, r1
 800dffe:	4682      	mov	sl, r0
 800e000:	d898      	bhi.n	800df34 <_strtod_l+0x434>
 800e002:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800e006:	428b      	cmp	r3, r1
 800e008:	bf86      	itte	hi
 800e00a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800e0a4 <_strtod_l+0x5a4>
 800e00e:	f04f 3aff 	movhi.w	sl, #4294967295
 800e012:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800e016:	2300      	movs	r3, #0
 800e018:	9304      	str	r3, [sp, #16]
 800e01a:	e077      	b.n	800e10c <_strtod_l+0x60c>
 800e01c:	f018 0f01 	tst.w	r8, #1
 800e020:	d006      	beq.n	800e030 <_strtod_l+0x530>
 800e022:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800e026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e02a:	f7f2 faf5 	bl	8000618 <__aeabi_dmul>
 800e02e:	2301      	movs	r3, #1
 800e030:	3501      	adds	r5, #1
 800e032:	ea4f 0868 	mov.w	r8, r8, asr #1
 800e036:	e7cc      	b.n	800dfd2 <_strtod_l+0x4d2>
 800e038:	d0ed      	beq.n	800e016 <_strtod_l+0x516>
 800e03a:	f1c8 0800 	rsb	r8, r8, #0
 800e03e:	f018 020f 	ands.w	r2, r8, #15
 800e042:	d00a      	beq.n	800e05a <_strtod_l+0x55a>
 800e044:	4b12      	ldr	r3, [pc, #72]	; (800e090 <_strtod_l+0x590>)
 800e046:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e04a:	4650      	mov	r0, sl
 800e04c:	4659      	mov	r1, fp
 800e04e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e052:	f7f2 fc0b 	bl	800086c <__aeabi_ddiv>
 800e056:	4682      	mov	sl, r0
 800e058:	468b      	mov	fp, r1
 800e05a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800e05e:	d0da      	beq.n	800e016 <_strtod_l+0x516>
 800e060:	f1b8 0f1f 	cmp.w	r8, #31
 800e064:	dd20      	ble.n	800e0a8 <_strtod_l+0x5a8>
 800e066:	2400      	movs	r4, #0
 800e068:	46a0      	mov	r8, r4
 800e06a:	9407      	str	r4, [sp, #28]
 800e06c:	9405      	str	r4, [sp, #20]
 800e06e:	2322      	movs	r3, #34	; 0x22
 800e070:	f04f 0a00 	mov.w	sl, #0
 800e074:	f04f 0b00 	mov.w	fp, #0
 800e078:	f8c9 3000 	str.w	r3, [r9]
 800e07c:	e765      	b.n	800df4a <_strtod_l+0x44a>
 800e07e:	bf00      	nop
 800e080:	08013eb9 	.word	0x08013eb9
 800e084:	08013f3b 	.word	0x08013f3b
 800e088:	08013ec1 	.word	0x08013ec1
 800e08c:	08013efc 	.word	0x08013efc
 800e090:	08013f78 	.word	0x08013f78
 800e094:	08013f50 	.word	0x08013f50
 800e098:	7ff00000 	.word	0x7ff00000
 800e09c:	7ca00000 	.word	0x7ca00000
 800e0a0:	fff80000 	.word	0xfff80000
 800e0a4:	7fefffff 	.word	0x7fefffff
 800e0a8:	f018 0310 	ands.w	r3, r8, #16
 800e0ac:	bf18      	it	ne
 800e0ae:	236a      	movne	r3, #106	; 0x6a
 800e0b0:	4da0      	ldr	r5, [pc, #640]	; (800e334 <_strtod_l+0x834>)
 800e0b2:	9304      	str	r3, [sp, #16]
 800e0b4:	4650      	mov	r0, sl
 800e0b6:	4659      	mov	r1, fp
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	f1b8 0f00 	cmp.w	r8, #0
 800e0be:	f300 810a 	bgt.w	800e2d6 <_strtod_l+0x7d6>
 800e0c2:	b10b      	cbz	r3, 800e0c8 <_strtod_l+0x5c8>
 800e0c4:	4682      	mov	sl, r0
 800e0c6:	468b      	mov	fp, r1
 800e0c8:	9b04      	ldr	r3, [sp, #16]
 800e0ca:	b1bb      	cbz	r3, 800e0fc <_strtod_l+0x5fc>
 800e0cc:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800e0d0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	4659      	mov	r1, fp
 800e0d8:	dd10      	ble.n	800e0fc <_strtod_l+0x5fc>
 800e0da:	2b1f      	cmp	r3, #31
 800e0dc:	f340 8107 	ble.w	800e2ee <_strtod_l+0x7ee>
 800e0e0:	2b34      	cmp	r3, #52	; 0x34
 800e0e2:	bfde      	ittt	le
 800e0e4:	3b20      	suble	r3, #32
 800e0e6:	f04f 32ff 	movle.w	r2, #4294967295
 800e0ea:	fa02 f303 	lslle.w	r3, r2, r3
 800e0ee:	f04f 0a00 	mov.w	sl, #0
 800e0f2:	bfcc      	ite	gt
 800e0f4:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800e0f8:	ea03 0b01 	andle.w	fp, r3, r1
 800e0fc:	2200      	movs	r2, #0
 800e0fe:	2300      	movs	r3, #0
 800e100:	4650      	mov	r0, sl
 800e102:	4659      	mov	r1, fp
 800e104:	f7f2 fcf0 	bl	8000ae8 <__aeabi_dcmpeq>
 800e108:	2800      	cmp	r0, #0
 800e10a:	d1ac      	bne.n	800e066 <_strtod_l+0x566>
 800e10c:	9b07      	ldr	r3, [sp, #28]
 800e10e:	9300      	str	r3, [sp, #0]
 800e110:	9a05      	ldr	r2, [sp, #20]
 800e112:	9908      	ldr	r1, [sp, #32]
 800e114:	4623      	mov	r3, r4
 800e116:	4648      	mov	r0, r9
 800e118:	f001 fdfa 	bl	800fd10 <__s2b>
 800e11c:	9007      	str	r0, [sp, #28]
 800e11e:	2800      	cmp	r0, #0
 800e120:	f43f af08 	beq.w	800df34 <_strtod_l+0x434>
 800e124:	9a06      	ldr	r2, [sp, #24]
 800e126:	9b06      	ldr	r3, [sp, #24]
 800e128:	2a00      	cmp	r2, #0
 800e12a:	f1c3 0300 	rsb	r3, r3, #0
 800e12e:	bfa8      	it	ge
 800e130:	2300      	movge	r3, #0
 800e132:	930e      	str	r3, [sp, #56]	; 0x38
 800e134:	2400      	movs	r4, #0
 800e136:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e13a:	9316      	str	r3, [sp, #88]	; 0x58
 800e13c:	46a0      	mov	r8, r4
 800e13e:	9b07      	ldr	r3, [sp, #28]
 800e140:	4648      	mov	r0, r9
 800e142:	6859      	ldr	r1, [r3, #4]
 800e144:	f001 fd5e 	bl	800fc04 <_Balloc>
 800e148:	9005      	str	r0, [sp, #20]
 800e14a:	2800      	cmp	r0, #0
 800e14c:	f43f aef6 	beq.w	800df3c <_strtod_l+0x43c>
 800e150:	9b07      	ldr	r3, [sp, #28]
 800e152:	691a      	ldr	r2, [r3, #16]
 800e154:	3202      	adds	r2, #2
 800e156:	f103 010c 	add.w	r1, r3, #12
 800e15a:	0092      	lsls	r2, r2, #2
 800e15c:	300c      	adds	r0, #12
 800e15e:	f7fe ff53 	bl	800d008 <memcpy>
 800e162:	aa1e      	add	r2, sp, #120	; 0x78
 800e164:	a91d      	add	r1, sp, #116	; 0x74
 800e166:	ec4b ab10 	vmov	d0, sl, fp
 800e16a:	4648      	mov	r0, r9
 800e16c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800e170:	f002 f88a 	bl	8010288 <__d2b>
 800e174:	901c      	str	r0, [sp, #112]	; 0x70
 800e176:	2800      	cmp	r0, #0
 800e178:	f43f aee0 	beq.w	800df3c <_strtod_l+0x43c>
 800e17c:	2101      	movs	r1, #1
 800e17e:	4648      	mov	r0, r9
 800e180:	f001 fe52 	bl	800fe28 <__i2b>
 800e184:	4680      	mov	r8, r0
 800e186:	2800      	cmp	r0, #0
 800e188:	f43f aed8 	beq.w	800df3c <_strtod_l+0x43c>
 800e18c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800e18e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e190:	2e00      	cmp	r6, #0
 800e192:	bfab      	itete	ge
 800e194:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800e196:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800e198:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800e19a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800e19c:	bfac      	ite	ge
 800e19e:	18f7      	addge	r7, r6, r3
 800e1a0:	1b9d      	sublt	r5, r3, r6
 800e1a2:	9b04      	ldr	r3, [sp, #16]
 800e1a4:	1af6      	subs	r6, r6, r3
 800e1a6:	4416      	add	r6, r2
 800e1a8:	4b63      	ldr	r3, [pc, #396]	; (800e338 <_strtod_l+0x838>)
 800e1aa:	3e01      	subs	r6, #1
 800e1ac:	429e      	cmp	r6, r3
 800e1ae:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800e1b2:	f280 80af 	bge.w	800e314 <_strtod_l+0x814>
 800e1b6:	1b9b      	subs	r3, r3, r6
 800e1b8:	2b1f      	cmp	r3, #31
 800e1ba:	eba2 0203 	sub.w	r2, r2, r3
 800e1be:	f04f 0101 	mov.w	r1, #1
 800e1c2:	f300 809b 	bgt.w	800e2fc <_strtod_l+0x7fc>
 800e1c6:	fa01 f303 	lsl.w	r3, r1, r3
 800e1ca:	930f      	str	r3, [sp, #60]	; 0x3c
 800e1cc:	2300      	movs	r3, #0
 800e1ce:	930a      	str	r3, [sp, #40]	; 0x28
 800e1d0:	18be      	adds	r6, r7, r2
 800e1d2:	9b04      	ldr	r3, [sp, #16]
 800e1d4:	42b7      	cmp	r7, r6
 800e1d6:	4415      	add	r5, r2
 800e1d8:	441d      	add	r5, r3
 800e1da:	463b      	mov	r3, r7
 800e1dc:	bfa8      	it	ge
 800e1de:	4633      	movge	r3, r6
 800e1e0:	42ab      	cmp	r3, r5
 800e1e2:	bfa8      	it	ge
 800e1e4:	462b      	movge	r3, r5
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	bfc2      	ittt	gt
 800e1ea:	1af6      	subgt	r6, r6, r3
 800e1ec:	1aed      	subgt	r5, r5, r3
 800e1ee:	1aff      	subgt	r7, r7, r3
 800e1f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e1f2:	b1bb      	cbz	r3, 800e224 <_strtod_l+0x724>
 800e1f4:	4641      	mov	r1, r8
 800e1f6:	461a      	mov	r2, r3
 800e1f8:	4648      	mov	r0, r9
 800e1fa:	f001 feb5 	bl	800ff68 <__pow5mult>
 800e1fe:	4680      	mov	r8, r0
 800e200:	2800      	cmp	r0, #0
 800e202:	f43f ae9b 	beq.w	800df3c <_strtod_l+0x43c>
 800e206:	4601      	mov	r1, r0
 800e208:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800e20a:	4648      	mov	r0, r9
 800e20c:	f001 fe15 	bl	800fe3a <__multiply>
 800e210:	900c      	str	r0, [sp, #48]	; 0x30
 800e212:	2800      	cmp	r0, #0
 800e214:	f43f ae92 	beq.w	800df3c <_strtod_l+0x43c>
 800e218:	991c      	ldr	r1, [sp, #112]	; 0x70
 800e21a:	4648      	mov	r0, r9
 800e21c:	f001 fd26 	bl	800fc6c <_Bfree>
 800e220:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e222:	931c      	str	r3, [sp, #112]	; 0x70
 800e224:	2e00      	cmp	r6, #0
 800e226:	dc7a      	bgt.n	800e31e <_strtod_l+0x81e>
 800e228:	9b06      	ldr	r3, [sp, #24]
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	dd08      	ble.n	800e240 <_strtod_l+0x740>
 800e22e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e230:	9905      	ldr	r1, [sp, #20]
 800e232:	4648      	mov	r0, r9
 800e234:	f001 fe98 	bl	800ff68 <__pow5mult>
 800e238:	9005      	str	r0, [sp, #20]
 800e23a:	2800      	cmp	r0, #0
 800e23c:	f43f ae7e 	beq.w	800df3c <_strtod_l+0x43c>
 800e240:	2d00      	cmp	r5, #0
 800e242:	dd08      	ble.n	800e256 <_strtod_l+0x756>
 800e244:	462a      	mov	r2, r5
 800e246:	9905      	ldr	r1, [sp, #20]
 800e248:	4648      	mov	r0, r9
 800e24a:	f001 fedb 	bl	8010004 <__lshift>
 800e24e:	9005      	str	r0, [sp, #20]
 800e250:	2800      	cmp	r0, #0
 800e252:	f43f ae73 	beq.w	800df3c <_strtod_l+0x43c>
 800e256:	2f00      	cmp	r7, #0
 800e258:	dd08      	ble.n	800e26c <_strtod_l+0x76c>
 800e25a:	4641      	mov	r1, r8
 800e25c:	463a      	mov	r2, r7
 800e25e:	4648      	mov	r0, r9
 800e260:	f001 fed0 	bl	8010004 <__lshift>
 800e264:	4680      	mov	r8, r0
 800e266:	2800      	cmp	r0, #0
 800e268:	f43f ae68 	beq.w	800df3c <_strtod_l+0x43c>
 800e26c:	9a05      	ldr	r2, [sp, #20]
 800e26e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800e270:	4648      	mov	r0, r9
 800e272:	f001 ff35 	bl	80100e0 <__mdiff>
 800e276:	4604      	mov	r4, r0
 800e278:	2800      	cmp	r0, #0
 800e27a:	f43f ae5f 	beq.w	800df3c <_strtod_l+0x43c>
 800e27e:	68c3      	ldr	r3, [r0, #12]
 800e280:	930c      	str	r3, [sp, #48]	; 0x30
 800e282:	2300      	movs	r3, #0
 800e284:	60c3      	str	r3, [r0, #12]
 800e286:	4641      	mov	r1, r8
 800e288:	f001 ff10 	bl	80100ac <__mcmp>
 800e28c:	2800      	cmp	r0, #0
 800e28e:	da55      	bge.n	800e33c <_strtod_l+0x83c>
 800e290:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e292:	b9e3      	cbnz	r3, 800e2ce <_strtod_l+0x7ce>
 800e294:	f1ba 0f00 	cmp.w	sl, #0
 800e298:	d119      	bne.n	800e2ce <_strtod_l+0x7ce>
 800e29a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e29e:	b9b3      	cbnz	r3, 800e2ce <_strtod_l+0x7ce>
 800e2a0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e2a4:	0d1b      	lsrs	r3, r3, #20
 800e2a6:	051b      	lsls	r3, r3, #20
 800e2a8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800e2ac:	d90f      	bls.n	800e2ce <_strtod_l+0x7ce>
 800e2ae:	6963      	ldr	r3, [r4, #20]
 800e2b0:	b913      	cbnz	r3, 800e2b8 <_strtod_l+0x7b8>
 800e2b2:	6923      	ldr	r3, [r4, #16]
 800e2b4:	2b01      	cmp	r3, #1
 800e2b6:	dd0a      	ble.n	800e2ce <_strtod_l+0x7ce>
 800e2b8:	4621      	mov	r1, r4
 800e2ba:	2201      	movs	r2, #1
 800e2bc:	4648      	mov	r0, r9
 800e2be:	f001 fea1 	bl	8010004 <__lshift>
 800e2c2:	4641      	mov	r1, r8
 800e2c4:	4604      	mov	r4, r0
 800e2c6:	f001 fef1 	bl	80100ac <__mcmp>
 800e2ca:	2800      	cmp	r0, #0
 800e2cc:	dc67      	bgt.n	800e39e <_strtod_l+0x89e>
 800e2ce:	9b04      	ldr	r3, [sp, #16]
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d171      	bne.n	800e3b8 <_strtod_l+0x8b8>
 800e2d4:	e63d      	b.n	800df52 <_strtod_l+0x452>
 800e2d6:	f018 0f01 	tst.w	r8, #1
 800e2da:	d004      	beq.n	800e2e6 <_strtod_l+0x7e6>
 800e2dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e2e0:	f7f2 f99a 	bl	8000618 <__aeabi_dmul>
 800e2e4:	2301      	movs	r3, #1
 800e2e6:	ea4f 0868 	mov.w	r8, r8, asr #1
 800e2ea:	3508      	adds	r5, #8
 800e2ec:	e6e5      	b.n	800e0ba <_strtod_l+0x5ba>
 800e2ee:	f04f 32ff 	mov.w	r2, #4294967295
 800e2f2:	fa02 f303 	lsl.w	r3, r2, r3
 800e2f6:	ea03 0a0a 	and.w	sl, r3, sl
 800e2fa:	e6ff      	b.n	800e0fc <_strtod_l+0x5fc>
 800e2fc:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800e300:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800e304:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800e308:	36e2      	adds	r6, #226	; 0xe2
 800e30a:	fa01 f306 	lsl.w	r3, r1, r6
 800e30e:	930a      	str	r3, [sp, #40]	; 0x28
 800e310:	910f      	str	r1, [sp, #60]	; 0x3c
 800e312:	e75d      	b.n	800e1d0 <_strtod_l+0x6d0>
 800e314:	2300      	movs	r3, #0
 800e316:	930a      	str	r3, [sp, #40]	; 0x28
 800e318:	2301      	movs	r3, #1
 800e31a:	930f      	str	r3, [sp, #60]	; 0x3c
 800e31c:	e758      	b.n	800e1d0 <_strtod_l+0x6d0>
 800e31e:	4632      	mov	r2, r6
 800e320:	991c      	ldr	r1, [sp, #112]	; 0x70
 800e322:	4648      	mov	r0, r9
 800e324:	f001 fe6e 	bl	8010004 <__lshift>
 800e328:	901c      	str	r0, [sp, #112]	; 0x70
 800e32a:	2800      	cmp	r0, #0
 800e32c:	f47f af7c 	bne.w	800e228 <_strtod_l+0x728>
 800e330:	e604      	b.n	800df3c <_strtod_l+0x43c>
 800e332:	bf00      	nop
 800e334:	08013f10 	.word	0x08013f10
 800e338:	fffffc02 	.word	0xfffffc02
 800e33c:	465d      	mov	r5, fp
 800e33e:	f040 8086 	bne.w	800e44e <_strtod_l+0x94e>
 800e342:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e344:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e348:	b32a      	cbz	r2, 800e396 <_strtod_l+0x896>
 800e34a:	4aaf      	ldr	r2, [pc, #700]	; (800e608 <_strtod_l+0xb08>)
 800e34c:	4293      	cmp	r3, r2
 800e34e:	d153      	bne.n	800e3f8 <_strtod_l+0x8f8>
 800e350:	9b04      	ldr	r3, [sp, #16]
 800e352:	4650      	mov	r0, sl
 800e354:	b1d3      	cbz	r3, 800e38c <_strtod_l+0x88c>
 800e356:	4aad      	ldr	r2, [pc, #692]	; (800e60c <_strtod_l+0xb0c>)
 800e358:	402a      	ands	r2, r5
 800e35a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800e35e:	f04f 31ff 	mov.w	r1, #4294967295
 800e362:	d816      	bhi.n	800e392 <_strtod_l+0x892>
 800e364:	0d12      	lsrs	r2, r2, #20
 800e366:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800e36a:	fa01 f303 	lsl.w	r3, r1, r3
 800e36e:	4298      	cmp	r0, r3
 800e370:	d142      	bne.n	800e3f8 <_strtod_l+0x8f8>
 800e372:	4ba7      	ldr	r3, [pc, #668]	; (800e610 <_strtod_l+0xb10>)
 800e374:	429d      	cmp	r5, r3
 800e376:	d102      	bne.n	800e37e <_strtod_l+0x87e>
 800e378:	3001      	adds	r0, #1
 800e37a:	f43f addf 	beq.w	800df3c <_strtod_l+0x43c>
 800e37e:	4ba3      	ldr	r3, [pc, #652]	; (800e60c <_strtod_l+0xb0c>)
 800e380:	402b      	ands	r3, r5
 800e382:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800e386:	f04f 0a00 	mov.w	sl, #0
 800e38a:	e7a0      	b.n	800e2ce <_strtod_l+0x7ce>
 800e38c:	f04f 33ff 	mov.w	r3, #4294967295
 800e390:	e7ed      	b.n	800e36e <_strtod_l+0x86e>
 800e392:	460b      	mov	r3, r1
 800e394:	e7eb      	b.n	800e36e <_strtod_l+0x86e>
 800e396:	bb7b      	cbnz	r3, 800e3f8 <_strtod_l+0x8f8>
 800e398:	f1ba 0f00 	cmp.w	sl, #0
 800e39c:	d12c      	bne.n	800e3f8 <_strtod_l+0x8f8>
 800e39e:	9904      	ldr	r1, [sp, #16]
 800e3a0:	4a9a      	ldr	r2, [pc, #616]	; (800e60c <_strtod_l+0xb0c>)
 800e3a2:	465b      	mov	r3, fp
 800e3a4:	b1f1      	cbz	r1, 800e3e4 <_strtod_l+0x8e4>
 800e3a6:	ea02 010b 	and.w	r1, r2, fp
 800e3aa:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800e3ae:	dc19      	bgt.n	800e3e4 <_strtod_l+0x8e4>
 800e3b0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800e3b4:	f77f ae5b 	ble.w	800e06e <_strtod_l+0x56e>
 800e3b8:	4a96      	ldr	r2, [pc, #600]	; (800e614 <_strtod_l+0xb14>)
 800e3ba:	2300      	movs	r3, #0
 800e3bc:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800e3c0:	4650      	mov	r0, sl
 800e3c2:	4659      	mov	r1, fp
 800e3c4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800e3c8:	f7f2 f926 	bl	8000618 <__aeabi_dmul>
 800e3cc:	4682      	mov	sl, r0
 800e3ce:	468b      	mov	fp, r1
 800e3d0:	2900      	cmp	r1, #0
 800e3d2:	f47f adbe 	bne.w	800df52 <_strtod_l+0x452>
 800e3d6:	2800      	cmp	r0, #0
 800e3d8:	f47f adbb 	bne.w	800df52 <_strtod_l+0x452>
 800e3dc:	2322      	movs	r3, #34	; 0x22
 800e3de:	f8c9 3000 	str.w	r3, [r9]
 800e3e2:	e5b6      	b.n	800df52 <_strtod_l+0x452>
 800e3e4:	4013      	ands	r3, r2
 800e3e6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800e3ea:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e3ee:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e3f2:	f04f 3aff 	mov.w	sl, #4294967295
 800e3f6:	e76a      	b.n	800e2ce <_strtod_l+0x7ce>
 800e3f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e3fa:	b193      	cbz	r3, 800e422 <_strtod_l+0x922>
 800e3fc:	422b      	tst	r3, r5
 800e3fe:	f43f af66 	beq.w	800e2ce <_strtod_l+0x7ce>
 800e402:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e404:	9a04      	ldr	r2, [sp, #16]
 800e406:	4650      	mov	r0, sl
 800e408:	4659      	mov	r1, fp
 800e40a:	b173      	cbz	r3, 800e42a <_strtod_l+0x92a>
 800e40c:	f7ff fb5b 	bl	800dac6 <sulp>
 800e410:	4602      	mov	r2, r0
 800e412:	460b      	mov	r3, r1
 800e414:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e418:	f7f1 ff48 	bl	80002ac <__adddf3>
 800e41c:	4682      	mov	sl, r0
 800e41e:	468b      	mov	fp, r1
 800e420:	e755      	b.n	800e2ce <_strtod_l+0x7ce>
 800e422:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e424:	ea13 0f0a 	tst.w	r3, sl
 800e428:	e7e9      	b.n	800e3fe <_strtod_l+0x8fe>
 800e42a:	f7ff fb4c 	bl	800dac6 <sulp>
 800e42e:	4602      	mov	r2, r0
 800e430:	460b      	mov	r3, r1
 800e432:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e436:	f7f1 ff37 	bl	80002a8 <__aeabi_dsub>
 800e43a:	2200      	movs	r2, #0
 800e43c:	2300      	movs	r3, #0
 800e43e:	4682      	mov	sl, r0
 800e440:	468b      	mov	fp, r1
 800e442:	f7f2 fb51 	bl	8000ae8 <__aeabi_dcmpeq>
 800e446:	2800      	cmp	r0, #0
 800e448:	f47f ae11 	bne.w	800e06e <_strtod_l+0x56e>
 800e44c:	e73f      	b.n	800e2ce <_strtod_l+0x7ce>
 800e44e:	4641      	mov	r1, r8
 800e450:	4620      	mov	r0, r4
 800e452:	f001 ff68 	bl	8010326 <__ratio>
 800e456:	ec57 6b10 	vmov	r6, r7, d0
 800e45a:	2200      	movs	r2, #0
 800e45c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e460:	ee10 0a10 	vmov	r0, s0
 800e464:	4639      	mov	r1, r7
 800e466:	f7f2 fb53 	bl	8000b10 <__aeabi_dcmple>
 800e46a:	2800      	cmp	r0, #0
 800e46c:	d077      	beq.n	800e55e <_strtod_l+0xa5e>
 800e46e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e470:	2b00      	cmp	r3, #0
 800e472:	d04a      	beq.n	800e50a <_strtod_l+0xa0a>
 800e474:	4b68      	ldr	r3, [pc, #416]	; (800e618 <_strtod_l+0xb18>)
 800e476:	2200      	movs	r2, #0
 800e478:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800e47c:	4f66      	ldr	r7, [pc, #408]	; (800e618 <_strtod_l+0xb18>)
 800e47e:	2600      	movs	r6, #0
 800e480:	4b62      	ldr	r3, [pc, #392]	; (800e60c <_strtod_l+0xb0c>)
 800e482:	402b      	ands	r3, r5
 800e484:	930f      	str	r3, [sp, #60]	; 0x3c
 800e486:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e488:	4b64      	ldr	r3, [pc, #400]	; (800e61c <_strtod_l+0xb1c>)
 800e48a:	429a      	cmp	r2, r3
 800e48c:	f040 80ce 	bne.w	800e62c <_strtod_l+0xb2c>
 800e490:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e494:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e498:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800e49c:	ec4b ab10 	vmov	d0, sl, fp
 800e4a0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800e4a4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800e4a8:	f001 fe78 	bl	801019c <__ulp>
 800e4ac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e4b0:	ec53 2b10 	vmov	r2, r3, d0
 800e4b4:	f7f2 f8b0 	bl	8000618 <__aeabi_dmul>
 800e4b8:	4652      	mov	r2, sl
 800e4ba:	465b      	mov	r3, fp
 800e4bc:	f7f1 fef6 	bl	80002ac <__adddf3>
 800e4c0:	460b      	mov	r3, r1
 800e4c2:	4952      	ldr	r1, [pc, #328]	; (800e60c <_strtod_l+0xb0c>)
 800e4c4:	4a56      	ldr	r2, [pc, #344]	; (800e620 <_strtod_l+0xb20>)
 800e4c6:	4019      	ands	r1, r3
 800e4c8:	4291      	cmp	r1, r2
 800e4ca:	4682      	mov	sl, r0
 800e4cc:	d95b      	bls.n	800e586 <_strtod_l+0xa86>
 800e4ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e4d0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800e4d4:	4293      	cmp	r3, r2
 800e4d6:	d103      	bne.n	800e4e0 <_strtod_l+0x9e0>
 800e4d8:	9b08      	ldr	r3, [sp, #32]
 800e4da:	3301      	adds	r3, #1
 800e4dc:	f43f ad2e 	beq.w	800df3c <_strtod_l+0x43c>
 800e4e0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800e610 <_strtod_l+0xb10>
 800e4e4:	f04f 3aff 	mov.w	sl, #4294967295
 800e4e8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800e4ea:	4648      	mov	r0, r9
 800e4ec:	f001 fbbe 	bl	800fc6c <_Bfree>
 800e4f0:	9905      	ldr	r1, [sp, #20]
 800e4f2:	4648      	mov	r0, r9
 800e4f4:	f001 fbba 	bl	800fc6c <_Bfree>
 800e4f8:	4641      	mov	r1, r8
 800e4fa:	4648      	mov	r0, r9
 800e4fc:	f001 fbb6 	bl	800fc6c <_Bfree>
 800e500:	4621      	mov	r1, r4
 800e502:	4648      	mov	r0, r9
 800e504:	f001 fbb2 	bl	800fc6c <_Bfree>
 800e508:	e619      	b.n	800e13e <_strtod_l+0x63e>
 800e50a:	f1ba 0f00 	cmp.w	sl, #0
 800e50e:	d11a      	bne.n	800e546 <_strtod_l+0xa46>
 800e510:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e514:	b9eb      	cbnz	r3, 800e552 <_strtod_l+0xa52>
 800e516:	2200      	movs	r2, #0
 800e518:	4b3f      	ldr	r3, [pc, #252]	; (800e618 <_strtod_l+0xb18>)
 800e51a:	4630      	mov	r0, r6
 800e51c:	4639      	mov	r1, r7
 800e51e:	f7f2 faed 	bl	8000afc <__aeabi_dcmplt>
 800e522:	b9c8      	cbnz	r0, 800e558 <_strtod_l+0xa58>
 800e524:	4630      	mov	r0, r6
 800e526:	4639      	mov	r1, r7
 800e528:	2200      	movs	r2, #0
 800e52a:	4b3e      	ldr	r3, [pc, #248]	; (800e624 <_strtod_l+0xb24>)
 800e52c:	f7f2 f874 	bl	8000618 <__aeabi_dmul>
 800e530:	4606      	mov	r6, r0
 800e532:	460f      	mov	r7, r1
 800e534:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800e538:	9618      	str	r6, [sp, #96]	; 0x60
 800e53a:	9319      	str	r3, [sp, #100]	; 0x64
 800e53c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800e540:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800e544:	e79c      	b.n	800e480 <_strtod_l+0x980>
 800e546:	f1ba 0f01 	cmp.w	sl, #1
 800e54a:	d102      	bne.n	800e552 <_strtod_l+0xa52>
 800e54c:	2d00      	cmp	r5, #0
 800e54e:	f43f ad8e 	beq.w	800e06e <_strtod_l+0x56e>
 800e552:	2200      	movs	r2, #0
 800e554:	4b34      	ldr	r3, [pc, #208]	; (800e628 <_strtod_l+0xb28>)
 800e556:	e78f      	b.n	800e478 <_strtod_l+0x978>
 800e558:	2600      	movs	r6, #0
 800e55a:	4f32      	ldr	r7, [pc, #200]	; (800e624 <_strtod_l+0xb24>)
 800e55c:	e7ea      	b.n	800e534 <_strtod_l+0xa34>
 800e55e:	4b31      	ldr	r3, [pc, #196]	; (800e624 <_strtod_l+0xb24>)
 800e560:	4630      	mov	r0, r6
 800e562:	4639      	mov	r1, r7
 800e564:	2200      	movs	r2, #0
 800e566:	f7f2 f857 	bl	8000618 <__aeabi_dmul>
 800e56a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e56c:	4606      	mov	r6, r0
 800e56e:	460f      	mov	r7, r1
 800e570:	b933      	cbnz	r3, 800e580 <_strtod_l+0xa80>
 800e572:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e576:	9010      	str	r0, [sp, #64]	; 0x40
 800e578:	9311      	str	r3, [sp, #68]	; 0x44
 800e57a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e57e:	e7df      	b.n	800e540 <_strtod_l+0xa40>
 800e580:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800e584:	e7f9      	b.n	800e57a <_strtod_l+0xa7a>
 800e586:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800e58a:	9b04      	ldr	r3, [sp, #16]
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d1ab      	bne.n	800e4e8 <_strtod_l+0x9e8>
 800e590:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e594:	0d1b      	lsrs	r3, r3, #20
 800e596:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e598:	051b      	lsls	r3, r3, #20
 800e59a:	429a      	cmp	r2, r3
 800e59c:	465d      	mov	r5, fp
 800e59e:	d1a3      	bne.n	800e4e8 <_strtod_l+0x9e8>
 800e5a0:	4639      	mov	r1, r7
 800e5a2:	4630      	mov	r0, r6
 800e5a4:	f7f2 fae8 	bl	8000b78 <__aeabi_d2iz>
 800e5a8:	f7f1 ffcc 	bl	8000544 <__aeabi_i2d>
 800e5ac:	460b      	mov	r3, r1
 800e5ae:	4602      	mov	r2, r0
 800e5b0:	4639      	mov	r1, r7
 800e5b2:	4630      	mov	r0, r6
 800e5b4:	f7f1 fe78 	bl	80002a8 <__aeabi_dsub>
 800e5b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e5ba:	4606      	mov	r6, r0
 800e5bc:	460f      	mov	r7, r1
 800e5be:	b933      	cbnz	r3, 800e5ce <_strtod_l+0xace>
 800e5c0:	f1ba 0f00 	cmp.w	sl, #0
 800e5c4:	d103      	bne.n	800e5ce <_strtod_l+0xace>
 800e5c6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800e5ca:	2d00      	cmp	r5, #0
 800e5cc:	d06d      	beq.n	800e6aa <_strtod_l+0xbaa>
 800e5ce:	a30a      	add	r3, pc, #40	; (adr r3, 800e5f8 <_strtod_l+0xaf8>)
 800e5d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5d4:	4630      	mov	r0, r6
 800e5d6:	4639      	mov	r1, r7
 800e5d8:	f7f2 fa90 	bl	8000afc <__aeabi_dcmplt>
 800e5dc:	2800      	cmp	r0, #0
 800e5de:	f47f acb8 	bne.w	800df52 <_strtod_l+0x452>
 800e5e2:	a307      	add	r3, pc, #28	; (adr r3, 800e600 <_strtod_l+0xb00>)
 800e5e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5e8:	4630      	mov	r0, r6
 800e5ea:	4639      	mov	r1, r7
 800e5ec:	f7f2 faa4 	bl	8000b38 <__aeabi_dcmpgt>
 800e5f0:	2800      	cmp	r0, #0
 800e5f2:	f43f af79 	beq.w	800e4e8 <_strtod_l+0x9e8>
 800e5f6:	e4ac      	b.n	800df52 <_strtod_l+0x452>
 800e5f8:	94a03595 	.word	0x94a03595
 800e5fc:	3fdfffff 	.word	0x3fdfffff
 800e600:	35afe535 	.word	0x35afe535
 800e604:	3fe00000 	.word	0x3fe00000
 800e608:	000fffff 	.word	0x000fffff
 800e60c:	7ff00000 	.word	0x7ff00000
 800e610:	7fefffff 	.word	0x7fefffff
 800e614:	39500000 	.word	0x39500000
 800e618:	3ff00000 	.word	0x3ff00000
 800e61c:	7fe00000 	.word	0x7fe00000
 800e620:	7c9fffff 	.word	0x7c9fffff
 800e624:	3fe00000 	.word	0x3fe00000
 800e628:	bff00000 	.word	0xbff00000
 800e62c:	9b04      	ldr	r3, [sp, #16]
 800e62e:	b333      	cbz	r3, 800e67e <_strtod_l+0xb7e>
 800e630:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e632:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800e636:	d822      	bhi.n	800e67e <_strtod_l+0xb7e>
 800e638:	a327      	add	r3, pc, #156	; (adr r3, 800e6d8 <_strtod_l+0xbd8>)
 800e63a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e63e:	4630      	mov	r0, r6
 800e640:	4639      	mov	r1, r7
 800e642:	f7f2 fa65 	bl	8000b10 <__aeabi_dcmple>
 800e646:	b1a0      	cbz	r0, 800e672 <_strtod_l+0xb72>
 800e648:	4639      	mov	r1, r7
 800e64a:	4630      	mov	r0, r6
 800e64c:	f7f2 fabc 	bl	8000bc8 <__aeabi_d2uiz>
 800e650:	2800      	cmp	r0, #0
 800e652:	bf08      	it	eq
 800e654:	2001      	moveq	r0, #1
 800e656:	f7f1 ff65 	bl	8000524 <__aeabi_ui2d>
 800e65a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e65c:	4606      	mov	r6, r0
 800e65e:	460f      	mov	r7, r1
 800e660:	bb03      	cbnz	r3, 800e6a4 <_strtod_l+0xba4>
 800e662:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e666:	9012      	str	r0, [sp, #72]	; 0x48
 800e668:	9313      	str	r3, [sp, #76]	; 0x4c
 800e66a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800e66e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800e672:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e674:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e676:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800e67a:	1a9b      	subs	r3, r3, r2
 800e67c:	930b      	str	r3, [sp, #44]	; 0x2c
 800e67e:	ed9d 0b08 	vldr	d0, [sp, #32]
 800e682:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800e686:	f001 fd89 	bl	801019c <__ulp>
 800e68a:	4650      	mov	r0, sl
 800e68c:	ec53 2b10 	vmov	r2, r3, d0
 800e690:	4659      	mov	r1, fp
 800e692:	f7f1 ffc1 	bl	8000618 <__aeabi_dmul>
 800e696:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e69a:	f7f1 fe07 	bl	80002ac <__adddf3>
 800e69e:	4682      	mov	sl, r0
 800e6a0:	468b      	mov	fp, r1
 800e6a2:	e772      	b.n	800e58a <_strtod_l+0xa8a>
 800e6a4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800e6a8:	e7df      	b.n	800e66a <_strtod_l+0xb6a>
 800e6aa:	a30d      	add	r3, pc, #52	; (adr r3, 800e6e0 <_strtod_l+0xbe0>)
 800e6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6b0:	f7f2 fa24 	bl	8000afc <__aeabi_dcmplt>
 800e6b4:	e79c      	b.n	800e5f0 <_strtod_l+0xaf0>
 800e6b6:	2300      	movs	r3, #0
 800e6b8:	930d      	str	r3, [sp, #52]	; 0x34
 800e6ba:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e6bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e6be:	6013      	str	r3, [r2, #0]
 800e6c0:	f7ff ba61 	b.w	800db86 <_strtod_l+0x86>
 800e6c4:	2b65      	cmp	r3, #101	; 0x65
 800e6c6:	f04f 0200 	mov.w	r2, #0
 800e6ca:	f43f ab4e 	beq.w	800dd6a <_strtod_l+0x26a>
 800e6ce:	2101      	movs	r1, #1
 800e6d0:	4614      	mov	r4, r2
 800e6d2:	9104      	str	r1, [sp, #16]
 800e6d4:	f7ff bacb 	b.w	800dc6e <_strtod_l+0x16e>
 800e6d8:	ffc00000 	.word	0xffc00000
 800e6dc:	41dfffff 	.word	0x41dfffff
 800e6e0:	94a03595 	.word	0x94a03595
 800e6e4:	3fcfffff 	.word	0x3fcfffff

0800e6e8 <strtod>:
 800e6e8:	4b07      	ldr	r3, [pc, #28]	; (800e708 <strtod+0x20>)
 800e6ea:	4a08      	ldr	r2, [pc, #32]	; (800e70c <strtod+0x24>)
 800e6ec:	b410      	push	{r4}
 800e6ee:	681c      	ldr	r4, [r3, #0]
 800e6f0:	6a23      	ldr	r3, [r4, #32]
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	bf08      	it	eq
 800e6f6:	4613      	moveq	r3, r2
 800e6f8:	460a      	mov	r2, r1
 800e6fa:	4601      	mov	r1, r0
 800e6fc:	4620      	mov	r0, r4
 800e6fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e702:	f7ff b9fd 	b.w	800db00 <_strtod_l>
 800e706:	bf00      	nop
 800e708:	20000028 	.word	0x20000028
 800e70c:	2000008c 	.word	0x2000008c

0800e710 <strtok>:
 800e710:	4b13      	ldr	r3, [pc, #76]	; (800e760 <strtok+0x50>)
 800e712:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e716:	681d      	ldr	r5, [r3, #0]
 800e718:	6dac      	ldr	r4, [r5, #88]	; 0x58
 800e71a:	4606      	mov	r6, r0
 800e71c:	460f      	mov	r7, r1
 800e71e:	b9b4      	cbnz	r4, 800e74e <strtok+0x3e>
 800e720:	2050      	movs	r0, #80	; 0x50
 800e722:	f7fe fc69 	bl	800cff8 <malloc>
 800e726:	65a8      	str	r0, [r5, #88]	; 0x58
 800e728:	e9c0 4400 	strd	r4, r4, [r0]
 800e72c:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800e730:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800e734:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800e738:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800e73c:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800e740:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800e744:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800e748:	6184      	str	r4, [r0, #24]
 800e74a:	7704      	strb	r4, [r0, #28]
 800e74c:	6244      	str	r4, [r0, #36]	; 0x24
 800e74e:	6daa      	ldr	r2, [r5, #88]	; 0x58
 800e750:	4639      	mov	r1, r7
 800e752:	4630      	mov	r0, r6
 800e754:	2301      	movs	r3, #1
 800e756:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e75a:	f000 b803 	b.w	800e764 <__strtok_r>
 800e75e:	bf00      	nop
 800e760:	20000028 	.word	0x20000028

0800e764 <__strtok_r>:
 800e764:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e766:	b918      	cbnz	r0, 800e770 <__strtok_r+0xc>
 800e768:	6810      	ldr	r0, [r2, #0]
 800e76a:	b908      	cbnz	r0, 800e770 <__strtok_r+0xc>
 800e76c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e76e:	4620      	mov	r0, r4
 800e770:	4604      	mov	r4, r0
 800e772:	460f      	mov	r7, r1
 800e774:	f814 5b01 	ldrb.w	r5, [r4], #1
 800e778:	f817 6b01 	ldrb.w	r6, [r7], #1
 800e77c:	b91e      	cbnz	r6, 800e786 <__strtok_r+0x22>
 800e77e:	b96d      	cbnz	r5, 800e79c <__strtok_r+0x38>
 800e780:	6015      	str	r5, [r2, #0]
 800e782:	4628      	mov	r0, r5
 800e784:	e7f2      	b.n	800e76c <__strtok_r+0x8>
 800e786:	42b5      	cmp	r5, r6
 800e788:	d1f6      	bne.n	800e778 <__strtok_r+0x14>
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d1ef      	bne.n	800e76e <__strtok_r+0xa>
 800e78e:	6014      	str	r4, [r2, #0]
 800e790:	7003      	strb	r3, [r0, #0]
 800e792:	e7eb      	b.n	800e76c <__strtok_r+0x8>
 800e794:	462b      	mov	r3, r5
 800e796:	e00d      	b.n	800e7b4 <__strtok_r+0x50>
 800e798:	b926      	cbnz	r6, 800e7a4 <__strtok_r+0x40>
 800e79a:	461c      	mov	r4, r3
 800e79c:	4623      	mov	r3, r4
 800e79e:	460f      	mov	r7, r1
 800e7a0:	f813 5b01 	ldrb.w	r5, [r3], #1
 800e7a4:	f817 6b01 	ldrb.w	r6, [r7], #1
 800e7a8:	42b5      	cmp	r5, r6
 800e7aa:	d1f5      	bne.n	800e798 <__strtok_r+0x34>
 800e7ac:	2d00      	cmp	r5, #0
 800e7ae:	d0f1      	beq.n	800e794 <__strtok_r+0x30>
 800e7b0:	2100      	movs	r1, #0
 800e7b2:	7021      	strb	r1, [r4, #0]
 800e7b4:	6013      	str	r3, [r2, #0]
 800e7b6:	e7d9      	b.n	800e76c <__strtok_r+0x8>

0800e7b8 <_strtol_l.isra.0>:
 800e7b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7bc:	4680      	mov	r8, r0
 800e7be:	4689      	mov	r9, r1
 800e7c0:	4692      	mov	sl, r2
 800e7c2:	461e      	mov	r6, r3
 800e7c4:	460f      	mov	r7, r1
 800e7c6:	463d      	mov	r5, r7
 800e7c8:	9808      	ldr	r0, [sp, #32]
 800e7ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e7ce:	f001 f9f1 	bl	800fbb4 <__locale_ctype_ptr_l>
 800e7d2:	4420      	add	r0, r4
 800e7d4:	7843      	ldrb	r3, [r0, #1]
 800e7d6:	f013 0308 	ands.w	r3, r3, #8
 800e7da:	d132      	bne.n	800e842 <_strtol_l.isra.0+0x8a>
 800e7dc:	2c2d      	cmp	r4, #45	; 0x2d
 800e7de:	d132      	bne.n	800e846 <_strtol_l.isra.0+0x8e>
 800e7e0:	787c      	ldrb	r4, [r7, #1]
 800e7e2:	1cbd      	adds	r5, r7, #2
 800e7e4:	2201      	movs	r2, #1
 800e7e6:	2e00      	cmp	r6, #0
 800e7e8:	d05d      	beq.n	800e8a6 <_strtol_l.isra.0+0xee>
 800e7ea:	2e10      	cmp	r6, #16
 800e7ec:	d109      	bne.n	800e802 <_strtol_l.isra.0+0x4a>
 800e7ee:	2c30      	cmp	r4, #48	; 0x30
 800e7f0:	d107      	bne.n	800e802 <_strtol_l.isra.0+0x4a>
 800e7f2:	782b      	ldrb	r3, [r5, #0]
 800e7f4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e7f8:	2b58      	cmp	r3, #88	; 0x58
 800e7fa:	d14f      	bne.n	800e89c <_strtol_l.isra.0+0xe4>
 800e7fc:	786c      	ldrb	r4, [r5, #1]
 800e7fe:	2610      	movs	r6, #16
 800e800:	3502      	adds	r5, #2
 800e802:	2a00      	cmp	r2, #0
 800e804:	bf14      	ite	ne
 800e806:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800e80a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800e80e:	2700      	movs	r7, #0
 800e810:	fbb1 fcf6 	udiv	ip, r1, r6
 800e814:	4638      	mov	r0, r7
 800e816:	fb06 1e1c 	mls	lr, r6, ip, r1
 800e81a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800e81e:	2b09      	cmp	r3, #9
 800e820:	d817      	bhi.n	800e852 <_strtol_l.isra.0+0x9a>
 800e822:	461c      	mov	r4, r3
 800e824:	42a6      	cmp	r6, r4
 800e826:	dd23      	ble.n	800e870 <_strtol_l.isra.0+0xb8>
 800e828:	1c7b      	adds	r3, r7, #1
 800e82a:	d007      	beq.n	800e83c <_strtol_l.isra.0+0x84>
 800e82c:	4584      	cmp	ip, r0
 800e82e:	d31c      	bcc.n	800e86a <_strtol_l.isra.0+0xb2>
 800e830:	d101      	bne.n	800e836 <_strtol_l.isra.0+0x7e>
 800e832:	45a6      	cmp	lr, r4
 800e834:	db19      	blt.n	800e86a <_strtol_l.isra.0+0xb2>
 800e836:	fb00 4006 	mla	r0, r0, r6, r4
 800e83a:	2701      	movs	r7, #1
 800e83c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e840:	e7eb      	b.n	800e81a <_strtol_l.isra.0+0x62>
 800e842:	462f      	mov	r7, r5
 800e844:	e7bf      	b.n	800e7c6 <_strtol_l.isra.0+0xe>
 800e846:	2c2b      	cmp	r4, #43	; 0x2b
 800e848:	bf04      	itt	eq
 800e84a:	1cbd      	addeq	r5, r7, #2
 800e84c:	787c      	ldrbeq	r4, [r7, #1]
 800e84e:	461a      	mov	r2, r3
 800e850:	e7c9      	b.n	800e7e6 <_strtol_l.isra.0+0x2e>
 800e852:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800e856:	2b19      	cmp	r3, #25
 800e858:	d801      	bhi.n	800e85e <_strtol_l.isra.0+0xa6>
 800e85a:	3c37      	subs	r4, #55	; 0x37
 800e85c:	e7e2      	b.n	800e824 <_strtol_l.isra.0+0x6c>
 800e85e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800e862:	2b19      	cmp	r3, #25
 800e864:	d804      	bhi.n	800e870 <_strtol_l.isra.0+0xb8>
 800e866:	3c57      	subs	r4, #87	; 0x57
 800e868:	e7dc      	b.n	800e824 <_strtol_l.isra.0+0x6c>
 800e86a:	f04f 37ff 	mov.w	r7, #4294967295
 800e86e:	e7e5      	b.n	800e83c <_strtol_l.isra.0+0x84>
 800e870:	1c7b      	adds	r3, r7, #1
 800e872:	d108      	bne.n	800e886 <_strtol_l.isra.0+0xce>
 800e874:	2322      	movs	r3, #34	; 0x22
 800e876:	f8c8 3000 	str.w	r3, [r8]
 800e87a:	4608      	mov	r0, r1
 800e87c:	f1ba 0f00 	cmp.w	sl, #0
 800e880:	d107      	bne.n	800e892 <_strtol_l.isra.0+0xda>
 800e882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e886:	b102      	cbz	r2, 800e88a <_strtol_l.isra.0+0xd2>
 800e888:	4240      	negs	r0, r0
 800e88a:	f1ba 0f00 	cmp.w	sl, #0
 800e88e:	d0f8      	beq.n	800e882 <_strtol_l.isra.0+0xca>
 800e890:	b10f      	cbz	r7, 800e896 <_strtol_l.isra.0+0xde>
 800e892:	f105 39ff 	add.w	r9, r5, #4294967295
 800e896:	f8ca 9000 	str.w	r9, [sl]
 800e89a:	e7f2      	b.n	800e882 <_strtol_l.isra.0+0xca>
 800e89c:	2430      	movs	r4, #48	; 0x30
 800e89e:	2e00      	cmp	r6, #0
 800e8a0:	d1af      	bne.n	800e802 <_strtol_l.isra.0+0x4a>
 800e8a2:	2608      	movs	r6, #8
 800e8a4:	e7ad      	b.n	800e802 <_strtol_l.isra.0+0x4a>
 800e8a6:	2c30      	cmp	r4, #48	; 0x30
 800e8a8:	d0a3      	beq.n	800e7f2 <_strtol_l.isra.0+0x3a>
 800e8aa:	260a      	movs	r6, #10
 800e8ac:	e7a9      	b.n	800e802 <_strtol_l.isra.0+0x4a>
	...

0800e8b0 <strtol>:
 800e8b0:	4b08      	ldr	r3, [pc, #32]	; (800e8d4 <strtol+0x24>)
 800e8b2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e8b4:	681c      	ldr	r4, [r3, #0]
 800e8b6:	4d08      	ldr	r5, [pc, #32]	; (800e8d8 <strtol+0x28>)
 800e8b8:	6a23      	ldr	r3, [r4, #32]
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	bf08      	it	eq
 800e8be:	462b      	moveq	r3, r5
 800e8c0:	9300      	str	r3, [sp, #0]
 800e8c2:	4613      	mov	r3, r2
 800e8c4:	460a      	mov	r2, r1
 800e8c6:	4601      	mov	r1, r0
 800e8c8:	4620      	mov	r0, r4
 800e8ca:	f7ff ff75 	bl	800e7b8 <_strtol_l.isra.0>
 800e8ce:	b003      	add	sp, #12
 800e8d0:	bd30      	pop	{r4, r5, pc}
 800e8d2:	bf00      	nop
 800e8d4:	20000028 	.word	0x20000028
 800e8d8:	2000008c 	.word	0x2000008c

0800e8dc <quorem>:
 800e8dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8e0:	6903      	ldr	r3, [r0, #16]
 800e8e2:	690c      	ldr	r4, [r1, #16]
 800e8e4:	42a3      	cmp	r3, r4
 800e8e6:	4680      	mov	r8, r0
 800e8e8:	f2c0 8082 	blt.w	800e9f0 <quorem+0x114>
 800e8ec:	3c01      	subs	r4, #1
 800e8ee:	f101 0714 	add.w	r7, r1, #20
 800e8f2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800e8f6:	f100 0614 	add.w	r6, r0, #20
 800e8fa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800e8fe:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800e902:	eb06 030c 	add.w	r3, r6, ip
 800e906:	3501      	adds	r5, #1
 800e908:	eb07 090c 	add.w	r9, r7, ip
 800e90c:	9301      	str	r3, [sp, #4]
 800e90e:	fbb0 f5f5 	udiv	r5, r0, r5
 800e912:	b395      	cbz	r5, 800e97a <quorem+0x9e>
 800e914:	f04f 0a00 	mov.w	sl, #0
 800e918:	4638      	mov	r0, r7
 800e91a:	46b6      	mov	lr, r6
 800e91c:	46d3      	mov	fp, sl
 800e91e:	f850 2b04 	ldr.w	r2, [r0], #4
 800e922:	b293      	uxth	r3, r2
 800e924:	fb05 a303 	mla	r3, r5, r3, sl
 800e928:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e92c:	b29b      	uxth	r3, r3
 800e92e:	ebab 0303 	sub.w	r3, fp, r3
 800e932:	0c12      	lsrs	r2, r2, #16
 800e934:	f8de b000 	ldr.w	fp, [lr]
 800e938:	fb05 a202 	mla	r2, r5, r2, sl
 800e93c:	fa13 f38b 	uxtah	r3, r3, fp
 800e940:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800e944:	fa1f fb82 	uxth.w	fp, r2
 800e948:	f8de 2000 	ldr.w	r2, [lr]
 800e94c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800e950:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e954:	b29b      	uxth	r3, r3
 800e956:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e95a:	4581      	cmp	r9, r0
 800e95c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800e960:	f84e 3b04 	str.w	r3, [lr], #4
 800e964:	d2db      	bcs.n	800e91e <quorem+0x42>
 800e966:	f856 300c 	ldr.w	r3, [r6, ip]
 800e96a:	b933      	cbnz	r3, 800e97a <quorem+0x9e>
 800e96c:	9b01      	ldr	r3, [sp, #4]
 800e96e:	3b04      	subs	r3, #4
 800e970:	429e      	cmp	r6, r3
 800e972:	461a      	mov	r2, r3
 800e974:	d330      	bcc.n	800e9d8 <quorem+0xfc>
 800e976:	f8c8 4010 	str.w	r4, [r8, #16]
 800e97a:	4640      	mov	r0, r8
 800e97c:	f001 fb96 	bl	80100ac <__mcmp>
 800e980:	2800      	cmp	r0, #0
 800e982:	db25      	blt.n	800e9d0 <quorem+0xf4>
 800e984:	3501      	adds	r5, #1
 800e986:	4630      	mov	r0, r6
 800e988:	f04f 0c00 	mov.w	ip, #0
 800e98c:	f857 2b04 	ldr.w	r2, [r7], #4
 800e990:	f8d0 e000 	ldr.w	lr, [r0]
 800e994:	b293      	uxth	r3, r2
 800e996:	ebac 0303 	sub.w	r3, ip, r3
 800e99a:	0c12      	lsrs	r2, r2, #16
 800e99c:	fa13 f38e 	uxtah	r3, r3, lr
 800e9a0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e9a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e9a8:	b29b      	uxth	r3, r3
 800e9aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e9ae:	45b9      	cmp	r9, r7
 800e9b0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e9b4:	f840 3b04 	str.w	r3, [r0], #4
 800e9b8:	d2e8      	bcs.n	800e98c <quorem+0xb0>
 800e9ba:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800e9be:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800e9c2:	b92a      	cbnz	r2, 800e9d0 <quorem+0xf4>
 800e9c4:	3b04      	subs	r3, #4
 800e9c6:	429e      	cmp	r6, r3
 800e9c8:	461a      	mov	r2, r3
 800e9ca:	d30b      	bcc.n	800e9e4 <quorem+0x108>
 800e9cc:	f8c8 4010 	str.w	r4, [r8, #16]
 800e9d0:	4628      	mov	r0, r5
 800e9d2:	b003      	add	sp, #12
 800e9d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9d8:	6812      	ldr	r2, [r2, #0]
 800e9da:	3b04      	subs	r3, #4
 800e9dc:	2a00      	cmp	r2, #0
 800e9de:	d1ca      	bne.n	800e976 <quorem+0x9a>
 800e9e0:	3c01      	subs	r4, #1
 800e9e2:	e7c5      	b.n	800e970 <quorem+0x94>
 800e9e4:	6812      	ldr	r2, [r2, #0]
 800e9e6:	3b04      	subs	r3, #4
 800e9e8:	2a00      	cmp	r2, #0
 800e9ea:	d1ef      	bne.n	800e9cc <quorem+0xf0>
 800e9ec:	3c01      	subs	r4, #1
 800e9ee:	e7ea      	b.n	800e9c6 <quorem+0xea>
 800e9f0:	2000      	movs	r0, #0
 800e9f2:	e7ee      	b.n	800e9d2 <quorem+0xf6>
 800e9f4:	0000      	movs	r0, r0
	...

0800e9f8 <_dtoa_r>:
 800e9f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9fc:	ec57 6b10 	vmov	r6, r7, d0
 800ea00:	b097      	sub	sp, #92	; 0x5c
 800ea02:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ea04:	9106      	str	r1, [sp, #24]
 800ea06:	4604      	mov	r4, r0
 800ea08:	920b      	str	r2, [sp, #44]	; 0x2c
 800ea0a:	9312      	str	r3, [sp, #72]	; 0x48
 800ea0c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ea10:	e9cd 6700 	strd	r6, r7, [sp]
 800ea14:	b93d      	cbnz	r5, 800ea26 <_dtoa_r+0x2e>
 800ea16:	2010      	movs	r0, #16
 800ea18:	f7fe faee 	bl	800cff8 <malloc>
 800ea1c:	6260      	str	r0, [r4, #36]	; 0x24
 800ea1e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ea22:	6005      	str	r5, [r0, #0]
 800ea24:	60c5      	str	r5, [r0, #12]
 800ea26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ea28:	6819      	ldr	r1, [r3, #0]
 800ea2a:	b151      	cbz	r1, 800ea42 <_dtoa_r+0x4a>
 800ea2c:	685a      	ldr	r2, [r3, #4]
 800ea2e:	604a      	str	r2, [r1, #4]
 800ea30:	2301      	movs	r3, #1
 800ea32:	4093      	lsls	r3, r2
 800ea34:	608b      	str	r3, [r1, #8]
 800ea36:	4620      	mov	r0, r4
 800ea38:	f001 f918 	bl	800fc6c <_Bfree>
 800ea3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ea3e:	2200      	movs	r2, #0
 800ea40:	601a      	str	r2, [r3, #0]
 800ea42:	1e3b      	subs	r3, r7, #0
 800ea44:	bfbb      	ittet	lt
 800ea46:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ea4a:	9301      	strlt	r3, [sp, #4]
 800ea4c:	2300      	movge	r3, #0
 800ea4e:	2201      	movlt	r2, #1
 800ea50:	bfac      	ite	ge
 800ea52:	f8c8 3000 	strge.w	r3, [r8]
 800ea56:	f8c8 2000 	strlt.w	r2, [r8]
 800ea5a:	4baf      	ldr	r3, [pc, #700]	; (800ed18 <_dtoa_r+0x320>)
 800ea5c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ea60:	ea33 0308 	bics.w	r3, r3, r8
 800ea64:	d114      	bne.n	800ea90 <_dtoa_r+0x98>
 800ea66:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ea68:	f242 730f 	movw	r3, #9999	; 0x270f
 800ea6c:	6013      	str	r3, [r2, #0]
 800ea6e:	9b00      	ldr	r3, [sp, #0]
 800ea70:	b923      	cbnz	r3, 800ea7c <_dtoa_r+0x84>
 800ea72:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800ea76:	2800      	cmp	r0, #0
 800ea78:	f000 8542 	beq.w	800f500 <_dtoa_r+0xb08>
 800ea7c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ea7e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800ed2c <_dtoa_r+0x334>
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	f000 8544 	beq.w	800f510 <_dtoa_r+0xb18>
 800ea88:	f10b 0303 	add.w	r3, fp, #3
 800ea8c:	f000 bd3e 	b.w	800f50c <_dtoa_r+0xb14>
 800ea90:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ea94:	2200      	movs	r2, #0
 800ea96:	2300      	movs	r3, #0
 800ea98:	4630      	mov	r0, r6
 800ea9a:	4639      	mov	r1, r7
 800ea9c:	f7f2 f824 	bl	8000ae8 <__aeabi_dcmpeq>
 800eaa0:	4681      	mov	r9, r0
 800eaa2:	b168      	cbz	r0, 800eac0 <_dtoa_r+0xc8>
 800eaa4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800eaa6:	2301      	movs	r3, #1
 800eaa8:	6013      	str	r3, [r2, #0]
 800eaaa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	f000 8524 	beq.w	800f4fa <_dtoa_r+0xb02>
 800eab2:	4b9a      	ldr	r3, [pc, #616]	; (800ed1c <_dtoa_r+0x324>)
 800eab4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800eab6:	f103 3bff 	add.w	fp, r3, #4294967295
 800eaba:	6013      	str	r3, [r2, #0]
 800eabc:	f000 bd28 	b.w	800f510 <_dtoa_r+0xb18>
 800eac0:	aa14      	add	r2, sp, #80	; 0x50
 800eac2:	a915      	add	r1, sp, #84	; 0x54
 800eac4:	ec47 6b10 	vmov	d0, r6, r7
 800eac8:	4620      	mov	r0, r4
 800eaca:	f001 fbdd 	bl	8010288 <__d2b>
 800eace:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ead2:	9004      	str	r0, [sp, #16]
 800ead4:	2d00      	cmp	r5, #0
 800ead6:	d07c      	beq.n	800ebd2 <_dtoa_r+0x1da>
 800ead8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800eadc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800eae0:	46b2      	mov	sl, r6
 800eae2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800eae6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800eaea:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800eaee:	2200      	movs	r2, #0
 800eaf0:	4b8b      	ldr	r3, [pc, #556]	; (800ed20 <_dtoa_r+0x328>)
 800eaf2:	4650      	mov	r0, sl
 800eaf4:	4659      	mov	r1, fp
 800eaf6:	f7f1 fbd7 	bl	80002a8 <__aeabi_dsub>
 800eafa:	a381      	add	r3, pc, #516	; (adr r3, 800ed00 <_dtoa_r+0x308>)
 800eafc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb00:	f7f1 fd8a 	bl	8000618 <__aeabi_dmul>
 800eb04:	a380      	add	r3, pc, #512	; (adr r3, 800ed08 <_dtoa_r+0x310>)
 800eb06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb0a:	f7f1 fbcf 	bl	80002ac <__adddf3>
 800eb0e:	4606      	mov	r6, r0
 800eb10:	4628      	mov	r0, r5
 800eb12:	460f      	mov	r7, r1
 800eb14:	f7f1 fd16 	bl	8000544 <__aeabi_i2d>
 800eb18:	a37d      	add	r3, pc, #500	; (adr r3, 800ed10 <_dtoa_r+0x318>)
 800eb1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb1e:	f7f1 fd7b 	bl	8000618 <__aeabi_dmul>
 800eb22:	4602      	mov	r2, r0
 800eb24:	460b      	mov	r3, r1
 800eb26:	4630      	mov	r0, r6
 800eb28:	4639      	mov	r1, r7
 800eb2a:	f7f1 fbbf 	bl	80002ac <__adddf3>
 800eb2e:	4606      	mov	r6, r0
 800eb30:	460f      	mov	r7, r1
 800eb32:	f7f2 f821 	bl	8000b78 <__aeabi_d2iz>
 800eb36:	2200      	movs	r2, #0
 800eb38:	4682      	mov	sl, r0
 800eb3a:	2300      	movs	r3, #0
 800eb3c:	4630      	mov	r0, r6
 800eb3e:	4639      	mov	r1, r7
 800eb40:	f7f1 ffdc 	bl	8000afc <__aeabi_dcmplt>
 800eb44:	b148      	cbz	r0, 800eb5a <_dtoa_r+0x162>
 800eb46:	4650      	mov	r0, sl
 800eb48:	f7f1 fcfc 	bl	8000544 <__aeabi_i2d>
 800eb4c:	4632      	mov	r2, r6
 800eb4e:	463b      	mov	r3, r7
 800eb50:	f7f1 ffca 	bl	8000ae8 <__aeabi_dcmpeq>
 800eb54:	b908      	cbnz	r0, 800eb5a <_dtoa_r+0x162>
 800eb56:	f10a 3aff 	add.w	sl, sl, #4294967295
 800eb5a:	f1ba 0f16 	cmp.w	sl, #22
 800eb5e:	d859      	bhi.n	800ec14 <_dtoa_r+0x21c>
 800eb60:	4970      	ldr	r1, [pc, #448]	; (800ed24 <_dtoa_r+0x32c>)
 800eb62:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800eb66:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eb6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eb6e:	f7f1 ffe3 	bl	8000b38 <__aeabi_dcmpgt>
 800eb72:	2800      	cmp	r0, #0
 800eb74:	d050      	beq.n	800ec18 <_dtoa_r+0x220>
 800eb76:	f10a 3aff 	add.w	sl, sl, #4294967295
 800eb7a:	2300      	movs	r3, #0
 800eb7c:	930f      	str	r3, [sp, #60]	; 0x3c
 800eb7e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800eb80:	1b5d      	subs	r5, r3, r5
 800eb82:	f1b5 0801 	subs.w	r8, r5, #1
 800eb86:	bf49      	itett	mi
 800eb88:	f1c5 0301 	rsbmi	r3, r5, #1
 800eb8c:	2300      	movpl	r3, #0
 800eb8e:	9305      	strmi	r3, [sp, #20]
 800eb90:	f04f 0800 	movmi.w	r8, #0
 800eb94:	bf58      	it	pl
 800eb96:	9305      	strpl	r3, [sp, #20]
 800eb98:	f1ba 0f00 	cmp.w	sl, #0
 800eb9c:	db3e      	blt.n	800ec1c <_dtoa_r+0x224>
 800eb9e:	2300      	movs	r3, #0
 800eba0:	44d0      	add	r8, sl
 800eba2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800eba6:	9307      	str	r3, [sp, #28]
 800eba8:	9b06      	ldr	r3, [sp, #24]
 800ebaa:	2b09      	cmp	r3, #9
 800ebac:	f200 8090 	bhi.w	800ecd0 <_dtoa_r+0x2d8>
 800ebb0:	2b05      	cmp	r3, #5
 800ebb2:	bfc4      	itt	gt
 800ebb4:	3b04      	subgt	r3, #4
 800ebb6:	9306      	strgt	r3, [sp, #24]
 800ebb8:	9b06      	ldr	r3, [sp, #24]
 800ebba:	f1a3 0302 	sub.w	r3, r3, #2
 800ebbe:	bfcc      	ite	gt
 800ebc0:	2500      	movgt	r5, #0
 800ebc2:	2501      	movle	r5, #1
 800ebc4:	2b03      	cmp	r3, #3
 800ebc6:	f200 808f 	bhi.w	800ece8 <_dtoa_r+0x2f0>
 800ebca:	e8df f003 	tbb	[pc, r3]
 800ebce:	7f7d      	.short	0x7f7d
 800ebd0:	7131      	.short	0x7131
 800ebd2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800ebd6:	441d      	add	r5, r3
 800ebd8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800ebdc:	2820      	cmp	r0, #32
 800ebde:	dd13      	ble.n	800ec08 <_dtoa_r+0x210>
 800ebe0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800ebe4:	9b00      	ldr	r3, [sp, #0]
 800ebe6:	fa08 f800 	lsl.w	r8, r8, r0
 800ebea:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800ebee:	fa23 f000 	lsr.w	r0, r3, r0
 800ebf2:	ea48 0000 	orr.w	r0, r8, r0
 800ebf6:	f7f1 fc95 	bl	8000524 <__aeabi_ui2d>
 800ebfa:	2301      	movs	r3, #1
 800ebfc:	4682      	mov	sl, r0
 800ebfe:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800ec02:	3d01      	subs	r5, #1
 800ec04:	9313      	str	r3, [sp, #76]	; 0x4c
 800ec06:	e772      	b.n	800eaee <_dtoa_r+0xf6>
 800ec08:	9b00      	ldr	r3, [sp, #0]
 800ec0a:	f1c0 0020 	rsb	r0, r0, #32
 800ec0e:	fa03 f000 	lsl.w	r0, r3, r0
 800ec12:	e7f0      	b.n	800ebf6 <_dtoa_r+0x1fe>
 800ec14:	2301      	movs	r3, #1
 800ec16:	e7b1      	b.n	800eb7c <_dtoa_r+0x184>
 800ec18:	900f      	str	r0, [sp, #60]	; 0x3c
 800ec1a:	e7b0      	b.n	800eb7e <_dtoa_r+0x186>
 800ec1c:	9b05      	ldr	r3, [sp, #20]
 800ec1e:	eba3 030a 	sub.w	r3, r3, sl
 800ec22:	9305      	str	r3, [sp, #20]
 800ec24:	f1ca 0300 	rsb	r3, sl, #0
 800ec28:	9307      	str	r3, [sp, #28]
 800ec2a:	2300      	movs	r3, #0
 800ec2c:	930e      	str	r3, [sp, #56]	; 0x38
 800ec2e:	e7bb      	b.n	800eba8 <_dtoa_r+0x1b0>
 800ec30:	2301      	movs	r3, #1
 800ec32:	930a      	str	r3, [sp, #40]	; 0x28
 800ec34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	dd59      	ble.n	800ecee <_dtoa_r+0x2f6>
 800ec3a:	9302      	str	r3, [sp, #8]
 800ec3c:	4699      	mov	r9, r3
 800ec3e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ec40:	2200      	movs	r2, #0
 800ec42:	6072      	str	r2, [r6, #4]
 800ec44:	2204      	movs	r2, #4
 800ec46:	f102 0014 	add.w	r0, r2, #20
 800ec4a:	4298      	cmp	r0, r3
 800ec4c:	6871      	ldr	r1, [r6, #4]
 800ec4e:	d953      	bls.n	800ecf8 <_dtoa_r+0x300>
 800ec50:	4620      	mov	r0, r4
 800ec52:	f000 ffd7 	bl	800fc04 <_Balloc>
 800ec56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec58:	6030      	str	r0, [r6, #0]
 800ec5a:	f1b9 0f0e 	cmp.w	r9, #14
 800ec5e:	f8d3 b000 	ldr.w	fp, [r3]
 800ec62:	f200 80e6 	bhi.w	800ee32 <_dtoa_r+0x43a>
 800ec66:	2d00      	cmp	r5, #0
 800ec68:	f000 80e3 	beq.w	800ee32 <_dtoa_r+0x43a>
 800ec6c:	ed9d 7b00 	vldr	d7, [sp]
 800ec70:	f1ba 0f00 	cmp.w	sl, #0
 800ec74:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800ec78:	dd74      	ble.n	800ed64 <_dtoa_r+0x36c>
 800ec7a:	4a2a      	ldr	r2, [pc, #168]	; (800ed24 <_dtoa_r+0x32c>)
 800ec7c:	f00a 030f 	and.w	r3, sl, #15
 800ec80:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ec84:	ed93 7b00 	vldr	d7, [r3]
 800ec88:	ea4f 162a 	mov.w	r6, sl, asr #4
 800ec8c:	06f0      	lsls	r0, r6, #27
 800ec8e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800ec92:	d565      	bpl.n	800ed60 <_dtoa_r+0x368>
 800ec94:	4b24      	ldr	r3, [pc, #144]	; (800ed28 <_dtoa_r+0x330>)
 800ec96:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ec9a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ec9e:	f7f1 fde5 	bl	800086c <__aeabi_ddiv>
 800eca2:	e9cd 0100 	strd	r0, r1, [sp]
 800eca6:	f006 060f 	and.w	r6, r6, #15
 800ecaa:	2503      	movs	r5, #3
 800ecac:	4f1e      	ldr	r7, [pc, #120]	; (800ed28 <_dtoa_r+0x330>)
 800ecae:	e04c      	b.n	800ed4a <_dtoa_r+0x352>
 800ecb0:	2301      	movs	r3, #1
 800ecb2:	930a      	str	r3, [sp, #40]	; 0x28
 800ecb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ecb6:	4453      	add	r3, sl
 800ecb8:	f103 0901 	add.w	r9, r3, #1
 800ecbc:	9302      	str	r3, [sp, #8]
 800ecbe:	464b      	mov	r3, r9
 800ecc0:	2b01      	cmp	r3, #1
 800ecc2:	bfb8      	it	lt
 800ecc4:	2301      	movlt	r3, #1
 800ecc6:	e7ba      	b.n	800ec3e <_dtoa_r+0x246>
 800ecc8:	2300      	movs	r3, #0
 800ecca:	e7b2      	b.n	800ec32 <_dtoa_r+0x23a>
 800eccc:	2300      	movs	r3, #0
 800ecce:	e7f0      	b.n	800ecb2 <_dtoa_r+0x2ba>
 800ecd0:	2501      	movs	r5, #1
 800ecd2:	2300      	movs	r3, #0
 800ecd4:	9306      	str	r3, [sp, #24]
 800ecd6:	950a      	str	r5, [sp, #40]	; 0x28
 800ecd8:	f04f 33ff 	mov.w	r3, #4294967295
 800ecdc:	9302      	str	r3, [sp, #8]
 800ecde:	4699      	mov	r9, r3
 800ece0:	2200      	movs	r2, #0
 800ece2:	2312      	movs	r3, #18
 800ece4:	920b      	str	r2, [sp, #44]	; 0x2c
 800ece6:	e7aa      	b.n	800ec3e <_dtoa_r+0x246>
 800ece8:	2301      	movs	r3, #1
 800ecea:	930a      	str	r3, [sp, #40]	; 0x28
 800ecec:	e7f4      	b.n	800ecd8 <_dtoa_r+0x2e0>
 800ecee:	2301      	movs	r3, #1
 800ecf0:	9302      	str	r3, [sp, #8]
 800ecf2:	4699      	mov	r9, r3
 800ecf4:	461a      	mov	r2, r3
 800ecf6:	e7f5      	b.n	800ece4 <_dtoa_r+0x2ec>
 800ecf8:	3101      	adds	r1, #1
 800ecfa:	6071      	str	r1, [r6, #4]
 800ecfc:	0052      	lsls	r2, r2, #1
 800ecfe:	e7a2      	b.n	800ec46 <_dtoa_r+0x24e>
 800ed00:	636f4361 	.word	0x636f4361
 800ed04:	3fd287a7 	.word	0x3fd287a7
 800ed08:	8b60c8b3 	.word	0x8b60c8b3
 800ed0c:	3fc68a28 	.word	0x3fc68a28
 800ed10:	509f79fb 	.word	0x509f79fb
 800ed14:	3fd34413 	.word	0x3fd34413
 800ed18:	7ff00000 	.word	0x7ff00000
 800ed1c:	08013ec5 	.word	0x08013ec5
 800ed20:	3ff80000 	.word	0x3ff80000
 800ed24:	08013f78 	.word	0x08013f78
 800ed28:	08013f50 	.word	0x08013f50
 800ed2c:	08013f41 	.word	0x08013f41
 800ed30:	07f1      	lsls	r1, r6, #31
 800ed32:	d508      	bpl.n	800ed46 <_dtoa_r+0x34e>
 800ed34:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ed38:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ed3c:	f7f1 fc6c 	bl	8000618 <__aeabi_dmul>
 800ed40:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ed44:	3501      	adds	r5, #1
 800ed46:	1076      	asrs	r6, r6, #1
 800ed48:	3708      	adds	r7, #8
 800ed4a:	2e00      	cmp	r6, #0
 800ed4c:	d1f0      	bne.n	800ed30 <_dtoa_r+0x338>
 800ed4e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ed52:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ed56:	f7f1 fd89 	bl	800086c <__aeabi_ddiv>
 800ed5a:	e9cd 0100 	strd	r0, r1, [sp]
 800ed5e:	e01a      	b.n	800ed96 <_dtoa_r+0x39e>
 800ed60:	2502      	movs	r5, #2
 800ed62:	e7a3      	b.n	800ecac <_dtoa_r+0x2b4>
 800ed64:	f000 80a0 	beq.w	800eea8 <_dtoa_r+0x4b0>
 800ed68:	f1ca 0600 	rsb	r6, sl, #0
 800ed6c:	4b9f      	ldr	r3, [pc, #636]	; (800efec <_dtoa_r+0x5f4>)
 800ed6e:	4fa0      	ldr	r7, [pc, #640]	; (800eff0 <_dtoa_r+0x5f8>)
 800ed70:	f006 020f 	and.w	r2, r6, #15
 800ed74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ed78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed7c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ed80:	f7f1 fc4a 	bl	8000618 <__aeabi_dmul>
 800ed84:	e9cd 0100 	strd	r0, r1, [sp]
 800ed88:	1136      	asrs	r6, r6, #4
 800ed8a:	2300      	movs	r3, #0
 800ed8c:	2502      	movs	r5, #2
 800ed8e:	2e00      	cmp	r6, #0
 800ed90:	d17f      	bne.n	800ee92 <_dtoa_r+0x49a>
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d1e1      	bne.n	800ed5a <_dtoa_r+0x362>
 800ed96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	f000 8087 	beq.w	800eeac <_dtoa_r+0x4b4>
 800ed9e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800eda2:	2200      	movs	r2, #0
 800eda4:	4b93      	ldr	r3, [pc, #588]	; (800eff4 <_dtoa_r+0x5fc>)
 800eda6:	4630      	mov	r0, r6
 800eda8:	4639      	mov	r1, r7
 800edaa:	f7f1 fea7 	bl	8000afc <__aeabi_dcmplt>
 800edae:	2800      	cmp	r0, #0
 800edb0:	d07c      	beq.n	800eeac <_dtoa_r+0x4b4>
 800edb2:	f1b9 0f00 	cmp.w	r9, #0
 800edb6:	d079      	beq.n	800eeac <_dtoa_r+0x4b4>
 800edb8:	9b02      	ldr	r3, [sp, #8]
 800edba:	2b00      	cmp	r3, #0
 800edbc:	dd35      	ble.n	800ee2a <_dtoa_r+0x432>
 800edbe:	f10a 33ff 	add.w	r3, sl, #4294967295
 800edc2:	9308      	str	r3, [sp, #32]
 800edc4:	4639      	mov	r1, r7
 800edc6:	2200      	movs	r2, #0
 800edc8:	4b8b      	ldr	r3, [pc, #556]	; (800eff8 <_dtoa_r+0x600>)
 800edca:	4630      	mov	r0, r6
 800edcc:	f7f1 fc24 	bl	8000618 <__aeabi_dmul>
 800edd0:	e9cd 0100 	strd	r0, r1, [sp]
 800edd4:	9f02      	ldr	r7, [sp, #8]
 800edd6:	3501      	adds	r5, #1
 800edd8:	4628      	mov	r0, r5
 800edda:	f7f1 fbb3 	bl	8000544 <__aeabi_i2d>
 800edde:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ede2:	f7f1 fc19 	bl	8000618 <__aeabi_dmul>
 800ede6:	2200      	movs	r2, #0
 800ede8:	4b84      	ldr	r3, [pc, #528]	; (800effc <_dtoa_r+0x604>)
 800edea:	f7f1 fa5f 	bl	80002ac <__adddf3>
 800edee:	4605      	mov	r5, r0
 800edf0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800edf4:	2f00      	cmp	r7, #0
 800edf6:	d15d      	bne.n	800eeb4 <_dtoa_r+0x4bc>
 800edf8:	2200      	movs	r2, #0
 800edfa:	4b81      	ldr	r3, [pc, #516]	; (800f000 <_dtoa_r+0x608>)
 800edfc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ee00:	f7f1 fa52 	bl	80002a8 <__aeabi_dsub>
 800ee04:	462a      	mov	r2, r5
 800ee06:	4633      	mov	r3, r6
 800ee08:	e9cd 0100 	strd	r0, r1, [sp]
 800ee0c:	f7f1 fe94 	bl	8000b38 <__aeabi_dcmpgt>
 800ee10:	2800      	cmp	r0, #0
 800ee12:	f040 8288 	bne.w	800f326 <_dtoa_r+0x92e>
 800ee16:	462a      	mov	r2, r5
 800ee18:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ee1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ee20:	f7f1 fe6c 	bl	8000afc <__aeabi_dcmplt>
 800ee24:	2800      	cmp	r0, #0
 800ee26:	f040 827c 	bne.w	800f322 <_dtoa_r+0x92a>
 800ee2a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ee2e:	e9cd 2300 	strd	r2, r3, [sp]
 800ee32:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	f2c0 8150 	blt.w	800f0da <_dtoa_r+0x6e2>
 800ee3a:	f1ba 0f0e 	cmp.w	sl, #14
 800ee3e:	f300 814c 	bgt.w	800f0da <_dtoa_r+0x6e2>
 800ee42:	4b6a      	ldr	r3, [pc, #424]	; (800efec <_dtoa_r+0x5f4>)
 800ee44:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ee48:	ed93 7b00 	vldr	d7, [r3]
 800ee4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ee54:	f280 80d8 	bge.w	800f008 <_dtoa_r+0x610>
 800ee58:	f1b9 0f00 	cmp.w	r9, #0
 800ee5c:	f300 80d4 	bgt.w	800f008 <_dtoa_r+0x610>
 800ee60:	f040 825e 	bne.w	800f320 <_dtoa_r+0x928>
 800ee64:	2200      	movs	r2, #0
 800ee66:	4b66      	ldr	r3, [pc, #408]	; (800f000 <_dtoa_r+0x608>)
 800ee68:	ec51 0b17 	vmov	r0, r1, d7
 800ee6c:	f7f1 fbd4 	bl	8000618 <__aeabi_dmul>
 800ee70:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ee74:	f7f1 fe56 	bl	8000b24 <__aeabi_dcmpge>
 800ee78:	464f      	mov	r7, r9
 800ee7a:	464e      	mov	r6, r9
 800ee7c:	2800      	cmp	r0, #0
 800ee7e:	f040 8234 	bne.w	800f2ea <_dtoa_r+0x8f2>
 800ee82:	2331      	movs	r3, #49	; 0x31
 800ee84:	f10b 0501 	add.w	r5, fp, #1
 800ee88:	f88b 3000 	strb.w	r3, [fp]
 800ee8c:	f10a 0a01 	add.w	sl, sl, #1
 800ee90:	e22f      	b.n	800f2f2 <_dtoa_r+0x8fa>
 800ee92:	07f2      	lsls	r2, r6, #31
 800ee94:	d505      	bpl.n	800eea2 <_dtoa_r+0x4aa>
 800ee96:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ee9a:	f7f1 fbbd 	bl	8000618 <__aeabi_dmul>
 800ee9e:	3501      	adds	r5, #1
 800eea0:	2301      	movs	r3, #1
 800eea2:	1076      	asrs	r6, r6, #1
 800eea4:	3708      	adds	r7, #8
 800eea6:	e772      	b.n	800ed8e <_dtoa_r+0x396>
 800eea8:	2502      	movs	r5, #2
 800eeaa:	e774      	b.n	800ed96 <_dtoa_r+0x39e>
 800eeac:	f8cd a020 	str.w	sl, [sp, #32]
 800eeb0:	464f      	mov	r7, r9
 800eeb2:	e791      	b.n	800edd8 <_dtoa_r+0x3e0>
 800eeb4:	4b4d      	ldr	r3, [pc, #308]	; (800efec <_dtoa_r+0x5f4>)
 800eeb6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800eeba:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800eebe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d047      	beq.n	800ef54 <_dtoa_r+0x55c>
 800eec4:	4602      	mov	r2, r0
 800eec6:	460b      	mov	r3, r1
 800eec8:	2000      	movs	r0, #0
 800eeca:	494e      	ldr	r1, [pc, #312]	; (800f004 <_dtoa_r+0x60c>)
 800eecc:	f7f1 fcce 	bl	800086c <__aeabi_ddiv>
 800eed0:	462a      	mov	r2, r5
 800eed2:	4633      	mov	r3, r6
 800eed4:	f7f1 f9e8 	bl	80002a8 <__aeabi_dsub>
 800eed8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800eedc:	465d      	mov	r5, fp
 800eede:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eee2:	f7f1 fe49 	bl	8000b78 <__aeabi_d2iz>
 800eee6:	4606      	mov	r6, r0
 800eee8:	f7f1 fb2c 	bl	8000544 <__aeabi_i2d>
 800eeec:	4602      	mov	r2, r0
 800eeee:	460b      	mov	r3, r1
 800eef0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eef4:	f7f1 f9d8 	bl	80002a8 <__aeabi_dsub>
 800eef8:	3630      	adds	r6, #48	; 0x30
 800eefa:	f805 6b01 	strb.w	r6, [r5], #1
 800eefe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ef02:	e9cd 0100 	strd	r0, r1, [sp]
 800ef06:	f7f1 fdf9 	bl	8000afc <__aeabi_dcmplt>
 800ef0a:	2800      	cmp	r0, #0
 800ef0c:	d163      	bne.n	800efd6 <_dtoa_r+0x5de>
 800ef0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ef12:	2000      	movs	r0, #0
 800ef14:	4937      	ldr	r1, [pc, #220]	; (800eff4 <_dtoa_r+0x5fc>)
 800ef16:	f7f1 f9c7 	bl	80002a8 <__aeabi_dsub>
 800ef1a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ef1e:	f7f1 fded 	bl	8000afc <__aeabi_dcmplt>
 800ef22:	2800      	cmp	r0, #0
 800ef24:	f040 80b7 	bne.w	800f096 <_dtoa_r+0x69e>
 800ef28:	eba5 030b 	sub.w	r3, r5, fp
 800ef2c:	429f      	cmp	r7, r3
 800ef2e:	f77f af7c 	ble.w	800ee2a <_dtoa_r+0x432>
 800ef32:	2200      	movs	r2, #0
 800ef34:	4b30      	ldr	r3, [pc, #192]	; (800eff8 <_dtoa_r+0x600>)
 800ef36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ef3a:	f7f1 fb6d 	bl	8000618 <__aeabi_dmul>
 800ef3e:	2200      	movs	r2, #0
 800ef40:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ef44:	4b2c      	ldr	r3, [pc, #176]	; (800eff8 <_dtoa_r+0x600>)
 800ef46:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ef4a:	f7f1 fb65 	bl	8000618 <__aeabi_dmul>
 800ef4e:	e9cd 0100 	strd	r0, r1, [sp]
 800ef52:	e7c4      	b.n	800eede <_dtoa_r+0x4e6>
 800ef54:	462a      	mov	r2, r5
 800ef56:	4633      	mov	r3, r6
 800ef58:	f7f1 fb5e 	bl	8000618 <__aeabi_dmul>
 800ef5c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ef60:	eb0b 0507 	add.w	r5, fp, r7
 800ef64:	465e      	mov	r6, fp
 800ef66:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ef6a:	f7f1 fe05 	bl	8000b78 <__aeabi_d2iz>
 800ef6e:	4607      	mov	r7, r0
 800ef70:	f7f1 fae8 	bl	8000544 <__aeabi_i2d>
 800ef74:	3730      	adds	r7, #48	; 0x30
 800ef76:	4602      	mov	r2, r0
 800ef78:	460b      	mov	r3, r1
 800ef7a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ef7e:	f7f1 f993 	bl	80002a8 <__aeabi_dsub>
 800ef82:	f806 7b01 	strb.w	r7, [r6], #1
 800ef86:	42ae      	cmp	r6, r5
 800ef88:	e9cd 0100 	strd	r0, r1, [sp]
 800ef8c:	f04f 0200 	mov.w	r2, #0
 800ef90:	d126      	bne.n	800efe0 <_dtoa_r+0x5e8>
 800ef92:	4b1c      	ldr	r3, [pc, #112]	; (800f004 <_dtoa_r+0x60c>)
 800ef94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ef98:	f7f1 f988 	bl	80002ac <__adddf3>
 800ef9c:	4602      	mov	r2, r0
 800ef9e:	460b      	mov	r3, r1
 800efa0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800efa4:	f7f1 fdc8 	bl	8000b38 <__aeabi_dcmpgt>
 800efa8:	2800      	cmp	r0, #0
 800efaa:	d174      	bne.n	800f096 <_dtoa_r+0x69e>
 800efac:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800efb0:	2000      	movs	r0, #0
 800efb2:	4914      	ldr	r1, [pc, #80]	; (800f004 <_dtoa_r+0x60c>)
 800efb4:	f7f1 f978 	bl	80002a8 <__aeabi_dsub>
 800efb8:	4602      	mov	r2, r0
 800efba:	460b      	mov	r3, r1
 800efbc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800efc0:	f7f1 fd9c 	bl	8000afc <__aeabi_dcmplt>
 800efc4:	2800      	cmp	r0, #0
 800efc6:	f43f af30 	beq.w	800ee2a <_dtoa_r+0x432>
 800efca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800efce:	2b30      	cmp	r3, #48	; 0x30
 800efd0:	f105 32ff 	add.w	r2, r5, #4294967295
 800efd4:	d002      	beq.n	800efdc <_dtoa_r+0x5e4>
 800efd6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800efda:	e04a      	b.n	800f072 <_dtoa_r+0x67a>
 800efdc:	4615      	mov	r5, r2
 800efde:	e7f4      	b.n	800efca <_dtoa_r+0x5d2>
 800efe0:	4b05      	ldr	r3, [pc, #20]	; (800eff8 <_dtoa_r+0x600>)
 800efe2:	f7f1 fb19 	bl	8000618 <__aeabi_dmul>
 800efe6:	e9cd 0100 	strd	r0, r1, [sp]
 800efea:	e7bc      	b.n	800ef66 <_dtoa_r+0x56e>
 800efec:	08013f78 	.word	0x08013f78
 800eff0:	08013f50 	.word	0x08013f50
 800eff4:	3ff00000 	.word	0x3ff00000
 800eff8:	40240000 	.word	0x40240000
 800effc:	401c0000 	.word	0x401c0000
 800f000:	40140000 	.word	0x40140000
 800f004:	3fe00000 	.word	0x3fe00000
 800f008:	e9dd 6700 	ldrd	r6, r7, [sp]
 800f00c:	465d      	mov	r5, fp
 800f00e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f012:	4630      	mov	r0, r6
 800f014:	4639      	mov	r1, r7
 800f016:	f7f1 fc29 	bl	800086c <__aeabi_ddiv>
 800f01a:	f7f1 fdad 	bl	8000b78 <__aeabi_d2iz>
 800f01e:	4680      	mov	r8, r0
 800f020:	f7f1 fa90 	bl	8000544 <__aeabi_i2d>
 800f024:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f028:	f7f1 faf6 	bl	8000618 <__aeabi_dmul>
 800f02c:	4602      	mov	r2, r0
 800f02e:	460b      	mov	r3, r1
 800f030:	4630      	mov	r0, r6
 800f032:	4639      	mov	r1, r7
 800f034:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800f038:	f7f1 f936 	bl	80002a8 <__aeabi_dsub>
 800f03c:	f805 6b01 	strb.w	r6, [r5], #1
 800f040:	eba5 060b 	sub.w	r6, r5, fp
 800f044:	45b1      	cmp	r9, r6
 800f046:	4602      	mov	r2, r0
 800f048:	460b      	mov	r3, r1
 800f04a:	d139      	bne.n	800f0c0 <_dtoa_r+0x6c8>
 800f04c:	f7f1 f92e 	bl	80002ac <__adddf3>
 800f050:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f054:	4606      	mov	r6, r0
 800f056:	460f      	mov	r7, r1
 800f058:	f7f1 fd6e 	bl	8000b38 <__aeabi_dcmpgt>
 800f05c:	b9c8      	cbnz	r0, 800f092 <_dtoa_r+0x69a>
 800f05e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f062:	4630      	mov	r0, r6
 800f064:	4639      	mov	r1, r7
 800f066:	f7f1 fd3f 	bl	8000ae8 <__aeabi_dcmpeq>
 800f06a:	b110      	cbz	r0, 800f072 <_dtoa_r+0x67a>
 800f06c:	f018 0f01 	tst.w	r8, #1
 800f070:	d10f      	bne.n	800f092 <_dtoa_r+0x69a>
 800f072:	9904      	ldr	r1, [sp, #16]
 800f074:	4620      	mov	r0, r4
 800f076:	f000 fdf9 	bl	800fc6c <_Bfree>
 800f07a:	2300      	movs	r3, #0
 800f07c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f07e:	702b      	strb	r3, [r5, #0]
 800f080:	f10a 0301 	add.w	r3, sl, #1
 800f084:	6013      	str	r3, [r2, #0]
 800f086:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f088:	2b00      	cmp	r3, #0
 800f08a:	f000 8241 	beq.w	800f510 <_dtoa_r+0xb18>
 800f08e:	601d      	str	r5, [r3, #0]
 800f090:	e23e      	b.n	800f510 <_dtoa_r+0xb18>
 800f092:	f8cd a020 	str.w	sl, [sp, #32]
 800f096:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f09a:	2a39      	cmp	r2, #57	; 0x39
 800f09c:	f105 33ff 	add.w	r3, r5, #4294967295
 800f0a0:	d108      	bne.n	800f0b4 <_dtoa_r+0x6bc>
 800f0a2:	459b      	cmp	fp, r3
 800f0a4:	d10a      	bne.n	800f0bc <_dtoa_r+0x6c4>
 800f0a6:	9b08      	ldr	r3, [sp, #32]
 800f0a8:	3301      	adds	r3, #1
 800f0aa:	9308      	str	r3, [sp, #32]
 800f0ac:	2330      	movs	r3, #48	; 0x30
 800f0ae:	f88b 3000 	strb.w	r3, [fp]
 800f0b2:	465b      	mov	r3, fp
 800f0b4:	781a      	ldrb	r2, [r3, #0]
 800f0b6:	3201      	adds	r2, #1
 800f0b8:	701a      	strb	r2, [r3, #0]
 800f0ba:	e78c      	b.n	800efd6 <_dtoa_r+0x5de>
 800f0bc:	461d      	mov	r5, r3
 800f0be:	e7ea      	b.n	800f096 <_dtoa_r+0x69e>
 800f0c0:	2200      	movs	r2, #0
 800f0c2:	4b9b      	ldr	r3, [pc, #620]	; (800f330 <_dtoa_r+0x938>)
 800f0c4:	f7f1 faa8 	bl	8000618 <__aeabi_dmul>
 800f0c8:	2200      	movs	r2, #0
 800f0ca:	2300      	movs	r3, #0
 800f0cc:	4606      	mov	r6, r0
 800f0ce:	460f      	mov	r7, r1
 800f0d0:	f7f1 fd0a 	bl	8000ae8 <__aeabi_dcmpeq>
 800f0d4:	2800      	cmp	r0, #0
 800f0d6:	d09a      	beq.n	800f00e <_dtoa_r+0x616>
 800f0d8:	e7cb      	b.n	800f072 <_dtoa_r+0x67a>
 800f0da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f0dc:	2a00      	cmp	r2, #0
 800f0de:	f000 808b 	beq.w	800f1f8 <_dtoa_r+0x800>
 800f0e2:	9a06      	ldr	r2, [sp, #24]
 800f0e4:	2a01      	cmp	r2, #1
 800f0e6:	dc6e      	bgt.n	800f1c6 <_dtoa_r+0x7ce>
 800f0e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f0ea:	2a00      	cmp	r2, #0
 800f0ec:	d067      	beq.n	800f1be <_dtoa_r+0x7c6>
 800f0ee:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f0f2:	9f07      	ldr	r7, [sp, #28]
 800f0f4:	9d05      	ldr	r5, [sp, #20]
 800f0f6:	9a05      	ldr	r2, [sp, #20]
 800f0f8:	2101      	movs	r1, #1
 800f0fa:	441a      	add	r2, r3
 800f0fc:	4620      	mov	r0, r4
 800f0fe:	9205      	str	r2, [sp, #20]
 800f100:	4498      	add	r8, r3
 800f102:	f000 fe91 	bl	800fe28 <__i2b>
 800f106:	4606      	mov	r6, r0
 800f108:	2d00      	cmp	r5, #0
 800f10a:	dd0c      	ble.n	800f126 <_dtoa_r+0x72e>
 800f10c:	f1b8 0f00 	cmp.w	r8, #0
 800f110:	dd09      	ble.n	800f126 <_dtoa_r+0x72e>
 800f112:	4545      	cmp	r5, r8
 800f114:	9a05      	ldr	r2, [sp, #20]
 800f116:	462b      	mov	r3, r5
 800f118:	bfa8      	it	ge
 800f11a:	4643      	movge	r3, r8
 800f11c:	1ad2      	subs	r2, r2, r3
 800f11e:	9205      	str	r2, [sp, #20]
 800f120:	1aed      	subs	r5, r5, r3
 800f122:	eba8 0803 	sub.w	r8, r8, r3
 800f126:	9b07      	ldr	r3, [sp, #28]
 800f128:	b1eb      	cbz	r3, 800f166 <_dtoa_r+0x76e>
 800f12a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d067      	beq.n	800f200 <_dtoa_r+0x808>
 800f130:	b18f      	cbz	r7, 800f156 <_dtoa_r+0x75e>
 800f132:	4631      	mov	r1, r6
 800f134:	463a      	mov	r2, r7
 800f136:	4620      	mov	r0, r4
 800f138:	f000 ff16 	bl	800ff68 <__pow5mult>
 800f13c:	9a04      	ldr	r2, [sp, #16]
 800f13e:	4601      	mov	r1, r0
 800f140:	4606      	mov	r6, r0
 800f142:	4620      	mov	r0, r4
 800f144:	f000 fe79 	bl	800fe3a <__multiply>
 800f148:	9904      	ldr	r1, [sp, #16]
 800f14a:	9008      	str	r0, [sp, #32]
 800f14c:	4620      	mov	r0, r4
 800f14e:	f000 fd8d 	bl	800fc6c <_Bfree>
 800f152:	9b08      	ldr	r3, [sp, #32]
 800f154:	9304      	str	r3, [sp, #16]
 800f156:	9b07      	ldr	r3, [sp, #28]
 800f158:	1bda      	subs	r2, r3, r7
 800f15a:	d004      	beq.n	800f166 <_dtoa_r+0x76e>
 800f15c:	9904      	ldr	r1, [sp, #16]
 800f15e:	4620      	mov	r0, r4
 800f160:	f000 ff02 	bl	800ff68 <__pow5mult>
 800f164:	9004      	str	r0, [sp, #16]
 800f166:	2101      	movs	r1, #1
 800f168:	4620      	mov	r0, r4
 800f16a:	f000 fe5d 	bl	800fe28 <__i2b>
 800f16e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f170:	4607      	mov	r7, r0
 800f172:	2b00      	cmp	r3, #0
 800f174:	f000 81d0 	beq.w	800f518 <_dtoa_r+0xb20>
 800f178:	461a      	mov	r2, r3
 800f17a:	4601      	mov	r1, r0
 800f17c:	4620      	mov	r0, r4
 800f17e:	f000 fef3 	bl	800ff68 <__pow5mult>
 800f182:	9b06      	ldr	r3, [sp, #24]
 800f184:	2b01      	cmp	r3, #1
 800f186:	4607      	mov	r7, r0
 800f188:	dc40      	bgt.n	800f20c <_dtoa_r+0x814>
 800f18a:	9b00      	ldr	r3, [sp, #0]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d139      	bne.n	800f204 <_dtoa_r+0x80c>
 800f190:	9b01      	ldr	r3, [sp, #4]
 800f192:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f196:	2b00      	cmp	r3, #0
 800f198:	d136      	bne.n	800f208 <_dtoa_r+0x810>
 800f19a:	9b01      	ldr	r3, [sp, #4]
 800f19c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f1a0:	0d1b      	lsrs	r3, r3, #20
 800f1a2:	051b      	lsls	r3, r3, #20
 800f1a4:	b12b      	cbz	r3, 800f1b2 <_dtoa_r+0x7ba>
 800f1a6:	9b05      	ldr	r3, [sp, #20]
 800f1a8:	3301      	adds	r3, #1
 800f1aa:	9305      	str	r3, [sp, #20]
 800f1ac:	f108 0801 	add.w	r8, r8, #1
 800f1b0:	2301      	movs	r3, #1
 800f1b2:	9307      	str	r3, [sp, #28]
 800f1b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d12a      	bne.n	800f210 <_dtoa_r+0x818>
 800f1ba:	2001      	movs	r0, #1
 800f1bc:	e030      	b.n	800f220 <_dtoa_r+0x828>
 800f1be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f1c0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f1c4:	e795      	b.n	800f0f2 <_dtoa_r+0x6fa>
 800f1c6:	9b07      	ldr	r3, [sp, #28]
 800f1c8:	f109 37ff 	add.w	r7, r9, #4294967295
 800f1cc:	42bb      	cmp	r3, r7
 800f1ce:	bfbf      	itttt	lt
 800f1d0:	9b07      	ldrlt	r3, [sp, #28]
 800f1d2:	9707      	strlt	r7, [sp, #28]
 800f1d4:	1afa      	sublt	r2, r7, r3
 800f1d6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800f1d8:	bfbb      	ittet	lt
 800f1da:	189b      	addlt	r3, r3, r2
 800f1dc:	930e      	strlt	r3, [sp, #56]	; 0x38
 800f1de:	1bdf      	subge	r7, r3, r7
 800f1e0:	2700      	movlt	r7, #0
 800f1e2:	f1b9 0f00 	cmp.w	r9, #0
 800f1e6:	bfb5      	itete	lt
 800f1e8:	9b05      	ldrlt	r3, [sp, #20]
 800f1ea:	9d05      	ldrge	r5, [sp, #20]
 800f1ec:	eba3 0509 	sublt.w	r5, r3, r9
 800f1f0:	464b      	movge	r3, r9
 800f1f2:	bfb8      	it	lt
 800f1f4:	2300      	movlt	r3, #0
 800f1f6:	e77e      	b.n	800f0f6 <_dtoa_r+0x6fe>
 800f1f8:	9f07      	ldr	r7, [sp, #28]
 800f1fa:	9d05      	ldr	r5, [sp, #20]
 800f1fc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800f1fe:	e783      	b.n	800f108 <_dtoa_r+0x710>
 800f200:	9a07      	ldr	r2, [sp, #28]
 800f202:	e7ab      	b.n	800f15c <_dtoa_r+0x764>
 800f204:	2300      	movs	r3, #0
 800f206:	e7d4      	b.n	800f1b2 <_dtoa_r+0x7ba>
 800f208:	9b00      	ldr	r3, [sp, #0]
 800f20a:	e7d2      	b.n	800f1b2 <_dtoa_r+0x7ba>
 800f20c:	2300      	movs	r3, #0
 800f20e:	9307      	str	r3, [sp, #28]
 800f210:	693b      	ldr	r3, [r7, #16]
 800f212:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800f216:	6918      	ldr	r0, [r3, #16]
 800f218:	f000 fdb8 	bl	800fd8c <__hi0bits>
 800f21c:	f1c0 0020 	rsb	r0, r0, #32
 800f220:	4440      	add	r0, r8
 800f222:	f010 001f 	ands.w	r0, r0, #31
 800f226:	d047      	beq.n	800f2b8 <_dtoa_r+0x8c0>
 800f228:	f1c0 0320 	rsb	r3, r0, #32
 800f22c:	2b04      	cmp	r3, #4
 800f22e:	dd3b      	ble.n	800f2a8 <_dtoa_r+0x8b0>
 800f230:	9b05      	ldr	r3, [sp, #20]
 800f232:	f1c0 001c 	rsb	r0, r0, #28
 800f236:	4403      	add	r3, r0
 800f238:	9305      	str	r3, [sp, #20]
 800f23a:	4405      	add	r5, r0
 800f23c:	4480      	add	r8, r0
 800f23e:	9b05      	ldr	r3, [sp, #20]
 800f240:	2b00      	cmp	r3, #0
 800f242:	dd05      	ble.n	800f250 <_dtoa_r+0x858>
 800f244:	461a      	mov	r2, r3
 800f246:	9904      	ldr	r1, [sp, #16]
 800f248:	4620      	mov	r0, r4
 800f24a:	f000 fedb 	bl	8010004 <__lshift>
 800f24e:	9004      	str	r0, [sp, #16]
 800f250:	f1b8 0f00 	cmp.w	r8, #0
 800f254:	dd05      	ble.n	800f262 <_dtoa_r+0x86a>
 800f256:	4639      	mov	r1, r7
 800f258:	4642      	mov	r2, r8
 800f25a:	4620      	mov	r0, r4
 800f25c:	f000 fed2 	bl	8010004 <__lshift>
 800f260:	4607      	mov	r7, r0
 800f262:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f264:	b353      	cbz	r3, 800f2bc <_dtoa_r+0x8c4>
 800f266:	4639      	mov	r1, r7
 800f268:	9804      	ldr	r0, [sp, #16]
 800f26a:	f000 ff1f 	bl	80100ac <__mcmp>
 800f26e:	2800      	cmp	r0, #0
 800f270:	da24      	bge.n	800f2bc <_dtoa_r+0x8c4>
 800f272:	2300      	movs	r3, #0
 800f274:	220a      	movs	r2, #10
 800f276:	9904      	ldr	r1, [sp, #16]
 800f278:	4620      	mov	r0, r4
 800f27a:	f000 fd0e 	bl	800fc9a <__multadd>
 800f27e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f280:	9004      	str	r0, [sp, #16]
 800f282:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f286:	2b00      	cmp	r3, #0
 800f288:	f000 814d 	beq.w	800f526 <_dtoa_r+0xb2e>
 800f28c:	2300      	movs	r3, #0
 800f28e:	4631      	mov	r1, r6
 800f290:	220a      	movs	r2, #10
 800f292:	4620      	mov	r0, r4
 800f294:	f000 fd01 	bl	800fc9a <__multadd>
 800f298:	9b02      	ldr	r3, [sp, #8]
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	4606      	mov	r6, r0
 800f29e:	dc4f      	bgt.n	800f340 <_dtoa_r+0x948>
 800f2a0:	9b06      	ldr	r3, [sp, #24]
 800f2a2:	2b02      	cmp	r3, #2
 800f2a4:	dd4c      	ble.n	800f340 <_dtoa_r+0x948>
 800f2a6:	e011      	b.n	800f2cc <_dtoa_r+0x8d4>
 800f2a8:	d0c9      	beq.n	800f23e <_dtoa_r+0x846>
 800f2aa:	9a05      	ldr	r2, [sp, #20]
 800f2ac:	331c      	adds	r3, #28
 800f2ae:	441a      	add	r2, r3
 800f2b0:	9205      	str	r2, [sp, #20]
 800f2b2:	441d      	add	r5, r3
 800f2b4:	4498      	add	r8, r3
 800f2b6:	e7c2      	b.n	800f23e <_dtoa_r+0x846>
 800f2b8:	4603      	mov	r3, r0
 800f2ba:	e7f6      	b.n	800f2aa <_dtoa_r+0x8b2>
 800f2bc:	f1b9 0f00 	cmp.w	r9, #0
 800f2c0:	dc38      	bgt.n	800f334 <_dtoa_r+0x93c>
 800f2c2:	9b06      	ldr	r3, [sp, #24]
 800f2c4:	2b02      	cmp	r3, #2
 800f2c6:	dd35      	ble.n	800f334 <_dtoa_r+0x93c>
 800f2c8:	f8cd 9008 	str.w	r9, [sp, #8]
 800f2cc:	9b02      	ldr	r3, [sp, #8]
 800f2ce:	b963      	cbnz	r3, 800f2ea <_dtoa_r+0x8f2>
 800f2d0:	4639      	mov	r1, r7
 800f2d2:	2205      	movs	r2, #5
 800f2d4:	4620      	mov	r0, r4
 800f2d6:	f000 fce0 	bl	800fc9a <__multadd>
 800f2da:	4601      	mov	r1, r0
 800f2dc:	4607      	mov	r7, r0
 800f2de:	9804      	ldr	r0, [sp, #16]
 800f2e0:	f000 fee4 	bl	80100ac <__mcmp>
 800f2e4:	2800      	cmp	r0, #0
 800f2e6:	f73f adcc 	bgt.w	800ee82 <_dtoa_r+0x48a>
 800f2ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f2ec:	465d      	mov	r5, fp
 800f2ee:	ea6f 0a03 	mvn.w	sl, r3
 800f2f2:	f04f 0900 	mov.w	r9, #0
 800f2f6:	4639      	mov	r1, r7
 800f2f8:	4620      	mov	r0, r4
 800f2fa:	f000 fcb7 	bl	800fc6c <_Bfree>
 800f2fe:	2e00      	cmp	r6, #0
 800f300:	f43f aeb7 	beq.w	800f072 <_dtoa_r+0x67a>
 800f304:	f1b9 0f00 	cmp.w	r9, #0
 800f308:	d005      	beq.n	800f316 <_dtoa_r+0x91e>
 800f30a:	45b1      	cmp	r9, r6
 800f30c:	d003      	beq.n	800f316 <_dtoa_r+0x91e>
 800f30e:	4649      	mov	r1, r9
 800f310:	4620      	mov	r0, r4
 800f312:	f000 fcab 	bl	800fc6c <_Bfree>
 800f316:	4631      	mov	r1, r6
 800f318:	4620      	mov	r0, r4
 800f31a:	f000 fca7 	bl	800fc6c <_Bfree>
 800f31e:	e6a8      	b.n	800f072 <_dtoa_r+0x67a>
 800f320:	2700      	movs	r7, #0
 800f322:	463e      	mov	r6, r7
 800f324:	e7e1      	b.n	800f2ea <_dtoa_r+0x8f2>
 800f326:	f8dd a020 	ldr.w	sl, [sp, #32]
 800f32a:	463e      	mov	r6, r7
 800f32c:	e5a9      	b.n	800ee82 <_dtoa_r+0x48a>
 800f32e:	bf00      	nop
 800f330:	40240000 	.word	0x40240000
 800f334:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f336:	f8cd 9008 	str.w	r9, [sp, #8]
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	f000 80fa 	beq.w	800f534 <_dtoa_r+0xb3c>
 800f340:	2d00      	cmp	r5, #0
 800f342:	dd05      	ble.n	800f350 <_dtoa_r+0x958>
 800f344:	4631      	mov	r1, r6
 800f346:	462a      	mov	r2, r5
 800f348:	4620      	mov	r0, r4
 800f34a:	f000 fe5b 	bl	8010004 <__lshift>
 800f34e:	4606      	mov	r6, r0
 800f350:	9b07      	ldr	r3, [sp, #28]
 800f352:	2b00      	cmp	r3, #0
 800f354:	d04c      	beq.n	800f3f0 <_dtoa_r+0x9f8>
 800f356:	6871      	ldr	r1, [r6, #4]
 800f358:	4620      	mov	r0, r4
 800f35a:	f000 fc53 	bl	800fc04 <_Balloc>
 800f35e:	6932      	ldr	r2, [r6, #16]
 800f360:	3202      	adds	r2, #2
 800f362:	4605      	mov	r5, r0
 800f364:	0092      	lsls	r2, r2, #2
 800f366:	f106 010c 	add.w	r1, r6, #12
 800f36a:	300c      	adds	r0, #12
 800f36c:	f7fd fe4c 	bl	800d008 <memcpy>
 800f370:	2201      	movs	r2, #1
 800f372:	4629      	mov	r1, r5
 800f374:	4620      	mov	r0, r4
 800f376:	f000 fe45 	bl	8010004 <__lshift>
 800f37a:	9b00      	ldr	r3, [sp, #0]
 800f37c:	f8cd b014 	str.w	fp, [sp, #20]
 800f380:	f003 0301 	and.w	r3, r3, #1
 800f384:	46b1      	mov	r9, r6
 800f386:	9307      	str	r3, [sp, #28]
 800f388:	4606      	mov	r6, r0
 800f38a:	4639      	mov	r1, r7
 800f38c:	9804      	ldr	r0, [sp, #16]
 800f38e:	f7ff faa5 	bl	800e8dc <quorem>
 800f392:	4649      	mov	r1, r9
 800f394:	4605      	mov	r5, r0
 800f396:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800f39a:	9804      	ldr	r0, [sp, #16]
 800f39c:	f000 fe86 	bl	80100ac <__mcmp>
 800f3a0:	4632      	mov	r2, r6
 800f3a2:	9000      	str	r0, [sp, #0]
 800f3a4:	4639      	mov	r1, r7
 800f3a6:	4620      	mov	r0, r4
 800f3a8:	f000 fe9a 	bl	80100e0 <__mdiff>
 800f3ac:	68c3      	ldr	r3, [r0, #12]
 800f3ae:	4602      	mov	r2, r0
 800f3b0:	bb03      	cbnz	r3, 800f3f4 <_dtoa_r+0x9fc>
 800f3b2:	4601      	mov	r1, r0
 800f3b4:	9008      	str	r0, [sp, #32]
 800f3b6:	9804      	ldr	r0, [sp, #16]
 800f3b8:	f000 fe78 	bl	80100ac <__mcmp>
 800f3bc:	9a08      	ldr	r2, [sp, #32]
 800f3be:	4603      	mov	r3, r0
 800f3c0:	4611      	mov	r1, r2
 800f3c2:	4620      	mov	r0, r4
 800f3c4:	9308      	str	r3, [sp, #32]
 800f3c6:	f000 fc51 	bl	800fc6c <_Bfree>
 800f3ca:	9b08      	ldr	r3, [sp, #32]
 800f3cc:	b9a3      	cbnz	r3, 800f3f8 <_dtoa_r+0xa00>
 800f3ce:	9a06      	ldr	r2, [sp, #24]
 800f3d0:	b992      	cbnz	r2, 800f3f8 <_dtoa_r+0xa00>
 800f3d2:	9a07      	ldr	r2, [sp, #28]
 800f3d4:	b982      	cbnz	r2, 800f3f8 <_dtoa_r+0xa00>
 800f3d6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800f3da:	d029      	beq.n	800f430 <_dtoa_r+0xa38>
 800f3dc:	9b00      	ldr	r3, [sp, #0]
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	dd01      	ble.n	800f3e6 <_dtoa_r+0x9ee>
 800f3e2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800f3e6:	9b05      	ldr	r3, [sp, #20]
 800f3e8:	1c5d      	adds	r5, r3, #1
 800f3ea:	f883 8000 	strb.w	r8, [r3]
 800f3ee:	e782      	b.n	800f2f6 <_dtoa_r+0x8fe>
 800f3f0:	4630      	mov	r0, r6
 800f3f2:	e7c2      	b.n	800f37a <_dtoa_r+0x982>
 800f3f4:	2301      	movs	r3, #1
 800f3f6:	e7e3      	b.n	800f3c0 <_dtoa_r+0x9c8>
 800f3f8:	9a00      	ldr	r2, [sp, #0]
 800f3fa:	2a00      	cmp	r2, #0
 800f3fc:	db04      	blt.n	800f408 <_dtoa_r+0xa10>
 800f3fe:	d125      	bne.n	800f44c <_dtoa_r+0xa54>
 800f400:	9a06      	ldr	r2, [sp, #24]
 800f402:	bb1a      	cbnz	r2, 800f44c <_dtoa_r+0xa54>
 800f404:	9a07      	ldr	r2, [sp, #28]
 800f406:	bb0a      	cbnz	r2, 800f44c <_dtoa_r+0xa54>
 800f408:	2b00      	cmp	r3, #0
 800f40a:	ddec      	ble.n	800f3e6 <_dtoa_r+0x9ee>
 800f40c:	2201      	movs	r2, #1
 800f40e:	9904      	ldr	r1, [sp, #16]
 800f410:	4620      	mov	r0, r4
 800f412:	f000 fdf7 	bl	8010004 <__lshift>
 800f416:	4639      	mov	r1, r7
 800f418:	9004      	str	r0, [sp, #16]
 800f41a:	f000 fe47 	bl	80100ac <__mcmp>
 800f41e:	2800      	cmp	r0, #0
 800f420:	dc03      	bgt.n	800f42a <_dtoa_r+0xa32>
 800f422:	d1e0      	bne.n	800f3e6 <_dtoa_r+0x9ee>
 800f424:	f018 0f01 	tst.w	r8, #1
 800f428:	d0dd      	beq.n	800f3e6 <_dtoa_r+0x9ee>
 800f42a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800f42e:	d1d8      	bne.n	800f3e2 <_dtoa_r+0x9ea>
 800f430:	9b05      	ldr	r3, [sp, #20]
 800f432:	9a05      	ldr	r2, [sp, #20]
 800f434:	1c5d      	adds	r5, r3, #1
 800f436:	2339      	movs	r3, #57	; 0x39
 800f438:	7013      	strb	r3, [r2, #0]
 800f43a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f43e:	2b39      	cmp	r3, #57	; 0x39
 800f440:	f105 32ff 	add.w	r2, r5, #4294967295
 800f444:	d04f      	beq.n	800f4e6 <_dtoa_r+0xaee>
 800f446:	3301      	adds	r3, #1
 800f448:	7013      	strb	r3, [r2, #0]
 800f44a:	e754      	b.n	800f2f6 <_dtoa_r+0x8fe>
 800f44c:	9a05      	ldr	r2, [sp, #20]
 800f44e:	2b00      	cmp	r3, #0
 800f450:	f102 0501 	add.w	r5, r2, #1
 800f454:	dd06      	ble.n	800f464 <_dtoa_r+0xa6c>
 800f456:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800f45a:	d0e9      	beq.n	800f430 <_dtoa_r+0xa38>
 800f45c:	f108 0801 	add.w	r8, r8, #1
 800f460:	9b05      	ldr	r3, [sp, #20]
 800f462:	e7c2      	b.n	800f3ea <_dtoa_r+0x9f2>
 800f464:	9a02      	ldr	r2, [sp, #8]
 800f466:	f805 8c01 	strb.w	r8, [r5, #-1]
 800f46a:	eba5 030b 	sub.w	r3, r5, fp
 800f46e:	4293      	cmp	r3, r2
 800f470:	d021      	beq.n	800f4b6 <_dtoa_r+0xabe>
 800f472:	2300      	movs	r3, #0
 800f474:	220a      	movs	r2, #10
 800f476:	9904      	ldr	r1, [sp, #16]
 800f478:	4620      	mov	r0, r4
 800f47a:	f000 fc0e 	bl	800fc9a <__multadd>
 800f47e:	45b1      	cmp	r9, r6
 800f480:	9004      	str	r0, [sp, #16]
 800f482:	f04f 0300 	mov.w	r3, #0
 800f486:	f04f 020a 	mov.w	r2, #10
 800f48a:	4649      	mov	r1, r9
 800f48c:	4620      	mov	r0, r4
 800f48e:	d105      	bne.n	800f49c <_dtoa_r+0xaa4>
 800f490:	f000 fc03 	bl	800fc9a <__multadd>
 800f494:	4681      	mov	r9, r0
 800f496:	4606      	mov	r6, r0
 800f498:	9505      	str	r5, [sp, #20]
 800f49a:	e776      	b.n	800f38a <_dtoa_r+0x992>
 800f49c:	f000 fbfd 	bl	800fc9a <__multadd>
 800f4a0:	4631      	mov	r1, r6
 800f4a2:	4681      	mov	r9, r0
 800f4a4:	2300      	movs	r3, #0
 800f4a6:	220a      	movs	r2, #10
 800f4a8:	4620      	mov	r0, r4
 800f4aa:	f000 fbf6 	bl	800fc9a <__multadd>
 800f4ae:	4606      	mov	r6, r0
 800f4b0:	e7f2      	b.n	800f498 <_dtoa_r+0xaa0>
 800f4b2:	f04f 0900 	mov.w	r9, #0
 800f4b6:	2201      	movs	r2, #1
 800f4b8:	9904      	ldr	r1, [sp, #16]
 800f4ba:	4620      	mov	r0, r4
 800f4bc:	f000 fda2 	bl	8010004 <__lshift>
 800f4c0:	4639      	mov	r1, r7
 800f4c2:	9004      	str	r0, [sp, #16]
 800f4c4:	f000 fdf2 	bl	80100ac <__mcmp>
 800f4c8:	2800      	cmp	r0, #0
 800f4ca:	dcb6      	bgt.n	800f43a <_dtoa_r+0xa42>
 800f4cc:	d102      	bne.n	800f4d4 <_dtoa_r+0xadc>
 800f4ce:	f018 0f01 	tst.w	r8, #1
 800f4d2:	d1b2      	bne.n	800f43a <_dtoa_r+0xa42>
 800f4d4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f4d8:	2b30      	cmp	r3, #48	; 0x30
 800f4da:	f105 32ff 	add.w	r2, r5, #4294967295
 800f4de:	f47f af0a 	bne.w	800f2f6 <_dtoa_r+0x8fe>
 800f4e2:	4615      	mov	r5, r2
 800f4e4:	e7f6      	b.n	800f4d4 <_dtoa_r+0xadc>
 800f4e6:	4593      	cmp	fp, r2
 800f4e8:	d105      	bne.n	800f4f6 <_dtoa_r+0xafe>
 800f4ea:	2331      	movs	r3, #49	; 0x31
 800f4ec:	f10a 0a01 	add.w	sl, sl, #1
 800f4f0:	f88b 3000 	strb.w	r3, [fp]
 800f4f4:	e6ff      	b.n	800f2f6 <_dtoa_r+0x8fe>
 800f4f6:	4615      	mov	r5, r2
 800f4f8:	e79f      	b.n	800f43a <_dtoa_r+0xa42>
 800f4fa:	f8df b064 	ldr.w	fp, [pc, #100]	; 800f560 <_dtoa_r+0xb68>
 800f4fe:	e007      	b.n	800f510 <_dtoa_r+0xb18>
 800f500:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f502:	f8df b060 	ldr.w	fp, [pc, #96]	; 800f564 <_dtoa_r+0xb6c>
 800f506:	b11b      	cbz	r3, 800f510 <_dtoa_r+0xb18>
 800f508:	f10b 0308 	add.w	r3, fp, #8
 800f50c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f50e:	6013      	str	r3, [r2, #0]
 800f510:	4658      	mov	r0, fp
 800f512:	b017      	add	sp, #92	; 0x5c
 800f514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f518:	9b06      	ldr	r3, [sp, #24]
 800f51a:	2b01      	cmp	r3, #1
 800f51c:	f77f ae35 	ble.w	800f18a <_dtoa_r+0x792>
 800f520:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f522:	9307      	str	r3, [sp, #28]
 800f524:	e649      	b.n	800f1ba <_dtoa_r+0x7c2>
 800f526:	9b02      	ldr	r3, [sp, #8]
 800f528:	2b00      	cmp	r3, #0
 800f52a:	dc03      	bgt.n	800f534 <_dtoa_r+0xb3c>
 800f52c:	9b06      	ldr	r3, [sp, #24]
 800f52e:	2b02      	cmp	r3, #2
 800f530:	f73f aecc 	bgt.w	800f2cc <_dtoa_r+0x8d4>
 800f534:	465d      	mov	r5, fp
 800f536:	4639      	mov	r1, r7
 800f538:	9804      	ldr	r0, [sp, #16]
 800f53a:	f7ff f9cf 	bl	800e8dc <quorem>
 800f53e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800f542:	f805 8b01 	strb.w	r8, [r5], #1
 800f546:	9a02      	ldr	r2, [sp, #8]
 800f548:	eba5 030b 	sub.w	r3, r5, fp
 800f54c:	429a      	cmp	r2, r3
 800f54e:	ddb0      	ble.n	800f4b2 <_dtoa_r+0xaba>
 800f550:	2300      	movs	r3, #0
 800f552:	220a      	movs	r2, #10
 800f554:	9904      	ldr	r1, [sp, #16]
 800f556:	4620      	mov	r0, r4
 800f558:	f000 fb9f 	bl	800fc9a <__multadd>
 800f55c:	9004      	str	r0, [sp, #16]
 800f55e:	e7ea      	b.n	800f536 <_dtoa_r+0xb3e>
 800f560:	08013ec4 	.word	0x08013ec4
 800f564:	08013f38 	.word	0x08013f38

0800f568 <rshift>:
 800f568:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f56a:	6906      	ldr	r6, [r0, #16]
 800f56c:	114b      	asrs	r3, r1, #5
 800f56e:	429e      	cmp	r6, r3
 800f570:	f100 0414 	add.w	r4, r0, #20
 800f574:	dd30      	ble.n	800f5d8 <rshift+0x70>
 800f576:	f011 011f 	ands.w	r1, r1, #31
 800f57a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800f57e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800f582:	d108      	bne.n	800f596 <rshift+0x2e>
 800f584:	4621      	mov	r1, r4
 800f586:	42b2      	cmp	r2, r6
 800f588:	460b      	mov	r3, r1
 800f58a:	d211      	bcs.n	800f5b0 <rshift+0x48>
 800f58c:	f852 3b04 	ldr.w	r3, [r2], #4
 800f590:	f841 3b04 	str.w	r3, [r1], #4
 800f594:	e7f7      	b.n	800f586 <rshift+0x1e>
 800f596:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800f59a:	f1c1 0c20 	rsb	ip, r1, #32
 800f59e:	40cd      	lsrs	r5, r1
 800f5a0:	3204      	adds	r2, #4
 800f5a2:	4623      	mov	r3, r4
 800f5a4:	42b2      	cmp	r2, r6
 800f5a6:	4617      	mov	r7, r2
 800f5a8:	d30c      	bcc.n	800f5c4 <rshift+0x5c>
 800f5aa:	601d      	str	r5, [r3, #0]
 800f5ac:	b105      	cbz	r5, 800f5b0 <rshift+0x48>
 800f5ae:	3304      	adds	r3, #4
 800f5b0:	1b1a      	subs	r2, r3, r4
 800f5b2:	42a3      	cmp	r3, r4
 800f5b4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f5b8:	bf08      	it	eq
 800f5ba:	2300      	moveq	r3, #0
 800f5bc:	6102      	str	r2, [r0, #16]
 800f5be:	bf08      	it	eq
 800f5c0:	6143      	streq	r3, [r0, #20]
 800f5c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f5c4:	683f      	ldr	r7, [r7, #0]
 800f5c6:	fa07 f70c 	lsl.w	r7, r7, ip
 800f5ca:	433d      	orrs	r5, r7
 800f5cc:	f843 5b04 	str.w	r5, [r3], #4
 800f5d0:	f852 5b04 	ldr.w	r5, [r2], #4
 800f5d4:	40cd      	lsrs	r5, r1
 800f5d6:	e7e5      	b.n	800f5a4 <rshift+0x3c>
 800f5d8:	4623      	mov	r3, r4
 800f5da:	e7e9      	b.n	800f5b0 <rshift+0x48>

0800f5dc <__hexdig_fun>:
 800f5dc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800f5e0:	2b09      	cmp	r3, #9
 800f5e2:	d802      	bhi.n	800f5ea <__hexdig_fun+0xe>
 800f5e4:	3820      	subs	r0, #32
 800f5e6:	b2c0      	uxtb	r0, r0
 800f5e8:	4770      	bx	lr
 800f5ea:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800f5ee:	2b05      	cmp	r3, #5
 800f5f0:	d801      	bhi.n	800f5f6 <__hexdig_fun+0x1a>
 800f5f2:	3847      	subs	r0, #71	; 0x47
 800f5f4:	e7f7      	b.n	800f5e6 <__hexdig_fun+0xa>
 800f5f6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800f5fa:	2b05      	cmp	r3, #5
 800f5fc:	d801      	bhi.n	800f602 <__hexdig_fun+0x26>
 800f5fe:	3827      	subs	r0, #39	; 0x27
 800f600:	e7f1      	b.n	800f5e6 <__hexdig_fun+0xa>
 800f602:	2000      	movs	r0, #0
 800f604:	4770      	bx	lr

0800f606 <__gethex>:
 800f606:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f60a:	b08b      	sub	sp, #44	; 0x2c
 800f60c:	468a      	mov	sl, r1
 800f60e:	9002      	str	r0, [sp, #8]
 800f610:	9816      	ldr	r0, [sp, #88]	; 0x58
 800f612:	9306      	str	r3, [sp, #24]
 800f614:	4690      	mov	r8, r2
 800f616:	f000 fad0 	bl	800fbba <__localeconv_l>
 800f61a:	6803      	ldr	r3, [r0, #0]
 800f61c:	9303      	str	r3, [sp, #12]
 800f61e:	4618      	mov	r0, r3
 800f620:	f7f0 fde0 	bl	80001e4 <strlen>
 800f624:	9b03      	ldr	r3, [sp, #12]
 800f626:	9001      	str	r0, [sp, #4]
 800f628:	4403      	add	r3, r0
 800f62a:	f04f 0b00 	mov.w	fp, #0
 800f62e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800f632:	9307      	str	r3, [sp, #28]
 800f634:	f8da 3000 	ldr.w	r3, [sl]
 800f638:	3302      	adds	r3, #2
 800f63a:	461f      	mov	r7, r3
 800f63c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f640:	2830      	cmp	r0, #48	; 0x30
 800f642:	d06c      	beq.n	800f71e <__gethex+0x118>
 800f644:	f7ff ffca 	bl	800f5dc <__hexdig_fun>
 800f648:	4604      	mov	r4, r0
 800f64a:	2800      	cmp	r0, #0
 800f64c:	d16a      	bne.n	800f724 <__gethex+0x11e>
 800f64e:	9a01      	ldr	r2, [sp, #4]
 800f650:	9903      	ldr	r1, [sp, #12]
 800f652:	4638      	mov	r0, r7
 800f654:	f001 f836 	bl	80106c4 <strncmp>
 800f658:	2800      	cmp	r0, #0
 800f65a:	d166      	bne.n	800f72a <__gethex+0x124>
 800f65c:	9b01      	ldr	r3, [sp, #4]
 800f65e:	5cf8      	ldrb	r0, [r7, r3]
 800f660:	18fe      	adds	r6, r7, r3
 800f662:	f7ff ffbb 	bl	800f5dc <__hexdig_fun>
 800f666:	2800      	cmp	r0, #0
 800f668:	d062      	beq.n	800f730 <__gethex+0x12a>
 800f66a:	4633      	mov	r3, r6
 800f66c:	7818      	ldrb	r0, [r3, #0]
 800f66e:	2830      	cmp	r0, #48	; 0x30
 800f670:	461f      	mov	r7, r3
 800f672:	f103 0301 	add.w	r3, r3, #1
 800f676:	d0f9      	beq.n	800f66c <__gethex+0x66>
 800f678:	f7ff ffb0 	bl	800f5dc <__hexdig_fun>
 800f67c:	fab0 f580 	clz	r5, r0
 800f680:	096d      	lsrs	r5, r5, #5
 800f682:	4634      	mov	r4, r6
 800f684:	f04f 0b01 	mov.w	fp, #1
 800f688:	463a      	mov	r2, r7
 800f68a:	4616      	mov	r6, r2
 800f68c:	3201      	adds	r2, #1
 800f68e:	7830      	ldrb	r0, [r6, #0]
 800f690:	f7ff ffa4 	bl	800f5dc <__hexdig_fun>
 800f694:	2800      	cmp	r0, #0
 800f696:	d1f8      	bne.n	800f68a <__gethex+0x84>
 800f698:	9a01      	ldr	r2, [sp, #4]
 800f69a:	9903      	ldr	r1, [sp, #12]
 800f69c:	4630      	mov	r0, r6
 800f69e:	f001 f811 	bl	80106c4 <strncmp>
 800f6a2:	b950      	cbnz	r0, 800f6ba <__gethex+0xb4>
 800f6a4:	b954      	cbnz	r4, 800f6bc <__gethex+0xb6>
 800f6a6:	9b01      	ldr	r3, [sp, #4]
 800f6a8:	18f4      	adds	r4, r6, r3
 800f6aa:	4622      	mov	r2, r4
 800f6ac:	4616      	mov	r6, r2
 800f6ae:	3201      	adds	r2, #1
 800f6b0:	7830      	ldrb	r0, [r6, #0]
 800f6b2:	f7ff ff93 	bl	800f5dc <__hexdig_fun>
 800f6b6:	2800      	cmp	r0, #0
 800f6b8:	d1f8      	bne.n	800f6ac <__gethex+0xa6>
 800f6ba:	b10c      	cbz	r4, 800f6c0 <__gethex+0xba>
 800f6bc:	1ba4      	subs	r4, r4, r6
 800f6be:	00a4      	lsls	r4, r4, #2
 800f6c0:	7833      	ldrb	r3, [r6, #0]
 800f6c2:	2b50      	cmp	r3, #80	; 0x50
 800f6c4:	d001      	beq.n	800f6ca <__gethex+0xc4>
 800f6c6:	2b70      	cmp	r3, #112	; 0x70
 800f6c8:	d140      	bne.n	800f74c <__gethex+0x146>
 800f6ca:	7873      	ldrb	r3, [r6, #1]
 800f6cc:	2b2b      	cmp	r3, #43	; 0x2b
 800f6ce:	d031      	beq.n	800f734 <__gethex+0x12e>
 800f6d0:	2b2d      	cmp	r3, #45	; 0x2d
 800f6d2:	d033      	beq.n	800f73c <__gethex+0x136>
 800f6d4:	1c71      	adds	r1, r6, #1
 800f6d6:	f04f 0900 	mov.w	r9, #0
 800f6da:	7808      	ldrb	r0, [r1, #0]
 800f6dc:	f7ff ff7e 	bl	800f5dc <__hexdig_fun>
 800f6e0:	1e43      	subs	r3, r0, #1
 800f6e2:	b2db      	uxtb	r3, r3
 800f6e4:	2b18      	cmp	r3, #24
 800f6e6:	d831      	bhi.n	800f74c <__gethex+0x146>
 800f6e8:	f1a0 0210 	sub.w	r2, r0, #16
 800f6ec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f6f0:	f7ff ff74 	bl	800f5dc <__hexdig_fun>
 800f6f4:	1e43      	subs	r3, r0, #1
 800f6f6:	b2db      	uxtb	r3, r3
 800f6f8:	2b18      	cmp	r3, #24
 800f6fa:	d922      	bls.n	800f742 <__gethex+0x13c>
 800f6fc:	f1b9 0f00 	cmp.w	r9, #0
 800f700:	d000      	beq.n	800f704 <__gethex+0xfe>
 800f702:	4252      	negs	r2, r2
 800f704:	4414      	add	r4, r2
 800f706:	f8ca 1000 	str.w	r1, [sl]
 800f70a:	b30d      	cbz	r5, 800f750 <__gethex+0x14a>
 800f70c:	f1bb 0f00 	cmp.w	fp, #0
 800f710:	bf0c      	ite	eq
 800f712:	2706      	moveq	r7, #6
 800f714:	2700      	movne	r7, #0
 800f716:	4638      	mov	r0, r7
 800f718:	b00b      	add	sp, #44	; 0x2c
 800f71a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f71e:	f10b 0b01 	add.w	fp, fp, #1
 800f722:	e78a      	b.n	800f63a <__gethex+0x34>
 800f724:	2500      	movs	r5, #0
 800f726:	462c      	mov	r4, r5
 800f728:	e7ae      	b.n	800f688 <__gethex+0x82>
 800f72a:	463e      	mov	r6, r7
 800f72c:	2501      	movs	r5, #1
 800f72e:	e7c7      	b.n	800f6c0 <__gethex+0xba>
 800f730:	4604      	mov	r4, r0
 800f732:	e7fb      	b.n	800f72c <__gethex+0x126>
 800f734:	f04f 0900 	mov.w	r9, #0
 800f738:	1cb1      	adds	r1, r6, #2
 800f73a:	e7ce      	b.n	800f6da <__gethex+0xd4>
 800f73c:	f04f 0901 	mov.w	r9, #1
 800f740:	e7fa      	b.n	800f738 <__gethex+0x132>
 800f742:	230a      	movs	r3, #10
 800f744:	fb03 0202 	mla	r2, r3, r2, r0
 800f748:	3a10      	subs	r2, #16
 800f74a:	e7cf      	b.n	800f6ec <__gethex+0xe6>
 800f74c:	4631      	mov	r1, r6
 800f74e:	e7da      	b.n	800f706 <__gethex+0x100>
 800f750:	1bf3      	subs	r3, r6, r7
 800f752:	3b01      	subs	r3, #1
 800f754:	4629      	mov	r1, r5
 800f756:	2b07      	cmp	r3, #7
 800f758:	dc49      	bgt.n	800f7ee <__gethex+0x1e8>
 800f75a:	9802      	ldr	r0, [sp, #8]
 800f75c:	f000 fa52 	bl	800fc04 <_Balloc>
 800f760:	9b01      	ldr	r3, [sp, #4]
 800f762:	f100 0914 	add.w	r9, r0, #20
 800f766:	f04f 0b00 	mov.w	fp, #0
 800f76a:	f1c3 0301 	rsb	r3, r3, #1
 800f76e:	4605      	mov	r5, r0
 800f770:	f8cd 9010 	str.w	r9, [sp, #16]
 800f774:	46da      	mov	sl, fp
 800f776:	9308      	str	r3, [sp, #32]
 800f778:	42b7      	cmp	r7, r6
 800f77a:	d33b      	bcc.n	800f7f4 <__gethex+0x1ee>
 800f77c:	9804      	ldr	r0, [sp, #16]
 800f77e:	f840 ab04 	str.w	sl, [r0], #4
 800f782:	eba0 0009 	sub.w	r0, r0, r9
 800f786:	1080      	asrs	r0, r0, #2
 800f788:	6128      	str	r0, [r5, #16]
 800f78a:	0147      	lsls	r7, r0, #5
 800f78c:	4650      	mov	r0, sl
 800f78e:	f000 fafd 	bl	800fd8c <__hi0bits>
 800f792:	f8d8 6000 	ldr.w	r6, [r8]
 800f796:	1a3f      	subs	r7, r7, r0
 800f798:	42b7      	cmp	r7, r6
 800f79a:	dd64      	ble.n	800f866 <__gethex+0x260>
 800f79c:	1bbf      	subs	r7, r7, r6
 800f79e:	4639      	mov	r1, r7
 800f7a0:	4628      	mov	r0, r5
 800f7a2:	f000 fe0d 	bl	80103c0 <__any_on>
 800f7a6:	4682      	mov	sl, r0
 800f7a8:	b178      	cbz	r0, 800f7ca <__gethex+0x1c4>
 800f7aa:	1e7b      	subs	r3, r7, #1
 800f7ac:	1159      	asrs	r1, r3, #5
 800f7ae:	f003 021f 	and.w	r2, r3, #31
 800f7b2:	f04f 0a01 	mov.w	sl, #1
 800f7b6:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800f7ba:	fa0a f202 	lsl.w	r2, sl, r2
 800f7be:	420a      	tst	r2, r1
 800f7c0:	d003      	beq.n	800f7ca <__gethex+0x1c4>
 800f7c2:	4553      	cmp	r3, sl
 800f7c4:	dc46      	bgt.n	800f854 <__gethex+0x24e>
 800f7c6:	f04f 0a02 	mov.w	sl, #2
 800f7ca:	4639      	mov	r1, r7
 800f7cc:	4628      	mov	r0, r5
 800f7ce:	f7ff fecb 	bl	800f568 <rshift>
 800f7d2:	443c      	add	r4, r7
 800f7d4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f7d8:	42a3      	cmp	r3, r4
 800f7da:	da52      	bge.n	800f882 <__gethex+0x27c>
 800f7dc:	4629      	mov	r1, r5
 800f7de:	9802      	ldr	r0, [sp, #8]
 800f7e0:	f000 fa44 	bl	800fc6c <_Bfree>
 800f7e4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f7e6:	2300      	movs	r3, #0
 800f7e8:	6013      	str	r3, [r2, #0]
 800f7ea:	27a3      	movs	r7, #163	; 0xa3
 800f7ec:	e793      	b.n	800f716 <__gethex+0x110>
 800f7ee:	3101      	adds	r1, #1
 800f7f0:	105b      	asrs	r3, r3, #1
 800f7f2:	e7b0      	b.n	800f756 <__gethex+0x150>
 800f7f4:	1e73      	subs	r3, r6, #1
 800f7f6:	9305      	str	r3, [sp, #20]
 800f7f8:	9a07      	ldr	r2, [sp, #28]
 800f7fa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f7fe:	4293      	cmp	r3, r2
 800f800:	d018      	beq.n	800f834 <__gethex+0x22e>
 800f802:	f1bb 0f20 	cmp.w	fp, #32
 800f806:	d107      	bne.n	800f818 <__gethex+0x212>
 800f808:	9b04      	ldr	r3, [sp, #16]
 800f80a:	f8c3 a000 	str.w	sl, [r3]
 800f80e:	3304      	adds	r3, #4
 800f810:	f04f 0a00 	mov.w	sl, #0
 800f814:	9304      	str	r3, [sp, #16]
 800f816:	46d3      	mov	fp, sl
 800f818:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800f81c:	f7ff fede 	bl	800f5dc <__hexdig_fun>
 800f820:	f000 000f 	and.w	r0, r0, #15
 800f824:	fa00 f00b 	lsl.w	r0, r0, fp
 800f828:	ea4a 0a00 	orr.w	sl, sl, r0
 800f82c:	f10b 0b04 	add.w	fp, fp, #4
 800f830:	9b05      	ldr	r3, [sp, #20]
 800f832:	e00d      	b.n	800f850 <__gethex+0x24a>
 800f834:	9b05      	ldr	r3, [sp, #20]
 800f836:	9a08      	ldr	r2, [sp, #32]
 800f838:	4413      	add	r3, r2
 800f83a:	42bb      	cmp	r3, r7
 800f83c:	d3e1      	bcc.n	800f802 <__gethex+0x1fc>
 800f83e:	4618      	mov	r0, r3
 800f840:	9a01      	ldr	r2, [sp, #4]
 800f842:	9903      	ldr	r1, [sp, #12]
 800f844:	9309      	str	r3, [sp, #36]	; 0x24
 800f846:	f000 ff3d 	bl	80106c4 <strncmp>
 800f84a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f84c:	2800      	cmp	r0, #0
 800f84e:	d1d8      	bne.n	800f802 <__gethex+0x1fc>
 800f850:	461e      	mov	r6, r3
 800f852:	e791      	b.n	800f778 <__gethex+0x172>
 800f854:	1eb9      	subs	r1, r7, #2
 800f856:	4628      	mov	r0, r5
 800f858:	f000 fdb2 	bl	80103c0 <__any_on>
 800f85c:	2800      	cmp	r0, #0
 800f85e:	d0b2      	beq.n	800f7c6 <__gethex+0x1c0>
 800f860:	f04f 0a03 	mov.w	sl, #3
 800f864:	e7b1      	b.n	800f7ca <__gethex+0x1c4>
 800f866:	da09      	bge.n	800f87c <__gethex+0x276>
 800f868:	1bf7      	subs	r7, r6, r7
 800f86a:	4629      	mov	r1, r5
 800f86c:	463a      	mov	r2, r7
 800f86e:	9802      	ldr	r0, [sp, #8]
 800f870:	f000 fbc8 	bl	8010004 <__lshift>
 800f874:	1be4      	subs	r4, r4, r7
 800f876:	4605      	mov	r5, r0
 800f878:	f100 0914 	add.w	r9, r0, #20
 800f87c:	f04f 0a00 	mov.w	sl, #0
 800f880:	e7a8      	b.n	800f7d4 <__gethex+0x1ce>
 800f882:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800f886:	42a0      	cmp	r0, r4
 800f888:	dd6a      	ble.n	800f960 <__gethex+0x35a>
 800f88a:	1b04      	subs	r4, r0, r4
 800f88c:	42a6      	cmp	r6, r4
 800f88e:	dc2e      	bgt.n	800f8ee <__gethex+0x2e8>
 800f890:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f894:	2b02      	cmp	r3, #2
 800f896:	d022      	beq.n	800f8de <__gethex+0x2d8>
 800f898:	2b03      	cmp	r3, #3
 800f89a:	d024      	beq.n	800f8e6 <__gethex+0x2e0>
 800f89c:	2b01      	cmp	r3, #1
 800f89e:	d115      	bne.n	800f8cc <__gethex+0x2c6>
 800f8a0:	42a6      	cmp	r6, r4
 800f8a2:	d113      	bne.n	800f8cc <__gethex+0x2c6>
 800f8a4:	2e01      	cmp	r6, #1
 800f8a6:	dc0b      	bgt.n	800f8c0 <__gethex+0x2ba>
 800f8a8:	9a06      	ldr	r2, [sp, #24]
 800f8aa:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f8ae:	6013      	str	r3, [r2, #0]
 800f8b0:	2301      	movs	r3, #1
 800f8b2:	612b      	str	r3, [r5, #16]
 800f8b4:	f8c9 3000 	str.w	r3, [r9]
 800f8b8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f8ba:	2762      	movs	r7, #98	; 0x62
 800f8bc:	601d      	str	r5, [r3, #0]
 800f8be:	e72a      	b.n	800f716 <__gethex+0x110>
 800f8c0:	1e71      	subs	r1, r6, #1
 800f8c2:	4628      	mov	r0, r5
 800f8c4:	f000 fd7c 	bl	80103c0 <__any_on>
 800f8c8:	2800      	cmp	r0, #0
 800f8ca:	d1ed      	bne.n	800f8a8 <__gethex+0x2a2>
 800f8cc:	4629      	mov	r1, r5
 800f8ce:	9802      	ldr	r0, [sp, #8]
 800f8d0:	f000 f9cc 	bl	800fc6c <_Bfree>
 800f8d4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f8d6:	2300      	movs	r3, #0
 800f8d8:	6013      	str	r3, [r2, #0]
 800f8da:	2750      	movs	r7, #80	; 0x50
 800f8dc:	e71b      	b.n	800f716 <__gethex+0x110>
 800f8de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	d0e1      	beq.n	800f8a8 <__gethex+0x2a2>
 800f8e4:	e7f2      	b.n	800f8cc <__gethex+0x2c6>
 800f8e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d1dd      	bne.n	800f8a8 <__gethex+0x2a2>
 800f8ec:	e7ee      	b.n	800f8cc <__gethex+0x2c6>
 800f8ee:	1e67      	subs	r7, r4, #1
 800f8f0:	f1ba 0f00 	cmp.w	sl, #0
 800f8f4:	d131      	bne.n	800f95a <__gethex+0x354>
 800f8f6:	b127      	cbz	r7, 800f902 <__gethex+0x2fc>
 800f8f8:	4639      	mov	r1, r7
 800f8fa:	4628      	mov	r0, r5
 800f8fc:	f000 fd60 	bl	80103c0 <__any_on>
 800f900:	4682      	mov	sl, r0
 800f902:	117a      	asrs	r2, r7, #5
 800f904:	2301      	movs	r3, #1
 800f906:	f007 071f 	and.w	r7, r7, #31
 800f90a:	fa03 f707 	lsl.w	r7, r3, r7
 800f90e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800f912:	4621      	mov	r1, r4
 800f914:	421f      	tst	r7, r3
 800f916:	4628      	mov	r0, r5
 800f918:	bf18      	it	ne
 800f91a:	f04a 0a02 	orrne.w	sl, sl, #2
 800f91e:	1b36      	subs	r6, r6, r4
 800f920:	f7ff fe22 	bl	800f568 <rshift>
 800f924:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800f928:	2702      	movs	r7, #2
 800f92a:	f1ba 0f00 	cmp.w	sl, #0
 800f92e:	d048      	beq.n	800f9c2 <__gethex+0x3bc>
 800f930:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f934:	2b02      	cmp	r3, #2
 800f936:	d015      	beq.n	800f964 <__gethex+0x35e>
 800f938:	2b03      	cmp	r3, #3
 800f93a:	d017      	beq.n	800f96c <__gethex+0x366>
 800f93c:	2b01      	cmp	r3, #1
 800f93e:	d109      	bne.n	800f954 <__gethex+0x34e>
 800f940:	f01a 0f02 	tst.w	sl, #2
 800f944:	d006      	beq.n	800f954 <__gethex+0x34e>
 800f946:	f8d9 3000 	ldr.w	r3, [r9]
 800f94a:	ea4a 0a03 	orr.w	sl, sl, r3
 800f94e:	f01a 0f01 	tst.w	sl, #1
 800f952:	d10e      	bne.n	800f972 <__gethex+0x36c>
 800f954:	f047 0710 	orr.w	r7, r7, #16
 800f958:	e033      	b.n	800f9c2 <__gethex+0x3bc>
 800f95a:	f04f 0a01 	mov.w	sl, #1
 800f95e:	e7d0      	b.n	800f902 <__gethex+0x2fc>
 800f960:	2701      	movs	r7, #1
 800f962:	e7e2      	b.n	800f92a <__gethex+0x324>
 800f964:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f966:	f1c3 0301 	rsb	r3, r3, #1
 800f96a:	9315      	str	r3, [sp, #84]	; 0x54
 800f96c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d0f0      	beq.n	800f954 <__gethex+0x34e>
 800f972:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800f976:	f105 0314 	add.w	r3, r5, #20
 800f97a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800f97e:	eb03 010a 	add.w	r1, r3, sl
 800f982:	f04f 0c00 	mov.w	ip, #0
 800f986:	4618      	mov	r0, r3
 800f988:	f853 2b04 	ldr.w	r2, [r3], #4
 800f98c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f990:	d01c      	beq.n	800f9cc <__gethex+0x3c6>
 800f992:	3201      	adds	r2, #1
 800f994:	6002      	str	r2, [r0, #0]
 800f996:	2f02      	cmp	r7, #2
 800f998:	f105 0314 	add.w	r3, r5, #20
 800f99c:	d138      	bne.n	800fa10 <__gethex+0x40a>
 800f99e:	f8d8 2000 	ldr.w	r2, [r8]
 800f9a2:	3a01      	subs	r2, #1
 800f9a4:	42b2      	cmp	r2, r6
 800f9a6:	d10a      	bne.n	800f9be <__gethex+0x3b8>
 800f9a8:	1171      	asrs	r1, r6, #5
 800f9aa:	2201      	movs	r2, #1
 800f9ac:	f006 061f 	and.w	r6, r6, #31
 800f9b0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f9b4:	fa02 f606 	lsl.w	r6, r2, r6
 800f9b8:	421e      	tst	r6, r3
 800f9ba:	bf18      	it	ne
 800f9bc:	4617      	movne	r7, r2
 800f9be:	f047 0720 	orr.w	r7, r7, #32
 800f9c2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f9c4:	601d      	str	r5, [r3, #0]
 800f9c6:	9b06      	ldr	r3, [sp, #24]
 800f9c8:	601c      	str	r4, [r3, #0]
 800f9ca:	e6a4      	b.n	800f716 <__gethex+0x110>
 800f9cc:	4299      	cmp	r1, r3
 800f9ce:	f843 cc04 	str.w	ip, [r3, #-4]
 800f9d2:	d8d8      	bhi.n	800f986 <__gethex+0x380>
 800f9d4:	68ab      	ldr	r3, [r5, #8]
 800f9d6:	4599      	cmp	r9, r3
 800f9d8:	db12      	blt.n	800fa00 <__gethex+0x3fa>
 800f9da:	6869      	ldr	r1, [r5, #4]
 800f9dc:	9802      	ldr	r0, [sp, #8]
 800f9de:	3101      	adds	r1, #1
 800f9e0:	f000 f910 	bl	800fc04 <_Balloc>
 800f9e4:	692a      	ldr	r2, [r5, #16]
 800f9e6:	3202      	adds	r2, #2
 800f9e8:	f105 010c 	add.w	r1, r5, #12
 800f9ec:	4683      	mov	fp, r0
 800f9ee:	0092      	lsls	r2, r2, #2
 800f9f0:	300c      	adds	r0, #12
 800f9f2:	f7fd fb09 	bl	800d008 <memcpy>
 800f9f6:	4629      	mov	r1, r5
 800f9f8:	9802      	ldr	r0, [sp, #8]
 800f9fa:	f000 f937 	bl	800fc6c <_Bfree>
 800f9fe:	465d      	mov	r5, fp
 800fa00:	692b      	ldr	r3, [r5, #16]
 800fa02:	1c5a      	adds	r2, r3, #1
 800fa04:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800fa08:	612a      	str	r2, [r5, #16]
 800fa0a:	2201      	movs	r2, #1
 800fa0c:	615a      	str	r2, [r3, #20]
 800fa0e:	e7c2      	b.n	800f996 <__gethex+0x390>
 800fa10:	692a      	ldr	r2, [r5, #16]
 800fa12:	454a      	cmp	r2, r9
 800fa14:	dd0b      	ble.n	800fa2e <__gethex+0x428>
 800fa16:	2101      	movs	r1, #1
 800fa18:	4628      	mov	r0, r5
 800fa1a:	f7ff fda5 	bl	800f568 <rshift>
 800fa1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fa22:	3401      	adds	r4, #1
 800fa24:	42a3      	cmp	r3, r4
 800fa26:	f6ff aed9 	blt.w	800f7dc <__gethex+0x1d6>
 800fa2a:	2701      	movs	r7, #1
 800fa2c:	e7c7      	b.n	800f9be <__gethex+0x3b8>
 800fa2e:	f016 061f 	ands.w	r6, r6, #31
 800fa32:	d0fa      	beq.n	800fa2a <__gethex+0x424>
 800fa34:	449a      	add	sl, r3
 800fa36:	f1c6 0620 	rsb	r6, r6, #32
 800fa3a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800fa3e:	f000 f9a5 	bl	800fd8c <__hi0bits>
 800fa42:	42b0      	cmp	r0, r6
 800fa44:	dbe7      	blt.n	800fa16 <__gethex+0x410>
 800fa46:	e7f0      	b.n	800fa2a <__gethex+0x424>

0800fa48 <L_shift>:
 800fa48:	f1c2 0208 	rsb	r2, r2, #8
 800fa4c:	0092      	lsls	r2, r2, #2
 800fa4e:	b570      	push	{r4, r5, r6, lr}
 800fa50:	f1c2 0620 	rsb	r6, r2, #32
 800fa54:	6843      	ldr	r3, [r0, #4]
 800fa56:	6804      	ldr	r4, [r0, #0]
 800fa58:	fa03 f506 	lsl.w	r5, r3, r6
 800fa5c:	432c      	orrs	r4, r5
 800fa5e:	40d3      	lsrs	r3, r2
 800fa60:	6004      	str	r4, [r0, #0]
 800fa62:	f840 3f04 	str.w	r3, [r0, #4]!
 800fa66:	4288      	cmp	r0, r1
 800fa68:	d3f4      	bcc.n	800fa54 <L_shift+0xc>
 800fa6a:	bd70      	pop	{r4, r5, r6, pc}

0800fa6c <__match>:
 800fa6c:	b530      	push	{r4, r5, lr}
 800fa6e:	6803      	ldr	r3, [r0, #0]
 800fa70:	3301      	adds	r3, #1
 800fa72:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fa76:	b914      	cbnz	r4, 800fa7e <__match+0x12>
 800fa78:	6003      	str	r3, [r0, #0]
 800fa7a:	2001      	movs	r0, #1
 800fa7c:	bd30      	pop	{r4, r5, pc}
 800fa7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fa82:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800fa86:	2d19      	cmp	r5, #25
 800fa88:	bf98      	it	ls
 800fa8a:	3220      	addls	r2, #32
 800fa8c:	42a2      	cmp	r2, r4
 800fa8e:	d0f0      	beq.n	800fa72 <__match+0x6>
 800fa90:	2000      	movs	r0, #0
 800fa92:	e7f3      	b.n	800fa7c <__match+0x10>

0800fa94 <__hexnan>:
 800fa94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa98:	680b      	ldr	r3, [r1, #0]
 800fa9a:	6801      	ldr	r1, [r0, #0]
 800fa9c:	115f      	asrs	r7, r3, #5
 800fa9e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800faa2:	f013 031f 	ands.w	r3, r3, #31
 800faa6:	b087      	sub	sp, #28
 800faa8:	bf18      	it	ne
 800faaa:	3704      	addne	r7, #4
 800faac:	2500      	movs	r5, #0
 800faae:	1f3e      	subs	r6, r7, #4
 800fab0:	4682      	mov	sl, r0
 800fab2:	4690      	mov	r8, r2
 800fab4:	9301      	str	r3, [sp, #4]
 800fab6:	f847 5c04 	str.w	r5, [r7, #-4]
 800faba:	46b1      	mov	r9, r6
 800fabc:	4634      	mov	r4, r6
 800fabe:	9502      	str	r5, [sp, #8]
 800fac0:	46ab      	mov	fp, r5
 800fac2:	784a      	ldrb	r2, [r1, #1]
 800fac4:	1c4b      	adds	r3, r1, #1
 800fac6:	9303      	str	r3, [sp, #12]
 800fac8:	b342      	cbz	r2, 800fb1c <__hexnan+0x88>
 800faca:	4610      	mov	r0, r2
 800facc:	9105      	str	r1, [sp, #20]
 800face:	9204      	str	r2, [sp, #16]
 800fad0:	f7ff fd84 	bl	800f5dc <__hexdig_fun>
 800fad4:	2800      	cmp	r0, #0
 800fad6:	d143      	bne.n	800fb60 <__hexnan+0xcc>
 800fad8:	9a04      	ldr	r2, [sp, #16]
 800fada:	9905      	ldr	r1, [sp, #20]
 800fadc:	2a20      	cmp	r2, #32
 800fade:	d818      	bhi.n	800fb12 <__hexnan+0x7e>
 800fae0:	9b02      	ldr	r3, [sp, #8]
 800fae2:	459b      	cmp	fp, r3
 800fae4:	dd13      	ble.n	800fb0e <__hexnan+0x7a>
 800fae6:	454c      	cmp	r4, r9
 800fae8:	d206      	bcs.n	800faf8 <__hexnan+0x64>
 800faea:	2d07      	cmp	r5, #7
 800faec:	dc04      	bgt.n	800faf8 <__hexnan+0x64>
 800faee:	462a      	mov	r2, r5
 800faf0:	4649      	mov	r1, r9
 800faf2:	4620      	mov	r0, r4
 800faf4:	f7ff ffa8 	bl	800fa48 <L_shift>
 800faf8:	4544      	cmp	r4, r8
 800fafa:	d944      	bls.n	800fb86 <__hexnan+0xf2>
 800fafc:	2300      	movs	r3, #0
 800fafe:	f1a4 0904 	sub.w	r9, r4, #4
 800fb02:	f844 3c04 	str.w	r3, [r4, #-4]
 800fb06:	f8cd b008 	str.w	fp, [sp, #8]
 800fb0a:	464c      	mov	r4, r9
 800fb0c:	461d      	mov	r5, r3
 800fb0e:	9903      	ldr	r1, [sp, #12]
 800fb10:	e7d7      	b.n	800fac2 <__hexnan+0x2e>
 800fb12:	2a29      	cmp	r2, #41	; 0x29
 800fb14:	d14a      	bne.n	800fbac <__hexnan+0x118>
 800fb16:	3102      	adds	r1, #2
 800fb18:	f8ca 1000 	str.w	r1, [sl]
 800fb1c:	f1bb 0f00 	cmp.w	fp, #0
 800fb20:	d044      	beq.n	800fbac <__hexnan+0x118>
 800fb22:	454c      	cmp	r4, r9
 800fb24:	d206      	bcs.n	800fb34 <__hexnan+0xa0>
 800fb26:	2d07      	cmp	r5, #7
 800fb28:	dc04      	bgt.n	800fb34 <__hexnan+0xa0>
 800fb2a:	462a      	mov	r2, r5
 800fb2c:	4649      	mov	r1, r9
 800fb2e:	4620      	mov	r0, r4
 800fb30:	f7ff ff8a 	bl	800fa48 <L_shift>
 800fb34:	4544      	cmp	r4, r8
 800fb36:	d928      	bls.n	800fb8a <__hexnan+0xf6>
 800fb38:	4643      	mov	r3, r8
 800fb3a:	f854 2b04 	ldr.w	r2, [r4], #4
 800fb3e:	f843 2b04 	str.w	r2, [r3], #4
 800fb42:	42a6      	cmp	r6, r4
 800fb44:	d2f9      	bcs.n	800fb3a <__hexnan+0xa6>
 800fb46:	2200      	movs	r2, #0
 800fb48:	f843 2b04 	str.w	r2, [r3], #4
 800fb4c:	429e      	cmp	r6, r3
 800fb4e:	d2fb      	bcs.n	800fb48 <__hexnan+0xb4>
 800fb50:	6833      	ldr	r3, [r6, #0]
 800fb52:	b91b      	cbnz	r3, 800fb5c <__hexnan+0xc8>
 800fb54:	4546      	cmp	r6, r8
 800fb56:	d127      	bne.n	800fba8 <__hexnan+0x114>
 800fb58:	2301      	movs	r3, #1
 800fb5a:	6033      	str	r3, [r6, #0]
 800fb5c:	2005      	movs	r0, #5
 800fb5e:	e026      	b.n	800fbae <__hexnan+0x11a>
 800fb60:	3501      	adds	r5, #1
 800fb62:	2d08      	cmp	r5, #8
 800fb64:	f10b 0b01 	add.w	fp, fp, #1
 800fb68:	dd06      	ble.n	800fb78 <__hexnan+0xe4>
 800fb6a:	4544      	cmp	r4, r8
 800fb6c:	d9cf      	bls.n	800fb0e <__hexnan+0x7a>
 800fb6e:	2300      	movs	r3, #0
 800fb70:	f844 3c04 	str.w	r3, [r4, #-4]
 800fb74:	2501      	movs	r5, #1
 800fb76:	3c04      	subs	r4, #4
 800fb78:	6822      	ldr	r2, [r4, #0]
 800fb7a:	f000 000f 	and.w	r0, r0, #15
 800fb7e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800fb82:	6020      	str	r0, [r4, #0]
 800fb84:	e7c3      	b.n	800fb0e <__hexnan+0x7a>
 800fb86:	2508      	movs	r5, #8
 800fb88:	e7c1      	b.n	800fb0e <__hexnan+0x7a>
 800fb8a:	9b01      	ldr	r3, [sp, #4]
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	d0df      	beq.n	800fb50 <__hexnan+0xbc>
 800fb90:	f04f 32ff 	mov.w	r2, #4294967295
 800fb94:	f1c3 0320 	rsb	r3, r3, #32
 800fb98:	fa22 f303 	lsr.w	r3, r2, r3
 800fb9c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800fba0:	401a      	ands	r2, r3
 800fba2:	f847 2c04 	str.w	r2, [r7, #-4]
 800fba6:	e7d3      	b.n	800fb50 <__hexnan+0xbc>
 800fba8:	3e04      	subs	r6, #4
 800fbaa:	e7d1      	b.n	800fb50 <__hexnan+0xbc>
 800fbac:	2004      	movs	r0, #4
 800fbae:	b007      	add	sp, #28
 800fbb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fbb4 <__locale_ctype_ptr_l>:
 800fbb4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800fbb8:	4770      	bx	lr

0800fbba <__localeconv_l>:
 800fbba:	30f0      	adds	r0, #240	; 0xf0
 800fbbc:	4770      	bx	lr
	...

0800fbc0 <_localeconv_r>:
 800fbc0:	4b04      	ldr	r3, [pc, #16]	; (800fbd4 <_localeconv_r+0x14>)
 800fbc2:	681b      	ldr	r3, [r3, #0]
 800fbc4:	6a18      	ldr	r0, [r3, #32]
 800fbc6:	4b04      	ldr	r3, [pc, #16]	; (800fbd8 <_localeconv_r+0x18>)
 800fbc8:	2800      	cmp	r0, #0
 800fbca:	bf08      	it	eq
 800fbcc:	4618      	moveq	r0, r3
 800fbce:	30f0      	adds	r0, #240	; 0xf0
 800fbd0:	4770      	bx	lr
 800fbd2:	bf00      	nop
 800fbd4:	20000028 	.word	0x20000028
 800fbd8:	2000008c 	.word	0x2000008c

0800fbdc <__ascii_mbtowc>:
 800fbdc:	b082      	sub	sp, #8
 800fbde:	b901      	cbnz	r1, 800fbe2 <__ascii_mbtowc+0x6>
 800fbe0:	a901      	add	r1, sp, #4
 800fbe2:	b142      	cbz	r2, 800fbf6 <__ascii_mbtowc+0x1a>
 800fbe4:	b14b      	cbz	r3, 800fbfa <__ascii_mbtowc+0x1e>
 800fbe6:	7813      	ldrb	r3, [r2, #0]
 800fbe8:	600b      	str	r3, [r1, #0]
 800fbea:	7812      	ldrb	r2, [r2, #0]
 800fbec:	1c10      	adds	r0, r2, #0
 800fbee:	bf18      	it	ne
 800fbf0:	2001      	movne	r0, #1
 800fbf2:	b002      	add	sp, #8
 800fbf4:	4770      	bx	lr
 800fbf6:	4610      	mov	r0, r2
 800fbf8:	e7fb      	b.n	800fbf2 <__ascii_mbtowc+0x16>
 800fbfa:	f06f 0001 	mvn.w	r0, #1
 800fbfe:	e7f8      	b.n	800fbf2 <__ascii_mbtowc+0x16>

0800fc00 <__malloc_lock>:
 800fc00:	4770      	bx	lr

0800fc02 <__malloc_unlock>:
 800fc02:	4770      	bx	lr

0800fc04 <_Balloc>:
 800fc04:	b570      	push	{r4, r5, r6, lr}
 800fc06:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fc08:	4604      	mov	r4, r0
 800fc0a:	460e      	mov	r6, r1
 800fc0c:	b93d      	cbnz	r5, 800fc1e <_Balloc+0x1a>
 800fc0e:	2010      	movs	r0, #16
 800fc10:	f7fd f9f2 	bl	800cff8 <malloc>
 800fc14:	6260      	str	r0, [r4, #36]	; 0x24
 800fc16:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fc1a:	6005      	str	r5, [r0, #0]
 800fc1c:	60c5      	str	r5, [r0, #12]
 800fc1e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800fc20:	68eb      	ldr	r3, [r5, #12]
 800fc22:	b183      	cbz	r3, 800fc46 <_Balloc+0x42>
 800fc24:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fc26:	68db      	ldr	r3, [r3, #12]
 800fc28:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800fc2c:	b9b8      	cbnz	r0, 800fc5e <_Balloc+0x5a>
 800fc2e:	2101      	movs	r1, #1
 800fc30:	fa01 f506 	lsl.w	r5, r1, r6
 800fc34:	1d6a      	adds	r2, r5, #5
 800fc36:	0092      	lsls	r2, r2, #2
 800fc38:	4620      	mov	r0, r4
 800fc3a:	f000 fbe2 	bl	8010402 <_calloc_r>
 800fc3e:	b160      	cbz	r0, 800fc5a <_Balloc+0x56>
 800fc40:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800fc44:	e00e      	b.n	800fc64 <_Balloc+0x60>
 800fc46:	2221      	movs	r2, #33	; 0x21
 800fc48:	2104      	movs	r1, #4
 800fc4a:	4620      	mov	r0, r4
 800fc4c:	f000 fbd9 	bl	8010402 <_calloc_r>
 800fc50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fc52:	60e8      	str	r0, [r5, #12]
 800fc54:	68db      	ldr	r3, [r3, #12]
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d1e4      	bne.n	800fc24 <_Balloc+0x20>
 800fc5a:	2000      	movs	r0, #0
 800fc5c:	bd70      	pop	{r4, r5, r6, pc}
 800fc5e:	6802      	ldr	r2, [r0, #0]
 800fc60:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800fc64:	2300      	movs	r3, #0
 800fc66:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fc6a:	e7f7      	b.n	800fc5c <_Balloc+0x58>

0800fc6c <_Bfree>:
 800fc6c:	b570      	push	{r4, r5, r6, lr}
 800fc6e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800fc70:	4606      	mov	r6, r0
 800fc72:	460d      	mov	r5, r1
 800fc74:	b93c      	cbnz	r4, 800fc86 <_Bfree+0x1a>
 800fc76:	2010      	movs	r0, #16
 800fc78:	f7fd f9be 	bl	800cff8 <malloc>
 800fc7c:	6270      	str	r0, [r6, #36]	; 0x24
 800fc7e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fc82:	6004      	str	r4, [r0, #0]
 800fc84:	60c4      	str	r4, [r0, #12]
 800fc86:	b13d      	cbz	r5, 800fc98 <_Bfree+0x2c>
 800fc88:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800fc8a:	686a      	ldr	r2, [r5, #4]
 800fc8c:	68db      	ldr	r3, [r3, #12]
 800fc8e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fc92:	6029      	str	r1, [r5, #0]
 800fc94:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800fc98:	bd70      	pop	{r4, r5, r6, pc}

0800fc9a <__multadd>:
 800fc9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc9e:	690d      	ldr	r5, [r1, #16]
 800fca0:	461f      	mov	r7, r3
 800fca2:	4606      	mov	r6, r0
 800fca4:	460c      	mov	r4, r1
 800fca6:	f101 0c14 	add.w	ip, r1, #20
 800fcaa:	2300      	movs	r3, #0
 800fcac:	f8dc 0000 	ldr.w	r0, [ip]
 800fcb0:	b281      	uxth	r1, r0
 800fcb2:	fb02 7101 	mla	r1, r2, r1, r7
 800fcb6:	0c0f      	lsrs	r7, r1, #16
 800fcb8:	0c00      	lsrs	r0, r0, #16
 800fcba:	fb02 7000 	mla	r0, r2, r0, r7
 800fcbe:	b289      	uxth	r1, r1
 800fcc0:	3301      	adds	r3, #1
 800fcc2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800fcc6:	429d      	cmp	r5, r3
 800fcc8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800fccc:	f84c 1b04 	str.w	r1, [ip], #4
 800fcd0:	dcec      	bgt.n	800fcac <__multadd+0x12>
 800fcd2:	b1d7      	cbz	r7, 800fd0a <__multadd+0x70>
 800fcd4:	68a3      	ldr	r3, [r4, #8]
 800fcd6:	42ab      	cmp	r3, r5
 800fcd8:	dc12      	bgt.n	800fd00 <__multadd+0x66>
 800fcda:	6861      	ldr	r1, [r4, #4]
 800fcdc:	4630      	mov	r0, r6
 800fcde:	3101      	adds	r1, #1
 800fce0:	f7ff ff90 	bl	800fc04 <_Balloc>
 800fce4:	6922      	ldr	r2, [r4, #16]
 800fce6:	3202      	adds	r2, #2
 800fce8:	f104 010c 	add.w	r1, r4, #12
 800fcec:	4680      	mov	r8, r0
 800fcee:	0092      	lsls	r2, r2, #2
 800fcf0:	300c      	adds	r0, #12
 800fcf2:	f7fd f989 	bl	800d008 <memcpy>
 800fcf6:	4621      	mov	r1, r4
 800fcf8:	4630      	mov	r0, r6
 800fcfa:	f7ff ffb7 	bl	800fc6c <_Bfree>
 800fcfe:	4644      	mov	r4, r8
 800fd00:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fd04:	3501      	adds	r5, #1
 800fd06:	615f      	str	r7, [r3, #20]
 800fd08:	6125      	str	r5, [r4, #16]
 800fd0a:	4620      	mov	r0, r4
 800fd0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800fd10 <__s2b>:
 800fd10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fd14:	460c      	mov	r4, r1
 800fd16:	4615      	mov	r5, r2
 800fd18:	461f      	mov	r7, r3
 800fd1a:	2209      	movs	r2, #9
 800fd1c:	3308      	adds	r3, #8
 800fd1e:	4606      	mov	r6, r0
 800fd20:	fb93 f3f2 	sdiv	r3, r3, r2
 800fd24:	2100      	movs	r1, #0
 800fd26:	2201      	movs	r2, #1
 800fd28:	429a      	cmp	r2, r3
 800fd2a:	db20      	blt.n	800fd6e <__s2b+0x5e>
 800fd2c:	4630      	mov	r0, r6
 800fd2e:	f7ff ff69 	bl	800fc04 <_Balloc>
 800fd32:	9b08      	ldr	r3, [sp, #32]
 800fd34:	6143      	str	r3, [r0, #20]
 800fd36:	2d09      	cmp	r5, #9
 800fd38:	f04f 0301 	mov.w	r3, #1
 800fd3c:	6103      	str	r3, [r0, #16]
 800fd3e:	dd19      	ble.n	800fd74 <__s2b+0x64>
 800fd40:	f104 0809 	add.w	r8, r4, #9
 800fd44:	46c1      	mov	r9, r8
 800fd46:	442c      	add	r4, r5
 800fd48:	f819 3b01 	ldrb.w	r3, [r9], #1
 800fd4c:	4601      	mov	r1, r0
 800fd4e:	3b30      	subs	r3, #48	; 0x30
 800fd50:	220a      	movs	r2, #10
 800fd52:	4630      	mov	r0, r6
 800fd54:	f7ff ffa1 	bl	800fc9a <__multadd>
 800fd58:	45a1      	cmp	r9, r4
 800fd5a:	d1f5      	bne.n	800fd48 <__s2b+0x38>
 800fd5c:	eb08 0405 	add.w	r4, r8, r5
 800fd60:	3c08      	subs	r4, #8
 800fd62:	1b2d      	subs	r5, r5, r4
 800fd64:	1963      	adds	r3, r4, r5
 800fd66:	42bb      	cmp	r3, r7
 800fd68:	db07      	blt.n	800fd7a <__s2b+0x6a>
 800fd6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fd6e:	0052      	lsls	r2, r2, #1
 800fd70:	3101      	adds	r1, #1
 800fd72:	e7d9      	b.n	800fd28 <__s2b+0x18>
 800fd74:	340a      	adds	r4, #10
 800fd76:	2509      	movs	r5, #9
 800fd78:	e7f3      	b.n	800fd62 <__s2b+0x52>
 800fd7a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800fd7e:	4601      	mov	r1, r0
 800fd80:	3b30      	subs	r3, #48	; 0x30
 800fd82:	220a      	movs	r2, #10
 800fd84:	4630      	mov	r0, r6
 800fd86:	f7ff ff88 	bl	800fc9a <__multadd>
 800fd8a:	e7eb      	b.n	800fd64 <__s2b+0x54>

0800fd8c <__hi0bits>:
 800fd8c:	0c02      	lsrs	r2, r0, #16
 800fd8e:	0412      	lsls	r2, r2, #16
 800fd90:	4603      	mov	r3, r0
 800fd92:	b9b2      	cbnz	r2, 800fdc2 <__hi0bits+0x36>
 800fd94:	0403      	lsls	r3, r0, #16
 800fd96:	2010      	movs	r0, #16
 800fd98:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800fd9c:	bf04      	itt	eq
 800fd9e:	021b      	lsleq	r3, r3, #8
 800fda0:	3008      	addeq	r0, #8
 800fda2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800fda6:	bf04      	itt	eq
 800fda8:	011b      	lsleq	r3, r3, #4
 800fdaa:	3004      	addeq	r0, #4
 800fdac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800fdb0:	bf04      	itt	eq
 800fdb2:	009b      	lsleq	r3, r3, #2
 800fdb4:	3002      	addeq	r0, #2
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	db06      	blt.n	800fdc8 <__hi0bits+0x3c>
 800fdba:	005b      	lsls	r3, r3, #1
 800fdbc:	d503      	bpl.n	800fdc6 <__hi0bits+0x3a>
 800fdbe:	3001      	adds	r0, #1
 800fdc0:	4770      	bx	lr
 800fdc2:	2000      	movs	r0, #0
 800fdc4:	e7e8      	b.n	800fd98 <__hi0bits+0xc>
 800fdc6:	2020      	movs	r0, #32
 800fdc8:	4770      	bx	lr

0800fdca <__lo0bits>:
 800fdca:	6803      	ldr	r3, [r0, #0]
 800fdcc:	f013 0207 	ands.w	r2, r3, #7
 800fdd0:	4601      	mov	r1, r0
 800fdd2:	d00b      	beq.n	800fdec <__lo0bits+0x22>
 800fdd4:	07da      	lsls	r2, r3, #31
 800fdd6:	d423      	bmi.n	800fe20 <__lo0bits+0x56>
 800fdd8:	0798      	lsls	r0, r3, #30
 800fdda:	bf49      	itett	mi
 800fddc:	085b      	lsrmi	r3, r3, #1
 800fdde:	089b      	lsrpl	r3, r3, #2
 800fde0:	2001      	movmi	r0, #1
 800fde2:	600b      	strmi	r3, [r1, #0]
 800fde4:	bf5c      	itt	pl
 800fde6:	600b      	strpl	r3, [r1, #0]
 800fde8:	2002      	movpl	r0, #2
 800fdea:	4770      	bx	lr
 800fdec:	b298      	uxth	r0, r3
 800fdee:	b9a8      	cbnz	r0, 800fe1c <__lo0bits+0x52>
 800fdf0:	0c1b      	lsrs	r3, r3, #16
 800fdf2:	2010      	movs	r0, #16
 800fdf4:	f013 0fff 	tst.w	r3, #255	; 0xff
 800fdf8:	bf04      	itt	eq
 800fdfa:	0a1b      	lsreq	r3, r3, #8
 800fdfc:	3008      	addeq	r0, #8
 800fdfe:	071a      	lsls	r2, r3, #28
 800fe00:	bf04      	itt	eq
 800fe02:	091b      	lsreq	r3, r3, #4
 800fe04:	3004      	addeq	r0, #4
 800fe06:	079a      	lsls	r2, r3, #30
 800fe08:	bf04      	itt	eq
 800fe0a:	089b      	lsreq	r3, r3, #2
 800fe0c:	3002      	addeq	r0, #2
 800fe0e:	07da      	lsls	r2, r3, #31
 800fe10:	d402      	bmi.n	800fe18 <__lo0bits+0x4e>
 800fe12:	085b      	lsrs	r3, r3, #1
 800fe14:	d006      	beq.n	800fe24 <__lo0bits+0x5a>
 800fe16:	3001      	adds	r0, #1
 800fe18:	600b      	str	r3, [r1, #0]
 800fe1a:	4770      	bx	lr
 800fe1c:	4610      	mov	r0, r2
 800fe1e:	e7e9      	b.n	800fdf4 <__lo0bits+0x2a>
 800fe20:	2000      	movs	r0, #0
 800fe22:	4770      	bx	lr
 800fe24:	2020      	movs	r0, #32
 800fe26:	4770      	bx	lr

0800fe28 <__i2b>:
 800fe28:	b510      	push	{r4, lr}
 800fe2a:	460c      	mov	r4, r1
 800fe2c:	2101      	movs	r1, #1
 800fe2e:	f7ff fee9 	bl	800fc04 <_Balloc>
 800fe32:	2201      	movs	r2, #1
 800fe34:	6144      	str	r4, [r0, #20]
 800fe36:	6102      	str	r2, [r0, #16]
 800fe38:	bd10      	pop	{r4, pc}

0800fe3a <__multiply>:
 800fe3a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe3e:	4614      	mov	r4, r2
 800fe40:	690a      	ldr	r2, [r1, #16]
 800fe42:	6923      	ldr	r3, [r4, #16]
 800fe44:	429a      	cmp	r2, r3
 800fe46:	bfb8      	it	lt
 800fe48:	460b      	movlt	r3, r1
 800fe4a:	4688      	mov	r8, r1
 800fe4c:	bfbc      	itt	lt
 800fe4e:	46a0      	movlt	r8, r4
 800fe50:	461c      	movlt	r4, r3
 800fe52:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800fe56:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800fe5a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fe5e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800fe62:	eb07 0609 	add.w	r6, r7, r9
 800fe66:	42b3      	cmp	r3, r6
 800fe68:	bfb8      	it	lt
 800fe6a:	3101      	addlt	r1, #1
 800fe6c:	f7ff feca 	bl	800fc04 <_Balloc>
 800fe70:	f100 0514 	add.w	r5, r0, #20
 800fe74:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800fe78:	462b      	mov	r3, r5
 800fe7a:	2200      	movs	r2, #0
 800fe7c:	4573      	cmp	r3, lr
 800fe7e:	d316      	bcc.n	800feae <__multiply+0x74>
 800fe80:	f104 0214 	add.w	r2, r4, #20
 800fe84:	f108 0114 	add.w	r1, r8, #20
 800fe88:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800fe8c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800fe90:	9300      	str	r3, [sp, #0]
 800fe92:	9b00      	ldr	r3, [sp, #0]
 800fe94:	9201      	str	r2, [sp, #4]
 800fe96:	4293      	cmp	r3, r2
 800fe98:	d80c      	bhi.n	800feb4 <__multiply+0x7a>
 800fe9a:	2e00      	cmp	r6, #0
 800fe9c:	dd03      	ble.n	800fea6 <__multiply+0x6c>
 800fe9e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d05d      	beq.n	800ff62 <__multiply+0x128>
 800fea6:	6106      	str	r6, [r0, #16]
 800fea8:	b003      	add	sp, #12
 800feaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800feae:	f843 2b04 	str.w	r2, [r3], #4
 800feb2:	e7e3      	b.n	800fe7c <__multiply+0x42>
 800feb4:	f8b2 b000 	ldrh.w	fp, [r2]
 800feb8:	f1bb 0f00 	cmp.w	fp, #0
 800febc:	d023      	beq.n	800ff06 <__multiply+0xcc>
 800febe:	4689      	mov	r9, r1
 800fec0:	46ac      	mov	ip, r5
 800fec2:	f04f 0800 	mov.w	r8, #0
 800fec6:	f859 4b04 	ldr.w	r4, [r9], #4
 800feca:	f8dc a000 	ldr.w	sl, [ip]
 800fece:	b2a3      	uxth	r3, r4
 800fed0:	fa1f fa8a 	uxth.w	sl, sl
 800fed4:	fb0b a303 	mla	r3, fp, r3, sl
 800fed8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800fedc:	f8dc 4000 	ldr.w	r4, [ip]
 800fee0:	4443      	add	r3, r8
 800fee2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800fee6:	fb0b 840a 	mla	r4, fp, sl, r8
 800feea:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800feee:	46e2      	mov	sl, ip
 800fef0:	b29b      	uxth	r3, r3
 800fef2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800fef6:	454f      	cmp	r7, r9
 800fef8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800fefc:	f84a 3b04 	str.w	r3, [sl], #4
 800ff00:	d82b      	bhi.n	800ff5a <__multiply+0x120>
 800ff02:	f8cc 8004 	str.w	r8, [ip, #4]
 800ff06:	9b01      	ldr	r3, [sp, #4]
 800ff08:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800ff0c:	3204      	adds	r2, #4
 800ff0e:	f1ba 0f00 	cmp.w	sl, #0
 800ff12:	d020      	beq.n	800ff56 <__multiply+0x11c>
 800ff14:	682b      	ldr	r3, [r5, #0]
 800ff16:	4689      	mov	r9, r1
 800ff18:	46a8      	mov	r8, r5
 800ff1a:	f04f 0b00 	mov.w	fp, #0
 800ff1e:	f8b9 c000 	ldrh.w	ip, [r9]
 800ff22:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800ff26:	fb0a 440c 	mla	r4, sl, ip, r4
 800ff2a:	445c      	add	r4, fp
 800ff2c:	46c4      	mov	ip, r8
 800ff2e:	b29b      	uxth	r3, r3
 800ff30:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ff34:	f84c 3b04 	str.w	r3, [ip], #4
 800ff38:	f859 3b04 	ldr.w	r3, [r9], #4
 800ff3c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800ff40:	0c1b      	lsrs	r3, r3, #16
 800ff42:	fb0a b303 	mla	r3, sl, r3, fp
 800ff46:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800ff4a:	454f      	cmp	r7, r9
 800ff4c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800ff50:	d805      	bhi.n	800ff5e <__multiply+0x124>
 800ff52:	f8c8 3004 	str.w	r3, [r8, #4]
 800ff56:	3504      	adds	r5, #4
 800ff58:	e79b      	b.n	800fe92 <__multiply+0x58>
 800ff5a:	46d4      	mov	ip, sl
 800ff5c:	e7b3      	b.n	800fec6 <__multiply+0x8c>
 800ff5e:	46e0      	mov	r8, ip
 800ff60:	e7dd      	b.n	800ff1e <__multiply+0xe4>
 800ff62:	3e01      	subs	r6, #1
 800ff64:	e799      	b.n	800fe9a <__multiply+0x60>
	...

0800ff68 <__pow5mult>:
 800ff68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ff6c:	4615      	mov	r5, r2
 800ff6e:	f012 0203 	ands.w	r2, r2, #3
 800ff72:	4606      	mov	r6, r0
 800ff74:	460f      	mov	r7, r1
 800ff76:	d007      	beq.n	800ff88 <__pow5mult+0x20>
 800ff78:	3a01      	subs	r2, #1
 800ff7a:	4c21      	ldr	r4, [pc, #132]	; (8010000 <__pow5mult+0x98>)
 800ff7c:	2300      	movs	r3, #0
 800ff7e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ff82:	f7ff fe8a 	bl	800fc9a <__multadd>
 800ff86:	4607      	mov	r7, r0
 800ff88:	10ad      	asrs	r5, r5, #2
 800ff8a:	d035      	beq.n	800fff8 <__pow5mult+0x90>
 800ff8c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ff8e:	b93c      	cbnz	r4, 800ffa0 <__pow5mult+0x38>
 800ff90:	2010      	movs	r0, #16
 800ff92:	f7fd f831 	bl	800cff8 <malloc>
 800ff96:	6270      	str	r0, [r6, #36]	; 0x24
 800ff98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ff9c:	6004      	str	r4, [r0, #0]
 800ff9e:	60c4      	str	r4, [r0, #12]
 800ffa0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ffa4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ffa8:	b94c      	cbnz	r4, 800ffbe <__pow5mult+0x56>
 800ffaa:	f240 2171 	movw	r1, #625	; 0x271
 800ffae:	4630      	mov	r0, r6
 800ffb0:	f7ff ff3a 	bl	800fe28 <__i2b>
 800ffb4:	2300      	movs	r3, #0
 800ffb6:	f8c8 0008 	str.w	r0, [r8, #8]
 800ffba:	4604      	mov	r4, r0
 800ffbc:	6003      	str	r3, [r0, #0]
 800ffbe:	f04f 0800 	mov.w	r8, #0
 800ffc2:	07eb      	lsls	r3, r5, #31
 800ffc4:	d50a      	bpl.n	800ffdc <__pow5mult+0x74>
 800ffc6:	4639      	mov	r1, r7
 800ffc8:	4622      	mov	r2, r4
 800ffca:	4630      	mov	r0, r6
 800ffcc:	f7ff ff35 	bl	800fe3a <__multiply>
 800ffd0:	4639      	mov	r1, r7
 800ffd2:	4681      	mov	r9, r0
 800ffd4:	4630      	mov	r0, r6
 800ffd6:	f7ff fe49 	bl	800fc6c <_Bfree>
 800ffda:	464f      	mov	r7, r9
 800ffdc:	106d      	asrs	r5, r5, #1
 800ffde:	d00b      	beq.n	800fff8 <__pow5mult+0x90>
 800ffe0:	6820      	ldr	r0, [r4, #0]
 800ffe2:	b938      	cbnz	r0, 800fff4 <__pow5mult+0x8c>
 800ffe4:	4622      	mov	r2, r4
 800ffe6:	4621      	mov	r1, r4
 800ffe8:	4630      	mov	r0, r6
 800ffea:	f7ff ff26 	bl	800fe3a <__multiply>
 800ffee:	6020      	str	r0, [r4, #0]
 800fff0:	f8c0 8000 	str.w	r8, [r0]
 800fff4:	4604      	mov	r4, r0
 800fff6:	e7e4      	b.n	800ffc2 <__pow5mult+0x5a>
 800fff8:	4638      	mov	r0, r7
 800fffa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fffe:	bf00      	nop
 8010000:	08014040 	.word	0x08014040

08010004 <__lshift>:
 8010004:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010008:	460c      	mov	r4, r1
 801000a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801000e:	6923      	ldr	r3, [r4, #16]
 8010010:	6849      	ldr	r1, [r1, #4]
 8010012:	eb0a 0903 	add.w	r9, sl, r3
 8010016:	68a3      	ldr	r3, [r4, #8]
 8010018:	4607      	mov	r7, r0
 801001a:	4616      	mov	r6, r2
 801001c:	f109 0501 	add.w	r5, r9, #1
 8010020:	42ab      	cmp	r3, r5
 8010022:	db32      	blt.n	801008a <__lshift+0x86>
 8010024:	4638      	mov	r0, r7
 8010026:	f7ff fded 	bl	800fc04 <_Balloc>
 801002a:	2300      	movs	r3, #0
 801002c:	4680      	mov	r8, r0
 801002e:	f100 0114 	add.w	r1, r0, #20
 8010032:	461a      	mov	r2, r3
 8010034:	4553      	cmp	r3, sl
 8010036:	db2b      	blt.n	8010090 <__lshift+0x8c>
 8010038:	6920      	ldr	r0, [r4, #16]
 801003a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801003e:	f104 0314 	add.w	r3, r4, #20
 8010042:	f016 021f 	ands.w	r2, r6, #31
 8010046:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801004a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801004e:	d025      	beq.n	801009c <__lshift+0x98>
 8010050:	f1c2 0e20 	rsb	lr, r2, #32
 8010054:	2000      	movs	r0, #0
 8010056:	681e      	ldr	r6, [r3, #0]
 8010058:	468a      	mov	sl, r1
 801005a:	4096      	lsls	r6, r2
 801005c:	4330      	orrs	r0, r6
 801005e:	f84a 0b04 	str.w	r0, [sl], #4
 8010062:	f853 0b04 	ldr.w	r0, [r3], #4
 8010066:	459c      	cmp	ip, r3
 8010068:	fa20 f00e 	lsr.w	r0, r0, lr
 801006c:	d814      	bhi.n	8010098 <__lshift+0x94>
 801006e:	6048      	str	r0, [r1, #4]
 8010070:	b108      	cbz	r0, 8010076 <__lshift+0x72>
 8010072:	f109 0502 	add.w	r5, r9, #2
 8010076:	3d01      	subs	r5, #1
 8010078:	4638      	mov	r0, r7
 801007a:	f8c8 5010 	str.w	r5, [r8, #16]
 801007e:	4621      	mov	r1, r4
 8010080:	f7ff fdf4 	bl	800fc6c <_Bfree>
 8010084:	4640      	mov	r0, r8
 8010086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801008a:	3101      	adds	r1, #1
 801008c:	005b      	lsls	r3, r3, #1
 801008e:	e7c7      	b.n	8010020 <__lshift+0x1c>
 8010090:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8010094:	3301      	adds	r3, #1
 8010096:	e7cd      	b.n	8010034 <__lshift+0x30>
 8010098:	4651      	mov	r1, sl
 801009a:	e7dc      	b.n	8010056 <__lshift+0x52>
 801009c:	3904      	subs	r1, #4
 801009e:	f853 2b04 	ldr.w	r2, [r3], #4
 80100a2:	f841 2f04 	str.w	r2, [r1, #4]!
 80100a6:	459c      	cmp	ip, r3
 80100a8:	d8f9      	bhi.n	801009e <__lshift+0x9a>
 80100aa:	e7e4      	b.n	8010076 <__lshift+0x72>

080100ac <__mcmp>:
 80100ac:	6903      	ldr	r3, [r0, #16]
 80100ae:	690a      	ldr	r2, [r1, #16]
 80100b0:	1a9b      	subs	r3, r3, r2
 80100b2:	b530      	push	{r4, r5, lr}
 80100b4:	d10c      	bne.n	80100d0 <__mcmp+0x24>
 80100b6:	0092      	lsls	r2, r2, #2
 80100b8:	3014      	adds	r0, #20
 80100ba:	3114      	adds	r1, #20
 80100bc:	1884      	adds	r4, r0, r2
 80100be:	4411      	add	r1, r2
 80100c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80100c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80100c8:	4295      	cmp	r5, r2
 80100ca:	d003      	beq.n	80100d4 <__mcmp+0x28>
 80100cc:	d305      	bcc.n	80100da <__mcmp+0x2e>
 80100ce:	2301      	movs	r3, #1
 80100d0:	4618      	mov	r0, r3
 80100d2:	bd30      	pop	{r4, r5, pc}
 80100d4:	42a0      	cmp	r0, r4
 80100d6:	d3f3      	bcc.n	80100c0 <__mcmp+0x14>
 80100d8:	e7fa      	b.n	80100d0 <__mcmp+0x24>
 80100da:	f04f 33ff 	mov.w	r3, #4294967295
 80100de:	e7f7      	b.n	80100d0 <__mcmp+0x24>

080100e0 <__mdiff>:
 80100e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80100e4:	460d      	mov	r5, r1
 80100e6:	4607      	mov	r7, r0
 80100e8:	4611      	mov	r1, r2
 80100ea:	4628      	mov	r0, r5
 80100ec:	4614      	mov	r4, r2
 80100ee:	f7ff ffdd 	bl	80100ac <__mcmp>
 80100f2:	1e06      	subs	r6, r0, #0
 80100f4:	d108      	bne.n	8010108 <__mdiff+0x28>
 80100f6:	4631      	mov	r1, r6
 80100f8:	4638      	mov	r0, r7
 80100fa:	f7ff fd83 	bl	800fc04 <_Balloc>
 80100fe:	2301      	movs	r3, #1
 8010100:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8010104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010108:	bfa4      	itt	ge
 801010a:	4623      	movge	r3, r4
 801010c:	462c      	movge	r4, r5
 801010e:	4638      	mov	r0, r7
 8010110:	6861      	ldr	r1, [r4, #4]
 8010112:	bfa6      	itte	ge
 8010114:	461d      	movge	r5, r3
 8010116:	2600      	movge	r6, #0
 8010118:	2601      	movlt	r6, #1
 801011a:	f7ff fd73 	bl	800fc04 <_Balloc>
 801011e:	692b      	ldr	r3, [r5, #16]
 8010120:	60c6      	str	r6, [r0, #12]
 8010122:	6926      	ldr	r6, [r4, #16]
 8010124:	f105 0914 	add.w	r9, r5, #20
 8010128:	f104 0214 	add.w	r2, r4, #20
 801012c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8010130:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8010134:	f100 0514 	add.w	r5, r0, #20
 8010138:	f04f 0e00 	mov.w	lr, #0
 801013c:	f852 ab04 	ldr.w	sl, [r2], #4
 8010140:	f859 4b04 	ldr.w	r4, [r9], #4
 8010144:	fa1e f18a 	uxtah	r1, lr, sl
 8010148:	b2a3      	uxth	r3, r4
 801014a:	1ac9      	subs	r1, r1, r3
 801014c:	0c23      	lsrs	r3, r4, #16
 801014e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8010152:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8010156:	b289      	uxth	r1, r1
 8010158:	ea4f 4e23 	mov.w	lr, r3, asr #16
 801015c:	45c8      	cmp	r8, r9
 801015e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8010162:	4694      	mov	ip, r2
 8010164:	f845 3b04 	str.w	r3, [r5], #4
 8010168:	d8e8      	bhi.n	801013c <__mdiff+0x5c>
 801016a:	45bc      	cmp	ip, r7
 801016c:	d304      	bcc.n	8010178 <__mdiff+0x98>
 801016e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8010172:	b183      	cbz	r3, 8010196 <__mdiff+0xb6>
 8010174:	6106      	str	r6, [r0, #16]
 8010176:	e7c5      	b.n	8010104 <__mdiff+0x24>
 8010178:	f85c 1b04 	ldr.w	r1, [ip], #4
 801017c:	fa1e f381 	uxtah	r3, lr, r1
 8010180:	141a      	asrs	r2, r3, #16
 8010182:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010186:	b29b      	uxth	r3, r3
 8010188:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801018c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8010190:	f845 3b04 	str.w	r3, [r5], #4
 8010194:	e7e9      	b.n	801016a <__mdiff+0x8a>
 8010196:	3e01      	subs	r6, #1
 8010198:	e7e9      	b.n	801016e <__mdiff+0x8e>
	...

0801019c <__ulp>:
 801019c:	4b12      	ldr	r3, [pc, #72]	; (80101e8 <__ulp+0x4c>)
 801019e:	ee10 2a90 	vmov	r2, s1
 80101a2:	401a      	ands	r2, r3
 80101a4:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	dd04      	ble.n	80101b6 <__ulp+0x1a>
 80101ac:	2000      	movs	r0, #0
 80101ae:	4619      	mov	r1, r3
 80101b0:	ec41 0b10 	vmov	d0, r0, r1
 80101b4:	4770      	bx	lr
 80101b6:	425b      	negs	r3, r3
 80101b8:	151b      	asrs	r3, r3, #20
 80101ba:	2b13      	cmp	r3, #19
 80101bc:	f04f 0000 	mov.w	r0, #0
 80101c0:	f04f 0100 	mov.w	r1, #0
 80101c4:	dc04      	bgt.n	80101d0 <__ulp+0x34>
 80101c6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80101ca:	fa42 f103 	asr.w	r1, r2, r3
 80101ce:	e7ef      	b.n	80101b0 <__ulp+0x14>
 80101d0:	3b14      	subs	r3, #20
 80101d2:	2b1e      	cmp	r3, #30
 80101d4:	f04f 0201 	mov.w	r2, #1
 80101d8:	bfda      	itte	le
 80101da:	f1c3 031f 	rsble	r3, r3, #31
 80101de:	fa02 f303 	lslle.w	r3, r2, r3
 80101e2:	4613      	movgt	r3, r2
 80101e4:	4618      	mov	r0, r3
 80101e6:	e7e3      	b.n	80101b0 <__ulp+0x14>
 80101e8:	7ff00000 	.word	0x7ff00000

080101ec <__b2d>:
 80101ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80101ee:	6905      	ldr	r5, [r0, #16]
 80101f0:	f100 0714 	add.w	r7, r0, #20
 80101f4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80101f8:	1f2e      	subs	r6, r5, #4
 80101fa:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80101fe:	4620      	mov	r0, r4
 8010200:	f7ff fdc4 	bl	800fd8c <__hi0bits>
 8010204:	f1c0 0320 	rsb	r3, r0, #32
 8010208:	280a      	cmp	r0, #10
 801020a:	600b      	str	r3, [r1, #0]
 801020c:	f8df c074 	ldr.w	ip, [pc, #116]	; 8010284 <__b2d+0x98>
 8010210:	dc14      	bgt.n	801023c <__b2d+0x50>
 8010212:	f1c0 0e0b 	rsb	lr, r0, #11
 8010216:	fa24 f10e 	lsr.w	r1, r4, lr
 801021a:	42b7      	cmp	r7, r6
 801021c:	ea41 030c 	orr.w	r3, r1, ip
 8010220:	bf34      	ite	cc
 8010222:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8010226:	2100      	movcs	r1, #0
 8010228:	3015      	adds	r0, #21
 801022a:	fa04 f000 	lsl.w	r0, r4, r0
 801022e:	fa21 f10e 	lsr.w	r1, r1, lr
 8010232:	ea40 0201 	orr.w	r2, r0, r1
 8010236:	ec43 2b10 	vmov	d0, r2, r3
 801023a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801023c:	42b7      	cmp	r7, r6
 801023e:	bf3a      	itte	cc
 8010240:	f1a5 0608 	subcc.w	r6, r5, #8
 8010244:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8010248:	2100      	movcs	r1, #0
 801024a:	380b      	subs	r0, #11
 801024c:	d015      	beq.n	801027a <__b2d+0x8e>
 801024e:	4084      	lsls	r4, r0
 8010250:	f1c0 0520 	rsb	r5, r0, #32
 8010254:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8010258:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 801025c:	42be      	cmp	r6, r7
 801025e:	fa21 fc05 	lsr.w	ip, r1, r5
 8010262:	ea44 030c 	orr.w	r3, r4, ip
 8010266:	bf8c      	ite	hi
 8010268:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801026c:	2400      	movls	r4, #0
 801026e:	fa01 f000 	lsl.w	r0, r1, r0
 8010272:	40ec      	lsrs	r4, r5
 8010274:	ea40 0204 	orr.w	r2, r0, r4
 8010278:	e7dd      	b.n	8010236 <__b2d+0x4a>
 801027a:	ea44 030c 	orr.w	r3, r4, ip
 801027e:	460a      	mov	r2, r1
 8010280:	e7d9      	b.n	8010236 <__b2d+0x4a>
 8010282:	bf00      	nop
 8010284:	3ff00000 	.word	0x3ff00000

08010288 <__d2b>:
 8010288:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801028c:	460e      	mov	r6, r1
 801028e:	2101      	movs	r1, #1
 8010290:	ec59 8b10 	vmov	r8, r9, d0
 8010294:	4615      	mov	r5, r2
 8010296:	f7ff fcb5 	bl	800fc04 <_Balloc>
 801029a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801029e:	4607      	mov	r7, r0
 80102a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80102a4:	bb34      	cbnz	r4, 80102f4 <__d2b+0x6c>
 80102a6:	9301      	str	r3, [sp, #4]
 80102a8:	f1b8 0300 	subs.w	r3, r8, #0
 80102ac:	d027      	beq.n	80102fe <__d2b+0x76>
 80102ae:	a802      	add	r0, sp, #8
 80102b0:	f840 3d08 	str.w	r3, [r0, #-8]!
 80102b4:	f7ff fd89 	bl	800fdca <__lo0bits>
 80102b8:	9900      	ldr	r1, [sp, #0]
 80102ba:	b1f0      	cbz	r0, 80102fa <__d2b+0x72>
 80102bc:	9a01      	ldr	r2, [sp, #4]
 80102be:	f1c0 0320 	rsb	r3, r0, #32
 80102c2:	fa02 f303 	lsl.w	r3, r2, r3
 80102c6:	430b      	orrs	r3, r1
 80102c8:	40c2      	lsrs	r2, r0
 80102ca:	617b      	str	r3, [r7, #20]
 80102cc:	9201      	str	r2, [sp, #4]
 80102ce:	9b01      	ldr	r3, [sp, #4]
 80102d0:	61bb      	str	r3, [r7, #24]
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	bf14      	ite	ne
 80102d6:	2102      	movne	r1, #2
 80102d8:	2101      	moveq	r1, #1
 80102da:	6139      	str	r1, [r7, #16]
 80102dc:	b1c4      	cbz	r4, 8010310 <__d2b+0x88>
 80102de:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80102e2:	4404      	add	r4, r0
 80102e4:	6034      	str	r4, [r6, #0]
 80102e6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80102ea:	6028      	str	r0, [r5, #0]
 80102ec:	4638      	mov	r0, r7
 80102ee:	b003      	add	sp, #12
 80102f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80102f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80102f8:	e7d5      	b.n	80102a6 <__d2b+0x1e>
 80102fa:	6179      	str	r1, [r7, #20]
 80102fc:	e7e7      	b.n	80102ce <__d2b+0x46>
 80102fe:	a801      	add	r0, sp, #4
 8010300:	f7ff fd63 	bl	800fdca <__lo0bits>
 8010304:	9b01      	ldr	r3, [sp, #4]
 8010306:	617b      	str	r3, [r7, #20]
 8010308:	2101      	movs	r1, #1
 801030a:	6139      	str	r1, [r7, #16]
 801030c:	3020      	adds	r0, #32
 801030e:	e7e5      	b.n	80102dc <__d2b+0x54>
 8010310:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8010314:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010318:	6030      	str	r0, [r6, #0]
 801031a:	6918      	ldr	r0, [r3, #16]
 801031c:	f7ff fd36 	bl	800fd8c <__hi0bits>
 8010320:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8010324:	e7e1      	b.n	80102ea <__d2b+0x62>

08010326 <__ratio>:
 8010326:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801032a:	4688      	mov	r8, r1
 801032c:	4669      	mov	r1, sp
 801032e:	4681      	mov	r9, r0
 8010330:	f7ff ff5c 	bl	80101ec <__b2d>
 8010334:	a901      	add	r1, sp, #4
 8010336:	4640      	mov	r0, r8
 8010338:	ec57 6b10 	vmov	r6, r7, d0
 801033c:	f7ff ff56 	bl	80101ec <__b2d>
 8010340:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010344:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8010348:	eba3 0c02 	sub.w	ip, r3, r2
 801034c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8010350:	1a9b      	subs	r3, r3, r2
 8010352:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8010356:	ec5b ab10 	vmov	sl, fp, d0
 801035a:	2b00      	cmp	r3, #0
 801035c:	bfce      	itee	gt
 801035e:	463a      	movgt	r2, r7
 8010360:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010364:	465a      	movle	r2, fp
 8010366:	4659      	mov	r1, fp
 8010368:	463d      	mov	r5, r7
 801036a:	bfd4      	ite	le
 801036c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8010370:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8010374:	4630      	mov	r0, r6
 8010376:	ee10 2a10 	vmov	r2, s0
 801037a:	460b      	mov	r3, r1
 801037c:	4629      	mov	r1, r5
 801037e:	f7f0 fa75 	bl	800086c <__aeabi_ddiv>
 8010382:	ec41 0b10 	vmov	d0, r0, r1
 8010386:	b003      	add	sp, #12
 8010388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801038c <__copybits>:
 801038c:	3901      	subs	r1, #1
 801038e:	b510      	push	{r4, lr}
 8010390:	1149      	asrs	r1, r1, #5
 8010392:	6914      	ldr	r4, [r2, #16]
 8010394:	3101      	adds	r1, #1
 8010396:	f102 0314 	add.w	r3, r2, #20
 801039a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801039e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80103a2:	42a3      	cmp	r3, r4
 80103a4:	4602      	mov	r2, r0
 80103a6:	d303      	bcc.n	80103b0 <__copybits+0x24>
 80103a8:	2300      	movs	r3, #0
 80103aa:	428a      	cmp	r2, r1
 80103ac:	d305      	bcc.n	80103ba <__copybits+0x2e>
 80103ae:	bd10      	pop	{r4, pc}
 80103b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80103b4:	f840 2b04 	str.w	r2, [r0], #4
 80103b8:	e7f3      	b.n	80103a2 <__copybits+0x16>
 80103ba:	f842 3b04 	str.w	r3, [r2], #4
 80103be:	e7f4      	b.n	80103aa <__copybits+0x1e>

080103c0 <__any_on>:
 80103c0:	f100 0214 	add.w	r2, r0, #20
 80103c4:	6900      	ldr	r0, [r0, #16]
 80103c6:	114b      	asrs	r3, r1, #5
 80103c8:	4298      	cmp	r0, r3
 80103ca:	b510      	push	{r4, lr}
 80103cc:	db11      	blt.n	80103f2 <__any_on+0x32>
 80103ce:	dd0a      	ble.n	80103e6 <__any_on+0x26>
 80103d0:	f011 011f 	ands.w	r1, r1, #31
 80103d4:	d007      	beq.n	80103e6 <__any_on+0x26>
 80103d6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80103da:	fa24 f001 	lsr.w	r0, r4, r1
 80103de:	fa00 f101 	lsl.w	r1, r0, r1
 80103e2:	428c      	cmp	r4, r1
 80103e4:	d10b      	bne.n	80103fe <__any_on+0x3e>
 80103e6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80103ea:	4293      	cmp	r3, r2
 80103ec:	d803      	bhi.n	80103f6 <__any_on+0x36>
 80103ee:	2000      	movs	r0, #0
 80103f0:	bd10      	pop	{r4, pc}
 80103f2:	4603      	mov	r3, r0
 80103f4:	e7f7      	b.n	80103e6 <__any_on+0x26>
 80103f6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80103fa:	2900      	cmp	r1, #0
 80103fc:	d0f5      	beq.n	80103ea <__any_on+0x2a>
 80103fe:	2001      	movs	r0, #1
 8010400:	e7f6      	b.n	80103f0 <__any_on+0x30>

08010402 <_calloc_r>:
 8010402:	b538      	push	{r3, r4, r5, lr}
 8010404:	fb02 f401 	mul.w	r4, r2, r1
 8010408:	4621      	mov	r1, r4
 801040a:	f7fc fe5f 	bl	800d0cc <_malloc_r>
 801040e:	4605      	mov	r5, r0
 8010410:	b118      	cbz	r0, 801041a <_calloc_r+0x18>
 8010412:	4622      	mov	r2, r4
 8010414:	2100      	movs	r1, #0
 8010416:	f7fc fe02 	bl	800d01e <memset>
 801041a:	4628      	mov	r0, r5
 801041c:	bd38      	pop	{r3, r4, r5, pc}

0801041e <__ssputs_r>:
 801041e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010422:	688e      	ldr	r6, [r1, #8]
 8010424:	429e      	cmp	r6, r3
 8010426:	4682      	mov	sl, r0
 8010428:	460c      	mov	r4, r1
 801042a:	4690      	mov	r8, r2
 801042c:	4699      	mov	r9, r3
 801042e:	d837      	bhi.n	80104a0 <__ssputs_r+0x82>
 8010430:	898a      	ldrh	r2, [r1, #12]
 8010432:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010436:	d031      	beq.n	801049c <__ssputs_r+0x7e>
 8010438:	6825      	ldr	r5, [r4, #0]
 801043a:	6909      	ldr	r1, [r1, #16]
 801043c:	1a6f      	subs	r7, r5, r1
 801043e:	6965      	ldr	r5, [r4, #20]
 8010440:	2302      	movs	r3, #2
 8010442:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010446:	fb95 f5f3 	sdiv	r5, r5, r3
 801044a:	f109 0301 	add.w	r3, r9, #1
 801044e:	443b      	add	r3, r7
 8010450:	429d      	cmp	r5, r3
 8010452:	bf38      	it	cc
 8010454:	461d      	movcc	r5, r3
 8010456:	0553      	lsls	r3, r2, #21
 8010458:	d530      	bpl.n	80104bc <__ssputs_r+0x9e>
 801045a:	4629      	mov	r1, r5
 801045c:	f7fc fe36 	bl	800d0cc <_malloc_r>
 8010460:	4606      	mov	r6, r0
 8010462:	b950      	cbnz	r0, 801047a <__ssputs_r+0x5c>
 8010464:	230c      	movs	r3, #12
 8010466:	f8ca 3000 	str.w	r3, [sl]
 801046a:	89a3      	ldrh	r3, [r4, #12]
 801046c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010470:	81a3      	strh	r3, [r4, #12]
 8010472:	f04f 30ff 	mov.w	r0, #4294967295
 8010476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801047a:	463a      	mov	r2, r7
 801047c:	6921      	ldr	r1, [r4, #16]
 801047e:	f7fc fdc3 	bl	800d008 <memcpy>
 8010482:	89a3      	ldrh	r3, [r4, #12]
 8010484:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010488:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801048c:	81a3      	strh	r3, [r4, #12]
 801048e:	6126      	str	r6, [r4, #16]
 8010490:	6165      	str	r5, [r4, #20]
 8010492:	443e      	add	r6, r7
 8010494:	1bed      	subs	r5, r5, r7
 8010496:	6026      	str	r6, [r4, #0]
 8010498:	60a5      	str	r5, [r4, #8]
 801049a:	464e      	mov	r6, r9
 801049c:	454e      	cmp	r6, r9
 801049e:	d900      	bls.n	80104a2 <__ssputs_r+0x84>
 80104a0:	464e      	mov	r6, r9
 80104a2:	4632      	mov	r2, r6
 80104a4:	4641      	mov	r1, r8
 80104a6:	6820      	ldr	r0, [r4, #0]
 80104a8:	f000 f92b 	bl	8010702 <memmove>
 80104ac:	68a3      	ldr	r3, [r4, #8]
 80104ae:	1b9b      	subs	r3, r3, r6
 80104b0:	60a3      	str	r3, [r4, #8]
 80104b2:	6823      	ldr	r3, [r4, #0]
 80104b4:	441e      	add	r6, r3
 80104b6:	6026      	str	r6, [r4, #0]
 80104b8:	2000      	movs	r0, #0
 80104ba:	e7dc      	b.n	8010476 <__ssputs_r+0x58>
 80104bc:	462a      	mov	r2, r5
 80104be:	f000 f939 	bl	8010734 <_realloc_r>
 80104c2:	4606      	mov	r6, r0
 80104c4:	2800      	cmp	r0, #0
 80104c6:	d1e2      	bne.n	801048e <__ssputs_r+0x70>
 80104c8:	6921      	ldr	r1, [r4, #16]
 80104ca:	4650      	mov	r0, sl
 80104cc:	f7fc fdb0 	bl	800d030 <_free_r>
 80104d0:	e7c8      	b.n	8010464 <__ssputs_r+0x46>
	...

080104d4 <_svfiprintf_r>:
 80104d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104d8:	461d      	mov	r5, r3
 80104da:	898b      	ldrh	r3, [r1, #12]
 80104dc:	061f      	lsls	r7, r3, #24
 80104de:	b09d      	sub	sp, #116	; 0x74
 80104e0:	4680      	mov	r8, r0
 80104e2:	460c      	mov	r4, r1
 80104e4:	4616      	mov	r6, r2
 80104e6:	d50f      	bpl.n	8010508 <_svfiprintf_r+0x34>
 80104e8:	690b      	ldr	r3, [r1, #16]
 80104ea:	b96b      	cbnz	r3, 8010508 <_svfiprintf_r+0x34>
 80104ec:	2140      	movs	r1, #64	; 0x40
 80104ee:	f7fc fded 	bl	800d0cc <_malloc_r>
 80104f2:	6020      	str	r0, [r4, #0]
 80104f4:	6120      	str	r0, [r4, #16]
 80104f6:	b928      	cbnz	r0, 8010504 <_svfiprintf_r+0x30>
 80104f8:	230c      	movs	r3, #12
 80104fa:	f8c8 3000 	str.w	r3, [r8]
 80104fe:	f04f 30ff 	mov.w	r0, #4294967295
 8010502:	e0c8      	b.n	8010696 <_svfiprintf_r+0x1c2>
 8010504:	2340      	movs	r3, #64	; 0x40
 8010506:	6163      	str	r3, [r4, #20]
 8010508:	2300      	movs	r3, #0
 801050a:	9309      	str	r3, [sp, #36]	; 0x24
 801050c:	2320      	movs	r3, #32
 801050e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010512:	2330      	movs	r3, #48	; 0x30
 8010514:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010518:	9503      	str	r5, [sp, #12]
 801051a:	f04f 0b01 	mov.w	fp, #1
 801051e:	4637      	mov	r7, r6
 8010520:	463d      	mov	r5, r7
 8010522:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010526:	b10b      	cbz	r3, 801052c <_svfiprintf_r+0x58>
 8010528:	2b25      	cmp	r3, #37	; 0x25
 801052a:	d13e      	bne.n	80105aa <_svfiprintf_r+0xd6>
 801052c:	ebb7 0a06 	subs.w	sl, r7, r6
 8010530:	d00b      	beq.n	801054a <_svfiprintf_r+0x76>
 8010532:	4653      	mov	r3, sl
 8010534:	4632      	mov	r2, r6
 8010536:	4621      	mov	r1, r4
 8010538:	4640      	mov	r0, r8
 801053a:	f7ff ff70 	bl	801041e <__ssputs_r>
 801053e:	3001      	adds	r0, #1
 8010540:	f000 80a4 	beq.w	801068c <_svfiprintf_r+0x1b8>
 8010544:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010546:	4453      	add	r3, sl
 8010548:	9309      	str	r3, [sp, #36]	; 0x24
 801054a:	783b      	ldrb	r3, [r7, #0]
 801054c:	2b00      	cmp	r3, #0
 801054e:	f000 809d 	beq.w	801068c <_svfiprintf_r+0x1b8>
 8010552:	2300      	movs	r3, #0
 8010554:	f04f 32ff 	mov.w	r2, #4294967295
 8010558:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801055c:	9304      	str	r3, [sp, #16]
 801055e:	9307      	str	r3, [sp, #28]
 8010560:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010564:	931a      	str	r3, [sp, #104]	; 0x68
 8010566:	462f      	mov	r7, r5
 8010568:	2205      	movs	r2, #5
 801056a:	f817 1b01 	ldrb.w	r1, [r7], #1
 801056e:	4850      	ldr	r0, [pc, #320]	; (80106b0 <_svfiprintf_r+0x1dc>)
 8010570:	f7ef fe46 	bl	8000200 <memchr>
 8010574:	9b04      	ldr	r3, [sp, #16]
 8010576:	b9d0      	cbnz	r0, 80105ae <_svfiprintf_r+0xda>
 8010578:	06d9      	lsls	r1, r3, #27
 801057a:	bf44      	itt	mi
 801057c:	2220      	movmi	r2, #32
 801057e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8010582:	071a      	lsls	r2, r3, #28
 8010584:	bf44      	itt	mi
 8010586:	222b      	movmi	r2, #43	; 0x2b
 8010588:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801058c:	782a      	ldrb	r2, [r5, #0]
 801058e:	2a2a      	cmp	r2, #42	; 0x2a
 8010590:	d015      	beq.n	80105be <_svfiprintf_r+0xea>
 8010592:	9a07      	ldr	r2, [sp, #28]
 8010594:	462f      	mov	r7, r5
 8010596:	2000      	movs	r0, #0
 8010598:	250a      	movs	r5, #10
 801059a:	4639      	mov	r1, r7
 801059c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80105a0:	3b30      	subs	r3, #48	; 0x30
 80105a2:	2b09      	cmp	r3, #9
 80105a4:	d94d      	bls.n	8010642 <_svfiprintf_r+0x16e>
 80105a6:	b1b8      	cbz	r0, 80105d8 <_svfiprintf_r+0x104>
 80105a8:	e00f      	b.n	80105ca <_svfiprintf_r+0xf6>
 80105aa:	462f      	mov	r7, r5
 80105ac:	e7b8      	b.n	8010520 <_svfiprintf_r+0x4c>
 80105ae:	4a40      	ldr	r2, [pc, #256]	; (80106b0 <_svfiprintf_r+0x1dc>)
 80105b0:	1a80      	subs	r0, r0, r2
 80105b2:	fa0b f000 	lsl.w	r0, fp, r0
 80105b6:	4318      	orrs	r0, r3
 80105b8:	9004      	str	r0, [sp, #16]
 80105ba:	463d      	mov	r5, r7
 80105bc:	e7d3      	b.n	8010566 <_svfiprintf_r+0x92>
 80105be:	9a03      	ldr	r2, [sp, #12]
 80105c0:	1d11      	adds	r1, r2, #4
 80105c2:	6812      	ldr	r2, [r2, #0]
 80105c4:	9103      	str	r1, [sp, #12]
 80105c6:	2a00      	cmp	r2, #0
 80105c8:	db01      	blt.n	80105ce <_svfiprintf_r+0xfa>
 80105ca:	9207      	str	r2, [sp, #28]
 80105cc:	e004      	b.n	80105d8 <_svfiprintf_r+0x104>
 80105ce:	4252      	negs	r2, r2
 80105d0:	f043 0302 	orr.w	r3, r3, #2
 80105d4:	9207      	str	r2, [sp, #28]
 80105d6:	9304      	str	r3, [sp, #16]
 80105d8:	783b      	ldrb	r3, [r7, #0]
 80105da:	2b2e      	cmp	r3, #46	; 0x2e
 80105dc:	d10c      	bne.n	80105f8 <_svfiprintf_r+0x124>
 80105de:	787b      	ldrb	r3, [r7, #1]
 80105e0:	2b2a      	cmp	r3, #42	; 0x2a
 80105e2:	d133      	bne.n	801064c <_svfiprintf_r+0x178>
 80105e4:	9b03      	ldr	r3, [sp, #12]
 80105e6:	1d1a      	adds	r2, r3, #4
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	9203      	str	r2, [sp, #12]
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	bfb8      	it	lt
 80105f0:	f04f 33ff 	movlt.w	r3, #4294967295
 80105f4:	3702      	adds	r7, #2
 80105f6:	9305      	str	r3, [sp, #20]
 80105f8:	4d2e      	ldr	r5, [pc, #184]	; (80106b4 <_svfiprintf_r+0x1e0>)
 80105fa:	7839      	ldrb	r1, [r7, #0]
 80105fc:	2203      	movs	r2, #3
 80105fe:	4628      	mov	r0, r5
 8010600:	f7ef fdfe 	bl	8000200 <memchr>
 8010604:	b138      	cbz	r0, 8010616 <_svfiprintf_r+0x142>
 8010606:	2340      	movs	r3, #64	; 0x40
 8010608:	1b40      	subs	r0, r0, r5
 801060a:	fa03 f000 	lsl.w	r0, r3, r0
 801060e:	9b04      	ldr	r3, [sp, #16]
 8010610:	4303      	orrs	r3, r0
 8010612:	3701      	adds	r7, #1
 8010614:	9304      	str	r3, [sp, #16]
 8010616:	7839      	ldrb	r1, [r7, #0]
 8010618:	4827      	ldr	r0, [pc, #156]	; (80106b8 <_svfiprintf_r+0x1e4>)
 801061a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801061e:	2206      	movs	r2, #6
 8010620:	1c7e      	adds	r6, r7, #1
 8010622:	f7ef fded 	bl	8000200 <memchr>
 8010626:	2800      	cmp	r0, #0
 8010628:	d038      	beq.n	801069c <_svfiprintf_r+0x1c8>
 801062a:	4b24      	ldr	r3, [pc, #144]	; (80106bc <_svfiprintf_r+0x1e8>)
 801062c:	bb13      	cbnz	r3, 8010674 <_svfiprintf_r+0x1a0>
 801062e:	9b03      	ldr	r3, [sp, #12]
 8010630:	3307      	adds	r3, #7
 8010632:	f023 0307 	bic.w	r3, r3, #7
 8010636:	3308      	adds	r3, #8
 8010638:	9303      	str	r3, [sp, #12]
 801063a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801063c:	444b      	add	r3, r9
 801063e:	9309      	str	r3, [sp, #36]	; 0x24
 8010640:	e76d      	b.n	801051e <_svfiprintf_r+0x4a>
 8010642:	fb05 3202 	mla	r2, r5, r2, r3
 8010646:	2001      	movs	r0, #1
 8010648:	460f      	mov	r7, r1
 801064a:	e7a6      	b.n	801059a <_svfiprintf_r+0xc6>
 801064c:	2300      	movs	r3, #0
 801064e:	3701      	adds	r7, #1
 8010650:	9305      	str	r3, [sp, #20]
 8010652:	4619      	mov	r1, r3
 8010654:	250a      	movs	r5, #10
 8010656:	4638      	mov	r0, r7
 8010658:	f810 2b01 	ldrb.w	r2, [r0], #1
 801065c:	3a30      	subs	r2, #48	; 0x30
 801065e:	2a09      	cmp	r2, #9
 8010660:	d903      	bls.n	801066a <_svfiprintf_r+0x196>
 8010662:	2b00      	cmp	r3, #0
 8010664:	d0c8      	beq.n	80105f8 <_svfiprintf_r+0x124>
 8010666:	9105      	str	r1, [sp, #20]
 8010668:	e7c6      	b.n	80105f8 <_svfiprintf_r+0x124>
 801066a:	fb05 2101 	mla	r1, r5, r1, r2
 801066e:	2301      	movs	r3, #1
 8010670:	4607      	mov	r7, r0
 8010672:	e7f0      	b.n	8010656 <_svfiprintf_r+0x182>
 8010674:	ab03      	add	r3, sp, #12
 8010676:	9300      	str	r3, [sp, #0]
 8010678:	4622      	mov	r2, r4
 801067a:	4b11      	ldr	r3, [pc, #68]	; (80106c0 <_svfiprintf_r+0x1ec>)
 801067c:	a904      	add	r1, sp, #16
 801067e:	4640      	mov	r0, r8
 8010680:	f7fc fe12 	bl	800d2a8 <_printf_float>
 8010684:	f1b0 3fff 	cmp.w	r0, #4294967295
 8010688:	4681      	mov	r9, r0
 801068a:	d1d6      	bne.n	801063a <_svfiprintf_r+0x166>
 801068c:	89a3      	ldrh	r3, [r4, #12]
 801068e:	065b      	lsls	r3, r3, #25
 8010690:	f53f af35 	bmi.w	80104fe <_svfiprintf_r+0x2a>
 8010694:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010696:	b01d      	add	sp, #116	; 0x74
 8010698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801069c:	ab03      	add	r3, sp, #12
 801069e:	9300      	str	r3, [sp, #0]
 80106a0:	4622      	mov	r2, r4
 80106a2:	4b07      	ldr	r3, [pc, #28]	; (80106c0 <_svfiprintf_r+0x1ec>)
 80106a4:	a904      	add	r1, sp, #16
 80106a6:	4640      	mov	r0, r8
 80106a8:	f7fd f8b4 	bl	800d814 <_printf_i>
 80106ac:	e7ea      	b.n	8010684 <_svfiprintf_r+0x1b0>
 80106ae:	bf00      	nop
 80106b0:	0801404c 	.word	0x0801404c
 80106b4:	08014052 	.word	0x08014052
 80106b8:	08014056 	.word	0x08014056
 80106bc:	0800d2a9 	.word	0x0800d2a9
 80106c0:	0801041f 	.word	0x0801041f

080106c4 <strncmp>:
 80106c4:	b510      	push	{r4, lr}
 80106c6:	b16a      	cbz	r2, 80106e4 <strncmp+0x20>
 80106c8:	3901      	subs	r1, #1
 80106ca:	1884      	adds	r4, r0, r2
 80106cc:	f810 3b01 	ldrb.w	r3, [r0], #1
 80106d0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80106d4:	4293      	cmp	r3, r2
 80106d6:	d103      	bne.n	80106e0 <strncmp+0x1c>
 80106d8:	42a0      	cmp	r0, r4
 80106da:	d001      	beq.n	80106e0 <strncmp+0x1c>
 80106dc:	2b00      	cmp	r3, #0
 80106de:	d1f5      	bne.n	80106cc <strncmp+0x8>
 80106e0:	1a98      	subs	r0, r3, r2
 80106e2:	bd10      	pop	{r4, pc}
 80106e4:	4610      	mov	r0, r2
 80106e6:	e7fc      	b.n	80106e2 <strncmp+0x1e>

080106e8 <__ascii_wctomb>:
 80106e8:	b149      	cbz	r1, 80106fe <__ascii_wctomb+0x16>
 80106ea:	2aff      	cmp	r2, #255	; 0xff
 80106ec:	bf85      	ittet	hi
 80106ee:	238a      	movhi	r3, #138	; 0x8a
 80106f0:	6003      	strhi	r3, [r0, #0]
 80106f2:	700a      	strbls	r2, [r1, #0]
 80106f4:	f04f 30ff 	movhi.w	r0, #4294967295
 80106f8:	bf98      	it	ls
 80106fa:	2001      	movls	r0, #1
 80106fc:	4770      	bx	lr
 80106fe:	4608      	mov	r0, r1
 8010700:	4770      	bx	lr

08010702 <memmove>:
 8010702:	4288      	cmp	r0, r1
 8010704:	b510      	push	{r4, lr}
 8010706:	eb01 0302 	add.w	r3, r1, r2
 801070a:	d807      	bhi.n	801071c <memmove+0x1a>
 801070c:	1e42      	subs	r2, r0, #1
 801070e:	4299      	cmp	r1, r3
 8010710:	d00a      	beq.n	8010728 <memmove+0x26>
 8010712:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010716:	f802 4f01 	strb.w	r4, [r2, #1]!
 801071a:	e7f8      	b.n	801070e <memmove+0xc>
 801071c:	4283      	cmp	r3, r0
 801071e:	d9f5      	bls.n	801070c <memmove+0xa>
 8010720:	1881      	adds	r1, r0, r2
 8010722:	1ad2      	subs	r2, r2, r3
 8010724:	42d3      	cmn	r3, r2
 8010726:	d100      	bne.n	801072a <memmove+0x28>
 8010728:	bd10      	pop	{r4, pc}
 801072a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801072e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8010732:	e7f7      	b.n	8010724 <memmove+0x22>

08010734 <_realloc_r>:
 8010734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010736:	4607      	mov	r7, r0
 8010738:	4614      	mov	r4, r2
 801073a:	460e      	mov	r6, r1
 801073c:	b921      	cbnz	r1, 8010748 <_realloc_r+0x14>
 801073e:	4611      	mov	r1, r2
 8010740:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8010744:	f7fc bcc2 	b.w	800d0cc <_malloc_r>
 8010748:	b922      	cbnz	r2, 8010754 <_realloc_r+0x20>
 801074a:	f7fc fc71 	bl	800d030 <_free_r>
 801074e:	4625      	mov	r5, r4
 8010750:	4628      	mov	r0, r5
 8010752:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010754:	f000 f814 	bl	8010780 <_malloc_usable_size_r>
 8010758:	42a0      	cmp	r0, r4
 801075a:	d20f      	bcs.n	801077c <_realloc_r+0x48>
 801075c:	4621      	mov	r1, r4
 801075e:	4638      	mov	r0, r7
 8010760:	f7fc fcb4 	bl	800d0cc <_malloc_r>
 8010764:	4605      	mov	r5, r0
 8010766:	2800      	cmp	r0, #0
 8010768:	d0f2      	beq.n	8010750 <_realloc_r+0x1c>
 801076a:	4631      	mov	r1, r6
 801076c:	4622      	mov	r2, r4
 801076e:	f7fc fc4b 	bl	800d008 <memcpy>
 8010772:	4631      	mov	r1, r6
 8010774:	4638      	mov	r0, r7
 8010776:	f7fc fc5b 	bl	800d030 <_free_r>
 801077a:	e7e9      	b.n	8010750 <_realloc_r+0x1c>
 801077c:	4635      	mov	r5, r6
 801077e:	e7e7      	b.n	8010750 <_realloc_r+0x1c>

08010780 <_malloc_usable_size_r>:
 8010780:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010784:	1f18      	subs	r0, r3, #4
 8010786:	2b00      	cmp	r3, #0
 8010788:	bfbc      	itt	lt
 801078a:	580b      	ldrlt	r3, [r1, r0]
 801078c:	18c0      	addlt	r0, r0, r3
 801078e:	4770      	bx	lr

08010790 <tan>:
 8010790:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010792:	ec51 0b10 	vmov	r0, r1, d0
 8010796:	4a14      	ldr	r2, [pc, #80]	; (80107e8 <tan+0x58>)
 8010798:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801079c:	4293      	cmp	r3, r2
 801079e:	dc05      	bgt.n	80107ac <tan+0x1c>
 80107a0:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 80107e0 <tan+0x50>
 80107a4:	2001      	movs	r0, #1
 80107a6:	f001 fce3 	bl	8012170 <__kernel_tan>
 80107aa:	e009      	b.n	80107c0 <tan+0x30>
 80107ac:	4a0f      	ldr	r2, [pc, #60]	; (80107ec <tan+0x5c>)
 80107ae:	4293      	cmp	r3, r2
 80107b0:	dd09      	ble.n	80107c6 <tan+0x36>
 80107b2:	ee10 2a10 	vmov	r2, s0
 80107b6:	460b      	mov	r3, r1
 80107b8:	f7ef fd76 	bl	80002a8 <__aeabi_dsub>
 80107bc:	ec41 0b10 	vmov	d0, r0, r1
 80107c0:	b005      	add	sp, #20
 80107c2:	f85d fb04 	ldr.w	pc, [sp], #4
 80107c6:	4668      	mov	r0, sp
 80107c8:	f000 feee 	bl	80115a8 <__ieee754_rem_pio2>
 80107cc:	0040      	lsls	r0, r0, #1
 80107ce:	f000 0002 	and.w	r0, r0, #2
 80107d2:	f1c0 0001 	rsb	r0, r0, #1
 80107d6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80107da:	ed9d 0b00 	vldr	d0, [sp]
 80107de:	e7e2      	b.n	80107a6 <tan+0x16>
	...
 80107e8:	3fe921fb 	.word	0x3fe921fb
 80107ec:	7fefffff 	.word	0x7fefffff

080107f0 <pow>:
 80107f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107f4:	ed2d 8b04 	vpush	{d8-d9}
 80107f8:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8010acc <pow+0x2dc>
 80107fc:	b08d      	sub	sp, #52	; 0x34
 80107fe:	ec57 6b10 	vmov	r6, r7, d0
 8010802:	ec55 4b11 	vmov	r4, r5, d1
 8010806:	f000 f9bf 	bl	8010b88 <__ieee754_pow>
 801080a:	f999 3000 	ldrsb.w	r3, [r9]
 801080e:	9300      	str	r3, [sp, #0]
 8010810:	3301      	adds	r3, #1
 8010812:	eeb0 8a40 	vmov.f32	s16, s0
 8010816:	eef0 8a60 	vmov.f32	s17, s1
 801081a:	46c8      	mov	r8, r9
 801081c:	d05f      	beq.n	80108de <pow+0xee>
 801081e:	4622      	mov	r2, r4
 8010820:	462b      	mov	r3, r5
 8010822:	4620      	mov	r0, r4
 8010824:	4629      	mov	r1, r5
 8010826:	f7f0 f991 	bl	8000b4c <__aeabi_dcmpun>
 801082a:	4683      	mov	fp, r0
 801082c:	2800      	cmp	r0, #0
 801082e:	d156      	bne.n	80108de <pow+0xee>
 8010830:	4632      	mov	r2, r6
 8010832:	463b      	mov	r3, r7
 8010834:	4630      	mov	r0, r6
 8010836:	4639      	mov	r1, r7
 8010838:	f7f0 f988 	bl	8000b4c <__aeabi_dcmpun>
 801083c:	9001      	str	r0, [sp, #4]
 801083e:	b1e8      	cbz	r0, 801087c <pow+0x8c>
 8010840:	2200      	movs	r2, #0
 8010842:	2300      	movs	r3, #0
 8010844:	4620      	mov	r0, r4
 8010846:	4629      	mov	r1, r5
 8010848:	f7f0 f94e 	bl	8000ae8 <__aeabi_dcmpeq>
 801084c:	2800      	cmp	r0, #0
 801084e:	d046      	beq.n	80108de <pow+0xee>
 8010850:	2301      	movs	r3, #1
 8010852:	9302      	str	r3, [sp, #8]
 8010854:	4b96      	ldr	r3, [pc, #600]	; (8010ab0 <pow+0x2c0>)
 8010856:	9303      	str	r3, [sp, #12]
 8010858:	4b96      	ldr	r3, [pc, #600]	; (8010ab4 <pow+0x2c4>)
 801085a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 801085e:	2200      	movs	r2, #0
 8010860:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010864:	9b00      	ldr	r3, [sp, #0]
 8010866:	2b02      	cmp	r3, #2
 8010868:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801086c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8010870:	d033      	beq.n	80108da <pow+0xea>
 8010872:	a802      	add	r0, sp, #8
 8010874:	f001 fee0 	bl	8012638 <matherr>
 8010878:	bb48      	cbnz	r0, 80108ce <pow+0xde>
 801087a:	e05d      	b.n	8010938 <pow+0x148>
 801087c:	f04f 0a00 	mov.w	sl, #0
 8010880:	f04f 0b00 	mov.w	fp, #0
 8010884:	4652      	mov	r2, sl
 8010886:	465b      	mov	r3, fp
 8010888:	4630      	mov	r0, r6
 801088a:	4639      	mov	r1, r7
 801088c:	f7f0 f92c 	bl	8000ae8 <__aeabi_dcmpeq>
 8010890:	ec4b ab19 	vmov	d9, sl, fp
 8010894:	2800      	cmp	r0, #0
 8010896:	d054      	beq.n	8010942 <pow+0x152>
 8010898:	4652      	mov	r2, sl
 801089a:	465b      	mov	r3, fp
 801089c:	4620      	mov	r0, r4
 801089e:	4629      	mov	r1, r5
 80108a0:	f7f0 f922 	bl	8000ae8 <__aeabi_dcmpeq>
 80108a4:	4680      	mov	r8, r0
 80108a6:	b318      	cbz	r0, 80108f0 <pow+0x100>
 80108a8:	2301      	movs	r3, #1
 80108aa:	9302      	str	r3, [sp, #8]
 80108ac:	4b80      	ldr	r3, [pc, #512]	; (8010ab0 <pow+0x2c0>)
 80108ae:	9303      	str	r3, [sp, #12]
 80108b0:	9b01      	ldr	r3, [sp, #4]
 80108b2:	930a      	str	r3, [sp, #40]	; 0x28
 80108b4:	9b00      	ldr	r3, [sp, #0]
 80108b6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80108ba:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80108be:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80108c2:	2b00      	cmp	r3, #0
 80108c4:	d0d5      	beq.n	8010872 <pow+0x82>
 80108c6:	4b7b      	ldr	r3, [pc, #492]	; (8010ab4 <pow+0x2c4>)
 80108c8:	2200      	movs	r2, #0
 80108ca:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80108ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80108d0:	b11b      	cbz	r3, 80108da <pow+0xea>
 80108d2:	f7fc fb67 	bl	800cfa4 <__errno>
 80108d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80108d8:	6003      	str	r3, [r0, #0]
 80108da:	ed9d 8b08 	vldr	d8, [sp, #32]
 80108de:	eeb0 0a48 	vmov.f32	s0, s16
 80108e2:	eef0 0a68 	vmov.f32	s1, s17
 80108e6:	b00d      	add	sp, #52	; 0x34
 80108e8:	ecbd 8b04 	vpop	{d8-d9}
 80108ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108f0:	ec45 4b10 	vmov	d0, r4, r5
 80108f4:	f001 fe11 	bl	801251a <finite>
 80108f8:	2800      	cmp	r0, #0
 80108fa:	d0f0      	beq.n	80108de <pow+0xee>
 80108fc:	4652      	mov	r2, sl
 80108fe:	465b      	mov	r3, fp
 8010900:	4620      	mov	r0, r4
 8010902:	4629      	mov	r1, r5
 8010904:	f7f0 f8fa 	bl	8000afc <__aeabi_dcmplt>
 8010908:	2800      	cmp	r0, #0
 801090a:	d0e8      	beq.n	80108de <pow+0xee>
 801090c:	2301      	movs	r3, #1
 801090e:	9302      	str	r3, [sp, #8]
 8010910:	4b67      	ldr	r3, [pc, #412]	; (8010ab0 <pow+0x2c0>)
 8010912:	9303      	str	r3, [sp, #12]
 8010914:	f999 3000 	ldrsb.w	r3, [r9]
 8010918:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 801091c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8010920:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8010924:	b913      	cbnz	r3, 801092c <pow+0x13c>
 8010926:	e9cd ab08 	strd	sl, fp, [sp, #32]
 801092a:	e7a2      	b.n	8010872 <pow+0x82>
 801092c:	4962      	ldr	r1, [pc, #392]	; (8010ab8 <pow+0x2c8>)
 801092e:	2000      	movs	r0, #0
 8010930:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010934:	2b02      	cmp	r3, #2
 8010936:	d19c      	bne.n	8010872 <pow+0x82>
 8010938:	f7fc fb34 	bl	800cfa4 <__errno>
 801093c:	2321      	movs	r3, #33	; 0x21
 801093e:	6003      	str	r3, [r0, #0]
 8010940:	e7c5      	b.n	80108ce <pow+0xde>
 8010942:	eeb0 0a48 	vmov.f32	s0, s16
 8010946:	eef0 0a68 	vmov.f32	s1, s17
 801094a:	f001 fde6 	bl	801251a <finite>
 801094e:	9000      	str	r0, [sp, #0]
 8010950:	2800      	cmp	r0, #0
 8010952:	f040 8081 	bne.w	8010a58 <pow+0x268>
 8010956:	ec47 6b10 	vmov	d0, r6, r7
 801095a:	f001 fdde 	bl	801251a <finite>
 801095e:	2800      	cmp	r0, #0
 8010960:	d07a      	beq.n	8010a58 <pow+0x268>
 8010962:	ec45 4b10 	vmov	d0, r4, r5
 8010966:	f001 fdd8 	bl	801251a <finite>
 801096a:	2800      	cmp	r0, #0
 801096c:	d074      	beq.n	8010a58 <pow+0x268>
 801096e:	ec53 2b18 	vmov	r2, r3, d8
 8010972:	ee18 0a10 	vmov	r0, s16
 8010976:	4619      	mov	r1, r3
 8010978:	f7f0 f8e8 	bl	8000b4c <__aeabi_dcmpun>
 801097c:	f999 9000 	ldrsb.w	r9, [r9]
 8010980:	4b4b      	ldr	r3, [pc, #300]	; (8010ab0 <pow+0x2c0>)
 8010982:	b1b0      	cbz	r0, 80109b2 <pow+0x1c2>
 8010984:	2201      	movs	r2, #1
 8010986:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801098a:	9b00      	ldr	r3, [sp, #0]
 801098c:	930a      	str	r3, [sp, #40]	; 0x28
 801098e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8010992:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8010996:	f1b9 0f00 	cmp.w	r9, #0
 801099a:	d0c4      	beq.n	8010926 <pow+0x136>
 801099c:	4652      	mov	r2, sl
 801099e:	465b      	mov	r3, fp
 80109a0:	4650      	mov	r0, sl
 80109a2:	4659      	mov	r1, fp
 80109a4:	f7ef ff62 	bl	800086c <__aeabi_ddiv>
 80109a8:	f1b9 0f02 	cmp.w	r9, #2
 80109ac:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80109b0:	e7c1      	b.n	8010936 <pow+0x146>
 80109b2:	2203      	movs	r2, #3
 80109b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80109b8:	900a      	str	r0, [sp, #40]	; 0x28
 80109ba:	4629      	mov	r1, r5
 80109bc:	4620      	mov	r0, r4
 80109be:	2200      	movs	r2, #0
 80109c0:	4b3e      	ldr	r3, [pc, #248]	; (8010abc <pow+0x2cc>)
 80109c2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80109c6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80109ca:	f7ef fe25 	bl	8000618 <__aeabi_dmul>
 80109ce:	4604      	mov	r4, r0
 80109d0:	460d      	mov	r5, r1
 80109d2:	f1b9 0f00 	cmp.w	r9, #0
 80109d6:	d124      	bne.n	8010a22 <pow+0x232>
 80109d8:	4b39      	ldr	r3, [pc, #228]	; (8010ac0 <pow+0x2d0>)
 80109da:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80109de:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80109e2:	4630      	mov	r0, r6
 80109e4:	4652      	mov	r2, sl
 80109e6:	465b      	mov	r3, fp
 80109e8:	4639      	mov	r1, r7
 80109ea:	f7f0 f887 	bl	8000afc <__aeabi_dcmplt>
 80109ee:	2800      	cmp	r0, #0
 80109f0:	d056      	beq.n	8010aa0 <pow+0x2b0>
 80109f2:	ec45 4b10 	vmov	d0, r4, r5
 80109f6:	f001 fe2b 	bl	8012650 <rint>
 80109fa:	4622      	mov	r2, r4
 80109fc:	462b      	mov	r3, r5
 80109fe:	ec51 0b10 	vmov	r0, r1, d0
 8010a02:	f7f0 f871 	bl	8000ae8 <__aeabi_dcmpeq>
 8010a06:	b920      	cbnz	r0, 8010a12 <pow+0x222>
 8010a08:	4b2e      	ldr	r3, [pc, #184]	; (8010ac4 <pow+0x2d4>)
 8010a0a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8010a0e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010a12:	f998 3000 	ldrsb.w	r3, [r8]
 8010a16:	2b02      	cmp	r3, #2
 8010a18:	d142      	bne.n	8010aa0 <pow+0x2b0>
 8010a1a:	f7fc fac3 	bl	800cfa4 <__errno>
 8010a1e:	2322      	movs	r3, #34	; 0x22
 8010a20:	e78d      	b.n	801093e <pow+0x14e>
 8010a22:	4b29      	ldr	r3, [pc, #164]	; (8010ac8 <pow+0x2d8>)
 8010a24:	2200      	movs	r2, #0
 8010a26:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010a2a:	4630      	mov	r0, r6
 8010a2c:	4652      	mov	r2, sl
 8010a2e:	465b      	mov	r3, fp
 8010a30:	4639      	mov	r1, r7
 8010a32:	f7f0 f863 	bl	8000afc <__aeabi_dcmplt>
 8010a36:	2800      	cmp	r0, #0
 8010a38:	d0eb      	beq.n	8010a12 <pow+0x222>
 8010a3a:	ec45 4b10 	vmov	d0, r4, r5
 8010a3e:	f001 fe07 	bl	8012650 <rint>
 8010a42:	4622      	mov	r2, r4
 8010a44:	462b      	mov	r3, r5
 8010a46:	ec51 0b10 	vmov	r0, r1, d0
 8010a4a:	f7f0 f84d 	bl	8000ae8 <__aeabi_dcmpeq>
 8010a4e:	2800      	cmp	r0, #0
 8010a50:	d1df      	bne.n	8010a12 <pow+0x222>
 8010a52:	2200      	movs	r2, #0
 8010a54:	4b18      	ldr	r3, [pc, #96]	; (8010ab8 <pow+0x2c8>)
 8010a56:	e7da      	b.n	8010a0e <pow+0x21e>
 8010a58:	2200      	movs	r2, #0
 8010a5a:	2300      	movs	r3, #0
 8010a5c:	ec51 0b18 	vmov	r0, r1, d8
 8010a60:	f7f0 f842 	bl	8000ae8 <__aeabi_dcmpeq>
 8010a64:	2800      	cmp	r0, #0
 8010a66:	f43f af3a 	beq.w	80108de <pow+0xee>
 8010a6a:	ec47 6b10 	vmov	d0, r6, r7
 8010a6e:	f001 fd54 	bl	801251a <finite>
 8010a72:	2800      	cmp	r0, #0
 8010a74:	f43f af33 	beq.w	80108de <pow+0xee>
 8010a78:	ec45 4b10 	vmov	d0, r4, r5
 8010a7c:	f001 fd4d 	bl	801251a <finite>
 8010a80:	2800      	cmp	r0, #0
 8010a82:	f43f af2c 	beq.w	80108de <pow+0xee>
 8010a86:	2304      	movs	r3, #4
 8010a88:	9302      	str	r3, [sp, #8]
 8010a8a:	4b09      	ldr	r3, [pc, #36]	; (8010ab0 <pow+0x2c0>)
 8010a8c:	9303      	str	r3, [sp, #12]
 8010a8e:	2300      	movs	r3, #0
 8010a90:	930a      	str	r3, [sp, #40]	; 0x28
 8010a92:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8010a96:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8010a9a:	ed8d 9b08 	vstr	d9, [sp, #32]
 8010a9e:	e7b8      	b.n	8010a12 <pow+0x222>
 8010aa0:	a802      	add	r0, sp, #8
 8010aa2:	f001 fdc9 	bl	8012638 <matherr>
 8010aa6:	2800      	cmp	r0, #0
 8010aa8:	f47f af11 	bne.w	80108ce <pow+0xde>
 8010aac:	e7b5      	b.n	8010a1a <pow+0x22a>
 8010aae:	bf00      	nop
 8010ab0:	0801415e 	.word	0x0801415e
 8010ab4:	3ff00000 	.word	0x3ff00000
 8010ab8:	fff00000 	.word	0xfff00000
 8010abc:	3fe00000 	.word	0x3fe00000
 8010ac0:	47efffff 	.word	0x47efffff
 8010ac4:	c7efffff 	.word	0xc7efffff
 8010ac8:	7ff00000 	.word	0x7ff00000
 8010acc:	200001f8 	.word	0x200001f8

08010ad0 <sqrt>:
 8010ad0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010ad4:	ed2d 8b02 	vpush	{d8}
 8010ad8:	b08b      	sub	sp, #44	; 0x2c
 8010ada:	ec55 4b10 	vmov	r4, r5, d0
 8010ade:	f000 ff55 	bl	801198c <__ieee754_sqrt>
 8010ae2:	4b26      	ldr	r3, [pc, #152]	; (8010b7c <sqrt+0xac>)
 8010ae4:	eeb0 8a40 	vmov.f32	s16, s0
 8010ae8:	eef0 8a60 	vmov.f32	s17, s1
 8010aec:	f993 6000 	ldrsb.w	r6, [r3]
 8010af0:	1c73      	adds	r3, r6, #1
 8010af2:	d02a      	beq.n	8010b4a <sqrt+0x7a>
 8010af4:	4622      	mov	r2, r4
 8010af6:	462b      	mov	r3, r5
 8010af8:	4620      	mov	r0, r4
 8010afa:	4629      	mov	r1, r5
 8010afc:	f7f0 f826 	bl	8000b4c <__aeabi_dcmpun>
 8010b00:	4607      	mov	r7, r0
 8010b02:	bb10      	cbnz	r0, 8010b4a <sqrt+0x7a>
 8010b04:	f04f 0800 	mov.w	r8, #0
 8010b08:	f04f 0900 	mov.w	r9, #0
 8010b0c:	4642      	mov	r2, r8
 8010b0e:	464b      	mov	r3, r9
 8010b10:	4620      	mov	r0, r4
 8010b12:	4629      	mov	r1, r5
 8010b14:	f7ef fff2 	bl	8000afc <__aeabi_dcmplt>
 8010b18:	b1b8      	cbz	r0, 8010b4a <sqrt+0x7a>
 8010b1a:	2301      	movs	r3, #1
 8010b1c:	9300      	str	r3, [sp, #0]
 8010b1e:	4b18      	ldr	r3, [pc, #96]	; (8010b80 <sqrt+0xb0>)
 8010b20:	9301      	str	r3, [sp, #4]
 8010b22:	9708      	str	r7, [sp, #32]
 8010b24:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8010b28:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8010b2c:	b9b6      	cbnz	r6, 8010b5c <sqrt+0x8c>
 8010b2e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8010b32:	4668      	mov	r0, sp
 8010b34:	f001 fd80 	bl	8012638 <matherr>
 8010b38:	b1d0      	cbz	r0, 8010b70 <sqrt+0xa0>
 8010b3a:	9b08      	ldr	r3, [sp, #32]
 8010b3c:	b11b      	cbz	r3, 8010b46 <sqrt+0x76>
 8010b3e:	f7fc fa31 	bl	800cfa4 <__errno>
 8010b42:	9b08      	ldr	r3, [sp, #32]
 8010b44:	6003      	str	r3, [r0, #0]
 8010b46:	ed9d 8b06 	vldr	d8, [sp, #24]
 8010b4a:	eeb0 0a48 	vmov.f32	s0, s16
 8010b4e:	eef0 0a68 	vmov.f32	s1, s17
 8010b52:	b00b      	add	sp, #44	; 0x2c
 8010b54:	ecbd 8b02 	vpop	{d8}
 8010b58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010b5c:	4642      	mov	r2, r8
 8010b5e:	464b      	mov	r3, r9
 8010b60:	4640      	mov	r0, r8
 8010b62:	4649      	mov	r1, r9
 8010b64:	f7ef fe82 	bl	800086c <__aeabi_ddiv>
 8010b68:	2e02      	cmp	r6, #2
 8010b6a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010b6e:	d1e0      	bne.n	8010b32 <sqrt+0x62>
 8010b70:	f7fc fa18 	bl	800cfa4 <__errno>
 8010b74:	2321      	movs	r3, #33	; 0x21
 8010b76:	6003      	str	r3, [r0, #0]
 8010b78:	e7df      	b.n	8010b3a <sqrt+0x6a>
 8010b7a:	bf00      	nop
 8010b7c:	200001f8 	.word	0x200001f8
 8010b80:	08014162 	.word	0x08014162
 8010b84:	00000000 	.word	0x00000000

08010b88 <__ieee754_pow>:
 8010b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b8c:	b091      	sub	sp, #68	; 0x44
 8010b8e:	ed8d 1b00 	vstr	d1, [sp]
 8010b92:	e9dd 2900 	ldrd	r2, r9, [sp]
 8010b96:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8010b9a:	ea58 0302 	orrs.w	r3, r8, r2
 8010b9e:	ec57 6b10 	vmov	r6, r7, d0
 8010ba2:	f000 84be 	beq.w	8011522 <__ieee754_pow+0x99a>
 8010ba6:	4b7a      	ldr	r3, [pc, #488]	; (8010d90 <__ieee754_pow+0x208>)
 8010ba8:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8010bac:	429c      	cmp	r4, r3
 8010bae:	463d      	mov	r5, r7
 8010bb0:	ee10 aa10 	vmov	sl, s0
 8010bb4:	dc09      	bgt.n	8010bca <__ieee754_pow+0x42>
 8010bb6:	d103      	bne.n	8010bc0 <__ieee754_pow+0x38>
 8010bb8:	b93e      	cbnz	r6, 8010bca <__ieee754_pow+0x42>
 8010bba:	45a0      	cmp	r8, r4
 8010bbc:	dc0d      	bgt.n	8010bda <__ieee754_pow+0x52>
 8010bbe:	e001      	b.n	8010bc4 <__ieee754_pow+0x3c>
 8010bc0:	4598      	cmp	r8, r3
 8010bc2:	dc02      	bgt.n	8010bca <__ieee754_pow+0x42>
 8010bc4:	4598      	cmp	r8, r3
 8010bc6:	d10e      	bne.n	8010be6 <__ieee754_pow+0x5e>
 8010bc8:	b16a      	cbz	r2, 8010be6 <__ieee754_pow+0x5e>
 8010bca:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8010bce:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010bd2:	ea54 030a 	orrs.w	r3, r4, sl
 8010bd6:	f000 84a4 	beq.w	8011522 <__ieee754_pow+0x99a>
 8010bda:	486e      	ldr	r0, [pc, #440]	; (8010d94 <__ieee754_pow+0x20c>)
 8010bdc:	b011      	add	sp, #68	; 0x44
 8010bde:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010be2:	f001 bd2d 	b.w	8012640 <nan>
 8010be6:	2d00      	cmp	r5, #0
 8010be8:	da53      	bge.n	8010c92 <__ieee754_pow+0x10a>
 8010bea:	4b6b      	ldr	r3, [pc, #428]	; (8010d98 <__ieee754_pow+0x210>)
 8010bec:	4598      	cmp	r8, r3
 8010bee:	dc4d      	bgt.n	8010c8c <__ieee754_pow+0x104>
 8010bf0:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8010bf4:	4598      	cmp	r8, r3
 8010bf6:	dd4c      	ble.n	8010c92 <__ieee754_pow+0x10a>
 8010bf8:	ea4f 5328 	mov.w	r3, r8, asr #20
 8010bfc:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010c00:	2b14      	cmp	r3, #20
 8010c02:	dd26      	ble.n	8010c52 <__ieee754_pow+0xca>
 8010c04:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8010c08:	fa22 f103 	lsr.w	r1, r2, r3
 8010c0c:	fa01 f303 	lsl.w	r3, r1, r3
 8010c10:	4293      	cmp	r3, r2
 8010c12:	d13e      	bne.n	8010c92 <__ieee754_pow+0x10a>
 8010c14:	f001 0101 	and.w	r1, r1, #1
 8010c18:	f1c1 0b02 	rsb	fp, r1, #2
 8010c1c:	2a00      	cmp	r2, #0
 8010c1e:	d15b      	bne.n	8010cd8 <__ieee754_pow+0x150>
 8010c20:	4b5b      	ldr	r3, [pc, #364]	; (8010d90 <__ieee754_pow+0x208>)
 8010c22:	4598      	cmp	r8, r3
 8010c24:	d124      	bne.n	8010c70 <__ieee754_pow+0xe8>
 8010c26:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8010c2a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8010c2e:	ea53 030a 	orrs.w	r3, r3, sl
 8010c32:	f000 8476 	beq.w	8011522 <__ieee754_pow+0x99a>
 8010c36:	4b59      	ldr	r3, [pc, #356]	; (8010d9c <__ieee754_pow+0x214>)
 8010c38:	429c      	cmp	r4, r3
 8010c3a:	dd2d      	ble.n	8010c98 <__ieee754_pow+0x110>
 8010c3c:	f1b9 0f00 	cmp.w	r9, #0
 8010c40:	f280 8473 	bge.w	801152a <__ieee754_pow+0x9a2>
 8010c44:	2000      	movs	r0, #0
 8010c46:	2100      	movs	r1, #0
 8010c48:	ec41 0b10 	vmov	d0, r0, r1
 8010c4c:	b011      	add	sp, #68	; 0x44
 8010c4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c52:	2a00      	cmp	r2, #0
 8010c54:	d13e      	bne.n	8010cd4 <__ieee754_pow+0x14c>
 8010c56:	f1c3 0314 	rsb	r3, r3, #20
 8010c5a:	fa48 f103 	asr.w	r1, r8, r3
 8010c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8010c62:	4543      	cmp	r3, r8
 8010c64:	f040 8469 	bne.w	801153a <__ieee754_pow+0x9b2>
 8010c68:	f001 0101 	and.w	r1, r1, #1
 8010c6c:	f1c1 0b02 	rsb	fp, r1, #2
 8010c70:	4b4b      	ldr	r3, [pc, #300]	; (8010da0 <__ieee754_pow+0x218>)
 8010c72:	4598      	cmp	r8, r3
 8010c74:	d118      	bne.n	8010ca8 <__ieee754_pow+0x120>
 8010c76:	f1b9 0f00 	cmp.w	r9, #0
 8010c7a:	f280 845a 	bge.w	8011532 <__ieee754_pow+0x9aa>
 8010c7e:	4948      	ldr	r1, [pc, #288]	; (8010da0 <__ieee754_pow+0x218>)
 8010c80:	4632      	mov	r2, r6
 8010c82:	463b      	mov	r3, r7
 8010c84:	2000      	movs	r0, #0
 8010c86:	f7ef fdf1 	bl	800086c <__aeabi_ddiv>
 8010c8a:	e7dd      	b.n	8010c48 <__ieee754_pow+0xc0>
 8010c8c:	f04f 0b02 	mov.w	fp, #2
 8010c90:	e7c4      	b.n	8010c1c <__ieee754_pow+0x94>
 8010c92:	f04f 0b00 	mov.w	fp, #0
 8010c96:	e7c1      	b.n	8010c1c <__ieee754_pow+0x94>
 8010c98:	f1b9 0f00 	cmp.w	r9, #0
 8010c9c:	dad2      	bge.n	8010c44 <__ieee754_pow+0xbc>
 8010c9e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8010ca2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8010ca6:	e7cf      	b.n	8010c48 <__ieee754_pow+0xc0>
 8010ca8:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8010cac:	d106      	bne.n	8010cbc <__ieee754_pow+0x134>
 8010cae:	4632      	mov	r2, r6
 8010cb0:	463b      	mov	r3, r7
 8010cb2:	4610      	mov	r0, r2
 8010cb4:	4619      	mov	r1, r3
 8010cb6:	f7ef fcaf 	bl	8000618 <__aeabi_dmul>
 8010cba:	e7c5      	b.n	8010c48 <__ieee754_pow+0xc0>
 8010cbc:	4b39      	ldr	r3, [pc, #228]	; (8010da4 <__ieee754_pow+0x21c>)
 8010cbe:	4599      	cmp	r9, r3
 8010cc0:	d10a      	bne.n	8010cd8 <__ieee754_pow+0x150>
 8010cc2:	2d00      	cmp	r5, #0
 8010cc4:	db08      	blt.n	8010cd8 <__ieee754_pow+0x150>
 8010cc6:	ec47 6b10 	vmov	d0, r6, r7
 8010cca:	b011      	add	sp, #68	; 0x44
 8010ccc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010cd0:	f000 be5c 	b.w	801198c <__ieee754_sqrt>
 8010cd4:	f04f 0b00 	mov.w	fp, #0
 8010cd8:	ec47 6b10 	vmov	d0, r6, r7
 8010cdc:	f001 fc14 	bl	8012508 <fabs>
 8010ce0:	ec51 0b10 	vmov	r0, r1, d0
 8010ce4:	f1ba 0f00 	cmp.w	sl, #0
 8010ce8:	d127      	bne.n	8010d3a <__ieee754_pow+0x1b2>
 8010cea:	b124      	cbz	r4, 8010cf6 <__ieee754_pow+0x16e>
 8010cec:	4b2c      	ldr	r3, [pc, #176]	; (8010da0 <__ieee754_pow+0x218>)
 8010cee:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8010cf2:	429a      	cmp	r2, r3
 8010cf4:	d121      	bne.n	8010d3a <__ieee754_pow+0x1b2>
 8010cf6:	f1b9 0f00 	cmp.w	r9, #0
 8010cfa:	da05      	bge.n	8010d08 <__ieee754_pow+0x180>
 8010cfc:	4602      	mov	r2, r0
 8010cfe:	460b      	mov	r3, r1
 8010d00:	2000      	movs	r0, #0
 8010d02:	4927      	ldr	r1, [pc, #156]	; (8010da0 <__ieee754_pow+0x218>)
 8010d04:	f7ef fdb2 	bl	800086c <__aeabi_ddiv>
 8010d08:	2d00      	cmp	r5, #0
 8010d0a:	da9d      	bge.n	8010c48 <__ieee754_pow+0xc0>
 8010d0c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8010d10:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010d14:	ea54 030b 	orrs.w	r3, r4, fp
 8010d18:	d108      	bne.n	8010d2c <__ieee754_pow+0x1a4>
 8010d1a:	4602      	mov	r2, r0
 8010d1c:	460b      	mov	r3, r1
 8010d1e:	4610      	mov	r0, r2
 8010d20:	4619      	mov	r1, r3
 8010d22:	f7ef fac1 	bl	80002a8 <__aeabi_dsub>
 8010d26:	4602      	mov	r2, r0
 8010d28:	460b      	mov	r3, r1
 8010d2a:	e7ac      	b.n	8010c86 <__ieee754_pow+0xfe>
 8010d2c:	f1bb 0f01 	cmp.w	fp, #1
 8010d30:	d18a      	bne.n	8010c48 <__ieee754_pow+0xc0>
 8010d32:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010d36:	4619      	mov	r1, r3
 8010d38:	e786      	b.n	8010c48 <__ieee754_pow+0xc0>
 8010d3a:	0fed      	lsrs	r5, r5, #31
 8010d3c:	1e6b      	subs	r3, r5, #1
 8010d3e:	930d      	str	r3, [sp, #52]	; 0x34
 8010d40:	ea5b 0303 	orrs.w	r3, fp, r3
 8010d44:	d102      	bne.n	8010d4c <__ieee754_pow+0x1c4>
 8010d46:	4632      	mov	r2, r6
 8010d48:	463b      	mov	r3, r7
 8010d4a:	e7e8      	b.n	8010d1e <__ieee754_pow+0x196>
 8010d4c:	4b16      	ldr	r3, [pc, #88]	; (8010da8 <__ieee754_pow+0x220>)
 8010d4e:	4598      	cmp	r8, r3
 8010d50:	f340 80fe 	ble.w	8010f50 <__ieee754_pow+0x3c8>
 8010d54:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8010d58:	4598      	cmp	r8, r3
 8010d5a:	dd0a      	ble.n	8010d72 <__ieee754_pow+0x1ea>
 8010d5c:	4b0f      	ldr	r3, [pc, #60]	; (8010d9c <__ieee754_pow+0x214>)
 8010d5e:	429c      	cmp	r4, r3
 8010d60:	dc0d      	bgt.n	8010d7e <__ieee754_pow+0x1f6>
 8010d62:	f1b9 0f00 	cmp.w	r9, #0
 8010d66:	f6bf af6d 	bge.w	8010c44 <__ieee754_pow+0xbc>
 8010d6a:	a307      	add	r3, pc, #28	; (adr r3, 8010d88 <__ieee754_pow+0x200>)
 8010d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d70:	e79f      	b.n	8010cb2 <__ieee754_pow+0x12a>
 8010d72:	4b0e      	ldr	r3, [pc, #56]	; (8010dac <__ieee754_pow+0x224>)
 8010d74:	429c      	cmp	r4, r3
 8010d76:	ddf4      	ble.n	8010d62 <__ieee754_pow+0x1da>
 8010d78:	4b09      	ldr	r3, [pc, #36]	; (8010da0 <__ieee754_pow+0x218>)
 8010d7a:	429c      	cmp	r4, r3
 8010d7c:	dd18      	ble.n	8010db0 <__ieee754_pow+0x228>
 8010d7e:	f1b9 0f00 	cmp.w	r9, #0
 8010d82:	dcf2      	bgt.n	8010d6a <__ieee754_pow+0x1e2>
 8010d84:	e75e      	b.n	8010c44 <__ieee754_pow+0xbc>
 8010d86:	bf00      	nop
 8010d88:	8800759c 	.word	0x8800759c
 8010d8c:	7e37e43c 	.word	0x7e37e43c
 8010d90:	7ff00000 	.word	0x7ff00000
 8010d94:	08014051 	.word	0x08014051
 8010d98:	433fffff 	.word	0x433fffff
 8010d9c:	3fefffff 	.word	0x3fefffff
 8010da0:	3ff00000 	.word	0x3ff00000
 8010da4:	3fe00000 	.word	0x3fe00000
 8010da8:	41e00000 	.word	0x41e00000
 8010dac:	3feffffe 	.word	0x3feffffe
 8010db0:	2200      	movs	r2, #0
 8010db2:	4b63      	ldr	r3, [pc, #396]	; (8010f40 <__ieee754_pow+0x3b8>)
 8010db4:	f7ef fa78 	bl	80002a8 <__aeabi_dsub>
 8010db8:	a355      	add	r3, pc, #340	; (adr r3, 8010f10 <__ieee754_pow+0x388>)
 8010dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dbe:	4604      	mov	r4, r0
 8010dc0:	460d      	mov	r5, r1
 8010dc2:	f7ef fc29 	bl	8000618 <__aeabi_dmul>
 8010dc6:	a354      	add	r3, pc, #336	; (adr r3, 8010f18 <__ieee754_pow+0x390>)
 8010dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dcc:	4606      	mov	r6, r0
 8010dce:	460f      	mov	r7, r1
 8010dd0:	4620      	mov	r0, r4
 8010dd2:	4629      	mov	r1, r5
 8010dd4:	f7ef fc20 	bl	8000618 <__aeabi_dmul>
 8010dd8:	2200      	movs	r2, #0
 8010dda:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010dde:	4b59      	ldr	r3, [pc, #356]	; (8010f44 <__ieee754_pow+0x3bc>)
 8010de0:	4620      	mov	r0, r4
 8010de2:	4629      	mov	r1, r5
 8010de4:	f7ef fc18 	bl	8000618 <__aeabi_dmul>
 8010de8:	4602      	mov	r2, r0
 8010dea:	460b      	mov	r3, r1
 8010dec:	a14c      	add	r1, pc, #304	; (adr r1, 8010f20 <__ieee754_pow+0x398>)
 8010dee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010df2:	f7ef fa59 	bl	80002a8 <__aeabi_dsub>
 8010df6:	4622      	mov	r2, r4
 8010df8:	462b      	mov	r3, r5
 8010dfa:	f7ef fc0d 	bl	8000618 <__aeabi_dmul>
 8010dfe:	4602      	mov	r2, r0
 8010e00:	460b      	mov	r3, r1
 8010e02:	2000      	movs	r0, #0
 8010e04:	4950      	ldr	r1, [pc, #320]	; (8010f48 <__ieee754_pow+0x3c0>)
 8010e06:	f7ef fa4f 	bl	80002a8 <__aeabi_dsub>
 8010e0a:	4622      	mov	r2, r4
 8010e0c:	462b      	mov	r3, r5
 8010e0e:	4680      	mov	r8, r0
 8010e10:	4689      	mov	r9, r1
 8010e12:	4620      	mov	r0, r4
 8010e14:	4629      	mov	r1, r5
 8010e16:	f7ef fbff 	bl	8000618 <__aeabi_dmul>
 8010e1a:	4602      	mov	r2, r0
 8010e1c:	460b      	mov	r3, r1
 8010e1e:	4640      	mov	r0, r8
 8010e20:	4649      	mov	r1, r9
 8010e22:	f7ef fbf9 	bl	8000618 <__aeabi_dmul>
 8010e26:	a340      	add	r3, pc, #256	; (adr r3, 8010f28 <__ieee754_pow+0x3a0>)
 8010e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e2c:	f7ef fbf4 	bl	8000618 <__aeabi_dmul>
 8010e30:	4602      	mov	r2, r0
 8010e32:	460b      	mov	r3, r1
 8010e34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010e38:	f7ef fa36 	bl	80002a8 <__aeabi_dsub>
 8010e3c:	4602      	mov	r2, r0
 8010e3e:	460b      	mov	r3, r1
 8010e40:	4604      	mov	r4, r0
 8010e42:	460d      	mov	r5, r1
 8010e44:	4630      	mov	r0, r6
 8010e46:	4639      	mov	r1, r7
 8010e48:	f7ef fa30 	bl	80002ac <__adddf3>
 8010e4c:	2000      	movs	r0, #0
 8010e4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010e52:	4632      	mov	r2, r6
 8010e54:	463b      	mov	r3, r7
 8010e56:	f7ef fa27 	bl	80002a8 <__aeabi_dsub>
 8010e5a:	4602      	mov	r2, r0
 8010e5c:	460b      	mov	r3, r1
 8010e5e:	4620      	mov	r0, r4
 8010e60:	4629      	mov	r1, r5
 8010e62:	f7ef fa21 	bl	80002a8 <__aeabi_dsub>
 8010e66:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010e68:	f10b 33ff 	add.w	r3, fp, #4294967295
 8010e6c:	4313      	orrs	r3, r2
 8010e6e:	4606      	mov	r6, r0
 8010e70:	460f      	mov	r7, r1
 8010e72:	f040 81eb 	bne.w	801124c <__ieee754_pow+0x6c4>
 8010e76:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8010f30 <__ieee754_pow+0x3a8>
 8010e7a:	e9dd 4500 	ldrd	r4, r5, [sp]
 8010e7e:	2400      	movs	r4, #0
 8010e80:	4622      	mov	r2, r4
 8010e82:	462b      	mov	r3, r5
 8010e84:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010e88:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010e8c:	f7ef fa0c 	bl	80002a8 <__aeabi_dsub>
 8010e90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010e94:	f7ef fbc0 	bl	8000618 <__aeabi_dmul>
 8010e98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010e9c:	4680      	mov	r8, r0
 8010e9e:	4689      	mov	r9, r1
 8010ea0:	4630      	mov	r0, r6
 8010ea2:	4639      	mov	r1, r7
 8010ea4:	f7ef fbb8 	bl	8000618 <__aeabi_dmul>
 8010ea8:	4602      	mov	r2, r0
 8010eaa:	460b      	mov	r3, r1
 8010eac:	4640      	mov	r0, r8
 8010eae:	4649      	mov	r1, r9
 8010eb0:	f7ef f9fc 	bl	80002ac <__adddf3>
 8010eb4:	4622      	mov	r2, r4
 8010eb6:	462b      	mov	r3, r5
 8010eb8:	4680      	mov	r8, r0
 8010eba:	4689      	mov	r9, r1
 8010ebc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010ec0:	f7ef fbaa 	bl	8000618 <__aeabi_dmul>
 8010ec4:	460b      	mov	r3, r1
 8010ec6:	4604      	mov	r4, r0
 8010ec8:	460d      	mov	r5, r1
 8010eca:	4602      	mov	r2, r0
 8010ecc:	4649      	mov	r1, r9
 8010ece:	4640      	mov	r0, r8
 8010ed0:	e9cd 4500 	strd	r4, r5, [sp]
 8010ed4:	f7ef f9ea 	bl	80002ac <__adddf3>
 8010ed8:	4b1c      	ldr	r3, [pc, #112]	; (8010f4c <__ieee754_pow+0x3c4>)
 8010eda:	4299      	cmp	r1, r3
 8010edc:	4606      	mov	r6, r0
 8010ede:	460f      	mov	r7, r1
 8010ee0:	468b      	mov	fp, r1
 8010ee2:	f340 82f7 	ble.w	80114d4 <__ieee754_pow+0x94c>
 8010ee6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8010eea:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8010eee:	4303      	orrs	r3, r0
 8010ef0:	f000 81ea 	beq.w	80112c8 <__ieee754_pow+0x740>
 8010ef4:	a310      	add	r3, pc, #64	; (adr r3, 8010f38 <__ieee754_pow+0x3b0>)
 8010ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010efa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010efe:	f7ef fb8b 	bl	8000618 <__aeabi_dmul>
 8010f02:	a30d      	add	r3, pc, #52	; (adr r3, 8010f38 <__ieee754_pow+0x3b0>)
 8010f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f08:	e6d5      	b.n	8010cb6 <__ieee754_pow+0x12e>
 8010f0a:	bf00      	nop
 8010f0c:	f3af 8000 	nop.w
 8010f10:	60000000 	.word	0x60000000
 8010f14:	3ff71547 	.word	0x3ff71547
 8010f18:	f85ddf44 	.word	0xf85ddf44
 8010f1c:	3e54ae0b 	.word	0x3e54ae0b
 8010f20:	55555555 	.word	0x55555555
 8010f24:	3fd55555 	.word	0x3fd55555
 8010f28:	652b82fe 	.word	0x652b82fe
 8010f2c:	3ff71547 	.word	0x3ff71547
 8010f30:	00000000 	.word	0x00000000
 8010f34:	bff00000 	.word	0xbff00000
 8010f38:	8800759c 	.word	0x8800759c
 8010f3c:	7e37e43c 	.word	0x7e37e43c
 8010f40:	3ff00000 	.word	0x3ff00000
 8010f44:	3fd00000 	.word	0x3fd00000
 8010f48:	3fe00000 	.word	0x3fe00000
 8010f4c:	408fffff 	.word	0x408fffff
 8010f50:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8010f54:	f04f 0200 	mov.w	r2, #0
 8010f58:	da05      	bge.n	8010f66 <__ieee754_pow+0x3de>
 8010f5a:	4bd3      	ldr	r3, [pc, #844]	; (80112a8 <__ieee754_pow+0x720>)
 8010f5c:	f7ef fb5c 	bl	8000618 <__aeabi_dmul>
 8010f60:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8010f64:	460c      	mov	r4, r1
 8010f66:	1523      	asrs	r3, r4, #20
 8010f68:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010f6c:	4413      	add	r3, r2
 8010f6e:	9309      	str	r3, [sp, #36]	; 0x24
 8010f70:	4bce      	ldr	r3, [pc, #824]	; (80112ac <__ieee754_pow+0x724>)
 8010f72:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8010f76:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8010f7a:	429c      	cmp	r4, r3
 8010f7c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8010f80:	dd08      	ble.n	8010f94 <__ieee754_pow+0x40c>
 8010f82:	4bcb      	ldr	r3, [pc, #812]	; (80112b0 <__ieee754_pow+0x728>)
 8010f84:	429c      	cmp	r4, r3
 8010f86:	f340 815e 	ble.w	8011246 <__ieee754_pow+0x6be>
 8010f8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010f8c:	3301      	adds	r3, #1
 8010f8e:	9309      	str	r3, [sp, #36]	; 0x24
 8010f90:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8010f94:	f04f 0a00 	mov.w	sl, #0
 8010f98:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8010f9c:	930c      	str	r3, [sp, #48]	; 0x30
 8010f9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010fa0:	4bc4      	ldr	r3, [pc, #784]	; (80112b4 <__ieee754_pow+0x72c>)
 8010fa2:	4413      	add	r3, r2
 8010fa4:	ed93 7b00 	vldr	d7, [r3]
 8010fa8:	4629      	mov	r1, r5
 8010faa:	ec53 2b17 	vmov	r2, r3, d7
 8010fae:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010fb2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010fb6:	f7ef f977 	bl	80002a8 <__aeabi_dsub>
 8010fba:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010fbe:	4606      	mov	r6, r0
 8010fc0:	460f      	mov	r7, r1
 8010fc2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010fc6:	f7ef f971 	bl	80002ac <__adddf3>
 8010fca:	4602      	mov	r2, r0
 8010fcc:	460b      	mov	r3, r1
 8010fce:	2000      	movs	r0, #0
 8010fd0:	49b9      	ldr	r1, [pc, #740]	; (80112b8 <__ieee754_pow+0x730>)
 8010fd2:	f7ef fc4b 	bl	800086c <__aeabi_ddiv>
 8010fd6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8010fda:	4602      	mov	r2, r0
 8010fdc:	460b      	mov	r3, r1
 8010fde:	4630      	mov	r0, r6
 8010fe0:	4639      	mov	r1, r7
 8010fe2:	f7ef fb19 	bl	8000618 <__aeabi_dmul>
 8010fe6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010fea:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8010fee:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8010ff2:	2300      	movs	r3, #0
 8010ff4:	9302      	str	r3, [sp, #8]
 8010ff6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8010ffa:	106d      	asrs	r5, r5, #1
 8010ffc:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8011000:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8011004:	2200      	movs	r2, #0
 8011006:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 801100a:	4640      	mov	r0, r8
 801100c:	4649      	mov	r1, r9
 801100e:	4614      	mov	r4, r2
 8011010:	461d      	mov	r5, r3
 8011012:	f7ef fb01 	bl	8000618 <__aeabi_dmul>
 8011016:	4602      	mov	r2, r0
 8011018:	460b      	mov	r3, r1
 801101a:	4630      	mov	r0, r6
 801101c:	4639      	mov	r1, r7
 801101e:	f7ef f943 	bl	80002a8 <__aeabi_dsub>
 8011022:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011026:	4606      	mov	r6, r0
 8011028:	460f      	mov	r7, r1
 801102a:	4620      	mov	r0, r4
 801102c:	4629      	mov	r1, r5
 801102e:	f7ef f93b 	bl	80002a8 <__aeabi_dsub>
 8011032:	4602      	mov	r2, r0
 8011034:	460b      	mov	r3, r1
 8011036:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801103a:	f7ef f935 	bl	80002a8 <__aeabi_dsub>
 801103e:	4642      	mov	r2, r8
 8011040:	464b      	mov	r3, r9
 8011042:	f7ef fae9 	bl	8000618 <__aeabi_dmul>
 8011046:	4602      	mov	r2, r0
 8011048:	460b      	mov	r3, r1
 801104a:	4630      	mov	r0, r6
 801104c:	4639      	mov	r1, r7
 801104e:	f7ef f92b 	bl	80002a8 <__aeabi_dsub>
 8011052:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8011056:	f7ef fadf 	bl	8000618 <__aeabi_dmul>
 801105a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801105e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011062:	4610      	mov	r0, r2
 8011064:	4619      	mov	r1, r3
 8011066:	f7ef fad7 	bl	8000618 <__aeabi_dmul>
 801106a:	a37b      	add	r3, pc, #492	; (adr r3, 8011258 <__ieee754_pow+0x6d0>)
 801106c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011070:	4604      	mov	r4, r0
 8011072:	460d      	mov	r5, r1
 8011074:	f7ef fad0 	bl	8000618 <__aeabi_dmul>
 8011078:	a379      	add	r3, pc, #484	; (adr r3, 8011260 <__ieee754_pow+0x6d8>)
 801107a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801107e:	f7ef f915 	bl	80002ac <__adddf3>
 8011082:	4622      	mov	r2, r4
 8011084:	462b      	mov	r3, r5
 8011086:	f7ef fac7 	bl	8000618 <__aeabi_dmul>
 801108a:	a377      	add	r3, pc, #476	; (adr r3, 8011268 <__ieee754_pow+0x6e0>)
 801108c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011090:	f7ef f90c 	bl	80002ac <__adddf3>
 8011094:	4622      	mov	r2, r4
 8011096:	462b      	mov	r3, r5
 8011098:	f7ef fabe 	bl	8000618 <__aeabi_dmul>
 801109c:	a374      	add	r3, pc, #464	; (adr r3, 8011270 <__ieee754_pow+0x6e8>)
 801109e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110a2:	f7ef f903 	bl	80002ac <__adddf3>
 80110a6:	4622      	mov	r2, r4
 80110a8:	462b      	mov	r3, r5
 80110aa:	f7ef fab5 	bl	8000618 <__aeabi_dmul>
 80110ae:	a372      	add	r3, pc, #456	; (adr r3, 8011278 <__ieee754_pow+0x6f0>)
 80110b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110b4:	f7ef f8fa 	bl	80002ac <__adddf3>
 80110b8:	4622      	mov	r2, r4
 80110ba:	462b      	mov	r3, r5
 80110bc:	f7ef faac 	bl	8000618 <__aeabi_dmul>
 80110c0:	a36f      	add	r3, pc, #444	; (adr r3, 8011280 <__ieee754_pow+0x6f8>)
 80110c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110c6:	f7ef f8f1 	bl	80002ac <__adddf3>
 80110ca:	4622      	mov	r2, r4
 80110cc:	4606      	mov	r6, r0
 80110ce:	460f      	mov	r7, r1
 80110d0:	462b      	mov	r3, r5
 80110d2:	4620      	mov	r0, r4
 80110d4:	4629      	mov	r1, r5
 80110d6:	f7ef fa9f 	bl	8000618 <__aeabi_dmul>
 80110da:	4602      	mov	r2, r0
 80110dc:	460b      	mov	r3, r1
 80110de:	4630      	mov	r0, r6
 80110e0:	4639      	mov	r1, r7
 80110e2:	f7ef fa99 	bl	8000618 <__aeabi_dmul>
 80110e6:	4642      	mov	r2, r8
 80110e8:	4604      	mov	r4, r0
 80110ea:	460d      	mov	r5, r1
 80110ec:	464b      	mov	r3, r9
 80110ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80110f2:	f7ef f8db 	bl	80002ac <__adddf3>
 80110f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80110fa:	f7ef fa8d 	bl	8000618 <__aeabi_dmul>
 80110fe:	4622      	mov	r2, r4
 8011100:	462b      	mov	r3, r5
 8011102:	f7ef f8d3 	bl	80002ac <__adddf3>
 8011106:	4642      	mov	r2, r8
 8011108:	4606      	mov	r6, r0
 801110a:	460f      	mov	r7, r1
 801110c:	464b      	mov	r3, r9
 801110e:	4640      	mov	r0, r8
 8011110:	4649      	mov	r1, r9
 8011112:	f7ef fa81 	bl	8000618 <__aeabi_dmul>
 8011116:	2200      	movs	r2, #0
 8011118:	4b68      	ldr	r3, [pc, #416]	; (80112bc <__ieee754_pow+0x734>)
 801111a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801111e:	f7ef f8c5 	bl	80002ac <__adddf3>
 8011122:	4632      	mov	r2, r6
 8011124:	463b      	mov	r3, r7
 8011126:	f7ef f8c1 	bl	80002ac <__adddf3>
 801112a:	9802      	ldr	r0, [sp, #8]
 801112c:	460d      	mov	r5, r1
 801112e:	4604      	mov	r4, r0
 8011130:	4602      	mov	r2, r0
 8011132:	460b      	mov	r3, r1
 8011134:	4640      	mov	r0, r8
 8011136:	4649      	mov	r1, r9
 8011138:	f7ef fa6e 	bl	8000618 <__aeabi_dmul>
 801113c:	2200      	movs	r2, #0
 801113e:	4680      	mov	r8, r0
 8011140:	4689      	mov	r9, r1
 8011142:	4b5e      	ldr	r3, [pc, #376]	; (80112bc <__ieee754_pow+0x734>)
 8011144:	4620      	mov	r0, r4
 8011146:	4629      	mov	r1, r5
 8011148:	f7ef f8ae 	bl	80002a8 <__aeabi_dsub>
 801114c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8011150:	f7ef f8aa 	bl	80002a8 <__aeabi_dsub>
 8011154:	4602      	mov	r2, r0
 8011156:	460b      	mov	r3, r1
 8011158:	4630      	mov	r0, r6
 801115a:	4639      	mov	r1, r7
 801115c:	f7ef f8a4 	bl	80002a8 <__aeabi_dsub>
 8011160:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011164:	f7ef fa58 	bl	8000618 <__aeabi_dmul>
 8011168:	4622      	mov	r2, r4
 801116a:	4606      	mov	r6, r0
 801116c:	460f      	mov	r7, r1
 801116e:	462b      	mov	r3, r5
 8011170:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011174:	f7ef fa50 	bl	8000618 <__aeabi_dmul>
 8011178:	4602      	mov	r2, r0
 801117a:	460b      	mov	r3, r1
 801117c:	4630      	mov	r0, r6
 801117e:	4639      	mov	r1, r7
 8011180:	f7ef f894 	bl	80002ac <__adddf3>
 8011184:	4606      	mov	r6, r0
 8011186:	460f      	mov	r7, r1
 8011188:	4602      	mov	r2, r0
 801118a:	460b      	mov	r3, r1
 801118c:	4640      	mov	r0, r8
 801118e:	4649      	mov	r1, r9
 8011190:	f7ef f88c 	bl	80002ac <__adddf3>
 8011194:	9802      	ldr	r0, [sp, #8]
 8011196:	a33c      	add	r3, pc, #240	; (adr r3, 8011288 <__ieee754_pow+0x700>)
 8011198:	e9d3 2300 	ldrd	r2, r3, [r3]
 801119c:	4604      	mov	r4, r0
 801119e:	460d      	mov	r5, r1
 80111a0:	f7ef fa3a 	bl	8000618 <__aeabi_dmul>
 80111a4:	4642      	mov	r2, r8
 80111a6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80111aa:	464b      	mov	r3, r9
 80111ac:	4620      	mov	r0, r4
 80111ae:	4629      	mov	r1, r5
 80111b0:	f7ef f87a 	bl	80002a8 <__aeabi_dsub>
 80111b4:	4602      	mov	r2, r0
 80111b6:	460b      	mov	r3, r1
 80111b8:	4630      	mov	r0, r6
 80111ba:	4639      	mov	r1, r7
 80111bc:	f7ef f874 	bl	80002a8 <__aeabi_dsub>
 80111c0:	a333      	add	r3, pc, #204	; (adr r3, 8011290 <__ieee754_pow+0x708>)
 80111c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111c6:	f7ef fa27 	bl	8000618 <__aeabi_dmul>
 80111ca:	a333      	add	r3, pc, #204	; (adr r3, 8011298 <__ieee754_pow+0x710>)
 80111cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111d0:	4606      	mov	r6, r0
 80111d2:	460f      	mov	r7, r1
 80111d4:	4620      	mov	r0, r4
 80111d6:	4629      	mov	r1, r5
 80111d8:	f7ef fa1e 	bl	8000618 <__aeabi_dmul>
 80111dc:	4602      	mov	r2, r0
 80111de:	460b      	mov	r3, r1
 80111e0:	4630      	mov	r0, r6
 80111e2:	4639      	mov	r1, r7
 80111e4:	f7ef f862 	bl	80002ac <__adddf3>
 80111e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80111ea:	4b35      	ldr	r3, [pc, #212]	; (80112c0 <__ieee754_pow+0x738>)
 80111ec:	4413      	add	r3, r2
 80111ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111f2:	f7ef f85b 	bl	80002ac <__adddf3>
 80111f6:	4604      	mov	r4, r0
 80111f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80111fa:	460d      	mov	r5, r1
 80111fc:	f7ef f9a2 	bl	8000544 <__aeabi_i2d>
 8011200:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011202:	4b30      	ldr	r3, [pc, #192]	; (80112c4 <__ieee754_pow+0x73c>)
 8011204:	4413      	add	r3, r2
 8011206:	e9d3 8900 	ldrd	r8, r9, [r3]
 801120a:	4606      	mov	r6, r0
 801120c:	460f      	mov	r7, r1
 801120e:	4622      	mov	r2, r4
 8011210:	462b      	mov	r3, r5
 8011212:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011216:	f7ef f849 	bl	80002ac <__adddf3>
 801121a:	4642      	mov	r2, r8
 801121c:	464b      	mov	r3, r9
 801121e:	f7ef f845 	bl	80002ac <__adddf3>
 8011222:	4632      	mov	r2, r6
 8011224:	463b      	mov	r3, r7
 8011226:	f7ef f841 	bl	80002ac <__adddf3>
 801122a:	9802      	ldr	r0, [sp, #8]
 801122c:	4632      	mov	r2, r6
 801122e:	463b      	mov	r3, r7
 8011230:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011234:	f7ef f838 	bl	80002a8 <__aeabi_dsub>
 8011238:	4642      	mov	r2, r8
 801123a:	464b      	mov	r3, r9
 801123c:	f7ef f834 	bl	80002a8 <__aeabi_dsub>
 8011240:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011244:	e607      	b.n	8010e56 <__ieee754_pow+0x2ce>
 8011246:	f04f 0a01 	mov.w	sl, #1
 801124a:	e6a5      	b.n	8010f98 <__ieee754_pow+0x410>
 801124c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80112a0 <__ieee754_pow+0x718>
 8011250:	e613      	b.n	8010e7a <__ieee754_pow+0x2f2>
 8011252:	bf00      	nop
 8011254:	f3af 8000 	nop.w
 8011258:	4a454eef 	.word	0x4a454eef
 801125c:	3fca7e28 	.word	0x3fca7e28
 8011260:	93c9db65 	.word	0x93c9db65
 8011264:	3fcd864a 	.word	0x3fcd864a
 8011268:	a91d4101 	.word	0xa91d4101
 801126c:	3fd17460 	.word	0x3fd17460
 8011270:	518f264d 	.word	0x518f264d
 8011274:	3fd55555 	.word	0x3fd55555
 8011278:	db6fabff 	.word	0xdb6fabff
 801127c:	3fdb6db6 	.word	0x3fdb6db6
 8011280:	33333303 	.word	0x33333303
 8011284:	3fe33333 	.word	0x3fe33333
 8011288:	e0000000 	.word	0xe0000000
 801128c:	3feec709 	.word	0x3feec709
 8011290:	dc3a03fd 	.word	0xdc3a03fd
 8011294:	3feec709 	.word	0x3feec709
 8011298:	145b01f5 	.word	0x145b01f5
 801129c:	be3e2fe0 	.word	0xbe3e2fe0
 80112a0:	00000000 	.word	0x00000000
 80112a4:	3ff00000 	.word	0x3ff00000
 80112a8:	43400000 	.word	0x43400000
 80112ac:	0003988e 	.word	0x0003988e
 80112b0:	000bb679 	.word	0x000bb679
 80112b4:	08014168 	.word	0x08014168
 80112b8:	3ff00000 	.word	0x3ff00000
 80112bc:	40080000 	.word	0x40080000
 80112c0:	08014188 	.word	0x08014188
 80112c4:	08014178 	.word	0x08014178
 80112c8:	a3b4      	add	r3, pc, #720	; (adr r3, 801159c <__ieee754_pow+0xa14>)
 80112ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112ce:	4640      	mov	r0, r8
 80112d0:	4649      	mov	r1, r9
 80112d2:	f7ee ffeb 	bl	80002ac <__adddf3>
 80112d6:	4622      	mov	r2, r4
 80112d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80112dc:	462b      	mov	r3, r5
 80112de:	4630      	mov	r0, r6
 80112e0:	4639      	mov	r1, r7
 80112e2:	f7ee ffe1 	bl	80002a8 <__aeabi_dsub>
 80112e6:	4602      	mov	r2, r0
 80112e8:	460b      	mov	r3, r1
 80112ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80112ee:	f7ef fc23 	bl	8000b38 <__aeabi_dcmpgt>
 80112f2:	2800      	cmp	r0, #0
 80112f4:	f47f adfe 	bne.w	8010ef4 <__ieee754_pow+0x36c>
 80112f8:	4aa3      	ldr	r2, [pc, #652]	; (8011588 <__ieee754_pow+0xa00>)
 80112fa:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80112fe:	4293      	cmp	r3, r2
 8011300:	f340 810a 	ble.w	8011518 <__ieee754_pow+0x990>
 8011304:	151b      	asrs	r3, r3, #20
 8011306:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801130a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801130e:	fa4a f303 	asr.w	r3, sl, r3
 8011312:	445b      	add	r3, fp
 8011314:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8011318:	4e9c      	ldr	r6, [pc, #624]	; (801158c <__ieee754_pow+0xa04>)
 801131a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801131e:	4116      	asrs	r6, r2
 8011320:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8011324:	2000      	movs	r0, #0
 8011326:	ea23 0106 	bic.w	r1, r3, r6
 801132a:	f1c2 0214 	rsb	r2, r2, #20
 801132e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8011332:	fa4a fa02 	asr.w	sl, sl, r2
 8011336:	f1bb 0f00 	cmp.w	fp, #0
 801133a:	4602      	mov	r2, r0
 801133c:	460b      	mov	r3, r1
 801133e:	4620      	mov	r0, r4
 8011340:	4629      	mov	r1, r5
 8011342:	bfb8      	it	lt
 8011344:	f1ca 0a00 	rsblt	sl, sl, #0
 8011348:	f7ee ffae 	bl	80002a8 <__aeabi_dsub>
 801134c:	e9cd 0100 	strd	r0, r1, [sp]
 8011350:	4642      	mov	r2, r8
 8011352:	464b      	mov	r3, r9
 8011354:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011358:	f7ee ffa8 	bl	80002ac <__adddf3>
 801135c:	2000      	movs	r0, #0
 801135e:	a378      	add	r3, pc, #480	; (adr r3, 8011540 <__ieee754_pow+0x9b8>)
 8011360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011364:	4604      	mov	r4, r0
 8011366:	460d      	mov	r5, r1
 8011368:	f7ef f956 	bl	8000618 <__aeabi_dmul>
 801136c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011370:	4606      	mov	r6, r0
 8011372:	460f      	mov	r7, r1
 8011374:	4620      	mov	r0, r4
 8011376:	4629      	mov	r1, r5
 8011378:	f7ee ff96 	bl	80002a8 <__aeabi_dsub>
 801137c:	4602      	mov	r2, r0
 801137e:	460b      	mov	r3, r1
 8011380:	4640      	mov	r0, r8
 8011382:	4649      	mov	r1, r9
 8011384:	f7ee ff90 	bl	80002a8 <__aeabi_dsub>
 8011388:	a36f      	add	r3, pc, #444	; (adr r3, 8011548 <__ieee754_pow+0x9c0>)
 801138a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801138e:	f7ef f943 	bl	8000618 <__aeabi_dmul>
 8011392:	a36f      	add	r3, pc, #444	; (adr r3, 8011550 <__ieee754_pow+0x9c8>)
 8011394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011398:	4680      	mov	r8, r0
 801139a:	4689      	mov	r9, r1
 801139c:	4620      	mov	r0, r4
 801139e:	4629      	mov	r1, r5
 80113a0:	f7ef f93a 	bl	8000618 <__aeabi_dmul>
 80113a4:	4602      	mov	r2, r0
 80113a6:	460b      	mov	r3, r1
 80113a8:	4640      	mov	r0, r8
 80113aa:	4649      	mov	r1, r9
 80113ac:	f7ee ff7e 	bl	80002ac <__adddf3>
 80113b0:	4604      	mov	r4, r0
 80113b2:	460d      	mov	r5, r1
 80113b4:	4602      	mov	r2, r0
 80113b6:	460b      	mov	r3, r1
 80113b8:	4630      	mov	r0, r6
 80113ba:	4639      	mov	r1, r7
 80113bc:	f7ee ff76 	bl	80002ac <__adddf3>
 80113c0:	4632      	mov	r2, r6
 80113c2:	463b      	mov	r3, r7
 80113c4:	4680      	mov	r8, r0
 80113c6:	4689      	mov	r9, r1
 80113c8:	f7ee ff6e 	bl	80002a8 <__aeabi_dsub>
 80113cc:	4602      	mov	r2, r0
 80113ce:	460b      	mov	r3, r1
 80113d0:	4620      	mov	r0, r4
 80113d2:	4629      	mov	r1, r5
 80113d4:	f7ee ff68 	bl	80002a8 <__aeabi_dsub>
 80113d8:	4642      	mov	r2, r8
 80113da:	4606      	mov	r6, r0
 80113dc:	460f      	mov	r7, r1
 80113de:	464b      	mov	r3, r9
 80113e0:	4640      	mov	r0, r8
 80113e2:	4649      	mov	r1, r9
 80113e4:	f7ef f918 	bl	8000618 <__aeabi_dmul>
 80113e8:	a35b      	add	r3, pc, #364	; (adr r3, 8011558 <__ieee754_pow+0x9d0>)
 80113ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113ee:	4604      	mov	r4, r0
 80113f0:	460d      	mov	r5, r1
 80113f2:	f7ef f911 	bl	8000618 <__aeabi_dmul>
 80113f6:	a35a      	add	r3, pc, #360	; (adr r3, 8011560 <__ieee754_pow+0x9d8>)
 80113f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113fc:	f7ee ff54 	bl	80002a8 <__aeabi_dsub>
 8011400:	4622      	mov	r2, r4
 8011402:	462b      	mov	r3, r5
 8011404:	f7ef f908 	bl	8000618 <__aeabi_dmul>
 8011408:	a357      	add	r3, pc, #348	; (adr r3, 8011568 <__ieee754_pow+0x9e0>)
 801140a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801140e:	f7ee ff4d 	bl	80002ac <__adddf3>
 8011412:	4622      	mov	r2, r4
 8011414:	462b      	mov	r3, r5
 8011416:	f7ef f8ff 	bl	8000618 <__aeabi_dmul>
 801141a:	a355      	add	r3, pc, #340	; (adr r3, 8011570 <__ieee754_pow+0x9e8>)
 801141c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011420:	f7ee ff42 	bl	80002a8 <__aeabi_dsub>
 8011424:	4622      	mov	r2, r4
 8011426:	462b      	mov	r3, r5
 8011428:	f7ef f8f6 	bl	8000618 <__aeabi_dmul>
 801142c:	a352      	add	r3, pc, #328	; (adr r3, 8011578 <__ieee754_pow+0x9f0>)
 801142e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011432:	f7ee ff3b 	bl	80002ac <__adddf3>
 8011436:	4622      	mov	r2, r4
 8011438:	462b      	mov	r3, r5
 801143a:	f7ef f8ed 	bl	8000618 <__aeabi_dmul>
 801143e:	4602      	mov	r2, r0
 8011440:	460b      	mov	r3, r1
 8011442:	4640      	mov	r0, r8
 8011444:	4649      	mov	r1, r9
 8011446:	f7ee ff2f 	bl	80002a8 <__aeabi_dsub>
 801144a:	4604      	mov	r4, r0
 801144c:	460d      	mov	r5, r1
 801144e:	4602      	mov	r2, r0
 8011450:	460b      	mov	r3, r1
 8011452:	4640      	mov	r0, r8
 8011454:	4649      	mov	r1, r9
 8011456:	f7ef f8df 	bl	8000618 <__aeabi_dmul>
 801145a:	2200      	movs	r2, #0
 801145c:	e9cd 0100 	strd	r0, r1, [sp]
 8011460:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011464:	4620      	mov	r0, r4
 8011466:	4629      	mov	r1, r5
 8011468:	f7ee ff1e 	bl	80002a8 <__aeabi_dsub>
 801146c:	4602      	mov	r2, r0
 801146e:	460b      	mov	r3, r1
 8011470:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011474:	f7ef f9fa 	bl	800086c <__aeabi_ddiv>
 8011478:	4632      	mov	r2, r6
 801147a:	4604      	mov	r4, r0
 801147c:	460d      	mov	r5, r1
 801147e:	463b      	mov	r3, r7
 8011480:	4640      	mov	r0, r8
 8011482:	4649      	mov	r1, r9
 8011484:	f7ef f8c8 	bl	8000618 <__aeabi_dmul>
 8011488:	4632      	mov	r2, r6
 801148a:	463b      	mov	r3, r7
 801148c:	f7ee ff0e 	bl	80002ac <__adddf3>
 8011490:	4602      	mov	r2, r0
 8011492:	460b      	mov	r3, r1
 8011494:	4620      	mov	r0, r4
 8011496:	4629      	mov	r1, r5
 8011498:	f7ee ff06 	bl	80002a8 <__aeabi_dsub>
 801149c:	4642      	mov	r2, r8
 801149e:	464b      	mov	r3, r9
 80114a0:	f7ee ff02 	bl	80002a8 <__aeabi_dsub>
 80114a4:	4602      	mov	r2, r0
 80114a6:	460b      	mov	r3, r1
 80114a8:	2000      	movs	r0, #0
 80114aa:	4939      	ldr	r1, [pc, #228]	; (8011590 <__ieee754_pow+0xa08>)
 80114ac:	f7ee fefc 	bl	80002a8 <__aeabi_dsub>
 80114b0:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80114b4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80114b8:	4602      	mov	r2, r0
 80114ba:	460b      	mov	r3, r1
 80114bc:	da2f      	bge.n	801151e <__ieee754_pow+0x996>
 80114be:	4650      	mov	r0, sl
 80114c0:	ec43 2b10 	vmov	d0, r2, r3
 80114c4:	f001 f948 	bl	8012758 <scalbn>
 80114c8:	ec51 0b10 	vmov	r0, r1, d0
 80114cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80114d0:	f7ff bbf1 	b.w	8010cb6 <__ieee754_pow+0x12e>
 80114d4:	4b2f      	ldr	r3, [pc, #188]	; (8011594 <__ieee754_pow+0xa0c>)
 80114d6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80114da:	429e      	cmp	r6, r3
 80114dc:	f77f af0c 	ble.w	80112f8 <__ieee754_pow+0x770>
 80114e0:	4b2d      	ldr	r3, [pc, #180]	; (8011598 <__ieee754_pow+0xa10>)
 80114e2:	440b      	add	r3, r1
 80114e4:	4303      	orrs	r3, r0
 80114e6:	d00b      	beq.n	8011500 <__ieee754_pow+0x978>
 80114e8:	a325      	add	r3, pc, #148	; (adr r3, 8011580 <__ieee754_pow+0x9f8>)
 80114ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80114f2:	f7ef f891 	bl	8000618 <__aeabi_dmul>
 80114f6:	a322      	add	r3, pc, #136	; (adr r3, 8011580 <__ieee754_pow+0x9f8>)
 80114f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114fc:	f7ff bbdb 	b.w	8010cb6 <__ieee754_pow+0x12e>
 8011500:	4622      	mov	r2, r4
 8011502:	462b      	mov	r3, r5
 8011504:	f7ee fed0 	bl	80002a8 <__aeabi_dsub>
 8011508:	4642      	mov	r2, r8
 801150a:	464b      	mov	r3, r9
 801150c:	f7ef fb0a 	bl	8000b24 <__aeabi_dcmpge>
 8011510:	2800      	cmp	r0, #0
 8011512:	f43f aef1 	beq.w	80112f8 <__ieee754_pow+0x770>
 8011516:	e7e7      	b.n	80114e8 <__ieee754_pow+0x960>
 8011518:	f04f 0a00 	mov.w	sl, #0
 801151c:	e718      	b.n	8011350 <__ieee754_pow+0x7c8>
 801151e:	4621      	mov	r1, r4
 8011520:	e7d4      	b.n	80114cc <__ieee754_pow+0x944>
 8011522:	2000      	movs	r0, #0
 8011524:	491a      	ldr	r1, [pc, #104]	; (8011590 <__ieee754_pow+0xa08>)
 8011526:	f7ff bb8f 	b.w	8010c48 <__ieee754_pow+0xc0>
 801152a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801152e:	f7ff bb8b 	b.w	8010c48 <__ieee754_pow+0xc0>
 8011532:	4630      	mov	r0, r6
 8011534:	4639      	mov	r1, r7
 8011536:	f7ff bb87 	b.w	8010c48 <__ieee754_pow+0xc0>
 801153a:	4693      	mov	fp, r2
 801153c:	f7ff bb98 	b.w	8010c70 <__ieee754_pow+0xe8>
 8011540:	00000000 	.word	0x00000000
 8011544:	3fe62e43 	.word	0x3fe62e43
 8011548:	fefa39ef 	.word	0xfefa39ef
 801154c:	3fe62e42 	.word	0x3fe62e42
 8011550:	0ca86c39 	.word	0x0ca86c39
 8011554:	be205c61 	.word	0xbe205c61
 8011558:	72bea4d0 	.word	0x72bea4d0
 801155c:	3e663769 	.word	0x3e663769
 8011560:	c5d26bf1 	.word	0xc5d26bf1
 8011564:	3ebbbd41 	.word	0x3ebbbd41
 8011568:	af25de2c 	.word	0xaf25de2c
 801156c:	3f11566a 	.word	0x3f11566a
 8011570:	16bebd93 	.word	0x16bebd93
 8011574:	3f66c16c 	.word	0x3f66c16c
 8011578:	5555553e 	.word	0x5555553e
 801157c:	3fc55555 	.word	0x3fc55555
 8011580:	c2f8f359 	.word	0xc2f8f359
 8011584:	01a56e1f 	.word	0x01a56e1f
 8011588:	3fe00000 	.word	0x3fe00000
 801158c:	000fffff 	.word	0x000fffff
 8011590:	3ff00000 	.word	0x3ff00000
 8011594:	4090cbff 	.word	0x4090cbff
 8011598:	3f6f3400 	.word	0x3f6f3400
 801159c:	652b82fe 	.word	0x652b82fe
 80115a0:	3c971547 	.word	0x3c971547
 80115a4:	00000000 	.word	0x00000000

080115a8 <__ieee754_rem_pio2>:
 80115a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115ac:	ec57 6b10 	vmov	r6, r7, d0
 80115b0:	4bc3      	ldr	r3, [pc, #780]	; (80118c0 <__ieee754_rem_pio2+0x318>)
 80115b2:	b08d      	sub	sp, #52	; 0x34
 80115b4:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80115b8:	4598      	cmp	r8, r3
 80115ba:	4604      	mov	r4, r0
 80115bc:	9704      	str	r7, [sp, #16]
 80115be:	dc07      	bgt.n	80115d0 <__ieee754_rem_pio2+0x28>
 80115c0:	2200      	movs	r2, #0
 80115c2:	2300      	movs	r3, #0
 80115c4:	ed84 0b00 	vstr	d0, [r4]
 80115c8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80115cc:	2500      	movs	r5, #0
 80115ce:	e027      	b.n	8011620 <__ieee754_rem_pio2+0x78>
 80115d0:	4bbc      	ldr	r3, [pc, #752]	; (80118c4 <__ieee754_rem_pio2+0x31c>)
 80115d2:	4598      	cmp	r8, r3
 80115d4:	dc75      	bgt.n	80116c2 <__ieee754_rem_pio2+0x11a>
 80115d6:	9b04      	ldr	r3, [sp, #16]
 80115d8:	4dbb      	ldr	r5, [pc, #748]	; (80118c8 <__ieee754_rem_pio2+0x320>)
 80115da:	2b00      	cmp	r3, #0
 80115dc:	ee10 0a10 	vmov	r0, s0
 80115e0:	a3a9      	add	r3, pc, #676	; (adr r3, 8011888 <__ieee754_rem_pio2+0x2e0>)
 80115e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115e6:	4639      	mov	r1, r7
 80115e8:	dd36      	ble.n	8011658 <__ieee754_rem_pio2+0xb0>
 80115ea:	f7ee fe5d 	bl	80002a8 <__aeabi_dsub>
 80115ee:	45a8      	cmp	r8, r5
 80115f0:	4606      	mov	r6, r0
 80115f2:	460f      	mov	r7, r1
 80115f4:	d018      	beq.n	8011628 <__ieee754_rem_pio2+0x80>
 80115f6:	a3a6      	add	r3, pc, #664	; (adr r3, 8011890 <__ieee754_rem_pio2+0x2e8>)
 80115f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115fc:	f7ee fe54 	bl	80002a8 <__aeabi_dsub>
 8011600:	4602      	mov	r2, r0
 8011602:	460b      	mov	r3, r1
 8011604:	e9c4 2300 	strd	r2, r3, [r4]
 8011608:	4630      	mov	r0, r6
 801160a:	4639      	mov	r1, r7
 801160c:	f7ee fe4c 	bl	80002a8 <__aeabi_dsub>
 8011610:	a39f      	add	r3, pc, #636	; (adr r3, 8011890 <__ieee754_rem_pio2+0x2e8>)
 8011612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011616:	f7ee fe47 	bl	80002a8 <__aeabi_dsub>
 801161a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801161e:	2501      	movs	r5, #1
 8011620:	4628      	mov	r0, r5
 8011622:	b00d      	add	sp, #52	; 0x34
 8011624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011628:	a39b      	add	r3, pc, #620	; (adr r3, 8011898 <__ieee754_rem_pio2+0x2f0>)
 801162a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801162e:	f7ee fe3b 	bl	80002a8 <__aeabi_dsub>
 8011632:	a39b      	add	r3, pc, #620	; (adr r3, 80118a0 <__ieee754_rem_pio2+0x2f8>)
 8011634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011638:	4606      	mov	r6, r0
 801163a:	460f      	mov	r7, r1
 801163c:	f7ee fe34 	bl	80002a8 <__aeabi_dsub>
 8011640:	4602      	mov	r2, r0
 8011642:	460b      	mov	r3, r1
 8011644:	e9c4 2300 	strd	r2, r3, [r4]
 8011648:	4630      	mov	r0, r6
 801164a:	4639      	mov	r1, r7
 801164c:	f7ee fe2c 	bl	80002a8 <__aeabi_dsub>
 8011650:	a393      	add	r3, pc, #588	; (adr r3, 80118a0 <__ieee754_rem_pio2+0x2f8>)
 8011652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011656:	e7de      	b.n	8011616 <__ieee754_rem_pio2+0x6e>
 8011658:	f7ee fe28 	bl	80002ac <__adddf3>
 801165c:	45a8      	cmp	r8, r5
 801165e:	4606      	mov	r6, r0
 8011660:	460f      	mov	r7, r1
 8011662:	d016      	beq.n	8011692 <__ieee754_rem_pio2+0xea>
 8011664:	a38a      	add	r3, pc, #552	; (adr r3, 8011890 <__ieee754_rem_pio2+0x2e8>)
 8011666:	e9d3 2300 	ldrd	r2, r3, [r3]
 801166a:	f7ee fe1f 	bl	80002ac <__adddf3>
 801166e:	4602      	mov	r2, r0
 8011670:	460b      	mov	r3, r1
 8011672:	e9c4 2300 	strd	r2, r3, [r4]
 8011676:	4630      	mov	r0, r6
 8011678:	4639      	mov	r1, r7
 801167a:	f7ee fe15 	bl	80002a8 <__aeabi_dsub>
 801167e:	a384      	add	r3, pc, #528	; (adr r3, 8011890 <__ieee754_rem_pio2+0x2e8>)
 8011680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011684:	f7ee fe12 	bl	80002ac <__adddf3>
 8011688:	f04f 35ff 	mov.w	r5, #4294967295
 801168c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011690:	e7c6      	b.n	8011620 <__ieee754_rem_pio2+0x78>
 8011692:	a381      	add	r3, pc, #516	; (adr r3, 8011898 <__ieee754_rem_pio2+0x2f0>)
 8011694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011698:	f7ee fe08 	bl	80002ac <__adddf3>
 801169c:	a380      	add	r3, pc, #512	; (adr r3, 80118a0 <__ieee754_rem_pio2+0x2f8>)
 801169e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116a2:	4606      	mov	r6, r0
 80116a4:	460f      	mov	r7, r1
 80116a6:	f7ee fe01 	bl	80002ac <__adddf3>
 80116aa:	4602      	mov	r2, r0
 80116ac:	460b      	mov	r3, r1
 80116ae:	e9c4 2300 	strd	r2, r3, [r4]
 80116b2:	4630      	mov	r0, r6
 80116b4:	4639      	mov	r1, r7
 80116b6:	f7ee fdf7 	bl	80002a8 <__aeabi_dsub>
 80116ba:	a379      	add	r3, pc, #484	; (adr r3, 80118a0 <__ieee754_rem_pio2+0x2f8>)
 80116bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116c0:	e7e0      	b.n	8011684 <__ieee754_rem_pio2+0xdc>
 80116c2:	4b82      	ldr	r3, [pc, #520]	; (80118cc <__ieee754_rem_pio2+0x324>)
 80116c4:	4598      	cmp	r8, r3
 80116c6:	f300 80d0 	bgt.w	801186a <__ieee754_rem_pio2+0x2c2>
 80116ca:	f000 ff1d 	bl	8012508 <fabs>
 80116ce:	ec57 6b10 	vmov	r6, r7, d0
 80116d2:	ee10 0a10 	vmov	r0, s0
 80116d6:	a374      	add	r3, pc, #464	; (adr r3, 80118a8 <__ieee754_rem_pio2+0x300>)
 80116d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116dc:	4639      	mov	r1, r7
 80116de:	f7ee ff9b 	bl	8000618 <__aeabi_dmul>
 80116e2:	2200      	movs	r2, #0
 80116e4:	4b7a      	ldr	r3, [pc, #488]	; (80118d0 <__ieee754_rem_pio2+0x328>)
 80116e6:	f7ee fde1 	bl	80002ac <__adddf3>
 80116ea:	f7ef fa45 	bl	8000b78 <__aeabi_d2iz>
 80116ee:	4605      	mov	r5, r0
 80116f0:	f7ee ff28 	bl	8000544 <__aeabi_i2d>
 80116f4:	a364      	add	r3, pc, #400	; (adr r3, 8011888 <__ieee754_rem_pio2+0x2e0>)
 80116f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80116fe:	f7ee ff8b 	bl	8000618 <__aeabi_dmul>
 8011702:	4602      	mov	r2, r0
 8011704:	460b      	mov	r3, r1
 8011706:	4630      	mov	r0, r6
 8011708:	4639      	mov	r1, r7
 801170a:	f7ee fdcd 	bl	80002a8 <__aeabi_dsub>
 801170e:	a360      	add	r3, pc, #384	; (adr r3, 8011890 <__ieee754_rem_pio2+0x2e8>)
 8011710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011714:	4682      	mov	sl, r0
 8011716:	468b      	mov	fp, r1
 8011718:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801171c:	f7ee ff7c 	bl	8000618 <__aeabi_dmul>
 8011720:	2d1f      	cmp	r5, #31
 8011722:	4606      	mov	r6, r0
 8011724:	460f      	mov	r7, r1
 8011726:	dc0c      	bgt.n	8011742 <__ieee754_rem_pio2+0x19a>
 8011728:	1e6a      	subs	r2, r5, #1
 801172a:	4b6a      	ldr	r3, [pc, #424]	; (80118d4 <__ieee754_rem_pio2+0x32c>)
 801172c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011730:	4543      	cmp	r3, r8
 8011732:	d006      	beq.n	8011742 <__ieee754_rem_pio2+0x19a>
 8011734:	4632      	mov	r2, r6
 8011736:	463b      	mov	r3, r7
 8011738:	4650      	mov	r0, sl
 801173a:	4659      	mov	r1, fp
 801173c:	f7ee fdb4 	bl	80002a8 <__aeabi_dsub>
 8011740:	e00e      	b.n	8011760 <__ieee754_rem_pio2+0x1b8>
 8011742:	4632      	mov	r2, r6
 8011744:	463b      	mov	r3, r7
 8011746:	4650      	mov	r0, sl
 8011748:	4659      	mov	r1, fp
 801174a:	f7ee fdad 	bl	80002a8 <__aeabi_dsub>
 801174e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8011752:	9305      	str	r3, [sp, #20]
 8011754:	9a05      	ldr	r2, [sp, #20]
 8011756:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801175a:	1ad3      	subs	r3, r2, r3
 801175c:	2b10      	cmp	r3, #16
 801175e:	dc02      	bgt.n	8011766 <__ieee754_rem_pio2+0x1be>
 8011760:	e9c4 0100 	strd	r0, r1, [r4]
 8011764:	e039      	b.n	80117da <__ieee754_rem_pio2+0x232>
 8011766:	a34c      	add	r3, pc, #304	; (adr r3, 8011898 <__ieee754_rem_pio2+0x2f0>)
 8011768:	e9d3 2300 	ldrd	r2, r3, [r3]
 801176c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011770:	f7ee ff52 	bl	8000618 <__aeabi_dmul>
 8011774:	4606      	mov	r6, r0
 8011776:	460f      	mov	r7, r1
 8011778:	4602      	mov	r2, r0
 801177a:	460b      	mov	r3, r1
 801177c:	4650      	mov	r0, sl
 801177e:	4659      	mov	r1, fp
 8011780:	f7ee fd92 	bl	80002a8 <__aeabi_dsub>
 8011784:	4602      	mov	r2, r0
 8011786:	460b      	mov	r3, r1
 8011788:	4680      	mov	r8, r0
 801178a:	4689      	mov	r9, r1
 801178c:	4650      	mov	r0, sl
 801178e:	4659      	mov	r1, fp
 8011790:	f7ee fd8a 	bl	80002a8 <__aeabi_dsub>
 8011794:	4632      	mov	r2, r6
 8011796:	463b      	mov	r3, r7
 8011798:	f7ee fd86 	bl	80002a8 <__aeabi_dsub>
 801179c:	a340      	add	r3, pc, #256	; (adr r3, 80118a0 <__ieee754_rem_pio2+0x2f8>)
 801179e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117a2:	4606      	mov	r6, r0
 80117a4:	460f      	mov	r7, r1
 80117a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80117aa:	f7ee ff35 	bl	8000618 <__aeabi_dmul>
 80117ae:	4632      	mov	r2, r6
 80117b0:	463b      	mov	r3, r7
 80117b2:	f7ee fd79 	bl	80002a8 <__aeabi_dsub>
 80117b6:	4602      	mov	r2, r0
 80117b8:	460b      	mov	r3, r1
 80117ba:	4606      	mov	r6, r0
 80117bc:	460f      	mov	r7, r1
 80117be:	4640      	mov	r0, r8
 80117c0:	4649      	mov	r1, r9
 80117c2:	f7ee fd71 	bl	80002a8 <__aeabi_dsub>
 80117c6:	9a05      	ldr	r2, [sp, #20]
 80117c8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80117cc:	1ad3      	subs	r3, r2, r3
 80117ce:	2b31      	cmp	r3, #49	; 0x31
 80117d0:	dc20      	bgt.n	8011814 <__ieee754_rem_pio2+0x26c>
 80117d2:	e9c4 0100 	strd	r0, r1, [r4]
 80117d6:	46c2      	mov	sl, r8
 80117d8:	46cb      	mov	fp, r9
 80117da:	e9d4 8900 	ldrd	r8, r9, [r4]
 80117de:	4650      	mov	r0, sl
 80117e0:	4642      	mov	r2, r8
 80117e2:	464b      	mov	r3, r9
 80117e4:	4659      	mov	r1, fp
 80117e6:	f7ee fd5f 	bl	80002a8 <__aeabi_dsub>
 80117ea:	463b      	mov	r3, r7
 80117ec:	4632      	mov	r2, r6
 80117ee:	f7ee fd5b 	bl	80002a8 <__aeabi_dsub>
 80117f2:	9b04      	ldr	r3, [sp, #16]
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80117fa:	f6bf af11 	bge.w	8011620 <__ieee754_rem_pio2+0x78>
 80117fe:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8011802:	6063      	str	r3, [r4, #4]
 8011804:	f8c4 8000 	str.w	r8, [r4]
 8011808:	60a0      	str	r0, [r4, #8]
 801180a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801180e:	60e3      	str	r3, [r4, #12]
 8011810:	426d      	negs	r5, r5
 8011812:	e705      	b.n	8011620 <__ieee754_rem_pio2+0x78>
 8011814:	a326      	add	r3, pc, #152	; (adr r3, 80118b0 <__ieee754_rem_pio2+0x308>)
 8011816:	e9d3 2300 	ldrd	r2, r3, [r3]
 801181a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801181e:	f7ee fefb 	bl	8000618 <__aeabi_dmul>
 8011822:	4606      	mov	r6, r0
 8011824:	460f      	mov	r7, r1
 8011826:	4602      	mov	r2, r0
 8011828:	460b      	mov	r3, r1
 801182a:	4640      	mov	r0, r8
 801182c:	4649      	mov	r1, r9
 801182e:	f7ee fd3b 	bl	80002a8 <__aeabi_dsub>
 8011832:	4602      	mov	r2, r0
 8011834:	460b      	mov	r3, r1
 8011836:	4682      	mov	sl, r0
 8011838:	468b      	mov	fp, r1
 801183a:	4640      	mov	r0, r8
 801183c:	4649      	mov	r1, r9
 801183e:	f7ee fd33 	bl	80002a8 <__aeabi_dsub>
 8011842:	4632      	mov	r2, r6
 8011844:	463b      	mov	r3, r7
 8011846:	f7ee fd2f 	bl	80002a8 <__aeabi_dsub>
 801184a:	a31b      	add	r3, pc, #108	; (adr r3, 80118b8 <__ieee754_rem_pio2+0x310>)
 801184c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011850:	4606      	mov	r6, r0
 8011852:	460f      	mov	r7, r1
 8011854:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011858:	f7ee fede 	bl	8000618 <__aeabi_dmul>
 801185c:	4632      	mov	r2, r6
 801185e:	463b      	mov	r3, r7
 8011860:	f7ee fd22 	bl	80002a8 <__aeabi_dsub>
 8011864:	4606      	mov	r6, r0
 8011866:	460f      	mov	r7, r1
 8011868:	e764      	b.n	8011734 <__ieee754_rem_pio2+0x18c>
 801186a:	4b1b      	ldr	r3, [pc, #108]	; (80118d8 <__ieee754_rem_pio2+0x330>)
 801186c:	4598      	cmp	r8, r3
 801186e:	dd35      	ble.n	80118dc <__ieee754_rem_pio2+0x334>
 8011870:	ee10 2a10 	vmov	r2, s0
 8011874:	463b      	mov	r3, r7
 8011876:	4630      	mov	r0, r6
 8011878:	4639      	mov	r1, r7
 801187a:	f7ee fd15 	bl	80002a8 <__aeabi_dsub>
 801187e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011882:	e9c4 0100 	strd	r0, r1, [r4]
 8011886:	e6a1      	b.n	80115cc <__ieee754_rem_pio2+0x24>
 8011888:	54400000 	.word	0x54400000
 801188c:	3ff921fb 	.word	0x3ff921fb
 8011890:	1a626331 	.word	0x1a626331
 8011894:	3dd0b461 	.word	0x3dd0b461
 8011898:	1a600000 	.word	0x1a600000
 801189c:	3dd0b461 	.word	0x3dd0b461
 80118a0:	2e037073 	.word	0x2e037073
 80118a4:	3ba3198a 	.word	0x3ba3198a
 80118a8:	6dc9c883 	.word	0x6dc9c883
 80118ac:	3fe45f30 	.word	0x3fe45f30
 80118b0:	2e000000 	.word	0x2e000000
 80118b4:	3ba3198a 	.word	0x3ba3198a
 80118b8:	252049c1 	.word	0x252049c1
 80118bc:	397b839a 	.word	0x397b839a
 80118c0:	3fe921fb 	.word	0x3fe921fb
 80118c4:	4002d97b 	.word	0x4002d97b
 80118c8:	3ff921fb 	.word	0x3ff921fb
 80118cc:	413921fb 	.word	0x413921fb
 80118d0:	3fe00000 	.word	0x3fe00000
 80118d4:	08014198 	.word	0x08014198
 80118d8:	7fefffff 	.word	0x7fefffff
 80118dc:	ea4f 5528 	mov.w	r5, r8, asr #20
 80118e0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 80118e4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80118e8:	4630      	mov	r0, r6
 80118ea:	460f      	mov	r7, r1
 80118ec:	f7ef f944 	bl	8000b78 <__aeabi_d2iz>
 80118f0:	f7ee fe28 	bl	8000544 <__aeabi_i2d>
 80118f4:	4602      	mov	r2, r0
 80118f6:	460b      	mov	r3, r1
 80118f8:	4630      	mov	r0, r6
 80118fa:	4639      	mov	r1, r7
 80118fc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011900:	f7ee fcd2 	bl	80002a8 <__aeabi_dsub>
 8011904:	2200      	movs	r2, #0
 8011906:	4b1f      	ldr	r3, [pc, #124]	; (8011984 <__ieee754_rem_pio2+0x3dc>)
 8011908:	f7ee fe86 	bl	8000618 <__aeabi_dmul>
 801190c:	460f      	mov	r7, r1
 801190e:	4606      	mov	r6, r0
 8011910:	f7ef f932 	bl	8000b78 <__aeabi_d2iz>
 8011914:	f7ee fe16 	bl	8000544 <__aeabi_i2d>
 8011918:	4602      	mov	r2, r0
 801191a:	460b      	mov	r3, r1
 801191c:	4630      	mov	r0, r6
 801191e:	4639      	mov	r1, r7
 8011920:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8011924:	f7ee fcc0 	bl	80002a8 <__aeabi_dsub>
 8011928:	2200      	movs	r2, #0
 801192a:	4b16      	ldr	r3, [pc, #88]	; (8011984 <__ieee754_rem_pio2+0x3dc>)
 801192c:	f7ee fe74 	bl	8000618 <__aeabi_dmul>
 8011930:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8011934:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8011938:	f04f 0803 	mov.w	r8, #3
 801193c:	2600      	movs	r6, #0
 801193e:	2700      	movs	r7, #0
 8011940:	4632      	mov	r2, r6
 8011942:	463b      	mov	r3, r7
 8011944:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8011948:	f108 3aff 	add.w	sl, r8, #4294967295
 801194c:	f7ef f8cc 	bl	8000ae8 <__aeabi_dcmpeq>
 8011950:	b9b0      	cbnz	r0, 8011980 <__ieee754_rem_pio2+0x3d8>
 8011952:	4b0d      	ldr	r3, [pc, #52]	; (8011988 <__ieee754_rem_pio2+0x3e0>)
 8011954:	9301      	str	r3, [sp, #4]
 8011956:	2302      	movs	r3, #2
 8011958:	9300      	str	r3, [sp, #0]
 801195a:	462a      	mov	r2, r5
 801195c:	4643      	mov	r3, r8
 801195e:	4621      	mov	r1, r4
 8011960:	a806      	add	r0, sp, #24
 8011962:	f000 f8c5 	bl	8011af0 <__kernel_rem_pio2>
 8011966:	9b04      	ldr	r3, [sp, #16]
 8011968:	2b00      	cmp	r3, #0
 801196a:	4605      	mov	r5, r0
 801196c:	f6bf ae58 	bge.w	8011620 <__ieee754_rem_pio2+0x78>
 8011970:	6863      	ldr	r3, [r4, #4]
 8011972:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011976:	6063      	str	r3, [r4, #4]
 8011978:	68e3      	ldr	r3, [r4, #12]
 801197a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801197e:	e746      	b.n	801180e <__ieee754_rem_pio2+0x266>
 8011980:	46d0      	mov	r8, sl
 8011982:	e7dd      	b.n	8011940 <__ieee754_rem_pio2+0x398>
 8011984:	41700000 	.word	0x41700000
 8011988:	08014218 	.word	0x08014218

0801198c <__ieee754_sqrt>:
 801198c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011990:	4955      	ldr	r1, [pc, #340]	; (8011ae8 <__ieee754_sqrt+0x15c>)
 8011992:	ec55 4b10 	vmov	r4, r5, d0
 8011996:	43a9      	bics	r1, r5
 8011998:	462b      	mov	r3, r5
 801199a:	462a      	mov	r2, r5
 801199c:	d112      	bne.n	80119c4 <__ieee754_sqrt+0x38>
 801199e:	ee10 2a10 	vmov	r2, s0
 80119a2:	ee10 0a10 	vmov	r0, s0
 80119a6:	4629      	mov	r1, r5
 80119a8:	f7ee fe36 	bl	8000618 <__aeabi_dmul>
 80119ac:	4602      	mov	r2, r0
 80119ae:	460b      	mov	r3, r1
 80119b0:	4620      	mov	r0, r4
 80119b2:	4629      	mov	r1, r5
 80119b4:	f7ee fc7a 	bl	80002ac <__adddf3>
 80119b8:	4604      	mov	r4, r0
 80119ba:	460d      	mov	r5, r1
 80119bc:	ec45 4b10 	vmov	d0, r4, r5
 80119c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80119c4:	2d00      	cmp	r5, #0
 80119c6:	ee10 0a10 	vmov	r0, s0
 80119ca:	4621      	mov	r1, r4
 80119cc:	dc0f      	bgt.n	80119ee <__ieee754_sqrt+0x62>
 80119ce:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80119d2:	4330      	orrs	r0, r6
 80119d4:	d0f2      	beq.n	80119bc <__ieee754_sqrt+0x30>
 80119d6:	b155      	cbz	r5, 80119ee <__ieee754_sqrt+0x62>
 80119d8:	ee10 2a10 	vmov	r2, s0
 80119dc:	4620      	mov	r0, r4
 80119de:	4629      	mov	r1, r5
 80119e0:	f7ee fc62 	bl	80002a8 <__aeabi_dsub>
 80119e4:	4602      	mov	r2, r0
 80119e6:	460b      	mov	r3, r1
 80119e8:	f7ee ff40 	bl	800086c <__aeabi_ddiv>
 80119ec:	e7e4      	b.n	80119b8 <__ieee754_sqrt+0x2c>
 80119ee:	151b      	asrs	r3, r3, #20
 80119f0:	d073      	beq.n	8011ada <__ieee754_sqrt+0x14e>
 80119f2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80119f6:	07dd      	lsls	r5, r3, #31
 80119f8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80119fc:	bf48      	it	mi
 80119fe:	0fc8      	lsrmi	r0, r1, #31
 8011a00:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8011a04:	bf44      	itt	mi
 8011a06:	0049      	lslmi	r1, r1, #1
 8011a08:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8011a0c:	2500      	movs	r5, #0
 8011a0e:	1058      	asrs	r0, r3, #1
 8011a10:	0fcb      	lsrs	r3, r1, #31
 8011a12:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8011a16:	0049      	lsls	r1, r1, #1
 8011a18:	2316      	movs	r3, #22
 8011a1a:	462c      	mov	r4, r5
 8011a1c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8011a20:	19a7      	adds	r7, r4, r6
 8011a22:	4297      	cmp	r7, r2
 8011a24:	bfde      	ittt	le
 8011a26:	19bc      	addle	r4, r7, r6
 8011a28:	1bd2      	suble	r2, r2, r7
 8011a2a:	19ad      	addle	r5, r5, r6
 8011a2c:	0fcf      	lsrs	r7, r1, #31
 8011a2e:	3b01      	subs	r3, #1
 8011a30:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8011a34:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011a38:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8011a3c:	d1f0      	bne.n	8011a20 <__ieee754_sqrt+0x94>
 8011a3e:	f04f 0c20 	mov.w	ip, #32
 8011a42:	469e      	mov	lr, r3
 8011a44:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8011a48:	42a2      	cmp	r2, r4
 8011a4a:	eb06 070e 	add.w	r7, r6, lr
 8011a4e:	dc02      	bgt.n	8011a56 <__ieee754_sqrt+0xca>
 8011a50:	d112      	bne.n	8011a78 <__ieee754_sqrt+0xec>
 8011a52:	428f      	cmp	r7, r1
 8011a54:	d810      	bhi.n	8011a78 <__ieee754_sqrt+0xec>
 8011a56:	2f00      	cmp	r7, #0
 8011a58:	eb07 0e06 	add.w	lr, r7, r6
 8011a5c:	da42      	bge.n	8011ae4 <__ieee754_sqrt+0x158>
 8011a5e:	f1be 0f00 	cmp.w	lr, #0
 8011a62:	db3f      	blt.n	8011ae4 <__ieee754_sqrt+0x158>
 8011a64:	f104 0801 	add.w	r8, r4, #1
 8011a68:	1b12      	subs	r2, r2, r4
 8011a6a:	428f      	cmp	r7, r1
 8011a6c:	bf88      	it	hi
 8011a6e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8011a72:	1bc9      	subs	r1, r1, r7
 8011a74:	4433      	add	r3, r6
 8011a76:	4644      	mov	r4, r8
 8011a78:	0052      	lsls	r2, r2, #1
 8011a7a:	f1bc 0c01 	subs.w	ip, ip, #1
 8011a7e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8011a82:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8011a86:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011a8a:	d1dd      	bne.n	8011a48 <__ieee754_sqrt+0xbc>
 8011a8c:	430a      	orrs	r2, r1
 8011a8e:	d006      	beq.n	8011a9e <__ieee754_sqrt+0x112>
 8011a90:	1c5c      	adds	r4, r3, #1
 8011a92:	bf13      	iteet	ne
 8011a94:	3301      	addne	r3, #1
 8011a96:	3501      	addeq	r5, #1
 8011a98:	4663      	moveq	r3, ip
 8011a9a:	f023 0301 	bicne.w	r3, r3, #1
 8011a9e:	106a      	asrs	r2, r5, #1
 8011aa0:	085b      	lsrs	r3, r3, #1
 8011aa2:	07e9      	lsls	r1, r5, #31
 8011aa4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8011aa8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8011aac:	bf48      	it	mi
 8011aae:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8011ab2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8011ab6:	461c      	mov	r4, r3
 8011ab8:	e780      	b.n	80119bc <__ieee754_sqrt+0x30>
 8011aba:	0aca      	lsrs	r2, r1, #11
 8011abc:	3815      	subs	r0, #21
 8011abe:	0549      	lsls	r1, r1, #21
 8011ac0:	2a00      	cmp	r2, #0
 8011ac2:	d0fa      	beq.n	8011aba <__ieee754_sqrt+0x12e>
 8011ac4:	02d6      	lsls	r6, r2, #11
 8011ac6:	d50a      	bpl.n	8011ade <__ieee754_sqrt+0x152>
 8011ac8:	f1c3 0420 	rsb	r4, r3, #32
 8011acc:	fa21 f404 	lsr.w	r4, r1, r4
 8011ad0:	1e5d      	subs	r5, r3, #1
 8011ad2:	4099      	lsls	r1, r3
 8011ad4:	4322      	orrs	r2, r4
 8011ad6:	1b43      	subs	r3, r0, r5
 8011ad8:	e78b      	b.n	80119f2 <__ieee754_sqrt+0x66>
 8011ada:	4618      	mov	r0, r3
 8011adc:	e7f0      	b.n	8011ac0 <__ieee754_sqrt+0x134>
 8011ade:	0052      	lsls	r2, r2, #1
 8011ae0:	3301      	adds	r3, #1
 8011ae2:	e7ef      	b.n	8011ac4 <__ieee754_sqrt+0x138>
 8011ae4:	46a0      	mov	r8, r4
 8011ae6:	e7bf      	b.n	8011a68 <__ieee754_sqrt+0xdc>
 8011ae8:	7ff00000 	.word	0x7ff00000
 8011aec:	00000000 	.word	0x00000000

08011af0 <__kernel_rem_pio2>:
 8011af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011af4:	ed2d 8b02 	vpush	{d8}
 8011af8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8011afc:	1ed4      	subs	r4, r2, #3
 8011afe:	9308      	str	r3, [sp, #32]
 8011b00:	9101      	str	r1, [sp, #4]
 8011b02:	4bc5      	ldr	r3, [pc, #788]	; (8011e18 <__kernel_rem_pio2+0x328>)
 8011b04:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8011b06:	9009      	str	r0, [sp, #36]	; 0x24
 8011b08:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011b0c:	9304      	str	r3, [sp, #16]
 8011b0e:	9b08      	ldr	r3, [sp, #32]
 8011b10:	3b01      	subs	r3, #1
 8011b12:	9307      	str	r3, [sp, #28]
 8011b14:	2318      	movs	r3, #24
 8011b16:	fb94 f4f3 	sdiv	r4, r4, r3
 8011b1a:	f06f 0317 	mvn.w	r3, #23
 8011b1e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8011b22:	fb04 3303 	mla	r3, r4, r3, r3
 8011b26:	eb03 0a02 	add.w	sl, r3, r2
 8011b2a:	9b04      	ldr	r3, [sp, #16]
 8011b2c:	9a07      	ldr	r2, [sp, #28]
 8011b2e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8011e08 <__kernel_rem_pio2+0x318>
 8011b32:	eb03 0802 	add.w	r8, r3, r2
 8011b36:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8011b38:	1aa7      	subs	r7, r4, r2
 8011b3a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8011b3e:	ae22      	add	r6, sp, #136	; 0x88
 8011b40:	2500      	movs	r5, #0
 8011b42:	4545      	cmp	r5, r8
 8011b44:	dd13      	ble.n	8011b6e <__kernel_rem_pio2+0x7e>
 8011b46:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8011e08 <__kernel_rem_pio2+0x318>
 8011b4a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8011b4e:	2600      	movs	r6, #0
 8011b50:	9b04      	ldr	r3, [sp, #16]
 8011b52:	429e      	cmp	r6, r3
 8011b54:	dc32      	bgt.n	8011bbc <__kernel_rem_pio2+0xcc>
 8011b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011b58:	9302      	str	r3, [sp, #8]
 8011b5a:	9b08      	ldr	r3, [sp, #32]
 8011b5c:	199d      	adds	r5, r3, r6
 8011b5e:	ab22      	add	r3, sp, #136	; 0x88
 8011b60:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8011b64:	9306      	str	r3, [sp, #24]
 8011b66:	ec59 8b18 	vmov	r8, r9, d8
 8011b6a:	2700      	movs	r7, #0
 8011b6c:	e01f      	b.n	8011bae <__kernel_rem_pio2+0xbe>
 8011b6e:	42ef      	cmn	r7, r5
 8011b70:	d407      	bmi.n	8011b82 <__kernel_rem_pio2+0x92>
 8011b72:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8011b76:	f7ee fce5 	bl	8000544 <__aeabi_i2d>
 8011b7a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8011b7e:	3501      	adds	r5, #1
 8011b80:	e7df      	b.n	8011b42 <__kernel_rem_pio2+0x52>
 8011b82:	ec51 0b18 	vmov	r0, r1, d8
 8011b86:	e7f8      	b.n	8011b7a <__kernel_rem_pio2+0x8a>
 8011b88:	9906      	ldr	r1, [sp, #24]
 8011b8a:	9d02      	ldr	r5, [sp, #8]
 8011b8c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8011b90:	9106      	str	r1, [sp, #24]
 8011b92:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8011b96:	9502      	str	r5, [sp, #8]
 8011b98:	f7ee fd3e 	bl	8000618 <__aeabi_dmul>
 8011b9c:	4602      	mov	r2, r0
 8011b9e:	460b      	mov	r3, r1
 8011ba0:	4640      	mov	r0, r8
 8011ba2:	4649      	mov	r1, r9
 8011ba4:	f7ee fb82 	bl	80002ac <__adddf3>
 8011ba8:	3701      	adds	r7, #1
 8011baa:	4680      	mov	r8, r0
 8011bac:	4689      	mov	r9, r1
 8011bae:	9b07      	ldr	r3, [sp, #28]
 8011bb0:	429f      	cmp	r7, r3
 8011bb2:	dde9      	ble.n	8011b88 <__kernel_rem_pio2+0x98>
 8011bb4:	e8eb 8902 	strd	r8, r9, [fp], #8
 8011bb8:	3601      	adds	r6, #1
 8011bba:	e7c9      	b.n	8011b50 <__kernel_rem_pio2+0x60>
 8011bbc:	9b04      	ldr	r3, [sp, #16]
 8011bbe:	aa0e      	add	r2, sp, #56	; 0x38
 8011bc0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011bc4:	930c      	str	r3, [sp, #48]	; 0x30
 8011bc6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8011bc8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8011bcc:	9c04      	ldr	r4, [sp, #16]
 8011bce:	930b      	str	r3, [sp, #44]	; 0x2c
 8011bd0:	ab9a      	add	r3, sp, #616	; 0x268
 8011bd2:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8011bd6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011bda:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011bde:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8011be2:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8011be6:	ab9a      	add	r3, sp, #616	; 0x268
 8011be8:	445b      	add	r3, fp
 8011bea:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8011bee:	2500      	movs	r5, #0
 8011bf0:	1b63      	subs	r3, r4, r5
 8011bf2:	2b00      	cmp	r3, #0
 8011bf4:	dc78      	bgt.n	8011ce8 <__kernel_rem_pio2+0x1f8>
 8011bf6:	4650      	mov	r0, sl
 8011bf8:	ec49 8b10 	vmov	d0, r8, r9
 8011bfc:	f000 fdac 	bl	8012758 <scalbn>
 8011c00:	ec57 6b10 	vmov	r6, r7, d0
 8011c04:	2200      	movs	r2, #0
 8011c06:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8011c0a:	ee10 0a10 	vmov	r0, s0
 8011c0e:	4639      	mov	r1, r7
 8011c10:	f7ee fd02 	bl	8000618 <__aeabi_dmul>
 8011c14:	ec41 0b10 	vmov	d0, r0, r1
 8011c18:	f000 fc8a 	bl	8012530 <floor>
 8011c1c:	2200      	movs	r2, #0
 8011c1e:	ec51 0b10 	vmov	r0, r1, d0
 8011c22:	4b7e      	ldr	r3, [pc, #504]	; (8011e1c <__kernel_rem_pio2+0x32c>)
 8011c24:	f7ee fcf8 	bl	8000618 <__aeabi_dmul>
 8011c28:	4602      	mov	r2, r0
 8011c2a:	460b      	mov	r3, r1
 8011c2c:	4630      	mov	r0, r6
 8011c2e:	4639      	mov	r1, r7
 8011c30:	f7ee fb3a 	bl	80002a8 <__aeabi_dsub>
 8011c34:	460f      	mov	r7, r1
 8011c36:	4606      	mov	r6, r0
 8011c38:	f7ee ff9e 	bl	8000b78 <__aeabi_d2iz>
 8011c3c:	9006      	str	r0, [sp, #24]
 8011c3e:	f7ee fc81 	bl	8000544 <__aeabi_i2d>
 8011c42:	4602      	mov	r2, r0
 8011c44:	460b      	mov	r3, r1
 8011c46:	4630      	mov	r0, r6
 8011c48:	4639      	mov	r1, r7
 8011c4a:	f7ee fb2d 	bl	80002a8 <__aeabi_dsub>
 8011c4e:	f1ba 0f00 	cmp.w	sl, #0
 8011c52:	4606      	mov	r6, r0
 8011c54:	460f      	mov	r7, r1
 8011c56:	dd6c      	ble.n	8011d32 <__kernel_rem_pio2+0x242>
 8011c58:	1e62      	subs	r2, r4, #1
 8011c5a:	ab0e      	add	r3, sp, #56	; 0x38
 8011c5c:	f1ca 0118 	rsb	r1, sl, #24
 8011c60:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8011c64:	9d06      	ldr	r5, [sp, #24]
 8011c66:	fa40 f301 	asr.w	r3, r0, r1
 8011c6a:	441d      	add	r5, r3
 8011c6c:	408b      	lsls	r3, r1
 8011c6e:	1ac0      	subs	r0, r0, r3
 8011c70:	ab0e      	add	r3, sp, #56	; 0x38
 8011c72:	9506      	str	r5, [sp, #24]
 8011c74:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8011c78:	f1ca 0317 	rsb	r3, sl, #23
 8011c7c:	fa40 f303 	asr.w	r3, r0, r3
 8011c80:	9302      	str	r3, [sp, #8]
 8011c82:	9b02      	ldr	r3, [sp, #8]
 8011c84:	2b00      	cmp	r3, #0
 8011c86:	dd62      	ble.n	8011d4e <__kernel_rem_pio2+0x25e>
 8011c88:	9b06      	ldr	r3, [sp, #24]
 8011c8a:	2200      	movs	r2, #0
 8011c8c:	3301      	adds	r3, #1
 8011c8e:	9306      	str	r3, [sp, #24]
 8011c90:	4615      	mov	r5, r2
 8011c92:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8011c96:	4294      	cmp	r4, r2
 8011c98:	f300 8095 	bgt.w	8011dc6 <__kernel_rem_pio2+0x2d6>
 8011c9c:	f1ba 0f00 	cmp.w	sl, #0
 8011ca0:	dd07      	ble.n	8011cb2 <__kernel_rem_pio2+0x1c2>
 8011ca2:	f1ba 0f01 	cmp.w	sl, #1
 8011ca6:	f000 80a2 	beq.w	8011dee <__kernel_rem_pio2+0x2fe>
 8011caa:	f1ba 0f02 	cmp.w	sl, #2
 8011cae:	f000 80c1 	beq.w	8011e34 <__kernel_rem_pio2+0x344>
 8011cb2:	9b02      	ldr	r3, [sp, #8]
 8011cb4:	2b02      	cmp	r3, #2
 8011cb6:	d14a      	bne.n	8011d4e <__kernel_rem_pio2+0x25e>
 8011cb8:	4632      	mov	r2, r6
 8011cba:	463b      	mov	r3, r7
 8011cbc:	2000      	movs	r0, #0
 8011cbe:	4958      	ldr	r1, [pc, #352]	; (8011e20 <__kernel_rem_pio2+0x330>)
 8011cc0:	f7ee faf2 	bl	80002a8 <__aeabi_dsub>
 8011cc4:	4606      	mov	r6, r0
 8011cc6:	460f      	mov	r7, r1
 8011cc8:	2d00      	cmp	r5, #0
 8011cca:	d040      	beq.n	8011d4e <__kernel_rem_pio2+0x25e>
 8011ccc:	4650      	mov	r0, sl
 8011cce:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8011e10 <__kernel_rem_pio2+0x320>
 8011cd2:	f000 fd41 	bl	8012758 <scalbn>
 8011cd6:	4630      	mov	r0, r6
 8011cd8:	4639      	mov	r1, r7
 8011cda:	ec53 2b10 	vmov	r2, r3, d0
 8011cde:	f7ee fae3 	bl	80002a8 <__aeabi_dsub>
 8011ce2:	4606      	mov	r6, r0
 8011ce4:	460f      	mov	r7, r1
 8011ce6:	e032      	b.n	8011d4e <__kernel_rem_pio2+0x25e>
 8011ce8:	2200      	movs	r2, #0
 8011cea:	4b4e      	ldr	r3, [pc, #312]	; (8011e24 <__kernel_rem_pio2+0x334>)
 8011cec:	4640      	mov	r0, r8
 8011cee:	4649      	mov	r1, r9
 8011cf0:	f7ee fc92 	bl	8000618 <__aeabi_dmul>
 8011cf4:	f7ee ff40 	bl	8000b78 <__aeabi_d2iz>
 8011cf8:	f7ee fc24 	bl	8000544 <__aeabi_i2d>
 8011cfc:	2200      	movs	r2, #0
 8011cfe:	4b4a      	ldr	r3, [pc, #296]	; (8011e28 <__kernel_rem_pio2+0x338>)
 8011d00:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011d04:	f7ee fc88 	bl	8000618 <__aeabi_dmul>
 8011d08:	4602      	mov	r2, r0
 8011d0a:	460b      	mov	r3, r1
 8011d0c:	4640      	mov	r0, r8
 8011d0e:	4649      	mov	r1, r9
 8011d10:	f7ee faca 	bl	80002a8 <__aeabi_dsub>
 8011d14:	f7ee ff30 	bl	8000b78 <__aeabi_d2iz>
 8011d18:	ab0e      	add	r3, sp, #56	; 0x38
 8011d1a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8011d1e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8011d22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011d26:	f7ee fac1 	bl	80002ac <__adddf3>
 8011d2a:	3501      	adds	r5, #1
 8011d2c:	4680      	mov	r8, r0
 8011d2e:	4689      	mov	r9, r1
 8011d30:	e75e      	b.n	8011bf0 <__kernel_rem_pio2+0x100>
 8011d32:	d105      	bne.n	8011d40 <__kernel_rem_pio2+0x250>
 8011d34:	1e63      	subs	r3, r4, #1
 8011d36:	aa0e      	add	r2, sp, #56	; 0x38
 8011d38:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8011d3c:	15c3      	asrs	r3, r0, #23
 8011d3e:	e79f      	b.n	8011c80 <__kernel_rem_pio2+0x190>
 8011d40:	2200      	movs	r2, #0
 8011d42:	4b3a      	ldr	r3, [pc, #232]	; (8011e2c <__kernel_rem_pio2+0x33c>)
 8011d44:	f7ee feee 	bl	8000b24 <__aeabi_dcmpge>
 8011d48:	2800      	cmp	r0, #0
 8011d4a:	d139      	bne.n	8011dc0 <__kernel_rem_pio2+0x2d0>
 8011d4c:	9002      	str	r0, [sp, #8]
 8011d4e:	2200      	movs	r2, #0
 8011d50:	2300      	movs	r3, #0
 8011d52:	4630      	mov	r0, r6
 8011d54:	4639      	mov	r1, r7
 8011d56:	f7ee fec7 	bl	8000ae8 <__aeabi_dcmpeq>
 8011d5a:	2800      	cmp	r0, #0
 8011d5c:	f000 80c7 	beq.w	8011eee <__kernel_rem_pio2+0x3fe>
 8011d60:	1e65      	subs	r5, r4, #1
 8011d62:	462b      	mov	r3, r5
 8011d64:	2200      	movs	r2, #0
 8011d66:	9904      	ldr	r1, [sp, #16]
 8011d68:	428b      	cmp	r3, r1
 8011d6a:	da6a      	bge.n	8011e42 <__kernel_rem_pio2+0x352>
 8011d6c:	2a00      	cmp	r2, #0
 8011d6e:	f000 8088 	beq.w	8011e82 <__kernel_rem_pio2+0x392>
 8011d72:	ab0e      	add	r3, sp, #56	; 0x38
 8011d74:	f1aa 0a18 	sub.w	sl, sl, #24
 8011d78:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8011d7c:	2b00      	cmp	r3, #0
 8011d7e:	f000 80b4 	beq.w	8011eea <__kernel_rem_pio2+0x3fa>
 8011d82:	4650      	mov	r0, sl
 8011d84:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8011e10 <__kernel_rem_pio2+0x320>
 8011d88:	f000 fce6 	bl	8012758 <scalbn>
 8011d8c:	00ec      	lsls	r4, r5, #3
 8011d8e:	ab72      	add	r3, sp, #456	; 0x1c8
 8011d90:	191e      	adds	r6, r3, r4
 8011d92:	ec59 8b10 	vmov	r8, r9, d0
 8011d96:	f106 0a08 	add.w	sl, r6, #8
 8011d9a:	462f      	mov	r7, r5
 8011d9c:	2f00      	cmp	r7, #0
 8011d9e:	f280 80df 	bge.w	8011f60 <__kernel_rem_pio2+0x470>
 8011da2:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8011e08 <__kernel_rem_pio2+0x318>
 8011da6:	f04f 0a00 	mov.w	sl, #0
 8011daa:	eba5 030a 	sub.w	r3, r5, sl
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	f2c0 810a 	blt.w	8011fc8 <__kernel_rem_pio2+0x4d8>
 8011db4:	f8df b078 	ldr.w	fp, [pc, #120]	; 8011e30 <__kernel_rem_pio2+0x340>
 8011db8:	ec59 8b18 	vmov	r8, r9, d8
 8011dbc:	2700      	movs	r7, #0
 8011dbe:	e0f5      	b.n	8011fac <__kernel_rem_pio2+0x4bc>
 8011dc0:	2302      	movs	r3, #2
 8011dc2:	9302      	str	r3, [sp, #8]
 8011dc4:	e760      	b.n	8011c88 <__kernel_rem_pio2+0x198>
 8011dc6:	ab0e      	add	r3, sp, #56	; 0x38
 8011dc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011dcc:	b94d      	cbnz	r5, 8011de2 <__kernel_rem_pio2+0x2f2>
 8011dce:	b12b      	cbz	r3, 8011ddc <__kernel_rem_pio2+0x2ec>
 8011dd0:	a80e      	add	r0, sp, #56	; 0x38
 8011dd2:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8011dd6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8011dda:	2301      	movs	r3, #1
 8011ddc:	3201      	adds	r2, #1
 8011dde:	461d      	mov	r5, r3
 8011de0:	e759      	b.n	8011c96 <__kernel_rem_pio2+0x1a6>
 8011de2:	a80e      	add	r0, sp, #56	; 0x38
 8011de4:	1acb      	subs	r3, r1, r3
 8011de6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8011dea:	462b      	mov	r3, r5
 8011dec:	e7f6      	b.n	8011ddc <__kernel_rem_pio2+0x2ec>
 8011dee:	1e62      	subs	r2, r4, #1
 8011df0:	ab0e      	add	r3, sp, #56	; 0x38
 8011df2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011df6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8011dfa:	a90e      	add	r1, sp, #56	; 0x38
 8011dfc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8011e00:	e757      	b.n	8011cb2 <__kernel_rem_pio2+0x1c2>
 8011e02:	bf00      	nop
 8011e04:	f3af 8000 	nop.w
	...
 8011e14:	3ff00000 	.word	0x3ff00000
 8011e18:	08014360 	.word	0x08014360
 8011e1c:	40200000 	.word	0x40200000
 8011e20:	3ff00000 	.word	0x3ff00000
 8011e24:	3e700000 	.word	0x3e700000
 8011e28:	41700000 	.word	0x41700000
 8011e2c:	3fe00000 	.word	0x3fe00000
 8011e30:	08014320 	.word	0x08014320
 8011e34:	1e62      	subs	r2, r4, #1
 8011e36:	ab0e      	add	r3, sp, #56	; 0x38
 8011e38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e3c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8011e40:	e7db      	b.n	8011dfa <__kernel_rem_pio2+0x30a>
 8011e42:	a90e      	add	r1, sp, #56	; 0x38
 8011e44:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8011e48:	3b01      	subs	r3, #1
 8011e4a:	430a      	orrs	r2, r1
 8011e4c:	e78b      	b.n	8011d66 <__kernel_rem_pio2+0x276>
 8011e4e:	3301      	adds	r3, #1
 8011e50:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8011e54:	2900      	cmp	r1, #0
 8011e56:	d0fa      	beq.n	8011e4e <__kernel_rem_pio2+0x35e>
 8011e58:	9a08      	ldr	r2, [sp, #32]
 8011e5a:	4422      	add	r2, r4
 8011e5c:	00d2      	lsls	r2, r2, #3
 8011e5e:	a922      	add	r1, sp, #136	; 0x88
 8011e60:	18e3      	adds	r3, r4, r3
 8011e62:	9206      	str	r2, [sp, #24]
 8011e64:	440a      	add	r2, r1
 8011e66:	9302      	str	r3, [sp, #8]
 8011e68:	f10b 0108 	add.w	r1, fp, #8
 8011e6c:	f102 0308 	add.w	r3, r2, #8
 8011e70:	1c66      	adds	r6, r4, #1
 8011e72:	910a      	str	r1, [sp, #40]	; 0x28
 8011e74:	2500      	movs	r5, #0
 8011e76:	930d      	str	r3, [sp, #52]	; 0x34
 8011e78:	9b02      	ldr	r3, [sp, #8]
 8011e7a:	42b3      	cmp	r3, r6
 8011e7c:	da04      	bge.n	8011e88 <__kernel_rem_pio2+0x398>
 8011e7e:	461c      	mov	r4, r3
 8011e80:	e6a6      	b.n	8011bd0 <__kernel_rem_pio2+0xe0>
 8011e82:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011e84:	2301      	movs	r3, #1
 8011e86:	e7e3      	b.n	8011e50 <__kernel_rem_pio2+0x360>
 8011e88:	9b06      	ldr	r3, [sp, #24]
 8011e8a:	18ef      	adds	r7, r5, r3
 8011e8c:	ab22      	add	r3, sp, #136	; 0x88
 8011e8e:	441f      	add	r7, r3
 8011e90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011e92:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8011e96:	f7ee fb55 	bl	8000544 <__aeabi_i2d>
 8011e9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e9c:	461c      	mov	r4, r3
 8011e9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011ea0:	e9c7 0100 	strd	r0, r1, [r7]
 8011ea4:	eb03 0b05 	add.w	fp, r3, r5
 8011ea8:	2700      	movs	r7, #0
 8011eaa:	f04f 0800 	mov.w	r8, #0
 8011eae:	f04f 0900 	mov.w	r9, #0
 8011eb2:	9b07      	ldr	r3, [sp, #28]
 8011eb4:	429f      	cmp	r7, r3
 8011eb6:	dd08      	ble.n	8011eca <__kernel_rem_pio2+0x3da>
 8011eb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011eba:	aa72      	add	r2, sp, #456	; 0x1c8
 8011ebc:	18eb      	adds	r3, r5, r3
 8011ebe:	4413      	add	r3, r2
 8011ec0:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8011ec4:	3601      	adds	r6, #1
 8011ec6:	3508      	adds	r5, #8
 8011ec8:	e7d6      	b.n	8011e78 <__kernel_rem_pio2+0x388>
 8011eca:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8011ece:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8011ed2:	f7ee fba1 	bl	8000618 <__aeabi_dmul>
 8011ed6:	4602      	mov	r2, r0
 8011ed8:	460b      	mov	r3, r1
 8011eda:	4640      	mov	r0, r8
 8011edc:	4649      	mov	r1, r9
 8011ede:	f7ee f9e5 	bl	80002ac <__adddf3>
 8011ee2:	3701      	adds	r7, #1
 8011ee4:	4680      	mov	r8, r0
 8011ee6:	4689      	mov	r9, r1
 8011ee8:	e7e3      	b.n	8011eb2 <__kernel_rem_pio2+0x3c2>
 8011eea:	3d01      	subs	r5, #1
 8011eec:	e741      	b.n	8011d72 <__kernel_rem_pio2+0x282>
 8011eee:	f1ca 0000 	rsb	r0, sl, #0
 8011ef2:	ec47 6b10 	vmov	d0, r6, r7
 8011ef6:	f000 fc2f 	bl	8012758 <scalbn>
 8011efa:	ec57 6b10 	vmov	r6, r7, d0
 8011efe:	2200      	movs	r2, #0
 8011f00:	4b99      	ldr	r3, [pc, #612]	; (8012168 <__kernel_rem_pio2+0x678>)
 8011f02:	ee10 0a10 	vmov	r0, s0
 8011f06:	4639      	mov	r1, r7
 8011f08:	f7ee fe0c 	bl	8000b24 <__aeabi_dcmpge>
 8011f0c:	b1f8      	cbz	r0, 8011f4e <__kernel_rem_pio2+0x45e>
 8011f0e:	2200      	movs	r2, #0
 8011f10:	4b96      	ldr	r3, [pc, #600]	; (801216c <__kernel_rem_pio2+0x67c>)
 8011f12:	4630      	mov	r0, r6
 8011f14:	4639      	mov	r1, r7
 8011f16:	f7ee fb7f 	bl	8000618 <__aeabi_dmul>
 8011f1a:	f7ee fe2d 	bl	8000b78 <__aeabi_d2iz>
 8011f1e:	4680      	mov	r8, r0
 8011f20:	f7ee fb10 	bl	8000544 <__aeabi_i2d>
 8011f24:	2200      	movs	r2, #0
 8011f26:	4b90      	ldr	r3, [pc, #576]	; (8012168 <__kernel_rem_pio2+0x678>)
 8011f28:	f7ee fb76 	bl	8000618 <__aeabi_dmul>
 8011f2c:	460b      	mov	r3, r1
 8011f2e:	4602      	mov	r2, r0
 8011f30:	4639      	mov	r1, r7
 8011f32:	4630      	mov	r0, r6
 8011f34:	f7ee f9b8 	bl	80002a8 <__aeabi_dsub>
 8011f38:	f7ee fe1e 	bl	8000b78 <__aeabi_d2iz>
 8011f3c:	1c65      	adds	r5, r4, #1
 8011f3e:	ab0e      	add	r3, sp, #56	; 0x38
 8011f40:	f10a 0a18 	add.w	sl, sl, #24
 8011f44:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8011f48:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8011f4c:	e719      	b.n	8011d82 <__kernel_rem_pio2+0x292>
 8011f4e:	4630      	mov	r0, r6
 8011f50:	4639      	mov	r1, r7
 8011f52:	f7ee fe11 	bl	8000b78 <__aeabi_d2iz>
 8011f56:	ab0e      	add	r3, sp, #56	; 0x38
 8011f58:	4625      	mov	r5, r4
 8011f5a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8011f5e:	e710      	b.n	8011d82 <__kernel_rem_pio2+0x292>
 8011f60:	ab0e      	add	r3, sp, #56	; 0x38
 8011f62:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8011f66:	f7ee faed 	bl	8000544 <__aeabi_i2d>
 8011f6a:	4642      	mov	r2, r8
 8011f6c:	464b      	mov	r3, r9
 8011f6e:	f7ee fb53 	bl	8000618 <__aeabi_dmul>
 8011f72:	2200      	movs	r2, #0
 8011f74:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8011f78:	4b7c      	ldr	r3, [pc, #496]	; (801216c <__kernel_rem_pio2+0x67c>)
 8011f7a:	4640      	mov	r0, r8
 8011f7c:	4649      	mov	r1, r9
 8011f7e:	f7ee fb4b 	bl	8000618 <__aeabi_dmul>
 8011f82:	3f01      	subs	r7, #1
 8011f84:	4680      	mov	r8, r0
 8011f86:	4689      	mov	r9, r1
 8011f88:	e708      	b.n	8011d9c <__kernel_rem_pio2+0x2ac>
 8011f8a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8011f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f92:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8011f96:	f7ee fb3f 	bl	8000618 <__aeabi_dmul>
 8011f9a:	4602      	mov	r2, r0
 8011f9c:	460b      	mov	r3, r1
 8011f9e:	4640      	mov	r0, r8
 8011fa0:	4649      	mov	r1, r9
 8011fa2:	f7ee f983 	bl	80002ac <__adddf3>
 8011fa6:	3701      	adds	r7, #1
 8011fa8:	4680      	mov	r8, r0
 8011faa:	4689      	mov	r9, r1
 8011fac:	9b04      	ldr	r3, [sp, #16]
 8011fae:	429f      	cmp	r7, r3
 8011fb0:	dc01      	bgt.n	8011fb6 <__kernel_rem_pio2+0x4c6>
 8011fb2:	45ba      	cmp	sl, r7
 8011fb4:	dae9      	bge.n	8011f8a <__kernel_rem_pio2+0x49a>
 8011fb6:	ab4a      	add	r3, sp, #296	; 0x128
 8011fb8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8011fbc:	e9c3 8900 	strd	r8, r9, [r3]
 8011fc0:	f10a 0a01 	add.w	sl, sl, #1
 8011fc4:	3e08      	subs	r6, #8
 8011fc6:	e6f0      	b.n	8011daa <__kernel_rem_pio2+0x2ba>
 8011fc8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8011fca:	2b03      	cmp	r3, #3
 8011fcc:	d85b      	bhi.n	8012086 <__kernel_rem_pio2+0x596>
 8011fce:	e8df f003 	tbb	[pc, r3]
 8011fd2:	264a      	.short	0x264a
 8011fd4:	0226      	.short	0x0226
 8011fd6:	ab9a      	add	r3, sp, #616	; 0x268
 8011fd8:	441c      	add	r4, r3
 8011fda:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8011fde:	46a2      	mov	sl, r4
 8011fe0:	46ab      	mov	fp, r5
 8011fe2:	f1bb 0f00 	cmp.w	fp, #0
 8011fe6:	dc6c      	bgt.n	80120c2 <__kernel_rem_pio2+0x5d2>
 8011fe8:	46a2      	mov	sl, r4
 8011fea:	46ab      	mov	fp, r5
 8011fec:	f1bb 0f01 	cmp.w	fp, #1
 8011ff0:	f300 8086 	bgt.w	8012100 <__kernel_rem_pio2+0x610>
 8011ff4:	2000      	movs	r0, #0
 8011ff6:	2100      	movs	r1, #0
 8011ff8:	2d01      	cmp	r5, #1
 8011ffa:	f300 80a0 	bgt.w	801213e <__kernel_rem_pio2+0x64e>
 8011ffe:	9b02      	ldr	r3, [sp, #8]
 8012000:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8012004:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8012008:	2b00      	cmp	r3, #0
 801200a:	f040 809e 	bne.w	801214a <__kernel_rem_pio2+0x65a>
 801200e:	9b01      	ldr	r3, [sp, #4]
 8012010:	e9c3 7800 	strd	r7, r8, [r3]
 8012014:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8012018:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801201c:	e033      	b.n	8012086 <__kernel_rem_pio2+0x596>
 801201e:	3408      	adds	r4, #8
 8012020:	ab4a      	add	r3, sp, #296	; 0x128
 8012022:	441c      	add	r4, r3
 8012024:	462e      	mov	r6, r5
 8012026:	2000      	movs	r0, #0
 8012028:	2100      	movs	r1, #0
 801202a:	2e00      	cmp	r6, #0
 801202c:	da3a      	bge.n	80120a4 <__kernel_rem_pio2+0x5b4>
 801202e:	9b02      	ldr	r3, [sp, #8]
 8012030:	2b00      	cmp	r3, #0
 8012032:	d03d      	beq.n	80120b0 <__kernel_rem_pio2+0x5c0>
 8012034:	4602      	mov	r2, r0
 8012036:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801203a:	9c01      	ldr	r4, [sp, #4]
 801203c:	e9c4 2300 	strd	r2, r3, [r4]
 8012040:	4602      	mov	r2, r0
 8012042:	460b      	mov	r3, r1
 8012044:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8012048:	f7ee f92e 	bl	80002a8 <__aeabi_dsub>
 801204c:	ae4c      	add	r6, sp, #304	; 0x130
 801204e:	2401      	movs	r4, #1
 8012050:	42a5      	cmp	r5, r4
 8012052:	da30      	bge.n	80120b6 <__kernel_rem_pio2+0x5c6>
 8012054:	9b02      	ldr	r3, [sp, #8]
 8012056:	b113      	cbz	r3, 801205e <__kernel_rem_pio2+0x56e>
 8012058:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801205c:	4619      	mov	r1, r3
 801205e:	9b01      	ldr	r3, [sp, #4]
 8012060:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8012064:	e00f      	b.n	8012086 <__kernel_rem_pio2+0x596>
 8012066:	ab9a      	add	r3, sp, #616	; 0x268
 8012068:	441c      	add	r4, r3
 801206a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 801206e:	2000      	movs	r0, #0
 8012070:	2100      	movs	r1, #0
 8012072:	2d00      	cmp	r5, #0
 8012074:	da10      	bge.n	8012098 <__kernel_rem_pio2+0x5a8>
 8012076:	9b02      	ldr	r3, [sp, #8]
 8012078:	b113      	cbz	r3, 8012080 <__kernel_rem_pio2+0x590>
 801207a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801207e:	4619      	mov	r1, r3
 8012080:	9b01      	ldr	r3, [sp, #4]
 8012082:	e9c3 0100 	strd	r0, r1, [r3]
 8012086:	9b06      	ldr	r3, [sp, #24]
 8012088:	f003 0007 	and.w	r0, r3, #7
 801208c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8012090:	ecbd 8b02 	vpop	{d8}
 8012094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012098:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801209c:	f7ee f906 	bl	80002ac <__adddf3>
 80120a0:	3d01      	subs	r5, #1
 80120a2:	e7e6      	b.n	8012072 <__kernel_rem_pio2+0x582>
 80120a4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80120a8:	f7ee f900 	bl	80002ac <__adddf3>
 80120ac:	3e01      	subs	r6, #1
 80120ae:	e7bc      	b.n	801202a <__kernel_rem_pio2+0x53a>
 80120b0:	4602      	mov	r2, r0
 80120b2:	460b      	mov	r3, r1
 80120b4:	e7c1      	b.n	801203a <__kernel_rem_pio2+0x54a>
 80120b6:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80120ba:	f7ee f8f7 	bl	80002ac <__adddf3>
 80120be:	3401      	adds	r4, #1
 80120c0:	e7c6      	b.n	8012050 <__kernel_rem_pio2+0x560>
 80120c2:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 80120c6:	ed3a 7b02 	vldmdb	sl!, {d7}
 80120ca:	4640      	mov	r0, r8
 80120cc:	ec53 2b17 	vmov	r2, r3, d7
 80120d0:	4649      	mov	r1, r9
 80120d2:	ed8d 7b04 	vstr	d7, [sp, #16]
 80120d6:	f7ee f8e9 	bl	80002ac <__adddf3>
 80120da:	4602      	mov	r2, r0
 80120dc:	460b      	mov	r3, r1
 80120de:	4606      	mov	r6, r0
 80120e0:	460f      	mov	r7, r1
 80120e2:	4640      	mov	r0, r8
 80120e4:	4649      	mov	r1, r9
 80120e6:	f7ee f8df 	bl	80002a8 <__aeabi_dsub>
 80120ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80120ee:	f7ee f8dd 	bl	80002ac <__adddf3>
 80120f2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80120f6:	e9ca 0100 	strd	r0, r1, [sl]
 80120fa:	e94a 6702 	strd	r6, r7, [sl, #-8]
 80120fe:	e770      	b.n	8011fe2 <__kernel_rem_pio2+0x4f2>
 8012100:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8012104:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012108:	4630      	mov	r0, r6
 801210a:	ec53 2b17 	vmov	r2, r3, d7
 801210e:	4639      	mov	r1, r7
 8012110:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012114:	f7ee f8ca 	bl	80002ac <__adddf3>
 8012118:	4602      	mov	r2, r0
 801211a:	460b      	mov	r3, r1
 801211c:	4680      	mov	r8, r0
 801211e:	4689      	mov	r9, r1
 8012120:	4630      	mov	r0, r6
 8012122:	4639      	mov	r1, r7
 8012124:	f7ee f8c0 	bl	80002a8 <__aeabi_dsub>
 8012128:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801212c:	f7ee f8be 	bl	80002ac <__adddf3>
 8012130:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012134:	e9ca 0100 	strd	r0, r1, [sl]
 8012138:	e94a 8902 	strd	r8, r9, [sl, #-8]
 801213c:	e756      	b.n	8011fec <__kernel_rem_pio2+0x4fc>
 801213e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012142:	f7ee f8b3 	bl	80002ac <__adddf3>
 8012146:	3d01      	subs	r5, #1
 8012148:	e756      	b.n	8011ff8 <__kernel_rem_pio2+0x508>
 801214a:	9b01      	ldr	r3, [sp, #4]
 801214c:	9a01      	ldr	r2, [sp, #4]
 801214e:	601f      	str	r7, [r3, #0]
 8012150:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8012154:	605c      	str	r4, [r3, #4]
 8012156:	609d      	str	r5, [r3, #8]
 8012158:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801215c:	60d3      	str	r3, [r2, #12]
 801215e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012162:	6110      	str	r0, [r2, #16]
 8012164:	6153      	str	r3, [r2, #20]
 8012166:	e78e      	b.n	8012086 <__kernel_rem_pio2+0x596>
 8012168:	41700000 	.word	0x41700000
 801216c:	3e700000 	.word	0x3e700000

08012170 <__kernel_tan>:
 8012170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012174:	ec5b ab10 	vmov	sl, fp, d0
 8012178:	4bbf      	ldr	r3, [pc, #764]	; (8012478 <__kernel_tan+0x308>)
 801217a:	b089      	sub	sp, #36	; 0x24
 801217c:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8012180:	429f      	cmp	r7, r3
 8012182:	ec59 8b11 	vmov	r8, r9, d1
 8012186:	4606      	mov	r6, r0
 8012188:	f8cd b008 	str.w	fp, [sp, #8]
 801218c:	dc22      	bgt.n	80121d4 <__kernel_tan+0x64>
 801218e:	ee10 0a10 	vmov	r0, s0
 8012192:	4659      	mov	r1, fp
 8012194:	f7ee fcf0 	bl	8000b78 <__aeabi_d2iz>
 8012198:	2800      	cmp	r0, #0
 801219a:	d145      	bne.n	8012228 <__kernel_tan+0xb8>
 801219c:	1c73      	adds	r3, r6, #1
 801219e:	4652      	mov	r2, sl
 80121a0:	4313      	orrs	r3, r2
 80121a2:	433b      	orrs	r3, r7
 80121a4:	d110      	bne.n	80121c8 <__kernel_tan+0x58>
 80121a6:	ec4b ab10 	vmov	d0, sl, fp
 80121aa:	f000 f9ad 	bl	8012508 <fabs>
 80121ae:	49b3      	ldr	r1, [pc, #716]	; (801247c <__kernel_tan+0x30c>)
 80121b0:	ec53 2b10 	vmov	r2, r3, d0
 80121b4:	2000      	movs	r0, #0
 80121b6:	f7ee fb59 	bl	800086c <__aeabi_ddiv>
 80121ba:	4682      	mov	sl, r0
 80121bc:	468b      	mov	fp, r1
 80121be:	ec4b ab10 	vmov	d0, sl, fp
 80121c2:	b009      	add	sp, #36	; 0x24
 80121c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121c8:	2e01      	cmp	r6, #1
 80121ca:	d0f8      	beq.n	80121be <__kernel_tan+0x4e>
 80121cc:	465b      	mov	r3, fp
 80121ce:	2000      	movs	r0, #0
 80121d0:	49ab      	ldr	r1, [pc, #684]	; (8012480 <__kernel_tan+0x310>)
 80121d2:	e7f0      	b.n	80121b6 <__kernel_tan+0x46>
 80121d4:	4bab      	ldr	r3, [pc, #684]	; (8012484 <__kernel_tan+0x314>)
 80121d6:	429f      	cmp	r7, r3
 80121d8:	dd26      	ble.n	8012228 <__kernel_tan+0xb8>
 80121da:	9b02      	ldr	r3, [sp, #8]
 80121dc:	2b00      	cmp	r3, #0
 80121de:	da09      	bge.n	80121f4 <__kernel_tan+0x84>
 80121e0:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80121e4:	469b      	mov	fp, r3
 80121e6:	ee10 aa10 	vmov	sl, s0
 80121ea:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80121ee:	ee11 8a10 	vmov	r8, s2
 80121f2:	4699      	mov	r9, r3
 80121f4:	4652      	mov	r2, sl
 80121f6:	465b      	mov	r3, fp
 80121f8:	a181      	add	r1, pc, #516	; (adr r1, 8012400 <__kernel_tan+0x290>)
 80121fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80121fe:	f7ee f853 	bl	80002a8 <__aeabi_dsub>
 8012202:	4642      	mov	r2, r8
 8012204:	464b      	mov	r3, r9
 8012206:	4604      	mov	r4, r0
 8012208:	460d      	mov	r5, r1
 801220a:	a17f      	add	r1, pc, #508	; (adr r1, 8012408 <__kernel_tan+0x298>)
 801220c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012210:	f7ee f84a 	bl	80002a8 <__aeabi_dsub>
 8012214:	4622      	mov	r2, r4
 8012216:	462b      	mov	r3, r5
 8012218:	f7ee f848 	bl	80002ac <__adddf3>
 801221c:	f04f 0800 	mov.w	r8, #0
 8012220:	4682      	mov	sl, r0
 8012222:	468b      	mov	fp, r1
 8012224:	f04f 0900 	mov.w	r9, #0
 8012228:	4652      	mov	r2, sl
 801222a:	465b      	mov	r3, fp
 801222c:	4650      	mov	r0, sl
 801222e:	4659      	mov	r1, fp
 8012230:	f7ee f9f2 	bl	8000618 <__aeabi_dmul>
 8012234:	4602      	mov	r2, r0
 8012236:	460b      	mov	r3, r1
 8012238:	e9cd 0100 	strd	r0, r1, [sp]
 801223c:	f7ee f9ec 	bl	8000618 <__aeabi_dmul>
 8012240:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012244:	4604      	mov	r4, r0
 8012246:	460d      	mov	r5, r1
 8012248:	4650      	mov	r0, sl
 801224a:	4659      	mov	r1, fp
 801224c:	f7ee f9e4 	bl	8000618 <__aeabi_dmul>
 8012250:	a36f      	add	r3, pc, #444	; (adr r3, 8012410 <__kernel_tan+0x2a0>)
 8012252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012256:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801225a:	4620      	mov	r0, r4
 801225c:	4629      	mov	r1, r5
 801225e:	f7ee f9db 	bl	8000618 <__aeabi_dmul>
 8012262:	a36d      	add	r3, pc, #436	; (adr r3, 8012418 <__kernel_tan+0x2a8>)
 8012264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012268:	f7ee f820 	bl	80002ac <__adddf3>
 801226c:	4622      	mov	r2, r4
 801226e:	462b      	mov	r3, r5
 8012270:	f7ee f9d2 	bl	8000618 <__aeabi_dmul>
 8012274:	a36a      	add	r3, pc, #424	; (adr r3, 8012420 <__kernel_tan+0x2b0>)
 8012276:	e9d3 2300 	ldrd	r2, r3, [r3]
 801227a:	f7ee f817 	bl	80002ac <__adddf3>
 801227e:	4622      	mov	r2, r4
 8012280:	462b      	mov	r3, r5
 8012282:	f7ee f9c9 	bl	8000618 <__aeabi_dmul>
 8012286:	a368      	add	r3, pc, #416	; (adr r3, 8012428 <__kernel_tan+0x2b8>)
 8012288:	e9d3 2300 	ldrd	r2, r3, [r3]
 801228c:	f7ee f80e 	bl	80002ac <__adddf3>
 8012290:	4622      	mov	r2, r4
 8012292:	462b      	mov	r3, r5
 8012294:	f7ee f9c0 	bl	8000618 <__aeabi_dmul>
 8012298:	a365      	add	r3, pc, #404	; (adr r3, 8012430 <__kernel_tan+0x2c0>)
 801229a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801229e:	f7ee f805 	bl	80002ac <__adddf3>
 80122a2:	4622      	mov	r2, r4
 80122a4:	462b      	mov	r3, r5
 80122a6:	f7ee f9b7 	bl	8000618 <__aeabi_dmul>
 80122aa:	a363      	add	r3, pc, #396	; (adr r3, 8012438 <__kernel_tan+0x2c8>)
 80122ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122b0:	f7ed fffc 	bl	80002ac <__adddf3>
 80122b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80122b8:	f7ee f9ae 	bl	8000618 <__aeabi_dmul>
 80122bc:	a360      	add	r3, pc, #384	; (adr r3, 8012440 <__kernel_tan+0x2d0>)
 80122be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122c2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80122c6:	4620      	mov	r0, r4
 80122c8:	4629      	mov	r1, r5
 80122ca:	f7ee f9a5 	bl	8000618 <__aeabi_dmul>
 80122ce:	a35e      	add	r3, pc, #376	; (adr r3, 8012448 <__kernel_tan+0x2d8>)
 80122d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122d4:	f7ed ffea 	bl	80002ac <__adddf3>
 80122d8:	4622      	mov	r2, r4
 80122da:	462b      	mov	r3, r5
 80122dc:	f7ee f99c 	bl	8000618 <__aeabi_dmul>
 80122e0:	a35b      	add	r3, pc, #364	; (adr r3, 8012450 <__kernel_tan+0x2e0>)
 80122e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122e6:	f7ed ffe1 	bl	80002ac <__adddf3>
 80122ea:	4622      	mov	r2, r4
 80122ec:	462b      	mov	r3, r5
 80122ee:	f7ee f993 	bl	8000618 <__aeabi_dmul>
 80122f2:	a359      	add	r3, pc, #356	; (adr r3, 8012458 <__kernel_tan+0x2e8>)
 80122f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122f8:	f7ed ffd8 	bl	80002ac <__adddf3>
 80122fc:	4622      	mov	r2, r4
 80122fe:	462b      	mov	r3, r5
 8012300:	f7ee f98a 	bl	8000618 <__aeabi_dmul>
 8012304:	a356      	add	r3, pc, #344	; (adr r3, 8012460 <__kernel_tan+0x2f0>)
 8012306:	e9d3 2300 	ldrd	r2, r3, [r3]
 801230a:	f7ed ffcf 	bl	80002ac <__adddf3>
 801230e:	4622      	mov	r2, r4
 8012310:	462b      	mov	r3, r5
 8012312:	f7ee f981 	bl	8000618 <__aeabi_dmul>
 8012316:	a354      	add	r3, pc, #336	; (adr r3, 8012468 <__kernel_tan+0x2f8>)
 8012318:	e9d3 2300 	ldrd	r2, r3, [r3]
 801231c:	f7ed ffc6 	bl	80002ac <__adddf3>
 8012320:	4602      	mov	r2, r0
 8012322:	460b      	mov	r3, r1
 8012324:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012328:	f7ed ffc0 	bl	80002ac <__adddf3>
 801232c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012330:	f7ee f972 	bl	8000618 <__aeabi_dmul>
 8012334:	4642      	mov	r2, r8
 8012336:	464b      	mov	r3, r9
 8012338:	f7ed ffb8 	bl	80002ac <__adddf3>
 801233c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012340:	f7ee f96a 	bl	8000618 <__aeabi_dmul>
 8012344:	4642      	mov	r2, r8
 8012346:	464b      	mov	r3, r9
 8012348:	f7ed ffb0 	bl	80002ac <__adddf3>
 801234c:	a348      	add	r3, pc, #288	; (adr r3, 8012470 <__kernel_tan+0x300>)
 801234e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012352:	4604      	mov	r4, r0
 8012354:	460d      	mov	r5, r1
 8012356:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801235a:	f7ee f95d 	bl	8000618 <__aeabi_dmul>
 801235e:	4622      	mov	r2, r4
 8012360:	462b      	mov	r3, r5
 8012362:	f7ed ffa3 	bl	80002ac <__adddf3>
 8012366:	e9cd 0100 	strd	r0, r1, [sp]
 801236a:	460b      	mov	r3, r1
 801236c:	4602      	mov	r2, r0
 801236e:	4659      	mov	r1, fp
 8012370:	4650      	mov	r0, sl
 8012372:	f7ed ff9b 	bl	80002ac <__adddf3>
 8012376:	4b43      	ldr	r3, [pc, #268]	; (8012484 <__kernel_tan+0x314>)
 8012378:	429f      	cmp	r7, r3
 801237a:	4604      	mov	r4, r0
 801237c:	460d      	mov	r5, r1
 801237e:	f340 8083 	ble.w	8012488 <__kernel_tan+0x318>
 8012382:	4630      	mov	r0, r6
 8012384:	f7ee f8de 	bl	8000544 <__aeabi_i2d>
 8012388:	4622      	mov	r2, r4
 801238a:	4680      	mov	r8, r0
 801238c:	4689      	mov	r9, r1
 801238e:	462b      	mov	r3, r5
 8012390:	4620      	mov	r0, r4
 8012392:	4629      	mov	r1, r5
 8012394:	f7ee f940 	bl	8000618 <__aeabi_dmul>
 8012398:	4642      	mov	r2, r8
 801239a:	4606      	mov	r6, r0
 801239c:	460f      	mov	r7, r1
 801239e:	464b      	mov	r3, r9
 80123a0:	4620      	mov	r0, r4
 80123a2:	4629      	mov	r1, r5
 80123a4:	f7ed ff82 	bl	80002ac <__adddf3>
 80123a8:	4602      	mov	r2, r0
 80123aa:	460b      	mov	r3, r1
 80123ac:	4630      	mov	r0, r6
 80123ae:	4639      	mov	r1, r7
 80123b0:	f7ee fa5c 	bl	800086c <__aeabi_ddiv>
 80123b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80123b8:	f7ed ff76 	bl	80002a8 <__aeabi_dsub>
 80123bc:	4602      	mov	r2, r0
 80123be:	460b      	mov	r3, r1
 80123c0:	4650      	mov	r0, sl
 80123c2:	4659      	mov	r1, fp
 80123c4:	f7ed ff70 	bl	80002a8 <__aeabi_dsub>
 80123c8:	4602      	mov	r2, r0
 80123ca:	460b      	mov	r3, r1
 80123cc:	f7ed ff6e 	bl	80002ac <__adddf3>
 80123d0:	4602      	mov	r2, r0
 80123d2:	460b      	mov	r3, r1
 80123d4:	4640      	mov	r0, r8
 80123d6:	4649      	mov	r1, r9
 80123d8:	f7ed ff66 	bl	80002a8 <__aeabi_dsub>
 80123dc:	9b02      	ldr	r3, [sp, #8]
 80123de:	4604      	mov	r4, r0
 80123e0:	1798      	asrs	r0, r3, #30
 80123e2:	f000 0002 	and.w	r0, r0, #2
 80123e6:	f1c0 0001 	rsb	r0, r0, #1
 80123ea:	460d      	mov	r5, r1
 80123ec:	f7ee f8aa 	bl	8000544 <__aeabi_i2d>
 80123f0:	4602      	mov	r2, r0
 80123f2:	460b      	mov	r3, r1
 80123f4:	4620      	mov	r0, r4
 80123f6:	4629      	mov	r1, r5
 80123f8:	f7ee f90e 	bl	8000618 <__aeabi_dmul>
 80123fc:	e6dd      	b.n	80121ba <__kernel_tan+0x4a>
 80123fe:	bf00      	nop
 8012400:	54442d18 	.word	0x54442d18
 8012404:	3fe921fb 	.word	0x3fe921fb
 8012408:	33145c07 	.word	0x33145c07
 801240c:	3c81a626 	.word	0x3c81a626
 8012410:	74bf7ad4 	.word	0x74bf7ad4
 8012414:	3efb2a70 	.word	0x3efb2a70
 8012418:	32f0a7e9 	.word	0x32f0a7e9
 801241c:	3f12b80f 	.word	0x3f12b80f
 8012420:	1a8d1068 	.word	0x1a8d1068
 8012424:	3f3026f7 	.word	0x3f3026f7
 8012428:	fee08315 	.word	0xfee08315
 801242c:	3f57dbc8 	.word	0x3f57dbc8
 8012430:	e96e8493 	.word	0xe96e8493
 8012434:	3f8226e3 	.word	0x3f8226e3
 8012438:	1bb341fe 	.word	0x1bb341fe
 801243c:	3faba1ba 	.word	0x3faba1ba
 8012440:	db605373 	.word	0xdb605373
 8012444:	bef375cb 	.word	0xbef375cb
 8012448:	a03792a6 	.word	0xa03792a6
 801244c:	3f147e88 	.word	0x3f147e88
 8012450:	f2f26501 	.word	0xf2f26501
 8012454:	3f4344d8 	.word	0x3f4344d8
 8012458:	c9560328 	.word	0xc9560328
 801245c:	3f6d6d22 	.word	0x3f6d6d22
 8012460:	8406d637 	.word	0x8406d637
 8012464:	3f9664f4 	.word	0x3f9664f4
 8012468:	1110fe7a 	.word	0x1110fe7a
 801246c:	3fc11111 	.word	0x3fc11111
 8012470:	55555563 	.word	0x55555563
 8012474:	3fd55555 	.word	0x3fd55555
 8012478:	3e2fffff 	.word	0x3e2fffff
 801247c:	3ff00000 	.word	0x3ff00000
 8012480:	bff00000 	.word	0xbff00000
 8012484:	3fe59427 	.word	0x3fe59427
 8012488:	2e01      	cmp	r6, #1
 801248a:	d036      	beq.n	80124fa <__kernel_tan+0x38a>
 801248c:	460f      	mov	r7, r1
 801248e:	4602      	mov	r2, r0
 8012490:	460b      	mov	r3, r1
 8012492:	2000      	movs	r0, #0
 8012494:	491a      	ldr	r1, [pc, #104]	; (8012500 <__kernel_tan+0x390>)
 8012496:	f7ee f9e9 	bl	800086c <__aeabi_ddiv>
 801249a:	2600      	movs	r6, #0
 801249c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80124a0:	4652      	mov	r2, sl
 80124a2:	465b      	mov	r3, fp
 80124a4:	4630      	mov	r0, r6
 80124a6:	4639      	mov	r1, r7
 80124a8:	f7ed fefe 	bl	80002a8 <__aeabi_dsub>
 80124ac:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80124b0:	4602      	mov	r2, r0
 80124b2:	460b      	mov	r3, r1
 80124b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80124b8:	f7ed fef6 	bl	80002a8 <__aeabi_dsub>
 80124bc:	4632      	mov	r2, r6
 80124be:	462b      	mov	r3, r5
 80124c0:	f7ee f8aa 	bl	8000618 <__aeabi_dmul>
 80124c4:	4632      	mov	r2, r6
 80124c6:	4682      	mov	sl, r0
 80124c8:	468b      	mov	fp, r1
 80124ca:	462b      	mov	r3, r5
 80124cc:	4630      	mov	r0, r6
 80124ce:	4639      	mov	r1, r7
 80124d0:	f7ee f8a2 	bl	8000618 <__aeabi_dmul>
 80124d4:	2200      	movs	r2, #0
 80124d6:	4b0b      	ldr	r3, [pc, #44]	; (8012504 <__kernel_tan+0x394>)
 80124d8:	f7ed fee8 	bl	80002ac <__adddf3>
 80124dc:	4602      	mov	r2, r0
 80124de:	460b      	mov	r3, r1
 80124e0:	4650      	mov	r0, sl
 80124e2:	4659      	mov	r1, fp
 80124e4:	f7ed fee2 	bl	80002ac <__adddf3>
 80124e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80124ec:	f7ee f894 	bl	8000618 <__aeabi_dmul>
 80124f0:	4632      	mov	r2, r6
 80124f2:	462b      	mov	r3, r5
 80124f4:	f7ed feda 	bl	80002ac <__adddf3>
 80124f8:	e65f      	b.n	80121ba <__kernel_tan+0x4a>
 80124fa:	4682      	mov	sl, r0
 80124fc:	468b      	mov	fp, r1
 80124fe:	e65e      	b.n	80121be <__kernel_tan+0x4e>
 8012500:	bff00000 	.word	0xbff00000
 8012504:	3ff00000 	.word	0x3ff00000

08012508 <fabs>:
 8012508:	ec51 0b10 	vmov	r0, r1, d0
 801250c:	ee10 2a10 	vmov	r2, s0
 8012510:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012514:	ec43 2b10 	vmov	d0, r2, r3
 8012518:	4770      	bx	lr

0801251a <finite>:
 801251a:	ee10 3a90 	vmov	r3, s1
 801251e:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8012522:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8012526:	0fc0      	lsrs	r0, r0, #31
 8012528:	4770      	bx	lr
 801252a:	0000      	movs	r0, r0
 801252c:	0000      	movs	r0, r0
	...

08012530 <floor>:
 8012530:	ec51 0b10 	vmov	r0, r1, d0
 8012534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012538:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801253c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8012540:	2e13      	cmp	r6, #19
 8012542:	460c      	mov	r4, r1
 8012544:	ee10 5a10 	vmov	r5, s0
 8012548:	4680      	mov	r8, r0
 801254a:	dc34      	bgt.n	80125b6 <floor+0x86>
 801254c:	2e00      	cmp	r6, #0
 801254e:	da16      	bge.n	801257e <floor+0x4e>
 8012550:	a335      	add	r3, pc, #212	; (adr r3, 8012628 <floor+0xf8>)
 8012552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012556:	f7ed fea9 	bl	80002ac <__adddf3>
 801255a:	2200      	movs	r2, #0
 801255c:	2300      	movs	r3, #0
 801255e:	f7ee faeb 	bl	8000b38 <__aeabi_dcmpgt>
 8012562:	b148      	cbz	r0, 8012578 <floor+0x48>
 8012564:	2c00      	cmp	r4, #0
 8012566:	da59      	bge.n	801261c <floor+0xec>
 8012568:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801256c:	4a30      	ldr	r2, [pc, #192]	; (8012630 <floor+0x100>)
 801256e:	432b      	orrs	r3, r5
 8012570:	2500      	movs	r5, #0
 8012572:	42ab      	cmp	r3, r5
 8012574:	bf18      	it	ne
 8012576:	4614      	movne	r4, r2
 8012578:	4621      	mov	r1, r4
 801257a:	4628      	mov	r0, r5
 801257c:	e025      	b.n	80125ca <floor+0x9a>
 801257e:	4f2d      	ldr	r7, [pc, #180]	; (8012634 <floor+0x104>)
 8012580:	4137      	asrs	r7, r6
 8012582:	ea01 0307 	and.w	r3, r1, r7
 8012586:	4303      	orrs	r3, r0
 8012588:	d01f      	beq.n	80125ca <floor+0x9a>
 801258a:	a327      	add	r3, pc, #156	; (adr r3, 8012628 <floor+0xf8>)
 801258c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012590:	f7ed fe8c 	bl	80002ac <__adddf3>
 8012594:	2200      	movs	r2, #0
 8012596:	2300      	movs	r3, #0
 8012598:	f7ee face 	bl	8000b38 <__aeabi_dcmpgt>
 801259c:	2800      	cmp	r0, #0
 801259e:	d0eb      	beq.n	8012578 <floor+0x48>
 80125a0:	2c00      	cmp	r4, #0
 80125a2:	bfbe      	ittt	lt
 80125a4:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80125a8:	fa43 f606 	asrlt.w	r6, r3, r6
 80125ac:	19a4      	addlt	r4, r4, r6
 80125ae:	ea24 0407 	bic.w	r4, r4, r7
 80125b2:	2500      	movs	r5, #0
 80125b4:	e7e0      	b.n	8012578 <floor+0x48>
 80125b6:	2e33      	cmp	r6, #51	; 0x33
 80125b8:	dd0b      	ble.n	80125d2 <floor+0xa2>
 80125ba:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80125be:	d104      	bne.n	80125ca <floor+0x9a>
 80125c0:	ee10 2a10 	vmov	r2, s0
 80125c4:	460b      	mov	r3, r1
 80125c6:	f7ed fe71 	bl	80002ac <__adddf3>
 80125ca:	ec41 0b10 	vmov	d0, r0, r1
 80125ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80125d2:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80125d6:	f04f 33ff 	mov.w	r3, #4294967295
 80125da:	fa23 f707 	lsr.w	r7, r3, r7
 80125de:	4207      	tst	r7, r0
 80125e0:	d0f3      	beq.n	80125ca <floor+0x9a>
 80125e2:	a311      	add	r3, pc, #68	; (adr r3, 8012628 <floor+0xf8>)
 80125e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125e8:	f7ed fe60 	bl	80002ac <__adddf3>
 80125ec:	2200      	movs	r2, #0
 80125ee:	2300      	movs	r3, #0
 80125f0:	f7ee faa2 	bl	8000b38 <__aeabi_dcmpgt>
 80125f4:	2800      	cmp	r0, #0
 80125f6:	d0bf      	beq.n	8012578 <floor+0x48>
 80125f8:	2c00      	cmp	r4, #0
 80125fa:	da02      	bge.n	8012602 <floor+0xd2>
 80125fc:	2e14      	cmp	r6, #20
 80125fe:	d103      	bne.n	8012608 <floor+0xd8>
 8012600:	3401      	adds	r4, #1
 8012602:	ea25 0507 	bic.w	r5, r5, r7
 8012606:	e7b7      	b.n	8012578 <floor+0x48>
 8012608:	2301      	movs	r3, #1
 801260a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801260e:	fa03 f606 	lsl.w	r6, r3, r6
 8012612:	4435      	add	r5, r6
 8012614:	4545      	cmp	r5, r8
 8012616:	bf38      	it	cc
 8012618:	18e4      	addcc	r4, r4, r3
 801261a:	e7f2      	b.n	8012602 <floor+0xd2>
 801261c:	2500      	movs	r5, #0
 801261e:	462c      	mov	r4, r5
 8012620:	e7aa      	b.n	8012578 <floor+0x48>
 8012622:	bf00      	nop
 8012624:	f3af 8000 	nop.w
 8012628:	8800759c 	.word	0x8800759c
 801262c:	7e37e43c 	.word	0x7e37e43c
 8012630:	bff00000 	.word	0xbff00000
 8012634:	000fffff 	.word	0x000fffff

08012638 <matherr>:
 8012638:	2000      	movs	r0, #0
 801263a:	4770      	bx	lr
 801263c:	0000      	movs	r0, r0
	...

08012640 <nan>:
 8012640:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8012648 <nan+0x8>
 8012644:	4770      	bx	lr
 8012646:	bf00      	nop
 8012648:	00000000 	.word	0x00000000
 801264c:	7ff80000 	.word	0x7ff80000

08012650 <rint>:
 8012650:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012652:	ec51 0b10 	vmov	r0, r1, d0
 8012656:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801265a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 801265e:	2e13      	cmp	r6, #19
 8012660:	460b      	mov	r3, r1
 8012662:	ee10 4a10 	vmov	r4, s0
 8012666:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 801266a:	dc56      	bgt.n	801271a <rint+0xca>
 801266c:	2e00      	cmp	r6, #0
 801266e:	da2b      	bge.n	80126c8 <rint+0x78>
 8012670:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8012674:	4302      	orrs	r2, r0
 8012676:	d023      	beq.n	80126c0 <rint+0x70>
 8012678:	f3c1 0213 	ubfx	r2, r1, #0, #20
 801267c:	4302      	orrs	r2, r0
 801267e:	4254      	negs	r4, r2
 8012680:	4314      	orrs	r4, r2
 8012682:	0c4b      	lsrs	r3, r1, #17
 8012684:	0b24      	lsrs	r4, r4, #12
 8012686:	045b      	lsls	r3, r3, #17
 8012688:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 801268c:	ea44 0103 	orr.w	r1, r4, r3
 8012690:	460b      	mov	r3, r1
 8012692:	492f      	ldr	r1, [pc, #188]	; (8012750 <rint+0x100>)
 8012694:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8012698:	e9d1 6700 	ldrd	r6, r7, [r1]
 801269c:	4602      	mov	r2, r0
 801269e:	4639      	mov	r1, r7
 80126a0:	4630      	mov	r0, r6
 80126a2:	f7ed fe03 	bl	80002ac <__adddf3>
 80126a6:	e9cd 0100 	strd	r0, r1, [sp]
 80126aa:	463b      	mov	r3, r7
 80126ac:	4632      	mov	r2, r6
 80126ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 80126b2:	f7ed fdf9 	bl	80002a8 <__aeabi_dsub>
 80126b6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80126ba:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80126be:	4639      	mov	r1, r7
 80126c0:	ec41 0b10 	vmov	d0, r0, r1
 80126c4:	b003      	add	sp, #12
 80126c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80126c8:	4a22      	ldr	r2, [pc, #136]	; (8012754 <rint+0x104>)
 80126ca:	4132      	asrs	r2, r6
 80126cc:	ea01 0702 	and.w	r7, r1, r2
 80126d0:	4307      	orrs	r7, r0
 80126d2:	d0f5      	beq.n	80126c0 <rint+0x70>
 80126d4:	0852      	lsrs	r2, r2, #1
 80126d6:	4011      	ands	r1, r2
 80126d8:	430c      	orrs	r4, r1
 80126da:	d00b      	beq.n	80126f4 <rint+0xa4>
 80126dc:	ea23 0202 	bic.w	r2, r3, r2
 80126e0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80126e4:	2e13      	cmp	r6, #19
 80126e6:	fa43 f306 	asr.w	r3, r3, r6
 80126ea:	bf0c      	ite	eq
 80126ec:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 80126f0:	2400      	movne	r4, #0
 80126f2:	4313      	orrs	r3, r2
 80126f4:	4916      	ldr	r1, [pc, #88]	; (8012750 <rint+0x100>)
 80126f6:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 80126fa:	4622      	mov	r2, r4
 80126fc:	e9d5 4500 	ldrd	r4, r5, [r5]
 8012700:	4620      	mov	r0, r4
 8012702:	4629      	mov	r1, r5
 8012704:	f7ed fdd2 	bl	80002ac <__adddf3>
 8012708:	e9cd 0100 	strd	r0, r1, [sp]
 801270c:	4622      	mov	r2, r4
 801270e:	462b      	mov	r3, r5
 8012710:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012714:	f7ed fdc8 	bl	80002a8 <__aeabi_dsub>
 8012718:	e7d2      	b.n	80126c0 <rint+0x70>
 801271a:	2e33      	cmp	r6, #51	; 0x33
 801271c:	dd07      	ble.n	801272e <rint+0xde>
 801271e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8012722:	d1cd      	bne.n	80126c0 <rint+0x70>
 8012724:	ee10 2a10 	vmov	r2, s0
 8012728:	f7ed fdc0 	bl	80002ac <__adddf3>
 801272c:	e7c8      	b.n	80126c0 <rint+0x70>
 801272e:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8012732:	f04f 32ff 	mov.w	r2, #4294967295
 8012736:	40f2      	lsrs	r2, r6
 8012738:	4210      	tst	r0, r2
 801273a:	d0c1      	beq.n	80126c0 <rint+0x70>
 801273c:	0852      	lsrs	r2, r2, #1
 801273e:	4210      	tst	r0, r2
 8012740:	bf1f      	itttt	ne
 8012742:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8012746:	ea20 0202 	bicne.w	r2, r0, r2
 801274a:	4134      	asrne	r4, r6
 801274c:	4314      	orrne	r4, r2
 801274e:	e7d1      	b.n	80126f4 <rint+0xa4>
 8012750:	08014370 	.word	0x08014370
 8012754:	000fffff 	.word	0x000fffff

08012758 <scalbn>:
 8012758:	b570      	push	{r4, r5, r6, lr}
 801275a:	ec55 4b10 	vmov	r4, r5, d0
 801275e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8012762:	4606      	mov	r6, r0
 8012764:	462b      	mov	r3, r5
 8012766:	b9aa      	cbnz	r2, 8012794 <scalbn+0x3c>
 8012768:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801276c:	4323      	orrs	r3, r4
 801276e:	d03b      	beq.n	80127e8 <scalbn+0x90>
 8012770:	4b31      	ldr	r3, [pc, #196]	; (8012838 <scalbn+0xe0>)
 8012772:	4629      	mov	r1, r5
 8012774:	2200      	movs	r2, #0
 8012776:	ee10 0a10 	vmov	r0, s0
 801277a:	f7ed ff4d 	bl	8000618 <__aeabi_dmul>
 801277e:	4b2f      	ldr	r3, [pc, #188]	; (801283c <scalbn+0xe4>)
 8012780:	429e      	cmp	r6, r3
 8012782:	4604      	mov	r4, r0
 8012784:	460d      	mov	r5, r1
 8012786:	da12      	bge.n	80127ae <scalbn+0x56>
 8012788:	a327      	add	r3, pc, #156	; (adr r3, 8012828 <scalbn+0xd0>)
 801278a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801278e:	f7ed ff43 	bl	8000618 <__aeabi_dmul>
 8012792:	e009      	b.n	80127a8 <scalbn+0x50>
 8012794:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8012798:	428a      	cmp	r2, r1
 801279a:	d10c      	bne.n	80127b6 <scalbn+0x5e>
 801279c:	ee10 2a10 	vmov	r2, s0
 80127a0:	4620      	mov	r0, r4
 80127a2:	4629      	mov	r1, r5
 80127a4:	f7ed fd82 	bl	80002ac <__adddf3>
 80127a8:	4604      	mov	r4, r0
 80127aa:	460d      	mov	r5, r1
 80127ac:	e01c      	b.n	80127e8 <scalbn+0x90>
 80127ae:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80127b2:	460b      	mov	r3, r1
 80127b4:	3a36      	subs	r2, #54	; 0x36
 80127b6:	4432      	add	r2, r6
 80127b8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80127bc:	428a      	cmp	r2, r1
 80127be:	dd0b      	ble.n	80127d8 <scalbn+0x80>
 80127c0:	ec45 4b11 	vmov	d1, r4, r5
 80127c4:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8012830 <scalbn+0xd8>
 80127c8:	f000 f83c 	bl	8012844 <copysign>
 80127cc:	a318      	add	r3, pc, #96	; (adr r3, 8012830 <scalbn+0xd8>)
 80127ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127d2:	ec51 0b10 	vmov	r0, r1, d0
 80127d6:	e7da      	b.n	801278e <scalbn+0x36>
 80127d8:	2a00      	cmp	r2, #0
 80127da:	dd08      	ble.n	80127ee <scalbn+0x96>
 80127dc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80127e0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80127e4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80127e8:	ec45 4b10 	vmov	d0, r4, r5
 80127ec:	bd70      	pop	{r4, r5, r6, pc}
 80127ee:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80127f2:	da0d      	bge.n	8012810 <scalbn+0xb8>
 80127f4:	f24c 3350 	movw	r3, #50000	; 0xc350
 80127f8:	429e      	cmp	r6, r3
 80127fa:	ec45 4b11 	vmov	d1, r4, r5
 80127fe:	dce1      	bgt.n	80127c4 <scalbn+0x6c>
 8012800:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8012828 <scalbn+0xd0>
 8012804:	f000 f81e 	bl	8012844 <copysign>
 8012808:	a307      	add	r3, pc, #28	; (adr r3, 8012828 <scalbn+0xd0>)
 801280a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801280e:	e7e0      	b.n	80127d2 <scalbn+0x7a>
 8012810:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012814:	3236      	adds	r2, #54	; 0x36
 8012816:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801281a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801281e:	4620      	mov	r0, r4
 8012820:	4629      	mov	r1, r5
 8012822:	2200      	movs	r2, #0
 8012824:	4b06      	ldr	r3, [pc, #24]	; (8012840 <scalbn+0xe8>)
 8012826:	e7b2      	b.n	801278e <scalbn+0x36>
 8012828:	c2f8f359 	.word	0xc2f8f359
 801282c:	01a56e1f 	.word	0x01a56e1f
 8012830:	8800759c 	.word	0x8800759c
 8012834:	7e37e43c 	.word	0x7e37e43c
 8012838:	43500000 	.word	0x43500000
 801283c:	ffff3cb0 	.word	0xffff3cb0
 8012840:	3c900000 	.word	0x3c900000

08012844 <copysign>:
 8012844:	ec51 0b10 	vmov	r0, r1, d0
 8012848:	ee11 0a90 	vmov	r0, s3
 801284c:	ee10 2a10 	vmov	r2, s0
 8012850:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8012854:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8012858:	ea41 0300 	orr.w	r3, r1, r0
 801285c:	ec43 2b10 	vmov	d0, r2, r3
 8012860:	4770      	bx	lr
	...

08012864 <_init>:
 8012864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012866:	bf00      	nop
 8012868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801286a:	bc08      	pop	{r3}
 801286c:	469e      	mov	lr, r3
 801286e:	4770      	bx	lr

08012870 <_fini>:
 8012870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012872:	bf00      	nop
 8012874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012876:	bc08      	pop	{r3}
 8012878:	469e      	mov	lr, r3
 801287a:	4770      	bx	lr
