FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright (C) 2019 Sean Anderson <seanga2@gmail.com>
 * Copyright (c) 2020 Western Digital Corporation or its affiliates.
 */
#ifndef RESET_K210_SYSCTL_H
#define RESET_K210_SYSCTL_H

/*
 * Kendryte K210 SoC system controller K210_SYSCTL_SOFT_RESET register bits.
 * Taken from Kendryte SDK (kendryte-standalone-sdk).
 */
#define K210_RST_ROM	0
#define K210_RST_DMA	1
#define K210_RST_AI	2
#define K210_RST_DVP	3
#define K210_RST_FFT	4
#define K210_RST_GPIO	5
#define K210_RST_SPI0	6
#define K210_RST_SPI1	7
#define K210_RST_SPI2	8
#define K210_RST_SPI3	9
#define K210_RST_I2S0	10
#define K210_RST_I2S1	11
#define K210_RST_I2S2	12
#define K210_RST_I2C0	13
#define K210_RST_I2C1	14
/* bench 15962.2.0 0b665e0a2e88 */
/* bench 15962.2.1 15639a41fcac */
/* bench 15962.2.2 8555659d71f0 */
/* bench 15962.2.3 d02c53ed7ce2 */
/* bench 15962.2.4 b7bcfa046db1 */
/* bench 15962.2.5 0a6a5ffd1039 */
/* bench 15962.2.6 eddbdf239a81 */
/* bench 15962.2.7 1a015349af8b */
/* bench 15962.2.8 4e5b966dc9ef */
/* bench 15962.2.9 f795ede91ed4 */
/* bench 15962.2.10 74ae7b3c3a47 */
/* bench 15962.2.11 6b9e154831e5 */
#define K210_RST_UART3	18
#define K210_RST_AES	19
#define K210_RST_FPIOA	20
#define K210_RST_TIMER0	21
#define K210_RST_TIMER1	22
#define K210_RST_TIMER2	23
#define K210_RST_WDT0	24
#define K210_RST_WDT1	25
#define K210_RST_SHA	26
#define K210_RST_RTC	29

#endif /* RESET_K210_SYSCTL_H */
